Magia is available at https://github.com/pulp-platform/MAGIA.git
please run "source setup_env.sh" in the magia folder before running this script
and make sure the risc-v objdump binary is visible on path using "which riscv32-unknown-elf-objdump".
mkdir -p ../sw/tests/test_mesh_gemv_fs && cd ../sw/tests/test_mesh_gemv_fs && mkdir -p build
cp ./build/bin/test_mesh_gemv_fs ../sw/tests/test_mesh_gemv_fs/build/verif
objcopy --srec-len 1 --output-target=srec ../sw/tests/test_mesh_gemv_fs/build/verif ../sw/tests/test_mesh_gemv_fs/build/verif.s19
scripts/parse_s19.pl ../sw/tests/test_mesh_gemv_fs/build/verif.s19 > ../sw/tests/test_mesh_gemv_fs/build/verif.txt
python3 scripts/s19tomem.py ../sw/tests/test_mesh_gemv_fs/build/verif.txt ../sw/tests/test_mesh_gemv_fs/build/stim_instr.txt ../sw/tests/test_mesh_gemv_fs/build/stim_data.txt	
cd ../sw/tests/test_mesh_gemv_fs													&& \
cp -sf ../../../sim/modelsim.ini modelsim.ini    				&& \
ln -sfn ../../../sim/work work         			
riscv32-unknown-elf-objdump -d -S ../sw/tests/test_mesh_gemv_fs/build/verif > ../sw/tests/test_mesh_gemv_fs/build/verif.dump
riscv32-unknown-elf-objdump -d -l -s ../sw/tests/test_mesh_gemv_fs/build/verif > ../sw/tests/test_mesh_gemv_fs/build/verif.objdump
python3 scripts/objdump2itb.py ../sw/tests/test_mesh_gemv_fs/build/verif.objdump > ../sw/tests/test_mesh_gemv_fs/build/verif.itb
cd /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA 												&& \
make run test=test_mesh_gemv_fs gui=0 mesh_dv=1
make[1]: Entering directory '/scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA'
cd sw/tests &&							\
mkdir -p test_mesh_gemv_fs &&							\
cd test_mesh_gemv_fs &&								\
mkdir -p build								
riscv32-unknown-elf-gcc -march=rv32imafc -mabi=ilp32f -D__riscv__ -O3 -g -Wextra -Wall -Wno-unused-parameter -Wno-unused-variable -Wno-unused-function -Wundef -fdata-sections -ffunction-sections -MMD -MP -c sw/kernel/crt0.S -o sw/tests/test_mesh_gemv_fs/build/crt0.o
cd sw/tests/test_mesh_gemv_fs;                                                                		 \
questa-2025.1 vsim -c vopt_tb -t 1ns -suppress 3009 -l transcript -do "run -a"                 \
+INST_HEX=build/stim_instr.txt                                                                    \
+DATA_HEX=build/stim_data.txt                                                                    \
+INST_ENTRY=0xCC000000                                                                    \
+DATA_ENTRY=0xCC100000                                                                    \
+BOOT_ADDR=0xCC000080                                                                      \
 +log_file_0=./core_0_traces.log   +log_file_1=./core_1_traces.log   +log_file_2=./core_2_traces.log   +log_file_3=./core_3_traces.log   +log_file_4=./core_4_traces.log   +log_file_5=./core_5_traces.log   +log_file_6=./core_6_traces.log   +log_file_7=./core_7_traces.log   +log_file_8=./core_8_traces.log   +log_file_9=./core_9_traces.log   +log_file_10=./core_10_traces.log   +log_file_11=./core_11_traces.log   +log_file_12=./core_12_traces.log   +log_file_13=./core_13_traces.log   +log_file_14=./core_14_traces.log   +log_file_15=./core_15_traces.log   +log_file_16=./core_16_traces.log   +log_file_17=./core_17_traces.log   +log_file_18=./core_18_traces.log   +log_file_19=./core_19_traces.log   +log_file_20=./core_20_traces.log   +log_file_21=./core_21_traces.log   +log_file_22=./core_22_traces.log   +log_file_23=./core_23_traces.log   +log_file_24=./core_24_traces.log   +log_file_25=./core_25_traces.log   +log_file_26=./core_26_traces.log   +log_file_27=./core_27_traces.log   +log_file_28=./core_28_traces.log   +log_file_29=./core_29_traces.log   +log_file_30=./core_30_traces.log   +log_file_31=./core_31_traces.log   +log_file_32=./core_32_traces.log   +log_file_33=./core_33_traces.log   +log_file_34=./core_34_traces.log   +log_file_35=./core_35_traces.log   +log_file_36=./core_36_traces.log   +log_file_37=./core_37_traces.log   +log_file_38=./core_38_traces.log   +log_file_39=./core_39_traces.log   +log_file_40=./core_40_traces.log   +log_file_41=./core_41_traces.log   +log_file_42=./core_42_traces.log   +log_file_43=./core_43_traces.log   +log_file_44=./core_44_traces.log   +log_file_45=./core_45_traces.log   +log_file_46=./core_46_traces.log   +log_file_47=./core_47_traces.log   +log_file_48=./core_48_traces.log   +log_file_49=./core_49_traces.log   +log_file_50=./core_50_traces.log   +log_file_51=./core_51_traces.log   +log_file_52=./core_52_traces.log   +log_file_53=./core_53_traces.log   +log_file_54=./core_54_traces.log   +log_file_55=./core_55_traces.log   +log_file_56=./core_56_traces.log   +log_file_57=./core_57_traces.log   +log_file_58=./core_58_traces.log   +log_file_59=./core_59_traces.log   +log_file_60=./core_60_traces.log   +log_file_61=./core_61_traces.log   +log_file_62=./core_62_traces.log   +log_file_63=./core_63_traces.log   +log_file_64=./core_64_traces.log   +log_file_65=./core_65_traces.log   +log_file_66=./core_66_traces.log   +log_file_67=./core_67_traces.log   +log_file_68=./core_68_traces.log   +log_file_69=./core_69_traces.log   +log_file_70=./core_70_traces.log   +log_file_71=./core_71_traces.log   +log_file_72=./core_72_traces.log   +log_file_73=./core_73_traces.log   +log_file_74=./core_74_traces.log   +log_file_75=./core_75_traces.log   +log_file_76=./core_76_traces.log   +log_file_77=./core_77_traces.log   +log_file_78=./core_78_traces.log   +log_file_79=./core_79_traces.log   +log_file_80=./core_80_traces.log   +log_file_81=./core_81_traces.log   +log_file_82=./core_82_traces.log   +log_file_83=./core_83_traces.log   +log_file_84=./core_84_traces.log   +log_file_85=./core_85_traces.log   +log_file_86=./core_86_traces.log   +log_file_87=./core_87_traces.log   +log_file_88=./core_88_traces.log   +log_file_89=./core_89_traces.log   +log_file_90=./core_90_traces.log   +log_file_91=./core_91_traces.log   +log_file_92=./core_92_traces.log   +log_file_93=./core_93_traces.log   +log_file_94=./core_94_traces.log   +log_file_95=./core_95_traces.log   +log_file_96=./core_96_traces.log   +log_file_97=./core_97_traces.log   +log_file_98=./core_98_traces.log   +log_file_99=./core_99_traces.log   +log_file_100=./core_100_traces.log   +log_file_101=./core_101_traces.log   +log_file_102=./core_102_traces.log   +log_file_103=./core_103_traces.log   +log_file_104=./core_104_traces.log   +log_file_105=./core_105_traces.log   +log_file_106=./core_106_traces.log   +log_file_107=./core_107_traces.log   +log_file_108=./core_108_traces.log   +log_file_109=./core_109_traces.log   +log_file_110=./core_110_traces.log   +log_file_111=./core_111_traces.log   +log_file_112=./core_112_traces.log   +log_file_113=./core_113_traces.log   +log_file_114=./core_114_traces.log   +log_file_115=./core_115_traces.log   +log_file_116=./core_116_traces.log   +log_file_117=./core_117_traces.log   +log_file_118=./core_118_traces.log   +log_file_119=./core_119_traces.log   +log_file_120=./core_120_traces.log   +log_file_121=./core_121_traces.log   +log_file_122=./core_122_traces.log   +log_file_123=./core_123_traces.log   +log_file_124=./core_124_traces.log   +log_file_125=./core_125_traces.log   +log_file_126=./core_126_traces.log   +log_file_127=./core_127_traces.log   +log_file_128=./core_128_traces.log   +log_file_129=./core_129_traces.log   +log_file_130=./core_130_traces.log   +log_file_131=./core_131_traces.log   +log_file_132=./core_132_traces.log   +log_file_133=./core_133_traces.log   +log_file_134=./core_134_traces.log   +log_file_135=./core_135_traces.log   +log_file_136=./core_136_traces.log   +log_file_137=./core_137_traces.log   +log_file_138=./core_138_traces.log   +log_file_139=./core_139_traces.log   +log_file_140=./core_140_traces.log   +log_file_141=./core_141_traces.log   +log_file_142=./core_142_traces.log   +log_file_143=./core_143_traces.log   +log_file_144=./core_144_traces.log   +log_file_145=./core_145_traces.log   +log_file_146=./core_146_traces.log   +log_file_147=./core_147_traces.log   +log_file_148=./core_148_traces.log   +log_file_149=./core_149_traces.log   +log_file_150=./core_150_traces.log   +log_file_151=./core_151_traces.log   +log_file_152=./core_152_traces.log   +log_file_153=./core_153_traces.log   +log_file_154=./core_154_traces.log   +log_file_155=./core_155_traces.log   +log_file_156=./core_156_traces.log   +log_file_157=./core_157_traces.log   +log_file_158=./core_158_traces.log   +log_file_159=./core_159_traces.log   +log_file_160=./core_160_traces.log   +log_file_161=./core_161_traces.log   +log_file_162=./core_162_traces.log   +log_file_163=./core_163_traces.log   +log_file_164=./core_164_traces.log   +log_file_165=./core_165_traces.log   +log_file_166=./core_166_traces.log   +log_file_167=./core_167_traces.log   +log_file_168=./core_168_traces.log   +log_file_169=./core_169_traces.log   +log_file_170=./core_170_traces.log   +log_file_171=./core_171_traces.log   +log_file_172=./core_172_traces.log   +log_file_173=./core_173_traces.log   +log_file_174=./core_174_traces.log   +log_file_175=./core_175_traces.log   +log_file_176=./core_176_traces.log   +log_file_177=./core_177_traces.log   +log_file_178=./core_178_traces.log   +log_file_179=./core_179_traces.log   +log_file_180=./core_180_traces.log   +log_file_181=./core_181_traces.log   +log_file_182=./core_182_traces.log   +log_file_183=./core_183_traces.log   +log_file_184=./core_184_traces.log   +log_file_185=./core_185_traces.log   +log_file_186=./core_186_traces.log   +log_file_187=./core_187_traces.log   +log_file_188=./core_188_traces.log   +log_file_189=./core_189_traces.log   +log_file_190=./core_190_traces.log   +log_file_191=./core_191_traces.log   +log_file_192=./core_192_traces.log   +log_file_193=./core_193_traces.log   +log_file_194=./core_194_traces.log   +log_file_195=./core_195_traces.log   +log_file_196=./core_196_traces.log   +log_file_197=./core_197_traces.log   +log_file_198=./core_198_traces.log   +log_file_199=./core_199_traces.log   +log_file_200=./core_200_traces.log   +log_file_201=./core_201_traces.log   +log_file_202=./core_202_traces.log   +log_file_203=./core_203_traces.log   +log_file_204=./core_204_traces.log   +log_file_205=./core_205_traces.log   +log_file_206=./core_206_traces.log   +log_file_207=./core_207_traces.log   +log_file_208=./core_208_traces.log   +log_file_209=./core_209_traces.log   +log_file_210=./core_210_traces.log   +log_file_211=./core_211_traces.log   +log_file_212=./core_212_traces.log   +log_file_213=./core_213_traces.log   +log_file_214=./core_214_traces.log   +log_file_215=./core_215_traces.log   +log_file_216=./core_216_traces.log   +log_file_217=./core_217_traces.log   +log_file_218=./core_218_traces.log   +log_file_219=./core_219_traces.log   +log_file_220=./core_220_traces.log   +log_file_221=./core_221_traces.log   +log_file_222=./core_222_traces.log   +log_file_223=./core_223_traces.log   +log_file_224=./core_224_traces.log   +log_file_225=./core_225_traces.log   +log_file_226=./core_226_traces.log   +log_file_227=./core_227_traces.log   +log_file_228=./core_228_traces.log   +log_file_229=./core_229_traces.log   +log_file_230=./core_230_traces.log   +log_file_231=./core_231_traces.log   +log_file_232=./core_232_traces.log   +log_file_233=./core_233_traces.log   +log_file_234=./core_234_traces.log   +log_file_235=./core_235_traces.log   +log_file_236=./core_236_traces.log   +log_file_237=./core_237_traces.log   +log_file_238=./core_238_traces.log   +log_file_239=./core_239_traces.log   +log_file_240=./core_240_traces.log   +log_file_241=./core_241_traces.log   +log_file_242=./core_242_traces.log   +log_file_243=./core_243_traces.log   +log_file_244=./core_244_traces.log   +log_file_245=./core_245_traces.log   +log_file_246=./core_246_traces.log   +log_file_247=./core_247_traces.log   +log_file_248=./core_248_traces.log   +log_file_249=./core_249_traces.log   +log_file_250=./core_250_traces.log   +log_file_251=./core_251_traces.log   +log_file_252=./core_252_traces.log   +log_file_253=./core_253_traces.log   +log_file_254=./core_254_traces.log   +log_file_255=./core_255_traces.log                                                                                             \
+itb_file=build/verif.itb
Reading pref.tcl

# 2025.1_2

# vsim -c vopt_tb -t 1ns -suppress 3009 -l transcript -do "run -a" "+INST_HEX=build/stim_instr.txt" "+DATA_HEX=build/stim_data.txt" "+INST_ENTRY=0xCC000000" "+DATA_ENTRY=0xCC100000" "+BOOT_ADDR=0xCC000080" "+log_file_0=./core_0_traces.log" "+log_file_1=./core_1_traces.log" "+log_file_2=./core_2_traces.log" "+log_file_3=./core_3_traces.log" "+log_file_4=./core_4_traces.log" "+log_file_5=./core_5_traces.log" "+log_file_6=./core_6_traces.log" "+log_file_7=./core_7_traces.log" "+log_file_8=./core_8_traces.log" "+log_file_9=./core_9_traces.log" "+log_file_10=./core_10_traces.log" "+log_file_11=./core_11_traces.log" "+log_file_12=./core_12_traces.log" "+log_file_13=./core_13_traces.log" "+log_file_14=./core_14_traces.log" "+log_file_15=./core_15_traces.log" "+log_file_16=./core_16_traces.log" "+log_file_17=./core_17_traces.log" "+log_file_18=./core_18_traces.log" "+log_file_19=./core_19_traces.log" "+log_file_20=./core_20_traces.log" "+log_file_21=./core_21_traces.log" "+log_file_22=./core_22_traces.log" "+log_file_23=./core_23_traces.log" "+log_file_24=./core_24_traces.log" "+log_file_25=./core_25_traces.log" "+log_file_26=./core_26_traces.log" "+log_file_27=./core_27_traces.log" "+log_file_28=./core_28_traces.log" "+log_file_29=./core_29_traces.log" "+log_file_30=./core_30_traces.log" "+log_file_31=./core_31_traces.log" "+log_file_32=./core_32_traces.log" "+log_file_33=./core_33_traces.log" "+log_file_34=./core_34_traces.log" "+log_file_35=./core_35_traces.log" "+log_file_36=./core_36_traces.log" "+log_file_37=./core_37_traces.log" "+log_file_38=./core_38_traces.log" "+log_file_39=./core_39_traces.log" "+log_file_40=./core_40_traces.log" "+log_file_41=./core_41_traces.log" "+log_file_42=./core_42_traces.log" "+log_file_43=./core_43_traces.log" "+log_file_44=./core_44_traces.log" "+log_file_45=./core_45_traces.log" "+log_file_46=./core_46_traces.log" "+log_file_47=./core_47_traces.log" "+log_file_48=./core_48_traces.log" "+log_file_49=./core_49_traces.log" "+log_file_50=./core_50_traces.log" "+log_file_51=./core_51_traces.log" "+log_file_52=./core_52_traces.log" "+log_file_53=./core_53_traces.log" "+log_file_54=./core_54_traces.log" "+log_file_55=./core_55_traces.log" "+log_file_56=./core_56_traces.log" "+log_file_57=./core_57_traces.log" "+log_file_58=./core_58_traces.log" "+log_file_59=./core_59_traces.log" "+log_file_60=./core_60_traces.log" "+log_file_61=./core_61_traces.log" "+log_file_62=./core_62_traces.log" "+log_file_63=./core_63_traces.log" "+log_file_64=./core_64_traces.log" "+log_file_65=./core_65_traces.log" "+log_file_66=./core_66_traces.log" "+log_file_67=./core_67_traces.log" "+log_file_68=./core_68_traces.log" "+log_file_69=./core_69_traces.log" "+log_file_70=./core_70_traces.log" "+log_file_71=./core_71_traces.log" "+log_file_72=./core_72_traces.log" "+log_file_73=./core_73_traces.log" "+log_file_74=./core_74_traces.log" "+log_file_75=./core_75_traces.log" "+log_file_76=./core_76_traces.log" "+log_file_77=./core_77_traces.log" "+log_file_78=./core_78_traces.log" "+log_file_79=./core_79_traces.log" "+log_file_80=./core_80_traces.log" "+log_file_81=./core_81_traces.log" "+log_file_82=./core_82_traces.log" "+log_file_83=./core_83_traces.log" "+log_file_84=./core_84_traces.log" "+log_file_85=./core_85_traces.log" "+log_file_86=./core_86_traces.log" "+log_file_87=./core_87_traces.log" "+log_file_88=./core_88_traces.log" "+log_file_89=./core_89_traces.log" "+log_file_90=./core_90_traces.log" "+log_file_91=./core_91_traces.log" "+log_file_92=./core_92_traces.log" "+log_file_93=./core_93_traces.log" "+log_file_94=./core_94_traces.log" "+log_file_95=./core_95_traces.log" "+log_file_96=./core_96_traces.log" "+log_file_97=./core_97_traces.log" "+log_file_98=./core_98_traces.log" "+log_file_99=./core_99_traces.log" "+log_file_100=./core_100_traces.log" "+log_file_101=./core_101_traces.log" "+log_file_102=./core_102_traces.log" "+log_file_103=./core_103_traces.log" "+log_file_104=./core_104_traces.log" "+log_file_105=./core_105_traces.log" "+log_file_106=./core_106_traces.log" "+log_file_107=./core_107_traces.log" "+log_file_108=./core_108_traces.log" "+log_file_109=./core_109_traces.log" "+log_file_110=./core_110_traces.log" "+log_file_111=./core_111_traces.log" "+log_file_112=./core_112_traces.log" "+log_file_113=./core_113_traces.log" "+log_file_114=./core_114_traces.log" "+log_file_115=./core_115_traces.log" "+log_file_116=./core_116_traces.log" "+log_file_117=./core_117_traces.log" "+log_file_118=./core_118_traces.log" "+log_file_119=./core_119_traces.log" "+log_file_120=./core_120_traces.log" "+log_file_121=./core_121_traces.log" "+log_file_122=./core_122_traces.log" "+log_file_123=./core_123_traces.log" "+log_file_124=./core_124_traces.log" "+log_file_125=./core_125_traces.log" "+log_file_126=./core_126_traces.log" "+log_file_127=./core_127_traces.log" "+log_file_128=./core_128_traces.log" "+log_file_129=./core_129_traces.log" "+log_file_130=./core_130_traces.log" "+log_file_131=./core_131_traces.log" "+log_file_132=./core_132_traces.log" "+log_file_133=./core_133_traces.log" "+log_file_134=./core_134_traces.log" "+log_file_135=./core_135_traces.log" "+log_file_136=./core_136_traces.log" "+log_file_137=./core_137_traces.log" "+log_file_138=./core_138_traces.log" "+log_file_139=./core_139_traces.log" "+log_file_140=./core_140_traces.log" "+log_file_141=./core_141_traces.log" "+log_file_142=./core_142_traces.log" "+log_file_143=./core_143_traces.log" "+log_file_144=./core_144_traces.log" "+log_file_145=./core_145_traces.log" "+log_file_146=./core_146_traces.log" "+log_file_147=./core_147_traces.log" "+log_file_148=./core_148_traces.log" "+log_file_149=./core_149_traces.log" "+log_file_150=./core_150_traces.log" "+log_file_151=./core_151_traces.log" "+log_file_152=./core_152_traces.log" "+log_file_153=./core_153_traces.log" "+log_file_154=./core_154_traces.log" "+log_file_155=./core_155_traces.log" "+log_file_156=./core_156_traces.log" "+log_file_157=./core_157_traces.log" "+log_file_158=./core_158_traces.log" "+log_file_159=./core_159_traces.log" "+log_file_160=./core_160_traces.log" "+log_file_161=./core_161_traces.log" "+log_file_162=./core_162_traces.log" "+log_file_163=./core_163_traces.log" "+log_file_164=./core_164_traces.log" "+log_file_165=./core_165_traces.log" "+log_file_166=./core_166_traces.log" "+log_file_167=./core_167_traces.log" "+log_file_168=./core_168_traces.log" "+log_file_169=./core_169_traces.log" "+log_file_170=./core_170_traces.log" "+log_file_171=./core_171_traces.log" "+log_file_172=./core_172_traces.log" "+log_file_173=./core_173_traces.log" "+log_file_174=./core_174_traces.log" "+log_file_175=./core_175_traces.log" "+log_file_176=./core_176_traces.log" "+log_file_177=./core_177_traces.log" "+log_file_178=./core_178_traces.log" "+log_file_179=./core_179_traces.log" "+log_file_180=./core_180_traces.log" "+log_file_181=./core_181_traces.log" "+log_file_182=./core_182_traces.log" "+log_file_183=./core_183_traces.log" "+log_file_184=./core_184_traces.log" "+log_file_185=./core_185_traces.log" "+log_file_186=./core_186_traces.log" "+log_file_187=./core_187_traces.log" "+log_file_188=./core_188_traces.log" "+log_file_189=./core_189_traces.log" "+log_file_190=./core_190_traces.log" "+log_file_191=./core_191_traces.log" "+log_file_192=./core_192_traces.log" "+log_file_193=./core_193_traces.log" "+log_file_194=./core_194_traces.log" "+log_file_195=./core_195_traces.log" "+log_file_196=./core_196_traces.log" "+log_file_197=./core_197_traces.log" "+log_file_198=./core_198_traces.log" "+log_file_199=./core_199_traces.log" "+log_file_200=./core_200_traces.log" "+log_file_201=./core_201_traces.log" "+log_file_202=./core_202_traces.log" "+log_file_203=./core_203_traces.log" "+log_file_204=./core_204_traces.log" "+log_file_205=./core_205_traces.log" "+log_file_206=./core_206_traces.log" "+log_file_207=./core_207_traces.log" "+log_file_208=./core_208_traces.log" "+log_file_209=./core_209_traces.log" "+log_file_210=./core_210_traces.log" "+log_file_211=./core_211_traces.log" "+log_file_212=./core_212_traces.log" "+log_file_213=./core_213_traces.log" "+log_file_214=./core_214_traces.log" "+log_file_215=./core_215_traces.log" "+log_file_216=./core_216_traces.log" "+log_file_217=./core_217_traces.log" "+log_file_218=./core_218_traces.log" "+log_file_219=./core_219_traces.log" "+log_file_220=./core_220_traces.log" "+log_file_221=./core_221_traces.log" "+log_file_222=./core_222_traces.log" "+log_file_223=./core_223_traces.log" "+log_file_224=./core_224_traces.log" "+log_file_225=./core_225_traces.log" "+log_file_226=./core_226_traces.log" "+log_file_227=./core_227_traces.log" "+log_file_228=./core_228_traces.log" "+log_file_229=./core_229_traces.log" "+log_file_230=./core_230_traces.log" "+log_file_231=./core_231_traces.log" "+log_file_232=./core_232_traces.log" "+log_file_233=./core_233_traces.log" "+log_file_234=./core_234_traces.log" "+log_file_235=./core_235_traces.log" "+log_file_236=./core_236_traces.log" "+log_file_237=./core_237_traces.log" "+log_file_238=./core_238_traces.log" "+log_file_239=./core_239_traces.log" "+log_file_240=./core_240_traces.log" "+log_file_241=./core_241_traces.log" "+log_file_242=./core_242_traces.log" "+log_file_243=./core_243_traces.log" "+log_file_244=./core_244_traces.log" "+log_file_245=./core_245_traces.log" "+log_file_246=./core_246_traces.log" "+log_file_247=./core_247_traces.log" "+log_file_248=./core_248_traces.log" "+log_file_249=./core_249_traces.log" "+log_file_250=./core_250_traces.log" "+log_file_251=./core_251_traces.log" "+log_file_252=./core_252_traces.log" "+log_file_253=./core_253_traces.log" "+log_file_254=./core_254_traces.log" "+log_file_255=./core_255_traces.log" "+itb_file=build/verif.itb" 
# Start time: 11:16:19 on Nov 21,2025
# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.fpu_ss_instr_pkg(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.fpu_ss_pkg(fast)
# Loading work.fpu_ss_prd_f_pkg(fast)
# Loading work.hwpe_ctrl_package(fast)
# Loading work.snitch_icache_pkg(fast)
# Loading work.cv32e40x_pkg(fast)
# Loading work.hwpe_stream_package(fast)
# Loading work.hci_package(fast)
# Loading work.redmule_pkg(fast)
# Loading work.axi_pkg(fast)
# Loading work.floo_pkg(fast)
# Loading work.floo_axi_nw_mesh_32x32_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_16x16_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_8x8_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_4x4_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_2x2_noc_pkg(fast)
# Loading work.idma_pkg(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.obi_pkg(fast)
# Loading work.magia_pkg(fast)
# Loading work.magia_tile_pkg(fast)
# Loading work.magia_noc_pkg(fast)
# Loading work.magia_tile_tb_pkg(fast)
# Loading work.magia_tb_pkg(fast)
# Loading work.magia_tb(fast)
# Loading work.magia_tile(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.rr_arb_tree(fast__2)
# Loading work.redmule_ctrl_sv_unit(fast)
# Loading work.hwpe_stream_assign_sv_unit(fast)
# Loading work.redmule_castin_sv_unit(fast)
# Loading work.redmule_castout_sv_unit(fast)
# Loading work.hwpe_stream_fifo_sv_unit(fast)
# Loading work.hwpe_stream_addressgen_v3_sv_unit(fast)
# Loading work.redmule_top(fast)
# Loading work.redmule_mux(fast)
# Loading work.fpnew_cast_multi(fast)
# Loading work.redmule_row(fast)
# Loading work.cv32e40x_wrapper(fast)
# Loading work.cv32e40x_rvfi_pkg(fast)
# Loading work.cv32e40x_rvfi(fast)
# Loading work.spill_register(fast)
# Loading work.obi_demux(fast)
# Loading work.local_interconnect(fast)
# Loading work.hci_router(fast)
# Loading work.hci_router_reorder(fast)
# Loading work.hci_arbiter_tree(fast)
# Loading work.hci_router(fast__1)
# Loading work.hci_router_reorder(fast__1)
# Loading work.hci_arbiter_tree(fast__1)
# Loading work.hci_arbiter(fast)
# Loading work.hci_arbiter(fast__1)
# Loading work.hci_arbiter(fast__2)
# Loading work.hci_router(fast__2)
# Loading work.hci_router_reorder(fast__2)
# Loading work.hci_arbiter(fast__3)
# Loading work.l1_spm(fast)
# Loading work.xif_inst_dispatcher(fast)
# Loading work.idma_reg32_3d_reg_pkg(fast)
# Loading work.idma_ctrl(fast)
# Loading work.rr_arb_tree(fast__3)
# Loading work.idma_legalizer_page_splitter(fast)
# Loading work.riscv_instr_branch(fast)
# Loading work.pulp_icache_wrap(fast)
# Loading work.rr_arb_tree(fast__4)
# Loading work.rr_arb_tree(fast__5)
# Loading work.tc_sram_impl(fast)
# Loading work.rr_arb_tree(fast__6)
# Loading work.axi_xbar(fast)
# Loading work.spill_register(fast__5)
# Loading work.spill_register(fast__7)
# Loading work.spill_register(fast__8)
# Loading work.rr_arb_tree(fast__7)
# Loading work.rr_arb_tree(fast__8)
# Loading work.rr_arb_tree(fast__9)
# Loading work.floo_nw_router(fast)
# Loading work.rr_arb_tree(fast__10)
# Loading work.floo_nw_chimney(fast)
# Loading work.addr_decode(fast__2)
# Loading work.fractal_sync_xif_inst_decoder(fast)
# Loading work.fpnew_top(fast)
# Loading work.rr_arb_tree(fast__11)
# Loading work.rr_arb_tree(fast__12)
# Loading work.rr_arb_tree(fast__13)
# Loading work.rr_arb_tree(fast__14)
# Loading work.rr_arb_tree(fast__15)
# Loading work.rr_arb_tree(fast__16)
# Loading work.xif_if2struct(fast)
# Loading work.local_interconnect(fast__1)
# Loading work.hci_router(fast__3)
# Loading work.hci_router(fast__4)
# Loading work.hci_router(fast__5)
# Loading work.fractal_sync_pkg(fast)
# Loading work.fractal_sync_2x2_pkg(fast)
# Loading work.fractal_sync_16x16_pkg(fast)
# Loading work.fractal_sync_16x16(fast)
# Loading work.fractal_sync_8x8_pkg(fast)
# Loading work.fractal_sync_8x8_core(fast)
# Loading work.fractal_sync_4x4_pkg(fast)
# Loading work.fractal_sync_4x4_core(fast)
# Loading work.fractal_sync_2x2_core(fast)
# Loading work.fractal_sync_mp_rf(fast)
# Loading work.fractal_sync_1d_rf(fast__1)
# Loading work.fractal_sync_mp_rf(fast__1)
# Loading work.fractal_sync_1d_remote_rf(fast__3)
# Loading work.fractal_sync_1d_rf(fast__2)
# Loading work.fractal_sync_mp_rf(fast__2)
# Loading work.fractal_sync_1d_remote_rf(fast__5)
# Loading work.fractal_sync_1d_rf(fast__3)
# Loading work.fractal_sync_1d_local_rf(fast__3)
# Loading work.fractal_sync_mp_rf(fast__3)
# Loading work.fractal_sync_1d_remote_rf(fast__7)
# Loading work.axi_dw_upsizer(fast)
# Loading work.rr_arb_tree(fast__17)
# Loading work.rr_arb_tree(fast__18)
# Loading work.rr_arb_tree(fast__19)
# Loading work.spill_register(fast__17)
# Loading work.spill_register(fast__19)
# Loading work.spill_register(fast__20)
# Loading work.rr_arb_tree(fast__20)
# Loading work.floo_nw_chimney(fast__1)
# Loading work.rr_arb_tree(fast__21)
# Loading work.rr_arb_tree(fast__22)
# Loading work.hci_core_intf(fast__10)
# Loading work.hci_core_intf(fast__11)
# Loading work.hci_core_intf(fast__12)
# Loading work.hci_core_intf(fast__1)
# Loading work.hci_core_intf(fast__8)
# Loading work.hci_core_intf(fast__13)
# Loading work.hci_core_intf(fast__14)
# Loading work.hci_core_intf(fast__17)
# Loading work.hci_core_intf(fast__18)
# Loading work.hci_core_intf(fast__19)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[8]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[9]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[10]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[11]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[12]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[13]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[14]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[8]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[9]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[10]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[11]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[12]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[13]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[14]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[15]/gen_x_tile[15]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# run -a
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_0
# RISC-V Trace: Writing log to: ./core_0_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_1
# RISC-V Trace: Writing log to: ./core_1_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_2
# RISC-V Trace: Writing log to: ./core_2_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_3
# RISC-V Trace: Writing log to: ./core_3_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_4
# RISC-V Trace: Writing log to: ./core_4_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_5
# RISC-V Trace: Writing log to: ./core_5_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_6
# RISC-V Trace: Writing log to: ./core_6_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_7
# RISC-V Trace: Writing log to: ./core_7_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_8
# RISC-V Trace: Writing log to: ./core_8_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_9
# RISC-V Trace: Writing log to: ./core_9_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_10
# RISC-V Trace: Writing log to: ./core_10_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_11
# RISC-V Trace: Writing log to: ./core_11_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_12
# RISC-V Trace: Writing log to: ./core_12_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_13
# RISC-V Trace: Writing log to: ./core_13_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_14
# RISC-V Trace: Writing log to: ./core_14_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_15
# RISC-V Trace: Writing log to: ./core_15_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_16
# RISC-V Trace: Writing log to: ./core_16_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_17
# RISC-V Trace: Writing log to: ./core_17_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_18
# RISC-V Trace: Writing log to: ./core_18_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_19
# RISC-V Trace: Writing log to: ./core_19_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_20
# RISC-V Trace: Writing log to: ./core_20_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_21
# RISC-V Trace: Writing log to: ./core_21_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_22
# RISC-V Trace: Writing log to: ./core_22_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_23
# RISC-V Trace: Writing log to: ./core_23_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_24
# RISC-V Trace: Writing log to: ./core_24_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_25
# RISC-V Trace: Writing log to: ./core_25_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_26
# RISC-V Trace: Writing log to: ./core_26_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_27
# RISC-V Trace: Writing log to: ./core_27_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_28
# RISC-V Trace: Writing log to: ./core_28_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_29
# RISC-V Trace: Writing log to: ./core_29_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_30
# RISC-V Trace: Writing log to: ./core_30_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_31
# RISC-V Trace: Writing log to: ./core_31_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_32
# RISC-V Trace: Writing log to: ./core_32_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_33
# RISC-V Trace: Writing log to: ./core_33_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_34
# RISC-V Trace: Writing log to: ./core_34_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_35
# RISC-V Trace: Writing log to: ./core_35_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_36
# RISC-V Trace: Writing log to: ./core_36_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_37
# RISC-V Trace: Writing log to: ./core_37_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_38
# RISC-V Trace: Writing log to: ./core_38_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_39
# RISC-V Trace: Writing log to: ./core_39_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_40
# RISC-V Trace: Writing log to: ./core_40_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_41
# RISC-V Trace: Writing log to: ./core_41_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_42
# RISC-V Trace: Writing log to: ./core_42_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_43
# RISC-V Trace: Writing log to: ./core_43_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_44
# RISC-V Trace: Writing log to: ./core_44_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_45
# RISC-V Trace: Writing log to: ./core_45_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_46
# RISC-V Trace: Writing log to: ./core_46_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_47
# RISC-V Trace: Writing log to: ./core_47_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_48
# RISC-V Trace: Writing log to: ./core_48_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_49
# RISC-V Trace: Writing log to: ./core_49_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_50
# RISC-V Trace: Writing log to: ./core_50_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_51
# RISC-V Trace: Writing log to: ./core_51_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_52
# RISC-V Trace: Writing log to: ./core_52_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_53
# RISC-V Trace: Writing log to: ./core_53_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_54
# RISC-V Trace: Writing log to: ./core_54_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_55
# RISC-V Trace: Writing log to: ./core_55_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_56
# RISC-V Trace: Writing log to: ./core_56_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_57
# RISC-V Trace: Writing log to: ./core_57_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_58
# RISC-V Trace: Writing log to: ./core_58_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_59
# RISC-V Trace: Writing log to: ./core_59_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_60
# RISC-V Trace: Writing log to: ./core_60_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_61
# RISC-V Trace: Writing log to: ./core_61_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_62
# RISC-V Trace: Writing log to: ./core_62_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_63
# RISC-V Trace: Writing log to: ./core_63_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_64
# RISC-V Trace: Writing log to: ./core_64_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_65
# RISC-V Trace: Writing log to: ./core_65_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_66
# RISC-V Trace: Writing log to: ./core_66_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_67
# RISC-V Trace: Writing log to: ./core_67_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_68
# RISC-V Trace: Writing log to: ./core_68_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_69
# RISC-V Trace: Writing log to: ./core_69_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_70
# RISC-V Trace: Writing log to: ./core_70_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_71
# RISC-V Trace: Writing log to: ./core_71_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_72
# RISC-V Trace: Writing log to: ./core_72_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_73
# RISC-V Trace: Writing log to: ./core_73_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_74
# RISC-V Trace: Writing log to: ./core_74_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_75
# RISC-V Trace: Writing log to: ./core_75_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_76
# RISC-V Trace: Writing log to: ./core_76_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_77
# RISC-V Trace: Writing log to: ./core_77_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_78
# RISC-V Trace: Writing log to: ./core_78_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_79
# RISC-V Trace: Writing log to: ./core_79_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_80
# RISC-V Trace: Writing log to: ./core_80_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_81
# RISC-V Trace: Writing log to: ./core_81_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_82
# RISC-V Trace: Writing log to: ./core_82_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_83
# RISC-V Trace: Writing log to: ./core_83_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_84
# RISC-V Trace: Writing log to: ./core_84_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_85
# RISC-V Trace: Writing log to: ./core_85_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_86
# RISC-V Trace: Writing log to: ./core_86_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_87
# RISC-V Trace: Writing log to: ./core_87_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_88
# RISC-V Trace: Writing log to: ./core_88_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_89
# RISC-V Trace: Writing log to: ./core_89_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_90
# RISC-V Trace: Writing log to: ./core_90_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_91
# RISC-V Trace: Writing log to: ./core_91_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_92
# RISC-V Trace: Writing log to: ./core_92_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_93
# RISC-V Trace: Writing log to: ./core_93_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_94
# RISC-V Trace: Writing log to: ./core_94_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_95
# RISC-V Trace: Writing log to: ./core_95_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_96
# RISC-V Trace: Writing log to: ./core_96_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_97
# RISC-V Trace: Writing log to: ./core_97_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_98
# RISC-V Trace: Writing log to: ./core_98_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_99
# RISC-V Trace: Writing log to: ./core_99_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_100
# RISC-V Trace: Writing log to: ./core_100_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_101
# RISC-V Trace: Writing log to: ./core_101_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_102
# RISC-V Trace: Writing log to: ./core_102_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_103
# RISC-V Trace: Writing log to: ./core_103_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_104
# RISC-V Trace: Writing log to: ./core_104_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_105
# RISC-V Trace: Writing log to: ./core_105_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_106
# RISC-V Trace: Writing log to: ./core_106_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_107
# RISC-V Trace: Writing log to: ./core_107_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_108
# RISC-V Trace: Writing log to: ./core_108_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_109
# RISC-V Trace: Writing log to: ./core_109_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_110
# RISC-V Trace: Writing log to: ./core_110_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_111
# RISC-V Trace: Writing log to: ./core_111_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_112
# RISC-V Trace: Writing log to: ./core_112_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_113
# RISC-V Trace: Writing log to: ./core_113_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_114
# RISC-V Trace: Writing log to: ./core_114_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_115
# RISC-V Trace: Writing log to: ./core_115_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_116
# RISC-V Trace: Writing log to: ./core_116_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_117
# RISC-V Trace: Writing log to: ./core_117_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_118
# RISC-V Trace: Writing log to: ./core_118_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_119
# RISC-V Trace: Writing log to: ./core_119_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_120
# RISC-V Trace: Writing log to: ./core_120_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_121
# RISC-V Trace: Writing log to: ./core_121_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_122
# RISC-V Trace: Writing log to: ./core_122_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_123
# RISC-V Trace: Writing log to: ./core_123_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_124
# RISC-V Trace: Writing log to: ./core_124_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_125
# RISC-V Trace: Writing log to: ./core_125_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_126
# RISC-V Trace: Writing log to: ./core_126_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_127
# RISC-V Trace: Writing log to: ./core_127_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_128
# RISC-V Trace: Writing log to: ./core_128_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_129
# RISC-V Trace: Writing log to: ./core_129_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_130
# RISC-V Trace: Writing log to: ./core_130_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_131
# RISC-V Trace: Writing log to: ./core_131_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_132
# RISC-V Trace: Writing log to: ./core_132_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_133
# RISC-V Trace: Writing log to: ./core_133_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_134
# RISC-V Trace: Writing log to: ./core_134_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_135
# RISC-V Trace: Writing log to: ./core_135_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_136
# RISC-V Trace: Writing log to: ./core_136_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_137
# RISC-V Trace: Writing log to: ./core_137_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_138
# RISC-V Trace: Writing log to: ./core_138_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_139
# RISC-V Trace: Writing log to: ./core_139_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_140
# RISC-V Trace: Writing log to: ./core_140_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_141
# RISC-V Trace: Writing log to: ./core_141_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_142
# RISC-V Trace: Writing log to: ./core_142_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_143
# RISC-V Trace: Writing log to: ./core_143_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_144
# RISC-V Trace: Writing log to: ./core_144_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_145
# RISC-V Trace: Writing log to: ./core_145_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_146
# RISC-V Trace: Writing log to: ./core_146_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_147
# RISC-V Trace: Writing log to: ./core_147_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_148
# RISC-V Trace: Writing log to: ./core_148_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_149
# RISC-V Trace: Writing log to: ./core_149_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_150
# RISC-V Trace: Writing log to: ./core_150_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_151
# RISC-V Trace: Writing log to: ./core_151_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_152
# RISC-V Trace: Writing log to: ./core_152_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_153
# RISC-V Trace: Writing log to: ./core_153_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_154
# RISC-V Trace: Writing log to: ./core_154_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_155
# RISC-V Trace: Writing log to: ./core_155_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_156
# RISC-V Trace: Writing log to: ./core_156_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_157
# RISC-V Trace: Writing log to: ./core_157_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_158
# RISC-V Trace: Writing log to: ./core_158_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_159
# RISC-V Trace: Writing log to: ./core_159_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_160
# RISC-V Trace: Writing log to: ./core_160_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_161
# RISC-V Trace: Writing log to: ./core_161_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_162
# RISC-V Trace: Writing log to: ./core_162_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_163
# RISC-V Trace: Writing log to: ./core_163_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_164
# RISC-V Trace: Writing log to: ./core_164_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_165
# RISC-V Trace: Writing log to: ./core_165_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_166
# RISC-V Trace: Writing log to: ./core_166_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_167
# RISC-V Trace: Writing log to: ./core_167_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_168
# RISC-V Trace: Writing log to: ./core_168_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_169
# RISC-V Trace: Writing log to: ./core_169_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_170
# RISC-V Trace: Writing log to: ./core_170_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_171
# RISC-V Trace: Writing log to: ./core_171_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_172
# RISC-V Trace: Writing log to: ./core_172_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_173
# RISC-V Trace: Writing log to: ./core_173_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_174
# RISC-V Trace: Writing log to: ./core_174_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_175
# RISC-V Trace: Writing log to: ./core_175_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_176
# RISC-V Trace: Writing log to: ./core_176_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_177
# RISC-V Trace: Writing log to: ./core_177_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_178
# RISC-V Trace: Writing log to: ./core_178_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_179
# RISC-V Trace: Writing log to: ./core_179_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_180
# RISC-V Trace: Writing log to: ./core_180_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_181
# RISC-V Trace: Writing log to: ./core_181_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_182
# RISC-V Trace: Writing log to: ./core_182_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_183
# RISC-V Trace: Writing log to: ./core_183_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_184
# RISC-V Trace: Writing log to: ./core_184_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_185
# RISC-V Trace: Writing log to: ./core_185_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_186
# RISC-V Trace: Writing log to: ./core_186_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_187
# RISC-V Trace: Writing log to: ./core_187_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_188
# RISC-V Trace: Writing log to: ./core_188_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_189
# RISC-V Trace: Writing log to: ./core_189_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_190
# RISC-V Trace: Writing log to: ./core_190_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_191
# RISC-V Trace: Writing log to: ./core_191_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_192
# RISC-V Trace: Writing log to: ./core_192_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_193
# RISC-V Trace: Writing log to: ./core_193_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_194
# RISC-V Trace: Writing log to: ./core_194_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_195
# RISC-V Trace: Writing log to: ./core_195_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_196
# RISC-V Trace: Writing log to: ./core_196_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_197
# RISC-V Trace: Writing log to: ./core_197_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_198
# RISC-V Trace: Writing log to: ./core_198_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_199
# RISC-V Trace: Writing log to: ./core_199_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_200
# RISC-V Trace: Writing log to: ./core_200_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_201
# RISC-V Trace: Writing log to: ./core_201_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_202
# RISC-V Trace: Writing log to: ./core_202_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_203
# RISC-V Trace: Writing log to: ./core_203_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_204
# RISC-V Trace: Writing log to: ./core_204_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_205
# RISC-V Trace: Writing log to: ./core_205_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_206
# RISC-V Trace: Writing log to: ./core_206_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_207
# RISC-V Trace: Writing log to: ./core_207_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_208
# RISC-V Trace: Writing log to: ./core_208_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_209
# RISC-V Trace: Writing log to: ./core_209_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_210
# RISC-V Trace: Writing log to: ./core_210_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_211
# RISC-V Trace: Writing log to: ./core_211_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_212
# RISC-V Trace: Writing log to: ./core_212_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_213
# RISC-V Trace: Writing log to: ./core_213_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_214
# RISC-V Trace: Writing log to: ./core_214_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_215
# RISC-V Trace: Writing log to: ./core_215_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_216
# RISC-V Trace: Writing log to: ./core_216_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_217
# RISC-V Trace: Writing log to: ./core_217_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_218
# RISC-V Trace: Writing log to: ./core_218_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_219
# RISC-V Trace: Writing log to: ./core_219_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_220
# RISC-V Trace: Writing log to: ./core_220_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_221
# RISC-V Trace: Writing log to: ./core_221_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_222
# RISC-V Trace: Writing log to: ./core_222_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_223
# RISC-V Trace: Writing log to: ./core_223_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_224
# RISC-V Trace: Writing log to: ./core_224_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_225
# RISC-V Trace: Writing log to: ./core_225_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_226
# RISC-V Trace: Writing log to: ./core_226_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_227
# RISC-V Trace: Writing log to: ./core_227_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_228
# RISC-V Trace: Writing log to: ./core_228_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_229
# RISC-V Trace: Writing log to: ./core_229_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_230
# RISC-V Trace: Writing log to: ./core_230_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_231
# RISC-V Trace: Writing log to: ./core_231_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_232
# RISC-V Trace: Writing log to: ./core_232_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_233
# RISC-V Trace: Writing log to: ./core_233_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_234
# RISC-V Trace: Writing log to: ./core_234_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_235
# RISC-V Trace: Writing log to: ./core_235_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_236
# RISC-V Trace: Writing log to: ./core_236_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_237
# RISC-V Trace: Writing log to: ./core_237_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_238
# RISC-V Trace: Writing log to: ./core_238_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_239
# RISC-V Trace: Writing log to: ./core_239_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_240
# RISC-V Trace: Writing log to: ./core_240_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_241
# RISC-V Trace: Writing log to: ./core_241_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_242
# RISC-V Trace: Writing log to: ./core_242_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_243
# RISC-V Trace: Writing log to: ./core_243_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_244
# RISC-V Trace: Writing log to: ./core_244_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_245
# RISC-V Trace: Writing log to: ./core_245_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_246
# RISC-V Trace: Writing log to: ./core_246_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_247
# RISC-V Trace: Writing log to: ./core_247_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_248
# RISC-V Trace: Writing log to: ./core_248_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_249
# RISC-V Trace: Writing log to: ./core_249_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_250
# RISC-V Trace: Writing log to: ./core_250_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_251
# RISC-V Trace: Writing log to: ./core_251_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_252
# RISC-V Trace: Writing log to: ./core_252_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_253
# RISC-V Trace: Writing log to: ./core_253_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_254
# RISC-V Trace: Writing log to: ./core_254_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_255
# RISC-V Trace: Writing log to: ./core_255_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2983 instructions.
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 40980ns
# [TB][mhartid 16 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 40980ns
# [TB][mhartid 32 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 40980ns
# [TB][mhartid 48 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 40980ns
# [TB][mhartid 64 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 40980ns
# [TB][mhartid 80 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 40980ns
# [TB][mhartid 96 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 40980ns
# [TB][mhartid 112 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 40980ns
# [TB][mhartid 128 - Tile (8, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 40980ns
# [TB][mhartid 144 - Tile (9, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 40980ns
# [TB][mhartid 160 - Tile (10, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 40980ns
# [TB][mhartid 176 - Tile (11, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 40980ns
# [TB][mhartid 192 - Tile (12, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 40980ns
# [TB][mhartid 208 - Tile (13, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 40980ns
# [TB][mhartid 224 - Tile (14, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 40980ns
# [TB][mhartid 240 - Tile (15, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 40980ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44140ns: start-end pair with latency 3155ns (631 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44140ns: start-end pair with latency 3155ns (631 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44140ns: start-end pair with latency 3155ns (631 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44140ns: start-end pair with latency 3155ns (631 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44140ns: start-end pair with latency 3155ns (631 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44140ns: start-end pair with latency 3155ns (631 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44140ns: start-end pair with latency 3155ns (631 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44140ns: start-end pair with latency 3155ns (631 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44140ns: start-end pair with latency 3155ns (631 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44140ns: start-end pair with latency 3155ns (631 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44140ns: start-end pair with latency 3155ns (631 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44140ns: start-end pair with latency 3155ns (631 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44140ns: start-end pair with latency 3155ns (631 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44140ns: start-end pair with latency 3155ns (631 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44140ns: start-end pair with latency 3155ns (631 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 44140ns: start-end pair with latency 3155ns (631 clock cycles) and accumulated latency 3155ns (631 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 44145ns
# [TB][mhartid 16 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 44145ns
# [TB][mhartid 32 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 44145ns
# [TB][mhartid 48 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 44145ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 44145ns
# [TB][mhartid 80 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 44145ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 44145ns
# [TB][mhartid 112 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 44145ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 44145ns
# [TB][mhartid 144 - Tile (9, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 44145ns
# [TB][mhartid 160 - Tile (10, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 44145ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 44145ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 44145ns
# [TB][mhartid 208 - Tile (13, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 44145ns
# [TB][mhartid 224 - Tile (14, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 44145ns
# [TB][mhartid 240 - Tile (15, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 44145ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 54795ns
# [TB][mhartid 17 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 54795ns
# [TB][mhartid 33 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 54795ns
# [TB][mhartid 49 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 54795ns
# [TB][mhartid 65 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 54795ns
# [TB][mhartid 81 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 54795ns
# [TB][mhartid 97 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 54795ns
# [TB][mhartid 113 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 54795ns
# [TB][mhartid 129 - Tile (8, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 54795ns
# [TB][mhartid 145 - Tile (9, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 54795ns
# [TB][mhartid 161 - Tile (10, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 54795ns
# [TB][mhartid 177 - Tile (11, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 54795ns
# [TB][mhartid 193 - Tile (12, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 54795ns
# [TB][mhartid 209 - Tile (13, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 54795ns
# [TB][mhartid 225 - Tile (14, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 54795ns
# [TB][mhartid 241 - Tile (15, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 54795ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 59270ns: start-end pair with latency 4470ns (894 clock cycles) and accumulated latency 4470ns (894 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 59270ns: start-end pair with latency 4470ns (894 clock cycles) and accumulated latency 4470ns (894 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 59270ns: start-end pair with latency 4470ns (894 clock cycles) and accumulated latency 4470ns (894 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 59270ns: start-end pair with latency 4470ns (894 clock cycles) and accumulated latency 4470ns (894 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 59270ns: start-end pair with latency 4470ns (894 clock cycles) and accumulated latency 4470ns (894 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 59270ns: start-end pair with latency 4470ns (894 clock cycles) and accumulated latency 4470ns (894 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 59270ns: start-end pair with latency 4470ns (894 clock cycles) and accumulated latency 4470ns (894 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 59270ns: start-end pair with latency 4470ns (894 clock cycles) and accumulated latency 4470ns (894 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 59270ns: start-end pair with latency 4470ns (894 clock cycles) and accumulated latency 4470ns (894 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 59270ns: start-end pair with latency 4470ns (894 clock cycles) and accumulated latency 4470ns (894 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 59270ns: start-end pair with latency 4470ns (894 clock cycles) and accumulated latency 4470ns (894 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 59270ns: start-end pair with latency 4470ns (894 clock cycles) and accumulated latency 4470ns (894 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 59270ns: start-end pair with latency 4470ns (894 clock cycles) and accumulated latency 4470ns (894 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 59270ns: start-end pair with latency 4470ns (894 clock cycles) and accumulated latency 4470ns (894 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 59270ns: start-end pair with latency 4470ns (894 clock cycles) and accumulated latency 4470ns (894 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 59270ns: start-end pair with latency 4470ns (894 clock cycles) and accumulated latency 4470ns (894 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 59275ns
# [TB][mhartid 17 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 59275ns
# [TB][mhartid 33 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 59275ns
# [TB][mhartid 49 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 59275ns
# [TB][mhartid 65 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 59275ns
# [TB][mhartid 81 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 59275ns
# [TB][mhartid 97 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 59275ns
# [TB][mhartid 113 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 59275ns
# [TB][mhartid 129 - Tile (8, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 59275ns
# [TB][mhartid 145 - Tile (9, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 59275ns
# [TB][mhartid 161 - Tile (10, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 59275ns
# [TB][mhartid 177 - Tile (11, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 59275ns
# [TB][mhartid 193 - Tile (12, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 59275ns
# [TB][mhartid 209 - Tile (13, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 59275ns
# [TB][mhartid 225 - Tile (14, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 59275ns
# [TB][mhartid 241 - Tile (15, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 59275ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 64910ns
# [TB][mhartid 18 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 64910ns
# [TB][mhartid 34 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 64910ns
# [TB][mhartid 50 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 64910ns
# [TB][mhartid 66 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 64910ns
# [TB][mhartid 82 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 64910ns
# [TB][mhartid 98 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 64910ns
# [TB][mhartid 114 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 64910ns
# [TB][mhartid 130 - Tile (8, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 64910ns
# [TB][mhartid 146 - Tile (9, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 64910ns
# [TB][mhartid 162 - Tile (10, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 64910ns
# [TB][mhartid 178 - Tile (11, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 64910ns
# [TB][mhartid 194 - Tile (12, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 64910ns
# [TB][mhartid 210 - Tile (13, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 64910ns
# [TB][mhartid 226 - Tile (14, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 64910ns
# [TB][mhartid 242 - Tile (15, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 64910ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 69930ns: start-end pair with latency 5015ns (1003 clock cycles) and accumulated latency 5015ns (1003 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 69930ns: start-end pair with latency 5015ns (1003 clock cycles) and accumulated latency 5015ns (1003 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 69930ns: start-end pair with latency 5015ns (1003 clock cycles) and accumulated latency 5015ns (1003 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 69930ns: start-end pair with latency 5015ns (1003 clock cycles) and accumulated latency 5015ns (1003 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 69930ns: start-end pair with latency 5015ns (1003 clock cycles) and accumulated latency 5015ns (1003 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 69930ns: start-end pair with latency 5015ns (1003 clock cycles) and accumulated latency 5015ns (1003 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 69930ns: start-end pair with latency 5015ns (1003 clock cycles) and accumulated latency 5015ns (1003 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 69930ns: start-end pair with latency 5015ns (1003 clock cycles) and accumulated latency 5015ns (1003 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 69930ns: start-end pair with latency 5015ns (1003 clock cycles) and accumulated latency 5015ns (1003 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 69930ns: start-end pair with latency 5015ns (1003 clock cycles) and accumulated latency 5015ns (1003 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 69930ns: start-end pair with latency 5015ns (1003 clock cycles) and accumulated latency 5015ns (1003 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 69930ns: start-end pair with latency 5015ns (1003 clock cycles) and accumulated latency 5015ns (1003 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 69930ns: start-end pair with latency 5015ns (1003 clock cycles) and accumulated latency 5015ns (1003 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 69930ns: start-end pair with latency 5015ns (1003 clock cycles) and accumulated latency 5015ns (1003 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 69930ns: start-end pair with latency 5015ns (1003 clock cycles) and accumulated latency 5015ns (1003 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 69930ns: start-end pair with latency 5015ns (1003 clock cycles) and accumulated latency 5015ns (1003 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 69935ns
# [TB][mhartid 18 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 69935ns
# [TB][mhartid 34 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 69935ns
# [TB][mhartid 50 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 69935ns
# [TB][mhartid 66 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 69935ns
# [TB][mhartid 82 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 69935ns
# [TB][mhartid 98 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 69935ns
# [TB][mhartid 114 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 69935ns
# [TB][mhartid 130 - Tile (8, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 69935ns
# [TB][mhartid 146 - Tile (9, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 69935ns
# [TB][mhartid 162 - Tile (10, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 69935ns
# [TB][mhartid 178 - Tile (11, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 69935ns
# [TB][mhartid 194 - Tile (12, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 69935ns
# [TB][mhartid 210 - Tile (13, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 69935ns
# [TB][mhartid 226 - Tile (14, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 69935ns
# [TB][mhartid 242 - Tile (15, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 69935ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 72120ns
# [TB][mhartid 19 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 72120ns
# [TB][mhartid 35 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 72120ns
# [TB][mhartid 51 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 72120ns
# [TB][mhartid 67 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 72120ns
# [TB][mhartid 83 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 72120ns
# [TB][mhartid 99 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 72120ns
# [TB][mhartid 115 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 72120ns
# [TB][mhartid 131 - Tile (8, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 72120ns
# [TB][mhartid 147 - Tile (9, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 72120ns
# [TB][mhartid 163 - Tile (10, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 72120ns
# [TB][mhartid 179 - Tile (11, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 72120ns
# [TB][mhartid 195 - Tile (12, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 72120ns
# [TB][mhartid 211 - Tile (13, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 72120ns
# [TB][mhartid 227 - Tile (14, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 72120ns
# [TB][mhartid 243 - Tile (15, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 72120ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77300ns
# [TB][mhartid 20 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77300ns
# [TB][mhartid 36 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77300ns
# [TB][mhartid 52 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77300ns
# [TB][mhartid 68 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77300ns
# [TB][mhartid 84 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77300ns
# [TB][mhartid 100 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77300ns
# [TB][mhartid 116 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77300ns
# [TB][mhartid 132 - Tile (8, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77300ns
# [TB][mhartid 148 - Tile (9, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77300ns
# [TB][mhartid 164 - Tile (10, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77300ns
# [TB][mhartid 180 - Tile (11, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77300ns
# [TB][mhartid 196 - Tile (12, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77300ns
# [TB][mhartid 212 - Tile (13, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77300ns
# [TB][mhartid 228 - Tile (14, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77300ns
# [TB][mhartid 244 - Tile (15, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 77300ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 77380ns: start-end pair with latency 5255ns (1051 clock cycles) and accumulated latency 5255ns (1051 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 77380ns: start-end pair with latency 5255ns (1051 clock cycles) and accumulated latency 5255ns (1051 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 77380ns: start-end pair with latency 5255ns (1051 clock cycles) and accumulated latency 5255ns (1051 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 77380ns: start-end pair with latency 5255ns (1051 clock cycles) and accumulated latency 5255ns (1051 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 77380ns: start-end pair with latency 5255ns (1051 clock cycles) and accumulated latency 5255ns (1051 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 77380ns: start-end pair with latency 5255ns (1051 clock cycles) and accumulated latency 5255ns (1051 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 77380ns: start-end pair with latency 5255ns (1051 clock cycles) and accumulated latency 5255ns (1051 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 77380ns: start-end pair with latency 5255ns (1051 clock cycles) and accumulated latency 5255ns (1051 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 77380ns: start-end pair with latency 5255ns (1051 clock cycles) and accumulated latency 5255ns (1051 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 77380ns: start-end pair with latency 5255ns (1051 clock cycles) and accumulated latency 5255ns (1051 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 77380ns: start-end pair with latency 5255ns (1051 clock cycles) and accumulated latency 5255ns (1051 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 77380ns: start-end pair with latency 5255ns (1051 clock cycles) and accumulated latency 5255ns (1051 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 77380ns: start-end pair with latency 5255ns (1051 clock cycles) and accumulated latency 5255ns (1051 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 77380ns: start-end pair with latency 5255ns (1051 clock cycles) and accumulated latency 5255ns (1051 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 77380ns: start-end pair with latency 5255ns (1051 clock cycles) and accumulated latency 5255ns (1051 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 77380ns: start-end pair with latency 5255ns (1051 clock cycles) and accumulated latency 5255ns (1051 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 77385ns
# [TB][mhartid 19 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 77385ns
# [TB][mhartid 35 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 77385ns
# [TB][mhartid 51 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 77385ns
# [TB][mhartid 67 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 77385ns
# [TB][mhartid 83 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 77385ns
# [TB][mhartid 99 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 77385ns
# [TB][mhartid 115 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 77385ns
# [TB][mhartid 131 - Tile (8, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 77385ns
# [TB][mhartid 147 - Tile (9, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 77385ns
# [TB][mhartid 163 - Tile (10, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 77385ns
# [TB][mhartid 179 - Tile (11, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 77385ns
# [TB][mhartid 195 - Tile (12, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 77385ns
# [TB][mhartid 211 - Tile (13, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 77385ns
# [TB][mhartid 227 - Tile (14, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 77385ns
# [TB][mhartid 243 - Tile (15, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 77385ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81680ns
# [TB][mhartid 21 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81680ns
# [TB][mhartid 37 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81680ns
# [TB][mhartid 53 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81680ns
# [TB][mhartid 69 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81680ns
# [TB][mhartid 85 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81680ns
# [TB][mhartid 101 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81680ns
# [TB][mhartid 117 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81680ns
# [TB][mhartid 133 - Tile (8, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81680ns
# [TB][mhartid 149 - Tile (9, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81680ns
# [TB][mhartid 165 - Tile (10, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81680ns
# [TB][mhartid 181 - Tile (11, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81680ns
# [TB][mhartid 197 - Tile (12, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81680ns
# [TB][mhartid 213 - Tile (13, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81680ns
# [TB][mhartid 229 - Tile (14, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81680ns
# [TB][mhartid 245 - Tile (15, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81680ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 83285ns: start-end pair with latency 5980ns (1196 clock cycles) and accumulated latency 5980ns (1196 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 83285ns: start-end pair with latency 5980ns (1196 clock cycles) and accumulated latency 5980ns (1196 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 83285ns: start-end pair with latency 5980ns (1196 clock cycles) and accumulated latency 5980ns (1196 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 83285ns: start-end pair with latency 5980ns (1196 clock cycles) and accumulated latency 5980ns (1196 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 83285ns: start-end pair with latency 5980ns (1196 clock cycles) and accumulated latency 5980ns (1196 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 83285ns: start-end pair with latency 5980ns (1196 clock cycles) and accumulated latency 5980ns (1196 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 83285ns: start-end pair with latency 5980ns (1196 clock cycles) and accumulated latency 5980ns (1196 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 83285ns: start-end pair with latency 5980ns (1196 clock cycles) and accumulated latency 5980ns (1196 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 83285ns: start-end pair with latency 5980ns (1196 clock cycles) and accumulated latency 5980ns (1196 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 83285ns: start-end pair with latency 5980ns (1196 clock cycles) and accumulated latency 5980ns (1196 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 83285ns: start-end pair with latency 5980ns (1196 clock cycles) and accumulated latency 5980ns (1196 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 83285ns: start-end pair with latency 5980ns (1196 clock cycles) and accumulated latency 5980ns (1196 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 83285ns: start-end pair with latency 5980ns (1196 clock cycles) and accumulated latency 5980ns (1196 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 83285ns: start-end pair with latency 5980ns (1196 clock cycles) and accumulated latency 5980ns (1196 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 83285ns: start-end pair with latency 5980ns (1196 clock cycles) and accumulated latency 5980ns (1196 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 83285ns: start-end pair with latency 5980ns (1196 clock cycles) and accumulated latency 5980ns (1196 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 83290ns
# [TB][mhartid 20 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 83290ns
# [TB][mhartid 36 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 83290ns
# [TB][mhartid 52 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 83290ns
# [TB][mhartid 68 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 83290ns
# [TB][mhartid 84 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 83290ns
# [TB][mhartid 100 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 83290ns
# [TB][mhartid 116 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 83290ns
# [TB][mhartid 132 - Tile (8, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 83290ns
# [TB][mhartid 148 - Tile (9, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 83290ns
# [TB][mhartid 164 - Tile (10, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 83290ns
# [TB][mhartid 180 - Tile (11, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 83290ns
# [TB][mhartid 196 - Tile (12, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 83290ns
# [TB][mhartid 212 - Tile (13, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 83290ns
# [TB][mhartid 228 - Tile (14, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 83290ns
# [TB][mhartid 244 - Tile (15, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 83290ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 86155ns
# [TB][mhartid 22 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 86155ns
# [TB][mhartid 38 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 86155ns
# [TB][mhartid 54 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 86155ns
# [TB][mhartid 70 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 86155ns
# [TB][mhartid 86 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 86155ns
# [TB][mhartid 102 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 86155ns
# [TB][mhartid 118 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 86155ns
# [TB][mhartid 134 - Tile (8, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 86155ns
# [TB][mhartid 150 - Tile (9, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 86155ns
# [TB][mhartid 166 - Tile (10, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 86155ns
# [TB][mhartid 182 - Tile (11, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 86155ns
# [TB][mhartid 198 - Tile (12, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 86155ns
# [TB][mhartid 214 - Tile (13, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 86155ns
# [TB][mhartid 230 - Tile (14, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 86155ns
# [TB][mhartid 246 - Tile (15, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 86155ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 88020ns: start-end pair with latency 6335ns (1267 clock cycles) and accumulated latency 6335ns (1267 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 88020ns: start-end pair with latency 6335ns (1267 clock cycles) and accumulated latency 6335ns (1267 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 88020ns: start-end pair with latency 6335ns (1267 clock cycles) and accumulated latency 6335ns (1267 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 88020ns: start-end pair with latency 6335ns (1267 clock cycles) and accumulated latency 6335ns (1267 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 88020ns: start-end pair with latency 6335ns (1267 clock cycles) and accumulated latency 6335ns (1267 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 88020ns: start-end pair with latency 6335ns (1267 clock cycles) and accumulated latency 6335ns (1267 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 88020ns: start-end pair with latency 6335ns (1267 clock cycles) and accumulated latency 6335ns (1267 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 88020ns: start-end pair with latency 6335ns (1267 clock cycles) and accumulated latency 6335ns (1267 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 88020ns: start-end pair with latency 6335ns (1267 clock cycles) and accumulated latency 6335ns (1267 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 88020ns: start-end pair with latency 6335ns (1267 clock cycles) and accumulated latency 6335ns (1267 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 88020ns: start-end pair with latency 6335ns (1267 clock cycles) and accumulated latency 6335ns (1267 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 88020ns: start-end pair with latency 6335ns (1267 clock cycles) and accumulated latency 6335ns (1267 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 88020ns: start-end pair with latency 6335ns (1267 clock cycles) and accumulated latency 6335ns (1267 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 88020ns: start-end pair with latency 6335ns (1267 clock cycles) and accumulated latency 6335ns (1267 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 88020ns: start-end pair with latency 6335ns (1267 clock cycles) and accumulated latency 6335ns (1267 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 88020ns: start-end pair with latency 6335ns (1267 clock cycles) and accumulated latency 6335ns (1267 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 88025ns
# [TB][mhartid 21 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 88025ns
# [TB][mhartid 37 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 88025ns
# [TB][mhartid 53 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 88025ns
# [TB][mhartid 69 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 88025ns
# [TB][mhartid 85 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 88025ns
# [TB][mhartid 101 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 88025ns
# [TB][mhartid 117 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 88025ns
# [TB][mhartid 133 - Tile (8, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 88025ns
# [TB][mhartid 149 - Tile (9, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 88025ns
# [TB][mhartid 165 - Tile (10, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 88025ns
# [TB][mhartid 181 - Tile (11, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 88025ns
# [TB][mhartid 197 - Tile (12, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 88025ns
# [TB][mhartid 213 - Tile (13, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 88025ns
# [TB][mhartid 229 - Tile (14, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 88025ns
# [TB][mhartid 245 - Tile (15, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 88025ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 90845ns
# [TB][mhartid 23 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 90845ns
# [TB][mhartid 39 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 90845ns
# [TB][mhartid 55 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 90845ns
# [TB][mhartid 71 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 90845ns
# [TB][mhartid 87 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 90845ns
# [TB][mhartid 103 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 90845ns
# [TB][mhartid 119 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 90845ns
# [TB][mhartid 135 - Tile (8, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 90845ns
# [TB][mhartid 151 - Tile (9, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 90845ns
# [TB][mhartid 167 - Tile (10, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 90845ns
# [TB][mhartid 183 - Tile (11, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 90845ns
# [TB][mhartid 199 - Tile (12, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 90845ns
# [TB][mhartid 215 - Tile (13, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 90845ns
# [TB][mhartid 231 - Tile (14, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 90845ns
# [TB][mhartid 247 - Tile (15, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 90845ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 93140ns: start-end pair with latency 6980ns (1396 clock cycles) and accumulated latency 6980ns (1396 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 93140ns: start-end pair with latency 6980ns (1396 clock cycles) and accumulated latency 6980ns (1396 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 93140ns: start-end pair with latency 6980ns (1396 clock cycles) and accumulated latency 6980ns (1396 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 93140ns: start-end pair with latency 6980ns (1396 clock cycles) and accumulated latency 6980ns (1396 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 93140ns: start-end pair with latency 6980ns (1396 clock cycles) and accumulated latency 6980ns (1396 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 93140ns: start-end pair with latency 6980ns (1396 clock cycles) and accumulated latency 6980ns (1396 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 93140ns: start-end pair with latency 6980ns (1396 clock cycles) and accumulated latency 6980ns (1396 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 93140ns: start-end pair with latency 6980ns (1396 clock cycles) and accumulated latency 6980ns (1396 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 93140ns: start-end pair with latency 6980ns (1396 clock cycles) and accumulated latency 6980ns (1396 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 93140ns: start-end pair with latency 6980ns (1396 clock cycles) and accumulated latency 6980ns (1396 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 93140ns: start-end pair with latency 6980ns (1396 clock cycles) and accumulated latency 6980ns (1396 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 93140ns: start-end pair with latency 6980ns (1396 clock cycles) and accumulated latency 6980ns (1396 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 93140ns: start-end pair with latency 6980ns (1396 clock cycles) and accumulated latency 6980ns (1396 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 93140ns: start-end pair with latency 6980ns (1396 clock cycles) and accumulated latency 6980ns (1396 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 93140ns: start-end pair with latency 6980ns (1396 clock cycles) and accumulated latency 6980ns (1396 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 93140ns: start-end pair with latency 6980ns (1396 clock cycles) and accumulated latency 6980ns (1396 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 93145ns
# [TB][mhartid 22 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 93145ns
# [TB][mhartid 38 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 93145ns
# [TB][mhartid 54 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 93145ns
# [TB][mhartid 70 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 93145ns
# [TB][mhartid 86 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 93145ns
# [TB][mhartid 102 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 93145ns
# [TB][mhartid 118 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 93145ns
# [TB][mhartid 134 - Tile (8, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 93145ns
# [TB][mhartid 150 - Tile (9, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 93145ns
# [TB][mhartid 166 - Tile (10, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 93145ns
# [TB][mhartid 182 - Tile (11, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 93145ns
# [TB][mhartid 198 - Tile (12, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 93145ns
# [TB][mhartid 214 - Tile (13, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 93145ns
# [TB][mhartid 230 - Tile (14, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 93145ns
# [TB][mhartid 246 - Tile (15, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 93145ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 94885ns
# [TB][mhartid 24 - Tile (1, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 94885ns
# [TB][mhartid 40 - Tile (2, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 94885ns
# [TB][mhartid 56 - Tile (3, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 94885ns
# [TB][mhartid 72 - Tile (4, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 94885ns
# [TB][mhartid 88 - Tile (5, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 94885ns
# [TB][mhartid 104 - Tile (6, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 94885ns
# [TB][mhartid 120 - Tile (7, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 94885ns
# [TB][mhartid 136 - Tile (8, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 94885ns
# [TB][mhartid 152 - Tile (9, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 94885ns
# [TB][mhartid 168 - Tile (10, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 94885ns
# [TB][mhartid 184 - Tile (11, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 94885ns
# [TB][mhartid 200 - Tile (12, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 94885ns
# [TB][mhartid 216 - Tile (13, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 94885ns
# [TB][mhartid 232 - Tile (14, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 94885ns
# [TB][mhartid 248 - Tile (15, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 94885ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 98400ns: start-end pair with latency 7550ns (1510 clock cycles) and accumulated latency 7550ns (1510 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 98400ns: start-end pair with latency 7550ns (1510 clock cycles) and accumulated latency 7550ns (1510 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 98400ns: start-end pair with latency 7550ns (1510 clock cycles) and accumulated latency 7550ns (1510 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 98400ns: start-end pair with latency 7550ns (1510 clock cycles) and accumulated latency 7550ns (1510 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 98400ns: start-end pair with latency 7550ns (1510 clock cycles) and accumulated latency 7550ns (1510 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 98400ns: start-end pair with latency 7550ns (1510 clock cycles) and accumulated latency 7550ns (1510 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 98400ns: start-end pair with latency 7550ns (1510 clock cycles) and accumulated latency 7550ns (1510 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 98400ns: start-end pair with latency 7550ns (1510 clock cycles) and accumulated latency 7550ns (1510 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 98400ns: start-end pair with latency 7550ns (1510 clock cycles) and accumulated latency 7550ns (1510 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 98400ns: start-end pair with latency 7550ns (1510 clock cycles) and accumulated latency 7550ns (1510 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 98400ns: start-end pair with latency 7550ns (1510 clock cycles) and accumulated latency 7550ns (1510 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 98400ns: start-end pair with latency 7550ns (1510 clock cycles) and accumulated latency 7550ns (1510 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 98400ns: start-end pair with latency 7550ns (1510 clock cycles) and accumulated latency 7550ns (1510 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 98400ns: start-end pair with latency 7550ns (1510 clock cycles) and accumulated latency 7550ns (1510 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 98400ns: start-end pair with latency 7550ns (1510 clock cycles) and accumulated latency 7550ns (1510 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 98400ns: start-end pair with latency 7550ns (1510 clock cycles) and accumulated latency 7550ns (1510 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 98405ns
# [TB][mhartid 23 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 98405ns
# [TB][mhartid 39 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 98405ns
# [TB][mhartid 55 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 98405ns
# [TB][mhartid 71 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 98405ns
# [TB][mhartid 87 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 98405ns
# [TB][mhartid 103 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 98405ns
# [TB][mhartid 119 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 98405ns
# [TB][mhartid 135 - Tile (8, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 98405ns
# [TB][mhartid 151 - Tile (9, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 98405ns
# [TB][mhartid 167 - Tile (10, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 98405ns
# [TB][mhartid 183 - Tile (11, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 98405ns
# [TB][mhartid 199 - Tile (12, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 98405ns
# [TB][mhartid 215 - Tile (13, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 98405ns
# [TB][mhartid 231 - Tile (14, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 98405ns
# [TB][mhartid 247 - Tile (15, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 98405ns
# [TB][mhartid 9 - Tile (0, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 99200ns
# [TB][mhartid 25 - Tile (1, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 99200ns
# [TB][mhartid 41 - Tile (2, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 99200ns
# [TB][mhartid 57 - Tile (3, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 99200ns
# [TB][mhartid 73 - Tile (4, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 99200ns
# [TB][mhartid 89 - Tile (5, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 99200ns
# [TB][mhartid 105 - Tile (6, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 99200ns
# [TB][mhartid 121 - Tile (7, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 99200ns
# [TB][mhartid 137 - Tile (8, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 99200ns
# [TB][mhartid 153 - Tile (9, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 99200ns
# [TB][mhartid 169 - Tile (10, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 99200ns
# [TB][mhartid 185 - Tile (11, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 99200ns
# [TB][mhartid 201 - Tile (12, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 99200ns
# [TB][mhartid 217 - Tile (13, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 99200ns
# [TB][mhartid 233 - Tile (14, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 99200ns
# [TB][mhartid 249 - Tile (15, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 99200ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 103265ns: start-end pair with latency 8375ns (1675 clock cycles) and accumulated latency 8375ns (1675 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 103265ns: start-end pair with latency 8375ns (1675 clock cycles) and accumulated latency 8375ns (1675 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 103265ns: start-end pair with latency 8375ns (1675 clock cycles) and accumulated latency 8375ns (1675 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 103265ns: start-end pair with latency 8375ns (1675 clock cycles) and accumulated latency 8375ns (1675 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 103265ns: start-end pair with latency 8375ns (1675 clock cycles) and accumulated latency 8375ns (1675 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 103265ns: start-end pair with latency 8375ns (1675 clock cycles) and accumulated latency 8375ns (1675 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 103265ns: start-end pair with latency 8375ns (1675 clock cycles) and accumulated latency 8375ns (1675 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 103265ns: start-end pair with latency 8375ns (1675 clock cycles) and accumulated latency 8375ns (1675 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 103265ns: start-end pair with latency 8375ns (1675 clock cycles) and accumulated latency 8375ns (1675 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 103265ns: start-end pair with latency 8375ns (1675 clock cycles) and accumulated latency 8375ns (1675 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 103265ns: start-end pair with latency 8375ns (1675 clock cycles) and accumulated latency 8375ns (1675 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 103265ns: start-end pair with latency 8375ns (1675 clock cycles) and accumulated latency 8375ns (1675 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 103265ns: start-end pair with latency 8375ns (1675 clock cycles) and accumulated latency 8375ns (1675 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 103265ns: start-end pair with latency 8375ns (1675 clock cycles) and accumulated latency 8375ns (1675 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 103265ns: start-end pair with latency 8375ns (1675 clock cycles) and accumulated latency 8375ns (1675 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 103265ns: start-end pair with latency 8375ns (1675 clock cycles) and accumulated latency 8375ns (1675 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 103270ns
# [TB][mhartid 24 - Tile (1, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 103270ns
# [TB][mhartid 40 - Tile (2, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 103270ns
# [TB][mhartid 56 - Tile (3, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 103270ns
# [TB][mhartid 72 - Tile (4, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 103270ns
# [TB][mhartid 88 - Tile (5, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 103270ns
# [TB][mhartid 104 - Tile (6, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 103270ns
# [TB][mhartid 120 - Tile (7, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 103270ns
# [TB][mhartid 136 - Tile (8, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 103270ns
# [TB][mhartid 152 - Tile (9, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 103270ns
# [TB][mhartid 168 - Tile (10, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 103270ns
# [TB][mhartid 184 - Tile (11, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 103270ns
# [TB][mhartid 200 - Tile (12, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 103270ns
# [TB][mhartid 216 - Tile (13, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 103270ns
# [TB][mhartid 232 - Tile (14, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 103270ns
# [TB][mhartid 248 - Tile (15, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 103270ns
# [TB][mhartid 10 - Tile (0, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104720ns
# [TB][mhartid 26 - Tile (1, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104720ns
# [TB][mhartid 42 - Tile (2, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104720ns
# [TB][mhartid 58 - Tile (3, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104720ns
# [TB][mhartid 74 - Tile (4, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104720ns
# [TB][mhartid 90 - Tile (5, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104720ns
# [TB][mhartid 106 - Tile (6, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104720ns
# [TB][mhartid 122 - Tile (7, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104720ns
# [TB][mhartid 138 - Tile (8, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104720ns
# [TB][mhartid 154 - Tile (9, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104720ns
# [TB][mhartid 170 - Tile (10, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104720ns
# [TB][mhartid 186 - Tile (11, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104720ns
# [TB][mhartid 202 - Tile (12, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104720ns
# [TB][mhartid 218 - Tile (13, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104720ns
# [TB][mhartid 234 - Tile (14, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104720ns
# [TB][mhartid 250 - Tile (15, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 104720ns
# [TB][mhartid 11 - Tile (0, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 108050ns
# [TB][mhartid 27 - Tile (1, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 108050ns
# [TB][mhartid 43 - Tile (2, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 108050ns
# [TB][mhartid 59 - Tile (3, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 108050ns
# [TB][mhartid 75 - Tile (4, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 108050ns
# [TB][mhartid 91 - Tile (5, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 108050ns
# [TB][mhartid 107 - Tile (6, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 108050ns
# [TB][mhartid 123 - Tile (7, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 108050ns
# [TB][mhartid 139 - Tile (8, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 108050ns
# [TB][mhartid 155 - Tile (9, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 108050ns
# [TB][mhartid 171 - Tile (10, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 108050ns
# [TB][mhartid 187 - Tile (11, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 108050ns
# [TB][mhartid 203 - Tile (12, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 108050ns
# [TB][mhartid 219 - Tile (13, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 108050ns
# [TB][mhartid 235 - Tile (14, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 108050ns
# [TB][mhartid 251 - Tile (15, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 108050ns
# [TB][mhartid 9 - Tile (0, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 108260ns: start-end pair with latency 9055ns (1811 clock cycles) and accumulated latency 9055ns (1811 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 108260ns: start-end pair with latency 9055ns (1811 clock cycles) and accumulated latency 9055ns (1811 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 108260ns: start-end pair with latency 9055ns (1811 clock cycles) and accumulated latency 9055ns (1811 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 108260ns: start-end pair with latency 9055ns (1811 clock cycles) and accumulated latency 9055ns (1811 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 108260ns: start-end pair with latency 9055ns (1811 clock cycles) and accumulated latency 9055ns (1811 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 108260ns: start-end pair with latency 9055ns (1811 clock cycles) and accumulated latency 9055ns (1811 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 108260ns: start-end pair with latency 9055ns (1811 clock cycles) and accumulated latency 9055ns (1811 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 108260ns: start-end pair with latency 9055ns (1811 clock cycles) and accumulated latency 9055ns (1811 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 108260ns: start-end pair with latency 9055ns (1811 clock cycles) and accumulated latency 9055ns (1811 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 108260ns: start-end pair with latency 9055ns (1811 clock cycles) and accumulated latency 9055ns (1811 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 108260ns: start-end pair with latency 9055ns (1811 clock cycles) and accumulated latency 9055ns (1811 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 108260ns: start-end pair with latency 9055ns (1811 clock cycles) and accumulated latency 9055ns (1811 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 108260ns: start-end pair with latency 9055ns (1811 clock cycles) and accumulated latency 9055ns (1811 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 108260ns: start-end pair with latency 9055ns (1811 clock cycles) and accumulated latency 9055ns (1811 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 108260ns: start-end pair with latency 9055ns (1811 clock cycles) and accumulated latency 9055ns (1811 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 108260ns: start-end pair with latency 9055ns (1811 clock cycles) and accumulated latency 9055ns (1811 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 108265ns
# [TB][mhartid 25 - Tile (1, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 108265ns
# [TB][mhartid 41 - Tile (2, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 108265ns
# [TB][mhartid 57 - Tile (3, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 108265ns
# [TB][mhartid 73 - Tile (4, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 108265ns
# [TB][mhartid 89 - Tile (5, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 108265ns
# [TB][mhartid 105 - Tile (6, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 108265ns
# [TB][mhartid 121 - Tile (7, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 108265ns
# [TB][mhartid 137 - Tile (8, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 108265ns
# [TB][mhartid 153 - Tile (9, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 108265ns
# [TB][mhartid 169 - Tile (10, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 108265ns
# [TB][mhartid 185 - Tile (11, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 108265ns
# [TB][mhartid 201 - Tile (12, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 108265ns
# [TB][mhartid 217 - Tile (13, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 108265ns
# [TB][mhartid 233 - Tile (14, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 108265ns
# [TB][mhartid 249 - Tile (15, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 108265ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 112570ns
# [TB][mhartid 28 - Tile (1, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 112570ns
# [TB][mhartid 44 - Tile (2, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 112570ns
# [TB][mhartid 60 - Tile (3, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 112570ns
# [TB][mhartid 76 - Tile (4, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 112570ns
# [TB][mhartid 92 - Tile (5, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 112570ns
# [TB][mhartid 108 - Tile (6, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 112570ns
# [TB][mhartid 124 - Tile (7, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 112570ns
# [TB][mhartid 140 - Tile (8, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 112570ns
# [TB][mhartid 156 - Tile (9, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 112570ns
# [TB][mhartid 172 - Tile (10, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 112570ns
# [TB][mhartid 188 - Tile (11, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 112570ns
# [TB][mhartid 204 - Tile (12, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 112570ns
# [TB][mhartid 220 - Tile (13, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 112570ns
# [TB][mhartid 236 - Tile (14, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 112570ns
# [TB][mhartid 252 - Tile (15, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 112570ns
# [TB][mhartid 10 - Tile (0, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 114565ns: start-end pair with latency 9840ns (1968 clock cycles) and accumulated latency 9840ns (1968 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 114565ns: start-end pair with latency 9840ns (1968 clock cycles) and accumulated latency 9840ns (1968 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 114565ns: start-end pair with latency 9840ns (1968 clock cycles) and accumulated latency 9840ns (1968 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 114565ns: start-end pair with latency 9840ns (1968 clock cycles) and accumulated latency 9840ns (1968 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 114565ns: start-end pair with latency 9840ns (1968 clock cycles) and accumulated latency 9840ns (1968 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 114565ns: start-end pair with latency 9840ns (1968 clock cycles) and accumulated latency 9840ns (1968 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 114565ns: start-end pair with latency 9840ns (1968 clock cycles) and accumulated latency 9840ns (1968 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 114565ns: start-end pair with latency 9840ns (1968 clock cycles) and accumulated latency 9840ns (1968 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 114565ns: start-end pair with latency 9840ns (1968 clock cycles) and accumulated latency 9840ns (1968 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 114565ns: start-end pair with latency 9840ns (1968 clock cycles) and accumulated latency 9840ns (1968 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 114565ns: start-end pair with latency 9840ns (1968 clock cycles) and accumulated latency 9840ns (1968 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 114565ns: start-end pair with latency 9840ns (1968 clock cycles) and accumulated latency 9840ns (1968 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 114565ns: start-end pair with latency 9840ns (1968 clock cycles) and accumulated latency 9840ns (1968 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 114565ns: start-end pair with latency 9840ns (1968 clock cycles) and accumulated latency 9840ns (1968 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 114565ns: start-end pair with latency 9840ns (1968 clock cycles) and accumulated latency 9840ns (1968 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 114565ns: start-end pair with latency 9840ns (1968 clock cycles) and accumulated latency 9840ns (1968 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 114570ns
# [TB][mhartid 26 - Tile (1, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 114570ns
# [TB][mhartid 42 - Tile (2, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 114570ns
# [TB][mhartid 58 - Tile (3, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 114570ns
# [TB][mhartid 74 - Tile (4, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 114570ns
# [TB][mhartid 90 - Tile (5, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 114570ns
# [TB][mhartid 106 - Tile (6, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 114570ns
# [TB][mhartid 122 - Tile (7, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 114570ns
# [TB][mhartid 138 - Tile (8, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 114570ns
# [TB][mhartid 154 - Tile (9, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 114570ns
# [TB][mhartid 170 - Tile (10, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 114570ns
# [TB][mhartid 186 - Tile (11, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 114570ns
# [TB][mhartid 202 - Tile (12, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 114570ns
# [TB][mhartid 218 - Tile (13, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 114570ns
# [TB][mhartid 234 - Tile (14, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 114570ns
# [TB][mhartid 250 - Tile (15, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 114570ns
# [TB][mhartid 13 - Tile (0, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 117260ns
# [TB][mhartid 29 - Tile (1, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 117260ns
# [TB][mhartid 45 - Tile (2, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 117260ns
# [TB][mhartid 61 - Tile (3, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 117260ns
# [TB][mhartid 77 - Tile (4, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 117260ns
# [TB][mhartid 93 - Tile (5, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 117260ns
# [TB][mhartid 109 - Tile (6, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 117260ns
# [TB][mhartid 125 - Tile (7, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 117260ns
# [TB][mhartid 141 - Tile (8, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 117260ns
# [TB][mhartid 157 - Tile (9, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 117260ns
# [TB][mhartid 173 - Tile (10, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 117260ns
# [TB][mhartid 189 - Tile (11, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 117260ns
# [TB][mhartid 205 - Tile (12, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 117260ns
# [TB][mhartid 221 - Tile (13, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 117260ns
# [TB][mhartid 237 - Tile (14, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 117260ns
# [TB][mhartid 253 - Tile (15, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 117260ns
# [TB][mhartid 11 - Tile (0, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118640ns: start-end pair with latency 10585ns (2117 clock cycles) and accumulated latency 10585ns (2117 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118640ns: start-end pair with latency 10585ns (2117 clock cycles) and accumulated latency 10585ns (2117 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118640ns: start-end pair with latency 10585ns (2117 clock cycles) and accumulated latency 10585ns (2117 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118640ns: start-end pair with latency 10585ns (2117 clock cycles) and accumulated latency 10585ns (2117 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118640ns: start-end pair with latency 10585ns (2117 clock cycles) and accumulated latency 10585ns (2117 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118640ns: start-end pair with latency 10585ns (2117 clock cycles) and accumulated latency 10585ns (2117 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118640ns: start-end pair with latency 10585ns (2117 clock cycles) and accumulated latency 10585ns (2117 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118640ns: start-end pair with latency 10585ns (2117 clock cycles) and accumulated latency 10585ns (2117 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118640ns: start-end pair with latency 10585ns (2117 clock cycles) and accumulated latency 10585ns (2117 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118640ns: start-end pair with latency 10585ns (2117 clock cycles) and accumulated latency 10585ns (2117 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118640ns: start-end pair with latency 10585ns (2117 clock cycles) and accumulated latency 10585ns (2117 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118640ns: start-end pair with latency 10585ns (2117 clock cycles) and accumulated latency 10585ns (2117 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118640ns: start-end pair with latency 10585ns (2117 clock cycles) and accumulated latency 10585ns (2117 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118640ns: start-end pair with latency 10585ns (2117 clock cycles) and accumulated latency 10585ns (2117 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118640ns: start-end pair with latency 10585ns (2117 clock cycles) and accumulated latency 10585ns (2117 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 118640ns: start-end pair with latency 10585ns (2117 clock cycles) and accumulated latency 10585ns (2117 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118645ns
# [TB][mhartid 27 - Tile (1, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118645ns
# [TB][mhartid 43 - Tile (2, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118645ns
# [TB][mhartid 59 - Tile (3, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118645ns
# [TB][mhartid 75 - Tile (4, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118645ns
# [TB][mhartid 91 - Tile (5, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118645ns
# [TB][mhartid 107 - Tile (6, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118645ns
# [TB][mhartid 123 - Tile (7, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118645ns
# [TB][mhartid 139 - Tile (8, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118645ns
# [TB][mhartid 155 - Tile (9, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118645ns
# [TB][mhartid 171 - Tile (10, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118645ns
# [TB][mhartid 187 - Tile (11, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118645ns
# [TB][mhartid 203 - Tile (12, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118645ns
# [TB][mhartid 219 - Tile (13, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118645ns
# [TB][mhartid 235 - Tile (14, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118645ns
# [TB][mhartid 251 - Tile (15, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 118645ns
# [TB][mhartid 14 - Tile (0, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 120030ns
# [TB][mhartid 30 - Tile (1, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 120030ns
# [TB][mhartid 46 - Tile (2, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 120030ns
# [TB][mhartid 62 - Tile (3, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 120030ns
# [TB][mhartid 78 - Tile (4, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 120030ns
# [TB][mhartid 94 - Tile (5, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 120030ns
# [TB][mhartid 110 - Tile (6, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 120030ns
# [TB][mhartid 126 - Tile (7, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 120030ns
# [TB][mhartid 142 - Tile (8, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 120030ns
# [TB][mhartid 158 - Tile (9, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 120030ns
# [TB][mhartid 174 - Tile (10, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 120030ns
# [TB][mhartid 190 - Tile (11, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 120030ns
# [TB][mhartid 206 - Tile (12, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 120030ns
# [TB][mhartid 222 - Tile (13, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 120030ns
# [TB][mhartid 238 - Tile (14, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 120030ns
# [TB][mhartid 254 - Tile (15, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 120030ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 123715ns: start-end pair with latency 11140ns (2228 clock cycles) and accumulated latency 11140ns (2228 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 123715ns: start-end pair with latency 11140ns (2228 clock cycles) and accumulated latency 11140ns (2228 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 123715ns: start-end pair with latency 11140ns (2228 clock cycles) and accumulated latency 11140ns (2228 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 123715ns: start-end pair with latency 11140ns (2228 clock cycles) and accumulated latency 11140ns (2228 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 123715ns: start-end pair with latency 11140ns (2228 clock cycles) and accumulated latency 11140ns (2228 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 123715ns: start-end pair with latency 11140ns (2228 clock cycles) and accumulated latency 11140ns (2228 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 123715ns: start-end pair with latency 11140ns (2228 clock cycles) and accumulated latency 11140ns (2228 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 123715ns: start-end pair with latency 11140ns (2228 clock cycles) and accumulated latency 11140ns (2228 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 123715ns: start-end pair with latency 11140ns (2228 clock cycles) and accumulated latency 11140ns (2228 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 123715ns: start-end pair with latency 11140ns (2228 clock cycles) and accumulated latency 11140ns (2228 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 123715ns: start-end pair with latency 11140ns (2228 clock cycles) and accumulated latency 11140ns (2228 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 123715ns: start-end pair with latency 11140ns (2228 clock cycles) and accumulated latency 11140ns (2228 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 123715ns: start-end pair with latency 11140ns (2228 clock cycles) and accumulated latency 11140ns (2228 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 123715ns: start-end pair with latency 11140ns (2228 clock cycles) and accumulated latency 11140ns (2228 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 123715ns: start-end pair with latency 11140ns (2228 clock cycles) and accumulated latency 11140ns (2228 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 123715ns: start-end pair with latency 11140ns (2228 clock cycles) and accumulated latency 11140ns (2228 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 123720ns
# [TB][mhartid 28 - Tile (1, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 123720ns
# [TB][mhartid 44 - Tile (2, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 123720ns
# [TB][mhartid 60 - Tile (3, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 123720ns
# [TB][mhartid 76 - Tile (4, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 123720ns
# [TB][mhartid 92 - Tile (5, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 123720ns
# [TB][mhartid 108 - Tile (6, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 123720ns
# [TB][mhartid 124 - Tile (7, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 123720ns
# [TB][mhartid 140 - Tile (8, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 123720ns
# [TB][mhartid 156 - Tile (9, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 123720ns
# [TB][mhartid 172 - Tile (10, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 123720ns
# [TB][mhartid 188 - Tile (11, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 123720ns
# [TB][mhartid 204 - Tile (12, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 123720ns
# [TB][mhartid 220 - Tile (13, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 123720ns
# [TB][mhartid 236 - Tile (14, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 123720ns
# [TB][mhartid 252 - Tile (15, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 123720ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 126280ns
# [TB][mhartid 31 - Tile (1, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 126280ns
# [TB][mhartid 47 - Tile (2, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 126280ns
# [TB][mhartid 63 - Tile (3, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 126280ns
# [TB][mhartid 79 - Tile (4, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 126280ns
# [TB][mhartid 95 - Tile (5, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 126280ns
# [TB][mhartid 111 - Tile (6, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 126280ns
# [TB][mhartid 127 - Tile (7, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 126280ns
# [TB][mhartid 143 - Tile (8, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 126280ns
# [TB][mhartid 159 - Tile (9, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 126280ns
# [TB][mhartid 175 - Tile (10, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 126280ns
# [TB][mhartid 191 - Tile (11, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 126280ns
# [TB][mhartid 207 - Tile (12, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 126280ns
# [TB][mhartid 223 - Tile (13, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 126280ns
# [TB][mhartid 239 - Tile (14, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 126280ns
# [TB][mhartid 255 - Tile (15, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 126280ns
# [TB][mhartid 13 - Tile (0, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 129105ns: start-end pair with latency 11840ns (2368 clock cycles) and accumulated latency 11840ns (2368 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 129105ns: start-end pair with latency 11840ns (2368 clock cycles) and accumulated latency 11840ns (2368 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 129105ns: start-end pair with latency 11840ns (2368 clock cycles) and accumulated latency 11840ns (2368 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 129105ns: start-end pair with latency 11840ns (2368 clock cycles) and accumulated latency 11840ns (2368 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 129105ns: start-end pair with latency 11840ns (2368 clock cycles) and accumulated latency 11840ns (2368 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 129105ns: start-end pair with latency 11840ns (2368 clock cycles) and accumulated latency 11840ns (2368 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 129105ns: start-end pair with latency 11840ns (2368 clock cycles) and accumulated latency 11840ns (2368 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 129105ns: start-end pair with latency 11840ns (2368 clock cycles) and accumulated latency 11840ns (2368 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 129105ns: start-end pair with latency 11840ns (2368 clock cycles) and accumulated latency 11840ns (2368 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 129105ns: start-end pair with latency 11840ns (2368 clock cycles) and accumulated latency 11840ns (2368 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 129105ns: start-end pair with latency 11840ns (2368 clock cycles) and accumulated latency 11840ns (2368 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 129105ns: start-end pair with latency 11840ns (2368 clock cycles) and accumulated latency 11840ns (2368 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 129105ns: start-end pair with latency 11840ns (2368 clock cycles) and accumulated latency 11840ns (2368 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 129105ns: start-end pair with latency 11840ns (2368 clock cycles) and accumulated latency 11840ns (2368 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 129105ns: start-end pair with latency 11840ns (2368 clock cycles) and accumulated latency 11840ns (2368 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 129105ns: start-end pair with latency 11840ns (2368 clock cycles) and accumulated latency 11840ns (2368 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 129110ns
# [TB][mhartid 29 - Tile (1, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 129110ns
# [TB][mhartid 45 - Tile (2, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 129110ns
# [TB][mhartid 61 - Tile (3, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 129110ns
# [TB][mhartid 77 - Tile (4, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 129110ns
# [TB][mhartid 93 - Tile (5, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 129110ns
# [TB][mhartid 109 - Tile (6, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 129110ns
# [TB][mhartid 125 - Tile (7, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 129110ns
# [TB][mhartid 141 - Tile (8, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 129110ns
# [TB][mhartid 157 - Tile (9, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 129110ns
# [TB][mhartid 173 - Tile (10, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 129110ns
# [TB][mhartid 189 - Tile (11, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 129110ns
# [TB][mhartid 205 - Tile (12, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 129110ns
# [TB][mhartid 221 - Tile (13, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 129110ns
# [TB][mhartid 237 - Tile (14, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 129110ns
# [TB][mhartid 253 - Tile (15, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 129110ns
# [TB][mhartid 14 - Tile (0, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 132630ns: start-end pair with latency 12595ns (2519 clock cycles) and accumulated latency 12595ns (2519 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 132630ns: start-end pair with latency 12595ns (2519 clock cycles) and accumulated latency 12595ns (2519 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 132630ns: start-end pair with latency 12595ns (2519 clock cycles) and accumulated latency 12595ns (2519 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 132630ns: start-end pair with latency 12595ns (2519 clock cycles) and accumulated latency 12595ns (2519 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 132630ns: start-end pair with latency 12595ns (2519 clock cycles) and accumulated latency 12595ns (2519 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 132630ns: start-end pair with latency 12595ns (2519 clock cycles) and accumulated latency 12595ns (2519 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 132630ns: start-end pair with latency 12595ns (2519 clock cycles) and accumulated latency 12595ns (2519 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 132630ns: start-end pair with latency 12595ns (2519 clock cycles) and accumulated latency 12595ns (2519 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 132630ns: start-end pair with latency 12595ns (2519 clock cycles) and accumulated latency 12595ns (2519 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 132630ns: start-end pair with latency 12595ns (2519 clock cycles) and accumulated latency 12595ns (2519 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 132630ns: start-end pair with latency 12595ns (2519 clock cycles) and accumulated latency 12595ns (2519 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 132630ns: start-end pair with latency 12595ns (2519 clock cycles) and accumulated latency 12595ns (2519 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 132630ns: start-end pair with latency 12595ns (2519 clock cycles) and accumulated latency 12595ns (2519 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 132630ns: start-end pair with latency 12595ns (2519 clock cycles) and accumulated latency 12595ns (2519 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 132630ns: start-end pair with latency 12595ns (2519 clock cycles) and accumulated latency 12595ns (2519 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 132630ns: start-end pair with latency 12595ns (2519 clock cycles) and accumulated latency 12595ns (2519 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 132635ns
# [TB][mhartid 30 - Tile (1, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 132635ns
# [TB][mhartid 46 - Tile (2, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 132635ns
# [TB][mhartid 62 - Tile (3, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 132635ns
# [TB][mhartid 78 - Tile (4, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 132635ns
# [TB][mhartid 94 - Tile (5, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 132635ns
# [TB][mhartid 110 - Tile (6, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 132635ns
# [TB][mhartid 126 - Tile (7, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 132635ns
# [TB][mhartid 142 - Tile (8, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 132635ns
# [TB][mhartid 158 - Tile (9, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 132635ns
# [TB][mhartid 174 - Tile (10, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 132635ns
# [TB][mhartid 190 - Tile (11, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 132635ns
# [TB][mhartid 206 - Tile (12, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 132635ns
# [TB][mhartid 222 - Tile (13, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 132635ns
# [TB][mhartid 238 - Tile (14, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 132635ns
# [TB][mhartid 254 - Tile (15, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 132635ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 139630ns: start-end pair with latency 13345ns (2669 clock cycles) and accumulated latency 13345ns (2669 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 139630ns: start-end pair with latency 13345ns (2669 clock cycles) and accumulated latency 13345ns (2669 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 139630ns: start-end pair with latency 13345ns (2669 clock cycles) and accumulated latency 13345ns (2669 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 139630ns: start-end pair with latency 13345ns (2669 clock cycles) and accumulated latency 13345ns (2669 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 139630ns: start-end pair with latency 13345ns (2669 clock cycles) and accumulated latency 13345ns (2669 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 139630ns: start-end pair with latency 13345ns (2669 clock cycles) and accumulated latency 13345ns (2669 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 139630ns: start-end pair with latency 13345ns (2669 clock cycles) and accumulated latency 13345ns (2669 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 139630ns: start-end pair with latency 13345ns (2669 clock cycles) and accumulated latency 13345ns (2669 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 139630ns: start-end pair with latency 13345ns (2669 clock cycles) and accumulated latency 13345ns (2669 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 139630ns: start-end pair with latency 13345ns (2669 clock cycles) and accumulated latency 13345ns (2669 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 139630ns: start-end pair with latency 13345ns (2669 clock cycles) and accumulated latency 13345ns (2669 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 139630ns: start-end pair with latency 13345ns (2669 clock cycles) and accumulated latency 13345ns (2669 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 139630ns: start-end pair with latency 13345ns (2669 clock cycles) and accumulated latency 13345ns (2669 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 139630ns: start-end pair with latency 13345ns (2669 clock cycles) and accumulated latency 13345ns (2669 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 139630ns: start-end pair with latency 13345ns (2669 clock cycles) and accumulated latency 13345ns (2669 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 139630ns: start-end pair with latency 13345ns (2669 clock cycles) and accumulated latency 13345ns (2669 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 139635ns
# [TB][mhartid 31 - Tile (1, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 139635ns
# [TB][mhartid 47 - Tile (2, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 139635ns
# [TB][mhartid 63 - Tile (3, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 139635ns
# [TB][mhartid 79 - Tile (4, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 139635ns
# [TB][mhartid 95 - Tile (5, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 139635ns
# [TB][mhartid 111 - Tile (6, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 139635ns
# [TB][mhartid 127 - Tile (7, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 139635ns
# [TB][mhartid 143 - Tile (8, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 139635ns
# [TB][mhartid 159 - Tile (9, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 139635ns
# [TB][mhartid 175 - Tile (10, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 139635ns
# [TB][mhartid 191 - Tile (11, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 139635ns
# [TB][mhartid 207 - Tile (12, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 139635ns
# [TB][mhartid 223 - Tile (13, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 139635ns
# [TB][mhartid 239 - Tile (14, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 139635ns
# [TB][mhartid 255 - Tile (15, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 139635ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 96965ns (19393 clock cycles) and accumulated latency 96965ns (19393 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 81835ns (16367 clock cycles) and accumulated latency 81835ns (16367 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 71175ns (14235 clock cycles) and accumulated latency 71175ns (14235 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 63725ns (12745 clock cycles) and accumulated latency 63725ns (12745 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 57820ns (11564 clock cycles) and accumulated latency 57820ns (11564 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 53085ns (10617 clock cycles) and accumulated latency 53085ns (10617 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 47965ns (9593 clock cycles) and accumulated latency 47965ns (9593 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 42705ns (8541 clock cycles) and accumulated latency 42705ns (8541 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 37840ns (7568 clock cycles) and accumulated latency 37840ns (7568 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 32845ns (6569 clock cycles) and accumulated latency 32845ns (6569 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 26540ns (5308 clock cycles) and accumulated latency 26540ns (5308 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 22465ns (4493 clock cycles) and accumulated latency 22465ns (4493 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 17390ns (3478 clock cycles) and accumulated latency 17390ns (3478 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 12000ns (2400 clock cycles) and accumulated latency 12000ns (2400 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 8475ns (1695 clock cycles) and accumulated latency 8475ns (1695 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 96965ns (19393 clock cycles) and accumulated latency 96965ns (19393 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 81835ns (16367 clock cycles) and accumulated latency 81835ns (16367 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 71175ns (14235 clock cycles) and accumulated latency 71175ns (14235 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 63725ns (12745 clock cycles) and accumulated latency 63725ns (12745 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 57820ns (11564 clock cycles) and accumulated latency 57820ns (11564 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 53085ns (10617 clock cycles) and accumulated latency 53085ns (10617 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 47965ns (9593 clock cycles) and accumulated latency 47965ns (9593 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 42705ns (8541 clock cycles) and accumulated latency 42705ns (8541 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 37840ns (7568 clock cycles) and accumulated latency 37840ns (7568 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 32845ns (6569 clock cycles) and accumulated latency 32845ns (6569 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 26540ns (5308 clock cycles) and accumulated latency 26540ns (5308 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 22465ns (4493 clock cycles) and accumulated latency 22465ns (4493 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 17390ns (3478 clock cycles) and accumulated latency 17390ns (3478 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 12000ns (2400 clock cycles) and accumulated latency 12000ns (2400 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 8475ns (1695 clock cycles) and accumulated latency 8475ns (1695 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 96965ns (19393 clock cycles) and accumulated latency 96965ns (19393 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 81835ns (16367 clock cycles) and accumulated latency 81835ns (16367 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 71175ns (14235 clock cycles) and accumulated latency 71175ns (14235 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 63725ns (12745 clock cycles) and accumulated latency 63725ns (12745 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 57820ns (11564 clock cycles) and accumulated latency 57820ns (11564 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 53085ns (10617 clock cycles) and accumulated latency 53085ns (10617 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 47965ns (9593 clock cycles) and accumulated latency 47965ns (9593 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 42705ns (8541 clock cycles) and accumulated latency 42705ns (8541 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 37840ns (7568 clock cycles) and accumulated latency 37840ns (7568 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 32845ns (6569 clock cycles) and accumulated latency 32845ns (6569 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 26540ns (5308 clock cycles) and accumulated latency 26540ns (5308 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 22465ns (4493 clock cycles) and accumulated latency 22465ns (4493 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 17390ns (3478 clock cycles) and accumulated latency 17390ns (3478 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 12000ns (2400 clock cycles) and accumulated latency 12000ns (2400 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 8475ns (1695 clock cycles) and accumulated latency 8475ns (1695 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 96965ns (19393 clock cycles) and accumulated latency 96965ns (19393 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 81835ns (16367 clock cycles) and accumulated latency 81835ns (16367 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 71175ns (14235 clock cycles) and accumulated latency 71175ns (14235 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 63725ns (12745 clock cycles) and accumulated latency 63725ns (12745 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 57820ns (11564 clock cycles) and accumulated latency 57820ns (11564 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 53085ns (10617 clock cycles) and accumulated latency 53085ns (10617 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 47965ns (9593 clock cycles) and accumulated latency 47965ns (9593 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 42705ns (8541 clock cycles) and accumulated latency 42705ns (8541 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 37840ns (7568 clock cycles) and accumulated latency 37840ns (7568 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 32845ns (6569 clock cycles) and accumulated latency 32845ns (6569 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 26540ns (5308 clock cycles) and accumulated latency 26540ns (5308 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 22465ns (4493 clock cycles) and accumulated latency 22465ns (4493 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 17390ns (3478 clock cycles) and accumulated latency 17390ns (3478 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 12000ns (2400 clock cycles) and accumulated latency 12000ns (2400 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 8475ns (1695 clock cycles) and accumulated latency 8475ns (1695 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 96965ns (19393 clock cycles) and accumulated latency 96965ns (19393 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 81835ns (16367 clock cycles) and accumulated latency 81835ns (16367 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 71175ns (14235 clock cycles) and accumulated latency 71175ns (14235 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 63725ns (12745 clock cycles) and accumulated latency 63725ns (12745 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 57820ns (11564 clock cycles) and accumulated latency 57820ns (11564 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 53085ns (10617 clock cycles) and accumulated latency 53085ns (10617 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 47965ns (9593 clock cycles) and accumulated latency 47965ns (9593 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 42705ns (8541 clock cycles) and accumulated latency 42705ns (8541 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 37840ns (7568 clock cycles) and accumulated latency 37840ns (7568 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 32845ns (6569 clock cycles) and accumulated latency 32845ns (6569 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 26540ns (5308 clock cycles) and accumulated latency 26540ns (5308 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 22465ns (4493 clock cycles) and accumulated latency 22465ns (4493 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 17390ns (3478 clock cycles) and accumulated latency 17390ns (3478 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 12000ns (2400 clock cycles) and accumulated latency 12000ns (2400 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 8475ns (1695 clock cycles) and accumulated latency 8475ns (1695 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 96965ns (19393 clock cycles) and accumulated latency 96965ns (19393 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 81835ns (16367 clock cycles) and accumulated latency 81835ns (16367 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 71175ns (14235 clock cycles) and accumulated latency 71175ns (14235 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 63725ns (12745 clock cycles) and accumulated latency 63725ns (12745 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 57820ns (11564 clock cycles) and accumulated latency 57820ns (11564 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 53085ns (10617 clock cycles) and accumulated latency 53085ns (10617 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 47965ns (9593 clock cycles) and accumulated latency 47965ns (9593 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 42705ns (8541 clock cycles) and accumulated latency 42705ns (8541 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 37840ns (7568 clock cycles) and accumulated latency 37840ns (7568 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 32845ns (6569 clock cycles) and accumulated latency 32845ns (6569 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 26540ns (5308 clock cycles) and accumulated latency 26540ns (5308 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 22465ns (4493 clock cycles) and accumulated latency 22465ns (4493 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 17390ns (3478 clock cycles) and accumulated latency 17390ns (3478 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 12000ns (2400 clock cycles) and accumulated latency 12000ns (2400 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 8475ns (1695 clock cycles) and accumulated latency 8475ns (1695 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 96965ns (19393 clock cycles) and accumulated latency 96965ns (19393 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 81835ns (16367 clock cycles) and accumulated latency 81835ns (16367 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 71175ns (14235 clock cycles) and accumulated latency 71175ns (14235 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 63725ns (12745 clock cycles) and accumulated latency 63725ns (12745 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 57820ns (11564 clock cycles) and accumulated latency 57820ns (11564 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 53085ns (10617 clock cycles) and accumulated latency 53085ns (10617 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 47965ns (9593 clock cycles) and accumulated latency 47965ns (9593 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 42705ns (8541 clock cycles) and accumulated latency 42705ns (8541 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 37840ns (7568 clock cycles) and accumulated latency 37840ns (7568 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 32845ns (6569 clock cycles) and accumulated latency 32845ns (6569 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 26540ns (5308 clock cycles) and accumulated latency 26540ns (5308 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 22465ns (4493 clock cycles) and accumulated latency 22465ns (4493 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 17390ns (3478 clock cycles) and accumulated latency 17390ns (3478 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 12000ns (2400 clock cycles) and accumulated latency 12000ns (2400 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 8475ns (1695 clock cycles) and accumulated latency 8475ns (1695 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 96965ns (19393 clock cycles) and accumulated latency 96965ns (19393 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 81835ns (16367 clock cycles) and accumulated latency 81835ns (16367 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 71175ns (14235 clock cycles) and accumulated latency 71175ns (14235 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 63725ns (12745 clock cycles) and accumulated latency 63725ns (12745 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 57820ns (11564 clock cycles) and accumulated latency 57820ns (11564 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 53085ns (10617 clock cycles) and accumulated latency 53085ns (10617 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 47965ns (9593 clock cycles) and accumulated latency 47965ns (9593 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 42705ns (8541 clock cycles) and accumulated latency 42705ns (8541 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 37840ns (7568 clock cycles) and accumulated latency 37840ns (7568 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 32845ns (6569 clock cycles) and accumulated latency 32845ns (6569 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 26540ns (5308 clock cycles) and accumulated latency 26540ns (5308 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 22465ns (4493 clock cycles) and accumulated latency 22465ns (4493 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 17390ns (3478 clock cycles) and accumulated latency 17390ns (3478 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 12000ns (2400 clock cycles) and accumulated latency 12000ns (2400 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 8475ns (1695 clock cycles) and accumulated latency 8475ns (1695 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 96965ns (19393 clock cycles) and accumulated latency 96965ns (19393 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 81835ns (16367 clock cycles) and accumulated latency 81835ns (16367 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 71175ns (14235 clock cycles) and accumulated latency 71175ns (14235 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 63725ns (12745 clock cycles) and accumulated latency 63725ns (12745 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 57820ns (11564 clock cycles) and accumulated latency 57820ns (11564 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 53085ns (10617 clock cycles) and accumulated latency 53085ns (10617 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 47965ns (9593 clock cycles) and accumulated latency 47965ns (9593 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 42705ns (8541 clock cycles) and accumulated latency 42705ns (8541 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 37840ns (7568 clock cycles) and accumulated latency 37840ns (7568 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 32845ns (6569 clock cycles) and accumulated latency 32845ns (6569 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 26540ns (5308 clock cycles) and accumulated latency 26540ns (5308 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 22465ns (4493 clock cycles) and accumulated latency 22465ns (4493 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 17390ns (3478 clock cycles) and accumulated latency 17390ns (3478 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 12000ns (2400 clock cycles) and accumulated latency 12000ns (2400 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 8475ns (1695 clock cycles) and accumulated latency 8475ns (1695 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 96965ns (19393 clock cycles) and accumulated latency 96965ns (19393 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 81835ns (16367 clock cycles) and accumulated latency 81835ns (16367 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 71175ns (14235 clock cycles) and accumulated latency 71175ns (14235 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 63725ns (12745 clock cycles) and accumulated latency 63725ns (12745 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 57820ns (11564 clock cycles) and accumulated latency 57820ns (11564 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 53085ns (10617 clock cycles) and accumulated latency 53085ns (10617 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 47965ns (9593 clock cycles) and accumulated latency 47965ns (9593 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 42705ns (8541 clock cycles) and accumulated latency 42705ns (8541 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 37840ns (7568 clock cycles) and accumulated latency 37840ns (7568 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 32845ns (6569 clock cycles) and accumulated latency 32845ns (6569 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 26540ns (5308 clock cycles) and accumulated latency 26540ns (5308 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 22465ns (4493 clock cycles) and accumulated latency 22465ns (4493 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 17390ns (3478 clock cycles) and accumulated latency 17390ns (3478 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 12000ns (2400 clock cycles) and accumulated latency 12000ns (2400 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 8475ns (1695 clock cycles) and accumulated latency 8475ns (1695 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 96965ns (19393 clock cycles) and accumulated latency 96965ns (19393 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 81835ns (16367 clock cycles) and accumulated latency 81835ns (16367 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 71175ns (14235 clock cycles) and accumulated latency 71175ns (14235 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 63725ns (12745 clock cycles) and accumulated latency 63725ns (12745 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 57820ns (11564 clock cycles) and accumulated latency 57820ns (11564 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 53085ns (10617 clock cycles) and accumulated latency 53085ns (10617 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 47965ns (9593 clock cycles) and accumulated latency 47965ns (9593 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 42705ns (8541 clock cycles) and accumulated latency 42705ns (8541 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 37840ns (7568 clock cycles) and accumulated latency 37840ns (7568 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 32845ns (6569 clock cycles) and accumulated latency 32845ns (6569 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 26540ns (5308 clock cycles) and accumulated latency 26540ns (5308 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 22465ns (4493 clock cycles) and accumulated latency 22465ns (4493 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 17390ns (3478 clock cycles) and accumulated latency 17390ns (3478 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 12000ns (2400 clock cycles) and accumulated latency 12000ns (2400 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 8475ns (1695 clock cycles) and accumulated latency 8475ns (1695 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 96965ns (19393 clock cycles) and accumulated latency 96965ns (19393 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 81835ns (16367 clock cycles) and accumulated latency 81835ns (16367 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 71175ns (14235 clock cycles) and accumulated latency 71175ns (14235 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 63725ns (12745 clock cycles) and accumulated latency 63725ns (12745 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 57820ns (11564 clock cycles) and accumulated latency 57820ns (11564 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 53085ns (10617 clock cycles) and accumulated latency 53085ns (10617 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 47965ns (9593 clock cycles) and accumulated latency 47965ns (9593 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 42705ns (8541 clock cycles) and accumulated latency 42705ns (8541 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 37840ns (7568 clock cycles) and accumulated latency 37840ns (7568 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 32845ns (6569 clock cycles) and accumulated latency 32845ns (6569 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 26540ns (5308 clock cycles) and accumulated latency 26540ns (5308 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 22465ns (4493 clock cycles) and accumulated latency 22465ns (4493 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 17390ns (3478 clock cycles) and accumulated latency 17390ns (3478 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 12000ns (2400 clock cycles) and accumulated latency 12000ns (2400 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 8475ns (1695 clock cycles) and accumulated latency 8475ns (1695 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 96965ns (19393 clock cycles) and accumulated latency 96965ns (19393 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 81835ns (16367 clock cycles) and accumulated latency 81835ns (16367 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 71175ns (14235 clock cycles) and accumulated latency 71175ns (14235 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 63725ns (12745 clock cycles) and accumulated latency 63725ns (12745 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 57820ns (11564 clock cycles) and accumulated latency 57820ns (11564 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 53085ns (10617 clock cycles) and accumulated latency 53085ns (10617 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 47965ns (9593 clock cycles) and accumulated latency 47965ns (9593 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 42705ns (8541 clock cycles) and accumulated latency 42705ns (8541 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 37840ns (7568 clock cycles) and accumulated latency 37840ns (7568 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 32845ns (6569 clock cycles) and accumulated latency 32845ns (6569 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 26540ns (5308 clock cycles) and accumulated latency 26540ns (5308 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 22465ns (4493 clock cycles) and accumulated latency 22465ns (4493 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 17390ns (3478 clock cycles) and accumulated latency 17390ns (3478 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 12000ns (2400 clock cycles) and accumulated latency 12000ns (2400 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 8475ns (1695 clock cycles) and accumulated latency 8475ns (1695 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 96965ns (19393 clock cycles) and accumulated latency 96965ns (19393 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 81835ns (16367 clock cycles) and accumulated latency 81835ns (16367 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 71175ns (14235 clock cycles) and accumulated latency 71175ns (14235 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 63725ns (12745 clock cycles) and accumulated latency 63725ns (12745 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 57820ns (11564 clock cycles) and accumulated latency 57820ns (11564 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 53085ns (10617 clock cycles) and accumulated latency 53085ns (10617 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 47965ns (9593 clock cycles) and accumulated latency 47965ns (9593 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 42705ns (8541 clock cycles) and accumulated latency 42705ns (8541 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 37840ns (7568 clock cycles) and accumulated latency 37840ns (7568 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 32845ns (6569 clock cycles) and accumulated latency 32845ns (6569 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 26540ns (5308 clock cycles) and accumulated latency 26540ns (5308 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 22465ns (4493 clock cycles) and accumulated latency 22465ns (4493 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 17390ns (3478 clock cycles) and accumulated latency 17390ns (3478 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 12000ns (2400 clock cycles) and accumulated latency 12000ns (2400 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 8475ns (1695 clock cycles) and accumulated latency 8475ns (1695 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 96965ns (19393 clock cycles) and accumulated latency 96965ns (19393 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 81835ns (16367 clock cycles) and accumulated latency 81835ns (16367 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 71175ns (14235 clock cycles) and accumulated latency 71175ns (14235 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 63725ns (12745 clock cycles) and accumulated latency 63725ns (12745 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 57820ns (11564 clock cycles) and accumulated latency 57820ns (11564 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 53085ns (10617 clock cycles) and accumulated latency 53085ns (10617 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 47965ns (9593 clock cycles) and accumulated latency 47965ns (9593 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 42705ns (8541 clock cycles) and accumulated latency 42705ns (8541 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 37840ns (7568 clock cycles) and accumulated latency 37840ns (7568 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 32845ns (6569 clock cycles) and accumulated latency 32845ns (6569 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 26540ns (5308 clock cycles) and accumulated latency 26540ns (5308 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 22465ns (4493 clock cycles) and accumulated latency 22465ns (4493 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 17390ns (3478 clock cycles) and accumulated latency 17390ns (3478 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 12000ns (2400 clock cycles) and accumulated latency 12000ns (2400 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 8475ns (1695 clock cycles) and accumulated latency 8475ns (1695 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 96965ns (19393 clock cycles) and accumulated latency 96965ns (19393 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 81835ns (16367 clock cycles) and accumulated latency 81835ns (16367 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 71175ns (14235 clock cycles) and accumulated latency 71175ns (14235 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 63725ns (12745 clock cycles) and accumulated latency 63725ns (12745 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 57820ns (11564 clock cycles) and accumulated latency 57820ns (11564 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 53085ns (10617 clock cycles) and accumulated latency 53085ns (10617 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 47965ns (9593 clock cycles) and accumulated latency 47965ns (9593 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 42705ns (8541 clock cycles) and accumulated latency 42705ns (8541 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 37840ns (7568 clock cycles) and accumulated latency 37840ns (7568 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 32845ns (6569 clock cycles) and accumulated latency 32845ns (6569 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 26540ns (5308 clock cycles) and accumulated latency 26540ns (5308 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 22465ns (4493 clock cycles) and accumulated latency 22465ns (4493 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 17390ns (3478 clock cycles) and accumulated latency 17390ns (3478 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 12000ns (2400 clock cycles) and accumulated latency 12000ns (2400 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141115ns: start-end pair with latency 8475ns (1695 clock cycles) and accumulated latency 8475ns (1695 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 8 - Tile (0, 8)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 9 - Tile (0, 9)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 10 - Tile (0, 10)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 11 - Tile (0, 11)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 12 - Tile (0, 12)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 13 - Tile (0, 13)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 14 - Tile (0, 14)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 16 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 17 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 18 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 19 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 20 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 21 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 22 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 23 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 24 - Tile (1, 8)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 25 - Tile (1, 9)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 26 - Tile (1, 10)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 27 - Tile (1, 11)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 28 - Tile (1, 12)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 29 - Tile (1, 13)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 30 - Tile (1, 14)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 32 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 33 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 34 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 35 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 36 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 37 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 38 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 39 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 40 - Tile (2, 8)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 41 - Tile (2, 9)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 42 - Tile (2, 10)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 43 - Tile (2, 11)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 44 - Tile (2, 12)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 45 - Tile (2, 13)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 46 - Tile (2, 14)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 48 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 49 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 50 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 51 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 52 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 53 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 54 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 55 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 56 - Tile (3, 8)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 57 - Tile (3, 9)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 58 - Tile (3, 10)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 59 - Tile (3, 11)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 60 - Tile (3, 12)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 61 - Tile (3, 13)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 62 - Tile (3, 14)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 64 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 65 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 66 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 67 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 68 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 69 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 70 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 71 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 72 - Tile (4, 8)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 73 - Tile (4, 9)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 74 - Tile (4, 10)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 75 - Tile (4, 11)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 76 - Tile (4, 12)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 77 - Tile (4, 13)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 78 - Tile (4, 14)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 80 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 81 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 82 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 83 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 84 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 85 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 86 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 87 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 88 - Tile (5, 8)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 89 - Tile (5, 9)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 90 - Tile (5, 10)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 91 - Tile (5, 11)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 92 - Tile (5, 12)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 93 - Tile (5, 13)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 94 - Tile (5, 14)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 96 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 97 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 98 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 99 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 100 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 101 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 102 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 103 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 104 - Tile (6, 8)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 105 - Tile (6, 9)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 106 - Tile (6, 10)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 107 - Tile (6, 11)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 108 - Tile (6, 12)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 109 - Tile (6, 13)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 110 - Tile (6, 14)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 112 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 113 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 114 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 115 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 116 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 117 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 118 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 119 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 120 - Tile (7, 8)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 121 - Tile (7, 9)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 122 - Tile (7, 10)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 123 - Tile (7, 11)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 124 - Tile (7, 12)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 125 - Tile (7, 13)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 126 - Tile (7, 14)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 128 - Tile (8, 0)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 129 - Tile (8, 1)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 130 - Tile (8, 2)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 131 - Tile (8, 3)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 132 - Tile (8, 4)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 133 - Tile (8, 5)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 134 - Tile (8, 6)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 135 - Tile (8, 7)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 136 - Tile (8, 8)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 137 - Tile (8, 9)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 138 - Tile (8, 10)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 139 - Tile (8, 11)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 140 - Tile (8, 12)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 141 - Tile (8, 13)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 142 - Tile (8, 14)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 144 - Tile (9, 0)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 145 - Tile (9, 1)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 146 - Tile (9, 2)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 147 - Tile (9, 3)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 148 - Tile (9, 4)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 149 - Tile (9, 5)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 150 - Tile (9, 6)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 151 - Tile (9, 7)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 152 - Tile (9, 8)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 153 - Tile (9, 9)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 154 - Tile (9, 10)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 155 - Tile (9, 11)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 156 - Tile (9, 12)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 157 - Tile (9, 13)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 158 - Tile (9, 14)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 160 - Tile (10, 0)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 161 - Tile (10, 1)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 162 - Tile (10, 2)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 163 - Tile (10, 3)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 164 - Tile (10, 4)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 165 - Tile (10, 5)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 166 - Tile (10, 6)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 167 - Tile (10, 7)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 168 - Tile (10, 8)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 169 - Tile (10, 9)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 170 - Tile (10, 10)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 171 - Tile (10, 11)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 172 - Tile (10, 12)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 173 - Tile (10, 13)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 174 - Tile (10, 14)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 176 - Tile (11, 0)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 177 - Tile (11, 1)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 178 - Tile (11, 2)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 179 - Tile (11, 3)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 180 - Tile (11, 4)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 181 - Tile (11, 5)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 182 - Tile (11, 6)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 183 - Tile (11, 7)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 184 - Tile (11, 8)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 185 - Tile (11, 9)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 186 - Tile (11, 10)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 187 - Tile (11, 11)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 188 - Tile (11, 12)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 189 - Tile (11, 13)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 190 - Tile (11, 14)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 192 - Tile (12, 0)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 193 - Tile (12, 1)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 194 - Tile (12, 2)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 195 - Tile (12, 3)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 196 - Tile (12, 4)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 197 - Tile (12, 5)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 198 - Tile (12, 6)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 199 - Tile (12, 7)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 200 - Tile (12, 8)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 201 - Tile (12, 9)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 202 - Tile (12, 10)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 203 - Tile (12, 11)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 204 - Tile (12, 12)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 205 - Tile (12, 13)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 206 - Tile (12, 14)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 208 - Tile (13, 0)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 209 - Tile (13, 1)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 210 - Tile (13, 2)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 211 - Tile (13, 3)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 212 - Tile (13, 4)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 213 - Tile (13, 5)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 214 - Tile (13, 6)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 215 - Tile (13, 7)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 216 - Tile (13, 8)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 217 - Tile (13, 9)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 218 - Tile (13, 10)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 219 - Tile (13, 11)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 220 - Tile (13, 12)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 221 - Tile (13, 13)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 222 - Tile (13, 14)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 224 - Tile (14, 0)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 225 - Tile (14, 1)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 226 - Tile (14, 2)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 227 - Tile (14, 3)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 228 - Tile (14, 4)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 229 - Tile (14, 5)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 230 - Tile (14, 6)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 231 - Tile (14, 7)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 232 - Tile (14, 8)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 233 - Tile (14, 9)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 234 - Tile (14, 10)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 235 - Tile (14, 11)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 236 - Tile (14, 12)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 237 - Tile (14, 13)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 238 - Tile (14, 14)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 240 - Tile (15, 0)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 241 - Tile (15, 1)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 242 - Tile (15, 2)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 243 - Tile (15, 3)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 244 - Tile (15, 4)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 245 - Tile (15, 5)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 246 - Tile (15, 6)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 247 - Tile (15, 7)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 248 - Tile (15, 8)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 249 - Tile (15, 9)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 250 - Tile (15, 10)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 251 - Tile (15, 11)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 252 - Tile (15, 12)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 253 - Tile (15, 13)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 254 - Tile (15, 14)] Detected sentinel start instruction in WB stage at time 141120ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141125ns
# [TB][mhartid 15 - Tile (0, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141260ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 1620ns (324 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141260ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 1620ns (324 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141260ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 1620ns (324 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141260ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 1620ns (324 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141260ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 1620ns (324 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141260ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 1620ns (324 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141260ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 1620ns (324 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141260ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 1620ns (324 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141260ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 1620ns (324 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141260ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 1620ns (324 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141260ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 1620ns (324 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141260ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 1620ns (324 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141260ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 1620ns (324 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141260ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 1620ns (324 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141260ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 1620ns (324 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 141260ns: start-end pair with latency 1620ns (324 clock cycles) and accumulated latency 1620ns (324 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)] Detected sentinel start instruction in WB stage at time 141265ns
# [TB][mhartid 31 - Tile (1, 15)] Detected sentinel start instruction in WB stage at time 141265ns
# [TB][mhartid 47 - Tile (2, 15)] Detected sentinel start instruction in WB stage at time 141265ns
# [TB][mhartid 63 - Tile (3, 15)] Detected sentinel start instruction in WB stage at time 141265ns
# [TB][mhartid 79 - Tile (4, 15)] Detected sentinel start instruction in WB stage at time 141265ns
# [TB][mhartid 95 - Tile (5, 15)] Detected sentinel start instruction in WB stage at time 141265ns
# [TB][mhartid 111 - Tile (6, 15)] Detected sentinel start instruction in WB stage at time 141265ns
# [TB][mhartid 127 - Tile (7, 15)] Detected sentinel start instruction in WB stage at time 141265ns
# [TB][mhartid 143 - Tile (8, 15)] Detected sentinel start instruction in WB stage at time 141265ns
# [TB][mhartid 159 - Tile (9, 15)] Detected sentinel start instruction in WB stage at time 141265ns
# [TB][mhartid 175 - Tile (10, 15)] Detected sentinel start instruction in WB stage at time 141265ns
# [TB][mhartid 191 - Tile (11, 15)] Detected sentinel start instruction in WB stage at time 141265ns
# [TB][mhartid 207 - Tile (12, 15)] Detected sentinel start instruction in WB stage at time 141265ns
# [TB][mhartid 223 - Tile (13, 15)] Detected sentinel start instruction in WB stage at time 141265ns
# [TB][mhartid 239 - Tile (14, 15)] Detected sentinel start instruction in WB stage at time 141265ns
# [TB][mhartid 255 - Tile (15, 15)] Detected sentinel start instruction in WB stage at time 141265ns
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141270ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141270ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141270ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141270ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141270ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141270ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141270ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141270ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141270ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141270ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141270ns
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141270ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141270ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141270ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141270ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 141270ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 141480ns
# [TB][mhartid 16 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 141480ns
# [TB][mhartid 32 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 141480ns
# [TB][mhartid 48 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 141480ns
# [TB][mhartid 64 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 141480ns
# [TB][mhartid 80 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 141480ns
# [TB][mhartid 96 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 141480ns
# [TB][mhartid 112 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 141480ns
# [TB][mhartid 128 - Tile (8, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 141480ns
# [TB][mhartid 144 - Tile (9, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 141480ns
# [TB][mhartid 160 - Tile (10, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 141480ns
# [TB][mhartid 176 - Tile (11, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 141480ns
# [TB][mhartid 192 - Tile (12, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 141480ns
# [TB][mhartid 208 - Tile (13, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 141480ns
# [TB][mhartid 224 - Tile (14, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 141480ns
# [TB][mhartid 240 - Tile (15, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 141480ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142530ns
# [TB][mhartid 17 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142530ns
# [TB][mhartid 33 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142530ns
# [TB][mhartid 49 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142530ns
# [TB][mhartid 65 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142530ns
# [TB][mhartid 81 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142530ns
# [TB][mhartid 97 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142530ns
# [TB][mhartid 113 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142530ns
# [TB][mhartid 129 - Tile (8, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142530ns
# [TB][mhartid 145 - Tile (9, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142530ns
# [TB][mhartid 161 - Tile (10, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142530ns
# [TB][mhartid 177 - Tile (11, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142530ns
# [TB][mhartid 193 - Tile (12, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142530ns
# [TB][mhartid 209 - Tile (13, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142530ns
# [TB][mhartid 225 - Tile (14, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142530ns
# [TB][mhartid 241 - Tile (15, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142530ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142855ns
# [TB][mhartid 18 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142855ns
# [TB][mhartid 34 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142855ns
# [TB][mhartid 50 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142855ns
# [TB][mhartid 66 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142855ns
# [TB][mhartid 82 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142855ns
# [TB][mhartid 98 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142855ns
# [TB][mhartid 114 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142855ns
# [TB][mhartid 130 - Tile (8, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142855ns
# [TB][mhartid 146 - Tile (9, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142855ns
# [TB][mhartid 162 - Tile (10, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142855ns
# [TB][mhartid 178 - Tile (11, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142855ns
# [TB][mhartid 194 - Tile (12, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142855ns
# [TB][mhartid 210 - Tile (13, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142855ns
# [TB][mhartid 226 - Tile (14, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142855ns
# [TB][mhartid 242 - Tile (15, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142855ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142935ns
# [TB][mhartid 19 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142935ns
# [TB][mhartid 35 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142935ns
# [TB][mhartid 51 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142935ns
# [TB][mhartid 67 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142935ns
# [TB][mhartid 83 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142935ns
# [TB][mhartid 99 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142935ns
# [TB][mhartid 115 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142935ns
# [TB][mhartid 131 - Tile (8, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142935ns
# [TB][mhartid 147 - Tile (9, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142935ns
# [TB][mhartid 163 - Tile (10, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142935ns
# [TB][mhartid 179 - Tile (11, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142935ns
# [TB][mhartid 195 - Tile (12, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142935ns
# [TB][mhartid 211 - Tile (13, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142935ns
# [TB][mhartid 227 - Tile (14, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142935ns
# [TB][mhartid 243 - Tile (15, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 142935ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 142985ns: start-end pair with latency 1500ns (300 clock cycles) and accumulated latency 4655ns (931 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 142985ns: start-end pair with latency 1500ns (300 clock cycles) and accumulated latency 4655ns (931 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 142985ns: start-end pair with latency 1500ns (300 clock cycles) and accumulated latency 4655ns (931 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 142985ns: start-end pair with latency 1500ns (300 clock cycles) and accumulated latency 4655ns (931 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 142985ns: start-end pair with latency 1500ns (300 clock cycles) and accumulated latency 4655ns (931 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 142985ns: start-end pair with latency 1500ns (300 clock cycles) and accumulated latency 4655ns (931 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 142985ns: start-end pair with latency 1500ns (300 clock cycles) and accumulated latency 4655ns (931 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 142985ns: start-end pair with latency 1500ns (300 clock cycles) and accumulated latency 4655ns (931 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 142985ns: start-end pair with latency 1500ns (300 clock cycles) and accumulated latency 4655ns (931 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 142985ns: start-end pair with latency 1500ns (300 clock cycles) and accumulated latency 4655ns (931 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 142985ns: start-end pair with latency 1500ns (300 clock cycles) and accumulated latency 4655ns (931 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 142985ns: start-end pair with latency 1500ns (300 clock cycles) and accumulated latency 4655ns (931 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 142985ns: start-end pair with latency 1500ns (300 clock cycles) and accumulated latency 4655ns (931 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 142985ns: start-end pair with latency 1500ns (300 clock cycles) and accumulated latency 4655ns (931 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 142985ns: start-end pair with latency 1500ns (300 clock cycles) and accumulated latency 4655ns (931 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 142985ns: start-end pair with latency 1500ns (300 clock cycles) and accumulated latency 4655ns (931 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143120ns
# [TB][mhartid 20 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143120ns
# [TB][mhartid 36 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143120ns
# [TB][mhartid 52 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143120ns
# [TB][mhartid 68 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143120ns
# [TB][mhartid 84 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143120ns
# [TB][mhartid 100 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143120ns
# [TB][mhartid 116 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143120ns
# [TB][mhartid 132 - Tile (8, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143120ns
# [TB][mhartid 148 - Tile (9, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143120ns
# [TB][mhartid 164 - Tile (10, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143120ns
# [TB][mhartid 180 - Tile (11, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143120ns
# [TB][mhartid 196 - Tile (12, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143120ns
# [TB][mhartid 212 - Tile (13, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143120ns
# [TB][mhartid 228 - Tile (14, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143120ns
# [TB][mhartid 244 - Tile (15, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143120ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143200ns
# [TB][mhartid 21 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143200ns
# [TB][mhartid 37 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143200ns
# [TB][mhartid 53 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143200ns
# [TB][mhartid 69 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143200ns
# [TB][mhartid 85 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143200ns
# [TB][mhartid 101 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143200ns
# [TB][mhartid 117 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143200ns
# [TB][mhartid 133 - Tile (8, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143200ns
# [TB][mhartid 149 - Tile (9, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143200ns
# [TB][mhartid 165 - Tile (10, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143200ns
# [TB][mhartid 181 - Tile (11, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143200ns
# [TB][mhartid 197 - Tile (12, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143200ns
# [TB][mhartid 213 - Tile (13, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143200ns
# [TB][mhartid 229 - Tile (14, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143200ns
# [TB][mhartid 245 - Tile (15, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143200ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143280ns
# [TB][mhartid 22 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143280ns
# [TB][mhartid 38 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143280ns
# [TB][mhartid 54 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143280ns
# [TB][mhartid 70 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143280ns
# [TB][mhartid 86 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143280ns
# [TB][mhartid 102 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143280ns
# [TB][mhartid 118 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143280ns
# [TB][mhartid 134 - Tile (8, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143280ns
# [TB][mhartid 150 - Tile (9, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143280ns
# [TB][mhartid 166 - Tile (10, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143280ns
# [TB][mhartid 182 - Tile (11, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143280ns
# [TB][mhartid 198 - Tile (12, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143280ns
# [TB][mhartid 214 - Tile (13, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143280ns
# [TB][mhartid 230 - Tile (14, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143280ns
# [TB][mhartid 246 - Tile (15, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143280ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143465ns
# [TB][mhartid 23 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143465ns
# [TB][mhartid 39 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143465ns
# [TB][mhartid 55 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143465ns
# [TB][mhartid 71 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143465ns
# [TB][mhartid 87 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143465ns
# [TB][mhartid 103 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143465ns
# [TB][mhartid 119 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143465ns
# [TB][mhartid 135 - Tile (8, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143465ns
# [TB][mhartid 151 - Tile (9, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143465ns
# [TB][mhartid 167 - Tile (10, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143465ns
# [TB][mhartid 183 - Tile (11, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143465ns
# [TB][mhartid 199 - Tile (12, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143465ns
# [TB][mhartid 215 - Tile (13, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143465ns
# [TB][mhartid 231 - Tile (14, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143465ns
# [TB][mhartid 247 - Tile (15, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143465ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143500ns
# [TB][mhartid 16 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143500ns
# [TB][mhartid 32 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143500ns
# [TB][mhartid 48 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143500ns
# [TB][mhartid 64 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143500ns
# [TB][mhartid 80 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143500ns
# [TB][mhartid 96 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143500ns
# [TB][mhartid 112 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143500ns
# [TB][mhartid 128 - Tile (8, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143500ns
# [TB][mhartid 144 - Tile (9, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143500ns
# [TB][mhartid 160 - Tile (10, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143500ns
# [TB][mhartid 176 - Tile (11, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143500ns
# [TB][mhartid 192 - Tile (12, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143500ns
# [TB][mhartid 208 - Tile (13, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143500ns
# [TB][mhartid 224 - Tile (14, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143500ns
# [TB][mhartid 240 - Tile (15, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143500ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143545ns
# [TB][mhartid 24 - Tile (1, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143545ns
# [TB][mhartid 40 - Tile (2, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143545ns
# [TB][mhartid 56 - Tile (3, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143545ns
# [TB][mhartid 72 - Tile (4, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143545ns
# [TB][mhartid 88 - Tile (5, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143545ns
# [TB][mhartid 104 - Tile (6, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143545ns
# [TB][mhartid 120 - Tile (7, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143545ns
# [TB][mhartid 136 - Tile (8, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143545ns
# [TB][mhartid 152 - Tile (9, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143545ns
# [TB][mhartid 168 - Tile (10, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143545ns
# [TB][mhartid 184 - Tile (11, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143545ns
# [TB][mhartid 200 - Tile (12, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143545ns
# [TB][mhartid 216 - Tile (13, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143545ns
# [TB][mhartid 232 - Tile (14, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143545ns
# [TB][mhartid 248 - Tile (15, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143545ns
# [TB][mhartid 9 - Tile (0, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143660ns
# [TB][mhartid 25 - Tile (1, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143660ns
# [TB][mhartid 41 - Tile (2, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143660ns
# [TB][mhartid 57 - Tile (3, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143660ns
# [TB][mhartid 73 - Tile (4, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143660ns
# [TB][mhartid 89 - Tile (5, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143660ns
# [TB][mhartid 105 - Tile (6, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143660ns
# [TB][mhartid 121 - Tile (7, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143660ns
# [TB][mhartid 137 - Tile (8, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143660ns
# [TB][mhartid 153 - Tile (9, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143660ns
# [TB][mhartid 169 - Tile (10, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143660ns
# [TB][mhartid 185 - Tile (11, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143660ns
# [TB][mhartid 201 - Tile (12, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143660ns
# [TB][mhartid 217 - Tile (13, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143660ns
# [TB][mhartid 233 - Tile (14, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143660ns
# [TB][mhartid 249 - Tile (15, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143660ns
# [TB][mhartid 10 - Tile (0, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143740ns
# [TB][mhartid 26 - Tile (1, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143740ns
# [TB][mhartid 42 - Tile (2, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143740ns
# [TB][mhartid 58 - Tile (3, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143740ns
# [TB][mhartid 74 - Tile (4, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143740ns
# [TB][mhartid 90 - Tile (5, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143740ns
# [TB][mhartid 106 - Tile (6, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143740ns
# [TB][mhartid 122 - Tile (7, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143740ns
# [TB][mhartid 138 - Tile (8, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143740ns
# [TB][mhartid 154 - Tile (9, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143740ns
# [TB][mhartid 170 - Tile (10, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143740ns
# [TB][mhartid 186 - Tile (11, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143740ns
# [TB][mhartid 202 - Tile (12, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143740ns
# [TB][mhartid 218 - Tile (13, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143740ns
# [TB][mhartid 234 - Tile (14, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143740ns
# [TB][mhartid 250 - Tile (15, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143740ns
# [TB][mhartid 11 - Tile (0, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143820ns
# [TB][mhartid 27 - Tile (1, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143820ns
# [TB][mhartid 43 - Tile (2, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143820ns
# [TB][mhartid 59 - Tile (3, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143820ns
# [TB][mhartid 75 - Tile (4, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143820ns
# [TB][mhartid 91 - Tile (5, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143820ns
# [TB][mhartid 107 - Tile (6, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143820ns
# [TB][mhartid 123 - Tile (7, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143820ns
# [TB][mhartid 139 - Tile (8, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143820ns
# [TB][mhartid 155 - Tile (9, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143820ns
# [TB][mhartid 171 - Tile (10, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143820ns
# [TB][mhartid 187 - Tile (11, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143820ns
# [TB][mhartid 203 - Tile (12, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143820ns
# [TB][mhartid 219 - Tile (13, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143820ns
# [TB][mhartid 235 - Tile (14, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143820ns
# [TB][mhartid 251 - Tile (15, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143820ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143970ns
# [TB][mhartid 28 - Tile (1, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143970ns
# [TB][mhartid 44 - Tile (2, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143970ns
# [TB][mhartid 60 - Tile (3, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143970ns
# [TB][mhartid 76 - Tile (4, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143970ns
# [TB][mhartid 92 - Tile (5, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143970ns
# [TB][mhartid 108 - Tile (6, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143970ns
# [TB][mhartid 124 - Tile (7, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143970ns
# [TB][mhartid 140 - Tile (8, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143970ns
# [TB][mhartid 156 - Tile (9, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143970ns
# [TB][mhartid 172 - Tile (10, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143970ns
# [TB][mhartid 188 - Tile (11, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143970ns
# [TB][mhartid 204 - Tile (12, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143970ns
# [TB][mhartid 220 - Tile (13, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143970ns
# [TB][mhartid 236 - Tile (14, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143970ns
# [TB][mhartid 252 - Tile (15, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 143970ns
# [TB][mhartid 13 - Tile (0, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144050ns
# [TB][mhartid 29 - Tile (1, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144050ns
# [TB][mhartid 45 - Tile (2, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144050ns
# [TB][mhartid 61 - Tile (3, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144050ns
# [TB][mhartid 77 - Tile (4, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144050ns
# [TB][mhartid 93 - Tile (5, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144050ns
# [TB][mhartid 109 - Tile (6, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144050ns
# [TB][mhartid 125 - Tile (7, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144050ns
# [TB][mhartid 141 - Tile (8, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144050ns
# [TB][mhartid 157 - Tile (9, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144050ns
# [TB][mhartid 173 - Tile (10, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144050ns
# [TB][mhartid 189 - Tile (11, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144050ns
# [TB][mhartid 205 - Tile (12, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144050ns
# [TB][mhartid 221 - Tile (13, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144050ns
# [TB][mhartid 237 - Tile (14, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144050ns
# [TB][mhartid 253 - Tile (15, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144050ns
# [TB][mhartid 14 - Tile (0, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144200ns
# [TB][mhartid 30 - Tile (1, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144200ns
# [TB][mhartid 46 - Tile (2, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144200ns
# [TB][mhartid 62 - Tile (3, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144200ns
# [TB][mhartid 78 - Tile (4, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144200ns
# [TB][mhartid 94 - Tile (5, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144200ns
# [TB][mhartid 110 - Tile (6, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144200ns
# [TB][mhartid 126 - Tile (7, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144200ns
# [TB][mhartid 142 - Tile (8, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144200ns
# [TB][mhartid 158 - Tile (9, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144200ns
# [TB][mhartid 174 - Tile (10, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144200ns
# [TB][mhartid 190 - Tile (11, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144200ns
# [TB][mhartid 206 - Tile (12, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144200ns
# [TB][mhartid 222 - Tile (13, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144200ns
# [TB][mhartid 238 - Tile (14, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144200ns
# [TB][mhartid 254 - Tile (15, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144200ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144490ns
# [TB][mhartid 31 - Tile (1, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144490ns
# [TB][mhartid 47 - Tile (2, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144490ns
# [TB][mhartid 63 - Tile (3, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144490ns
# [TB][mhartid 79 - Tile (4, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144490ns
# [TB][mhartid 95 - Tile (5, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144490ns
# [TB][mhartid 111 - Tile (6, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144490ns
# [TB][mhartid 127 - Tile (7, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144490ns
# [TB][mhartid 143 - Tile (8, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144490ns
# [TB][mhartid 159 - Tile (9, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144490ns
# [TB][mhartid 175 - Tile (10, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144490ns
# [TB][mhartid 191 - Tile (11, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144490ns
# [TB][mhartid 207 - Tile (12, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144490ns
# [TB][mhartid 223 - Tile (13, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144490ns
# [TB][mhartid 239 - Tile (14, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144490ns
# [TB][mhartid 255 - Tile (15, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 144490ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145060ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 6995ns (1399 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145060ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 6995ns (1399 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145060ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 6995ns (1399 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145060ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 6995ns (1399 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145060ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 6995ns (1399 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145060ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 6995ns (1399 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145060ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 6995ns (1399 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145060ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 6995ns (1399 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145060ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 6995ns (1399 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145060ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 6995ns (1399 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145060ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 6995ns (1399 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145060ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 6995ns (1399 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145060ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 6995ns (1399 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145060ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 6995ns (1399 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145060ns: start-end pair with latency 2525ns (505 clock cycles) and accumulated latency 6995ns (1399 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145190ns: start-end pair with latency 2655ns (531 clock cycles) and accumulated latency 7125ns (1425 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145735ns: start-end pair with latency 2875ns (575 clock cycles) and accumulated latency 7890ns (1578 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145735ns: start-end pair with latency 2875ns (575 clock cycles) and accumulated latency 7890ns (1578 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145735ns: start-end pair with latency 2875ns (575 clock cycles) and accumulated latency 7890ns (1578 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145735ns: start-end pair with latency 2875ns (575 clock cycles) and accumulated latency 7890ns (1578 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145735ns: start-end pair with latency 2875ns (575 clock cycles) and accumulated latency 7890ns (1578 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145735ns: start-end pair with latency 2875ns (575 clock cycles) and accumulated latency 7890ns (1578 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145735ns: start-end pair with latency 2875ns (575 clock cycles) and accumulated latency 7890ns (1578 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145735ns: start-end pair with latency 2875ns (575 clock cycles) and accumulated latency 7890ns (1578 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145735ns: start-end pair with latency 2875ns (575 clock cycles) and accumulated latency 7890ns (1578 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145735ns: start-end pair with latency 2875ns (575 clock cycles) and accumulated latency 7890ns (1578 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145735ns: start-end pair with latency 2875ns (575 clock cycles) and accumulated latency 7890ns (1578 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145735ns: start-end pair with latency 2875ns (575 clock cycles) and accumulated latency 7890ns (1578 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145735ns: start-end pair with latency 2875ns (575 clock cycles) and accumulated latency 7890ns (1578 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145735ns: start-end pair with latency 2875ns (575 clock cycles) and accumulated latency 7890ns (1578 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145735ns: start-end pair with latency 2875ns (575 clock cycles) and accumulated latency 7890ns (1578 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 145750ns
# [TB][mhartid 17 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 145750ns
# [TB][mhartid 33 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 145750ns
# [TB][mhartid 49 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 145750ns
# [TB][mhartid 65 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 145750ns
# [TB][mhartid 81 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 145750ns
# [TB][mhartid 113 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 145750ns
# [TB][mhartid 129 - Tile (8, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 145750ns
# [TB][mhartid 145 - Tile (9, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 145750ns
# [TB][mhartid 161 - Tile (10, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 145750ns
# [TB][mhartid 177 - Tile (11, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 145750ns
# [TB][mhartid 193 - Tile (12, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 145750ns
# [TB][mhartid 209 - Tile (13, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 145750ns
# [TB][mhartid 225 - Tile (14, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 145750ns
# [TB][mhartid 241 - Tile (15, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 145750ns
# [TB][mhartid 97 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 145820ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145990ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 8305ns (1661 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145990ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 8305ns (1661 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145990ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 8305ns (1661 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145990ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 8305ns (1661 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145990ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 8305ns (1661 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145990ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 8305ns (1661 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145990ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 8305ns (1661 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145990ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 8305ns (1661 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145990ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 8305ns (1661 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145990ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 8305ns (1661 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145990ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 8305ns (1661 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145990ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 8305ns (1661 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145990ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 8305ns (1661 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145990ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 8305ns (1661 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145990ns: start-end pair with latency 3050ns (610 clock cycles) and accumulated latency 8305ns (1661 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146040ns: start-end pair with latency 3180ns (636 clock cycles) and accumulated latency 8195ns (1639 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146140ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 8995ns (1799 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146140ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 8995ns (1799 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146140ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 8995ns (1799 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146140ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 8995ns (1799 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146140ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 8995ns (1799 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146140ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 8995ns (1799 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146140ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 8995ns (1799 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146140ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 8995ns (1799 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146140ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 8995ns (1799 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146140ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 8995ns (1799 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146140ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 8995ns (1799 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146140ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 8995ns (1799 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146140ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 8995ns (1799 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146140ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 8995ns (1799 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146140ns: start-end pair with latency 3015ns (603 clock cycles) and accumulated latency 8995ns (1799 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146225ns: start-end pair with latency 3285ns (657 clock cycles) and accumulated latency 8540ns (1708 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146400ns: start-end pair with latency 3275ns (655 clock cycles) and accumulated latency 9255ns (1851 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146430ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 9560ns (1912 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146430ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 9560ns (1912 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146430ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 9560ns (1912 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146430ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 9560ns (1912 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146430ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 9560ns (1912 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146430ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 9560ns (1912 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146430ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 9560ns (1912 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146430ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 9560ns (1912 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146430ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 9560ns (1912 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146430ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 9560ns (1912 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146430ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 9560ns (1912 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146430ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 9560ns (1912 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146430ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 9560ns (1912 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146430ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 9560ns (1912 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146430ns: start-end pair with latency 3225ns (645 clock cycles) and accumulated latency 9560ns (1912 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 146530ns
# [TB][mhartid 18 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 146530ns
# [TB][mhartid 34 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 146530ns
# [TB][mhartid 50 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 146530ns
# [TB][mhartid 66 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 146530ns
# [TB][mhartid 82 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 146530ns
# [TB][mhartid 114 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 146530ns
# [TB][mhartid 130 - Tile (8, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 146530ns
# [TB][mhartid 146 - Tile (9, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 146530ns
# [TB][mhartid 162 - Tile (10, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 146530ns
# [TB][mhartid 178 - Tile (11, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 146530ns
# [TB][mhartid 194 - Tile (12, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 146530ns
# [TB][mhartid 210 - Tile (13, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 146530ns
# [TB][mhartid 226 - Tile (14, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 146530ns
# [TB][mhartid 242 - Tile (15, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 146530ns
# [TB][mhartid 101 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146665ns: start-end pair with latency 3460ns (692 clock cycles) and accumulated latency 9795ns (1959 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146720ns: start-end pair with latency 3435ns (687 clock cycles) and accumulated latency 10415ns (2083 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146720ns: start-end pair with latency 3435ns (687 clock cycles) and accumulated latency 10415ns (2083 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146720ns: start-end pair with latency 3435ns (687 clock cycles) and accumulated latency 10415ns (2083 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146720ns: start-end pair with latency 3435ns (687 clock cycles) and accumulated latency 10415ns (2083 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146720ns: start-end pair with latency 3435ns (687 clock cycles) and accumulated latency 10415ns (2083 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146720ns: start-end pair with latency 3435ns (687 clock cycles) and accumulated latency 10415ns (2083 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146720ns: start-end pair with latency 3435ns (687 clock cycles) and accumulated latency 10415ns (2083 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146720ns: start-end pair with latency 3435ns (687 clock cycles) and accumulated latency 10415ns (2083 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146720ns: start-end pair with latency 3435ns (687 clock cycles) and accumulated latency 10415ns (2083 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146720ns: start-end pair with latency 3435ns (687 clock cycles) and accumulated latency 10415ns (2083 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146720ns: start-end pair with latency 3435ns (687 clock cycles) and accumulated latency 10415ns (2083 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146720ns: start-end pair with latency 3435ns (687 clock cycles) and accumulated latency 10415ns (2083 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146720ns: start-end pair with latency 3435ns (687 clock cycles) and accumulated latency 10415ns (2083 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146720ns: start-end pair with latency 3435ns (687 clock cycles) and accumulated latency 10415ns (2083 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146720ns: start-end pair with latency 3435ns (687 clock cycles) and accumulated latency 10415ns (2083 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146800ns: start-end pair with latency 3330ns (666 clock cycles) and accumulated latency 10880ns (2176 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146800ns: start-end pair with latency 3330ns (666 clock cycles) and accumulated latency 10880ns (2176 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146800ns: start-end pair with latency 3330ns (666 clock cycles) and accumulated latency 10880ns (2176 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146800ns: start-end pair with latency 3330ns (666 clock cycles) and accumulated latency 10880ns (2176 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146800ns: start-end pair with latency 3330ns (666 clock cycles) and accumulated latency 10880ns (2176 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146800ns: start-end pair with latency 3330ns (666 clock cycles) and accumulated latency 10880ns (2176 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146800ns: start-end pair with latency 3330ns (666 clock cycles) and accumulated latency 10880ns (2176 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146800ns: start-end pair with latency 3330ns (666 clock cycles) and accumulated latency 10880ns (2176 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146800ns: start-end pair with latency 3330ns (666 clock cycles) and accumulated latency 10880ns (2176 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146800ns: start-end pair with latency 3330ns (666 clock cycles) and accumulated latency 10880ns (2176 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146800ns: start-end pair with latency 3330ns (666 clock cycles) and accumulated latency 10880ns (2176 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146800ns: start-end pair with latency 3330ns (666 clock cycles) and accumulated latency 10880ns (2176 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146800ns: start-end pair with latency 3330ns (666 clock cycles) and accumulated latency 10880ns (2176 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146800ns: start-end pair with latency 3330ns (666 clock cycles) and accumulated latency 10880ns (2176 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146800ns: start-end pair with latency 3330ns (666 clock cycles) and accumulated latency 10880ns (2176 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 146810ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146915ns: start-end pair with latency 3365ns (673 clock cycles) and accumulated latency 11740ns (2348 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146915ns: start-end pair with latency 3365ns (673 clock cycles) and accumulated latency 11740ns (2348 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146915ns: start-end pair with latency 3365ns (673 clock cycles) and accumulated latency 11740ns (2348 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146915ns: start-end pair with latency 3365ns (673 clock cycles) and accumulated latency 11740ns (2348 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146915ns: start-end pair with latency 3365ns (673 clock cycles) and accumulated latency 11740ns (2348 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146915ns: start-end pair with latency 3365ns (673 clock cycles) and accumulated latency 11740ns (2348 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146915ns: start-end pair with latency 3365ns (673 clock cycles) and accumulated latency 11740ns (2348 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146915ns: start-end pair with latency 3365ns (673 clock cycles) and accumulated latency 11740ns (2348 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146915ns: start-end pair with latency 3365ns (673 clock cycles) and accumulated latency 11740ns (2348 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146915ns: start-end pair with latency 3365ns (673 clock cycles) and accumulated latency 11740ns (2348 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146915ns: start-end pair with latency 3365ns (673 clock cycles) and accumulated latency 11740ns (2348 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146915ns: start-end pair with latency 3365ns (673 clock cycles) and accumulated latency 11740ns (2348 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146915ns: start-end pair with latency 3365ns (673 clock cycles) and accumulated latency 11740ns (2348 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146915ns: start-end pair with latency 3365ns (673 clock cycles) and accumulated latency 11740ns (2348 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146915ns: start-end pair with latency 3365ns (673 clock cycles) and accumulated latency 11740ns (2348 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146955ns: start-end pair with latency 3670ns (734 clock cycles) and accumulated latency 10650ns (2130 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 146960ns
# [TB][mhartid 19 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 146960ns
# [TB][mhartid 35 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 146960ns
# [TB][mhartid 51 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 146960ns
# [TB][mhartid 67 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 146960ns
# [TB][mhartid 83 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 146960ns
# [TB][mhartid 115 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 146960ns
# [TB][mhartid 131 - Tile (8, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 146960ns
# [TB][mhartid 147 - Tile (9, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 146960ns
# [TB][mhartid 163 - Tile (10, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 146960ns
# [TB][mhartid 179 - Tile (11, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 146960ns
# [TB][mhartid 195 - Tile (12, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 146960ns
# [TB][mhartid 211 - Tile (13, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 146960ns
# [TB][mhartid 227 - Tile (14, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 146960ns
# [TB][mhartid 243 - Tile (15, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 146960ns
# [TB][mhartid 99 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147030ns
# [TB][mhartid 103 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147105ns: start-end pair with latency 3635ns (727 clock cycles) and accumulated latency 11185ns (2237 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147170ns: start-end pair with latency 3505ns (701 clock cycles) and accumulated latency 12560ns (2512 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147170ns: start-end pair with latency 3505ns (701 clock cycles) and accumulated latency 12560ns (2512 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147170ns: start-end pair with latency 3505ns (701 clock cycles) and accumulated latency 12560ns (2512 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147170ns: start-end pair with latency 3505ns (701 clock cycles) and accumulated latency 12560ns (2512 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147170ns: start-end pair with latency 3505ns (701 clock cycles) and accumulated latency 12560ns (2512 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147170ns: start-end pair with latency 3505ns (701 clock cycles) and accumulated latency 12560ns (2512 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147170ns: start-end pair with latency 3505ns (701 clock cycles) and accumulated latency 12560ns (2512 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147170ns: start-end pair with latency 3505ns (701 clock cycles) and accumulated latency 12560ns (2512 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147170ns: start-end pair with latency 3505ns (701 clock cycles) and accumulated latency 12560ns (2512 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147170ns: start-end pair with latency 3505ns (701 clock cycles) and accumulated latency 12560ns (2512 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147170ns: start-end pair with latency 3505ns (701 clock cycles) and accumulated latency 12560ns (2512 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147170ns: start-end pair with latency 3505ns (701 clock cycles) and accumulated latency 12560ns (2512 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147170ns: start-end pair with latency 3505ns (701 clock cycles) and accumulated latency 12560ns (2512 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147170ns: start-end pair with latency 3505ns (701 clock cycles) and accumulated latency 12560ns (2512 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147170ns: start-end pair with latency 3505ns (701 clock cycles) and accumulated latency 12560ns (2512 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147180ns
# [TB][mhartid 20 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147180ns
# [TB][mhartid 36 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147180ns
# [TB][mhartid 52 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147180ns
# [TB][mhartid 68 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147180ns
# [TB][mhartid 84 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147180ns
# [TB][mhartid 116 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147180ns
# [TB][mhartid 132 - Tile (8, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147180ns
# [TB][mhartid 148 - Tile (9, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147180ns
# [TB][mhartid 164 - Tile (10, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147180ns
# [TB][mhartid 180 - Tile (11, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147180ns
# [TB][mhartid 196 - Tile (12, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147180ns
# [TB][mhartid 212 - Tile (13, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147180ns
# [TB][mhartid 228 - Tile (14, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147180ns
# [TB][mhartid 244 - Tile (15, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147180ns
# [TB][mhartid 104 - Tile (6, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147230ns: start-end pair with latency 3680ns (736 clock cycles) and accumulated latency 12055ns (2411 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147285ns
# [TB][mhartid 105 - Tile (6, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147430ns: start-end pair with latency 3765ns (753 clock cycles) and accumulated latency 12820ns (2564 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147460ns: start-end pair with latency 3715ns (743 clock cycles) and accumulated latency 13555ns (2711 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147460ns: start-end pair with latency 3715ns (743 clock cycles) and accumulated latency 13555ns (2711 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147460ns: start-end pair with latency 3715ns (743 clock cycles) and accumulated latency 13555ns (2711 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147460ns: start-end pair with latency 3715ns (743 clock cycles) and accumulated latency 13555ns (2711 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147460ns: start-end pair with latency 3715ns (743 clock cycles) and accumulated latency 13555ns (2711 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147460ns: start-end pair with latency 3715ns (743 clock cycles) and accumulated latency 13555ns (2711 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147460ns: start-end pair with latency 3715ns (743 clock cycles) and accumulated latency 13555ns (2711 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147460ns: start-end pair with latency 3715ns (743 clock cycles) and accumulated latency 13555ns (2711 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147460ns: start-end pair with latency 3715ns (743 clock cycles) and accumulated latency 13555ns (2711 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147460ns: start-end pair with latency 3715ns (743 clock cycles) and accumulated latency 13555ns (2711 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147460ns: start-end pair with latency 3715ns (743 clock cycles) and accumulated latency 13555ns (2711 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147460ns: start-end pair with latency 3715ns (743 clock cycles) and accumulated latency 13555ns (2711 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147460ns: start-end pair with latency 3715ns (743 clock cycles) and accumulated latency 13555ns (2711 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147460ns: start-end pair with latency 3715ns (743 clock cycles) and accumulated latency 13555ns (2711 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147460ns: start-end pair with latency 3715ns (743 clock cycles) and accumulated latency 13555ns (2711 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147540ns
# [TB][mhartid 21 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147540ns
# [TB][mhartid 37 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147540ns
# [TB][mhartid 53 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147540ns
# [TB][mhartid 69 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147540ns
# [TB][mhartid 85 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147540ns
# [TB][mhartid 101 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147540ns
# [TB][mhartid 117 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147540ns
# [TB][mhartid 133 - Tile (8, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147540ns
# [TB][mhartid 149 - Tile (9, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147540ns
# [TB][mhartid 165 - Tile (10, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147540ns
# [TB][mhartid 181 - Tile (11, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147540ns
# [TB][mhartid 197 - Tile (12, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147540ns
# [TB][mhartid 213 - Tile (13, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147540ns
# [TB][mhartid 229 - Tile (14, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147540ns
# [TB][mhartid 245 - Tile (15, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147540ns
# [TB][mhartid 11 - Tile (0, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147645ns: start-end pair with latency 3820ns (764 clock cycles) and accumulated latency 14405ns (2881 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147645ns: start-end pair with latency 3820ns (764 clock cycles) and accumulated latency 14405ns (2881 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147645ns: start-end pair with latency 3820ns (764 clock cycles) and accumulated latency 14405ns (2881 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147645ns: start-end pair with latency 3820ns (764 clock cycles) and accumulated latency 14405ns (2881 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147645ns: start-end pair with latency 3820ns (764 clock cycles) and accumulated latency 14405ns (2881 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147645ns: start-end pair with latency 3820ns (764 clock cycles) and accumulated latency 14405ns (2881 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147645ns: start-end pair with latency 3820ns (764 clock cycles) and accumulated latency 14405ns (2881 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147645ns: start-end pair with latency 3820ns (764 clock cycles) and accumulated latency 14405ns (2881 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147645ns: start-end pair with latency 3820ns (764 clock cycles) and accumulated latency 14405ns (2881 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147645ns: start-end pair with latency 3820ns (764 clock cycles) and accumulated latency 14405ns (2881 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147645ns: start-end pair with latency 3820ns (764 clock cycles) and accumulated latency 14405ns (2881 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147645ns: start-end pair with latency 3820ns (764 clock cycles) and accumulated latency 14405ns (2881 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147645ns: start-end pair with latency 3820ns (764 clock cycles) and accumulated latency 14405ns (2881 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147645ns: start-end pair with latency 3820ns (764 clock cycles) and accumulated latency 14405ns (2881 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147645ns: start-end pair with latency 3820ns (764 clock cycles) and accumulated latency 14405ns (2881 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147660ns: start-end pair with latency 3915ns (783 clock cycles) and accumulated latency 13755ns (2751 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147725ns: start-end pair with latency 3750ns (750 clock cycles) and accumulated latency 14890ns (2978 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147725ns: start-end pair with latency 3750ns (750 clock cycles) and accumulated latency 14890ns (2978 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147725ns: start-end pair with latency 3750ns (750 clock cycles) and accumulated latency 14890ns (2978 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147725ns: start-end pair with latency 3750ns (750 clock cycles) and accumulated latency 14890ns (2978 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147725ns: start-end pair with latency 3750ns (750 clock cycles) and accumulated latency 14890ns (2978 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147725ns: start-end pair with latency 3750ns (750 clock cycles) and accumulated latency 14890ns (2978 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147725ns
# [TB][mhartid 124 - Tile (7, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147725ns: start-end pair with latency 3750ns (750 clock cycles) and accumulated latency 14890ns (2978 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147725ns: start-end pair with latency 3750ns (750 clock cycles) and accumulated latency 14890ns (2978 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147725ns: start-end pair with latency 3750ns (750 clock cycles) and accumulated latency 14890ns (2978 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147725ns: start-end pair with latency 3750ns (750 clock cycles) and accumulated latency 14890ns (2978 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147725ns: start-end pair with latency 3750ns (750 clock cycles) and accumulated latency 14890ns (2978 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147725ns: start-end pair with latency 3750ns (750 clock cycles) and accumulated latency 14890ns (2978 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147725ns: start-end pair with latency 3750ns (750 clock cycles) and accumulated latency 14890ns (2978 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147725ns: start-end pair with latency 3750ns (750 clock cycles) and accumulated latency 14890ns (2978 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147725ns: start-end pair with latency 3750ns (750 clock cycles) and accumulated latency 14890ns (2978 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147760ns
# [TB][mhartid 22 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147760ns
# [TB][mhartid 38 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147760ns
# [TB][mhartid 54 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147760ns
# [TB][mhartid 70 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147760ns
# [TB][mhartid 86 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147760ns
# [TB][mhartid 102 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147760ns
# [TB][mhartid 134 - Tile (8, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147760ns
# [TB][mhartid 150 - Tile (9, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147760ns
# [TB][mhartid 166 - Tile (10, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147760ns
# [TB][mhartid 182 - Tile (11, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147760ns
# [TB][mhartid 198 - Tile (12, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147760ns
# [TB][mhartid 214 - Tile (13, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147760ns
# [TB][mhartid 230 - Tile (14, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147760ns
# [TB][mhartid 246 - Tile (15, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147760ns
# [TB][mhartid 96 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147795ns: start-end pair with latency 4290ns (858 clock cycles) and accumulated latency 8945ns (1789 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147800ns: start-end pair with latency 3975ns (795 clock cycles) and accumulated latency 14560ns (2912 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147840ns
# [TB][mhartid 23 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147840ns
# [TB][mhartid 39 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147840ns
# [TB][mhartid 55 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147840ns
# [TB][mhartid 71 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147840ns
# [TB][mhartid 87 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147840ns
# [TB][mhartid 119 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147840ns
# [TB][mhartid 135 - Tile (8, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147840ns
# [TB][mhartid 151 - Tile (9, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147840ns
# [TB][mhartid 167 - Tile (10, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147840ns
# [TB][mhartid 183 - Tile (11, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147840ns
# [TB][mhartid 199 - Tile (12, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147840ns
# [TB][mhartid 215 - Tile (13, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147840ns
# [TB][mhartid 231 - Tile (14, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147840ns
# [TB][mhartid 247 - Tile (15, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147840ns
# [TB][mhartid 108 - Tile (6, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147955ns: start-end pair with latency 3980ns (796 clock cycles) and accumulated latency 15120ns (3024 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147980ns: start-end pair with latency 3925ns (785 clock cycles) and accumulated latency 15765ns (3153 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147980ns: start-end pair with latency 3925ns (785 clock cycles) and accumulated latency 15765ns (3153 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147980ns: start-end pair with latency 3925ns (785 clock cycles) and accumulated latency 15765ns (3153 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147980ns: start-end pair with latency 3925ns (785 clock cycles) and accumulated latency 15765ns (3153 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147980ns: start-end pair with latency 3925ns (785 clock cycles) and accumulated latency 15765ns (3153 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147980ns: start-end pair with latency 3925ns (785 clock cycles) and accumulated latency 15765ns (3153 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147980ns
# [TB][mhartid 125 - Tile (7, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147980ns: start-end pair with latency 3925ns (785 clock cycles) and accumulated latency 15765ns (3153 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147980ns: start-end pair with latency 3925ns (785 clock cycles) and accumulated latency 15765ns (3153 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147980ns: start-end pair with latency 3925ns (785 clock cycles) and accumulated latency 15765ns (3153 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147980ns: start-end pair with latency 3925ns (785 clock cycles) and accumulated latency 15765ns (3153 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147980ns: start-end pair with latency 3925ns (785 clock cycles) and accumulated latency 15765ns (3153 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147980ns: start-end pair with latency 3925ns (785 clock cycles) and accumulated latency 15765ns (3153 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147980ns: start-end pair with latency 3925ns (785 clock cycles) and accumulated latency 15765ns (3153 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147980ns: start-end pair with latency 3925ns (785 clock cycles) and accumulated latency 15765ns (3153 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 147980ns: start-end pair with latency 3925ns (785 clock cycles) and accumulated latency 15765ns (3153 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147990ns
# [TB][mhartid 24 - Tile (1, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147990ns
# [TB][mhartid 40 - Tile (2, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147990ns
# [TB][mhartid 56 - Tile (3, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147990ns
# [TB][mhartid 72 - Tile (4, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147990ns
# [TB][mhartid 88 - Tile (5, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147990ns
# [TB][mhartid 120 - Tile (7, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147990ns
# [TB][mhartid 136 - Tile (8, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147990ns
# [TB][mhartid 152 - Tile (9, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147990ns
# [TB][mhartid 168 - Tile (10, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147990ns
# [TB][mhartid 184 - Tile (11, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147990ns
# [TB][mhartid 200 - Tile (12, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147990ns
# [TB][mhartid 216 - Tile (13, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147990ns
# [TB][mhartid 232 - Tile (14, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147990ns
# [TB][mhartid 248 - Tile (15, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 147990ns
# [TB][mhartid 96 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148055ns
# [TB][mhartid 104 - Tile (6, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148060ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148180ns: start-end pair with latency 4675ns (935 clock cycles) and accumulated latency 9330ns (1866 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148180ns: start-end pair with latency 4675ns (935 clock cycles) and accumulated latency 9330ns (1866 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148180ns: start-end pair with latency 4675ns (935 clock cycles) and accumulated latency 9330ns (1866 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148180ns: start-end pair with latency 4675ns (935 clock cycles) and accumulated latency 9330ns (1866 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148180ns: start-end pair with latency 4675ns (935 clock cycles) and accumulated latency 9330ns (1866 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148180ns: start-end pair with latency 4675ns (935 clock cycles) and accumulated latency 9330ns (1866 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148180ns: start-end pair with latency 4675ns (935 clock cycles) and accumulated latency 9330ns (1866 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148180ns: start-end pair with latency 4675ns (935 clock cycles) and accumulated latency 9330ns (1866 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148180ns: start-end pair with latency 4675ns (935 clock cycles) and accumulated latency 9330ns (1866 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148180ns: start-end pair with latency 4675ns (935 clock cycles) and accumulated latency 9330ns (1866 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148180ns: start-end pair with latency 4675ns (935 clock cycles) and accumulated latency 9330ns (1866 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148180ns: start-end pair with latency 4675ns (935 clock cycles) and accumulated latency 9330ns (1866 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148180ns: start-end pair with latency 4675ns (935 clock cycles) and accumulated latency 9330ns (1866 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148180ns: start-end pair with latency 4675ns (935 clock cycles) and accumulated latency 9330ns (1866 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148200ns: start-end pair with latency 3995ns (799 clock cycles) and accumulated latency 16590ns (3318 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148200ns: start-end pair with latency 3995ns (799 clock cycles) and accumulated latency 16590ns (3318 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148200ns: start-end pair with latency 3995ns (799 clock cycles) and accumulated latency 16590ns (3318 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148200ns: start-end pair with latency 3995ns (799 clock cycles) and accumulated latency 16590ns (3318 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148200ns: start-end pair with latency 3995ns (799 clock cycles) and accumulated latency 16590ns (3318 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148200ns: start-end pair with latency 3995ns (799 clock cycles) and accumulated latency 16590ns (3318 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148200ns: start-end pair with latency 3995ns (799 clock cycles) and accumulated latency 16590ns (3318 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148200ns: start-end pair with latency 3995ns (799 clock cycles) and accumulated latency 16590ns (3318 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148200ns: start-end pair with latency 3995ns (799 clock cycles) and accumulated latency 16590ns (3318 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148200ns: start-end pair with latency 3995ns (799 clock cycles) and accumulated latency 16590ns (3318 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148200ns: start-end pair with latency 3995ns (799 clock cycles) and accumulated latency 16590ns (3318 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148200ns: start-end pair with latency 3995ns (799 clock cycles) and accumulated latency 16590ns (3318 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148200ns: start-end pair with latency 3995ns (799 clock cycles) and accumulated latency 16590ns (3318 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148200ns: start-end pair with latency 3995ns (799 clock cycles) and accumulated latency 16590ns (3318 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148200ns: start-end pair with latency 3995ns (799 clock cycles) and accumulated latency 16590ns (3318 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148210ns
# [TB][mhartid 25 - Tile (1, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148210ns
# [TB][mhartid 41 - Tile (2, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148210ns
# [TB][mhartid 57 - Tile (3, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148210ns
# [TB][mhartid 73 - Tile (4, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148210ns
# [TB][mhartid 89 - Tile (5, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148210ns
# [TB][mhartid 137 - Tile (8, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148210ns
# [TB][mhartid 153 - Tile (9, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148210ns
# [TB][mhartid 169 - Tile (10, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148210ns
# [TB][mhartid 185 - Tile (11, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148210ns
# [TB][mhartid 201 - Tile (12, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148210ns
# [TB][mhartid 217 - Tile (13, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148210ns
# [TB][mhartid 233 - Tile (14, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148210ns
# [TB][mhartid 249 - Tile (15, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148210ns
# [TB][mhartid 121 - Tile (7, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148245ns
# [TB][mhartid 109 - Tile (6, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148275ns: start-end pair with latency 4220ns (844 clock cycles) and accumulated latency 16060ns (3212 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148335ns
# [TB][mhartid 16 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148335ns
# [TB][mhartid 32 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148335ns
# [TB][mhartid 48 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148335ns
# [TB][mhartid 64 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148335ns
# [TB][mhartid 80 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148335ns
# [TB][mhartid 128 - Tile (8, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148335ns
# [TB][mhartid 144 - Tile (9, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148335ns
# [TB][mhartid 160 - Tile (10, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148335ns
# [TB][mhartid 176 - Tile (11, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148335ns
# [TB][mhartid 192 - Tile (12, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148335ns
# [TB][mhartid 208 - Tile (13, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148335ns
# [TB][mhartid 224 - Tile (14, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148335ns
# [TB][mhartid 240 - Tile (15, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148335ns
# [TB][mhartid 105 - Tile (6, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148420ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148455ns: start-end pair with latency 3960ns (792 clock cycles) and accumulated latency 17305ns (3461 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148455ns: start-end pair with latency 3960ns (792 clock cycles) and accumulated latency 17305ns (3461 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148455ns: start-end pair with latency 3960ns (792 clock cycles) and accumulated latency 17305ns (3461 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148455ns: start-end pair with latency 3960ns (792 clock cycles) and accumulated latency 17305ns (3461 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148455ns: start-end pair with latency 3960ns (792 clock cycles) and accumulated latency 17305ns (3461 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148455ns: start-end pair with latency 3960ns (792 clock cycles) and accumulated latency 17305ns (3461 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148455ns: start-end pair with latency 3960ns (792 clock cycles) and accumulated latency 17305ns (3461 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148455ns: start-end pair with latency 3960ns (792 clock cycles) and accumulated latency 17305ns (3461 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148455ns: start-end pair with latency 3960ns (792 clock cycles) and accumulated latency 17305ns (3461 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148455ns: start-end pair with latency 3960ns (792 clock cycles) and accumulated latency 17305ns (3461 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148455ns: start-end pair with latency 3960ns (792 clock cycles) and accumulated latency 17305ns (3461 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148455ns: start-end pair with latency 3960ns (792 clock cycles) and accumulated latency 17305ns (3461 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148455ns: start-end pair with latency 3960ns (792 clock cycles) and accumulated latency 17305ns (3461 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148455ns: start-end pair with latency 3960ns (792 clock cycles) and accumulated latency 17305ns (3461 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148455ns: start-end pair with latency 3960ns (792 clock cycles) and accumulated latency 17305ns (3461 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148530ns: start-end pair with latency 4325ns (865 clock cycles) and accumulated latency 16920ns (3384 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148565ns: start-end pair with latency 5060ns (1012 clock cycles) and accumulated latency 9715ns (1943 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148570ns
# [TB][mhartid 10 - Tile (0, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148605ns
# [TB][mhartid 26 - Tile (1, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148605ns
# [TB][mhartid 42 - Tile (2, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148605ns
# [TB][mhartid 58 - Tile (3, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148605ns
# [TB][mhartid 74 - Tile (4, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148605ns
# [TB][mhartid 90 - Tile (5, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148605ns
# [TB][mhartid 138 - Tile (8, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148605ns
# [TB][mhartid 154 - Tile (9, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148605ns
# [TB][mhartid 170 - Tile (10, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148605ns
# [TB][mhartid 186 - Tile (11, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148605ns
# [TB][mhartid 202 - Tile (12, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148605ns
# [TB][mhartid 218 - Tile (13, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148605ns
# [TB][mhartid 234 - Tile (14, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148605ns
# [TB][mhartid 250 - Tile (15, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148605ns
# [TB][mhartid 106 - Tile (6, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148710ns
# [TB][mhartid 123 - Tile (7, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148720ns
# [TB][mhartid 112 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148790ns
# [TB][mhartid 11 - Tile (0, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148860ns
# [TB][mhartid 27 - Tile (1, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148860ns
# [TB][mhartid 43 - Tile (2, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148860ns
# [TB][mhartid 59 - Tile (3, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148860ns
# [TB][mhartid 75 - Tile (4, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148860ns
# [TB][mhartid 91 - Tile (5, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148860ns
# [TB][mhartid 139 - Tile (8, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148860ns
# [TB][mhartid 155 - Tile (9, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148860ns
# [TB][mhartid 171 - Tile (10, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148860ns
# [TB][mhartid 187 - Tile (11, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148860ns
# [TB][mhartid 203 - Tile (12, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148860ns
# [TB][mhartid 219 - Tile (13, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148860ns
# [TB][mhartid 235 - Tile (14, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148860ns
# [TB][mhartid 251 - Tile (15, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148860ns
# [TB][mhartid 111 - Tile (6, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148865ns: start-end pair with latency 4370ns (874 clock cycles) and accumulated latency 17715ns (3543 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148870ns
# [TB][mhartid 96 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 148935ns: start-end pair with latency 875ns (175 clock cycles) and accumulated latency 9820ns (1964 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148965ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148975ns
# [TB][mhartid 28 - Tile (1, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148975ns
# [TB][mhartid 44 - Tile (2, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148975ns
# [TB][mhartid 60 - Tile (3, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148975ns
# [TB][mhartid 76 - Tile (4, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148975ns
# [TB][mhartid 92 - Tile (5, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148975ns
# [TB][mhartid 140 - Tile (8, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148975ns
# [TB][mhartid 156 - Tile (9, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148975ns
# [TB][mhartid 172 - Tile (10, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148975ns
# [TB][mhartid 188 - Tile (11, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148975ns
# [TB][mhartid 204 - Tile (12, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148975ns
# [TB][mhartid 220 - Tile (13, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148975ns
# [TB][mhartid 236 - Tile (14, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148975ns
# [TB][mhartid 252 - Tile (15, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 148975ns
# [TB][mhartid 96 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 149165ns
# [TB][mhartid 108 - Tile (6, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149220ns
# [TB][mhartid 125 - Tile (7, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149230ns
# [TB][mhartid 13 - Tile (0, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149335ns
# [TB][mhartid 29 - Tile (1, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149335ns
# [TB][mhartid 45 - Tile (2, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149335ns
# [TB][mhartid 61 - Tile (3, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149335ns
# [TB][mhartid 77 - Tile (4, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149335ns
# [TB][mhartid 93 - Tile (5, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149335ns
# [TB][mhartid 141 - Tile (8, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149335ns
# [TB][mhartid 157 - Tile (9, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149335ns
# [TB][mhartid 173 - Tile (10, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149335ns
# [TB][mhartid 189 - Tile (11, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149335ns
# [TB][mhartid 205 - Tile (12, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149335ns
# [TB][mhartid 221 - Tile (13, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149335ns
# [TB][mhartid 237 - Tile (14, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149335ns
# [TB][mhartid 253 - Tile (15, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149335ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 149355ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 10345ns (2069 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 149355ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 10345ns (2069 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 149355ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 10345ns (2069 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 149355ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 10345ns (2069 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 149355ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 10345ns (2069 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 149355ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 10345ns (2069 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 149355ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 10345ns (2069 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 149355ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 10345ns (2069 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 149355ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 10345ns (2069 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 149355ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 10345ns (2069 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 149355ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 10345ns (2069 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 149355ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 10345ns (2069 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 149355ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 10345ns (2069 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 149355ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 10345ns (2069 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149510ns
# [TB][mhartid 126 - Tile (7, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149520ns
# [TB][mhartid 14 - Tile (0, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149590ns
# [TB][mhartid 30 - Tile (1, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149590ns
# [TB][mhartid 46 - Tile (2, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149590ns
# [TB][mhartid 62 - Tile (3, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149590ns
# [TB][mhartid 78 - Tile (4, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149590ns
# [TB][mhartid 94 - Tile (5, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149590ns
# [TB][mhartid 142 - Tile (8, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149590ns
# [TB][mhartid 158 - Tile (9, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149590ns
# [TB][mhartid 174 - Tile (10, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149590ns
# [TB][mhartid 190 - Tile (11, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149590ns
# [TB][mhartid 206 - Tile (12, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149590ns
# [TB][mhartid 222 - Tile (13, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149590ns
# [TB][mhartid 238 - Tile (14, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149590ns
# [TB][mhartid 254 - Tile (15, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149590ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 149620ns
# [TB][mhartid 16 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 149620ns
# [TB][mhartid 32 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 149620ns
# [TB][mhartid 48 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 149620ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 149620ns
# [TB][mhartid 80 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 149620ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 149620ns
# [TB][mhartid 144 - Tile (9, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 149620ns
# [TB][mhartid 160 - Tile (10, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 149620ns
# [TB][mhartid 176 - Tile (11, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 149620ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 149620ns
# [TB][mhartid 208 - Tile (13, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 149620ns
# [TB][mhartid 224 - Tile (14, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 149620ns
# [TB][mhartid 240 - Tile (15, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 149620ns
# [TB][mhartid 112 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 149635ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 10555ns (2111 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149705ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149740ns
# [TB][mhartid 31 - Tile (1, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149740ns
# [TB][mhartid 47 - Tile (2, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149740ns
# [TB][mhartid 63 - Tile (3, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149740ns
# [TB][mhartid 79 - Tile (4, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149740ns
# [TB][mhartid 95 - Tile (5, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149740ns
# [TB][mhartid 143 - Tile (8, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149740ns
# [TB][mhartid 159 - Tile (9, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149740ns
# [TB][mhartid 175 - Tile (10, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149740ns
# [TB][mhartid 191 - Tile (11, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149740ns
# [TB][mhartid 207 - Tile (12, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149740ns
# [TB][mhartid 223 - Tile (13, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149740ns
# [TB][mhartid 239 - Tile (14, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149740ns
# [TB][mhartid 255 - Tile (15, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149740ns
# [TB][mhartid 112 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 149830ns
# [TB][mhartid 110 - Tile (6, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 149845ns
# [TB][mhartid 111 - Tile (6, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 150030ns
# [TB][mhartid 96 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 150285ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 1115ns (223 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 150290ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 150740ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 1115ns (223 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 150740ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 1115ns (223 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 150740ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 1115ns (223 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 150740ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 1115ns (223 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 150740ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 1115ns (223 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 150740ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 1115ns (223 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 150740ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 1115ns (223 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 150740ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 1115ns (223 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 150740ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 1115ns (223 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 150740ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 1115ns (223 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 150740ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 1115ns (223 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 150740ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 1115ns (223 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 150740ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 1115ns (223 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 150740ns: start-end pair with latency 1115ns (223 clock cycles) and accumulated latency 1115ns (223 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 150745ns
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 150745ns
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 150745ns
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 150745ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 150745ns
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 150745ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 150745ns
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 150745ns
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 150745ns
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 150745ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 150745ns
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 150745ns
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 150745ns
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 150745ns
# [TB][mhartid 112 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 150985ns: start-end pair with latency 1150ns (230 clock cycles) and accumulated latency 1150ns (230 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 150990ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 151060ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 151440ns
# [TB][mhartid 16 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 151440ns
# [TB][mhartid 32 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 151440ns
# [TB][mhartid 48 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 151440ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 151440ns
# [TB][mhartid 80 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 151440ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 151440ns
# [TB][mhartid 144 - Tile (9, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 151440ns
# [TB][mhartid 160 - Tile (10, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 151440ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 151440ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 151440ns
# [TB][mhartid 208 - Tile (13, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 151440ns
# [TB][mhartid 224 - Tile (14, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 151440ns
# [TB][mhartid 240 - Tile (15, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 151440ns
# [TB][mhartid 112 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 151650ns
# [TB][mhartid 97 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 152160ns: start-end pair with latency 6335ns (1267 clock cycles) and accumulated latency 13460ns (2692 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 152300ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 152500ns: start-end pair with latency 6745ns (1349 clock cycles) and accumulated latency 13740ns (2748 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 152500ns: start-end pair with latency 6745ns (1349 clock cycles) and accumulated latency 13740ns (2748 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 152500ns: start-end pair with latency 6745ns (1349 clock cycles) and accumulated latency 13740ns (2748 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 152500ns: start-end pair with latency 6745ns (1349 clock cycles) and accumulated latency 13740ns (2748 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 152500ns: start-end pair with latency 6745ns (1349 clock cycles) and accumulated latency 13740ns (2748 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 152500ns: start-end pair with latency 6745ns (1349 clock cycles) and accumulated latency 13740ns (2748 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 152500ns: start-end pair with latency 6745ns (1349 clock cycles) and accumulated latency 13740ns (2748 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 152500ns: start-end pair with latency 6745ns (1349 clock cycles) and accumulated latency 13740ns (2748 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 152500ns: start-end pair with latency 6745ns (1349 clock cycles) and accumulated latency 13740ns (2748 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 152500ns: start-end pair with latency 6745ns (1349 clock cycles) and accumulated latency 13740ns (2748 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 152500ns: start-end pair with latency 6745ns (1349 clock cycles) and accumulated latency 13740ns (2748 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 152500ns: start-end pair with latency 6745ns (1349 clock cycles) and accumulated latency 13740ns (2748 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 152500ns: start-end pair with latency 6745ns (1349 clock cycles) and accumulated latency 13740ns (2748 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 152500ns: start-end pair with latency 6745ns (1349 clock cycles) and accumulated latency 13740ns (2748 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 152645ns
# [TB][mhartid 17 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 152645ns
# [TB][mhartid 33 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 152645ns
# [TB][mhartid 49 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 152645ns
# [TB][mhartid 65 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 152645ns
# [TB][mhartid 81 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 152645ns
# [TB][mhartid 129 - Tile (8, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 152645ns
# [TB][mhartid 145 - Tile (9, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 152645ns
# [TB][mhartid 161 - Tile (10, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 152645ns
# [TB][mhartid 177 - Tile (11, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 152645ns
# [TB][mhartid 193 - Tile (12, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 152645ns
# [TB][mhartid 209 - Tile (13, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 152645ns
# [TB][mhartid 225 - Tile (14, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 152645ns
# [TB][mhartid 241 - Tile (15, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 152645ns
# [TB][mhartid 113 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 152790ns: start-end pair with latency 7035ns (1407 clock cycles) and accumulated latency 14030ns (2806 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 152935ns
# [TB][mhartid 97 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 152970ns: start-end pair with latency 665ns (133 clock cycles) and accumulated latency 14125ns (2825 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 153105ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 153330ns: start-end pair with latency 680ns (136 clock cycles) and accumulated latency 14420ns (2884 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 153330ns: start-end pair with latency 680ns (136 clock cycles) and accumulated latency 14420ns (2884 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 153330ns: start-end pair with latency 680ns (136 clock cycles) and accumulated latency 14420ns (2884 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 153330ns: start-end pair with latency 680ns (136 clock cycles) and accumulated latency 14420ns (2884 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 153330ns: start-end pair with latency 680ns (136 clock cycles) and accumulated latency 14420ns (2884 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 153330ns: start-end pair with latency 680ns (136 clock cycles) and accumulated latency 14420ns (2884 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 153330ns: start-end pair with latency 680ns (136 clock cycles) and accumulated latency 14420ns (2884 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 153330ns: start-end pair with latency 680ns (136 clock cycles) and accumulated latency 14420ns (2884 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 153330ns: start-end pair with latency 680ns (136 clock cycles) and accumulated latency 14420ns (2884 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 153330ns: start-end pair with latency 680ns (136 clock cycles) and accumulated latency 14420ns (2884 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 153330ns: start-end pair with latency 680ns (136 clock cycles) and accumulated latency 14420ns (2884 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 153330ns: start-end pair with latency 680ns (136 clock cycles) and accumulated latency 14420ns (2884 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 153330ns: start-end pair with latency 680ns (136 clock cycles) and accumulated latency 14420ns (2884 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 153330ns: start-end pair with latency 680ns (136 clock cycles) and accumulated latency 14420ns (2884 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 153470ns
# [TB][mhartid 17 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 153470ns
# [TB][mhartid 33 - Tile (2, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 153470ns
# [TB][mhartid 49 - Tile (3, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 153470ns
# [TB][mhartid 65 - Tile (4, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 153470ns
# [TB][mhartid 81 - Tile (5, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 153470ns
# [TB][mhartid 129 - Tile (8, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 153470ns
# [TB][mhartid 145 - Tile (9, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 153470ns
# [TB][mhartid 161 - Tile (10, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 153470ns
# [TB][mhartid 177 - Tile (11, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 153470ns
# [TB][mhartid 193 - Tile (12, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 153470ns
# [TB][mhartid 209 - Tile (13, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 153470ns
# [TB][mhartid 225 - Tile (14, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 153470ns
# [TB][mhartid 241 - Tile (15, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 153470ns
# [TB][mhartid 113 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 153600ns: start-end pair with latency 660ns (132 clock cycles) and accumulated latency 14690ns (2938 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 153735ns
# [TB][mhartid 97 - Tile (6, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 154215ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 1105ns (221 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 154220ns
# [TB][mhartid 98 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 154360ns: start-end pair with latency 7545ns (1509 clock cycles) and accumulated latency 15740ns (3148 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 154420ns: start-end pair with latency 7885ns (1577 clock cycles) and accumulated latency 15775ns (3155 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 154420ns: start-end pair with latency 7885ns (1577 clock cycles) and accumulated latency 15775ns (3155 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 154420ns: start-end pair with latency 7885ns (1577 clock cycles) and accumulated latency 15775ns (3155 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 154420ns: start-end pair with latency 7885ns (1577 clock cycles) and accumulated latency 15775ns (3155 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 154420ns: start-end pair with latency 7885ns (1577 clock cycles) and accumulated latency 15775ns (3155 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 154420ns: start-end pair with latency 7885ns (1577 clock cycles) and accumulated latency 15775ns (3155 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 154420ns: start-end pair with latency 7885ns (1577 clock cycles) and accumulated latency 15775ns (3155 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 154420ns: start-end pair with latency 7885ns (1577 clock cycles) and accumulated latency 15775ns (3155 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 154420ns: start-end pair with latency 7885ns (1577 clock cycles) and accumulated latency 15775ns (3155 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 154420ns: start-end pair with latency 7885ns (1577 clock cycles) and accumulated latency 15775ns (3155 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 154420ns: start-end pair with latency 7885ns (1577 clock cycles) and accumulated latency 15775ns (3155 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 154420ns: start-end pair with latency 7885ns (1577 clock cycles) and accumulated latency 15775ns (3155 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 154420ns: start-end pair with latency 7885ns (1577 clock cycles) and accumulated latency 15775ns (3155 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 154420ns: start-end pair with latency 7885ns (1577 clock cycles) and accumulated latency 15775ns (3155 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 154530ns
# [TB][mhartid 114 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 154550ns: start-end pair with latency 8015ns (1603 clock cycles) and accumulated latency 15905ns (3181 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 154575ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 1100ns (220 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 154575ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 1100ns (220 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 154575ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 1100ns (220 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 154575ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 1100ns (220 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 154575ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 1100ns (220 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 154575ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 1100ns (220 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 154575ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 1100ns (220 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 154575ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 1100ns (220 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 154575ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 1100ns (220 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 154575ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 1100ns (220 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 154575ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 1100ns (220 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 154575ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 1100ns (220 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 154575ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 1100ns (220 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 154575ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 1100ns (220 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 154580ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 154580ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 154580ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 154580ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 154580ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 154580ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 154580ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 154580ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 154580ns
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 154580ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 154580ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 154580ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 154580ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 154580ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 154585ns
# [TB][mhartid 18 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 154585ns
# [TB][mhartid 34 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 154585ns
# [TB][mhartid 50 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 154585ns
# [TB][mhartid 66 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 154585ns
# [TB][mhartid 82 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 154585ns
# [TB][mhartid 130 - Tile (8, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 154585ns
# [TB][mhartid 146 - Tile (9, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 154585ns
# [TB][mhartid 162 - Tile (10, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 154585ns
# [TB][mhartid 178 - Tile (11, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 154585ns
# [TB][mhartid 194 - Tile (12, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 154585ns
# [TB][mhartid 210 - Tile (13, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 154585ns
# [TB][mhartid 226 - Tile (14, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 154585ns
# [TB][mhartid 242 - Tile (15, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 154585ns
# [TB][mhartid 114 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 154710ns
# [TB][mhartid 113 - Tile (7, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 154845ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 1105ns (221 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 154850ns
# [TB][mhartid 97 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 154985ns
# [TB][mhartid 99 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155170ns: start-end pair with latency 8135ns (1627 clock cycles) and accumulated latency 16675ns (3335 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155320ns: start-end pair with latency 785ns (157 clock cycles) and accumulated latency 16525ns (3305 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 155355ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 155380ns
# [TB][mhartid 17 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 155380ns
# [TB][mhartid 33 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 155380ns
# [TB][mhartid 49 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 155380ns
# [TB][mhartid 65 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 155380ns
# [TB][mhartid 81 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 155380ns
# [TB][mhartid 129 - Tile (8, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 155380ns
# [TB][mhartid 145 - Tile (9, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 155380ns
# [TB][mhartid 161 - Tile (10, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 155380ns
# [TB][mhartid 177 - Tile (11, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 155380ns
# [TB][mhartid 193 - Tile (12, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 155380ns
# [TB][mhartid 209 - Tile (13, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 155380ns
# [TB][mhartid 225 - Tile (14, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 155380ns
# [TB][mhartid 241 - Tile (15, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 155380ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155400ns: start-end pair with latency 810ns (162 clock cycles) and accumulated latency 16585ns (3317 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155400ns: start-end pair with latency 810ns (162 clock cycles) and accumulated latency 16585ns (3317 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155400ns: start-end pair with latency 810ns (162 clock cycles) and accumulated latency 16585ns (3317 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155400ns: start-end pair with latency 810ns (162 clock cycles) and accumulated latency 16585ns (3317 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155400ns: start-end pair with latency 810ns (162 clock cycles) and accumulated latency 16585ns (3317 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155400ns: start-end pair with latency 810ns (162 clock cycles) and accumulated latency 16585ns (3317 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155400ns: start-end pair with latency 810ns (162 clock cycles) and accumulated latency 16585ns (3317 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155400ns: start-end pair with latency 810ns (162 clock cycles) and accumulated latency 16585ns (3317 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155400ns: start-end pair with latency 810ns (162 clock cycles) and accumulated latency 16585ns (3317 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155400ns: start-end pair with latency 810ns (162 clock cycles) and accumulated latency 16585ns (3317 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155400ns: start-end pair with latency 810ns (162 clock cycles) and accumulated latency 16585ns (3317 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155400ns: start-end pair with latency 810ns (162 clock cycles) and accumulated latency 16585ns (3317 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155400ns: start-end pair with latency 810ns (162 clock cycles) and accumulated latency 16585ns (3317 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155400ns: start-end pair with latency 810ns (162 clock cycles) and accumulated latency 16585ns (3317 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155420ns: start-end pair with latency 8455ns (1691 clock cycles) and accumulated latency 16760ns (3352 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155430ns: start-end pair with latency 8465ns (1693 clock cycles) and accumulated latency 16770ns (3354 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155430ns: start-end pair with latency 8465ns (1693 clock cycles) and accumulated latency 16770ns (3354 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155430ns: start-end pair with latency 8465ns (1693 clock cycles) and accumulated latency 16770ns (3354 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155430ns: start-end pair with latency 8465ns (1693 clock cycles) and accumulated latency 16770ns (3354 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155430ns: start-end pair with latency 8465ns (1693 clock cycles) and accumulated latency 16770ns (3354 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155430ns: start-end pair with latency 8465ns (1693 clock cycles) and accumulated latency 16770ns (3354 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155430ns: start-end pair with latency 8465ns (1693 clock cycles) and accumulated latency 16770ns (3354 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155430ns: start-end pair with latency 8465ns (1693 clock cycles) and accumulated latency 16770ns (3354 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155430ns: start-end pair with latency 8465ns (1693 clock cycles) and accumulated latency 16770ns (3354 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155430ns: start-end pair with latency 8465ns (1693 clock cycles) and accumulated latency 16770ns (3354 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155430ns: start-end pair with latency 8465ns (1693 clock cycles) and accumulated latency 16770ns (3354 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155430ns: start-end pair with latency 8465ns (1693 clock cycles) and accumulated latency 16770ns (3354 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155430ns: start-end pair with latency 8465ns (1693 clock cycles) and accumulated latency 16770ns (3354 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155430ns: start-end pair with latency 8465ns (1693 clock cycles) and accumulated latency 16770ns (3354 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 155475ns
# [TB][mhartid 114 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155485ns: start-end pair with latency 770ns (154 clock cycles) and accumulated latency 16675ns (3335 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 155555ns
# [TB][mhartid 18 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 155555ns
# [TB][mhartid 34 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 155555ns
# [TB][mhartid 50 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 155555ns
# [TB][mhartid 66 - Tile (4, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 155555ns
# [TB][mhartid 82 - Tile (5, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 155555ns
# [TB][mhartid 130 - Tile (8, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 155555ns
# [TB][mhartid 146 - Tile (9, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 155555ns
# [TB][mhartid 162 - Tile (10, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 155555ns
# [TB][mhartid 178 - Tile (11, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 155555ns
# [TB][mhartid 194 - Tile (12, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 155555ns
# [TB][mhartid 210 - Tile (13, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 155555ns
# [TB][mhartid 226 - Tile (14, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 155555ns
# [TB][mhartid 242 - Tile (15, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 155555ns
# [TB][mhartid 115 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 155600ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 155615ns
# [TB][mhartid 19 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 155615ns
# [TB][mhartid 35 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 155615ns
# [TB][mhartid 51 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 155615ns
# [TB][mhartid 67 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 155615ns
# [TB][mhartid 83 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 155615ns
# [TB][mhartid 131 - Tile (8, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 155615ns
# [TB][mhartid 147 - Tile (9, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 155615ns
# [TB][mhartid 163 - Tile (10, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 155615ns
# [TB][mhartid 179 - Tile (11, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 155615ns
# [TB][mhartid 195 - Tile (12, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 155615ns
# [TB][mhartid 211 - Tile (13, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 155615ns
# [TB][mhartid 227 - Tile (14, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 155615ns
# [TB][mhartid 243 - Tile (15, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 155615ns
# [TB][mhartid 113 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 155625ns
# [TB][mhartid 114 - Tile (7, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 155670ns
# [TB][mhartid 100 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155790ns: start-end pair with latency 8500ns (1700 clock cycles) and accumulated latency 17755ns (3551 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155990ns: start-end pair with latency 8805ns (1761 clock cycles) and accumulated latency 17800ns (3560 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155990ns: start-end pair with latency 8805ns (1761 clock cycles) and accumulated latency 17800ns (3560 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155990ns: start-end pair with latency 8805ns (1761 clock cycles) and accumulated latency 17800ns (3560 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155990ns: start-end pair with latency 8805ns (1761 clock cycles) and accumulated latency 17800ns (3560 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155990ns: start-end pair with latency 8805ns (1761 clock cycles) and accumulated latency 17800ns (3560 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155990ns: start-end pair with latency 8805ns (1761 clock cycles) and accumulated latency 17800ns (3560 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155990ns: start-end pair with latency 8805ns (1761 clock cycles) and accumulated latency 17800ns (3560 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155990ns: start-end pair with latency 8805ns (1761 clock cycles) and accumulated latency 17800ns (3560 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155990ns: start-end pair with latency 8805ns (1761 clock cycles) and accumulated latency 17800ns (3560 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155990ns: start-end pair with latency 8805ns (1761 clock cycles) and accumulated latency 17800ns (3560 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155990ns: start-end pair with latency 8805ns (1761 clock cycles) and accumulated latency 17800ns (3560 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155990ns: start-end pair with latency 8805ns (1761 clock cycles) and accumulated latency 17800ns (3560 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155990ns: start-end pair with latency 8805ns (1761 clock cycles) and accumulated latency 17800ns (3560 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 155990ns: start-end pair with latency 8805ns (1761 clock cycles) and accumulated latency 17800ns (3560 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 155995ns
# [TB][mhartid 116 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156155ns: start-end pair with latency 8970ns (1794 clock cycles) and accumulated latency 17965ns (3593 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 156195ns
# [TB][mhartid 20 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 156195ns
# [TB][mhartid 36 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 156195ns
# [TB][mhartid 52 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 156195ns
# [TB][mhartid 68 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 156195ns
# [TB][mhartid 84 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 156195ns
# [TB][mhartid 132 - Tile (8, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 156195ns
# [TB][mhartid 148 - Tile (9, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 156195ns
# [TB][mhartid 164 - Tile (10, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 156195ns
# [TB][mhartid 180 - Tile (11, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 156195ns
# [TB][mhartid 196 - Tile (12, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 156195ns
# [TB][mhartid 212 - Tile (13, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 156195ns
# [TB][mhartid 228 - Tile (14, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 156195ns
# [TB][mhartid 244 - Tile (15, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 156195ns
# [TB][mhartid 99 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156220ns: start-end pair with latency 860ns (172 clock cycles) and accumulated latency 17535ns (3507 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 156355ns
# [TB][mhartid 99 - Tile (6, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 156395ns
# [TB][mhartid 101 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156420ns: start-end pair with latency 8875ns (1775 clock cycles) and accumulated latency 18670ns (3734 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156460ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 17610ns (3522 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156460ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 17610ns (3522 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156460ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 17610ns (3522 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156460ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 17610ns (3522 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156460ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 17610ns (3522 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156460ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 17610ns (3522 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156460ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 17610ns (3522 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156460ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 17610ns (3522 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156460ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 17610ns (3522 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156460ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 17610ns (3522 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156460ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 17610ns (3522 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156460ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 17610ns (3522 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156460ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 17610ns (3522 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156460ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 17610ns (3522 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156475ns: start-end pair with latency 870ns (174 clock cycles) and accumulated latency 17630ns (3526 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 156605ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 1125ns (225 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 156610ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 156635ns
# [TB][mhartid 19 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 156635ns
# [TB][mhartid 35 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 156635ns
# [TB][mhartid 51 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 156635ns
# [TB][mhartid 67 - Tile (4, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 156635ns
# [TB][mhartid 83 - Tile (5, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 156635ns
# [TB][mhartid 131 - Tile (8, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 156635ns
# [TB][mhartid 147 - Tile (9, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 156635ns
# [TB][mhartid 163 - Tile (10, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 156635ns
# [TB][mhartid 179 - Tile (11, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 156635ns
# [TB][mhartid 195 - Tile (12, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 156635ns
# [TB][mhartid 211 - Tile (13, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 156635ns
# [TB][mhartid 227 - Tile (14, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 156635ns
# [TB][mhartid 243 - Tile (15, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 156635ns
# [TB][mhartid 101 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 156645ns
# [TB][mhartid 115 - Tile (7, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 156655ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 156685ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 1125ns (225 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 156685ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 1125ns (225 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 156685ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 1125ns (225 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 156685ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 1125ns (225 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 156685ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 1125ns (225 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 156685ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 1125ns (225 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 156685ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 1125ns (225 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 156685ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 1125ns (225 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 156685ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 1125ns (225 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 156685ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 1125ns (225 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 156685ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 1125ns (225 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 156685ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 1125ns (225 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 156685ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 1125ns (225 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 156685ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 1125ns (225 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 156690ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156690ns: start-end pair with latency 9145ns (1829 clock cycles) and accumulated latency 18705ns (3741 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 156690ns
# [TB][mhartid 21 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156690ns: start-end pair with latency 9145ns (1829 clock cycles) and accumulated latency 18705ns (3741 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 156690ns
# [TB][mhartid 37 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156690ns: start-end pair with latency 9145ns (1829 clock cycles) and accumulated latency 18705ns (3741 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 156690ns
# [TB][mhartid 53 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156690ns: start-end pair with latency 9145ns (1829 clock cycles) and accumulated latency 18705ns (3741 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 156690ns
# [TB][mhartid 69 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156690ns: start-end pair with latency 9145ns (1829 clock cycles) and accumulated latency 18705ns (3741 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 156690ns
# [TB][mhartid 85 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156690ns: start-end pair with latency 9145ns (1829 clock cycles) and accumulated latency 18705ns (3741 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 156690ns
# [TB][mhartid 133 - Tile (8, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156690ns: start-end pair with latency 9145ns (1829 clock cycles) and accumulated latency 18705ns (3741 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 156690ns
# [TB][mhartid 149 - Tile (9, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156690ns: start-end pair with latency 9145ns (1829 clock cycles) and accumulated latency 18705ns (3741 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 156690ns
# [TB][mhartid 165 - Tile (10, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156690ns: start-end pair with latency 9145ns (1829 clock cycles) and accumulated latency 18705ns (3741 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 156690ns
# [TB][mhartid 181 - Tile (11, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156690ns: start-end pair with latency 9145ns (1829 clock cycles) and accumulated latency 18705ns (3741 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 156690ns
# [TB][mhartid 197 - Tile (12, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156690ns: start-end pair with latency 9145ns (1829 clock cycles) and accumulated latency 18705ns (3741 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 156690ns
# [TB][mhartid 213 - Tile (13, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156690ns: start-end pair with latency 9145ns (1829 clock cycles) and accumulated latency 18705ns (3741 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 156690ns
# [TB][mhartid 229 - Tile (14, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156690ns: start-end pair with latency 9145ns (1829 clock cycles) and accumulated latency 18705ns (3741 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 156690ns
# [TB][mhartid 245 - Tile (15, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156690ns: start-end pair with latency 9145ns (1829 clock cycles) and accumulated latency 18705ns (3741 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 156810ns: start-end pair with latency 1135ns (227 clock cycles) and accumulated latency 1135ns (227 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 156815ns
# [TB][mhartid 117 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156880ns: start-end pair with latency 9335ns (1867 clock cycles) and accumulated latency 18895ns (3779 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 156915ns
# [TB][mhartid 21 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 156915ns
# [TB][mhartid 37 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 156915ns
# [TB][mhartid 53 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 156915ns
# [TB][mhartid 69 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 156915ns
# [TB][mhartid 85 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 156915ns
# [TB][mhartid 133 - Tile (8, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 156915ns
# [TB][mhartid 149 - Tile (9, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 156915ns
# [TB][mhartid 165 - Tile (10, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 156915ns
# [TB][mhartid 181 - Tile (11, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 156915ns
# [TB][mhartid 197 - Tile (12, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 156915ns
# [TB][mhartid 213 - Tile (13, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 156915ns
# [TB][mhartid 229 - Tile (14, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 156915ns
# [TB][mhartid 245 - Tile (15, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 156915ns
# [TB][mhartid 100 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 156975ns: start-end pair with latency 975ns (195 clock cycles) and accumulated latency 18730ns (3746 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157100ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157160ns: start-end pair with latency 960ns (192 clock cycles) and accumulated latency 18760ns (3752 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157160ns: start-end pair with latency 960ns (192 clock cycles) and accumulated latency 18760ns (3752 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157160ns: start-end pair with latency 960ns (192 clock cycles) and accumulated latency 18760ns (3752 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157160ns: start-end pair with latency 960ns (192 clock cycles) and accumulated latency 18760ns (3752 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157160ns: start-end pair with latency 960ns (192 clock cycles) and accumulated latency 18760ns (3752 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157160ns: start-end pair with latency 960ns (192 clock cycles) and accumulated latency 18760ns (3752 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157160ns: start-end pair with latency 960ns (192 clock cycles) and accumulated latency 18760ns (3752 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157160ns: start-end pair with latency 960ns (192 clock cycles) and accumulated latency 18760ns (3752 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157160ns: start-end pair with latency 960ns (192 clock cycles) and accumulated latency 18760ns (3752 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157160ns: start-end pair with latency 960ns (192 clock cycles) and accumulated latency 18760ns (3752 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157160ns: start-end pair with latency 960ns (192 clock cycles) and accumulated latency 18760ns (3752 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157160ns: start-end pair with latency 960ns (192 clock cycles) and accumulated latency 18760ns (3752 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157160ns: start-end pair with latency 960ns (192 clock cycles) and accumulated latency 18760ns (3752 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157160ns: start-end pair with latency 960ns (192 clock cycles) and accumulated latency 18760ns (3752 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 157170ns
# [TB][mhartid 102 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157205ns: start-end pair with latency 9440ns (1888 clock cycles) and accumulated latency 20090ns (4018 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157280ns: start-end pair with latency 9515ns (1903 clock cycles) and accumulated latency 19930ns (3986 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157280ns: start-end pair with latency 9515ns (1903 clock cycles) and accumulated latency 19930ns (3986 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157280ns: start-end pair with latency 9515ns (1903 clock cycles) and accumulated latency 19930ns (3986 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157280ns: start-end pair with latency 9515ns (1903 clock cycles) and accumulated latency 19930ns (3986 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157280ns: start-end pair with latency 9515ns (1903 clock cycles) and accumulated latency 19930ns (3986 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157280ns: start-end pair with latency 9515ns (1903 clock cycles) and accumulated latency 19930ns (3986 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157280ns: start-end pair with latency 9515ns (1903 clock cycles) and accumulated latency 19930ns (3986 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157280ns: start-end pair with latency 9515ns (1903 clock cycles) and accumulated latency 19930ns (3986 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157280ns: start-end pair with latency 9515ns (1903 clock cycles) and accumulated latency 19930ns (3986 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157280ns: start-end pair with latency 9515ns (1903 clock cycles) and accumulated latency 19930ns (3986 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157280ns: start-end pair with latency 9515ns (1903 clock cycles) and accumulated latency 19930ns (3986 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157280ns: start-end pair with latency 9515ns (1903 clock cycles) and accumulated latency 19930ns (3986 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157280ns: start-end pair with latency 9515ns (1903 clock cycles) and accumulated latency 19930ns (3986 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157280ns: start-end pair with latency 9515ns (1903 clock cycles) and accumulated latency 19930ns (3986 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157375ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 18980ns (3796 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 157385ns
# [TB][mhartid 20 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 157385ns
# [TB][mhartid 36 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 157385ns
# [TB][mhartid 52 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 157385ns
# [TB][mhartid 68 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 157385ns
# [TB][mhartid 84 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 157385ns
# [TB][mhartid 132 - Tile (8, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 157385ns
# [TB][mhartid 148 - Tile (9, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 157385ns
# [TB][mhartid 164 - Tile (10, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 157385ns
# [TB][mhartid 180 - Tile (11, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 157385ns
# [TB][mhartid 196 - Tile (12, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 157385ns
# [TB][mhartid 212 - Tile (13, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 157385ns
# [TB][mhartid 228 - Tile (14, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 157385ns
# [TB][mhartid 244 - Tile (15, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 157385ns
# [TB][mhartid 102 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157445ns
# [TB][mhartid 118 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157460ns: start-end pair with latency 9730ns (1946 clock cycles) and accumulated latency 20145ns (4029 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157525ns
# [TB][mhartid 22 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157525ns
# [TB][mhartid 38 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157525ns
# [TB][mhartid 54 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157525ns
# [TB][mhartid 70 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157525ns
# [TB][mhartid 86 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157525ns
# [TB][mhartid 134 - Tile (8, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157525ns
# [TB][mhartid 150 - Tile (9, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157525ns
# [TB][mhartid 166 - Tile (10, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157525ns
# [TB][mhartid 182 - Tile (11, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157525ns
# [TB][mhartid 198 - Tile (12, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157525ns
# [TB][mhartid 214 - Tile (13, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157525ns
# [TB][mhartid 230 - Tile (14, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157525ns
# [TB][mhartid 246 - Tile (15, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157525ns
# [TB][mhartid 99 - Tile (6, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 157560ns: start-end pair with latency 1160ns (232 clock cycles) and accumulated latency 1160ns (232 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 157565ns
# [TB][mhartid 116 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 157570ns
# [TB][mhartid 98 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 157575ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 157655ns
# [TB][mhartid 18 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 157655ns
# [TB][mhartid 34 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 157655ns
# [TB][mhartid 50 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 157655ns
# [TB][mhartid 66 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 157655ns
# [TB][mhartid 82 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 157655ns
# [TB][mhartid 130 - Tile (8, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 157655ns
# [TB][mhartid 146 - Tile (9, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 157655ns
# [TB][mhartid 162 - Tile (10, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 157655ns
# [TB][mhartid 178 - Tile (11, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 157655ns
# [TB][mhartid 194 - Tile (12, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 157655ns
# [TB][mhartid 210 - Tile (13, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 157655ns
# [TB][mhartid 226 - Tile (14, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 157655ns
# [TB][mhartid 242 - Tile (15, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 157655ns
# [TB][mhartid 118 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 157705ns
# [TB][mhartid 101 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157715ns: start-end pair with latency 1065ns (213 clock cycles) and accumulated latency 19735ns (3947 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 157770ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 157785ns: start-end pair with latency 1145ns (229 clock cycles) and accumulated latency 1145ns (229 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 157785ns: start-end pair with latency 1145ns (229 clock cycles) and accumulated latency 1145ns (229 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 157785ns: start-end pair with latency 1145ns (229 clock cycles) and accumulated latency 1145ns (229 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 157785ns: start-end pair with latency 1145ns (229 clock cycles) and accumulated latency 1145ns (229 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 157785ns: start-end pair with latency 1145ns (229 clock cycles) and accumulated latency 1145ns (229 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 157785ns: start-end pair with latency 1145ns (229 clock cycles) and accumulated latency 1145ns (229 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 157785ns: start-end pair with latency 1145ns (229 clock cycles) and accumulated latency 1145ns (229 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 157785ns: start-end pair with latency 1145ns (229 clock cycles) and accumulated latency 1145ns (229 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 157785ns: start-end pair with latency 1145ns (229 clock cycles) and accumulated latency 1145ns (229 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 157785ns: start-end pair with latency 1145ns (229 clock cycles) and accumulated latency 1145ns (229 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 157785ns: start-end pair with latency 1145ns (229 clock cycles) and accumulated latency 1145ns (229 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 157785ns: start-end pair with latency 1145ns (229 clock cycles) and accumulated latency 1145ns (229 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 157785ns: start-end pair with latency 1145ns (229 clock cycles) and accumulated latency 1145ns (229 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 157785ns: start-end pair with latency 1145ns (229 clock cycles) and accumulated latency 1145ns (229 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 157790ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 157790ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 157790ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 157790ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 157790ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 157790ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 157790ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 157790ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 157790ns
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 157790ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 157790ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 157790ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 157790ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 157790ns
# [TB][mhartid 115 - Tile (7, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 157800ns: start-end pair with latency 1140ns (228 clock cycles) and accumulated latency 1140ns (228 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 157805ns
# [TB][mhartid 103 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157815ns: start-end pair with latency 9830ns (1966 clock cycles) and accumulated latency 21015ns (4203 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157890ns: start-end pair with latency 10045ns (2009 clock cycles) and accumulated latency 20925ns (4185 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157890ns: start-end pair with latency 10045ns (2009 clock cycles) and accumulated latency 20925ns (4185 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157890ns: start-end pair with latency 10045ns (2009 clock cycles) and accumulated latency 20925ns (4185 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157890ns: start-end pair with latency 10045ns (2009 clock cycles) and accumulated latency 20925ns (4185 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157890ns: start-end pair with latency 10045ns (2009 clock cycles) and accumulated latency 20925ns (4185 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157890ns: start-end pair with latency 10045ns (2009 clock cycles) and accumulated latency 20925ns (4185 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157890ns: start-end pair with latency 10045ns (2009 clock cycles) and accumulated latency 20925ns (4185 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157890ns: start-end pair with latency 10045ns (2009 clock cycles) and accumulated latency 20925ns (4185 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157890ns: start-end pair with latency 10045ns (2009 clock cycles) and accumulated latency 20925ns (4185 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157890ns: start-end pair with latency 10045ns (2009 clock cycles) and accumulated latency 20925ns (4185 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157890ns: start-end pair with latency 10045ns (2009 clock cycles) and accumulated latency 20925ns (4185 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157890ns: start-end pair with latency 10045ns (2009 clock cycles) and accumulated latency 20925ns (4185 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157890ns: start-end pair with latency 10045ns (2009 clock cycles) and accumulated latency 20925ns (4185 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 157890ns: start-end pair with latency 10045ns (2009 clock cycles) and accumulated latency 20925ns (4185 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 157945ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158040ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 19825ns (3965 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158040ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 19825ns (3965 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158040ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 19825ns (3965 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158040ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 19825ns (3965 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158040ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 19825ns (3965 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158040ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 19825ns (3965 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158040ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 19825ns (3965 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158040ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 19825ns (3965 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158040ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 19825ns (3965 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158040ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 19825ns (3965 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158040ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 19825ns (3965 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158040ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 19825ns (3965 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158040ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 19825ns (3965 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158040ns: start-end pair with latency 1120ns (224 clock cycles) and accumulated latency 19825ns (3965 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158075ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158150ns
# [TB][mhartid 23 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158150ns
# [TB][mhartid 39 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158150ns
# [TB][mhartid 55 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158150ns
# [TB][mhartid 71 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158150ns
# [TB][mhartid 87 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158150ns
# [TB][mhartid 135 - Tile (8, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158150ns
# [TB][mhartid 151 - Tile (9, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158150ns
# [TB][mhartid 167 - Tile (10, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158150ns
# [TB][mhartid 183 - Tile (11, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158150ns
# [TB][mhartid 199 - Tile (12, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158150ns
# [TB][mhartid 215 - Tile (13, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158150ns
# [TB][mhartid 231 - Tile (14, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158150ns
# [TB][mhartid 247 - Tile (15, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158150ns
# [TB][mhartid 117 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158205ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 19995ns (3999 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 158260ns
# [TB][mhartid 21 - Tile (1, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 158260ns
# [TB][mhartid 37 - Tile (2, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 158260ns
# [TB][mhartid 53 - Tile (3, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 158260ns
# [TB][mhartid 69 - Tile (4, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 158260ns
# [TB][mhartid 85 - Tile (5, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 158260ns
# [TB][mhartid 119 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158260ns: start-end pair with latency 10415ns (2083 clock cycles) and accumulated latency 21295ns (4259 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 158260ns
# [TB][mhartid 149 - Tile (9, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 158260ns
# [TB][mhartid 165 - Tile (10, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 158260ns
# [TB][mhartid 181 - Tile (11, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 158260ns
# [TB][mhartid 197 - Tile (12, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 158260ns
# [TB][mhartid 213 - Tile (13, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 158260ns
# [TB][mhartid 229 - Tile (14, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 158260ns
# [TB][mhartid 245 - Tile (15, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 158260ns
# [TB][mhartid 100 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 158340ns: start-end pair with latency 1165ns (233 clock cycles) and accumulated latency 1165ns (233 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 158345ns
# [TB][mhartid 117 - Tile (7, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 158445ns
# [TB][mhartid 104 - Tile (6, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158470ns: start-end pair with latency 10405ns (2081 clock cycles) and accumulated latency 22460ns (4492 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158520ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158555ns: start-end pair with latency 10560ns (2112 clock cycles) and accumulated latency 22300ns (4460 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158555ns: start-end pair with latency 10560ns (2112 clock cycles) and accumulated latency 22300ns (4460 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158555ns: start-end pair with latency 10560ns (2112 clock cycles) and accumulated latency 22300ns (4460 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158555ns: start-end pair with latency 10560ns (2112 clock cycles) and accumulated latency 22300ns (4460 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158555ns: start-end pair with latency 10560ns (2112 clock cycles) and accumulated latency 22300ns (4460 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158555ns: start-end pair with latency 10560ns (2112 clock cycles) and accumulated latency 22300ns (4460 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158555ns: start-end pair with latency 10560ns (2112 clock cycles) and accumulated latency 22300ns (4460 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158555ns: start-end pair with latency 10560ns (2112 clock cycles) and accumulated latency 22300ns (4460 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158555ns: start-end pair with latency 10560ns (2112 clock cycles) and accumulated latency 22300ns (4460 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158555ns: start-end pair with latency 10560ns (2112 clock cycles) and accumulated latency 22300ns (4460 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158555ns: start-end pair with latency 10560ns (2112 clock cycles) and accumulated latency 22300ns (4460 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158555ns: start-end pair with latency 10560ns (2112 clock cycles) and accumulated latency 22300ns (4460 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158555ns: start-end pair with latency 10560ns (2112 clock cycles) and accumulated latency 22300ns (4460 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158555ns: start-end pair with latency 10560ns (2112 clock cycles) and accumulated latency 22300ns (4460 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 158580ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 1190ns (238 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 158580ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 1190ns (238 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 158580ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 1190ns (238 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 158580ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 1190ns (238 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 158580ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 1190ns (238 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 158580ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 1190ns (238 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 158580ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 1190ns (238 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 158580ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 1190ns (238 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 158580ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 1190ns (238 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 158580ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 1190ns (238 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 158580ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 1190ns (238 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 158580ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 1190ns (238 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 158580ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 1190ns (238 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 158580ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 1190ns (238 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 158585ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 158585ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 158585ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 158585ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 158585ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 158585ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 158585ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 158585ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 158585ns
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 158585ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 158585ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 158585ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 158585ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 158585ns
# [TB][mhartid 102 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158630ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 21270ns (4254 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 158635ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158675ns: start-end pair with latency 1145ns (229 clock cycles) and accumulated latency 21075ns (4215 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158675ns: start-end pair with latency 1145ns (229 clock cycles) and accumulated latency 21075ns (4215 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158675ns: start-end pair with latency 1145ns (229 clock cycles) and accumulated latency 21075ns (4215 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158675ns: start-end pair with latency 1145ns (229 clock cycles) and accumulated latency 21075ns (4215 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158675ns: start-end pair with latency 1145ns (229 clock cycles) and accumulated latency 21075ns (4215 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158675ns: start-end pair with latency 1145ns (229 clock cycles) and accumulated latency 21075ns (4215 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158675ns: start-end pair with latency 1145ns (229 clock cycles) and accumulated latency 21075ns (4215 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158675ns: start-end pair with latency 1145ns (229 clock cycles) and accumulated latency 21075ns (4215 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158675ns: start-end pair with latency 1145ns (229 clock cycles) and accumulated latency 21075ns (4215 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158675ns: start-end pair with latency 1145ns (229 clock cycles) and accumulated latency 21075ns (4215 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158675ns: start-end pair with latency 1145ns (229 clock cycles) and accumulated latency 21075ns (4215 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158675ns: start-end pair with latency 1145ns (229 clock cycles) and accumulated latency 21075ns (4215 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158675ns: start-end pair with latency 1145ns (229 clock cycles) and accumulated latency 21075ns (4215 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158675ns: start-end pair with latency 1145ns (229 clock cycles) and accumulated latency 21075ns (4215 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 158735ns: start-end pair with latency 1160ns (232 clock cycles) and accumulated latency 1160ns (232 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 158740ns
# [TB][mhartid 104 - Tile (6, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158750ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 158840ns
# [TB][mhartid 19 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 158840ns
# [TB][mhartid 35 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 158840ns
# [TB][mhartid 51 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 158840ns
# [TB][mhartid 67 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 158840ns
# [TB][mhartid 83 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 158840ns
# [TB][mhartid 131 - Tile (8, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 158840ns
# [TB][mhartid 147 - Tile (9, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 158840ns
# [TB][mhartid 163 - Tile (10, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 158840ns
# [TB][mhartid 179 - Tile (11, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 158840ns
# [TB][mhartid 195 - Tile (12, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 158840ns
# [TB][mhartid 211 - Tile (13, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 158840ns
# [TB][mhartid 227 - Tile (14, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 158840ns
# [TB][mhartid 243 - Tile (15, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 158840ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158865ns
# [TB][mhartid 24 - Tile (1, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158865ns
# [TB][mhartid 40 - Tile (2, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158865ns
# [TB][mhartid 56 - Tile (3, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158865ns
# [TB][mhartid 72 - Tile (4, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158865ns
# [TB][mhartid 88 - Tile (5, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158865ns
# [TB][mhartid 118 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 158865ns: start-end pair with latency 1155ns (231 clock cycles) and accumulated latency 21300ns (4260 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158865ns
# [TB][mhartid 152 - Tile (9, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158865ns
# [TB][mhartid 168 - Tile (10, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158865ns
# [TB][mhartid 184 - Tile (11, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158865ns
# [TB][mhartid 200 - Tile (12, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158865ns
# [TB][mhartid 216 - Tile (13, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158865ns
# [TB][mhartid 232 - Tile (14, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158865ns
# [TB][mhartid 248 - Tile (15, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 158865ns
# [TB][mhartid 102 - Tile (6, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 158870ns
# [TB][mhartid 115 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 158915ns
# [TB][mhartid 6 - Tile (0, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 158940ns
# [TB][mhartid 22 - Tile (1, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 158940ns
# [TB][mhartid 38 - Tile (2, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 158940ns
# [TB][mhartid 54 - Tile (3, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 158940ns
# [TB][mhartid 70 - Tile (4, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 158940ns
# [TB][mhartid 86 - Tile (5, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 158940ns
# [TB][mhartid 134 - Tile (8, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 158940ns
# [TB][mhartid 150 - Tile (9, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 158940ns
# [TB][mhartid 166 - Tile (10, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 158940ns
# [TB][mhartid 182 - Tile (11, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 158940ns
# [TB][mhartid 198 - Tile (12, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 158940ns
# [TB][mhartid 214 - Tile (13, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 158940ns
# [TB][mhartid 230 - Tile (14, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 158940ns
# [TB][mhartid 246 - Tile (15, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 158940ns
# [TB][mhartid 120 - Tile (7, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 159105ns: start-end pair with latency 11110ns (2222 clock cycles) and accumulated latency 22850ns (4570 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 159135ns
# [TB][mhartid 9 - Tile (0, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 159150ns: start-end pair with latency 10935ns (2187 clock cycles) and accumulated latency 23495ns (4699 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 159150ns: start-end pair with latency 10935ns (2187 clock cycles) and accumulated latency 23495ns (4699 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 159150ns: start-end pair with latency 10935ns (2187 clock cycles) and accumulated latency 23495ns (4699 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 159150ns: start-end pair with latency 10935ns (2187 clock cycles) and accumulated latency 23495ns (4699 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 159150ns: start-end pair with latency 10935ns (2187 clock cycles) and accumulated latency 23495ns (4699 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 159150ns: start-end pair with latency 10935ns (2187 clock cycles) and accumulated latency 23495ns (4699 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 159150ns: start-end pair with latency 10935ns (2187 clock cycles) and accumulated latency 23495ns (4699 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 159150ns: start-end pair with latency 10935ns (2187 clock cycles) and accumulated latency 23495ns (4699 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 159150ns: start-end pair with latency 10935ns (2187 clock cycles) and accumulated latency 23495ns (4699 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 159150ns: start-end pair with latency 10935ns (2187 clock cycles) and accumulated latency 23495ns (4699 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 159150ns: start-end pair with latency 10935ns (2187 clock cycles) and accumulated latency 23495ns (4699 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 159150ns: start-end pair with latency 10935ns (2187 clock cycles) and accumulated latency 23495ns (4699 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 159150ns: start-end pair with latency 10935ns (2187 clock cycles) and accumulated latency 23495ns (4699 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 159150ns: start-end pair with latency 10935ns (2187 clock cycles) and accumulated latency 23495ns (4699 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 159160ns: start-end pair with latency 10735ns (2147 clock cycles) and accumulated latency 23555ns (4711 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 159165ns: start-end pair with latency 1215ns (243 clock cycles) and accumulated latency 1215ns (243 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 159170ns
# [TB][mhartid 103 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 159325ns: start-end pair with latency 1245ns (249 clock cycles) and accumulated latency 22260ns (4452 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 159385ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 159430ns: start-end pair with latency 1275ns (255 clock cycles) and accumulated latency 22200ns (4440 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 159430ns: start-end pair with latency 1275ns (255 clock cycles) and accumulated latency 22200ns (4440 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 159430ns: start-end pair with latency 1275ns (255 clock cycles) and accumulated latency 22200ns (4440 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 159430ns: start-end pair with latency 1275ns (255 clock cycles) and accumulated latency 22200ns (4440 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 159430ns: start-end pair with latency 1275ns (255 clock cycles) and accumulated latency 22200ns (4440 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 159430ns: start-end pair with latency 1275ns (255 clock cycles) and accumulated latency 22200ns (4440 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 159430ns: start-end pair with latency 1275ns (255 clock cycles) and accumulated latency 22200ns (4440 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 159430ns: start-end pair with latency 1275ns (255 clock cycles) and accumulated latency 22200ns (4440 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 159430ns: start-end pair with latency 1275ns (255 clock cycles) and accumulated latency 22200ns (4440 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 159430ns: start-end pair with latency 1275ns (255 clock cycles) and accumulated latency 22200ns (4440 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 159430ns: start-end pair with latency 1275ns (255 clock cycles) and accumulated latency 22200ns (4440 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 159430ns: start-end pair with latency 1275ns (255 clock cycles) and accumulated latency 22200ns (4440 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 159430ns: start-end pair with latency 1275ns (255 clock cycles) and accumulated latency 22200ns (4440 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 159430ns: start-end pair with latency 1275ns (255 clock cycles) and accumulated latency 22200ns (4440 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 159445ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 1180ns (236 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 159445ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 1180ns (236 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 159445ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 1180ns (236 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 159445ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 1180ns (236 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 159445ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 1180ns (236 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 159445ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 1180ns (236 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 159445ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 1180ns (236 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 159445ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 1180ns (236 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 159445ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 1180ns (236 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 159445ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 1180ns (236 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 159445ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 1180ns (236 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 159445ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 1180ns (236 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 159445ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 1180ns (236 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 159445ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 1180ns (236 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 159450ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 159450ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 159450ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 159450ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 159450ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 159450ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 159450ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 159450ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 159450ns
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 159450ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 159450ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 159450ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 159450ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 159450ns
# [TB][mhartid 105 - Tile (6, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 159480ns
# [TB][mhartid 121 - Tile (7, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 159510ns: start-end pair with latency 11260ns (2252 clock cycles) and accumulated latency 23820ns (4764 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 159515ns
# [TB][mhartid 25 - Tile (1, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 159515ns
# [TB][mhartid 41 - Tile (2, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 159515ns
# [TB][mhartid 57 - Tile (3, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 159515ns
# [TB][mhartid 73 - Tile (4, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 159515ns
# [TB][mhartid 89 - Tile (5, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 159515ns
# [TB][mhartid 137 - Tile (8, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 159515ns
# [TB][mhartid 153 - Tile (9, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 159515ns
# [TB][mhartid 169 - Tile (10, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 159515ns
# [TB][mhartid 185 - Tile (11, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 159515ns
# [TB][mhartid 201 - Tile (12, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 159515ns
# [TB][mhartid 217 - Tile (13, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 159515ns
# [TB][mhartid 233 - Tile (14, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 159515ns
# [TB][mhartid 249 - Tile (15, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 159515ns
# [TB][mhartid 100 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 159540ns
# [TB][mhartid 103 - Tile (6, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 159605ns
# [TB][mhartid 117 - Tile (7, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 159630ns: start-end pair with latency 1180ns (236 clock cycles) and accumulated latency 1180ns (236 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 159635ns
# [TB][mhartid 7 - Tile (0, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 159740ns
# [TB][mhartid 23 - Tile (1, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 159740ns
# [TB][mhartid 39 - Tile (2, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 159740ns
# [TB][mhartid 55 - Tile (3, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 159740ns
# [TB][mhartid 71 - Tile (4, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 159740ns
# [TB][mhartid 87 - Tile (5, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 159740ns
# [TB][mhartid 135 - Tile (8, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 159740ns
# [TB][mhartid 151 - Tile (9, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 159740ns
# [TB][mhartid 167 - Tile (10, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 159740ns
# [TB][mhartid 183 - Tile (11, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 159740ns
# [TB][mhartid 199 - Tile (12, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 159740ns
# [TB][mhartid 215 - Tile (13, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 159740ns
# [TB][mhartid 231 - Tile (14, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 159740ns
# [TB][mhartid 247 - Tile (15, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 159740ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 159785ns
# [TB][mhartid 20 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 159785ns
# [TB][mhartid 36 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 159785ns
# [TB][mhartid 52 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 159785ns
# [TB][mhartid 68 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 159785ns
# [TB][mhartid 84 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 159785ns
# [TB][mhartid 119 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 159785ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 22555ns (4511 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 159785ns
# [TB][mhartid 148 - Tile (9, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 159785ns
# [TB][mhartid 164 - Tile (10, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 159785ns
# [TB][mhartid 180 - Tile (11, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 159785ns
# [TB][mhartid 196 - Tile (12, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 159785ns
# [TB][mhartid 212 - Tile (13, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 159785ns
# [TB][mhartid 228 - Tile (14, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 159785ns
# [TB][mhartid 244 - Tile (15, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 159785ns
# [TB][mhartid 121 - Tile (7, 9)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 159870ns
# [TB][mhartid 106 - Tile (6, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 159945ns: start-end pair with latency 11230ns (2246 clock cycles) and accumulated latency 24985ns (4997 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 159955ns
# [TB][mhartid 119 - Tile (7, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 160040ns
# [TB][mhartid 102 - Tile (6, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 160075ns: start-end pair with latency 1200ns (240 clock cycles) and accumulated latency 1200ns (240 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160080ns: start-end pair with latency 11470ns (2294 clock cycles) and accumulated latency 25025ns (5005 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160080ns: start-end pair with latency 11470ns (2294 clock cycles) and accumulated latency 25025ns (5005 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160080ns: start-end pair with latency 11470ns (2294 clock cycles) and accumulated latency 25025ns (5005 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160080ns: start-end pair with latency 11470ns (2294 clock cycles) and accumulated latency 25025ns (5005 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160080ns: start-end pair with latency 11470ns (2294 clock cycles) and accumulated latency 25025ns (5005 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160080ns: start-end pair with latency 11470ns (2294 clock cycles) and accumulated latency 25025ns (5005 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 160080ns
# [TB][mhartid 138 - Tile (8, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160080ns: start-end pair with latency 11470ns (2294 clock cycles) and accumulated latency 25025ns (5005 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160080ns: start-end pair with latency 11470ns (2294 clock cycles) and accumulated latency 25025ns (5005 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160080ns: start-end pair with latency 11470ns (2294 clock cycles) and accumulated latency 25025ns (5005 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160080ns: start-end pair with latency 11470ns (2294 clock cycles) and accumulated latency 25025ns (5005 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160080ns: start-end pair with latency 11470ns (2294 clock cycles) and accumulated latency 25025ns (5005 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160080ns: start-end pair with latency 11470ns (2294 clock cycles) and accumulated latency 25025ns (5005 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160080ns: start-end pair with latency 11470ns (2294 clock cycles) and accumulated latency 25025ns (5005 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160080ns: start-end pair with latency 11470ns (2294 clock cycles) and accumulated latency 25025ns (5005 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160120ns: start-end pair with latency 1365ns (273 clock cycles) and accumulated latency 23825ns (4765 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 160165ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 160165ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 160165ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 160165ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 160165ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 160165ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 160165ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 160165ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 160165ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 160165ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 160165ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 160165ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 160165ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 160165ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 160170ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 160170ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 160170ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 160170ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 160170ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 160170ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 160170ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 160170ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 160170ns
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 160170ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 160170ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 160170ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 160170ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 160170ns
# [TB][mhartid 8 - Tile (0, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160235ns: start-end pair with latency 1365ns (273 clock cycles) and accumulated latency 23665ns (4733 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160235ns: start-end pair with latency 1365ns (273 clock cycles) and accumulated latency 23665ns (4733 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160235ns: start-end pair with latency 1365ns (273 clock cycles) and accumulated latency 23665ns (4733 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160235ns: start-end pair with latency 1365ns (273 clock cycles) and accumulated latency 23665ns (4733 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160235ns: start-end pair with latency 1365ns (273 clock cycles) and accumulated latency 23665ns (4733 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160235ns: start-end pair with latency 1365ns (273 clock cycles) and accumulated latency 23665ns (4733 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160235ns: start-end pair with latency 1365ns (273 clock cycles) and accumulated latency 23665ns (4733 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160235ns: start-end pair with latency 1365ns (273 clock cycles) and accumulated latency 23665ns (4733 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160235ns: start-end pair with latency 1365ns (273 clock cycles) and accumulated latency 23665ns (4733 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160235ns: start-end pair with latency 1365ns (273 clock cycles) and accumulated latency 23665ns (4733 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160235ns: start-end pair with latency 1365ns (273 clock cycles) and accumulated latency 23665ns (4733 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160235ns: start-end pair with latency 1365ns (273 clock cycles) and accumulated latency 23665ns (4733 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160235ns: start-end pair with latency 1365ns (273 clock cycles) and accumulated latency 23665ns (4733 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160235ns: start-end pair with latency 1365ns (273 clock cycles) and accumulated latency 23665ns (4733 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 160265ns
# [TB][mhartid 104 - Tile (6, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 160395ns
# [TB][mhartid 118 - Tile (7, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 160405ns: start-end pair with latency 1265ns (253 clock cycles) and accumulated latency 1265ns (253 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 160410ns
# [TB][mhartid 10 - Tile (0, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 160435ns
# [TB][mhartid 26 - Tile (1, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 160435ns
# [TB][mhartid 42 - Tile (2, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 160435ns
# [TB][mhartid 58 - Tile (3, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 160435ns
# [TB][mhartid 74 - Tile (4, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 160435ns
# [TB][mhartid 90 - Tile (5, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 160435ns
# [TB][mhartid 138 - Tile (8, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 160435ns
# [TB][mhartid 154 - Tile (9, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 160435ns
# [TB][mhartid 170 - Tile (10, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 160435ns
# [TB][mhartid 186 - Tile (11, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 160435ns
# [TB][mhartid 202 - Tile (12, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 160435ns
# [TB][mhartid 218 - Tile (13, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 160435ns
# [TB][mhartid 234 - Tile (14, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 160435ns
# [TB][mhartid 250 - Tile (15, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 160435ns
# [TB][mhartid 101 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 160445ns
# [TB][mhartid 107 - Tile (6, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160465ns: start-end pair with latency 11495ns (2299 clock cycles) and accumulated latency 26055ns (5211 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 160510ns
# [TB][mhartid 24 - Tile (1, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 160510ns
# [TB][mhartid 40 - Tile (2, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 160510ns
# [TB][mhartid 56 - Tile (3, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 160510ns
# [TB][mhartid 72 - Tile (4, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 160510ns
# [TB][mhartid 88 - Tile (5, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 160510ns
# [TB][mhartid 136 - Tile (8, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 160510ns
# [TB][mhartid 152 - Tile (9, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 160510ns
# [TB][mhartid 168 - Tile (10, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 160510ns
# [TB][mhartid 184 - Tile (11, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 160510ns
# [TB][mhartid 200 - Tile (12, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 160510ns
# [TB][mhartid 216 - Tile (13, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 160510ns
# [TB][mhartid 232 - Tile (14, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 160510ns
# [TB][mhartid 248 - Tile (15, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 160510ns
# [TB][mhartid 122 - Tile (7, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160620ns: start-end pair with latency 12045ns (2409 clock cycles) and accumulated latency 25600ns (5120 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 160730ns
# [TB][mhartid 21 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 160730ns
# [TB][mhartid 37 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 160730ns
# [TB][mhartid 53 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 160730ns
# [TB][mhartid 69 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 160730ns
# [TB][mhartid 85 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 160730ns
# [TB][mhartid 133 - Tile (8, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 160730ns
# [TB][mhartid 149 - Tile (9, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 160730ns
# [TB][mhartid 165 - Tile (10, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 160730ns
# [TB][mhartid 181 - Tile (11, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 160730ns
# [TB][mhartid 197 - Tile (12, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 160730ns
# [TB][mhartid 213 - Tile (13, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 160730ns
# [TB][mhartid 229 - Tile (14, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 160730ns
# [TB][mhartid 245 - Tile (15, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 160730ns
# [TB][mhartid 11 - Tile (0, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160735ns: start-end pair with latency 11870ns (2374 clock cycles) and accumulated latency 26275ns (5255 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160735ns: start-end pair with latency 11870ns (2374 clock cycles) and accumulated latency 26275ns (5255 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160735ns: start-end pair with latency 11870ns (2374 clock cycles) and accumulated latency 26275ns (5255 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160735ns: start-end pair with latency 11870ns (2374 clock cycles) and accumulated latency 26275ns (5255 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160735ns: start-end pair with latency 11870ns (2374 clock cycles) and accumulated latency 26275ns (5255 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160735ns: start-end pair with latency 11870ns (2374 clock cycles) and accumulated latency 26275ns (5255 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160735ns: start-end pair with latency 11870ns (2374 clock cycles) and accumulated latency 26275ns (5255 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160735ns: start-end pair with latency 11870ns (2374 clock cycles) and accumulated latency 26275ns (5255 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160735ns: start-end pair with latency 11870ns (2374 clock cycles) and accumulated latency 26275ns (5255 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160735ns: start-end pair with latency 11870ns (2374 clock cycles) and accumulated latency 26275ns (5255 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160735ns: start-end pair with latency 11870ns (2374 clock cycles) and accumulated latency 26275ns (5255 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160735ns: start-end pair with latency 11870ns (2374 clock cycles) and accumulated latency 26275ns (5255 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160735ns: start-end pair with latency 11870ns (2374 clock cycles) and accumulated latency 26275ns (5255 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160735ns: start-end pair with latency 11870ns (2374 clock cycles) and accumulated latency 26275ns (5255 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160765ns: start-end pair with latency 1375ns (275 clock cycles) and accumulated latency 24225ns (4845 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 160805ns
# [TB][mhartid 103 - Tile (6, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 160860ns: start-end pair with latency 1250ns (250 clock cycles) and accumulated latency 1250ns (250 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 160865ns
# [TB][mhartid 105 - Tile (6, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160925ns: start-end pair with latency 1440ns (288 clock cycles) and accumulated latency 24995ns (4999 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 160955ns
# [TB][mhartid 122 - Tile (7, 10)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 160960ns
# [TB][mhartid 7 - Tile (0, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 160965ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 160965ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 160965ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 160965ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 160965ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 160965ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 160965ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 160965ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 160965ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 160965ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 160965ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 160965ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 160965ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 160965ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 160970ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 160970ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 160970ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 160970ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 160970ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 160970ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 160970ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 160970ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 160970ns
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 160970ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 160970ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 160970ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 160970ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 160970ns
# [TB][mhartid 9 - Tile (0, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160975ns: start-end pair with latency 1455ns (291 clock cycles) and accumulated latency 24950ns (4990 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160975ns: start-end pair with latency 1455ns (291 clock cycles) and accumulated latency 24950ns (4990 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160975ns: start-end pair with latency 1455ns (291 clock cycles) and accumulated latency 24950ns (4990 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160975ns: start-end pair with latency 1455ns (291 clock cycles) and accumulated latency 24950ns (4990 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160975ns: start-end pair with latency 1455ns (291 clock cycles) and accumulated latency 24950ns (4990 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160975ns: start-end pair with latency 1455ns (291 clock cycles) and accumulated latency 24950ns (4990 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160975ns: start-end pair with latency 1455ns (291 clock cycles) and accumulated latency 24950ns (4990 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160975ns: start-end pair with latency 1455ns (291 clock cycles) and accumulated latency 24950ns (4990 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160975ns: start-end pair with latency 1455ns (291 clock cycles) and accumulated latency 24950ns (4990 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160975ns: start-end pair with latency 1455ns (291 clock cycles) and accumulated latency 24950ns (4990 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160975ns: start-end pair with latency 1455ns (291 clock cycles) and accumulated latency 24950ns (4990 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160975ns: start-end pair with latency 1455ns (291 clock cycles) and accumulated latency 24950ns (4990 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160975ns: start-end pair with latency 1455ns (291 clock cycles) and accumulated latency 24950ns (4990 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 160975ns: start-end pair with latency 1455ns (291 clock cycles) and accumulated latency 24950ns (4990 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 161055ns
# [TB][mhartid 11 - Tile (0, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 161105ns
# [TB][mhartid 27 - Tile (1, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 161105ns
# [TB][mhartid 43 - Tile (2, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 161105ns
# [TB][mhartid 59 - Tile (3, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 161105ns
# [TB][mhartid 75 - Tile (4, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 161105ns
# [TB][mhartid 91 - Tile (5, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 161105ns
# [TB][mhartid 139 - Tile (8, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 161105ns
# [TB][mhartid 155 - Tile (9, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 161105ns
# [TB][mhartid 171 - Tile (10, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 161105ns
# [TB][mhartid 187 - Tile (11, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 161105ns
# [TB][mhartid 203 - Tile (12, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 161105ns
# [TB][mhartid 219 - Tile (13, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 161105ns
# [TB][mhartid 235 - Tile (14, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 161105ns
# [TB][mhartid 251 - Tile (15, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 161105ns
# [TB][mhartid 105 - Tile (6, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 161240ns
# [TB][mhartid 119 - Tile (7, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 161265ns: start-end pair with latency 1220ns (244 clock cycles) and accumulated latency 1220ns (244 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 161270ns
# [TB][mhartid 9 - Tile (0, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 161290ns
# [TB][mhartid 25 - Tile (1, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 161290ns
# [TB][mhartid 41 - Tile (2, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 161290ns
# [TB][mhartid 57 - Tile (3, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 161290ns
# [TB][mhartid 73 - Tile (4, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 161290ns
# [TB][mhartid 89 - Tile (5, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 161290ns
# [TB][mhartid 137 - Tile (8, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 161290ns
# [TB][mhartid 153 - Tile (9, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 161290ns
# [TB][mhartid 169 - Tile (10, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 161290ns
# [TB][mhartid 185 - Tile (11, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 161290ns
# [TB][mhartid 201 - Tile (12, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 161290ns
# [TB][mhartid 217 - Tile (13, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 161290ns
# [TB][mhartid 233 - Tile (14, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 161290ns
# [TB][mhartid 249 - Tile (15, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 161290ns
# [TB][mhartid 108 - Tile (6, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 161300ns: start-end pair with latency 12075ns (2415 clock cycles) and accumulated latency 27195ns (5439 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 161330ns: start-end pair with latency 1455ns (291 clock cycles) and accumulated latency 25275ns (5055 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 161450ns: start-end pair with latency 12470ns (2494 clock cycles) and accumulated latency 27360ns (5472 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 161450ns: start-end pair with latency 12470ns (2494 clock cycles) and accumulated latency 27360ns (5472 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 161450ns: start-end pair with latency 12470ns (2494 clock cycles) and accumulated latency 27360ns (5472 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 161450ns: start-end pair with latency 12470ns (2494 clock cycles) and accumulated latency 27360ns (5472 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 161450ns: start-end pair with latency 12470ns (2494 clock cycles) and accumulated latency 27360ns (5472 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 161450ns: start-end pair with latency 12470ns (2494 clock cycles) and accumulated latency 27360ns (5472 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 161450ns: start-end pair with latency 12470ns (2494 clock cycles) and accumulated latency 27360ns (5472 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 161450ns: start-end pair with latency 12470ns (2494 clock cycles) and accumulated latency 27360ns (5472 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 161450ns: start-end pair with latency 12470ns (2494 clock cycles) and accumulated latency 27360ns (5472 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 161450ns: start-end pair with latency 12470ns (2494 clock cycles) and accumulated latency 27360ns (5472 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 161450ns: start-end pair with latency 12470ns (2494 clock cycles) and accumulated latency 27360ns (5472 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 161450ns: start-end pair with latency 12470ns (2494 clock cycles) and accumulated latency 27360ns (5472 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 161450ns: start-end pair with latency 12470ns (2494 clock cycles) and accumulated latency 27360ns (5472 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 161450ns: start-end pair with latency 12470ns (2494 clock cycles) and accumulated latency 27360ns (5472 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 161465ns
# [TB][mhartid 123 - Tile (7, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 161475ns: start-end pair with latency 12750ns (2550 clock cycles) and accumulated latency 27155ns (5431 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 161580ns
# [TB][mhartid 22 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 161580ns
# [TB][mhartid 38 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 161580ns
# [TB][mhartid 54 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 161580ns
# [TB][mhartid 70 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 161580ns
# [TB][mhartid 86 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 161580ns
# [TB][mhartid 134 - Tile (8, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 161580ns
# [TB][mhartid 150 - Tile (9, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 161580ns
# [TB][mhartid 166 - Tile (10, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 161580ns
# [TB][mhartid 182 - Tile (11, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 161580ns
# [TB][mhartid 198 - Tile (12, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 161580ns
# [TB][mhartid 214 - Tile (13, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 161580ns
# [TB][mhartid 230 - Tile (14, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 161580ns
# [TB][mhartid 246 - Tile (15, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 161580ns
# [TB][mhartid 104 - Tile (6, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 161645ns: start-end pair with latency 1245ns (249 clock cycles) and accumulated latency 1245ns (249 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 161650ns
# [TB][mhartid 108 - Tile (6, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 161660ns
# [TB][mhartid 121 - Tile (7, 9)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 161685ns
# [TB][mhartid 8 - Tile (0, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 161775ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 1260ns (252 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 161775ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 1260ns (252 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 161775ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 1260ns (252 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 161775ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 1260ns (252 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 161775ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 1260ns (252 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 161775ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 1260ns (252 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 161775ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 1260ns (252 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 161775ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 1260ns (252 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 161775ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 1260ns (252 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 161775ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 1260ns (252 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 161775ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 1260ns (252 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 161775ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 1260ns (252 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 161775ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 1260ns (252 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 161775ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 1260ns (252 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 161780ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 161780ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 161780ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 161780ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 161780ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 161780ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 161780ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 161780ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 161780ns
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 161780ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 161780ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 161780ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 161780ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 161780ns
# [TB][mhartid 123 - Tile (7, 11)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 161815ns
# [TB][mhartid 118 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 161825ns
# [TB][mhartid 12 - Tile (0, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 161850ns
# [TB][mhartid 28 - Tile (1, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 161850ns
# [TB][mhartid 44 - Tile (2, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 161850ns
# [TB][mhartid 60 - Tile (3, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 161850ns
# [TB][mhartid 76 - Tile (4, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 161850ns
# [TB][mhartid 92 - Tile (5, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 161850ns
# [TB][mhartid 140 - Tile (8, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 161850ns
# [TB][mhartid 156 - Tile (9, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 161850ns
# [TB][mhartid 172 - Tile (10, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 161850ns
# [TB][mhartid 188 - Tile (11, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 161850ns
# [TB][mhartid 204 - Tile (12, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 161850ns
# [TB][mhartid 220 - Tile (13, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 161850ns
# [TB][mhartid 236 - Tile (14, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 161850ns
# [TB][mhartid 252 - Tile (15, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 161850ns
# [TB][mhartid 106 - Tile (6, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 161860ns: start-end pair with latency 1590ns (318 clock cycles) and accumulated latency 26575ns (5315 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 161930ns: start-end pair with latency 12415ns (2483 clock cycles) and accumulated latency 28475ns (5695 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 161980ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 26565ns (5313 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 161980ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 26565ns (5313 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 161980ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 26565ns (5313 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 161980ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 26565ns (5313 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 161980ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 26565ns (5313 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 161980ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 26565ns (5313 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 161980ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 26565ns (5313 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 161980ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 26565ns (5313 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 161980ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 26565ns (5313 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 161980ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 26565ns (5313 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 161980ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 26565ns (5313 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 161980ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 26565ns (5313 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 161980ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 26565ns (5313 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 161980ns: start-end pair with latency 1540ns (308 clock cycles) and accumulated latency 26565ns (5313 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 162195ns
# [TB][mhartid 10 - Tile (0, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 162315ns
# [TB][mhartid 26 - Tile (1, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 162315ns
# [TB][mhartid 42 - Tile (2, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 162315ns
# [TB][mhartid 58 - Tile (3, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 162315ns
# [TB][mhartid 74 - Tile (4, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 162315ns
# [TB][mhartid 90 - Tile (5, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 162315ns
# [TB][mhartid 138 - Tile (8, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 162315ns
# [TB][mhartid 154 - Tile (9, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 162315ns
# [TB][mhartid 170 - Tile (10, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 162315ns
# [TB][mhartid 186 - Tile (11, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 162315ns
# [TB][mhartid 202 - Tile (12, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 162315ns
# [TB][mhartid 218 - Tile (13, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 162315ns
# [TB][mhartid 234 - Tile (14, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 162315ns
# [TB][mhartid 250 - Tile (15, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 162315ns
# [TB][mhartid 120 - Tile (7, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 162320ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 1260ns (252 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 162325ns
# [TB][mhartid 109 - Tile (6, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 162340ns
# [TB][mhartid 13 - Tile (0, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162355ns: start-end pair with latency 13015ns (2603 clock cycles) and accumulated latency 28780ns (5756 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162355ns: start-end pair with latency 13015ns (2603 clock cycles) and accumulated latency 28780ns (5756 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162355ns: start-end pair with latency 13015ns (2603 clock cycles) and accumulated latency 28780ns (5756 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162355ns: start-end pair with latency 13015ns (2603 clock cycles) and accumulated latency 28780ns (5756 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162355ns: start-end pair with latency 13015ns (2603 clock cycles) and accumulated latency 28780ns (5756 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162355ns: start-end pair with latency 13015ns (2603 clock cycles) and accumulated latency 28780ns (5756 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162355ns: start-end pair with latency 13015ns (2603 clock cycles) and accumulated latency 28780ns (5756 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162355ns: start-end pair with latency 13015ns (2603 clock cycles) and accumulated latency 28780ns (5756 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162355ns: start-end pair with latency 13015ns (2603 clock cycles) and accumulated latency 28780ns (5756 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162355ns: start-end pair with latency 13015ns (2603 clock cycles) and accumulated latency 28780ns (5756 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162355ns: start-end pair with latency 13015ns (2603 clock cycles) and accumulated latency 28780ns (5756 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162355ns: start-end pair with latency 13015ns (2603 clock cycles) and accumulated latency 28780ns (5756 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162355ns: start-end pair with latency 13015ns (2603 clock cycles) and accumulated latency 28780ns (5756 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162355ns: start-end pair with latency 13015ns (2603 clock cycles) and accumulated latency 28780ns (5756 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 162370ns
# [TB][mhartid 124 - Tile (7, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162400ns: start-end pair with latency 13525ns (2705 clock cycles) and accumulated latency 28415ns (5683 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162460ns: start-end pair with latency 1650ns (330 clock cycles) and accumulated latency 27705ns (5541 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 162525ns
# [TB][mhartid 23 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 162525ns
# [TB][mhartid 39 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 162525ns
# [TB][mhartid 55 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 162525ns
# [TB][mhartid 71 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 162525ns
# [TB][mhartid 87 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 162525ns
# [TB][mhartid 122 - Tile (7, 10)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162525ns: start-end pair with latency 1560ns (312 clock cycles) and accumulated latency 27160ns (5432 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 162525ns
# [TB][mhartid 151 - Tile (9, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 162525ns
# [TB][mhartid 167 - Tile (10, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 162525ns
# [TB][mhartid 183 - Tile (11, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 162525ns
# [TB][mhartid 199 - Tile (12, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 162525ns
# [TB][mhartid 215 - Tile (13, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 162525ns
# [TB][mhartid 231 - Tile (14, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 162525ns
# [TB][mhartid 247 - Tile (15, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 162525ns
# [TB][mhartid 105 - Tile (6, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 162545ns: start-end pair with latency 1300ns (260 clock cycles) and accumulated latency 1300ns (260 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 162550ns
# [TB][mhartid 9 - Tile (0, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 162555ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 1260ns (252 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 162555ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 1260ns (252 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 162555ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 1260ns (252 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 162555ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 1260ns (252 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 162555ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 1260ns (252 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 162555ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 1260ns (252 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 162555ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 1260ns (252 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 162555ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 1260ns (252 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 162555ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 1260ns (252 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 162555ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 1260ns (252 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 162555ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 1260ns (252 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 162555ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 1260ns (252 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 162555ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 1260ns (252 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 162555ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 1260ns (252 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 162560ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 162560ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 162560ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 162560ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 162560ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 162560ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 162560ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 162560ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 162560ns
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 162560ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 162560ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 162560ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 162560ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 162560ns
# [TB][mhartid 13 - Tile (0, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 162735ns
# [TB][mhartid 29 - Tile (1, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 162735ns
# [TB][mhartid 45 - Tile (2, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 162735ns
# [TB][mhartid 61 - Tile (3, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 162735ns
# [TB][mhartid 77 - Tile (4, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 162735ns
# [TB][mhartid 93 - Tile (5, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 162735ns
# [TB][mhartid 141 - Tile (8, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 162735ns
# [TB][mhartid 157 - Tile (9, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 162735ns
# [TB][mhartid 173 - Tile (10, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 162735ns
# [TB][mhartid 189 - Tile (11, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 162735ns
# [TB][mhartid 205 - Tile (12, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 162735ns
# [TB][mhartid 221 - Tile (13, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 162735ns
# [TB][mhartid 237 - Tile (14, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 162735ns
# [TB][mhartid 253 - Tile (15, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 162735ns
# [TB][mhartid 124 - Tile (7, 12)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 162760ns
# [TB][mhartid 11 - Tile (0, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162780ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 27945ns (5589 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162780ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 27945ns (5589 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162780ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 27945ns (5589 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162780ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 27945ns (5589 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162780ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 27945ns (5589 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162780ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 27945ns (5589 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162780ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 27945ns (5589 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162780ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 27945ns (5589 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162780ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 27945ns (5589 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162780ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 27945ns (5589 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162780ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 27945ns (5589 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162780ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 27945ns (5589 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162780ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 27945ns (5589 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162780ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 27945ns (5589 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 162800ns
# [TB][mhartid 119 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 162800ns
# [TB][mhartid 122 - Tile (7, 10)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 162865ns
# [TB][mhartid 121 - Tile (7, 9)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 162950ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 1260ns (252 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 162955ns
# [TB][mhartid 14 - Tile (0, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162965ns: start-end pair with latency 13370ns (2674 clock cycles) and accumulated latency 29960ns (5992 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162965ns: start-end pair with latency 13370ns (2674 clock cycles) and accumulated latency 29960ns (5992 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162965ns: start-end pair with latency 13370ns (2674 clock cycles) and accumulated latency 29960ns (5992 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162965ns: start-end pair with latency 13370ns (2674 clock cycles) and accumulated latency 29960ns (5992 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162965ns: start-end pair with latency 13370ns (2674 clock cycles) and accumulated latency 29960ns (5992 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162965ns: start-end pair with latency 13370ns (2674 clock cycles) and accumulated latency 29960ns (5992 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162965ns: start-end pair with latency 13115ns (2623 clock cycles) and accumulated latency 30035ns (6007 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162965ns: start-end pair with latency 13370ns (2674 clock cycles) and accumulated latency 29960ns (5992 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162965ns: start-end pair with latency 13370ns (2674 clock cycles) and accumulated latency 29960ns (5992 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162965ns: start-end pair with latency 13370ns (2674 clock cycles) and accumulated latency 29960ns (5992 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162965ns: start-end pair with latency 13370ns (2674 clock cycles) and accumulated latency 29960ns (5992 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162965ns: start-end pair with latency 13370ns (2674 clock cycles) and accumulated latency 29960ns (5992 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162965ns: start-end pair with latency 13370ns (2674 clock cycles) and accumulated latency 29960ns (5992 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162965ns: start-end pair with latency 13370ns (2674 clock cycles) and accumulated latency 29960ns (5992 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162965ns: start-end pair with latency 13370ns (2674 clock cycles) and accumulated latency 29960ns (5992 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 163135ns
# [TB][mhartid 27 - Tile (1, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 163135ns
# [TB][mhartid 43 - Tile (2, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 163135ns
# [TB][mhartid 59 - Tile (3, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 163135ns
# [TB][mhartid 75 - Tile (4, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 163135ns
# [TB][mhartid 91 - Tile (5, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 163135ns
# [TB][mhartid 139 - Tile (8, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 163135ns
# [TB][mhartid 155 - Tile (9, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 163135ns
# [TB][mhartid 171 - Tile (10, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 163135ns
# [TB][mhartid 187 - Tile (11, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 163135ns
# [TB][mhartid 203 - Tile (12, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 163135ns
# [TB][mhartid 219 - Tile (13, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 163135ns
# [TB][mhartid 235 - Tile (14, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 163135ns
# [TB][mhartid 251 - Tile (15, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 163135ns
# [TB][mhartid 125 - Tile (7, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163155ns: start-end pair with latency 13920ns (2784 clock cycles) and accumulated latency 29685ns (5937 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 163345ns
# [TB][mhartid 110 - Tile (6, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 163365ns
# [TB][mhartid 14 - Tile (0, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 163385ns
# [TB][mhartid 30 - Tile (1, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 163385ns
# [TB][mhartid 46 - Tile (2, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 163385ns
# [TB][mhartid 62 - Tile (3, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 163385ns
# [TB][mhartid 78 - Tile (4, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 163385ns
# [TB][mhartid 94 - Tile (5, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 163385ns
# [TB][mhartid 142 - Tile (8, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 163385ns
# [TB][mhartid 158 - Tile (9, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 163385ns
# [TB][mhartid 174 - Tile (10, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 163385ns
# [TB][mhartid 190 - Tile (11, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 163385ns
# [TB][mhartid 206 - Tile (12, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 163385ns
# [TB][mhartid 222 - Tile (13, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 163385ns
# [TB][mhartid 238 - Tile (14, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 163385ns
# [TB][mhartid 254 - Tile (15, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 163385ns
# [TB][mhartid 108 - Tile (6, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163475ns: start-end pair with latency 1810ns (362 clock cycles) and accumulated latency 29005ns (5801 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 163480ns: start-end pair with latency 1280ns (256 clock cycles) and accumulated latency 1280ns (256 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 163485ns
# [TB][mhartid 8 - Tile (0, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 163530ns
# [TB][mhartid 24 - Tile (1, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 163530ns
# [TB][mhartid 40 - Tile (2, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 163530ns
# [TB][mhartid 56 - Tile (3, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 163530ns
# [TB][mhartid 72 - Tile (4, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 163530ns
# [TB][mhartid 88 - Tile (5, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 163530ns
# [TB][mhartid 136 - Tile (8, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 163530ns
# [TB][mhartid 152 - Tile (9, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 163530ns
# [TB][mhartid 168 - Tile (10, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 163530ns
# [TB][mhartid 184 - Tile (11, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 163530ns
# [TB][mhartid 200 - Tile (12, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 163530ns
# [TB][mhartid 216 - Tile (13, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 163530ns
# [TB][mhartid 232 - Tile (14, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 163530ns
# [TB][mhartid 248 - Tile (15, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 163530ns
# [TB][mhartid 123 - Tile (7, 11)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163535ns: start-end pair with latency 1715ns (343 clock cycles) and accumulated latency 28870ns (5774 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 163585ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163605ns: start-end pair with latency 13860ns (2772 clock cycles) and accumulated latency 31165ns (6233 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163605ns: start-end pair with latency 13860ns (2772 clock cycles) and accumulated latency 31165ns (6233 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163605ns: start-end pair with latency 13860ns (2772 clock cycles) and accumulated latency 31165ns (6233 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163605ns: start-end pair with latency 13860ns (2772 clock cycles) and accumulated latency 31165ns (6233 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163605ns: start-end pair with latency 13860ns (2772 clock cycles) and accumulated latency 31165ns (6233 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163605ns: start-end pair with latency 13860ns (2772 clock cycles) and accumulated latency 31165ns (6233 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163605ns: start-end pair with latency 13860ns (2772 clock cycles) and accumulated latency 31165ns (6233 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163605ns: start-end pair with latency 13860ns (2772 clock cycles) and accumulated latency 31165ns (6233 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163605ns: start-end pair with latency 13860ns (2772 clock cycles) and accumulated latency 31165ns (6233 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163605ns: start-end pair with latency 13860ns (2772 clock cycles) and accumulated latency 31165ns (6233 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163605ns: start-end pair with latency 13860ns (2772 clock cycles) and accumulated latency 31165ns (6233 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163605ns: start-end pair with latency 13860ns (2772 clock cycles) and accumulated latency 31165ns (6233 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163605ns: start-end pair with latency 13860ns (2772 clock cycles) and accumulated latency 31165ns (6233 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163605ns: start-end pair with latency 13860ns (2772 clock cycles) and accumulated latency 31165ns (6233 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163620ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 29125ns (5825 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163620ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 29125ns (5825 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163620ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 29125ns (5825 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163620ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 29125ns (5825 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163620ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 29125ns (5825 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163620ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 29125ns (5825 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163620ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 29125ns (5825 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163620ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 29125ns (5825 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163620ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 29125ns (5825 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163620ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 29125ns (5825 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163620ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 29125ns (5825 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163620ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 29125ns (5825 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163620ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 29125ns (5825 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163620ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 29125ns (5825 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 163630ns: start-end pair with latency 1310ns (262 clock cycles) and accumulated latency 1310ns (262 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 163630ns: start-end pair with latency 1310ns (262 clock cycles) and accumulated latency 1310ns (262 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 163630ns: start-end pair with latency 1310ns (262 clock cycles) and accumulated latency 1310ns (262 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 163630ns: start-end pair with latency 1310ns (262 clock cycles) and accumulated latency 1310ns (262 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 163630ns: start-end pair with latency 1310ns (262 clock cycles) and accumulated latency 1310ns (262 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 163630ns: start-end pair with latency 1310ns (262 clock cycles) and accumulated latency 1310ns (262 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 163630ns: start-end pair with latency 1310ns (262 clock cycles) and accumulated latency 1310ns (262 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 163630ns: start-end pair with latency 1310ns (262 clock cycles) and accumulated latency 1310ns (262 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 163630ns: start-end pair with latency 1310ns (262 clock cycles) and accumulated latency 1310ns (262 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 163630ns: start-end pair with latency 1310ns (262 clock cycles) and accumulated latency 1310ns (262 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 163630ns: start-end pair with latency 1310ns (262 clock cycles) and accumulated latency 1310ns (262 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 163630ns: start-end pair with latency 1310ns (262 clock cycles) and accumulated latency 1310ns (262 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 163630ns: start-end pair with latency 1310ns (262 clock cycles) and accumulated latency 1310ns (262 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 163630ns: start-end pair with latency 1310ns (262 clock cycles) and accumulated latency 1310ns (262 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 163635ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 163635ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 163635ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 163635ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 163635ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 163635ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 163635ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 163635ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 163635ns
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 163635ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 163635ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 163635ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 163635ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 163635ns
# [TB][mhartid 111 - Tile (6, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163705ns: start-end pair with latency 13670ns (2734 clock cycles) and accumulated latency 31385ns (6277 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 163870ns
# [TB][mhartid 126 - Tile (7, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163870ns: start-end pair with latency 14345ns (2869 clock cycles) and accumulated latency 30935ns (6187 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 163895ns
# [TB][mhartid 120 - Tile (7, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 163950ns
# [TB][mhartid 12 - Tile (0, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 164000ns
# [TB][mhartid 28 - Tile (1, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 164000ns
# [TB][mhartid 44 - Tile (2, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 164000ns
# [TB][mhartid 60 - Tile (3, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 164000ns
# [TB][mhartid 76 - Tile (4, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 164000ns
# [TB][mhartid 92 - Tile (5, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 164000ns
# [TB][mhartid 140 - Tile (8, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 164000ns
# [TB][mhartid 156 - Tile (9, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 164000ns
# [TB][mhartid 172 - Tile (10, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 164000ns
# [TB][mhartid 188 - Tile (11, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 164000ns
# [TB][mhartid 204 - Tile (12, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 164000ns
# [TB][mhartid 220 - Tile (13, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 164000ns
# [TB][mhartid 236 - Tile (14, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 164000ns
# [TB][mhartid 252 - Tile (15, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 164000ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 164075ns
# [TB][mhartid 31 - Tile (1, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 164075ns
# [TB][mhartid 47 - Tile (2, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 164075ns
# [TB][mhartid 63 - Tile (3, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 164075ns
# [TB][mhartid 79 - Tile (4, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 164075ns
# [TB][mhartid 95 - Tile (5, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 164075ns
# [TB][mhartid 143 - Tile (8, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 164075ns
# [TB][mhartid 159 - Tile (9, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 164075ns
# [TB][mhartid 175 - Tile (10, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 164075ns
# [TB][mhartid 191 - Tile (11, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 164075ns
# [TB][mhartid 207 - Tile (12, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 164075ns
# [TB][mhartid 223 - Tile (13, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 164075ns
# [TB][mhartid 239 - Tile (14, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 164075ns
# [TB][mhartid 255 - Tile (15, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 164075ns
# [TB][mhartid 111 - Tile (6, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 164125ns
# [TB][mhartid 107 - Tile (6, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 164130ns: start-end pair with latency 1325ns (265 clock cycles) and accumulated latency 1325ns (265 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 164135ns
# [TB][mhartid 122 - Tile (7, 10)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 164185ns: start-end pair with latency 1315ns (263 clock cycles) and accumulated latency 1315ns (263 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 164190ns
# [TB][mhartid 109 - Tile (6, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 164250ns: start-end pair with latency 1905ns (381 clock cycles) and accumulated latency 30380ns (6076 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 164320ns
# [TB][mhartid 9 - Tile (0, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 164350ns
# [TB][mhartid 25 - Tile (1, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 164350ns
# [TB][mhartid 41 - Tile (2, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 164350ns
# [TB][mhartid 57 - Tile (3, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 164350ns
# [TB][mhartid 73 - Tile (4, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 164350ns
# [TB][mhartid 89 - Tile (5, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 164350ns
# [TB][mhartid 137 - Tile (8, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 164350ns
# [TB][mhartid 153 - Tile (9, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 164350ns
# [TB][mhartid 169 - Tile (10, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 164350ns
# [TB][mhartid 185 - Tile (11, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 164350ns
# [TB][mhartid 201 - Tile (12, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 164350ns
# [TB][mhartid 217 - Tile (13, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 164350ns
# [TB][mhartid 233 - Tile (14, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 164350ns
# [TB][mhartid 249 - Tile (15, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 164350ns
# [TB][mhartid 105 - Tile (6, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 164465ns
# [TB][mhartid 11 - Tile (0, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 164470ns: start-end pair with latency 1330ns (266 clock cycles) and accumulated latency 1330ns (266 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 164470ns: start-end pair with latency 1330ns (266 clock cycles) and accumulated latency 1330ns (266 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 164470ns: start-end pair with latency 1330ns (266 clock cycles) and accumulated latency 1330ns (266 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 164470ns: start-end pair with latency 1330ns (266 clock cycles) and accumulated latency 1330ns (266 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 164470ns: start-end pair with latency 1330ns (266 clock cycles) and accumulated latency 1330ns (266 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 164470ns: start-end pair with latency 1330ns (266 clock cycles) and accumulated latency 1330ns (266 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 164470ns: start-end pair with latency 1330ns (266 clock cycles) and accumulated latency 1330ns (266 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 164470ns: start-end pair with latency 1330ns (266 clock cycles) and accumulated latency 1330ns (266 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 164470ns: start-end pair with latency 1330ns (266 clock cycles) and accumulated latency 1330ns (266 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 164470ns: start-end pair with latency 1330ns (266 clock cycles) and accumulated latency 1330ns (266 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 164470ns: start-end pair with latency 1330ns (266 clock cycles) and accumulated latency 1330ns (266 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 164470ns: start-end pair with latency 1330ns (266 clock cycles) and accumulated latency 1330ns (266 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 164470ns: start-end pair with latency 1330ns (266 clock cycles) and accumulated latency 1330ns (266 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 164470ns: start-end pair with latency 1330ns (266 clock cycles) and accumulated latency 1330ns (266 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 164475ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 164475ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 164475ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 164475ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 164475ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 164475ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 164475ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 164475ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 164475ns
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 164475ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 164475ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 164475ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 164475ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 164475ns
# [TB][mhartid 124 - Tile (7, 12)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 164570ns: start-end pair with latency 1805ns (361 clock cycles) and accumulated latency 30220ns (6044 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 164645ns
# [TB][mhartid 13 - Tile (0, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 164665ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 30705ns (6141 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 164665ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 30705ns (6141 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 164665ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 30705ns (6141 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 164665ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 30705ns (6141 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 164665ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 30705ns (6141 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 164665ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 30705ns (6141 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 164665ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 30705ns (6141 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 164665ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 30705ns (6141 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 164665ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 30705ns (6141 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 164665ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 30705ns (6141 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 164665ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 30705ns (6141 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 164665ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 30705ns (6141 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 164665ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 30705ns (6141 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 164665ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 30705ns (6141 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 164840ns
# [TB][mhartid 124 - Tile (7, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 164925ns
# [TB][mhartid 127 - Tile (7, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 164985ns: start-end pair with latency 15275ns (3055 clock cycles) and accumulated latency 32580ns (6516 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 165040ns
# [TB][mhartid 29 - Tile (1, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 165040ns
# [TB][mhartid 45 - Tile (2, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 165040ns
# [TB][mhartid 61 - Tile (3, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 165040ns
# [TB][mhartid 77 - Tile (4, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 165040ns
# [TB][mhartid 93 - Tile (5, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 165040ns
# [TB][mhartid 141 - Tile (8, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 165040ns
# [TB][mhartid 157 - Tile (9, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 165040ns
# [TB][mhartid 173 - Tile (10, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 165040ns
# [TB][mhartid 189 - Tile (11, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 165040ns
# [TB][mhartid 205 - Tile (12, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 165040ns
# [TB][mhartid 221 - Tile (13, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 165040ns
# [TB][mhartid 237 - Tile (14, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 165040ns
# [TB][mhartid 253 - Tile (15, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 165040ns
# [TB][mhartid 123 - Tile (7, 11)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 165190ns: start-end pair with latency 1315ns (263 clock cycles) and accumulated latency 1315ns (263 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 165195ns
# [TB][mhartid 108 - Tile (6, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 165275ns: start-end pair with latency 1375ns (275 clock cycles) and accumulated latency 1375ns (275 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 165280ns
# [TB][mhartid 12 - Tile (0, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 165325ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 1320ns (264 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 165325ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 1320ns (264 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 165325ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 1320ns (264 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 165325ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 1320ns (264 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 165325ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 1320ns (264 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 165325ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 1320ns (264 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 165325ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 1320ns (264 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 165325ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 1320ns (264 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 165325ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 1320ns (264 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 165325ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 1320ns (264 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 165325ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 1320ns (264 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 165325ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 1320ns (264 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 165325ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 1320ns (264 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 165325ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 1320ns (264 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 165330ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 165330ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 165330ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 165330ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 165330ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 165330ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 165330ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 165330ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 165330ns
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 165330ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 165330ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 165330ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 165330ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 165330ns
# [TB][mhartid 106 - Tile (6, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 165360ns
# [TB][mhartid 14 - Tile (0, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 165390ns: start-end pair with latency 2000ns (400 clock cycles) and accumulated latency 31960ns (6392 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 165390ns: start-end pair with latency 2000ns (400 clock cycles) and accumulated latency 31960ns (6392 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 165390ns: start-end pair with latency 2000ns (400 clock cycles) and accumulated latency 31960ns (6392 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 165390ns: start-end pair with latency 2000ns (400 clock cycles) and accumulated latency 31960ns (6392 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 165390ns: start-end pair with latency 2000ns (400 clock cycles) and accumulated latency 31960ns (6392 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 165390ns: start-end pair with latency 2000ns (400 clock cycles) and accumulated latency 31960ns (6392 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 165390ns: start-end pair with latency 2000ns (400 clock cycles) and accumulated latency 31960ns (6392 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 165390ns: start-end pair with latency 2000ns (400 clock cycles) and accumulated latency 31960ns (6392 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 165390ns: start-end pair with latency 2000ns (400 clock cycles) and accumulated latency 31960ns (6392 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 165390ns: start-end pair with latency 2000ns (400 clock cycles) and accumulated latency 31960ns (6392 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 165390ns: start-end pair with latency 2000ns (400 clock cycles) and accumulated latency 31960ns (6392 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 165390ns: start-end pair with latency 2000ns (400 clock cycles) and accumulated latency 31960ns (6392 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 165390ns: start-end pair with latency 2000ns (400 clock cycles) and accumulated latency 31960ns (6392 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 165390ns: start-end pair with latency 2000ns (400 clock cycles) and accumulated latency 31960ns (6392 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 165405ns
# [TB][mhartid 110 - Tile (6, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 165485ns: start-end pair with latency 2115ns (423 clock cycles) and accumulated latency 32150ns (6430 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 165530ns
# [TB][mhartid 26 - Tile (1, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 165530ns
# [TB][mhartid 42 - Tile (2, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 165530ns
# [TB][mhartid 58 - Tile (3, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 165530ns
# [TB][mhartid 74 - Tile (4, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 165530ns
# [TB][mhartid 90 - Tile (5, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 165530ns
# [TB][mhartid 138 - Tile (8, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 165530ns
# [TB][mhartid 154 - Tile (9, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 165530ns
# [TB][mhartid 170 - Tile (10, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 165530ns
# [TB][mhartid 186 - Tile (11, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 165530ns
# [TB][mhartid 202 - Tile (12, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 165530ns
# [TB][mhartid 218 - Tile (13, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 165530ns
# [TB][mhartid 234 - Tile (14, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 165530ns
# [TB][mhartid 250 - Tile (15, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 165530ns
# [TB][mhartid 125 - Tile (7, 13)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 165550ns: start-end pair with latency 1960ns (392 clock cycles) and accumulated latency 31645ns (6329 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 165815ns
# [TB][mhartid 30 - Tile (1, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 165815ns
# [TB][mhartid 46 - Tile (2, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 165815ns
# [TB][mhartid 62 - Tile (3, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 165815ns
# [TB][mhartid 78 - Tile (4, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 165815ns
# [TB][mhartid 94 - Tile (5, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 165815ns
# [TB][mhartid 142 - Tile (8, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 165815ns
# [TB][mhartid 158 - Tile (9, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 165815ns
# [TB][mhartid 174 - Tile (10, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 165815ns
# [TB][mhartid 190 - Tile (11, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 165815ns
# [TB][mhartid 206 - Tile (12, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 165815ns
# [TB][mhartid 222 - Tile (13, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 165815ns
# [TB][mhartid 238 - Tile (14, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 165815ns
# [TB][mhartid 254 - Tile (15, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 165815ns
# [TB][mhartid 110 - Tile (6, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 165880ns
# [TB][mhartid 125 - Tile (7, 13)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 165925ns
# [TB][mhartid 109 - Tile (6, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 166030ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 1380ns (276 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 166035ns
# [TB][mhartid 122 - Tile (7, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 166040ns
# [TB][mhartid 15 - Tile (0, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 166165ns: start-end pair with latency 2085ns (417 clock cycles) and accumulated latency 33250ns (6650 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 166165ns: start-end pair with latency 2085ns (417 clock cycles) and accumulated latency 33250ns (6650 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 166165ns: start-end pair with latency 2085ns (417 clock cycles) and accumulated latency 33250ns (6650 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 166165ns: start-end pair with latency 2085ns (417 clock cycles) and accumulated latency 33250ns (6650 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 166165ns: start-end pair with latency 2085ns (417 clock cycles) and accumulated latency 33250ns (6650 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 166165ns: start-end pair with latency 2085ns (417 clock cycles) and accumulated latency 33250ns (6650 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 166165ns: start-end pair with latency 2085ns (417 clock cycles) and accumulated latency 33250ns (6650 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 166165ns: start-end pair with latency 2085ns (417 clock cycles) and accumulated latency 33250ns (6650 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 166165ns: start-end pair with latency 2085ns (417 clock cycles) and accumulated latency 33250ns (6650 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 166165ns: start-end pair with latency 2085ns (417 clock cycles) and accumulated latency 33250ns (6650 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 166165ns: start-end pair with latency 2085ns (417 clock cycles) and accumulated latency 33250ns (6650 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 166165ns: start-end pair with latency 2085ns (417 clock cycles) and accumulated latency 33250ns (6650 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 166165ns: start-end pair with latency 2085ns (417 clock cycles) and accumulated latency 33250ns (6650 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 166165ns: start-end pair with latency 2085ns (417 clock cycles) and accumulated latency 33250ns (6650 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 166205ns
# [TB][mhartid 124 - Tile (7, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 166250ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 1320ns (264 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 166255ns
# [TB][mhartid 111 - Tile (6, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 166295ns: start-end pair with latency 2165ns (433 clock cycles) and accumulated latency 33550ns (6710 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 166300ns: start-end pair with latency 1975ns (395 clock cycles) and accumulated latency 32910ns (6582 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 166385ns: start-end pair with latency 1340ns (268 clock cycles) and accumulated latency 1340ns (268 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 166385ns: start-end pair with latency 1340ns (268 clock cycles) and accumulated latency 1340ns (268 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 166385ns: start-end pair with latency 1340ns (268 clock cycles) and accumulated latency 1340ns (268 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 166385ns: start-end pair with latency 1340ns (268 clock cycles) and accumulated latency 1340ns (268 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 166385ns: start-end pair with latency 1340ns (268 clock cycles) and accumulated latency 1340ns (268 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 166385ns: start-end pair with latency 1340ns (268 clock cycles) and accumulated latency 1340ns (268 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 166385ns: start-end pair with latency 1340ns (268 clock cycles) and accumulated latency 1340ns (268 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 166385ns: start-end pair with latency 1340ns (268 clock cycles) and accumulated latency 1340ns (268 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 166385ns: start-end pair with latency 1340ns (268 clock cycles) and accumulated latency 1340ns (268 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 166385ns: start-end pair with latency 1340ns (268 clock cycles) and accumulated latency 1340ns (268 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 166385ns: start-end pair with latency 1340ns (268 clock cycles) and accumulated latency 1340ns (268 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 166385ns: start-end pair with latency 1340ns (268 clock cycles) and accumulated latency 1340ns (268 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 166385ns: start-end pair with latency 1340ns (268 clock cycles) and accumulated latency 1340ns (268 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 166385ns: start-end pair with latency 1340ns (268 clock cycles) and accumulated latency 1340ns (268 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 166390ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 166390ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 166390ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 166390ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 166390ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 166390ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 166390ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 166390ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 166390ns
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 166390ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 166390ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 166390ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 166390ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 166390ns
# [TB][mhartid 11 - Tile (0, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 166465ns
# [TB][mhartid 27 - Tile (1, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 166465ns
# [TB][mhartid 43 - Tile (2, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 166465ns
# [TB][mhartid 59 - Tile (3, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 166465ns
# [TB][mhartid 75 - Tile (4, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 166465ns
# [TB][mhartid 91 - Tile (5, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 166465ns
# [TB][mhartid 139 - Tile (8, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 166465ns
# [TB][mhartid 155 - Tile (9, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 166465ns
# [TB][mhartid 171 - Tile (10, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 166465ns
# [TB][mhartid 187 - Tile (11, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 166465ns
# [TB][mhartid 203 - Tile (12, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 166465ns
# [TB][mhartid 219 - Tile (13, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 166465ns
# [TB][mhartid 235 - Tile (14, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 166465ns
# [TB][mhartid 251 - Tile (15, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 166465ns
# [TB][mhartid 15 - Tile (0, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 166595ns
# [TB][mhartid 31 - Tile (1, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 166595ns
# [TB][mhartid 47 - Tile (2, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 166595ns
# [TB][mhartid 63 - Tile (3, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 166595ns
# [TB][mhartid 79 - Tile (4, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 166595ns
# [TB][mhartid 95 - Tile (5, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 166595ns
# [TB][mhartid 143 - Tile (8, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 166595ns
# [TB][mhartid 159 - Tile (9, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 166595ns
# [TB][mhartid 175 - Tile (10, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 166595ns
# [TB][mhartid 191 - Tile (11, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 166595ns
# [TB][mhartid 207 - Tile (12, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 166595ns
# [TB][mhartid 223 - Tile (13, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 166595ns
# [TB][mhartid 239 - Tile (14, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 166595ns
# [TB][mhartid 255 - Tile (15, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 166595ns
# [TB][mhartid 126 - Tile (7, 14)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 166730ns
# [TB][mhartid 111 - Tile (6, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 166735ns
# [TB][mhartid 14 - Tile (0, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 167190ns: start-end pair with latency 1370ns (274 clock cycles) and accumulated latency 1370ns (274 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 167190ns: start-end pair with latency 1370ns (274 clock cycles) and accumulated latency 1370ns (274 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 167190ns: start-end pair with latency 1370ns (274 clock cycles) and accumulated latency 1370ns (274 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 167190ns: start-end pair with latency 1370ns (274 clock cycles) and accumulated latency 1370ns (274 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 167190ns: start-end pair with latency 1370ns (274 clock cycles) and accumulated latency 1370ns (274 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 167190ns: start-end pair with latency 1370ns (274 clock cycles) and accumulated latency 1370ns (274 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 167190ns: start-end pair with latency 1370ns (274 clock cycles) and accumulated latency 1370ns (274 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 167190ns: start-end pair with latency 1370ns (274 clock cycles) and accumulated latency 1370ns (274 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 167190ns: start-end pair with latency 1370ns (274 clock cycles) and accumulated latency 1370ns (274 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 167190ns: start-end pair with latency 1370ns (274 clock cycles) and accumulated latency 1370ns (274 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 167190ns: start-end pair with latency 1370ns (274 clock cycles) and accumulated latency 1370ns (274 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 167190ns: start-end pair with latency 1370ns (274 clock cycles) and accumulated latency 1370ns (274 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 167190ns: start-end pair with latency 1370ns (274 clock cycles) and accumulated latency 1370ns (274 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 167190ns: start-end pair with latency 1370ns (274 clock cycles) and accumulated latency 1370ns (274 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 167195ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 167195ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 167195ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 167195ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 167195ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 167195ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 167195ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 167195ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 167195ns
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 167195ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 167195ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 167195ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 167195ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 167195ns
# [TB][mhartid 110 - Tile (6, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 167285ns: start-end pair with latency 1400ns (280 clock cycles) and accumulated latency 1400ns (280 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 167290ns
# [TB][mhartid 125 - Tile (7, 13)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 167325ns: start-end pair with latency 1395ns (279 clock cycles) and accumulated latency 1395ns (279 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 167330ns
# [TB][mhartid 123 - Tile (7, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167355ns
# [TB][mhartid 12 - Tile (0, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167410ns
# [TB][mhartid 28 - Tile (1, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167410ns
# [TB][mhartid 44 - Tile (2, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167410ns
# [TB][mhartid 60 - Tile (3, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167410ns
# [TB][mhartid 76 - Tile (4, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167410ns
# [TB][mhartid 92 - Tile (5, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167410ns
# [TB][mhartid 140 - Tile (8, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167410ns
# [TB][mhartid 156 - Tile (9, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167410ns
# [TB][mhartid 172 - Tile (10, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167410ns
# [TB][mhartid 188 - Tile (11, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167410ns
# [TB][mhartid 204 - Tile (12, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167410ns
# [TB][mhartid 220 - Tile (13, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167410ns
# [TB][mhartid 236 - Tile (14, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167410ns
# [TB][mhartid 252 - Tile (15, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167410ns
# [TB][mhartid 108 - Tile (6, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 167425ns
# [TB][mhartid 127 - Tile (7, 15)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 167505ns: start-end pair with latency 2095ns (419 clock cycles) and accumulated latency 34675ns (6935 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 167920ns
# [TB][mhartid 15 - Tile (0, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 167980ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 1380ns (276 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 167980ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 1380ns (276 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 167980ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 1380ns (276 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 167980ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 1380ns (276 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 167980ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 1380ns (276 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 167980ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 1380ns (276 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 167980ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 1380ns (276 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 167980ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 1380ns (276 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 167980ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 1380ns (276 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 167980ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 1380ns (276 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 167980ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 1380ns (276 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 167980ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 1380ns (276 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 167980ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 1380ns (276 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 167980ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 1380ns (276 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 167985ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 167985ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 167985ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 167985ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 167985ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 167985ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 167985ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 167985ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 167985ns
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 167985ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 167985ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 167985ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 167985ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 167985ns
# [TB][mhartid 126 - Tile (7, 14)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 168125ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 1390ns (278 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 168130ns: start-end pair with latency 1390ns (278 clock cycles) and accumulated latency 1390ns (278 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 168130ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 168135ns
# [TB][mhartid 109 - Tile (6, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168255ns
# [TB][mhartid 124 - Tile (7, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168360ns
# [TB][mhartid 13 - Tile (0, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168610ns
# [TB][mhartid 29 - Tile (1, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168610ns
# [TB][mhartid 45 - Tile (2, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168610ns
# [TB][mhartid 61 - Tile (3, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168610ns
# [TB][mhartid 77 - Tile (4, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168610ns
# [TB][mhartid 93 - Tile (5, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168610ns
# [TB][mhartid 141 - Tile (8, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168610ns
# [TB][mhartid 157 - Tile (9, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168610ns
# [TB][mhartid 173 - Tile (10, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168610ns
# [TB][mhartid 189 - Tile (11, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168610ns
# [TB][mhartid 205 - Tile (12, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168610ns
# [TB][mhartid 221 - Tile (13, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168610ns
# [TB][mhartid 237 - Tile (14, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168610ns
# [TB][mhartid 253 - Tile (15, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 168610ns
# [TB][mhartid 127 - Tile (7, 15)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 169305ns: start-end pair with latency 1380ns (276 clock cycles) and accumulated latency 1380ns (276 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 169310ns
# [TB][mhartid 14 - Tile (0, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 169505ns
# [TB][mhartid 30 - Tile (1, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 169505ns
# [TB][mhartid 46 - Tile (2, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 169505ns
# [TB][mhartid 62 - Tile (3, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 169505ns
# [TB][mhartid 78 - Tile (4, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 169505ns
# [TB][mhartid 94 - Tile (5, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 169505ns
# [TB][mhartid 142 - Tile (8, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 169505ns
# [TB][mhartid 158 - Tile (9, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 169505ns
# [TB][mhartid 174 - Tile (10, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 169505ns
# [TB][mhartid 190 - Tile (11, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 169505ns
# [TB][mhartid 206 - Tile (12, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 169505ns
# [TB][mhartid 222 - Tile (13, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 169505ns
# [TB][mhartid 238 - Tile (14, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 169505ns
# [TB][mhartid 254 - Tile (15, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 169505ns
# [TB][mhartid 125 - Tile (7, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 169575ns
# [TB][mhartid 110 - Tile (6, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 169600ns
# [TB][mhartid 15 - Tile (0, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 170420ns
# [TB][mhartid 31 - Tile (1, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 170420ns
# [TB][mhartid 47 - Tile (2, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 170420ns
# [TB][mhartid 63 - Tile (3, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 170420ns
# [TB][mhartid 79 - Tile (4, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 170420ns
# [TB][mhartid 95 - Tile (5, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 170420ns
# [TB][mhartid 143 - Tile (8, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 170420ns
# [TB][mhartid 159 - Tile (9, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 170420ns
# [TB][mhartid 175 - Tile (10, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 170420ns
# [TB][mhartid 191 - Tile (11, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 170420ns
# [TB][mhartid 207 - Tile (12, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 170420ns
# [TB][mhartid 223 - Tile (13, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 170420ns
# [TB][mhartid 239 - Tile (14, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 170420ns
# [TB][mhartid 255 - Tile (15, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 170420ns
# [TB][mhartid 126 - Tile (7, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 170450ns
# [TB][mhartid 111 - Tile (6, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 170565ns
# [TB][mhartid 127 - Tile (7, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 171750ns
# [TB][mhartid 32 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 20405ns (4081 clock cycles) and accumulated latency 117370ns (23474 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 16465ns (3293 clock cycles) and accumulated latency 98300ns (19660 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 14190ns (2838 clock cycles) and accumulated latency 85365ns (17073 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 13005ns (2601 clock cycles) and accumulated latency 76730ns (15346 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 12060ns (2412 clock cycles) and accumulated latency 69880ns (13976 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 11115ns (2223 clock cycles) and accumulated latency 64200ns (12840 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 10265ns (2053 clock cycles) and accumulated latency 58230ns (11646 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 9320ns (1864 clock cycles) and accumulated latency 52025ns (10405 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 8315ns (1663 clock cycles) and accumulated latency 46155ns (9231 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 7495ns (1499 clock cycles) and accumulated latency 40340ns (8068 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 6315ns (1263 clock cycles) and accumulated latency 32855ns (6571 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 5380ns (1076 clock cycles) and accumulated latency 27845ns (5569 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 4435ns (887 clock cycles) and accumulated latency 21825ns (4365 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 3235ns (647 clock cycles) and accumulated latency 15235ns (3047 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 2340ns (468 clock cycles) and accumulated latency 10815ns (2163 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 1425ns (285 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 20405ns (4081 clock cycles) and accumulated latency 117370ns (23474 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 16465ns (3293 clock cycles) and accumulated latency 98300ns (19660 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 14190ns (2838 clock cycles) and accumulated latency 85365ns (17073 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 13005ns (2601 clock cycles) and accumulated latency 76730ns (15346 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 12060ns (2412 clock cycles) and accumulated latency 69880ns (13976 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 11115ns (2223 clock cycles) and accumulated latency 64200ns (12840 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 10265ns (2053 clock cycles) and accumulated latency 58230ns (11646 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 9320ns (1864 clock cycles) and accumulated latency 52025ns (10405 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 8315ns (1663 clock cycles) and accumulated latency 46155ns (9231 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 7495ns (1499 clock cycles) and accumulated latency 40340ns (8068 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 6315ns (1263 clock cycles) and accumulated latency 32855ns (6571 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 5380ns (1076 clock cycles) and accumulated latency 27845ns (5569 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 4435ns (887 clock cycles) and accumulated latency 21825ns (4365 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 3235ns (647 clock cycles) and accumulated latency 15235ns (3047 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 2340ns (468 clock cycles) and accumulated latency 10815ns (2163 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 1425ns (285 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 20405ns (4081 clock cycles) and accumulated latency 117370ns (23474 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 16465ns (3293 clock cycles) and accumulated latency 98300ns (19660 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 14190ns (2838 clock cycles) and accumulated latency 85365ns (17073 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 13005ns (2601 clock cycles) and accumulated latency 76730ns (15346 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 12060ns (2412 clock cycles) and accumulated latency 69880ns (13976 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 11115ns (2223 clock cycles) and accumulated latency 64200ns (12840 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 10265ns (2053 clock cycles) and accumulated latency 58230ns (11646 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 9320ns (1864 clock cycles) and accumulated latency 52025ns (10405 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 8315ns (1663 clock cycles) and accumulated latency 46155ns (9231 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 7495ns (1499 clock cycles) and accumulated latency 40340ns (8068 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 6315ns (1263 clock cycles) and accumulated latency 32855ns (6571 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 5380ns (1076 clock cycles) and accumulated latency 27845ns (5569 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 4435ns (887 clock cycles) and accumulated latency 21825ns (4365 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 3235ns (647 clock cycles) and accumulated latency 15235ns (3047 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 2340ns (468 clock cycles) and accumulated latency 10815ns (2163 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 1425ns (285 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 20405ns (4081 clock cycles) and accumulated latency 117370ns (23474 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 16465ns (3293 clock cycles) and accumulated latency 98300ns (19660 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 14190ns (2838 clock cycles) and accumulated latency 85365ns (17073 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 13005ns (2601 clock cycles) and accumulated latency 76730ns (15346 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 12060ns (2412 clock cycles) and accumulated latency 69880ns (13976 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 11115ns (2223 clock cycles) and accumulated latency 64200ns (12840 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 10265ns (2053 clock cycles) and accumulated latency 58230ns (11646 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 9320ns (1864 clock cycles) and accumulated latency 52025ns (10405 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 8315ns (1663 clock cycles) and accumulated latency 46155ns (9231 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 7495ns (1499 clock cycles) and accumulated latency 40340ns (8068 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 6315ns (1263 clock cycles) and accumulated latency 32855ns (6571 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 5380ns (1076 clock cycles) and accumulated latency 27845ns (5569 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 4435ns (887 clock cycles) and accumulated latency 21825ns (4365 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 3235ns (647 clock cycles) and accumulated latency 15235ns (3047 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 2340ns (468 clock cycles) and accumulated latency 10815ns (2163 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 1425ns (285 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 20405ns (4081 clock cycles) and accumulated latency 117370ns (23474 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 16465ns (3293 clock cycles) and accumulated latency 98300ns (19660 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 14190ns (2838 clock cycles) and accumulated latency 85365ns (17073 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 13005ns (2601 clock cycles) and accumulated latency 76730ns (15346 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 12060ns (2412 clock cycles) and accumulated latency 69880ns (13976 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 11115ns (2223 clock cycles) and accumulated latency 64200ns (12840 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 10265ns (2053 clock cycles) and accumulated latency 58230ns (11646 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 9320ns (1864 clock cycles) and accumulated latency 52025ns (10405 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 8315ns (1663 clock cycles) and accumulated latency 46155ns (9231 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 7495ns (1499 clock cycles) and accumulated latency 40340ns (8068 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 6315ns (1263 clock cycles) and accumulated latency 32855ns (6571 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 5380ns (1076 clock cycles) and accumulated latency 27845ns (5569 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 4435ns (887 clock cycles) and accumulated latency 21825ns (4365 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 3235ns (647 clock cycles) and accumulated latency 15235ns (3047 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 2340ns (468 clock cycles) and accumulated latency 10815ns (2163 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 1425ns (285 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 20405ns (4081 clock cycles) and accumulated latency 117370ns (23474 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 16465ns (3293 clock cycles) and accumulated latency 98300ns (19660 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 14190ns (2838 clock cycles) and accumulated latency 85365ns (17073 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 13005ns (2601 clock cycles) and accumulated latency 76730ns (15346 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 12060ns (2412 clock cycles) and accumulated latency 69880ns (13976 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 11115ns (2223 clock cycles) and accumulated latency 64200ns (12840 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 10265ns (2053 clock cycles) and accumulated latency 58230ns (11646 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 9320ns (1864 clock cycles) and accumulated latency 52025ns (10405 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 8315ns (1663 clock cycles) and accumulated latency 46155ns (9231 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 7495ns (1499 clock cycles) and accumulated latency 40340ns (8068 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 6315ns (1263 clock cycles) and accumulated latency 32855ns (6571 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 5380ns (1076 clock cycles) and accumulated latency 27845ns (5569 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 4435ns (887 clock cycles) and accumulated latency 21825ns (4365 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 3235ns (647 clock cycles) and accumulated latency 15235ns (3047 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 2340ns (468 clock cycles) and accumulated latency 10815ns (2163 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 1425ns (285 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 20405ns (4081 clock cycles) and accumulated latency 117370ns (23474 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 16465ns (3293 clock cycles) and accumulated latency 98300ns (19660 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 14190ns (2838 clock cycles) and accumulated latency 85365ns (17073 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 13005ns (2601 clock cycles) and accumulated latency 76730ns (15346 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 12060ns (2412 clock cycles) and accumulated latency 69880ns (13976 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 11115ns (2223 clock cycles) and accumulated latency 64200ns (12840 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 10265ns (2053 clock cycles) and accumulated latency 58230ns (11646 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 9320ns (1864 clock cycles) and accumulated latency 52025ns (10405 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 8315ns (1663 clock cycles) and accumulated latency 46155ns (9231 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 7495ns (1499 clock cycles) and accumulated latency 40340ns (8068 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 6315ns (1263 clock cycles) and accumulated latency 32855ns (6571 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 5380ns (1076 clock cycles) and accumulated latency 27845ns (5569 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 4435ns (887 clock cycles) and accumulated latency 21825ns (4365 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 3235ns (647 clock cycles) and accumulated latency 15235ns (3047 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 2340ns (468 clock cycles) and accumulated latency 10815ns (2163 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171850ns: start-end pair with latency 1425ns (285 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 20410ns (4082 clock cycles) and accumulated latency 117375ns (23475 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 16470ns (3294 clock cycles) and accumulated latency 98305ns (19661 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 14195ns (2839 clock cycles) and accumulated latency 85370ns (17074 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 13010ns (2602 clock cycles) and accumulated latency 76735ns (15347 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 12065ns (2413 clock cycles) and accumulated latency 69885ns (13977 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 11120ns (2224 clock cycles) and accumulated latency 64205ns (12841 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 10270ns (2054 clock cycles) and accumulated latency 58235ns (11647 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 9325ns (1865 clock cycles) and accumulated latency 52030ns (10406 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 8320ns (1664 clock cycles) and accumulated latency 46160ns (9232 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 7500ns (1500 clock cycles) and accumulated latency 40345ns (8069 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 6320ns (1264 clock cycles) and accumulated latency 32860ns (6572 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 5385ns (1077 clock cycles) and accumulated latency 27850ns (5570 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 4440ns (888 clock cycles) and accumulated latency 21830ns (4366 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 15240ns (3048 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 2345ns (469 clock cycles) and accumulated latency 10820ns (2164 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 1430ns (286 clock cycles) and accumulated latency 3050ns (610 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 20410ns (4082 clock cycles) and accumulated latency 117375ns (23475 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 16470ns (3294 clock cycles) and accumulated latency 98305ns (19661 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 14195ns (2839 clock cycles) and accumulated latency 85370ns (17074 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 13010ns (2602 clock cycles) and accumulated latency 76735ns (15347 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 12065ns (2413 clock cycles) and accumulated latency 69885ns (13977 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 11120ns (2224 clock cycles) and accumulated latency 64205ns (12841 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 10270ns (2054 clock cycles) and accumulated latency 58235ns (11647 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 9325ns (1865 clock cycles) and accumulated latency 52030ns (10406 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 8320ns (1664 clock cycles) and accumulated latency 46160ns (9232 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 7500ns (1500 clock cycles) and accumulated latency 40345ns (8069 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 6320ns (1264 clock cycles) and accumulated latency 32860ns (6572 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 5385ns (1077 clock cycles) and accumulated latency 27850ns (5570 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 4440ns (888 clock cycles) and accumulated latency 21830ns (4366 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 15240ns (3048 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 2345ns (469 clock cycles) and accumulated latency 10820ns (2164 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 1430ns (286 clock cycles) and accumulated latency 3050ns (610 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 20410ns (4082 clock cycles) and accumulated latency 117375ns (23475 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 16470ns (3294 clock cycles) and accumulated latency 98305ns (19661 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 14195ns (2839 clock cycles) and accumulated latency 85370ns (17074 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 13010ns (2602 clock cycles) and accumulated latency 76735ns (15347 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 12065ns (2413 clock cycles) and accumulated latency 69885ns (13977 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 11120ns (2224 clock cycles) and accumulated latency 64205ns (12841 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 10270ns (2054 clock cycles) and accumulated latency 58235ns (11647 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 9325ns (1865 clock cycles) and accumulated latency 52030ns (10406 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 8320ns (1664 clock cycles) and accumulated latency 46160ns (9232 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 7500ns (1500 clock cycles) and accumulated latency 40345ns (8069 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 6320ns (1264 clock cycles) and accumulated latency 32860ns (6572 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 5385ns (1077 clock cycles) and accumulated latency 27850ns (5570 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 4440ns (888 clock cycles) and accumulated latency 21830ns (4366 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 15240ns (3048 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 2345ns (469 clock cycles) and accumulated latency 10820ns (2164 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 1430ns (286 clock cycles) and accumulated latency 3050ns (610 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 20410ns (4082 clock cycles) and accumulated latency 117375ns (23475 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 16470ns (3294 clock cycles) and accumulated latency 98305ns (19661 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 14195ns (2839 clock cycles) and accumulated latency 85370ns (17074 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 13010ns (2602 clock cycles) and accumulated latency 76735ns (15347 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 12065ns (2413 clock cycles) and accumulated latency 69885ns (13977 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 11120ns (2224 clock cycles) and accumulated latency 64205ns (12841 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 10270ns (2054 clock cycles) and accumulated latency 58235ns (11647 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 9325ns (1865 clock cycles) and accumulated latency 52030ns (10406 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 8320ns (1664 clock cycles) and accumulated latency 46160ns (9232 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 7500ns (1500 clock cycles) and accumulated latency 40345ns (8069 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 6320ns (1264 clock cycles) and accumulated latency 32860ns (6572 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 5385ns (1077 clock cycles) and accumulated latency 27850ns (5570 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 4440ns (888 clock cycles) and accumulated latency 21830ns (4366 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 15240ns (3048 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 2345ns (469 clock cycles) and accumulated latency 10820ns (2164 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 1430ns (286 clock cycles) and accumulated latency 3050ns (610 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 20410ns (4082 clock cycles) and accumulated latency 117375ns (23475 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 16470ns (3294 clock cycles) and accumulated latency 98305ns (19661 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 14195ns (2839 clock cycles) and accumulated latency 85370ns (17074 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 13010ns (2602 clock cycles) and accumulated latency 76735ns (15347 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 12065ns (2413 clock cycles) and accumulated latency 69885ns (13977 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 11120ns (2224 clock cycles) and accumulated latency 64205ns (12841 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 10270ns (2054 clock cycles) and accumulated latency 58235ns (11647 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 9325ns (1865 clock cycles) and accumulated latency 52030ns (10406 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 8320ns (1664 clock cycles) and accumulated latency 46160ns (9232 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 7500ns (1500 clock cycles) and accumulated latency 40345ns (8069 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 6320ns (1264 clock cycles) and accumulated latency 32860ns (6572 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 5385ns (1077 clock cycles) and accumulated latency 27850ns (5570 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 4440ns (888 clock cycles) and accumulated latency 21830ns (4366 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 15240ns (3048 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 2345ns (469 clock cycles) and accumulated latency 10820ns (2164 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 1430ns (286 clock cycles) and accumulated latency 3050ns (610 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 20410ns (4082 clock cycles) and accumulated latency 117375ns (23475 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 16470ns (3294 clock cycles) and accumulated latency 98305ns (19661 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 14195ns (2839 clock cycles) and accumulated latency 85370ns (17074 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 13010ns (2602 clock cycles) and accumulated latency 76735ns (15347 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 12065ns (2413 clock cycles) and accumulated latency 69885ns (13977 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 11120ns (2224 clock cycles) and accumulated latency 64205ns (12841 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 10270ns (2054 clock cycles) and accumulated latency 58235ns (11647 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 9325ns (1865 clock cycles) and accumulated latency 52030ns (10406 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 8320ns (1664 clock cycles) and accumulated latency 46160ns (9232 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 7500ns (1500 clock cycles) and accumulated latency 40345ns (8069 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 6320ns (1264 clock cycles) and accumulated latency 32860ns (6572 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 5385ns (1077 clock cycles) and accumulated latency 27850ns (5570 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 4440ns (888 clock cycles) and accumulated latency 21830ns (4366 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 15240ns (3048 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 2345ns (469 clock cycles) and accumulated latency 10820ns (2164 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 1430ns (286 clock cycles) and accumulated latency 3050ns (610 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 20410ns (4082 clock cycles) and accumulated latency 117375ns (23475 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 16470ns (3294 clock cycles) and accumulated latency 98305ns (19661 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 14195ns (2839 clock cycles) and accumulated latency 85370ns (17074 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 13010ns (2602 clock cycles) and accumulated latency 76735ns (15347 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 12065ns (2413 clock cycles) and accumulated latency 69885ns (13977 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 11120ns (2224 clock cycles) and accumulated latency 64205ns (12841 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 10270ns (2054 clock cycles) and accumulated latency 58235ns (11647 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 9325ns (1865 clock cycles) and accumulated latency 52030ns (10406 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 8320ns (1664 clock cycles) and accumulated latency 46160ns (9232 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 7500ns (1500 clock cycles) and accumulated latency 40345ns (8069 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 6320ns (1264 clock cycles) and accumulated latency 32860ns (6572 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 5385ns (1077 clock cycles) and accumulated latency 27850ns (5570 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 4440ns (888 clock cycles) and accumulated latency 21830ns (4366 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 3240ns (648 clock cycles) and accumulated latency 15240ns (3048 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 2345ns (469 clock cycles) and accumulated latency 10820ns (2164 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171855ns: start-end pair with latency 1430ns (286 clock cycles) and accumulated latency 3050ns (610 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171855ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 171860ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171995ns: start-end pair with latency 20930ns (4186 clock cycles) and accumulated latency 117895ns (23579 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171995ns: start-end pair with latency 17005ns (3401 clock cycles) and accumulated latency 98840ns (19768 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171995ns: start-end pair with latency 14415ns (2883 clock cycles) and accumulated latency 85590ns (17118 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171995ns: start-end pair with latency 13355ns (2671 clock cycles) and accumulated latency 77080ns (15416 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171995ns: start-end pair with latency 12450ns (2490 clock cycles) and accumulated latency 70270ns (14054 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171995ns: start-end pair with latency 11545ns (2309 clock cycles) and accumulated latency 64630ns (12926 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171995ns: start-end pair with latency 10525ns (2105 clock cycles) and accumulated latency 58490ns (11698 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171995ns: start-end pair with latency 9620ns (1924 clock cycles) and accumulated latency 52325ns (10465 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171995ns: start-end pair with latency 8645ns (1729 clock cycles) and accumulated latency 46485ns (9297 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171995ns: start-end pair with latency 7525ns (1505 clock cycles) and accumulated latency 40370ns (8074 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171995ns: start-end pair with latency 6630ns (1326 clock cycles) and accumulated latency 33170ns (6634 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171995ns: start-end pair with latency 5785ns (1157 clock cycles) and accumulated latency 28250ns (5650 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171995ns: start-end pair with latency 4565ns (913 clock cycles) and accumulated latency 21955ns (4391 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171995ns: start-end pair with latency 3735ns (747 clock cycles) and accumulated latency 15735ns (3147 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171995ns: start-end pair with latency 2390ns (478 clock cycles) and accumulated latency 10865ns (2173 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 171995ns: start-end pair with latency 1425ns (285 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 172000ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 172000ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 172000ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 172000ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 172000ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 172000ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 172000ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 172000ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 172000ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 172000ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 172000ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 172000ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 172000ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 172000ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 172000ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 172000ns
# [TB][mhartid 33 - Tile (2, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172415ns
# [TB][mhartid 49 - Tile (3, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172415ns
# [TB][mhartid 81 - Tile (5, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172415ns
# [TB][mhartid 161 - Tile (10, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172415ns
# [TB][mhartid 177 - Tile (11, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172415ns
# [TB][mhartid 225 - Tile (14, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172415ns
# [TB][mhartid 241 - Tile (15, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172415ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172420ns
# [TB][mhartid 17 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172420ns
# [TB][mhartid 65 - Tile (4, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172420ns
# [TB][mhartid 129 - Tile (8, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172420ns
# [TB][mhartid 145 - Tile (9, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172420ns
# [TB][mhartid 193 - Tile (12, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172420ns
# [TB][mhartid 209 - Tile (13, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172420ns
# [TB][mhartid 97 - Tile (6, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172560ns
# [TB][mhartid 35 - Tile (2, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172645ns
# [TB][mhartid 51 - Tile (3, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172645ns
# [TB][mhartid 83 - Tile (5, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172645ns
# [TB][mhartid 163 - Tile (10, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172645ns
# [TB][mhartid 179 - Tile (11, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172645ns
# [TB][mhartid 227 - Tile (14, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172645ns
# [TB][mhartid 243 - Tile (15, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172645ns
# [TB][mhartid 3 - Tile (0, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172650ns
# [TB][mhartid 19 - Tile (1, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172650ns
# [TB][mhartid 67 - Tile (4, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172650ns
# [TB][mhartid 131 - Tile (8, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172650ns
# [TB][mhartid 147 - Tile (9, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172650ns
# [TB][mhartid 195 - Tile (12, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172650ns
# [TB][mhartid 211 - Tile (13, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172650ns
# [TB][mhartid 34 - Tile (2, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172670ns
# [TB][mhartid 50 - Tile (3, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172670ns
# [TB][mhartid 82 - Tile (5, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172670ns
# [TB][mhartid 162 - Tile (10, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172670ns
# [TB][mhartid 178 - Tile (11, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172670ns
# [TB][mhartid 226 - Tile (14, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172670ns
# [TB][mhartid 242 - Tile (15, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172670ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172675ns
# [TB][mhartid 18 - Tile (1, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172675ns
# [TB][mhartid 66 - Tile (4, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172675ns
# [TB][mhartid 130 - Tile (8, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172675ns
# [TB][mhartid 146 - Tile (9, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172675ns
# [TB][mhartid 194 - Tile (12, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172675ns
# [TB][mhartid 210 - Tile (13, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172675ns
# [TB][mhartid 32 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 172680ns
# [TB][mhartid 48 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 172680ns
# [TB][mhartid 80 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 172680ns
# [TB][mhartid 160 - Tile (10, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 172680ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 172680ns
# [TB][mhartid 224 - Tile (14, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 172680ns
# [TB][mhartid 240 - Tile (15, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 172680ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 172685ns
# [TB][mhartid 16 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 172685ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 172685ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 172685ns
# [TB][mhartid 144 - Tile (9, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 172685ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 172685ns
# [TB][mhartid 208 - Tile (13, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 172685ns
# [TB][mhartid 99 - Tile (6, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172790ns
# [TB][mhartid 37 - Tile (2, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172805ns
# [TB][mhartid 53 - Tile (3, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172805ns
# [TB][mhartid 85 - Tile (5, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172805ns
# [TB][mhartid 165 - Tile (10, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172805ns
# [TB][mhartid 181 - Tile (11, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172805ns
# [TB][mhartid 229 - Tile (14, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172805ns
# [TB][mhartid 245 - Tile (15, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172805ns
# [TB][mhartid 5 - Tile (0, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172810ns
# [TB][mhartid 21 - Tile (1, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172810ns
# [TB][mhartid 69 - Tile (4, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172810ns
# [TB][mhartid 133 - Tile (8, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172810ns
# [TB][mhartid 149 - Tile (9, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172810ns
# [TB][mhartid 197 - Tile (12, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172810ns
# [TB][mhartid 213 - Tile (13, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172810ns
# [TB][mhartid 98 - Tile (6, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172815ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 172825ns
# [TB][mhartid 38 - Tile (2, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172850ns
# [TB][mhartid 54 - Tile (3, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172850ns
# [TB][mhartid 86 - Tile (5, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172850ns
# [TB][mhartid 166 - Tile (10, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172850ns
# [TB][mhartid 182 - Tile (11, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172850ns
# [TB][mhartid 230 - Tile (14, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172850ns
# [TB][mhartid 246 - Tile (15, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172850ns
# [TB][mhartid 6 - Tile (0, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172855ns
# [TB][mhartid 22 - Tile (1, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172855ns
# [TB][mhartid 70 - Tile (4, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172855ns
# [TB][mhartid 134 - Tile (8, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172855ns
# [TB][mhartid 150 - Tile (9, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172855ns
# [TB][mhartid 198 - Tile (12, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172855ns
# [TB][mhartid 214 - Tile (13, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172855ns
# [TB][mhartid 39 - Tile (2, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172930ns
# [TB][mhartid 55 - Tile (3, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172930ns
# [TB][mhartid 87 - Tile (5, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172930ns
# [TB][mhartid 167 - Tile (10, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172930ns
# [TB][mhartid 183 - Tile (11, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172930ns
# [TB][mhartid 231 - Tile (14, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172930ns
# [TB][mhartid 247 - Tile (15, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172930ns
# [TB][mhartid 7 - Tile (0, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172935ns
# [TB][mhartid 23 - Tile (1, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172935ns
# [TB][mhartid 71 - Tile (4, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172935ns
# [TB][mhartid 135 - Tile (8, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172935ns
# [TB][mhartid 151 - Tile (9, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172935ns
# [TB][mhartid 199 - Tile (12, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172935ns
# [TB][mhartid 215 - Tile (13, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172935ns
# [TB][mhartid 101 - Tile (6, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172950ns
# [TB][mhartid 102 - Tile (6, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 172995ns
# [TB][mhartid 41 - Tile (2, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173055ns
# [TB][mhartid 57 - Tile (3, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173055ns
# [TB][mhartid 89 - Tile (5, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173055ns
# [TB][mhartid 169 - Tile (10, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173055ns
# [TB][mhartid 185 - Tile (11, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173055ns
# [TB][mhartid 233 - Tile (14, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173055ns
# [TB][mhartid 249 - Tile (15, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173055ns
# [TB][mhartid 9 - Tile (0, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173060ns
# [TB][mhartid 25 - Tile (1, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173060ns
# [TB][mhartid 73 - Tile (4, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173060ns
# [TB][mhartid 137 - Tile (8, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173060ns
# [TB][mhartid 153 - Tile (9, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173060ns
# [TB][mhartid 201 - Tile (12, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173060ns
# [TB][mhartid 217 - Tile (13, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173060ns
# [TB][mhartid 103 - Tile (6, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173075ns
# [TB][mhartid 42 - Tile (2, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173100ns
# [TB][mhartid 58 - Tile (3, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173100ns
# [TB][mhartid 90 - Tile (5, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173100ns
# [TB][mhartid 170 - Tile (10, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173100ns
# [TB][mhartid 186 - Tile (11, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173100ns
# [TB][mhartid 234 - Tile (14, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173100ns
# [TB][mhartid 250 - Tile (15, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173100ns
# [TB][mhartid 10 - Tile (0, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173105ns
# [TB][mhartid 26 - Tile (1, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173105ns
# [TB][mhartid 74 - Tile (4, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173105ns
# [TB][mhartid 138 - Tile (8, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173105ns
# [TB][mhartid 154 - Tile (9, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173105ns
# [TB][mhartid 202 - Tile (12, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173105ns
# [TB][mhartid 218 - Tile (13, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173105ns
# [TB][mhartid 43 - Tile (2, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173145ns
# [TB][mhartid 59 - Tile (3, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173145ns
# [TB][mhartid 91 - Tile (5, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173145ns
# [TB][mhartid 171 - Tile (10, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173145ns
# [TB][mhartid 187 - Tile (11, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173145ns
# [TB][mhartid 235 - Tile (14, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173145ns
# [TB][mhartid 251 - Tile (15, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173145ns
# [TB][mhartid 11 - Tile (0, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173150ns
# [TB][mhartid 27 - Tile (1, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173150ns
# [TB][mhartid 75 - Tile (4, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173150ns
# [TB][mhartid 139 - Tile (8, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173150ns
# [TB][mhartid 155 - Tile (9, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173150ns
# [TB][mhartid 203 - Tile (12, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173150ns
# [TB][mhartid 219 - Tile (13, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173150ns
# [TB][mhartid 112 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 173180ns: start-end pair with latency 21525ns (4305 clock cycles) and accumulated latency 118490ns (23698 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 173180ns: start-end pair with latency 17550ns (3510 clock cycles) and accumulated latency 99385ns (19877 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 173180ns: start-end pair with latency 15405ns (3081 clock cycles) and accumulated latency 86580ns (17316 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 173180ns: start-end pair with latency 14260ns (2852 clock cycles) and accumulated latency 77985ns (15597 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 173180ns: start-end pair with latency 13220ns (2644 clock cycles) and accumulated latency 71040ns (14208 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 173180ns: start-end pair with latency 12220ns (2444 clock cycles) and accumulated latency 65305ns (13061 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 173180ns: start-end pair with latency 11350ns (2270 clock cycles) and accumulated latency 59315ns (11863 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 173180ns: start-end pair with latency 10375ns (2075 clock cycles) and accumulated latency 53080ns (10616 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 173180ns: start-end pair with latency 9225ns (1845 clock cycles) and accumulated latency 47065ns (9413 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 173180ns: start-end pair with latency 8335ns (1667 clock cycles) and accumulated latency 41180ns (8236 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 173180ns: start-end pair with latency 7135ns (1427 clock cycles) and accumulated latency 33675ns (6735 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 173180ns: start-end pair with latency 5820ns (1164 clock cycles) and accumulated latency 28285ns (5657 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 173180ns: start-end pair with latency 4815ns (963 clock cycles) and accumulated latency 22205ns (4441 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 173180ns: start-end pair with latency 3600ns (720 clock cycles) and accumulated latency 15600ns (3120 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 173180ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 11200ns (2240 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 173180ns: start-end pair with latency 1425ns (285 clock cycles) and accumulated latency 3045ns (609 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 173185ns
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 173185ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 173185ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 173185ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 173185ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 173185ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 173185ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 173185ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 173185ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 173185ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 173185ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 173185ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 173185ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 173185ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 173185ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 173185ns
# [TB][mhartid 105 - Tile (6, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173200ns
# [TB][mhartid 106 - Tile (6, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173245ns
# [TB][mhartid 107 - Tile (6, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173290ns
# [TB][mhartid 45 - Tile (2, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173305ns
# [TB][mhartid 61 - Tile (3, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173305ns
# [TB][mhartid 93 - Tile (5, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173305ns
# [TB][mhartid 173 - Tile (10, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173305ns
# [TB][mhartid 189 - Tile (11, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173305ns
# [TB][mhartid 237 - Tile (14, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173305ns
# [TB][mhartid 253 - Tile (15, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173305ns
# [TB][mhartid 13 - Tile (0, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173310ns
# [TB][mhartid 29 - Tile (1, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173310ns
# [TB][mhartid 77 - Tile (4, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173310ns
# [TB][mhartid 141 - Tile (8, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173310ns
# [TB][mhartid 157 - Tile (9, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173310ns
# [TB][mhartid 205 - Tile (12, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173310ns
# [TB][mhartid 221 - Tile (13, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173310ns
# [TB][mhartid 46 - Tile (2, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173420ns
# [TB][mhartid 62 - Tile (3, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173420ns
# [TB][mhartid 94 - Tile (5, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173420ns
# [TB][mhartid 174 - Tile (10, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173420ns
# [TB][mhartid 190 - Tile (11, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173420ns
# [TB][mhartid 238 - Tile (14, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173420ns
# [TB][mhartid 254 - Tile (15, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173420ns
# [TB][mhartid 14 - Tile (0, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173425ns
# [TB][mhartid 30 - Tile (1, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173425ns
# [TB][mhartid 78 - Tile (4, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173425ns
# [TB][mhartid 142 - Tile (8, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173425ns
# [TB][mhartid 158 - Tile (9, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173425ns
# [TB][mhartid 206 - Tile (12, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173425ns
# [TB][mhartid 222 - Tile (13, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173425ns
# [TB][mhartid 109 - Tile (6, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173450ns
# [TB][mhartid 47 - Tile (2, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173500ns
# [TB][mhartid 63 - Tile (3, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173500ns
# [TB][mhartid 95 - Tile (5, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173500ns
# [TB][mhartid 175 - Tile (10, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173500ns
# [TB][mhartid 191 - Tile (11, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173500ns
# [TB][mhartid 239 - Tile (14, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173500ns
# [TB][mhartid 255 - Tile (15, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173500ns
# [TB][mhartid 15 - Tile (0, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173505ns
# [TB][mhartid 31 - Tile (1, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173505ns
# [TB][mhartid 79 - Tile (4, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173505ns
# [TB][mhartid 143 - Tile (8, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173505ns
# [TB][mhartid 159 - Tile (9, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173505ns
# [TB][mhartid 207 - Tile (12, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173505ns
# [TB][mhartid 223 - Tile (13, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173505ns
# [TB][mhartid 110 - Tile (6, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173565ns
# [TB][mhartid 111 - Tile (6, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173645ns
# [TB][mhartid 36 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 173735ns
# [TB][mhartid 52 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 173735ns
# [TB][mhartid 84 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 173735ns
# [TB][mhartid 164 - Tile (10, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 173735ns
# [TB][mhartid 180 - Tile (11, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 173735ns
# [TB][mhartid 228 - Tile (14, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 173735ns
# [TB][mhartid 244 - Tile (15, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 173735ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 173740ns
# [TB][mhartid 20 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 173740ns
# [TB][mhartid 68 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 173740ns
# [TB][mhartid 132 - Tile (8, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 173740ns
# [TB][mhartid 148 - Tile (9, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 173740ns
# [TB][mhartid 196 - Tile (12, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 173740ns
# [TB][mhartid 212 - Tile (13, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 173740ns
# [TB][mhartid 113 - Tile (7, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173745ns
# [TB][mhartid 100 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 173880ns
# [TB][mhartid 115 - Tile (7, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 173975ns
# [TB][mhartid 114 - Tile (7, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 174000ns
# [TB][mhartid 112 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 174010ns
# [TB][mhartid 40 - Tile (2, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 174090ns
# [TB][mhartid 56 - Tile (3, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 174090ns
# [TB][mhartid 88 - Tile (5, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 174090ns
# [TB][mhartid 168 - Tile (10, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 174090ns
# [TB][mhartid 184 - Tile (11, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 174090ns
# [TB][mhartid 232 - Tile (14, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 174090ns
# [TB][mhartid 248 - Tile (15, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 174090ns
# [TB][mhartid 8 - Tile (0, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 174095ns
# [TB][mhartid 24 - Tile (1, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 174095ns
# [TB][mhartid 72 - Tile (4, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 174095ns
# [TB][mhartid 136 - Tile (8, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 174095ns
# [TB][mhartid 152 - Tile (9, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 174095ns
# [TB][mhartid 200 - Tile (12, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 174095ns
# [TB][mhartid 216 - Tile (13, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 174095ns
# [TB][mhartid 117 - Tile (7, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 174135ns
# [TB][mhartid 118 - Tile (7, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 174180ns
# [TB][mhartid 104 - Tile (6, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 174235ns
# [TB][mhartid 119 - Tile (7, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 174260ns
# [TB][mhartid 121 - Tile (7, 9)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 174385ns
# [TB][mhartid 44 - Tile (2, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 174410ns
# [TB][mhartid 60 - Tile (3, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 174410ns
# [TB][mhartid 92 - Tile (5, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 174410ns
# [TB][mhartid 172 - Tile (10, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 174410ns
# [TB][mhartid 188 - Tile (11, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 174410ns
# [TB][mhartid 236 - Tile (14, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 174410ns
# [TB][mhartid 252 - Tile (15, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 174410ns
# [TB][mhartid 12 - Tile (0, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 28 - Tile (1, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 76 - Tile (4, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 140 - Tile (8, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 156 - Tile (9, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 204 - Tile (12, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 220 - Tile (13, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 174415ns
# [TB][mhartid 122 - Tile (7, 10)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 174430ns
# [TB][mhartid 123 - Tile (7, 11)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 174475ns
# [TB][mhartid 108 - Tile (6, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 174555ns
# [TB][mhartid 125 - Tile (7, 13)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 174635ns
# [TB][mhartid 126 - Tile (7, 14)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 174750ns
# [TB][mhartid 127 - Tile (7, 15)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 174830ns
# [TB][mhartid 33 - Tile (2, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175060ns: start-end pair with latency 2640ns (528 clock cycles) and accumulated latency 2640ns (528 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175060ns: start-end pair with latency 2640ns (528 clock cycles) and accumulated latency 2640ns (528 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175060ns: start-end pair with latency 2640ns (528 clock cycles) and accumulated latency 2640ns (528 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175060ns: start-end pair with latency 2640ns (528 clock cycles) and accumulated latency 2640ns (528 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175060ns: start-end pair with latency 2640ns (528 clock cycles) and accumulated latency 2640ns (528 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175060ns: start-end pair with latency 2640ns (528 clock cycles) and accumulated latency 2640ns (528 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175060ns: start-end pair with latency 2640ns (528 clock cycles) and accumulated latency 2640ns (528 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175065ns: start-end pair with latency 2640ns (528 clock cycles) and accumulated latency 2640ns (528 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175065ns: start-end pair with latency 2640ns (528 clock cycles) and accumulated latency 2640ns (528 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175065ns
# [TB][mhartid 49 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175065ns
# [TB][mhartid 65 - Tile (4, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175065ns: start-end pair with latency 2640ns (528 clock cycles) and accumulated latency 2640ns (528 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175065ns
# [TB][mhartid 116 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175065ns
# [TB][mhartid 129 - Tile (8, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175065ns: start-end pair with latency 2640ns (528 clock cycles) and accumulated latency 2640ns (528 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175065ns: start-end pair with latency 2640ns (528 clock cycles) and accumulated latency 2640ns (528 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175065ns
# [TB][mhartid 177 - Tile (11, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175065ns
# [TB][mhartid 193 - Tile (12, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175065ns: start-end pair with latency 2640ns (528 clock cycles) and accumulated latency 2640ns (528 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175065ns: start-end pair with latency 2640ns (528 clock cycles) and accumulated latency 2640ns (528 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175065ns
# [TB][mhartid 241 - Tile (15, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175065ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175070ns
# [TB][mhartid 17 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175070ns
# [TB][mhartid 65 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175070ns
# [TB][mhartid 129 - Tile (8, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175070ns
# [TB][mhartid 145 - Tile (9, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175070ns
# [TB][mhartid 193 - Tile (12, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175070ns
# [TB][mhartid 209 - Tile (13, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175070ns
# [TB][mhartid 97 - Tile (6, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175205ns: start-end pair with latency 2640ns (528 clock cycles) and accumulated latency 2640ns (528 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175210ns
# [TB][mhartid 120 - Tile (7, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175420ns
# [TB][mhartid 35 - Tile (2, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175500ns: start-end pair with latency 2850ns (570 clock cycles) and accumulated latency 2850ns (570 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175500ns: start-end pair with latency 2850ns (570 clock cycles) and accumulated latency 2850ns (570 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175500ns: start-end pair with latency 2850ns (570 clock cycles) and accumulated latency 2850ns (570 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175500ns: start-end pair with latency 2850ns (570 clock cycles) and accumulated latency 2850ns (570 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175500ns: start-end pair with latency 2850ns (570 clock cycles) and accumulated latency 2850ns (570 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175500ns: start-end pair with latency 2850ns (570 clock cycles) and accumulated latency 2850ns (570 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175500ns: start-end pair with latency 2850ns (570 clock cycles) and accumulated latency 2850ns (570 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175505ns: start-end pair with latency 2850ns (570 clock cycles) and accumulated latency 2850ns (570 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175505ns: start-end pair with latency 2850ns (570 clock cycles) and accumulated latency 2850ns (570 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175505ns
# [TB][mhartid 51 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175505ns
# [TB][mhartid 67 - Tile (4, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175505ns: start-end pair with latency 2850ns (570 clock cycles) and accumulated latency 2850ns (570 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175505ns
# [TB][mhartid 131 - Tile (8, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175505ns: start-end pair with latency 2850ns (570 clock cycles) and accumulated latency 2850ns (570 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175505ns: start-end pair with latency 2850ns (570 clock cycles) and accumulated latency 2850ns (570 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175505ns
# [TB][mhartid 179 - Tile (11, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175505ns
# [TB][mhartid 195 - Tile (12, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175505ns: start-end pair with latency 2850ns (570 clock cycles) and accumulated latency 2850ns (570 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175505ns: start-end pair with latency 2850ns (570 clock cycles) and accumulated latency 2850ns (570 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175505ns
# [TB][mhartid 243 - Tile (15, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175505ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175510ns
# [TB][mhartid 19 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175510ns
# [TB][mhartid 67 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175510ns
# [TB][mhartid 131 - Tile (8, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175510ns
# [TB][mhartid 147 - Tile (9, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175510ns
# [TB][mhartid 195 - Tile (12, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175510ns
# [TB][mhartid 211 - Tile (13, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175510ns
# [TB][mhartid 34 - Tile (2, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175630ns: start-end pair with latency 2955ns (591 clock cycles) and accumulated latency 2955ns (591 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175630ns: start-end pair with latency 2955ns (591 clock cycles) and accumulated latency 2955ns (591 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175630ns: start-end pair with latency 2955ns (591 clock cycles) and accumulated latency 2955ns (591 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175630ns: start-end pair with latency 2955ns (591 clock cycles) and accumulated latency 2955ns (591 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175630ns: start-end pair with latency 2955ns (591 clock cycles) and accumulated latency 2955ns (591 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175630ns: start-end pair with latency 2955ns (591 clock cycles) and accumulated latency 2955ns (591 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175630ns: start-end pair with latency 2955ns (591 clock cycles) and accumulated latency 2955ns (591 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175635ns: start-end pair with latency 2955ns (591 clock cycles) and accumulated latency 2955ns (591 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175635ns: start-end pair with latency 2955ns (591 clock cycles) and accumulated latency 2955ns (591 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175635ns
# [TB][mhartid 50 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175635ns
# [TB][mhartid 66 - Tile (4, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175635ns: start-end pair with latency 2955ns (591 clock cycles) and accumulated latency 2955ns (591 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175635ns
# [TB][mhartid 130 - Tile (8, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175635ns: start-end pair with latency 2955ns (591 clock cycles) and accumulated latency 2955ns (591 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175635ns: start-end pair with latency 2955ns (591 clock cycles) and accumulated latency 2955ns (591 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175635ns
# [TB][mhartid 178 - Tile (11, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175635ns
# [TB][mhartid 194 - Tile (12, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175635ns: start-end pair with latency 2955ns (591 clock cycles) and accumulated latency 2955ns (591 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175635ns: start-end pair with latency 2955ns (591 clock cycles) and accumulated latency 2955ns (591 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175635ns
# [TB][mhartid 242 - Tile (15, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175635ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175640ns
# [TB][mhartid 18 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175640ns
# [TB][mhartid 66 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175640ns
# [TB][mhartid 130 - Tile (8, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175640ns
# [TB][mhartid 146 - Tile (9, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175640ns
# [TB][mhartid 194 - Tile (12, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175640ns
# [TB][mhartid 210 - Tile (13, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175640ns
# [TB][mhartid 99 - Tile (6, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175645ns: start-end pair with latency 2850ns (570 clock cycles) and accumulated latency 2850ns (570 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175650ns
# [TB][mhartid 124 - Tile (7, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175740ns
# [TB][mhartid 98 - Tile (6, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175775ns: start-end pair with latency 2955ns (591 clock cycles) and accumulated latency 2955ns (591 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175780ns
# [TB][mhartid 37 - Tile (2, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175800ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 2990ns (598 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175800ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 2990ns (598 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175800ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 2990ns (598 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175800ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 2990ns (598 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175800ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 2990ns (598 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175800ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 2990ns (598 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175800ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 2990ns (598 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175805ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 2990ns (598 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175805ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 2990ns (598 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175805ns
# [TB][mhartid 53 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175805ns
# [TB][mhartid 69 - Tile (4, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175805ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 2990ns (598 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175805ns
# [TB][mhartid 133 - Tile (8, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175805ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 2990ns (598 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175805ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 2990ns (598 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175805ns
# [TB][mhartid 181 - Tile (11, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175805ns
# [TB][mhartid 197 - Tile (12, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175805ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 2990ns (598 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175805ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 2990ns (598 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175805ns
# [TB][mhartid 245 - Tile (15, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175805ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175810ns
# [TB][mhartid 21 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175810ns
# [TB][mhartid 69 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175810ns
# [TB][mhartid 133 - Tile (8, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175810ns
# [TB][mhartid 149 - Tile (9, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175810ns
# [TB][mhartid 197 - Tile (12, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175810ns
# [TB][mhartid 213 - Tile (13, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175810ns
# [TB][mhartid 38 - Tile (2, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175925ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175925ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175925ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175925ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175925ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175925ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175925ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175930ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175930ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175930ns
# [TB][mhartid 54 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175930ns
# [TB][mhartid 70 - Tile (4, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175930ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175930ns
# [TB][mhartid 134 - Tile (8, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175930ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175930ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175930ns
# [TB][mhartid 182 - Tile (11, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175930ns
# [TB][mhartid 198 - Tile (12, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175930ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175930ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175930ns
# [TB][mhartid 246 - Tile (15, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175930ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175935ns
# [TB][mhartid 22 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175935ns
# [TB][mhartid 70 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175935ns
# [TB][mhartid 134 - Tile (8, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175935ns
# [TB][mhartid 150 - Tile (9, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175935ns
# [TB][mhartid 198 - Tile (12, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175935ns
# [TB][mhartid 214 - Tile (13, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175935ns
# [TB][mhartid 101 - Tile (6, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 175945ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 2990ns (598 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 175950ns
# [TB][mhartid 39 - Tile (2, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176030ns: start-end pair with latency 3095ns (619 clock cycles) and accumulated latency 3095ns (619 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176030ns: start-end pair with latency 3095ns (619 clock cycles) and accumulated latency 3095ns (619 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176030ns: start-end pair with latency 3095ns (619 clock cycles) and accumulated latency 3095ns (619 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176030ns: start-end pair with latency 3095ns (619 clock cycles) and accumulated latency 3095ns (619 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176030ns: start-end pair with latency 3095ns (619 clock cycles) and accumulated latency 3095ns (619 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176030ns: start-end pair with latency 3095ns (619 clock cycles) and accumulated latency 3095ns (619 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176030ns: start-end pair with latency 3095ns (619 clock cycles) and accumulated latency 3095ns (619 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176035ns: start-end pair with latency 3095ns (619 clock cycles) and accumulated latency 3095ns (619 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176035ns: start-end pair with latency 3095ns (619 clock cycles) and accumulated latency 3095ns (619 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176035ns
# [TB][mhartid 55 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176035ns
# [TB][mhartid 71 - Tile (4, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176035ns: start-end pair with latency 3095ns (619 clock cycles) and accumulated latency 3095ns (619 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176035ns
# [TB][mhartid 135 - Tile (8, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176035ns: start-end pair with latency 3095ns (619 clock cycles) and accumulated latency 3095ns (619 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176035ns: start-end pair with latency 3095ns (619 clock cycles) and accumulated latency 3095ns (619 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176035ns
# [TB][mhartid 183 - Tile (11, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176035ns
# [TB][mhartid 199 - Tile (12, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176035ns: start-end pair with latency 3095ns (619 clock cycles) and accumulated latency 3095ns (619 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176035ns: start-end pair with latency 3095ns (619 clock cycles) and accumulated latency 3095ns (619 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176035ns
# [TB][mhartid 247 - Tile (15, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176035ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176040ns
# [TB][mhartid 23 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176040ns
# [TB][mhartid 71 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176040ns
# [TB][mhartid 135 - Tile (8, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176040ns
# [TB][mhartid 151 - Tile (9, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176040ns
# [TB][mhartid 199 - Tile (12, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176040ns
# [TB][mhartid 215 - Tile (13, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176040ns
# [TB][mhartid 102 - Tile (6, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176070ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176075ns
# [TB][mhartid 103 - Tile (6, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176175ns: start-end pair with latency 3095ns (619 clock cycles) and accumulated latency 3095ns (619 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176180ns
# [TB][mhartid 41 - Tile (2, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176260ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176260ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176260ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176260ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176260ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176260ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176260ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176265ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176265ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176265ns
# [TB][mhartid 57 - Tile (3, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176265ns
# [TB][mhartid 73 - Tile (4, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176265ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176265ns
# [TB][mhartid 137 - Tile (8, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176265ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176265ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176265ns
# [TB][mhartid 185 - Tile (11, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176265ns
# [TB][mhartid 201 - Tile (12, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176265ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176265ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176265ns
# [TB][mhartid 249 - Tile (15, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176265ns
# [TB][mhartid 9 - Tile (0, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176270ns
# [TB][mhartid 25 - Tile (1, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176270ns
# [TB][mhartid 73 - Tile (4, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176270ns
# [TB][mhartid 137 - Tile (8, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176270ns
# [TB][mhartid 153 - Tile (9, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176270ns
# [TB][mhartid 201 - Tile (12, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176270ns
# [TB][mhartid 217 - Tile (13, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176270ns
# [TB][mhartid 113 - Tile (7, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176390ns: start-end pair with latency 2640ns (528 clock cycles) and accumulated latency 2640ns (528 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176395ns
# [TB][mhartid 105 - Tile (6, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176405ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176410ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176410ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176410ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176410ns
# [TB][mhartid 170 - Tile (10, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176410ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176410ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176410ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176410ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176415ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176415ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176415ns
# [TB][mhartid 58 - Tile (3, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176415ns
# [TB][mhartid 74 - Tile (4, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176415ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176415ns
# [TB][mhartid 138 - Tile (8, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176415ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176415ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176415ns
# [TB][mhartid 186 - Tile (11, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176415ns
# [TB][mhartid 202 - Tile (12, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176415ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176415ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176415ns
# [TB][mhartid 250 - Tile (15, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176415ns
# [TB][mhartid 10 - Tile (0, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176420ns
# [TB][mhartid 26 - Tile (1, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176420ns
# [TB][mhartid 74 - Tile (4, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176420ns
# [TB][mhartid 138 - Tile (8, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176420ns
# [TB][mhartid 154 - Tile (9, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176420ns
# [TB][mhartid 202 - Tile (12, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176420ns
# [TB][mhartid 218 - Tile (13, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176420ns
# [TB][mhartid 43 - Tile (2, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176545ns: start-end pair with latency 3395ns (679 clock cycles) and accumulated latency 3395ns (679 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176545ns: start-end pair with latency 3395ns (679 clock cycles) and accumulated latency 3395ns (679 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176545ns: start-end pair with latency 3395ns (679 clock cycles) and accumulated latency 3395ns (679 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176545ns: start-end pair with latency 3395ns (679 clock cycles) and accumulated latency 3395ns (679 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176545ns: start-end pair with latency 3395ns (679 clock cycles) and accumulated latency 3395ns (679 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176545ns: start-end pair with latency 3395ns (679 clock cycles) and accumulated latency 3395ns (679 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176545ns: start-end pair with latency 3395ns (679 clock cycles) and accumulated latency 3395ns (679 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176550ns: start-end pair with latency 3395ns (679 clock cycles) and accumulated latency 3395ns (679 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176550ns: start-end pair with latency 3395ns (679 clock cycles) and accumulated latency 3395ns (679 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176550ns
# [TB][mhartid 59 - Tile (3, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176550ns
# [TB][mhartid 75 - Tile (4, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176550ns: start-end pair with latency 3395ns (679 clock cycles) and accumulated latency 3395ns (679 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176550ns
# [TB][mhartid 139 - Tile (8, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176550ns: start-end pair with latency 3395ns (679 clock cycles) and accumulated latency 3395ns (679 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176550ns: start-end pair with latency 3395ns (679 clock cycles) and accumulated latency 3395ns (679 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176550ns
# [TB][mhartid 187 - Tile (11, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176550ns
# [TB][mhartid 203 - Tile (12, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176550ns: start-end pair with latency 3395ns (679 clock cycles) and accumulated latency 3395ns (679 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176550ns: start-end pair with latency 3395ns (679 clock cycles) and accumulated latency 3395ns (679 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176550ns
# [TB][mhartid 251 - Tile (15, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176550ns
# [TB][mhartid 11 - Tile (0, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176555ns
# [TB][mhartid 27 - Tile (1, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176555ns
# [TB][mhartid 75 - Tile (4, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176555ns
# [TB][mhartid 106 - Tile (6, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176555ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176555ns
# [TB][mhartid 155 - Tile (9, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176555ns
# [TB][mhartid 203 - Tile (12, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176555ns
# [TB][mhartid 219 - Tile (13, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176555ns
# [TB][mhartid 106 - Tile (6, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176560ns
# [TB][mhartid 107 - Tile (6, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176690ns: start-end pair with latency 3395ns (679 clock cycles) and accumulated latency 3395ns (679 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176695ns
# [TB][mhartid 45 - Tile (2, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176780ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 3470ns (694 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176780ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 3470ns (694 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176780ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 3470ns (694 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176780ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 3470ns (694 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176780ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 3470ns (694 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176780ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 3470ns (694 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176780ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 3470ns (694 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176785ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 3470ns (694 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176785ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 3470ns (694 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176785ns
# [TB][mhartid 61 - Tile (3, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176785ns
# [TB][mhartid 77 - Tile (4, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176785ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 3470ns (694 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176785ns
# [TB][mhartid 141 - Tile (8, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176785ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 3470ns (694 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176785ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 3470ns (694 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176785ns
# [TB][mhartid 189 - Tile (11, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176785ns
# [TB][mhartid 205 - Tile (12, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176785ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 3470ns (694 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176785ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 3470ns (694 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176785ns
# [TB][mhartid 253 - Tile (15, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176785ns
# [TB][mhartid 13 - Tile (0, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176790ns
# [TB][mhartid 29 - Tile (1, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176790ns
# [TB][mhartid 77 - Tile (4, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176790ns
# [TB][mhartid 141 - Tile (8, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176790ns
# [TB][mhartid 157 - Tile (9, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176790ns
# [TB][mhartid 205 - Tile (12, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176790ns
# [TB][mhartid 221 - Tile (13, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176790ns
# [TB][mhartid 115 - Tile (7, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176830ns: start-end pair with latency 2850ns (570 clock cycles) and accumulated latency 2850ns (570 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176835ns
# [TB][mhartid 46 - Tile (2, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176920ns: start-end pair with latency 3495ns (699 clock cycles) and accumulated latency 3495ns (699 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176920ns: start-end pair with latency 3495ns (699 clock cycles) and accumulated latency 3495ns (699 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176920ns: start-end pair with latency 3495ns (699 clock cycles) and accumulated latency 3495ns (699 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176920ns: start-end pair with latency 3495ns (699 clock cycles) and accumulated latency 3495ns (699 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176920ns: start-end pair with latency 3495ns (699 clock cycles) and accumulated latency 3495ns (699 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176920ns: start-end pair with latency 3495ns (699 clock cycles) and accumulated latency 3495ns (699 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176920ns: start-end pair with latency 3495ns (699 clock cycles) and accumulated latency 3495ns (699 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176925ns: start-end pair with latency 3495ns (699 clock cycles) and accumulated latency 3495ns (699 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176925ns: start-end pair with latency 3495ns (699 clock cycles) and accumulated latency 3495ns (699 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176925ns
# [TB][mhartid 62 - Tile (3, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176925ns
# [TB][mhartid 78 - Tile (4, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176925ns: start-end pair with latency 3495ns (699 clock cycles) and accumulated latency 3495ns (699 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176925ns
# [TB][mhartid 109 - Tile (6, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176925ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 3470ns (694 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176925ns: start-end pair with latency 3495ns (699 clock cycles) and accumulated latency 3495ns (699 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176925ns: start-end pair with latency 3495ns (699 clock cycles) and accumulated latency 3495ns (699 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176925ns
# [TB][mhartid 190 - Tile (11, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176925ns
# [TB][mhartid 206 - Tile (12, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176925ns: start-end pair with latency 3495ns (699 clock cycles) and accumulated latency 3495ns (699 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176925ns: start-end pair with latency 3495ns (699 clock cycles) and accumulated latency 3495ns (699 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176925ns
# [TB][mhartid 254 - Tile (15, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176925ns
# [TB][mhartid 14 - Tile (0, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176930ns
# [TB][mhartid 30 - Tile (1, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176930ns
# [TB][mhartid 78 - Tile (4, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176930ns
# [TB][mhartid 109 - Tile (6, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176930ns
# [TB][mhartid 142 - Tile (8, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176930ns
# [TB][mhartid 158 - Tile (9, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176930ns
# [TB][mhartid 206 - Tile (12, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176930ns
# [TB][mhartid 222 - Tile (13, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176930ns
# [TB][mhartid 114 - Tile (7, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 176960ns: start-end pair with latency 2955ns (591 clock cycles) and accumulated latency 2955ns (591 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 176965ns
# [TB][mhartid 110 - Tile (6, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 177065ns: start-end pair with latency 3495ns (699 clock cycles) and accumulated latency 3495ns (699 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177070ns
# [TB][mhartid 117 - Tile (7, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 177130ns: start-end pair with latency 2990ns (598 clock cycles) and accumulated latency 2990ns (598 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177135ns
# [TB][mhartid 47 - Tile (2, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 177165ns: start-end pair with latency 3660ns (732 clock cycles) and accumulated latency 3660ns (732 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 177165ns: start-end pair with latency 3660ns (732 clock cycles) and accumulated latency 3660ns (732 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 177165ns: start-end pair with latency 3660ns (732 clock cycles) and accumulated latency 3660ns (732 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 177165ns: start-end pair with latency 3660ns (732 clock cycles) and accumulated latency 3660ns (732 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 177165ns: start-end pair with latency 3660ns (732 clock cycles) and accumulated latency 3660ns (732 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 177165ns: start-end pair with latency 3660ns (732 clock cycles) and accumulated latency 3660ns (732 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 177165ns: start-end pair with latency 3660ns (732 clock cycles) and accumulated latency 3660ns (732 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 177170ns: start-end pair with latency 3660ns (732 clock cycles) and accumulated latency 3660ns (732 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 177170ns: start-end pair with latency 3660ns (732 clock cycles) and accumulated latency 3660ns (732 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177170ns
# [TB][mhartid 63 - Tile (3, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177170ns
# [TB][mhartid 79 - Tile (4, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 177170ns: start-end pair with latency 3660ns (732 clock cycles) and accumulated latency 3660ns (732 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177170ns
# [TB][mhartid 143 - Tile (8, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 177170ns: start-end pair with latency 3660ns (732 clock cycles) and accumulated latency 3660ns (732 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 177170ns: start-end pair with latency 3660ns (732 clock cycles) and accumulated latency 3660ns (732 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177170ns
# [TB][mhartid 191 - Tile (11, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177170ns
# [TB][mhartid 207 - Tile (12, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 177170ns: start-end pair with latency 3660ns (732 clock cycles) and accumulated latency 3660ns (732 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 177170ns: start-end pair with latency 3660ns (732 clock cycles) and accumulated latency 3660ns (732 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177170ns
# [TB][mhartid 255 - Tile (15, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177170ns
# [TB][mhartid 15 - Tile (0, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177175ns
# [TB][mhartid 31 - Tile (1, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177175ns
# [TB][mhartid 79 - Tile (4, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177175ns
# [TB][mhartid 143 - Tile (8, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177175ns
# [TB][mhartid 159 - Tile (9, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177175ns
# [TB][mhartid 207 - Tile (12, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177175ns
# [TB][mhartid 223 - Tile (13, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177175ns
# [TB][mhartid 118 - Tile (7, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 177255ns: start-end pair with latency 3070ns (614 clock cycles) and accumulated latency 3070ns (614 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177260ns
# [TB][mhartid 111 - Tile (6, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 177310ns: start-end pair with latency 3660ns (732 clock cycles) and accumulated latency 3660ns (732 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177315ns
# [TB][mhartid 119 - Tile (7, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 177360ns: start-end pair with latency 3095ns (619 clock cycles) and accumulated latency 3095ns (619 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177365ns
# [TB][mhartid 48 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 4750ns (950 clock cycles) and accumulated latency 122120ns (24424 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 2365ns (473 clock cycles) and accumulated latency 100665ns (20133 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 1795ns (359 clock cycles) and accumulated latency 87160ns (17432 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 78655ns (15731 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 3695ns (739 clock cycles) and accumulated latency 73575ns (14715 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 65825ns (13165 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 1500ns (300 clock cycles) and accumulated latency 59730ns (11946 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 1395ns (279 clock cycles) and accumulated latency 53420ns (10684 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 3340ns (668 clock cycles) and accumulated latency 49495ns (9899 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 1165ns (233 clock cycles) and accumulated latency 41505ns (8301 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 33870ns (6774 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 880ns (176 clock cycles) and accumulated latency 28725ns (5745 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 3020ns (604 clock cycles) and accumulated latency 24845ns (4969 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 645ns (129 clock cycles) and accumulated latency 15880ns (3176 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 505ns (101 clock cycles) and accumulated latency 11320ns (2264 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 4750ns (950 clock cycles) and accumulated latency 122120ns (24424 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 2365ns (473 clock cycles) and accumulated latency 100665ns (20133 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 1795ns (359 clock cycles) and accumulated latency 87160ns (17432 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 78655ns (15731 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 3695ns (739 clock cycles) and accumulated latency 73575ns (14715 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 65825ns (13165 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 1500ns (300 clock cycles) and accumulated latency 59730ns (11946 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 1395ns (279 clock cycles) and accumulated latency 53420ns (10684 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 3340ns (668 clock cycles) and accumulated latency 49495ns (9899 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 1165ns (233 clock cycles) and accumulated latency 41505ns (8301 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 33870ns (6774 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 880ns (176 clock cycles) and accumulated latency 28725ns (5745 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 3020ns (604 clock cycles) and accumulated latency 24845ns (4969 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 645ns (129 clock cycles) and accumulated latency 15880ns (3176 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 505ns (101 clock cycles) and accumulated latency 11320ns (2264 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 4750ns (950 clock cycles) and accumulated latency 122120ns (24424 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 2365ns (473 clock cycles) and accumulated latency 100665ns (20133 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 1795ns (359 clock cycles) and accumulated latency 87160ns (17432 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 78655ns (15731 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 3695ns (739 clock cycles) and accumulated latency 73575ns (14715 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 65825ns (13165 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 1500ns (300 clock cycles) and accumulated latency 59730ns (11946 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 1395ns (279 clock cycles) and accumulated latency 53420ns (10684 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 3340ns (668 clock cycles) and accumulated latency 49495ns (9899 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 1165ns (233 clock cycles) and accumulated latency 41505ns (8301 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 33870ns (6774 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 880ns (176 clock cycles) and accumulated latency 28725ns (5745 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 3020ns (604 clock cycles) and accumulated latency 24845ns (4969 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 645ns (129 clock cycles) and accumulated latency 15880ns (3176 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 505ns (101 clock cycles) and accumulated latency 11320ns (2264 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 4750ns (950 clock cycles) and accumulated latency 122120ns (24424 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 2365ns (473 clock cycles) and accumulated latency 100665ns (20133 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 1795ns (359 clock cycles) and accumulated latency 87160ns (17432 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 78655ns (15731 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 3695ns (739 clock cycles) and accumulated latency 73575ns (14715 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 65825ns (13165 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 1500ns (300 clock cycles) and accumulated latency 59730ns (11946 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 1395ns (279 clock cycles) and accumulated latency 53420ns (10684 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 3340ns (668 clock cycles) and accumulated latency 49495ns (9899 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 1165ns (233 clock cycles) and accumulated latency 41505ns (8301 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 33870ns (6774 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 880ns (176 clock cycles) and accumulated latency 28725ns (5745 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 3020ns (604 clock cycles) and accumulated latency 24845ns (4969 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 645ns (129 clock cycles) and accumulated latency 15880ns (3176 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 505ns (101 clock cycles) and accumulated latency 11320ns (2264 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177435ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 4755ns (951 clock cycles) and accumulated latency 122125ns (24425 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 2370ns (474 clock cycles) and accumulated latency 100670ns (20134 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 1800ns (360 clock cycles) and accumulated latency 87165ns (17433 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 1930ns (386 clock cycles) and accumulated latency 78660ns (15732 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 3700ns (740 clock cycles) and accumulated latency 73580ns (14716 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 1630ns (326 clock cycles) and accumulated latency 65830ns (13166 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 59735ns (11947 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 1400ns (280 clock cycles) and accumulated latency 53425ns (10685 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 3345ns (669 clock cycles) and accumulated latency 49500ns (9900 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 41510ns (8302 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 1020ns (204 clock cycles) and accumulated latency 33875ns (6775 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 885ns (177 clock cycles) and accumulated latency 28730ns (5746 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 24850ns (4970 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 650ns (130 clock cycles) and accumulated latency 15885ns (3177 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 510ns (102 clock cycles) and accumulated latency 11325ns (2265 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 265ns (53 clock cycles) and accumulated latency 3310ns (662 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 4750ns (950 clock cycles) and accumulated latency 122125ns (24425 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 2365ns (473 clock cycles) and accumulated latency 100670ns (20134 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 1795ns (359 clock cycles) and accumulated latency 87165ns (17433 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 78660ns (15732 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 3695ns (739 clock cycles) and accumulated latency 73580ns (14716 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 65830ns (13166 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 1500ns (300 clock cycles) and accumulated latency 59735ns (11947 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 1395ns (279 clock cycles) and accumulated latency 53425ns (10685 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 3340ns (668 clock cycles) and accumulated latency 49500ns (9900 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 1165ns (233 clock cycles) and accumulated latency 41510ns (8302 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 33875ns (6775 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 880ns (176 clock cycles) and accumulated latency 28730ns (5746 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 3020ns (604 clock cycles) and accumulated latency 24850ns (4970 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 645ns (129 clock cycles) and accumulated latency 15885ns (3177 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 505ns (101 clock cycles) and accumulated latency 11325ns (2265 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 3310ns (662 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 160 - Tile (10, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 4755ns (951 clock cycles) and accumulated latency 122125ns (24425 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 2370ns (474 clock cycles) and accumulated latency 100670ns (20134 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 1800ns (360 clock cycles) and accumulated latency 87165ns (17433 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 1930ns (386 clock cycles) and accumulated latency 78660ns (15732 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 3700ns (740 clock cycles) and accumulated latency 73580ns (14716 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 1630ns (326 clock cycles) and accumulated latency 65830ns (13166 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 59735ns (11947 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 1400ns (280 clock cycles) and accumulated latency 53425ns (10685 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 3345ns (669 clock cycles) and accumulated latency 49500ns (9900 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 41510ns (8302 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 1020ns (204 clock cycles) and accumulated latency 33875ns (6775 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 885ns (177 clock cycles) and accumulated latency 28730ns (5746 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 24850ns (4970 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 650ns (130 clock cycles) and accumulated latency 15885ns (3177 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 510ns (102 clock cycles) and accumulated latency 11325ns (2265 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 265ns (53 clock cycles) and accumulated latency 3310ns (662 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 224 - Tile (14, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 4755ns (951 clock cycles) and accumulated latency 122125ns (24425 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 2370ns (474 clock cycles) and accumulated latency 100670ns (20134 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 1800ns (360 clock cycles) and accumulated latency 87165ns (17433 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 1930ns (386 clock cycles) and accumulated latency 78660ns (15732 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 3700ns (740 clock cycles) and accumulated latency 73580ns (14716 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 1630ns (326 clock cycles) and accumulated latency 65830ns (13166 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 59735ns (11947 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 1400ns (280 clock cycles) and accumulated latency 53425ns (10685 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 3345ns (669 clock cycles) and accumulated latency 49500ns (9900 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 41510ns (8302 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 1020ns (204 clock cycles) and accumulated latency 33875ns (6775 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 885ns (177 clock cycles) and accumulated latency 28730ns (5746 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 24850ns (4970 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 650ns (130 clock cycles) and accumulated latency 15885ns (3177 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 510ns (102 clock cycles) and accumulated latency 11325ns (2265 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177440ns: start-end pair with latency 265ns (53 clock cycles) and accumulated latency 3310ns (662 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177440ns
# [TB][mhartid 16 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 4755ns (951 clock cycles) and accumulated latency 122130ns (24426 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 2370ns (474 clock cycles) and accumulated latency 100675ns (20135 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 1800ns (360 clock cycles) and accumulated latency 87170ns (17434 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 1930ns (386 clock cycles) and accumulated latency 78665ns (15733 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 3700ns (740 clock cycles) and accumulated latency 73585ns (14717 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 1630ns (326 clock cycles) and accumulated latency 65835ns (13167 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 59740ns (11948 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 1400ns (280 clock cycles) and accumulated latency 53430ns (10686 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 3345ns (669 clock cycles) and accumulated latency 49505ns (9901 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 41515ns (8303 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 1020ns (204 clock cycles) and accumulated latency 33880ns (6776 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 885ns (177 clock cycles) and accumulated latency 28735ns (5747 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 24855ns (4971 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 650ns (130 clock cycles) and accumulated latency 15890ns (3178 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 510ns (102 clock cycles) and accumulated latency 11330ns (2266 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 265ns (53 clock cycles) and accumulated latency 3315ns (663 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 144 - Tile (9, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 4755ns (951 clock cycles) and accumulated latency 122130ns (24426 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 2370ns (474 clock cycles) and accumulated latency 100675ns (20135 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 1800ns (360 clock cycles) and accumulated latency 87170ns (17434 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 1930ns (386 clock cycles) and accumulated latency 78665ns (15733 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 3700ns (740 clock cycles) and accumulated latency 73585ns (14717 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 1630ns (326 clock cycles) and accumulated latency 65835ns (13167 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 59740ns (11948 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 1400ns (280 clock cycles) and accumulated latency 53430ns (10686 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 3345ns (669 clock cycles) and accumulated latency 49505ns (9901 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 41515ns (8303 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 1020ns (204 clock cycles) and accumulated latency 33880ns (6776 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 885ns (177 clock cycles) and accumulated latency 28735ns (5747 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 24855ns (4971 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 650ns (130 clock cycles) and accumulated latency 15890ns (3178 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 510ns (102 clock cycles) and accumulated latency 11330ns (2266 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 265ns (53 clock cycles) and accumulated latency 3315ns (663 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 208 - Tile (13, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 4755ns (951 clock cycles) and accumulated latency 122130ns (24426 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 2370ns (474 clock cycles) and accumulated latency 100675ns (20135 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 1800ns (360 clock cycles) and accumulated latency 87170ns (17434 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 1930ns (386 clock cycles) and accumulated latency 78665ns (15733 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 3700ns (740 clock cycles) and accumulated latency 73585ns (14717 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 1630ns (326 clock cycles) and accumulated latency 65835ns (13167 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 59740ns (11948 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 1400ns (280 clock cycles) and accumulated latency 53430ns (10686 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 3345ns (669 clock cycles) and accumulated latency 49505ns (9901 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 41515ns (8303 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 1020ns (204 clock cycles) and accumulated latency 33880ns (6776 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 885ns (177 clock cycles) and accumulated latency 28735ns (5747 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 24855ns (4971 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 650ns (130 clock cycles) and accumulated latency 15890ns (3178 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 510ns (102 clock cycles) and accumulated latency 11330ns (2266 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177445ns: start-end pair with latency 265ns (53 clock cycles) and accumulated latency 3315ns (663 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177445ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 4760ns (952 clock cycles) and accumulated latency 122135ns (24427 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 2375ns (475 clock cycles) and accumulated latency 100680ns (20136 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 1805ns (361 clock cycles) and accumulated latency 87175ns (17435 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 1935ns (387 clock cycles) and accumulated latency 78670ns (15734 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 3705ns (741 clock cycles) and accumulated latency 73590ns (14718 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 1635ns (327 clock cycles) and accumulated latency 65840ns (13168 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 1510ns (302 clock cycles) and accumulated latency 59745ns (11949 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 1405ns (281 clock cycles) and accumulated latency 53435ns (10687 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 3350ns (670 clock cycles) and accumulated latency 49510ns (9902 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 1175ns (235 clock cycles) and accumulated latency 41520ns (8304 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 1025ns (205 clock cycles) and accumulated latency 33885ns (6777 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 890ns (178 clock cycles) and accumulated latency 28740ns (5748 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 24860ns (4972 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 655ns (131 clock cycles) and accumulated latency 15895ns (3179 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 515ns (103 clock cycles) and accumulated latency 11335ns (2267 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 270ns (54 clock cycles) and accumulated latency 3320ns (664 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 4760ns (952 clock cycles) and accumulated latency 122135ns (24427 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 2375ns (475 clock cycles) and accumulated latency 100680ns (20136 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 1805ns (361 clock cycles) and accumulated latency 87175ns (17435 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 1935ns (387 clock cycles) and accumulated latency 78670ns (15734 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 3705ns (741 clock cycles) and accumulated latency 73590ns (14718 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 1635ns (327 clock cycles) and accumulated latency 65840ns (13168 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 1510ns (302 clock cycles) and accumulated latency 59745ns (11949 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 1405ns (281 clock cycles) and accumulated latency 53435ns (10687 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 3350ns (670 clock cycles) and accumulated latency 49510ns (9902 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 1175ns (235 clock cycles) and accumulated latency 41520ns (8304 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 1025ns (205 clock cycles) and accumulated latency 33885ns (6777 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 890ns (178 clock cycles) and accumulated latency 28740ns (5748 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 24860ns (4972 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 655ns (131 clock cycles) and accumulated latency 15895ns (3179 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 515ns (103 clock cycles) and accumulated latency 11335ns (2267 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 270ns (54 clock cycles) and accumulated latency 3320ns (664 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 4760ns (952 clock cycles) and accumulated latency 122135ns (24427 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 2375ns (475 clock cycles) and accumulated latency 100680ns (20136 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 1805ns (361 clock cycles) and accumulated latency 87175ns (17435 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 1935ns (387 clock cycles) and accumulated latency 78670ns (15734 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 3705ns (741 clock cycles) and accumulated latency 73590ns (14718 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 1635ns (327 clock cycles) and accumulated latency 65840ns (13168 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 1510ns (302 clock cycles) and accumulated latency 59745ns (11949 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 1405ns (281 clock cycles) and accumulated latency 53435ns (10687 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 3350ns (670 clock cycles) and accumulated latency 49510ns (9902 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 1175ns (235 clock cycles) and accumulated latency 41520ns (8304 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 1025ns (205 clock cycles) and accumulated latency 33885ns (6777 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 890ns (178 clock cycles) and accumulated latency 28740ns (5748 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 3030ns (606 clock cycles) and accumulated latency 24860ns (4972 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 655ns (131 clock cycles) and accumulated latency 15895ns (3179 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 515ns (103 clock cycles) and accumulated latency 11335ns (2267 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177450ns: start-end pair with latency 270ns (54 clock cycles) and accumulated latency 3320ns (664 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177450ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 49 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 50 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 51 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 53 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 54 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 55 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 57 - Tile (3, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 58 - Tile (3, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 59 - Tile (3, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 61 - Tile (3, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 62 - Tile (3, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 63 - Tile (3, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 81 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 82 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 83 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 85 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 86 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 87 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 89 - Tile (5, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 90 - Tile (5, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 91 - Tile (5, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 93 - Tile (5, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 94 - Tile (5, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 95 - Tile (5, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 177 - Tile (11, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 178 - Tile (11, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 179 - Tile (11, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 181 - Tile (11, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 182 - Tile (11, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 183 - Tile (11, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 185 - Tile (11, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 186 - Tile (11, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 187 - Tile (11, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 189 - Tile (11, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 190 - Tile (11, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 191 - Tile (11, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177455ns
# [TB][mhartid 241 - Tile (15, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 242 - Tile (15, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 243 - Tile (15, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 245 - Tile (15, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 246 - Tile (15, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 247 - Tile (15, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 249 - Tile (15, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 250 - Tile (15, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 251 - Tile (15, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 253 - Tile (15, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 254 - Tile (15, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 255 - Tile (15, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177455ns
# [TB][mhartid 33 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 34 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 35 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 37 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 38 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 39 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 41 - Tile (2, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 42 - Tile (2, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 43 - Tile (2, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 45 - Tile (2, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 46 - Tile (2, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 47 - Tile (2, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 65 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 66 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 67 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 69 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 70 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 71 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 73 - Tile (4, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 74 - Tile (4, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 75 - Tile (4, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 77 - Tile (4, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 78 - Tile (4, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 79 - Tile (4, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 161 - Tile (10, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 162 - Tile (10, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 163 - Tile (10, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 165 - Tile (10, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 166 - Tile (10, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 167 - Tile (10, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 169 - Tile (10, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 170 - Tile (10, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 171 - Tile (10, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 173 - Tile (10, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 174 - Tile (10, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 175 - Tile (10, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 225 - Tile (14, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 226 - Tile (14, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 227 - Tile (14, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 229 - Tile (14, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 230 - Tile (14, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 231 - Tile (14, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 233 - Tile (14, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 234 - Tile (14, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 235 - Tile (14, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 237 - Tile (14, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 238 - Tile (14, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 239 - Tile (14, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177460ns
# [TB][mhartid 17 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 18 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 19 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 21 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 22 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 23 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 25 - Tile (1, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 26 - Tile (1, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 27 - Tile (1, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 29 - Tile (1, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 30 - Tile (1, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 31 - Tile (1, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 145 - Tile (9, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 146 - Tile (9, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 147 - Tile (9, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 149 - Tile (9, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 150 - Tile (9, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 151 - Tile (9, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 153 - Tile (9, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 154 - Tile (9, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 155 - Tile (9, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 157 - Tile (9, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 158 - Tile (9, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 159 - Tile (9, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 209 - Tile (13, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 210 - Tile (13, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 211 - Tile (13, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 213 - Tile (13, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 214 - Tile (13, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 215 - Tile (13, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 217 - Tile (13, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 218 - Tile (13, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 219 - Tile (13, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 221 - Tile (13, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 222 - Tile (13, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 223 - Tile (13, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177465ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 9 - Tile (0, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 10 - Tile (0, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 11 - Tile (0, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 13 - Tile (0, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 14 - Tile (0, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 15 - Tile (0, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 129 - Tile (8, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 130 - Tile (8, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 131 - Tile (8, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 133 - Tile (8, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 134 - Tile (8, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 135 - Tile (8, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 137 - Tile (8, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 138 - Tile (8, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 139 - Tile (8, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 141 - Tile (8, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 142 - Tile (8, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 143 - Tile (8, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 193 - Tile (12, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 194 - Tile (12, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 195 - Tile (12, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 197 - Tile (12, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 198 - Tile (12, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 199 - Tile (12, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 201 - Tile (12, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 202 - Tile (12, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 203 - Tile (12, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 205 - Tile (12, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 206 - Tile (12, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 207 - Tile (12, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177470ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177580ns: start-end pair with latency 4750ns (950 clock cycles) and accumulated latency 122645ns (24529 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177580ns: start-end pair with latency 2365ns (473 clock cycles) and accumulated latency 101205ns (20241 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177580ns: start-end pair with latency 1795ns (359 clock cycles) and accumulated latency 87385ns (17477 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177580ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 79005ns (15801 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177580ns: start-end pair with latency 3695ns (739 clock cycles) and accumulated latency 73965ns (14793 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177580ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 66255ns (13251 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177580ns: start-end pair with latency 1500ns (300 clock cycles) and accumulated latency 59990ns (11998 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177580ns: start-end pair with latency 1395ns (279 clock cycles) and accumulated latency 53720ns (10744 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177580ns: start-end pair with latency 3340ns (668 clock cycles) and accumulated latency 49825ns (9965 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177580ns: start-end pair with latency 1165ns (233 clock cycles) and accumulated latency 41535ns (8307 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177580ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 34185ns (6837 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177580ns: start-end pair with latency 880ns (176 clock cycles) and accumulated latency 29130ns (5826 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177580ns: start-end pair with latency 3020ns (604 clock cycles) and accumulated latency 24975ns (4995 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177580ns: start-end pair with latency 645ns (129 clock cycles) and accumulated latency 16380ns (3276 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177580ns: start-end pair with latency 505ns (101 clock cycles) and accumulated latency 11370ns (2274 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 177580ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177585ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177585ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177585ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177585ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177585ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177585ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177585ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177585ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177585ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177585ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177585ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 177585ns
# [TB][mhartid 121 - Tile (7, 9)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 177590ns: start-end pair with latency 3200ns (640 clock cycles) and accumulated latency 3200ns (640 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177595ns
# [TB][mhartid 97 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177600ns
# [TB][mhartid 98 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177600ns
# [TB][mhartid 99 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177600ns
# [TB][mhartid 101 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177600ns
# [TB][mhartid 102 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177600ns
# [TB][mhartid 103 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177600ns
# [TB][mhartid 105 - Tile (6, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177600ns
# [TB][mhartid 106 - Tile (6, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177600ns
# [TB][mhartid 107 - Tile (6, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177600ns
# [TB][mhartid 109 - Tile (6, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177600ns
# [TB][mhartid 110 - Tile (6, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177600ns
# [TB][mhartid 111 - Tile (6, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177600ns
# [TB][mhartid 48 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177645ns
# [TB][mhartid 80 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177645ns
# [TB][mhartid 176 - Tile (11, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177645ns
# [TB][mhartid 240 - Tile (15, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177645ns
# [TB][mhartid 32 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177650ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177650ns
# [TB][mhartid 160 - Tile (10, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177650ns
# [TB][mhartid 224 - Tile (14, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177650ns
# [TB][mhartid 16 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177655ns
# [TB][mhartid 144 - Tile (9, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177655ns
# [TB][mhartid 208 - Tile (13, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177655ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177660ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177660ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177660ns
# [TB][mhartid 122 - Tile (7, 10)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 177740ns: start-end pair with latency 3305ns (661 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177745ns
# [TB][mhartid 96 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177790ns
# [TB][mhartid 52 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177825ns
# [TB][mhartid 84 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177825ns
# [TB][mhartid 180 - Tile (11, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177825ns
# [TB][mhartid 244 - Tile (15, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177825ns
# [TB][mhartid 36 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177830ns
# [TB][mhartid 68 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177830ns
# [TB][mhartid 164 - Tile (10, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177830ns
# [TB][mhartid 228 - Tile (14, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177830ns
# [TB][mhartid 20 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177835ns
# [TB][mhartid 148 - Tile (9, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177835ns
# [TB][mhartid 212 - Tile (13, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177835ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177840ns
# [TB][mhartid 132 - Tile (8, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177840ns
# [TB][mhartid 196 - Tile (12, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177840ns
# [TB][mhartid 123 - Tile (7, 11)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 177875ns: start-end pair with latency 3395ns (679 clock cycles) and accumulated latency 3395ns (679 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 177880ns
# [TB][mhartid 56 - Tile (3, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177970ns
# [TB][mhartid 88 - Tile (5, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177970ns
# [TB][mhartid 100 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177970ns
# [TB][mhartid 184 - Tile (11, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177970ns
# [TB][mhartid 248 - Tile (15, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177970ns
# [TB][mhartid 40 - Tile (2, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177975ns
# [TB][mhartid 72 - Tile (4, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177975ns
# [TB][mhartid 168 - Tile (10, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177975ns
# [TB][mhartid 232 - Tile (14, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177975ns
# [TB][mhartid 24 - Tile (1, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177980ns
# [TB][mhartid 152 - Tile (9, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177980ns
# [TB][mhartid 216 - Tile (13, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177980ns
# [TB][mhartid 8 - Tile (0, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177985ns
# [TB][mhartid 136 - Tile (8, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177985ns
# [TB][mhartid 200 - Tile (12, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 177985ns
# [TB][mhartid 125 - Tile (7, 13)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 178110ns: start-end pair with latency 3470ns (694 clock cycles) and accumulated latency 3470ns (694 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 178115ns
# [TB][mhartid 125 - Tile (7, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 178115ns
# [TB][mhartid 60 - Tile (3, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 178145ns
# [TB][mhartid 92 - Tile (5, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 178145ns
# [TB][mhartid 188 - Tile (11, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 178145ns
# [TB][mhartid 252 - Tile (15, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 178145ns
# [TB][mhartid 44 - Tile (2, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 178150ns
# [TB][mhartid 76 - Tile (4, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 178150ns
# [TB][mhartid 172 - Tile (10, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 178150ns
# [TB][mhartid 236 - Tile (14, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 178150ns
# [TB][mhartid 28 - Tile (1, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 178155ns
# [TB][mhartid 156 - Tile (9, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 178155ns
# [TB][mhartid 220 - Tile (13, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 178155ns
# [TB][mhartid 12 - Tile (0, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 178160ns
# [TB][mhartid 140 - Tile (8, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 178160ns
# [TB][mhartid 204 - Tile (12, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 178160ns
# [TB][mhartid 126 - Tile (7, 14)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 178250ns: start-end pair with latency 3495ns (699 clock cycles) and accumulated latency 3495ns (699 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 178255ns
# [TB][mhartid 108 - Tile (6, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 178290ns
# [TB][mhartid 127 - Tile (7, 15)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 178495ns: start-end pair with latency 3660ns (732 clock cycles) and accumulated latency 3660ns (732 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 178500ns
# [TB][mhartid 48 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 178730ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 2195ns (439 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 178730ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 2195ns (439 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 178730ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 2195ns (439 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 178730ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 2195ns (439 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 178735ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 2195ns (439 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 178735ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 2195ns (439 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 178735ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 2195ns (439 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 178735ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 2195ns (439 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 178740ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 2195ns (439 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 178740ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 2195ns (439 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 178740ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 2195ns (439 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 178745ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 2195ns (439 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 178745ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 2195ns (439 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 178745ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 2195ns (439 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 178765ns: start-end pair with latency 4750ns (950 clock cycles) and accumulated latency 123240ns (24648 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 178765ns: start-end pair with latency 2365ns (473 clock cycles) and accumulated latency 101750ns (20350 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 178765ns: start-end pair with latency 1795ns (359 clock cycles) and accumulated latency 88375ns (17675 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 178765ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 79910ns (15982 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 178765ns: start-end pair with latency 3695ns (739 clock cycles) and accumulated latency 74735ns (14947 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 178765ns: start-end pair with latency 1625ns (325 clock cycles) and accumulated latency 66930ns (13386 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 178765ns: start-end pair with latency 1500ns (300 clock cycles) and accumulated latency 60815ns (12163 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 178765ns: start-end pair with latency 1395ns (279 clock cycles) and accumulated latency 54475ns (10895 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 178765ns: start-end pair with latency 3340ns (668 clock cycles) and accumulated latency 50405ns (10081 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 178765ns: start-end pair with latency 1165ns (233 clock cycles) and accumulated latency 42345ns (8469 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 178765ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 34690ns (6938 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 178765ns: start-end pair with latency 880ns (176 clock cycles) and accumulated latency 29165ns (5833 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 178765ns: start-end pair with latency 3020ns (604 clock cycles) and accumulated latency 25225ns (5045 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 178765ns: start-end pair with latency 645ns (129 clock cycles) and accumulated latency 16245ns (3249 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 178765ns: start-end pair with latency 505ns (101 clock cycles) and accumulated latency 11705ns (2341 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 178765ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 178770ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 178770ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 178770ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 178770ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 178770ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 178770ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 178770ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 178770ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 178770ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 178770ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 178770ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 178770ns
# [TB][mhartid 113 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 178785ns
# [TB][mhartid 114 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 178785ns
# [TB][mhartid 115 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 178785ns
# [TB][mhartid 117 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 178785ns
# [TB][mhartid 118 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 178785ns
# [TB][mhartid 119 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 178785ns
# [TB][mhartid 121 - Tile (7, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 178785ns
# [TB][mhartid 122 - Tile (7, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 178785ns
# [TB][mhartid 123 - Tile (7, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 178785ns
# [TB][mhartid 125 - Tile (7, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 178785ns
# [TB][mhartid 126 - Tile (7, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 178785ns
# [TB][mhartid 127 - Tile (7, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 178785ns
# [TB][mhartid 48 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 178790ns
# [TB][mhartid 80 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 178790ns
# [TB][mhartid 176 - Tile (11, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 178790ns
# [TB][mhartid 240 - Tile (15, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 178790ns
# [TB][mhartid 32 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 178795ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 178795ns
# [TB][mhartid 160 - Tile (10, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 178795ns
# [TB][mhartid 224 - Tile (14, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 178795ns
# [TB][mhartid 16 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 178800ns
# [TB][mhartid 144 - Tile (9, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 178800ns
# [TB][mhartid 208 - Tile (13, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 178800ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 178805ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 178805ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 178805ns
# [TB][mhartid 96 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 178875ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 2195ns (439 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 178935ns
# [TB][mhartid 112 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 178975ns
# [TB][mhartid 52 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 178990ns: start-end pair with latency 1160ns (232 clock cycles) and accumulated latency 2350ns (470 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 178990ns: start-end pair with latency 1160ns (232 clock cycles) and accumulated latency 2350ns (470 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 178990ns: start-end pair with latency 1160ns (232 clock cycles) and accumulated latency 2350ns (470 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 178990ns: start-end pair with latency 1160ns (232 clock cycles) and accumulated latency 2350ns (470 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 178995ns: start-end pair with latency 1160ns (232 clock cycles) and accumulated latency 2350ns (470 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 178995ns: start-end pair with latency 1160ns (232 clock cycles) and accumulated latency 2350ns (470 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 178995ns: start-end pair with latency 1160ns (232 clock cycles) and accumulated latency 2350ns (470 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 178995ns: start-end pair with latency 1160ns (232 clock cycles) and accumulated latency 2350ns (470 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179000ns: start-end pair with latency 1160ns (232 clock cycles) and accumulated latency 2350ns (470 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179000ns: start-end pair with latency 1160ns (232 clock cycles) and accumulated latency 2350ns (470 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179000ns: start-end pair with latency 1160ns (232 clock cycles) and accumulated latency 2350ns (470 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179005ns: start-end pair with latency 1160ns (232 clock cycles) and accumulated latency 2350ns (470 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179005ns: start-end pair with latency 1160ns (232 clock cycles) and accumulated latency 2350ns (470 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179005ns: start-end pair with latency 1160ns (232 clock cycles) and accumulated latency 2350ns (470 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179050ns
# [TB][mhartid 84 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179050ns
# [TB][mhartid 180 - Tile (11, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179050ns
# [TB][mhartid 244 - Tile (15, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179050ns
# [TB][mhartid 36 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179055ns
# [TB][mhartid 68 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179055ns
# [TB][mhartid 164 - Tile (10, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179055ns
# [TB][mhartid 228 - Tile (14, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179055ns
# [TB][mhartid 20 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179060ns
# [TB][mhartid 148 - Tile (9, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179060ns
# [TB][mhartid 212 - Tile (13, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179060ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179065ns
# [TB][mhartid 132 - Tile (8, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179065ns
# [TB][mhartid 196 - Tile (12, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179065ns
# [TB][mhartid 100 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179135ns: start-end pair with latency 1160ns (232 clock cycles) and accumulated latency 2325ns (465 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179155ns
# [TB][mhartid 100 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179195ns
# [TB][mhartid 56 - Tile (3, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179215ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 2500ns (500 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179215ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 2500ns (500 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179215ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 2500ns (500 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179215ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 2500ns (500 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179220ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 2500ns (500 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179220ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 2500ns (500 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179220ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 2500ns (500 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179220ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 2500ns (500 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179225ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 2500ns (500 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179225ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 2500ns (500 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179225ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 2500ns (500 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179230ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 2500ns (500 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179230ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 2500ns (500 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179230ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 2500ns (500 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179275ns
# [TB][mhartid 88 - Tile (5, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179275ns
# [TB][mhartid 184 - Tile (11, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179275ns
# [TB][mhartid 248 - Tile (15, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179275ns
# [TB][mhartid 40 - Tile (2, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179280ns
# [TB][mhartid 72 - Tile (4, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179280ns
# [TB][mhartid 168 - Tile (10, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179280ns
# [TB][mhartid 232 - Tile (14, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179280ns
# [TB][mhartid 24 - Tile (1, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179285ns
# [TB][mhartid 152 - Tile (9, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179285ns
# [TB][mhartid 216 - Tile (13, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179285ns
# [TB][mhartid 8 - Tile (0, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179290ns
# [TB][mhartid 136 - Tile (8, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179290ns
# [TB][mhartid 200 - Tile (12, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179290ns
# [TB][mhartid 120 - Tile (7, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179300ns
# [TB][mhartid 104 - Tile (6, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179360ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 2485ns (497 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179420ns
# [TB][mhartid 60 - Tile (3, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179470ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 2640ns (528 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179470ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 2640ns (528 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179470ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 2640ns (528 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179470ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 2640ns (528 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179475ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 2640ns (528 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179475ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 2640ns (528 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179475ns
# [TB][mhartid 172 - Tile (10, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179475ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 2640ns (528 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179475ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 2640ns (528 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179480ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 2640ns (528 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179480ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 2640ns (528 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179480ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 2640ns (528 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179485ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 2640ns (528 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179485ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 2640ns (528 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179485ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 2640ns (528 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179530ns
# [TB][mhartid 92 - Tile (5, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179530ns
# [TB][mhartid 188 - Tile (11, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179530ns
# [TB][mhartid 252 - Tile (15, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179530ns
# [TB][mhartid 44 - Tile (2, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179535ns
# [TB][mhartid 76 - Tile (4, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179535ns
# [TB][mhartid 172 - Tile (10, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179535ns
# [TB][mhartid 236 - Tile (14, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179535ns
# [TB][mhartid 28 - Tile (1, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179540ns
# [TB][mhartid 156 - Tile (9, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179540ns
# [TB][mhartid 220 - Tile (13, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179540ns
# [TB][mhartid 12 - Tile (0, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179545ns
# [TB][mhartid 140 - Tile (8, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179545ns
# [TB][mhartid 204 - Tile (12, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179545ns
# [TB][mhartid 108 - Tile (6, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179615ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 2695ns (539 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179675ns
# [TB][mhartid 48 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179790ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3190ns (638 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179790ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3190ns (638 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179790ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3190ns (638 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179790ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3190ns (638 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179795ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3190ns (638 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179795ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3190ns (638 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179795ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3190ns (638 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179795ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3190ns (638 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179800ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3190ns (638 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179800ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3190ns (638 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179800ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3190ns (638 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179805ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3190ns (638 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179805ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3190ns (638 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179805ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3190ns (638 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179835ns
# [TB][mhartid 80 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179835ns
# [TB][mhartid 176 - Tile (11, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179835ns
# [TB][mhartid 240 - Tile (15, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179835ns
# [TB][mhartid 32 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179840ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179840ns
# [TB][mhartid 160 - Tile (10, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179840ns
# [TB][mhartid 224 - Tile (14, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179840ns
# [TB][mhartid 16 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179845ns
# [TB][mhartid 144 - Tile (9, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179845ns
# [TB][mhartid 208 - Tile (13, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179845ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179850ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179850ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179850ns
# [TB][mhartid 96 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 179935ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3190ns (638 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 179980ns
# [TB][mhartid 52 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180050ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3345ns (669 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180050ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3345ns (669 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180050ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3345ns (669 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180050ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3345ns (669 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180055ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3345ns (669 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180055ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3345ns (669 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180055ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3345ns (669 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180055ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3345ns (669 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180060ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3345ns (669 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180060ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 2230ns (446 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180060ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3345ns (669 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180060ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3345ns (669 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180065ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3345ns (669 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180065ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3345ns (669 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180065ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3345ns (669 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180095ns
# [TB][mhartid 84 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180095ns
# [TB][mhartid 180 - Tile (11, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180095ns
# [TB][mhartid 244 - Tile (15, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180095ns
# [TB][mhartid 36 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180100ns
# [TB][mhartid 68 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180100ns
# [TB][mhartid 164 - Tile (10, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180100ns
# [TB][mhartid 228 - Tile (14, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180100ns
# [TB][mhartid 20 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180105ns
# [TB][mhartid 148 - Tile (9, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180105ns
# [TB][mhartid 212 - Tile (13, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180105ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180110ns
# [TB][mhartid 132 - Tile (8, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180110ns
# [TB][mhartid 196 - Tile (12, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180110ns
# [TB][mhartid 112 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180120ns
# [TB][mhartid 100 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180195ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3320ns (664 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180240ns
# [TB][mhartid 56 - Tile (3, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180275ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3495ns (699 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180275ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3495ns (699 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180275ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3495ns (699 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180275ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3495ns (699 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180280ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3495ns (699 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180280ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3495ns (699 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180280ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3495ns (699 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180280ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3495ns (699 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180285ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3495ns (699 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180285ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3495ns (699 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180285ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3495ns (699 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180290ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3495ns (699 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180290ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3495ns (699 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180290ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3495ns (699 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180320ns
# [TB][mhartid 88 - Tile (5, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180320ns
# [TB][mhartid 116 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180320ns: start-end pair with latency 1160ns (232 clock cycles) and accumulated latency 2320ns (464 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180320ns
# [TB][mhartid 248 - Tile (15, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180320ns
# [TB][mhartid 40 - Tile (2, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180325ns
# [TB][mhartid 72 - Tile (4, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180325ns
# [TB][mhartid 168 - Tile (10, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180325ns
# [TB][mhartid 232 - Tile (14, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180325ns
# [TB][mhartid 24 - Tile (1, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180330ns
# [TB][mhartid 152 - Tile (9, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180330ns
# [TB][mhartid 216 - Tile (13, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180330ns
# [TB][mhartid 8 - Tile (0, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180335ns
# [TB][mhartid 136 - Tile (8, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180335ns
# [TB][mhartid 200 - Tile (12, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180335ns
# [TB][mhartid 116 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180380ns
# [TB][mhartid 104 - Tile (6, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180420ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3480ns (696 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180465ns
# [TB][mhartid 60 - Tile (3, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180530ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3635ns (727 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180530ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3635ns (727 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180530ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3635ns (727 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180530ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3635ns (727 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180535ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3635ns (727 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180535ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3635ns (727 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180535ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3635ns (727 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180535ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3635ns (727 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180540ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3635ns (727 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180540ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3635ns (727 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180540ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3635ns (727 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180545ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3635ns (727 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180545ns: start-end pair with latency 1240ns (248 clock cycles) and accumulated latency 2500ns (500 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180545ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3635ns (727 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180545ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3635ns (727 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180575ns
# [TB][mhartid 92 - Tile (5, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180575ns
# [TB][mhartid 188 - Tile (11, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180575ns
# [TB][mhartid 252 - Tile (15, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180575ns
# [TB][mhartid 44 - Tile (2, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180580ns
# [TB][mhartid 76 - Tile (4, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180580ns
# [TB][mhartid 172 - Tile (10, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180580ns
# [TB][mhartid 236 - Tile (14, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180580ns
# [TB][mhartid 28 - Tile (1, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180585ns
# [TB][mhartid 156 - Tile (9, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180585ns
# [TB][mhartid 220 - Tile (13, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180585ns
# [TB][mhartid 12 - Tile (0, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180590ns
# [TB][mhartid 140 - Tile (8, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180590ns
# [TB][mhartid 204 - Tile (12, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180590ns
# [TB][mhartid 120 - Tile (7, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180605ns
# [TB][mhartid 108 - Tile (6, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180675ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3690ns (738 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180720ns
# [TB][mhartid 124 - Tile (7, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180800ns: start-end pair with latency 1320ns (264 clock cycles) and accumulated latency 2640ns (528 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180835ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4185ns (837 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180835ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4185ns (837 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180835ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4185ns (837 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180835ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4185ns (837 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180840ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4185ns (837 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180840ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4185ns (837 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180840ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4185ns (837 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180840ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4185ns (837 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180845ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4185ns (837 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180845ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4185ns (837 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180845ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4185ns (837 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180850ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4185ns (837 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180850ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4185ns (837 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180850ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4185ns (837 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 180860ns
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 180870ns
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 180870ns
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 180870ns
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 180870ns
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 180875ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 180875ns
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 180875ns
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 180875ns
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 180880ns
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 180880ns
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 180880ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 180885ns
# [TB][mhartid 48 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180885ns
# [TB][mhartid 80 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180885ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 180885ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180885ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 180885ns
# [TB][mhartid 240 - Tile (15, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180885ns
# [TB][mhartid 32 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180890ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180890ns
# [TB][mhartid 160 - Tile (10, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180890ns
# [TB][mhartid 224 - Tile (14, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180890ns
# [TB][mhartid 16 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180895ns
# [TB][mhartid 144 - Tile (9, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180895ns
# [TB][mhartid 208 - Tile (13, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180895ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180900ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180900ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180900ns
# [TB][mhartid 96 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 180980ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4185ns (837 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181015ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181030ns
# [TB][mhartid 52 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181095ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4340ns (868 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181095ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4340ns (868 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181095ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4340ns (868 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181095ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4340ns (868 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181100ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4340ns (868 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181100ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4340ns (868 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181100ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4340ns (868 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181100ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4340ns (868 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181105ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4340ns (868 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181105ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4340ns (868 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181105ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4340ns (868 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181110ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4340ns (868 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181110ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4340ns (868 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181110ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4340ns (868 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181120ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3225ns (645 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181130ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181130ns
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181130ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181130ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181135ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181135ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181135ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181135ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181140ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181140ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181140ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181145ns
# [TB][mhartid 52 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181145ns
# [TB][mhartid 84 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181145ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181145ns
# [TB][mhartid 180 - Tile (11, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181145ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181145ns
# [TB][mhartid 244 - Tile (15, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181145ns
# [TB][mhartid 36 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181150ns
# [TB][mhartid 68 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181150ns
# [TB][mhartid 164 - Tile (10, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181150ns
# [TB][mhartid 228 - Tile (14, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181150ns
# [TB][mhartid 20 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181155ns
# [TB][mhartid 148 - Tile (9, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181155ns
# [TB][mhartid 212 - Tile (13, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181155ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181160ns
# [TB][mhartid 132 - Tile (8, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181160ns
# [TB][mhartid 196 - Tile (12, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181160ns
# [TB][mhartid 112 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 181165ns
# [TB][mhartid 100 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181240ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4315ns (863 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181275ns
# [TB][mhartid 100 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181290ns
# [TB][mhartid 56 - Tile (3, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181320ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4490ns (898 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181320ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4490ns (898 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181320ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4490ns (898 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181320ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4490ns (898 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181325ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4490ns (898 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181325ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4490ns (898 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181325ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4490ns (898 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181325ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4490ns (898 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181330ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4490ns (898 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181330ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4490ns (898 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181330ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4490ns (898 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181335ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4490ns (898 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181335ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4490ns (898 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181335ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4490ns (898 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181355ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181355ns
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181355ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181355ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181360ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181360ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181360ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181360ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181365ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181365ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181365ns
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181370ns
# [TB][mhartid 56 - Tile (3, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181370ns
# [TB][mhartid 88 - Tile (5, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181370ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181370ns
# [TB][mhartid 184 - Tile (11, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181370ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181370ns
# [TB][mhartid 248 - Tile (15, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181370ns
# [TB][mhartid 40 - Tile (2, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181375ns
# [TB][mhartid 72 - Tile (4, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181375ns
# [TB][mhartid 168 - Tile (10, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181375ns
# [TB][mhartid 232 - Tile (14, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181375ns
# [TB][mhartid 24 - Tile (1, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181380ns
# [TB][mhartid 116 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181380ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3315ns (663 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181380ns
# [TB][mhartid 216 - Tile (13, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181380ns
# [TB][mhartid 8 - Tile (0, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181385ns
# [TB][mhartid 136 - Tile (8, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181385ns
# [TB][mhartid 200 - Tile (12, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181385ns
# [TB][mhartid 116 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 181425ns
# [TB][mhartid 104 - Tile (6, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181465ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4475ns (895 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181500ns
# [TB][mhartid 104 - Tile (6, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181515ns
# [TB][mhartid 60 - Tile (3, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181575ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4630ns (926 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181575ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4630ns (926 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181575ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4630ns (926 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181575ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4630ns (926 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181580ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4630ns (926 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181580ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4630ns (926 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181580ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4630ns (926 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181580ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4630ns (926 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181585ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4630ns (926 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181585ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4630ns (926 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181585ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4630ns (926 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181590ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4630ns (926 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181590ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4630ns (926 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181590ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4630ns (926 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181605ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3495ns (699 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181610ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181610ns
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181610ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181610ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181615ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181615ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181615ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181615ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181620ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181620ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181620ns
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181625ns
# [TB][mhartid 60 - Tile (3, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181625ns
# [TB][mhartid 92 - Tile (5, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181625ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181625ns
# [TB][mhartid 188 - Tile (11, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181625ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181625ns
# [TB][mhartid 252 - Tile (15, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181625ns
# [TB][mhartid 44 - Tile (2, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181630ns
# [TB][mhartid 76 - Tile (4, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181630ns
# [TB][mhartid 172 - Tile (10, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181630ns
# [TB][mhartid 236 - Tile (14, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181630ns
# [TB][mhartid 28 - Tile (1, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181635ns
# [TB][mhartid 156 - Tile (9, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181635ns
# [TB][mhartid 220 - Tile (13, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181635ns
# [TB][mhartid 12 - Tile (0, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181640ns
# [TB][mhartid 140 - Tile (8, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181640ns
# [TB][mhartid 204 - Tile (12, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181640ns
# [TB][mhartid 120 - Tile (7, 8)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 181650ns
# [TB][mhartid 108 - Tile (6, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181720ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4685ns (937 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 181755ns
# [TB][mhartid 108 - Tile (6, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181770ns
# [TB][mhartid 124 - Tile (7, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 181860ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 3635ns (727 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 123120ns (24624 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 105095ns (21019 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 91590ns (18318 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 83085ns (16617 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 740ns (148 clock cycles) and accumulated latency 74315ns (14863 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 70255ns (14051 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 64160ns (12832 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 57850ns (11570 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 515ns (103 clock cycles) and accumulated latency 50010ns (10002 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 45935ns (9187 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 38300ns (7660 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 33155ns (6631 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 25105ns (5021 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 20310ns (4062 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 15750ns (3150 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 7735ns (1547 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 123120ns (24624 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 105095ns (21019 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 91590ns (18318 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 83085ns (16617 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 740ns (148 clock cycles) and accumulated latency 74315ns (14863 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 70255ns (14051 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 64160ns (12832 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 57850ns (11570 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 515ns (103 clock cycles) and accumulated latency 50010ns (10002 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 45935ns (9187 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 38300ns (7660 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 33155ns (6631 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 25105ns (5021 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 20310ns (4062 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 15750ns (3150 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 7735ns (1547 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 123120ns (24624 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 105095ns (21019 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 91590ns (18318 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 83085ns (16617 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 740ns (148 clock cycles) and accumulated latency 74315ns (14863 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 70255ns (14051 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 64160ns (12832 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 57850ns (11570 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 515ns (103 clock cycles) and accumulated latency 50010ns (10002 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 45935ns (9187 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 38300ns (7660 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 33155ns (6631 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 25105ns (5021 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 20310ns (4062 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 15750ns (3150 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 7735ns (1547 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 123120ns (24624 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 105095ns (21019 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 91590ns (18318 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 83085ns (16617 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 740ns (148 clock cycles) and accumulated latency 74315ns (14863 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 70255ns (14051 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 64160ns (12832 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 57850ns (11570 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 515ns (103 clock cycles) and accumulated latency 50010ns (10002 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 45935ns (9187 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 38300ns (7660 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 33155ns (6631 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 25105ns (5021 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 20310ns (4062 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 15750ns (3150 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181890ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 7735ns (1547 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 123125ns (24625 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 105100ns (21020 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 91595ns (18319 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 83090ns (16618 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 740ns (148 clock cycles) and accumulated latency 74320ns (14864 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 70260ns (14052 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 64165ns (12833 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 57855ns (11571 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 515ns (103 clock cycles) and accumulated latency 50015ns (10003 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 45940ns (9188 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 38305ns (7661 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 33160ns (6632 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 25110ns (5022 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 20315ns (4063 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 15755ns (3151 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 7740ns (1548 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 123125ns (24625 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 105100ns (21020 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 91595ns (18319 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 83090ns (16618 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 740ns (148 clock cycles) and accumulated latency 74320ns (14864 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 70260ns (14052 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 64165ns (12833 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 57855ns (11571 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 515ns (103 clock cycles) and accumulated latency 50015ns (10003 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 45940ns (9188 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 38305ns (7661 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 33160ns (6632 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 25110ns (5022 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 20315ns (4063 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 15755ns (3151 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 7740ns (1548 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 160 - Tile (10, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 123125ns (24625 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 105100ns (21020 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 91595ns (18319 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 83090ns (16618 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 740ns (148 clock cycles) and accumulated latency 74320ns (14864 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 70260ns (14052 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 64165ns (12833 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 57855ns (11571 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 515ns (103 clock cycles) and accumulated latency 50015ns (10003 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 45940ns (9188 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 38305ns (7661 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 33160ns (6632 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 25110ns (5022 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 20315ns (4063 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 15755ns (3151 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 7740ns (1548 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 224 - Tile (14, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 123125ns (24625 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 105100ns (21020 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 91595ns (18319 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 83090ns (16618 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 740ns (148 clock cycles) and accumulated latency 74320ns (14864 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 70260ns (14052 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 64165ns (12833 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 57855ns (11571 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 515ns (103 clock cycles) and accumulated latency 50015ns (10003 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 45940ns (9188 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 38305ns (7661 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 33160ns (6632 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 25110ns (5022 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 20315ns (4063 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 15755ns (3151 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181895ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 7740ns (1548 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181895ns
# [TB][mhartid 16 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 123130ns (24626 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 105105ns (21021 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 91600ns (18320 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 83095ns (16619 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 740ns (148 clock cycles) and accumulated latency 74325ns (14865 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 70265ns (14053 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 64170ns (12834 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 57860ns (11572 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 515ns (103 clock cycles) and accumulated latency 50020ns (10004 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 45945ns (9189 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 38310ns (7662 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 33165ns (6633 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 25115ns (5023 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 20320ns (4064 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 15760ns (3152 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 7745ns (1549 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 144 - Tile (9, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 123130ns (24626 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 105105ns (21021 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 91600ns (18320 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 83095ns (16619 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 740ns (148 clock cycles) and accumulated latency 74325ns (14865 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 70265ns (14053 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 64170ns (12834 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 57860ns (11572 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 515ns (103 clock cycles) and accumulated latency 50020ns (10004 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 45945ns (9189 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 38310ns (7662 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 33165ns (6633 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 25115ns (5023 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 20320ns (4064 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 15760ns (3152 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 7745ns (1549 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 208 - Tile (13, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 123130ns (24626 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 105105ns (21021 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 91600ns (18320 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 83095ns (16619 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 740ns (148 clock cycles) and accumulated latency 74325ns (14865 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 70265ns (14053 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 64170ns (12834 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 57860ns (11572 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 515ns (103 clock cycles) and accumulated latency 50020ns (10004 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 45945ns (9189 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 38310ns (7662 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 33165ns (6633 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 25115ns (5023 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 20320ns (4064 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 15760ns (3152 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181900ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 7745ns (1549 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181900ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 123135ns (24627 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 105110ns (21022 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 91605ns (18321 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 83100ns (16620 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 740ns (148 clock cycles) and accumulated latency 74330ns (14866 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 70270ns (14054 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 64175ns (12835 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 57865ns (11573 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 515ns (103 clock cycles) and accumulated latency 50025ns (10005 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 45950ns (9190 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 38315ns (7663 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 33170ns (6634 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 25120ns (5024 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 20325ns (4065 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 15765ns (3153 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 7750ns (1550 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 124 - Tile (7, 12)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 181905ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 123135ns (24627 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 105110ns (21022 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 91605ns (18321 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 83100ns (16620 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 740ns (148 clock cycles) and accumulated latency 74330ns (14866 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 70270ns (14054 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 64175ns (12835 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 57865ns (11573 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 515ns (103 clock cycles) and accumulated latency 50025ns (10005 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 45950ns (9190 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 38315ns (7663 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 33170ns (6634 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 25120ns (5024 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 20325ns (4065 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 15765ns (3153 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 7750ns (1550 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 123135ns (24627 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 105110ns (21022 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 91605ns (18321 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 83100ns (16620 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 740ns (148 clock cycles) and accumulated latency 74330ns (14866 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 70270ns (14054 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 64175ns (12835 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 57865ns (11573 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 515ns (103 clock cycles) and accumulated latency 50025ns (10005 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 45950ns (9190 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 38315ns (7663 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 33170ns (6634 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 25120ns (5024 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 20325ns (4065 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 15765ns (3153 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 181905ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 7750ns (1550 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181905ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 181910ns
# [TB][mhartid 49 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 50 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 51 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 53 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 54 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 55 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 57 - Tile (3, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 58 - Tile (3, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 59 - Tile (3, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 61 - Tile (3, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 62 - Tile (3, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 63 - Tile (3, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 81 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 82 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 83 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 85 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 86 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 87 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 89 - Tile (5, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 90 - Tile (5, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 91 - Tile (5, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 93 - Tile (5, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 94 - Tile (5, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 95 - Tile (5, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 177 - Tile (11, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 178 - Tile (11, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 179 - Tile (11, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 181 - Tile (11, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 182 - Tile (11, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 183 - Tile (11, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 185 - Tile (11, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 186 - Tile (11, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 187 - Tile (11, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 189 - Tile (11, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 190 - Tile (11, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 191 - Tile (11, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 241 - Tile (15, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 242 - Tile (15, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 243 - Tile (15, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 245 - Tile (15, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 246 - Tile (15, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 247 - Tile (15, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 249 - Tile (15, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 250 - Tile (15, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 251 - Tile (15, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 253 - Tile (15, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 254 - Tile (15, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 255 - Tile (15, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181915ns
# [TB][mhartid 33 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 34 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 35 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 37 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 38 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 39 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 41 - Tile (2, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 42 - Tile (2, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 43 - Tile (2, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 45 - Tile (2, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 46 - Tile (2, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 47 - Tile (2, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 65 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 66 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 67 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 69 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 70 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 71 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 73 - Tile (4, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 74 - Tile (4, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 75 - Tile (4, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 77 - Tile (4, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 78 - Tile (4, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 79 - Tile (4, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 161 - Tile (10, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 162 - Tile (10, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 163 - Tile (10, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 165 - Tile (10, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 166 - Tile (10, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 167 - Tile (10, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 169 - Tile (10, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 170 - Tile (10, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 171 - Tile (10, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 173 - Tile (10, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 174 - Tile (10, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 175 - Tile (10, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 225 - Tile (14, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 226 - Tile (14, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 227 - Tile (14, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 229 - Tile (14, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 230 - Tile (14, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 231 - Tile (14, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 233 - Tile (14, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 234 - Tile (14, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 235 - Tile (14, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 237 - Tile (14, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 238 - Tile (14, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 239 - Tile (14, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181920ns
# [TB][mhartid 17 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 18 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 19 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 21 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 22 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 23 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 25 - Tile (1, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 26 - Tile (1, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 27 - Tile (1, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 29 - Tile (1, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 30 - Tile (1, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 31 - Tile (1, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 145 - Tile (9, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 146 - Tile (9, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 147 - Tile (9, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 149 - Tile (9, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 150 - Tile (9, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 151 - Tile (9, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 153 - Tile (9, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 154 - Tile (9, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 155 - Tile (9, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 157 - Tile (9, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 158 - Tile (9, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 159 - Tile (9, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 209 - Tile (13, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 210 - Tile (13, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 211 - Tile (13, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 213 - Tile (13, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 214 - Tile (13, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 215 - Tile (13, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 217 - Tile (13, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 218 - Tile (13, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 219 - Tile (13, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 221 - Tile (13, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 222 - Tile (13, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 223 - Tile (13, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181925ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 9 - Tile (0, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 10 - Tile (0, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 11 - Tile (0, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 13 - Tile (0, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 14 - Tile (0, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 15 - Tile (0, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 129 - Tile (8, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 130 - Tile (8, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 131 - Tile (8, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 133 - Tile (8, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 134 - Tile (8, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 135 - Tile (8, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 137 - Tile (8, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 138 - Tile (8, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 139 - Tile (8, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 141 - Tile (8, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 142 - Tile (8, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 143 - Tile (8, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 193 - Tile (12, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 194 - Tile (12, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 195 - Tile (12, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 197 - Tile (12, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 198 - Tile (12, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 199 - Tile (12, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 201 - Tile (12, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 202 - Tile (12, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 203 - Tile (12, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 205 - Tile (12, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 206 - Tile (12, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 207 - Tile (12, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181930ns
# [TB][mhartid 48 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 182005ns
# [TB][mhartid 80 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 182005ns
# [TB][mhartid 176 - Tile (11, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 182005ns
# [TB][mhartid 240 - Tile (15, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 182005ns
# [TB][mhartid 32 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 182010ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 182010ns
# [TB][mhartid 160 - Tile (10, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 182010ns
# [TB][mhartid 224 - Tile (14, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 182010ns
# [TB][mhartid 16 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 182015ns
# [TB][mhartid 144 - Tile (9, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 182015ns
# [TB][mhartid 208 - Tile (13, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 182015ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 182020ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 182020ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 182020ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 182035ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 123645ns (24729 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 182035ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 105635ns (21127 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 182035ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 91815ns (18363 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 182035ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 83435ns (16687 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 182035ns: start-end pair with latency 740ns (148 clock cycles) and accumulated latency 74705ns (14941 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 182035ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 70685ns (14137 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 182035ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 64420ns (12884 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 182035ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 58150ns (11630 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 182035ns: start-end pair with latency 515ns (103 clock cycles) and accumulated latency 50340ns (10068 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 182035ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 45965ns (9193 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 182035ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 38615ns (7723 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 182035ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 33560ns (6712 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 182035ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 25235ns (5047 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 182035ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 20810ns (4162 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 182035ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 15800ns (3160 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 182035ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 7735ns (1547 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 182040ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 182040ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 182040ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 182040ns
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 182040ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 182040ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 182040ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 182040ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 182040ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 182040ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 182040ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 182040ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 182040ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 182040ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 182040ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 182040ns
# [TB][mhartid 97 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 182060ns
# [TB][mhartid 98 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 182060ns
# [TB][mhartid 99 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 182060ns
# [TB][mhartid 101 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 182060ns
# [TB][mhartid 102 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 182060ns
# [TB][mhartid 103 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 182060ns
# [TB][mhartid 105 - Tile (6, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 182060ns
# [TB][mhartid 106 - Tile (6, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 182060ns
# [TB][mhartid 107 - Tile (6, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 182060ns
# [TB][mhartid 109 - Tile (6, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 182060ns
# [TB][mhartid 110 - Tile (6, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 182060ns
# [TB][mhartid 111 - Tile (6, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 182060ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 182150ns
# [TB][mhartid 112 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 182165ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4220ns (844 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182190ns
# [TB][mhartid 84 - Tile (5, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182190ns
# [TB][mhartid 180 - Tile (11, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182190ns
# [TB][mhartid 244 - Tile (15, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182190ns
# [TB][mhartid 36 - Tile (2, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182195ns
# [TB][mhartid 68 - Tile (4, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182195ns
# [TB][mhartid 164 - Tile (10, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182195ns
# [TB][mhartid 228 - Tile (14, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182195ns
# [TB][mhartid 20 - Tile (1, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182200ns
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 182200ns
# [TB][mhartid 148 - Tile (9, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182200ns
# [TB][mhartid 212 - Tile (13, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182200ns
# [TB][mhartid 4 - Tile (0, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182205ns
# [TB][mhartid 132 - Tile (8, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182205ns
# [TB][mhartid 196 - Tile (12, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182205ns
# [TB][mhartid 112 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 182215ns
# [TB][mhartid 100 - Tile (6, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182335ns
# [TB][mhartid 56 - Tile (3, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182370ns
# [TB][mhartid 88 - Tile (5, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182370ns
# [TB][mhartid 184 - Tile (11, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182370ns
# [TB][mhartid 248 - Tile (15, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182370ns
# [TB][mhartid 40 - Tile (2, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182375ns
# [TB][mhartid 72 - Tile (4, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182375ns
# [TB][mhartid 168 - Tile (10, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182375ns
# [TB][mhartid 232 - Tile (14, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182375ns
# [TB][mhartid 24 - Tile (1, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182380ns
# [TB][mhartid 152 - Tile (9, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182380ns
# [TB][mhartid 216 - Tile (13, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182380ns
# [TB][mhartid 8 - Tile (0, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182385ns
# [TB][mhartid 136 - Tile (8, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182385ns
# [TB][mhartid 200 - Tile (12, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182385ns
# [TB][mhartid 116 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 182425ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4310ns (862 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 182460ns
# [TB][mhartid 116 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 182475ns
# [TB][mhartid 104 - Tile (6, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182515ns
# [TB][mhartid 60 - Tile (3, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182550ns
# [TB][mhartid 92 - Tile (5, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182550ns
# [TB][mhartid 188 - Tile (11, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182550ns
# [TB][mhartid 252 - Tile (15, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182550ns
# [TB][mhartid 44 - Tile (2, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182555ns
# [TB][mhartid 76 - Tile (4, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182555ns
# [TB][mhartid 172 - Tile (10, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182555ns
# [TB][mhartid 236 - Tile (14, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182555ns
# [TB][mhartid 28 - Tile (1, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182560ns
# [TB][mhartid 156 - Tile (9, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182560ns
# [TB][mhartid 220 - Tile (13, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182560ns
# [TB][mhartid 12 - Tile (0, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182565ns
# [TB][mhartid 140 - Tile (8, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182565ns
# [TB][mhartid 204 - Tile (12, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182565ns
# [TB][mhartid 120 - Tile (7, 8)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 182650ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4490ns (898 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 182685ns
# [TB][mhartid 108 - Tile (6, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 182695ns
# [TB][mhartid 120 - Tile (7, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 182700ns
# [TB][mhartid 124 - Tile (7, 12)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 182905ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 4630ns (926 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 182940ns
# [TB][mhartid 124 - Tile (7, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 182955ns
# [TB][mhartid 112 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 183220ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 124240ns (24848 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 183220ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 106180ns (21236 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 183220ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 92805ns (18561 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 183220ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 84340ns (16868 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 183220ns: start-end pair with latency 740ns (148 clock cycles) and accumulated latency 75475ns (15095 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 183220ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 71360ns (14272 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 183220ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 65245ns (13049 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 183220ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 58905ns (11781 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 183220ns: start-end pair with latency 515ns (103 clock cycles) and accumulated latency 50920ns (10184 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 183220ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 46775ns (9355 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 183220ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 39120ns (7824 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 183220ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 33595ns (6719 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 183220ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 25485ns (5097 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 183220ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 20675ns (4135 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 183220ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 16135ns (3227 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 183220ns: start-end pair with latency 4430ns (886 clock cycles) and accumulated latency 7735ns (1547 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 183225ns
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 183225ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 183225ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 183225ns
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 183225ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 183225ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 183225ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 183225ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 183225ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 183225ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 183225ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 183225ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 183225ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 183225ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 183225ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 183225ns
# [TB][mhartid 113 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183245ns
# [TB][mhartid 114 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183245ns
# [TB][mhartid 115 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183245ns
# [TB][mhartid 117 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183245ns
# [TB][mhartid 118 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183245ns
# [TB][mhartid 119 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183245ns
# [TB][mhartid 121 - Tile (7, 9)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183245ns
# [TB][mhartid 122 - Tile (7, 10)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183245ns
# [TB][mhartid 123 - Tile (7, 11)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183245ns
# [TB][mhartid 125 - Tile (7, 13)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183245ns
# [TB][mhartid 126 - Tile (7, 14)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183245ns
# [TB][mhartid 127 - Tile (7, 15)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183245ns
# [TB][mhartid 112 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183335ns
# [TB][mhartid 52 - Tile (3, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 183365ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 1170ns (234 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 183365ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 1170ns (234 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 183365ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 1170ns (234 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 183365ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 1170ns (234 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 183370ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 1170ns (234 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183370ns
# [TB][mhartid 68 - Tile (4, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 183370ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 1170ns (234 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183370ns
# [TB][mhartid 164 - Tile (10, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 183370ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 1170ns (234 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183370ns
# [TB][mhartid 228 - Tile (14, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 183370ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 1170ns (234 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183370ns
# [TB][mhartid 20 - Tile (1, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 183375ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 1170ns (234 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183375ns
# [TB][mhartid 68 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183375ns
# [TB][mhartid 148 - Tile (9, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 183375ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 1170ns (234 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183375ns
# [TB][mhartid 212 - Tile (13, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 183375ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 1170ns (234 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183375ns
# [TB][mhartid 4 - Tile (0, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 183380ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 1170ns (234 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183380ns
# [TB][mhartid 132 - Tile (8, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 183380ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 1170ns (234 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183380ns
# [TB][mhartid 196 - Tile (12, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 183380ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 1170ns (234 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183380ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183385ns
# [TB][mhartid 132 - Tile (8, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183385ns
# [TB][mhartid 196 - Tile (12, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183385ns
# [TB][mhartid 100 - Tile (6, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 183510ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 1170ns (234 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183515ns
# [TB][mhartid 116 - Tile (7, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 183520ns
# [TB][mhartid 120 - Tile (7, 8)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 183700ns
# [TB][mhartid 56 - Tile (3, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 183785ns: start-end pair with latency 1410ns (282 clock cycles) and accumulated latency 1410ns (282 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 183785ns: start-end pair with latency 1410ns (282 clock cycles) and accumulated latency 1410ns (282 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 183785ns: start-end pair with latency 1410ns (282 clock cycles) and accumulated latency 1410ns (282 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 183785ns: start-end pair with latency 1410ns (282 clock cycles) and accumulated latency 1410ns (282 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 183790ns: start-end pair with latency 1410ns (282 clock cycles) and accumulated latency 1410ns (282 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183790ns
# [TB][mhartid 72 - Tile (4, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 183790ns: start-end pair with latency 1410ns (282 clock cycles) and accumulated latency 1410ns (282 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183790ns
# [TB][mhartid 168 - Tile (10, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 183790ns: start-end pair with latency 1410ns (282 clock cycles) and accumulated latency 1410ns (282 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183790ns
# [TB][mhartid 232 - Tile (14, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 183790ns: start-end pair with latency 1410ns (282 clock cycles) and accumulated latency 1410ns (282 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183790ns
# [TB][mhartid 24 - Tile (1, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 183795ns: start-end pair with latency 1410ns (282 clock cycles) and accumulated latency 1410ns (282 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183795ns
# [TB][mhartid 72 - Tile (4, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183795ns
# [TB][mhartid 152 - Tile (9, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 183795ns: start-end pair with latency 1410ns (282 clock cycles) and accumulated latency 1410ns (282 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183795ns
# [TB][mhartid 216 - Tile (13, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 183795ns: start-end pair with latency 1410ns (282 clock cycles) and accumulated latency 1410ns (282 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183795ns
# [TB][mhartid 8 - Tile (0, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 183800ns: start-end pair with latency 1410ns (282 clock cycles) and accumulated latency 1410ns (282 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183800ns
# [TB][mhartid 136 - Tile (8, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 183800ns: start-end pair with latency 1410ns (282 clock cycles) and accumulated latency 1410ns (282 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183800ns
# [TB][mhartid 200 - Tile (12, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 183800ns: start-end pair with latency 1410ns (282 clock cycles) and accumulated latency 1410ns (282 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183800ns
# [TB][mhartid 8 - Tile (0, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183805ns
# [TB][mhartid 136 - Tile (8, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183805ns
# [TB][mhartid 200 - Tile (12, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183805ns
# [TB][mhartid 124 - Tile (7, 12)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 183880ns
# [TB][mhartid 104 - Tile (6, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 183930ns: start-end pair with latency 1410ns (282 clock cycles) and accumulated latency 1410ns (282 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 183935ns
# [TB][mhartid 60 - Tile (3, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 184365ns: start-end pair with latency 1810ns (362 clock cycles) and accumulated latency 1810ns (362 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 184365ns: start-end pair with latency 1810ns (362 clock cycles) and accumulated latency 1810ns (362 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 184365ns: start-end pair with latency 1810ns (362 clock cycles) and accumulated latency 1810ns (362 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 184365ns: start-end pair with latency 1810ns (362 clock cycles) and accumulated latency 1810ns (362 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 184370ns: start-end pair with latency 1810ns (362 clock cycles) and accumulated latency 1810ns (362 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 184370ns
# [TB][mhartid 76 - Tile (4, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 184370ns: start-end pair with latency 1810ns (362 clock cycles) and accumulated latency 1810ns (362 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 184370ns
# [TB][mhartid 172 - Tile (10, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 184370ns: start-end pair with latency 1810ns (362 clock cycles) and accumulated latency 1810ns (362 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 184370ns
# [TB][mhartid 236 - Tile (14, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 184370ns: start-end pair with latency 1810ns (362 clock cycles) and accumulated latency 1810ns (362 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 184370ns
# [TB][mhartid 28 - Tile (1, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 184375ns: start-end pair with latency 1810ns (362 clock cycles) and accumulated latency 1810ns (362 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 184375ns
# [TB][mhartid 76 - Tile (4, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 184375ns
# [TB][mhartid 156 - Tile (9, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 184375ns: start-end pair with latency 1810ns (362 clock cycles) and accumulated latency 1810ns (362 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 184375ns
# [TB][mhartid 220 - Tile (13, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 184375ns: start-end pair with latency 1810ns (362 clock cycles) and accumulated latency 1810ns (362 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 184375ns
# [TB][mhartid 12 - Tile (0, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 184380ns: start-end pair with latency 1810ns (362 clock cycles) and accumulated latency 1810ns (362 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 184380ns
# [TB][mhartid 140 - Tile (8, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 184380ns: start-end pair with latency 1810ns (362 clock cycles) and accumulated latency 1810ns (362 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 184380ns
# [TB][mhartid 204 - Tile (12, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 184380ns: start-end pair with latency 1810ns (362 clock cycles) and accumulated latency 1810ns (362 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 184380ns
# [TB][mhartid 12 - Tile (0, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 184385ns
# [TB][mhartid 140 - Tile (8, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 184385ns
# [TB][mhartid 204 - Tile (12, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 184385ns
# [TB][mhartid 108 - Tile (6, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 184510ns: start-end pair with latency 1810ns (362 clock cycles) and accumulated latency 1810ns (362 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 184515ns
# [TB][mhartid 48 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 125745ns (25149 clock cycles)
# [TB][mhartid 49 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 107810ns (21562 clock cycles)
# [TB][mhartid 50 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 94305ns (18861 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 85800ns (17160 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 75575ns (15115 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 72970ns (14594 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 66875ns (13375 clock cycles)
# [TB][mhartid 55 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 60565ns (12113 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 50850ns (10170 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 48650ns (9730 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 41015ns (8203 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 35870ns (7174 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 25365ns (5073 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 23025ns (4605 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 18465ns (3693 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 10450ns (2090 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 125745ns (25149 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 107810ns (21562 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 94305ns (18861 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 85800ns (17160 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 75575ns (15115 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 72970ns (14594 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 66875ns (13375 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 60565ns (12113 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 50850ns (10170 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 48650ns (9730 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 41015ns (8203 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 35870ns (7174 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 25365ns (5073 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 23025ns (4605 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 18465ns (3693 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 10450ns (2090 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 125745ns (25149 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 107810ns (21562 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 94305ns (18861 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 85800ns (17160 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 75575ns (15115 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 72970ns (14594 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 66875ns (13375 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 60565ns (12113 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 50850ns (10170 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 48650ns (9730 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 41015ns (8203 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 35870ns (7174 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 25365ns (5073 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 23025ns (4605 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 18465ns (3693 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 10450ns (2090 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 125745ns (25149 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 107810ns (21562 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 94305ns (18861 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 85800ns (17160 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 75575ns (15115 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 72970ns (14594 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 66875ns (13375 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 60565ns (12113 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 50850ns (10170 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 48650ns (9730 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 41015ns (8203 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 35870ns (7174 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 25365ns (5073 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 23025ns (4605 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 18465ns (3693 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184635ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 10450ns (2090 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 125750ns (25150 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 107815ns (21563 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 94310ns (18862 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 85805ns (17161 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 75580ns (15116 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 72975ns (14595 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 66880ns (13376 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 60570ns (12114 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 50855ns (10171 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 48655ns (9731 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 41020ns (8204 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 35875ns (7175 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 25370ns (5074 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 23030ns (4606 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 18470ns (3694 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 10455ns (2091 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184640ns
# [TB][mhartid 56 - Tile (3, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184640ns
# [TB][mhartid 60 - Tile (3, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184640ns
# [TB][mhartid 64 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 125750ns (25150 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 107815ns (21563 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 94310ns (18862 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 85805ns (17161 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 75580ns (15116 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 72975ns (14595 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 66880ns (13376 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 60570ns (12114 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 50855ns (10171 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 48655ns (9731 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 41020ns (8204 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 35875ns (7175 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 25370ns (5074 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 23030ns (4606 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 18470ns (3694 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 10455ns (2091 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184640ns
# [TB][mhartid 88 - Tile (5, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184640ns
# [TB][mhartid 92 - Tile (5, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184640ns
# [TB][mhartid 160 - Tile (10, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 125750ns (25150 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 107815ns (21563 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 94310ns (18862 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 85805ns (17161 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 75580ns (15116 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 72975ns (14595 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 66880ns (13376 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 60570ns (12114 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 50855ns (10171 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 48655ns (9731 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 41020ns (8204 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 35875ns (7175 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 25370ns (5074 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 23030ns (4606 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 18470ns (3694 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 10455ns (2091 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184640ns
# [TB][mhartid 184 - Tile (11, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184640ns
# [TB][mhartid 188 - Tile (11, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184640ns
# [TB][mhartid 224 - Tile (14, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 125750ns (25150 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 107815ns (21563 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 94310ns (18862 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 85805ns (17161 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 75580ns (15116 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 72975ns (14595 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 66880ns (13376 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 60570ns (12114 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 50855ns (10171 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 48655ns (9731 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 41020ns (8204 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 35875ns (7175 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 25370ns (5074 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 23030ns (4606 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 18470ns (3694 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184640ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 10455ns (2091 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184640ns
# [TB][mhartid 248 - Tile (15, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184640ns
# [TB][mhartid 252 - Tile (15, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184640ns
# [TB][mhartid 16 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 125755ns (25151 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 107820ns (21564 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 94315ns (18863 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 85810ns (17162 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 75585ns (15117 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 72980ns (14596 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 66885ns (13377 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 60575ns (12115 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 50860ns (10172 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 48660ns (9732 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 41025ns (8205 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 35880ns (7176 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 25375ns (5075 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 23035ns (4607 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 18475ns (3695 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 10460ns (2092 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184645ns
# [TB][mhartid 40 - Tile (2, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184645ns
# [TB][mhartid 44 - Tile (2, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184645ns
# [TB][mhartid 68 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184645ns
# [TB][mhartid 72 - Tile (4, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184645ns
# [TB][mhartid 76 - Tile (4, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184645ns
# [TB][mhartid 144 - Tile (9, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 125755ns (25151 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 107820ns (21564 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 94315ns (18863 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 85810ns (17162 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 75585ns (15117 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 72980ns (14596 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 66885ns (13377 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 60575ns (12115 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 50860ns (10172 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 48660ns (9732 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 41025ns (8205 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 35880ns (7176 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 25375ns (5075 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 23035ns (4607 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 18475ns (3695 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 10460ns (2092 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184645ns
# [TB][mhartid 168 - Tile (10, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184645ns
# [TB][mhartid 172 - Tile (10, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184645ns
# [TB][mhartid 208 - Tile (13, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 125755ns (25151 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 107820ns (21564 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 94315ns (18863 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 85810ns (17162 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 75585ns (15117 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 72980ns (14596 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 66885ns (13377 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 60575ns (12115 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 50860ns (10172 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 48660ns (9732 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 41025ns (8205 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 35880ns (7176 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 25375ns (5075 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 23035ns (4607 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 18475ns (3695 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184645ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 10460ns (2092 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184645ns
# [TB][mhartid 232 - Tile (14, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184645ns
# [TB][mhartid 236 - Tile (14, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184645ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 125760ns (25152 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 107825ns (21565 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 94320ns (18864 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 85815ns (17163 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 75590ns (15118 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 72985ns (14597 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 66890ns (13378 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 60580ns (12116 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 50865ns (10173 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 48665ns (9733 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 41030ns (8206 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 35885ns (7177 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 25380ns (5076 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 23040ns (4608 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 18480ns (3696 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 10465ns (2093 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184650ns
# [TB][mhartid 24 - Tile (1, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184650ns
# [TB][mhartid 28 - Tile (1, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184650ns
# [TB][mhartid 128 - Tile (8, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 125760ns (25152 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 107825ns (21565 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 94320ns (18864 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 85815ns (17163 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 75590ns (15118 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 72985ns (14597 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 66890ns (13378 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 60580ns (12116 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 50865ns (10173 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 48665ns (9733 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 41030ns (8206 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 35885ns (7177 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 25380ns (5076 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 23040ns (4608 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 18480ns (3696 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 10465ns (2093 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184650ns
# [TB][mhartid 152 - Tile (9, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184650ns
# [TB][mhartid 156 - Tile (9, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184650ns
# [TB][mhartid 192 - Tile (12, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 125760ns (25152 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 107825ns (21565 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 94320ns (18864 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 85815ns (17163 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 75590ns (15118 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 72985ns (14597 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 66890ns (13378 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 60580ns (12116 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 50865ns (10173 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 48665ns (9733 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 41030ns (8206 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 35885ns (7177 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 25380ns (5076 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 23040ns (4608 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 18480ns (3696 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184650ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 10465ns (2093 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184650ns
# [TB][mhartid 216 - Tile (13, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184650ns
# [TB][mhartid 220 - Tile (13, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184650ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184655ns
# [TB][mhartid 8 - Tile (0, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184655ns
# [TB][mhartid 12 - Tile (0, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184655ns
# [TB][mhartid 132 - Tile (8, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184655ns
# [TB][mhartid 136 - Tile (8, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184655ns
# [TB][mhartid 140 - Tile (8, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184655ns
# [TB][mhartid 196 - Tile (12, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184655ns
# [TB][mhartid 200 - Tile (12, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184655ns
# [TB][mhartid 204 - Tile (12, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184655ns
# [TB][mhartid 49 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 50 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 51 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 53 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 54 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 55 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 57 - Tile (3, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 58 - Tile (3, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 59 - Tile (3, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 61 - Tile (3, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 62 - Tile (3, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 63 - Tile (3, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 81 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 82 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 83 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 85 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 86 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 87 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 89 - Tile (5, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 90 - Tile (5, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 91 - Tile (5, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 93 - Tile (5, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 94 - Tile (5, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 95 - Tile (5, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 177 - Tile (11, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 178 - Tile (11, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 179 - Tile (11, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 181 - Tile (11, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 182 - Tile (11, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 183 - Tile (11, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 185 - Tile (11, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 186 - Tile (11, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 187 - Tile (11, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 189 - Tile (11, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 190 - Tile (11, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 191 - Tile (11, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 241 - Tile (15, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 242 - Tile (15, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 243 - Tile (15, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 245 - Tile (15, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 246 - Tile (15, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 247 - Tile (15, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 249 - Tile (15, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 250 - Tile (15, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 251 - Tile (15, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 253 - Tile (15, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 254 - Tile (15, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 255 - Tile (15, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184665ns
# [TB][mhartid 33 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 34 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 35 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 37 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 38 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 39 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 41 - Tile (2, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 42 - Tile (2, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 43 - Tile (2, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 45 - Tile (2, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 46 - Tile (2, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 47 - Tile (2, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 65 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 66 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 67 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 69 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 70 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 71 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 73 - Tile (4, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 74 - Tile (4, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 75 - Tile (4, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 77 - Tile (4, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 78 - Tile (4, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 79 - Tile (4, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 161 - Tile (10, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 162 - Tile (10, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 163 - Tile (10, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 165 - Tile (10, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 166 - Tile (10, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 167 - Tile (10, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 169 - Tile (10, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 170 - Tile (10, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 171 - Tile (10, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 173 - Tile (10, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 174 - Tile (10, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 175 - Tile (10, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 225 - Tile (14, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 226 - Tile (14, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 227 - Tile (14, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 229 - Tile (14, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 230 - Tile (14, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 231 - Tile (14, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 233 - Tile (14, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 234 - Tile (14, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 235 - Tile (14, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 237 - Tile (14, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 238 - Tile (14, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 239 - Tile (14, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184670ns
# [TB][mhartid 17 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 18 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 19 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 21 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 22 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 23 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 25 - Tile (1, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 26 - Tile (1, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 27 - Tile (1, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 29 - Tile (1, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 30 - Tile (1, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 31 - Tile (1, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 145 - Tile (9, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 146 - Tile (9, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 147 - Tile (9, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 149 - Tile (9, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 150 - Tile (9, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 151 - Tile (9, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 153 - Tile (9, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 154 - Tile (9, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 155 - Tile (9, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 157 - Tile (9, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 158 - Tile (9, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 159 - Tile (9, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 209 - Tile (13, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 210 - Tile (13, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 211 - Tile (13, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 213 - Tile (13, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 214 - Tile (13, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 215 - Tile (13, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 217 - Tile (13, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 218 - Tile (13, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 219 - Tile (13, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 221 - Tile (13, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 222 - Tile (13, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 223 - Tile (13, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184675ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 9 - Tile (0, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 10 - Tile (0, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 11 - Tile (0, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 13 - Tile (0, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 14 - Tile (0, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 15 - Tile (0, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 129 - Tile (8, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 130 - Tile (8, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 131 - Tile (8, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 133 - Tile (8, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 134 - Tile (8, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 135 - Tile (8, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 137 - Tile (8, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 138 - Tile (8, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 139 - Tile (8, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 141 - Tile (8, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 142 - Tile (8, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 143 - Tile (8, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 193 - Tile (12, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 194 - Tile (12, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 195 - Tile (12, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 197 - Tile (12, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 198 - Tile (12, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 199 - Tile (12, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 201 - Tile (12, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 202 - Tile (12, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 203 - Tile (12, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 205 - Tile (12, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 206 - Tile (12, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 207 - Tile (12, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184680ns
# [TB][mhartid 116 - Tile (7, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 184695ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 1170ns (234 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 184700ns
# [TB][mhartid 48 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 184725ns
# [TB][mhartid 80 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 184725ns
# [TB][mhartid 176 - Tile (11, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 184725ns
# [TB][mhartid 240 - Tile (15, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 184725ns
# [TB][mhartid 32 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 184730ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 184730ns
# [TB][mhartid 160 - Tile (10, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 184730ns
# [TB][mhartid 224 - Tile (14, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 184730ns
# [TB][mhartid 16 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 184735ns
# [TB][mhartid 144 - Tile (9, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 184735ns
# [TB][mhartid 208 - Tile (13, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 184735ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 184740ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 184740ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 184740ns
# [TB][mhartid 96 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184780ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 126270ns (25254 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184780ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 108350ns (21670 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184780ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 94530ns (18906 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184780ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 86150ns (17230 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184780ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 75965ns (15193 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184780ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 73400ns (14680 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184780ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 67135ns (13427 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184780ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 60865ns (12173 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184780ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 51180ns (10236 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184780ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 48680ns (9736 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184780ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 41330ns (8266 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184780ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 36275ns (7255 clock cycles)
# [TB][mhartid 108 - Tile (6, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184780ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 25495ns (5099 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184780ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 23525ns (4705 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184780ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 18515ns (3703 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 184780ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 10450ns (2090 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184785ns
# [TB][mhartid 104 - Tile (6, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184785ns
# [TB][mhartid 108 - Tile (6, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184785ns
# [TB][mhartid 97 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184810ns
# [TB][mhartid 98 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184810ns
# [TB][mhartid 99 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184810ns
# [TB][mhartid 101 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184810ns
# [TB][mhartid 102 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184810ns
# [TB][mhartid 103 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184810ns
# [TB][mhartid 105 - Tile (6, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184810ns
# [TB][mhartid 106 - Tile (6, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184810ns
# [TB][mhartid 107 - Tile (6, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184810ns
# [TB][mhartid 109 - Tile (6, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184810ns
# [TB][mhartid 110 - Tile (6, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184810ns
# [TB][mhartid 111 - Tile (6, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 184810ns
# [TB][mhartid 49 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 184830ns: start-end pair with latency 43705ns (8741 clock cycles)
# [TB][mhartid 81 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 184830ns: start-end pair with latency 43705ns (8741 clock cycles)
# [TB][mhartid 177 - Tile (11, 1)] Detected sentinel end instruction in WB stage at time 184830ns: start-end pair with latency 43705ns (8741 clock cycles)
# [TB][mhartid 241 - Tile (15, 1)] Detected sentinel end instruction in WB stage at time 184830ns: start-end pair with latency 43705ns (8741 clock cycles)
# [TB][mhartid 33 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 184835ns: start-end pair with latency 43710ns (8742 clock cycles)
# [TB][PERF][mhartid 49 - Tile (3, 1)][CMI_PERF] Input communication sentinel accumulator state: 14420ns (2884 clock cycles)
# [TB][mhartid 65 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 184835ns: start-end pair with latency 43710ns (8742 clock cycles)
# [TB][PERF][mhartid 81 - Tile (5, 1)][CMI_PERF] Input communication sentinel accumulator state: 14420ns (2884 clock cycles)
# [TB][mhartid 161 - Tile (10, 1)] Detected sentinel end instruction in WB stage at time 184835ns: start-end pair with latency 43710ns (8742 clock cycles)
# [TB][PERF][mhartid 177 - Tile (11, 1)][CMI_PERF] Input communication sentinel accumulator state: 14420ns (2884 clock cycles)
# [TB][mhartid 225 - Tile (14, 1)] Detected sentinel end instruction in WB stage at time 184835ns: start-end pair with latency 43710ns (8742 clock cycles)
# [TB][PERF][mhartid 241 - Tile (15, 1)][CMI_PERF] Input communication sentinel accumulator state: 14420ns (2884 clock cycles)
# [TB][mhartid 17 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 184840ns: start-end pair with latency 43715ns (8743 clock cycles)
# [TB][PERF][mhartid 33 - Tile (2, 1)][CMI_PERF] Input communication sentinel accumulator state: 14420ns (2884 clock cycles)
# [TB][PERF][mhartid 65 - Tile (4, 1)][CMI_PERF] Input communication sentinel accumulator state: 14420ns (2884 clock cycles)
# [TB][mhartid 145 - Tile (9, 1)] Detected sentinel end instruction in WB stage at time 184840ns: start-end pair with latency 43715ns (8743 clock cycles)
# [TB][PERF][mhartid 161 - Tile (10, 1)][CMI_PERF] Input communication sentinel accumulator state: 14420ns (2884 clock cycles)
# [TB][mhartid 209 - Tile (13, 1)] Detected sentinel end instruction in WB stage at time 184840ns: start-end pair with latency 43715ns (8743 clock cycles)
# [TB][PERF][mhartid 225 - Tile (14, 1)][CMI_PERF] Input communication sentinel accumulator state: 14420ns (2884 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 184845ns: start-end pair with latency 43720ns (8744 clock cycles)
# [TB][PERF][mhartid 17 - Tile (1, 1)][CMI_PERF] Input communication sentinel accumulator state: 14420ns (2884 clock cycles)
# [TB][mhartid 129 - Tile (8, 1)] Detected sentinel end instruction in WB stage at time 184845ns: start-end pair with latency 43720ns (8744 clock cycles)
# [TB][PERF][mhartid 145 - Tile (9, 1)][CMI_PERF] Input communication sentinel accumulator state: 14420ns (2884 clock cycles)
# [TB][mhartid 193 - Tile (12, 1)] Detected sentinel end instruction in WB stage at time 184845ns: start-end pair with latency 43720ns (8744 clock cycles)
# [TB][PERF][mhartid 209 - Tile (13, 1)][CMI_PERF] Input communication sentinel accumulator state: 14420ns (2884 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMI_PERF] Input communication sentinel accumulator state: 14420ns (2884 clock cycles)
# [TB][PERF][mhartid 129 - Tile (8, 1)][CMI_PERF] Input communication sentinel accumulator state: 14420ns (2884 clock cycles)
# [TB][PERF][mhartid 193 - Tile (12, 1)][CMI_PERF] Input communication sentinel accumulator state: 14420ns (2884 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 184870ns
# [TB][mhartid 50 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 184875ns: start-end pair with latency 43750ns (8750 clock cycles)
# [TB][mhartid 82 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 184875ns: start-end pair with latency 43750ns (8750 clock cycles)
# [TB][mhartid 178 - Tile (11, 2)] Detected sentinel end instruction in WB stage at time 184875ns: start-end pair with latency 43750ns (8750 clock cycles)
# [TB][mhartid 242 - Tile (15, 2)] Detected sentinel end instruction in WB stage at time 184875ns: start-end pair with latency 43750ns (8750 clock cycles)
# [TB][mhartid 34 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 184880ns: start-end pair with latency 43755ns (8751 clock cycles)
# [TB][PERF][mhartid 50 - Tile (3, 2)][CMI_PERF] Input communication sentinel accumulator state: 16585ns (3317 clock cycles)
# [TB][mhartid 66 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 184880ns: start-end pair with latency 43755ns (8751 clock cycles)
# [TB][PERF][mhartid 82 - Tile (5, 2)][CMI_PERF] Input communication sentinel accumulator state: 16585ns (3317 clock cycles)
# [TB][mhartid 162 - Tile (10, 2)] Detected sentinel end instruction in WB stage at time 184880ns: start-end pair with latency 43755ns (8751 clock cycles)
# [TB][PERF][mhartid 178 - Tile (11, 2)][CMI_PERF] Input communication sentinel accumulator state: 16585ns (3317 clock cycles)
# [TB][mhartid 226 - Tile (14, 2)] Detected sentinel end instruction in WB stage at time 184880ns: start-end pair with latency 43755ns (8751 clock cycles)
# [TB][PERF][mhartid 242 - Tile (15, 2)][CMI_PERF] Input communication sentinel accumulator state: 16585ns (3317 clock cycles)
# [TB][mhartid 18 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 184885ns: start-end pair with latency 43760ns (8752 clock cycles)
# [TB][PERF][mhartid 34 - Tile (2, 2)][CMI_PERF] Input communication sentinel accumulator state: 16585ns (3317 clock cycles)
# [TB][PERF][mhartid 66 - Tile (4, 2)][CMI_PERF] Input communication sentinel accumulator state: 16585ns (3317 clock cycles)
# [TB][mhartid 146 - Tile (9, 2)] Detected sentinel end instruction in WB stage at time 184885ns: start-end pair with latency 43760ns (8752 clock cycles)
# [TB][PERF][mhartid 162 - Tile (10, 2)][CMI_PERF] Input communication sentinel accumulator state: 16585ns (3317 clock cycles)
# [TB][mhartid 210 - Tile (13, 2)] Detected sentinel end instruction in WB stage at time 184885ns: start-end pair with latency 43760ns (8752 clock cycles)
# [TB][PERF][mhartid 226 - Tile (14, 2)][CMI_PERF] Input communication sentinel accumulator state: 16585ns (3317 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 184890ns: start-end pair with latency 43765ns (8753 clock cycles)
# [TB][PERF][mhartid 18 - Tile (1, 2)][CMI_PERF] Input communication sentinel accumulator state: 16585ns (3317 clock cycles)
# [TB][mhartid 130 - Tile (8, 2)] Detected sentinel end instruction in WB stage at time 184890ns: start-end pair with latency 43765ns (8753 clock cycles)
# [TB][PERF][mhartid 146 - Tile (9, 2)][CMI_PERF] Input communication sentinel accumulator state: 16585ns (3317 clock cycles)
# [TB][mhartid 194 - Tile (12, 2)] Detected sentinel end instruction in WB stage at time 184890ns: start-end pair with latency 43765ns (8753 clock cycles)
# [TB][PERF][mhartid 210 - Tile (13, 2)][CMI_PERF] Input communication sentinel accumulator state: 16585ns (3317 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMI_PERF] Input communication sentinel accumulator state: 16585ns (3317 clock cycles)
# [TB][PERF][mhartid 130 - Tile (8, 2)][CMI_PERF] Input communication sentinel accumulator state: 16585ns (3317 clock cycles)
# [TB][PERF][mhartid 194 - Tile (12, 2)][CMI_PERF] Input communication sentinel accumulator state: 16585ns (3317 clock cycles)
# [TB][mhartid 51 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 184920ns: start-end pair with latency 43795ns (8759 clock cycles)
# [TB][mhartid 83 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 184920ns: start-end pair with latency 43795ns (8759 clock cycles)
# [TB][mhartid 179 - Tile (11, 3)] Detected sentinel end instruction in WB stage at time 184920ns: start-end pair with latency 43795ns (8759 clock cycles)
# [TB][mhartid 243 - Tile (15, 3)] Detected sentinel end instruction in WB stage at time 184920ns: start-end pair with latency 43795ns (8759 clock cycles)
# [TB][mhartid 35 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 184925ns: start-end pair with latency 43800ns (8760 clock cycles)
# [TB][PERF][mhartid 51 - Tile (3, 3)][CMI_PERF] Input communication sentinel accumulator state: 17610ns (3522 clock cycles)
# [TB][mhartid 67 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 184925ns: start-end pair with latency 43800ns (8760 clock cycles)
# [TB][PERF][mhartid 83 - Tile (5, 3)][CMI_PERF] Input communication sentinel accumulator state: 17610ns (3522 clock cycles)
# [TB][mhartid 163 - Tile (10, 3)] Detected sentinel end instruction in WB stage at time 184925ns: start-end pair with latency 43800ns (8760 clock cycles)
# [TB][PERF][mhartid 179 - Tile (11, 3)][CMI_PERF] Input communication sentinel accumulator state: 17610ns (3522 clock cycles)
# [TB][mhartid 227 - Tile (14, 3)] Detected sentinel end instruction in WB stage at time 184925ns: start-end pair with latency 43800ns (8760 clock cycles)
# [TB][PERF][mhartid 243 - Tile (15, 3)][CMI_PERF] Input communication sentinel accumulator state: 17610ns (3522 clock cycles)
# [TB][mhartid 19 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 184930ns: start-end pair with latency 43805ns (8761 clock cycles)
# [TB][PERF][mhartid 35 - Tile (2, 3)][CMI_PERF] Input communication sentinel accumulator state: 17610ns (3522 clock cycles)
# [TB][PERF][mhartid 67 - Tile (4, 3)][CMI_PERF] Input communication sentinel accumulator state: 17610ns (3522 clock cycles)
# [TB][mhartid 147 - Tile (9, 3)] Detected sentinel end instruction in WB stage at time 184930ns: start-end pair with latency 43805ns (8761 clock cycles)
# [TB][PERF][mhartid 163 - Tile (10, 3)][CMI_PERF] Input communication sentinel accumulator state: 17610ns (3522 clock cycles)
# [TB][mhartid 211 - Tile (13, 3)] Detected sentinel end instruction in WB stage at time 184930ns: start-end pair with latency 43805ns (8761 clock cycles)
# [TB][PERF][mhartid 227 - Tile (14, 3)][CMI_PERF] Input communication sentinel accumulator state: 17610ns (3522 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 184935ns: start-end pair with latency 43810ns (8762 clock cycles)
# [TB][PERF][mhartid 19 - Tile (1, 3)][CMI_PERF] Input communication sentinel accumulator state: 17610ns (3522 clock cycles)
# [TB][mhartid 131 - Tile (8, 3)] Detected sentinel end instruction in WB stage at time 184935ns: start-end pair with latency 43810ns (8762 clock cycles)
# [TB][PERF][mhartid 147 - Tile (9, 3)][CMI_PERF] Input communication sentinel accumulator state: 17610ns (3522 clock cycles)
# [TB][mhartid 195 - Tile (12, 3)] Detected sentinel end instruction in WB stage at time 184935ns: start-end pair with latency 43810ns (8762 clock cycles)
# [TB][PERF][mhartid 211 - Tile (13, 3)][CMI_PERF] Input communication sentinel accumulator state: 17610ns (3522 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMI_PERF] Input communication sentinel accumulator state: 17610ns (3522 clock cycles)
# [TB][PERF][mhartid 131 - Tile (8, 3)][CMI_PERF] Input communication sentinel accumulator state: 17610ns (3522 clock cycles)
# [TB][PERF][mhartid 195 - Tile (12, 3)][CMI_PERF] Input communication sentinel accumulator state: 17610ns (3522 clock cycles)
# [TB][mhartid 97 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 184975ns: start-end pair with latency 43850ns (8770 clock cycles)
# [TB][PERF][mhartid 97 - Tile (6, 1)][CMI_PERF] Input communication sentinel accumulator state: 14125ns (2825 clock cycles)
# [TB][mhartid 98 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 185020ns: start-end pair with latency 43895ns (8779 clock cycles)
# [TB][PERF][mhartid 98 - Tile (6, 2)][CMI_PERF] Input communication sentinel accumulator state: 16525ns (3305 clock cycles)
# [TB][mhartid 53 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 185045ns: start-end pair with latency 43920ns (8784 clock cycles)
# [TB][mhartid 85 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 185045ns: start-end pair with latency 43920ns (8784 clock cycles)
# [TB][mhartid 181 - Tile (11, 5)] Detected sentinel end instruction in WB stage at time 185045ns: start-end pair with latency 43920ns (8784 clock cycles)
# [TB][mhartid 245 - Tile (15, 5)] Detected sentinel end instruction in WB stage at time 185045ns: start-end pair with latency 43920ns (8784 clock cycles)
# [TB][mhartid 37 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 185050ns: start-end pair with latency 43925ns (8785 clock cycles)
# [TB][PERF][mhartid 53 - Tile (3, 5)][CMI_PERF] Input communication sentinel accumulator state: 19825ns (3965 clock cycles)
# [TB][mhartid 69 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 185050ns: start-end pair with latency 43925ns (8785 clock cycles)
# [TB][PERF][mhartid 85 - Tile (5, 5)][CMI_PERF] Input communication sentinel accumulator state: 19825ns (3965 clock cycles)
# [TB][mhartid 165 - Tile (10, 5)] Detected sentinel end instruction in WB stage at time 185050ns: start-end pair with latency 43925ns (8785 clock cycles)
# [TB][PERF][mhartid 181 - Tile (11, 5)][CMI_PERF] Input communication sentinel accumulator state: 19825ns (3965 clock cycles)
# [TB][mhartid 229 - Tile (14, 5)] Detected sentinel end instruction in WB stage at time 185050ns: start-end pair with latency 43925ns (8785 clock cycles)
# [TB][PERF][mhartid 245 - Tile (15, 5)][CMI_PERF] Input communication sentinel accumulator state: 19825ns (3965 clock cycles)
# [TB][mhartid 21 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 185055ns: start-end pair with latency 43930ns (8786 clock cycles)
# [TB][PERF][mhartid 37 - Tile (2, 5)][CMI_PERF] Input communication sentinel accumulator state: 19825ns (3965 clock cycles)
# [TB][PERF][mhartid 69 - Tile (4, 5)][CMI_PERF] Input communication sentinel accumulator state: 19825ns (3965 clock cycles)
# [TB][mhartid 149 - Tile (9, 5)] Detected sentinel end instruction in WB stage at time 185055ns: start-end pair with latency 43930ns (8786 clock cycles)
# [TB][PERF][mhartid 165 - Tile (10, 5)][CMI_PERF] Input communication sentinel accumulator state: 19825ns (3965 clock cycles)
# [TB][mhartid 213 - Tile (13, 5)] Detected sentinel end instruction in WB stage at time 185055ns: start-end pair with latency 43930ns (8786 clock cycles)
# [TB][PERF][mhartid 229 - Tile (14, 5)][CMI_PERF] Input communication sentinel accumulator state: 19825ns (3965 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 185060ns: start-end pair with latency 43935ns (8787 clock cycles)
# [TB][PERF][mhartid 21 - Tile (1, 5)][CMI_PERF] Input communication sentinel accumulator state: 19825ns (3965 clock cycles)
# [TB][mhartid 133 - Tile (8, 5)] Detected sentinel end instruction in WB stage at time 185060ns: start-end pair with latency 43935ns (8787 clock cycles)
# [TB][PERF][mhartid 149 - Tile (9, 5)][CMI_PERF] Input communication sentinel accumulator state: 19825ns (3965 clock cycles)
# [TB][mhartid 197 - Tile (12, 5)] Detected sentinel end instruction in WB stage at time 185060ns: start-end pair with latency 43935ns (8787 clock cycles)
# [TB][PERF][mhartid 213 - Tile (13, 5)][CMI_PERF] Input communication sentinel accumulator state: 19825ns (3965 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][CMI_PERF] Input communication sentinel accumulator state: 19825ns (3965 clock cycles)
# [TB][mhartid 99 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 185065ns: start-end pair with latency 43940ns (8788 clock cycles)
# [TB][PERF][mhartid 133 - Tile (8, 5)][CMI_PERF] Input communication sentinel accumulator state: 19825ns (3965 clock cycles)
# [TB][PERF][mhartid 197 - Tile (12, 5)][CMI_PERF] Input communication sentinel accumulator state: 19825ns (3965 clock cycles)
# [TB][PERF][mhartid 99 - Tile (6, 3)][CMI_PERF] Input communication sentinel accumulator state: 17535ns (3507 clock cycles)
# [TB][mhartid 54 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 185090ns: start-end pair with latency 43965ns (8793 clock cycles)
# [TB][mhartid 86 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 185090ns: start-end pair with latency 43965ns (8793 clock cycles)
# [TB][mhartid 182 - Tile (11, 6)] Detected sentinel end instruction in WB stage at time 185090ns: start-end pair with latency 43965ns (8793 clock cycles)
# [TB][mhartid 246 - Tile (15, 6)] Detected sentinel end instruction in WB stage at time 185090ns: start-end pair with latency 43965ns (8793 clock cycles)
# [TB][mhartid 38 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 185095ns: start-end pair with latency 43970ns (8794 clock cycles)
# [TB][PERF][mhartid 54 - Tile (3, 6)][CMI_PERF] Input communication sentinel accumulator state: 21075ns (4215 clock cycles)
# [TB][mhartid 70 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 185095ns: start-end pair with latency 43970ns (8794 clock cycles)
# [TB][PERF][mhartid 86 - Tile (5, 6)][CMI_PERF] Input communication sentinel accumulator state: 21075ns (4215 clock cycles)
# [TB][mhartid 166 - Tile (10, 6)] Detected sentinel end instruction in WB stage at time 185095ns: start-end pair with latency 43970ns (8794 clock cycles)
# [TB][PERF][mhartid 182 - Tile (11, 6)][CMI_PERF] Input communication sentinel accumulator state: 21075ns (4215 clock cycles)
# [TB][mhartid 230 - Tile (14, 6)] Detected sentinel end instruction in WB stage at time 185095ns: start-end pair with latency 43970ns (8794 clock cycles)
# [TB][PERF][mhartid 246 - Tile (15, 6)][CMI_PERF] Input communication sentinel accumulator state: 21075ns (4215 clock cycles)
# [TB][mhartid 22 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 185100ns: start-end pair with latency 43975ns (8795 clock cycles)
# [TB][PERF][mhartid 38 - Tile (2, 6)][CMI_PERF] Input communication sentinel accumulator state: 21075ns (4215 clock cycles)
# [TB][PERF][mhartid 70 - Tile (4, 6)][CMI_PERF] Input communication sentinel accumulator state: 21075ns (4215 clock cycles)
# [TB][mhartid 150 - Tile (9, 6)] Detected sentinel end instruction in WB stage at time 185100ns: start-end pair with latency 43975ns (8795 clock cycles)
# [TB][PERF][mhartid 166 - Tile (10, 6)][CMI_PERF] Input communication sentinel accumulator state: 21075ns (4215 clock cycles)
# [TB][mhartid 214 - Tile (13, 6)] Detected sentinel end instruction in WB stage at time 185100ns: start-end pair with latency 43975ns (8795 clock cycles)
# [TB][PERF][mhartid 230 - Tile (14, 6)][CMI_PERF] Input communication sentinel accumulator state: 21075ns (4215 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 185105ns: start-end pair with latency 43980ns (8796 clock cycles)
# [TB][PERF][mhartid 22 - Tile (1, 6)][CMI_PERF] Input communication sentinel accumulator state: 21075ns (4215 clock cycles)
# [TB][mhartid 134 - Tile (8, 6)] Detected sentinel end instruction in WB stage at time 185105ns: start-end pair with latency 43980ns (8796 clock cycles)
# [TB][PERF][mhartid 150 - Tile (9, 6)][CMI_PERF] Input communication sentinel accumulator state: 21075ns (4215 clock cycles)
# [TB][mhartid 198 - Tile (12, 6)] Detected sentinel end instruction in WB stage at time 185105ns: start-end pair with latency 43980ns (8796 clock cycles)
# [TB][PERF][mhartid 214 - Tile (13, 6)][CMI_PERF] Input communication sentinel accumulator state: 21075ns (4215 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][CMI_PERF] Input communication sentinel accumulator state: 21075ns (4215 clock cycles)
# [TB][PERF][mhartid 134 - Tile (8, 6)][CMI_PERF] Input communication sentinel accumulator state: 21075ns (4215 clock cycles)
# [TB][PERF][mhartid 198 - Tile (12, 6)][CMI_PERF] Input communication sentinel accumulator state: 21075ns (4215 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 185115ns: start-end pair with latency 1410ns (282 clock cycles) and accumulated latency 1410ns (282 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 185120ns
# [TB][mhartid 55 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 185135ns: start-end pair with latency 44010ns (8802 clock cycles)
# [TB][mhartid 87 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 185135ns: start-end pair with latency 44010ns (8802 clock cycles)
# [TB][mhartid 183 - Tile (11, 7)] Detected sentinel end instruction in WB stage at time 185135ns: start-end pair with latency 44010ns (8802 clock cycles)
# [TB][mhartid 247 - Tile (15, 7)] Detected sentinel end instruction in WB stage at time 185135ns: start-end pair with latency 44010ns (8802 clock cycles)
# [TB][mhartid 39 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 185140ns: start-end pair with latency 44015ns (8803 clock cycles)
# [TB][PERF][mhartid 55 - Tile (3, 7)][CMI_PERF] Input communication sentinel accumulator state: 22200ns (4440 clock cycles)
# [TB][mhartid 71 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 185140ns: start-end pair with latency 44015ns (8803 clock cycles)
# [TB][PERF][mhartid 87 - Tile (5, 7)][CMI_PERF] Input communication sentinel accumulator state: 22200ns (4440 clock cycles)
# [TB][mhartid 167 - Tile (10, 7)] Detected sentinel end instruction in WB stage at time 185140ns: start-end pair with latency 44015ns (8803 clock cycles)
# [TB][PERF][mhartid 183 - Tile (11, 7)][CMI_PERF] Input communication sentinel accumulator state: 22200ns (4440 clock cycles)
# [TB][mhartid 231 - Tile (14, 7)] Detected sentinel end instruction in WB stage at time 185140ns: start-end pair with latency 44015ns (8803 clock cycles)
# [TB][PERF][mhartid 247 - Tile (15, 7)][CMI_PERF] Input communication sentinel accumulator state: 22200ns (4440 clock cycles)
# [TB][mhartid 23 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 185145ns: start-end pair with latency 44020ns (8804 clock cycles)
# [TB][PERF][mhartid 39 - Tile (2, 7)][CMI_PERF] Input communication sentinel accumulator state: 22200ns (4440 clock cycles)
# [TB][PERF][mhartid 71 - Tile (4, 7)][CMI_PERF] Input communication sentinel accumulator state: 22200ns (4440 clock cycles)
# [TB][mhartid 151 - Tile (9, 7)] Detected sentinel end instruction in WB stage at time 185145ns: start-end pair with latency 44020ns (8804 clock cycles)
# [TB][PERF][mhartid 167 - Tile (10, 7)][CMI_PERF] Input communication sentinel accumulator state: 22200ns (4440 clock cycles)
# [TB][mhartid 215 - Tile (13, 7)] Detected sentinel end instruction in WB stage at time 185145ns: start-end pair with latency 44020ns (8804 clock cycles)
# [TB][PERF][mhartid 231 - Tile (14, 7)][CMI_PERF] Input communication sentinel accumulator state: 22200ns (4440 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 185150ns: start-end pair with latency 44025ns (8805 clock cycles)
# [TB][PERF][mhartid 23 - Tile (1, 7)][CMI_PERF] Input communication sentinel accumulator state: 22200ns (4440 clock cycles)
# [TB][mhartid 135 - Tile (8, 7)] Detected sentinel end instruction in WB stage at time 185150ns: start-end pair with latency 44025ns (8805 clock cycles)
# [TB][PERF][mhartid 151 - Tile (9, 7)][CMI_PERF] Input communication sentinel accumulator state: 22200ns (4440 clock cycles)
# [TB][mhartid 199 - Tile (12, 7)] Detected sentinel end instruction in WB stage at time 185150ns: start-end pair with latency 44025ns (8805 clock cycles)
# [TB][PERF][mhartid 215 - Tile (13, 7)][CMI_PERF] Input communication sentinel accumulator state: 22200ns (4440 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][CMI_PERF] Input communication sentinel accumulator state: 22200ns (4440 clock cycles)
# [TB][PERF][mhartid 135 - Tile (8, 7)][CMI_PERF] Input communication sentinel accumulator state: 22200ns (4440 clock cycles)
# [TB][PERF][mhartid 199 - Tile (12, 7)][CMI_PERF] Input communication sentinel accumulator state: 22200ns (4440 clock cycles)
# [TB][mhartid 101 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 185190ns: start-end pair with latency 44065ns (8813 clock cycles)
# [TB][PERF][mhartid 101 - Tile (6, 5)][CMI_PERF] Input communication sentinel accumulator state: 19735ns (3947 clock cycles)
# [TB][mhartid 57 - Tile (3, 9)] Detected sentinel end instruction in WB stage at time 185225ns: start-end pair with latency 44100ns (8820 clock cycles)
# [TB][mhartid 89 - Tile (5, 9)] Detected sentinel end instruction in WB stage at time 185225ns: start-end pair with latency 44100ns (8820 clock cycles)
# [TB][mhartid 185 - Tile (11, 9)] Detected sentinel end instruction in WB stage at time 185225ns: start-end pair with latency 44100ns (8820 clock cycles)
# [TB][mhartid 249 - Tile (15, 9)] Detected sentinel end instruction in WB stage at time 185225ns: start-end pair with latency 44100ns (8820 clock cycles)
# [TB][mhartid 41 - Tile (2, 9)] Detected sentinel end instruction in WB stage at time 185230ns: start-end pair with latency 44105ns (8821 clock cycles)
# [TB][PERF][mhartid 57 - Tile (3, 9)][CMI_PERF] Input communication sentinel accumulator state: 24950ns (4990 clock cycles)
# [TB][mhartid 73 - Tile (4, 9)] Detected sentinel end instruction in WB stage at time 185230ns: start-end pair with latency 44105ns (8821 clock cycles)
# [TB][PERF][mhartid 89 - Tile (5, 9)][CMI_PERF] Input communication sentinel accumulator state: 24950ns (4990 clock cycles)
# [TB][mhartid 169 - Tile (10, 9)] Detected sentinel end instruction in WB stage at time 185230ns: start-end pair with latency 44105ns (8821 clock cycles)
# [TB][PERF][mhartid 185 - Tile (11, 9)][CMI_PERF] Input communication sentinel accumulator state: 24950ns (4990 clock cycles)
# [TB][mhartid 233 - Tile (14, 9)] Detected sentinel end instruction in WB stage at time 185230ns: start-end pair with latency 44105ns (8821 clock cycles)
# [TB][PERF][mhartid 249 - Tile (15, 9)][CMI_PERF] Input communication sentinel accumulator state: 24950ns (4990 clock cycles)
# [TB][mhartid 25 - Tile (1, 9)] Detected sentinel end instruction in WB stage at time 185235ns: start-end pair with latency 44110ns (8822 clock cycles)
# [TB][PERF][mhartid 41 - Tile (2, 9)][CMI_PERF] Input communication sentinel accumulator state: 24950ns (4990 clock cycles)
# [TB][PERF][mhartid 73 - Tile (4, 9)][CMI_PERF] Input communication sentinel accumulator state: 24950ns (4990 clock cycles)
# [TB][mhartid 102 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 185235ns: start-end pair with latency 44110ns (8822 clock cycles)
# [TB][mhartid 153 - Tile (9, 9)] Detected sentinel end instruction in WB stage at time 185235ns: start-end pair with latency 44110ns (8822 clock cycles)
# [TB][PERF][mhartid 169 - Tile (10, 9)][CMI_PERF] Input communication sentinel accumulator state: 24950ns (4990 clock cycles)
# [TB][mhartid 217 - Tile (13, 9)] Detected sentinel end instruction in WB stage at time 185235ns: start-end pair with latency 44110ns (8822 clock cycles)
# [TB][PERF][mhartid 233 - Tile (14, 9)][CMI_PERF] Input communication sentinel accumulator state: 24950ns (4990 clock cycles)
# [TB][mhartid 9 - Tile (0, 9)] Detected sentinel end instruction in WB stage at time 185240ns: start-end pair with latency 44115ns (8823 clock cycles)
# [TB][PERF][mhartid 25 - Tile (1, 9)][CMI_PERF] Input communication sentinel accumulator state: 24950ns (4990 clock cycles)
# [TB][PERF][mhartid 102 - Tile (6, 6)][CMI_PERF] Input communication sentinel accumulator state: 21270ns (4254 clock cycles)
# [TB][mhartid 137 - Tile (8, 9)] Detected sentinel end instruction in WB stage at time 185240ns: start-end pair with latency 44115ns (8823 clock cycles)
# [TB][PERF][mhartid 153 - Tile (9, 9)][CMI_PERF] Input communication sentinel accumulator state: 24950ns (4990 clock cycles)
# [TB][mhartid 201 - Tile (12, 9)] Detected sentinel end instruction in WB stage at time 185240ns: start-end pair with latency 44115ns (8823 clock cycles)
# [TB][PERF][mhartid 217 - Tile (13, 9)][CMI_PERF] Input communication sentinel accumulator state: 24950ns (4990 clock cycles)
# [TB][PERF][mhartid 9 - Tile (0, 9)][CMI_PERF] Input communication sentinel accumulator state: 24950ns (4990 clock cycles)
# [TB][PERF][mhartid 137 - Tile (8, 9)][CMI_PERF] Input communication sentinel accumulator state: 24950ns (4990 clock cycles)
# [TB][PERF][mhartid 201 - Tile (12, 9)][CMI_PERF] Input communication sentinel accumulator state: 24950ns (4990 clock cycles)
# [TB][PERF][mhartid 49 - Tile (3, 1)][CMO_PERF] Output communication sentinel accumulator state: 2640ns (528 clock cycles)
# [TB][PERF][mhartid 81 - Tile (5, 1)][CMO_PERF] Output communication sentinel accumulator state: 2640ns (528 clock cycles)
# [TB][PERF][mhartid 177 - Tile (11, 1)][CMO_PERF] Output communication sentinel accumulator state: 2640ns (528 clock cycles)
# [TB][PERF][mhartid 241 - Tile (15, 1)][CMO_PERF] Output communication sentinel accumulator state: 2640ns (528 clock cycles)
# [TB][PERF][mhartid 33 - Tile (2, 1)][CMO_PERF] Output communication sentinel accumulator state: 2640ns (528 clock cycles)
# [TB][PERF][mhartid 49 - Tile (3, 1)][CMP_PERF] Computation sentinel accumulator state: 1100ns (220 clock cycles)
# [TB][PERF][mhartid 65 - Tile (4, 1)][CMO_PERF] Output communication sentinel accumulator state: 2640ns (528 clock cycles)
# [TB][PERF][mhartid 81 - Tile (5, 1)][CMP_PERF] Computation sentinel accumulator state: 1100ns (220 clock cycles)
# [TB][PERF][mhartid 161 - Tile (10, 1)][CMO_PERF] Output communication sentinel accumulator state: 2640ns (528 clock cycles)
# [TB][PERF][mhartid 177 - Tile (11, 1)][CMP_PERF] Computation sentinel accumulator state: 1100ns (220 clock cycles)
# [TB][PERF][mhartid 225 - Tile (14, 1)][CMO_PERF] Output communication sentinel accumulator state: 2640ns (528 clock cycles)
# [TB][PERF][mhartid 241 - Tile (15, 1)][CMP_PERF] Computation sentinel accumulator state: 1100ns (220 clock cycles)
# [TB][PERF][mhartid 17 - Tile (1, 1)][CMO_PERF] Output communication sentinel accumulator state: 2640ns (528 clock cycles)
# [TB][PERF][mhartid 33 - Tile (2, 1)][CMP_PERF] Computation sentinel accumulator state: 1100ns (220 clock cycles)
# [TB][PERF][mhartid 49 - Tile (3, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 107810ns (21562 clock cycles)
# [TB][PERF][mhartid 65 - Tile (4, 1)][CMP_PERF] Computation sentinel accumulator state: 1100ns (220 clock cycles)
# [TB][PERF][mhartid 81 - Tile (5, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 107810ns (21562 clock cycles)
# [TB][PERF][mhartid 145 - Tile (9, 1)][CMO_PERF] Output communication sentinel accumulator state: 2640ns (528 clock cycles)
# [TB][PERF][mhartid 161 - Tile (10, 1)][CMP_PERF] Computation sentinel accumulator state: 1100ns (220 clock cycles)
# [TB][PERF][mhartid 177 - Tile (11, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 107810ns (21562 clock cycles)
# [TB][PERF][mhartid 209 - Tile (13, 1)][CMO_PERF] Output communication sentinel accumulator state: 2640ns (528 clock cycles)
# [TB][PERF][mhartid 225 - Tile (14, 1)][CMP_PERF] Computation sentinel accumulator state: 1100ns (220 clock cycles)
# [TB][PERF][mhartid 241 - Tile (15, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 107810ns (21562 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMO_PERF] Output communication sentinel accumulator state: 2640ns (528 clock cycles)
# [TB][PERF][mhartid 17 - Tile (1, 1)][CMP_PERF] Computation sentinel accumulator state: 1100ns (220 clock cycles)
# [TB][PERF][mhartid 33 - Tile (2, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 107815ns (21563 clock cycles)
# [TB][PERF][mhartid 65 - Tile (4, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 107815ns (21563 clock cycles)
# [TB][PERF][mhartid 129 - Tile (8, 1)][CMO_PERF] Output communication sentinel accumulator state: 2640ns (528 clock cycles)
# [TB][PERF][mhartid 145 - Tile (9, 1)][CMP_PERF] Computation sentinel accumulator state: 1100ns (220 clock cycles)
# [TB][PERF][mhartid 161 - Tile (10, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 107815ns (21563 clock cycles)
# [TB][PERF][mhartid 193 - Tile (12, 1)][CMO_PERF] Output communication sentinel accumulator state: 2640ns (528 clock cycles)
# [TB][PERF][mhartid 209 - Tile (13, 1)][CMP_PERF] Computation sentinel accumulator state: 1100ns (220 clock cycles)
# [TB][PERF][mhartid 225 - Tile (14, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 107815ns (21563 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMP_PERF] Computation sentinel accumulator state: 1100ns (220 clock cycles)
# [TB][PERF][mhartid 17 - Tile (1, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 107820ns (21564 clock cycles)
# [TB][mhartid 58 - Tile (3, 10)] Detected sentinel end instruction in WB stage at time 185270ns: start-end pair with latency 44145ns (8829 clock cycles)
# [TB][mhartid 90 - Tile (5, 10)] Detected sentinel end instruction in WB stage at time 185270ns: start-end pair with latency 44145ns (8829 clock cycles)
# [TB][PERF][mhartid 129 - Tile (8, 1)][CMP_PERF] Computation sentinel accumulator state: 1100ns (220 clock cycles)
# [TB][PERF][mhartid 145 - Tile (9, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 107820ns (21564 clock cycles)
# [TB][mhartid 186 - Tile (11, 10)] Detected sentinel end instruction in WB stage at time 185270ns: start-end pair with latency 44145ns (8829 clock cycles)
# [TB][PERF][mhartid 193 - Tile (12, 1)][CMP_PERF] Computation sentinel accumulator state: 1100ns (220 clock cycles)
# [TB][PERF][mhartid 209 - Tile (13, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 107820ns (21564 clock cycles)
# [TB][mhartid 250 - Tile (15, 10)] Detected sentinel end instruction in WB stage at time 185270ns: start-end pair with latency 44145ns (8829 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 107825ns (21565 clock cycles)
# [TB][mhartid 42 - Tile (2, 10)] Detected sentinel end instruction in WB stage at time 185275ns: start-end pair with latency 44150ns (8830 clock cycles)
# [TB][PERF][mhartid 58 - Tile (3, 10)][CMI_PERF] Input communication sentinel accumulator state: 26565ns (5313 clock cycles)
# [TB][mhartid 74 - Tile (4, 10)] Detected sentinel end instruction in WB stage at time 185275ns: start-end pair with latency 44150ns (8830 clock cycles)
# [TB][PERF][mhartid 90 - Tile (5, 10)][CMI_PERF] Input communication sentinel accumulator state: 26565ns (5313 clock cycles)
# [TB][PERF][mhartid 129 - Tile (8, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 107825ns (21565 clock cycles)
# [TB][mhartid 170 - Tile (10, 10)] Detected sentinel end instruction in WB stage at time 185275ns: start-end pair with latency 44150ns (8830 clock cycles)
# [TB][PERF][mhartid 186 - Tile (11, 10)][CMI_PERF] Input communication sentinel accumulator state: 26565ns (5313 clock cycles)
# [TB][PERF][mhartid 193 - Tile (12, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 107825ns (21565 clock cycles)
# [TB][mhartid 234 - Tile (14, 10)] Detected sentinel end instruction in WB stage at time 185275ns: start-end pair with latency 44150ns (8830 clock cycles)
# [TB][PERF][mhartid 250 - Tile (15, 10)][CMI_PERF] Input communication sentinel accumulator state: 26565ns (5313 clock cycles)
# [TB][mhartid 26 - Tile (1, 10)] Detected sentinel end instruction in WB stage at time 185280ns: start-end pair with latency 44155ns (8831 clock cycles)
# [TB][PERF][mhartid 42 - Tile (2, 10)][CMI_PERF] Input communication sentinel accumulator state: 26565ns (5313 clock cycles)
# [TB][PERF][mhartid 74 - Tile (4, 10)][CMI_PERF] Input communication sentinel accumulator state: 26565ns (5313 clock cycles)
# [TB][mhartid 103 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 185280ns: start-end pair with latency 44155ns (8831 clock cycles)
# [TB][mhartid 154 - Tile (9, 10)] Detected sentinel end instruction in WB stage at time 185280ns: start-end pair with latency 44155ns (8831 clock cycles)
# [TB][PERF][mhartid 170 - Tile (10, 10)][CMI_PERF] Input communication sentinel accumulator state: 26565ns (5313 clock cycles)
# [TB][mhartid 218 - Tile (13, 10)] Detected sentinel end instruction in WB stage at time 185280ns: start-end pair with latency 44155ns (8831 clock cycles)
# [TB][PERF][mhartid 234 - Tile (14, 10)][CMI_PERF] Input communication sentinel accumulator state: 26565ns (5313 clock cycles)
# [TB][mhartid 10 - Tile (0, 10)] Detected sentinel end instruction in WB stage at time 185285ns: start-end pair with latency 44160ns (8832 clock cycles)
# [TB][PERF][mhartid 26 - Tile (1, 10)][CMI_PERF] Input communication sentinel accumulator state: 26565ns (5313 clock cycles)
# [TB][PERF][mhartid 103 - Tile (6, 7)][CMI_PERF] Input communication sentinel accumulator state: 22260ns (4452 clock cycles)
# [TB][mhartid 138 - Tile (8, 10)] Detected sentinel end instruction in WB stage at time 185285ns: start-end pair with latency 44160ns (8832 clock cycles)
# [TB][PERF][mhartid 154 - Tile (9, 10)][CMI_PERF] Input communication sentinel accumulator state: 26565ns (5313 clock cycles)
# [TB][mhartid 202 - Tile (12, 10)] Detected sentinel end instruction in WB stage at time 185285ns: start-end pair with latency 44160ns (8832 clock cycles)
# [TB][PERF][mhartid 218 - Tile (13, 10)][CMI_PERF] Input communication sentinel accumulator state: 26565ns (5313 clock cycles)
# [TB][PERF][mhartid 10 - Tile (0, 10)][CMI_PERF] Input communication sentinel accumulator state: 26565ns (5313 clock cycles)
# [TB][PERF][mhartid 138 - Tile (8, 10)][CMI_PERF] Input communication sentinel accumulator state: 26565ns (5313 clock cycles)
# [TB][PERF][mhartid 202 - Tile (12, 10)][CMI_PERF] Input communication sentinel accumulator state: 26565ns (5313 clock cycles)
# [TB][mhartid 105 - Tile (6, 9)] Detected sentinel end instruction in WB stage at time 185370ns: start-end pair with latency 44245ns (8849 clock cycles)
# [TB][PERF][mhartid 105 - Tile (6, 9)][CMI_PERF] Input communication sentinel accumulator state: 24995ns (4999 clock cycles)
# [TB][mhartid 59 - Tile (3, 11)] Detected sentinel end instruction in WB stage at time 185385ns: start-end pair with latency 44260ns (8852 clock cycles)
# [TB][mhartid 91 - Tile (5, 11)] Detected sentinel end instruction in WB stage at time 185385ns: start-end pair with latency 44260ns (8852 clock cycles)
# [TB][mhartid 187 - Tile (11, 11)] Detected sentinel end instruction in WB stage at time 185385ns: start-end pair with latency 44260ns (8852 clock cycles)
# [TB][mhartid 251 - Tile (15, 11)] Detected sentinel end instruction in WB stage at time 185385ns: start-end pair with latency 44260ns (8852 clock cycles)
# [TB][mhartid 43 - Tile (2, 11)] Detected sentinel end instruction in WB stage at time 185390ns: start-end pair with latency 44265ns (8853 clock cycles)
# [TB][PERF][mhartid 59 - Tile (3, 11)][CMI_PERF] Input communication sentinel accumulator state: 27945ns (5589 clock cycles)
# [TB][mhartid 75 - Tile (4, 11)] Detected sentinel end instruction in WB stage at time 185390ns: start-end pair with latency 44265ns (8853 clock cycles)
# [TB][PERF][mhartid 91 - Tile (5, 11)][CMI_PERF] Input communication sentinel accumulator state: 27945ns (5589 clock cycles)
# [TB][mhartid 171 - Tile (10, 11)] Detected sentinel end instruction in WB stage at time 185390ns: start-end pair with latency 44265ns (8853 clock cycles)
# [TB][PERF][mhartid 187 - Tile (11, 11)][CMI_PERF] Input communication sentinel accumulator state: 27945ns (5589 clock cycles)
# [TB][mhartid 235 - Tile (14, 11)] Detected sentinel end instruction in WB stage at time 185390ns: start-end pair with latency 44265ns (8853 clock cycles)
# [TB][PERF][mhartid 251 - Tile (15, 11)][CMI_PERF] Input communication sentinel accumulator state: 27945ns (5589 clock cycles)
# [TB][mhartid 27 - Tile (1, 11)] Detected sentinel end instruction in WB stage at time 185395ns: start-end pair with latency 44270ns (8854 clock cycles)
# [TB][PERF][mhartid 43 - Tile (2, 11)][CMI_PERF] Input communication sentinel accumulator state: 27945ns (5589 clock cycles)
# [TB][PERF][mhartid 75 - Tile (4, 11)][CMI_PERF] Input communication sentinel accumulator state: 27945ns (5589 clock cycles)
# [TB][PERF][mhartid 97 - Tile (6, 1)][CMO_PERF] Output communication sentinel accumulator state: 2640ns (528 clock cycles)
# [TB][mhartid 155 - Tile (9, 11)] Detected sentinel end instruction in WB stage at time 185395ns: start-end pair with latency 44270ns (8854 clock cycles)
# [TB][PERF][mhartid 171 - Tile (10, 11)][CMI_PERF] Input communication sentinel accumulator state: 27945ns (5589 clock cycles)
# [TB][mhartid 219 - Tile (13, 11)] Detected sentinel end instruction in WB stage at time 185395ns: start-end pair with latency 44270ns (8854 clock cycles)
# [TB][PERF][mhartid 235 - Tile (14, 11)][CMI_PERF] Input communication sentinel accumulator state: 27945ns (5589 clock cycles)
# [TB][mhartid 11 - Tile (0, 11)] Detected sentinel end instruction in WB stage at time 185400ns: start-end pair with latency 44275ns (8855 clock cycles)
# [TB][PERF][mhartid 27 - Tile (1, 11)][CMI_PERF] Input communication sentinel accumulator state: 27945ns (5589 clock cycles)
# [TB][PERF][mhartid 97 - Tile (6, 1)][CMP_PERF] Computation sentinel accumulator state: 1105ns (221 clock cycles)
# [TB][mhartid 139 - Tile (8, 11)] Detected sentinel end instruction in WB stage at time 185400ns: start-end pair with latency 44275ns (8855 clock cycles)
# [TB][PERF][mhartid 155 - Tile (9, 11)][CMI_PERF] Input communication sentinel accumulator state: 27945ns (5589 clock cycles)
# [TB][mhartid 203 - Tile (12, 11)] Detected sentinel end instruction in WB stage at time 185400ns: start-end pair with latency 44275ns (8855 clock cycles)
# [TB][PERF][mhartid 219 - Tile (13, 11)][CMI_PERF] Input communication sentinel accumulator state: 27945ns (5589 clock cycles)
# [TB][PERF][mhartid 11 - Tile (0, 11)][CMI_PERF] Input communication sentinel accumulator state: 27945ns (5589 clock cycles)
# [TB][PERF][mhartid 97 - Tile (6, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 108350ns (21670 clock cycles)
# [TB][PERF][mhartid 139 - Tile (8, 11)][CMI_PERF] Input communication sentinel accumulator state: 27945ns (5589 clock cycles)
# [TB][PERF][mhartid 203 - Tile (12, 11)][CMI_PERF] Input communication sentinel accumulator state: 27945ns (5589 clock cycles)
# [TB][mhartid 106 - Tile (6, 10)] Detected sentinel end instruction in WB stage at time 185415ns: start-end pair with latency 44290ns (8858 clock cycles)
# [TB][PERF][mhartid 106 - Tile (6, 10)][CMI_PERF] Input communication sentinel accumulator state: 26575ns (5315 clock cycles)
# [TB][mhartid 61 - Tile (3, 13)] Detected sentinel end instruction in WB stage at time 185440ns: start-end pair with latency 44315ns (8863 clock cycles)
# [TB][mhartid 93 - Tile (5, 13)] Detected sentinel end instruction in WB stage at time 185440ns: start-end pair with latency 44315ns (8863 clock cycles)
# [TB][mhartid 189 - Tile (11, 13)] Detected sentinel end instruction in WB stage at time 185440ns: start-end pair with latency 44315ns (8863 clock cycles)
# [TB][mhartid 253 - Tile (15, 13)] Detected sentinel end instruction in WB stage at time 185440ns: start-end pair with latency 44315ns (8863 clock cycles)
# [TB][mhartid 45 - Tile (2, 13)] Detected sentinel end instruction in WB stage at time 185445ns: start-end pair with latency 44320ns (8864 clock cycles)
# [TB][PERF][mhartid 61 - Tile (3, 13)][CMI_PERF] Input communication sentinel accumulator state: 30705ns (6141 clock cycles)
# [TB][mhartid 77 - Tile (4, 13)] Detected sentinel end instruction in WB stage at time 185445ns: start-end pair with latency 44320ns (8864 clock cycles)
# [TB][PERF][mhartid 93 - Tile (5, 13)][CMI_PERF] Input communication sentinel accumulator state: 30705ns (6141 clock cycles)
# [TB][mhartid 173 - Tile (10, 13)] Detected sentinel end instruction in WB stage at time 185445ns: start-end pair with latency 44320ns (8864 clock cycles)
# [TB][PERF][mhartid 189 - Tile (11, 13)][CMI_PERF] Input communication sentinel accumulator state: 30705ns (6141 clock cycles)
# [TB][mhartid 237 - Tile (14, 13)] Detected sentinel end instruction in WB stage at time 185445ns: start-end pair with latency 44320ns (8864 clock cycles)
# [TB][PERF][mhartid 253 - Tile (15, 13)][CMI_PERF] Input communication sentinel accumulator state: 30705ns (6141 clock cycles)
# [TB][mhartid 29 - Tile (1, 13)] Detected sentinel end instruction in WB stage at time 185450ns: start-end pair with latency 44325ns (8865 clock cycles)
# [TB][PERF][mhartid 45 - Tile (2, 13)][CMI_PERF] Input communication sentinel accumulator state: 30705ns (6141 clock cycles)
# [TB][PERF][mhartid 77 - Tile (4, 13)][CMI_PERF] Input communication sentinel accumulator state: 30705ns (6141 clock cycles)
# [TB][mhartid 157 - Tile (9, 13)] Detected sentinel end instruction in WB stage at time 185450ns: start-end pair with latency 44325ns (8865 clock cycles)
# [TB][PERF][mhartid 173 - Tile (10, 13)][CMI_PERF] Input communication sentinel accumulator state: 30705ns (6141 clock cycles)
# [TB][mhartid 221 - Tile (13, 13)] Detected sentinel end instruction in WB stage at time 185450ns: start-end pair with latency 44325ns (8865 clock cycles)
# [TB][PERF][mhartid 237 - Tile (14, 13)][CMI_PERF] Input communication sentinel accumulator state: 30705ns (6141 clock cycles)
# [TB][mhartid 13 - Tile (0, 13)] Detected sentinel end instruction in WB stage at time 185455ns: start-end pair with latency 44330ns (8866 clock cycles)
# [TB][PERF][mhartid 29 - Tile (1, 13)][CMI_PERF] Input communication sentinel accumulator state: 30705ns (6141 clock cycles)
# [TB][mhartid 52 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 185455ns: start-end pair with latency 44330ns (8866 clock cycles)
# [TB][mhartid 84 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 185455ns: start-end pair with latency 44330ns (8866 clock cycles)
# [TB][mhartid 141 - Tile (8, 13)] Detected sentinel end instruction in WB stage at time 185455ns: start-end pair with latency 44330ns (8866 clock cycles)
# [TB][PERF][mhartid 157 - Tile (9, 13)][CMI_PERF] Input communication sentinel accumulator state: 30705ns (6141 clock cycles)
# [TB][mhartid 180 - Tile (11, 4)] Detected sentinel end instruction in WB stage at time 185455ns: start-end pair with latency 44330ns (8866 clock cycles)
# [TB][mhartid 205 - Tile (12, 13)] Detected sentinel end instruction in WB stage at time 185455ns: start-end pair with latency 44330ns (8866 clock cycles)
# [TB][PERF][mhartid 221 - Tile (13, 13)][CMI_PERF] Input communication sentinel accumulator state: 30705ns (6141 clock cycles)
# [TB][mhartid 244 - Tile (15, 4)] Detected sentinel end instruction in WB stage at time 185455ns: start-end pair with latency 44330ns (8866 clock cycles)
# [TB][PERF][mhartid 13 - Tile (0, 13)][CMI_PERF] Input communication sentinel accumulator state: 30705ns (6141 clock cycles)
# [TB][mhartid 36 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 185460ns: start-end pair with latency 44335ns (8867 clock cycles)
# [TB][PERF][mhartid 52 - Tile (3, 4)][CMI_PERF] Input communication sentinel accumulator state: 18760ns (3752 clock cycles)
# [TB][mhartid 68 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 185460ns: start-end pair with latency 44335ns (8867 clock cycles)
# [TB][PERF][mhartid 84 - Tile (5, 4)][CMI_PERF] Input communication sentinel accumulator state: 18760ns (3752 clock cycles)
# [TB][PERF][mhartid 141 - Tile (8, 13)][CMI_PERF] Input communication sentinel accumulator state: 30705ns (6141 clock cycles)
# [TB][mhartid 164 - Tile (10, 4)] Detected sentinel end instruction in WB stage at time 185460ns: start-end pair with latency 44335ns (8867 clock cycles)
# [TB][PERF][mhartid 180 - Tile (11, 4)][CMI_PERF] Input communication sentinel accumulator state: 18760ns (3752 clock cycles)
# [TB][PERF][mhartid 205 - Tile (12, 13)][CMI_PERF] Input communication sentinel accumulator state: 30705ns (6141 clock cycles)
# [TB][mhartid 228 - Tile (14, 4)] Detected sentinel end instruction in WB stage at time 185460ns: start-end pair with latency 44335ns (8867 clock cycles)
# [TB][PERF][mhartid 244 - Tile (15, 4)][CMI_PERF] Input communication sentinel accumulator state: 18760ns (3752 clock cycles)
# [TB][mhartid 20 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 185465ns: start-end pair with latency 44340ns (8868 clock cycles)
# [TB][PERF][mhartid 36 - Tile (2, 4)][CMI_PERF] Input communication sentinel accumulator state: 18760ns (3752 clock cycles)
# [TB][PERF][mhartid 68 - Tile (4, 4)][CMI_PERF] Input communication sentinel accumulator state: 18760ns (3752 clock cycles)
# [TB][mhartid 148 - Tile (9, 4)] Detected sentinel end instruction in WB stage at time 185465ns: start-end pair with latency 44340ns (8868 clock cycles)
# [TB][PERF][mhartid 164 - Tile (10, 4)][CMI_PERF] Input communication sentinel accumulator state: 18760ns (3752 clock cycles)
# [TB][mhartid 212 - Tile (13, 4)] Detected sentinel end instruction in WB stage at time 185465ns: start-end pair with latency 44340ns (8868 clock cycles)
# [TB][PERF][mhartid 228 - Tile (14, 4)][CMI_PERF] Input communication sentinel accumulator state: 18760ns (3752 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 185470ns: start-end pair with latency 44345ns (8869 clock cycles)
# [TB][PERF][mhartid 20 - Tile (1, 4)][CMI_PERF] Input communication sentinel accumulator state: 18760ns (3752 clock cycles)
# [TB][PERF][mhartid 50 - Tile (3, 2)][CMO_PERF] Output communication sentinel accumulator state: 2955ns (591 clock cycles)
# [TB][PERF][mhartid 82 - Tile (5, 2)][CMO_PERF] Output communication sentinel accumulator state: 2955ns (591 clock cycles)
# [TB][mhartid 132 - Tile (8, 4)] Detected sentinel end instruction in WB stage at time 185470ns: start-end pair with latency 44345ns (8869 clock cycles)
# [TB][PERF][mhartid 148 - Tile (9, 4)][CMI_PERF] Input communication sentinel accumulator state: 18760ns (3752 clock cycles)
# [TB][PERF][mhartid 178 - Tile (11, 2)][CMO_PERF] Output communication sentinel accumulator state: 2955ns (591 clock cycles)
# [TB][mhartid 196 - Tile (12, 4)] Detected sentinel end instruction in WB stage at time 185470ns: start-end pair with latency 44345ns (8869 clock cycles)
# [TB][PERF][mhartid 212 - Tile (13, 4)][CMI_PERF] Input communication sentinel accumulator state: 18760ns (3752 clock cycles)
# [TB][PERF][mhartid 242 - Tile (15, 2)][CMO_PERF] Output communication sentinel accumulator state: 2955ns (591 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][CMI_PERF] Input communication sentinel accumulator state: 18760ns (3752 clock cycles)
# [TB][PERF][mhartid 34 - Tile (2, 2)][CMO_PERF] Output communication sentinel accumulator state: 2955ns (591 clock cycles)
# [TB][PERF][mhartid 50 - Tile (3, 2)][CMP_PERF] Computation sentinel accumulator state: 1125ns (225 clock cycles)
# [TB][PERF][mhartid 66 - Tile (4, 2)][CMO_PERF] Output communication sentinel accumulator state: 2955ns (591 clock cycles)
# [TB][PERF][mhartid 82 - Tile (5, 2)][CMP_PERF] Computation sentinel accumulator state: 1125ns (225 clock cycles)
# [TB][PERF][mhartid 132 - Tile (8, 4)][CMI_PERF] Input communication sentinel accumulator state: 18760ns (3752 clock cycles)
# [TB][PERF][mhartid 162 - Tile (10, 2)][CMO_PERF] Output communication sentinel accumulator state: 2955ns (591 clock cycles)
# [TB][PERF][mhartid 178 - Tile (11, 2)][CMP_PERF] Computation sentinel accumulator state: 1125ns (225 clock cycles)
# [TB][PERF][mhartid 196 - Tile (12, 4)][CMI_PERF] Input communication sentinel accumulator state: 18760ns (3752 clock cycles)
# [TB][PERF][mhartid 226 - Tile (14, 2)][CMO_PERF] Output communication sentinel accumulator state: 2955ns (591 clock cycles)
# [TB][PERF][mhartid 242 - Tile (15, 2)][CMP_PERF] Computation sentinel accumulator state: 1125ns (225 clock cycles)
# [TB][PERF][mhartid 18 - Tile (1, 2)][CMO_PERF] Output communication sentinel accumulator state: 2955ns (591 clock cycles)
# [TB][PERF][mhartid 34 - Tile (2, 2)][CMP_PERF] Computation sentinel accumulator state: 1125ns (225 clock cycles)
# [TB][PERF][mhartid 50 - Tile (3, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 94305ns (18861 clock cycles)
# [TB][PERF][mhartid 66 - Tile (4, 2)][CMP_PERF] Computation sentinel accumulator state: 1125ns (225 clock cycles)
# [TB][PERF][mhartid 82 - Tile (5, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 94305ns (18861 clock cycles)
# [TB][PERF][mhartid 146 - Tile (9, 2)][CMO_PERF] Output communication sentinel accumulator state: 2955ns (591 clock cycles)
# [TB][PERF][mhartid 162 - Tile (10, 2)][CMP_PERF] Computation sentinel accumulator state: 1125ns (225 clock cycles)
# [TB][PERF][mhartid 178 - Tile (11, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 94305ns (18861 clock cycles)
# [TB][PERF][mhartid 210 - Tile (13, 2)][CMO_PERF] Output communication sentinel accumulator state: 2955ns (591 clock cycles)
# [TB][PERF][mhartid 226 - Tile (14, 2)][CMP_PERF] Computation sentinel accumulator state: 1125ns (225 clock cycles)
# [TB][PERF][mhartid 242 - Tile (15, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 94305ns (18861 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMO_PERF] Output communication sentinel accumulator state: 2955ns (591 clock cycles)
# [TB][PERF][mhartid 18 - Tile (1, 2)][CMP_PERF] Computation sentinel accumulator state: 1125ns (225 clock cycles)
# [TB][PERF][mhartid 34 - Tile (2, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 94310ns (18862 clock cycles)
# [TB][mhartid 62 - Tile (3, 14)] Detected sentinel end instruction in WB stage at time 185485ns: start-end pair with latency 44360ns (8872 clock cycles)
# [TB][PERF][mhartid 66 - Tile (4, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 94310ns (18862 clock cycles)
# [TB][mhartid 94 - Tile (5, 14)] Detected sentinel end instruction in WB stage at time 185485ns: start-end pair with latency 44360ns (8872 clock cycles)
# [TB][PERF][mhartid 130 - Tile (8, 2)][CMO_PERF] Output communication sentinel accumulator state: 2955ns (591 clock cycles)
# [TB][PERF][mhartid 146 - Tile (9, 2)][CMP_PERF] Computation sentinel accumulator state: 1125ns (225 clock cycles)
# [TB][PERF][mhartid 162 - Tile (10, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 94310ns (18862 clock cycles)
# [TB][mhartid 190 - Tile (11, 14)] Detected sentinel end instruction in WB stage at time 185485ns: start-end pair with latency 44360ns (8872 clock cycles)
# [TB][PERF][mhartid 194 - Tile (12, 2)][CMO_PERF] Output communication sentinel accumulator state: 2955ns (591 clock cycles)
# [TB][PERF][mhartid 210 - Tile (13, 2)][CMP_PERF] Computation sentinel accumulator state: 1125ns (225 clock cycles)
# [TB][PERF][mhartid 226 - Tile (14, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 94310ns (18862 clock cycles)
# [TB][mhartid 254 - Tile (15, 14)] Detected sentinel end instruction in WB stage at time 185485ns: start-end pair with latency 44360ns (8872 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMP_PERF] Computation sentinel accumulator state: 1125ns (225 clock cycles)
# [TB][PERF][mhartid 18 - Tile (1, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 94315ns (18863 clock cycles)
# [TB][mhartid 46 - Tile (2, 14)] Detected sentinel end instruction in WB stage at time 185490ns: start-end pair with latency 44365ns (8873 clock cycles)
# [TB][PERF][mhartid 62 - Tile (3, 14)][CMI_PERF] Input communication sentinel accumulator state: 31960ns (6392 clock cycles)
# [TB][mhartid 78 - Tile (4, 14)] Detected sentinel end instruction in WB stage at time 185490ns: start-end pair with latency 44365ns (8873 clock cycles)
# [TB][PERF][mhartid 94 - Tile (5, 14)][CMI_PERF] Input communication sentinel accumulator state: 31960ns (6392 clock cycles)
# [TB][PERF][mhartid 130 - Tile (8, 2)][CMP_PERF] Computation sentinel accumulator state: 1125ns (225 clock cycles)
# [TB][PERF][mhartid 146 - Tile (9, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 94315ns (18863 clock cycles)
# [TB][mhartid 174 - Tile (10, 14)] Detected sentinel end instruction in WB stage at time 185490ns: start-end pair with latency 44365ns (8873 clock cycles)
# [TB][PERF][mhartid 190 - Tile (11, 14)][CMI_PERF] Input communication sentinel accumulator state: 31960ns (6392 clock cycles)
# [TB][PERF][mhartid 194 - Tile (12, 2)][CMP_PERF] Computation sentinel accumulator state: 1125ns (225 clock cycles)
# [TB][PERF][mhartid 210 - Tile (13, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 94315ns (18863 clock cycles)
# [TB][mhartid 238 - Tile (14, 14)] Detected sentinel end instruction in WB stage at time 185490ns: start-end pair with latency 44365ns (8873 clock cycles)
# [TB][PERF][mhartid 254 - Tile (15, 14)][CMI_PERF] Input communication sentinel accumulator state: 31960ns (6392 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 94320ns (18864 clock cycles)
# [TB][mhartid 30 - Tile (1, 14)] Detected sentinel end instruction in WB stage at time 185495ns: start-end pair with latency 44370ns (8874 clock cycles)
# [TB][PERF][mhartid 46 - Tile (2, 14)][CMI_PERF] Input communication sentinel accumulator state: 31960ns (6392 clock cycles)
# [TB][PERF][mhartid 78 - Tile (4, 14)][CMI_PERF] Input communication sentinel accumulator state: 31960ns (6392 clock cycles)
# [TB][PERF][mhartid 130 - Tile (8, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 94320ns (18864 clock cycles)
# [TB][mhartid 158 - Tile (9, 14)] Detected sentinel end instruction in WB stage at time 185495ns: start-end pair with latency 44370ns (8874 clock cycles)
# [TB][PERF][mhartid 174 - Tile (10, 14)][CMI_PERF] Input communication sentinel accumulator state: 31960ns (6392 clock cycles)
# [TB][PERF][mhartid 194 - Tile (12, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 94320ns (18864 clock cycles)
# [TB][mhartid 222 - Tile (13, 14)] Detected sentinel end instruction in WB stage at time 185495ns: start-end pair with latency 44370ns (8874 clock cycles)
# [TB][PERF][mhartid 238 - Tile (14, 14)][CMI_PERF] Input communication sentinel accumulator state: 31960ns (6392 clock cycles)
# [TB][mhartid 14 - Tile (0, 14)] Detected sentinel end instruction in WB stage at time 185500ns: start-end pair with latency 44375ns (8875 clock cycles)
# [TB][PERF][mhartid 30 - Tile (1, 14)][CMI_PERF] Input communication sentinel accumulator state: 31960ns (6392 clock cycles)
# [TB][mhartid 142 - Tile (8, 14)] Detected sentinel end instruction in WB stage at time 185500ns: start-end pair with latency 44375ns (8875 clock cycles)
# [TB][PERF][mhartid 158 - Tile (9, 14)][CMI_PERF] Input communication sentinel accumulator state: 31960ns (6392 clock cycles)
# [TB][mhartid 206 - Tile (12, 14)] Detected sentinel end instruction in WB stage at time 185500ns: start-end pair with latency 44375ns (8875 clock cycles)
# [TB][PERF][mhartid 222 - Tile (13, 14)][CMI_PERF] Input communication sentinel accumulator state: 31960ns (6392 clock cycles)
# [TB][PERF][mhartid 14 - Tile (0, 14)][CMI_PERF] Input communication sentinel accumulator state: 31960ns (6392 clock cycles)
# [TB][PERF][mhartid 142 - Tile (8, 14)][CMI_PERF] Input communication sentinel accumulator state: 31960ns (6392 clock cycles)
# [TB][PERF][mhartid 206 - Tile (12, 14)][CMI_PERF] Input communication sentinel accumulator state: 31960ns (6392 clock cycles)
# [TB][PERF][mhartid 51 - Tile (3, 3)][CMO_PERF] Output communication sentinel accumulator state: 2850ns (570 clock cycles)
# [TB][PERF][mhartid 83 - Tile (5, 3)][CMO_PERF] Output communication sentinel accumulator state: 2850ns (570 clock cycles)
# [TB][PERF][mhartid 179 - Tile (11, 3)][CMO_PERF] Output communication sentinel accumulator state: 2850ns (570 clock cycles)
# [TB][PERF][mhartid 243 - Tile (15, 3)][CMO_PERF] Output communication sentinel accumulator state: 2850ns (570 clock cycles)
# [TB][PERF][mhartid 35 - Tile (2, 3)][CMO_PERF] Output communication sentinel accumulator state: 2850ns (570 clock cycles)
# [TB][PERF][mhartid 51 - Tile (3, 3)][CMP_PERF] Computation sentinel accumulator state: 1145ns (229 clock cycles)
# [TB][PERF][mhartid 67 - Tile (4, 3)][CMO_PERF] Output communication sentinel accumulator state: 2850ns (570 clock cycles)
# [TB][PERF][mhartid 83 - Tile (5, 3)][CMP_PERF] Computation sentinel accumulator state: 1145ns (229 clock cycles)
# [TB][PERF][mhartid 163 - Tile (10, 3)][CMO_PERF] Output communication sentinel accumulator state: 2850ns (570 clock cycles)
# [TB][PERF][mhartid 179 - Tile (11, 3)][CMP_PERF] Computation sentinel accumulator state: 1145ns (229 clock cycles)
# [TB][PERF][mhartid 227 - Tile (14, 3)][CMO_PERF] Output communication sentinel accumulator state: 2850ns (570 clock cycles)
# [TB][PERF][mhartid 243 - Tile (15, 3)][CMP_PERF] Computation sentinel accumulator state: 1145ns (229 clock cycles)
# [TB][PERF][mhartid 19 - Tile (1, 3)][CMO_PERF] Output communication sentinel accumulator state: 2850ns (570 clock cycles)
# [TB][PERF][mhartid 35 - Tile (2, 3)][CMP_PERF] Computation sentinel accumulator state: 1145ns (229 clock cycles)
# [TB][PERF][mhartid 51 - Tile (3, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 85800ns (17160 clock cycles)
# [TB][PERF][mhartid 67 - Tile (4, 3)][CMP_PERF] Computation sentinel accumulator state: 1145ns (229 clock cycles)
# [TB][PERF][mhartid 83 - Tile (5, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 85800ns (17160 clock cycles)
# [TB][PERF][mhartid 147 - Tile (9, 3)][CMO_PERF] Output communication sentinel accumulator state: 2850ns (570 clock cycles)
# [TB][PERF][mhartid 163 - Tile (10, 3)][CMP_PERF] Computation sentinel accumulator state: 1145ns (229 clock cycles)
# [TB][PERF][mhartid 179 - Tile (11, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 85800ns (17160 clock cycles)
# [TB][PERF][mhartid 211 - Tile (13, 3)][CMO_PERF] Output communication sentinel accumulator state: 2850ns (570 clock cycles)
# [TB][PERF][mhartid 227 - Tile (14, 3)][CMP_PERF] Computation sentinel accumulator state: 1145ns (229 clock cycles)
# [TB][PERF][mhartid 243 - Tile (15, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 85800ns (17160 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMO_PERF] Output communication sentinel accumulator state: 2850ns (570 clock cycles)
# [TB][PERF][mhartid 19 - Tile (1, 3)][CMP_PERF] Computation sentinel accumulator state: 1145ns (229 clock cycles)
# [TB][PERF][mhartid 35 - Tile (2, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 85805ns (17161 clock cycles)
# [TB][mhartid 63 - Tile (3, 15)] Detected sentinel end instruction in WB stage at time 185530ns: start-end pair with latency 44260ns (8852 clock cycles)
# [TB][PERF][mhartid 67 - Tile (4, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 85805ns (17161 clock cycles)
# [TB][mhartid 95 - Tile (5, 15)] Detected sentinel end instruction in WB stage at time 185530ns: start-end pair with latency 44260ns (8852 clock cycles)
# [TB][mhartid 107 - Tile (6, 11)] Detected sentinel end instruction in WB stage at time 185530ns: start-end pair with latency 44405ns (8881 clock cycles)
# [TB][PERF][mhartid 131 - Tile (8, 3)][CMO_PERF] Output communication sentinel accumulator state: 2850ns (570 clock cycles)
# [TB][PERF][mhartid 147 - Tile (9, 3)][CMP_PERF] Computation sentinel accumulator state: 1145ns (229 clock cycles)
# [TB][PERF][mhartid 163 - Tile (10, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 85805ns (17161 clock cycles)
# [TB][mhartid 191 - Tile (11, 15)] Detected sentinel end instruction in WB stage at time 185530ns: start-end pair with latency 44260ns (8852 clock cycles)
# [TB][PERF][mhartid 195 - Tile (12, 3)][CMO_PERF] Output communication sentinel accumulator state: 2850ns (570 clock cycles)
# [TB][PERF][mhartid 211 - Tile (13, 3)][CMP_PERF] Computation sentinel accumulator state: 1145ns (229 clock cycles)
# [TB][PERF][mhartid 227 - Tile (14, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 85805ns (17161 clock cycles)
# [TB][mhartid 255 - Tile (15, 15)] Detected sentinel end instruction in WB stage at time 185530ns: start-end pair with latency 44260ns (8852 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMP_PERF] Computation sentinel accumulator state: 1145ns (229 clock cycles)
# [TB][PERF][mhartid 19 - Tile (1, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 85810ns (17162 clock cycles)
# [TB][mhartid 47 - Tile (2, 15)] Detected sentinel end instruction in WB stage at time 185535ns: start-end pair with latency 44265ns (8853 clock cycles)
# [TB][PERF][mhartid 63 - Tile (3, 15)][CMI_PERF] Input communication sentinel accumulator state: 33250ns (6650 clock cycles)
# [TB][mhartid 79 - Tile (4, 15)] Detected sentinel end instruction in WB stage at time 185535ns: start-end pair with latency 44265ns (8853 clock cycles)
# [TB][PERF][mhartid 95 - Tile (5, 15)][CMI_PERF] Input communication sentinel accumulator state: 33250ns (6650 clock cycles)
# [TB][PERF][mhartid 107 - Tile (6, 11)][CMI_PERF] Input communication sentinel accumulator state: 27705ns (5541 clock cycles)
# [TB][PERF][mhartid 131 - Tile (8, 3)][CMP_PERF] Computation sentinel accumulator state: 1145ns (229 clock cycles)
# [TB][PERF][mhartid 147 - Tile (9, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 85810ns (17162 clock cycles)
# [TB][mhartid 175 - Tile (10, 15)] Detected sentinel end instruction in WB stage at time 185535ns: start-end pair with latency 44265ns (8853 clock cycles)
# [TB][PERF][mhartid 191 - Tile (11, 15)][CMI_PERF] Input communication sentinel accumulator state: 33250ns (6650 clock cycles)
# [TB][PERF][mhartid 195 - Tile (12, 3)][CMP_PERF] Computation sentinel accumulator state: 1145ns (229 clock cycles)
# [TB][PERF][mhartid 211 - Tile (13, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 85810ns (17162 clock cycles)
# [TB][mhartid 239 - Tile (14, 15)] Detected sentinel end instruction in WB stage at time 185535ns: start-end pair with latency 44265ns (8853 clock cycles)
# [TB][PERF][mhartid 255 - Tile (15, 15)][CMI_PERF] Input communication sentinel accumulator state: 33250ns (6650 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 85815ns (17163 clock cycles)
# [TB][mhartid 31 - Tile (1, 15)] Detected sentinel end instruction in WB stage at time 185540ns: start-end pair with latency 44270ns (8854 clock cycles)
# [TB][PERF][mhartid 47 - Tile (2, 15)][CMI_PERF] Input communication sentinel accumulator state: 33250ns (6650 clock cycles)
# [TB][PERF][mhartid 79 - Tile (4, 15)][CMI_PERF] Input communication sentinel accumulator state: 33250ns (6650 clock cycles)
# [TB][PERF][mhartid 131 - Tile (8, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 85815ns (17163 clock cycles)
# [TB][mhartid 159 - Tile (9, 15)] Detected sentinel end instruction in WB stage at time 185540ns: start-end pair with latency 44270ns (8854 clock cycles)
# [TB][PERF][mhartid 175 - Tile (10, 15)][CMI_PERF] Input communication sentinel accumulator state: 33250ns (6650 clock cycles)
# [TB][PERF][mhartid 195 - Tile (12, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 85815ns (17163 clock cycles)
# [TB][mhartid 223 - Tile (13, 15)] Detected sentinel end instruction in WB stage at time 185540ns: start-end pair with latency 44270ns (8854 clock cycles)
# [TB][PERF][mhartid 239 - Tile (14, 15)][CMI_PERF] Input communication sentinel accumulator state: 33250ns (6650 clock cycles)
# [TB][mhartid 15 - Tile (0, 15)] Detected sentinel end instruction in WB stage at time 185545ns: start-end pair with latency 44275ns (8855 clock cycles)
# [TB][PERF][mhartid 31 - Tile (1, 15)][CMI_PERF] Input communication sentinel accumulator state: 33250ns (6650 clock cycles)
# [TB][mhartid 143 - Tile (8, 15)] Detected sentinel end instruction in WB stage at time 185545ns: start-end pair with latency 44275ns (8855 clock cycles)
# [TB][PERF][mhartid 159 - Tile (9, 15)][CMI_PERF] Input communication sentinel accumulator state: 33250ns (6650 clock cycles)
# [TB][mhartid 207 - Tile (12, 15)] Detected sentinel end instruction in WB stage at time 185545ns: start-end pair with latency 44275ns (8855 clock cycles)
# [TB][PERF][mhartid 223 - Tile (13, 15)][CMI_PERF] Input communication sentinel accumulator state: 33250ns (6650 clock cycles)
# [TB][PERF][mhartid 15 - Tile (0, 15)][CMI_PERF] Input communication sentinel accumulator state: 33250ns (6650 clock cycles)
# [TB][PERF][mhartid 143 - Tile (8, 15)][CMI_PERF] Input communication sentinel accumulator state: 33250ns (6650 clock cycles)
# [TB][PERF][mhartid 207 - Tile (12, 15)][CMI_PERF] Input communication sentinel accumulator state: 33250ns (6650 clock cycles)
# [TB][mhartid 109 - Tile (6, 13)] Detected sentinel end instruction in WB stage at time 185585ns: start-end pair with latency 44460ns (8892 clock cycles)
# [TB][PERF][mhartid 109 - Tile (6, 13)][CMI_PERF] Input communication sentinel accumulator state: 30380ns (6076 clock cycles)
# [TB][mhartid 56 - Tile (3, 8)] Detected sentinel end instruction in WB stage at time 185600ns: start-end pair with latency 44475ns (8895 clock cycles)
# [TB][mhartid 88 - Tile (5, 8)] Detected sentinel end instruction in WB stage at time 185600ns: start-end pair with latency 44475ns (8895 clock cycles)
# [TB][mhartid 100 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 185600ns: start-end pair with latency 44475ns (8895 clock cycles)
# [TB][mhartid 184 - Tile (11, 8)] Detected sentinel end instruction in WB stage at time 185600ns: start-end pair with latency 44475ns (8895 clock cycles)
# [TB][mhartid 248 - Tile (15, 8)] Detected sentinel end instruction in WB stage at time 185600ns: start-end pair with latency 44475ns (8895 clock cycles)
# [TB][mhartid 40 - Tile (2, 8)] Detected sentinel end instruction in WB stage at time 185605ns: start-end pair with latency 44480ns (8896 clock cycles)
# [TB][PERF][mhartid 53 - Tile (3, 5)][CMO_PERF] Output communication sentinel accumulator state: 2990ns (598 clock cycles)
# [TB][PERF][mhartid 56 - Tile (3, 8)][CMI_PERF] Input communication sentinel accumulator state: 23665ns (4733 clock cycles)
# [TB][mhartid 72 - Tile (4, 8)] Detected sentinel end instruction in WB stage at time 185605ns: start-end pair with latency 44480ns (8896 clock cycles)
# [TB][PERF][mhartid 85 - Tile (5, 5)][CMO_PERF] Output communication sentinel accumulator state: 2990ns (598 clock cycles)
# [TB][PERF][mhartid 88 - Tile (5, 8)][CMI_PERF] Input communication sentinel accumulator state: 23665ns (4733 clock cycles)
# [TB][PERF][mhartid 100 - Tile (6, 4)][CMI_PERF] Input communication sentinel accumulator state: 18730ns (3746 clock cycles)
# [TB][mhartid 168 - Tile (10, 8)] Detected sentinel end instruction in WB stage at time 185605ns: start-end pair with latency 44480ns (8896 clock cycles)
# [TB][PERF][mhartid 181 - Tile (11, 5)][CMO_PERF] Output communication sentinel accumulator state: 2990ns (598 clock cycles)
# [TB][PERF][mhartid 184 - Tile (11, 8)][CMI_PERF] Input communication sentinel accumulator state: 23665ns (4733 clock cycles)
# [TB][mhartid 232 - Tile (14, 8)] Detected sentinel end instruction in WB stage at time 185605ns: start-end pair with latency 44480ns (8896 clock cycles)
# [TB][PERF][mhartid 245 - Tile (15, 5)][CMO_PERF] Output communication sentinel accumulator state: 2990ns (598 clock cycles)
# [TB][PERF][mhartid 248 - Tile (15, 8)][CMI_PERF] Input communication sentinel accumulator state: 23665ns (4733 clock cycles)
# [TB][mhartid 24 - Tile (1, 8)] Detected sentinel end instruction in WB stage at time 185610ns: start-end pair with latency 44485ns (8897 clock cycles)
# [TB][PERF][mhartid 37 - Tile (2, 5)][CMO_PERF] Output communication sentinel accumulator state: 2990ns (598 clock cycles)
# [TB][PERF][mhartid 40 - Tile (2, 8)][CMI_PERF] Input communication sentinel accumulator state: 23665ns (4733 clock cycles)
# [TB][PERF][mhartid 53 - Tile (3, 5)][CMP_PERF] Computation sentinel accumulator state: 1180ns (236 clock cycles)
# [TB][PERF][mhartid 69 - Tile (4, 5)][CMO_PERF] Output communication sentinel accumulator state: 2990ns (598 clock cycles)
# [TB][PERF][mhartid 72 - Tile (4, 8)][CMI_PERF] Input communication sentinel accumulator state: 23665ns (4733 clock cycles)
# [TB][PERF][mhartid 85 - Tile (5, 5)][CMP_PERF] Computation sentinel accumulator state: 1180ns (236 clock cycles)
# [TB][mhartid 152 - Tile (9, 8)] Detected sentinel end instruction in WB stage at time 185610ns: start-end pair with latency 44485ns (8897 clock cycles)
# [TB][PERF][mhartid 165 - Tile (10, 5)][CMO_PERF] Output communication sentinel accumulator state: 2990ns (598 clock cycles)
# [TB][PERF][mhartid 168 - Tile (10, 8)][CMI_PERF] Input communication sentinel accumulator state: 23665ns (4733 clock cycles)
# [TB][PERF][mhartid 181 - Tile (11, 5)][CMP_PERF] Computation sentinel accumulator state: 1180ns (236 clock cycles)
# [TB][mhartid 216 - Tile (13, 8)] Detected sentinel end instruction in WB stage at time 185610ns: start-end pair with latency 44485ns (8897 clock cycles)
# [TB][PERF][mhartid 229 - Tile (14, 5)][CMO_PERF] Output communication sentinel accumulator state: 2990ns (598 clock cycles)
# [TB][PERF][mhartid 232 - Tile (14, 8)][CMI_PERF] Input communication sentinel accumulator state: 23665ns (4733 clock cycles)
# [TB][PERF][mhartid 245 - Tile (15, 5)][CMP_PERF] Computation sentinel accumulator state: 1180ns (236 clock cycles)
# [TB][mhartid 8 - Tile (0, 8)] Detected sentinel end instruction in WB stage at time 185615ns: start-end pair with latency 44490ns (8898 clock cycles)
# [TB][PERF][mhartid 21 - Tile (1, 5)][CMO_PERF] Output communication sentinel accumulator state: 2990ns (598 clock cycles)
# [TB][PERF][mhartid 24 - Tile (1, 8)][CMI_PERF] Input communication sentinel accumulator state: 23665ns (4733 clock cycles)
# [TB][PERF][mhartid 37 - Tile (2, 5)][CMP_PERF] Computation sentinel accumulator state: 1180ns (236 clock cycles)
# [TB][PERF][mhartid 53 - Tile (3, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 72970ns (14594 clock cycles)
# [TB][PERF][mhartid 69 - Tile (4, 5)][CMP_PERF] Computation sentinel accumulator state: 1180ns (236 clock cycles)
# [TB][PERF][mhartid 85 - Tile (5, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 72970ns (14594 clock cycles)
# [TB][PERF][mhartid 98 - Tile (6, 2)][CMO_PERF] Output communication sentinel accumulator state: 2955ns (591 clock cycles)
# [TB][mhartid 136 - Tile (8, 8)] Detected sentinel end instruction in WB stage at time 185615ns: start-end pair with latency 44490ns (8898 clock cycles)
# [TB][PERF][mhartid 149 - Tile (9, 5)][CMO_PERF] Output communication sentinel accumulator state: 2990ns (598 clock cycles)
# [TB][PERF][mhartid 152 - Tile (9, 8)][CMI_PERF] Input communication sentinel accumulator state: 23665ns (4733 clock cycles)
# [TB][PERF][mhartid 165 - Tile (10, 5)][CMP_PERF] Computation sentinel accumulator state: 1180ns (236 clock cycles)
# [TB][PERF][mhartid 181 - Tile (11, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 72970ns (14594 clock cycles)
# [TB][mhartid 200 - Tile (12, 8)] Detected sentinel end instruction in WB stage at time 185615ns: start-end pair with latency 44490ns (8898 clock cycles)
# [TB][PERF][mhartid 213 - Tile (13, 5)][CMO_PERF] Output communication sentinel accumulator state: 2990ns (598 clock cycles)
# [TB][PERF][mhartid 216 - Tile (13, 8)][CMI_PERF] Input communication sentinel accumulator state: 23665ns (4733 clock cycles)
# [TB][PERF][mhartid 229 - Tile (14, 5)][CMP_PERF] Computation sentinel accumulator state: 1180ns (236 clock cycles)
# [TB][PERF][mhartid 245 - Tile (15, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 72970ns (14594 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][CMO_PERF] Output communication sentinel accumulator state: 2990ns (598 clock cycles)
# [TB][PERF][mhartid 8 - Tile (0, 8)][CMI_PERF] Input communication sentinel accumulator state: 23665ns (4733 clock cycles)
# [TB][PERF][mhartid 21 - Tile (1, 5)][CMP_PERF] Computation sentinel accumulator state: 1180ns (236 clock cycles)
# [TB][PERF][mhartid 37 - Tile (2, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 72975ns (14595 clock cycles)
# [TB][PERF][mhartid 69 - Tile (4, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 72975ns (14595 clock cycles)
# [TB][PERF][mhartid 98 - Tile (6, 2)][CMP_PERF] Computation sentinel accumulator state: 1125ns (225 clock cycles)
# [TB][PERF][mhartid 133 - Tile (8, 5)][CMO_PERF] Output communication sentinel accumulator state: 2990ns (598 clock cycles)
# [TB][PERF][mhartid 136 - Tile (8, 8)][CMI_PERF] Input communication sentinel accumulator state: 23665ns (4733 clock cycles)
# [TB][PERF][mhartid 149 - Tile (9, 5)][CMP_PERF] Computation sentinel accumulator state: 1180ns (236 clock cycles)
# [TB][PERF][mhartid 165 - Tile (10, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 72975ns (14595 clock cycles)
# [TB][PERF][mhartid 197 - Tile (12, 5)][CMO_PERF] Output communication sentinel accumulator state: 2990ns (598 clock cycles)
# [TB][PERF][mhartid 200 - Tile (12, 8)][CMI_PERF] Input communication sentinel accumulator state: 23665ns (4733 clock cycles)
# [TB][PERF][mhartid 213 - Tile (13, 5)][CMP_PERF] Computation sentinel accumulator state: 1180ns (236 clock cycles)
# [TB][PERF][mhartid 229 - Tile (14, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 72975ns (14595 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][CMP_PERF] Computation sentinel accumulator state: 1180ns (236 clock cycles)
# [TB][PERF][mhartid 21 - Tile (1, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 72980ns (14596 clock cycles)
# [TB][PERF][mhartid 98 - Tile (6, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 94530ns (18906 clock cycles)
# [TB][PERF][mhartid 133 - Tile (8, 5)][CMP_PERF] Computation sentinel accumulator state: 1180ns (236 clock cycles)
# [TB][PERF][mhartid 149 - Tile (9, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 72980ns (14596 clock cycles)
# [TB][PERF][mhartid 197 - Tile (12, 5)][CMP_PERF] Computation sentinel accumulator state: 1180ns (236 clock cycles)
# [TB][PERF][mhartid 213 - Tile (13, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 72980ns (14596 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 72985ns (14597 clock cycles)
# [TB][mhartid 110 - Tile (6, 14)] Detected sentinel end instruction in WB stage at time 185630ns: start-end pair with latency 44505ns (8901 clock cycles)
# [TB][PERF][mhartid 133 - Tile (8, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 72985ns (14597 clock cycles)
# [TB][PERF][mhartid 197 - Tile (12, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 72985ns (14597 clock cycles)
# [TB][PERF][mhartid 110 - Tile (6, 14)][CMI_PERF] Input communication sentinel accumulator state: 32150ns (6430 clock cycles)
# [TB][PERF][mhartid 54 - Tile (3, 6)][CMO_PERF] Output communication sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 86 - Tile (5, 6)][CMO_PERF] Output communication sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 182 - Tile (11, 6)][CMO_PERF] Output communication sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 246 - Tile (15, 6)][CMO_PERF] Output communication sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 38 - Tile (2, 6)][CMO_PERF] Output communication sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 54 - Tile (3, 6)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 70 - Tile (4, 6)][CMO_PERF] Output communication sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 86 - Tile (5, 6)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 166 - Tile (10, 6)][CMO_PERF] Output communication sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 182 - Tile (11, 6)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 230 - Tile (14, 6)][CMO_PERF] Output communication sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 246 - Tile (15, 6)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 22 - Tile (1, 6)][CMO_PERF] Output communication sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 38 - Tile (2, 6)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 54 - Tile (3, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 66875ns (13375 clock cycles)
# [TB][PERF][mhartid 70 - Tile (4, 6)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 86 - Tile (5, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 66875ns (13375 clock cycles)
# [TB][PERF][mhartid 99 - Tile (6, 3)][CMO_PERF] Output communication sentinel accumulator state: 2850ns (570 clock cycles)
# [TB][PERF][mhartid 150 - Tile (9, 6)][CMO_PERF] Output communication sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 166 - Tile (10, 6)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 182 - Tile (11, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 66875ns (13375 clock cycles)
# [TB][PERF][mhartid 214 - Tile (13, 6)][CMO_PERF] Output communication sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 230 - Tile (14, 6)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 246 - Tile (15, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 66875ns (13375 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][CMO_PERF] Output communication sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 22 - Tile (1, 6)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 38 - Tile (2, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 66880ns (13376 clock cycles)
# [TB][PERF][mhartid 70 - Tile (4, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 66880ns (13376 clock cycles)
# [TB][PERF][mhartid 99 - Tile (6, 3)][CMP_PERF] Computation sentinel accumulator state: 1160ns (232 clock cycles)
# [TB][PERF][mhartid 134 - Tile (8, 6)][CMO_PERF] Output communication sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 150 - Tile (9, 6)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 166 - Tile (10, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 66880ns (13376 clock cycles)
# [TB][PERF][mhartid 198 - Tile (12, 6)][CMO_PERF] Output communication sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 214 - Tile (13, 6)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 230 - Tile (14, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 66880ns (13376 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 22 - Tile (1, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 66885ns (13377 clock cycles)
# [TB][PERF][mhartid 99 - Tile (6, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 86150ns (17230 clock cycles)
# [TB][PERF][mhartid 134 - Tile (8, 6)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 150 - Tile (9, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 66885ns (13377 clock cycles)
# [TB][PERF][mhartid 198 - Tile (12, 6)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 214 - Tile (13, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 66885ns (13377 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 66890ns (13378 clock cycles)
# [TB][mhartid 111 - Tile (6, 15)] Detected sentinel end instruction in WB stage at time 185675ns: start-end pair with latency 44405ns (8881 clock cycles)
# [TB][PERF][mhartid 134 - Tile (8, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 66890ns (13378 clock cycles)
# [TB][PERF][mhartid 198 - Tile (12, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 66890ns (13378 clock cycles)
# [TB][PERF][mhartid 111 - Tile (6, 15)][CMI_PERF] Input communication sentinel accumulator state: 33550ns (6710 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 185695ns: start-end pair with latency 1810ns (362 clock cycles) and accumulated latency 1810ns (362 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 185700ns
# [TB][PERF][mhartid 55 - Tile (3, 7)][CMO_PERF] Output communication sentinel accumulator state: 3095ns (619 clock cycles)
# [TB][PERF][mhartid 87 - Tile (5, 7)][CMO_PERF] Output communication sentinel accumulator state: 3095ns (619 clock cycles)
# [TB][PERF][mhartid 183 - Tile (11, 7)][CMO_PERF] Output communication sentinel accumulator state: 3095ns (619 clock cycles)
# [TB][PERF][mhartid 247 - Tile (15, 7)][CMO_PERF] Output communication sentinel accumulator state: 3095ns (619 clock cycles)
# [TB][PERF][mhartid 39 - Tile (2, 7)][CMO_PERF] Output communication sentinel accumulator state: 3095ns (619 clock cycles)
# [TB][PERF][mhartid 55 - Tile (3, 7)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 71 - Tile (4, 7)][CMO_PERF] Output communication sentinel accumulator state: 3095ns (619 clock cycles)
# [TB][PERF][mhartid 87 - Tile (5, 7)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 167 - Tile (10, 7)][CMO_PERF] Output communication sentinel accumulator state: 3095ns (619 clock cycles)
# [TB][PERF][mhartid 183 - Tile (11, 7)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 231 - Tile (14, 7)][CMO_PERF] Output communication sentinel accumulator state: 3095ns (619 clock cycles)
# [TB][PERF][mhartid 247 - Tile (15, 7)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 23 - Tile (1, 7)][CMO_PERF] Output communication sentinel accumulator state: 3095ns (619 clock cycles)
# [TB][PERF][mhartid 39 - Tile (2, 7)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 55 - Tile (3, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 60565ns (12113 clock cycles)
# [TB][PERF][mhartid 71 - Tile (4, 7)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 87 - Tile (5, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 60565ns (12113 clock cycles)
# [TB][PERF][mhartid 151 - Tile (9, 7)][CMO_PERF] Output communication sentinel accumulator state: 3095ns (619 clock cycles)
# [TB][PERF][mhartid 167 - Tile (10, 7)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 183 - Tile (11, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 60565ns (12113 clock cycles)
# [TB][PERF][mhartid 215 - Tile (13, 7)][CMO_PERF] Output communication sentinel accumulator state: 3095ns (619 clock cycles)
# [TB][PERF][mhartid 231 - Tile (14, 7)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 247 - Tile (15, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 60565ns (12113 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][CMO_PERF] Output communication sentinel accumulator state: 3095ns (619 clock cycles)
# [TB][PERF][mhartid 23 - Tile (1, 7)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 39 - Tile (2, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 60570ns (12114 clock cycles)
# [TB][PERF][mhartid 71 - Tile (4, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 60570ns (12114 clock cycles)
# [TB][mhartid 104 - Tile (6, 8)] Detected sentinel end instruction in WB stage at time 185745ns: start-end pair with latency 44620ns (8924 clock cycles)
# [TB][PERF][mhartid 135 - Tile (8, 7)][CMO_PERF] Output communication sentinel accumulator state: 3095ns (619 clock cycles)
# [TB][PERF][mhartid 151 - Tile (9, 7)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 167 - Tile (10, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 60570ns (12114 clock cycles)
# [TB][PERF][mhartid 199 - Tile (12, 7)][CMO_PERF] Output communication sentinel accumulator state: 3095ns (619 clock cycles)
# [TB][PERF][mhartid 215 - Tile (13, 7)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 231 - Tile (14, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 60570ns (12114 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 23 - Tile (1, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 60575ns (12115 clock cycles)
# [TB][PERF][mhartid 101 - Tile (6, 5)][CMO_PERF] Output communication sentinel accumulator state: 2990ns (598 clock cycles)
# [TB][PERF][mhartid 104 - Tile (6, 8)][CMI_PERF] Input communication sentinel accumulator state: 23825ns (4765 clock cycles)
# [TB][PERF][mhartid 135 - Tile (8, 7)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 151 - Tile (9, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 60575ns (12115 clock cycles)
# [TB][PERF][mhartid 199 - Tile (12, 7)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 215 - Tile (13, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 60575ns (12115 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 60580ns (12116 clock cycles)
# [TB][PERF][mhartid 101 - Tile (6, 5)][CMP_PERF] Computation sentinel accumulator state: 1215ns (243 clock cycles)
# [TB][PERF][mhartid 135 - Tile (8, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 60580ns (12116 clock cycles)
# [TB][PERF][mhartid 199 - Tile (12, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 60580ns (12116 clock cycles)
# [TB][PERF][mhartid 101 - Tile (6, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 73400ns (14680 clock cycles)
# [TB][PERF][mhartid 57 - Tile (3, 9)][CMO_PERF] Output communication sentinel accumulator state: 3200ns (640 clock cycles)
# [TB][PERF][mhartid 89 - Tile (5, 9)][CMO_PERF] Output communication sentinel accumulator state: 3200ns (640 clock cycles)
# [TB][PERF][mhartid 185 - Tile (11, 9)][CMO_PERF] Output communication sentinel accumulator state: 3200ns (640 clock cycles)
# [TB][PERF][mhartid 249 - Tile (15, 9)][CMO_PERF] Output communication sentinel accumulator state: 3200ns (640 clock cycles)
# [TB][PERF][mhartid 41 - Tile (2, 9)][CMO_PERF] Output communication sentinel accumulator state: 3200ns (640 clock cycles)
# [TB][PERF][mhartid 57 - Tile (3, 9)][CMP_PERF] Computation sentinel accumulator state: 1260ns (252 clock cycles)
# [TB][PERF][mhartid 73 - Tile (4, 9)][CMO_PERF] Output communication sentinel accumulator state: 3200ns (640 clock cycles)
# [TB][PERF][mhartid 89 - Tile (5, 9)][CMP_PERF] Computation sentinel accumulator state: 1260ns (252 clock cycles)
# [TB][PERF][mhartid 169 - Tile (10, 9)][CMO_PERF] Output communication sentinel accumulator state: 3200ns (640 clock cycles)
# [TB][PERF][mhartid 185 - Tile (11, 9)][CMP_PERF] Computation sentinel accumulator state: 1260ns (252 clock cycles)
# [TB][PERF][mhartid 233 - Tile (14, 9)][CMO_PERF] Output communication sentinel accumulator state: 3200ns (640 clock cycles)
# [TB][PERF][mhartid 249 - Tile (15, 9)][CMP_PERF] Computation sentinel accumulator state: 1260ns (252 clock cycles)
# [TB][PERF][mhartid 25 - Tile (1, 9)][CMO_PERF] Output communication sentinel accumulator state: 3200ns (640 clock cycles)
# [TB][PERF][mhartid 41 - Tile (2, 9)][CMP_PERF] Computation sentinel accumulator state: 1260ns (252 clock cycles)
# [TB][PERF][mhartid 57 - Tile (3, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 48650ns (9730 clock cycles)
# [TB][PERF][mhartid 73 - Tile (4, 9)][CMP_PERF] Computation sentinel accumulator state: 1260ns (252 clock cycles)
# [TB][PERF][mhartid 89 - Tile (5, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 48650ns (9730 clock cycles)
# [TB][PERF][mhartid 102 - Tile (6, 6)][CMO_PERF] Output communication sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 153 - Tile (9, 9)][CMO_PERF] Output communication sentinel accumulator state: 3200ns (640 clock cycles)
# [TB][PERF][mhartid 169 - Tile (10, 9)][CMP_PERF] Computation sentinel accumulator state: 1260ns (252 clock cycles)
# [TB][PERF][mhartid 185 - Tile (11, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 48650ns (9730 clock cycles)
# [TB][PERF][mhartid 217 - Tile (13, 9)][CMO_PERF] Output communication sentinel accumulator state: 3200ns (640 clock cycles)
# [TB][PERF][mhartid 233 - Tile (14, 9)][CMP_PERF] Computation sentinel accumulator state: 1260ns (252 clock cycles)
# [TB][PERF][mhartid 249 - Tile (15, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 48650ns (9730 clock cycles)
# [TB][PERF][mhartid 9 - Tile (0, 9)][CMO_PERF] Output communication sentinel accumulator state: 3200ns (640 clock cycles)
# [TB][PERF][mhartid 25 - Tile (1, 9)][CMP_PERF] Computation sentinel accumulator state: 1260ns (252 clock cycles)
# [TB][PERF][mhartid 41 - Tile (2, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 48655ns (9731 clock cycles)
# [TB][PERF][mhartid 73 - Tile (4, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 48655ns (9731 clock cycles)
# [TB][PERF][mhartid 102 - Tile (6, 6)][CMP_PERF] Computation sentinel accumulator state: 1200ns (240 clock cycles)
# [TB][PERF][mhartid 137 - Tile (8, 9)][CMO_PERF] Output communication sentinel accumulator state: 3200ns (640 clock cycles)
# [TB][PERF][mhartid 153 - Tile (9, 9)][CMP_PERF] Computation sentinel accumulator state: 1260ns (252 clock cycles)
# [TB][PERF][mhartid 169 - Tile (10, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 48655ns (9731 clock cycles)
# [TB][PERF][mhartid 201 - Tile (12, 9)][CMO_PERF] Output communication sentinel accumulator state: 3200ns (640 clock cycles)
# [TB][PERF][mhartid 217 - Tile (13, 9)][CMP_PERF] Computation sentinel accumulator state: 1260ns (252 clock cycles)
# [TB][PERF][mhartid 233 - Tile (14, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 48655ns (9731 clock cycles)
# [TB][PERF][mhartid 9 - Tile (0, 9)][CMP_PERF] Computation sentinel accumulator state: 1260ns (252 clock cycles)
# [TB][PERF][mhartid 25 - Tile (1, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 48660ns (9732 clock cycles)
# [TB][PERF][mhartid 102 - Tile (6, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 67135ns (13427 clock cycles)
# [TB][PERF][mhartid 137 - Tile (8, 9)][CMP_PERF] Computation sentinel accumulator state: 1260ns (252 clock cycles)
# [TB][PERF][mhartid 153 - Tile (9, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 48660ns (9732 clock cycles)
# [TB][PERF][mhartid 201 - Tile (12, 9)][CMP_PERF] Computation sentinel accumulator state: 1260ns (252 clock cycles)
# [TB][PERF][mhartid 217 - Tile (13, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 48660ns (9732 clock cycles)
# [TB][PERF][mhartid 9 - Tile (0, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 48665ns (9733 clock cycles)
# [TB][PERF][mhartid 137 - Tile (8, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 48665ns (9733 clock cycles)
# [TB][PERF][mhartid 201 - Tile (12, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 48665ns (9733 clock cycles)
# [TB][mhartid 60 - Tile (3, 12)] Detected sentinel end instruction in WB stage at time 185850ns: start-end pair with latency 44725ns (8945 clock cycles)
# [TB][mhartid 92 - Tile (5, 12)] Detected sentinel end instruction in WB stage at time 185850ns: start-end pair with latency 44725ns (8945 clock cycles)
# [TB][mhartid 188 - Tile (11, 12)] Detected sentinel end instruction in WB stage at time 185850ns: start-end pair with latency 44725ns (8945 clock cycles)
# [TB][mhartid 252 - Tile (15, 12)] Detected sentinel end instruction in WB stage at time 185850ns: start-end pair with latency 44725ns (8945 clock cycles)
# [TB][mhartid 44 - Tile (2, 12)] Detected sentinel end instruction in WB stage at time 185855ns: start-end pair with latency 44730ns (8946 clock cycles)
# [TB][PERF][mhartid 60 - Tile (3, 12)][CMI_PERF] Input communication sentinel accumulator state: 29125ns (5825 clock cycles)
# [TB][mhartid 76 - Tile (4, 12)] Detected sentinel end instruction in WB stage at time 185855ns: start-end pair with latency 44730ns (8946 clock cycles)
# [TB][PERF][mhartid 92 - Tile (5, 12)][CMI_PERF] Input communication sentinel accumulator state: 29125ns (5825 clock cycles)
# [TB][mhartid 172 - Tile (10, 12)] Detected sentinel end instruction in WB stage at time 185855ns: start-end pair with latency 44730ns (8946 clock cycles)
# [TB][PERF][mhartid 188 - Tile (11, 12)][CMI_PERF] Input communication sentinel accumulator state: 29125ns (5825 clock cycles)
# [TB][mhartid 236 - Tile (14, 12)] Detected sentinel end instruction in WB stage at time 185855ns: start-end pair with latency 44730ns (8946 clock cycles)
# [TB][PERF][mhartid 252 - Tile (15, 12)][CMI_PERF] Input communication sentinel accumulator state: 29125ns (5825 clock cycles)
# [TB][mhartid 28 - Tile (1, 12)] Detected sentinel end instruction in WB stage at time 185860ns: start-end pair with latency 44735ns (8947 clock cycles)
# [TB][PERF][mhartid 44 - Tile (2, 12)][CMI_PERF] Input communication sentinel accumulator state: 29125ns (5825 clock cycles)
# [TB][PERF][mhartid 76 - Tile (4, 12)][CMI_PERF] Input communication sentinel accumulator state: 29125ns (5825 clock cycles)
# [TB][mhartid 156 - Tile (9, 12)] Detected sentinel end instruction in WB stage at time 185860ns: start-end pair with latency 44735ns (8947 clock cycles)
# [TB][PERF][mhartid 172 - Tile (10, 12)][CMI_PERF] Input communication sentinel accumulator state: 29125ns (5825 clock cycles)
# [TB][mhartid 220 - Tile (13, 12)] Detected sentinel end instruction in WB stage at time 185860ns: start-end pair with latency 44735ns (8947 clock cycles)
# [TB][PERF][mhartid 236 - Tile (14, 12)][CMI_PERF] Input communication sentinel accumulator state: 29125ns (5825 clock cycles)
# [TB][mhartid 12 - Tile (0, 12)] Detected sentinel end instruction in WB stage at time 185865ns: start-end pair with latency 44740ns (8948 clock cycles)
# [TB][PERF][mhartid 28 - Tile (1, 12)][CMI_PERF] Input communication sentinel accumulator state: 29125ns (5825 clock cycles)
# [TB][PERF][mhartid 58 - Tile (3, 10)][CMO_PERF] Output communication sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 90 - Tile (5, 10)][CMO_PERF] Output communication sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][mhartid 140 - Tile (8, 12)] Detected sentinel end instruction in WB stage at time 185865ns: start-end pair with latency 44740ns (8948 clock cycles)
# [TB][PERF][mhartid 156 - Tile (9, 12)][CMI_PERF] Input communication sentinel accumulator state: 29125ns (5825 clock cycles)
# [TB][PERF][mhartid 186 - Tile (11, 10)][CMO_PERF] Output communication sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][mhartid 204 - Tile (12, 12)] Detected sentinel end instruction in WB stage at time 185865ns: start-end pair with latency 44740ns (8948 clock cycles)
# [TB][PERF][mhartid 220 - Tile (13, 12)][CMI_PERF] Input communication sentinel accumulator state: 29125ns (5825 clock cycles)
# [TB][PERF][mhartid 250 - Tile (15, 10)][CMO_PERF] Output communication sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 12 - Tile (0, 12)][CMI_PERF] Input communication sentinel accumulator state: 29125ns (5825 clock cycles)
# [TB][PERF][mhartid 42 - Tile (2, 10)][CMO_PERF] Output communication sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 58 - Tile (3, 10)][CMP_PERF] Computation sentinel accumulator state: 1310ns (262 clock cycles)
# [TB][PERF][mhartid 74 - Tile (4, 10)][CMO_PERF] Output communication sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 90 - Tile (5, 10)][CMP_PERF] Computation sentinel accumulator state: 1310ns (262 clock cycles)
# [TB][PERF][mhartid 140 - Tile (8, 12)][CMI_PERF] Input communication sentinel accumulator state: 29125ns (5825 clock cycles)
# [TB][PERF][mhartid 170 - Tile (10, 10)][CMO_PERF] Output communication sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 186 - Tile (11, 10)][CMP_PERF] Computation sentinel accumulator state: 1310ns (262 clock cycles)
# [TB][PERF][mhartid 204 - Tile (12, 12)][CMI_PERF] Input communication sentinel accumulator state: 29125ns (5825 clock cycles)
# [TB][PERF][mhartid 234 - Tile (14, 10)][CMO_PERF] Output communication sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 250 - Tile (15, 10)][CMP_PERF] Computation sentinel accumulator state: 1310ns (262 clock cycles)
# [TB][PERF][mhartid 26 - Tile (1, 10)][CMO_PERF] Output communication sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 42 - Tile (2, 10)][CMP_PERF] Computation sentinel accumulator state: 1310ns (262 clock cycles)
# [TB][PERF][mhartid 52 - Tile (3, 4)][CMO_PERF] Output communication sentinel accumulator state: 1170ns (234 clock cycles)
# [TB][PERF][mhartid 58 - Tile (3, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 41015ns (8203 clock cycles)
# [TB][PERF][mhartid 74 - Tile (4, 10)][CMP_PERF] Computation sentinel accumulator state: 1310ns (262 clock cycles)
# [TB][PERF][mhartid 84 - Tile (5, 4)][CMO_PERF] Output communication sentinel accumulator state: 1170ns (234 clock cycles)
# [TB][PERF][mhartid 90 - Tile (5, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 41015ns (8203 clock cycles)
# [TB][PERF][mhartid 103 - Tile (6, 7)][CMO_PERF] Output communication sentinel accumulator state: 3095ns (619 clock cycles)
# [TB][PERF][mhartid 154 - Tile (9, 10)][CMO_PERF] Output communication sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 170 - Tile (10, 10)][CMP_PERF] Computation sentinel accumulator state: 1310ns (262 clock cycles)
# [TB][PERF][mhartid 180 - Tile (11, 4)][CMO_PERF] Output communication sentinel accumulator state: 1170ns (234 clock cycles)
# [TB][PERF][mhartid 186 - Tile (11, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 41015ns (8203 clock cycles)
# [TB][PERF][mhartid 218 - Tile (13, 10)][CMO_PERF] Output communication sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 234 - Tile (14, 10)][CMP_PERF] Computation sentinel accumulator state: 1310ns (262 clock cycles)
# [TB][PERF][mhartid 244 - Tile (15, 4)][CMO_PERF] Output communication sentinel accumulator state: 1170ns (234 clock cycles)
# [TB][PERF][mhartid 250 - Tile (15, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 41015ns (8203 clock cycles)
# [TB][PERF][mhartid 10 - Tile (0, 10)][CMO_PERF] Output communication sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 26 - Tile (1, 10)][CMP_PERF] Computation sentinel accumulator state: 1310ns (262 clock cycles)
# [TB][PERF][mhartid 36 - Tile (2, 4)][CMO_PERF] Output communication sentinel accumulator state: 1170ns (234 clock cycles)
# [TB][PERF][mhartid 42 - Tile (2, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 41020ns (8204 clock cycles)
# [TB][PERF][mhartid 52 - Tile (3, 4)][CMP_PERF] Computation sentinel accumulator state: 4340ns (868 clock cycles)
# [TB][PERF][mhartid 68 - Tile (4, 4)][CMO_PERF] Output communication sentinel accumulator state: 1170ns (234 clock cycles)
# [TB][PERF][mhartid 74 - Tile (4, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 41020ns (8204 clock cycles)
# [TB][PERF][mhartid 84 - Tile (5, 4)][CMP_PERF] Computation sentinel accumulator state: 4340ns (868 clock cycles)
# [TB][PERF][mhartid 103 - Tile (6, 7)][CMP_PERF] Computation sentinel accumulator state: 1250ns (250 clock cycles)
# [TB][PERF][mhartid 138 - Tile (8, 10)][CMO_PERF] Output communication sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 154 - Tile (9, 10)][CMP_PERF] Computation sentinel accumulator state: 1310ns (262 clock cycles)
# [TB][PERF][mhartid 164 - Tile (10, 4)][CMO_PERF] Output communication sentinel accumulator state: 1170ns (234 clock cycles)
# [TB][PERF][mhartid 170 - Tile (10, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 41020ns (8204 clock cycles)
# [TB][PERF][mhartid 180 - Tile (11, 4)][CMP_PERF] Computation sentinel accumulator state: 4340ns (868 clock cycles)
# [TB][PERF][mhartid 202 - Tile (12, 10)][CMO_PERF] Output communication sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 218 - Tile (13, 10)][CMP_PERF] Computation sentinel accumulator state: 1310ns (262 clock cycles)
# [TB][PERF][mhartid 228 - Tile (14, 4)][CMO_PERF] Output communication sentinel accumulator state: 1170ns (234 clock cycles)
# [TB][PERF][mhartid 234 - Tile (14, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 41020ns (8204 clock cycles)
# [TB][PERF][mhartid 244 - Tile (15, 4)][CMP_PERF] Computation sentinel accumulator state: 4340ns (868 clock cycles)
# [TB][PERF][mhartid 10 - Tile (0, 10)][CMP_PERF] Computation sentinel accumulator state: 1310ns (262 clock cycles)
# [TB][PERF][mhartid 20 - Tile (1, 4)][CMO_PERF] Output communication sentinel accumulator state: 1170ns (234 clock cycles)
# [TB][PERF][mhartid 26 - Tile (1, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 41025ns (8205 clock cycles)
# [TB][PERF][mhartid 36 - Tile (2, 4)][CMP_PERF] Computation sentinel accumulator state: 4340ns (868 clock cycles)
# [TB][PERF][mhartid 52 - Tile (3, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 75575ns (15115 clock cycles)
# [TB][PERF][mhartid 68 - Tile (4, 4)][CMP_PERF] Computation sentinel accumulator state: 4340ns (868 clock cycles)
# [TB][PERF][mhartid 84 - Tile (5, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 75575ns (15115 clock cycles)
# [TB][PERF][mhartid 103 - Tile (6, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 60865ns (12173 clock cycles)
# [TB][PERF][mhartid 138 - Tile (8, 10)][CMP_PERF] Computation sentinel accumulator state: 1310ns (262 clock cycles)
# [TB][PERF][mhartid 148 - Tile (9, 4)][CMO_PERF] Output communication sentinel accumulator state: 1170ns (234 clock cycles)
# [TB][PERF][mhartid 154 - Tile (9, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 41025ns (8205 clock cycles)
# [TB][PERF][mhartid 164 - Tile (10, 4)][CMP_PERF] Computation sentinel accumulator state: 4340ns (868 clock cycles)
# [TB][PERF][mhartid 180 - Tile (11, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 75575ns (15115 clock cycles)
# [TB][PERF][mhartid 202 - Tile (12, 10)][CMP_PERF] Computation sentinel accumulator state: 1310ns (262 clock cycles)
# [TB][PERF][mhartid 212 - Tile (13, 4)][CMO_PERF] Output communication sentinel accumulator state: 1170ns (234 clock cycles)
# [TB][PERF][mhartid 218 - Tile (13, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 41025ns (8205 clock cycles)
# [TB][PERF][mhartid 228 - Tile (14, 4)][CMP_PERF] Computation sentinel accumulator state: 4340ns (868 clock cycles)
# [TB][PERF][mhartid 244 - Tile (15, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 75575ns (15115 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][CMO_PERF] Output communication sentinel accumulator state: 1170ns (234 clock cycles)
# [TB][PERF][mhartid 10 - Tile (0, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 41030ns (8206 clock cycles)
# [TB][PERF][mhartid 20 - Tile (1, 4)][CMP_PERF] Computation sentinel accumulator state: 4340ns (868 clock cycles)
# [TB][PERF][mhartid 36 - Tile (2, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 75580ns (15116 clock cycles)
# [TB][PERF][mhartid 68 - Tile (4, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 75580ns (15116 clock cycles)
# [TB][PERF][mhartid 132 - Tile (8, 4)][CMO_PERF] Output communication sentinel accumulator state: 1170ns (234 clock cycles)
# [TB][PERF][mhartid 138 - Tile (8, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 41030ns (8206 clock cycles)
# [TB][PERF][mhartid 148 - Tile (9, 4)][CMP_PERF] Computation sentinel accumulator state: 4340ns (868 clock cycles)
# [TB][PERF][mhartid 164 - Tile (10, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 75580ns (15116 clock cycles)
# [TB][PERF][mhartid 196 - Tile (12, 4)][CMO_PERF] Output communication sentinel accumulator state: 1170ns (234 clock cycles)
# [TB][PERF][mhartid 202 - Tile (12, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 41030ns (8206 clock cycles)
# [TB][PERF][mhartid 212 - Tile (13, 4)][CMP_PERF] Computation sentinel accumulator state: 4340ns (868 clock cycles)
# [TB][PERF][mhartid 228 - Tile (14, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 75580ns (15116 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][CMP_PERF] Computation sentinel accumulator state: 4340ns (868 clock cycles)
# [TB][PERF][mhartid 20 - Tile (1, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 75585ns (15117 clock cycles)
# [TB][PERF][mhartid 132 - Tile (8, 4)][CMP_PERF] Computation sentinel accumulator state: 4340ns (868 clock cycles)
# [TB][PERF][mhartid 148 - Tile (9, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 75585ns (15117 clock cycles)
# [TB][PERF][mhartid 196 - Tile (12, 4)][CMP_PERF] Computation sentinel accumulator state: 4340ns (868 clock cycles)
# [TB][PERF][mhartid 212 - Tile (13, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 75585ns (15117 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 75590ns (15118 clock cycles)
# [TB][PERF][mhartid 132 - Tile (8, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 75590ns (15118 clock cycles)
# [TB][PERF][mhartid 196 - Tile (12, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 75590ns (15118 clock cycles)
# [TB][PERF][mhartid 59 - Tile (3, 11)][CMO_PERF] Output communication sentinel accumulator state: 3395ns (679 clock cycles)
# [TB][PERF][mhartid 91 - Tile (5, 11)][CMO_PERF] Output communication sentinel accumulator state: 3395ns (679 clock cycles)
# [TB][PERF][mhartid 187 - Tile (11, 11)][CMO_PERF] Output communication sentinel accumulator state: 3395ns (679 clock cycles)
# [TB][PERF][mhartid 251 - Tile (15, 11)][CMO_PERF] Output communication sentinel accumulator state: 3395ns (679 clock cycles)
# [TB][PERF][mhartid 43 - Tile (2, 11)][CMO_PERF] Output communication sentinel accumulator state: 3395ns (679 clock cycles)
# [TB][PERF][mhartid 59 - Tile (3, 11)][CMP_PERF] Computation sentinel accumulator state: 1330ns (266 clock cycles)
# [TB][PERF][mhartid 75 - Tile (4, 11)][CMO_PERF] Output communication sentinel accumulator state: 3395ns (679 clock cycles)
# [TB][PERF][mhartid 91 - Tile (5, 11)][CMP_PERF] Computation sentinel accumulator state: 1330ns (266 clock cycles)
# [TB][PERF][mhartid 171 - Tile (10, 11)][CMO_PERF] Output communication sentinel accumulator state: 3395ns (679 clock cycles)
# [TB][PERF][mhartid 187 - Tile (11, 11)][CMP_PERF] Computation sentinel accumulator state: 1330ns (266 clock cycles)
# [TB][PERF][mhartid 235 - Tile (14, 11)][CMO_PERF] Output communication sentinel accumulator state: 3395ns (679 clock cycles)
# [TB][PERF][mhartid 251 - Tile (15, 11)][CMP_PERF] Computation sentinel accumulator state: 1330ns (266 clock cycles)
# [TB][PERF][mhartid 27 - Tile (1, 11)][CMO_PERF] Output communication sentinel accumulator state: 3395ns (679 clock cycles)
# [TB][PERF][mhartid 43 - Tile (2, 11)][CMP_PERF] Computation sentinel accumulator state: 1330ns (266 clock cycles)
# [TB][PERF][mhartid 59 - Tile (3, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 35870ns (7174 clock cycles)
# [TB][PERF][mhartid 75 - Tile (4, 11)][CMP_PERF] Computation sentinel accumulator state: 1330ns (266 clock cycles)
# [TB][PERF][mhartid 91 - Tile (5, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 35870ns (7174 clock cycles)
# [TB][PERF][mhartid 155 - Tile (9, 11)][CMO_PERF] Output communication sentinel accumulator state: 3395ns (679 clock cycles)
# [TB][PERF][mhartid 171 - Tile (10, 11)][CMP_PERF] Computation sentinel accumulator state: 1330ns (266 clock cycles)
# [TB][PERF][mhartid 187 - Tile (11, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 35870ns (7174 clock cycles)
# [TB][PERF][mhartid 219 - Tile (13, 11)][CMO_PERF] Output communication sentinel accumulator state: 3395ns (679 clock cycles)
# [TB][PERF][mhartid 235 - Tile (14, 11)][CMP_PERF] Computation sentinel accumulator state: 1330ns (266 clock cycles)
# [TB][PERF][mhartid 251 - Tile (15, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 35870ns (7174 clock cycles)
# [TB][PERF][mhartid 11 - Tile (0, 11)][CMO_PERF] Output communication sentinel accumulator state: 3395ns (679 clock cycles)
# [TB][PERF][mhartid 27 - Tile (1, 11)][CMP_PERF] Computation sentinel accumulator state: 1330ns (266 clock cycles)
# [TB][PERF][mhartid 43 - Tile (2, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 35875ns (7175 clock cycles)
# [TB][PERF][mhartid 75 - Tile (4, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 35875ns (7175 clock cycles)
# [TB][PERF][mhartid 139 - Tile (8, 11)][CMO_PERF] Output communication sentinel accumulator state: 3395ns (679 clock cycles)
# [TB][PERF][mhartid 155 - Tile (9, 11)][CMP_PERF] Computation sentinel accumulator state: 1330ns (266 clock cycles)
# [TB][PERF][mhartid 171 - Tile (10, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 35875ns (7175 clock cycles)
# [TB][PERF][mhartid 203 - Tile (12, 11)][CMO_PERF] Output communication sentinel accumulator state: 3395ns (679 clock cycles)
# [TB][PERF][mhartid 219 - Tile (13, 11)][CMP_PERF] Computation sentinel accumulator state: 1330ns (266 clock cycles)
# [TB][PERF][mhartid 235 - Tile (14, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 35875ns (7175 clock cycles)
# [TB][PERF][mhartid 11 - Tile (0, 11)][CMP_PERF] Computation sentinel accumulator state: 1330ns (266 clock cycles)
# [TB][PERF][mhartid 27 - Tile (1, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 35880ns (7176 clock cycles)
# [TB][PERF][mhartid 105 - Tile (6, 9)][CMO_PERF] Output communication sentinel accumulator state: 3200ns (640 clock cycles)
# [TB][PERF][mhartid 139 - Tile (8, 11)][CMP_PERF] Computation sentinel accumulator state: 1330ns (266 clock cycles)
# [TB][PERF][mhartid 155 - Tile (9, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 35880ns (7176 clock cycles)
# [TB][PERF][mhartid 203 - Tile (12, 11)][CMP_PERF] Computation sentinel accumulator state: 1330ns (266 clock cycles)
# [TB][PERF][mhartid 219 - Tile (13, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 35880ns (7176 clock cycles)
# [TB][PERF][mhartid 11 - Tile (0, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 35885ns (7177 clock cycles)
# [TB][PERF][mhartid 105 - Tile (6, 9)][CMP_PERF] Computation sentinel accumulator state: 1300ns (260 clock cycles)
# [TB][PERF][mhartid 139 - Tile (8, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 35885ns (7177 clock cycles)
# [TB][PERF][mhartid 203 - Tile (12, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 35885ns (7177 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 185940ns: start-end pair with latency 1210ns (242 clock cycles) and accumulated latency 5395ns (1079 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 185940ns: start-end pair with latency 1210ns (242 clock cycles) and accumulated latency 5395ns (1079 clock cycles)
# [TB][PERF][mhartid 105 - Tile (6, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 48680ns (9736 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 185940ns: start-end pair with latency 1210ns (242 clock cycles) and accumulated latency 5395ns (1079 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 185940ns: start-end pair with latency 1210ns (242 clock cycles) and accumulated latency 5395ns (1079 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 185945ns: start-end pair with latency 1210ns (242 clock cycles) and accumulated latency 5395ns (1079 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 185945ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 185945ns: start-end pair with latency 1210ns (242 clock cycles) and accumulated latency 5395ns (1079 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 185945ns
# [TB][mhartid 160 - Tile (10, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 185945ns: start-end pair with latency 1210ns (242 clock cycles) and accumulated latency 5395ns (1079 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 185945ns
# [TB][mhartid 224 - Tile (14, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 185945ns: start-end pair with latency 1210ns (242 clock cycles) and accumulated latency 5395ns (1079 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 185945ns
# [TB][mhartid 16 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 185950ns: start-end pair with latency 1210ns (242 clock cycles) and accumulated latency 5395ns (1079 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 185950ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 185950ns
# [TB][mhartid 144 - Tile (9, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 185950ns: start-end pair with latency 1210ns (242 clock cycles) and accumulated latency 5395ns (1079 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 185950ns
# [TB][mhartid 208 - Tile (13, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 185950ns: start-end pair with latency 1210ns (242 clock cycles) and accumulated latency 5395ns (1079 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 185950ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 185955ns: start-end pair with latency 1210ns (242 clock cycles) and accumulated latency 5395ns (1079 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 185955ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 185955ns: start-end pair with latency 1210ns (242 clock cycles) and accumulated latency 5395ns (1079 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 185955ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 185955ns: start-end pair with latency 1210ns (242 clock cycles) and accumulated latency 5395ns (1079 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 185955ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 185960ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 185960ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 185960ns
# [TB][mhartid 112 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 185965ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 126865ns (25373 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 185965ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 108895ns (21779 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 185965ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 95520ns (19104 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 185965ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 87055ns (17411 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 185965ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 76735ns (15347 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 185965ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 74075ns (14815 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 185965ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 67960ns (13592 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 185965ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 61620ns (12324 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 185965ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 51760ns (10352 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 185965ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 49490ns (9898 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 185965ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 41835ns (8367 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 185965ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 36310ns (7262 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 185965ns: start-end pair with latency 260ns (52 clock cycles) and accumulated latency 25745ns (5149 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 185965ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 23390ns (4678 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 185965ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 18850ns (3770 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 185965ns: start-end pair with latency 2715ns (543 clock cycles) and accumulated latency 10450ns (2090 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 185970ns
# [TB][mhartid 120 - Tile (7, 8)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 185970ns
# [TB][mhartid 124 - Tile (7, 12)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 185970ns
# [TB][mhartid 108 - Tile (6, 12)] Detected sentinel end instruction in WB stage at time 185995ns: start-end pair with latency 44870ns (8974 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 185995ns
# [TB][mhartid 114 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 185995ns
# [TB][mhartid 115 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 185995ns
# [TB][mhartid 117 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 185995ns
# [TB][mhartid 118 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 185995ns
# [TB][mhartid 119 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 185995ns
# [TB][mhartid 121 - Tile (7, 9)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 185995ns
# [TB][mhartid 122 - Tile (7, 10)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 185995ns
# [TB][mhartid 123 - Tile (7, 11)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 185995ns
# [TB][mhartid 125 - Tile (7, 13)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 185995ns
# [TB][mhartid 126 - Tile (7, 14)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 185995ns
# [TB][mhartid 127 - Tile (7, 15)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 185995ns
# [TB][PERF][mhartid 108 - Tile (6, 12)][CMI_PERF] Input communication sentinel accumulator state: 29005ns (5801 clock cycles)
# [TB][PERF][mhartid 106 - Tile (6, 10)][CMO_PERF] Output communication sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 106 - Tile (6, 10)][CMP_PERF] Computation sentinel accumulator state: 1280ns (256 clock cycles)
# [TB][PERF][mhartid 100 - Tile (6, 4)][CMO_PERF] Output communication sentinel accumulator state: 1170ns (234 clock cycles)
# [TB][PERF][mhartid 106 - Tile (6, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 41330ns (8266 clock cycles)
# [TB][PERF][mhartid 100 - Tile (6, 4)][CMP_PERF] Computation sentinel accumulator state: 4315ns (863 clock cycles)
# [TB][PERF][mhartid 100 - Tile (6, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 75965ns (15193 clock cycles)
# [TB][PERF][mhartid 107 - Tile (6, 11)][CMO_PERF] Output communication sentinel accumulator state: 3395ns (679 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 186055ns
# [TB][PERF][mhartid 107 - Tile (6, 11)][CMP_PERF] Computation sentinel accumulator state: 1325ns (265 clock cycles)
# [TB][PERF][mhartid 107 - Tile (6, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 36275ns (7255 clock cycles)
# [TB][PERF][mhartid 61 - Tile (3, 13)][CMO_PERF] Output communication sentinel accumulator state: 3470ns (694 clock cycles)
# [TB][PERF][mhartid 93 - Tile (5, 13)][CMO_PERF] Output communication sentinel accumulator state: 3470ns (694 clock cycles)
# [TB][PERF][mhartid 189 - Tile (11, 13)][CMO_PERF] Output communication sentinel accumulator state: 3470ns (694 clock cycles)
# [TB][PERF][mhartid 253 - Tile (15, 13)][CMO_PERF] Output communication sentinel accumulator state: 3470ns (694 clock cycles)
# [TB][PERF][mhartid 45 - Tile (2, 13)][CMO_PERF] Output communication sentinel accumulator state: 3470ns (694 clock cycles)
# [TB][PERF][mhartid 61 - Tile (3, 13)][CMP_PERF] Computation sentinel accumulator state: 1340ns (268 clock cycles)
# [TB][PERF][mhartid 77 - Tile (4, 13)][CMO_PERF] Output communication sentinel accumulator state: 3470ns (694 clock cycles)
# [TB][PERF][mhartid 93 - Tile (5, 13)][CMP_PERF] Computation sentinel accumulator state: 1340ns (268 clock cycles)
# [TB][PERF][mhartid 173 - Tile (10, 13)][CMO_PERF] Output communication sentinel accumulator state: 3470ns (694 clock cycles)
# [TB][PERF][mhartid 189 - Tile (11, 13)][CMP_PERF] Computation sentinel accumulator state: 1340ns (268 clock cycles)
# [TB][PERF][mhartid 237 - Tile (14, 13)][CMO_PERF] Output communication sentinel accumulator state: 3470ns (694 clock cycles)
# [TB][PERF][mhartid 253 - Tile (15, 13)][CMP_PERF] Computation sentinel accumulator state: 1340ns (268 clock cycles)
# [TB][PERF][mhartid 29 - Tile (1, 13)][CMO_PERF] Output communication sentinel accumulator state: 3470ns (694 clock cycles)
# [TB][PERF][mhartid 45 - Tile (2, 13)][CMP_PERF] Computation sentinel accumulator state: 1340ns (268 clock cycles)
# [TB][PERF][mhartid 61 - Tile (3, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 23025ns (4605 clock cycles)
# [TB][PERF][mhartid 77 - Tile (4, 13)][CMP_PERF] Computation sentinel accumulator state: 1340ns (268 clock cycles)
# [TB][PERF][mhartid 93 - Tile (5, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 23025ns (4605 clock cycles)
# [TB][PERF][mhartid 157 - Tile (9, 13)][CMO_PERF] Output communication sentinel accumulator state: 3470ns (694 clock cycles)
# [TB][PERF][mhartid 173 - Tile (10, 13)][CMP_PERF] Computation sentinel accumulator state: 1340ns (268 clock cycles)
# [TB][PERF][mhartid 189 - Tile (11, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 23025ns (4605 clock cycles)
# [TB][PERF][mhartid 221 - Tile (13, 13)][CMO_PERF] Output communication sentinel accumulator state: 3470ns (694 clock cycles)
# [TB][PERF][mhartid 237 - Tile (14, 13)][CMP_PERF] Computation sentinel accumulator state: 1340ns (268 clock cycles)
# [TB][PERF][mhartid 253 - Tile (15, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 23025ns (4605 clock cycles)
# [TB][PERF][mhartid 13 - Tile (0, 13)][CMO_PERF] Output communication sentinel accumulator state: 3470ns (694 clock cycles)
# [TB][PERF][mhartid 29 - Tile (1, 13)][CMP_PERF] Computation sentinel accumulator state: 1340ns (268 clock cycles)
# [TB][PERF][mhartid 45 - Tile (2, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 23030ns (4606 clock cycles)
# [TB][PERF][mhartid 77 - Tile (4, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 23030ns (4606 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 186085ns: start-end pair with latency 1210ns (242 clock cycles) and accumulated latency 5395ns (1079 clock cycles)
# [TB][PERF][mhartid 141 - Tile (8, 13)][CMO_PERF] Output communication sentinel accumulator state: 3470ns (694 clock cycles)
# [TB][PERF][mhartid 157 - Tile (9, 13)][CMP_PERF] Computation sentinel accumulator state: 1340ns (268 clock cycles)
# [TB][PERF][mhartid 173 - Tile (10, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 23030ns (4606 clock cycles)
# [TB][PERF][mhartid 205 - Tile (12, 13)][CMO_PERF] Output communication sentinel accumulator state: 3470ns (694 clock cycles)
# [TB][PERF][mhartid 221 - Tile (13, 13)][CMP_PERF] Computation sentinel accumulator state: 1340ns (268 clock cycles)
# [TB][PERF][mhartid 237 - Tile (14, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 23030ns (4606 clock cycles)
# [TB][PERF][mhartid 13 - Tile (0, 13)][CMP_PERF] Computation sentinel accumulator state: 1340ns (268 clock cycles)
# [TB][PERF][mhartid 29 - Tile (1, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 23035ns (4607 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 186090ns
# [TB][PERF][mhartid 141 - Tile (8, 13)][CMP_PERF] Computation sentinel accumulator state: 1340ns (268 clock cycles)
# [TB][PERF][mhartid 157 - Tile (9, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 23035ns (4607 clock cycles)
# [TB][PERF][mhartid 205 - Tile (12, 13)][CMP_PERF] Computation sentinel accumulator state: 1340ns (268 clock cycles)
# [TB][PERF][mhartid 221 - Tile (13, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 23035ns (4607 clock cycles)
# [TB][PERF][mhartid 13 - Tile (0, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 23040ns (4608 clock cycles)
# [TB][PERF][mhartid 141 - Tile (8, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 23040ns (4608 clock cycles)
# [TB][PERF][mhartid 205 - Tile (12, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 23040ns (4608 clock cycles)
# [TB][PERF][mhartid 62 - Tile (3, 14)][CMO_PERF] Output communication sentinel accumulator state: 3495ns (699 clock cycles)
# [TB][PERF][mhartid 94 - Tile (5, 14)][CMO_PERF] Output communication sentinel accumulator state: 3495ns (699 clock cycles)
# [TB][PERF][mhartid 190 - Tile (11, 14)][CMO_PERF] Output communication sentinel accumulator state: 3495ns (699 clock cycles)
# [TB][PERF][mhartid 254 - Tile (15, 14)][CMO_PERF] Output communication sentinel accumulator state: 3495ns (699 clock cycles)
# [TB][PERF][mhartid 46 - Tile (2, 14)][CMO_PERF] Output communication sentinel accumulator state: 3495ns (699 clock cycles)
# [TB][PERF][mhartid 62 - Tile (3, 14)][CMP_PERF] Computation sentinel accumulator state: 1370ns (274 clock cycles)
# [TB][PERF][mhartid 78 - Tile (4, 14)][CMO_PERF] Output communication sentinel accumulator state: 3495ns (699 clock cycles)
# [TB][PERF][mhartid 94 - Tile (5, 14)][CMP_PERF] Computation sentinel accumulator state: 1370ns (274 clock cycles)
# [TB][PERF][mhartid 174 - Tile (10, 14)][CMO_PERF] Output communication sentinel accumulator state: 3495ns (699 clock cycles)
# [TB][PERF][mhartid 190 - Tile (11, 14)][CMP_PERF] Computation sentinel accumulator state: 1370ns (274 clock cycles)
# [TB][PERF][mhartid 238 - Tile (14, 14)][CMO_PERF] Output communication sentinel accumulator state: 3495ns (699 clock cycles)
# [TB][PERF][mhartid 254 - Tile (15, 14)][CMP_PERF] Computation sentinel accumulator state: 1370ns (274 clock cycles)
# [TB][PERF][mhartid 30 - Tile (1, 14)][CMO_PERF] Output communication sentinel accumulator state: 3495ns (699 clock cycles)
# [TB][PERF][mhartid 46 - Tile (2, 14)][CMP_PERF] Computation sentinel accumulator state: 1370ns (274 clock cycles)
# [TB][PERF][mhartid 62 - Tile (3, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 18465ns (3693 clock cycles)
# [TB][PERF][mhartid 78 - Tile (4, 14)][CMP_PERF] Computation sentinel accumulator state: 1370ns (274 clock cycles)
# [TB][PERF][mhartid 94 - Tile (5, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 18465ns (3693 clock cycles)
# [TB][PERF][mhartid 158 - Tile (9, 14)][CMO_PERF] Output communication sentinel accumulator state: 3495ns (699 clock cycles)
# [TB][PERF][mhartid 174 - Tile (10, 14)][CMP_PERF] Computation sentinel accumulator state: 1370ns (274 clock cycles)
# [TB][PERF][mhartid 190 - Tile (11, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 18465ns (3693 clock cycles)
# [TB][PERF][mhartid 222 - Tile (13, 14)][CMO_PERF] Output communication sentinel accumulator state: 3495ns (699 clock cycles)
# [TB][PERF][mhartid 238 - Tile (14, 14)][CMP_PERF] Computation sentinel accumulator state: 1370ns (274 clock cycles)
# [TB][PERF][mhartid 254 - Tile (15, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 18465ns (3693 clock cycles)
# [TB][PERF][mhartid 14 - Tile (0, 14)][CMO_PERF] Output communication sentinel accumulator state: 3495ns (699 clock cycles)
# [TB][PERF][mhartid 30 - Tile (1, 14)][CMP_PERF] Computation sentinel accumulator state: 1370ns (274 clock cycles)
# [TB][PERF][mhartid 46 - Tile (2, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 18470ns (3694 clock cycles)
# [TB][PERF][mhartid 78 - Tile (4, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 18470ns (3694 clock cycles)
# [TB][PERF][mhartid 142 - Tile (8, 14)][CMO_PERF] Output communication sentinel accumulator state: 3495ns (699 clock cycles)
# [TB][PERF][mhartid 158 - Tile (9, 14)][CMP_PERF] Computation sentinel accumulator state: 1370ns (274 clock cycles)
# [TB][PERF][mhartid 174 - Tile (10, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 18470ns (3694 clock cycles)
# [TB][PERF][mhartid 206 - Tile (12, 14)][CMO_PERF] Output communication sentinel accumulator state: 3495ns (699 clock cycles)
# [TB][PERF][mhartid 222 - Tile (13, 14)][CMP_PERF] Computation sentinel accumulator state: 1370ns (274 clock cycles)
# [TB][PERF][mhartid 238 - Tile (14, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 18470ns (3694 clock cycles)
# [TB][PERF][mhartid 14 - Tile (0, 14)][CMP_PERF] Computation sentinel accumulator state: 1370ns (274 clock cycles)
# [TB][PERF][mhartid 30 - Tile (1, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 18475ns (3695 clock cycles)
# [TB][PERF][mhartid 142 - Tile (8, 14)][CMP_PERF] Computation sentinel accumulator state: 1370ns (274 clock cycles)
# [TB][PERF][mhartid 158 - Tile (9, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 18475ns (3695 clock cycles)
# [TB][PERF][mhartid 206 - Tile (12, 14)][CMP_PERF] Computation sentinel accumulator state: 1370ns (274 clock cycles)
# [TB][PERF][mhartid 222 - Tile (13, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 18475ns (3695 clock cycles)
# [TB][PERF][mhartid 14 - Tile (0, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 18480ns (3696 clock cycles)
# [TB][PERF][mhartid 142 - Tile (8, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 18480ns (3696 clock cycles)
# [TB][PERF][mhartid 206 - Tile (12, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 18480ns (3696 clock cycles)
# [TB][PERF][mhartid 56 - Tile (3, 8)][CMO_PERF] Output communication sentinel accumulator state: 1410ns (282 clock cycles)
# [TB][PERF][mhartid 88 - Tile (5, 8)][CMO_PERF] Output communication sentinel accumulator state: 1410ns (282 clock cycles)
# [TB][mhartid 113 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 186160ns: start-end pair with latency 45035ns (9007 clock cycles)
# [TB][PERF][mhartid 184 - Tile (11, 8)][CMO_PERF] Output communication sentinel accumulator state: 1410ns (282 clock cycles)
# [TB][PERF][mhartid 248 - Tile (15, 8)][CMO_PERF] Output communication sentinel accumulator state: 1410ns (282 clock cycles)
# [TB][PERF][mhartid 40 - Tile (2, 8)][CMO_PERF] Output communication sentinel accumulator state: 1410ns (282 clock cycles)
# [TB][PERF][mhartid 56 - Tile (3, 8)][CMP_PERF] Computation sentinel accumulator state: 4490ns (898 clock cycles)
# [TB][PERF][mhartid 72 - Tile (4, 8)][CMO_PERF] Output communication sentinel accumulator state: 1410ns (282 clock cycles)
# [TB][PERF][mhartid 88 - Tile (5, 8)][CMP_PERF] Computation sentinel accumulator state: 4490ns (898 clock cycles)
# [TB][PERF][mhartid 113 - Tile (7, 1)][CMI_PERF] Input communication sentinel accumulator state: 14690ns (2938 clock cycles)
# [TB][PERF][mhartid 168 - Tile (10, 8)][CMO_PERF] Output communication sentinel accumulator state: 1410ns (282 clock cycles)
# [TB][PERF][mhartid 184 - Tile (11, 8)][CMP_PERF] Computation sentinel accumulator state: 4490ns (898 clock cycles)
# [TB][PERF][mhartid 232 - Tile (14, 8)][CMO_PERF] Output communication sentinel accumulator state: 1410ns (282 clock cycles)
# [TB][PERF][mhartid 248 - Tile (15, 8)][CMP_PERF] Computation sentinel accumulator state: 4490ns (898 clock cycles)
# [TB][PERF][mhartid 24 - Tile (1, 8)][CMO_PERF] Output communication sentinel accumulator state: 1410ns (282 clock cycles)
# [TB][PERF][mhartid 40 - Tile (2, 8)][CMP_PERF] Computation sentinel accumulator state: 4490ns (898 clock cycles)
# [TB][PERF][mhartid 56 - Tile (3, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 50850ns (10170 clock cycles)
# [TB][PERF][mhartid 72 - Tile (4, 8)][CMP_PERF] Computation sentinel accumulator state: 4490ns (898 clock cycles)
# [TB][PERF][mhartid 88 - Tile (5, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 50850ns (10170 clock cycles)
# [TB][PERF][mhartid 152 - Tile (9, 8)][CMO_PERF] Output communication sentinel accumulator state: 1410ns (282 clock cycles)
# [TB][PERF][mhartid 168 - Tile (10, 8)][CMP_PERF] Computation sentinel accumulator state: 4490ns (898 clock cycles)
# [TB][PERF][mhartid 184 - Tile (11, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 50850ns (10170 clock cycles)
# [TB][PERF][mhartid 216 - Tile (13, 8)][CMO_PERF] Output communication sentinel accumulator state: 1410ns (282 clock cycles)
# [TB][PERF][mhartid 232 - Tile (14, 8)][CMP_PERF] Computation sentinel accumulator state: 4490ns (898 clock cycles)
# [TB][PERF][mhartid 248 - Tile (15, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 50850ns (10170 clock cycles)
# [TB][PERF][mhartid 8 - Tile (0, 8)][CMO_PERF] Output communication sentinel accumulator state: 1410ns (282 clock cycles)
# [TB][PERF][mhartid 24 - Tile (1, 8)][CMP_PERF] Computation sentinel accumulator state: 4490ns (898 clock cycles)
# [TB][PERF][mhartid 40 - Tile (2, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 50855ns (10171 clock cycles)
# [TB][PERF][mhartid 72 - Tile (4, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 50855ns (10171 clock cycles)
# [TB][PERF][mhartid 136 - Tile (8, 8)][CMO_PERF] Output communication sentinel accumulator state: 1410ns (282 clock cycles)
# [TB][PERF][mhartid 152 - Tile (9, 8)][CMP_PERF] Computation sentinel accumulator state: 4490ns (898 clock cycles)
# [TB][PERF][mhartid 168 - Tile (10, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 50855ns (10171 clock cycles)
# [TB][PERF][mhartid 200 - Tile (12, 8)][CMO_PERF] Output communication sentinel accumulator state: 1410ns (282 clock cycles)
# [TB][PERF][mhartid 216 - Tile (13, 8)][CMP_PERF] Computation sentinel accumulator state: 4490ns (898 clock cycles)
# [TB][PERF][mhartid 232 - Tile (14, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 50855ns (10171 clock cycles)
# [TB][PERF][mhartid 8 - Tile (0, 8)][CMP_PERF] Computation sentinel accumulator state: 4490ns (898 clock cycles)
# [TB][PERF][mhartid 24 - Tile (1, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 50860ns (10172 clock cycles)
# [TB][PERF][mhartid 136 - Tile (8, 8)][CMP_PERF] Computation sentinel accumulator state: 4490ns (898 clock cycles)
# [TB][PERF][mhartid 152 - Tile (9, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 50860ns (10172 clock cycles)
# [TB][PERF][mhartid 200 - Tile (12, 8)][CMP_PERF] Computation sentinel accumulator state: 4490ns (898 clock cycles)
# [TB][PERF][mhartid 216 - Tile (13, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 50860ns (10172 clock cycles)
# [TB][PERF][mhartid 8 - Tile (0, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 50865ns (10173 clock cycles)
# [TB][PERF][mhartid 136 - Tile (8, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 50865ns (10173 clock cycles)
# [TB][PERF][mhartid 200 - Tile (12, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 50865ns (10173 clock cycles)
# [TB][PERF][mhartid 63 - Tile (3, 15)][CMO_PERF] Output communication sentinel accumulator state: 3660ns (732 clock cycles)
# [TB][PERF][mhartid 95 - Tile (5, 15)][CMO_PERF] Output communication sentinel accumulator state: 3660ns (732 clock cycles)
# [TB][PERF][mhartid 191 - Tile (11, 15)][CMO_PERF] Output communication sentinel accumulator state: 3660ns (732 clock cycles)
# [TB][PERF][mhartid 255 - Tile (15, 15)][CMO_PERF] Output communication sentinel accumulator state: 3660ns (732 clock cycles)
# [TB][PERF][mhartid 47 - Tile (2, 15)][CMO_PERF] Output communication sentinel accumulator state: 3660ns (732 clock cycles)
# [TB][PERF][mhartid 63 - Tile (3, 15)][CMP_PERF] Computation sentinel accumulator state: 1380ns (276 clock cycles)
# [TB][PERF][mhartid 79 - Tile (4, 15)][CMO_PERF] Output communication sentinel accumulator state: 3660ns (732 clock cycles)
# [TB][PERF][mhartid 95 - Tile (5, 15)][CMP_PERF] Computation sentinel accumulator state: 1380ns (276 clock cycles)
# [TB][PERF][mhartid 175 - Tile (10, 15)][CMO_PERF] Output communication sentinel accumulator state: 3660ns (732 clock cycles)
# [TB][PERF][mhartid 191 - Tile (11, 15)][CMP_PERF] Computation sentinel accumulator state: 1380ns (276 clock cycles)
# [TB][PERF][mhartid 239 - Tile (14, 15)][CMO_PERF] Output communication sentinel accumulator state: 3660ns (732 clock cycles)
# [TB][PERF][mhartid 255 - Tile (15, 15)][CMP_PERF] Computation sentinel accumulator state: 1380ns (276 clock cycles)
# [TB][PERF][mhartid 31 - Tile (1, 15)][CMO_PERF] Output communication sentinel accumulator state: 3660ns (732 clock cycles)
# [TB][PERF][mhartid 47 - Tile (2, 15)][CMP_PERF] Computation sentinel accumulator state: 1380ns (276 clock cycles)
# [TB][PERF][mhartid 63 - Tile (3, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 10450ns (2090 clock cycles)
# [TB][PERF][mhartid 79 - Tile (4, 15)][CMP_PERF] Computation sentinel accumulator state: 1380ns (276 clock cycles)
# [TB][PERF][mhartid 95 - Tile (5, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 10450ns (2090 clock cycles)
# [TB][mhartid 114 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 186205ns: start-end pair with latency 45080ns (9016 clock cycles)
# [TB][PERF][mhartid 159 - Tile (9, 15)][CMO_PERF] Output communication sentinel accumulator state: 3660ns (732 clock cycles)
# [TB][PERF][mhartid 175 - Tile (10, 15)][CMP_PERF] Computation sentinel accumulator state: 1380ns (276 clock cycles)
# [TB][PERF][mhartid 191 - Tile (11, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 10450ns (2090 clock cycles)
# [TB][PERF][mhartid 223 - Tile (13, 15)][CMO_PERF] Output communication sentinel accumulator state: 3660ns (732 clock cycles)
# [TB][PERF][mhartid 239 - Tile (14, 15)][CMP_PERF] Computation sentinel accumulator state: 1380ns (276 clock cycles)
# [TB][PERF][mhartid 255 - Tile (15, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 10450ns (2090 clock cycles)
# [TB][PERF][mhartid 15 - Tile (0, 15)][CMO_PERF] Output communication sentinel accumulator state: 3660ns (732 clock cycles)
# [TB][PERF][mhartid 31 - Tile (1, 15)][CMP_PERF] Computation sentinel accumulator state: 1380ns (276 clock cycles)
# [TB][PERF][mhartid 47 - Tile (2, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 10455ns (2091 clock cycles)
# [TB][PERF][mhartid 79 - Tile (4, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 10455ns (2091 clock cycles)
# [TB][PERF][mhartid 114 - Tile (7, 2)][CMI_PERF] Input communication sentinel accumulator state: 16675ns (3335 clock cycles)
# [TB][PERF][mhartid 143 - Tile (8, 15)][CMO_PERF] Output communication sentinel accumulator state: 3660ns (732 clock cycles)
# [TB][PERF][mhartid 159 - Tile (9, 15)][CMP_PERF] Computation sentinel accumulator state: 1380ns (276 clock cycles)
# [TB][PERF][mhartid 175 - Tile (10, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 10455ns (2091 clock cycles)
# [TB][PERF][mhartid 207 - Tile (12, 15)][CMO_PERF] Output communication sentinel accumulator state: 3660ns (732 clock cycles)
# [TB][PERF][mhartid 223 - Tile (13, 15)][CMP_PERF] Computation sentinel accumulator state: 1380ns (276 clock cycles)
# [TB][PERF][mhartid 239 - Tile (14, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 10455ns (2091 clock cycles)
# [TB][PERF][mhartid 15 - Tile (0, 15)][CMP_PERF] Computation sentinel accumulator state: 1380ns (276 clock cycles)
# [TB][PERF][mhartid 31 - Tile (1, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 10460ns (2092 clock cycles)
# [TB][PERF][mhartid 109 - Tile (6, 13)][CMO_PERF] Output communication sentinel accumulator state: 3470ns (694 clock cycles)
# [TB][PERF][mhartid 143 - Tile (8, 15)][CMP_PERF] Computation sentinel accumulator state: 1380ns (276 clock cycles)
# [TB][PERF][mhartid 159 - Tile (9, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 10460ns (2092 clock cycles)
# [TB][PERF][mhartid 207 - Tile (12, 15)][CMP_PERF] Computation sentinel accumulator state: 1380ns (276 clock cycles)
# [TB][PERF][mhartid 223 - Tile (13, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 10460ns (2092 clock cycles)
# [TB][PERF][mhartid 15 - Tile (0, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 10465ns (2093 clock cycles)
# [TB][PERF][mhartid 109 - Tile (6, 13)][CMP_PERF] Computation sentinel accumulator state: 1380ns (276 clock cycles)
# [TB][PERF][mhartid 143 - Tile (8, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 10465ns (2093 clock cycles)
# [TB][PERF][mhartid 207 - Tile (12, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 10465ns (2093 clock cycles)
# [TB][PERF][mhartid 109 - Tile (6, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 23525ns (4705 clock cycles)
# [TB][mhartid 115 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 186250ns: start-end pair with latency 45125ns (9025 clock cycles)
# [TB][PERF][mhartid 115 - Tile (7, 3)][CMI_PERF] Input communication sentinel accumulator state: 17630ns (3526 clock cycles)
# [TB][PERF][mhartid 110 - Tile (6, 14)][CMO_PERF] Output communication sentinel accumulator state: 3495ns (699 clock cycles)
# [TB][PERF][mhartid 110 - Tile (6, 14)][CMP_PERF] Computation sentinel accumulator state: 1400ns (280 clock cycles)
# [TB][PERF][mhartid 110 - Tile (6, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 18515ns (3703 clock cycles)
# [TB][PERF][mhartid 104 - Tile (6, 8)][CMO_PERF] Output communication sentinel accumulator state: 1410ns (282 clock cycles)
# [TB][PERF][mhartid 104 - Tile (6, 8)][CMP_PERF] Computation sentinel accumulator state: 4475ns (895 clock cycles)
# [TB][PERF][mhartid 104 - Tile (6, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 51180ns (10236 clock cycles)
# [TB][PERF][mhartid 111 - Tile (6, 15)][CMO_PERF] Output communication sentinel accumulator state: 3660ns (732 clock cycles)
# [TB][PERF][mhartid 111 - Tile (6, 15)][CMP_PERF] Computation sentinel accumulator state: 1390ns (278 clock cycles)
# [TB][PERF][mhartid 111 - Tile (6, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 10450ns (2090 clock cycles)
# [TB][mhartid 117 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 186375ns: start-end pair with latency 45250ns (9050 clock cycles)
# [TB][PERF][mhartid 117 - Tile (7, 5)][CMI_PERF] Input communication sentinel accumulator state: 19995ns (3999 clock cycles)
# [TB][PERF][mhartid 60 - Tile (3, 12)][CMO_PERF] Output communication sentinel accumulator state: 1810ns (362 clock cycles)
# [TB][PERF][mhartid 92 - Tile (5, 12)][CMO_PERF] Output communication sentinel accumulator state: 1810ns (362 clock cycles)
# [TB][PERF][mhartid 188 - Tile (11, 12)][CMO_PERF] Output communication sentinel accumulator state: 1810ns (362 clock cycles)
# [TB][PERF][mhartid 252 - Tile (15, 12)][CMO_PERF] Output communication sentinel accumulator state: 1810ns (362 clock cycles)
# [TB][PERF][mhartid 44 - Tile (2, 12)][CMO_PERF] Output communication sentinel accumulator state: 1810ns (362 clock cycles)
# [TB][PERF][mhartid 60 - Tile (3, 12)][CMP_PERF] Computation sentinel accumulator state: 4630ns (926 clock cycles)
# [TB][PERF][mhartid 76 - Tile (4, 12)][CMO_PERF] Output communication sentinel accumulator state: 1810ns (362 clock cycles)
# [TB][PERF][mhartid 92 - Tile (5, 12)][CMP_PERF] Computation sentinel accumulator state: 4630ns (926 clock cycles)
# [TB][PERF][mhartid 172 - Tile (10, 12)][CMO_PERF] Output communication sentinel accumulator state: 1810ns (362 clock cycles)
# [TB][PERF][mhartid 188 - Tile (11, 12)][CMP_PERF] Computation sentinel accumulator state: 4630ns (926 clock cycles)
# [TB][PERF][mhartid 236 - Tile (14, 12)][CMO_PERF] Output communication sentinel accumulator state: 1810ns (362 clock cycles)
# [TB][PERF][mhartid 252 - Tile (15, 12)][CMP_PERF] Computation sentinel accumulator state: 4630ns (926 clock cycles)
# [TB][PERF][mhartid 28 - Tile (1, 12)][CMO_PERF] Output communication sentinel accumulator state: 1810ns (362 clock cycles)
# [TB][PERF][mhartid 44 - Tile (2, 12)][CMP_PERF] Computation sentinel accumulator state: 4630ns (926 clock cycles)
# [TB][PERF][mhartid 60 - Tile (3, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 25365ns (5073 clock cycles)
# [TB][PERF][mhartid 76 - Tile (4, 12)][CMP_PERF] Computation sentinel accumulator state: 4630ns (926 clock cycles)
# [TB][PERF][mhartid 92 - Tile (5, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 25365ns (5073 clock cycles)
# [TB][mhartid 118 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 186420ns: start-end pair with latency 45295ns (9059 clock cycles)
# [TB][PERF][mhartid 156 - Tile (9, 12)][CMO_PERF] Output communication sentinel accumulator state: 1810ns (362 clock cycles)
# [TB][PERF][mhartid 172 - Tile (10, 12)][CMP_PERF] Computation sentinel accumulator state: 4630ns (926 clock cycles)
# [TB][PERF][mhartid 188 - Tile (11, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 25365ns (5073 clock cycles)
# [TB][PERF][mhartid 220 - Tile (13, 12)][CMO_PERF] Output communication sentinel accumulator state: 1810ns (362 clock cycles)
# [TB][PERF][mhartid 236 - Tile (14, 12)][CMP_PERF] Computation sentinel accumulator state: 4630ns (926 clock cycles)
# [TB][PERF][mhartid 252 - Tile (15, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 25365ns (5073 clock cycles)
# [TB][PERF][mhartid 12 - Tile (0, 12)][CMO_PERF] Output communication sentinel accumulator state: 1810ns (362 clock cycles)
# [TB][PERF][mhartid 28 - Tile (1, 12)][CMP_PERF] Computation sentinel accumulator state: 4630ns (926 clock cycles)
# [TB][PERF][mhartid 44 - Tile (2, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 25370ns (5074 clock cycles)
# [TB][PERF][mhartid 76 - Tile (4, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 25370ns (5074 clock cycles)
# [TB][PERF][mhartid 118 - Tile (7, 6)][CMI_PERF] Input communication sentinel accumulator state: 21300ns (4260 clock cycles)
# [TB][PERF][mhartid 140 - Tile (8, 12)][CMO_PERF] Output communication sentinel accumulator state: 1810ns (362 clock cycles)
# [TB][PERF][mhartid 156 - Tile (9, 12)][CMP_PERF] Computation sentinel accumulator state: 4630ns (926 clock cycles)
# [TB][PERF][mhartid 172 - Tile (10, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 25370ns (5074 clock cycles)
# [TB][PERF][mhartid 204 - Tile (12, 12)][CMO_PERF] Output communication sentinel accumulator state: 1810ns (362 clock cycles)
# [TB][PERF][mhartid 220 - Tile (13, 12)][CMP_PERF] Computation sentinel accumulator state: 4630ns (926 clock cycles)
# [TB][PERF][mhartid 236 - Tile (14, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 25370ns (5074 clock cycles)
# [TB][PERF][mhartid 12 - Tile (0, 12)][CMP_PERF] Computation sentinel accumulator state: 4630ns (926 clock cycles)
# [TB][PERF][mhartid 28 - Tile (1, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 25375ns (5075 clock cycles)
# [TB][PERF][mhartid 140 - Tile (8, 12)][CMP_PERF] Computation sentinel accumulator state: 4630ns (926 clock cycles)
# [TB][PERF][mhartid 156 - Tile (9, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 25375ns (5075 clock cycles)
# [TB][PERF][mhartid 204 - Tile (12, 12)][CMP_PERF] Computation sentinel accumulator state: 4630ns (926 clock cycles)
# [TB][PERF][mhartid 220 - Tile (13, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 25375ns (5075 clock cycles)
# [TB][PERF][mhartid 12 - Tile (0, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 25380ns (5076 clock cycles)
# [TB][PERF][mhartid 140 - Tile (8, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 25380ns (5076 clock cycles)
# [TB][PERF][mhartid 204 - Tile (12, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 25380ns (5076 clock cycles)
# [TB][mhartid 119 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 186465ns: start-end pair with latency 45340ns (9068 clock cycles)
# [TB][PERF][mhartid 119 - Tile (7, 7)][CMI_PERF] Input communication sentinel accumulator state: 22555ns (4511 clock cycles)
# [TB][PERF][mhartid 108 - Tile (6, 12)][CMO_PERF] Output communication sentinel accumulator state: 1810ns (362 clock cycles)
# [TB][mhartid 121 - Tile (7, 9)] Detected sentinel end instruction in WB stage at time 186555ns: start-end pair with latency 45430ns (9086 clock cycles)
# [TB][PERF][mhartid 108 - Tile (6, 12)][CMP_PERF] Computation sentinel accumulator state: 4685ns (937 clock cycles)
# [TB][PERF][mhartid 121 - Tile (7, 9)][CMI_PERF] Input communication sentinel accumulator state: 25275ns (5055 clock cycles)
# [TB][PERF][mhartid 108 - Tile (6, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 25495ns (5099 clock cycles)
# [TB][PERF][mhartid 113 - Tile (7, 1)][CMO_PERF] Output communication sentinel accumulator state: 2640ns (528 clock cycles)
# [TB][PERF][mhartid 113 - Tile (7, 1)][CMP_PERF] Computation sentinel accumulator state: 1105ns (221 clock cycles)
# [TB][PERF][mhartid 113 - Tile (7, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 108895ns (21779 clock cycles)
# [TB][mhartid 122 - Tile (7, 10)] Detected sentinel end instruction in WB stage at time 186600ns: start-end pair with latency 45475ns (9095 clock cycles)
# [TB][PERF][mhartid 122 - Tile (7, 10)][CMI_PERF] Input communication sentinel accumulator state: 27160ns (5432 clock cycles)
# [TB][mhartid 123 - Tile (7, 11)] Detected sentinel end instruction in WB stage at time 186715ns: start-end pair with latency 45590ns (9118 clock cycles)
# [TB][PERF][mhartid 123 - Tile (7, 11)][CMI_PERF] Input communication sentinel accumulator state: 28870ns (5774 clock cycles)
# [TB][mhartid 125 - Tile (7, 13)] Detected sentinel end instruction in WB stage at time 186770ns: start-end pair with latency 45645ns (9129 clock cycles)
# [TB][PERF][mhartid 125 - Tile (7, 13)][CMI_PERF] Input communication sentinel accumulator state: 31645ns (6329 clock cycles)
# [TB][mhartid 116 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 186785ns: start-end pair with latency 45660ns (9132 clock cycles)
# [TB][PERF][mhartid 116 - Tile (7, 4)][CMI_PERF] Input communication sentinel accumulator state: 18980ns (3796 clock cycles)
# [TB][PERF][mhartid 114 - Tile (7, 2)][CMO_PERF] Output communication sentinel accumulator state: 2955ns (591 clock cycles)
# [TB][PERF][mhartid 114 - Tile (7, 2)][CMP_PERF] Computation sentinel accumulator state: 1135ns (227 clock cycles)
# [TB][PERF][mhartid 114 - Tile (7, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 95520ns (19104 clock cycles)
# [TB][mhartid 126 - Tile (7, 14)] Detected sentinel end instruction in WB stage at time 186815ns: start-end pair with latency 45690ns (9138 clock cycles)
# [TB][PERF][mhartid 126 - Tile (7, 14)][CMI_PERF] Input communication sentinel accumulator state: 32910ns (6582 clock cycles)
# [TB][PERF][mhartid 115 - Tile (7, 3)][CMO_PERF] Output communication sentinel accumulator state: 2850ns (570 clock cycles)
# [TB][PERF][mhartid 115 - Tile (7, 3)][CMP_PERF] Computation sentinel accumulator state: 1140ns (228 clock cycles)
# [TB][PERF][mhartid 115 - Tile (7, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 87055ns (17411 clock cycles)
# [TB][mhartid 127 - Tile (7, 15)] Detected sentinel end instruction in WB stage at time 186860ns: start-end pair with latency 45590ns (9118 clock cycles)
# [TB][PERF][mhartid 127 - Tile (7, 15)][CMI_PERF] Input communication sentinel accumulator state: 34675ns (6935 clock cycles)
# [TB][mhartid 120 - Tile (7, 8)] Detected sentinel end instruction in WB stage at time 186930ns: start-end pair with latency 45805ns (9161 clock cycles)
# [TB][PERF][mhartid 117 - Tile (7, 5)][CMO_PERF] Output communication sentinel accumulator state: 2990ns (598 clock cycles)
# [TB][PERF][mhartid 120 - Tile (7, 8)][CMI_PERF] Input communication sentinel accumulator state: 24225ns (4845 clock cycles)
# [TB][PERF][mhartid 117 - Tile (7, 5)][CMP_PERF] Computation sentinel accumulator state: 1180ns (236 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 186945ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 6390ns (1278 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 186945ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 6390ns (1278 clock cycles)
# [TB][PERF][mhartid 117 - Tile (7, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 74075ns (14815 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 186945ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 6390ns (1278 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 186945ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 6390ns (1278 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 186950ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 6390ns (1278 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 186950ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 186950ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 6390ns (1278 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 186950ns
# [TB][mhartid 160 - Tile (10, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 186950ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 6390ns (1278 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 186950ns
# [TB][mhartid 224 - Tile (14, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 186950ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 6390ns (1278 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 186950ns
# [TB][mhartid 16 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 186955ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 6390ns (1278 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 186955ns
# [TB][mhartid 64 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 186955ns
# [TB][mhartid 144 - Tile (9, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 186955ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 6390ns (1278 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 186955ns
# [TB][mhartid 208 - Tile (13, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 186955ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 6390ns (1278 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 186955ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 186960ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 6390ns (1278 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 186960ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 186960ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 6390ns (1278 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 186960ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 186960ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 6390ns (1278 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 186960ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 186965ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 186965ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 186965ns
# [TB][PERF][mhartid 118 - Tile (7, 6)][CMO_PERF] Output communication sentinel accumulator state: 3070ns (614 clock cycles)
# [TB][PERF][mhartid 118 - Tile (7, 6)][CMP_PERF] Computation sentinel accumulator state: 1265ns (253 clock cycles)
# [TB][PERF][mhartid 118 - Tile (7, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 67960ns (13592 clock cycles)
# [TB][PERF][mhartid 119 - Tile (7, 7)][CMO_PERF] Output communication sentinel accumulator state: 3095ns (619 clock cycles)
# [TB][PERF][mhartid 119 - Tile (7, 7)][CMP_PERF] Computation sentinel accumulator state: 1220ns (244 clock cycles)
# [TB][PERF][mhartid 119 - Tile (7, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 61620ns (12324 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 187090ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 6390ns (1278 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 187095ns
# [TB][PERF][mhartid 121 - Tile (7, 9)][CMO_PERF] Output communication sentinel accumulator state: 3200ns (640 clock cycles)
# [TB][PERF][mhartid 121 - Tile (7, 9)][CMP_PERF] Computation sentinel accumulator state: 1260ns (252 clock cycles)
# [TB][PERF][mhartid 121 - Tile (7, 9)][SYNC_PERF] Synchronization sentinel accumulator state: 49490ns (9898 clock cycles)
# [TB][mhartid 124 - Tile (7, 12)] Detected sentinel end instruction in WB stage at time 187180ns: start-end pair with latency 46055ns (9211 clock cycles)
# [TB][PERF][mhartid 124 - Tile (7, 12)][CMI_PERF] Input communication sentinel accumulator state: 30220ns (6044 clock cycles)
# [TB][PERF][mhartid 122 - Tile (7, 10)][CMO_PERF] Output communication sentinel accumulator state: 3305ns (661 clock cycles)
# [TB][PERF][mhartid 122 - Tile (7, 10)][CMP_PERF] Computation sentinel accumulator state: 1315ns (263 clock cycles)
# [TB][PERF][mhartid 116 - Tile (7, 4)][CMO_PERF] Output communication sentinel accumulator state: 1170ns (234 clock cycles)
# [TB][PERF][mhartid 122 - Tile (7, 10)][SYNC_PERF] Synchronization sentinel accumulator state: 41835ns (8367 clock cycles)
# [TB][PERF][mhartid 116 - Tile (7, 4)][CMP_PERF] Computation sentinel accumulator state: 4310ns (862 clock cycles)
# [TB][PERF][mhartid 116 - Tile (7, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 76735ns (15347 clock cycles)
# [TB][PERF][mhartid 123 - Tile (7, 11)][CMO_PERF] Output communication sentinel accumulator state: 3395ns (679 clock cycles)
# [TB][PERF][mhartid 123 - Tile (7, 11)][CMP_PERF] Computation sentinel accumulator state: 1315ns (263 clock cycles)
# [TB][PERF][mhartid 123 - Tile (7, 11)][SYNC_PERF] Synchronization sentinel accumulator state: 36310ns (7262 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 187270ns: start-end pair with latency 1210ns (242 clock cycles) and accumulated latency 5430ns (1086 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 187275ns
# [TB][PERF][mhartid 125 - Tile (7, 13)][CMO_PERF] Output communication sentinel accumulator state: 3470ns (694 clock cycles)
# [TB][PERF][mhartid 125 - Tile (7, 13)][CMP_PERF] Computation sentinel accumulator state: 1395ns (279 clock cycles)
# [TB][PERF][mhartid 125 - Tile (7, 13)][SYNC_PERF] Synchronization sentinel accumulator state: 23390ns (4678 clock cycles)
# [TB][PERF][mhartid 126 - Tile (7, 14)][CMO_PERF] Output communication sentinel accumulator state: 3495ns (699 clock cycles)
# [TB][PERF][mhartid 126 - Tile (7, 14)][CMP_PERF] Computation sentinel accumulator state: 1390ns (278 clock cycles)
# [TB][PERF][mhartid 126 - Tile (7, 14)][SYNC_PERF] Synchronization sentinel accumulator state: 18850ns (3770 clock cycles)
# [TB][PERF][mhartid 120 - Tile (7, 8)][CMO_PERF] Output communication sentinel accumulator state: 1410ns (282 clock cycles)
# [TB][PERF][mhartid 120 - Tile (7, 8)][CMP_PERF] Computation sentinel accumulator state: 4490ns (898 clock cycles)
# [TB][PERF][mhartid 120 - Tile (7, 8)][SYNC_PERF] Synchronization sentinel accumulator state: 51760ns (10352 clock cycles)
# [TB][PERF][mhartid 127 - Tile (7, 15)][CMO_PERF] Output communication sentinel accumulator state: 3660ns (732 clock cycles)
# [TB][PERF][mhartid 127 - Tile (7, 15)][CMP_PERF] Computation sentinel accumulator state: 1380ns (276 clock cycles)
# [TB][PERF][mhartid 127 - Tile (7, 15)][SYNC_PERF] Synchronization sentinel accumulator state: 10450ns (2090 clock cycles)
# [TB][PERF][mhartid 124 - Tile (7, 12)][CMO_PERF] Output communication sentinel accumulator state: 1810ns (362 clock cycles)
# [TB][PERF][mhartid 124 - Tile (7, 12)][CMP_PERF] Computation sentinel accumulator state: 4630ns (926 clock cycles)
# [TB][PERF][mhartid 124 - Tile (7, 12)][SYNC_PERF] Synchronization sentinel accumulator state: 25745ns (5149 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 188035ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 7470ns (1494 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 188035ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 7470ns (1494 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 188035ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 7470ns (1494 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 188035ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 7470ns (1494 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 188040ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 7470ns (1494 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 188040ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 7470ns (1494 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 188040ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 7470ns (1494 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 188040ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 7470ns (1494 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 188045ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 7470ns (1494 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 188045ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 7470ns (1494 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 188045ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 7470ns (1494 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 188050ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 7470ns (1494 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 188050ns
# [TB][mhartid 80 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 188050ns
# [TB][mhartid 128 - Tile (8, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 188050ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 7470ns (1494 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 188050ns
# [TB][mhartid 192 - Tile (12, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 188050ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 7470ns (1494 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 188050ns
# [TB][mhartid 32 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 188055ns
# [TB][mhartid 64 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 188055ns
# [TB][mhartid 160 - Tile (10, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 188055ns
# [TB][mhartid 224 - Tile (14, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 188055ns
# [TB][mhartid 16 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 188060ns
# [TB][mhartid 144 - Tile (9, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 188060ns
# [TB][mhartid 208 - Tile (13, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 188060ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 188065ns
# [TB][mhartid 128 - Tile (8, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 188065ns
# [TB][mhartid 192 - Tile (12, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 188065ns
# [TB][mhartid 96 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 188180ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 7470ns (1494 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 188195ns
# [TB][mhartid 48 - Tile (3, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 188260ns
# [TB][mhartid 80 - Tile (5, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 188260ns
# [TB][mhartid 176 - Tile (11, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 188260ns
# [TB][mhartid 240 - Tile (15, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 188260ns
# [TB][mhartid 32 - Tile (2, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 188265ns
# [TB][mhartid 64 - Tile (4, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 188265ns
# [TB][mhartid 160 - Tile (10, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 188265ns
# [TB][mhartid 224 - Tile (14, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 188265ns
# [TB][mhartid 16 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 188270ns
# [TB][mhartid 144 - Tile (9, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 188270ns
# [TB][mhartid 208 - Tile (13, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 188270ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 188275ns
# [TB][mhartid 112 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 188275ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 6425ns (1285 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 188275ns
# [TB][mhartid 192 - Tile (12, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 188275ns
# [TB][mhartid 112 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 188280ns
# [TB][mhartid 96 - Tile (6, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 188405ns
# [TB][mhartid 48 - Tile (3, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 188715ns: start-end pair with latency 450ns (90 clock cycles) and accumulated latency 450ns (90 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 188715ns: start-end pair with latency 450ns (90 clock cycles) and accumulated latency 450ns (90 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 188715ns: start-end pair with latency 450ns (90 clock cycles) and accumulated latency 450ns (90 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 188715ns: start-end pair with latency 450ns (90 clock cycles) and accumulated latency 450ns (90 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 188720ns: start-end pair with latency 450ns (90 clock cycles) and accumulated latency 450ns (90 clock cycles)
# [TB][mhartid 48 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 188720ns: start-end pair with latency 47595ns (9519 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 188720ns: start-end pair with latency 450ns (90 clock cycles) and accumulated latency 450ns (90 clock cycles)
# [TB][mhartid 80 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 188720ns: start-end pair with latency 47595ns (9519 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 188720ns: start-end pair with latency 450ns (90 clock cycles) and accumulated latency 450ns (90 clock cycles)
# [TB][mhartid 176 - Tile (11, 0)] Detected sentinel end instruction in WB stage at time 188720ns: start-end pair with latency 47595ns (9519 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 188720ns: start-end pair with latency 450ns (90 clock cycles) and accumulated latency 450ns (90 clock cycles)
# [TB][mhartid 240 - Tile (15, 0)] Detected sentinel end instruction in WB stage at time 188720ns: start-end pair with latency 47595ns (9519 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 188725ns: start-end pair with latency 450ns (90 clock cycles) and accumulated latency 450ns (90 clock cycles)
# [TB][mhartid 32 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 188725ns: start-end pair with latency 47600ns (9520 clock cycles)
# [TB][PERF][mhartid 48 - Tile (3, 0)][CMI_PERF] Input communication sentinel accumulator state: 10345ns (2069 clock cycles)
# [TB][mhartid 64 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 188725ns: start-end pair with latency 47600ns (9520 clock cycles)
# [TB][PERF][mhartid 80 - Tile (5, 0)][CMI_PERF] Input communication sentinel accumulator state: 10345ns (2069 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 188725ns: start-end pair with latency 450ns (90 clock cycles) and accumulated latency 450ns (90 clock cycles)
# [TB][mhartid 160 - Tile (10, 0)] Detected sentinel end instruction in WB stage at time 188725ns: start-end pair with latency 47600ns (9520 clock cycles)
# [TB][PERF][mhartid 176 - Tile (11, 0)][CMI_PERF] Input communication sentinel accumulator state: 10345ns (2069 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 188725ns: start-end pair with latency 450ns (90 clock cycles) and accumulated latency 450ns (90 clock cycles)
# [TB][mhartid 224 - Tile (14, 0)] Detected sentinel end instruction in WB stage at time 188725ns: start-end pair with latency 47600ns (9520 clock cycles)
# [TB][PERF][mhartid 240 - Tile (15, 0)][CMI_PERF] Input communication sentinel accumulator state: 10345ns (2069 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 188730ns: start-end pair with latency 450ns (90 clock cycles) and accumulated latency 450ns (90 clock cycles)
# [TB][mhartid 16 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 188730ns: start-end pair with latency 47605ns (9521 clock cycles)
# [TB][PERF][mhartid 32 - Tile (2, 0)][CMI_PERF] Input communication sentinel accumulator state: 10345ns (2069 clock cycles)
# [TB][PERF][mhartid 64 - Tile (4, 0)][CMI_PERF] Input communication sentinel accumulator state: 10345ns (2069 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 188730ns: start-end pair with latency 450ns (90 clock cycles) and accumulated latency 450ns (90 clock cycles)
# [TB][mhartid 144 - Tile (9, 0)] Detected sentinel end instruction in WB stage at time 188730ns: start-end pair with latency 47605ns (9521 clock cycles)
# [TB][PERF][mhartid 160 - Tile (10, 0)][CMI_PERF] Input communication sentinel accumulator state: 10345ns (2069 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 188730ns: start-end pair with latency 450ns (90 clock cycles) and accumulated latency 450ns (90 clock cycles)
# [TB][mhartid 208 - Tile (13, 0)] Detected sentinel end instruction in WB stage at time 188730ns: start-end pair with latency 47605ns (9521 clock cycles)
# [TB][PERF][mhartid 224 - Tile (14, 0)][CMI_PERF] Input communication sentinel accumulator state: 10345ns (2069 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 188735ns: start-end pair with latency 47610ns (9522 clock cycles)
# [TB][PERF][mhartid 16 - Tile (1, 0)][CMI_PERF] Input communication sentinel accumulator state: 10345ns (2069 clock cycles)
# [TB][mhartid 128 - Tile (8, 0)] Detected sentinel end instruction in WB stage at time 188735ns: start-end pair with latency 47610ns (9522 clock cycles)
# [TB][PERF][mhartid 144 - Tile (9, 0)][CMI_PERF] Input communication sentinel accumulator state: 10345ns (2069 clock cycles)
# [TB][mhartid 192 - Tile (12, 0)] Detected sentinel end instruction in WB stage at time 188735ns: start-end pair with latency 47610ns (9522 clock cycles)
# [TB][PERF][mhartid 208 - Tile (13, 0)][CMI_PERF] Input communication sentinel accumulator state: 10345ns (2069 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMI_PERF] Input communication sentinel accumulator state: 10345ns (2069 clock cycles)
# [TB][PERF][mhartid 128 - Tile (8, 0)][CMI_PERF] Input communication sentinel accumulator state: 10345ns (2069 clock cycles)
# [TB][PERF][mhartid 192 - Tile (12, 0)][CMI_PERF] Input communication sentinel accumulator state: 10345ns (2069 clock cycles)
# [TB][PERF][mhartid 48 - Tile (3, 0)][CMO_PERF] Output communication sentinel accumulator state: 450ns (90 clock cycles)
# [TB][PERF][mhartid 80 - Tile (5, 0)][CMO_PERF] Output communication sentinel accumulator state: 450ns (90 clock cycles)
# [TB][PERF][mhartid 176 - Tile (11, 0)][CMO_PERF] Output communication sentinel accumulator state: 450ns (90 clock cycles)
# [TB][PERF][mhartid 240 - Tile (15, 0)][CMO_PERF] Output communication sentinel accumulator state: 450ns (90 clock cycles)
# [TB][PERF][mhartid 32 - Tile (2, 0)][CMO_PERF] Output communication sentinel accumulator state: 450ns (90 clock cycles)
# [TB][PERF][mhartid 48 - Tile (3, 0)][CMP_PERF] Computation sentinel accumulator state: 7470ns (1494 clock cycles)
# [TB][PERF][mhartid 64 - Tile (4, 0)][CMO_PERF] Output communication sentinel accumulator state: 450ns (90 clock cycles)
# [TB][PERF][mhartid 80 - Tile (5, 0)][CMP_PERF] Computation sentinel accumulator state: 7470ns (1494 clock cycles)
# [TB][PERF][mhartid 160 - Tile (10, 0)][CMO_PERF] Output communication sentinel accumulator state: 450ns (90 clock cycles)
# [TB][PERF][mhartid 176 - Tile (11, 0)][CMP_PERF] Computation sentinel accumulator state: 7470ns (1494 clock cycles)
# [TB][PERF][mhartid 224 - Tile (14, 0)][CMO_PERF] Output communication sentinel accumulator state: 450ns (90 clock cycles)
# [TB][PERF][mhartid 240 - Tile (15, 0)][CMP_PERF] Computation sentinel accumulator state: 7470ns (1494 clock cycles)
# [TB][PERF][mhartid 16 - Tile (1, 0)][CMO_PERF] Output communication sentinel accumulator state: 450ns (90 clock cycles)
# [TB][PERF][mhartid 32 - Tile (2, 0)][CMP_PERF] Computation sentinel accumulator state: 7470ns (1494 clock cycles)
# [TB][PERF][mhartid 48 - Tile (3, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 125745ns (25149 clock cycles)
# [TB][PERF][mhartid 64 - Tile (4, 0)][CMP_PERF] Computation sentinel accumulator state: 7470ns (1494 clock cycles)
# [TB][PERF][mhartid 80 - Tile (5, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 125745ns (25149 clock cycles)
# [TB][PERF][mhartid 144 - Tile (9, 0)][CMO_PERF] Output communication sentinel accumulator state: 450ns (90 clock cycles)
# [TB][PERF][mhartid 160 - Tile (10, 0)][CMP_PERF] Computation sentinel accumulator state: 7470ns (1494 clock cycles)
# [TB][PERF][mhartid 176 - Tile (11, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 125745ns (25149 clock cycles)
# [TB][PERF][mhartid 208 - Tile (13, 0)][CMO_PERF] Output communication sentinel accumulator state: 450ns (90 clock cycles)
# [TB][PERF][mhartid 224 - Tile (14, 0)][CMP_PERF] Computation sentinel accumulator state: 7470ns (1494 clock cycles)
# [TB][PERF][mhartid 240 - Tile (15, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 125745ns (25149 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMO_PERF] Output communication sentinel accumulator state: 450ns (90 clock cycles)
# [TB][PERF][mhartid 16 - Tile (1, 0)][CMP_PERF] Computation sentinel accumulator state: 7470ns (1494 clock cycles)
# [TB][PERF][mhartid 32 - Tile (2, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 125750ns (25150 clock cycles)
# [TB][PERF][mhartid 64 - Tile (4, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 125750ns (25150 clock cycles)
# [TB][PERF][mhartid 128 - Tile (8, 0)][CMO_PERF] Output communication sentinel accumulator state: 450ns (90 clock cycles)
# [TB][PERF][mhartid 144 - Tile (9, 0)][CMP_PERF] Computation sentinel accumulator state: 7470ns (1494 clock cycles)
# [TB][PERF][mhartid 160 - Tile (10, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 125750ns (25150 clock cycles)
# [TB][PERF][mhartid 192 - Tile (12, 0)][CMO_PERF] Output communication sentinel accumulator state: 450ns (90 clock cycles)
# [TB][PERF][mhartid 208 - Tile (13, 0)][CMP_PERF] Computation sentinel accumulator state: 7470ns (1494 clock cycles)
# [TB][PERF][mhartid 224 - Tile (14, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 125750ns (25150 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMP_PERF] Computation sentinel accumulator state: 7470ns (1494 clock cycles)
# [TB][PERF][mhartid 16 - Tile (1, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 125755ns (25151 clock cycles)
# [TB][PERF][mhartid 128 - Tile (8, 0)][CMP_PERF] Computation sentinel accumulator state: 7470ns (1494 clock cycles)
# [TB][PERF][mhartid 144 - Tile (9, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 125755ns (25151 clock cycles)
# [TB][PERF][mhartid 192 - Tile (12, 0)][CMP_PERF] Computation sentinel accumulator state: 7470ns (1494 clock cycles)
# [TB][PERF][mhartid 208 - Tile (13, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 125755ns (25151 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 125760ns (25152 clock cycles)
# [TB][PERF][mhartid 128 - Tile (8, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 125760ns (25152 clock cycles)
# [TB][PERF][mhartid 192 - Tile (12, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 125760ns (25152 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 188860ns: start-end pair with latency 450ns (90 clock cycles) and accumulated latency 450ns (90 clock cycles)
# [TB][mhartid 96 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 188865ns: start-end pair with latency 47740ns (9548 clock cycles)
# [TB][PERF][mhartid 96 - Tile (6, 0)][CMI_PERF] Input communication sentinel accumulator state: 9820ns (1964 clock cycles)
# [TB][PERF][mhartid 96 - Tile (6, 0)][CMO_PERF] Output communication sentinel accumulator state: 450ns (90 clock cycles)
# [TB][PERF][mhartid 96 - Tile (6, 0)][CMP_PERF] Computation sentinel accumulator state: 7470ns (1494 clock cycles)
# [TB][PERF][mhartid 96 - Tile (6, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 126270ns (25254 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 189365ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 7505ns (1501 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 189380ns
# [TB][mhartid 112 - Tile (7, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 189590ns
# [TB][mhartid 112 - Tile (7, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 190045ns: start-end pair with latency 450ns (90 clock cycles) and accumulated latency 450ns (90 clock cycles)
# [TB][mhartid 112 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 190050ns: start-end pair with latency 48925ns (9785 clock cycles)
# [TB][PERF][mhartid 112 - Tile (7, 0)][CMI_PERF] Input communication sentinel accumulator state: 10555ns (2111 clock cycles)
# [TB][PERF][mhartid 112 - Tile (7, 0)][CMO_PERF] Output communication sentinel accumulator state: 450ns (90 clock cycles)
# [TB][PERF][mhartid 112 - Tile (7, 0)][CMP_PERF] Computation sentinel accumulator state: 7505ns (1501 clock cycles)
# [TB][PERF][mhartid 112 - Tile (7, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 126865ns (25373 clock cycles)
# [mhartid 0] Finished test with 0 errors
# SIMULATION FINISHED WITH EXIT CODE: 0
# 
# End time: 14:33:14 on Nov 21,2025, Elapsed time: 3:16:55
# Errors: 0, Warnings: 256
make[1]: Leaving directory '/scratch2/visachi/magia_profiling/k2_m512_16x16/MAGIA'
