// Seed: 1834537548
module module_0 (
    output uwire id_0,
    output wand  id_1,
    output wor   id_2,
    output wire  id_3,
    input  uwire id_4,
    output wire  id_5,
    input  wand  id_6,
    output tri0  id_7,
    output wire  id_8,
    input  wor   id_9,
    output uwire id_10
);
  parameter id_12 = 1;
  assign id_3 = -1'd0;
  assign id_1 = id_4 * id_4;
endmodule
module module_1 #(
    parameter id_3 = 32'd50,
    parameter id_5 = 32'd87,
    parameter id_7 = 32'd2
) (
    output wand id_0,
    input uwire id_1,
    input tri0 id_2,
    output uwire _id_3,
    output tri1 id_4,
    input tri _id_5[(  id_7  ) : (  {  -1 'b0 ,  id_5  }  )],
    input wire id_6[1 : 1],
    output supply0 _id_7
);
  logic id_9[id_3 : 1];
  ;
  wire id_10, id_11;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_0,
      id_6,
      id_4,
      id_1,
      id_4,
      id_0,
      id_6,
      id_0
  );
endmodule
