{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637697154063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637697154069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 23 14:52:33 2021 " "Processing started: Tue Nov 23 14:52:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637697154069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697154069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ram_fp -c ram_fp " "Command: quartus_map --read_settings_files=on --write_settings_files=off ram_fp -c ram_fp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697154069 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637697154435 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637697154435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/or_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/or_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_mips-bhv " "Found design unit 1: or_mips-bhv" {  } { { "../or_mips.vhd" "" { Text "D:/DD/final project/week1/or_mips.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165425 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_mips " "Found entity 1: or_mips" {  } { { "../or_mips.vhd" "" { Text "D:/DD/final project/week1/or_mips.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697165425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/and_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/and_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_mips-bhv " "Found design unit 1: and_mips-bhv" {  } { { "../and_mips.vhd" "" { Text "D:/DD/final project/week1/and_mips.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165427 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_mips " "Found entity 1: and_mips" {  } { { "../and_mips.vhd" "" { Text "D:/DD/final project/week1/and_mips.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697165427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/zero_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/zero_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_extend-bhv " "Found design unit 1: zero_extend-bhv" {  } { { "../zero_extend.vhd" "" { Text "D:/DD/final project/week1/zero_extend.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165429 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_extend " "Found entity 1: zero_extend" {  } { { "../zero_extend.vhd" "" { Text "D:/DD/final project/week1/zero_extend.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697165429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/shift_left_25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/shift_left_25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift_Left_25-bhv " "Found design unit 1: Shift_Left_25-bhv" {  } { { "../Shift_Left_25.vhd" "" { Text "D:/DD/final project/week1/Shift_Left_25.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165430 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left_25 " "Found entity 1: Shift_Left_25" {  } { { "../Shift_Left_25.vhd" "" { Text "D:/DD/final project/week1/Shift_Left_25.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697165430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-bhv " "Found design unit 1: sign_extend-bhv" {  } { { "../sign_extend.vhd" "" { Text "D:/DD/final project/week1/sign_extend.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165432 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "../sign_extend.vhd" "" { Text "D:/DD/final project/week1/sign_extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697165432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/shift_left_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/shift_left_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift_Left_2-bhv " "Found design unit 1: Shift_Left_2-bhv" {  } { { "../Shift_Left_2.vhd" "" { Text "D:/DD/final project/week1/Shift_Left_2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165434 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left_2 " "Found entity 1: Shift_Left_2" {  } { { "../Shift_Left_2.vhd" "" { Text "D:/DD/final project/week1/Shift_Left_2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697165434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/regist_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/regist_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regist_fp-bhv " "Found design unit 1: regist_fp-bhv" {  } { { "../regist_fp.vhd" "" { Text "D:/DD/final project/week1/regist_fp.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165436 ""} { "Info" "ISGN_ENTITY_NAME" "1 regist_fp " "Found entity 1: regist_fp" {  } { { "../regist_fp.vhd" "" { Text "D:/DD/final project/week1/regist_fp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697165436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/reg_file.vhd 4 1 " "Found 4 design units, including 1 entities, in source file /dd/final project/week1/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-async_read " "Found design unit 1: reg_file-async_read" {  } { { "../reg_file.vhd" "" { Text "D:/DD/final project/week1/reg_file.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165438 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg_file-sync_read_during_write " "Found design unit 2: reg_file-sync_read_during_write" {  } { { "../reg_file.vhd" "" { Text "D:/DD/final project/week1/reg_file.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165438 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 reg_file-sync_read " "Found design unit 3: reg_file-sync_read" {  } { { "../reg_file.vhd" "" { Text "D:/DD/final project/week1/reg_file.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165438 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../reg_file.vhd" "" { Text "D:/DD/final project/week1/reg_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697165438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/ram_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/ram_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_fp-SYN " "Found design unit 1: ram_fp-SYN" {  } { { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165440 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_fp " "Found entity 1: ram_fp" {  } { { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697165440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-bhv " "Found design unit 1: pc-bhv" {  } { { "../pc.vhd" "" { Text "D:/DD/final project/week1/pc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165442 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../pc.vhd" "" { Text "D:/DD/final project/week1/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697165442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/mux_7x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/mux_7x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_7x1-bhv " "Found design unit 1: mux_7x1-bhv" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165444 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_7x1 " "Found entity 1: mux_7x1" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697165444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/mux_4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/mux_4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4x1-bhv " "Found design unit 1: mux_4x1-bhv" {  } { { "../mux_4x1.vhd" "" { Text "D:/DD/final project/week1/mux_4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165445 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "../mux_4x1.vhd" "" { Text "D:/DD/final project/week1/mux_4x1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697165445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/mux_3x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/mux_3x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_3x1-bhv " "Found design unit 1: mux_3x1-bhv" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165447 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_3x1 " "Found entity 1: mux_3x1" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697165447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/mux_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/mux_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1-bhv " "Found design unit 1: mux_2x1-bhv" {  } { { "../mux_2x1.vhd" "" { Text "D:/DD/final project/week1/mux_2x1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165449 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "../mux_2x1.vhd" "" { Text "D:/DD/final project/week1/mux_2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697165449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/memory_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/memory_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_tb-tb " "Found design unit 1: memory_tb-tb" {  } { { "../memory_tb.vhd" "" { Text "D:/DD/final project/week1/memory_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165451 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_tb " "Found entity 1: memory_tb" {  } { { "../memory_tb.vhd" "" { Text "D:/DD/final project/week1/memory_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697165451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/memory_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/memory_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_mips-bhv " "Found design unit 1: memory_mips-bhv" {  } { { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165453 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_mips " "Found entity 1: memory_mips" {  } { { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697165453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/logic_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/logic_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_mips-bhv " "Found design unit 1: logic_mips-bhv" {  } { { "../logic_mips.vhd" "" { Text "D:/DD/final project/week1/logic_mips.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165455 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_mips " "Found entity 1: logic_mips" {  } { { "../logic_mips.vhd" "" { Text "D:/DD/final project/week1/logic_mips.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697165455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-bhv " "Found design unit 1: IR-bhv" {  } { { "../IR.vhd" "" { Text "D:/DD/final project/week1/IR.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165457 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "../IR.vhd" "" { Text "D:/DD/final project/week1/IR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697165457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/factorial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/factorial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 factorial-FSMD " "Found design unit 1: factorial-FSMD" {  } { { "../factorial.vhd" "" { Text "D:/DD/final project/week1/factorial.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165459 ""} { "Info" "ISGN_ENTITY_NAME" "1 factorial " "Found entity 1: factorial" {  } { { "../factorial.vhd" "" { Text "D:/DD/final project/week1/factorial.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697165459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/datapath_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/datapath_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_mips-bhv " "Found design unit 1: datapath_mips-bhv" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165461 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_mips " "Found entity 1: datapath_mips" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697165461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/concat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/concat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Concat-bhv " "Found design unit 1: Concat-bhv" {  } { { "../concat.vhd" "" { Text "D:/DD/final project/week1/concat.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165463 ""} { "Info" "ISGN_ENTITY_NAME" "1 Concat " "Found entity 1: Concat" {  } { { "../concat.vhd" "" { Text "D:/DD/final project/week1/concat.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697165463 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "alu_mips_tb.vhd(88) " "VHDL warning at alu_mips_tb.vhd(88): constant value overflow" {  } { { "../alu_mips_tb.vhd" "" { Text "D:/DD/final project/week1/alu_mips_tb.vhd" 88 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1637697165465 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "alu_mips_tb.vhd(102) " "VHDL warning at alu_mips_tb.vhd(102): constant value overflow" {  } { { "../alu_mips_tb.vhd" "" { Text "D:/DD/final project/week1/alu_mips_tb.vhd" 102 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1637697165465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/alu_mips_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/alu_mips_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_mips_tb-TB " "Found design unit 1: alu_mips_tb-TB" {  } { { "../alu_mips_tb.vhd" "" { Text "D:/DD/final project/week1/alu_mips_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165465 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_mips_tb " "Found entity 1: alu_mips_tb" {  } { { "../alu_mips_tb.vhd" "" { Text "D:/DD/final project/week1/alu_mips_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697165465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/alu_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/alu_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_mips-BHV " "Found design unit 1: alu_mips-BHV" {  } { { "../alu_mips.vhd" "" { Text "D:/DD/final project/week1/alu_mips.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165468 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_mips " "Found entity 1: alu_mips" {  } { { "../alu_mips.vhd" "" { Text "D:/DD/final project/week1/alu_mips.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697165468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/alu_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/alu_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_controller-bhv " "Found design unit 1: alu_controller-bhv" {  } { { "../alu_controller.vhd" "" { Text "D:/DD/final project/week1/alu_controller.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165470 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_controller " "Found entity 1: alu_controller" {  } { { "../alu_controller.vhd" "" { Text "D:/DD/final project/week1/alu_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697165470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697165470 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "D:/DD/final project/ram_fp.vhd D:/DD/final project/week1/ram_fp.vhd " "File \"D:/DD/final project/ram_fp.vhd\" is a duplicate of already analyzed file \"D:/DD/final project/week1/ram_fp.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1637697165471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/ram_fp.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /dd/final project/ram_fp.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697165471 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath_mips " "Elaborating entity \"datapath_mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637697165692 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "leds datapath_mips.vhd(39) " "VHDL Signal Declaration warning at datapath_mips.vhd(39): used implicit default value for signal \"leds\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637697165698 "|datapath_mips"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out31to26 datapath_mips.vhd(53) " "Verilog HDL or VHDL warning at datapath_mips.vhd(53): object \"out31to26\" assigned a value but never read" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637697165699 "|datapath_mips"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out5to0 datapath_mips.vhd(58) " "Verilog HDL or VHDL warning at datapath_mips.vhd(58): object \"out5to0\" assigned a value but never read" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637697165699 "|datapath_mips"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg1_out datapath_mips.vhd(77) " "Verilog HDL or VHDL warning at datapath_mips.vhd(77): object \"reg1_out\" assigned a value but never read" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637697165699 "|datapath_mips"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg2_out datapath_mips.vhd(78) " "Verilog HDL or VHDL warning at datapath_mips.vhd(78): object \"reg2_out\" assigned a value but never read" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637697165699 "|datapath_mips"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "WrData datapath_mips.vhd(94) " "VHDL Signal Declaration warning at datapath_mips.vhd(94): used implicit default value for signal \"WrData\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 94 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637697165700 "|datapath_mips"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "inport0En datapath_mips.vhd(96) " "VHDL Signal Declaration warning at datapath_mips.vhd(96): used implicit default value for signal \"inport0En\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 96 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637697165700 "|datapath_mips"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "inport1en datapath_mips.vhd(97) " "VHDL Signal Declaration warning at datapath_mips.vhd(97): used implicit default value for signal \"inport1en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 97 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637697165700 "|datapath_mips"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Mem_write datapath_mips.vhd(98) " "VHDL Signal Declaration warning at datapath_mips.vhd(98): used implicit default value for signal \"Mem_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 98 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637697165700 "|datapath_mips"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Mem_read datapath_mips.vhd(99) " "VHDL Signal Declaration warning at datapath_mips.vhd(99): used implicit default value for signal \"Mem_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 99 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637697165700 "|datapath_mips"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Outport datapath_mips.vhd(100) " "Verilog HDL or VHDL warning at datapath_mips.vhd(100): object \"Outport\" assigned a value but never read" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637697165700 "|datapath_mips"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:U_pc " "Elaborating entity \"pc\" for hierarchy \"pc:U_pc\"" {  } { { "../datapath_mips.vhd" "U_pc" { Text "D:/DD/final project/week1/datapath_mips.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637697165762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 mux_2x1:U_mux0 " "Elaborating entity \"mux_2x1\" for hierarchy \"mux_2x1:U_mux0\"" {  } { { "../datapath_mips.vhd" "U_mux0" { Text "D:/DD/final project/week1/datapath_mips.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637697165778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_mips memory_mips:u_mem " "Elaborating entity \"memory_mips\" for hierarchy \"memory_mips:u_mem\"" {  } { { "../datapath_mips.vhd" "u_mem" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637697165790 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "done_reg_in\[31..1\] memory_mips.vhd(28) " "Using initial value X (don't care) for net \"done_reg_in\[31..1\]\" at memory_mips.vhd(28)" {  } { { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 28 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697165801 "|datapath_mips|memory_mips:u_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_fp memory_mips:u_mem\|ram_fp:U_ram0 " "Elaborating entity \"ram_fp\" for hierarchy \"memory_mips:u_mem\|ram_fp:U_ram0\"" {  } { { "../memory_mips.vhd" "U_ram0" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637697165804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\"" {  } { { "../ram_fp.vhd" "altsyncram_component" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637697165973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\"" {  } { { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637697165985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637697165986 ""}  } { { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637697165986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3bp3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3bp3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3bp3 " "Found entity 1: altsyncram_3bp3" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697166057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3bp3 memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated " "Elaborating entity \"altsyncram_3bp3\" for hierarchy \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637697166058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "factorial memory_mips:u_mem\|factorial:U_fact0 " "Elaborating entity \"factorial\" for hierarchy \"memory_mips:u_mem\|factorial:U_fact0\"" {  } { { "../memory_mips.vhd" "U_fact0" { Text "D:/DD/final project/week1/memory_mips.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637697166077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regist_fp memory_mips:u_mem\|regist_fp:U_import0 " "Elaborating entity \"regist_fp\" for hierarchy \"memory_mips:u_mem\|regist_fp:U_import0\"" {  } { { "../memory_mips.vhd" "U_import0" { Text "D:/DD/final project/week1/memory_mips.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637697166089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regist_fp memory_mips:u_mem\|regist_fp:U_data0 " "Elaborating entity \"regist_fp\" for hierarchy \"memory_mips:u_mem\|regist_fp:U_data0\"" {  } { { "../memory_mips.vhd" "U_data0" { Text "D:/DD/final project/week1/memory_mips.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637697166101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_mips memory_mips:u_mem\|logic_mips:U_logic0 " "Elaborating entity \"logic_mips\" for hierarchy \"memory_mips:u_mem\|logic_mips:U_logic0\"" {  } { { "../memory_mips.vhd" "U_logic0" { Text "D:/DD/final project/week1/memory_mips.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637697166111 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Mem_read logic_mips.vhd(39) " "VHDL Process Statement warning at logic_mips.vhd(39): signal \"Mem_read\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../logic_mips.vhd" "" { Text "D:/DD/final project/week1/logic_mips.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637697166120 "|datapath_mips|memory_mips:u_mem|logic_mips:U_logic0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Mem_read logic_mips.vhd(46) " "VHDL Process Statement warning at logic_mips.vhd(46): signal \"Mem_read\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../logic_mips.vhd" "" { Text "D:/DD/final project/week1/logic_mips.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637697166120 "|datapath_mips|memory_mips:u_mem|logic_mips:U_logic0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Mem_read logic_mips.vhd(52) " "VHDL Process Statement warning at logic_mips.vhd(52): signal \"Mem_read\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../logic_mips.vhd" "" { Text "D:/DD/final project/week1/logic_mips.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637697166120 "|datapath_mips|memory_mips:u_mem|logic_mips:U_logic0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Mem_read logic_mips.vhd(57) " "VHDL Process Statement warning at logic_mips.vhd(57): signal \"Mem_read\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../logic_mips.vhd" "" { Text "D:/DD/final project/week1/logic_mips.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637697166120 "|datapath_mips|memory_mips:u_mem|logic_mips:U_logic0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Mem_read logic_mips.vhd(65) " "VHDL Process Statement warning at logic_mips.vhd(65): signal \"Mem_read\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../logic_mips.vhd" "" { Text "D:/DD/final project/week1/logic_mips.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637697166120 "|datapath_mips|memory_mips:u_mem|logic_mips:U_logic0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Mem_read logic_mips.vhd(71) " "VHDL Process Statement warning at logic_mips.vhd(71): signal \"Mem_read\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../logic_mips.vhd" "" { Text "D:/DD/final project/week1/logic_mips.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637697166120 "|datapath_mips|memory_mips:u_mem|logic_mips:U_logic0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NWrEn logic_mips.vhd(26) " "VHDL Process Statement warning at logic_mips.vhd(26): inferring latch(es) for signal or variable \"NWrEn\", which holds its previous value in one or more paths through the process" {  } { { "../logic_mips.vhd" "" { Text "D:/DD/final project/week1/logic_mips.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637697166120 "|datapath_mips|memory_mips:u_mem|logic_mips:U_logic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NWrEn logic_mips.vhd(26) " "Inferred latch for \"NWrEn\" at logic_mips.vhd(26)" {  } { { "../logic_mips.vhd" "" { Text "D:/DD/final project/week1/logic_mips.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166120 "|datapath_mips|memory_mips:u_mem|logic_mips:U_logic0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7x1 memory_mips:u_mem\|mux_7x1:U_data_select_mux " "Elaborating entity \"mux_7x1\" for hierarchy \"memory_mips:u_mem\|mux_7x1:U_data_select_mux\"" {  } { { "../memory_mips.vhd" "U_data_select_mux" { Text "D:/DD/final project/week1/memory_mips.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637697166121 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output mux_7x1.vhd(18) " "VHDL Process Statement warning at mux_7x1.vhd(18): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637697166138 "|datapath_mips|memory_mips:u_mem|mux_7x1:U_data_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] mux_7x1.vhd(18) " "Inferred latch for \"output\[0\]\" at mux_7x1.vhd(18)" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166138 "|datapath_mips|memory_mips:u_mem|mux_7x1:U_data_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] mux_7x1.vhd(18) " "Inferred latch for \"output\[1\]\" at mux_7x1.vhd(18)" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166138 "|datapath_mips|memory_mips:u_mem|mux_7x1:U_data_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] mux_7x1.vhd(18) " "Inferred latch for \"output\[2\]\" at mux_7x1.vhd(18)" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166138 "|datapath_mips|memory_mips:u_mem|mux_7x1:U_data_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] mux_7x1.vhd(18) " "Inferred latch for \"output\[3\]\" at mux_7x1.vhd(18)" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166138 "|datapath_mips|memory_mips:u_mem|mux_7x1:U_data_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] mux_7x1.vhd(18) " "Inferred latch for \"output\[4\]\" at mux_7x1.vhd(18)" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166138 "|datapath_mips|memory_mips:u_mem|mux_7x1:U_data_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] mux_7x1.vhd(18) " "Inferred latch for \"output\[5\]\" at mux_7x1.vhd(18)" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166138 "|datapath_mips|memory_mips:u_mem|mux_7x1:U_data_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] mux_7x1.vhd(18) " "Inferred latch for \"output\[6\]\" at mux_7x1.vhd(18)" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166138 "|datapath_mips|memory_mips:u_mem|mux_7x1:U_data_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] mux_7x1.vhd(18) " "Inferred latch for \"output\[7\]\" at mux_7x1.vhd(18)" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166138 "|datapath_mips|memory_mips:u_mem|mux_7x1:U_data_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] mux_7x1.vhd(18) " "Inferred latch for \"output\[8\]\" at mux_7x1.vhd(18)" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166138 "|datapath_mips|memory_mips:u_mem|mux_7x1:U_data_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] mux_7x1.vhd(18) " "Inferred latch for \"output\[9\]\" at mux_7x1.vhd(18)" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166138 "|datapath_mips|memory_mips:u_mem|mux_7x1:U_data_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] mux_7x1.vhd(18) " "Inferred latch for \"output\[10\]\" at mux_7x1.vhd(18)" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166138 "|datapath_mips|memory_mips:u_mem|mux_7x1:U_data_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] mux_7x1.vhd(18) " "Inferred latch for \"output\[11\]\" at mux_7x1.vhd(18)" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166138 "|datapath_mips|memory_mips:u_mem|mux_7x1:U_data_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] mux_7x1.vhd(18) " "Inferred latch for \"output\[12\]\" at mux_7x1.vhd(18)" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166138 "|datapath_mips|memory_mips:u_mem|mux_7x1:U_data_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] mux_7x1.vhd(18) " "Inferred latch for \"output\[13\]\" at mux_7x1.vhd(18)" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166138 "|datapath_mips|memory_mips:u_mem|mux_7x1:U_data_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] mux_7x1.vhd(18) " "Inferred latch for \"output\[14\]\" at mux_7x1.vhd(18)" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166138 "|datapath_mips|memory_mips:u_mem|mux_7x1:U_data_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] mux_7x1.vhd(18) " "Inferred latch for \"output\[15\]\" at mux_7x1.vhd(18)" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166138 "|datapath_mips|memory_mips:u_mem|mux_7x1:U_data_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[16\] mux_7x1.vhd(18) " "Inferred latch for \"output\[16\]\" at mux_7x1.vhd(18)" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166138 "|datapath_mips|memory_mips:u_mem|mux_7x1:U_data_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[17\] mux_7x1.vhd(18) " "Inferred latch for \"output\[17\]\" at mux_7x1.vhd(18)" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166138 "|datapath_mips|memory_mips:u_mem|mux_7x1:U_data_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[18\] mux_7x1.vhd(18) " "Inferred latch for \"output\[18\]\" at mux_7x1.vhd(18)" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166138 "|datapath_mips|memory_mips:u_mem|mux_7x1:U_data_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[19\] mux_7x1.vhd(18) " "Inferred latch for \"output\[19\]\" at mux_7x1.vhd(18)" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166138 "|datapath_mips|memory_mips:u_mem|mux_7x1:U_data_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[20\] mux_7x1.vhd(18) " "Inferred latch for \"output\[20\]\" at mux_7x1.vhd(18)" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166138 "|datapath_mips|memory_mips:u_mem|mux_7x1:U_data_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[21\] mux_7x1.vhd(18) " "Inferred latch for \"output\[21\]\" at mux_7x1.vhd(18)" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166138 "|datapath_mips|memory_mips:u_mem|mux_7x1:U_data_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[22\] mux_7x1.vhd(18) " "Inferred latch for \"output\[22\]\" at mux_7x1.vhd(18)" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166138 "|datapath_mips|memory_mips:u_mem|mux_7x1:U_data_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[23\] mux_7x1.vhd(18) " "Inferred latch for \"output\[23\]\" at mux_7x1.vhd(18)" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166138 "|datapath_mips|memory_mips:u_mem|mux_7x1:U_data_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[24\] mux_7x1.vhd(18) " "Inferred latch for \"output\[24\]\" at mux_7x1.vhd(18)" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166138 "|datapath_mips|memory_mips:u_mem|mux_7x1:U_data_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[25\] mux_7x1.vhd(18) " "Inferred latch for \"output\[25\]\" at mux_7x1.vhd(18)" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166139 "|datapath_mips|memory_mips:u_mem|mux_7x1:U_data_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[26\] mux_7x1.vhd(18) " "Inferred latch for \"output\[26\]\" at mux_7x1.vhd(18)" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166139 "|datapath_mips|memory_mips:u_mem|mux_7x1:U_data_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[27\] mux_7x1.vhd(18) " "Inferred latch for \"output\[27\]\" at mux_7x1.vhd(18)" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166139 "|datapath_mips|memory_mips:u_mem|mux_7x1:U_data_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[28\] mux_7x1.vhd(18) " "Inferred latch for \"output\[28\]\" at mux_7x1.vhd(18)" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166139 "|datapath_mips|memory_mips:u_mem|mux_7x1:U_data_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[29\] mux_7x1.vhd(18) " "Inferred latch for \"output\[29\]\" at mux_7x1.vhd(18)" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166139 "|datapath_mips|memory_mips:u_mem|mux_7x1:U_data_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[30\] mux_7x1.vhd(18) " "Inferred latch for \"output\[30\]\" at mux_7x1.vhd(18)" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166139 "|datapath_mips|memory_mips:u_mem|mux_7x1:U_data_select_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[31\] mux_7x1.vhd(18) " "Inferred latch for \"output\[31\]\" at mux_7x1.vhd(18)" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166139 "|datapath_mips|memory_mips:u_mem|mux_7x1:U_data_select_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_extend zero_extend:U_ze " "Elaborating entity \"zero_extend\" for hierarchy \"zero_extend:U_ze\"" {  } { { "../datapath_mips.vhd" "U_ze" { Text "D:/DD/final project/week1/datapath_mips.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637697166141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:U_IR " "Elaborating entity \"IR\" for hierarchy \"IR:U_IR\"" {  } { { "../datapath_mips.vhd" "U_IR" { Text "D:/DD/final project/week1/datapath_mips.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637697166150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regist_fp IR:U_IR\|regist_fp:out0 " "Elaborating entity \"regist_fp\" for hierarchy \"IR:U_IR\|regist_fp:out0\"" {  } { { "../IR.vhd" "out0" { Text "D:/DD/final project/week1/IR.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637697166168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regist_fp IR:U_IR\|regist_fp:out1 " "Elaborating entity \"regist_fp\" for hierarchy \"IR:U_IR\|regist_fp:out1\"" {  } { { "../IR.vhd" "out1" { Text "D:/DD/final project/week1/IR.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637697166176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regist_fp IR:U_IR\|regist_fp:out2 " "Elaborating entity \"regist_fp\" for hierarchy \"IR:U_IR\|regist_fp:out2\"" {  } { { "../IR.vhd" "out2" { Text "D:/DD/final project/week1/IR.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637697166186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regist_fp IR:U_IR\|regist_fp:out7 " "Elaborating entity \"regist_fp\" for hierarchy \"IR:U_IR\|regist_fp:out7\"" {  } { { "../IR.vhd" "out7" { Text "D:/DD/final project/week1/IR.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637697166211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 mux_2x1:U_mux1 " "Elaborating entity \"mux_2x1\" for hierarchy \"mux_2x1:U_mux1\"" {  } { { "../datapath_mips.vhd" "U_mux1" { Text "D:/DD/final project/week1/datapath_mips.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637697166234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:U_regfile " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:U_regfile\"" {  } { { "../datapath_mips.vhd" "U_regfile" { Text "D:/DD/final project/week1/datapath_mips.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637697166244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:U_sx " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:U_sx\"" {  } { { "../datapath_mips.vhd" "U_sx" { Text "D:/DD/final project/week1/datapath_mips.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637697166259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Left_2 Shift_Left_2:U_sl0 " "Elaborating entity \"Shift_Left_2\" for hierarchy \"Shift_Left_2:U_sl0\"" {  } { { "../datapath_mips.vhd" "U_sl0" { Text "D:/DD/final project/week1/datapath_mips.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637697166269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 mux_4x1:U_mux4 " "Elaborating entity \"mux_4x1\" for hierarchy \"mux_4x1:U_mux4\"" {  } { { "../datapath_mips.vhd" "U_mux4" { Text "D:/DD/final project/week1/datapath_mips.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637697166277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_mips alu_mips:U_alu " "Elaborating entity \"alu_mips\" for hierarchy \"alu_mips:U_alu\"" {  } { { "../datapath_mips.vhd" "U_alu" { Text "D:/DD/final project/week1/datapath_mips.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637697166288 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Branch alu_mips.vhd(27) " "VHDL Process Statement warning at alu_mips.vhd(27): inferring latch(es) for signal or variable \"Branch\", which holds its previous value in one or more paths through the process" {  } { { "../alu_mips.vhd" "" { Text "D:/DD/final project/week1/alu_mips.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637697166298 "|datapath_mips|alu_mips:U_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch alu_mips.vhd(27) " "Inferred latch for \"Branch\" at alu_mips.vhd(27)" {  } { { "../alu_mips.vhd" "" { Text "D:/DD/final project/week1/alu_mips.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166298 "|datapath_mips|alu_mips:U_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_mips and_mips:U_and0 " "Elaborating entity \"and_mips\" for hierarchy \"and_mips:U_and0\"" {  } { { "../datapath_mips.vhd" "U_and0" { Text "D:/DD/final project/week1/datapath_mips.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637697166299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_mips or_mips:U_or0 " "Elaborating entity \"or_mips\" for hierarchy \"or_mips:U_or0\"" {  } { { "../datapath_mips.vhd" "U_or0" { Text "D:/DD/final project/week1/datapath_mips.vhd" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637697166308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Left_25 Shift_Left_25:U_sl1 " "Elaborating entity \"Shift_Left_25\" for hierarchy \"Shift_Left_25:U_sl1\"" {  } { { "../datapath_mips.vhd" "U_sl1" { Text "D:/DD/final project/week1/datapath_mips.vhd" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637697166320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Concat Concat:U_cat " "Elaborating entity \"Concat\" for hierarchy \"Concat:U_cat\"" {  } { { "../datapath_mips.vhd" "U_cat" { Text "D:/DD/final project/week1/datapath_mips.vhd" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637697166329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3x1 mux_3x1:U_mux5 " "Elaborating entity \"mux_3x1\" for hierarchy \"mux_3x1:U_mux5\"" {  } { { "../datapath_mips.vhd" "U_mux5" { Text "D:/DD/final project/week1/datapath_mips.vhd" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637697166340 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output mux_3x1.vhd(18) " "VHDL Process Statement warning at mux_3x1.vhd(18): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637697166342 "|datapath_mips|mux_3x1:U_mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] mux_3x1.vhd(18) " "Inferred latch for \"output\[0\]\" at mux_3x1.vhd(18)" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166342 "|datapath_mips|mux_3x1:U_mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] mux_3x1.vhd(18) " "Inferred latch for \"output\[1\]\" at mux_3x1.vhd(18)" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166342 "|datapath_mips|mux_3x1:U_mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] mux_3x1.vhd(18) " "Inferred latch for \"output\[2\]\" at mux_3x1.vhd(18)" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166342 "|datapath_mips|mux_3x1:U_mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] mux_3x1.vhd(18) " "Inferred latch for \"output\[3\]\" at mux_3x1.vhd(18)" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166343 "|datapath_mips|mux_3x1:U_mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] mux_3x1.vhd(18) " "Inferred latch for \"output\[4\]\" at mux_3x1.vhd(18)" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166343 "|datapath_mips|mux_3x1:U_mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] mux_3x1.vhd(18) " "Inferred latch for \"output\[5\]\" at mux_3x1.vhd(18)" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166343 "|datapath_mips|mux_3x1:U_mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] mux_3x1.vhd(18) " "Inferred latch for \"output\[6\]\" at mux_3x1.vhd(18)" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166343 "|datapath_mips|mux_3x1:U_mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] mux_3x1.vhd(18) " "Inferred latch for \"output\[7\]\" at mux_3x1.vhd(18)" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166343 "|datapath_mips|mux_3x1:U_mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] mux_3x1.vhd(18) " "Inferred latch for \"output\[8\]\" at mux_3x1.vhd(18)" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166343 "|datapath_mips|mux_3x1:U_mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] mux_3x1.vhd(18) " "Inferred latch for \"output\[9\]\" at mux_3x1.vhd(18)" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166343 "|datapath_mips|mux_3x1:U_mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] mux_3x1.vhd(18) " "Inferred latch for \"output\[10\]\" at mux_3x1.vhd(18)" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166343 "|datapath_mips|mux_3x1:U_mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] mux_3x1.vhd(18) " "Inferred latch for \"output\[11\]\" at mux_3x1.vhd(18)" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166343 "|datapath_mips|mux_3x1:U_mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] mux_3x1.vhd(18) " "Inferred latch for \"output\[12\]\" at mux_3x1.vhd(18)" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166343 "|datapath_mips|mux_3x1:U_mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] mux_3x1.vhd(18) " "Inferred latch for \"output\[13\]\" at mux_3x1.vhd(18)" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166343 "|datapath_mips|mux_3x1:U_mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] mux_3x1.vhd(18) " "Inferred latch for \"output\[14\]\" at mux_3x1.vhd(18)" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166343 "|datapath_mips|mux_3x1:U_mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] mux_3x1.vhd(18) " "Inferred latch for \"output\[15\]\" at mux_3x1.vhd(18)" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166343 "|datapath_mips|mux_3x1:U_mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[16\] mux_3x1.vhd(18) " "Inferred latch for \"output\[16\]\" at mux_3x1.vhd(18)" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166343 "|datapath_mips|mux_3x1:U_mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[17\] mux_3x1.vhd(18) " "Inferred latch for \"output\[17\]\" at mux_3x1.vhd(18)" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166343 "|datapath_mips|mux_3x1:U_mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[18\] mux_3x1.vhd(18) " "Inferred latch for \"output\[18\]\" at mux_3x1.vhd(18)" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166343 "|datapath_mips|mux_3x1:U_mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[19\] mux_3x1.vhd(18) " "Inferred latch for \"output\[19\]\" at mux_3x1.vhd(18)" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166343 "|datapath_mips|mux_3x1:U_mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[20\] mux_3x1.vhd(18) " "Inferred latch for \"output\[20\]\" at mux_3x1.vhd(18)" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166343 "|datapath_mips|mux_3x1:U_mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[21\] mux_3x1.vhd(18) " "Inferred latch for \"output\[21\]\" at mux_3x1.vhd(18)" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166344 "|datapath_mips|mux_3x1:U_mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[22\] mux_3x1.vhd(18) " "Inferred latch for \"output\[22\]\" at mux_3x1.vhd(18)" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166344 "|datapath_mips|mux_3x1:U_mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[23\] mux_3x1.vhd(18) " "Inferred latch for \"output\[23\]\" at mux_3x1.vhd(18)" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166344 "|datapath_mips|mux_3x1:U_mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[24\] mux_3x1.vhd(18) " "Inferred latch for \"output\[24\]\" at mux_3x1.vhd(18)" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166344 "|datapath_mips|mux_3x1:U_mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[25\] mux_3x1.vhd(18) " "Inferred latch for \"output\[25\]\" at mux_3x1.vhd(18)" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166344 "|datapath_mips|mux_3x1:U_mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[26\] mux_3x1.vhd(18) " "Inferred latch for \"output\[26\]\" at mux_3x1.vhd(18)" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166344 "|datapath_mips|mux_3x1:U_mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[27\] mux_3x1.vhd(18) " "Inferred latch for \"output\[27\]\" at mux_3x1.vhd(18)" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166344 "|datapath_mips|mux_3x1:U_mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[28\] mux_3x1.vhd(18) " "Inferred latch for \"output\[28\]\" at mux_3x1.vhd(18)" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166344 "|datapath_mips|mux_3x1:U_mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[29\] mux_3x1.vhd(18) " "Inferred latch for \"output\[29\]\" at mux_3x1.vhd(18)" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166344 "|datapath_mips|mux_3x1:U_mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[30\] mux_3x1.vhd(18) " "Inferred latch for \"output\[30\]\" at mux_3x1.vhd(18)" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166344 "|datapath_mips|mux_3x1:U_mux5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[31\] mux_3x1.vhd(18) " "Inferred latch for \"output\[31\]\" at mux_3x1.vhd(18)" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697166344 "|datapath_mips|mux_3x1:U_mux5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_controller alu_controller:U_alu_ctrl " "Elaborating entity \"alu_controller\" for hierarchy \"alu_controller:U_alu_ctrl\"" {  } { { "../datapath_mips.vhd" "U_alu_ctrl" { Text "D:/DD/final project/week1/datapath_mips.vhd" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637697166353 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HI_en alu_controller.vhd(12) " "VHDL Signal Declaration warning at alu_controller.vhd(12): used implicit default value for signal \"HI_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../alu_controller.vhd" "" { Text "D:/DD/final project/week1/alu_controller.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637697166353 "|datapath_mips|alu_controller:U_alu_ctrl"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Lo_en alu_controller.vhd(13) " "VHDL Signal Declaration warning at alu_controller.vhd(13): used implicit default value for signal \"Lo_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../alu_controller.vhd" "" { Text "D:/DD/final project/week1/alu_controller.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637697166354 "|datapath_mips|alu_controller:U_alu_ctrl"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ALU_LO_HI alu_controller.vhd(14) " "VHDL Signal Declaration warning at alu_controller.vhd(14): used implicit default value for signal \"ALU_LO_HI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../alu_controller.vhd" "" { Text "D:/DD/final project/week1/alu_controller.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637697166354 "|datapath_mips|alu_controller:U_alu_ctrl"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OPSelect alu_controller.vhd(15) " "VHDL Signal Declaration warning at alu_controller.vhd(15): used implicit default value for signal \"OPSelect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../alu_controller.vhd" "" { Text "D:/DD/final project/week1/alu_controller.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637697166354 "|datapath_mips|alu_controller:U_alu_ctrl"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[26\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 608 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166626 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[27\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166626 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[28\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 652 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166626 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[29\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 674 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166626 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[30\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 696 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166626 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[31\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 718 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166626 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1637697166626 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1637697166626 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[0\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166860 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[1\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166860 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[2\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166860 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[3\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166860 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[4\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166860 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[5\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166860 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[6\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166860 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[7\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166860 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[8\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166860 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[9\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166860 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[10\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166860 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[11\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166860 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[12\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166860 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[13\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 322 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166860 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[14\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 344 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166860 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[15\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166860 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[16\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 388 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166860 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[17\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 410 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166860 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[18\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 432 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166860 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[19\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166860 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[20\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166860 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[21\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166860 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[22\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 520 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166860 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[23\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166860 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[24\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166860 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[25\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 586 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166860 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a25"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1637697166860 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1637697166860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_mips:u_mem\|mux_7x1:U_data_select_mux\|output\[0\] " "LATCH primitive \"memory_mips:u_mem\|mux_7x1:U_data_select_mux\|output\[0\]\" is permanently enabled" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1637697166867 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[0\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166883 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[1\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166883 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[2\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166883 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[3\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166883 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[4\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166883 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[5\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166883 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[6\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166883 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[7\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166883 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[8\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166883 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[9\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166883 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[10\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166883 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[11\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166883 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[12\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166883 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[13\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 322 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166883 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[14\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 344 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166883 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[15\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166883 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[16\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 388 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166883 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[17\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 410 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166883 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[18\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 432 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166883 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[19\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166883 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[20\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166883 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[21\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166883 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[22\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 520 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166883 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[23\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166883 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[24\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166883 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[25\] " "Synthesized away node \"memory_mips:u_mem\|ram_fp:U_ram0\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/DD/final project/week1/quartus_ram/db/altsyncram_3bp3.tdf" 586 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 61 0 0 } } { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 35 0 0 } } { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 145 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697166883 "|datapath_mips|memory_mips:u_mem|ram_fp:U_ram0|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ram_block1a25"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1637697166883 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1637697166883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_mips:u_mem\|mux_7x1:U_data_select_mux\|output\[0\] " "LATCH primitive \"memory_mips:u_mem\|mux_7x1:U_data_select_mux\|output\[0\]\" is permanently enabled" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1637697166892 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637697167174 "|datapath_mips|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637697167174 "|datapath_mips|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637697167174 "|datapath_mips|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637697167174 "|datapath_mips|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637697167174 "|datapath_mips|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637697167174 "|datapath_mips|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637697167174 "|datapath_mips|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637697167174 "|datapath_mips|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[8\] GND " "Pin \"leds\[8\]\" is stuck at GND" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637697167174 "|datapath_mips|leds[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[9\] GND " "Pin \"leds\[9\]\" is stuck at GND" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637697167174 "|datapath_mips|leds[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637697167174 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "210 " "210 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637697167207 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637697167491 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637697167491 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "61 " "Design contains 61 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable " "No output dependent on input pin \"enable\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCWriteCond " "No output dependent on input pin \"PCWriteCond\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|PCWriteCond"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCWrite " "No output dependent on input pin \"PCWrite\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|PCWrite"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IorD " "No output dependent on input pin \"IorD\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|IorD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MemRead " "No output dependent on input pin \"MemRead\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|MemRead"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MemWrite " "No output dependent on input pin \"MemWrite\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|MemWrite"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MemToReg " "No output dependent on input pin \"MemToReg\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|MemToReg"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRWrite " "No output dependent on input pin \"IRWrite\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|IRWrite"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "JumpAndLink " "No output dependent on input pin \"JumpAndLink\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|JumpAndLink"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IsSigned " "No output dependent on input pin \"IsSigned\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|IsSigned"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCSource\[0\] " "No output dependent on input pin \"PCSource\[0\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|PCSource[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCSource\[1\] " "No output dependent on input pin \"PCSource\[1\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|PCSource[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOp\[0\] " "No output dependent on input pin \"ALUOp\[0\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|ALUOp[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOp\[1\] " "No output dependent on input pin \"ALUOp\[1\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|ALUOp[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUSrcB\[0\] " "No output dependent on input pin \"ALUSrcB\[0\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|ALUSrcB[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUSrcB\[1\] " "No output dependent on input pin \"ALUSrcB\[1\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|ALUSrcB[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUSrcA " "No output dependent on input pin \"ALUSrcA\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|ALUSrcA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RegWrite " "No output dependent on input pin \"RegWrite\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|RegWrite"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RegDst " "No output dependent on input pin \"RegDst\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|RegDst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR_Ctrl_out\[26\] " "No output dependent on input pin \"IR_Ctrl_out\[26\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|IR_Ctrl_out[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR_Ctrl_out\[27\] " "No output dependent on input pin \"IR_Ctrl_out\[27\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|IR_Ctrl_out[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR_Ctrl_out\[28\] " "No output dependent on input pin \"IR_Ctrl_out\[28\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|IR_Ctrl_out[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR_Ctrl_out\[29\] " "No output dependent on input pin \"IR_Ctrl_out\[29\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|IR_Ctrl_out[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR_Ctrl_out\[30\] " "No output dependent on input pin \"IR_Ctrl_out\[30\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|IR_Ctrl_out[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR_Ctrl_out\[31\] " "No output dependent on input pin \"IR_Ctrl_out\[31\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|IR_Ctrl_out[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "buttons\[0\] " "No output dependent on input pin \"buttons\[0\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|buttons[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "buttons\[1\] " "No output dependent on input pin \"buttons\[1\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|buttons[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[0\] " "No output dependent on input pin \"switches\[0\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|switches[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[1\] " "No output dependent on input pin \"switches\[1\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|switches[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[2\] " "No output dependent on input pin \"switches\[2\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[3\] " "No output dependent on input pin \"switches\[3\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|switches[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[4\] " "No output dependent on input pin \"switches\[4\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[5\] " "No output dependent on input pin \"switches\[5\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[6\] " "No output dependent on input pin \"switches\[6\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[7\] " "No output dependent on input pin \"switches\[7\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|switches[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[8\] " "No output dependent on input pin \"switches\[8\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|switches[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[9\] " "No output dependent on input pin \"switches\[9\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|switches[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[10\] " "No output dependent on input pin \"switches\[10\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|switches[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[11\] " "No output dependent on input pin \"switches\[11\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|switches[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[12\] " "No output dependent on input pin \"switches\[12\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|switches[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[13\] " "No output dependent on input pin \"switches\[13\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|switches[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[14\] " "No output dependent on input pin \"switches\[14\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|switches[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[15\] " "No output dependent on input pin \"switches\[15\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|switches[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[16\] " "No output dependent on input pin \"switches\[16\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|switches[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[17\] " "No output dependent on input pin \"switches\[17\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|switches[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[18\] " "No output dependent on input pin \"switches\[18\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|switches[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[19\] " "No output dependent on input pin \"switches\[19\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|switches[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[20\] " "No output dependent on input pin \"switches\[20\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|switches[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[21\] " "No output dependent on input pin \"switches\[21\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|switches[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[22\] " "No output dependent on input pin \"switches\[22\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|switches[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[23\] " "No output dependent on input pin \"switches\[23\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|switches[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[24\] " "No output dependent on input pin \"switches\[24\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|switches[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[25\] " "No output dependent on input pin \"switches\[25\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|switches[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[26\] " "No output dependent on input pin \"switches\[26\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|switches[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[27\] " "No output dependent on input pin \"switches\[27\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|switches[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[28\] " "No output dependent on input pin \"switches\[28\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|switches[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[29\] " "No output dependent on input pin \"switches\[29\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|switches[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[30\] " "No output dependent on input pin \"switches\[30\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|switches[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[31\] " "No output dependent on input pin \"switches\[31\]\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|switches[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637697167669 "|datapath_mips|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1637697167669 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "61 " "Implemented 61 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637697167673 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637697167673 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637697167673 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 168 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 168 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637697167718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 23 14:52:47 2021 " "Processing ended: Tue Nov 23 14:52:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637697167718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637697167718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637697167718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697167718 ""}
