D:/Thesis/Src/modules/MedianFilterModule/7x7/SortAscending7.v {1 {vlog -work work -stats=none D:/Thesis/Src/modules/MedianFilterModule/7x7/SortAscending7.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SortAscending7

Top level modules:
	SortAscending7

} {} {}} D:/Thesis/Src/modules/MRELBP_CI/MRELBP_CI_R2/MRELBP_CI_R2_datapath.v {1 {vlog -work work -stats=none D:/Thesis/Src/modules/MRELBP_CI/MRELBP_CI_R2/MRELBP_CI_R2_datapath.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MRELBP_CI_R2_datapath

Top level modules:
	MRELBP_CI_R2_datapath

} {} {}} D:/Thesis/Src/modules/PreparationModule/LineBuffer/Line_buffer_datapath.v {1 {vlog -work work -stats=none D:/Thesis/Src/modules/PreparationModule/LineBuffer/Line_buffer_datapath.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Line_buffer_datapath

Top level modules:
	Line_buffer_datapath

} {} {}} D:/Thesis/Src/test_benches/MedianFilterModule/7x7/Median_filter_7x7_calc_tb.v {1 {vlog -work work -stats=none D:/Thesis/Src/test_benches/MedianFilterModule/7x7/Median_filter_7x7_calc_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Median_filter_7x7_calc_tb

Top level modules:
	Median_filter_7x7_calc_tb

} {} {}} D:/Thesis/Src/modules/DataModulateModule/Data_modulate_7x7.v {1 {vlog -work work -stats=none D:/Thesis/Src/modules/DataModulateModule/Data_modulate_7x7.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Data_modulate_7x7

Top level modules:
	Data_modulate_7x7

} {} {}} D:/Thesis/Src/modules/DataModulateModule/Data_modulate_17x17.v {1 {vlog -work work -stats=none D:/Thesis/Src/modules/DataModulateModule/Data_modulate_17x17.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Data_modulate_17x17

Top level modules:
	Data_modulate_17x17

} {} {}} D:/Thesis/Src/modules/MedianFilterModule/9x9/Median_filter_9x9.v {1 {vlog -work work -stats=none D:/Thesis/Src/modules/MedianFilterModule/9x9/Median_filter_9x9.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Median_filter_9x9

Top level modules:
	Median_filter_9x9

} {} {}} D:/Thesis/Src/test_benches/MedianFilterModule/5x5/SortAscending5_tb.v {1 {vlog -work work -stats=none D:/Thesis/Src/test_benches/MedianFilterModule/5x5/SortAscending5_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SortAscending5_tb

Top level modules:
	SortAscending5_tb

} {} {}} D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5.v {1 {vlog -work work -stats=none D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Median_filter_5x5

Top level modules:
	Median_filter_5x5

} {} {}} D:/Thesis/Src/modules/MedianFilterModule/9x9/SortAscending9.v {1 {vlog -work work -stats=none D:/Thesis/Src/modules/MedianFilterModule/9x9/SortAscending9.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SortAscending9

Top level modules:
	SortAscending9

} {} {}} D:/Thesis/Src/modules/DataModulateModule/Data_modulate_9x9.v {1 {vlog -work work -stats=none D:/Thesis/Src/modules/DataModulateModule/Data_modulate_9x9.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Data_modulate_9x9

Top level modules:
	Data_modulate_9x9

} {} {}} D:/Thesis/Src/test_benches/MRELBP_CI/MRELBP_CI_R2_tb.v {1 {vlog -work work -stats=none D:/Thesis/Src/test_benches/MRELBP_CI/MRELBP_CI_R2_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MRELBP_CI_R2_tb

Top level modules:
	MRELBP_CI_R2_tb

} {} {}} D:/Thesis/Src/modules/MedianFilterModule/9x9/Median_filter_9x9_calc.v {1 {vlog -work work -stats=none D:/Thesis/Src/modules/MedianFilterModule/9x9/Median_filter_9x9_calc.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Median_filter_9x9_calc

Top level modules:
	Median_filter_9x9_calc

} {} {}} D:/Thesis/Src/test_benches/MedianFilterModule/median_no_image_tb.v {1 {vlog -work work -stats=none D:/Thesis/Src/test_benches/MedianFilterModule/median_no_image_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module median_no_image_tb

Top level modules:
	median_no_image_tb

} {} {}} D:/Thesis/Src/modules/MedianFilterModule/Sorting_network.v {1 {vlog -work work -stats=none D:/Thesis/Src/modules/MedianFilterModule/Sorting_network.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Sorting_network

Top level modules:
	Sorting_network

} {} {}} D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v {1 {vlog -work work -stats=none D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Median_filter_5x5_calc

Top level modules:
	Median_filter_5x5_calc

} {} {}} D:/Thesis/Src/modules/MRELBP_CI/MRELBP_CI_R2/CI_buffer_R2.v {1 {vlog -work work -stats=none D:/Thesis/Src/modules/MRELBP_CI/MRELBP_CI_R2/CI_buffer_R2.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module CI_buffer_R2

Top level modules:
	CI_buffer_R2

} {} {}} D:/Thesis/Src/test_benches/MedianFilterModule/5x5/Median_filter_5x5_calc_tb.v {1 {vlog -work work -stats=none D:/Thesis/Src/test_benches/MedianFilterModule/5x5/Median_filter_5x5_calc_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Median_filter_5x5_calc_tb

Top level modules:
	Median_filter_5x5_calc_tb

} {} {}} D:/Thesis/Src/modules/DataModulateModule/Data_modulate_3x3.v {1 {vlog -work work -stats=none D:/Thesis/Src/modules/DataModulateModule/Data_modulate_3x3.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Data_modulate_3x3

Top level modules:
	Data_modulate_3x3

} {} {}} D:/Thesis/Src/modules/MRELBP_CI/MRELBP_CI_R2/MRELBP_CI_R2.v {1 {vlog -work work -stats=none D:/Thesis/Src/modules/MRELBP_CI/MRELBP_CI_R2/MRELBP_CI_R2.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MRELBP_CI_R2

Top level modules:
	MRELBP_CI_R2

} {} {}} D:/Thesis/Src/modules/MedianFilterModule/5x5/SortAscending5.v {1 {vlog -work work -stats=none D:/Thesis/Src/modules/MedianFilterModule/5x5/SortAscending5.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SortAscending5

Top level modules:
	SortAscending5

} {} {}} D:/Thesis/Src/modules/PreparationModule/Line_buffer.v {1 {vlog -work work -stats=none D:/Thesis/Src/modules/PreparationModule/Line_buffer.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Line_buffer

Top level modules:
	Line_buffer

} {} {}} D:/Thesis/Src/test_benches/MedianFilterModule/7x7/SortAscending7_tb.v {1 {vlog -work work -stats=none D:/Thesis/Src/test_benches/MedianFilterModule/7x7/SortAscending7_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SortAscending7_tb

Top level modules:
	SortAscending7_tb

} {} {}} D:/Thesis/Src/modules/MedianFilterModule/median_no_image.v {1 {vlog -work work -stats=none D:/Thesis/Src/modules/MedianFilterModule/median_no_image.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module median_no_image

Top level modules:
	median_no_image

} {} {}} D:/Thesis/Src/modules/DataModulateModule/Data_modulate_13x13.v {1 {vlog -work work -stats=none D:/Thesis/Src/modules/DataModulateModule/Data_modulate_13x13.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Data_modulate_13x13

Top level modules:
	Data_modulate_13x13

} {} {}} D:/Thesis/Src/modules/MRELBP_CI/MRELBP_CI_R2/MRELBP_CI_R2_controller.v {1 {vlog -work work -stats=none D:/Thesis/Src/modules/MRELBP_CI/MRELBP_CI_R2/MRELBP_CI_R2_controller.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MRELBP_CI_R2_controller

Top level modules:
	MRELBP_CI_R2_controller

} {} {}} D:/Thesis/Src/modules/MedianFilterModule/3x3/Median_filter_3x3.v {1 {vlog -work work -stats=none D:/Thesis/Src/modules/MedianFilterModule/3x3/Median_filter_3x3.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Median_filter_3x3

Top level modules:
	Median_filter_3x3

} {} {}} D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7.v {1 {vlog -work work -stats=none D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Median_filter_7x7

Top level modules:
	Median_filter_7x7

} {} {}} D:/Thesis/Src/modules/PreparationModule/Preparation.v {2 {vlog -work work -stats=none D:/Thesis/Src/modules/PreparationModule/Preparation.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Preparation
** Warning: D:/Thesis/Src/modules/PreparationModule/Preparation.v(54): (vlog-2226) The inline genvar declaration for 'i' is only legal in SystemVerilog.
Use -error for strict enforcement.

Top level modules:
	Preparation

} {} {}} D:/Thesis/Src/modules/MedianFilterModule/Node.v {1 {vlog -work work -stats=none D:/Thesis/Src/modules/MedianFilterModule/Node.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Node

Top level modules:
	Node

} {} {}} D:/Thesis/Src/modules/PreparationModule/LineBuffer/Line_buffer_controller.v {1 {vlog -work work -stats=none D:/Thesis/Src/modules/PreparationModule/LineBuffer/Line_buffer_controller.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Line_buffer_controller

Top level modules:
	Line_buffer_controller

} {} {}} D:/Thesis/Src/modules/DataModulateModule/Data_modulate_5x5.v {1 {vlog -work work -stats=none D:/Thesis/Src/modules/DataModulateModule/Data_modulate_5x5.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Data_modulate_5x5

Top level modules:
	Data_modulate_5x5

} {} {}} D:/Thesis/Src/modules/MedianFilterModule/3x3/Median_filter_3x3_calc.v {1 {vlog -work work -stats=none D:/Thesis/Src/modules/MedianFilterModule/3x3/Median_filter_3x3_calc.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Median_filter_3x3_calc

Top level modules:
	Median_filter_3x3_calc

} {} {}} D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v {1 {vlog -work work -stats=none D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Median_filter_7x7_calc

Top level modules:
	Median_filter_7x7_calc

} {} {}}
