// Seed: 906850211
`define pp_3 0
`timescale 1ps / 1ps `timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  input id_2;
  inout id_1;
  always @(posedge id_2 or posedge id_2[1]) id_1 <= 1;
endmodule
