# Design_and_Verification_of_APB_RAM_UVM
Designed APB RAM in System Verilog. The design is verified using the UVM based functional verification environment. The simulations were performed on the ALdec Riviera Pro 2023.04 simulator. The verified design is synthesised on Quartus Prime Software with MAX10 FPGA as target.
