
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'lau' on host 'u0-lau' (Linux_x86_64 version 4.4.0-169-generic) on Sat Jan 25 13:22:07 PST 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384'
INFO: [HLS 200-10] Creating and opening project '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device'.
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-3-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
WARNING: [HLS 200-40] In file included from kernel.cpp:1:
<stdin>:378:5: warning: expression result unused [-Wunused-value]
    0;
    ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 48071 ; free virtual = 49374
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 48071 ; free virtual = 49374
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 48217 ; free virtual = 49520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemclass_node' into '__dst_alloc_list_pop__dmemclass_node' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemc' into '__dst_alloc_list_pop__dmemc' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function 'new_node' into 'insert_node' (<stdin>:248) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_list_pop__dmemUL' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function 'new_node' into 'process_top' (<stdin>:427) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 435.008 ; gain = 0.059 ; free physical = 48571 ; free virtual = 49874
INFO: [XFORM 203-102] Automatically partitioning small array '.str' completely based on array size.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemclass_node' into '__dst_alloc_list_pop__dmemclass_node' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemc' into '__dst_alloc_list_pop__dmemc' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function 'new_node' into 'insert_node' (<stdin>:248) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_list_pop__dmemUL' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function 'new_node' into 'process_top' (<stdin>:427) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:148) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:148) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:148) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 578.949 ; gain = 144.000 ; free physical = 48652 ; free virtual = 49955
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'substrings' as a bitwidth mismatch was detected between port 'substrings' and its bundle 'gmem' (8 vs. 32)(<stdin>:434:5). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemclass_node' to '__dst_alloc_malloc__' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemc' to '__dst_alloc_malloc__.1' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemUL' to '__dst_alloc_malloc__.2' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemclass_node' to '__dst_alloc_free__dm' (<stdin>:76:5)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemUL' to '__dst_alloc_free__dm.1' (<stdin>:76:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 651.949 ; gain = 217.000 ; free physical = 48621 ; free virtual = 49928
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_top' ...
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__' to 'p_dst_alloc_malloc_s'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__.1' to 'p_dst_alloc_malloc_1'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__.2' to 'p_dst_alloc_malloc_2'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm.1' to 'p_dst_alloc_free_dm_1'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm' to 'p_dst_alloc_free_dm'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.66 seconds; current allocated memory: 160.446 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 160.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 161.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 161.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_node' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 162.726 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 163.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 163.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 164.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 164.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 165.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'build_AhoCorasick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 165.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 165.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'query_AhoCorasick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 166.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 166.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 167.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 167.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'delete_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 168.017 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 168.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 168.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 169.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_s'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 170.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_1'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 173.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_node' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'process_top_ama_addmuladd_17ns_17ns_6ns_9s_21_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'process_top_mul_mul_17ns_6ns_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_node'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 177.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_2'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 182.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm_1'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 185.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'build_AhoCorasick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'process_top_mac_muladd_6ns_17ns_5ns_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'process_top_mul_mul_6ns_17ns_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'build_AhoCorasick'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 188.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'query_AhoCorasick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'process_top_mac_muladd_6ns_17ns_9s_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'query_AhoCorasick'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 191.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 193.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'delete_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'process_top_ama_addmuladd_17ns_17ns_6ns_21ns_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'delete_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 196.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/substring_length_p' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/substrings' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/query' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/substring_indexes' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/query_indexes' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/fallback' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_top' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_fallback' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'node_count' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'node_count' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'substring_length_p', 'substrings', 'query', 'substring_indexes', 'query_indexes' and 'fallback' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'process_top_mul_mul_17ns_6ns_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_top'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 200.398 MB.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_1_p_dst_alloc_buckets_2_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_1_p_dmemc_link_prev_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_1_p_dst_alloc_node_spl_2_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_5_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'build_AhoCorasick_p_dmemUL_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemclass_node_da_2_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemc_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 742.199 ; gain = 307.250 ; free physical = 47423 ; free virtual = 48838
INFO: [SYSC 207-301] Generating SystemC RTL for process_top.
INFO: [VHDL 208-304] Generating VHDL RTL for process_top.
INFO: [VLOG 209-307] Generating Verilog RTL for process_top.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 13:23:02 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1342.898 ; gain = 2.016 ; free physical = 46848 ; free virtual = 48220
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1343.898 ; gain = 1.000 ; free physical = 46511 ; free virtual = 47884
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
</hls_inst/s_axi_control/Reg> is being mapped into </s_axi_control> at <0x00000000 [ 4K ]>
</m_axi_gmem/Reg> is being mapped into </hls_inst/Data_m_axi_gmem> at <0x44A00000 [ 64K ]>
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1606.863 ; gain = 115.156 ; free physical = 45659 ; free virtual = 47087
[Sat Jan 25 13:23:38 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Sat Jan 25 13:23:38 2020] Launched synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/project.runs/synth_1/runme.log
[Sat Jan 25 13:23:38 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1345.367 ; gain = 10.750 ; free physical = 48538 ; free virtual = 50301
Command: synth_design -top bd_0_wrapper -part xcvu9p-fsgd2104-3-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1246970 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1494.145 ; gain = 81.000 ; free physical = 48382 ; free virtual = 50172
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-1224992-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-1224992-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.895 ; gain = 134.750 ; free physical = 48256 ; free virtual = 50047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.895 ; gain = 134.750 ; free physical = 48230 ; free virtual = 50021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.895 ; gain = 134.750 ; free physical = 48227 ; free virtual = 50018
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/process_top.xdc]
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.613 ; gain = 0.000 ; free physical = 46159 ; free virtual = 47923
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.613 ; gain = 0.000 ; free physical = 46159 ; free virtual = 47923
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2523.613 ; gain = 0.000 ; free physical = 46158 ; free virtual = 47922
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 2523.613 ; gain = 1110.469 ; free physical = 46129 ; free virtual = 47894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-fsgd2104-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 2523.613 ; gain = 1110.469 ; free physical = 46128 ; free virtual = 47893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 2523.613 ; gain = 1110.469 ; free physical = 46119 ; free virtual = 47884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 2523.613 ; gain = 1110.469 ; free physical = 46109 ; free virtual = 47875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 2523.613 ; gain = 1110.469 ; free physical = 46008 ; free virtual = 47776
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2814.113 ; gain = 1400.969 ; free physical = 47055 ; free virtual = 48827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2814.113 ; gain = 1400.969 ; free physical = 47051 ; free virtual = 48823
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2823.129 ; gain = 1409.984 ; free physical = 47038 ; free virtual = 48810
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:01:56 . Memory (MB): peak = 2823.129 ; gain = 1409.984 ; free physical = 47153 ; free virtual = 48924
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:01:56 . Memory (MB): peak = 2823.129 ; gain = 1409.984 ; free physical = 47152 ; free virtual = 48924
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:01:56 . Memory (MB): peak = 2823.129 ; gain = 1409.984 ; free physical = 47152 ; free virtual = 48924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:01:56 . Memory (MB): peak = 2823.129 ; gain = 1409.984 ; free physical = 47152 ; free virtual = 48924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:01:56 . Memory (MB): peak = 2823.129 ; gain = 1409.984 ; free physical = 47152 ; free virtual = 48924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:01:56 . Memory (MB): peak = 2823.129 ; gain = 1409.984 ; free physical = 47152 ; free virtual = 48924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   208|
|2     |  bd_0_i |bd_0   |   208|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:01:56 . Memory (MB): peak = 2823.129 ; gain = 1409.984 ; free physical = 47152 ; free virtual = 48924
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:01:14 . Memory (MB): peak = 2823.129 ; gain = 434.266 ; free physical = 47179 ; free virtual = 48950
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:01:56 . Memory (MB): peak = 2823.137 ; gain = 1409.984 ; free physical = 47189 ; free virtual = 48961
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2888.043 ; gain = 0.000 ; free physical = 47095 ; free virtual = 48867
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:59 . Memory (MB): peak = 2888.043 ; gain = 1524.832 ; free physical = 47137 ; free virtual = 48909
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2888.043 ; gain = 0.000 ; free physical = 47140 ; free virtual = 48912
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 13:32:39 2020...
[Sat Jan 25 13:32:41 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:06:28 ; elapsed = 00:09:02 . Memory (MB): peak = 1614.863 ; gain = 4.000 ; free physical = 48735 ; free virtual = 50523
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-fsgd2104-3-e
INFO: [Project 1-454] Reading design checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 548 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/process_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.578 ; gain = 0.000 ; free physical = 45818 ; free virtual = 47579
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 105 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 9 instances
  RAM16X1S => RAM32X1S (RAMS32): 96 instances

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:50 . Memory (MB): peak = 2642.578 ; gain = 1027.715 ; free physical = 45817 ; free virtual = 47578
Running report: report_utilization -file ./report/process_top_utilization_synth.rpt
Contents of report file './report/process_top_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan 25 13:33:31 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Synthesized
-------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  | 7636 |     0 |   1182240 |  0.65 |
|   LUT as Logic             | 7472 |     0 |   1182240 |  0.63 |
|   LUT as Memory            |  164 |     0 |    591840 |  0.03 |
|     LUT as Distributed RAM |   96 |     0 |           |       |
|     LUT as Shift Register  |   68 |     0 |           |       |
| CLB Registers              | 7626 |     0 |   2364480 |  0.32 |
|   Register as Flip Flop    | 7626 |     0 |   2364480 |  0.32 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  345 |     0 |    147780 |  0.23 |
| F7 Muxes                   |   98 |     0 |    591120 |  0.02 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 98    |          Yes |         Set |            - |
| 7528  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 1149 |     0 |      2160 | 53.19 |
|   RAMB36/FIFO*    | 1145 |     0 |      2160 | 53.01 |
|     RAMB36E2 only | 1145 |       |           |       |
|   RAMB18          |    8 |     0 |      4320 |  0.19 |
|     RAMB18E2 only |    8 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    9 |     0 |      6840 |  0.13 |
|   DSP48E2 only |    9 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       676 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 7528 |            Register |
| LUT6     | 2614 |                 CLB |
| LUT5     | 1779 |                 CLB |
| LUT4     | 1738 |                 CLB |
| LUT3     | 1712 |                 CLB |
| RAMB36E2 | 1145 |           Block Ram |
| LUT2     |  743 |                 CLB |
| LUT1     |  421 |                 CLB |
| CARRY8   |  345 |                 CLB |
| MUXF7    |   98 |                 CLB |
| FDSE     |   98 |            Register |
| RAMS32   |   96 |                 CLB |
| SRL16E   |   68 |                 CLB |
| DSP48E2  |    9 |          Arithmetic |
| RAMB18E2 |    8 |           Block Ram |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:02:02 ; elapsed = 00:02:05 . Memory (MB): peak = 4227.949 ; gain = 1585.371 ; free physical = 42842 ; free virtual = 44669
Contents of report file './report/process_top_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 13:35:36 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.438        0.000                      0                38747        0.071        0.000                      0                38747        1.155        0.000                       0                  8954  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.438        0.000                      0                38747        0.071        0.000                      0                38747        1.155        0.000                       0                  8954  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_var_L5_62_U/insert_node_p_rect_packed_var_L5_2_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 1.146ns (41.179%)  route 1.637ns (58.821%))
  Logic Levels:           7  (CARRY8=2 LUT1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8998, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_var_L5_62_U/insert_node_p_rect_packed_var_L5_2_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_var_L5_62_U/insert_node_p_rect_packed_var_L5_2_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[1])
                                                      0.816     0.816 f  bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_var_L5_62_U/insert_node_p_rect_packed_var_L5_2_ram_U/ram_reg_bram_0/DOUTADOUT[1]
                         net (fo=4, unplaced)         0.242     1.058    bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_var_L5_62_U/insert_node_p_rect_packed_var_L5_2_ram_U/C[1]
                         LUT1 (Prop_LUT1_I0_O)        0.064     1.122 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_var_L5_62_U/insert_node_p_rect_packed_var_L5_2_ram_U/ap_CS_fsm[16]_i_22/O
                         net (fo=1, unplaced)         0.249     1.371    bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_var_L5_62_U/insert_node_p_rect_packed_var_L5_2_ram_U/ap_CS_fsm[16]_i_22_n_8
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.120     1.491 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_var_L5_62_U/insert_node_p_rect_packed_var_L5_2_ram_U/ap_CS_fsm_reg[16]_i_8/CO[7]
                         net (fo=1, unplaced)         0.005     1.496    bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_var_L5_62_U/insert_node_p_rect_packed_var_L5_2_ram_U/ap_CS_fsm_reg[16]_i_8_n_8
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.018     1.514 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_var_L5_62_U/insert_node_p_rect_packed_var_L5_2_ram_U/ap_CS_fsm_reg[16]_i_3/CO[7]
                         net (fo=6, unplaced)         0.266     1.780    bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_var_L5_62_U/insert_node_p_rect_packed_var_L5_2_ram_U/tmp_61_fu_314_p2
                         LUT5 (Prop_LUT5_I1_O)        0.032     1.812 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_var_L5_62_U/insert_node_p_rect_packed_var_L5_2_ram_U/data_p2[29]_i_7/O
                         net (fo=2, unplaced)         0.187     1.999    bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_var_L5_62_U/insert_node_p_rect_packed_var_L5_2_ram_U/grp_delete_tree_fu_375_ap_ready
                         LUT6 (Prop_LUT6_I3_O)        0.032     2.031 r  bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_var_L5_62_U/insert_node_p_rect_packed_var_L5_2_ram_U/data_p2[29]_i_5/O
                         net (fo=32, unplaced)        0.247     2.278    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/gmem_AWADDR1
                         LUT6 (Prop_LUT6_I0_O)        0.032     2.310 r  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/FSM_sequential_state[1]_i_2/O
                         net (fo=6, unplaced)         0.209     2.519    bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_write/rs_wreq/gmem_AWVALID
                         LUT4 (Prop_LUT4_I3_O)        0.032     2.551 r  bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_write/rs_wreq/data_p1[29]_i_1/O
                         net (fo=30, unplaced)        0.232     2.783    bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_write/rs_wreq/load_p1
                         FDRE                                         r  bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=8998, unset)         0.000     3.300    bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_write/rs_wreq/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[0]/C
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
                         FDRE (Setup_FDRE_C_CE)      -0.044     3.221    bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[0]
  -------------------------------------------------------------------
                         required time                          3.221    
                         arrival time                          -2.783    
  -------------------------------------------------------------------
                         slack                                  0.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/tmp_112_reg_671_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/tmp_141_i_reg_711_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.056ns (47.863%)  route 0.061ns (52.137%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8998, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/tmp_112_reg_671_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/tmp_112_reg_671_reg[18]/Q
                         net (fo=1, unplaced)         0.054     0.092    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/tmp_112_reg_671[18]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.018     0.110 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/tmp_141_i_reg_711_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.007     0.117    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/tmp_141_i_fu_597_p2[18]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/tmp_141_i_reg_711_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8998, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/tmp_141_i_reg_711_reg[18]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/tmp_141_i_reg_711_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908                bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_2/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_2/CLKARDCLK




Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4227.949 ; gain = 0.000 ; free physical = 42840 ; free virtual = 44667
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4259.965 ; gain = 0.000 ; free physical = 42803 ; free virtual = 44657
[Sat Jan 25 13:35:47 2020] Launched impl_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 4259.965 ; gain = 32.016 ; free physical = 42416 ; free virtual = 44307
[Sat Jan 25 13:35:47 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1372.152 ; gain = 0.000 ; free physical = 41563 ; free virtual = 43360
INFO: [Netlist 29-17] Analyzing 548 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2712.512 ; gain = 0.000 ; free physical = 37553 ; free virtual = 39357
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 105 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 9 instances
  RAM16X1S => RAM32X1S (RAMS32): 96 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:01:06 . Memory (MB): peak = 2712.512 ; gain = 1340.359 ; free physical = 37551 ; free virtual = 39355
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2846.477 ; gain = 82.031 ; free physical = 36344 ; free virtual = 38148

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 135d138c5

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2846.477 ; gain = 0.000 ; free physical = 36296 ; free virtual = 38100

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1303 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c108d6c4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2901.473 ; gain = 24.012 ; free physical = 36457 ; free virtual = 38261
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 22 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1210f6784

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2901.473 ; gain = 24.012 ; free physical = 36431 ; free virtual = 38235
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14f0eae51

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2901.473 ; gain = 24.012 ; free physical = 36360 ; free virtual = 38163
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14f0eae51

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2901.473 ; gain = 24.012 ; free physical = 36340 ; free virtual = 38143
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: f65a788e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2901.473 ; gain = 24.012 ; free physical = 36455 ; free virtual = 38258
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f65a788e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2901.473 ; gain = 24.012 ; free physical = 36426 ; free virtual = 38229
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              22  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2901.473 ; gain = 0.000 ; free physical = 36411 ; free virtual = 38215
Ending Logic Optimization Task | Checksum: f65a788e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2901.473 ; gain = 24.012 ; free physical = 36400 ; free virtual = 38203

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.438 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1153 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2306
Ending PowerOpt Patch Enables Task | Checksum: f65a788e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 5184.805 ; gain = 0.000 ; free physical = 33709 ; free virtual = 35517
Ending Power Optimization Task | Checksum: f65a788e

Time (s): cpu = 00:03:21 ; elapsed = 00:02:40 . Memory (MB): peak = 5184.805 ; gain = 2283.332 ; free physical = 33645 ; free virtual = 35453

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f65a788e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5184.805 ; gain = 0.000 ; free physical = 33645 ; free virtual = 35453

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5184.805 ; gain = 0.000 ; free physical = 33645 ; free virtual = 35453
Ending Netlist Obfuscation Task | Checksum: f65a788e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5184.805 ; gain = 0.000 ; free physical = 33644 ; free virtual = 35453
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:33 ; elapsed = 00:02:52 . Memory (MB): peak = 5184.805 ; gain = 2472.293 ; free physical = 33646 ; free virtual = 35454
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5184.805 ; gain = 0.000 ; free physical = 33641 ; free virtual = 35449
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5184.805 ; gain = 0.000 ; free physical = 33296 ; free virtual = 35129
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 5184.805 ; gain = 0.000 ; free physical = 33063 ; free virtual = 34880
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 5184.805 ; gain = 0.000 ; free physical = 33022 ; free virtual = 34840
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5184.805 ; gain = 0.000 ; free physical = 33246 ; free virtual = 35078
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7302506e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5184.805 ; gain = 0.000 ; free physical = 33246 ; free virtual = 35078
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5184.805 ; gain = 0.000 ; free physical = 33245 ; free virtual = 35078

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 89591738

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 5184.805 ; gain = 0.000 ; free physical = 33182 ; free virtual = 35001

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13285ae0a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 5184.805 ; gain = 0.000 ; free physical = 33309 ; free virtual = 35130

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13285ae0a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 5184.805 ; gain = 0.000 ; free physical = 33311 ; free virtual = 35133
Phase 1 Placer Initialization | Checksum: 13285ae0a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 5184.805 ; gain = 0.000 ; free physical = 33283 ; free virtual = 35105

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15648669e

Time (s): cpu = 00:02:00 ; elapsed = 00:01:08 . Memory (MB): peak = 5184.805 ; gain = 0.000 ; free physical = 38503 ; free virtual = 40333

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ap_CS_fsm_reg[8]_0[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_16_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ADDRARDADDR[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_0_i_11__5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ap_CS_fsm_reg[8]_0[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_16_i_12 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ap_CS_fsm_reg[8]_0[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_16_i_14 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ADDRARDADDR[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_0_i_12__6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ap_CS_fsm_reg[8]_0[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_16_i_9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ADDRARDADDR[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_0_i_9__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ap_CS_fsm_reg[8]_0[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_16_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ap_CS_fsm_reg[8]_0[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_16_i_3__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ap_CS_fsm_reg[8]_0[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_16_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ap_CS_fsm_reg[8]_0[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_16_i_16 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ADDRARDADDR[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_0_i_4__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ADDRARDADDR[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_0_i_10__5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ADDRARDADDR[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_0_i_14__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ap_CS_fsm_reg[8]_0[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_16_i_4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ap_CS_fsm_reg[16][14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_0_i_2__5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ADDRARDADDR[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_0_i_3__6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ADDRARDADDR[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_0_i_16__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ap_CS_fsm_reg[16][11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_0_i_5__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ap_CS_fsm_reg[8]_0[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_16_i_2__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ADDRARDADDR[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_0_i_2__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ap_CS_fsm_reg[16][10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_0_i_6__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ADDRARDADDR[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_0_i_13__6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/p_sum_i_reg_785_reg[12]_3 could not be optimized because driver bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_3_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ap_CS_fsm_reg[16][13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_0_i_3__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/p_sum_i_reg_785_reg[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_2_i_1__0 could not be replicated
INFO: [Physopt 32-46] Identified 59 candidate nets for critical-cell optimization.
INFO: found LUTFF LUTNM combined shapes, remove all shapes associated with the instance.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/d0_t1[19]. Replicated 7 times.
INFO: found LUTFF LUTNM combined shapes, remove all shapes associated with the instance.
INFO: found LUTFF LUTNM combined shapes, remove all shapes associated with the instance.
INFO: found LUTFF LUTNM combined shapes, remove all shapes associated with the instance.
INFO: found LUTFF LUTNM combined shapes, remove all shapes associated with the instance.
INFO: found LUTFF LUTNM combined shapes, remove all shapes associated with the instance.
INFO: found LUTFF LUTNM combined shapes, remove all shapes associated with the instance.
INFO: found LUTFF LUTNM combined shapes, remove all shapes associated with the instance.
INFO: found LUTFF LUTNM combined shapes, remove all shapes associated with the instance.
INFO: found LUTFF LUTNM combined shapes, remove all shapes associated with the instance.
INFO: found LUTFF LUTNM combined shapes, remove all shapes associated with the instance.
INFO: found LUTFF LUTNM combined shapes, remove all shapes associated with the instance.
INFO: found LUTFF LUTNM combined shapes, remove all shapes associated with the instance.
INFO: found LUTFF LUTNM combined shapes, remove all shapes associated with the instance.
INFO: found LUTFF LUTNM combined shapes, remove all shapes associated with the instance.
INFO: found LUTFF LUTNM combined shapes, remove all shapes associated with the instance.
INFO: found LUTFF LUTNM combined shapes, remove all shapes associated with the instance.
INFO: [Physopt 32-232] Optimized 1 net. Created 7 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 7 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.30 . Memory (MB): peak = 5336.879 ; gain = 0.000 ; free physical = 36264 ; free virtual = 38137
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5336.879 ; gain = 0.000 ; free physical = 36260 ; free virtual = 38134

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            7  |              0  |                     1  |           0  |           1  |  00:01:07  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            7  |              0  |                     1  |           0  |           7  |  00:01:07  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 13bc6afd9

Time (s): cpu = 00:06:34 ; elapsed = 00:04:09 . Memory (MB): peak = 5336.879 ; gain = 152.074 ; free physical = 36226 ; free virtual = 38099
Phase 2 Global Placement | Checksum: 107a79b24

Time (s): cpu = 00:06:55 ; elapsed = 00:04:22 . Memory (MB): peak = 5336.879 ; gain = 152.074 ; free physical = 36111 ; free virtual = 37985

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 107a79b24

Time (s): cpu = 00:06:57 ; elapsed = 00:04:24 . Memory (MB): peak = 5336.879 ; gain = 152.074 ; free physical = 36125 ; free virtual = 37999

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 129dd3878

Time (s): cpu = 00:07:06 ; elapsed = 00:04:28 . Memory (MB): peak = 5360.891 ; gain = 176.086 ; free physical = 36062 ; free virtual = 37936

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ad0abe55

Time (s): cpu = 00:07:08 ; elapsed = 00:04:30 . Memory (MB): peak = 5360.891 ; gain = 176.086 ; free physical = 36209 ; free virtual = 38083

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 9ab55854

Time (s): cpu = 00:07:09 ; elapsed = 00:04:30 . Memory (MB): peak = 5360.891 ; gain = 176.086 ; free physical = 36189 ; free virtual = 38063

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 134e9dabb

Time (s): cpu = 00:07:20 ; elapsed = 00:04:37 . Memory (MB): peak = 5360.891 ; gain = 176.086 ; free physical = 36131 ; free virtual = 38005

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: 1d701cfd2

Time (s): cpu = 00:07:35 ; elapsed = 00:04:50 . Memory (MB): peak = 5360.891 ; gain = 176.086 ; free physical = 35306 ; free virtual = 37185

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 12d997a4f

Time (s): cpu = 00:07:38 ; elapsed = 00:04:51 . Memory (MB): peak = 5360.891 ; gain = 176.086 ; free physical = 35060 ; free virtual = 36938

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 1ca50c88a

Time (s): cpu = 00:07:43 ; elapsed = 00:04:56 . Memory (MB): peak = 5360.891 ; gain = 176.086 ; free physical = 34255 ; free virtual = 36134

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 8de3f898

Time (s): cpu = 00:07:49 ; elapsed = 00:04:58 . Memory (MB): peak = 5360.891 ; gain = 176.086 ; free physical = 33569 ; free virtual = 35448

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 16b15de5c

Time (s): cpu = 00:07:52 ; elapsed = 00:05:00 . Memory (MB): peak = 5360.891 ; gain = 176.086 ; free physical = 34068 ; free virtual = 35947

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 1b59bbfd9

Time (s): cpu = 00:07:52 ; elapsed = 00:05:01 . Memory (MB): peak = 5360.891 ; gain = 176.086 ; free physical = 34016 ; free virtual = 35894

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: 16cb88263

Time (s): cpu = 00:08:43 ; elapsed = 00:05:35 . Memory (MB): peak = 5360.891 ; gain = 176.086 ; free physical = 34631 ; free virtual = 36588
Phase 3 Detail Placement | Checksum: 16cb88263

Time (s): cpu = 00:08:43 ; elapsed = 00:05:36 . Memory (MB): peak = 5360.891 ; gain = 176.086 ; free physical = 34513 ; free virtual = 36470

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d27e72c4

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-35] Processed net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[28]_0, inserted BUFG to drive 1252 loads.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 1 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 10ea4678d

Time (s): cpu = 00:09:28 ; elapsed = 00:05:50 . Memory (MB): peak = 5360.891 ; gain = 176.086 ; free physical = 36046 ; free virtual = 37954

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: 10ea4678d

Time (s): cpu = 00:09:29 ; elapsed = 00:05:51 . Memory (MB): peak = 5360.891 ; gain = 176.086 ; free physical = 35970 ; free virtual = 37878
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.909. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-1.909. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 544fb533

Time (s): cpu = 00:11:46 ; elapsed = 00:08:09 . Memory (MB): peak = 5360.891 ; gain = 176.086 ; free physical = 48827 ; free virtual = 50724
Phase 4.1.1 Post Placement Optimization | Checksum: 544fb533

Time (s): cpu = 00:11:47 ; elapsed = 00:08:09 . Memory (MB): peak = 5360.891 ; gain = 176.086 ; free physical = 48780 ; free virtual = 50677
Phase 4.1 Post Commit Optimization | Checksum: 544fb533

Time (s): cpu = 00:11:47 ; elapsed = 00:08:09 . Memory (MB): peak = 5360.891 ; gain = 176.086 ; free physical = 48758 ; free virtual = 50655

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 544fb533

Time (s): cpu = 00:11:50 ; elapsed = 00:08:11 . Memory (MB): peak = 5360.891 ; gain = 176.086 ; free physical = 48756 ; free virtual = 50652
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.34 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 47408 ; free virtual = 49441

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: d5b68eb2

Time (s): cpu = 00:12:23 ; elapsed = 00:08:45 . Memory (MB): peak = 5360.891 ; gain = 176.086 ; free physical = 47396 ; free virtual = 49430

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 47396 ; free virtual = 49430
Phase 4.4 Final Placement Cleanup | Checksum: ac2a1e00

Time (s): cpu = 00:12:24 ; elapsed = 00:08:45 . Memory (MB): peak = 5360.891 ; gain = 176.086 ; free physical = 47386 ; free virtual = 49420
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ac2a1e00

Time (s): cpu = 00:12:24 ; elapsed = 00:08:45 . Memory (MB): peak = 5360.891 ; gain = 176.086 ; free physical = 47349 ; free virtual = 49382
Ending Placer Task | Checksum: 8d1382e2

Time (s): cpu = 00:12:24 ; elapsed = 00:08:45 . Memory (MB): peak = 5360.891 ; gain = 176.086 ; free physical = 47585 ; free virtual = 49619
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:12:32 ; elapsed = 00:08:52 . Memory (MB): peak = 5360.891 ; gain = 176.086 ; free physical = 47587 ; free virtual = 49621
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 47587 ; free virtual = 49621
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 47572 ; free virtual = 49616
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 47436 ; free virtual = 49519
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 47323 ; free virtual = 49310
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.72 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 47260 ; free virtual = 49251
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.31 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 47208 ; free virtual = 49199
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 46805 ; free virtual = 48796

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.909 | TNS=-3175.791 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d2e2a2c1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 46459 ; free virtual = 48447
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.909 | TNS=-3175.791 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 35 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_11_0_i_1_n_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[28]_0_bufg_place was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/grp_p_dst_alloc_free_dm_fu_195/WEA[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ap_CS_fsm_state17. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/WEA[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/WEA[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_6_0_i_1_n_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/grp_p_dst_alloc_malloc_s_fu_539/WEA[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_7_0_i_1_n_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_2_0_i_1_n_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_4_0_i_1_n_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/ADDRARDADDR[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_li_1_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/p_dmemclass_node_da_2_address01. Replicated 3 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_3_0_i_1_n_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_9_0_i_1_n_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-76] Pass 2. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/WEA[0]. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/grp_p_dst_alloc_malloc_s_fu_539/WEA[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/grp_p_dst_alloc_free_dm_fu_195/WEA[0]. Replicated 6 times.
INFO: [Physopt 32-76] Pass 3. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/WEA[0]. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/ap_CS_fsm_reg[7]_1[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-76] Pass 4. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/WEA[0]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/WEA[0]. Replicated 3 times.
INFO: [Physopt 32-232] Optimized 8 nets. Created 23 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 8 nets or cells. Created 23 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.909 | TNS=-3176.133 |
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 44665 ; free virtual = 46683
Phase 2 Fanout Optimization | Checksum: 221657850

Time (s): cpu = 00:01:25 ; elapsed = 00:00:59 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 44814 ; free virtual = 46832

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 85 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_11_0_i_1_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_11_0_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_state39.  Did not re-place instance bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[38]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm[1]_i_6_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm[1]_i_6
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/grp_insert_node_fu_346_p_dmemclass_node_da_2_ce0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_mux_sel__12_i_4
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_mux_sel__12_i_2_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_mux_sel__12_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_state33.  Did not re-place instance bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[32]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_state51.  Re-placed instance bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[50]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_state38.  Did not re-place instance bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[37]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm[1]_i_12_n_8.  Re-placed instance bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm[1]_i_12
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_state28.  Re-placed instance bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_state30.  Re-placed instance bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[29]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/grp_p_dst_alloc_malloc_2_fu_183_p_dmemUL_link_prev_we0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_0_i_78__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/WEA[0]_repN.  Did not re-place instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/ram_reg_0_0_i_18__4_replica
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/tmp_i_i_32_fu_356_p2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_149__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_195__0_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_195__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_208__0_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_208__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ap_CS_fsm_state17.  Did not re-place instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ap_CS_fsm_reg[16]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/Q[21].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1_reg[21]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ap_CS_fsm[1]_i_4__2_n_8.  Re-placed instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ap_CS_fsm[1]_i_4__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemclass_node_da_2_ce0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_mux_sel__12_i_5
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[21]_i_10_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[21]_i_10
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[21]_i_2_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[21]_i_2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ap_CS_fsm_state7.  Re-placed instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ap_CS_fsm_reg[6]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/WEA[0]_repN.  Did not re-place instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_0_i_18__5_replica
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/grp_p_dst_alloc_free_dm_1_fu_196_p_dmemUL_link_next_we0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/ram_reg_0_0_i_50__4
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_2_0.  Re-placed instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_76__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_6_0_i_1_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_6_0_i_1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg_n_8_[26].  Re-placed instance bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[26]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/Q[28].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1_reg[28]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[28]_i_10_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[28]_i_10
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[28]_i_2_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[28]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/grp_p_dst_alloc_malloc_s_fu_539/WEA[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_insert_node_fu_346/grp_p_dst_alloc_malloc_s_fu_539/ram_reg_0_0_i_18
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_li_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_173__1_n_8.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_li_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_173__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_423/grp_p_dst_alloc_malloc_s_fu_423_p_dmemclass_node_li_1_we0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_423/ram_reg_0_0_i_57__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_li_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_162__0_n_8.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_li_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_162__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_li_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_18_2.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_li_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_109
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/Q[16].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1_reg[16]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[16]_i_10_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[16]_i_10
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[16]_i_2_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[16]_i_2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_0.  Re-placed instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_77__3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/Q[1].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1_reg[1]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_146__1_n_8.  Re-placed instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_146__1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_191__0_n_8.  Re-placed instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_191__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[1]_i_10_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[1]_i_10
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[1]_i_2_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[1]_i_2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_7_0_i_1_n_8.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_7_0_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_2_0_i_1_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_2_0_i_1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_83__3_n_8.  Re-placed instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_83__3
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_91__3_n_8.  Re-placed instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_91__3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_26_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_75__3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_4_0_i_1_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_4_0_i_1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[51]_0[1].  Re-placed instance bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[51]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/Q[0].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1_reg[0]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[0]_i_10_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[0]_i_10
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[0]_i_2_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[0]_i_2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_state29.  Re-placed instance bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[28]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/WEA[0]_repN_1.  Re-placed instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_0_i_18__5_replica_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/Q[15].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1_reg[15]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[15]_i_11_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[15]_i_11
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[15]_i_2_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[15]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/Q[12].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1_reg[12]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[12]_i_11_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[12]_i_11
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[12]_i_2_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[12]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_0_i_51__2_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_0_i_51__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/Q[23].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1_reg[23]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_89__2_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_89__2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_94__1_n_8.  Re-placed instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_94__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_14_1.  Did not re-place instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_78__3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/grp_p_dst_alloc_free_dm_fu_195/grp_delete_tree_fu_375_p_dmemclass_node_li_1_we0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/grp_p_dst_alloc_free_dm_fu_195/ram_reg_0_0_i_56
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[23]_i_10_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[23]_i_10
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[23]_i_2_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[23]_i_2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_li_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_159__0_n_8.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_li_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_159__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_li_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_18_1.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_li_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_106
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[28]_i_11_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[28]_i_11
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/Q[30].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1_reg[30]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[30]_i_10_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[30]_i_10
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[30]_i_2_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[30]_i_2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/ap_CS_fsm_state27.  Re-placed instance bd_0_i/hls_inst/inst/ap_CS_fsm_reg[26]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_87__2_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_87__2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_93__1_n_8.  Re-placed instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_93__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_31_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_77__2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ap_CS_fsm_state15.  Re-placed instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ap_CS_fsm_reg[14]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_194__0_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_194__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_207__0_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_207__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/ap_CS_fsm_reg[7]_1[0].  Re-placed instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/ram_reg_0_16_i_18
INFO: [Physopt 32-661] Optimized 26 nets.  Re-placed 26 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 26 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 26 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.909 | TNS=-3172.921 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 47259 ; free virtual = 49281
Phase 3 Placement Based Optimization | Checksum: 1b2b944e5

Time (s): cpu = 00:01:52 ; elapsed = 00:01:17 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 47258 ; free virtual = 49279

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 26 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/grp_insert_node_fu_346_p_dmemclass_node_da_2_ce0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_208__0_n_8. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_195__0_n_8. Rewired (signal push) bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_208__0_n_8 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_207__0_n_8. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_194__0_n_8. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_91__3_n_8. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_192__0_n_8. Rewired (signal push) bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/q0[30] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/grp_delete_tree_fu_375_p_dmemclass_node_da_2_ce0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_147__1_n_8. Rewired (signal push) bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/q0[27] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_92__3_n_8. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_94__1_n_8. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_14_1. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_209__0_n_8. Rewired (signal push) bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/q0[0] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_196__0_n_8. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/grp_p_dst_alloc_free_dm_1_fu_196_p_dmemUL_link_prev_address0[13]. Rewired (signal push) bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/ram_reg_0_0_i_80__2_n_8 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_31_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_210__0_n_8. Rewired (signal push) bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/q0[9] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_197__0_n_8. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_li_1_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_217_n_8. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemclass_node_li_1_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/q0[13] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_li_1_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_220_n_8. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemclass_node_li_1_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/q0[13] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_li_1_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_214_n_8. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemclass_node_li_1_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/q0[13] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_94__0_n_8. Rewired (signal push) bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/q0[12] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_77_n_8. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_li_1_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/p_dmemclass_node_da_2_address01_repN. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_190__0_n_8. Rewired (signal push) bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/q0[5] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_145__1_n_8. Rewiring did not optimize the net.
INFO: [Physopt 32-77] Pass 2. Identified 2 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_208__0_n_8. Rewired (signal push) bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/q0[27] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_147__1_n_8. Rewired (signal push) bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/q0[30] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-232] Optimized 13 nets. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 13 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 46880 ; free virtual = 48919
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.909 | TNS=-3152.149 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 46880 ; free virtual = 48919
Phase 4 Rewire | Checksum: 2b24c6f24

Time (s): cpu = 00:01:59 ; elapsed = 00:01:24 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 46879 ; free virtual = 48918

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 36 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_state39. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm[1]_i_6_n_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_state33 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_state38 was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_state51. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ap_CS_fsm_state17. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ap_CS_fsm[1]_i_4__2_n_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm[1]_i_12_n_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ap_CS_fsm_state8. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_state29 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/grp_p_dst_alloc_malloc_2_fu_183_p_dmemUL_link_prev_we0. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/WEA[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/tmp_i_i_32_fu_356_p2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/WEA[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/grp_p_dst_alloc_free_dm_1_fu_196_p_dmemUL_link_next_we0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/ap_CS_fsm_state23. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_0_i_51__2_n_8. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_state50. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_state49. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/ap_CS_fsm_state27. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/ap_CS_fsm_state24. Replicated 1 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/Q[0] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ap_CS_fsm_state14 was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_state34. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[51]_0[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/ap_CS_fsm_state31. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemclass_node_li_1_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/p_dmemclass_node_da_2_address01_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ADDRARDADDR[14]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/ram_reg_0_0_i_80__2_n_8. Replicated 1 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/tmp_s_reg_819_reg_n_8_[0] was not replicated.
INFO: [Physopt 32-232] Optimized 17 nets. Created 20 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 17 nets or cells. Created 20 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.898 | TNS=-3145.228 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 48619 ; free virtual = 50644
Phase 5 Critical Cell Optimization | Checksum: 227ac6f36

Time (s): cpu = 00:02:33 ; elapsed = 00:01:44 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 48614 ; free virtual = 50639

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 227ac6f36

Time (s): cpu = 00:02:33 ; elapsed = 00:01:44 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 48603 ; free virtual = 50628

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_0_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_0_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_0_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_0_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_0_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_0_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_0_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_0_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_0_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_0_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_0_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_0_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_0_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_0_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_0_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dst_alloc_node_spl_1_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_2_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_var_L5_62_U/insert_node_p_rect_packed_var_L5_2_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_var_L5_63_U/insert_node_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_var_L5_U/insert_node_p_rect_packed_var_L5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_1_U/insert_node_p_rect_packed_var_L5_1_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_2_U/insert_node_p_rect_packed_var_L5_2_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_3_U/insert_node_p_rect_packed_var_L5_3_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_4_U/insert_node_p_rect_packed_var_L5_4_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_5_U/insert_node_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_6_U/insert_node_p_rect_packed_var_L5_2_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_7_U/insert_node_p_rect_packed_var_L5_2_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_U/insert_node_p_rect_packed_var_L5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Common 17-14] Message 'Physopt 32-614' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 227ac6f36

Time (s): cpu = 00:02:33 ; elapsed = 00:01:45 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 48590 ; free virtual = 50615

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 227ac6f36

Time (s): cpu = 00:02:33 ; elapsed = 00:01:45 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 48584 ; free virtual = 50609

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 227ac6f36

Time (s): cpu = 00:02:33 ; elapsed = 00:01:45 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 48582 ; free virtual = 50607

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 38 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 15 nets.  Swapped 262 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 15 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 262 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.898 | TNS=-3142.025 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 48564 ; free virtual = 50609
Phase 10 Critical Pin Optimization | Checksum: 227ac6f36

Time (s): cpu = 00:02:40 ; elapsed = 00:01:59 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 48563 ; free virtual = 50608

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 227ac6f36

Time (s): cpu = 00:02:40 ; elapsed = 00:01:59 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 48563 ; free virtual = 50606

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 227ac6f36

Time (s): cpu = 00:02:40 ; elapsed = 00:01:59 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 48555 ; free virtual = 50598
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 48555 ; free virtual = 50598
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 48550 ; free virtual = 50594
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.898 | TNS=-3142.025 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |         -0.342  |           23  |              0  |                     8  |           0  |           1  |  00:00:51  |
|  Placement Based    |          0.000  |          3.213  |            0  |              0  |                    26  |           0  |           1  |  00:00:19  |
|  Rewire             |          0.000  |         20.771  |            0  |              0  |                    13  |           0  |           1  |  00:00:07  |
|  Critical Cell      |          0.011  |          6.921  |           20  |              0  |                    17  |           0  |           1  |  00:00:20  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.000  |          3.203  |            0  |              0  |                    15  |           0  |           1  |  00:00:14  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.011  |         33.765  |           43  |              0  |                    79  |           0  |          11  |  00:01:51  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 48346 ; free virtual = 50481
Ending Physical Synthesis Task | Checksum: 366c18f53

Time (s): cpu = 00:02:46 ; elapsed = 00:02:02 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 48392 ; free virtual = 50527
INFO: [Common 17-83] Releasing license: Implementation
416 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:03:12 ; elapsed = 00:02:09 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 48480 ; free virtual = 50615
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 48480 ; free virtual = 50615
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 48405 ; free virtual = 50553
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 48402 ; free virtual = 50497
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 5360.891 ; gain = 0.000 ; free physical = 48071 ; free virtual = 50170
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: fac50714 ConstDB: 0 ShapeSum: ec8a5550 RouteDB: 8166d97f

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: edab89e7

Time (s): cpu = 00:04:06 ; elapsed = 00:02:57 . Memory (MB): peak = 5811.707 ; gain = 450.816 ; free physical = 38053 ; free virtual = 40217
Post Restoration Checksum: NetGraph: bc14b3ae NumContArr: ab17f48a Constraints: 990755cb Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 20033fe03

Time (s): cpu = 00:04:06 ; elapsed = 00:02:58 . Memory (MB): peak = 5811.707 ; gain = 450.816 ; free physical = 38042 ; free virtual = 40207

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 20033fe03

Time (s): cpu = 00:04:06 ; elapsed = 00:02:58 . Memory (MB): peak = 5811.707 ; gain = 450.816 ; free physical = 37885 ; free virtual = 40050

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 20033fe03

Time (s): cpu = 00:04:06 ; elapsed = 00:02:58 . Memory (MB): peak = 5811.707 ; gain = 450.816 ; free physical = 37876 ; free virtual = 40041

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 182409e4c

Time (s): cpu = 00:04:15 ; elapsed = 00:03:07 . Memory (MB): peak = 5922.977 ; gain = 562.086 ; free physical = 39281 ; free virtual = 41443

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 332c72c16

Time (s): cpu = 00:04:37 ; elapsed = 00:03:16 . Memory (MB): peak = 5922.977 ; gain = 562.086 ; free physical = 39221 ; free virtual = 41382
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.824 | TNS=-2470.643| WHS=0.002  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 36dedede8

Time (s): cpu = 00:04:51 ; elapsed = 00:03:22 . Memory (MB): peak = 5922.977 ; gain = 562.086 ; free physical = 39114 ; free virtual = 41274

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2692c47f9

Time (s): cpu = 00:06:34 ; elapsed = 00:04:10 . Memory (MB): peak = 5961.750 ; gain = 600.859 ; free physical = 37940 ; free virtual = 40133

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2175
 Number of Nodes with overlaps = 244
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.846 | TNS=-7089.835| WHS=0.020  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1344c1cfe

Time (s): cpu = 00:08:42 ; elapsed = 00:05:30 . Memory (MB): peak = 5961.750 ; gain = 600.859 ; free physical = 37704 ; free virtual = 39880

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.814 | TNS=-7088.219| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16a52563e

Time (s): cpu = 00:08:51 ; elapsed = 00:05:40 . Memory (MB): peak = 5961.750 ; gain = 600.859 ; free physical = 37587 ; free virtual = 39766

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.816 | TNS=-7082.811| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2ae912104

Time (s): cpu = 00:09:01 ; elapsed = 00:05:50 . Memory (MB): peak = 5961.750 ; gain = 600.859 ; free physical = 36888 ; free virtual = 39148
Phase 4 Rip-up And Reroute | Checksum: 2ae912104

Time (s): cpu = 00:09:01 ; elapsed = 00:05:50 . Memory (MB): peak = 5961.750 ; gain = 600.859 ; free physical = 36885 ; free virtual = 39145

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 216d9e8fc

Time (s): cpu = 00:09:09 ; elapsed = 00:05:54 . Memory (MB): peak = 5961.750 ; gain = 600.859 ; free physical = 36735 ; free virtual = 38994
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.814 | TNS=-7088.219| WHS=0.020  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 204b457e6

Time (s): cpu = 00:15:50 ; elapsed = 00:06:51 . Memory (MB): peak = 7600.750 ; gain = 2239.859 ; free physical = 40575 ; free virtual = 42892

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 204b457e6

Time (s): cpu = 00:15:50 ; elapsed = 00:06:52 . Memory (MB): peak = 7600.750 ; gain = 2239.859 ; free physical = 40566 ; free virtual = 42884
Phase 5 Delay and Skew Optimization | Checksum: 204b457e6

Time (s): cpu = 00:15:51 ; elapsed = 00:06:52 . Memory (MB): peak = 7600.750 ; gain = 2239.859 ; free physical = 40563 ; free virtual = 42881

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d4e3675e

Time (s): cpu = 00:15:57 ; elapsed = 00:06:56 . Memory (MB): peak = 7600.750 ; gain = 2239.859 ; free physical = 40524 ; free virtual = 42849
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.814 | TNS=-6948.107| WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d4e3675e

Time (s): cpu = 00:15:58 ; elapsed = 00:06:56 . Memory (MB): peak = 7600.750 ; gain = 2239.859 ; free physical = 40517 ; free virtual = 42842
Phase 6 Post Hold Fix | Checksum: 1d4e3675e

Time (s): cpu = 00:15:58 ; elapsed = 00:06:56 . Memory (MB): peak = 7600.750 ; gain = 2239.859 ; free physical = 40529 ; free virtual = 42854

Phase 7 Leaf Clock Prog Delay Opt

Phase 7.1 Delay CleanUp

Phase 7.1.1 Update Timing
Phase 7.1.1 Update Timing | Checksum: 199046dbc

Time (s): cpu = 00:16:12 ; elapsed = 00:07:04 . Memory (MB): peak = 7600.750 ; gain = 2239.859 ; free physical = 42334 ; free virtual = 44517
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.814 | TNS=-6948.107| WHS=0.020  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 7.1 Delay CleanUp | Checksum: 23aea2f9a

Time (s): cpu = 00:16:42 ; elapsed = 00:07:10 . Memory (MB): peak = 7600.750 ; gain = 2239.859 ; free physical = 43678 ; free virtual = 45859

Phase 7.2 Hold Fix Iter

Phase 7.2.1 Update Timing
Phase 7.2.1 Update Timing | Checksum: 2d669160f

Time (s): cpu = 00:16:48 ; elapsed = 00:07:13 . Memory (MB): peak = 7600.750 ; gain = 2239.859 ; free physical = 43550 ; free virtual = 45730
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.814 | TNS=-6830.978| WHS=0.020  | THS=0.000  |

Phase 7.2 Hold Fix Iter | Checksum: 2d669160f

Time (s): cpu = 00:16:48 ; elapsed = 00:07:14 . Memory (MB): peak = 7600.750 ; gain = 2239.859 ; free physical = 43544 ; free virtual = 45724
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 2b31cf572

Time (s): cpu = 00:16:53 ; elapsed = 00:07:17 . Memory (MB): peak = 7600.750 ; gain = 2239.859 ; free physical = 43416 ; free virtual = 45596

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.5832 %
  Global Horizontal Routing Utilization  = 0.855184 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 60.5634%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 70.1422%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 72.1154%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 50%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 29ed5f86b

Time (s): cpu = 00:16:58 ; elapsed = 00:07:19 . Memory (MB): peak = 7600.750 ; gain = 2239.859 ; free physical = 43340 ; free virtual = 45520

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 29ed5f86b

Time (s): cpu = 00:16:59 ; elapsed = 00:07:19 . Memory (MB): peak = 7600.750 ; gain = 2239.859 ; free physical = 43336 ; free virtual = 45516

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 29ed5f86b

Time (s): cpu = 00:17:01 ; elapsed = 00:07:22 . Memory (MB): peak = 7600.750 ; gain = 2239.859 ; free physical = 43283 ; free virtual = 45463

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.814 | TNS=-6830.978| WHS=0.020  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 29ed5f86b

Time (s): cpu = 00:17:01 ; elapsed = 00:07:22 . Memory (MB): peak = 7600.750 ; gain = 2239.859 ; free physical = 43282 ; free virtual = 45463
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 2.6e-11 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 12 Physical Synthesis in Router

Phase 12.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.772 | TNS=-6696.005 | WHS=0.026 | THS=0.000 |
Phase 12.1 Physical Synthesis Initialization | Checksum: 29ed5f86b

Time (s): cpu = 00:17:54 ; elapsed = 00:07:56 . Memory (MB): peak = 7608.750 ; gain = 2247.859 ; free physical = 41780 ; free virtual = 43960
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 12.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.772 | TNS=-6696.005 | WHS=0.026 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/q0[27].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/WEA[0]_repN.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.772 | TNS=-6696.036 | WHS=0.026 | THS=0.000 |
Phase 12.2 Critical Path Optimization | Checksum: d3604326

Time (s): cpu = 00:18:05 ; elapsed = 00:08:02 . Memory (MB): peak = 7632.762 ; gain = 2271.871 ; free physical = 41443 ; free virtual = 43623
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7632.762 ; gain = 0.000 ; free physical = 41421 ; free virtual = 43606
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-1.772 | TNS=-6696.036 | WHS=0.026 | THS=0.000 |
Phase 12 Physical Synthesis in Router | Checksum: d3604326

Time (s): cpu = 00:18:06 ; elapsed = 00:08:03 . Memory (MB): peak = 7632.762 ; gain = 2271.871 ; free physical = 41450 ; free virtual = 43642
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:18:07 ; elapsed = 00:08:03 . Memory (MB): peak = 7632.762 ; gain = 2271.871 ; free physical = 41730 ; free virtual = 43926
INFO: [Common 17-83] Releasing license: Implementation
444 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:18:19 ; elapsed = 00:08:12 . Memory (MB): peak = 7632.762 ; gain = 2271.871 ; free physical = 41730 ; free virtual = 43926
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7632.762 ; gain = 0.000 ; free physical = 41729 ; free virtual = 43924
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 7632.762 ; gain = 0.000 ; free physical = 41707 ; free virtual = 43914
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 7632.762 ; gain = 0.000 ; free physical = 41427 ; free virtual = 43721
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 7632.762 ; gain = 0.000 ; free physical = 41126 ; free virtual = 43328
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 7696.793 ; gain = 64.031 ; free physical = 40957 ; free virtual = 43163
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 7696.793 ; gain = 0.000 ; free physical = 40257 ; free virtual = 42461
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
456 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 7696.793 ; gain = 0.000 ; free physical = 40147 ; free virtual = 42358
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 7696.793 ; gain = 0.000 ; free physical = 40331 ; free virtual = 42565
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 14:01:05 2020...
[Sat Jan 25 14:01:10 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:25:23 . Memory (MB): peak = 4259.965 ; gain = 0.000 ; free physical = 43739 ; free virtual = 45974
INFO: [Netlist 29-17] Analyzing 548 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4459.262 ; gain = 37.289 ; free physical = 42627 ; free virtual = 44842
Restored from archive | CPU: 3.060000 secs | Memory: 54.905083 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4459.262 ; gain = 37.289 ; free physical = 42624 ; free virtual = 44839
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4459.262 ; gain = 0.000 ; free physical = 42849 ; free virtual = 45062
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 105 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 9 instances
  RAM16X1S => RAM32X1S (RAMS32): 96 instances

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 4459.262 ; gain = 199.297 ; free physical = 42845 ; free virtual = 45058
Running report: report_route_status -file ./report/process_top_status_routed.rpt
Contents of report file './report/process_top_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       28719 :
       # of nets not needing routing.......... :       12740 :
           # of internally routed nets........ :       11297 :
           # of nets with no loads............ :        1278 :
           # of implicitly routed ports....... :         165 :
       # of routable nets..................... :       15979 :
           # of fully routed nets............. :       15979 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 4575.215 ; gain = 0.988 ; free physical = 43804 ; free virtual = 46018
Contents of report file './report/process_top_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 14:01:40 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.772ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_14/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_27/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.178ns (25.139%)  route 3.508ns (74.861%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9023, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ap_clk
    RAMB36_X1Y162        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y162        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_14/DOUTADOUT[0]
                         net (fo=8, routed)           1.229     2.135    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/q0[14]
    SLICE_X36Y717        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.047     2.182 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_92__3/O
                         net (fo=1, routed)           0.038     2.220    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_92__3_n_8
    SLICE_X36Y717        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.031     2.251 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_85__3/O
                         net (fo=1, routed)           0.270     2.521    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_85__3_n_8
    SLICE_X40Y717        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.081     2.602 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_76__2/O
                         net (fo=2, routed)           0.203     2.805    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/ram_reg_0_0_5
    SLICE_X43Y718        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.032     2.837 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/ram_reg_0_0_i_50__4/O
                         net (fo=2, routed)           0.981     3.818    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/grp_p_dst_alloc_free_dm_1_fu_196_p_dmemUL_link_next_we0
    SLICE_X41Y831        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081     3.899 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_0_i_18__5_replica/O
                         net (fo=16, routed)          0.787     4.686    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/WEA[0]_repN_alias
    RAMB36_X2Y174        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_27/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=9023, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ap_clk
    RAMB36_X2Y174        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_27/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y174        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_27
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -4.686    
  -------------------------------------------------------------------
                         slack                                 -1.772    

Slack (VIOLATED) :        -1.757ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.045ns  (logic 1.078ns (21.368%)  route 3.967ns (78.632%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9023, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X2Y114        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y114        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_1/DOUTADOUT[0]
                         net (fo=1, routed)           1.914     2.820    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_1_n_107
    SLICE_X86Y485        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.032     2.852 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[1]_i_10/O
                         net (fo=1, routed)           0.012     2.864    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[1]_i_10_n_8
    SLICE_X86Y485        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.054     2.918 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1_reg[1]_i_6/O
                         net (fo=1, routed)           2.001     4.919    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1_reg[1]_i_6_n_8
    SLR Crossing[1->2]   
    SLICE_X89Y686        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.032     4.951 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[1]_i_2/O
                         net (fo=1, routed)           0.012     4.963    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[1]_i_2_n_8
    SLICE_X89Y686        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.054     5.017 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1_reg[1]_i_1/O
                         net (fo=1, routed)           0.028     5.045    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t0[1]
    SLICE_X89Y686        FDRE                                         r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=9023, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    SLICE_X89Y686        FDRE                                         r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1_reg[1]/C
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    SLICE_X89Y686        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.023     3.288    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.288    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                 -1.757    

Slack (VIOLATED) :        -1.734ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[38]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_6_12/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 0.371ns (7.924%)  route 4.311ns (92.076%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9023, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_clk
    SLICE_X74Y707        FDRE                                         r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[38]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y707        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.066     0.066 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[38]_replica/Q
                         net (fo=1, routed)           0.088     0.154    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_state39_repN
    SLICE_X74Y706        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     0.244 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm[1]_i_6/O
                         net (fo=2, routed)           0.307     0.551    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm[1]_i_6_n_8
    SLICE_X78Y689        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.047     0.598 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_mux_sel__12_i_4/O
                         net (fo=1, routed)           0.046     0.644    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/grp_insert_node_fu_346_p_dmemclass_node_da_2_ce0
    SLICE_X78Y689        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.048     0.692 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_mux_sel__12_i_2/O
                         net (fo=1, routed)           0.087     0.779    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_mux_sel__12_i_2_n_8
    SLICE_X78Y688        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.032     0.811 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_mux_sel__12_i_1/O
                         net (fo=155, routed)         0.164     0.975    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm_reg[28]_0_bufg_place
    SLICE_X78Y686        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     1.063 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_6_0_i_1/O
                         net (fo=33, routed)          3.619     4.682    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_6_0_i_1_n_8
    SLR Crossing[2->1]   
    RAMB36_X2Y82         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_6_12/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=9023, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X2Y82         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_6_12/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y82         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.317     2.948    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_6_12
  -------------------------------------------------------------------
                         required time                          2.948    
                         arrival time                          -4.682    
  -------------------------------------------------------------------
                         slack                                 -1.734    

Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[38]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_6_29/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 0.371ns (7.932%)  route 4.306ns (92.068%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9023, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_clk
    SLICE_X74Y707        FDRE                                         r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[38]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y707        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.066     0.066 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[38]_replica/Q
                         net (fo=1, routed)           0.088     0.154    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_state39_repN
    SLICE_X74Y706        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     0.244 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm[1]_i_6/O
                         net (fo=2, routed)           0.307     0.551    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm[1]_i_6_n_8
    SLICE_X78Y689        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.047     0.598 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_mux_sel__12_i_4/O
                         net (fo=1, routed)           0.046     0.644    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/grp_insert_node_fu_346_p_dmemclass_node_da_2_ce0
    SLICE_X78Y689        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.048     0.692 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_mux_sel__12_i_2/O
                         net (fo=1, routed)           0.087     0.779    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_mux_sel__12_i_2_n_8
    SLICE_X78Y688        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.032     0.811 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_mux_sel__12_i_1/O
                         net (fo=155, routed)         0.164     0.975    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm_reg[28]_0_bufg_place
    SLICE_X78Y686        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     1.063 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_6_0_i_1/O
                         net (fo=33, routed)          3.614     4.677    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_6_0_i_1_n_8
    SLR Crossing[2->1]   
    RAMB36_X2Y84         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_6_29/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=9023, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X2Y84         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_6_29/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y84         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.317     2.948    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_6_29
  -------------------------------------------------------------------
                         required time                          2.948    
                         arrival time                          -4.677    
  -------------------------------------------------------------------
                         slack                                 -1.729    

Slack (VIOLATED) :        -1.723ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_3_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 1.078ns (21.513%)  route 3.933ns (78.487%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9023, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X3Y74         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_3_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y74         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_3_13/DOUTADOUT[0]
                         net (fo=1, routed)           1.613     2.519    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_3_13_n_107
    SLICE_X67Y482        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.032     2.551 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[13]_i_10/O
                         net (fo=1, routed)           0.012     2.563    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[13]_i_10_n_8
    SLICE_X67Y482        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.054     2.617 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1_reg[13]_i_6/O
                         net (fo=1, routed)           2.268     4.885    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1_reg[13]_i_6_n_8
    SLR Crossing[1->2]   
    SLICE_X89Y685        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.032     4.917 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[13]_i_2/O
                         net (fo=1, routed)           0.012     4.929    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[13]_i_2_n_8
    SLICE_X89Y685        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.054     4.983 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1_reg[13]_i_1/O
                         net (fo=1, routed)           0.028     5.011    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t0[13]
    SLICE_X89Y685        FDRE                                         r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=9023, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    SLICE_X89Y685        FDRE                                         r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1_reg[13]/C
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    SLICE_X89Y685        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.023     3.288    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.288    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                 -1.723    

Slack (VIOLATED) :        -1.699ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_24/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 1.140ns (22.859%)  route 3.847ns (77.141%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9023, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X1Y112        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_24/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y112        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_24/DOUTADOUT[0]
                         net (fo=1, routed)           1.697     2.603    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_24_n_107
    SLICE_X84Y509        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.081     2.684 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[24]_i_10/O
                         net (fo=1, routed)           0.029     2.713    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[24]_i_10_n_8
    SLICE_X84Y509        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.061     2.774 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1_reg[24]_i_6/O
                         net (fo=1, routed)           2.062     4.836    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1_reg[24]_i_6_n_8
    SLR Crossing[1->2]   
    SLICE_X87Y698        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.031     4.867 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[24]_i_2/O
                         net (fo=1, routed)           0.029     4.896    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1[24]_i_2_n_8
    SLICE_X87Y698        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.061     4.957 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1_reg[24]_i_1/O
                         net (fo=1, routed)           0.030     4.987    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t0[24]
    SLICE_X87Y698        FDRE                                         r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=9023, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    SLICE_X87Y698        FDRE                                         r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1_reg[24]/C
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    SLICE_X87Y698        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.023     3.288    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/q0_t1_reg[24]
  -------------------------------------------------------------------
                         required time                          3.288    
                         arrival time                          -4.987    
  -------------------------------------------------------------------
                         slack                                 -1.699    

Slack (VIOLATED) :        -1.687ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_14/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.237ns (26.885%)  route 3.364ns (73.115%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9023, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ap_clk
    RAMB36_X2Y175        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y175        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_1/DOUTADOUT[0]
                         net (fo=8, routed)           1.517     2.423    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/q0[1]
    SLICE_X41Y715        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.031     2.454 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_94__1/O
                         net (fo=1, routed)           0.093     2.547    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_94__1_n_8
    SLICE_X41Y717        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.089     2.636 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_89__2/O
                         net (fo=1, routed)           0.040     2.676    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_89__2_n_8
    SLICE_X41Y717        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.031     2.707 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_78__3/O
                         net (fo=2, routed)           0.091     2.798    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_0_12
    SLICE_X41Y719        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     2.888 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_0_i_51__2/O
                         net (fo=2, routed)           0.618     3.506    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_0_i_51__2_n_8
    SLICE_X49Y771        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090     3.596 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_0_i_18__5_replica_1/O
                         net (fo=44, routed)          1.005     4.601    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/WEA[0]_repN_1_alias
    RAMB36_X3Y174        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_14/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=9023, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ap_clk
    RAMB36_X3Y174        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_14/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y174        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_14
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -4.601    
  -------------------------------------------------------------------
                         slack                                 -1.687    

Slack (VIOLATED) :        -1.680ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[38]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_6_23/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 0.371ns (8.016%)  route 4.257ns (91.984%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9023, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_clk
    SLICE_X74Y707        FDRE                                         r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[38]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y707        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.066     0.066 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[38]_replica/Q
                         net (fo=1, routed)           0.088     0.154    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_state39_repN
    SLICE_X74Y706        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     0.244 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm[1]_i_6/O
                         net (fo=2, routed)           0.307     0.551    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm[1]_i_6_n_8
    SLICE_X78Y689        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.047     0.598 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_mux_sel__12_i_4/O
                         net (fo=1, routed)           0.046     0.644    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/grp_insert_node_fu_346_p_dmemclass_node_da_2_ce0
    SLICE_X78Y689        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.048     0.692 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_mux_sel__12_i_2/O
                         net (fo=1, routed)           0.087     0.779    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_mux_sel__12_i_2_n_8
    SLICE_X78Y688        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.032     0.811 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_mux_sel__12_i_1/O
                         net (fo=155, routed)         0.164     0.975    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm_reg[28]_0_bufg_place
    SLICE_X78Y686        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     1.063 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_6_0_i_1/O
                         net (fo=33, routed)          3.565     4.628    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_6_0_i_1_n_8
    SLR Crossing[2->1]   
    RAMB36_X3Y76         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_6_23/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=9023, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X3Y76         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_6_23/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y76         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.317     2.948    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_6_23
  -------------------------------------------------------------------
                         required time                          2.948    
                         arrival time                          -4.628    
  -------------------------------------------------------------------
                         slack                                 -1.680    

Slack (VIOLATED) :        -1.679ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[38]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_4_32/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 0.397ns (8.580%)  route 4.230ns (91.420%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9023, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_clk
    SLICE_X74Y707        FDRE                                         r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[38]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y707        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.066     0.066 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[38]_replica/Q
                         net (fo=1, routed)           0.088     0.154    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_state39_repN
    SLICE_X74Y706        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     0.244 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm[1]_i_6/O
                         net (fo=2, routed)           0.307     0.551    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm[1]_i_6_n_8
    SLICE_X78Y689        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.047     0.598 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_mux_sel__12_i_4/O
                         net (fo=1, routed)           0.046     0.644    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/grp_insert_node_fu_346_p_dmemclass_node_da_2_ce0
    SLICE_X78Y689        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.048     0.692 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_mux_sel__12_i_2/O
                         net (fo=1, routed)           0.087     0.779    bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_mux_sel__12_i_2_n_8
    SLICE_X78Y688        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.032     0.811 r  bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_mux_sel__12_i_1/O
                         net (fo=155, routed)         0.390     1.201    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_CS_fsm_reg[28]_0_bufg_place
    SLICE_X78Y660        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.114     1.315 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_4_0_i_1/O
                         net (fo=33, routed)          3.312     4.627    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_4_0_i_1_n_8
    SLR Crossing[2->1]   
    RAMB36_X9Y91         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_4_32/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=9023, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X9Y91         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_4_32/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X9Y91         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.317     2.948    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_4_32
  -------------------------------------------------------------------
                         required time                          2.948    
                         arrival time                          -4.627    
  -------------------------------------------------------------------
                         slack                                 -1.679    

Slack (VIOLATED) :        -1.677ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_18/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 1.237ns (26.944%)  route 3.354ns (73.056%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9023, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ap_clk
    RAMB36_X2Y175        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y175        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_1/DOUTADOUT[0]
                         net (fo=8, routed)           1.517     2.423    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/q0[1]
    SLICE_X41Y715        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.031     2.454 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_94__1/O
                         net (fo=1, routed)           0.093     2.547    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_94__1_n_8
    SLICE_X41Y717        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.089     2.636 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_89__2/O
                         net (fo=1, routed)           0.040     2.676    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_89__2_n_8
    SLICE_X41Y717        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.031     2.707 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_78__3/O
                         net (fo=2, routed)           0.091     2.798    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_0_12
    SLICE_X41Y719        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     2.888 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_0_i_51__2/O
                         net (fo=2, routed)           0.618     3.506    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_0_i_51__2_n_8
    SLICE_X49Y771        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090     3.596 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_0_i_18__5_replica_1/O
                         net (fo=44, routed)          0.995     4.591    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/WEA[0]_repN_1_alias
    RAMB36_X3Y173        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_18/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=9023, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ap_clk
    RAMB36_X3Y173        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_18/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y173        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_18
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -4.591    
  -------------------------------------------------------------------
                         slack                                 -1.677    





Running report: report_utilization -file ./report/process_top_utilization_routed.rpt
Contents of report file './report/process_top_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan 25 14:01:42 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Fully Placed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 7541 |     0 |   1182240 |  0.64 |
|   LUT as Logic             | 7453 |     0 |   1182240 |  0.63 |
|   LUT as Memory            |   88 |     0 |    591840 |  0.01 |
|     LUT as Distributed RAM |   48 |     0 |           |       |
|     LUT as Shift Register  |   40 |     0 |           |       |
| CLB Registers              | 7651 |     0 |   2364480 |  0.32 |
|   Register as Flip Flop    | 7651 |     0 |   2364480 |  0.32 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  345 |     0 |    147780 |  0.23 |
| F7 Muxes                   |   98 |     0 |    591120 |  0.02 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 98    |          Yes |         Set |            - |
| 7553  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 2345 |     0 |    147780 |  1.59 |
|   CLBL                                     | 1314 |     0 |           |       |
|   CLBM                                     | 1031 |     0 |           |       |
| LUT as Logic                               | 7453 |     0 |   1182240 |  0.63 |
|   using O5 output only                     |   70 |       |           |       |
|   using O6 output only                     | 5822 |       |           |       |
|   using O5 and O6                          | 1561 |       |           |       |
| LUT as Memory                              |   88 |     0 |    591840 |  0.01 |
|   LUT as Distributed RAM                   |   48 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |   48 |       |           |       |
|   LUT as Shift Register                    |   40 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   12 |       |           |       |
|     using O5 and O6                        |   28 |       |           |       |
| CLB Registers                              | 7651 |     0 |   2364480 |  0.32 |
|   Register driven from within the CLB      | 3423 |       |           |       |
|   Register driven from outside the CLB     | 4228 |       |           |       |
|     LUT in front of the register is unused | 3360 |       |           |       |
|     LUT in front of the register is used   |  868 |       |           |       |
| Unique Control Sets                        |  198 |       |    295560 |  0.07 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 1149 |     0 |      2160 | 53.19 |
|   RAMB36/FIFO*    | 1145 |     0 |      2160 | 53.01 |
|     RAMB36E2 only | 1145 |       |           |       |
|   RAMB18          |    8 |     0 |      4320 |  0.19 |
|     RAMB18E2 only |    8 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    9 |     0 |      6840 |  0.13 |
|   DSP48E2 only |    9 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       676 |  0.00 |
| HPIOB_M          |    0 |     0 |       312 |  0.00 |
| HPIOB_S          |    0 |     0 |       312 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        52 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       720 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       720 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       240 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |      1560 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       240 |  0.00 |
| RIU_OR           |    0 |     0 |       120 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |      1800 |  0.06 |
|   BUFGCE             |    1 |     0 |       720 |  0.14 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 7553 |            Register |
| LUT6     | 2643 |                 CLB |
| LUT5     | 1777 |                 CLB |
| LUT4     | 1730 |                 CLB |
| LUT3     | 1722 |                 CLB |
| RAMB36E2 | 1145 |           Block Ram |
| LUT2     |  743 |                 CLB |
| LUT1     |  399 |                 CLB |
| CARRY8   |  345 |                 CLB |
| MUXF7    |   98 |                 CLB |
| FDSE     |   98 |            Register |
| RAMS32   |   96 |                 CLB |
| SRL16E   |   68 |                 CLB |
| DSP48E2  |    9 |          Arithmetic |
| RAMB18E2 |    8 |           Block Ram |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  966 |       |     17280 |  5.59 |
|   SLR1 -> SLR2                   |  141 |       |           |  0.82 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |  825 |       |           |  4.77 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |  966 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |  825 |    0 |
| SLR1 |  141 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |  335 | 2010 |   0.00 |   0.68 |   4.08 |
|   CLBL                     |    0 |  207 | 1107 |   0.00 |   0.84 |   4.50 |
|   CLBM                     |    0 |  128 |  903 |   0.00 |   0.52 |   3.66 |
| CLB LUTs                   |    0 |  894 | 6647 |   0.00 |   0.23 |   1.69 |
|   LUT as Logic             |    0 |  878 | 6575 |   0.00 |   0.22 |   1.67 |
|   LUT as Memory            |    0 |   16 |   72 |   0.00 |  <0.01 |   0.04 |
|     LUT as Distributed RAM |    0 |   16 |   32 |   0.00 |  <0.01 |   0.02 |
|     LUT as Shift Register  |    0 |    0 |   40 |   0.00 |   0.00 |   0.02 |
| CLB Registers              |    0 |  713 | 6938 |   0.00 |   0.09 |   0.88 |
| CARRY8                     |    0 |   29 |  316 |   0.00 |   0.06 |   0.64 |
| F7 Muxes                   |    0 |   29 |   69 |   0.00 |   0.01 |   0.04 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |  460 |  689 |   0.00 |  63.89 |  95.69 |
|   RAMB36/FIFO              |    0 |  460 |  685 |   0.00 |  63.89 |  95.14 |
|   RAMB18                   |    0 |    0 |    8 |   0.00 |   0.00 |   0.56 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    9 |   0.00 |   0.00 |   0.39 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |   18 |  184 |   0.00 |   0.02 |   0.19 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/process_top_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 14:01:43 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.772    -6696.036                  11132                38783        0.026        0.000                      0                38783        1.155        0.000                       0                  8979  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -1.772    -6696.036                  11132                38783        0.026        0.000                      0                38783        1.155        0.000                       0                  8979  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :        11132  Failing Endpoints,  Worst Slack       -1.772ns,  Total Violation    -6696.036ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.772ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_14/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_27/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.178ns (25.139%)  route 3.508ns (74.861%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9023, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ap_clk
    RAMB36_X1Y162        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y162        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_14/DOUTADOUT[0]
                         net (fo=8, routed)           1.229     2.135    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/q0[14]
    SLICE_X36Y717        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.047     2.182 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_92__3/O
                         net (fo=1, routed)           0.038     2.220    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_92__3_n_8
    SLICE_X36Y717        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.031     2.251 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_85__3/O
                         net (fo=1, routed)           0.270     2.521    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_85__3_n_8
    SLICE_X40Y717        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.081     2.602 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_0_i_76__2/O
                         net (fo=2, routed)           0.203     2.805    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/ram_reg_0_0_5
    SLICE_X43Y718        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.032     2.837 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/ram_reg_0_0_i_50__4/O
                         net (fo=2, routed)           0.981     3.818    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/grp_p_dst_alloc_free_dm_1_fu_196_p_dmemUL_link_next_we0
    SLICE_X41Y831        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081     3.899 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_0_0_i_18__5_replica/O
                         net (fo=16, routed)          0.787     4.686    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/WEA[0]_repN_alias
    RAMB36_X2Y174        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_27/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=9023, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ap_clk
    RAMB36_X2Y174        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_27/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y174        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_27
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -4.686    
  -------------------------------------------------------------------
                         slack                                 -1.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/query5_reg_737_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/sext_cast_reg_559_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9023, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y671        FDRE                                         r  bd_0_i/hls_inst/inst/query5_reg_737_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y671        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  bd_0_i/hls_inst/inst/query5_reg_737_reg[23]/Q
                         net (fo=1, routed)           0.034     0.073    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/sext_cast_reg_559_reg[29]_0[23]
    SLICE_X58Y671        FDRE                                         r  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/sext_cast_reg_559_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9023, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ap_clk
    SLICE_X58Y671        FDRE                                         r  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/sext_cast_reg_559_reg[23]/C
                         clock pessimism              0.000     0.000    
    SLICE_X58Y671        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.047    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/sext_cast_reg_559_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.026    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908      RAMB36_X1Y149  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_2/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X1Y149  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X1Y149  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0_2/CLKARDCLK




HLS: impl run complete: worst setup slack (WNS)=-1.772355, worst hold slack (WHS)=0.026000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-1.772355) is less than 0
HLS EXTRACTION: calculating BRAM count: (8 bram18) + 2 * (1145 bram36)
HLS EXTRACTION: impl area_totals:  0 6647 6938 9 8 {0 } 0
HLS EXTRACTION: impl area_current: 0 0 0 0 2298 0 0 0 0 0
HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/report/verilog/process_top_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Sat Jan 25 14:01:43 PST 2020

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:              0
FF:               0
DSP:              0
BRAM:          2298
SRL:              0
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    2.862
CP achieved post-implementation:    5.072
Timing not met

HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_16384/device/device/impl/report/verilog/process_top_export.rpt
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 14:01:43 2020...
INFO: [HLS 200-112] Total elapsed time: 2377.35 seconds; peak allocated memory: 200.398 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Jan 25 14:01:44 2020...
