 
****************************************
Report : timing
        -path full
        -delay max
        -group INPUTS
        -max_paths 1
Design : ExampleRocketSystem
Version: Q-2019.12-SP3
Date   : Sun Mar  6 14:21:07 2022
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95vn40c   Library: saed32rvt_ss0p95vn40c
Wire Load Model Mode: Inactive.

  Startpoint: mem_axi4_0_b_bits_id[3]
              (input port clocked by clock)
  Endpoint: sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/u_T_14_reg_2_
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: INPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.90       0.90
  input external delay                                    0.00       0.90 f
  mem_axi4_0_b_bits_id[3] (in)                            0.07       0.97 f
  mbus/auto_coupler_to_memory_controller_named_axi4_axi4yank_out_b_bits_id[3] (MemoryBus)
                                                          0.00       0.97 f
  mbus/coupler_to_memory_controller_named_axi4/auto_axi4yank_out_b_bits_id[3] (SimpleLazyModule_6)
                                                          0.00       0.97 f
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/auto_out_b_bits_id[3] (AXI4UserYanker_2)
                                                          0.00       0.97 f
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/U34/Y (NOR2X2_RVT)
                                                          0.22 *     1.19 r
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/U50/Y (NAND3X0_RVT)
                                                          0.08 *     1.27 f
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/U40/Y (INVX1_RVT)
                                                          0.08 *     1.34 r
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/U69/Y (AO22X1_RVT)
                                                          0.10 *     1.44 r
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/U70/Y (OA21X1_RVT)
                                                          0.08 *     1.52 r
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/auto_in_b_bits_user[0] (AXI4UserYanker_2)
                                                          0.00       1.52 r
  mbus/coupler_to_memory_controller_named_axi4/axi4index/auto_out_b_bits_user[0] (AXI4IdIndexer_2)
                                                          0.00       1.52 r
  mbus/coupler_to_memory_controller_named_axi4/axi4index/auto_in_b_bits_user[0] (AXI4IdIndexer_2)
                                                          0.00       1.52 r
  mbus/coupler_to_memory_controller_named_axi4/tl2axi4/auto_out_b_bits_user[0] (TLToAXI4_1)
                                                          0.00       1.52 r
  mbus/coupler_to_memory_controller_named_axi4/tl2axi4/U23/Y (AO22X2_RVT)
                                                          0.11 *     1.63 r
  mbus/coupler_to_memory_controller_named_axi4/tl2axi4/auto_in_d_bits_source[0] (TLToAXI4_1)
                                                          0.00       1.63 r
  mbus/coupler_to_memory_controller_named_axi4/widget/auto_out_d_bits_source[0] (TLWidthWidget_4)
                                                          0.00       1.63 r
  mbus/coupler_to_memory_controller_named_axi4/widget/U2/Y (NBUFFX8_RVT)
                                                          0.08 *     1.71 r
  mbus/coupler_to_memory_controller_named_axi4/widget/auto_in_d_bits_source[0] (TLWidthWidget_4)
                                                          0.00       1.71 r
  mbus/coupler_to_memory_controller_named_axi4/buffer/auto_out_d_bits_source[0] (TLBuffer_6)
                                                          0.00       1.71 r
  mbus/coupler_to_memory_controller_named_axi4/buffer/auto_in_d_bits_source[0] (TLBuffer_6)
                                                          0.00       1.71 r
  mbus/coupler_to_memory_controller_named_axi4/picker/auto_out_d_bits_source[0] (ProbePicker)
                                                          0.00       1.71 r
  mbus/coupler_to_memory_controller_named_axi4/picker/auto_in_d_bits_source[0] (ProbePicker)
                                                          0.00       1.71 r
  mbus/coupler_to_memory_controller_named_axi4/auto_picker_in_d_bits_source[0] (SimpleLazyModule_6)
                                                          0.00       1.71 r
  mbus/memory_bus_xbar/auto_out_d_bits_source[0] (TLXbar_4)
                                                          0.00       1.71 r
  mbus/memory_bus_xbar/auto_in_d_bits_source[0] (TLXbar_4)
                                                          0.00       1.71 r
  mbus/coupler_from_coherence_manager/auto_binder_out_d_bits_source[0] (SimpleLazyModule_7)
                                                          0.00       1.71 r
  mbus/coupler_from_coherence_manager/binder/auto_out_d_bits_source[0] (BankBinder)
                                                          0.00       1.71 r
  mbus/coupler_from_coherence_manager/binder/auto_in_d_bits_source[0] (BankBinder)
                                                          0.00       1.71 r
  mbus/coupler_from_coherence_manager/auto_binder_in_d_bits_source[0] (SimpleLazyModule_7)
                                                          0.00       1.71 r
  mbus/auto_coupler_from_coherence_manager_binder_in_d_bits_source[0] (MemoryBus)
                                                          0.00       1.71 r
  shrinker/auto_out_d_bits_source[0] (TLSourceShrinker)
                                                          0.00       1.71 r
  shrinker/U5/Y (INVX8_RVT)                               0.03 *     1.74 f
  shrinker/U22/Y (OA221X1_RVT)                            0.11 *     1.85 f
  shrinker/U24/Y (OR2X2_RVT)                              0.09 *     1.95 f
  shrinker/auto_in_d_bits_source[5] (TLSourceShrinker)
                                                          0.00       1.95 f
  ww/auto_out_d_bits_source[5] (TLWidthWidget_8)          0.00       1.95 f
  ww/auto_in_d_bits_source[5] (TLWidthWidget_8)           0.00       1.95 f
  bh/auto_out_d_bits_source[5] (TLBroadcast)              0.00       1.95 f
  bh/U51/Y (NAND2X0_RVT)                                  0.06 *     2.01 r
  bh/U532/Y (AND2X1_RVT)                                  0.09 *     2.09 r
  bh/U537/Y (OA221X1_RVT)                                 0.12 *     2.22 r
  bh/U543/Y (AO21X1_RVT)                                  0.11 *     2.33 r
  bh/auto_in_d_bits_source[4] (TLBroadcast)               0.00       2.33 r
  sbus/auto_system_bus_xbar_out_d_bits_source[4] (SystemBus)
                                                          0.00       2.33 r
  sbus/system_bus_xbar/auto_out_2_d_bits_source[4] (TLXbar)
                                                          0.00       2.33 r
  sbus/system_bus_xbar/U72/Y (INVX2_RVT)                  0.03 *     2.36 f
  sbus/system_bus_xbar/U73/Y (NAND2X0_RVT)                0.07 *     2.43 r
  sbus/system_bus_xbar/U353/Y (AO22X1_RVT)                0.11 *     2.53 r
  sbus/system_bus_xbar/U741/Y (OA221X1_RVT)               0.10 *     2.63 r
  sbus/system_bus_xbar/U742/Y (OA222X1_RVT)               0.13 *     2.76 r
  sbus/system_bus_xbar/auto_out_0_d_ready (TLXbar)        0.00       2.76 r
  sbus/coupler_to_port_named_mmio_port_axi4/auto_buffer_in_d_ready (SimpleLazyModule_1)
                                                          0.00       2.76 r
  sbus/coupler_to_port_named_mmio_port_axi4/buffer/auto_in_d_ready (TLBuffer_1)
                                                          0.00       2.76 r
  sbus/coupler_to_port_named_mmio_port_axi4/buffer/auto_out_d_ready (TLBuffer_1)
                                                          0.00       2.76 r
  sbus/coupler_to_port_named_mmio_port_axi4/widget/auto_in_d_ready (TLWidthWidget)
                                                          0.00       2.76 r
  sbus/coupler_to_port_named_mmio_port_axi4/widget/auto_out_d_ready (TLWidthWidget)
                                                          0.00       2.76 r
  sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/auto_in_d_ready (TLToAXI4)
                                                          0.00       2.76 r
  sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/U96/Y (NBUFFX32_RVT)
                                                          0.08 *     2.84 r
  sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/auto_out_r_ready (TLToAXI4)
                                                          0.00       2.84 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4index/auto_in_r_ready (AXI4IdIndexer)
                                                          0.00       2.84 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4index/auto_out_r_ready (AXI4IdIndexer)
                                                          0.00       2.84 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/auto_in_r_ready (AXI4Deinterleaver)
                                                          0.00       2.84 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U412/Y (AND2X2_RVT)
                                                          0.11 *     2.95 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U423/Y (AND2X1_RVT)
                                                          0.08 *     3.03 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U683/Y (AND2X2_RVT)
                                                          0.10 *     3.13 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U685/CO (FADDX1_RVT)
                                                          0.12 *     3.25 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U431/Y (AO22X1_RVT)
                                                          0.09 *     3.34 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U426/Y (AO22X1_RVT)
                                                          0.08 *     3.42 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U691/Y (XOR2X2_RVT)
                                                          0.12 *     3.54 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U693/Y (NOR4X0_RVT)
                                                          0.16 *     3.70 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U433/Y (NAND2X0_RVT)
                                                          0.05 *     3.75 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U410/Y (INVX1_RVT)
                                                          0.04 *     3.79 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U411/Y (NAND3X0_RVT)
                                                          0.08 *     3.87 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U711/Y (OAI22X1_RVT)
                                                          0.13 *     4.00 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/u_T_14_reg_2_/D (SDFFX1_RVT)
                                                          0.00 *     4.00 r
  data arrival time                                                  4.00

  clock clock (rise edge)                                 3.50       3.50
  clock network delay (ideal)                             0.90       4.40
  clock uncertainty                                      -0.16       4.24
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/u_T_14_reg_2_/CLK (SDFFX1_RVT)
                                                          0.00       4.24 r
  library setup time                                     -0.12       4.12
  data required time                                                 4.12
  --------------------------------------------------------------------------
  data required time                                                 4.12
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


1
 
****************************************
Report : timing
        -path full
        -delay max
        -group OUTPUTS
        -max_paths 1
Design : ExampleRocketSystem
Version: Q-2019.12-SP3
Date   : Sun Mar  6 14:21:38 2022
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95vn40c   Library: saed32rvt_ss0p95vn40c
Wire Load Model Mode: Inactive.

  Startpoint: sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/value_1_reg
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: mem_axi4_0_b_ready
            (output port clocked by clock)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.90       0.90
  sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/value_1_reg/CLK (SDFFX1_RVT)
                                                          0.00 #     0.90 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/value_1_reg/Q (SDFFX1_RVT)
                                                          0.25       1.15 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/U16/Y (INVX1_RVT)
                                                          0.08 *     1.23 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/U24/Y (AO22X1_RVT)
                                                          0.09 *     1.31 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/U49/Y (NBUFFX8_RVT)
                                                          0.07 *     1.38 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/io_deq_bits_id[3] (Queue_2)
                                                          0.00       1.38 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/U19/Y (NBUFFX8_RVT)
                                                          0.07 *     1.45 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/auto_in_b_bits_id[3] (AXI4Buffer)
                                                          0.00       1.45 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/auto_out_b_bits_id[3] (AXI4UserYanker)
                                                          0.00       1.45 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/U66/Y (NOR3X0_RVT)
                                                          0.12 *     1.57 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/U67/Y (NAND2X4_RVT)
                                                          0.11 *     1.68 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/U141/Y (AND3X1_RVT)
                                                          0.14 *     1.82 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/U156/Y (NAND2X0_RVT)
                                                          0.08 *     1.90 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/U157/Y (NAND3X0_RVT)
                                                          0.07 *     1.97 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/U82/Y (NBUFFX4_RVT)
                                                          0.09 *     2.06 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/U158/Y (AND2X1_RVT)
                                                          0.08 *     2.14 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/U88/Y (NBUFFX8_RVT)
                                                          0.08 *     2.22 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/auto_in_b_bits_user[2] (AXI4UserYanker)
                                                          0.00       2.22 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/auto_out_b_bits_user[2] (AXI4Deinterleaver)
                                                          0.00       2.22 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/auto_in_b_bits_user[2] (AXI4Deinterleaver)
                                                          0.00       2.22 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4index/auto_out_b_bits_user[2] (AXI4IdIndexer)
                                                          0.00       2.22 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4index/auto_in_b_bits_user[2] (AXI4IdIndexer)
                                                          0.00       2.22 f
  sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/auto_out_b_bits_user[2] (TLToAXI4)
                                                          0.00       2.22 f
  sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/U72/Y (AO22X1_RVT)
                                                          0.14 *     2.36 f
  sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/auto_in_d_bits_source[2] (TLToAXI4)
                                                          0.00       2.36 f
  sbus/coupler_to_port_named_mmio_port_axi4/widget/auto_out_d_bits_source[2] (TLWidthWidget)
                                                          0.00       2.36 f
  sbus/coupler_to_port_named_mmio_port_axi4/widget/auto_in_d_bits_source[2] (TLWidthWidget)
                                                          0.00       2.36 f
  sbus/coupler_to_port_named_mmio_port_axi4/buffer/auto_out_d_bits_source[2] (TLBuffer_1)
                                                          0.00       2.36 f
  sbus/coupler_to_port_named_mmio_port_axi4/buffer/auto_in_d_bits_source[2] (TLBuffer_1)
                                                          0.00       2.36 f
  sbus/coupler_to_port_named_mmio_port_axi4/auto_buffer_in_d_bits_source[2] (SimpleLazyModule_1)
                                                          0.00       2.36 f
  sbus/system_bus_xbar/auto_out_0_d_bits_source[2] (TLXbar)
                                                          0.00       2.36 f
  sbus/system_bus_xbar/U90/Y (NOR2X1_RVT)                 0.11 *     2.47 r
  sbus/system_bus_xbar/U91/Y (NAND3X0_RVT)                0.12 *     2.60 f
  sbus/system_bus_xbar/U217/Y (OAI22X1_RVT)               0.15 *     2.75 r
  sbus/system_bus_xbar/U218/Y (INVX2_RVT)                 0.03 *     2.77 f
  sbus/system_bus_xbar/U734/Y (OA221X1_RVT)               0.09 *     2.87 f
  sbus/system_bus_xbar/U736/Y (OA222X1_RVT)               0.15 *     3.02 f
  sbus/system_bus_xbar/auto_out_2_d_ready (TLXbar)        0.00       3.02 f
  sbus/auto_system_bus_xbar_out_d_ready (SystemBus)       0.00       3.02 f
  bh/auto_in_d_ready (TLBroadcast)                        0.00       3.02 f
  bh/U48/Y (OA221X1_RVT)                                  0.12 *     3.14 f
  bh/U49/Y (INVX1_RVT)                                    0.04 *     3.18 r
  bh/U52/Y (NAND2X2_RVT)                                  0.12 *     3.29 f
  bh/auto_out_d_ready (TLBroadcast)                       0.00       3.29 f
  U137/Y (NBUFFX8_RVT)                                    0.11 *     3.40 f
  ww/auto_in_d_ready (TLWidthWidget_8)                    0.00       3.40 f
  ww/auto_out_d_ready (TLWidthWidget_8)                   0.00       3.40 f
  shrinker/auto_in_d_ready (TLSourceShrinker)             0.00       3.40 f
  shrinker/auto_out_d_ready (TLSourceShrinker)            0.00       3.40 f
  mbus/auto_coupler_from_coherence_manager_binder_in_d_ready (MemoryBus)
                                                          0.00       3.40 f
  mbus/coupler_from_coherence_manager/auto_binder_in_d_ready (SimpleLazyModule_7)
                                                          0.00       3.40 f
  mbus/coupler_from_coherence_manager/binder/auto_in_d_ready (BankBinder)
                                                          0.00       3.40 f
  mbus/coupler_from_coherence_manager/binder/auto_out_d_ready (BankBinder)
                                                          0.00       3.40 f
  mbus/coupler_from_coherence_manager/auto_binder_out_d_ready (SimpleLazyModule_7)
                                                          0.00       3.40 f
  mbus/memory_bus_xbar/auto_in_d_ready (TLXbar_4)         0.00       3.40 f
  mbus/memory_bus_xbar/auto_out_d_ready (TLXbar_4)        0.00       3.40 f
  mbus/coupler_to_memory_controller_named_axi4/auto_picker_in_d_ready (SimpleLazyModule_6)
                                                          0.00       3.40 f
  mbus/coupler_to_memory_controller_named_axi4/picker/auto_in_d_ready (ProbePicker)
                                                          0.00       3.40 f
  mbus/coupler_to_memory_controller_named_axi4/picker/auto_out_d_ready (ProbePicker)
                                                          0.00       3.40 f
  mbus/coupler_to_memory_controller_named_axi4/buffer/auto_in_d_ready (TLBuffer_6)
                                                          0.00       3.40 f
  mbus/coupler_to_memory_controller_named_axi4/buffer/auto_out_d_ready (TLBuffer_6)
                                                          0.00       3.40 f
  mbus/coupler_to_memory_controller_named_axi4/widget/auto_in_d_ready (TLWidthWidget_4)
                                                          0.00       3.40 f
  mbus/coupler_to_memory_controller_named_axi4/widget/auto_out_d_ready (TLWidthWidget_4)
                                                          0.00       3.40 f
  mbus/coupler_to_memory_controller_named_axi4/tl2axi4/auto_in_d_ready (TLToAXI4_1)
                                                          0.00       3.40 f
  mbus/coupler_to_memory_controller_named_axi4/tl2axi4/U34/Y (AND2X2_RVT)
                                                          0.13 *     3.54 f
  mbus/coupler_to_memory_controller_named_axi4/tl2axi4/auto_out_b_ready (TLToAXI4_1)
                                                          0.00       3.54 f
  mbus/coupler_to_memory_controller_named_axi4/U56/Y (NBUFFX8_RVT)
                                                          0.11 *     3.65 f
  mbus/coupler_to_memory_controller_named_axi4/auto_axi4yank_out_b_ready (SimpleLazyModule_6)
                                                          0.00       3.65 f
  mbus/auto_coupler_to_memory_controller_named_axi4_axi4yank_out_b_ready (MemoryBus)
                                                          0.00       3.65 f
  mem_axi4_0_b_ready (out)                                0.02 *     3.67 f
  data arrival time                                                  3.67

  clock clock (rise edge)                                 3.50       3.50
  clock network delay (ideal)                             0.90       4.40
  clock uncertainty                                      -0.16       4.24
  output external delay                                   0.00       4.24
  data required time                                                 4.24
  --------------------------------------------------------------------------
  data required time                                                 4.24
  data arrival time                                                 -3.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


1
 
****************************************
Report : timing
        -path full
        -delay max
        -group clock
        -max_paths 1
Design : ExampleRocketSystem
Version: Q-2019.12-SP3
Date   : Sun Mar  6 14:21:56 2022
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95vn40c   Library: saed32rvt_ss0p95vn40c
Wire Load Model Mode: Inactive.

  Startpoint: tile/fpuOpt/dfma/in_in3_reg_53_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: tile/fpuOpt/dfma/fma/u_T_5_reg_89_
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.90       0.90
  tile/fpuOpt/dfma/in_in3_reg_53_/CLK (SDFFX1_RVT)        0.00 #     0.90 r
  tile/fpuOpt/dfma/in_in3_reg_53_/Q (SDFFX1_RVT)          0.23       1.13 f
  tile/fpuOpt/dfma/fma/io_c[53] (MulAddRecFNPipe_1)       0.00       1.13 f
  tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/io_c[53] (MulAddRecFNToRaw_preMul_1)
                                                          0.00       1.13 f
  tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/U1417/Y (INVX2_RVT)
                                                          0.03 *     1.16 r
  tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/U27/S (FADDX1_RVT)
                                                          0.17 *     1.33 f
  tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/U1365/Y (AND2X1_RVT)
                                                          0.08 *     1.41 f
  tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/U2037/Y (OR2X1_RVT)
                                                          0.06 *     1.48 f
  tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/U2042/Y (AO21X1_RVT)
                                                          0.10 *     1.58 f
  tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/U42/Y (INVX4_RVT)
                                                          0.04 *     1.61 r
  tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/U2092/Y (OA21X1_RVT)
                                                          0.08 *     1.70 r
  tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/U2091/Y (XNOR2X2_RVT)
                                                          0.14 *     1.84 f
  tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/U2088/Y (NAND2X0_RVT)
                                                          0.07 *     1.91 r
  tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/U2085/Y (AO21X1_RVT)
                                                          0.10 *     2.00 r
  tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/U2058/Y (NAND2X0_RVT)
                                                          0.04 *     2.04 f
  tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/U2057/Y (OR2X4_RVT)
                                                          0.12 *     2.16 f
  tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/U257/Y (AO21X1_RVT)
                                                          0.12 *     2.29 f
  tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/U399/Y (NBUFFX32_RVT)
                                                          0.09 *     2.37 f
  tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/U1949/Y (OA21X1_RVT)
                                                          0.08 *     2.45 f
  tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/U1948/Y (AND2X1_RVT)
                                                          0.07 *     2.53 f
  tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/U509/Y (INVX4_RVT)
                                                          0.04 *     2.56 r
  tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/U1172/Y (OA22X1_RVT)
                                                          0.07 *     2.64 r
  tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/U547/Y (NAND4X0_RVT)
                                                          0.08 *     2.71 f
  tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/U773/Y (AND4X4_RVT)
                                                          0.21 *     2.92 f
  tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/U769/Y (OR2X1_RVT)
                                                          0.06 *     2.98 f
  tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/U767/Y (AND3X1_RVT)
                                                          0.07 *     3.05 f
  tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/U1781/Y (INVX2_RVT)
                                                          0.04 *     3.09 r
  tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/io_mulAddC[24] (MulAddRecFNToRaw_preMul_1)
                                                          0.00       3.09 r
  tile/fpuOpt/dfma/fma/U4835/Y (XOR3X2_RVT)               0.09 *     3.18 f
  tile/fpuOpt/dfma/fma/U1223/Y (OR2X1_RVT)                0.07 *     3.25 f
  tile/fpuOpt/dfma/fma/U484/Y (INVX1_RVT)                 0.03 *     3.28 r
  tile/fpuOpt/dfma/fma/U1222/Y (OA21X1_RVT)               0.09 *     3.37 r
  tile/fpuOpt/dfma/fma/U1301/Y (OR2X1_RVT)                0.07 *     3.43 r
  tile/fpuOpt/dfma/fma/U1298/Y (AO21X1_RVT)               0.08 *     3.52 r
  tile/fpuOpt/dfma/fma/U1326/Y (AO21X1_RVT)               0.09 *     3.60 r
  tile/fpuOpt/dfma/fma/U1579/Y (NAND2X0_RVT)              0.05 *     3.65 f
  tile/fpuOpt/dfma/fma/U1965/Y (AO21X1_RVT)               0.08 *     3.73 f
  tile/fpuOpt/dfma/fma/U2780/Y (NAND2X0_RVT)              0.05 *     3.78 r
  tile/fpuOpt/dfma/fma/U2777/Y (AND2X2_RVT)               0.09 *     3.87 r
  tile/fpuOpt/dfma/fma/U3028/Y (NBUFFX32_RVT)             0.08 *     3.95 r
  tile/fpuOpt/dfma/fma/U1336/Y (OA21X1_RVT)               0.09 *     4.04 r
  tile/fpuOpt/dfma/fma/U1329/Y (XNOR2X2_RVT)              0.11 *     4.14 r
  tile/fpuOpt/dfma/fma/U490/Y (AO22X1_RVT)                0.07 *     4.22 r
  tile/fpuOpt/dfma/fma/u_T_5_reg_89_/D (SDFFX1_RVT)       0.00 *     4.22 r
  data arrival time                                                  4.22

  clock clock (rise edge)                                 3.50       3.50
  clock network delay (ideal)                             0.90       4.40
  clock uncertainty                                      -0.16       4.24
  tile/fpuOpt/dfma/fma/u_T_5_reg_89_/CLK (SDFFX1_RVT)     0.00       4.24 r
  library setup time                                     -0.12       4.12
  data required time                                                 4.12
  --------------------------------------------------------------------------
  data required time                                                 4.12
  data arrival time                                                 -4.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


1
