|fsm
clk => datapath:cpu_datapath.clk
clk => state_present~1.DATAIN
datapath_reset_in => datapath:cpu_datapath.RF_reset
datapath_reset_in => datapath:cpu_datapath.IR_reset
datapath_reset_in => datapath:cpu_datapath.cr_reset
datapath_reset_in => datapath:cpu_datapath.PC_reset
datapath_reset_in => datapath:cpu_datapath.T1_reset
datapath_reset_in => datapath:cpu_datapath.T2_reset
run_signal_tb => Selector0.IN15
run_signal_tb => datapath:cpu_datapath.run_signal
run_signal_tb => state_next.reset_state.DATAB
programming_mem_en => datapath:cpu_datapath.programming_mem_en
programming_rf_en => datapath:cpu_datapath.programming_rf_en
R0[0] << datapath:cpu_datapath.R0[0]
R0[1] << datapath:cpu_datapath.R0[1]
R0[2] << datapath:cpu_datapath.R0[2]
R0[3] << datapath:cpu_datapath.R0[3]
R0[4] << datapath:cpu_datapath.R0[4]
R0[5] << datapath:cpu_datapath.R0[5]
R0[6] << datapath:cpu_datapath.R0[6]
R0[7] << datapath:cpu_datapath.R0[7]
R0[8] << datapath:cpu_datapath.R0[8]
R0[9] << datapath:cpu_datapath.R0[9]
R0[10] << datapath:cpu_datapath.R0[10]
R0[11] << datapath:cpu_datapath.R0[11]
R0[12] << datapath:cpu_datapath.R0[12]
R0[13] << datapath:cpu_datapath.R0[13]
R0[14] << datapath:cpu_datapath.R0[14]
R0[15] << datapath:cpu_datapath.R0[15]
R1[0] << datapath:cpu_datapath.R1[0]
R1[1] << datapath:cpu_datapath.R1[1]
R1[2] << datapath:cpu_datapath.R1[2]
R1[3] << datapath:cpu_datapath.R1[3]
R1[4] << datapath:cpu_datapath.R1[4]
R1[5] << datapath:cpu_datapath.R1[5]
R1[6] << datapath:cpu_datapath.R1[6]
R1[7] << datapath:cpu_datapath.R1[7]
R1[8] << datapath:cpu_datapath.R1[8]
R1[9] << datapath:cpu_datapath.R1[9]
R1[10] << datapath:cpu_datapath.R1[10]
R1[11] << datapath:cpu_datapath.R1[11]
R1[12] << datapath:cpu_datapath.R1[12]
R1[13] << datapath:cpu_datapath.R1[13]
R1[14] << datapath:cpu_datapath.R1[14]
R1[15] << datapath:cpu_datapath.R1[15]
R2[0] << datapath:cpu_datapath.R2[0]
R2[1] << datapath:cpu_datapath.R2[1]
R2[2] << datapath:cpu_datapath.R2[2]
R2[3] << datapath:cpu_datapath.R2[3]
R2[4] << datapath:cpu_datapath.R2[4]
R2[5] << datapath:cpu_datapath.R2[5]
R2[6] << datapath:cpu_datapath.R2[6]
R2[7] << datapath:cpu_datapath.R2[7]
R2[8] << datapath:cpu_datapath.R2[8]
R2[9] << datapath:cpu_datapath.R2[9]
R2[10] << datapath:cpu_datapath.R2[10]
R2[11] << datapath:cpu_datapath.R2[11]
R2[12] << datapath:cpu_datapath.R2[12]
R2[13] << datapath:cpu_datapath.R2[13]
R2[14] << datapath:cpu_datapath.R2[14]
R2[15] << datapath:cpu_datapath.R2[15]
R3[0] << datapath:cpu_datapath.R3[0]
R3[1] << datapath:cpu_datapath.R3[1]
R3[2] << datapath:cpu_datapath.R3[2]
R3[3] << datapath:cpu_datapath.R3[3]
R3[4] << datapath:cpu_datapath.R3[4]
R3[5] << datapath:cpu_datapath.R3[5]
R3[6] << datapath:cpu_datapath.R3[6]
R3[7] << datapath:cpu_datapath.R3[7]
R3[8] << datapath:cpu_datapath.R3[8]
R3[9] << datapath:cpu_datapath.R3[9]
R3[10] << datapath:cpu_datapath.R3[10]
R3[11] << datapath:cpu_datapath.R3[11]
R3[12] << datapath:cpu_datapath.R3[12]
R3[13] << datapath:cpu_datapath.R3[13]
R3[14] << datapath:cpu_datapath.R3[14]
R3[15] << datapath:cpu_datapath.R3[15]
R4[0] << datapath:cpu_datapath.R4[0]
R4[1] << datapath:cpu_datapath.R4[1]
R4[2] << datapath:cpu_datapath.R4[2]
R4[3] << datapath:cpu_datapath.R4[3]
R4[4] << datapath:cpu_datapath.R4[4]
R4[5] << datapath:cpu_datapath.R4[5]
R4[6] << datapath:cpu_datapath.R4[6]
R4[7] << datapath:cpu_datapath.R4[7]
R4[8] << datapath:cpu_datapath.R4[8]
R4[9] << datapath:cpu_datapath.R4[9]
R4[10] << datapath:cpu_datapath.R4[10]
R4[11] << datapath:cpu_datapath.R4[11]
R4[12] << datapath:cpu_datapath.R4[12]
R4[13] << datapath:cpu_datapath.R4[13]
R4[14] << datapath:cpu_datapath.R4[14]
R4[15] << datapath:cpu_datapath.R4[15]
R5[0] << datapath:cpu_datapath.R5[0]
R5[1] << datapath:cpu_datapath.R5[1]
R5[2] << datapath:cpu_datapath.R5[2]
R5[3] << datapath:cpu_datapath.R5[3]
R5[4] << datapath:cpu_datapath.R5[4]
R5[5] << datapath:cpu_datapath.R5[5]
R5[6] << datapath:cpu_datapath.R5[6]
R5[7] << datapath:cpu_datapath.R5[7]
R5[8] << datapath:cpu_datapath.R5[8]
R5[9] << datapath:cpu_datapath.R5[9]
R5[10] << datapath:cpu_datapath.R5[10]
R5[11] << datapath:cpu_datapath.R5[11]
R5[12] << datapath:cpu_datapath.R5[12]
R5[13] << datapath:cpu_datapath.R5[13]
R5[14] << datapath:cpu_datapath.R5[14]
R5[15] << datapath:cpu_datapath.R5[15]
R6[0] << datapath:cpu_datapath.R6[0]
R6[1] << datapath:cpu_datapath.R6[1]
R6[2] << datapath:cpu_datapath.R6[2]
R6[3] << datapath:cpu_datapath.R6[3]
R6[4] << datapath:cpu_datapath.R6[4]
R6[5] << datapath:cpu_datapath.R6[5]
R6[6] << datapath:cpu_datapath.R6[6]
R6[7] << datapath:cpu_datapath.R6[7]
R6[8] << datapath:cpu_datapath.R6[8]
R6[9] << datapath:cpu_datapath.R6[9]
R6[10] << datapath:cpu_datapath.R6[10]
R6[11] << datapath:cpu_datapath.R6[11]
R6[12] << datapath:cpu_datapath.R6[12]
R6[13] << datapath:cpu_datapath.R6[13]
R6[14] << datapath:cpu_datapath.R6[14]
R6[15] << datapath:cpu_datapath.R6[15]
R7[0] << datapath:cpu_datapath.R7[0]
R7[1] << datapath:cpu_datapath.R7[1]
R7[2] << datapath:cpu_datapath.R7[2]
R7[3] << datapath:cpu_datapath.R7[3]
R7[4] << datapath:cpu_datapath.R7[4]
R7[5] << datapath:cpu_datapath.R7[5]
R7[6] << datapath:cpu_datapath.R7[6]
R7[7] << datapath:cpu_datapath.R7[7]
R7[8] << datapath:cpu_datapath.R7[8]
R7[9] << datapath:cpu_datapath.R7[9]
R7[10] << datapath:cpu_datapath.R7[10]
R7[11] << datapath:cpu_datapath.R7[11]
R7[12] << datapath:cpu_datapath.R7[12]
R7[13] << datapath:cpu_datapath.R7[13]
R7[14] << datapath:cpu_datapath.R7[14]
R7[15] << datapath:cpu_datapath.R7[15]
programming_mem_add[0] => datapath:cpu_datapath.programming_mem_add[0]
programming_mem_add[1] => datapath:cpu_datapath.programming_mem_add[1]
programming_mem_add[2] => datapath:cpu_datapath.programming_mem_add[2]
programming_mem_add[3] => datapath:cpu_datapath.programming_mem_add[3]
programming_mem_add[4] => datapath:cpu_datapath.programming_mem_add[4]
programming_mem_add[5] => datapath:cpu_datapath.programming_mem_add[5]
programming_mem_add[6] => datapath:cpu_datapath.programming_mem_add[6]
programming_mem_add[7] => datapath:cpu_datapath.programming_mem_add[7]
programming_mem_add[8] => datapath:cpu_datapath.programming_mem_add[8]
programming_mem_add[9] => datapath:cpu_datapath.programming_mem_add[9]
programming_mem_add[10] => datapath:cpu_datapath.programming_mem_add[10]
programming_mem_add[11] => datapath:cpu_datapath.programming_mem_add[11]
programming_mem_add[12] => datapath:cpu_datapath.programming_mem_add[12]
programming_mem_add[13] => datapath:cpu_datapath.programming_mem_add[13]
programming_mem_add[14] => datapath:cpu_datapath.programming_mem_add[14]
programming_mem_add[15] => datapath:cpu_datapath.programming_mem_add[15]
programming_mem_data[0] => datapath:cpu_datapath.programming_mem_data[0]
programming_mem_data[1] => datapath:cpu_datapath.programming_mem_data[1]
programming_mem_data[2] => datapath:cpu_datapath.programming_mem_data[2]
programming_mem_data[3] => datapath:cpu_datapath.programming_mem_data[3]
programming_mem_data[4] => datapath:cpu_datapath.programming_mem_data[4]
programming_mem_data[5] => datapath:cpu_datapath.programming_mem_data[5]
programming_mem_data[6] => datapath:cpu_datapath.programming_mem_data[6]
programming_mem_data[7] => datapath:cpu_datapath.programming_mem_data[7]
programming_mem_data[8] => datapath:cpu_datapath.programming_mem_data[8]
programming_mem_data[9] => datapath:cpu_datapath.programming_mem_data[9]
programming_mem_data[10] => datapath:cpu_datapath.programming_mem_data[10]
programming_mem_data[11] => datapath:cpu_datapath.programming_mem_data[11]
programming_mem_data[12] => datapath:cpu_datapath.programming_mem_data[12]
programming_mem_data[13] => datapath:cpu_datapath.programming_mem_data[13]
programming_mem_data[14] => datapath:cpu_datapath.programming_mem_data[14]
programming_mem_data[15] => datapath:cpu_datapath.programming_mem_data[15]
programming_rf_d3[0] => datapath:cpu_datapath.programming_rf_d3[0]
programming_rf_d3[1] => datapath:cpu_datapath.programming_rf_d3[1]
programming_rf_d3[2] => datapath:cpu_datapath.programming_rf_d3[2]
programming_rf_d3[3] => datapath:cpu_datapath.programming_rf_d3[3]
programming_rf_d3[4] => datapath:cpu_datapath.programming_rf_d3[4]
programming_rf_d3[5] => datapath:cpu_datapath.programming_rf_d3[5]
programming_rf_d3[6] => datapath:cpu_datapath.programming_rf_d3[6]
programming_rf_d3[7] => datapath:cpu_datapath.programming_rf_d3[7]
programming_rf_d3[8] => datapath:cpu_datapath.programming_rf_d3[8]
programming_rf_d3[9] => datapath:cpu_datapath.programming_rf_d3[9]
programming_rf_d3[10] => datapath:cpu_datapath.programming_rf_d3[10]
programming_rf_d3[11] => datapath:cpu_datapath.programming_rf_d3[11]
programming_rf_d3[12] => datapath:cpu_datapath.programming_rf_d3[12]
programming_rf_d3[13] => datapath:cpu_datapath.programming_rf_d3[13]
programming_rf_d3[14] => datapath:cpu_datapath.programming_rf_d3[14]
programming_rf_d3[15] => datapath:cpu_datapath.programming_rf_d3[15]
programming_rf_a3[0] => datapath:cpu_datapath.programming_rf_a3[0]
programming_rf_a3[1] => datapath:cpu_datapath.programming_rf_a3[1]
programming_rf_a3[2] => datapath:cpu_datapath.programming_rf_a3[2]
zeroflag_out << datapath:cpu_datapath.zeroflag_out
carryflag_out << datapath:cpu_datapath.carryflag_out
PC[0] << datapath:cpu_datapath.PC_data[0]
PC[1] << datapath:cpu_datapath.PC_data[1]
PC[2] << datapath:cpu_datapath.PC_data[2]
PC[3] << datapath:cpu_datapath.PC_data[3]
PC[4] << datapath:cpu_datapath.PC_data[4]
PC[5] << datapath:cpu_datapath.PC_data[5]
PC[6] << datapath:cpu_datapath.PC_data[6]
PC[7] << datapath:cpu_datapath.PC_data[7]
PC[8] << datapath:cpu_datapath.PC_data[8]
PC[9] << datapath:cpu_datapath.PC_data[9]
PC[10] << datapath:cpu_datapath.PC_data[10]
PC[11] << datapath:cpu_datapath.PC_data[11]
PC[12] << datapath:cpu_datapath.PC_data[12]
PC[13] << datapath:cpu_datapath.PC_data[13]
PC[14] << datapath:cpu_datapath.PC_data[14]
PC[15] << datapath:cpu_datapath.PC_data[15]
present_state[0] << Add0.DB_MAX_OUTPUT_PORT_TYPE
present_state[1] << Add0.DB_MAX_OUTPUT_PORT_TYPE
present_state[2] << Add0.DB_MAX_OUTPUT_PORT_TYPE
present_state[3] << Add0.DB_MAX_OUTPUT_PORT_TYPE
present_state[4] << Add0.DB_MAX_OUTPUT_PORT_TYPE
present_state[5] << Add0.DB_MAX_OUTPUT_PORT_TYPE
condition_reg[0] << datapath:cpu_datapath.condition_reg[0]
condition_reg[1] << datapath:cpu_datapath.condition_reg[1]


|fsm|datapath:cpu_datapath
clk => conditioncoderegister:Cond_Code.clk
clk => n_bit_register:PC.clk
clk => instruction_register:IR.clk
clk => memory:memory.clock
clk => register_file:RF.clk
clk => n_bit_register:T1.clk
clk => n_bit_register:T2.clk
run_signal => mem_add_in[15].OUTPUTSELECT
run_signal => mem_add_in[14].OUTPUTSELECT
run_signal => mem_add_in[13].OUTPUTSELECT
run_signal => mem_add_in[12].OUTPUTSELECT
run_signal => mem_add_in[11].OUTPUTSELECT
run_signal => mem_add_in[10].OUTPUTSELECT
run_signal => mem_add_in[9].OUTPUTSELECT
run_signal => mem_add_in[8].OUTPUTSELECT
run_signal => mem_add_in[7].OUTPUTSELECT
run_signal => mem_add_in[6].OUTPUTSELECT
run_signal => mem_add_in[5].OUTPUTSELECT
run_signal => mem_add_in[4].OUTPUTSELECT
run_signal => mem_add_in[3].OUTPUTSELECT
run_signal => mem_add_in[2].OUTPUTSELECT
run_signal => mem_add_in[1].OUTPUTSELECT
run_signal => mem_add_in[0].OUTPUTSELECT
run_signal => mem_data_in[15].OUTPUTSELECT
run_signal => mem_data_in[14].OUTPUTSELECT
run_signal => mem_data_in[13].OUTPUTSELECT
run_signal => mem_data_in[12].OUTPUTSELECT
run_signal => mem_data_in[11].OUTPUTSELECT
run_signal => mem_data_in[10].OUTPUTSELECT
run_signal => mem_data_in[9].OUTPUTSELECT
run_signal => mem_data_in[8].OUTPUTSELECT
run_signal => mem_data_in[7].OUTPUTSELECT
run_signal => mem_data_in[6].OUTPUTSELECT
run_signal => mem_data_in[5].OUTPUTSELECT
run_signal => mem_data_in[4].OUTPUTSELECT
run_signal => mem_data_in[3].OUTPUTSELECT
run_signal => mem_data_in[2].OUTPUTSELECT
run_signal => mem_data_in[1].OUTPUTSELECT
run_signal => mem_data_in[0].OUTPUTSELECT
run_signal => RF_D3[15].OUTPUTSELECT
run_signal => RF_D3[14].OUTPUTSELECT
run_signal => RF_D3[13].OUTPUTSELECT
run_signal => RF_D3[12].OUTPUTSELECT
run_signal => RF_D3[11].OUTPUTSELECT
run_signal => RF_D3[10].OUTPUTSELECT
run_signal => RF_D3[9].OUTPUTSELECT
run_signal => RF_D3[8].OUTPUTSELECT
run_signal => RF_D3[7].OUTPUTSELECT
run_signal => RF_D3[6].OUTPUTSELECT
run_signal => RF_D3[5].OUTPUTSELECT
run_signal => RF_D3[4].OUTPUTSELECT
run_signal => RF_D3[3].OUTPUTSELECT
run_signal => RF_D3[2].OUTPUTSELECT
run_signal => RF_D3[1].OUTPUTSELECT
run_signal => RF_D3[0].OUTPUTSELECT
run_signal => RF_A3[2].OUTPUTSELECT
run_signal => RF_A3[1].OUTPUTSELECT
run_signal => RF_A3[0].OUTPUTSELECT
run_signal => mem_en_signal.OUTPUTSELECT
run_signal => rf_en_signal.OUTPUTSELECT
IR_en => instruction_register:IR.write_en
cr_en => conditioncoderegister:Cond_Code.cr_en
T1_en => n_bit_register:T1.write_en
T2_en => n_bit_register:T2.write_en
PC_en => n_bit_register:PC.write_en
RF_en => rf_en_signal.DATAB
RF_reset => register_file:RF.rst
IR_reset => instruction_register:IR.reset
cr_reset => conditioncoderegister:Cond_Code.rst
PC_reset => n_bit_register:PC.reset
T1_reset => n_bit_register:T1.reset
T2_reset => n_bit_register:T2.reset
PCmux_sel => mux16bit2to1:PCmux.sel
memaddmux_sel => mux16bit2to1:Memaddmux.sel
T1mux_sel => mux16bit2to1:T1mux.sel
mem_en => mem_en_signal.DATAB
programming_mem_en => mem_en_signal.DATAA
programming_rf_en => rf_en_signal.DATAA
alu_Amux_sel[0] => mux16bit4to1:alu_Amux.sel[0]
alu_Amux_sel[1] => mux16bit4to1:alu_Amux.sel[1]
alu_Bmux_sel[0] => mux16bit4to1:alu_Bmux.sel[0]
alu_Bmux_sel[1] => mux16bit4to1:alu_Bmux.sel[1]
T2mux_sel[0] => mux16bit4to1:T2mux.sel[0]
T2mux_sel[1] => mux16bit4to1:T2mux.sel[1]
RF_D3mux_sel[0] => mux16bit4to1:RF_D3mux.sel[0]
RF_D3mux_sel[1] => mux16bit4to1:RF_D3mux.sel[1]
RF_A3mux_sel[0] => mux3bit4to1:RF_A3mux.sel[0]
RF_A3mux_sel[1] => mux3bit4to1:RF_A3mux.sel[1]
alu_opcodemux_sel[0] => mux3bit4to1:alu_opcodemux.sel[0]
alu_opcodemux_sel[1] => mux3bit4to1:alu_opcodemux.sel[1]
programming_mem_add[0] => mem_add_in[0].DATAA
programming_mem_add[1] => mem_add_in[1].DATAA
programming_mem_add[2] => mem_add_in[2].DATAA
programming_mem_add[3] => mem_add_in[3].DATAA
programming_mem_add[4] => mem_add_in[4].DATAA
programming_mem_add[5] => mem_add_in[5].DATAA
programming_mem_add[6] => mem_add_in[6].DATAA
programming_mem_add[7] => mem_add_in[7].DATAA
programming_mem_add[8] => mem_add_in[8].DATAA
programming_mem_add[9] => mem_add_in[9].DATAA
programming_mem_add[10] => mem_add_in[10].DATAA
programming_mem_add[11] => mem_add_in[11].DATAA
programming_mem_add[12] => mem_add_in[12].DATAA
programming_mem_add[13] => mem_add_in[13].DATAA
programming_mem_add[14] => mem_add_in[14].DATAA
programming_mem_add[15] => mem_add_in[15].DATAA
programming_mem_data[0] => mem_data_in[0].DATAA
programming_mem_data[1] => mem_data_in[1].DATAA
programming_mem_data[2] => mem_data_in[2].DATAA
programming_mem_data[3] => mem_data_in[3].DATAA
programming_mem_data[4] => mem_data_in[4].DATAA
programming_mem_data[5] => mem_data_in[5].DATAA
programming_mem_data[6] => mem_data_in[6].DATAA
programming_mem_data[7] => mem_data_in[7].DATAA
programming_mem_data[8] => mem_data_in[8].DATAA
programming_mem_data[9] => mem_data_in[9].DATAA
programming_mem_data[10] => mem_data_in[10].DATAA
programming_mem_data[11] => mem_data_in[11].DATAA
programming_mem_data[12] => mem_data_in[12].DATAA
programming_mem_data[13] => mem_data_in[13].DATAA
programming_mem_data[14] => mem_data_in[14].DATAA
programming_mem_data[15] => mem_data_in[15].DATAA
programming_rf_d3[0] => RF_D3[0].DATAA
programming_rf_d3[1] => RF_D3[1].DATAA
programming_rf_d3[2] => RF_D3[2].DATAA
programming_rf_d3[3] => RF_D3[3].DATAA
programming_rf_d3[4] => RF_D3[4].DATAA
programming_rf_d3[5] => RF_D3[5].DATAA
programming_rf_d3[6] => RF_D3[6].DATAA
programming_rf_d3[7] => RF_D3[7].DATAA
programming_rf_d3[8] => RF_D3[8].DATAA
programming_rf_d3[9] => RF_D3[9].DATAA
programming_rf_d3[10] => RF_D3[10].DATAA
programming_rf_d3[11] => RF_D3[11].DATAA
programming_rf_d3[12] => RF_D3[12].DATAA
programming_rf_d3[13] => RF_D3[13].DATAA
programming_rf_d3[14] => RF_D3[14].DATAA
programming_rf_d3[15] => RF_D3[15].DATAA
programming_rf_a3[0] => RF_A3[0].DATAA
programming_rf_a3[1] => RF_A3[1].DATAA
programming_rf_a3[2] => RF_A3[2].DATAA
op_code[0] <= instruction_register:IR.bits_15_12[0]
op_code[1] <= instruction_register:IR.bits_15_12[1]
op_code[2] <= instruction_register:IR.bits_15_12[2]
op_code[3] <= instruction_register:IR.bits_15_12[3]
zeroflag_out <= alu:ALU.zeroflag
carryflag_out <= alu:ALU.carryflag
condition_reg[0] <= conditioncoderegister:Cond_Code.condition[0]
condition_reg[1] <= conditioncoderegister:Cond_Code.condition[1]
R0[0] <= register_file:RF.R0[0]
R0[1] <= register_file:RF.R0[1]
R0[2] <= register_file:RF.R0[2]
R0[3] <= register_file:RF.R0[3]
R0[4] <= register_file:RF.R0[4]
R0[5] <= register_file:RF.R0[5]
R0[6] <= register_file:RF.R0[6]
R0[7] <= register_file:RF.R0[7]
R0[8] <= register_file:RF.R0[8]
R0[9] <= register_file:RF.R0[9]
R0[10] <= register_file:RF.R0[10]
R0[11] <= register_file:RF.R0[11]
R0[12] <= register_file:RF.R0[12]
R0[13] <= register_file:RF.R0[13]
R0[14] <= register_file:RF.R0[14]
R0[15] <= register_file:RF.R0[15]
R1[0] <= register_file:RF.R1[0]
R1[1] <= register_file:RF.R1[1]
R1[2] <= register_file:RF.R1[2]
R1[3] <= register_file:RF.R1[3]
R1[4] <= register_file:RF.R1[4]
R1[5] <= register_file:RF.R1[5]
R1[6] <= register_file:RF.R1[6]
R1[7] <= register_file:RF.R1[7]
R1[8] <= register_file:RF.R1[8]
R1[9] <= register_file:RF.R1[9]
R1[10] <= register_file:RF.R1[10]
R1[11] <= register_file:RF.R1[11]
R1[12] <= register_file:RF.R1[12]
R1[13] <= register_file:RF.R1[13]
R1[14] <= register_file:RF.R1[14]
R1[15] <= register_file:RF.R1[15]
R2[0] <= register_file:RF.R2[0]
R2[1] <= register_file:RF.R2[1]
R2[2] <= register_file:RF.R2[2]
R2[3] <= register_file:RF.R2[3]
R2[4] <= register_file:RF.R2[4]
R2[5] <= register_file:RF.R2[5]
R2[6] <= register_file:RF.R2[6]
R2[7] <= register_file:RF.R2[7]
R2[8] <= register_file:RF.R2[8]
R2[9] <= register_file:RF.R2[9]
R2[10] <= register_file:RF.R2[10]
R2[11] <= register_file:RF.R2[11]
R2[12] <= register_file:RF.R2[12]
R2[13] <= register_file:RF.R2[13]
R2[14] <= register_file:RF.R2[14]
R2[15] <= register_file:RF.R2[15]
R3[0] <= register_file:RF.R3[0]
R3[1] <= register_file:RF.R3[1]
R3[2] <= register_file:RF.R3[2]
R3[3] <= register_file:RF.R3[3]
R3[4] <= register_file:RF.R3[4]
R3[5] <= register_file:RF.R3[5]
R3[6] <= register_file:RF.R3[6]
R3[7] <= register_file:RF.R3[7]
R3[8] <= register_file:RF.R3[8]
R3[9] <= register_file:RF.R3[9]
R3[10] <= register_file:RF.R3[10]
R3[11] <= register_file:RF.R3[11]
R3[12] <= register_file:RF.R3[12]
R3[13] <= register_file:RF.R3[13]
R3[14] <= register_file:RF.R3[14]
R3[15] <= register_file:RF.R3[15]
R4[0] <= register_file:RF.R4[0]
R4[1] <= register_file:RF.R4[1]
R4[2] <= register_file:RF.R4[2]
R4[3] <= register_file:RF.R4[3]
R4[4] <= register_file:RF.R4[4]
R4[5] <= register_file:RF.R4[5]
R4[6] <= register_file:RF.R4[6]
R4[7] <= register_file:RF.R4[7]
R4[8] <= register_file:RF.R4[8]
R4[9] <= register_file:RF.R4[9]
R4[10] <= register_file:RF.R4[10]
R4[11] <= register_file:RF.R4[11]
R4[12] <= register_file:RF.R4[12]
R4[13] <= register_file:RF.R4[13]
R4[14] <= register_file:RF.R4[14]
R4[15] <= register_file:RF.R4[15]
R5[0] <= register_file:RF.R5[0]
R5[1] <= register_file:RF.R5[1]
R5[2] <= register_file:RF.R5[2]
R5[3] <= register_file:RF.R5[3]
R5[4] <= register_file:RF.R5[4]
R5[5] <= register_file:RF.R5[5]
R5[6] <= register_file:RF.R5[6]
R5[7] <= register_file:RF.R5[7]
R5[8] <= register_file:RF.R5[8]
R5[9] <= register_file:RF.R5[9]
R5[10] <= register_file:RF.R5[10]
R5[11] <= register_file:RF.R5[11]
R5[12] <= register_file:RF.R5[12]
R5[13] <= register_file:RF.R5[13]
R5[14] <= register_file:RF.R5[14]
R5[15] <= register_file:RF.R5[15]
R6[0] <= register_file:RF.R6[0]
R6[1] <= register_file:RF.R6[1]
R6[2] <= register_file:RF.R6[2]
R6[3] <= register_file:RF.R6[3]
R6[4] <= register_file:RF.R6[4]
R6[5] <= register_file:RF.R6[5]
R6[6] <= register_file:RF.R6[6]
R6[7] <= register_file:RF.R6[7]
R6[8] <= register_file:RF.R6[8]
R6[9] <= register_file:RF.R6[9]
R6[10] <= register_file:RF.R6[10]
R6[11] <= register_file:RF.R6[11]
R6[12] <= register_file:RF.R6[12]
R6[13] <= register_file:RF.R6[13]
R6[14] <= register_file:RF.R6[14]
R6[15] <= register_file:RF.R6[15]
R7[0] <= register_file:RF.R7[0]
R7[1] <= register_file:RF.R7[1]
R7[2] <= register_file:RF.R7[2]
R7[3] <= register_file:RF.R7[3]
R7[4] <= register_file:RF.R7[4]
R7[5] <= register_file:RF.R7[5]
R7[6] <= register_file:RF.R7[6]
R7[7] <= register_file:RF.R7[7]
R7[8] <= register_file:RF.R7[8]
R7[9] <= register_file:RF.R7[9]
R7[10] <= register_file:RF.R7[10]
R7[11] <= register_file:RF.R7[11]
R7[12] <= register_file:RF.R7[12]
R7[13] <= register_file:RF.R7[13]
R7[14] <= register_file:RF.R7[14]
R7[15] <= register_file:RF.R7[15]
PC_data[0] <= n_bit_register:PC.data_out[0]
PC_data[1] <= n_bit_register:PC.data_out[1]
PC_data[2] <= n_bit_register:PC.data_out[2]
PC_data[3] <= n_bit_register:PC.data_out[3]
PC_data[4] <= n_bit_register:PC.data_out[4]
PC_data[5] <= n_bit_register:PC.data_out[5]
PC_data[6] <= n_bit_register:PC.data_out[6]
PC_data[7] <= n_bit_register:PC.data_out[7]
PC_data[8] <= n_bit_register:PC.data_out[8]
PC_data[9] <= n_bit_register:PC.data_out[9]
PC_data[10] <= n_bit_register:PC.data_out[10]
PC_data[11] <= n_bit_register:PC.data_out[11]
PC_data[12] <= n_bit_register:PC.data_out[12]
PC_data[13] <= n_bit_register:PC.data_out[13]
PC_data[14] <= n_bit_register:PC.data_out[14]
PC_data[15] <= n_bit_register:PC.data_out[15]


|fsm|datapath:cpu_datapath|ConditionCodeRegister:Cond_Code
clk => zero_flag.CLK
clk => carry_flag.CLK
rst => zero_flag.ACLR
rst => carry_flag.ACLR
cr_en => carry_flag.ENA
cr_en => zero_flag.ENA
carry_in => carry_flag.DATAIN
zero_in => zero_flag.DATAIN
condition[0] <= zero_flag.DB_MAX_OUTPUT_PORT_TYPE
condition[1] <= carry_flag.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|n_bit_register:PC
clk => reg[0].CLK
clk => reg[1].CLK
clk => reg[2].CLK
clk => reg[3].CLK
clk => reg[4].CLK
clk => reg[5].CLK
clk => reg[6].CLK
clk => reg[7].CLK
clk => reg[8].CLK
clk => reg[9].CLK
clk => reg[10].CLK
clk => reg[11].CLK
clk => reg[12].CLK
clk => reg[13].CLK
clk => reg[14].CLK
clk => reg[15].CLK
reset => reg[0].ACLR
reset => reg[1].ACLR
reset => reg[2].ACLR
reset => reg[3].ACLR
reset => reg[4].ACLR
reset => reg[5].ACLR
reset => reg[6].ACLR
reset => reg[7].ACLR
reset => reg[8].ACLR
reset => reg[9].ACLR
reset => reg[10].ACLR
reset => reg[11].ACLR
reset => reg[12].ACLR
reset => reg[13].ACLR
reset => reg[14].ACLR
reset => reg[15].ACLR
write_en => reg[15].ENA
write_en => reg[14].ENA
write_en => reg[13].ENA
write_en => reg[12].ENA
write_en => reg[11].ENA
write_en => reg[10].ENA
write_en => reg[9].ENA
write_en => reg[8].ENA
write_en => reg[7].ENA
write_en => reg[6].ENA
write_en => reg[5].ENA
write_en => reg[4].ENA
write_en => reg[3].ENA
write_en => reg[2].ENA
write_en => reg[1].ENA
write_en => reg[0].ENA
data_in[0] => reg[0].DATAIN
data_in[1] => reg[1].DATAIN
data_in[2] => reg[2].DATAIN
data_in[3] => reg[3].DATAIN
data_in[4] => reg[4].DATAIN
data_in[5] => reg[5].DATAIN
data_in[6] => reg[6].DATAIN
data_in[7] => reg[7].DATAIN
data_in[8] => reg[8].DATAIN
data_in[9] => reg[9].DATAIN
data_in[10] => reg[10].DATAIN
data_in[11] => reg[11].DATAIN
data_in[12] => reg[12].DATAIN
data_in[13] => reg[13].DATAIN
data_in[14] => reg[14].DATAIN
data_in[15] => reg[15].DATAIN
data_out[0] <= reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= reg[15].DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|instruction_register:IR
clk => reg[0].CLK
clk => reg[1].CLK
clk => reg[2].CLK
clk => reg[3].CLK
clk => reg[4].CLK
clk => reg[5].CLK
clk => reg[6].CLK
clk => reg[7].CLK
clk => reg[8].CLK
clk => reg[9].CLK
clk => reg[10].CLK
clk => reg[11].CLK
clk => reg[12].CLK
clk => reg[13].CLK
clk => reg[14].CLK
clk => reg[15].CLK
reset => reg[0].ACLR
reset => reg[1].ACLR
reset => reg[2].ACLR
reset => reg[3].ACLR
reset => reg[4].ACLR
reset => reg[5].ACLR
reset => reg[6].ACLR
reset => reg[7].ACLR
reset => reg[8].ACLR
reset => reg[9].ACLR
reset => reg[10].ACLR
reset => reg[11].ACLR
reset => reg[12].ACLR
reset => reg[13].ACLR
reset => reg[14].ACLR
reset => reg[15].ACLR
write_en => reg[15].ENA
write_en => reg[14].ENA
write_en => reg[13].ENA
write_en => reg[12].ENA
write_en => reg[11].ENA
write_en => reg[10].ENA
write_en => reg[9].ENA
write_en => reg[8].ENA
write_en => reg[7].ENA
write_en => reg[6].ENA
write_en => reg[5].ENA
write_en => reg[4].ENA
write_en => reg[3].ENA
write_en => reg[2].ENA
write_en => reg[1].ENA
write_en => reg[0].ENA
data_in[0] => reg[0].DATAIN
data_in[1] => reg[1].DATAIN
data_in[2] => reg[2].DATAIN
data_in[3] => reg[3].DATAIN
data_in[4] => reg[4].DATAIN
data_in[5] => reg[5].DATAIN
data_in[6] => reg[6].DATAIN
data_in[7] => reg[7].DATAIN
data_in[8] => reg[8].DATAIN
data_in[9] => reg[9].DATAIN
data_in[10] => reg[10].DATAIN
data_in[11] => reg[11].DATAIN
data_in[12] => reg[12].DATAIN
data_in[13] => reg[13].DATAIN
data_in[14] => reg[14].DATAIN
data_in[15] => reg[15].DATAIN
bits_15_12[0] <= reg[12].DB_MAX_OUTPUT_PORT_TYPE
bits_15_12[1] <= reg[13].DB_MAX_OUTPUT_PORT_TYPE
bits_15_12[2] <= reg[14].DB_MAX_OUTPUT_PORT_TYPE
bits_15_12[3] <= reg[15].DB_MAX_OUTPUT_PORT_TYPE
bits_11_9[0] <= reg[9].DB_MAX_OUTPUT_PORT_TYPE
bits_11_9[1] <= reg[10].DB_MAX_OUTPUT_PORT_TYPE
bits_11_9[2] <= reg[11].DB_MAX_OUTPUT_PORT_TYPE
bits_8_6[0] <= reg[6].DB_MAX_OUTPUT_PORT_TYPE
bits_8_6[1] <= reg[7].DB_MAX_OUTPUT_PORT_TYPE
bits_8_6[2] <= reg[8].DB_MAX_OUTPUT_PORT_TYPE
bits_5_3[0] <= reg[3].DB_MAX_OUTPUT_PORT_TYPE
bits_5_3[1] <= reg[4].DB_MAX_OUTPUT_PORT_TYPE
bits_5_3[2] <= reg[5].DB_MAX_OUTPUT_PORT_TYPE
bits_5_0[0] <= reg[0].DB_MAX_OUTPUT_PORT_TYPE
bits_5_0[1] <= reg[1].DB_MAX_OUTPUT_PORT_TYPE
bits_5_0[2] <= reg[2].DB_MAX_OUTPUT_PORT_TYPE
bits_5_0[3] <= reg[3].DB_MAX_OUTPUT_PORT_TYPE
bits_5_0[4] <= reg[4].DB_MAX_OUTPUT_PORT_TYPE
bits_5_0[5] <= reg[5].DB_MAX_OUTPUT_PORT_TYPE
bits_8_0[0] <= reg[0].DB_MAX_OUTPUT_PORT_TYPE
bits_8_0[1] <= reg[1].DB_MAX_OUTPUT_PORT_TYPE
bits_8_0[2] <= reg[2].DB_MAX_OUTPUT_PORT_TYPE
bits_8_0[3] <= reg[3].DB_MAX_OUTPUT_PORT_TYPE
bits_8_0[4] <= reg[4].DB_MAX_OUTPUT_PORT_TYPE
bits_8_0[5] <= reg[5].DB_MAX_OUTPUT_PORT_TYPE
bits_8_0[6] <= reg[6].DB_MAX_OUTPUT_PORT_TYPE
bits_8_0[7] <= reg[7].DB_MAX_OUTPUT_PORT_TYPE
bits_8_0[8] <= reg[8].DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|memory:memory
mem_add[0] => mem~2.DATAIN
mem_add[0] => mem.WADDR
mem_add[0] => mem.RADDR
mem_add[1] => mem~1.DATAIN
mem_add[1] => mem.WADDR1
mem_add[1] => mem.RADDR1
mem_add[2] => mem~0.DATAIN
mem_add[2] => mem.WADDR2
mem_add[2] => mem.RADDR2
mem_add[3] => ~NO_FANOUT~
mem_add[4] => ~NO_FANOUT~
mem_add[5] => ~NO_FANOUT~
mem_add[6] => ~NO_FANOUT~
mem_add[7] => ~NO_FANOUT~
mem_add[8] => ~NO_FANOUT~
mem_add[9] => ~NO_FANOUT~
mem_add[10] => ~NO_FANOUT~
mem_add[11] => ~NO_FANOUT~
mem_add[12] => ~NO_FANOUT~
mem_add[13] => ~NO_FANOUT~
mem_add[14] => ~NO_FANOUT~
mem_add[15] => ~NO_FANOUT~
mem_data_in[0] => mem~18.DATAIN
mem_data_in[0] => mem.DATAIN
mem_data_in[1] => mem~17.DATAIN
mem_data_in[1] => mem.DATAIN1
mem_data_in[2] => mem~16.DATAIN
mem_data_in[2] => mem.DATAIN2
mem_data_in[3] => mem~15.DATAIN
mem_data_in[3] => mem.DATAIN3
mem_data_in[4] => mem~14.DATAIN
mem_data_in[4] => mem.DATAIN4
mem_data_in[5] => mem~13.DATAIN
mem_data_in[5] => mem.DATAIN5
mem_data_in[6] => mem~12.DATAIN
mem_data_in[6] => mem.DATAIN6
mem_data_in[7] => mem~11.DATAIN
mem_data_in[7] => mem.DATAIN7
mem_data_in[8] => mem~10.DATAIN
mem_data_in[8] => mem.DATAIN8
mem_data_in[9] => mem~9.DATAIN
mem_data_in[9] => mem.DATAIN9
mem_data_in[10] => mem~8.DATAIN
mem_data_in[10] => mem.DATAIN10
mem_data_in[11] => mem~7.DATAIN
mem_data_in[11] => mem.DATAIN11
mem_data_in[12] => mem~6.DATAIN
mem_data_in[12] => mem.DATAIN12
mem_data_in[13] => mem~5.DATAIN
mem_data_in[13] => mem.DATAIN13
mem_data_in[14] => mem~4.DATAIN
mem_data_in[14] => mem.DATAIN14
mem_data_in[15] => mem~3.DATAIN
mem_data_in[15] => mem.DATAIN15
mem_data_out[0] <= mem.DATAOUT
mem_data_out[1] <= mem.DATAOUT1
mem_data_out[2] <= mem.DATAOUT2
mem_data_out[3] <= mem.DATAOUT3
mem_data_out[4] <= mem.DATAOUT4
mem_data_out[5] <= mem.DATAOUT5
mem_data_out[6] <= mem.DATAOUT6
mem_data_out[7] <= mem.DATAOUT7
mem_data_out[8] <= mem.DATAOUT8
mem_data_out[9] <= mem.DATAOUT9
mem_data_out[10] <= mem.DATAOUT10
mem_data_out[11] <= mem.DATAOUT11
mem_data_out[12] <= mem.DATAOUT12
mem_data_out[13] <= mem.DATAOUT13
mem_data_out[14] <= mem.DATAOUT14
mem_data_out[15] <= mem.DATAOUT15
mem_write_en => mem~19.DATAIN
mem_write_en => mem.WE
clock => mem~19.CLK
clock => mem~0.CLK
clock => mem~1.CLK
clock => mem~2.CLK
clock => mem~3.CLK
clock => mem~4.CLK
clock => mem~5.CLK
clock => mem~6.CLK
clock => mem~7.CLK
clock => mem~8.CLK
clock => mem~9.CLK
clock => mem~10.CLK
clock => mem~11.CLK
clock => mem~12.CLK
clock => mem~13.CLK
clock => mem~14.CLK
clock => mem~15.CLK
clock => mem~16.CLK
clock => mem~17.CLK
clock => mem~18.CLK
clock => mem.CLK0


|fsm|datapath:cpu_datapath|register_file:RF
RF_A1[0] => mux8x1:inst_multiplexer_1.sel[0]
RF_A1[1] => mux8x1:inst_multiplexer_1.sel[1]
RF_A1[2] => mux8x1:inst_multiplexer_1.sel[2]
RF_A2[0] => mux8x1:inst_multiplexer_2.sel[0]
RF_A2[1] => mux8x1:inst_multiplexer_2.sel[1]
RF_A2[2] => mux8x1:inst_multiplexer_2.sel[2]
RF_A3[0] => demux1x8:inst_demultiplexer.sel[0]
RF_A3[1] => demux1x8:inst_demultiplexer.sel[1]
RF_A3[2] => demux1x8:inst_demultiplexer.sel[2]
RF_D3[0] => reg:gen:0:inst_reg_i.D[0]
RF_D3[0] => reg:gen:1:inst_reg_i.D[0]
RF_D3[0] => reg:gen:2:inst_reg_i.D[0]
RF_D3[0] => reg:gen:3:inst_reg_i.D[0]
RF_D3[0] => reg:gen:4:inst_reg_i.D[0]
RF_D3[0] => reg:gen:5:inst_reg_i.D[0]
RF_D3[0] => reg:gen:6:inst_reg_i.D[0]
RF_D3[0] => reg:gen:7:inst_reg_i.D[0]
RF_D3[1] => reg:gen:0:inst_reg_i.D[1]
RF_D3[1] => reg:gen:1:inst_reg_i.D[1]
RF_D3[1] => reg:gen:2:inst_reg_i.D[1]
RF_D3[1] => reg:gen:3:inst_reg_i.D[1]
RF_D3[1] => reg:gen:4:inst_reg_i.D[1]
RF_D3[1] => reg:gen:5:inst_reg_i.D[1]
RF_D3[1] => reg:gen:6:inst_reg_i.D[1]
RF_D3[1] => reg:gen:7:inst_reg_i.D[1]
RF_D3[2] => reg:gen:0:inst_reg_i.D[2]
RF_D3[2] => reg:gen:1:inst_reg_i.D[2]
RF_D3[2] => reg:gen:2:inst_reg_i.D[2]
RF_D3[2] => reg:gen:3:inst_reg_i.D[2]
RF_D3[2] => reg:gen:4:inst_reg_i.D[2]
RF_D3[2] => reg:gen:5:inst_reg_i.D[2]
RF_D3[2] => reg:gen:6:inst_reg_i.D[2]
RF_D3[2] => reg:gen:7:inst_reg_i.D[2]
RF_D3[3] => reg:gen:0:inst_reg_i.D[3]
RF_D3[3] => reg:gen:1:inst_reg_i.D[3]
RF_D3[3] => reg:gen:2:inst_reg_i.D[3]
RF_D3[3] => reg:gen:3:inst_reg_i.D[3]
RF_D3[3] => reg:gen:4:inst_reg_i.D[3]
RF_D3[3] => reg:gen:5:inst_reg_i.D[3]
RF_D3[3] => reg:gen:6:inst_reg_i.D[3]
RF_D3[3] => reg:gen:7:inst_reg_i.D[3]
RF_D3[4] => reg:gen:0:inst_reg_i.D[4]
RF_D3[4] => reg:gen:1:inst_reg_i.D[4]
RF_D3[4] => reg:gen:2:inst_reg_i.D[4]
RF_D3[4] => reg:gen:3:inst_reg_i.D[4]
RF_D3[4] => reg:gen:4:inst_reg_i.D[4]
RF_D3[4] => reg:gen:5:inst_reg_i.D[4]
RF_D3[4] => reg:gen:6:inst_reg_i.D[4]
RF_D3[4] => reg:gen:7:inst_reg_i.D[4]
RF_D3[5] => reg:gen:0:inst_reg_i.D[5]
RF_D3[5] => reg:gen:1:inst_reg_i.D[5]
RF_D3[5] => reg:gen:2:inst_reg_i.D[5]
RF_D3[5] => reg:gen:3:inst_reg_i.D[5]
RF_D3[5] => reg:gen:4:inst_reg_i.D[5]
RF_D3[5] => reg:gen:5:inst_reg_i.D[5]
RF_D3[5] => reg:gen:6:inst_reg_i.D[5]
RF_D3[5] => reg:gen:7:inst_reg_i.D[5]
RF_D3[6] => reg:gen:0:inst_reg_i.D[6]
RF_D3[6] => reg:gen:1:inst_reg_i.D[6]
RF_D3[6] => reg:gen:2:inst_reg_i.D[6]
RF_D3[6] => reg:gen:3:inst_reg_i.D[6]
RF_D3[6] => reg:gen:4:inst_reg_i.D[6]
RF_D3[6] => reg:gen:5:inst_reg_i.D[6]
RF_D3[6] => reg:gen:6:inst_reg_i.D[6]
RF_D3[6] => reg:gen:7:inst_reg_i.D[6]
RF_D3[7] => reg:gen:0:inst_reg_i.D[7]
RF_D3[7] => reg:gen:1:inst_reg_i.D[7]
RF_D3[7] => reg:gen:2:inst_reg_i.D[7]
RF_D3[7] => reg:gen:3:inst_reg_i.D[7]
RF_D3[7] => reg:gen:4:inst_reg_i.D[7]
RF_D3[7] => reg:gen:5:inst_reg_i.D[7]
RF_D3[7] => reg:gen:6:inst_reg_i.D[7]
RF_D3[7] => reg:gen:7:inst_reg_i.D[7]
RF_D3[8] => reg:gen:0:inst_reg_i.D[8]
RF_D3[8] => reg:gen:1:inst_reg_i.D[8]
RF_D3[8] => reg:gen:2:inst_reg_i.D[8]
RF_D3[8] => reg:gen:3:inst_reg_i.D[8]
RF_D3[8] => reg:gen:4:inst_reg_i.D[8]
RF_D3[8] => reg:gen:5:inst_reg_i.D[8]
RF_D3[8] => reg:gen:6:inst_reg_i.D[8]
RF_D3[8] => reg:gen:7:inst_reg_i.D[8]
RF_D3[9] => reg:gen:0:inst_reg_i.D[9]
RF_D3[9] => reg:gen:1:inst_reg_i.D[9]
RF_D3[9] => reg:gen:2:inst_reg_i.D[9]
RF_D3[9] => reg:gen:3:inst_reg_i.D[9]
RF_D3[9] => reg:gen:4:inst_reg_i.D[9]
RF_D3[9] => reg:gen:5:inst_reg_i.D[9]
RF_D3[9] => reg:gen:6:inst_reg_i.D[9]
RF_D3[9] => reg:gen:7:inst_reg_i.D[9]
RF_D3[10] => reg:gen:0:inst_reg_i.D[10]
RF_D3[10] => reg:gen:1:inst_reg_i.D[10]
RF_D3[10] => reg:gen:2:inst_reg_i.D[10]
RF_D3[10] => reg:gen:3:inst_reg_i.D[10]
RF_D3[10] => reg:gen:4:inst_reg_i.D[10]
RF_D3[10] => reg:gen:5:inst_reg_i.D[10]
RF_D3[10] => reg:gen:6:inst_reg_i.D[10]
RF_D3[10] => reg:gen:7:inst_reg_i.D[10]
RF_D3[11] => reg:gen:0:inst_reg_i.D[11]
RF_D3[11] => reg:gen:1:inst_reg_i.D[11]
RF_D3[11] => reg:gen:2:inst_reg_i.D[11]
RF_D3[11] => reg:gen:3:inst_reg_i.D[11]
RF_D3[11] => reg:gen:4:inst_reg_i.D[11]
RF_D3[11] => reg:gen:5:inst_reg_i.D[11]
RF_D3[11] => reg:gen:6:inst_reg_i.D[11]
RF_D3[11] => reg:gen:7:inst_reg_i.D[11]
RF_D3[12] => reg:gen:0:inst_reg_i.D[12]
RF_D3[12] => reg:gen:1:inst_reg_i.D[12]
RF_D3[12] => reg:gen:2:inst_reg_i.D[12]
RF_D3[12] => reg:gen:3:inst_reg_i.D[12]
RF_D3[12] => reg:gen:4:inst_reg_i.D[12]
RF_D3[12] => reg:gen:5:inst_reg_i.D[12]
RF_D3[12] => reg:gen:6:inst_reg_i.D[12]
RF_D3[12] => reg:gen:7:inst_reg_i.D[12]
RF_D3[13] => reg:gen:0:inst_reg_i.D[13]
RF_D3[13] => reg:gen:1:inst_reg_i.D[13]
RF_D3[13] => reg:gen:2:inst_reg_i.D[13]
RF_D3[13] => reg:gen:3:inst_reg_i.D[13]
RF_D3[13] => reg:gen:4:inst_reg_i.D[13]
RF_D3[13] => reg:gen:5:inst_reg_i.D[13]
RF_D3[13] => reg:gen:6:inst_reg_i.D[13]
RF_D3[13] => reg:gen:7:inst_reg_i.D[13]
RF_D3[14] => reg:gen:0:inst_reg_i.D[14]
RF_D3[14] => reg:gen:1:inst_reg_i.D[14]
RF_D3[14] => reg:gen:2:inst_reg_i.D[14]
RF_D3[14] => reg:gen:3:inst_reg_i.D[14]
RF_D3[14] => reg:gen:4:inst_reg_i.D[14]
RF_D3[14] => reg:gen:5:inst_reg_i.D[14]
RF_D3[14] => reg:gen:6:inst_reg_i.D[14]
RF_D3[14] => reg:gen:7:inst_reg_i.D[14]
RF_D3[15] => reg:gen:0:inst_reg_i.D[15]
RF_D3[15] => reg:gen:1:inst_reg_i.D[15]
RF_D3[15] => reg:gen:2:inst_reg_i.D[15]
RF_D3[15] => reg:gen:3:inst_reg_i.D[15]
RF_D3[15] => reg:gen:4:inst_reg_i.D[15]
RF_D3[15] => reg:gen:5:inst_reg_i.D[15]
RF_D3[15] => reg:gen:6:inst_reg_i.D[15]
RF_D3[15] => reg:gen:7:inst_reg_i.D[15]
RF_D1[0] <= mux8x1:inst_multiplexer_1.outp[0]
RF_D1[1] <= mux8x1:inst_multiplexer_1.outp[1]
RF_D1[2] <= mux8x1:inst_multiplexer_1.outp[2]
RF_D1[3] <= mux8x1:inst_multiplexer_1.outp[3]
RF_D1[4] <= mux8x1:inst_multiplexer_1.outp[4]
RF_D1[5] <= mux8x1:inst_multiplexer_1.outp[5]
RF_D1[6] <= mux8x1:inst_multiplexer_1.outp[6]
RF_D1[7] <= mux8x1:inst_multiplexer_1.outp[7]
RF_D1[8] <= mux8x1:inst_multiplexer_1.outp[8]
RF_D1[9] <= mux8x1:inst_multiplexer_1.outp[9]
RF_D1[10] <= mux8x1:inst_multiplexer_1.outp[10]
RF_D1[11] <= mux8x1:inst_multiplexer_1.outp[11]
RF_D1[12] <= mux8x1:inst_multiplexer_1.outp[12]
RF_D1[13] <= mux8x1:inst_multiplexer_1.outp[13]
RF_D1[14] <= mux8x1:inst_multiplexer_1.outp[14]
RF_D1[15] <= mux8x1:inst_multiplexer_1.outp[15]
RF_D2[0] <= mux8x1:inst_multiplexer_2.outp[0]
RF_D2[1] <= mux8x1:inst_multiplexer_2.outp[1]
RF_D2[2] <= mux8x1:inst_multiplexer_2.outp[2]
RF_D2[3] <= mux8x1:inst_multiplexer_2.outp[3]
RF_D2[4] <= mux8x1:inst_multiplexer_2.outp[4]
RF_D2[5] <= mux8x1:inst_multiplexer_2.outp[5]
RF_D2[6] <= mux8x1:inst_multiplexer_2.outp[6]
RF_D2[7] <= mux8x1:inst_multiplexer_2.outp[7]
RF_D2[8] <= mux8x1:inst_multiplexer_2.outp[8]
RF_D2[9] <= mux8x1:inst_multiplexer_2.outp[9]
RF_D2[10] <= mux8x1:inst_multiplexer_2.outp[10]
RF_D2[11] <= mux8x1:inst_multiplexer_2.outp[11]
RF_D2[12] <= mux8x1:inst_multiplexer_2.outp[12]
RF_D2[13] <= mux8x1:inst_multiplexer_2.outp[13]
RF_D2[14] <= mux8x1:inst_multiplexer_2.outp[14]
RF_D2[15] <= mux8x1:inst_multiplexer_2.outp[15]
clk => reg:gen:0:inst_reg_i.clk
clk => reg:gen:1:inst_reg_i.clk
clk => reg:gen:2:inst_reg_i.clk
clk => reg:gen:3:inst_reg_i.clk
clk => reg:gen:4:inst_reg_i.clk
clk => reg:gen:5:inst_reg_i.clk
clk => reg:gen:6:inst_reg_i.clk
clk => reg:gen:7:inst_reg_i.clk
write_en => demux1x8:inst_demultiplexer.inp
rst => reg:gen:0:inst_reg_i.rst
rst => reg:gen:1:inst_reg_i.rst
rst => reg:gen:2:inst_reg_i.rst
rst => reg:gen:3:inst_reg_i.rst
rst => reg:gen:4:inst_reg_i.rst
rst => reg:gen:5:inst_reg_i.rst
rst => reg:gen:6:inst_reg_i.rst
rst => reg:gen:7:inst_reg_i.rst
R0[0] <= reg:gen:0:inst_reg_i.Q[0]
R0[1] <= reg:gen:0:inst_reg_i.Q[1]
R0[2] <= reg:gen:0:inst_reg_i.Q[2]
R0[3] <= reg:gen:0:inst_reg_i.Q[3]
R0[4] <= reg:gen:0:inst_reg_i.Q[4]
R0[5] <= reg:gen:0:inst_reg_i.Q[5]
R0[6] <= reg:gen:0:inst_reg_i.Q[6]
R0[7] <= reg:gen:0:inst_reg_i.Q[7]
R0[8] <= reg:gen:0:inst_reg_i.Q[8]
R0[9] <= reg:gen:0:inst_reg_i.Q[9]
R0[10] <= reg:gen:0:inst_reg_i.Q[10]
R0[11] <= reg:gen:0:inst_reg_i.Q[11]
R0[12] <= reg:gen:0:inst_reg_i.Q[12]
R0[13] <= reg:gen:0:inst_reg_i.Q[13]
R0[14] <= reg:gen:0:inst_reg_i.Q[14]
R0[15] <= reg:gen:0:inst_reg_i.Q[15]
R1[0] <= reg:gen:1:inst_reg_i.Q[0]
R1[1] <= reg:gen:1:inst_reg_i.Q[1]
R1[2] <= reg:gen:1:inst_reg_i.Q[2]
R1[3] <= reg:gen:1:inst_reg_i.Q[3]
R1[4] <= reg:gen:1:inst_reg_i.Q[4]
R1[5] <= reg:gen:1:inst_reg_i.Q[5]
R1[6] <= reg:gen:1:inst_reg_i.Q[6]
R1[7] <= reg:gen:1:inst_reg_i.Q[7]
R1[8] <= reg:gen:1:inst_reg_i.Q[8]
R1[9] <= reg:gen:1:inst_reg_i.Q[9]
R1[10] <= reg:gen:1:inst_reg_i.Q[10]
R1[11] <= reg:gen:1:inst_reg_i.Q[11]
R1[12] <= reg:gen:1:inst_reg_i.Q[12]
R1[13] <= reg:gen:1:inst_reg_i.Q[13]
R1[14] <= reg:gen:1:inst_reg_i.Q[14]
R1[15] <= reg:gen:1:inst_reg_i.Q[15]
R2[0] <= reg:gen:2:inst_reg_i.Q[0]
R2[1] <= reg:gen:2:inst_reg_i.Q[1]
R2[2] <= reg:gen:2:inst_reg_i.Q[2]
R2[3] <= reg:gen:2:inst_reg_i.Q[3]
R2[4] <= reg:gen:2:inst_reg_i.Q[4]
R2[5] <= reg:gen:2:inst_reg_i.Q[5]
R2[6] <= reg:gen:2:inst_reg_i.Q[6]
R2[7] <= reg:gen:2:inst_reg_i.Q[7]
R2[8] <= reg:gen:2:inst_reg_i.Q[8]
R2[9] <= reg:gen:2:inst_reg_i.Q[9]
R2[10] <= reg:gen:2:inst_reg_i.Q[10]
R2[11] <= reg:gen:2:inst_reg_i.Q[11]
R2[12] <= reg:gen:2:inst_reg_i.Q[12]
R2[13] <= reg:gen:2:inst_reg_i.Q[13]
R2[14] <= reg:gen:2:inst_reg_i.Q[14]
R2[15] <= reg:gen:2:inst_reg_i.Q[15]
R3[0] <= reg:gen:3:inst_reg_i.Q[0]
R3[1] <= reg:gen:3:inst_reg_i.Q[1]
R3[2] <= reg:gen:3:inst_reg_i.Q[2]
R3[3] <= reg:gen:3:inst_reg_i.Q[3]
R3[4] <= reg:gen:3:inst_reg_i.Q[4]
R3[5] <= reg:gen:3:inst_reg_i.Q[5]
R3[6] <= reg:gen:3:inst_reg_i.Q[6]
R3[7] <= reg:gen:3:inst_reg_i.Q[7]
R3[8] <= reg:gen:3:inst_reg_i.Q[8]
R3[9] <= reg:gen:3:inst_reg_i.Q[9]
R3[10] <= reg:gen:3:inst_reg_i.Q[10]
R3[11] <= reg:gen:3:inst_reg_i.Q[11]
R3[12] <= reg:gen:3:inst_reg_i.Q[12]
R3[13] <= reg:gen:3:inst_reg_i.Q[13]
R3[14] <= reg:gen:3:inst_reg_i.Q[14]
R3[15] <= reg:gen:3:inst_reg_i.Q[15]
R4[0] <= reg:gen:4:inst_reg_i.Q[0]
R4[1] <= reg:gen:4:inst_reg_i.Q[1]
R4[2] <= reg:gen:4:inst_reg_i.Q[2]
R4[3] <= reg:gen:4:inst_reg_i.Q[3]
R4[4] <= reg:gen:4:inst_reg_i.Q[4]
R4[5] <= reg:gen:4:inst_reg_i.Q[5]
R4[6] <= reg:gen:4:inst_reg_i.Q[6]
R4[7] <= reg:gen:4:inst_reg_i.Q[7]
R4[8] <= reg:gen:4:inst_reg_i.Q[8]
R4[9] <= reg:gen:4:inst_reg_i.Q[9]
R4[10] <= reg:gen:4:inst_reg_i.Q[10]
R4[11] <= reg:gen:4:inst_reg_i.Q[11]
R4[12] <= reg:gen:4:inst_reg_i.Q[12]
R4[13] <= reg:gen:4:inst_reg_i.Q[13]
R4[14] <= reg:gen:4:inst_reg_i.Q[14]
R4[15] <= reg:gen:4:inst_reg_i.Q[15]
R5[0] <= reg:gen:5:inst_reg_i.Q[0]
R5[1] <= reg:gen:5:inst_reg_i.Q[1]
R5[2] <= reg:gen:5:inst_reg_i.Q[2]
R5[3] <= reg:gen:5:inst_reg_i.Q[3]
R5[4] <= reg:gen:5:inst_reg_i.Q[4]
R5[5] <= reg:gen:5:inst_reg_i.Q[5]
R5[6] <= reg:gen:5:inst_reg_i.Q[6]
R5[7] <= reg:gen:5:inst_reg_i.Q[7]
R5[8] <= reg:gen:5:inst_reg_i.Q[8]
R5[9] <= reg:gen:5:inst_reg_i.Q[9]
R5[10] <= reg:gen:5:inst_reg_i.Q[10]
R5[11] <= reg:gen:5:inst_reg_i.Q[11]
R5[12] <= reg:gen:5:inst_reg_i.Q[12]
R5[13] <= reg:gen:5:inst_reg_i.Q[13]
R5[14] <= reg:gen:5:inst_reg_i.Q[14]
R5[15] <= reg:gen:5:inst_reg_i.Q[15]
R6[0] <= reg:gen:6:inst_reg_i.Q[0]
R6[1] <= reg:gen:6:inst_reg_i.Q[1]
R6[2] <= reg:gen:6:inst_reg_i.Q[2]
R6[3] <= reg:gen:6:inst_reg_i.Q[3]
R6[4] <= reg:gen:6:inst_reg_i.Q[4]
R6[5] <= reg:gen:6:inst_reg_i.Q[5]
R6[6] <= reg:gen:6:inst_reg_i.Q[6]
R6[7] <= reg:gen:6:inst_reg_i.Q[7]
R6[8] <= reg:gen:6:inst_reg_i.Q[8]
R6[9] <= reg:gen:6:inst_reg_i.Q[9]
R6[10] <= reg:gen:6:inst_reg_i.Q[10]
R6[11] <= reg:gen:6:inst_reg_i.Q[11]
R6[12] <= reg:gen:6:inst_reg_i.Q[12]
R6[13] <= reg:gen:6:inst_reg_i.Q[13]
R6[14] <= reg:gen:6:inst_reg_i.Q[14]
R6[15] <= reg:gen:6:inst_reg_i.Q[15]
R7[0] <= reg:gen:7:inst_reg_i.Q[0]
R7[1] <= reg:gen:7:inst_reg_i.Q[1]
R7[2] <= reg:gen:7:inst_reg_i.Q[2]
R7[3] <= reg:gen:7:inst_reg_i.Q[3]
R7[4] <= reg:gen:7:inst_reg_i.Q[4]
R7[5] <= reg:gen:7:inst_reg_i.Q[5]
R7[6] <= reg:gen:7:inst_reg_i.Q[6]
R7[7] <= reg:gen:7:inst_reg_i.Q[7]
R7[8] <= reg:gen:7:inst_reg_i.Q[8]
R7[9] <= reg:gen:7:inst_reg_i.Q[9]
R7[10] <= reg:gen:7:inst_reg_i.Q[10]
R7[11] <= reg:gen:7:inst_reg_i.Q[11]
R7[12] <= reg:gen:7:inst_reg_i.Q[12]
R7[13] <= reg:gen:7:inst_reg_i.Q[13]
R7[14] <= reg:gen:7:inst_reg_i.Q[14]
R7[15] <= reg:gen:7:inst_reg_i.Q[15]


|fsm|datapath:cpu_datapath|register_file:RF|demux1x8:inst_demultiplexer
inp => outp.IN1
inp => outp.IN1
inp => outp.IN1
inp => outp.IN1
inp => outp.IN1
inp => outp.IN1
inp => outp.IN1
inp => outp.IN1
sel[0] => Equal0.IN2
sel[0] => Equal1.IN0
sel[0] => Equal2.IN2
sel[0] => Equal3.IN1
sel[0] => Equal4.IN2
sel[0] => Equal5.IN1
sel[0] => Equal6.IN2
sel[0] => Equal7.IN2
sel[1] => Equal0.IN1
sel[1] => Equal1.IN2
sel[1] => Equal2.IN0
sel[1] => Equal3.IN0
sel[1] => Equal4.IN1
sel[1] => Equal5.IN2
sel[1] => Equal6.IN1
sel[1] => Equal7.IN1
sel[2] => Equal0.IN0
sel[2] => Equal1.IN1
sel[2] => Equal2.IN1
sel[2] => Equal3.IN2
sel[2] => Equal4.IN0
sel[2] => Equal5.IN0
sel[2] => Equal6.IN0
sel[2] => Equal7.IN0
outp[0] <= outp.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= outp.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= outp.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= outp.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= outp.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= outp.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= outp.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= outp.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|register_file:RF|mux8x1:inst_multiplexer_1
inp0[0] => Mux15.IN0
inp0[1] => Mux14.IN0
inp0[2] => Mux13.IN0
inp0[3] => Mux12.IN0
inp0[4] => Mux11.IN0
inp0[5] => Mux10.IN0
inp0[6] => Mux9.IN0
inp0[7] => Mux8.IN0
inp0[8] => Mux7.IN0
inp0[9] => Mux6.IN0
inp0[10] => Mux5.IN0
inp0[11] => Mux4.IN0
inp0[12] => Mux3.IN0
inp0[13] => Mux2.IN0
inp0[14] => Mux1.IN0
inp0[15] => Mux0.IN0
inp1[0] => Mux15.IN1
inp1[1] => Mux14.IN1
inp1[2] => Mux13.IN1
inp1[3] => Mux12.IN1
inp1[4] => Mux11.IN1
inp1[5] => Mux10.IN1
inp1[6] => Mux9.IN1
inp1[7] => Mux8.IN1
inp1[8] => Mux7.IN1
inp1[9] => Mux6.IN1
inp1[10] => Mux5.IN1
inp1[11] => Mux4.IN1
inp1[12] => Mux3.IN1
inp1[13] => Mux2.IN1
inp1[14] => Mux1.IN1
inp1[15] => Mux0.IN1
inp2[0] => Mux15.IN2
inp2[1] => Mux14.IN2
inp2[2] => Mux13.IN2
inp2[3] => Mux12.IN2
inp2[4] => Mux11.IN2
inp2[5] => Mux10.IN2
inp2[6] => Mux9.IN2
inp2[7] => Mux8.IN2
inp2[8] => Mux7.IN2
inp2[9] => Mux6.IN2
inp2[10] => Mux5.IN2
inp2[11] => Mux4.IN2
inp2[12] => Mux3.IN2
inp2[13] => Mux2.IN2
inp2[14] => Mux1.IN2
inp2[15] => Mux0.IN2
inp3[0] => Mux15.IN3
inp3[1] => Mux14.IN3
inp3[2] => Mux13.IN3
inp3[3] => Mux12.IN3
inp3[4] => Mux11.IN3
inp3[5] => Mux10.IN3
inp3[6] => Mux9.IN3
inp3[7] => Mux8.IN3
inp3[8] => Mux7.IN3
inp3[9] => Mux6.IN3
inp3[10] => Mux5.IN3
inp3[11] => Mux4.IN3
inp3[12] => Mux3.IN3
inp3[13] => Mux2.IN3
inp3[14] => Mux1.IN3
inp3[15] => Mux0.IN3
inp4[0] => Mux15.IN4
inp4[1] => Mux14.IN4
inp4[2] => Mux13.IN4
inp4[3] => Mux12.IN4
inp4[4] => Mux11.IN4
inp4[5] => Mux10.IN4
inp4[6] => Mux9.IN4
inp4[7] => Mux8.IN4
inp4[8] => Mux7.IN4
inp4[9] => Mux6.IN4
inp4[10] => Mux5.IN4
inp4[11] => Mux4.IN4
inp4[12] => Mux3.IN4
inp4[13] => Mux2.IN4
inp4[14] => Mux1.IN4
inp4[15] => Mux0.IN4
inp5[0] => Mux15.IN5
inp5[1] => Mux14.IN5
inp5[2] => Mux13.IN5
inp5[3] => Mux12.IN5
inp5[4] => Mux11.IN5
inp5[5] => Mux10.IN5
inp5[6] => Mux9.IN5
inp5[7] => Mux8.IN5
inp5[8] => Mux7.IN5
inp5[9] => Mux6.IN5
inp5[10] => Mux5.IN5
inp5[11] => Mux4.IN5
inp5[12] => Mux3.IN5
inp5[13] => Mux2.IN5
inp5[14] => Mux1.IN5
inp5[15] => Mux0.IN5
inp6[0] => Mux15.IN6
inp6[1] => Mux14.IN6
inp6[2] => Mux13.IN6
inp6[3] => Mux12.IN6
inp6[4] => Mux11.IN6
inp6[5] => Mux10.IN6
inp6[6] => Mux9.IN6
inp6[7] => Mux8.IN6
inp6[8] => Mux7.IN6
inp6[9] => Mux6.IN6
inp6[10] => Mux5.IN6
inp6[11] => Mux4.IN6
inp6[12] => Mux3.IN6
inp6[13] => Mux2.IN6
inp6[14] => Mux1.IN6
inp6[15] => Mux0.IN6
inp7[0] => Mux15.IN7
inp7[1] => Mux14.IN7
inp7[2] => Mux13.IN7
inp7[3] => Mux12.IN7
inp7[4] => Mux11.IN7
inp7[5] => Mux10.IN7
inp7[6] => Mux9.IN7
inp7[7] => Mux8.IN7
inp7[8] => Mux7.IN7
inp7[9] => Mux6.IN7
inp7[10] => Mux5.IN7
inp7[11] => Mux4.IN7
inp7[12] => Mux3.IN7
inp7[13] => Mux2.IN7
inp7[14] => Mux1.IN7
inp7[15] => Mux0.IN7
sel[0] => Mux0.IN10
sel[0] => Mux1.IN10
sel[0] => Mux2.IN10
sel[0] => Mux3.IN10
sel[0] => Mux4.IN10
sel[0] => Mux5.IN10
sel[0] => Mux6.IN10
sel[0] => Mux7.IN10
sel[0] => Mux8.IN10
sel[0] => Mux9.IN10
sel[0] => Mux10.IN10
sel[0] => Mux11.IN10
sel[0] => Mux12.IN10
sel[0] => Mux13.IN10
sel[0] => Mux14.IN10
sel[0] => Mux15.IN10
sel[1] => Mux0.IN9
sel[1] => Mux1.IN9
sel[1] => Mux2.IN9
sel[1] => Mux3.IN9
sel[1] => Mux4.IN9
sel[1] => Mux5.IN9
sel[1] => Mux6.IN9
sel[1] => Mux7.IN9
sel[1] => Mux8.IN9
sel[1] => Mux9.IN9
sel[1] => Mux10.IN9
sel[1] => Mux11.IN9
sel[1] => Mux12.IN9
sel[1] => Mux13.IN9
sel[1] => Mux14.IN9
sel[1] => Mux15.IN9
sel[2] => Mux0.IN8
sel[2] => Mux1.IN8
sel[2] => Mux2.IN8
sel[2] => Mux3.IN8
sel[2] => Mux4.IN8
sel[2] => Mux5.IN8
sel[2] => Mux6.IN8
sel[2] => Mux7.IN8
sel[2] => Mux8.IN8
sel[2] => Mux9.IN8
sel[2] => Mux10.IN8
sel[2] => Mux11.IN8
sel[2] => Mux12.IN8
sel[2] => Mux13.IN8
sel[2] => Mux14.IN8
sel[2] => Mux15.IN8
outp[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|register_file:RF|mux8x1:inst_multiplexer_2
inp0[0] => Mux15.IN0
inp0[1] => Mux14.IN0
inp0[2] => Mux13.IN0
inp0[3] => Mux12.IN0
inp0[4] => Mux11.IN0
inp0[5] => Mux10.IN0
inp0[6] => Mux9.IN0
inp0[7] => Mux8.IN0
inp0[8] => Mux7.IN0
inp0[9] => Mux6.IN0
inp0[10] => Mux5.IN0
inp0[11] => Mux4.IN0
inp0[12] => Mux3.IN0
inp0[13] => Mux2.IN0
inp0[14] => Mux1.IN0
inp0[15] => Mux0.IN0
inp1[0] => Mux15.IN1
inp1[1] => Mux14.IN1
inp1[2] => Mux13.IN1
inp1[3] => Mux12.IN1
inp1[4] => Mux11.IN1
inp1[5] => Mux10.IN1
inp1[6] => Mux9.IN1
inp1[7] => Mux8.IN1
inp1[8] => Mux7.IN1
inp1[9] => Mux6.IN1
inp1[10] => Mux5.IN1
inp1[11] => Mux4.IN1
inp1[12] => Mux3.IN1
inp1[13] => Mux2.IN1
inp1[14] => Mux1.IN1
inp1[15] => Mux0.IN1
inp2[0] => Mux15.IN2
inp2[1] => Mux14.IN2
inp2[2] => Mux13.IN2
inp2[3] => Mux12.IN2
inp2[4] => Mux11.IN2
inp2[5] => Mux10.IN2
inp2[6] => Mux9.IN2
inp2[7] => Mux8.IN2
inp2[8] => Mux7.IN2
inp2[9] => Mux6.IN2
inp2[10] => Mux5.IN2
inp2[11] => Mux4.IN2
inp2[12] => Mux3.IN2
inp2[13] => Mux2.IN2
inp2[14] => Mux1.IN2
inp2[15] => Mux0.IN2
inp3[0] => Mux15.IN3
inp3[1] => Mux14.IN3
inp3[2] => Mux13.IN3
inp3[3] => Mux12.IN3
inp3[4] => Mux11.IN3
inp3[5] => Mux10.IN3
inp3[6] => Mux9.IN3
inp3[7] => Mux8.IN3
inp3[8] => Mux7.IN3
inp3[9] => Mux6.IN3
inp3[10] => Mux5.IN3
inp3[11] => Mux4.IN3
inp3[12] => Mux3.IN3
inp3[13] => Mux2.IN3
inp3[14] => Mux1.IN3
inp3[15] => Mux0.IN3
inp4[0] => Mux15.IN4
inp4[1] => Mux14.IN4
inp4[2] => Mux13.IN4
inp4[3] => Mux12.IN4
inp4[4] => Mux11.IN4
inp4[5] => Mux10.IN4
inp4[6] => Mux9.IN4
inp4[7] => Mux8.IN4
inp4[8] => Mux7.IN4
inp4[9] => Mux6.IN4
inp4[10] => Mux5.IN4
inp4[11] => Mux4.IN4
inp4[12] => Mux3.IN4
inp4[13] => Mux2.IN4
inp4[14] => Mux1.IN4
inp4[15] => Mux0.IN4
inp5[0] => Mux15.IN5
inp5[1] => Mux14.IN5
inp5[2] => Mux13.IN5
inp5[3] => Mux12.IN5
inp5[4] => Mux11.IN5
inp5[5] => Mux10.IN5
inp5[6] => Mux9.IN5
inp5[7] => Mux8.IN5
inp5[8] => Mux7.IN5
inp5[9] => Mux6.IN5
inp5[10] => Mux5.IN5
inp5[11] => Mux4.IN5
inp5[12] => Mux3.IN5
inp5[13] => Mux2.IN5
inp5[14] => Mux1.IN5
inp5[15] => Mux0.IN5
inp6[0] => Mux15.IN6
inp6[1] => Mux14.IN6
inp6[2] => Mux13.IN6
inp6[3] => Mux12.IN6
inp6[4] => Mux11.IN6
inp6[5] => Mux10.IN6
inp6[6] => Mux9.IN6
inp6[7] => Mux8.IN6
inp6[8] => Mux7.IN6
inp6[9] => Mux6.IN6
inp6[10] => Mux5.IN6
inp6[11] => Mux4.IN6
inp6[12] => Mux3.IN6
inp6[13] => Mux2.IN6
inp6[14] => Mux1.IN6
inp6[15] => Mux0.IN6
inp7[0] => Mux15.IN7
inp7[1] => Mux14.IN7
inp7[2] => Mux13.IN7
inp7[3] => Mux12.IN7
inp7[4] => Mux11.IN7
inp7[5] => Mux10.IN7
inp7[6] => Mux9.IN7
inp7[7] => Mux8.IN7
inp7[8] => Mux7.IN7
inp7[9] => Mux6.IN7
inp7[10] => Mux5.IN7
inp7[11] => Mux4.IN7
inp7[12] => Mux3.IN7
inp7[13] => Mux2.IN7
inp7[14] => Mux1.IN7
inp7[15] => Mux0.IN7
sel[0] => Mux0.IN10
sel[0] => Mux1.IN10
sel[0] => Mux2.IN10
sel[0] => Mux3.IN10
sel[0] => Mux4.IN10
sel[0] => Mux5.IN10
sel[0] => Mux6.IN10
sel[0] => Mux7.IN10
sel[0] => Mux8.IN10
sel[0] => Mux9.IN10
sel[0] => Mux10.IN10
sel[0] => Mux11.IN10
sel[0] => Mux12.IN10
sel[0] => Mux13.IN10
sel[0] => Mux14.IN10
sel[0] => Mux15.IN10
sel[1] => Mux0.IN9
sel[1] => Mux1.IN9
sel[1] => Mux2.IN9
sel[1] => Mux3.IN9
sel[1] => Mux4.IN9
sel[1] => Mux5.IN9
sel[1] => Mux6.IN9
sel[1] => Mux7.IN9
sel[1] => Mux8.IN9
sel[1] => Mux9.IN9
sel[1] => Mux10.IN9
sel[1] => Mux11.IN9
sel[1] => Mux12.IN9
sel[1] => Mux13.IN9
sel[1] => Mux14.IN9
sel[1] => Mux15.IN9
sel[2] => Mux0.IN8
sel[2] => Mux1.IN8
sel[2] => Mux2.IN8
sel[2] => Mux3.IN8
sel[2] => Mux4.IN8
sel[2] => Mux5.IN8
sel[2] => Mux6.IN8
sel[2] => Mux7.IN8
sel[2] => Mux8.IN8
sel[2] => Mux9.IN8
sel[2] => Mux10.IN8
sel[2] => Mux11.IN8
sel[2] => Mux12.IN8
sel[2] => Mux13.IN8
sel[2] => Mux14.IN8
sel[2] => Mux15.IN8
outp[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|register_file:RF|reg:\gen:0:inst_reg_i
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
write_en => Q[0]~reg0.ENA
write_en => Q[1]~reg0.ENA
write_en => Q[2]~reg0.ENA
write_en => Q[3]~reg0.ENA
write_en => Q[4]~reg0.ENA
write_en => Q[5]~reg0.ENA
write_en => Q[6]~reg0.ENA
write_en => Q[7]~reg0.ENA
write_en => Q[8]~reg0.ENA
write_en => Q[9]~reg0.ENA
write_en => Q[10]~reg0.ENA
write_en => Q[11]~reg0.ENA
write_en => Q[12]~reg0.ENA
write_en => Q[13]~reg0.ENA
write_en => Q[14]~reg0.ENA
write_en => Q[15]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|register_file:RF|reg:\gen:1:inst_reg_i
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
write_en => Q[0]~reg0.ENA
write_en => Q[1]~reg0.ENA
write_en => Q[2]~reg0.ENA
write_en => Q[3]~reg0.ENA
write_en => Q[4]~reg0.ENA
write_en => Q[5]~reg0.ENA
write_en => Q[6]~reg0.ENA
write_en => Q[7]~reg0.ENA
write_en => Q[8]~reg0.ENA
write_en => Q[9]~reg0.ENA
write_en => Q[10]~reg0.ENA
write_en => Q[11]~reg0.ENA
write_en => Q[12]~reg0.ENA
write_en => Q[13]~reg0.ENA
write_en => Q[14]~reg0.ENA
write_en => Q[15]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|register_file:RF|reg:\gen:2:inst_reg_i
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
write_en => Q[0]~reg0.ENA
write_en => Q[1]~reg0.ENA
write_en => Q[2]~reg0.ENA
write_en => Q[3]~reg0.ENA
write_en => Q[4]~reg0.ENA
write_en => Q[5]~reg0.ENA
write_en => Q[6]~reg0.ENA
write_en => Q[7]~reg0.ENA
write_en => Q[8]~reg0.ENA
write_en => Q[9]~reg0.ENA
write_en => Q[10]~reg0.ENA
write_en => Q[11]~reg0.ENA
write_en => Q[12]~reg0.ENA
write_en => Q[13]~reg0.ENA
write_en => Q[14]~reg0.ENA
write_en => Q[15]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|register_file:RF|reg:\gen:3:inst_reg_i
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
write_en => Q[0]~reg0.ENA
write_en => Q[1]~reg0.ENA
write_en => Q[2]~reg0.ENA
write_en => Q[3]~reg0.ENA
write_en => Q[4]~reg0.ENA
write_en => Q[5]~reg0.ENA
write_en => Q[6]~reg0.ENA
write_en => Q[7]~reg0.ENA
write_en => Q[8]~reg0.ENA
write_en => Q[9]~reg0.ENA
write_en => Q[10]~reg0.ENA
write_en => Q[11]~reg0.ENA
write_en => Q[12]~reg0.ENA
write_en => Q[13]~reg0.ENA
write_en => Q[14]~reg0.ENA
write_en => Q[15]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|register_file:RF|reg:\gen:4:inst_reg_i
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
write_en => Q[0]~reg0.ENA
write_en => Q[1]~reg0.ENA
write_en => Q[2]~reg0.ENA
write_en => Q[3]~reg0.ENA
write_en => Q[4]~reg0.ENA
write_en => Q[5]~reg0.ENA
write_en => Q[6]~reg0.ENA
write_en => Q[7]~reg0.ENA
write_en => Q[8]~reg0.ENA
write_en => Q[9]~reg0.ENA
write_en => Q[10]~reg0.ENA
write_en => Q[11]~reg0.ENA
write_en => Q[12]~reg0.ENA
write_en => Q[13]~reg0.ENA
write_en => Q[14]~reg0.ENA
write_en => Q[15]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|register_file:RF|reg:\gen:5:inst_reg_i
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
write_en => Q[0]~reg0.ENA
write_en => Q[1]~reg0.ENA
write_en => Q[2]~reg0.ENA
write_en => Q[3]~reg0.ENA
write_en => Q[4]~reg0.ENA
write_en => Q[5]~reg0.ENA
write_en => Q[6]~reg0.ENA
write_en => Q[7]~reg0.ENA
write_en => Q[8]~reg0.ENA
write_en => Q[9]~reg0.ENA
write_en => Q[10]~reg0.ENA
write_en => Q[11]~reg0.ENA
write_en => Q[12]~reg0.ENA
write_en => Q[13]~reg0.ENA
write_en => Q[14]~reg0.ENA
write_en => Q[15]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|register_file:RF|reg:\gen:6:inst_reg_i
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
write_en => Q[0]~reg0.ENA
write_en => Q[1]~reg0.ENA
write_en => Q[2]~reg0.ENA
write_en => Q[3]~reg0.ENA
write_en => Q[4]~reg0.ENA
write_en => Q[5]~reg0.ENA
write_en => Q[6]~reg0.ENA
write_en => Q[7]~reg0.ENA
write_en => Q[8]~reg0.ENA
write_en => Q[9]~reg0.ENA
write_en => Q[10]~reg0.ENA
write_en => Q[11]~reg0.ENA
write_en => Q[12]~reg0.ENA
write_en => Q[13]~reg0.ENA
write_en => Q[14]~reg0.ENA
write_en => Q[15]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|register_file:RF|reg:\gen:7:inst_reg_i
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
write_en => Q[0]~reg0.ENA
write_en => Q[1]~reg0.ENA
write_en => Q[2]~reg0.ENA
write_en => Q[3]~reg0.ENA
write_en => Q[4]~reg0.ENA
write_en => Q[5]~reg0.ENA
write_en => Q[6]~reg0.ENA
write_en => Q[7]~reg0.ENA
write_en => Q[8]~reg0.ENA
write_en => Q[9]~reg0.ENA
write_en => Q[10]~reg0.ENA
write_en => Q[11]~reg0.ENA
write_en => Q[12]~reg0.ENA
write_en => Q[13]~reg0.ENA
write_en => Q[14]~reg0.ENA
write_en => Q[15]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU
opcode[0] => mux16bit8to1:mux.sel[0]
opcode[0] => carryflag.IN0
opcode[1] => mux16bit8to1:mux.sel[1]
opcode[1] => n_bit_adder_subtractor:addsub.mode
opcode[2] => mux16bit8to1:mux.sel[2]
opcode[2] => carryflag.IN1
inputA[0] => n_bit_adder_subtractor:addsub.A[0]
inputA[0] => four_bit_multiplier:mul.A[0]
inputA[0] => n_bit_or:ora.A[0]
inputA[0] => n_bit_and:andi.A[0]
inputA[0] => n_bit_imply:imp.A[0]
inputA[1] => n_bit_adder_subtractor:addsub.A[1]
inputA[1] => four_bit_multiplier:mul.A[1]
inputA[1] => n_bit_or:ora.A[1]
inputA[1] => n_bit_and:andi.A[1]
inputA[1] => n_bit_imply:imp.A[1]
inputA[2] => n_bit_adder_subtractor:addsub.A[2]
inputA[2] => four_bit_multiplier:mul.A[2]
inputA[2] => n_bit_or:ora.A[2]
inputA[2] => n_bit_and:andi.A[2]
inputA[2] => n_bit_imply:imp.A[2]
inputA[3] => n_bit_adder_subtractor:addsub.A[3]
inputA[3] => four_bit_multiplier:mul.A[3]
inputA[3] => n_bit_or:ora.A[3]
inputA[3] => n_bit_and:andi.A[3]
inputA[3] => n_bit_imply:imp.A[3]
inputA[4] => n_bit_adder_subtractor:addsub.A[4]
inputA[4] => four_bit_multiplier:mul.A[4]
inputA[4] => n_bit_or:ora.A[4]
inputA[4] => n_bit_and:andi.A[4]
inputA[4] => n_bit_imply:imp.A[4]
inputA[5] => n_bit_adder_subtractor:addsub.A[5]
inputA[5] => four_bit_multiplier:mul.A[5]
inputA[5] => n_bit_or:ora.A[5]
inputA[5] => n_bit_and:andi.A[5]
inputA[5] => n_bit_imply:imp.A[5]
inputA[6] => n_bit_adder_subtractor:addsub.A[6]
inputA[6] => four_bit_multiplier:mul.A[6]
inputA[6] => n_bit_or:ora.A[6]
inputA[6] => n_bit_and:andi.A[6]
inputA[6] => n_bit_imply:imp.A[6]
inputA[7] => n_bit_adder_subtractor:addsub.A[7]
inputA[7] => four_bit_multiplier:mul.A[7]
inputA[7] => n_bit_or:ora.A[7]
inputA[7] => n_bit_and:andi.A[7]
inputA[7] => n_bit_imply:imp.A[7]
inputA[8] => n_bit_adder_subtractor:addsub.A[8]
inputA[8] => four_bit_multiplier:mul.A[8]
inputA[8] => n_bit_or:ora.A[8]
inputA[8] => n_bit_and:andi.A[8]
inputA[8] => n_bit_imply:imp.A[8]
inputA[9] => n_bit_adder_subtractor:addsub.A[9]
inputA[9] => four_bit_multiplier:mul.A[9]
inputA[9] => n_bit_or:ora.A[9]
inputA[9] => n_bit_and:andi.A[9]
inputA[9] => n_bit_imply:imp.A[9]
inputA[10] => n_bit_adder_subtractor:addsub.A[10]
inputA[10] => four_bit_multiplier:mul.A[10]
inputA[10] => n_bit_or:ora.A[10]
inputA[10] => n_bit_and:andi.A[10]
inputA[10] => n_bit_imply:imp.A[10]
inputA[11] => n_bit_adder_subtractor:addsub.A[11]
inputA[11] => four_bit_multiplier:mul.A[11]
inputA[11] => n_bit_or:ora.A[11]
inputA[11] => n_bit_and:andi.A[11]
inputA[11] => n_bit_imply:imp.A[11]
inputA[12] => n_bit_adder_subtractor:addsub.A[12]
inputA[12] => four_bit_multiplier:mul.A[12]
inputA[12] => n_bit_or:ora.A[12]
inputA[12] => n_bit_and:andi.A[12]
inputA[12] => n_bit_imply:imp.A[12]
inputA[13] => n_bit_adder_subtractor:addsub.A[13]
inputA[13] => four_bit_multiplier:mul.A[13]
inputA[13] => n_bit_or:ora.A[13]
inputA[13] => n_bit_and:andi.A[13]
inputA[13] => n_bit_imply:imp.A[13]
inputA[14] => n_bit_adder_subtractor:addsub.A[14]
inputA[14] => four_bit_multiplier:mul.A[14]
inputA[14] => n_bit_or:ora.A[14]
inputA[14] => n_bit_and:andi.A[14]
inputA[14] => n_bit_imply:imp.A[14]
inputA[15] => n_bit_adder_subtractor:addsub.A[15]
inputA[15] => four_bit_multiplier:mul.A[15]
inputA[15] => n_bit_or:ora.A[15]
inputA[15] => n_bit_and:andi.A[15]
inputA[15] => n_bit_imply:imp.A[15]
inputB[0] => n_bit_adder_subtractor:addsub.B[0]
inputB[0] => four_bit_multiplier:mul.B[0]
inputB[0] => n_bit_or:ora.B[0]
inputB[0] => n_bit_and:andi.B[0]
inputB[0] => n_bit_imply:imp.B[0]
inputB[1] => n_bit_adder_subtractor:addsub.B[1]
inputB[1] => four_bit_multiplier:mul.B[1]
inputB[1] => n_bit_or:ora.B[1]
inputB[1] => n_bit_and:andi.B[1]
inputB[1] => n_bit_imply:imp.B[1]
inputB[2] => n_bit_adder_subtractor:addsub.B[2]
inputB[2] => four_bit_multiplier:mul.B[2]
inputB[2] => n_bit_or:ora.B[2]
inputB[2] => n_bit_and:andi.B[2]
inputB[2] => n_bit_imply:imp.B[2]
inputB[3] => n_bit_adder_subtractor:addsub.B[3]
inputB[3] => four_bit_multiplier:mul.B[3]
inputB[3] => n_bit_or:ora.B[3]
inputB[3] => n_bit_and:andi.B[3]
inputB[3] => n_bit_imply:imp.B[3]
inputB[4] => n_bit_adder_subtractor:addsub.B[4]
inputB[4] => four_bit_multiplier:mul.B[4]
inputB[4] => n_bit_or:ora.B[4]
inputB[4] => n_bit_and:andi.B[4]
inputB[4] => n_bit_imply:imp.B[4]
inputB[5] => n_bit_adder_subtractor:addsub.B[5]
inputB[5] => four_bit_multiplier:mul.B[5]
inputB[5] => n_bit_or:ora.B[5]
inputB[5] => n_bit_and:andi.B[5]
inputB[5] => n_bit_imply:imp.B[5]
inputB[6] => n_bit_adder_subtractor:addsub.B[6]
inputB[6] => four_bit_multiplier:mul.B[6]
inputB[6] => n_bit_or:ora.B[6]
inputB[6] => n_bit_and:andi.B[6]
inputB[6] => n_bit_imply:imp.B[6]
inputB[7] => n_bit_adder_subtractor:addsub.B[7]
inputB[7] => four_bit_multiplier:mul.B[7]
inputB[7] => n_bit_or:ora.B[7]
inputB[7] => n_bit_and:andi.B[7]
inputB[7] => n_bit_imply:imp.B[7]
inputB[8] => n_bit_adder_subtractor:addsub.B[8]
inputB[8] => four_bit_multiplier:mul.B[8]
inputB[8] => n_bit_or:ora.B[8]
inputB[8] => n_bit_and:andi.B[8]
inputB[8] => n_bit_imply:imp.B[8]
inputB[9] => n_bit_adder_subtractor:addsub.B[9]
inputB[9] => four_bit_multiplier:mul.B[9]
inputB[9] => n_bit_or:ora.B[9]
inputB[9] => n_bit_and:andi.B[9]
inputB[9] => n_bit_imply:imp.B[9]
inputB[10] => n_bit_adder_subtractor:addsub.B[10]
inputB[10] => four_bit_multiplier:mul.B[10]
inputB[10] => n_bit_or:ora.B[10]
inputB[10] => n_bit_and:andi.B[10]
inputB[10] => n_bit_imply:imp.B[10]
inputB[11] => n_bit_adder_subtractor:addsub.B[11]
inputB[11] => four_bit_multiplier:mul.B[11]
inputB[11] => n_bit_or:ora.B[11]
inputB[11] => n_bit_and:andi.B[11]
inputB[11] => n_bit_imply:imp.B[11]
inputB[12] => n_bit_adder_subtractor:addsub.B[12]
inputB[12] => four_bit_multiplier:mul.B[12]
inputB[12] => n_bit_or:ora.B[12]
inputB[12] => n_bit_and:andi.B[12]
inputB[12] => n_bit_imply:imp.B[12]
inputB[13] => n_bit_adder_subtractor:addsub.B[13]
inputB[13] => four_bit_multiplier:mul.B[13]
inputB[13] => n_bit_or:ora.B[13]
inputB[13] => n_bit_and:andi.B[13]
inputB[13] => n_bit_imply:imp.B[13]
inputB[14] => n_bit_adder_subtractor:addsub.B[14]
inputB[14] => four_bit_multiplier:mul.B[14]
inputB[14] => n_bit_or:ora.B[14]
inputB[14] => n_bit_and:andi.B[14]
inputB[14] => n_bit_imply:imp.B[14]
inputB[15] => n_bit_adder_subtractor:addsub.B[15]
inputB[15] => four_bit_multiplier:mul.B[15]
inputB[15] => n_bit_or:ora.B[15]
inputB[15] => n_bit_and:andi.B[15]
inputB[15] => n_bit_imply:imp.B[15]
outputC[0] <= mux16bit8to1:mux.Y[0]
outputC[1] <= mux16bit8to1:mux.Y[1]
outputC[2] <= mux16bit8to1:mux.Y[2]
outputC[3] <= mux16bit8to1:mux.Y[3]
outputC[4] <= mux16bit8to1:mux.Y[4]
outputC[5] <= mux16bit8to1:mux.Y[5]
outputC[6] <= mux16bit8to1:mux.Y[6]
outputC[7] <= mux16bit8to1:mux.Y[7]
outputC[8] <= mux16bit8to1:mux.Y[8]
outputC[9] <= mux16bit8to1:mux.Y[9]
outputC[10] <= mux16bit8to1:mux.Y[10]
outputC[11] <= mux16bit8to1:mux.Y[11]
outputC[12] <= mux16bit8to1:mux.Y[12]
outputC[13] <= mux16bit8to1:mux.Y[13]
outputC[14] <= mux16bit8to1:mux.Y[14]
outputC[15] <= mux16bit8to1:mux.Y[15]
zeroflag <= zeroflag.DB_MAX_OUTPUT_PORT_TYPE
carryflag <= carryflag.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU|mux16bit8to1:mux
in000[0] => Mux15.IN0
in000[1] => Mux14.IN0
in000[2] => Mux13.IN0
in000[3] => Mux12.IN0
in000[4] => Mux11.IN0
in000[5] => Mux10.IN0
in000[6] => Mux9.IN0
in000[7] => Mux8.IN0
in000[8] => Mux7.IN0
in000[9] => Mux6.IN0
in000[10] => Mux5.IN0
in000[11] => Mux4.IN0
in000[12] => Mux3.IN0
in000[13] => Mux2.IN0
in000[14] => Mux1.IN0
in000[15] => Mux0.IN0
in001[0] => Mux15.IN1
in001[1] => Mux14.IN1
in001[2] => Mux13.IN1
in001[3] => Mux12.IN1
in001[4] => Mux11.IN1
in001[5] => Mux10.IN1
in001[6] => Mux9.IN1
in001[7] => Mux8.IN1
in001[8] => Mux7.IN1
in001[9] => Mux6.IN1
in001[10] => Mux5.IN1
in001[11] => Mux4.IN1
in001[12] => Mux3.IN1
in001[13] => Mux2.IN1
in001[14] => Mux1.IN1
in001[15] => Mux0.IN1
in010[0] => Mux15.IN2
in010[1] => Mux14.IN2
in010[2] => Mux13.IN2
in010[3] => Mux12.IN2
in010[4] => Mux11.IN2
in010[5] => Mux10.IN2
in010[6] => Mux9.IN2
in010[7] => Mux8.IN2
in010[8] => Mux7.IN2
in010[9] => Mux6.IN2
in010[10] => Mux5.IN2
in010[11] => Mux4.IN2
in010[12] => Mux3.IN2
in010[13] => Mux2.IN2
in010[14] => Mux1.IN2
in010[15] => Mux0.IN2
in011[0] => Mux15.IN3
in011[1] => Mux14.IN3
in011[2] => Mux13.IN3
in011[3] => Mux12.IN3
in011[4] => Mux11.IN3
in011[5] => Mux10.IN3
in011[6] => Mux9.IN3
in011[7] => Mux8.IN3
in011[8] => Mux7.IN3
in011[9] => Mux6.IN3
in011[10] => Mux5.IN3
in011[11] => Mux4.IN3
in011[12] => Mux3.IN3
in011[13] => Mux2.IN3
in011[14] => Mux1.IN3
in011[15] => Mux0.IN3
in100[0] => Mux15.IN4
in100[1] => Mux14.IN4
in100[2] => Mux13.IN4
in100[3] => Mux12.IN4
in100[4] => Mux11.IN4
in100[5] => Mux10.IN4
in100[6] => Mux9.IN4
in100[7] => Mux8.IN4
in100[8] => Mux7.IN4
in100[9] => Mux6.IN4
in100[10] => Mux5.IN4
in100[11] => Mux4.IN4
in100[12] => Mux3.IN4
in100[13] => Mux2.IN4
in100[14] => Mux1.IN4
in100[15] => Mux0.IN4
in101[0] => Mux15.IN5
in101[1] => Mux14.IN5
in101[2] => Mux13.IN5
in101[3] => Mux12.IN5
in101[4] => Mux11.IN5
in101[5] => Mux10.IN5
in101[6] => Mux9.IN5
in101[7] => Mux8.IN5
in101[8] => Mux7.IN5
in101[9] => Mux6.IN5
in101[10] => Mux5.IN5
in101[11] => Mux4.IN5
in101[12] => Mux3.IN5
in101[13] => Mux2.IN5
in101[14] => Mux1.IN5
in101[15] => Mux0.IN5
in110[0] => Mux15.IN6
in110[1] => Mux14.IN6
in110[2] => Mux13.IN6
in110[3] => Mux12.IN6
in110[4] => Mux11.IN6
in110[5] => Mux10.IN6
in110[6] => Mux9.IN6
in110[7] => Mux8.IN6
in110[8] => Mux7.IN6
in110[9] => Mux6.IN6
in110[10] => Mux5.IN6
in110[11] => Mux4.IN6
in110[12] => Mux3.IN6
in110[13] => Mux2.IN6
in110[14] => Mux1.IN6
in110[15] => Mux0.IN6
in111[0] => Mux15.IN7
in111[1] => Mux14.IN7
in111[2] => Mux13.IN7
in111[3] => Mux12.IN7
in111[4] => Mux11.IN7
in111[5] => Mux10.IN7
in111[6] => Mux9.IN7
in111[7] => Mux8.IN7
in111[8] => Mux7.IN7
in111[9] => Mux6.IN7
in111[10] => Mux5.IN7
in111[11] => Mux4.IN7
in111[12] => Mux3.IN7
in111[13] => Mux2.IN7
in111[14] => Mux1.IN7
in111[15] => Mux0.IN7
sel[0] => Mux0.IN10
sel[0] => Mux1.IN10
sel[0] => Mux2.IN10
sel[0] => Mux3.IN10
sel[0] => Mux4.IN10
sel[0] => Mux5.IN10
sel[0] => Mux6.IN10
sel[0] => Mux7.IN10
sel[0] => Mux8.IN10
sel[0] => Mux9.IN10
sel[0] => Mux10.IN10
sel[0] => Mux11.IN10
sel[0] => Mux12.IN10
sel[0] => Mux13.IN10
sel[0] => Mux14.IN10
sel[0] => Mux15.IN10
sel[1] => Mux0.IN9
sel[1] => Mux1.IN9
sel[1] => Mux2.IN9
sel[1] => Mux3.IN9
sel[1] => Mux4.IN9
sel[1] => Mux5.IN9
sel[1] => Mux6.IN9
sel[1] => Mux7.IN9
sel[1] => Mux8.IN9
sel[1] => Mux9.IN9
sel[1] => Mux10.IN9
sel[1] => Mux11.IN9
sel[1] => Mux12.IN9
sel[1] => Mux13.IN9
sel[1] => Mux14.IN9
sel[1] => Mux15.IN9
sel[2] => Mux0.IN8
sel[2] => Mux1.IN8
sel[2] => Mux2.IN8
sel[2] => Mux3.IN8
sel[2] => Mux4.IN8
sel[2] => Mux5.IN8
sel[2] => Mux6.IN8
sel[2] => Mux7.IN8
sel[2] => Mux8.IN8
sel[2] => Mux9.IN8
sel[2] => Mux10.IN8
sel[2] => Mux11.IN8
sel[2] => Mux12.IN8
sel[2] => Mux13.IN8
sel[2] => Mux14.IN8
sel[2] => Mux15.IN8
Y[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub
A[0] => n_bit_full_adder:adder_inst.a[0]
A[1] => n_bit_full_adder:adder_inst.a[1]
A[2] => n_bit_full_adder:adder_inst.a[2]
A[3] => n_bit_full_adder:adder_inst.a[3]
A[4] => n_bit_full_adder:adder_inst.a[4]
A[5] => n_bit_full_adder:adder_inst.a[5]
A[6] => n_bit_full_adder:adder_inst.a[6]
A[7] => n_bit_full_adder:adder_inst.a[7]
A[8] => n_bit_full_adder:adder_inst.a[8]
A[9] => n_bit_full_adder:adder_inst.a[9]
A[10] => n_bit_full_adder:adder_inst.a[10]
A[11] => n_bit_full_adder:adder_inst.a[11]
A[12] => n_bit_full_adder:adder_inst.a[12]
A[13] => n_bit_full_adder:adder_inst.a[13]
A[14] => n_bit_full_adder:adder_inst.a[14]
A[15] => n_bit_full_adder:adder_inst.a[15]
B[0] => B_to_add[0].DATAA
B[0] => n_bit_inverter:inverter_inst.A[0]
B[1] => B_to_add[1].DATAA
B[1] => n_bit_inverter:inverter_inst.A[1]
B[2] => B_to_add[2].DATAA
B[2] => n_bit_inverter:inverter_inst.A[2]
B[3] => B_to_add[3].DATAA
B[3] => n_bit_inverter:inverter_inst.A[3]
B[4] => B_to_add[4].DATAA
B[4] => n_bit_inverter:inverter_inst.A[4]
B[5] => B_to_add[5].DATAA
B[5] => n_bit_inverter:inverter_inst.A[5]
B[6] => B_to_add[6].DATAA
B[6] => n_bit_inverter:inverter_inst.A[6]
B[7] => B_to_add[7].DATAA
B[7] => n_bit_inverter:inverter_inst.A[7]
B[8] => B_to_add[8].DATAA
B[8] => n_bit_inverter:inverter_inst.A[8]
B[9] => B_to_add[9].DATAA
B[9] => n_bit_inverter:inverter_inst.A[9]
B[10] => B_to_add[10].DATAA
B[10] => n_bit_inverter:inverter_inst.A[10]
B[11] => B_to_add[11].DATAA
B[11] => n_bit_inverter:inverter_inst.A[11]
B[12] => B_to_add[12].DATAA
B[12] => n_bit_inverter:inverter_inst.A[12]
B[13] => B_to_add[13].DATAA
B[13] => n_bit_inverter:inverter_inst.A[13]
B[14] => B_to_add[14].DATAA
B[14] => n_bit_inverter:inverter_inst.A[14]
B[15] => B_to_add[15].DATAA
B[15] => n_bit_inverter:inverter_inst.A[15]
mode => B_to_add[15].OUTPUTSELECT
mode => B_to_add[14].OUTPUTSELECT
mode => B_to_add[13].OUTPUTSELECT
mode => B_to_add[12].OUTPUTSELECT
mode => B_to_add[11].OUTPUTSELECT
mode => B_to_add[10].OUTPUTSELECT
mode => B_to_add[9].OUTPUTSELECT
mode => B_to_add[8].OUTPUTSELECT
mode => B_to_add[7].OUTPUTSELECT
mode => B_to_add[6].OUTPUTSELECT
mode => B_to_add[5].OUTPUTSELECT
mode => B_to_add[4].OUTPUTSELECT
mode => B_to_add[3].OUTPUTSELECT
mode => B_to_add[2].OUTPUTSELECT
mode => B_to_add[1].OUTPUTSELECT
mode => B_to_add[0].OUTPUTSELECT
mode => c_out.IN1
mode => n_bit_full_adder:adder_inst.c_in
C[0] <= n_bit_full_adder:adder_inst.sum[0]
C[1] <= n_bit_full_adder:adder_inst.sum[1]
C[2] <= n_bit_full_adder:adder_inst.sum[2]
C[3] <= n_bit_full_adder:adder_inst.sum[3]
C[4] <= n_bit_full_adder:adder_inst.sum[4]
C[5] <= n_bit_full_adder:adder_inst.sum[5]
C[6] <= n_bit_full_adder:adder_inst.sum[6]
C[7] <= n_bit_full_adder:adder_inst.sum[7]
C[8] <= n_bit_full_adder:adder_inst.sum[8]
C[9] <= n_bit_full_adder:adder_inst.sum[9]
C[10] <= n_bit_full_adder:adder_inst.sum[10]
C[11] <= n_bit_full_adder:adder_inst.sum[11]
C[12] <= n_bit_full_adder:adder_inst.sum[12]
C[13] <= n_bit_full_adder:adder_inst.sum[13]
C[14] <= n_bit_full_adder:adder_inst.sum[14]
C[15] <= n_bit_full_adder:adder_inst.sum[15]
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_inverter:inverter_inst
A[0] => Y[0].DATAIN
A[1] => Y[1].DATAIN
A[2] => Y[2].DATAIN
A[3] => Y[3].DATAIN
A[4] => Y[4].DATAIN
A[5] => Y[5].DATAIN
A[6] => Y[6].DATAIN
A[7] => Y[7].DATAIN
A[8] => Y[8].DATAIN
A[9] => Y[9].DATAIN
A[10] => Y[10].DATAIN
A[11] => Y[11].DATAIN
A[12] => Y[12].DATAIN
A[13] => Y[13].DATAIN
A[14] => Y[14].DATAIN
A[15] => Y[15].DATAIN
Y[0] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= A[8].DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= A[9].DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= A[10].DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= A[11].DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= A[12].DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= A[13].DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= A[14].DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= A[15].DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst
a[0] => full_adder:gen_adders:0:full_adder_inst.a
a[1] => full_adder:gen_adders:1:full_adder_inst.a
a[2] => full_adder:gen_adders:2:full_adder_inst.a
a[3] => full_adder:gen_adders:3:full_adder_inst.a
a[4] => full_adder:gen_adders:4:full_adder_inst.a
a[5] => full_adder:gen_adders:5:full_adder_inst.a
a[6] => full_adder:gen_adders:6:full_adder_inst.a
a[7] => full_adder:gen_adders:7:full_adder_inst.a
a[8] => full_adder:gen_adders:8:full_adder_inst.a
a[9] => full_adder:gen_adders:9:full_adder_inst.a
a[10] => full_adder:gen_adders:10:full_adder_inst.a
a[11] => full_adder:gen_adders:11:full_adder_inst.a
a[12] => full_adder:gen_adders:12:full_adder_inst.a
a[13] => full_adder:gen_adders:13:full_adder_inst.a
a[14] => full_adder:gen_adders:14:full_adder_inst.a
a[15] => full_adder:gen_adders:15:full_adder_inst.a
b[0] => full_adder:gen_adders:0:full_adder_inst.b
b[1] => full_adder:gen_adders:1:full_adder_inst.b
b[2] => full_adder:gen_adders:2:full_adder_inst.b
b[3] => full_adder:gen_adders:3:full_adder_inst.b
b[4] => full_adder:gen_adders:4:full_adder_inst.b
b[5] => full_adder:gen_adders:5:full_adder_inst.b
b[6] => full_adder:gen_adders:6:full_adder_inst.b
b[7] => full_adder:gen_adders:7:full_adder_inst.b
b[8] => full_adder:gen_adders:8:full_adder_inst.b
b[9] => full_adder:gen_adders:9:full_adder_inst.b
b[10] => full_adder:gen_adders:10:full_adder_inst.b
b[11] => full_adder:gen_adders:11:full_adder_inst.b
b[12] => full_adder:gen_adders:12:full_adder_inst.b
b[13] => full_adder:gen_adders:13:full_adder_inst.b
b[14] => full_adder:gen_adders:14:full_adder_inst.b
b[15] => full_adder:gen_adders:15:full_adder_inst.b
c_in => full_adder:gen_adders:0:full_adder_inst.c_in
sum[0] <= full_adder:gen_adders:0:full_adder_inst.s
sum[1] <= full_adder:gen_adders:1:full_adder_inst.s
sum[2] <= full_adder:gen_adders:2:full_adder_inst.s
sum[3] <= full_adder:gen_adders:3:full_adder_inst.s
sum[4] <= full_adder:gen_adders:4:full_adder_inst.s
sum[5] <= full_adder:gen_adders:5:full_adder_inst.s
sum[6] <= full_adder:gen_adders:6:full_adder_inst.s
sum[7] <= full_adder:gen_adders:7:full_adder_inst.s
sum[8] <= full_adder:gen_adders:8:full_adder_inst.s
sum[9] <= full_adder:gen_adders:9:full_adder_inst.s
sum[10] <= full_adder:gen_adders:10:full_adder_inst.s
sum[11] <= full_adder:gen_adders:11:full_adder_inst.s
sum[12] <= full_adder:gen_adders:12:full_adder_inst.s
sum[13] <= full_adder:gen_adders:13:full_adder_inst.s
sum[14] <= full_adder:gen_adders:14:full_adder_inst.s
sum[15] <= full_adder:gen_adders:15:full_adder_inst.s
c_out <= full_adder:gen_adders:15:full_adder_inst.c_out


|fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst|full_adder:\gen_adders:0:full_adder_inst
a => s1.IN0
a => s2.IN0
b => s1.IN1
b => s2.IN1
c_in => s.IN1
c_in => s3.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst|full_adder:\gen_adders:1:full_adder_inst
a => s1.IN0
a => s2.IN0
b => s1.IN1
b => s2.IN1
c_in => s.IN1
c_in => s3.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst|full_adder:\gen_adders:2:full_adder_inst
a => s1.IN0
a => s2.IN0
b => s1.IN1
b => s2.IN1
c_in => s.IN1
c_in => s3.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst|full_adder:\gen_adders:3:full_adder_inst
a => s1.IN0
a => s2.IN0
b => s1.IN1
b => s2.IN1
c_in => s.IN1
c_in => s3.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst|full_adder:\gen_adders:4:full_adder_inst
a => s1.IN0
a => s2.IN0
b => s1.IN1
b => s2.IN1
c_in => s.IN1
c_in => s3.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst|full_adder:\gen_adders:5:full_adder_inst
a => s1.IN0
a => s2.IN0
b => s1.IN1
b => s2.IN1
c_in => s.IN1
c_in => s3.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst|full_adder:\gen_adders:6:full_adder_inst
a => s1.IN0
a => s2.IN0
b => s1.IN1
b => s2.IN1
c_in => s.IN1
c_in => s3.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst|full_adder:\gen_adders:7:full_adder_inst
a => s1.IN0
a => s2.IN0
b => s1.IN1
b => s2.IN1
c_in => s.IN1
c_in => s3.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst|full_adder:\gen_adders:8:full_adder_inst
a => s1.IN0
a => s2.IN0
b => s1.IN1
b => s2.IN1
c_in => s.IN1
c_in => s3.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst|full_adder:\gen_adders:9:full_adder_inst
a => s1.IN0
a => s2.IN0
b => s1.IN1
b => s2.IN1
c_in => s.IN1
c_in => s3.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst|full_adder:\gen_adders:10:full_adder_inst
a => s1.IN0
a => s2.IN0
b => s1.IN1
b => s2.IN1
c_in => s.IN1
c_in => s3.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst|full_adder:\gen_adders:11:full_adder_inst
a => s1.IN0
a => s2.IN0
b => s1.IN1
b => s2.IN1
c_in => s.IN1
c_in => s3.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst|full_adder:\gen_adders:12:full_adder_inst
a => s1.IN0
a => s2.IN0
b => s1.IN1
b => s2.IN1
c_in => s.IN1
c_in => s3.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst|full_adder:\gen_adders:13:full_adder_inst
a => s1.IN0
a => s2.IN0
b => s1.IN1
b => s2.IN1
c_in => s.IN1
c_in => s3.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst|full_adder:\gen_adders:14:full_adder_inst
a => s1.IN0
a => s2.IN0
b => s1.IN1
b => s2.IN1
c_in => s.IN1
c_in => s3.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst|full_adder:\gen_adders:15:full_adder_inst
a => s1.IN0
a => s2.IN0
b => s1.IN1
b => s2.IN1
c_in => s.IN1
c_in => s3.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul
A[0] => adder1_a[0].IN0
A[0] => adder2_a[0].IN0
A[0] => adder3_a[0].IN0
A[0] => C.IN0
A[1] => adder1_a[1].IN0
A[1] => adder1_b[0].IN0
A[1] => adder2_a[1].IN0
A[1] => adder3_a[1].IN0
A[2] => adder1_a[2].IN0
A[2] => adder1_b[1].IN0
A[2] => adder2_a[2].IN0
A[2] => adder3_a[2].IN0
A[3] => adder1_a[3].IN0
A[3] => adder1_b[2].IN0
A[3] => adder2_a[3].IN0
A[3] => adder3_a[3].IN0
A[4] => ~NO_FANOUT~
A[5] => ~NO_FANOUT~
A[6] => ~NO_FANOUT~
A[7] => ~NO_FANOUT~
A[8] => ~NO_FANOUT~
A[9] => ~NO_FANOUT~
A[10] => ~NO_FANOUT~
A[11] => ~NO_FANOUT~
A[12] => ~NO_FANOUT~
A[13] => ~NO_FANOUT~
A[14] => ~NO_FANOUT~
A[15] => ~NO_FANOUT~
B[0] => adder1_b[2].IN1
B[0] => adder1_b[1].IN1
B[0] => adder1_b[0].IN1
B[0] => C.IN1
B[1] => adder1_a[3].IN1
B[1] => adder1_a[2].IN1
B[1] => adder1_a[1].IN1
B[1] => adder1_a[0].IN1
B[2] => adder2_a[3].IN1
B[2] => adder2_a[2].IN1
B[2] => adder2_a[1].IN1
B[2] => adder2_a[0].IN1
B[3] => adder3_a[3].IN1
B[3] => adder3_a[2].IN1
B[3] => adder3_a[1].IN1
B[3] => adder3_a[0].IN1
B[4] => ~NO_FANOUT~
B[5] => ~NO_FANOUT~
B[6] => ~NO_FANOUT~
B[7] => ~NO_FANOUT~
B[8] => ~NO_FANOUT~
B[9] => ~NO_FANOUT~
B[10] => ~NO_FANOUT~
B[11] => ~NO_FANOUT~
B[12] => ~NO_FANOUT~
B[13] => ~NO_FANOUT~
B[14] => ~NO_FANOUT~
B[15] => ~NO_FANOUT~
C[0] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= n_bit_full_adder:adder1.sum[0]
C[2] <= n_bit_full_adder:adder2.sum[0]
C[3] <= n_bit_full_adder:adder3.sum[0]
C[4] <= n_bit_full_adder:adder3.sum[1]
C[5] <= n_bit_full_adder:adder3.sum[2]
C[6] <= n_bit_full_adder:adder3.sum[3]
C[7] <= n_bit_full_adder:adder3.c_out
C[8] <= <GND>
C[9] <= <GND>
C[10] <= <GND>
C[11] <= <GND>
C[12] <= <GND>
C[13] <= <GND>
C[14] <= <GND>
C[15] <= <GND>


|fsm|datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder1
a[0] => full_adder:gen_adders:0:full_adder_inst.a
a[1] => full_adder:gen_adders:1:full_adder_inst.a
a[2] => full_adder:gen_adders:2:full_adder_inst.a
a[3] => full_adder:gen_adders:3:full_adder_inst.a
b[0] => full_adder:gen_adders:0:full_adder_inst.b
b[1] => full_adder:gen_adders:1:full_adder_inst.b
b[2] => full_adder:gen_adders:2:full_adder_inst.b
b[3] => full_adder:gen_adders:3:full_adder_inst.b
c_in => full_adder:gen_adders:0:full_adder_inst.c_in
sum[0] <= full_adder:gen_adders:0:full_adder_inst.s
sum[1] <= full_adder:gen_adders:1:full_adder_inst.s
sum[2] <= full_adder:gen_adders:2:full_adder_inst.s
sum[3] <= full_adder:gen_adders:3:full_adder_inst.s
c_out <= full_adder:gen_adders:3:full_adder_inst.c_out


|fsm|datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder1|full_adder:\gen_adders:0:full_adder_inst
a => s1.IN0
a => s2.IN0
b => s1.IN1
b => s2.IN1
c_in => s.IN1
c_in => s3.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder1|full_adder:\gen_adders:1:full_adder_inst
a => s1.IN0
a => s2.IN0
b => s1.IN1
b => s2.IN1
c_in => s.IN1
c_in => s3.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder1|full_adder:\gen_adders:2:full_adder_inst
a => s1.IN0
a => s2.IN0
b => s1.IN1
b => s2.IN1
c_in => s.IN1
c_in => s3.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder1|full_adder:\gen_adders:3:full_adder_inst
a => s1.IN0
a => s2.IN0
b => s1.IN1
b => s2.IN1
c_in => s.IN1
c_in => s3.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder2
a[0] => full_adder:gen_adders:0:full_adder_inst.a
a[1] => full_adder:gen_adders:1:full_adder_inst.a
a[2] => full_adder:gen_adders:2:full_adder_inst.a
a[3] => full_adder:gen_adders:3:full_adder_inst.a
b[0] => full_adder:gen_adders:0:full_adder_inst.b
b[1] => full_adder:gen_adders:1:full_adder_inst.b
b[2] => full_adder:gen_adders:2:full_adder_inst.b
b[3] => full_adder:gen_adders:3:full_adder_inst.b
c_in => full_adder:gen_adders:0:full_adder_inst.c_in
sum[0] <= full_adder:gen_adders:0:full_adder_inst.s
sum[1] <= full_adder:gen_adders:1:full_adder_inst.s
sum[2] <= full_adder:gen_adders:2:full_adder_inst.s
sum[3] <= full_adder:gen_adders:3:full_adder_inst.s
c_out <= full_adder:gen_adders:3:full_adder_inst.c_out


|fsm|datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder2|full_adder:\gen_adders:0:full_adder_inst
a => s1.IN0
a => s2.IN0
b => s1.IN1
b => s2.IN1
c_in => s.IN1
c_in => s3.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder2|full_adder:\gen_adders:1:full_adder_inst
a => s1.IN0
a => s2.IN0
b => s1.IN1
b => s2.IN1
c_in => s.IN1
c_in => s3.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder2|full_adder:\gen_adders:2:full_adder_inst
a => s1.IN0
a => s2.IN0
b => s1.IN1
b => s2.IN1
c_in => s.IN1
c_in => s3.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder2|full_adder:\gen_adders:3:full_adder_inst
a => s1.IN0
a => s2.IN0
b => s1.IN1
b => s2.IN1
c_in => s.IN1
c_in => s3.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder3
a[0] => full_adder:gen_adders:0:full_adder_inst.a
a[1] => full_adder:gen_adders:1:full_adder_inst.a
a[2] => full_adder:gen_adders:2:full_adder_inst.a
a[3] => full_adder:gen_adders:3:full_adder_inst.a
b[0] => full_adder:gen_adders:0:full_adder_inst.b
b[1] => full_adder:gen_adders:1:full_adder_inst.b
b[2] => full_adder:gen_adders:2:full_adder_inst.b
b[3] => full_adder:gen_adders:3:full_adder_inst.b
c_in => full_adder:gen_adders:0:full_adder_inst.c_in
sum[0] <= full_adder:gen_adders:0:full_adder_inst.s
sum[1] <= full_adder:gen_adders:1:full_adder_inst.s
sum[2] <= full_adder:gen_adders:2:full_adder_inst.s
sum[3] <= full_adder:gen_adders:3:full_adder_inst.s
c_out <= full_adder:gen_adders:3:full_adder_inst.c_out


|fsm|datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder3|full_adder:\gen_adders:0:full_adder_inst
a => s1.IN0
a => s2.IN0
b => s1.IN1
b => s2.IN1
c_in => s.IN1
c_in => s3.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder3|full_adder:\gen_adders:1:full_adder_inst
a => s1.IN0
a => s2.IN0
b => s1.IN1
b => s2.IN1
c_in => s.IN1
c_in => s3.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder3|full_adder:\gen_adders:2:full_adder_inst
a => s1.IN0
a => s2.IN0
b => s1.IN1
b => s2.IN1
c_in => s.IN1
c_in => s3.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder3|full_adder:\gen_adders:3:full_adder_inst
a => s1.IN0
a => s2.IN0
b => s1.IN1
b => s2.IN1
c_in => s.IN1
c_in => s3.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU|n_bit_or:ora
A[0] => C.IN0
A[1] => C.IN0
A[2] => C.IN0
A[3] => C.IN0
A[4] => C.IN0
A[5] => C.IN0
A[6] => C.IN0
A[7] => C.IN0
A[8] => C.IN0
A[9] => C.IN0
A[10] => C.IN0
A[11] => C.IN0
A[12] => C.IN0
A[13] => C.IN0
A[14] => C.IN0
A[15] => C.IN0
B[0] => C.IN1
B[1] => C.IN1
B[2] => C.IN1
B[3] => C.IN1
B[4] => C.IN1
B[5] => C.IN1
B[6] => C.IN1
B[7] => C.IN1
B[8] => C.IN1
B[9] => C.IN1
B[10] => C.IN1
B[11] => C.IN1
B[12] => C.IN1
B[13] => C.IN1
B[14] => C.IN1
B[15] => C.IN1
C[0] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[4] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[5] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[6] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[7] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[8] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[9] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[10] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[11] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[12] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[13] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[14] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[15] <= C.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU|n_bit_and:andi
A[0] => C.IN0
A[1] => C.IN0
A[2] => C.IN0
A[3] => C.IN0
A[4] => C.IN0
A[5] => C.IN0
A[6] => C.IN0
A[7] => C.IN0
A[8] => C.IN0
A[9] => C.IN0
A[10] => C.IN0
A[11] => C.IN0
A[12] => C.IN0
A[13] => C.IN0
A[14] => C.IN0
A[15] => C.IN0
B[0] => C.IN1
B[1] => C.IN1
B[2] => C.IN1
B[3] => C.IN1
B[4] => C.IN1
B[5] => C.IN1
B[6] => C.IN1
B[7] => C.IN1
B[8] => C.IN1
B[9] => C.IN1
B[10] => C.IN1
B[11] => C.IN1
B[12] => C.IN1
B[13] => C.IN1
B[14] => C.IN1
B[15] => C.IN1
C[0] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[4] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[5] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[6] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[7] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[8] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[9] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[10] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[11] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[12] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[13] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[14] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[15] <= C.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|alu:ALU|n_bit_imply:imp
A[0] => C.IN0
A[1] => C.IN0
A[2] => C.IN0
A[3] => C.IN0
A[4] => C.IN0
A[5] => C.IN0
A[6] => C.IN0
A[7] => C.IN0
A[8] => C.IN0
A[9] => C.IN0
A[10] => C.IN0
A[11] => C.IN0
A[12] => C.IN0
A[13] => C.IN0
A[14] => C.IN0
A[15] => C.IN0
B[0] => C.IN1
B[1] => C.IN1
B[2] => C.IN1
B[3] => C.IN1
B[4] => C.IN1
B[5] => C.IN1
B[6] => C.IN1
B[7] => C.IN1
B[8] => C.IN1
B[9] => C.IN1
B[10] => C.IN1
B[11] => C.IN1
B[12] => C.IN1
B[13] => C.IN1
B[14] => C.IN1
B[15] => C.IN1
C[0] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[4] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[5] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[6] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[7] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[8] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[9] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[10] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[11] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[12] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[13] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[14] <= C.DB_MAX_OUTPUT_PORT_TYPE
C[15] <= C.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|n_bit_register:T1
clk => reg[0].CLK
clk => reg[1].CLK
clk => reg[2].CLK
clk => reg[3].CLK
clk => reg[4].CLK
clk => reg[5].CLK
clk => reg[6].CLK
clk => reg[7].CLK
clk => reg[8].CLK
clk => reg[9].CLK
clk => reg[10].CLK
clk => reg[11].CLK
clk => reg[12].CLK
clk => reg[13].CLK
clk => reg[14].CLK
clk => reg[15].CLK
reset => reg[0].ACLR
reset => reg[1].ACLR
reset => reg[2].ACLR
reset => reg[3].ACLR
reset => reg[4].ACLR
reset => reg[5].ACLR
reset => reg[6].ACLR
reset => reg[7].ACLR
reset => reg[8].ACLR
reset => reg[9].ACLR
reset => reg[10].ACLR
reset => reg[11].ACLR
reset => reg[12].ACLR
reset => reg[13].ACLR
reset => reg[14].ACLR
reset => reg[15].ACLR
write_en => reg[15].ENA
write_en => reg[14].ENA
write_en => reg[13].ENA
write_en => reg[12].ENA
write_en => reg[11].ENA
write_en => reg[10].ENA
write_en => reg[9].ENA
write_en => reg[8].ENA
write_en => reg[7].ENA
write_en => reg[6].ENA
write_en => reg[5].ENA
write_en => reg[4].ENA
write_en => reg[3].ENA
write_en => reg[2].ENA
write_en => reg[1].ENA
write_en => reg[0].ENA
data_in[0] => reg[0].DATAIN
data_in[1] => reg[1].DATAIN
data_in[2] => reg[2].DATAIN
data_in[3] => reg[3].DATAIN
data_in[4] => reg[4].DATAIN
data_in[5] => reg[5].DATAIN
data_in[6] => reg[6].DATAIN
data_in[7] => reg[7].DATAIN
data_in[8] => reg[8].DATAIN
data_in[9] => reg[9].DATAIN
data_in[10] => reg[10].DATAIN
data_in[11] => reg[11].DATAIN
data_in[12] => reg[12].DATAIN
data_in[13] => reg[13].DATAIN
data_in[14] => reg[14].DATAIN
data_in[15] => reg[15].DATAIN
data_out[0] <= reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= reg[15].DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|n_bit_register:T2
clk => reg[0].CLK
clk => reg[1].CLK
clk => reg[2].CLK
clk => reg[3].CLK
clk => reg[4].CLK
clk => reg[5].CLK
clk => reg[6].CLK
clk => reg[7].CLK
clk => reg[8].CLK
clk => reg[9].CLK
clk => reg[10].CLK
clk => reg[11].CLK
clk => reg[12].CLK
clk => reg[13].CLK
clk => reg[14].CLK
clk => reg[15].CLK
reset => reg[0].ACLR
reset => reg[1].ACLR
reset => reg[2].ACLR
reset => reg[3].ACLR
reset => reg[4].ACLR
reset => reg[5].ACLR
reset => reg[6].ACLR
reset => reg[7].ACLR
reset => reg[8].ACLR
reset => reg[9].ACLR
reset => reg[10].ACLR
reset => reg[11].ACLR
reset => reg[12].ACLR
reset => reg[13].ACLR
reset => reg[14].ACLR
reset => reg[15].ACLR
write_en => reg[15].ENA
write_en => reg[14].ENA
write_en => reg[13].ENA
write_en => reg[12].ENA
write_en => reg[11].ENA
write_en => reg[10].ENA
write_en => reg[9].ENA
write_en => reg[8].ENA
write_en => reg[7].ENA
write_en => reg[6].ENA
write_en => reg[5].ENA
write_en => reg[4].ENA
write_en => reg[3].ENA
write_en => reg[2].ENA
write_en => reg[1].ENA
write_en => reg[0].ENA
data_in[0] => reg[0].DATAIN
data_in[1] => reg[1].DATAIN
data_in[2] => reg[2].DATAIN
data_in[3] => reg[3].DATAIN
data_in[4] => reg[4].DATAIN
data_in[5] => reg[5].DATAIN
data_in[6] => reg[6].DATAIN
data_in[7] => reg[7].DATAIN
data_in[8] => reg[8].DATAIN
data_in[9] => reg[9].DATAIN
data_in[10] => reg[10].DATAIN
data_in[11] => reg[11].DATAIN
data_in[12] => reg[12].DATAIN
data_in[13] => reg[13].DATAIN
data_in[14] => reg[14].DATAIN
data_in[15] => reg[15].DATAIN
data_out[0] <= reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= reg[15].DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|mux16bit2to1:PCmux
in0[0] => Y.DATAB
in0[1] => Y.DATAB
in0[2] => Y.DATAB
in0[3] => Y.DATAB
in0[4] => Y.DATAB
in0[5] => Y.DATAB
in0[6] => Y.DATAB
in0[7] => Y.DATAB
in0[8] => Y.DATAB
in0[9] => Y.DATAB
in0[10] => Y.DATAB
in0[11] => Y.DATAB
in0[12] => Y.DATAB
in0[13] => Y.DATAB
in0[14] => Y.DATAB
in0[15] => Y.DATAB
in1[0] => Y.DATAA
in1[1] => Y.DATAA
in1[2] => Y.DATAA
in1[3] => Y.DATAA
in1[4] => Y.DATAA
in1[5] => Y.DATAA
in1[6] => Y.DATAA
in1[7] => Y.DATAA
in1[8] => Y.DATAA
in1[9] => Y.DATAA
in1[10] => Y.DATAA
in1[11] => Y.DATAA
in1[12] => Y.DATAA
in1[13] => Y.DATAA
in1[14] => Y.DATAA
in1[15] => Y.DATAA
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|mux16bit2to1:Memaddmux
in0[0] => Y.DATAB
in0[1] => Y.DATAB
in0[2] => Y.DATAB
in0[3] => Y.DATAB
in0[4] => Y.DATAB
in0[5] => Y.DATAB
in0[6] => Y.DATAB
in0[7] => Y.DATAB
in0[8] => Y.DATAB
in0[9] => Y.DATAB
in0[10] => Y.DATAB
in0[11] => Y.DATAB
in0[12] => Y.DATAB
in0[13] => Y.DATAB
in0[14] => Y.DATAB
in0[15] => Y.DATAB
in1[0] => Y.DATAA
in1[1] => Y.DATAA
in1[2] => Y.DATAA
in1[3] => Y.DATAA
in1[4] => Y.DATAA
in1[5] => Y.DATAA
in1[6] => Y.DATAA
in1[7] => Y.DATAA
in1[8] => Y.DATAA
in1[9] => Y.DATAA
in1[10] => Y.DATAA
in1[11] => Y.DATAA
in1[12] => Y.DATAA
in1[13] => Y.DATAA
in1[14] => Y.DATAA
in1[15] => Y.DATAA
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|SE6_16:SE6_16_1
B[0] => Y.DATAB
B[0] => Add0.IN21
B[1] => Y.DATAB
B[1] => Add0.IN20
B[2] => Y.DATAB
B[2] => Add0.IN19
B[3] => Y.DATAB
B[3] => Add0.IN18
B[4] => Y.DATAB
B[4] => Add0.IN17
B[5] => Add0.IN22
B[5] => Add0.IN23
B[5] => Add0.IN24
B[5] => Add0.IN25
B[5] => Add0.IN26
B[5] => Add0.IN27
B[5] => Add0.IN28
B[5] => Add0.IN29
B[5] => Add0.IN30
B[5] => Add0.IN31
B[5] => Add0.IN32
B[5] => Y.OUTPUTSELECT
B[5] => Y.OUTPUTSELECT
B[5] => Y.OUTPUTSELECT
B[5] => Y.OUTPUTSELECT
B[5] => Y.OUTPUTSELECT
B[5] => Y.OUTPUTSELECT
B[5] => Y.OUTPUTSELECT
B[5] => Y.OUTPUTSELECT
B[5] => Y.OUTPUTSELECT
B[5] => Y.OUTPUTSELECT
B[5] => Y.OUTPUTSELECT
B[5] => Y.OUTPUTSELECT
B[5] => Y.OUTPUTSELECT
B[5] => Y.OUTPUTSELECT
B[5] => Y.OUTPUTSELECT
B[5] => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|SE9_16:SE9_16_1
A[0] => Y.DATAB
A[0] => Add0.IN24
A[1] => Y.DATAB
A[1] => Add0.IN23
A[2] => Y.DATAB
A[2] => Add0.IN22
A[3] => Y.DATAB
A[3] => Add0.IN21
A[4] => Y.DATAB
A[4] => Add0.IN20
A[5] => Y.DATAB
A[5] => Add0.IN19
A[6] => Y.DATAB
A[6] => Add0.IN18
A[7] => Y.DATAB
A[7] => Add0.IN17
A[8] => Add0.IN25
A[8] => Add0.IN26
A[8] => Add0.IN27
A[8] => Add0.IN28
A[8] => Add0.IN29
A[8] => Add0.IN30
A[8] => Add0.IN31
A[8] => Add0.IN32
A[8] => Y.OUTPUTSELECT
A[8] => Y.OUTPUTSELECT
A[8] => Y.OUTPUTSELECT
A[8] => Y.OUTPUTSELECT
A[8] => Y.OUTPUTSELECT
A[8] => Y.OUTPUTSELECT
A[8] => Y.OUTPUTSELECT
A[8] => Y.OUTPUTSELECT
A[8] => Y.OUTPUTSELECT
A[8] => Y.OUTPUTSELECT
A[8] => Y.OUTPUTSELECT
A[8] => Y.OUTPUTSELECT
A[8] => Y.OUTPUTSELECT
A[8] => Y.OUTPUTSELECT
A[8] => Y.OUTPUTSELECT
A[8] => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|mux16bit4to1:alu_Amux
in00[0] => Mux15.IN0
in00[1] => Mux14.IN0
in00[2] => Mux13.IN0
in00[3] => Mux12.IN0
in00[4] => Mux11.IN0
in00[5] => Mux10.IN0
in00[6] => Mux9.IN0
in00[7] => Mux8.IN0
in00[8] => Mux7.IN0
in00[9] => Mux6.IN0
in00[10] => Mux5.IN0
in00[11] => Mux4.IN0
in00[12] => Mux3.IN0
in00[13] => Mux2.IN0
in00[14] => Mux1.IN0
in00[15] => Mux0.IN0
in01[0] => Mux15.IN1
in01[1] => Mux14.IN1
in01[2] => Mux13.IN1
in01[3] => Mux12.IN1
in01[4] => Mux11.IN1
in01[5] => Mux10.IN1
in01[6] => Mux9.IN1
in01[7] => Mux8.IN1
in01[8] => Mux7.IN1
in01[9] => Mux6.IN1
in01[10] => Mux5.IN1
in01[11] => Mux4.IN1
in01[12] => Mux3.IN1
in01[13] => Mux2.IN1
in01[14] => Mux1.IN1
in01[15] => Mux0.IN1
in10[0] => Mux15.IN2
in10[1] => Mux14.IN2
in10[2] => Mux13.IN2
in10[3] => Mux12.IN2
in10[4] => Mux11.IN2
in10[5] => Mux10.IN2
in10[6] => Mux9.IN2
in10[7] => Mux8.IN2
in10[8] => Mux7.IN2
in10[9] => Mux6.IN2
in10[10] => Mux5.IN2
in10[11] => Mux4.IN2
in10[12] => Mux3.IN2
in10[13] => Mux2.IN2
in10[14] => Mux1.IN2
in10[15] => Mux0.IN2
in11[0] => Mux15.IN3
in11[1] => Mux14.IN3
in11[2] => Mux13.IN3
in11[3] => Mux12.IN3
in11[4] => Mux11.IN3
in11[5] => Mux10.IN3
in11[6] => Mux9.IN3
in11[7] => Mux8.IN3
in11[8] => Mux7.IN3
in11[9] => Mux6.IN3
in11[10] => Mux5.IN3
in11[11] => Mux4.IN3
in11[12] => Mux3.IN3
in11[13] => Mux2.IN3
in11[14] => Mux1.IN3
in11[15] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
Y[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|mux16bit4to1:alu_Bmux
in00[0] => Mux15.IN0
in00[1] => Mux14.IN0
in00[2] => Mux13.IN0
in00[3] => Mux12.IN0
in00[4] => Mux11.IN0
in00[5] => Mux10.IN0
in00[6] => Mux9.IN0
in00[7] => Mux8.IN0
in00[8] => Mux7.IN0
in00[9] => Mux6.IN0
in00[10] => Mux5.IN0
in00[11] => Mux4.IN0
in00[12] => Mux3.IN0
in00[13] => Mux2.IN0
in00[14] => Mux1.IN0
in00[15] => Mux0.IN0
in01[0] => Mux15.IN1
in01[1] => Mux14.IN1
in01[2] => Mux13.IN1
in01[3] => Mux12.IN1
in01[4] => Mux11.IN1
in01[5] => Mux10.IN1
in01[6] => Mux9.IN1
in01[7] => Mux8.IN1
in01[8] => Mux7.IN1
in01[9] => Mux6.IN1
in01[10] => Mux5.IN1
in01[11] => Mux4.IN1
in01[12] => Mux3.IN1
in01[13] => Mux2.IN1
in01[14] => Mux1.IN1
in01[15] => Mux0.IN1
in10[0] => Mux15.IN2
in10[1] => Mux14.IN2
in10[2] => Mux13.IN2
in10[3] => Mux12.IN2
in10[4] => Mux11.IN2
in10[5] => Mux10.IN2
in10[6] => Mux9.IN2
in10[7] => Mux8.IN2
in10[8] => Mux7.IN2
in10[9] => Mux6.IN2
in10[10] => Mux5.IN2
in10[11] => Mux4.IN2
in10[12] => Mux3.IN2
in10[13] => Mux2.IN2
in10[14] => Mux1.IN2
in10[15] => Mux0.IN2
in11[0] => Mux15.IN3
in11[1] => Mux14.IN3
in11[2] => Mux13.IN3
in11[3] => Mux12.IN3
in11[4] => Mux11.IN3
in11[5] => Mux10.IN3
in11[6] => Mux9.IN3
in11[7] => Mux8.IN3
in11[8] => Mux7.IN3
in11[9] => Mux6.IN3
in11[10] => Mux5.IN3
in11[11] => Mux4.IN3
in11[12] => Mux3.IN3
in11[13] => Mux2.IN3
in11[14] => Mux1.IN3
in11[15] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
Y[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|mux16bit2to1:T1mux
in0[0] => Y.DATAB
in0[1] => Y.DATAB
in0[2] => Y.DATAB
in0[3] => Y.DATAB
in0[4] => Y.DATAB
in0[5] => Y.DATAB
in0[6] => Y.DATAB
in0[7] => Y.DATAB
in0[8] => Y.DATAB
in0[9] => Y.DATAB
in0[10] => Y.DATAB
in0[11] => Y.DATAB
in0[12] => Y.DATAB
in0[13] => Y.DATAB
in0[14] => Y.DATAB
in0[15] => Y.DATAB
in1[0] => Y.DATAA
in1[1] => Y.DATAA
in1[2] => Y.DATAA
in1[3] => Y.DATAA
in1[4] => Y.DATAA
in1[5] => Y.DATAA
in1[6] => Y.DATAA
in1[7] => Y.DATAA
in1[8] => Y.DATAA
in1[9] => Y.DATAA
in1[10] => Y.DATAA
in1[11] => Y.DATAA
in1[12] => Y.DATAA
in1[13] => Y.DATAA
in1[14] => Y.DATAA
in1[15] => Y.DATAA
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|mux16bit4to1:T2mux
in00[0] => Mux15.IN0
in00[1] => Mux14.IN0
in00[2] => Mux13.IN0
in00[3] => Mux12.IN0
in00[4] => Mux11.IN0
in00[5] => Mux10.IN0
in00[6] => Mux9.IN0
in00[7] => Mux8.IN0
in00[8] => Mux7.IN0
in00[9] => Mux6.IN0
in00[10] => Mux5.IN0
in00[11] => Mux4.IN0
in00[12] => Mux3.IN0
in00[13] => Mux2.IN0
in00[14] => Mux1.IN0
in00[15] => Mux0.IN0
in01[0] => Mux15.IN1
in01[1] => Mux14.IN1
in01[2] => Mux13.IN1
in01[3] => Mux12.IN1
in01[4] => Mux11.IN1
in01[5] => Mux10.IN1
in01[6] => Mux9.IN1
in01[7] => Mux8.IN1
in01[8] => Mux7.IN1
in01[9] => Mux6.IN1
in01[10] => Mux5.IN1
in01[11] => Mux4.IN1
in01[12] => Mux3.IN1
in01[13] => Mux2.IN1
in01[14] => Mux1.IN1
in01[15] => Mux0.IN1
in10[0] => Mux15.IN2
in10[1] => Mux14.IN2
in10[2] => Mux13.IN2
in10[3] => Mux12.IN2
in10[4] => Mux11.IN2
in10[5] => Mux10.IN2
in10[6] => Mux9.IN2
in10[7] => Mux8.IN2
in10[8] => Mux7.IN2
in10[9] => Mux6.IN2
in10[10] => Mux5.IN2
in10[11] => Mux4.IN2
in10[12] => Mux3.IN2
in10[13] => Mux2.IN2
in10[14] => Mux1.IN2
in10[15] => Mux0.IN2
in11[0] => Mux15.IN3
in11[1] => Mux14.IN3
in11[2] => Mux13.IN3
in11[3] => Mux12.IN3
in11[4] => Mux11.IN3
in11[5] => Mux10.IN3
in11[6] => Mux9.IN3
in11[7] => Mux8.IN3
in11[8] => Mux7.IN3
in11[9] => Mux6.IN3
in11[10] => Mux5.IN3
in11[11] => Mux4.IN3
in11[12] => Mux3.IN3
in11[13] => Mux2.IN3
in11[14] => Mux1.IN3
in11[15] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
Y[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|LHI:PadLHI
A[0] => Y[8].DATAIN
A[1] => Y[9].DATAIN
A[2] => Y[10].DATAIN
A[3] => Y[11].DATAIN
A[4] => Y[12].DATAIN
A[5] => Y[13].DATAIN
A[6] => Y[14].DATAIN
A[7] => Y[15].DATAIN
A[8] => ~NO_FANOUT~
Y[0] <= <GND>
Y[1] <= <GND>
Y[2] <= <GND>
Y[3] <= <GND>
Y[4] <= <GND>
Y[5] <= <GND>
Y[6] <= <GND>
Y[7] <= <GND>
Y[8] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= A[7].DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|pad_lli:PadLLI
a[0] => y[0].DATAIN
a[1] => y[1].DATAIN
a[2] => y[2].DATAIN
a[3] => y[3].DATAIN
a[4] => y[4].DATAIN
a[5] => y[5].DATAIN
a[6] => y[6].DATAIN
a[7] => y[7].DATAIN
a[8] => ~NO_FANOUT~
y[0] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= <GND>
y[9] <= <GND>
y[10] <= <GND>
y[11] <= <GND>
y[12] <= <GND>
y[13] <= <GND>
y[14] <= <GND>
y[15] <= <GND>


|fsm|datapath:cpu_datapath|mux16bit4to1:RF_D3mux
in00[0] => Mux15.IN0
in00[1] => Mux14.IN0
in00[2] => Mux13.IN0
in00[3] => Mux12.IN0
in00[4] => Mux11.IN0
in00[5] => Mux10.IN0
in00[6] => Mux9.IN0
in00[7] => Mux8.IN0
in00[8] => Mux7.IN0
in00[9] => Mux6.IN0
in00[10] => Mux5.IN0
in00[11] => Mux4.IN0
in00[12] => Mux3.IN0
in00[13] => Mux2.IN0
in00[14] => Mux1.IN0
in00[15] => Mux0.IN0
in01[0] => Mux15.IN1
in01[1] => Mux14.IN1
in01[2] => Mux13.IN1
in01[3] => Mux12.IN1
in01[4] => Mux11.IN1
in01[5] => Mux10.IN1
in01[6] => Mux9.IN1
in01[7] => Mux8.IN1
in01[8] => Mux7.IN1
in01[9] => Mux6.IN1
in01[10] => Mux5.IN1
in01[11] => Mux4.IN1
in01[12] => Mux3.IN1
in01[13] => Mux2.IN1
in01[14] => Mux1.IN1
in01[15] => Mux0.IN1
in10[0] => Mux15.IN2
in10[1] => Mux14.IN2
in10[2] => Mux13.IN2
in10[3] => Mux12.IN2
in10[4] => Mux11.IN2
in10[5] => Mux10.IN2
in10[6] => Mux9.IN2
in10[7] => Mux8.IN2
in10[8] => Mux7.IN2
in10[9] => Mux6.IN2
in10[10] => Mux5.IN2
in10[11] => Mux4.IN2
in10[12] => Mux3.IN2
in10[13] => Mux2.IN2
in10[14] => Mux1.IN2
in10[15] => Mux0.IN2
in11[0] => Mux15.IN3
in11[1] => Mux14.IN3
in11[2] => Mux13.IN3
in11[3] => Mux12.IN3
in11[4] => Mux11.IN3
in11[5] => Mux10.IN3
in11[6] => Mux9.IN3
in11[7] => Mux8.IN3
in11[8] => Mux7.IN3
in11[9] => Mux6.IN3
in11[10] => Mux5.IN3
in11[11] => Mux4.IN3
in11[12] => Mux3.IN3
in11[13] => Mux2.IN3
in11[14] => Mux1.IN3
in11[15] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
Y[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|mux3bit4to1:RF_A3mux
in00[0] => Mux2.IN0
in00[1] => Mux1.IN0
in00[2] => Mux0.IN0
in01[0] => Mux2.IN1
in01[1] => Mux1.IN1
in01[2] => Mux0.IN1
in10[0] => Mux2.IN2
in10[1] => Mux1.IN2
in10[2] => Mux0.IN2
in11[0] => Mux2.IN3
in11[1] => Mux1.IN3
in11[2] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
Y[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|fsm|datapath:cpu_datapath|mux3bit4to1:alu_opcodemux
in00[0] => Mux2.IN0
in00[1] => Mux1.IN0
in00[2] => Mux0.IN0
in01[0] => Mux2.IN1
in01[1] => Mux1.IN1
in01[2] => Mux0.IN1
in10[0] => Mux2.IN2
in10[1] => Mux1.IN2
in10[2] => Mux0.IN2
in11[0] => Mux2.IN3
in11[1] => Mux1.IN3
in11[2] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
Y[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


