wb_dma_ch_pri_enc/wire_pri27_out 1.795249 0.334865 -0.767261 -1.087478 1.017412 0.250472 -0.669319 -1.393806 2.149529 -0.196762 0.854740 2.815282 -1.230315 -2.624031 0.126220 -0.974589 -0.493096 0.445935 1.623593 -0.762339
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 3.115444 2.343441 0.099691 -1.027171 0.848925 1.281644 0.207191 -3.326773 0.694314 -1.124353 -1.020095 -0.606936 2.931565 -3.584941 -0.269294 1.100562 0.899091 -1.061394 2.457810 2.279165
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.604113 -0.968495 -1.187536 0.390471 1.099964 -1.446510 -0.830815 -0.042022 1.013046 0.327760 1.046681 0.968152 -0.955598 -1.494842 1.031103 -1.826401 -2.079719 0.615461 -0.667841 0.048406
wb_dma_ch_sel/always_5/stmt_1/expr_1 0.462459 1.019985 -1.044381 -1.707098 0.726646 -2.536466 -4.086080 -0.394686 1.865722 1.323400 -1.021459 -1.277326 2.383436 -2.962271 2.300357 2.322742 -2.856070 -1.551998 1.688752 1.513801
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -1.791206 2.245964 -0.908925 -1.488438 1.641887 -2.652640 0.735855 0.524866 2.153103 1.031502 -1.961538 -1.668478 -1.390877 -0.125233 -1.815068 -1.469310 -2.035047 -1.161962 -2.752866 -1.317631
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 -1.537897 0.519622 -0.492744 -0.803272 0.476591 -0.460485 1.070952 -2.369664 2.634847 0.473387 1.485261 1.004769 -2.162622 -4.837128 -0.639824 -3.120167 1.794076 -0.398027 -1.087080 -3.415881
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.109697 2.072004 0.285670 -2.083835 -1.174313 1.029777 0.648508 -1.741987 0.810818 -1.464041 -0.194318 0.827325 -2.088140 -2.738903 -1.020582 -0.405955 1.991592 -0.644299 -0.371458 -1.635747
wb_dma_ch_rf/assign_1_ch_adr0 -2.516080 -0.142813 0.099031 -5.406849 -4.530560 -0.868251 -0.466187 0.695318 -1.415592 0.880172 -1.677909 0.291078 -2.906151 3.898676 -0.512813 -1.334911 1.074364 -0.151678 -3.069544 0.718138
wb_dma_ch_rf/reg_ch_busy -2.756328 2.031153 -0.440800 -1.216420 1.785432 -2.732222 -0.311804 0.749558 1.752632 2.352583 -3.520451 -3.226252 -1.672419 -0.052438 -1.597342 -1.264226 -3.414182 -2.723652 -4.290340 -0.726124
wb_dma_wb_slv/always_5 2.848813 1.442720 -0.099084 0.214891 -0.420310 -1.932394 -1.394056 3.572759 -0.033792 -3.843743 3.413926 -1.281005 1.922051 5.449891 -0.587824 -0.758875 0.715237 -1.508488 3.010430 2.110871
wb_dma_wb_slv/always_4 -2.215948 0.822300 1.774181 -0.520246 -3.862177 -3.124169 -0.624904 -1.642865 -3.625714 0.568351 -0.083337 -1.826831 1.793483 3.342170 -0.361369 -5.437468 0.906598 -4.361471 1.473530 8.766252
wb_dma_wb_slv/always_3 -1.673683 -1.154710 -2.107357 -2.530040 -0.182475 -2.877760 1.891393 -3.896344 -1.506976 -1.700140 -3.393452 -2.271464 1.048456 0.601792 0.267399 -3.728598 2.009857 0.265180 -5.354160 1.747241
wb_dma_wb_slv/always_1 -4.285645 0.231198 0.724096 -2.317941 -0.605797 -5.543194 -0.061241 0.419710 0.759088 1.220298 -1.577057 -0.892194 0.310461 0.417237 1.650622 -6.279541 -1.826126 -1.807012 -2.259650 6.610458
wb_dma_ch_sel/always_44/case_1/cond -1.115923 1.656547 1.449034 -5.825300 -6.043154 -1.721479 0.792604 -1.615296 1.021424 -1.532764 -0.202030 -1.462340 -1.741462 3.022503 -1.275138 -0.840797 3.336293 -0.871998 -1.380197 1.784617
wb_dma_rf/wire_ch0_csr -3.096281 0.754107 -0.543808 -1.820826 -0.037691 -4.320262 1.970405 2.939087 -0.386281 2.344579 -4.263028 -0.588388 0.745476 0.907145 -0.355887 -1.599930 -3.890376 0.172259 -3.157169 3.982267
wb_dma_de/wire_done 1.825670 0.201870 -1.560589 0.620429 2.805510 1.414253 -1.560671 1.568888 -1.710019 0.519260 -2.417079 0.203983 0.775376 -4.027088 0.963504 -1.028116 -2.018596 -1.422660 -0.255939 0.705071
wb_dma_ch_pri_enc/wire_pri11_out 1.569430 0.313072 -0.791482 -1.124534 0.967293 0.145332 -0.664450 -1.383440 2.116598 -0.142797 0.807640 2.748920 -1.217569 -2.561361 0.103418 -1.103304 -0.568906 0.393928 1.486012 -0.709608
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 -0.463072 -1.227471 -1.331386 3.150533 4.377261 1.597431 0.072678 2.343173 -1.251918 2.097822 -1.290837 -1.641753 1.424112 -4.719706 0.674452 -1.431828 -0.584393 -1.174650 -1.286937 -2.923653
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.681242 -0.135370 0.561933 1.288429 1.552179 1.771849 1.858729 -0.511569 1.214908 1.294033 0.533110 -0.429431 0.691518 -1.976269 -1.223886 0.342489 2.918557 -0.146085 0.783681 -4.206595
wb_dma_de/always_13/stmt_1 2.422196 1.107214 -1.396031 -3.009712 0.968845 -1.535719 -2.235476 -0.599257 1.849642 1.095803 -3.950109 0.376646 1.083459 -1.875532 1.134534 2.740186 -1.899269 -0.145244 -0.327270 0.462820
wb_dma_de/always_4/if_1 2.191168 -0.315897 -1.455499 -0.855648 2.307621 0.436640 -2.624583 3.183461 -0.226004 1.132933 -1.941911 0.772237 -0.930362 -2.095241 0.951947 -1.561693 -1.478636 -1.964895 -0.276707 -1.401490
wb_dma_ch_arb/input_req -0.688166 2.075487 -2.011132 0.105179 -0.249504 -1.274005 4.030216 0.506657 -0.391160 -1.777780 0.350309 1.592812 1.109859 -3.232940 -2.196007 -3.764018 2.216185 1.845706 -1.556720 -0.228037
wb_dma_ch_pri_enc/wire_pri20_out 1.761879 0.370856 -0.800072 -1.110549 0.965902 0.234850 -0.668264 -1.410789 2.166701 -0.167879 0.856657 2.809327 -1.236132 -2.626426 0.122536 -1.040500 -0.510533 0.407023 1.607412 -0.725315
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.451248 1.087413 -1.542936 -2.560660 -0.934935 -0.389034 -0.785283 3.586091 -1.227247 -1.372944 -0.353974 -0.050932 0.764219 2.948566 -0.778522 0.184054 1.336540 -0.202281 0.855640 -0.607089
wb_dma_ch_rf/always_26/if_1/if_1 0.923214 1.280488 -1.445080 -1.096566 0.568462 -4.394485 -2.146284 -1.497126 1.907691 -0.948655 -2.722231 -0.658510 1.692705 -2.293358 2.366204 1.925387 -0.775670 -0.303214 -2.626739 1.010702
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -2.567392 0.571510 1.562217 1.360384 -1.620243 0.691818 -0.012358 -1.994261 -1.739050 2.607101 -1.710380 0.798403 -1.915905 -3.015142 0.295735 0.091620 0.174809 -1.207467 -1.654778 0.696257
wb_dma_ch_sel/assign_145_req_p0/expr_1 3.079886 2.058504 -0.068120 -0.820229 -0.847638 -0.490038 -2.078064 2.352472 -0.664166 -1.325892 -0.255837 -1.226519 0.741596 2.272238 -0.831969 0.607203 1.534013 -2.849984 0.650973 -0.253157
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.381187 0.515880 0.046199 0.216796 1.064435 2.048899 0.494351 0.355878 0.333005 -0.412365 -0.082636 0.547517 -0.002756 -1.191797 -0.623198 1.376610 1.162566 0.178394 1.339515 -2.428492
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -1.866564 1.001406 0.745146 1.162474 -0.393876 -1.906968 -1.451853 -0.534739 0.111544 1.867650 0.409965 0.624285 -0.066064 -1.294055 0.474328 0.200218 -1.489483 -1.025851 1.144770 1.156189
wb_dma_ch_sel/wire_ch_sel -2.281349 0.354394 -1.427968 -4.263027 0.079057 -2.731198 1.050522 1.402270 2.433868 2.648300 -3.412286 -1.681329 0.463883 0.568182 -1.339851 -2.166067 -0.904578 -0.158623 -4.105201 -0.758242
wb_dma_rf/inst_u19 3.957692 1.363330 -2.331285 -3.702027 -0.117285 -0.369828 -1.414383 2.442291 0.703594 -1.557355 0.470710 2.454144 -0.257339 0.739098 -0.692602 -0.995026 0.871881 0.182217 2.288352 -1.137613
wb_dma_rf/inst_u18 3.915796 1.281849 -2.366181 -3.549682 0.071266 -0.202297 -1.371410 2.474233 0.736359 -1.445539 0.438400 2.475377 -0.341077 0.491329 -0.659486 -0.923622 0.871223 0.224410 2.240990 -1.414953
wb_dma_rf/inst_u17 3.877368 1.294522 -2.167924 -3.542561 0.008089 -0.274508 -1.378085 2.238939 0.956747 -1.573752 0.616601 2.564075 -0.551510 0.617837 -0.634115 -0.896476 0.702836 0.263871 2.407784 -1.220353
wb_dma_rf/inst_u16 3.803253 1.354182 -2.215274 -3.607186 -0.155144 -0.315443 -1.330409 2.175184 0.842267 -1.492892 0.507483 2.552935 -0.497008 0.577850 -0.665343 -0.969720 0.760245 0.214039 2.278975 -1.093203
wb_dma_rf/inst_u15 3.728577 1.337309 -2.202747 -3.437800 -0.019875 -0.269273 -1.315355 2.156389 0.812353 -1.492575 0.492429 2.469895 -0.465880 0.526600 -0.618031 -0.819434 0.758783 0.237203 2.244246 -1.237905
wb_dma_rf/inst_u14 3.935266 1.325386 -2.224629 -3.510578 -0.000483 -0.199063 -1.369293 2.184542 0.892653 -1.558880 0.599799 2.597849 -0.484490 0.516025 -0.611175 -0.876983 0.742610 0.258638 2.414184 -1.220994
wb_dma_rf/inst_u13 3.964010 1.333507 -2.239867 -3.502391 0.116032 -0.247748 -1.396219 2.295486 0.928065 -1.554211 0.579281 2.569678 -0.499380 0.466469 -0.611659 -0.901449 0.714050 0.228607 2.383936 -1.313810
wb_dma_rf/inst_u12 3.729969 1.329576 -2.225640 -3.621797 -0.104010 -0.365643 -1.374091 1.895497 1.046177 -1.466022 0.599826 2.713904 -0.654469 0.412428 -0.643718 -0.894151 0.696130 0.322020 2.298271 -1.225550
wb_dma_rf/inst_u11 3.911749 1.359657 -2.326446 -3.662563 -0.012333 -0.342301 -1.440407 2.296846 0.779786 -1.455624 0.410357 2.588862 -0.400992 0.496880 -0.618246 -0.975638 0.681814 0.174141 2.299724 -1.114772
wb_dma_rf/inst_u10 4.030005 1.392105 -2.286043 -3.590073 0.017156 -0.253914 -1.405977 2.399532 0.854607 -1.579004 0.510738 2.557517 -0.363794 0.585357 -0.635754 -0.922897 0.757285 0.188010 2.406613 -1.198230
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 0.963308 -3.544309 -0.337805 0.814669 2.883593 0.577679 -1.074078 5.893304 -2.198421 3.702588 -1.677830 1.905728 0.316993 1.807541 0.911602 -5.165437 1.149851 -1.764660 -0.587056 -1.166282
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 1.908210 4.716226 -0.245327 -0.687023 -3.688981 0.485246 -0.239072 -5.121758 -1.971109 0.336732 -0.708251 3.170971 -1.488019 0.980794 -3.594608 3.130741 2.192398 -0.680429 1.556525 -0.117068
wb_dma/input_wb1_ack_i -2.897030 2.514000 -3.218524 -0.229723 1.528017 -3.665661 -0.274490 -0.459210 -1.197402 0.401605 -1.084107 1.937282 -0.607647 -3.798855 0.834894 -2.634635 -0.640035 -0.311689 -3.826469 0.256755
wb_dma/wire_slv0_we -1.692616 -1.259533 -1.610523 -2.413737 -0.364010 -2.548460 1.378214 -3.750169 -1.503443 -1.155522 -3.985925 -3.131975 0.868464 1.021173 0.122271 -3.476652 1.411239 -0.657823 -5.826281 2.136777
wb_dma_ch_rf/reg_ch_sz_inf -1.642140 -0.567111 1.221924 1.268563 0.550336 -0.073432 -1.508977 0.224194 -0.240108 1.518225 -1.409540 -1.795872 -1.383837 -0.073618 0.883570 0.633156 -2.330514 -1.871269 -1.851100 0.505791
wb_dma_ch_rf -4.664287 0.585098 -0.443017 -0.276291 -2.199425 -2.971826 0.554341 -1.787102 -2.633360 2.142408 -3.626413 -2.124309 0.231948 -2.229514 0.151565 -2.430112 -0.050233 -1.926387 -5.545340 2.476732
wb_dma_ch_sel/wire_gnt_p1_d -1.716240 -1.017824 -1.313098 0.329910 1.117283 -1.577277 -0.911004 -0.011849 1.050851 0.354285 1.111657 1.059492 -1.023219 -1.580896 1.111947 -1.986451 -2.167120 0.653866 -0.719357 0.042786
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -1.598076 -0.945950 -1.179312 0.392956 1.068736 -1.481496 -0.832756 -0.032617 1.041372 0.352928 1.063021 1.019709 -0.959646 -1.490194 1.032984 -1.831640 -2.052100 0.624763 -0.638162 0.030298
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 1.954550 1.016522 0.041218 0.190274 2.528060 1.238025 -0.315177 0.074188 -0.395983 1.743007 -2.760435 -3.102690 3.502595 -3.658822 -0.085281 -0.500229 1.630317 -3.452445 0.381405 -0.165146
wb_dma_ch_sel/input_ch1_txsz -0.885724 0.357517 -0.861066 0.180152 0.483778 -0.693532 -0.137854 -3.299117 0.250203 -0.312677 0.256722 1.658985 0.483255 -3.395033 0.776847 -1.650087 -2.246703 0.728218 0.305639 3.609168
wb_dma/wire_ch3_txsz 3.286897 1.327883 0.384151 -1.581096 -0.184533 1.648561 0.146787 -1.387555 1.155150 -0.500670 -0.238224 1.820613 -0.268651 -1.051118 -0.941620 0.801548 1.552695 -0.202947 2.257223 -0.686521
wb_dma_ch_sel/assign_7_pri2 2.323453 0.519629 0.044803 0.242962 1.076314 2.019504 0.448205 0.344072 0.337920 -0.434477 -0.029489 0.553447 -0.036288 -1.162639 -0.575499 1.314004 1.122759 0.151509 1.302363 -2.385464
wb_dma_ch_pri_enc/inst_u30 1.648565 0.314934 -0.861451 -1.150410 0.989350 0.120237 -0.675587 -1.395148 2.179415 -0.126738 0.818501 2.853579 -1.241757 -2.676117 0.158680 -1.153759 -0.577010 0.452334 1.532953 -0.730067
wb_dma/assign_3_dma_nd 4.635940 0.388270 -1.954181 -0.867939 2.023601 2.267995 -0.058140 5.033249 -1.715037 -0.708539 -1.297715 0.355936 1.643971 -0.473102 -0.633207 -0.028956 2.460374 -0.375674 1.457685 -3.564519
wb_dma_ch_rf/assign_6_pointer -1.490010 1.787025 2.634488 1.246389 -1.128104 1.268651 2.168972 -3.938336 0.132589 5.064428 -3.185585 3.383965 -2.969412 -4.569630 -1.810602 0.183915 2.404374 -1.084128 -1.152535 -1.953297
wb_dma_ch_rf/wire_ch_adr0_dewe 0.245330 1.150325 0.486877 -1.443349 -1.797097 -0.631041 -0.253696 -0.836097 0.810255 -1.192596 1.060341 0.039826 -0.872579 2.534094 -0.723657 1.429280 -0.084167 0.288033 0.926667 0.698866
wb_dma_ch_pri_enc/always_2/if_1/cond 1.720708 0.333558 -0.808068 -1.126484 0.915497 0.216469 -0.659520 -1.403049 2.093875 -0.168220 0.814789 2.750513 -1.171858 -2.556576 0.083096 -1.021772 -0.420574 0.421492 1.539709 -0.772173
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 2.594312 2.067101 1.010152 -1.118932 -0.228658 0.903485 1.328036 -1.985995 1.038498 0.973017 -2.420140 3.929478 -2.057103 -1.014159 -1.703930 1.009165 1.010300 0.550010 0.847755 -0.715845
wb_dma_ch_sel/input_ch0_txsz 3.937571 1.807217 -0.647041 -0.919039 2.191543 1.541044 -1.744818 1.216352 -1.454166 -0.108554 -3.467565 -2.340038 3.197291 -2.942114 0.494943 0.538191 0.003963 -3.263828 0.997435 1.694080
wb_dma_ch_sel/always_2 4.484061 0.338986 -1.983476 -0.875198 1.977185 2.172781 -0.073062 5.066364 -1.759281 -0.638750 -1.307086 0.343400 1.657526 -0.473894 -0.571508 -0.072169 2.486212 -0.319836 1.299548 -3.570739
wb_dma_ch_sel/always_3 3.022404 0.932800 -1.014664 0.033460 1.695033 2.561692 2.179826 0.356988 -1.369825 0.506890 -1.416583 0.067200 3.565237 -3.372797 -1.449181 -0.885350 4.040056 -0.416912 1.525433 -1.772573
wb_dma_rf/input_de_txsz_we 3.493066 0.412451 0.790365 2.932955 3.629729 3.180304 -0.910447 3.566467 -2.138251 -1.352350 -1.176121 -2.253123 1.656426 -0.541666 0.506819 1.376353 -2.023127 -2.147437 1.920360 1.260926
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.130184 2.062964 0.268341 -2.032386 -1.049011 0.996547 0.654269 -1.764586 0.897402 -1.488322 -0.128275 0.839863 -2.068072 -2.868258 -0.966820 -0.472287 1.893145 -0.644857 -0.265397 -1.611223
wb_dma_ch_sel/assign_145_req_p0 3.073899 2.127686 -0.041246 -0.865523 -0.851236 -0.680235 -2.181477 2.338077 -0.654789 -1.298684 -0.245649 -1.267119 0.711876 2.364273 -0.847597 0.503226 1.422346 -2.983511 0.691382 -0.039964
wb_dma_de/always_3/if_1/if_1/cond -0.416862 0.347183 -0.260593 1.555006 -0.200759 -1.570574 -0.228258 0.203900 -0.250302 -0.993844 1.576949 -0.977385 1.541634 0.547516 -0.053293 -0.978067 1.008423 -0.806189 -0.286829 0.520535
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.103128 2.101249 0.236064 -2.006750 -1.143708 1.004915 0.643228 -1.699687 0.769660 -1.446617 -0.184469 0.792524 -1.986620 -2.782481 -1.041069 -0.425815 1.948597 -0.638086 -0.357905 -1.539107
wb_dma_rf/always_1/case_1 -7.282210 0.541670 2.182028 -1.276554 0.458902 -7.549069 0.396999 0.372649 -0.773690 3.597880 -4.656245 -3.852079 -2.002895 -2.375664 3.747445 -3.494494 -1.427554 -3.800648 -4.065532 3.141196
wb_dma_rf/always_2/if_1/if_1/stmt_1 -1.135802 1.755142 1.193683 -0.342764 0.087436 -4.234006 -1.224638 -0.714851 1.390548 -0.154532 -0.976921 -0.782078 -1.528926 -0.143473 0.810413 -0.921683 -1.476862 -2.269784 -0.083889 1.926241
wb_dma_ch_sel/assign_99_valid/expr_1 -0.621196 -0.382037 -1.853428 -3.968527 -4.314645 -0.279967 -1.908535 0.510576 -2.730265 2.000095 -0.828922 -3.334013 3.479120 2.578837 -0.875006 -0.256538 4.754872 -2.545582 -1.544610 -1.319018
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.532612 1.042211 -1.472627 -2.500413 -0.897386 -0.368892 -0.793304 3.722247 -1.189428 -1.484999 -0.213912 -0.110652 0.773166 3.176667 -0.766358 0.154882 1.255843 -0.205277 1.001354 -0.536901
wb_dma_wb_slv/reg_slv_adr -4.462907 0.123108 0.625693 -2.205986 -0.487610 -5.419828 0.072540 0.746067 0.587813 1.590633 -1.718557 -0.844671 0.312221 0.386784 1.586992 -6.354329 -1.972842 -1.763240 -2.405333 6.483379
wb_dma_ch_sel/assign_8_pri2 2.283203 0.495709 0.036703 0.233885 1.053343 1.982835 0.491096 0.383116 0.274223 -0.413567 -0.035051 0.466273 0.026600 -1.164797 -0.570344 1.341954 1.142123 0.139338 1.285922 -2.352726
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -1.499098 -0.531013 1.229270 1.203698 0.538416 -0.001613 -1.539100 0.230391 -0.215687 1.453788 -1.435213 -1.814711 -1.344009 -0.055998 0.856778 0.662465 -2.304338 -1.896941 -1.776896 0.478188
wb_dma_wb_mast/wire_wb_cyc_o -1.481967 -0.951194 -1.218157 0.322172 1.134696 -1.431449 -0.874936 -0.007996 1.095940 0.284512 1.100079 1.089918 -0.974000 -1.549092 1.028790 -1.848237 -2.044587 0.619628 -0.572708 -0.011813
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -1.930175 0.201348 -0.237942 0.172613 -1.164720 -0.502255 0.595158 -2.191697 -1.286572 -0.489982 -0.999419 -1.039921 -0.261360 -0.954824 -0.099231 -0.511389 0.962812 -0.302542 -2.803747 0.422546
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.483414 0.294728 -0.813670 -1.055869 0.904997 0.092779 -0.645174 -1.439074 2.071895 -0.134699 0.800718 2.710660 -1.193012 -2.591447 0.162479 -1.104898 -0.594505 0.404285 1.419708 -0.655865
wb_dma/wire_paused -2.075038 0.942757 0.795176 1.209093 -0.399369 -1.958219 -1.359494 -0.552494 0.081122 1.925808 0.335529 0.557914 -0.128779 -1.306467 0.518703 0.145666 -1.474648 -1.008917 0.970048 1.172005
wb_dma_ch_rf/always_8/stmt_1/expr_1 -2.843611 1.903305 -0.449873 -1.126277 1.744682 -2.618862 -0.286309 0.611477 1.723774 2.406100 -3.460932 -3.145708 -1.699812 -0.163809 -1.525948 -1.240572 -3.440442 -2.606976 -4.358181 -0.675375
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -1.543668 -0.931374 -1.211742 0.318777 1.107375 -1.471272 -0.860144 -0.039449 1.024274 0.294277 1.067773 1.005603 -0.960714 -1.511636 1.026950 -1.837389 -2.028827 0.590308 -0.625248 0.004608
wb_dma/wire_ch1_adr1 -1.465739 -0.616033 0.591294 1.025525 0.477228 -0.091539 1.434855 -1.045190 1.004578 1.643558 0.644997 -0.812482 0.626707 -0.922118 -0.664678 -0.888372 1.844144 -0.270276 -0.356337 -1.888610
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -3.750398 1.167262 -2.096985 -0.489077 -1.452130 -1.085653 -0.649327 -0.656100 -2.035740 5.588906 -1.367592 0.917323 2.869241 -0.388335 -2.358815 -1.029823 -0.799730 -0.239242 -1.190638 0.650816
wb_dma_ch_arb/always_2/block_1/case_1/if_3 -0.213171 1.430124 0.724138 -1.075900 -0.552999 0.969773 1.959143 -2.549125 1.753039 0.191654 0.418576 0.047408 -1.289511 -3.621427 -1.647950 -1.432308 3.775290 -0.958898 -0.618806 -3.420537
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.200251 0.411590 -2.261142 -0.857056 -1.210134 -1.384420 1.208623 5.043055 -1.855718 -2.806195 1.249588 -1.166516 3.735735 3.224354 -1.031722 -1.893226 1.703866 1.008742 0.276964 1.291410
wb_dma_ch_arb/always_2/block_1/case_1/if_1 0.902461 1.833458 -1.295896 -1.697134 -1.668109 -0.555603 3.080068 2.367769 -0.022384 -2.598759 1.691275 -1.119371 2.285794 -0.365109 -2.529799 -3.304224 5.137730 -0.078796 -0.239553 -1.839823
wb_dma_ch_arb/always_2/block_1/case_1/if_4 1.152999 2.070152 0.236847 -2.073532 -1.068570 1.043239 0.641577 -1.694644 0.875951 -1.480068 -0.150445 0.860182 -2.089170 -2.858862 -1.023010 -0.394585 1.946254 -0.622939 -0.300607 -1.687242
wb_dma_ch_sel/always_39/case_1/stmt_4 2.235204 0.483432 0.022606 0.201788 1.014351 1.962170 0.500522 0.367623 0.293440 -0.411450 -0.028281 0.474625 -0.010027 -1.102901 -0.588594 1.303450 1.132539 0.161907 1.225247 -2.328700
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.632322 0.295593 -0.831495 -1.101603 1.010768 0.149776 -0.704612 -1.410483 2.201011 -0.150985 0.860950 2.778528 -1.278946 -2.639513 0.126536 -1.111799 -0.626007 0.401365 1.541808 -0.675366
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.477013 0.399399 -2.278773 -1.044515 -1.160461 -1.341021 1.107741 5.304231 -1.819513 -2.851270 1.157130 -1.125931 3.762883 3.292988 -1.017318 -1.966540 1.758499 0.915849 0.380612 1.234175
wb_dma_ch_pri_enc/wire_pri14_out 1.676844 0.365871 -0.813711 -1.152765 0.909997 0.133538 -0.671968 -1.366615 2.101918 -0.159594 0.804724 2.744268 -1.176952 -2.489227 0.072335 -1.049793 -0.486352 0.367674 1.563485 -0.692636
wb_dma_ch_sel/always_39/case_1/stmt_1 4.623393 0.374607 -1.997276 -0.869080 1.987313 2.322568 -0.021121 4.991906 -1.724120 -0.651577 -1.396355 0.369631 1.673683 -0.637127 -0.624186 -0.011115 2.569959 -0.339207 1.331413 -3.676326
wb_dma_rf/wire_ch6_csr -2.441193 -0.155807 -0.887179 -0.128767 -3.462622 -0.625125 -0.564581 -1.114629 -3.352340 1.652785 -2.477999 -0.640613 1.137357 -0.967557 0.237615 -0.448755 0.963413 -0.768310 -4.399026 2.213103
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 3.481326 -0.086543 -0.376893 -0.062318 1.641080 0.419199 -0.996794 4.707566 -0.619849 -1.906443 0.954782 -0.323903 1.339134 2.740439 0.140773 -1.170784 -0.165052 -1.003489 2.695508 0.847459
wb_dma_wb_if/input_wb_we_i 2.743695 -1.282501 -1.368890 2.011604 1.737777 -0.300837 -2.143156 3.920746 -1.571789 -2.902895 4.400691 4.014802 0.873781 6.182413 -0.193687 -4.642489 -2.862886 0.717177 3.672836 5.016917
wb_dma_ch_sel/assign_141_req_p0 3.022590 1.990735 -0.095578 -0.715256 -0.717314 -0.600519 -2.076179 2.264862 -0.656265 -1.223462 -0.347074 -1.245070 0.782459 2.090651 -0.803915 0.409818 1.397367 -2.960777 0.619302 -0.057981
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.097152 -0.016528 -2.089156 -2.579840 -0.960962 0.346433 1.357126 5.296684 -1.537137 -2.082681 -0.153455 -0.111955 2.283056 2.904493 -1.043676 -0.923817 0.792710 1.846702 0.908574 0.699397
wb_dma_ch_sel_checker 1.037817 0.768021 0.392889 -1.701233 -1.130614 -0.274822 -0.314318 -1.755251 0.891155 -0.146469 -0.136494 1.334386 -0.295785 0.040100 -0.325460 -0.483831 0.390848 -0.341402 1.019884 1.611439
wb_dma_ch_rf/reg_ch_dis 2.080321 1.514348 -1.614651 -1.296364 0.824440 -2.979401 -2.422604 -0.354405 1.390013 0.132272 -2.370591 -0.580012 2.701882 -1.291288 1.006545 1.652006 -0.922615 -1.050679 -0.539332 1.119921
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 0.945706 1.459321 1.398278 -0.162984 0.241261 0.498538 2.541798 -2.858995 1.948217 2.684603 -1.846358 2.877447 -1.174580 -1.839959 -2.275302 -0.172618 2.767660 0.085146 0.374188 -2.304041
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.341224 0.458690 -2.344522 -0.829054 -1.210885 -1.385176 1.170120 5.185699 -1.967020 -2.832434 1.217407 -1.193867 3.869732 3.239079 -1.041222 -1.991796 1.845687 0.923793 0.291981 1.232092
wb_dma_ch_rf/wire_pointer_we -2.004515 0.181863 -0.203315 0.332313 -1.122846 -0.455682 0.630467 -2.280077 -1.294768 -0.465347 -0.941441 -1.003012 -0.403182 -1.059471 -0.083895 -0.507249 0.922069 -0.316970 -2.827782 0.361876
wb_dma_ch_sel/always_46/case_1/stmt_1 0.087811 -1.168249 -0.799182 0.620166 0.228865 1.818976 -1.072098 0.862749 -2.039948 1.129821 0.225839 2.302538 -0.667006 1.970573 -0.711927 -1.026020 -1.436181 0.504321 0.054321 0.418048
wb_dma_wb_slv/always_3/stmt_1 -1.818419 -0.992343 -2.164850 -2.437700 -0.289314 -2.878899 1.847201 -3.937699 -1.735569 -1.550071 -3.317346 -2.046724 0.832213 0.545263 0.199665 -3.778093 1.987316 0.241105 -5.308314 1.756522
wb_dma_ch_rf/always_2/if_1/if_1 1.124442 1.476561 1.518822 -0.171270 0.201679 0.616391 2.664046 -2.899286 2.033454 2.657013 -1.781936 3.073805 -1.311086 -1.781532 -2.337123 -0.073308 2.811100 0.181649 0.474664 -2.382298
wb_dma_pri_enc_sub/assign_1_pri_out 1.811517 0.349924 -0.778601 -1.182425 0.961073 0.250096 -0.677376 -1.411016 2.205105 -0.197041 0.842158 2.841964 -1.212714 -2.526556 0.111737 -1.006702 -0.516648 0.413902 1.662047 -0.674792
wb_dma_ch_sel/input_ch0_adr0 0.662376 0.992319 1.623047 -5.137976 -5.155815 -1.354473 0.261219 -1.342619 1.333474 -0.812042 -0.062062 -0.850157 -0.119146 4.665550 -1.112000 0.378533 2.838100 -0.556220 0.918732 2.640898
wb_dma_ch_sel/input_ch0_adr1 -0.587446 0.383536 -0.272717 1.696938 -0.265623 -1.733728 -0.165066 0.050609 -0.313213 -1.020287 1.664316 -1.087753 1.660796 0.477777 -0.034797 -1.058060 1.053929 -0.811807 -0.384225 0.592512
wb_dma_wb_slv/assign_4 -6.485690 1.808104 -2.086440 1.498946 2.064669 -3.412129 3.410430 1.586201 -3.154695 1.990216 -0.446847 -1.583876 1.210300 -0.554560 -0.688726 -1.895502 -1.745771 0.095189 -3.239437 0.811812
wb_dma_wb_mast/input_wb_data_i -2.661042 2.591162 0.644053 1.233271 -1.377165 -2.234155 0.604111 -1.922751 -2.591326 0.558737 -3.778284 1.133061 -0.682418 -1.128391 0.108599 -0.780401 0.503077 -0.351934 -4.477527 3.801233
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 -0.416041 1.399928 0.671930 -0.988754 -0.588725 0.808239 1.940955 -2.428647 1.716009 0.133712 0.496038 -0.136927 -1.285045 -3.602608 -1.563595 -1.504779 3.661846 -0.985958 -0.783802 -3.437562
wb_dma_de/wire_adr1_cnt_next1 -0.587721 -2.854391 -0.887410 -0.944534 0.332488 0.154139 2.349351 0.794225 2.221024 1.440050 0.035492 -1.185893 3.719537 -0.912162 0.252784 0.334412 1.727760 2.700568 -0.202011 -2.191243
wb_dma_ch_sel/inst_u2 -1.631638 -0.954943 -1.152395 0.398489 1.095868 -1.474867 -0.837229 -0.063677 1.045492 0.334372 1.077911 0.954468 -1.018306 -1.507957 1.049955 -1.859268 -2.118488 0.617671 -0.643938 0.028924
wb_dma_ch_sel/inst_u1 1.576247 1.509223 -1.463354 -2.949254 -3.145101 -0.498884 4.791564 -0.011509 0.459190 -1.238557 -1.452248 0.350406 4.866569 -1.184014 -2.789179 -0.748684 6.004028 2.628389 -1.282126 -0.565330
wb_dma_ch_sel/inst_u0 1.660626 0.386371 -0.738354 -1.134557 0.889546 0.206069 -0.660753 -1.435902 2.078481 -0.152954 0.781766 2.702768 -1.194696 -2.529679 0.094842 -0.980357 -0.466409 0.355668 1.560028 -0.647142
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.609940 0.338374 -0.828622 -1.092069 0.937265 0.173929 -0.650224 -1.371912 2.083607 -0.153272 0.762882 2.733303 -1.159880 -2.612841 0.081261 -1.060706 -0.495641 0.412309 1.487019 -0.728367
wb_dma/wire_adr0 -1.172637 1.699586 1.470860 -5.849986 -6.004452 -1.712654 0.764619 -1.551532 0.959916 -1.523562 -0.266465 -1.527272 -1.789676 2.995985 -1.250915 -0.891871 3.284173 -0.944222 -1.440356 1.765350
wb_dma/wire_adr1 -1.951641 -0.192908 0.287438 2.572628 0.236517 -1.692770 1.188596 -0.944521 0.733205 0.719954 2.087663 -1.701362 2.147765 -0.466302 -0.660830 -1.861119 2.794171 -1.021124 -0.732486 -1.272437
wb_dma_ch_sel/assign_131_req_p0/expr_1 -0.110585 1.219143 -0.024592 -0.548556 -1.145942 -0.154522 1.628335 2.774902 -0.142488 -1.325549 0.554031 -2.513255 0.825423 -0.052580 -1.788413 -2.476662 2.902291 -1.663988 -1.529944 -1.476395
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.231003 2.111893 0.224417 -2.029144 -0.971599 1.056220 0.598533 -1.669231 0.850619 -1.459414 -0.177849 0.879453 -2.022261 -2.888437 -0.988501 -0.440699 1.883387 -0.672149 -0.212151 -1.627649
wb_dma_ch_rf/assign_18_pointer_we -1.990656 0.192159 -0.258034 0.217158 -1.127044 -0.493794 0.638476 -2.243631 -1.301503 -0.449362 -1.020448 -0.995116 -0.295817 -1.047437 -0.105588 -0.585443 0.982490 -0.276818 -2.872494 0.408143
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 0.008147 -1.173676 -0.756547 0.540843 0.131241 1.747363 -1.005767 0.883011 -1.997702 1.125382 0.224727 2.224867 -0.655669 2.072709 -0.748925 -0.985269 -1.360570 0.508627 0.038015 0.389013
wb_dma_ch_sel/wire_req_p0 0.192624 2.944329 -0.861585 -0.091034 -1.213144 -0.244268 4.990311 0.611437 -1.373432 -1.918424 -0.684111 0.407155 2.077899 -1.887676 -3.132903 -2.374270 4.129673 1.176967 -1.345740 -0.218190
wb_dma_ch_sel/wire_req_p1 -1.386848 -0.896633 -1.116491 0.392364 1.117034 -1.327143 -0.820508 -0.081505 1.040892 0.266169 1.081645 1.032328 -0.986285 -1.475599 0.992832 -1.683261 -1.963407 0.618040 -0.494064 -0.035132
wb_dma/wire_ndnr 3.172797 0.946725 -1.031241 0.055650 1.771707 2.596085 2.172403 0.448974 -1.367330 0.480669 -1.414328 0.177665 3.551775 -3.387054 -1.454460 -0.918263 4.041353 -0.377119 1.626451 -1.821472
wb_dma_de/reg_mast0_drdy_r 3.054088 2.866025 0.851415 -1.330759 -1.330165 1.999757 0.942734 -3.711962 0.363189 -2.236866 0.238784 1.226509 0.561413 -0.554707 -1.511241 2.890029 0.760678 0.672182 3.048778 1.972540
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.724425 0.378096 -0.730202 -1.060133 0.955939 0.277572 -0.608482 -1.401290 2.089951 -0.176825 0.816742 2.702507 -1.204423 -2.505500 0.092414 -0.926382 -0.478709 0.397461 1.591648 -0.741573
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -2.496358 -0.044094 0.137235 -5.400365 -4.392141 -0.899577 -0.546142 0.706215 -1.352552 0.794816 -1.686062 0.277774 -3.081058 3.796462 -0.434821 -1.305902 0.960273 -0.203750 -3.048824 0.648597
wb_dma_ch_sel/assign_137_req_p0 2.886014 2.056899 -0.041596 -0.869284 -0.895256 -0.667285 -2.022356 2.128777 -0.686427 -1.181863 -0.308309 -1.173967 0.725201 2.173808 -0.804230 0.353613 1.476015 -2.884642 0.579863 0.048158
wb_dma_rf/wire_pointer2 1.116045 0.826785 0.424264 -1.770077 -1.183844 -0.301063 -0.332934 -1.768837 0.891814 -0.159135 -0.143000 1.386009 -0.284665 0.090477 -0.351414 -0.516110 0.406665 -0.347924 1.080000 1.637722
wb_dma_rf/wire_pointer3 2.496956 2.050427 0.965979 -1.126884 -0.219801 0.807716 1.278322 -2.097574 1.129140 0.974994 -2.425038 3.841298 -2.025508 -1.182570 -1.662064 0.963008 1.018865 0.474158 0.787700 -0.716322
wb_dma_rf/wire_pointer0 -1.099403 1.126622 2.242762 1.001426 -1.113727 2.025681 1.090054 -3.380513 0.110787 3.789454 -1.149011 1.590374 -1.680960 -4.485772 -1.137235 0.119177 2.679938 -1.694518 0.080535 -1.920191
wb_dma_rf/wire_pointer1 3.304832 1.281482 0.381044 -1.495660 -0.128705 1.646787 0.152529 -1.334299 1.146363 -0.524236 -0.228680 1.807287 -0.242155 -1.048478 -0.936043 0.812154 1.524788 -0.201564 2.227969 -0.725897
wb_dma_rf/wire_sw_pointer0 -0.918982 0.183394 -0.230184 -0.064706 -0.099538 -1.729873 0.009440 -0.772677 0.236771 -1.028654 -1.043977 -0.402073 -0.430216 -1.518522 1.374795 0.219821 0.055467 0.401807 -2.413507 0.154255
wb_dma_de/always_21/stmt_1 2.711281 2.780216 0.849205 -1.370492 -1.466253 1.793444 0.946841 -3.650010 0.300969 -2.148426 0.168710 1.140808 0.514390 -0.424410 -1.475562 2.652211 0.756374 0.600193 2.783254 2.147971
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 3.397078 1.500701 -1.209202 -0.982168 2.099656 1.234258 1.110007 0.215857 -0.297093 0.289338 -1.427682 -1.576561 4.916531 -3.477621 -0.906452 -1.129951 3.861809 -1.715126 1.983347 -0.804470
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 2.841291 0.196544 1.188579 -0.545335 0.950130 0.078974 -2.799864 3.097641 -0.009505 -0.521776 -0.607673 -0.805616 -0.311926 2.674667 0.685229 -0.975739 -2.015073 -3.157168 1.820117 2.919135
wb_dma_ch_arb/input_advance 4.601284 0.350669 -2.039966 -0.882173 1.992309 2.304257 -0.068569 4.979271 -1.736993 -0.658291 -1.385262 0.374574 1.706922 -0.605027 -0.599728 -0.004144 2.548497 -0.351173 1.361351 -3.624545
wb_dma_de/always_7/stmt_1 2.545986 0.389579 -0.811308 1.837223 2.910031 3.148649 -0.415163 3.332827 -3.472887 0.214760 -3.243431 -1.900320 2.045824 -2.688939 0.257465 1.167170 -0.356389 -1.607502 -0.459882 -0.844449
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 3.984243 1.310633 -2.243034 -3.473454 0.092015 -0.220714 -1.407490 2.276885 0.848142 -1.529289 0.529809 2.568139 -0.437902 0.494271 -0.588372 -0.906722 0.705589 0.196737 2.437417 -1.237000
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 1.114351 2.102672 0.250231 -2.097936 -1.144588 1.024804 0.649361 -1.754828 0.816270 -1.480958 -0.160890 0.837665 -2.074163 -2.836924 -1.034729 -0.458265 1.983932 -0.656306 -0.370946 -1.644959
wb_dma_de/always_3/if_1/cond -0.586199 0.390456 -0.293667 1.697046 -0.214370 -1.740028 -0.187146 0.049410 -0.257029 -0.951089 1.586105 -1.037558 1.608095 0.448974 -0.031903 -1.087627 1.039202 -0.794646 -0.416255 0.591489
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 2.102392 -0.054464 -2.092141 -2.654480 -0.981003 0.341286 1.398457 5.430877 -1.578199 -2.038111 -0.207731 -0.147340 2.279100 3.015609 -1.031356 -0.946368 0.843077 1.889400 0.875556 0.646627
wb_dma_ch_sel/assign_101_valid -0.640022 -0.399830 -1.897216 -3.865830 -4.176519 -0.365568 -1.994352 0.525369 -2.903368 2.109301 -0.926464 -3.453442 3.599667 2.524276 -0.816902 -0.382045 4.631865 -2.646946 -1.555034 -1.169517
wb_dma_ch_sel/assign_98_valid -0.664753 -0.475611 -1.806798 -3.871671 -4.183844 -0.433933 -2.036093 0.380866 -2.565891 1.984164 -0.757513 -3.351133 3.438316 2.438163 -0.667442 -0.335967 4.531001 -2.570484 -1.526969 -1.203899
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.371206 1.046991 -1.466904 -2.507295 -0.988718 -0.403686 -0.737839 3.559594 -1.170576 -1.392210 -0.223894 -0.086957 0.699957 3.086972 -0.772115 0.190408 1.290579 -0.160863 0.883526 -0.542628
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.428290 0.392966 -2.293722 -0.878030 -1.096968 -1.325813 1.175040 5.240057 -1.823578 -2.896578 1.271623 -1.181750 3.820460 3.129992 -1.013816 -1.952238 1.750042 0.973144 0.445480 1.259907
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 1.542851 0.323044 -0.763865 -1.056524 0.941369 0.169402 -0.624149 -1.444620 2.061571 -0.110882 0.776440 2.694945 -1.209088 -2.568228 0.132071 -1.074714 -0.519411 0.428704 1.431669 -0.670924
wb_dma_rf/wire_ch7_csr -2.312543 -0.062476 -1.199528 0.136134 -3.431437 -0.440626 -0.686492 -0.982931 -3.599743 1.402188 -2.279634 -0.591215 1.273596 -1.113712 0.121075 -0.545289 0.897282 -0.736452 -4.484267 2.154798
wb_dma_ch_sel/reg_csr -1.057314 0.018224 0.883164 -0.550424 -1.490022 0.264644 1.166899 2.147534 -2.496172 0.870723 -4.792171 2.776635 -3.041651 -0.558047 0.487000 -1.216498 -3.045882 0.991518 -3.881044 4.313012
wb_dma_de/reg_next_state -1.531751 1.102253 -1.224188 0.086395 0.596471 -2.585060 -0.333947 -0.154338 -1.033840 4.928284 -2.896456 1.099018 2.181699 1.261796 -1.850905 -1.047821 -1.208064 -0.919410 -0.489177 1.181365
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 3.590809 -1.287129 0.990698 -2.671442 0.747047 1.911773 1.969531 3.402175 -1.995449 4.269866 -4.978279 6.010506 -0.844611 2.691887 -1.316015 -3.492190 3.429091 0.321688 1.075695 -0.143630
wb_dma_de/always_11/stmt_1/expr_1 -0.631159 0.411214 -0.265977 1.753366 -0.276900 -1.768676 -0.167957 0.071097 -0.287641 -1.003102 1.663568 -1.092555 1.705949 0.485765 -0.043983 -1.078615 1.095002 -0.809947 -0.415350 0.587987
wb_dma_ch_rf/input_ptr_set 3.194198 1.262920 0.388983 -1.493412 -0.168988 1.581991 0.153582 -1.335682 1.124116 -0.471992 -0.261179 1.759432 -0.252723 -1.023783 -0.947266 0.754749 1.495540 -0.173016 2.160488 -0.689952
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -2.083318 -0.226746 0.322999 2.618278 0.272328 -1.742038 1.255682 -0.950370 0.696399 0.753875 2.114944 -1.783538 2.166986 -0.481991 -0.667096 -1.958042 2.835037 -1.061388 -0.804956 -1.314721
wb_dma_ch_sel/assign_12_pri3 3.442504 1.283821 0.439585 -1.528224 -0.102754 1.735386 0.179904 -1.353205 1.188293 -0.544380 -0.157329 1.873037 -0.260255 -1.064642 -0.978279 0.878355 1.560788 -0.141172 2.339156 -0.808670
wb_dma_de/assign_65_done/expr_1/expr_1 2.153530 -0.321926 -1.391488 -0.891115 2.183550 0.402349 -2.590579 3.163137 -0.236487 1.118657 -1.954234 0.659693 -0.878168 -1.952786 0.927844 -1.604289 -1.460344 -2.029517 -0.327234 -1.176434
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 3.321294 1.298899 0.413762 -1.442982 -0.068901 1.724167 0.193825 -1.344815 1.160405 -0.508680 -0.214475 1.809700 -0.238950 -1.118221 -0.925695 0.826082 1.530438 -0.159763 2.293720 -0.796934
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -1.552516 -0.935459 -1.236345 0.316571 1.121174 -1.492166 -0.858364 0.063991 1.064994 0.345523 1.087404 1.016748 -0.937322 -1.499504 1.030398 -1.895382 -2.086149 0.637462 -0.638476 0.009611
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.083352 -0.006371 -2.026104 -2.577503 -0.929869 0.347392 1.280407 5.296840 -1.504222 -2.061602 -0.161296 -0.179465 2.306299 2.911386 -1.005573 -0.861004 0.806257 1.792562 0.943089 0.664788
assert_wb_dma_ch_sel/input_valid 2.272592 0.491940 0.030892 0.255121 1.043096 1.985259 0.476076 0.401582 0.303985 -0.406952 -0.040852 0.470003 -0.024247 -1.101201 -0.565383 1.320700 1.108768 0.132989 1.276394 -2.347608
wb_dma/input_wb0_stb_i 2.831208 1.588960 -0.115362 0.204209 -0.489451 -1.997223 -1.331083 3.524002 -0.094115 -3.874020 3.404737 -1.285851 2.004620 5.378017 -0.630812 -0.735171 0.771558 -1.527714 2.961437 2.171383
wb_dma/wire_ch1_csr -1.319278 -0.296235 -1.296921 -0.004108 -3.221042 -0.722755 -1.234253 -0.952282 -3.455205 1.174696 -2.923323 0.256339 1.632769 -0.048797 0.839037 1.144720 -0.675596 0.291395 -3.585608 3.582929
wb_dma_rf/assign_5_pause_req -1.677974 3.829188 -0.828059 -1.616564 1.158576 -4.115504 -1.049369 0.802209 2.055090 3.058498 -3.319357 1.408546 -3.285159 -0.738141 -2.054047 -1.288412 -4.063247 -1.773560 -1.923805 -0.382647
wb_dma_de/always_12/stmt_1 2.094497 -0.318622 -1.530817 -0.891116 2.285194 0.283202 -2.630665 3.244223 -0.176423 1.067663 -1.797369 0.768644 -0.884534 -2.012100 0.953417 -1.763135 -1.447487 -1.910242 -0.312035 -1.280390
wb_dma_wb_if/wire_wb_ack_o -2.299193 3.239350 -1.097548 1.254749 1.223298 -2.214459 0.483955 -1.048542 -1.456445 -0.269362 -0.943615 0.030889 -0.092462 -1.859989 0.006593 -0.037734 -0.261288 -0.949839 -2.874685 0.742731
wb_dma_ch_rf/always_5/if_1/block_1 -2.041959 0.145200 -0.134647 0.428553 -1.154138 -0.403253 0.545578 -2.237928 -1.368111 -0.441626 -0.886389 -1.027903 -0.510375 -1.024036 -0.057545 -0.427096 0.872667 -0.340784 -2.819022 0.367106
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 3.810255 1.388231 -2.275484 -3.511214 -0.045631 -0.364214 -1.362402 2.244911 0.700726 -1.440948 0.364931 2.476038 -0.285609 0.524223 -0.636342 -0.994628 0.759181 0.136737 2.183208 -1.019959
wb_dma_ch_arb/assign_1_gnt 0.705414 0.467728 -2.443366 -2.622179 -2.123863 -1.484576 4.019948 0.295673 1.421026 -1.106260 -0.272991 1.478204 4.055541 -1.959312 -1.899032 -2.120449 4.159024 3.349356 -1.260567 -0.563666
wb_dma_rf/input_dma_err 3.643155 1.276487 -2.156371 -3.442742 -0.033572 -0.358031 -1.313650 2.065576 0.906002 -1.458739 0.598876 2.502670 -0.537190 0.516540 -0.593577 -0.973447 0.614529 0.221281 2.242520 -1.107857
wb_dma/wire_wb0_addr_o -0.656744 0.404039 -0.240375 1.660858 -0.265641 -1.716297 -0.158915 0.010458 -0.221427 -0.980514 1.591488 -1.073115 1.631207 0.441575 -0.010349 -1.004099 1.006476 -0.791840 -0.421865 0.558536
wb_dma_de/assign_73_dma_busy/expr_1 -0.840802 2.164427 -0.079240 -0.343262 2.947680 -0.602548 0.129955 1.188702 2.002912 1.875325 -3.045589 -2.859721 -1.990710 -0.980374 -1.916025 0.186621 -2.652249 -2.460718 -2.858185 -3.065772
wb_dma/input_dma_nd_i 4.479519 0.356093 -1.939126 -0.790213 1.999390 2.211558 -0.035780 4.907766 -1.669866 -0.650081 -1.265538 0.375197 1.631868 -0.564500 -0.604541 0.007805 2.427955 -0.355554 1.360843 -3.575902
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -1.345130 0.608966 1.687084 -0.213633 -1.331992 -0.715691 -1.665763 -0.681788 0.565012 0.269870 -0.337268 -1.682416 -2.191461 2.394570 0.100386 2.034782 -2.284239 -1.465004 -0.880568 1.175900
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -1.443005 0.640712 1.733094 -0.200781 -1.409667 -0.722603 -1.699431 -0.639495 0.577897 0.281350 -0.343188 -1.782005 -2.222672 2.534103 0.091748 2.054598 -2.331972 -1.530632 -0.926300 1.203527
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -1.614738 -0.941429 -1.204319 0.347380 1.014379 -1.531075 -0.809099 -0.004620 0.962594 0.365961 1.054337 0.988500 -0.962373 -1.448073 1.049391 -1.884611 -2.059237 0.588651 -0.689728 0.060075
wb_dma_de/always_14/stmt_1/expr_1/expr_1 4.001433 1.347887 -2.375157 -3.666028 0.022766 -0.328780 -1.429526 2.290639 0.889019 -1.516021 0.538255 2.701121 -0.444595 0.447048 -0.628464 -1.055957 0.776829 0.253513 2.364102 -1.248191
wb_dma_ch_sel/assign_3_pri0 4.560544 0.328630 -1.924230 -0.784903 2.029286 2.201219 -0.087003 5.014452 -1.740221 -0.725943 -1.263128 0.349548 1.664606 -0.411049 -0.600099 -0.063692 2.411820 -0.389458 1.396710 -3.465086
wb_dma_de/always_23/block_1/stmt_8 -0.480333 0.358280 -0.266845 1.664056 -0.201798 -1.632010 -0.216451 0.136038 -0.275895 -0.983907 1.570510 -1.023397 1.632916 0.455166 -0.041424 -1.033099 1.074062 -0.824661 -0.317785 0.502799
wb_dma_ch_arb/always_2/block_1/stmt_1 0.519593 0.489135 -2.384090 -2.531808 -2.184365 -1.512641 4.155670 0.255863 1.328925 -0.950290 -0.378537 1.516350 3.984593 -1.967903 -2.013379 -2.242852 4.180251 3.398121 -1.460433 -0.588870
wb_dma_de/always_23/block_1/stmt_1 -1.524499 1.316109 -1.200899 -0.026251 0.542957 -2.657640 -0.330094 -0.123460 -1.068215 5.076498 -2.938318 1.149197 2.223928 1.459665 -2.032683 -0.998412 -1.097319 -1.055078 -0.261083 1.094503
wb_dma_de/always_23/block_1/stmt_2 3.501113 1.141242 -0.418182 0.042585 1.691475 2.759382 -0.754770 1.621504 -2.557197 0.146141 -3.386277 -0.587117 1.678271 -2.541313 -0.051801 0.683574 0.024518 -1.959213 0.478774 0.695681
wb_dma_de/always_23/block_1/stmt_4 3.167643 3.564018 0.483563 -1.888605 0.212486 0.090966 -0.940248 -0.356456 -0.715205 0.262875 -4.483516 -0.364408 0.434447 -0.508374 -0.882516 2.190165 -0.581057 -2.270633 0.317523 2.233881
wb_dma_de/always_23/block_1/stmt_5 6.833860 0.304544 -0.884188 -1.413660 1.860615 3.226141 0.479800 2.850271 -1.548833 -1.205714 -1.686412 3.676099 1.847431 -0.262620 -0.715102 -1.647047 2.476337 0.298782 3.489359 0.536992
wb_dma_de/always_23/block_1/stmt_6 3.398739 -0.058353 -0.385007 -0.081900 1.586696 0.397296 -0.989659 4.605311 -0.577646 -1.865917 0.915314 -0.289476 1.327379 2.645955 0.141020 -1.132888 -0.192773 -1.000997 2.647560 0.821295
wb_dma_rf/inst_u25 3.849397 1.339971 -2.185540 -3.549837 -0.037776 -0.284678 -1.342733 2.188659 0.833571 -1.498005 0.498810 2.522661 -0.428290 0.501885 -0.662252 -0.876488 0.769618 0.213754 2.315894 -1.165091
wb_dma_wb_mast/input_mast_go -1.741433 -0.949497 -1.190081 0.363820 1.018838 -1.534594 -0.842286 -0.053920 0.966134 0.346870 1.054668 0.905942 -0.945196 -1.469638 1.049333 -1.856655 -2.061146 0.614942 -0.777304 0.081156
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 -0.004553 -0.529706 1.047197 1.248062 1.425623 -0.064188 -1.814689 2.801781 -0.455567 0.319293 -0.866682 -2.094224 -0.739745 1.352193 1.044150 0.065561 -2.450851 -2.266256 -0.594768 0.867973
wb_dma_ch_sel/assign_125_de_start/expr_1 0.337783 1.332533 -1.370223 -0.304872 0.552624 -3.940406 -4.484866 -0.300314 1.625729 0.679537 0.290747 -1.962607 4.026149 -2.548388 2.205194 1.651599 -1.770476 -2.254364 1.599311 1.746317
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -3.345447 2.943619 -0.737514 -0.864288 0.973768 -4.162420 -0.145210 0.062352 1.631782 2.629701 -2.042779 -1.213939 -0.595472 -1.288612 -1.529109 -1.607515 -2.672958 -1.765916 -2.133003 0.019355
wb_dma_ch_sel/assign_151_req_p0 2.935850 2.071539 -0.114687 -0.969204 -0.903629 -0.632385 -2.011711 2.153577 -0.657873 -1.169815 -0.402730 -1.185065 0.715367 2.165606 -0.848815 0.445744 1.509483 -2.887776 0.557915 -0.062928
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 3.376132 1.872539 -2.145318 -1.990010 0.428892 0.617628 -0.354433 0.516173 -0.671884 -2.016464 -0.131671 1.843732 1.137224 -1.338657 -0.563278 -0.182597 0.118977 0.624981 2.194640 0.962536
wb_dma_wb_mast/reg_mast_dout -2.904200 2.631585 0.629468 1.300877 -1.465031 -2.411511 0.591869 -1.862083 -2.790731 0.620450 -3.910220 1.016402 -0.693665 -1.051712 0.158569 -0.824127 0.455074 -0.433934 -4.780414 3.838755
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -2.437909 -0.143462 0.144702 -5.473206 -4.416179 -0.895418 -0.408694 0.665782 -1.315260 0.930945 -1.748544 0.246786 -2.902837 3.798615 -0.437421 -1.245585 1.154957 -0.136164 -2.977401 0.581009
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.575944 -0.915992 -1.128460 0.411824 1.039181 -1.431643 -0.779082 -0.128918 0.983228 0.336214 1.025343 0.941503 -0.980930 -1.483136 1.000599 -1.724557 -2.038282 0.580902 -0.652178 0.051311
wb_dma_ch_sel/assign_100_valid -0.840294 -0.327577 -1.835910 -3.848897 -4.194248 -0.662166 -1.984097 0.316673 -2.596435 1.978995 -0.904999 -3.520407 3.456737 2.267225 -0.688827 -0.509076 4.472992 -2.699310 -1.752240 -1.037453
wb_dma_ch_sel/assign_131_req_p0 -0.309816 1.158097 -0.118640 -0.583170 -1.210511 -0.269439 1.687068 2.627115 -0.138438 -1.385926 0.583233 -2.495588 0.795262 -0.284738 -1.745071 -2.526240 3.049906 -1.562068 -1.732648 -1.625442
wb_dma_ch_sel/assign_135_req_p0/expr_1 3.030411 2.057912 -0.035420 -0.904315 -0.807583 -0.587769 -2.142748 2.130328 -0.587816 -1.128283 -0.383965 -1.067132 0.630895 2.079145 -0.821658 0.407371 1.423880 -2.966231 0.644443 -0.035812
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.504718 1.113857 -1.524319 -2.614592 -0.992983 -0.422606 -0.785717 3.657106 -1.217144 -1.492733 -0.235864 -0.085186 0.801359 3.194635 -0.782559 0.201953 1.301783 -0.154480 0.960630 -0.504180
wb_dma_ch_rf/input_dma_done_all 3.351067 1.100347 -0.459676 0.144396 1.715305 2.737135 -0.728413 1.702882 -2.681037 0.164034 -3.419356 -0.687342 1.737997 -2.564619 0.034443 0.625867 -0.028008 -1.942692 0.372582 0.722957
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 5.285786 1.576408 -0.272230 0.316306 2.007490 3.038849 2.561321 0.431853 -2.924090 -0.278210 -4.284401 4.942430 1.574545 -1.968724 -1.298029 -0.957773 1.265363 1.421671 1.752596 2.671628
wb_dma_pri_enc_sub/wire_pri_out 1.614671 0.308945 -0.776730 -1.129125 0.965647 0.125752 -0.680775 -1.409900 2.161066 -0.161905 0.835451 2.797734 -1.275555 -2.556672 0.134680 -1.104605 -0.584954 0.433965 1.545025 -0.671133
wb_dma_ch_rf/input_wb_rf_din -1.713722 -0.498206 1.649778 0.090188 -4.292534 -0.082895 -1.074030 -1.833815 -5.147589 0.907586 -0.084345 -2.741616 2.897855 3.956677 -0.436205 -4.597295 1.093720 -4.362289 0.692235 9.145649
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 1.850491 0.248333 -1.677235 0.431115 2.731412 1.253185 -1.615571 1.548466 -1.630095 0.501572 -2.365198 0.331849 0.766838 -4.000205 1.015237 -1.126688 -2.036125 -1.353860 -0.214287 0.735646
wb_dma_ch_sel/assign_157_req_p0/expr_1 3.141982 2.071820 -0.135278 -0.950743 -0.872549 -0.564563 -2.050713 2.314380 -0.615060 -1.285945 -0.265513 -1.185159 0.787780 2.244963 -0.884883 0.411175 1.623235 -2.907202 0.670684 -0.170861
wb_dma_ch_sel/assign_139_req_p0 2.984478 2.037912 -0.129072 -0.867461 -0.824046 -0.655373 -2.041239 2.311013 -0.653119 -1.207723 -0.378129 -1.280395 0.791080 2.139962 -0.830792 0.470472 1.519768 -2.922490 0.522709 -0.179642
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.481670 -0.962804 -1.262811 0.323898 1.128632 -1.501000 -0.866496 0.024028 1.043869 0.289757 1.094391 1.032544 -0.960147 -1.506836 1.043615 -1.897252 -2.090577 0.643080 -0.569389 -0.015201
wb_dma_ch_sel/always_38/case_1 -0.043340 1.228451 -1.186852 -0.087842 0.450844 -4.104386 -4.297777 -0.331304 1.640511 0.627418 0.493534 -2.210639 4.047712 -2.396345 2.248597 1.374835 -1.770066 -2.313163 1.387894 1.983695
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -4.428218 1.971337 -3.355284 -1.716153 -2.499478 -2.261587 -0.489607 -0.475221 -1.823210 5.378812 -0.358265 0.628621 3.089842 -0.692699 -2.660617 -0.492642 0.244048 0.321021 -0.917575 -1.204370
wb_dma/constraint_wb0_cyc_o -1.627679 -0.945514 -1.222315 0.370875 1.092544 -1.490132 -0.824461 -0.057424 1.031545 0.320068 1.085436 1.045339 -0.995584 -1.531269 1.085159 -1.891423 -2.078720 0.634255 -0.646256 0.043912
wb_dma/input_wb0_addr_i -4.914149 1.698133 -0.160517 -0.995035 0.469732 -5.442967 0.410847 0.104591 -0.501427 1.140828 -1.716564 -0.254972 0.558098 -0.178612 1.486036 -5.093352 -1.159231 -1.636891 -3.739962 5.629801
wb_dma_de/input_mast1_drdy 0.171244 -0.206069 -2.457030 -2.327498 0.311549 -1.757013 -1.115618 0.896881 0.316875 0.625967 -0.748420 2.205843 -0.300664 -2.011527 0.739174 -2.945388 -0.345571 0.248649 -0.782498 -0.037370
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -1.408644 -0.515907 1.163615 1.151002 0.515920 -0.006272 -1.456617 0.248285 -0.244793 1.402840 -1.394939 -1.720770 -1.271509 -0.075183 0.786636 0.640377 -2.177426 -1.791838 -1.719687 0.496212
wb_dma_wb_if/input_wb_ack_i -3.582386 5.400911 -2.817687 2.541220 0.623356 -4.067947 -0.726484 -2.836661 -5.111457 0.460386 -2.823219 1.206873 0.325260 -2.484247 -0.161930 -1.133784 0.611442 -1.902877 -5.080628 2.737842
wb_dma_ch_sel/wire_pri_out 1.743766 0.339914 -0.800175 -1.184514 0.907687 0.199465 -0.660842 -1.352270 2.129906 -0.204100 0.822071 2.751812 -1.170418 -2.515347 0.097391 -1.046775 -0.480604 0.392520 1.605031 -0.708066
wb_dma_ch_rf/assign_3_ch_am0 0.069503 -1.139338 -0.790921 0.638263 0.216206 1.778337 -0.983346 0.878060 -2.028851 1.105850 0.258845 2.228609 -0.649023 2.021397 -0.747444 -0.999434 -1.413326 0.529752 0.079352 0.342627
wb_dma_rf/input_ch_sel -0.924871 4.678011 1.164818 -1.326496 0.686099 -1.125062 2.063099 -3.224847 1.877809 1.382491 -4.517908 -0.305436 -2.665945 -0.260013 -3.390317 1.716877 -3.359305 -0.896423 -2.366920 1.256163
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -3.452879 0.085552 0.215041 -4.077537 -2.835743 -1.060179 -1.436796 0.560744 -1.763217 0.851340 -1.534325 -0.104596 -4.676362 3.038543 0.406706 -0.647374 -0.884970 -0.727807 -3.296577 -0.047200
wb_dma_de/always_23/block_1/case_1 -1.561568 1.106119 -1.182863 -0.352457 0.546389 -2.730147 -0.279785 -0.151146 -0.855138 5.136723 -3.042770 1.178913 2.224535 1.411619 -1.910862 -1.141768 -1.143387 -0.899227 -0.278387 1.221381
wb_dma/wire_pause_req -2.118010 3.765082 -0.731183 -1.420706 1.044817 -4.400525 -0.932627 0.742699 1.871047 3.079920 -3.333438 1.332967 -3.433199 -0.795449 -1.979357 -1.511708 -3.949168 -1.823550 -2.188743 -0.356562
wb_dma_wb_if/input_mast_go -1.538765 -0.967549 -1.230176 0.344465 1.075889 -1.468914 -0.865492 -0.034109 1.045469 0.303489 1.070647 1.016109 -0.949652 -1.498749 1.063385 -1.886471 -2.090777 0.590893 -0.632604 0.010143
wb_dma_ch_rf/input_de_csr 2.074311 2.536178 0.897532 0.286305 0.204451 1.797306 2.309674 -3.658353 -0.532635 0.533780 -3.130594 3.339904 -0.309560 -3.112406 -1.552710 1.478450 0.370406 1.000932 0.668018 1.475248
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.608142 0.353473 -0.794798 -1.144329 0.860946 0.152051 -0.645714 -1.399431 2.060578 -0.134064 0.766218 2.712893 -1.144936 -2.515429 0.104479 -1.090889 -0.498437 0.383210 1.460954 -0.636832
wb_dma_de/input_mast0_din 3.294163 2.758301 1.939824 -0.084378 -0.595079 2.208119 2.732373 -4.593675 -0.380488 -1.107908 -2.270500 4.989608 -0.667569 -0.190976 -1.957766 1.691404 -0.193202 2.151594 2.466100 4.524122
wb_dma_pri_enc_sub/always_3 1.800818 0.311338 -0.848931 -1.175588 0.982695 0.195831 -0.709035 -1.267997 2.166776 -0.187714 0.824003 2.803136 -1.212643 -2.584623 0.140507 -1.065260 -0.525239 0.430963 1.632086 -0.748042
wb_dma_pri_enc_sub/always_1 1.598125 0.305351 -0.841994 -1.168320 0.922594 0.098567 -0.662955 -1.368611 2.129363 -0.166061 0.869554 2.765658 -1.224177 -2.577477 0.138100 -1.144436 -0.561347 0.411058 1.513112 -0.654392
wb_dma_ch_sel/reg_adr0 -1.102427 1.658878 1.433632 -5.615784 -5.890517 -1.672114 0.832990 -1.609187 0.999341 -1.599745 -0.121935 -1.506282 -1.601887 2.798879 -1.227634 -0.904118 3.306457 -0.912697 -1.384630 1.830983
wb_dma_ch_sel/reg_adr1 -2.013128 -0.172706 0.303830 2.620968 0.271314 -1.795339 1.246067 -1.030191 0.734577 0.758681 2.098569 -1.751031 2.190623 -0.545723 -0.708367 -1.974809 2.883869 -1.128942 -0.792951 -1.331066
wb_dma_ch_sel/assign_1_pri0 4.539772 0.347335 -1.968921 -0.889777 1.921094 2.225232 -0.018746 4.906258 -1.710623 -0.646413 -1.318263 0.389096 1.659420 -0.552214 -0.630080 -0.075259 2.509086 -0.371470 1.320343 -3.520635
wb_dma_ch_pri_enc/wire_pri26_out 1.627030 0.298345 -0.804302 -1.115426 0.951481 0.149940 -0.663073 -1.343800 2.083909 -0.167803 0.797870 2.717083 -1.180498 -2.536563 0.122111 -1.066575 -0.522112 0.379202 1.513664 -0.711613
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.363605 1.040968 -1.495007 -2.417230 -0.909957 -0.329644 -0.746032 3.543460 -1.224280 -1.393099 -0.280203 -0.100533 0.740774 2.971272 -0.761513 0.158912 1.317475 -0.181836 0.842597 -0.559770
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 2.212734 -0.309912 -1.537194 -0.925406 2.327136 0.385663 -2.590632 3.161095 -0.073164 1.093765 -1.803281 0.842062 -0.900223 -2.170245 0.943214 -1.645541 -1.375606 -1.872453 -0.239382 -1.483692
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 4.512847 -0.872480 2.201679 -2.208061 -2.167548 0.692025 -0.485774 4.337858 -1.673864 -1.726537 0.104803 2.235963 1.907692 8.351376 -1.048993 -4.667252 -0.435198 -1.457023 3.952046 9.240238
wb_dma/wire_ptr_set 3.232619 1.284007 0.379189 -1.491218 -0.153808 1.590057 0.193567 -1.384121 1.090695 -0.467745 -0.232075 1.787754 -0.256656 -1.053107 -0.951345 0.746326 1.529647 -0.191420 2.181236 -0.674304
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 1.598035 0.306976 -0.759584 -1.078053 0.919261 0.199278 -0.607704 -1.377632 2.046060 -0.148374 0.789740 2.696027 -1.191042 -2.523861 0.096627 -1.053291 -0.470993 0.407930 1.445532 -0.739205
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 2.000774 0.289741 -1.457575 0.621077 2.822911 1.547059 -1.505872 1.416042 -1.670081 0.467711 -2.446439 0.285498 0.813358 -4.067088 0.937517 -0.859642 -1.932188 -1.373373 -0.107929 0.701452
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.436200 1.091722 -1.486789 -2.571791 -0.924048 -0.417491 -0.768038 3.627792 -1.209468 -1.447544 -0.247193 -0.082902 0.782794 3.121337 -0.769249 0.175211 1.261666 -0.173264 0.949290 -0.487726
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 2.332185 -0.142895 -2.035030 -1.068212 0.983908 0.321434 -0.577736 4.632178 -2.058601 -0.269187 -1.231536 -0.124868 1.679757 0.599909 0.000742 -1.294039 1.372312 -0.497424 0.141876 -1.271013
wb_dma_de/reg_ptr_set 2.641021 1.377269 0.918132 -2.891279 -0.671877 0.322783 -2.256342 -3.723049 2.717207 -0.451997 -1.781799 -2.748556 2.373954 -0.901090 0.956557 5.455197 -0.813338 -1.211162 1.559814 1.636539
wb_dma/wire_dma_nd 4.595564 0.341986 -2.029067 -0.908365 1.945293 2.243818 -0.068901 5.099811 -1.805500 -0.682182 -1.339996 0.347220 1.701144 -0.465984 -0.589021 -0.061998 2.501079 -0.362428 1.328703 -3.568493
wb_dma_rf/assign_3_csr -2.079772 0.936705 0.804531 1.319463 -0.349005 -1.939431 -1.401154 -0.532916 0.142903 1.913988 0.406577 0.536751 -0.190208 -1.288861 0.539825 0.153236 -1.558909 -1.003211 0.992082 1.146390
wb_dma_rf/assign_4_dma_abort 3.726172 1.331339 -2.164862 -3.439920 -0.012296 -0.264750 -1.326221 2.126989 0.834876 -1.461802 0.528088 2.499710 -0.516080 0.524904 -0.596451 -0.824849 0.687608 0.266151 2.244518 -1.193085
wb_dma_ch_sel/assign_123_valid 4.063897 1.731551 0.159939 -2.650290 -0.449000 1.184636 -2.061281 2.548782 -0.333852 -0.488854 -1.810130 -0.161546 -0.813329 1.936037 -0.773720 1.518816 0.438760 -2.236280 1.348703 -0.686312
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 2.113358 -1.032090 -2.582937 -1.144338 0.918169 0.960059 1.384527 6.184444 -2.338199 -0.945905 -1.077388 -0.132924 3.145152 0.555518 -0.262138 -2.272533 0.926907 1.349844 0.240186 -0.108413
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -1.583670 -0.542304 1.221968 1.229807 0.493706 -0.044154 -1.488825 0.151011 -0.209235 1.486744 -1.386707 -1.813510 -1.338165 -0.080382 0.866693 0.617315 -2.233143 -1.834405 -1.795021 0.484105
wb_dma_rf/wire_ch4_csr -2.496587 -0.171327 -1.093116 -0.185645 -3.594305 -0.489699 -0.500269 -1.348344 -3.420143 1.721821 -2.457020 -0.326242 1.182238 -1.150234 0.059906 -0.592145 1.079619 -0.565574 -4.475737 2.102717
wb_dma_ch_rf/always_1/stmt_1/expr_1 -1.424120 0.632438 1.694291 -0.204000 -1.398019 -0.742074 -1.704203 -0.709398 0.587573 0.251757 -0.308949 -1.747096 -2.243637 2.484113 0.113539 2.057682 -2.323995 -1.492615 -0.922886 1.182240
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -2.355754 -0.093668 0.179591 -5.378707 -4.425964 -0.821133 -0.434686 0.769567 -1.337641 0.818702 -1.625039 0.345386 -2.960454 3.912843 -0.491804 -1.292380 1.076651 -0.139140 -2.888243 0.656637
wb_dma_ch_pri_enc/wire_pri0_out 1.711009 0.316594 -0.804007 -1.124214 0.970334 0.196235 -0.658315 -1.400589 2.148343 -0.184458 0.832140 2.781833 -1.223955 -2.583843 0.093755 -1.013294 -0.501175 0.409033 1.577830 -0.749706
wb_dma_ch_rf/assign_10_ch_enable -4.363721 2.068237 -3.383677 -1.601770 -2.250397 -2.263975 -0.528183 -0.519864 -1.580952 5.422938 -0.337327 0.849726 2.871570 -1.022436 -2.774639 -0.759682 0.191820 0.241171 -1.016165 -1.393989
wb_dma_wb_slv/reg_slv_we -1.736997 -1.235367 -2.214579 -2.617789 -0.258369 -2.952752 1.813786 -3.778243 -1.559935 -1.663783 -3.401428 -2.158897 0.911428 0.654742 0.339601 -3.897863 1.966098 0.294386 -5.431458 1.799806
wb_dma_de/input_txsz 0.869552 0.216178 -1.096037 0.459094 3.477765 0.064116 -1.126196 0.126909 0.486544 1.805786 -1.646311 -2.068414 2.624995 -4.886533 0.833566 -2.057656 -0.202274 -2.829792 0.052049 -0.129991
wb_dma_wb_if/wire_mast_dout -2.838812 2.800123 0.492155 1.404646 -1.441300 -2.436836 0.510578 -1.934650 -2.878477 0.503296 -3.804195 1.049328 -0.548779 -1.160823 0.142074 -0.841427 0.593707 -0.467797 -4.728609 3.891758
wb_dma_ch_rf/wire_ch_enable -4.428746 1.993357 -3.425581 -1.775424 -2.501267 -2.358778 -0.507309 -0.417577 -1.888459 5.416561 -0.473384 0.613817 3.173547 -0.696841 -2.692792 -0.858767 0.364189 0.208978 -1.109814 -1.109435
wb_dma_rf/wire_csr_we 1.996090 2.225796 0.415018 -2.648192 0.830023 -3.199245 -1.207279 0.794834 2.046772 -0.733665 -3.717908 1.639912 -5.205355 1.364279 -0.165467 -0.923527 -2.046372 -1.848593 -1.716459 0.153732
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -1.589251 -0.916372 -1.145406 0.373451 1.060094 -1.436779 -0.808725 -0.103115 0.991123 0.342134 1.012481 0.966896 -0.955240 -1.471543 1.037957 -1.805637 -2.029738 0.597451 -0.695331 0.055563
wb_dma_ch_sel_checker/input_dma_busy 1.123861 0.790011 0.394399 -1.766240 -1.144719 -0.275313 -0.296203 -1.802750 0.912641 -0.144364 -0.114464 1.360776 -0.289574 0.058950 -0.346903 -0.497187 0.418248 -0.316291 1.059036 1.601584
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.618937 -0.929372 -1.167855 0.408429 1.115951 -1.468992 -0.862773 -0.044290 1.018963 0.331631 1.041571 0.972282 -0.999134 -1.516384 1.070112 -1.799608 -2.093305 0.581525 -0.652981 0.013131
wb_dma_ch_rf/assign_9_ch_txsz 0.096971 0.114879 -0.193471 1.683237 3.501091 -0.462796 -2.024043 -2.333999 1.261746 0.761421 -1.117556 -3.957334 2.489846 -5.669895 1.682954 -2.711388 0.481512 -3.895930 -1.288103 0.338406
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.203364 2.093886 0.250325 -2.004015 -1.037555 1.128906 0.702049 -1.655327 0.790369 -1.541134 -0.110268 0.811626 -1.995964 -2.820034 -1.016317 -0.397904 2.036899 -0.626770 -0.255283 -1.719464
wb_dma_de/assign_65_done 2.001196 0.223163 -1.543200 0.375792 2.691088 1.375325 -1.493004 1.637443 -1.659901 0.389304 -2.353216 0.277026 0.818827 -3.832459 0.931551 -1.053981 -1.860114 -1.339512 -0.121949 0.784222
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 3.082555 1.901597 -2.726392 -2.415223 0.469260 -3.190058 -1.108232 -0.582357 1.707257 -1.008971 -1.288937 0.878702 3.810338 -1.416391 0.443312 1.005292 0.974904 0.635592 0.741982 0.626559
wb_dma_de/always_2/if_1/if_1 -2.692847 -2.718279 -2.352090 -4.030705 -2.996326 0.019789 -0.640357 0.630882 -0.605087 1.694066 -1.366183 0.107594 0.413141 1.207060 0.525773 0.134827 1.010812 2.498455 -4.579113 -2.320288
wb_dma_wb_mast/assign_2_mast_pt_out -2.298575 3.015609 -1.087162 1.385848 1.321450 -2.105572 0.543049 -0.920389 -1.493299 -0.304654 -0.783569 -0.009802 0.015396 -1.877415 0.066335 -0.038776 -0.241314 -0.804176 -2.794458 0.713502
wb_dma_ch_sel/assign_156_req_p0/expr_1 3.311283 2.137858 -0.052833 -1.010786 -0.842369 -0.583926 -2.110716 2.328842 -0.499782 -1.449043 -0.148227 -1.065640 0.724826 2.397216 -0.897925 0.488682 1.532945 -2.898358 0.904835 -0.064676
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.844759 0.382615 -0.800566 -1.158193 0.923377 0.269399 -0.640686 -1.403231 2.124382 -0.216206 0.841597 2.837395 -1.200071 -2.545400 0.093343 -1.026893 -0.463504 0.414537 1.637974 -0.703022
wb_dma_ch_rf/always_9/stmt_1/expr_1 3.942259 1.341372 -2.299765 -3.590246 -0.003247 -0.250648 -1.362593 2.119002 0.890338 -1.482742 0.515247 2.700113 -0.409994 0.368672 -0.624894 -0.950463 0.797522 0.278122 2.339233 -1.238587
wb_dma_ch_sel/assign_112_valid 3.869978 1.657449 0.220447 -2.602066 -0.568494 1.185079 -2.055144 2.455625 -0.340482 -0.389173 -1.860469 -0.146675 -0.874808 1.952042 -0.774372 1.516196 0.450527 -2.196427 1.186890 -0.724532
wb_dma_de/always_23/block_1/case_1/block_8 3.145430 3.264733 0.531687 -2.342926 -0.915012 0.612574 -0.040401 -3.865847 1.392820 -2.215028 0.033466 -0.634504 1.964471 -0.929055 -0.922212 2.472188 0.777938 -0.695966 3.174632 2.770704
wb_dma_de/always_23/block_1/case_1/block_9 3.174717 3.443232 0.566168 -2.371126 -0.949142 0.621458 -0.083186 -4.112426 1.409083 -2.289933 -0.015329 -0.586168 1.996734 -1.014784 -0.970876 2.515145 0.715626 -0.733420 3.251817 2.978829
wb_dma_ch_rf/assign_28_this_ptr_set 2.581767 2.122347 0.961159 -1.179206 -0.265568 0.827280 1.317884 -2.063520 1.043147 1.048578 -2.518929 4.001338 -2.047507 -1.124853 -1.730697 0.895629 1.014316 0.542059 0.756869 -0.634431
wb_dma_ch_rf/always_22 0.068018 -1.269056 -0.766916 0.593360 0.169930 1.874526 -1.023117 0.971027 -2.019792 1.095591 0.383684 2.318806 -0.712276 2.234871 -0.708154 -0.985106 -1.443306 0.571721 0.177563 0.374139
wb_dma_de/always_23/block_1/case_1/block_1 -0.579366 -0.395645 -0.563443 0.351776 -1.115110 -1.460129 -1.129333 -0.315964 -2.841325 5.070920 -2.306276 2.449126 3.716178 0.592988 -0.160419 -0.535003 0.536570 -0.507441 1.606197 2.851308
wb_dma_de/always_23/block_1/case_1/block_2 -3.451540 3.001034 -0.593814 -0.652822 1.059732 -4.285518 -0.236986 0.089850 1.703213 2.550892 -1.889641 -1.291804 -0.828406 -1.126123 -1.437006 -1.562091 -2.900651 -1.884809 -2.056485 0.036982
wb_dma_de/always_23/block_1/case_1/block_3 1.619467 -4.407280 -0.875342 -1.154601 1.831299 1.300669 0.540604 4.047793 -1.578177 2.902705 -2.817056 1.806922 3.795694 0.274377 1.651571 -3.373282 0.661588 1.103366 0.136756 1.788277
wb_dma_de/always_23/block_1/case_1/block_4 1.895838 -4.710030 -0.848627 -2.407630 2.050042 2.638947 0.862513 3.918217 -1.513002 3.611496 -4.219490 2.485087 2.816239 -0.473315 1.692111 -2.708761 -0.257514 1.876587 0.307942 1.662904
wb_dma_ch_rf/always_27 2.078448 1.582044 -1.509900 -1.398019 0.718615 -2.922325 -2.378915 -0.626306 1.557512 0.230335 -2.501445 -0.462873 2.478637 -1.375086 0.979411 1.842710 -0.853365 -0.996793 -0.560238 0.992207
wb_dma_de/always_23/block_1/case_1/block_7 1.789768 5.436502 -0.581542 -0.297311 -2.672433 0.257672 -0.228979 -6.531723 -2.477614 -0.255795 -1.471655 0.863261 1.548195 -1.154518 -2.850888 3.358768 1.531979 -1.380511 1.780372 2.579924
wb_dma/assign_4_dma_rest -0.575203 0.896948 0.601552 0.250676 -0.149533 -0.758809 1.153473 -0.896840 0.014286 1.513507 -2.253474 2.286572 -1.803138 -0.122615 -0.820120 0.220738 -0.462273 0.736666 -1.338064 0.029921
wb_dma_ch_rf/always_23/if_1 -2.067380 -0.239659 0.321722 2.681954 0.284756 -1.706365 1.348367 -0.990892 0.786695 0.752995 2.236606 -1.866922 2.270223 -0.544060 -0.727358 -1.950410 3.006800 -1.032939 -0.732118 -1.485916
wb_dma_ch_sel/reg_ndr_r 4.514709 0.333186 -2.011249 -0.853232 1.940206 2.205129 -0.076542 5.001338 -1.773614 -0.667380 -1.368114 0.340738 1.695853 -0.508501 -0.599556 -0.046983 2.511468 -0.386466 1.285582 -3.515724
wb_dma_de/assign_66_dma_done/expr_1 2.466302 1.104710 -1.331146 -2.910234 1.067279 -1.485063 -2.298646 -0.485305 1.893480 1.091380 -3.867371 0.367623 0.980023 -1.850817 1.163859 2.727568 -2.014821 -0.259882 -0.258129 0.435561
wb_dma_ch_sel/reg_req_r 2.571098 4.060624 1.025101 -2.070559 -0.960118 -0.193074 0.861135 -4.332490 1.331298 -0.712420 -2.149145 1.412411 0.301899 -0.940075 -1.602583 2.518678 0.244761 -0.140682 1.829888 2.793678
wb_dma_ch_rf/reg_pointer_r -4.228136 0.759187 1.175421 1.064300 -2.639502 0.024263 0.393498 -3.600354 -2.842233 2.381746 -3.007457 -0.245992 -2.053932 -4.044630 0.221309 -0.622108 1.215920 -1.756192 -4.392988 0.897078
wb_dma_ch_sel/assign_105_valid 3.844097 1.693256 0.131095 -2.663156 -0.574959 1.028963 -2.034971 2.511873 -0.363468 -0.415368 -1.796264 -0.194287 -0.784985 2.008687 -0.782633 1.441724 0.495625 -2.186686 1.206407 -0.590387
wb_dma_ch_pri_enc/wire_pri5_out 1.661955 0.335094 -0.732020 -1.072842 0.959988 0.225754 -0.626925 -1.420303 2.125095 -0.133629 0.769032 2.733725 -1.180697 -2.581961 0.083129 -0.985828 -0.513855 0.386550 1.572375 -0.716129
wb_dma_ch_sel/always_39/case_1 4.700321 0.343427 -1.984086 -0.852187 2.020576 2.304680 -0.043496 5.028828 -1.731512 -0.691042 -1.338197 0.405495 1.681880 -0.564143 -0.640945 0.007501 2.479878 -0.352948 1.406267 -3.581006
wb_dma_ch_sel/always_6 3.150396 3.292385 0.523762 -2.373744 -0.887466 0.532299 -0.112267 -3.899182 1.477257 -2.251361 0.080285 -0.621699 1.934058 -0.951603 -0.875406 2.394090 0.753047 -0.738130 3.219402 2.858368
wb_dma_ch_sel/always_7 2.696979 1.799884 0.325458 0.076302 0.411395 2.596848 1.253816 -3.031486 -0.537320 -0.975173 -0.959058 1.183238 1.491372 -3.238956 -0.783051 1.380685 0.841372 0.307448 2.024833 1.465272
wb_dma_ch_sel/always_4 2.342831 0.722458 -2.030389 -1.443784 0.955046 -2.339729 -3.434892 0.042505 1.560196 -1.264060 -0.160229 -2.580922 4.087665 -1.385711 1.873031 1.510849 -0.652833 -1.639586 0.645313 1.089060
wb_dma_ch_sel/always_5 0.299078 0.996454 -0.931618 -1.555306 0.684017 -2.403916 -3.960418 -0.492438 1.620924 1.475105 -1.132136 -1.292574 2.390296 -3.056078 2.206564 2.326264 -2.712527 -1.543498 1.559987 1.454484
wb_dma_ch_sel/assign_126_ch_sel/expr_1 -2.673917 0.536879 -1.332389 -4.174538 -0.041681 -3.020208 1.111193 1.497580 2.220664 2.593020 -3.399851 -1.745898 0.010523 0.692161 -1.429458 -2.385433 -0.932243 -0.356768 -4.371884 -0.755990
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 1.246655 0.478105 -2.342817 -0.839665 -1.162777 -1.403650 1.208150 5.034338 -1.965684 -2.744666 1.078519 -1.107807 3.858949 2.906129 -1.039685 -2.033359 1.772829 0.882379 0.170728 1.332604
wb_dma_ch_sel/always_1 2.522435 3.997464 1.037116 -2.131861 -1.071366 -0.117426 1.024707 -4.538561 1.369374 -0.722611 -2.100933 1.449207 0.387773 -0.961207 -1.682804 2.493998 0.430346 -0.044401 1.872236 2.829130
wb_dma_ch_arb/always_2/block_1/case_1/cond 3.372517 1.276354 0.394689 -1.488748 -0.058452 1.712563 0.148364 -1.265853 1.131041 -0.531852 -0.184746 1.788306 -0.229970 -1.106053 -0.969307 0.813854 1.561293 -0.170255 2.299489 -0.806705
wb_dma_ch_sel/always_8 2.608754 2.107692 0.972607 -1.251140 -0.363936 0.844696 1.312024 -2.139437 1.087587 0.933619 -2.379034 3.928302 -2.047208 -1.032691 -1.724596 0.964137 1.114252 0.535586 0.872494 -0.663478
wb_dma_ch_sel/always_9 3.519547 1.367511 0.404690 -1.623667 -0.079684 1.776416 0.167743 -1.406446 1.207179 -0.575380 -0.206591 1.944399 -0.277610 -1.123614 -0.979683 0.833300 1.607716 -0.174650 2.392974 -0.815569
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 1.406239 0.273152 -0.744968 -1.082319 0.884317 0.024990 -0.637746 -1.411428 2.073241 -0.096805 0.814907 2.671495 -1.257208 -2.510421 0.139396 -1.141131 -0.611704 0.414838 1.406102 -0.572603
wb_dma_de/assign_67_dma_done_all 3.482837 1.140769 -0.388858 0.249750 1.831603 2.812328 -0.771364 1.668903 -2.760572 0.184125 -3.519896 -0.714524 1.785608 -2.611621 0.002955 0.725502 -0.046746 -2.030944 0.417476 0.792272
wb_dma_ch_rf/wire_ch_txsz 0.213070 0.208537 -0.276633 1.491209 3.461922 -0.532997 -2.146317 -2.312269 1.392369 0.614122 -1.079966 -3.887951 2.484737 -5.584524 1.750651 -2.605644 0.303712 -3.889036 -1.155016 0.493955
wb_dma_ch_sel/assign_99_valid -0.839059 -0.409067 -1.735168 -4.002779 -4.334268 -0.503889 -2.018160 0.208052 -2.616202 2.145265 -0.938427 -3.413710 3.356884 2.543058 -0.698073 -0.196005 4.507093 -2.611858 -1.632087 -1.091776
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -2.021026 -0.253251 0.290676 2.686281 0.326696 -1.722100 1.329676 -0.913891 0.778211 0.795197 2.222911 -1.843911 2.276533 -0.506314 -0.735981 -1.965457 2.955095 -1.056056 -0.739836 -1.467526
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 -2.074362 -0.742206 -3.085614 -3.219385 -1.026248 -0.678178 1.922961 -0.169795 -2.819224 2.827812 -3.015993 -1.045375 3.046457 1.566050 -2.124214 -2.431209 0.540222 0.482731 -2.748537 1.059568
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 0.592815 0.793449 0.363851 0.200638 -0.109546 -3.702521 -3.851894 1.834147 1.582583 -2.171525 3.011980 -0.686529 -0.700335 3.937601 0.890282 -2.375981 -3.155679 -2.989884 1.518918 4.215806
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 -0.178051 1.476050 0.730577 -1.138960 -0.620395 0.846824 1.933479 -2.575288 1.766420 0.185664 0.411824 0.026362 -1.303646 -3.594357 -1.648133 -1.439102 3.733665 -1.021228 -0.610278 -3.334260
wb_dma/wire_ch2_txsz 2.823899 1.788198 0.323603 0.034076 0.445949 2.701181 1.274398 -3.032030 -0.489441 -0.933819 -0.966324 1.247813 1.424050 -3.297563 -0.830780 1.377719 0.959495 0.306849 2.070520 1.292054
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 2.075020 -4.601696 -0.822671 -2.541780 2.049561 2.612688 0.846501 4.023091 -1.374856 3.530978 -4.082806 2.553243 2.782659 -0.363211 1.642534 -2.755929 -0.224507 1.836675 0.494171 1.668188
wb_dma_de/always_23/block_1 -1.298670 1.081580 -1.223192 -0.202494 0.589720 -2.578845 -0.313181 -0.100197 -1.071223 4.976293 -3.059780 1.108456 2.482262 1.629113 -1.885455 -0.967784 -1.191621 -0.851179 -0.135239 1.418824
wb_dma_ch_rf/always_22/if_1 -0.016234 -1.236168 -0.769260 0.626856 0.130226 1.845564 -1.025616 0.889583 -2.095554 1.158664 0.274547 2.305750 -0.742788 2.242047 -0.735242 -1.016611 -1.453462 0.565726 0.058687 0.428169
wb_dma_de/wire_mast1_dout 1.151585 -0.265721 0.584865 2.489227 1.524071 2.318465 1.880315 -2.037970 -2.231947 -0.973816 -0.943437 1.602455 2.247902 -1.776957 0.271620 -0.581830 -0.920641 1.476606 1.216879 4.610520
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -2.080770 0.169616 -0.184072 0.319881 -1.221097 -0.486685 0.617902 -2.315950 -1.298706 -0.438105 -0.962781 -1.060179 -0.372204 -1.055540 -0.078768 -0.472825 0.995986 -0.291211 -2.853381 0.389271
wb_dma_de/always_8/stmt_1 2.151891 -0.334842 -1.525266 -0.881545 2.283858 0.320815 -2.584332 3.308237 -0.222771 1.067984 -1.800115 0.772797 -0.863776 -1.988206 0.952316 -1.758978 -1.441922 -1.894985 -0.259553 -1.307696
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -2.216958 0.231125 -0.117165 0.506366 -1.180598 -0.499116 0.564844 -2.275947 -1.451960 -0.317390 -1.013782 -1.008696 -0.470487 -1.160335 -0.051041 -0.480631 0.810528 -0.347159 -2.972977 0.439772
wb_dma_ch_rf/wire_ch_done_we 2.066416 1.319012 -1.065341 -0.952507 0.946207 0.734834 -1.796079 0.784798 -0.812407 -0.638766 -1.410025 0.318854 -0.215483 -1.499431 0.244225 0.442223 -2.035127 -1.055279 0.633706 1.264705
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.367255 1.039188 -1.548492 -2.513830 -0.908913 -0.382901 -0.716961 3.691120 -1.327513 -1.294660 -0.409889 -0.145144 0.885371 2.909122 -0.755429 0.111983 1.322310 -0.215140 0.799398 -0.548341
wb_dma_wb_slv/wire_wb_ack_o -2.254972 3.167995 -1.155891 1.346375 1.226240 -2.017210 0.504334 -1.023407 -1.619440 -0.315651 -0.932491 0.010456 0.010551 -2.004978 0.068860 0.151278 -0.161127 -0.832959 -2.906504 0.615205
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 -0.341827 1.503920 0.672607 -1.107003 -0.584254 0.816809 1.951402 -2.513012 1.762831 0.227220 0.400404 -0.070420 -1.314982 -3.633604 -1.648641 -1.444143 3.744130 -1.005556 -0.737620 -3.460574
wb_dma_de/reg_ld_desc_sel 1.096975 -1.214837 0.761729 -1.729096 1.893947 1.623596 -2.110072 5.793773 -2.301680 4.171961 -3.573631 -0.363952 -2.718224 3.398842 0.208865 0.155592 0.285011 -3.071898 -0.273263 -3.946566
wb_dma_ch_sel/assign_154_req_p0/expr_1 3.075055 2.028077 -0.116802 -0.973767 -0.833023 -0.523349 -2.135104 2.318547 -0.686804 -1.188477 -0.448284 -1.202709 0.739552 2.160794 -0.842918 0.469048 1.539482 -2.946082 0.591081 -0.169466
wb_dma_de/assign_83_wr_ack 1.640959 0.165594 -1.534872 0.544639 2.715728 1.274106 -1.466069 1.459271 -1.660178 0.590898 -2.414015 0.290331 0.743291 -4.069718 1.000665 -1.140630 -2.037715 -1.318538 -0.355750 0.780135
wb_dma/wire_dma_done_all 3.286185 1.116712 -0.360766 0.163583 1.707729 2.702420 -0.741654 1.541109 -2.631837 0.213763 -3.468360 -0.708334 1.618890 -2.577430 0.008226 0.708353 -0.111291 -1.996406 0.322887 0.745132
assert_wb_dma_rf/input_ch0_am1 -1.053396 0.219269 -0.174393 -0.078505 -0.139400 -1.899837 0.078020 -0.880551 0.349836 -1.152769 -1.020413 -0.526557 -0.500434 -1.509011 1.433669 -0.011288 0.114632 0.295065 -2.605889 0.270688
wb_dma_ch_arb/reg_state 0.512681 0.486714 -2.588275 -2.715749 -2.078682 -1.600617 3.863725 0.476848 1.299598 -0.990076 -0.455641 1.644116 3.746276 -2.169168 -1.859783 -2.341115 3.922523 3.320860 -1.498945 -0.598208
wb_dma_ch_sel/input_ch0_csr -1.086129 -0.159330 0.818882 -0.315270 -1.629492 -2.519264 -1.187201 1.781749 -0.812815 2.032475 -3.728163 1.675547 0.766642 -0.895236 2.081944 0.379855 -2.383057 0.196333 -2.100412 4.616222
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 3.243797 3.403667 0.593852 -2.543705 -0.989401 0.551984 -0.111497 -4.033864 1.527461 -2.299563 0.071335 -0.585463 1.975456 -0.843055 -0.918180 2.471197 0.784273 -0.754556 3.362498 2.950624
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 1.593778 -4.430728 -0.858776 -1.061646 1.780955 1.367764 0.649976 3.976569 -1.723091 2.841007 -2.806529 1.862010 3.836473 0.270927 1.655410 -3.447065 0.747036 1.190100 0.136851 1.933152
wb_dma_ch_sel/assign_153_req_p0/expr_1 2.993093 2.090628 -0.031361 -0.912566 -0.864153 -0.609866 -2.071815 2.080627 -0.529959 -1.195272 -0.350147 -1.122501 0.624499 2.135262 -0.859454 0.464182 1.421698 -2.941583 0.615317 -0.080215
wb_dma_wb_mast -3.212156 5.174708 -2.800359 3.151683 0.169893 -4.131351 0.111965 -1.872997 -4.785357 -0.236451 -2.079937 0.906084 1.632905 -1.935155 -0.597907 -1.562871 1.152862 -1.431858 -4.958536 3.117008
wb_dma_ch_sel/assign_124_valid 3.782865 1.696930 0.212985 -2.628452 -0.651951 1.117138 -2.024070 2.418500 -0.365245 -0.420721 -1.875038 -0.231115 -0.850637 1.977906 -0.836059 1.520865 0.449290 -2.193485 1.108808 -0.671959
wb_dma_de/always_18/stmt_1 -0.861568 2.346920 -2.065754 3.207416 -2.156492 -1.071231 -1.576315 -2.516326 -4.348774 -0.487776 2.088210 -1.485880 3.004861 0.086761 -1.528244 0.109060 2.529350 -2.367299 -0.184261 0.411568
wb_dma_ch_rf/wire_ch_csr_dewe 5.319274 1.545890 -0.303961 0.385285 2.102525 3.072696 2.467281 0.340312 -2.854246 -0.266028 -4.276589 5.015806 1.538845 -2.138980 -1.281726 -0.962475 1.229479 1.376421 1.806692 2.671836
wb_dma_ch_pri_enc/input_pri2 3.405678 1.319155 0.415998 -1.474956 -0.082699 1.744806 0.213633 -1.353590 1.181830 -0.535946 -0.215511 1.833459 -0.285853 -1.114863 -0.970906 0.879291 1.569230 -0.158113 2.340941 -0.865281
wb_dma_ch_pri_enc/input_pri3 3.407655 1.304803 0.407030 -1.544506 -0.109436 1.676290 0.135835 -1.379122 1.171778 -0.536504 -0.174231 1.893668 -0.267155 -1.057400 -0.977715 0.786929 1.572499 -0.183755 2.348677 -0.750869
wb_dma_ch_pri_enc/input_pri0 2.257206 0.491518 0.061120 0.214830 1.047362 1.948871 0.475452 0.369576 0.325031 -0.388435 -0.042307 0.473805 -0.032768 -1.114741 -0.609901 1.301376 1.153862 0.184284 1.270941 -2.360222
wb_dma_ch_pri_enc/input_pri1 1.629159 0.329216 -0.737256 -1.113352 0.856551 0.206652 -0.616683 -1.444823 2.074947 -0.120652 0.744983 2.683413 -1.181965 -2.511067 0.073642 -1.018964 -0.417689 0.388704 1.513463 -0.673900
wb_dma_wb_if/input_slv_pt_in -2.371150 3.177380 -1.208388 1.361346 1.327908 -2.180151 0.477734 -0.976905 -1.588915 -0.188452 -1.085689 -0.032150 0.016888 -2.094989 0.070128 0.036965 -0.289097 -0.903375 -3.070760 0.670924
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 0.190462 1.167133 0.512785 -1.477215 -1.894442 -0.681546 -0.262728 -0.820544 0.851018 -1.238946 1.092684 -0.003637 -0.883098 2.714372 -0.741519 1.466768 -0.055855 0.302567 0.913361 0.703796
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 3.797701 1.289496 -2.176906 -3.490245 0.042298 -0.327282 -1.391797 2.244155 0.890807 -1.504401 0.606907 2.520261 -0.489551 0.599776 -0.583807 -1.010975 0.714711 0.201553 2.339619 -1.140915
wb_dma/wire_de_adr1_we -0.586114 0.390054 -0.265382 1.731021 -0.227807 -1.752544 -0.200818 0.083525 -0.273700 -1.008347 1.636508 -1.097405 1.671574 0.503271 -0.025821 -1.079789 1.036347 -0.814159 -0.387136 0.592645
wb_dma_ch_sel/assign_6_pri1 1.676553 0.336567 -0.766591 -1.048025 0.986304 0.236994 -0.631980 -1.450777 2.147534 -0.179120 0.821372 2.769385 -1.252903 -2.622384 0.103865 -1.000672 -0.552463 0.449346 1.581571 -0.742864
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 2.328201 0.466026 0.038426 0.223905 1.068074 2.016982 0.455918 0.425386 0.347186 -0.429604 -0.017052 0.499680 0.001612 -1.121000 -0.587494 1.313164 1.116115 0.157446 1.356345 -2.352308
wb_dma_ch_sel/assign_129_req_p0/expr_1 1.596350 -0.755613 -1.583389 1.943476 1.963454 0.922261 0.470687 6.513860 -2.578854 -0.689358 -1.032076 -2.491865 3.367104 -0.319408 -0.069499 -1.568956 0.631345 -0.920924 -1.115259 -1.026854
wb_dma_rf/wire_csr -2.108148 0.851045 0.767334 1.306381 -0.526151 -1.784467 -1.221449 -0.678109 -0.105914 1.767614 0.387825 0.503495 -0.033678 -1.311656 0.532958 0.146029 -1.332344 -0.892300 0.876045 1.277200
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond 0.314963 1.210948 0.499395 -1.469816 -1.799291 -0.625855 -0.277347 -0.840513 0.865151 -1.224467 1.063275 0.055234 -0.868550 2.547552 -0.752707 1.468635 -0.059872 0.329377 0.986583 0.684410
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 1.908903 2.496744 -0.605916 -2.085595 0.108975 -0.621227 -0.913428 -3.947181 2.319604 -1.954479 0.966666 0.374300 1.104453 -2.410997 0.016961 0.810805 -1.070009 -0.198812 2.744307 2.774343
wb_dma_ch_sel/always_37/if_1 -2.374144 0.159469 -1.161894 -5.434108 0.252432 -1.708407 1.363076 1.363724 2.555287 3.304119 -4.498654 -1.327417 -0.974351 0.413095 -1.368974 -1.670098 -1.813570 0.263722 -3.987887 -1.016968
wb_dma_de/always_6/if_1/cond 4.584594 1.775330 0.877874 0.026842 2.713309 1.334368 -2.155187 1.312954 -0.110771 -1.559585 -1.346371 -2.677928 2.847212 -0.797965 0.734736 0.489372 -1.509228 -3.729998 3.181338 3.719765
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 1.585854 -4.320749 -0.948903 -1.120340 1.688706 1.170673 0.497965 4.002510 -1.765584 2.807365 -2.858042 1.779742 3.989457 0.370090 1.600942 -3.455314 0.618772 1.093818 0.061761 2.211801
wb_dma_ch_rf/always_8/stmt_1 -2.793039 1.908256 -0.523628 -1.243744 1.901435 -2.674675 -0.241515 0.840843 1.822320 2.465568 -3.497406 -3.105100 -1.732216 -0.098636 -1.571348 -1.279704 -3.532479 -2.571574 -4.294107 -0.909079
wb_dma_ch_sel/assign_108_valid 3.801083 1.766781 0.145676 -2.675558 -0.565314 1.031127 -1.963897 2.355819 -0.288743 -0.363464 -1.859944 -0.079602 -0.901246 1.869804 -0.788902 1.531750 0.439865 -2.096440 1.170580 -0.702115
wb_dma_ch_pri_enc/wire_pri9_out 1.757365 0.339502 -0.768211 -1.064124 1.001585 0.263606 -0.655789 -1.265194 2.063777 -0.181775 0.816453 2.680676 -1.153903 -2.544195 0.104750 -0.953829 -0.471697 0.417554 1.561013 -0.802021
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.194461 2.056258 0.225764 -2.013368 -1.031545 1.093710 0.606158 -1.683581 0.839691 -1.516182 -0.122311 0.853560 -2.100733 -2.867244 -0.983472 -0.421800 1.897529 -0.628719 -0.241825 -1.661268
wb_dma_ch_sel/wire_pri2 3.297772 1.273750 0.399474 -1.525043 -0.129596 1.627973 0.156856 -1.391411 1.139800 -0.517344 -0.207540 1.823619 -0.247003 -1.105006 -0.934615 0.794336 1.535416 -0.180776 2.221295 -0.693746
wb_dma_ch_sel/wire_pri3 3.408193 1.341180 0.435375 -1.543665 -0.081214 1.716432 0.161652 -1.407216 1.187785 -0.529212 -0.214274 1.863101 -0.251785 -1.126807 -0.944200 0.846527 1.560770 -0.182596 2.323508 -0.788299
wb_dma_ch_sel/wire_pri0 4.639703 0.364266 -1.975165 -0.895656 1.986109 2.203148 -0.082138 5.110611 -1.786708 -0.699812 -1.301586 0.299366 1.720326 -0.394728 -0.630635 -0.059515 2.474185 -0.398415 1.395142 -3.526701
wb_dma_ch_sel/wire_pri1 1.487124 0.312013 -0.770938 -1.123299 0.842379 0.101760 -0.618848 -1.459313 2.044511 -0.065543 0.736047 2.679102 -1.191826 -2.514028 0.123358 -1.049294 -0.545631 0.403538 1.394497 -0.561475
wb_dma_de/always_4/if_1/if_1/cond/expr_1 3.846871 0.581051 -0.293761 -1.252203 1.311648 1.857508 -1.828413 3.288960 -1.041763 0.702681 -2.770511 -0.149997 -0.026402 -0.576052 -0.070433 0.134619 0.537864 -2.474054 0.490177 -1.442229
wb_dma_rf/input_ptr_set 3.406242 1.309533 0.378356 -1.510980 -0.074156 1.723905 0.171428 -1.309526 1.171375 -0.545049 -0.225010 1.816941 -0.240411 -1.078028 -0.961554 0.825276 1.575081 -0.187197 2.317992 -0.849561
wb_dma_rf/always_2/if_1/if_1 -0.055785 2.712908 0.957696 -1.411067 0.109074 -4.557697 -1.801327 0.295329 1.654580 0.880606 -3.187544 2.034346 -4.714713 0.056333 0.136611 -0.940812 -2.705291 -2.243422 -1.030842 1.062525
wb_dma_de/assign_77_read_hold -1.622200 -0.933967 -1.212712 0.355337 1.046056 -1.510594 -0.845361 -0.029023 1.005781 0.365306 1.035623 0.967597 -0.973192 -1.507621 1.067136 -1.829202 -2.065767 0.591891 -0.674736 0.050766
wb_dma_pri_enc_sub/input_valid -1.610889 -0.952970 -1.159175 0.391580 1.017940 -1.481135 -0.812740 -0.064414 0.961489 0.359391 1.030823 0.938666 -0.940261 -1.451535 1.050743 -1.851655 -2.037816 0.587893 -0.696989 0.093899
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 1.778991 0.402311 -0.755664 -1.144558 0.949072 0.266783 -0.650891 -1.357615 2.087312 -0.191947 0.774619 2.731304 -1.165931 -2.540448 0.077235 -0.953191 -0.439739 0.400144 1.619054 -0.739383
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 4.004699 -0.717733 -2.568903 -0.894076 1.820447 2.883130 2.103728 6.500354 -2.138881 -1.247115 -1.263346 0.324260 3.193256 -0.707771 -0.882146 -1.135023 2.016444 1.667030 1.194220 -2.308218
wb_dma_ch_rf/always_27/stmt_1 1.844620 1.537174 -1.545126 -1.272990 0.800557 -3.139671 -2.536368 -0.433277 1.384828 0.146260 -2.389395 -0.766550 2.682626 -1.222617 1.123979 1.708077 -1.088247 -1.121572 -0.619141 1.331254
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -7.770831 1.316898 -2.898319 1.825776 -0.344180 -2.732733 3.989484 1.002960 -5.042305 1.317971 -2.865959 -1.526982 1.441831 -4.994317 -0.859803 -4.777434 -3.001108 1.384635 -5.757902 3.954655
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 3.135128 3.408752 0.588751 -2.354809 -1.009595 0.629062 -0.054968 -4.063646 1.345195 -2.292226 0.000450 -0.628876 2.025790 -0.944961 -0.936317 2.543473 0.759863 -0.743332 3.255082 2.965550
wb_dma_ch_sel/wire_valid -4.448758 1.935729 -3.475595 -1.725414 -2.399753 -2.259463 -0.566309 -0.482784 -1.953396 5.446458 -0.402240 0.675302 3.264452 -0.824499 -2.675303 -1.009771 0.253363 0.150302 -0.986430 -0.950539
wb_dma_ch_sel/assign_162_req_p1/expr_1 -1.612634 -0.952491 -1.196673 0.395512 1.134308 -1.522107 -0.835643 -0.041538 1.068760 0.357989 1.089192 1.052565 -1.018863 -1.551125 1.092718 -1.902515 -2.096781 0.652765 -0.679833 0.037234
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 2.261832 0.468143 0.039794 0.232218 0.996165 1.961416 0.487065 0.375671 0.299912 -0.382621 -0.078204 0.469584 0.020045 -1.148276 -0.602081 1.299937 1.180601 0.158068 1.217602 -2.354928
wb_dma_de/wire_chunk_cnt_is_0_d 2.223629 -0.352346 -1.448197 -0.861859 2.317499 0.403106 -2.629941 3.096495 -0.063943 1.045076 -1.762771 0.863978 -1.005323 -2.101264 0.985550 -1.687962 -1.531856 -1.881228 -0.183573 -1.243930
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 1.312603 2.044460 0.256316 -2.077886 -1.048668 1.121069 0.663749 -1.657588 0.910293 -1.488615 -0.082763 0.871269 -2.008294 -2.719660 -1.023116 -0.307588 2.027534 -0.581148 -0.170734 -1.730296
wb_dma_ch_sel/assign_109_valid 3.908006 1.760110 0.076508 -2.788741 -0.625319 1.130263 -2.026500 2.412042 -0.302516 -0.352543 -1.901619 -0.141061 -0.890486 1.857792 -0.812039 1.559163 0.497619 -2.150519 1.175991 -0.754493
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 1.764909 0.368438 -0.774488 -1.175874 0.940475 0.220611 -0.664858 -1.393229 2.088799 -0.159176 0.773143 2.755668 -1.188616 -2.518295 0.084452 -0.999220 -0.472675 0.405363 1.617063 -0.679755
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 3.181528 2.175321 0.671087 -0.663885 0.153536 -4.016400 -1.149210 3.050301 1.329536 -5.550895 2.183089 -2.322555 -0.063841 5.943032 -0.093005 -1.491413 0.384685 -2.608424 1.813415 2.580567
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.546731 0.436250 -2.349201 -0.942191 -1.141693 -1.298673 1.120571 5.388724 -1.885837 -2.935605 1.265760 -1.093264 3.851299 3.302667 -1.038674 -1.967569 1.836349 0.971084 0.468980 1.221317
wb_dma_de/assign_75_mast1_dout 1.193231 -0.245117 0.565570 2.409610 1.507846 2.336657 1.788739 -1.932934 -2.203904 -0.962256 -0.887853 1.605782 2.234641 -1.699369 0.229527 -0.577104 -0.882466 1.460382 1.258101 4.576901
wb_dma/constraint_csr -1.704386 -0.539428 1.225485 1.278386 0.490488 -0.094141 -1.499130 0.160057 -0.293362 1.517594 -1.439903 -1.838876 -1.345318 -0.097572 0.894027 0.614773 -2.331014 -1.879041 -1.916201 0.541536
wb_dma_ch_rf/always_5/if_1 -1.950977 0.187734 -0.127336 0.345167 -1.123618 -0.388622 0.580047 -2.275935 -1.292036 -0.496983 -0.954612 -0.986114 -0.412461 -1.111936 -0.065220 -0.414046 0.915445 -0.318133 -2.779054 0.364093
wb_dma_ch_pri_enc/wire_pri21_out 1.653703 0.314347 -0.833207 -1.175281 0.940941 0.128402 -0.720083 -1.368465 2.127906 -0.160308 0.862596 2.798552 -1.206629 -2.550000 0.114433 -1.116007 -0.551569 0.379088 1.560678 -0.655750
wb_dma_ch_sel/assign_157_req_p0 3.095116 2.089823 -0.105131 -0.983198 -0.909718 -0.689160 -2.077650 2.308894 -0.633614 -1.250959 -0.288453 -1.156529 0.800695 2.279531 -0.844428 0.363506 1.578710 -2.905348 0.704318 0.021969
wb_dma_wb_mast/assign_1/expr_1 -0.982641 -1.665366 -1.450037 3.966377 2.146512 -0.093677 2.771944 0.067430 -1.700306 -2.344408 1.807199 1.454386 4.243919 -2.436584 0.849544 -4.341829 -2.115673 3.089202 0.303320 6.013833
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.485641 1.062853 -1.577350 -2.530875 -0.890510 -0.355790 -0.780704 3.709896 -1.271303 -1.389809 -0.375885 -0.130319 0.853839 3.044998 -0.788716 0.149983 1.328698 -0.239115 0.911304 -0.604798
wb_dma_de/reg_mast1_adr 0.931847 -1.196324 -0.975758 -3.186872 -1.863178 -0.268110 0.892957 0.932879 1.967637 -1.345514 0.453147 -0.398676 2.345767 2.242578 0.146025 2.636928 -0.079453 3.432655 0.931688 0.223346
wb_dma_ch_pri_enc/wire_pri17_out 1.715787 0.330108 -0.813834 -1.181524 0.926992 0.166551 -0.706632 -1.447212 2.192694 -0.190513 0.866651 2.834873 -1.226398 -2.583376 0.132241 -1.058114 -0.545692 0.451819 1.622020 -0.699648
wb_dma_ch_sel/assign_141_req_p0/expr_1 3.196279 2.152441 -0.099329 -1.026936 -0.842667 -0.541406 -2.032582 2.150722 -0.560815 -1.232770 -0.343442 -1.073189 0.726161 2.103248 -0.916121 0.520497 1.592514 -2.872515 0.750140 -0.211335
wb_dma_ch_sel/input_ch2_csr -1.390395 -0.506319 -1.487342 0.004213 -3.307684 -0.620413 -1.363685 -0.717069 -3.947915 1.422750 -3.184273 0.080844 1.982748 0.159320 0.862880 1.187536 -0.675099 0.314077 -3.798665 3.620708
wb_dma_ch_rf/assign_13_ch_txsz_we 2.249711 1.072285 -0.054171 0.068891 2.519487 1.314906 -0.290070 0.291586 -0.416210 1.612201 -2.661365 -3.082819 3.616138 -3.473066 -0.163792 -0.494054 1.865773 -3.440429 0.575048 -0.317074
wb_dma_ch_sel/assign_130_req_p0 1.729529 -0.810197 -1.510112 2.042956 1.974779 1.022355 0.431782 6.728277 -2.615616 -0.783429 -0.936995 -2.607407 3.418126 -0.145436 -0.028565 -1.529779 0.716517 -1.006673 -1.040084 -1.098021
wb_dma_ch_arb/always_1/if_1/stmt_2 0.690260 0.489037 -2.534722 -2.750693 -2.228634 -1.434366 4.129644 0.493873 1.170012 -0.940737 -0.509506 1.566200 4.038834 -1.915889 -2.062319 -2.296937 4.393674 3.390773 -1.533566 -0.716649
wb_dma_ch_sel/assign_106_valid 3.877877 1.805797 0.158217 -2.789302 -0.682376 1.070503 -2.009079 2.217142 -0.318627 -0.328559 -1.974983 -0.064190 -0.823692 1.800969 -0.877129 1.528009 0.566630 -2.156744 1.140136 -0.618705
wb_dma_ch_pri_enc/wire_pri28_out 1.652648 0.306279 -0.790113 -1.117124 0.923000 0.181278 -0.675251 -1.386940 2.116957 -0.154118 0.849689 2.763458 -1.222923 -2.539341 0.126242 -1.070051 -0.513738 0.443119 1.567233 -0.720373
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 2.249804 0.480298 0.031465 0.249003 1.051680 1.965089 0.469353 0.352051 0.292404 -0.389604 -0.042864 0.458650 0.006640 -1.119498 -0.606059 1.310911 1.083974 0.175458 1.280067 -2.345918
wb_dma_ch_rf/always_10/if_1/if_1/block_1 4.016721 1.334972 -2.223866 -3.493216 0.062324 -0.105061 -1.391545 2.116811 0.940584 -1.496450 0.572247 2.631765 -0.487820 0.334735 -0.621814 -0.781695 0.765130 0.261154 2.422184 -1.403914
wb_dma_ch_rf/always_11/if_1/if_1 2.965205 -0.534829 -3.100307 -0.474900 3.035316 0.812566 -0.861738 4.828336 -0.727083 -0.291296 -0.332093 1.307265 0.712781 -2.066763 0.395046 -1.782089 0.493676 0.231671 0.720591 -3.494134
wb_dma_wb_if/wire_slv_adr -4.413175 -0.036247 0.790313 -2.237803 -0.542480 -5.580621 0.131239 0.761518 0.669478 1.306757 -1.663533 -1.090134 0.421588 0.337383 1.848356 -6.383955 -1.730153 -1.739602 -2.347206 6.592277
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 0.037306 -1.249910 -0.811508 0.655072 0.202289 1.874355 -1.051527 0.936103 -2.065755 1.149119 0.293343 2.321494 -0.687751 2.143591 -0.709390 -1.037550 -1.451837 0.560350 0.109901 0.382828
wb_dma_ch_sel/input_ch1_csr -1.273123 -0.354155 -1.457832 -0.004501 -3.406944 -0.704290 -1.629796 -1.060745 -3.753775 1.146751 -2.761619 0.042440 1.854668 0.169857 0.932360 1.309457 -0.642195 0.141064 -3.514000 3.618435
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -1.707187 -0.974615 -1.191609 0.376158 1.065809 -1.540468 -0.845378 -0.023105 0.994455 0.373115 1.050604 0.969370 -0.964869 -1.525820 1.058795 -1.889817 -2.126998 0.601822 -0.742406 0.059265
wb_dma/wire_pt1_sel_i 0.903079 -1.247640 -0.040408 2.253723 1.457771 3.003201 3.835687 -0.126804 -2.609988 -1.652328 -0.855220 1.568897 3.713324 -1.694987 -0.021889 -1.664650 -1.345811 3.364989 1.218562 5.781416
wb_dma_ch_sel/always_47/case_1/stmt_1 0.890781 -1.380294 -0.753621 -1.694031 -0.161553 -0.382285 -0.838137 -0.099406 1.700721 0.470375 -0.537879 -0.407028 1.567877 -0.043888 1.153873 2.343511 0.453899 1.229250 0.008494 -1.682246
wb_dma/wire_pt1_sel_o -3.391873 0.078102 -1.998978 0.257151 -2.522210 -1.679319 -0.984600 0.012651 -1.592163 0.739762 -1.762777 -0.480517 -0.909382 -5.241282 0.069024 -3.079305 -1.377561 0.094677 -4.048778 0.433094
wb_dma_ch_sel/assign_127_req_p0/expr_1 4.503526 0.344280 -1.999415 -0.878926 1.916400 2.207991 -0.083470 4.897364 -1.777026 -0.615316 -1.344692 0.327610 1.683943 -0.575796 -0.588700 -0.014946 2.509378 -0.377353 1.288654 -3.536111
wb_dma_ch_pri_enc/inst_u16 1.632259 0.328072 -0.798680 -1.152616 0.922964 0.156539 -0.656317 -1.476365 2.138622 -0.113320 0.784517 2.837708 -1.220173 -2.644819 0.120511 -1.065875 -0.536868 0.426274 1.546851 -0.681319
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -0.577452 0.401563 -0.262324 1.602322 -0.203787 -1.652111 -0.221666 -0.014569 -0.231946 -0.887357 1.443293 -0.949978 1.515715 0.335960 -0.031564 -0.985294 0.962154 -0.814051 -0.382241 0.513027
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -1.888459 -0.206170 0.257722 2.477110 0.313535 -1.627248 1.175071 -0.938044 0.767856 0.839176 2.017870 -1.648718 2.053586 -0.553857 -0.704346 -1.885685 2.789933 -1.075917 -0.696842 -1.422926
wb_dma_ch_sel/always_48/case_1 0.908740 0.582853 -2.429492 -2.671230 -2.134563 -1.312622 4.048984 0.267506 1.385440 -1.132361 -0.365935 1.523362 4.140278 -2.082592 -2.001733 -2.015461 4.309191 3.392293 -1.195173 -0.608277
wb_dma_ch_sel/input_ch7_csr -2.443337 -0.214713 -1.000708 -0.247813 -3.519697 -0.557090 -0.518866 -1.091791 -3.372280 1.681877 -2.535777 -0.421436 1.064558 -1.096295 0.200704 -0.528834 0.815244 -0.577095 -4.483921 2.260815
assert_wb_dma_rf/input_ch0_txsz -0.110381 0.402399 0.557345 1.010939 0.450715 -0.640518 -1.271658 -2.732893 0.657872 -1.063776 -0.364554 -2.095655 0.477389 -1.953981 1.070524 -0.956893 0.733634 -1.701220 -1.527693 0.995141
assert_wb_dma_rf -1.053103 0.561050 0.169409 0.779634 0.368574 -2.221568 -1.084009 -2.962139 0.715032 -1.776774 -1.565560 -2.245709 0.071132 -3.156949 2.176271 -0.938043 0.738574 -1.143914 -3.975760 1.005161
wb_dma_ch_rf/reg_ch_am0_r 0.090541 -1.192966 -0.794728 0.581325 0.177966 1.816971 -1.029398 0.906400 -2.047611 1.147269 0.265207 2.307736 -0.718278 2.133557 -0.772161 -1.004477 -1.464430 0.556520 0.110750 0.381145
wb_dma_ch_rf/always_4/if_1 -3.915814 0.699132 1.156483 1.049453 -2.512592 0.096253 0.426405 -3.535989 -2.627366 2.114872 -2.709342 -0.186392 -1.965654 -3.809779 0.232507 -0.621762 1.183256 -1.610407 -4.097909 0.903922
wb_dma_de/always_4/if_1/if_1/stmt_1 3.889039 0.615031 -0.426719 -1.326715 1.296250 1.854028 -1.770534 3.289380 -1.060065 0.700153 -2.842011 -0.068219 0.004413 -0.677665 -0.081601 0.098298 0.618257 -2.444906 0.497133 -1.514008
wb_dma_de/always_14/stmt_1/expr_1 3.986866 1.257354 -2.229453 -3.464733 0.137506 -0.251597 -1.472638 2.322174 0.921557 -1.602053 0.670561 2.551653 -0.449844 0.565672 -0.543862 -0.946951 0.578045 0.203237 2.492482 -1.114379
wb_dma_de/wire_use_ed 5.389249 -0.788461 0.505487 -3.928576 0.312811 2.334102 0.698912 4.454619 -2.867075 2.905394 -5.890150 6.943699 -1.532020 3.295522 -0.636529 -2.345435 1.950774 0.667040 1.566967 1.253383
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -3.574862 2.919220 -0.611712 -0.558552 0.982055 -4.142879 -0.202483 0.017431 1.692507 2.617020 -1.779728 -1.234340 -0.695719 -1.377908 -1.457672 -1.527950 -2.810568 -1.745653 -2.034262 -0.030063
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.877389 0.365502 -0.824434 -1.112841 1.117460 0.283609 -0.701207 -1.315565 2.234703 -0.253568 0.924796 2.854906 -1.266026 -2.665828 0.121510 -0.992554 -0.507603 0.422724 1.742854 -0.867297
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.495351 1.047988 -1.482633 -2.557679 -0.972351 -0.390466 -0.808971 3.718845 -1.225636 -1.475851 -0.229837 -0.124196 0.794607 3.220006 -0.786178 0.185022 1.345815 -0.223631 0.978933 -0.508556
wb_dma_ch_sel/always_7/stmt_1/expr_1 2.850295 1.782848 0.362603 0.004345 0.407387 2.660976 1.188704 -3.066552 -0.442239 -1.037168 -0.891392 1.279343 1.387845 -3.135139 -0.847909 1.372324 0.880771 0.300644 2.186085 1.392336
wb_dma_ch_sel/input_nd_i 4.562334 0.362148 -1.988433 -0.859220 1.955120 2.252102 -0.043162 5.004016 -1.794095 -0.656250 -1.340933 0.349412 1.699922 -0.512318 -0.604422 -0.048291 2.507755 -0.335649 1.298855 -3.496420
assert_wb_dma_ch_sel/input_req_i 2.355716 0.474978 0.027416 0.207767 1.023940 2.036154 0.503621 0.393355 0.328154 -0.399452 -0.024677 0.516297 -0.025218 -1.133889 -0.622241 1.365916 1.149605 0.173866 1.325763 -2.392018
wb_dma_ch_rf/reg_ch_rl -1.298502 0.642355 1.750643 -0.206816 -1.364148 -0.665233 -1.715585 -0.701488 0.577818 0.240084 -0.318424 -1.765822 -2.257769 2.458875 0.071044 2.129183 -2.321994 -1.563779 -0.893624 1.158608
wb_dma_de/reg_paused -2.182118 0.866699 0.835848 1.302533 -0.409416 -1.923500 -1.302333 -0.578371 0.052154 1.932322 0.356237 0.492479 -0.213247 -1.240698 0.530663 0.093751 -1.542323 -1.000178 0.903900 1.197667
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 1.859618 0.172564 -1.498953 0.641405 2.925799 1.371393 -1.599423 1.582408 -1.610486 0.496638 -2.302892 0.316711 0.685636 -4.055174 1.047742 -1.104995 -2.182721 -1.401483 -0.146479 0.728332
wb_dma_wb_if/wire_mast_drdy 2.511379 3.530290 -3.642449 -0.028885 -1.355441 1.183155 -1.416888 -2.349119 -4.364547 -1.653153 0.827469 1.350696 2.296172 -1.921751 -1.872995 0.915886 1.478934 -0.629005 2.276705 0.661798
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 2.564732 1.642684 0.554595 -1.224879 -0.785071 1.329339 0.191414 -0.409360 1.150252 -1.636032 1.061454 0.517775 -0.895472 1.489028 -1.346243 2.778859 1.099850 0.450665 2.202570 -1.702544
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 2.985587 1.810809 0.350253 0.124154 0.520934 2.802399 1.267342 -2.984754 -0.499069 -1.069452 -0.912203 1.226151 1.468873 -3.301191 -0.841804 1.515661 0.910651 0.358084 2.243861 1.310385
wb_dma_ch_sel/assign_100_valid/expr_1 -0.596283 -0.253238 -1.948926 -3.787775 -4.162500 -0.353269 -1.977648 0.526985 -2.867850 1.901581 -0.909917 -3.474331 3.552764 2.365911 -0.823615 -0.341815 4.526051 -2.690112 -1.612778 -1.153711
wb_dma_wb_if/inst_u1 -5.150806 1.448002 -1.291157 0.400136 -2.022036 -3.425509 0.750510 -1.997705 -2.659763 1.242657 -2.269393 -0.979862 0.059961 -3.424930 -0.347101 -3.393967 0.239010 -0.641420 -4.341341 1.733351
wb_dma_wb_if/inst_u0 -3.225979 5.150651 -2.650387 3.153950 0.061620 -4.109732 0.267242 -1.697002 -4.803611 -0.351012 -2.151372 0.928113 1.492158 -1.751775 -0.550330 -1.544729 1.192136 -1.274299 -5.086832 3.151271
wb_dma_ch_sel -3.585781 1.840951 -1.144622 -0.501138 -2.156458 -2.453522 -0.283062 -0.380898 -1.600211 3.222408 -2.907529 -0.457372 0.495694 -0.858385 -1.538188 -0.987386 -1.164132 -1.203352 -4.059355 1.346238
wb_dma_rf/input_de_csr_we 5.323634 1.559190 -0.311638 0.477780 2.131467 3.064819 2.514914 0.506421 -2.947770 -0.373236 -4.199753 4.892347 1.639945 -1.973625 -1.275661 -0.888856 1.172689 1.408805 1.837766 2.724667
wb_dma_rf/wire_ch0_adr0 -0.612478 -0.654405 0.262896 -4.929126 -3.684620 -0.591670 -0.909794 1.003049 -1.103946 1.582959 -1.660947 0.949047 -1.281582 5.494152 -0.456436 -0.171291 0.741099 0.147319 -0.788558 1.527255
wb_dma_rf/wire_ch0_adr1 -0.590250 0.793004 0.289138 2.544243 0.249607 -2.191407 -1.558942 -2.424689 0.381545 -1.781188 1.047695 -2.779178 1.844494 -1.480298 0.995126 -1.878043 1.591006 -2.430581 -1.877591 1.394469
wb_dma_de/always_9/stmt_1/expr_1 0.464821 -0.031847 -0.842307 1.626910 2.009306 1.241596 -0.978674 3.025699 -3.732175 0.653556 -3.284181 -2.346247 1.944844 -1.626329 0.919865 0.020295 -1.572088 -1.836332 -1.644397 1.381659
wb_dma_ch_sel/always_42/case_1/cond -0.091660 2.135668 -0.304994 -0.355580 0.428394 -0.233806 -0.286247 -1.769066 -0.367895 1.315756 -3.667500 2.379569 -2.604590 -2.884861 -0.372614 1.269298 -2.683867 0.178426 -1.838701 0.740640
wb_dma_wb_slv/input_wb_cyc_i -3.325805 1.596671 -0.904790 2.417035 -1.326020 -1.865440 2.833163 2.470738 -4.715435 -3.105164 -1.299861 -3.300646 1.936451 -1.478676 -0.641345 -3.155304 -0.995251 0.026609 -3.486036 4.803466
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 1.118932 2.048583 0.289405 -2.001111 -1.059838 1.059113 0.693916 -1.741328 0.866213 -1.455076 -0.131437 0.847817 -2.057967 -2.824545 -1.018338 -0.415709 1.932998 -0.614091 -0.312029 -1.658303
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 1.033732 1.543090 1.485413 -0.200246 0.130987 0.560411 2.562944 -2.934914 2.034852 2.633767 -1.819566 3.032759 -1.349247 -1.787610 -2.326895 0.004935 2.759807 0.146823 0.405182 -2.349727
wb_dma_de/reg_tsz_cnt 0.857849 0.210093 -1.098351 0.508519 3.482117 0.061249 -0.997678 0.035454 0.546453 1.823289 -1.574778 -2.129530 2.781003 -4.962345 0.766868 -2.100395 -0.003770 -2.807194 0.088395 -0.227899
wb_dma_ch_sel/reg_ndr 4.592189 0.337027 -1.950142 -0.875074 1.954533 2.241518 -0.082815 5.039641 -1.727862 -0.685199 -1.274376 0.339127 1.673639 -0.444194 -0.615567 -0.003053 2.446836 -0.387543 1.404015 -3.509150
wb_dma_de/assign_83_wr_ack/expr_1 2.012108 0.278552 -1.554374 0.440222 2.789698 1.416625 -1.555775 1.570634 -1.618141 0.416324 -2.366120 0.309671 0.721776 -3.941593 0.952526 -0.933295 -2.009150 -1.359473 -0.085521 0.640355
wb_dma_de/reg_de_txsz_we 3.429285 0.368980 0.813569 2.974704 3.657410 3.169733 -0.868063 3.459947 -2.098036 -1.267622 -1.149694 -2.228617 1.628608 -0.565266 0.551825 1.314068 -1.970433 -2.177233 1.878412 1.210331
wb_dma_ch_rf/reg_pointer_sr -1.990549 0.211701 -0.108909 0.373351 -1.124060 -0.415254 0.538226 -2.201337 -1.288146 -0.419445 -0.924940 -0.963783 -0.472647 -1.028269 -0.088079 -0.413335 0.874771 -0.314774 -2.764407 0.379594
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 2.352294 0.504333 0.020106 0.254988 1.087710 2.053078 0.527515 0.422267 0.313217 -0.424874 -0.039856 0.500619 -0.015216 -1.168274 -0.606957 1.379714 1.155231 0.158775 1.304704 -2.468182
wb_dma_rf/input_de_adr1_we -0.541083 0.362551 -0.237223 1.624879 -0.218819 -1.660417 -0.188048 0.131889 -0.276767 -0.954383 1.618245 -1.010417 1.566955 0.514807 -0.005079 -1.024164 1.005044 -0.768145 -0.356466 0.533981
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 2.057903 -4.630867 -0.703079 -2.322364 2.076722 2.718556 0.655034 3.965802 -1.454788 3.497564 -3.976259 2.516478 2.559810 -0.151783 1.650005 -2.567742 -0.440570 1.710001 0.534208 1.644428
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.553335 0.307956 -0.769071 -1.108559 0.866524 0.119682 -0.623347 -1.355588 2.046675 -0.112000 0.755219 2.673300 -1.182074 -2.491233 0.125788 -1.073697 -0.528057 0.403409 1.430467 -0.664050
wb_dma_ch_sel/always_43/case_1/cond 0.932625 0.236618 -1.163723 0.349914 3.511653 0.040072 -1.109200 0.089631 0.582305 1.802781 -1.616843 -2.166523 2.829956 -5.025866 0.809801 -2.099910 -0.074891 -2.901815 0.083586 -0.189435
wb_dma_ch_rf/reg_ch_adr0_r -2.574106 -0.027814 0.193374 -5.243078 -4.411516 -1.023665 -0.498789 0.641391 -1.458813 0.834090 -1.648124 0.242352 -2.932536 3.843500 -0.459894 -1.468745 0.907813 -0.312030 -2.969575 0.967680
wb_dma_ch_pri_enc/input_valid -1.511211 -0.895856 -1.204068 0.298115 1.023591 -1.461857 -0.851269 0.020356 0.936293 0.314786 1.044633 0.964615 -0.896676 -1.388305 1.006167 -1.816998 -1.986592 0.571166 -0.618805 0.038169
wb_dma_ch_pri_enc/reg_pri_out1 1.783374 0.372310 -0.774467 -1.176619 0.944544 0.251553 -0.664467 -1.406672 2.132176 -0.196859 0.813474 2.832488 -1.220801 -2.596624 0.067759 -1.022154 -0.477922 0.411099 1.655554 -0.741410
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -0.164144 1.994585 -1.734491 1.730535 -1.935670 0.702904 -1.280025 -2.755252 -4.037573 0.265378 0.722498 -0.416481 1.559369 -0.407790 -1.494333 1.225347 1.609609 -1.487569 0.408729 -0.036238
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 0.221851 1.133139 0.466964 -1.424171 -1.804774 -0.650197 -0.285383 -0.771988 0.836562 -1.192806 1.047222 0.029564 -0.874965 2.521075 -0.751349 1.401849 -0.073280 0.314024 0.905483 0.710326
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -0.642431 0.889100 0.573162 0.242151 -0.208752 -0.782137 1.126641 -0.832474 -0.033591 1.508844 -2.236457 2.217308 -1.784409 -0.045601 -0.847432 0.214866 -0.405366 0.711162 -1.355092 0.078230
wb_dma_ch_arb/always_2/block_1/case_1/if_2 -1.682826 0.578902 -0.480906 -0.756733 0.411674 -0.494093 1.081030 -2.468174 2.502237 0.544325 1.315953 0.909080 -2.146936 -4.916796 -0.619281 -3.129063 1.773958 -0.481676 -1.302893 -3.287203
wb_dma_ch_sel/input_req_i 2.398599 4.062214 1.015908 -2.041897 -1.088763 -0.267169 0.993756 -4.555696 1.269645 -0.686886 -2.171848 1.506727 0.231424 -0.928167 -1.678505 2.496998 0.284226 -0.033805 1.734226 2.894981
wb_dma_rf/assign_4_dma_abort/expr_1 3.888322 1.396354 -2.293078 -3.652165 -0.097064 -0.374541 -1.466658 2.084097 0.930199 -1.540484 0.556098 2.683079 -0.516955 0.465917 -0.603227 -0.970025 0.710932 0.252528 2.366769 -1.094211
wb_dma_rf/always_1/case_1/stmt_8 -0.499983 -0.711044 1.189870 -2.674217 0.619224 -1.526220 -1.017021 2.618779 -0.379770 2.008039 -3.123107 -0.533211 -2.300297 0.971153 2.180493 -0.062011 -0.353398 -1.579551 -0.557298 -0.414720
wb_dma_ch_rf/wire_ptr_inv 0.778433 -0.125325 0.573274 1.244864 1.544237 1.864664 1.962584 -0.583256 1.333652 1.263290 0.601125 -0.380546 0.676337 -2.083982 -1.265099 0.353087 3.095326 -0.082878 0.842417 -4.382391
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 1.296737 -0.131044 -1.054365 -1.586214 0.428112 -1.390117 -1.703256 0.154352 1.363104 -0.553373 1.232384 2.293281 -0.358684 -0.085320 0.598586 -3.008218 -1.505014 -0.348806 1.776747 2.241877
wb_dma_ch_sel/assign_138_req_p0 3.112001 2.088222 -0.037968 -0.973264 -0.852079 -0.576451 -2.149086 2.301640 -0.550206 -1.279404 -0.305292 -1.193182 0.643644 2.364490 -0.837969 0.530787 1.408814 -2.980868 0.703429 -0.107344
wb_dma_rf/always_1/case_1/stmt_1 -1.852929 0.971701 0.674738 1.043911 -0.496194 -1.809842 -1.336127 -0.525563 -0.073402 1.884068 0.239233 0.593333 0.050183 -1.267012 0.418118 0.140087 -1.316186 -0.994021 0.989795 1.233355
wb_dma_rf/always_1/case_1/stmt_6 -4.623711 -0.825491 -0.398779 -0.756057 1.469604 -3.938252 3.096816 2.696472 -0.231114 0.972841 -0.668066 -3.001617 -0.709935 2.325743 -0.195444 -2.894660 -2.459171 -0.228841 -1.834559 0.679234
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.318857 0.505447 -2.307836 -0.880328 -1.167133 -1.386015 1.165372 5.101012 -1.945123 -2.769002 1.102452 -1.145859 3.817812 3.102977 -1.014887 -1.992430 1.722859 0.908643 0.258646 1.322480
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 2.264126 0.493687 0.028246 0.209409 1.024672 1.971160 0.494932 0.374311 0.320466 -0.384932 -0.034087 0.467476 -0.007041 -1.117319 -0.576873 1.300204 1.116322 0.185749 1.251714 -2.348123
wb_dma_ch_sel/always_43/case_1 0.751446 0.117676 -1.047670 0.561314 3.614061 0.079993 -1.096253 0.282350 0.534122 1.922625 -1.597198 -2.283516 2.750391 -4.912570 0.818219 -2.159463 -0.176983 -2.956284 0.008786 -0.289795
wb_dma_ch_sel/assign_9_pri2 3.330055 1.278380 0.413501 -1.480452 -0.078566 1.730900 0.159861 -1.326669 1.139049 -0.547832 -0.190679 1.818011 -0.251689 -1.054468 -0.957229 0.828164 1.587135 -0.183265 2.273202 -0.766298
wb_dma_pri_enc_sub/always_1/case_1 1.650995 0.302375 -0.773856 -1.118686 0.953484 0.152976 -0.694298 -1.279112 2.113853 -0.165675 0.838240 2.717685 -1.172746 -2.526577 0.147908 -1.079250 -0.522007 0.377814 1.564318 -0.679921
wb_dma_rf/always_2/if_1 0.134617 2.670275 0.904676 -1.355502 0.250298 -4.496709 -2.140317 0.306276 1.820962 0.760638 -2.766582 2.037704 -4.591169 0.090084 0.249253 -0.899983 -2.816581 -2.320276 -0.590877 1.064116
wb_dma/wire_dma_abort 3.943874 1.305936 -2.258634 -3.516898 0.037317 -0.278235 -1.436440 2.303025 0.846731 -1.513551 0.508440 2.554323 -0.394852 0.543357 -0.619536 -0.931059 0.694134 0.178300 2.343632 -1.169931
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 3.306655 3.405215 0.543914 -2.371628 -0.919650 0.701390 -0.124473 -3.963854 1.344527 -2.278967 -0.015405 -0.646656 2.070269 -1.026361 -0.957225 2.579903 0.829896 -0.802652 3.294216 2.852617
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.200548 2.065164 0.229482 -2.036951 -1.066031 1.083226 0.634780 -1.660172 0.835622 -1.451192 -0.169457 0.878157 -2.030577 -2.811592 -0.995384 -0.363060 1.956102 -0.617412 -0.272483 -1.653606
wb_dma_wb_if/input_wb_stb_i 2.936148 1.508724 -0.130431 0.205379 -0.427620 -1.949375 -1.408213 3.721815 -0.052765 -3.960286 3.505566 -1.281759 1.983934 5.506401 -0.621644 -0.783779 0.761595 -1.536855 3.081712 2.100359
wb_dma_rf/input_de_txsz 2.367997 0.324034 -0.697925 1.895085 2.941288 3.044330 -0.481574 3.254951 -3.417173 0.328592 -3.320031 -1.953875 1.852816 -2.635042 0.375205 1.205180 -0.622625 -1.675941 -0.534663 -0.786819
wb_dma_ch_pri_enc/wire_pri3_out 1.625218 0.333184 -0.843430 -1.093559 1.002393 0.140706 -0.677113 -1.362890 2.122911 -0.132586 0.824173 2.785315 -1.220964 -2.613937 0.128250 -1.064215 -0.582253 0.437482 1.552494 -0.731904
wb_dma_ch_sel/wire_gnt_p1 -1.510568 -0.947924 -1.178794 0.361778 1.075624 -1.401285 -0.846993 -0.048867 1.026875 0.292900 1.054748 1.009136 -0.966800 -1.498052 1.026389 -1.810623 -2.052587 0.609733 -0.602020 -0.001229
wb_dma_ch_sel/wire_gnt_p0 1.660321 1.429317 -1.457937 -2.836417 -2.907888 -0.558958 4.774634 0.253482 0.531722 -1.185931 -1.490507 0.538113 4.680656 -1.084611 -2.782390 -0.842283 5.826333 2.690445 -1.226468 -0.584921
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.568063 0.359020 -2.282442 -0.872526 -1.092175 -1.225514 1.187329 5.334270 -1.893414 -2.913942 1.211248 -1.088188 3.859680 3.203384 -1.032509 -2.001898 1.741158 0.957744 0.477075 1.288520
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 2.331933 0.512913 0.031475 0.197296 1.060744 2.004416 0.474405 0.394188 0.285510 -0.412791 -0.038023 0.521248 0.023420 -1.153403 -0.602438 1.312926 1.147915 0.161341 1.316934 -2.372996
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -2.016651 0.924599 0.777387 1.278613 -0.506112 -1.903344 -1.476081 -0.647500 -0.080509 1.870068 0.397145 0.508986 0.061477 -1.271849 0.562406 0.183963 -1.483940 -1.067947 1.016637 1.382072
wb_dma/input_wb0_err_i 3.907001 1.378631 -2.225933 -3.545864 -0.050407 -0.297726 -1.388019 2.120661 0.903100 -1.518260 0.549427 2.626553 -0.465969 0.536227 -0.664301 -0.889579 0.735030 0.252077 2.418427 -1.137869
wb_dma_ch_sel/always_44/case_1/stmt_4 -2.019975 0.884282 -0.153204 -0.618625 -0.957369 -0.573660 0.520449 -0.419161 -0.255049 -0.967143 0.019559 -0.844305 -1.873079 -1.866882 -0.126609 -1.192819 0.501113 -0.459154 -2.501693 -1.011520
wb_dma_ch_sel/always_44/case_1/stmt_1 0.701266 0.945076 1.674313 -5.286638 -5.143855 -1.399871 0.338132 -1.237604 1.299131 -0.709591 -0.181049 -0.780785 -0.116220 4.782327 -1.121749 0.221806 2.919522 -0.587173 0.921456 2.705204
wb_dma_wb_mast/wire_wb_data_o 1.038933 -0.289373 0.640160 2.527962 1.513730 2.290224 1.847195 -2.041919 -2.228754 -0.960686 -0.888585 1.626899 2.188359 -1.700258 0.274896 -0.607051 -0.965219 1.469812 1.176325 4.706865
wb_dma_de/always_6/if_1/if_1/stmt_1 -0.558777 -1.218292 -1.327093 3.231977 4.391030 1.594550 0.165594 2.401066 -1.422535 2.256311 -1.470169 -1.876928 1.598436 -4.683283 0.628120 -1.484968 -0.494775 -1.331086 -1.429497 -2.839321
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -1.581574 -0.923588 -1.168024 0.333780 1.041683 -1.455537 -0.826616 -0.023313 0.991466 0.329592 0.996100 0.937938 -0.951250 -1.489145 1.037936 -1.845269 -2.034637 0.570432 -0.680184 0.017192
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 2.299104 0.485783 0.007039 0.186578 1.021826 1.951539 0.459843 0.367361 0.322620 -0.415349 -0.043620 0.488081 0.011583 -1.166613 -0.611262 1.300875 1.119400 0.153151 1.263703 -2.348798
wb_dma_ch_sel/always_38/case_1/cond 2.450180 0.791557 -2.203538 -1.558600 1.024761 -2.400198 -3.581555 0.382126 1.394863 -1.107633 -0.521168 -2.694592 4.228389 -1.496045 1.847549 1.364356 -0.669290 -1.850163 0.440508 1.115844
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 3.094655 2.321678 0.088040 -1.040712 0.857768 1.251782 0.112051 -3.276952 0.612355 -1.111832 -1.028486 -0.607492 2.956421 -3.471731 -0.182535 1.080922 0.831911 -1.085102 2.453335 2.394199
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 2.397337 0.348740 -0.730518 1.951412 2.977404 3.108490 -0.450821 3.259055 -3.357445 0.287801 -3.201360 -1.926129 1.820839 -2.711128 0.358086 1.282080 -0.493431 -1.592887 -0.532103 -0.969352
wb_dma_de/assign_4_use_ed 5.086564 -0.808978 0.386061 -3.813799 0.395891 2.261257 0.772842 4.366915 -2.869416 2.943422 -5.879919 6.858979 -1.518919 3.097824 -0.671167 -2.357815 1.863801 0.721098 1.228392 1.110516
assert_wb_dma_wb_if/assert_a_wb_stb -2.678513 0.216718 -0.565784 0.657419 -2.776661 -0.410344 0.029444 -0.103503 -1.864095 0.646577 -1.938703 -1.152977 -0.449516 -3.916743 -0.439931 -1.644423 -0.395229 0.016141 -3.196383 0.555189
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 2.910363 -0.128440 -0.763971 0.321620 2.406083 2.095042 -1.508358 5.152511 -1.952703 0.769490 -2.693985 -1.460796 0.352567 -0.507152 0.246864 0.526317 0.173308 -2.221128 -0.447826 -2.909220
wb_dma_ch_sel/assign_132_req_p0 -0.242449 1.230078 -0.129727 -0.581876 -1.218763 -0.229920 1.714872 2.591588 -0.176284 -1.365783 0.491456 -2.549015 0.848601 -0.388684 -1.778806 -2.468846 3.040708 -1.573979 -1.735595 -1.571421
wb_dma_ch_rf/always_25/if_1 0.024316 -1.073470 -0.916066 -1.606802 -0.347822 -2.143133 -0.783189 -0.895690 1.720659 -0.773839 -1.412101 -0.788619 1.145012 -1.390111 2.441268 2.133101 0.674614 1.417126 -2.329922 -1.162082
wb_dma_de/wire_rd_ack 1.901915 0.224890 -1.534195 0.529535 2.813438 1.390784 -1.597127 1.624186 -1.685533 0.482994 -2.399153 0.254426 0.772431 -3.963440 1.031956 -1.021640 -1.983785 -1.380697 -0.212819 0.680037
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.575487 1.007578 -1.523546 -2.526779 -0.855804 -0.377290 -0.829061 3.879960 -1.263511 -1.501806 -0.223207 -0.137850 0.850502 3.161235 -0.753495 0.118597 1.291014 -0.216122 1.003082 -0.524620
wb_dma/wire_slv0_adr -4.526125 0.037919 1.028606 -2.162920 -0.761334 -5.199321 -0.607948 0.508920 0.413081 2.050052 -2.668313 -1.918560 0.459457 0.793886 1.486559 -6.027561 -2.557391 -2.746153 -3.247306 7.252257
wb_dma_wb_slv/input_wb_stb_i 2.905895 1.503933 -0.167233 0.106930 -0.504280 -2.022572 -1.350648 3.686752 -0.061717 -3.949581 3.481466 -1.313987 2.081756 5.580592 -0.633756 -0.789843 0.826794 -1.516786 3.018909 2.181006
wb_dma_ch_sel/assign_96_valid/expr_1 0.320313 -0.566274 -2.910473 -3.473445 -3.268937 -1.841791 -2.747505 0.831180 -2.322849 2.710713 -2.234687 0.499764 2.500672 3.216113 -0.123499 0.522269 1.095219 -0.378192 -1.164746 0.591855
wb_dma_ch_sel/always_4/stmt_1 2.414734 0.807419 -2.248640 -1.809327 0.913426 -2.504703 -3.603049 0.074428 1.567726 -1.090599 -0.448600 -2.725538 4.367154 -1.585831 1.884743 1.482737 -0.558389 -1.786013 0.493634 1.111779
wb_dma_rf/wire_pointer2_s -1.816091 0.230004 -0.186809 0.341594 -1.074072 -0.317229 0.531533 -2.143861 -1.232449 -0.479121 -0.883475 -0.896958 -0.427829 -1.101274 -0.076061 -0.440084 0.914797 -0.332875 -2.667007 0.264490
wb_dma_de/reg_chunk_dec 2.298450 -0.321661 -1.458481 -0.887512 2.325037 0.383036 -2.613447 3.138651 -0.029947 0.946715 -1.649907 0.911209 -0.999955 -2.038195 0.948873 -1.705241 -1.480968 -1.843598 -0.022873 -1.309117
wb_dma_de/reg_chunk_cnt_is_0_r 3.900440 0.558593 -0.426373 -1.283035 1.289594 1.812442 -1.791685 3.429985 -1.132734 0.688181 -2.793806 -0.154347 0.068774 -0.535195 -0.093984 0.087131 0.637350 -2.467406 0.456809 -1.472125
wb_dma_ch_sel/assign_158_req_p1/expr_1 -1.596780 -0.945117 -1.149442 0.411452 1.083703 -1.484631 -0.837929 -0.146523 1.037728 0.322762 1.081481 0.977561 -1.021550 -1.560342 1.069146 -1.811942 -2.082402 0.626344 -0.638296 0.037345
wb_dma/wire_wb0_cyc_o -1.646824 -0.915713 -1.152784 0.398277 1.037683 -1.497196 -0.860063 -0.050784 0.956877 0.386191 0.971416 0.902122 -0.961204 -1.443380 1.022415 -1.802077 -2.040743 0.538150 -0.709022 0.069091
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 1.081232 2.033919 0.215591 -1.971344 -1.013122 0.979376 0.560707 -1.668766 0.792648 -1.436720 -0.136920 0.819717 -1.996135 -2.777008 -0.953303 -0.465884 1.776341 -0.652959 -0.288744 -1.477782
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond -2.719325 0.806825 -3.162008 -1.775414 -1.211643 -0.392787 1.227179 -0.954854 -1.807278 3.591151 -0.884868 1.187549 2.894209 0.331412 -2.795539 -1.811108 0.789618 1.450336 -1.608645 -0.197631
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 -0.145721 0.860527 -0.651755 -1.845701 -1.474161 0.862557 3.796201 0.931650 0.207465 0.129753 -1.923301 1.284811 0.244024 -2.258297 -2.471504 -2.675440 1.319924 1.648338 -1.962947 0.399893
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -1.837240 -0.174863 0.244500 2.620728 0.319026 -1.763218 1.162605 -0.818655 0.744922 0.671343 2.156881 -1.780279 2.309262 -0.472746 -0.702893 -1.955994 2.876611 -1.093097 -0.682436 -1.359761
wb_dma_ch_rf/reg_ch_adr1_r -1.898080 -0.176110 0.243003 2.521960 0.240665 -1.713050 1.241702 -0.969258 0.792346 0.686624 2.126978 -1.730267 2.191631 -0.510685 -0.741248 -1.893691 2.909772 -1.037424 -0.736926 -1.389011
wb_dma/input_wb0_cyc_i -1.577872 1.488363 -1.336781 2.794572 2.439751 -1.581687 4.606060 3.127026 -4.507236 -3.848710 0.298227 -1.591523 4.398870 1.707469 -0.204199 -2.329951 -1.186773 1.377209 -0.787834 6.248933
wb_dma_ch_sel/always_8/stmt_1 2.341937 2.088067 0.965349 -1.148870 -0.288809 0.712747 1.306808 -2.048277 1.017035 1.092026 -2.503104 3.873479 -2.073518 -0.999969 -1.728448 0.938968 0.964115 0.509821 0.635501 -0.619972
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 1.996130 2.492515 0.816393 0.290819 0.244197 1.713335 2.261795 -3.506818 -0.559472 0.477150 -3.104229 3.198745 -0.248424 -3.023295 -1.500570 1.404573 0.382588 0.965815 0.605144 1.479963
wb_dma_wb_slv -5.075142 1.317991 -1.356560 0.356974 -1.948128 -3.219240 0.809858 -1.975870 -2.805604 1.316060 -2.227053 -0.708081 -0.072093 -3.039495 -0.436167 -3.351758 0.278835 -0.527827 -4.356174 1.527866
wb_dma_de/inst_u0 -2.765354 -2.600202 -2.237600 -3.759692 -2.958900 0.048790 -0.680299 0.466544 -0.634704 1.681433 -1.323846 0.159899 0.153377 1.148558 0.519985 0.115912 0.799297 2.369996 -4.573950 -2.193194
wb_dma_de/inst_u1 -0.536897 -2.799136 -0.855815 -0.902746 0.315669 0.196487 2.491145 0.754455 2.241760 1.350501 0.091285 -1.219768 3.759327 -0.989724 0.210080 0.325115 1.856641 2.735595 -0.214402 -2.236162
wb_dma_pri_enc_sub/input_pri_in 1.669021 0.325208 -0.835339 -1.169339 0.941189 0.119716 -0.690512 -1.322387 2.146951 -0.163568 0.859528 2.763197 -1.199215 -2.543009 0.118680 -1.108550 -0.554197 0.403059 1.589049 -0.718253
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 3.295557 0.346901 0.810750 2.954609 3.560422 3.096397 -0.858997 3.417327 -2.190719 -1.184520 -1.199378 -2.259193 1.654349 -0.572106 0.555749 1.315984 -2.019432 -2.130407 1.745763 1.266163
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 1.169245 2.062115 0.264394 -1.983221 -1.009395 1.008551 0.608499 -1.680827 0.810060 -1.457379 -0.143263 0.861858 -2.049238 -2.777081 -1.005661 -0.399744 1.901174 -0.664562 -0.264205 -1.621036
wb_dma_ch_sel/assign_146_req_p0/expr_1 3.138564 2.094175 -0.215954 -1.106449 -0.896615 -0.597104 -2.064060 2.404590 -0.670062 -1.260308 -0.407750 -1.176047 0.853746 2.256014 -0.867533 0.435085 1.609914 -2.871943 0.631211 -0.219873
wb_dma_ch_sel/assign_101_valid/expr_1 -0.830023 -0.219278 -1.819193 -3.902813 -4.207333 -0.538810 -1.910022 0.149265 -2.649540 1.965027 -1.058927 -3.485800 3.433099 2.037496 -0.706518 -0.402615 4.563692 -2.655604 -1.845471 -1.036743
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 2.253301 0.478725 0.051202 0.190829 0.994548 1.922178 0.503885 0.315605 0.336633 -0.397267 -0.066349 0.528093 -0.038575 -1.130879 -0.581898 1.296686 1.124520 0.191730 1.283375 -2.318269
wb_dma_de/reg_de_adr1_we -0.471327 0.340919 -0.287486 1.626619 -0.243107 -1.644582 -0.212015 0.229930 -0.255888 -1.004223 1.639467 -1.057340 1.606861 0.608813 -0.039785 -0.998363 1.069729 -0.770473 -0.321211 0.504939
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 2.884455 1.861335 -2.787292 -2.325956 0.478124 -3.258699 -1.045895 -0.726122 1.677984 -0.947741 -1.235283 0.969985 3.735620 -1.521475 0.445893 0.912804 0.998386 0.696360 0.647410 0.577937
wb_dma_ch_sel/always_46/case_1 0.090738 -1.229803 -0.748570 0.619724 0.208925 1.846941 -1.027012 0.913371 -2.045147 1.161266 0.287634 2.304678 -0.692429 2.075502 -0.715253 -0.998149 -1.450156 0.551425 0.147765 0.351993
wb_dma_ch_rf/assign_11_ch_csr_we -1.926044 -1.087914 -3.184861 -3.308938 -1.109469 -0.650217 2.221566 0.063985 -2.898435 2.497033 -2.861741 -1.259507 3.773530 1.820705 -2.048187 -2.578951 0.728950 0.844898 -2.639129 1.503407
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 0.181599 0.420675 1.187382 3.013794 2.058629 2.849793 0.007926 -1.077450 -1.530836 0.543314 -2.078227 -1.916245 0.346227 -3.269612 0.379962 2.546695 -1.847375 -1.183420 -0.625370 0.329919
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.043449 2.124938 0.208994 -2.002839 -1.084929 1.003874 0.658249 -1.629547 0.711937 -1.511433 -0.147639 0.722792 -2.135151 -2.835443 -0.983510 -0.493473 1.916385 -0.726121 -0.468247 -1.666536
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 1.317880 0.383461 -2.353840 -0.924193 -1.149258 -1.309630 1.231887 5.258341 -1.954388 -2.794954 1.098408 -1.160790 3.843710 3.099941 -1.017103 -2.046633 1.744988 0.996112 0.213012 1.237875
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.659814 1.018609 -1.555591 -2.533720 -0.848055 -0.282445 -0.770971 3.793478 -1.222097 -1.467885 -0.278647 -0.058408 0.835320 3.040367 -0.749055 0.155388 1.336231 -0.165750 1.033248 -0.645317
wb_dma/wire_de_adr0_we 0.237498 1.131356 0.504254 -1.430765 -1.855065 -0.655842 -0.280378 -0.769437 0.839819 -1.207061 1.127481 0.025501 -0.919733 2.670292 -0.745791 1.417176 -0.039459 0.303417 0.939790 0.640362
wb_dma_wb_slv/wire_rf_sel -1.783130 4.992359 -0.373589 2.755082 2.029912 -5.028167 -0.033847 2.019906 -0.601358 -3.234613 1.919856 -1.959803 -0.873517 2.513860 -0.567216 -0.304586 -1.118699 -2.626335 -1.359041 0.926561
assert_wb_dma_wb_if -2.698941 0.315509 -0.588888 0.669144 -2.919608 -0.319111 -0.024180 -0.120691 -1.909001 0.539186 -1.991580 -1.112587 -0.658959 -4.286757 -0.498773 -1.737221 -0.409823 0.013692 -3.268691 0.387173
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 2.280732 0.493899 0.058675 0.236562 1.011346 1.985991 0.470739 0.345186 0.322019 -0.403334 -0.042260 0.522072 -0.030235 -1.166461 -0.583559 1.321388 1.107667 0.176863 1.255643 -2.355347
wb_dma_ch_sel/assign_120_valid 3.785861 1.727086 0.119322 -2.600685 -0.567368 1.101067 -2.010866 2.397781 -0.432095 -0.302642 -1.975390 -0.188810 -0.788498 1.768032 -0.828855 1.479884 0.490364 -2.216022 1.023510 -0.638217
wb_dma/wire_wb1s_data_o 1.060128 -0.283575 0.638722 2.603948 1.525927 2.386025 1.904743 -2.082238 -2.294491 -1.024218 -0.897224 1.618146 2.230283 -1.769968 0.239415 -0.551297 -0.937598 1.525797 1.232848 4.692786
wb_dma_de/wire_adr0_cnt_next1 -2.847911 -2.634526 -2.292662 -3.803641 -2.960407 -0.061914 -0.792316 0.391275 -0.620481 1.730115 -1.340463 0.132270 0.169710 1.184579 0.544453 0.147639 0.740633 2.338736 -4.534847 -2.136405
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 2.424677 0.530952 0.025898 0.250737 1.083032 2.054895 0.509355 0.390105 0.323098 -0.450910 -0.051970 0.521211 0.008851 -1.199186 -0.601996 1.350280 1.154670 0.186300 1.345116 -2.443460
wb_dma/wire_pt0_sel_o 0.915281 -1.263347 -0.022686 2.274224 1.457759 2.976177 3.819688 -0.119444 -2.518575 -1.679882 -0.726363 1.475024 3.753772 -1.678275 -0.037490 -1.626621 -1.286831 3.358045 1.235360 5.683431
wb_dma/wire_pt0_sel_i -3.464102 -0.109674 -1.985895 0.281313 -2.546050 -1.665508 -1.005252 -0.047880 -1.554072 0.879808 -1.802550 -0.477702 -0.928496 -5.217582 0.139533 -3.107798 -1.430413 0.152601 -4.099504 0.451339
wb_dma_ch_rf/always_11 2.953165 -0.585047 -3.180720 -0.433034 3.116050 0.762680 -0.910764 4.907953 -0.686225 -0.346300 -0.193304 1.357176 0.682173 -2.070140 0.464022 -1.924413 0.305506 0.240249 0.725507 -3.500768
wb_dma_ch_rf/always_10 3.968265 1.394212 -2.275298 -3.655942 -0.052072 -0.199854 -1.338467 2.090267 0.949369 -1.509625 0.523687 2.657827 -0.506010 0.402916 -0.680445 -0.843255 0.810134 0.288287 2.373584 -1.275944
wb_dma_ch_rf/always_17 0.645198 0.193338 -1.208072 0.508568 3.482614 -0.018616 -1.159204 -0.004922 0.470377 1.982552 -1.737440 -2.138553 2.579749 -5.127468 0.854755 -2.067789 -0.248162 -2.891340 -0.183628 -0.245347
wb_dma_ch_rf/always_19 -1.716418 -0.503553 1.184318 1.180798 0.408658 -0.135187 -1.417966 0.121636 -0.266314 1.503187 -1.409363 -1.792094 -1.318796 -0.090021 0.849776 0.538288 -2.226192 -1.804429 -1.894983 0.580155
wb_dma_ch_rf/input_de_csr_we 5.169060 1.657754 -0.316865 0.204765 1.952414 2.900338 2.568590 0.405286 -2.992762 -0.156926 -4.531277 5.000897 1.554124 -2.032046 -1.340745 -0.964184 1.268541 1.386245 1.606181 2.741036
wb_dma_ch_sel/assign_147_req_p0 3.288329 2.167365 -0.132972 -1.030135 -0.862412 -0.596144 -2.137199 2.252559 -0.556323 -1.345947 -0.245167 -1.043059 0.765786 2.254465 -0.892159 0.468384 1.538912 -2.889371 0.839490 -0.079879
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.308186 0.414325 -2.320667 -0.949259 -1.245549 -1.352925 1.185561 5.165855 -1.885119 -2.790257 1.125251 -1.152539 3.735774 3.178429 -1.023810 -1.899577 1.765204 0.993674 0.277595 1.245555
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 1.707312 -0.012004 -0.141181 0.036140 1.081545 0.048446 -0.437815 2.795278 -0.159457 -1.132644 0.538851 -0.299783 0.558497 1.470727 0.241007 -0.509646 -0.244115 -0.465510 1.305143 0.310925
wb_dma_wb_if/wire_slv_dout -2.325547 0.806313 1.770582 -0.422375 -3.874590 -3.284894 -0.702929 -1.757978 -3.622789 0.599038 -0.051025 -1.774715 1.853929 3.361637 -0.308390 -5.683351 0.899829 -4.403582 1.435668 8.979960
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond -0.219276 2.550206 -0.305338 -0.196366 0.750374 -2.114110 -3.471601 -0.639061 0.174275 1.124776 -0.846855 -0.851762 1.081822 -3.219855 1.145493 0.322376 -3.244568 -2.917137 1.701135 3.179929
wb_dma/wire_pointer 1.104949 1.500547 1.455042 -0.214405 0.185064 0.594569 2.552312 -2.945814 2.082924 2.570947 -1.768377 3.052135 -1.338014 -1.821555 -2.261364 -0.039673 2.743743 0.231630 0.467166 -2.377929
wb_dma_de/assign_75_mast1_dout/expr_1 1.057195 -0.255541 0.573670 2.473629 1.499236 2.332648 1.847561 -1.983127 -2.252014 -0.985180 -0.957878 1.543351 2.234927 -1.789127 0.244804 -0.558996 -0.936195 1.478105 1.164020 4.632020
wb_dma/wire_ch3_csr -1.486414 -0.241622 -1.328810 0.121348 -3.344605 -0.917736 -1.316131 -1.107491 -3.523998 1.107450 -2.932449 -0.011994 1.785757 -0.174187 0.889740 1.148086 -0.628731 0.218721 -3.883471 3.689220
wb_dma_ch_rf/assign_27_ptr_inv 0.658602 -0.145058 0.602805 1.248128 1.461574 1.781132 1.913085 -0.613577 1.351840 1.248451 0.618808 -0.368511 0.613061 -1.970236 -1.248129 0.336739 2.946589 -0.105672 0.807944 -4.212423
wb_dma_de/reg_adr1_inc -0.766869 0.390414 -0.254119 1.706558 -0.249318 -1.746035 -0.122988 -0.028491 -0.310266 -0.916040 1.501705 -1.073670 1.615834 0.333047 -0.009253 -1.088713 0.990973 -0.767634 -0.531830 0.635273
wb_dma_ch_sel/input_ch6_csr -2.352947 -0.068216 -0.874139 -0.116793 -3.410420 -0.527559 -0.437994 -1.340906 -3.411233 1.611694 -2.656295 -0.426944 1.095558 -1.350108 0.277924 -0.578882 1.013191 -0.725170 -4.479535 2.357908
wb_dma_de/input_mast0_err 4.008220 1.400168 -2.251202 -3.513957 0.042554 -0.231779 -1.418169 2.140639 0.884355 -1.505470 0.548613 2.648526 -0.486597 0.412377 -0.626102 -0.818103 0.721943 0.231838 2.423136 -1.223130
wb_dma_de/assign_68_de_txsz/expr_1 3.075559 1.048434 -1.004742 0.823099 3.317656 1.913008 -1.455536 2.884115 -2.266284 -0.077778 -3.219025 -3.551980 3.466018 -3.013160 0.824378 1.080591 -0.369169 -2.889176 0.209783 0.079976
wb_dma/wire_ch2_csr -1.413053 -0.370146 -1.485843 -0.030905 -3.211567 -0.757203 -1.363617 -0.891479 -3.686995 1.344433 -3.168376 0.177691 1.833289 -0.030521 0.904592 1.125041 -0.788904 0.309930 -3.793323 3.679497
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 1.645771 0.309357 -0.791126 -1.167380 0.915754 0.073441 -0.712994 -1.336866 2.150733 -0.180902 0.835381 2.748617 -1.235828 -2.516457 0.121549 -1.136828 -0.570880 0.383357 1.567751 -0.620539
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 2.214314 0.489234 0.016600 0.197233 1.020796 1.970627 0.482605 0.345372 0.295881 -0.383428 -0.073879 0.486889 -0.007888 -1.135782 -0.615474 1.313142 1.114143 0.169441 1.224504 -2.353398
wb_dma_rf/input_ndnr 3.270442 0.998790 -1.059458 0.021513 1.799372 2.636863 2.135997 0.449391 -1.388372 0.483508 -1.468581 0.165798 3.673220 -3.414895 -1.436246 -0.879417 4.011646 -0.462570 1.686516 -1.713914
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 2.352558 0.526949 0.021501 0.263082 1.045113 2.056716 0.510509 0.386289 0.303694 -0.439941 -0.058703 0.512081 -0.021633 -1.179469 -0.622265 1.359581 1.200295 0.151072 1.290311 -2.462571
wb_dma_de/always_19/stmt_1 0.854454 -1.175729 -0.923366 -3.119935 -1.928134 -0.333796 0.842619 0.808202 1.926535 -1.296554 0.433913 -0.431896 2.269067 2.256681 0.169792 2.660496 -0.109418 3.337485 0.836645 0.280718
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 1.251630 0.191266 1.324283 -0.573422 -0.052698 0.025643 -2.377173 0.489268 0.143111 0.583324 -1.105690 -0.476718 -0.800788 1.273960 0.427876 -0.517580 -1.817947 -2.716700 0.581541 2.687842
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 2.557305 -3.840921 1.212544 -2.899669 -0.132063 0.543037 -2.067010 0.379185 1.648880 3.432122 -1.147247 3.581342 0.629873 3.136422 0.782171 -4.084585 -0.170512 -0.918734 2.289167 3.773158
wb_dma_ch_sel/assign_139_req_p0/expr_1 3.050862 2.108505 -0.143094 -0.938646 -0.856574 -0.591049 -2.091596 2.342983 -0.686201 -1.210869 -0.395982 -1.214151 0.788347 2.163801 -0.848734 0.428775 1.554028 -2.938556 0.572234 -0.120111
wb_dma_de/assign_78_mast0_go/expr_1 -1.696188 -0.995971 -1.176158 0.430711 1.152197 -1.523785 -0.848456 -0.080832 1.060315 0.361159 1.084008 0.991115 -1.021852 -1.550862 1.064271 -1.883050 -2.152740 0.635016 -0.666382 0.019840
wb_dma/assign_6_pt1_sel_i 0.964500 -1.260888 -0.075542 2.202288 1.389257 2.987965 3.851617 -0.004312 -2.512901 -1.733323 -0.730017 1.489452 3.766301 -1.594277 -0.065194 -1.687440 -1.272752 3.392237 1.272574 5.698638
wb_dma/wire_mast1_adr 0.961831 -1.146923 -0.907485 -3.085205 -1.919059 -0.199877 1.035182 0.965502 1.908847 -1.450216 0.559977 -0.409490 2.312234 2.392061 0.046197 2.551321 -0.016694 3.399275 0.957905 0.250177
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.686949 -0.951051 -1.219546 0.387445 1.078884 -1.550168 -0.868346 -0.053684 1.030712 0.365790 1.087043 0.993966 -1.013307 -1.505545 1.085161 -1.865677 -2.104749 0.609448 -0.679922 0.059535
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 3.957863 1.404440 -2.200143 -3.656959 -0.085861 -0.301439 -1.394003 2.120734 0.845472 -1.491106 0.477891 2.615691 -0.386258 0.567409 -0.633288 -1.004847 0.727237 0.162279 2.401856 -0.939480
wb_dma_rf/input_dma_busy -2.913136 1.828934 -0.437521 -1.091208 1.839353 -2.568281 -0.171442 0.696842 1.741434 2.419904 -3.512809 -3.255323 -1.730280 -0.179885 -1.520652 -1.231566 -3.452717 -2.543249 -4.514008 -0.874172
wb_dma_de/reg_adr1_cnt -1.194385 -2.352620 -1.072294 0.737898 0.147372 -1.422816 2.223646 0.720081 1.906085 0.456119 1.517695 -2.111574 5.091788 -0.648147 0.212989 -0.716485 2.715624 1.847007 -0.687241 -1.627377
wb_dma_ch_sel/always_42/case_1/stmt_4 2.251623 2.587546 0.864216 0.328344 0.330531 1.889295 2.282222 -3.609548 -0.430780 0.399501 -3.050262 3.275401 -0.334112 -3.151278 -1.565751 1.630517 0.419582 1.038105 0.777178 1.271072
wb_dma_ch_sel/always_42/case_1/stmt_2 1.226711 0.787322 -0.820253 0.423063 1.494466 1.197541 0.388216 -2.927995 0.474140 -0.685985 0.180703 2.057106 0.492722 -4.512516 0.205249 -0.406769 -1.161099 0.863864 1.465275 1.375395
wb_dma_ch_sel/always_42/case_1/stmt_3 2.828058 1.818660 0.373228 0.081146 0.464894 2.728597 1.276131 -3.046791 -0.492326 -1.012060 -0.936461 1.207250 1.458528 -3.241047 -0.832593 1.446573 0.915525 0.336628 2.111286 1.346952
wb_dma_ch_sel/always_42/case_1/stmt_1 -0.025898 -0.330149 1.748330 -0.705630 -1.933043 2.356201 1.249605 2.737651 -3.429557 -0.317446 -3.877425 0.257823 -1.277707 0.529917 0.587406 0.091470 -1.236278 0.144146 -2.503303 4.181674
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -3.964213 0.738137 1.094530 1.149972 -2.445063 0.155465 0.449157 -3.569379 -2.738510 2.247682 -2.834939 -0.070609 -2.025928 -3.989866 0.170697 -0.487013 1.120372 -1.564908 -4.161644 0.792429
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 1.948198 -0.229926 0.363295 -0.317456 -1.871569 -0.890176 0.335575 5.290864 -0.243292 -2.924067 1.844608 -2.383813 3.647087 5.952669 -1.077602 -1.808031 0.081682 -0.559242 1.384748 4.406785
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.745491 -0.972138 -1.186049 0.358580 1.045535 -1.561250 -0.821256 -0.041612 0.991325 0.378852 1.012118 0.954896 -0.977048 -1.512300 1.067285 -1.898899 -2.116577 0.581416 -0.757783 0.061898
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 2.146955 -4.628083 0.540330 -2.836225 -0.158328 1.205525 -0.198261 1.863995 1.102562 2.824907 -1.192365 3.502647 1.983481 2.744111 0.512507 -5.066605 -0.693490 0.806005 2.028498 4.838791
wb_dma_ch_sel/always_3/stmt_1/expr_1 3.260892 0.958612 -0.955102 -0.054981 1.684568 2.561530 2.126297 0.484699 -1.282130 0.374138 -1.270169 0.150361 3.538258 -3.108556 -1.470135 -0.952248 4.032780 -0.434039 1.725661 -1.633953
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.292765 2.111775 0.185703 -2.078018 -1.045868 1.151644 0.681524 -1.631258 0.856668 -1.519827 -0.134756 0.878265 -2.007330 -2.828647 -1.073599 -0.354643 2.056433 -0.579551 -0.246612 -1.806703
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 2.027424 -1.226541 -2.572699 -1.114040 0.921248 1.015829 1.512377 6.383058 -2.366242 -0.943076 -1.071138 -0.189693 3.231591 0.596120 -0.271138 -2.375445 0.883812 1.494318 0.168138 0.007549
wb_dma/wire_txsz 1.030126 0.190690 -1.139768 0.431277 3.571547 0.128755 -1.166564 0.297677 0.515064 1.842114 -1.645750 -2.099901 2.730626 -4.865594 0.797853 -2.103072 -0.088483 -2.893273 0.152156 -0.297293
wb_dma_de/always_14/stmt_1 3.844700 1.395181 -2.250995 -3.642051 -0.141164 -0.340926 -1.383514 2.178972 0.802983 -1.493337 0.502030 2.508683 -0.373538 0.634585 -0.693492 -0.939944 0.776251 0.207715 2.276605 -1.020111
wb_dma_wb_slv/reg_rf_ack 2.831107 1.468601 -0.089740 0.208173 -0.500961 -2.030099 -1.362802 3.701412 -0.028845 -4.011548 3.561341 -1.386937 2.030854 5.636311 -0.629912 -0.802844 0.791981 -1.462328 3.037896 2.191944
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 2.548244 0.736010 -2.148498 -1.745240 1.028955 -2.349182 -3.530803 0.237963 1.605816 -1.207995 -0.442328 -2.741286 4.349765 -1.482468 1.862123 1.517568 -0.615681 -1.771495 0.592957 1.135801
wb_dma/wire_de_csr_we 5.186596 1.607684 -0.286096 0.386355 2.055289 3.016891 2.588328 0.372419 -2.926672 -0.255951 -4.323455 5.071558 1.479774 -2.079117 -1.292443 -0.921829 1.156304 1.495227 1.746957 2.760517
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.406851 0.385287 -2.386421 -0.881173 -1.112155 -1.336314 1.221356 5.307887 -1.901383 -2.847762 1.199648 -1.125185 3.889739 3.111020 -1.026216 -2.008094 1.788274 0.992676 0.308576 1.184513
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -1.827082 4.920145 -0.502885 2.623534 1.906072 -5.146447 0.121638 2.040951 -0.840755 -3.272816 1.617667 -1.998746 -0.677226 2.458890 -0.541253 -0.601073 -0.950464 -2.619836 -1.651267 1.270818
wb_dma/wire_ch1_txsz -0.894675 0.413559 -0.851564 0.166640 0.475009 -0.640410 -0.073821 -3.427278 0.194277 -0.330782 0.229593 1.666191 0.600018 -3.500505 0.761841 -1.624622 -2.238871 0.747408 0.327017 3.785176
wb_dma_rf/inst_u9 3.867553 1.370074 -2.166210 -3.516472 -0.011468 -0.292767 -1.380422 2.100697 0.981161 -1.524336 0.591194 2.600405 -0.540198 0.525774 -0.630843 -0.868334 0.664229 0.264983 2.405613 -1.148763
wb_dma_rf/inst_u8 3.776493 1.361810 -2.264478 -3.454215 0.068762 -0.335757 -1.361936 2.117106 0.843005 -1.389486 0.450613 2.508350 -0.437364 0.348014 -0.611398 -0.938537 0.676709 0.210526 2.190548 -1.201037
wb_dma_rf/inst_u7 -2.150379 -0.322695 -0.943126 -0.252087 -3.347011 -0.245982 -0.468357 -1.137732 -3.445614 1.802311 -2.798790 -0.121511 1.114086 -1.175858 0.266122 -0.449779 0.970871 -0.456559 -4.316620 2.267428
wb_dma_rf/inst_u6 -2.214760 -0.130440 -0.952196 -0.264843 -3.567389 -0.447628 -0.683495 -1.193572 -3.453907 1.518773 -2.347131 -0.459180 1.014707 -0.837351 0.225439 -0.417710 1.159324 -0.742725 -4.234912 2.094463
wb_dma_rf/inst_u5 -2.341235 -0.133584 -0.983773 0.067539 -3.374496 -0.337802 -0.556766 -1.039447 -3.509962 1.526460 -2.444287 -0.526566 1.164151 -1.171620 0.230162 -0.408567 0.940976 -0.703682 -4.457395 2.087551
wb_dma_rf/inst_u4 -2.227070 -0.176410 -0.973742 -0.055679 -3.556865 -0.260064 -0.584771 -0.980604 -3.652380 1.445523 -2.555609 -0.418931 1.128685 -1.077048 0.290092 -0.390732 0.922189 -0.607865 -4.438035 2.331368
wb_dma_rf/inst_u3 -2.433027 -0.161585 -0.900489 -0.095802 -3.445536 -0.433141 -0.464706 -0.991840 -3.625128 1.681051 -2.781454 -0.374965 0.982296 -1.078395 0.237287 -0.554332 0.872904 -0.665478 -4.580959 2.309242
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.411955 0.964942 -1.508473 -2.412911 -0.887504 -0.328556 -0.713451 3.669588 -1.294703 -1.335258 -0.315237 -0.104687 0.812030 3.015319 -0.761108 0.064100 1.285170 -0.203340 0.900425 -0.534156
wb_dma_rf/inst_u1 -2.203598 -0.200011 -1.045138 -0.091431 -3.313664 -0.366319 -0.626002 -0.977235 -3.435808 1.739814 -2.535277 -0.437089 1.263958 -1.102329 0.169576 -0.550337 0.992639 -0.700381 -4.358952 2.068547
wb_dma_rf/inst_u0 -4.466101 0.659879 -0.375279 -0.193425 -2.051109 -2.878036 0.428385 -0.875673 -2.205852 2.692069 -3.219365 -2.094859 0.490794 -2.012800 0.071226 -2.362945 -0.272798 -1.917460 -4.911922 2.233578
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 1.728400 -4.332667 -0.743782 -1.070074 1.944209 1.284359 0.608140 3.970868 -1.571031 2.824272 -2.857550 1.958347 3.732688 0.195946 1.680856 -3.498821 0.631945 1.080905 0.295679 2.069785
wb_dma_inc30r/assign_2_out -1.896704 -3.637815 -1.148137 -1.359873 1.474738 -0.640408 1.985245 2.495437 1.759243 2.798982 -1.502227 -1.519722 2.808251 -1.267202 1.649755 0.702846 0.828885 2.834111 -1.565204 -3.565473
wb_dma/wire_mast1_din 1.037137 -0.260650 0.659248 2.522205 1.499167 2.370009 1.920454 -2.040630 -2.297062 -0.976617 -0.902544 1.570904 2.221244 -1.652318 0.229941 -0.548999 -0.962562 1.508796 1.221421 4.780888
wb_dma_ch_sel/assign_2_pri0 4.597858 0.408878 -1.965118 -0.928332 1.965143 2.281929 -0.028997 4.879337 -1.695870 -0.630221 -1.360065 0.425995 1.667616 -0.627175 -0.646635 -0.045594 2.496853 -0.321375 1.361781 -3.545095
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.261564 0.577960 -2.342417 -0.829839 -1.189077 -1.478004 1.248286 4.988853 -1.867746 -2.851840 1.135858 -1.199565 3.843542 2.891296 -1.036323 -1.977602 1.806815 0.914664 0.179732 1.259937
wb_dma_rf/input_de_adr0_we 0.232288 1.171031 0.501221 -1.419037 -1.844678 -0.642129 -0.232677 -0.813248 0.832071 -1.220640 1.080260 0.040518 -0.864153 2.579298 -0.761861 1.437828 -0.050837 0.299324 0.951284 0.714722
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.240840 2.062050 0.258538 -2.080384 -1.037174 1.097695 0.653906 -1.673823 0.892883 -1.459417 -0.179211 0.918299 -2.057797 -2.809423 -1.010379 -0.387553 1.940010 -0.621407 -0.263410 -1.658820
wb_dma_wb_mast/always_1/if_1/stmt_1 -2.904348 2.485933 0.702669 1.253497 -1.411825 -2.297797 0.637763 -1.893873 -2.558356 0.639576 -3.803678 0.964189 -0.671907 -1.163925 0.228414 -0.839747 0.513964 -0.364700 -4.663370 3.757575
wb_dma_ch_sel/always_48/case_1/cond 1.574692 0.337430 -0.784824 -1.114657 0.935602 0.128869 -0.618058 -1.442761 2.115013 -0.104419 0.819954 2.748647 -1.202827 -2.593484 0.103713 -1.081358 -0.547906 0.434250 1.481915 -0.724256
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.347786 0.483017 -2.335166 -1.040664 -1.310126 -1.415154 1.136997 5.119973 -1.844950 -2.823155 1.182687 -1.132161 3.788093 3.255057 -1.062767 -1.939631 1.795847 0.968076 0.281334 1.266004
wb_dma_rf/input_wb_rf_we -1.562504 -1.324906 -1.764630 -2.594088 -0.328797 -2.581322 1.238248 -3.648022 -1.411200 -1.196305 -3.908405 -3.044908 0.978674 1.007677 0.181803 -3.457713 1.443163 -0.602584 -5.772439 2.048641
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.543636 0.373753 -0.750890 -1.138007 0.820604 0.135392 -0.650764 -1.484561 2.026966 -0.096056 0.739566 2.696640 -1.176804 -2.509967 0.067973 -1.074693 -0.468311 0.348107 1.429138 -0.570723
wb_dma/assign_7_pt0_sel_i -3.434480 -0.130270 -1.909383 0.160706 -2.498525 -1.661887 -1.028613 -0.177086 -1.449595 0.903078 -1.743770 -0.397182 -1.014259 -5.202571 0.216344 -3.112916 -1.424705 0.143831 -4.018872 0.483037
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.633611 -0.166488 0.564228 1.253925 1.540254 1.764864 1.915393 -0.618604 1.302380 1.311937 0.586046 -0.387695 0.631745 -1.995144 -1.237134 0.307130 2.923450 -0.098060 0.767928 -4.167633
wb_dma_wb_mast/wire_mast_pt_out -2.054953 3.164921 -1.083128 1.149839 1.117623 -2.001298 0.454195 -1.042011 -1.455712 -0.329432 -0.956819 0.069924 -0.012753 -1.945881 0.036443 0.038448 -0.103675 -0.881800 -2.783104 0.597459
assert_wb_dma_ch_arb/input_state 2.350529 -0.117192 -2.021174 -1.090118 0.966871 0.298709 -0.565751 4.667944 -2.083097 -0.289840 -1.262030 -0.174231 1.726022 0.660120 -0.013720 -1.315649 1.344706 -0.564865 0.137792 -1.193601
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 2.375280 0.518783 0.036047 0.193974 1.052257 2.031127 0.488546 0.304130 0.338400 -0.431887 -0.051896 0.546457 -0.035875 -1.202791 -0.594597 1.333139 1.180661 0.178969 1.332674 -2.411537
wb_dma_de/always_8/stmt_1/expr_1 2.026552 -0.346067 -1.654113 -0.956723 2.253485 0.246018 -2.601864 3.298774 -0.291552 1.200491 -1.970300 0.800610 -0.881399 -2.133134 0.935627 -1.865016 -1.468511 -1.898326 -0.438968 -1.285010
wb_dma/wire_ch0_csr -0.703687 0.935485 -0.500884 -1.735459 -1.664056 -2.251114 -1.161354 1.560826 0.080337 2.274175 -4.549766 1.270970 1.429294 -1.311743 0.447385 0.161116 -2.468185 0.268844 -3.368667 3.654024
wb_dma_de/assign_69_de_adr0/expr_1 -2.498610 -0.069043 0.117915 -5.283776 -4.238975 -0.930789 -0.577577 0.809664 -1.393317 0.852129 -1.687825 0.273160 -3.013407 3.742130 -0.378375 -1.298077 0.905962 -0.267600 -2.996184 0.604444
wb_dma_wb_slv/wire_pt_sel -7.938448 1.438460 -2.997850 1.801661 -0.389077 -2.898747 4.164614 1.085667 -5.179228 1.240860 -2.737088 -1.508845 1.609452 -4.946624 -0.961166 -4.929994 -3.076560 1.457417 -5.782578 4.233993
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond -0.288405 2.282905 0.455033 -0.296457 -0.209257 -2.464321 -2.712260 1.009517 0.352217 2.957755 -2.253959 3.358147 -3.342562 -0.722221 -0.114335 0.195017 -3.073132 -1.581519 0.363855 0.591542
wb_dma_ch_sel/wire_de_start 0.060431 1.357224 -1.325883 -0.251583 0.505622 -4.089231 -4.383686 -0.337285 1.562827 0.797633 0.131174 -2.161429 4.117658 -2.573214 2.219573 1.527988 -1.747611 -2.348202 1.304017 1.859460
wb_dma_wb_mast/assign_3_mast_drdy 2.469904 3.296862 -3.666490 0.062810 -1.116358 1.078859 -1.424500 -2.062266 -4.224360 -1.709783 0.971641 1.272193 2.272720 -1.836103 -1.720412 0.708580 1.207916 -0.565759 2.307147 0.708525
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 3.133561 1.044843 -0.354707 0.201973 1.690454 2.699977 -0.662516 1.469560 -2.654047 0.269942 -3.475362 -0.679833 1.617715 -2.617398 0.024185 0.706625 -0.060043 -1.913050 0.254103 0.700485
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.425253 1.007810 -1.497848 -2.446071 -0.894796 -0.353157 -0.726085 3.638222 -1.225742 -1.429766 -0.255556 -0.081239 0.788048 3.054814 -0.736576 0.180661 1.276078 -0.134019 0.920521 -0.573935
wb_dma_de/always_5/stmt_1 3.784020 0.548017 -0.311204 -1.253670 1.297337 1.785423 -1.840523 3.428243 -1.160291 0.695157 -2.825238 -0.237419 0.025834 -0.457097 -0.018560 0.047277 0.453209 -2.557412 0.440388 -1.248796
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.624602 -0.904093 -1.158388 0.401234 1.023033 -1.431503 -0.815447 -0.099277 0.983411 0.349057 1.033854 0.977997 -0.993137 -1.458190 1.044342 -1.793240 -2.047829 0.611166 -0.682591 0.039897
wb_dma_de/input_mast1_err 3.991557 1.411203 -2.331887 -3.627589 0.043876 -0.231173 -1.405884 2.279499 0.826011 -1.471747 0.380705 2.612133 -0.393451 0.394937 -0.628987 -0.893039 0.754579 0.206749 2.315008 -1.204429
wb_dma_de/reg_mast0_adr -0.875379 2.331144 -2.058712 3.278213 -2.131309 -1.112526 -1.476040 -2.534801 -4.284058 -0.585590 2.159491 -1.444472 3.103724 0.030183 -1.498957 0.049543 2.491006 -2.303725 -0.137522 0.554735
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 3.073948 2.879840 0.839609 -1.391921 -1.350284 2.017420 0.966750 -3.706553 0.400981 -2.243398 0.240331 1.253948 0.538195 -0.529485 -1.568658 2.856680 0.787456 0.638719 3.086573 1.985601
wb_dma_ch_rf/assign_15_ch_am0_we 0.063580 -1.176463 -0.785260 0.628066 0.187186 1.852566 -1.022485 0.902086 -2.069439 1.123028 0.279582 2.314024 -0.665426 2.142237 -0.747317 -1.056557 -1.461278 0.518028 0.125698 0.453105
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 3.396177 1.251842 0.398095 -1.472912 -0.029296 1.742830 0.158622 -1.276982 1.170697 -0.536914 -0.180141 1.798609 -0.249670 -1.068149 -0.936131 0.811292 1.549754 -0.174262 2.319206 -0.828353
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 2.270503 0.501777 0.048231 0.220989 1.005920 1.941153 0.516928 0.342099 0.306804 -0.402389 -0.072260 0.497246 -0.005899 -1.138909 -0.596632 1.297794 1.117534 0.187484 1.277928 -2.313383
wb_dma_rf/inst_u2 -2.600454 -0.640904 -1.037780 -0.136107 -3.825352 -0.031213 -0.545910 -2.168848 -4.230286 1.010270 -2.849888 -0.652580 0.657705 -1.198107 0.385884 -0.587353 1.498060 -0.720265 -5.376973 2.171087
wb_dma_ch_rf/wire_ch_adr1_dewe -0.670023 0.384645 -0.235673 1.655539 -0.248769 -1.697893 -0.168062 -0.013852 -0.283020 -0.950853 1.553282 -1.020697 1.576323 0.401537 -0.040158 -1.018609 0.958741 -0.802703 -0.453497 0.574549
wb_dma_ch_rf/always_17/if_1 1.095257 0.189871 -1.022807 0.447755 3.521497 0.235704 -1.102406 0.058185 0.631571 1.781141 -1.567714 -1.956703 2.538950 -4.952002 0.746559 -1.949454 -0.041938 -2.791271 0.239374 -0.394400
wb_dma_de/assign_71_de_csr 1.856907 2.573823 0.877793 0.301986 0.174565 1.617406 2.281086 -3.663805 -0.549122 0.562073 -3.164038 3.182300 -0.335310 -3.112945 -1.546890 1.442122 0.321243 0.962339 0.474953 1.500203
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -1.624179 -0.924957 -1.190860 0.366676 1.055933 -1.474145 -0.842946 -0.061763 0.957927 0.349715 1.012562 0.961511 -0.940753 -1.463495 1.056197 -1.863760 -2.056215 0.608874 -0.661929 0.035504
wb_dma_ch_sel/always_42/case_1 -0.858779 -0.187206 0.799916 -0.502824 -1.553754 0.683522 1.331808 2.386124 -2.768321 0.811690 -4.661513 3.024365 -2.922245 -0.233604 0.320227 -1.131200 -2.882815 1.290779 -3.671893 4.202760
wb_dma_ch_sel/always_1/stmt_1/expr_1 2.513284 4.133742 1.096184 -2.012740 -1.015812 -0.186240 1.012702 -4.586061 1.328504 -0.811697 -2.085158 1.358466 0.338101 -1.021016 -1.665361 2.610885 0.286192 -0.068215 1.858372 2.893695
wb_dma_ch_sel/always_6/stmt_1 3.314312 3.350767 0.589230 -2.402322 -0.959395 0.699379 -0.067835 -3.861575 1.452602 -2.282238 0.097580 -0.517888 1.907456 -0.781613 -0.975205 2.546747 0.835732 -0.668275 3.327876 2.717335
wb_dma_ch_rf/reg_ch_chk_sz_r 2.134225 -0.302264 -1.518006 -0.969166 2.224203 0.306502 -2.631280 3.115952 -0.172019 1.128428 -1.896739 0.806477 -0.963339 -2.119538 0.942662 -1.684747 -1.462286 -1.956318 -0.324868 -1.280044
wb_dma_ch_sel/always_3/stmt_1 3.383024 0.962099 -1.019722 0.057750 1.784940 2.821669 2.227557 0.464075 -1.407303 0.340333 -1.389540 0.245720 3.622866 -3.412624 -1.468963 -0.740758 3.986702 -0.290910 1.735748 -1.774134
wb_dma/wire_pointer2_s -1.928487 0.173626 -0.152892 0.356875 -1.129177 -0.429532 0.576366 -2.288165 -1.233316 -0.476718 -0.927439 -0.959487 -0.399268 -1.118264 -0.052581 -0.428397 0.965761 -0.277908 -2.758714 0.364354
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.702182 0.351880 -0.765293 -1.126286 0.912408 0.214156 -0.670516 -1.410674 2.096498 -0.189538 0.799797 2.731660 -1.203321 -2.521355 0.102386 -0.976085 -0.479590 0.378280 1.567520 -0.702229
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -5.090670 3.166711 -1.113366 2.514580 1.788396 -2.597849 1.235142 -0.300778 -1.622604 1.820862 0.105882 0.000328 -0.327351 -1.700663 -0.593651 -0.296875 -1.658549 -0.535294 -2.691519 0.036593
wb_dma_ch_rf/input_de_txsz 2.452116 0.295688 -0.737162 1.983599 3.044687 3.101686 -0.532528 3.532693 -3.489032 0.258056 -3.247824 -2.041803 1.981673 -2.509576 0.397205 1.219749 -0.576387 -1.723934 -0.495235 -0.832159
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.184425 2.048921 0.241789 -2.003436 -1.033317 1.110555 0.664455 -1.593660 0.816244 -1.512030 -0.080366 0.822044 -2.082603 -2.777901 -1.011974 -0.362575 1.980924 -0.632392 -0.269306 -1.747655
wb_dma_wb_if/input_pt_sel_i -3.302862 -0.826870 -1.512944 1.095280 -2.020879 0.103915 1.509930 -0.361040 -2.823859 -0.255391 -2.711173 -0.282929 1.025601 -5.726783 0.128992 -4.032981 -2.136265 1.972331 -3.958599 4.122851
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.578533 1.131819 -1.449976 -2.557091 -0.927204 -0.389021 -0.844143 3.756359 -1.184396 -1.541834 -0.202360 -0.102753 0.768399 3.236714 -0.819060 0.173173 1.274052 -0.222050 1.062249 -0.430190
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 3.345101 1.300791 0.408203 -1.545676 -0.177399 1.616597 0.169630 -1.383099 1.147192 -0.520567 -0.217624 1.812667 -0.243136 -1.057334 -0.951250 0.782312 1.559513 -0.189579 2.271756 -0.647805
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 2.257300 3.445168 -1.283378 1.847281 -1.290355 3.175038 -0.029749 -5.470495 -4.305131 -0.637583 -0.146583 0.644136 2.747265 -3.629236 -2.147083 2.422891 2.266883 -1.122141 2.235594 1.147700
wb_dma/wire_mast0_go -1.566039 -0.949042 -1.160636 0.373767 1.044413 -1.445805 -0.812228 -0.086726 0.979833 0.329199 1.039398 0.977798 -0.956129 -1.463572 1.054460 -1.819786 -2.024231 0.608098 -0.667724 0.056697
wb_dma_ch_rf/always_1/stmt_1 -1.318702 0.594544 1.645557 -0.210929 -1.295043 -0.706179 -1.668418 -0.610426 0.592895 0.281735 -0.339064 -1.666893 -2.203838 2.455879 0.078209 2.037093 -2.294615 -1.442654 -0.834965 1.141771
wb_dma_ch_rf/always_10/if_1 3.993716 1.296605 -2.285610 -3.476164 0.194020 -0.216417 -1.413155 2.328316 0.924625 -1.504783 0.538158 2.640903 -0.413033 0.335668 -0.580799 -1.000587 0.639900 0.229060 2.402013 -1.202633
wb_dma_ch_sel/assign_165_req_p1 -1.739673 -0.922220 -1.161990 0.414003 1.029300 -1.539168 -0.822307 -0.102187 0.961164 0.391485 1.042101 0.926083 -0.973688 -1.513556 1.044613 -1.830035 -2.111140 0.569285 -0.740661 0.058093
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 1.963009 -0.358245 -1.525367 -0.823689 2.305406 0.188091 -2.602982 3.160732 -0.177882 1.122970 -1.840069 0.765471 -0.929490 -2.129009 1.012697 -1.830464 -1.599181 -1.894940 -0.373361 -1.181564
wb_dma_de/always_23/block_1/case_1/block_8/if_2 1.776315 0.977218 -0.009402 1.943573 1.612394 3.019098 1.562224 -1.268155 -1.460105 -0.934534 -0.739413 -0.208188 1.791913 -3.202273 -0.477504 1.971324 0.446574 0.637776 1.106636 -0.135030
wb_dma_de/always_23/block_1/case_1/block_8/if_3 3.319346 3.431325 0.558545 -2.459481 -0.936174 0.568927 -0.143590 -4.082795 1.512071 -2.312812 0.089837 -0.526733 2.033661 -0.988538 -0.952035 2.521430 0.764256 -0.731811 3.375993 2.926524
wb_dma_de/always_23/block_1/case_1/block_8/if_1 2.835893 1.790388 0.342269 0.031407 0.430361 2.628737 1.195946 -3.020006 -0.433433 -1.013216 -0.855093 1.203372 1.390171 -3.123015 -0.819577 1.413416 0.871431 0.290381 2.148329 1.407161
wb_dma_ch_sel/always_2/stmt_1 4.651738 0.343989 -2.001788 -0.877328 1.999124 2.270327 -0.075815 5.028344 -1.744063 -0.697471 -1.319184 0.359578 1.674917 -0.531719 -0.601094 -0.005327 2.487571 -0.390741 1.401541 -3.564161
wb_dma_ch_sel/assign_115_valid 3.878470 1.739520 0.023069 -2.734939 -0.540416 1.125483 -2.027627 2.412652 -0.375653 -0.311035 -1.952544 -0.140808 -0.752496 1.750643 -0.805779 1.499562 0.566076 -2.173972 1.136530 -0.719532
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 1.681441 -3.225644 0.179171 -1.007938 3.855410 1.384766 -1.043845 2.067905 -1.339742 5.588843 -6.173213 4.610556 -1.203511 -0.807474 2.161891 -0.910495 -1.940991 0.441753 -0.448295 -0.088419
wb_dma/wire_de_txsz 2.797241 1.046355 -0.967107 0.803792 3.184412 1.777405 -1.433488 2.763865 -2.323129 0.088092 -3.372272 -3.654463 3.363200 -3.016610 0.818477 1.072828 -0.379186 -2.951428 -0.060726 0.111224
wb_dma_wb_slv/input_slv_pt_in -2.253096 3.120373 -1.058806 1.370471 1.449754 -2.065014 0.483973 -0.914601 -1.297970 -0.341847 -0.742945 0.038738 -0.209293 -1.909508 0.078900 0.160919 -0.348515 -0.803122 -2.773604 0.403567
assert_wb_dma_ch_sel/input_ch0_csr 2.211638 0.492527 0.045656 0.249008 0.992413 1.905095 0.467511 0.372377 0.308447 -0.400780 -0.059116 0.497813 -0.022246 -1.124265 -0.566085 1.259059 1.100942 0.135279 1.206028 -2.289356
wb_dma_de/always_23/block_1/case_1/block_7/if_1 2.527641 3.859607 -1.453956 0.792937 -0.816773 1.790799 -1.050636 -5.620773 -3.072255 -0.708781 -0.157434 -1.069524 4.057649 -3.698343 -1.544479 2.058672 2.166201 -2.453179 2.666555 2.009717
wb_dma_ch_sel/assign_149_req_p0 3.133866 2.102014 -0.093792 -0.806095 -0.818122 -0.564144 -2.038841 2.219669 -0.604383 -1.413662 -0.115592 -1.157068 0.842411 2.198481 -0.880736 0.478327 1.591821 -2.893652 0.769145 -0.129410
wb_dma_de/wire_adr0_cnt_next -2.675791 -2.692958 -2.312691 -3.879076 -2.975872 0.107516 -0.597025 0.475022 -0.561427 1.726997 -1.302106 0.239407 0.325891 1.123914 0.440583 0.037711 0.963841 2.476768 -4.521642 -2.286534
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 -0.404629 -0.368200 -0.723432 0.471317 -0.912920 -1.391698 -1.405112 -0.361283 -2.827988 5.050775 -2.255978 2.459576 3.936867 0.593031 -0.102897 -0.367062 0.385590 -0.541821 1.718330 2.848183
wb_dma_ch_rf/always_23/if_1/block_1 -1.942097 -0.172199 0.297242 2.561319 0.269152 -1.715951 1.196403 -0.951602 0.713916 0.778283 2.051667 -1.760728 2.172073 -0.527486 -0.678655 -1.904475 2.820024 -1.095037 -0.747380 -1.328568
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.147919 2.128788 0.242954 -2.007309 -1.042107 1.083268 0.671028 -1.776182 0.848107 -1.529050 -0.134619 0.836962 -2.112641 -2.949559 -1.025338 -0.368101 2.002934 -0.664084 -0.308532 -1.729246
wb_dma_rf/wire_ch0_txsz 2.382858 1.308847 0.746800 0.901484 2.259630 1.002884 -2.511992 -1.903389 -0.235819 -1.069110 -2.439970 -4.292377 2.489795 -3.853937 1.650024 -0.028351 0.292673 -4.123007 -0.460933 2.083029
wb_dma_ch_sel/assign_134_req_p0/expr_1 -0.139996 1.306499 -0.152435 -0.675878 -1.177210 -0.142279 1.691157 2.572969 -0.115499 -1.300318 0.500114 -2.510053 0.850446 -0.394389 -1.856696 -2.418705 3.134153 -1.601570 -1.597532 -1.740964
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 3.114381 3.692323 1.216514 -3.612370 -1.676715 -1.091676 -0.103730 -3.177354 2.932944 -0.321705 -1.472407 2.164693 -1.366030 1.078090 -1.793581 2.020040 0.926428 -0.574803 2.129506 1.080705
wb_dma_de/always_6/if_1/if_1 0.712642 0.222283 -1.153277 0.393812 3.482232 -0.058468 -1.122950 -0.034067 0.625966 1.875827 -1.714739 -2.061459 2.601106 -5.086105 0.866874 -2.137453 -0.179897 -2.833954 -0.117656 -0.200759
wb_dma_ch_sel/assign_128_req_p0 1.843062 -0.819686 -1.581392 1.887126 2.036760 1.122792 0.447036 6.493771 -2.486072 -0.701455 -1.010616 -2.275239 3.286688 -0.309530 -0.070185 -1.451457 0.705407 -0.842559 -0.951493 -1.222830
wb_dma_de/assign_77_read_hold/expr_1 -1.523498 -0.932714 -1.194990 0.367170 1.095636 -1.453734 -0.826729 -0.073671 1.037947 0.309572 1.104974 1.034681 -1.008985 -1.557355 1.031633 -1.817961 -2.056440 0.641909 -0.619889 -0.014730
wb_dma_de/wire_de_adr0 -2.372674 -0.216191 0.068046 -5.432235 -4.282331 -0.846878 -0.571130 0.851829 -1.385983 0.957417 -1.707622 0.326523 -2.945251 3.915785 -0.390103 -1.263381 0.900684 -0.120012 -2.923933 0.660507
wb_dma_de/wire_de_adr1 -1.503389 -0.613416 0.569718 1.016249 0.472615 -0.109800 1.422752 -0.957099 0.940524 1.688192 0.578779 -0.832591 0.638747 -0.873208 -0.636026 -0.949551 1.859457 -0.269806 -0.396924 -1.850698
wb_dma_wb_mast/always_4 -1.653867 -0.967833 -1.244467 0.349132 1.059070 -1.558939 -0.827958 -0.014135 0.985807 0.364368 1.051993 0.983147 -0.960945 -1.480041 1.072686 -1.877457 -2.074136 0.605565 -0.681740 0.034635
wb_dma_wb_mast/always_1 -2.987206 2.604810 0.549431 1.275165 -1.377051 -2.401585 0.696812 -1.899153 -2.734791 0.692671 -3.953316 1.035799 -0.648363 -1.374906 0.187591 -0.943608 0.510649 -0.369245 -4.885618 3.777886
wb_dma_rf/wire_ch3_csr -1.243486 -0.163865 -1.337676 0.136693 -3.359344 -0.693205 -1.353553 -1.116342 -3.654538 1.085864 -2.910540 0.141943 1.813787 -0.074989 0.851367 1.293874 -0.526242 0.179000 -3.655547 3.710205
wb_dma_ch_rf/reg_ptr_valid 1.027661 1.454752 1.433733 -0.192681 0.209339 0.507977 2.490648 -2.851601 1.995884 2.585009 -1.766674 2.873982 -1.183300 -1.819450 -2.231288 -0.139669 2.735064 0.080229 0.413963 -2.297686
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.641613 0.327358 -0.832096 -1.123854 0.932613 0.178190 -0.677566 -1.337155 2.107815 -0.163699 0.832503 2.743866 -1.213150 -2.567160 0.108547 -1.101543 -0.526386 0.397005 1.549597 -0.682702
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.554185 0.413010 -2.347345 -0.864465 -1.040131 -1.287771 1.139942 5.281825 -1.896103 -2.830095 1.189838 -1.095712 3.854475 3.119968 -1.021280 -2.009129 1.811985 0.888837 0.424956 1.125994
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 1.128041 0.468901 -2.390101 -0.987619 -1.221280 -1.466710 1.104215 4.944260 -1.930954 -2.566592 0.889471 -1.088976 3.735901 2.860033 -1.032318 -1.984421 1.789538 0.920410 0.028737 1.163302
wb_dma_ch_sel/always_9/stmt_1 3.382736 1.315073 0.381118 -1.505302 -0.054791 1.724729 0.149862 -1.315961 1.167364 -0.552765 -0.218261 1.831731 -0.251316 -1.131955 -0.962794 0.849198 1.574532 -0.191227 2.286281 -0.803118
wb_dma_rf/assign_6_csr_we/expr_1 2.069863 2.121725 0.215486 -2.667464 0.754291 -3.035191 -1.347168 0.921562 1.881991 -0.606306 -3.594887 1.605530 -4.875288 1.210888 -0.177762 -0.850391 -1.920973 -1.793209 -1.639518 -0.058216
wb_dma_ch_sel/assign_154_req_p0 2.905204 2.112519 -0.151445 -0.931728 -0.921967 -0.679078 -2.099704 2.242860 -0.828844 -1.102247 -0.558228 -1.247525 0.767029 2.100359 -0.834934 0.371725 1.504489 -2.991195 0.356020 -0.068393
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 3.361080 0.372162 0.833289 2.930152 3.596415 3.121559 -0.871522 3.425140 -2.086771 -1.285508 -1.126724 -2.225187 1.601286 -0.543424 0.514574 1.378969 -2.052946 -2.115428 1.860680 1.238235
wb_dma/wire_ch5_csr -2.171653 -0.239119 -1.017680 -0.032037 -3.323475 -0.403627 -0.418371 -1.054181 -3.288995 1.449699 -2.285419 -0.317039 1.151692 -1.047705 0.163134 -0.541393 1.088272 -0.519456 -4.240843 2.022853
wb_dma_ch_pri_enc/wire_pri10_out 1.686789 0.316628 -0.813973 -1.157651 0.942945 0.205690 -0.667309 -1.356172 2.081196 -0.189912 0.794047 2.716899 -1.156738 -2.546444 0.092207 -1.030198 -0.472498 0.418522 1.560507 -0.735622
wb_dma_ch_rf/assign_20_ch_done_we 2.219052 1.272248 -0.983009 -0.818131 1.015403 0.808250 -1.834877 0.869699 -0.814677 -0.801564 -1.222988 0.291882 -0.123627 -1.260698 0.268262 0.423657 -2.142023 -1.085931 0.858669 1.460067
wb_dma_wb_mast/input_wb_ack_i -3.694256 5.415254 -2.605563 2.562378 0.492993 -4.045605 -0.475870 -2.963793 -5.236807 0.420724 -3.014741 1.239119 0.206969 -2.354093 -0.200366 -1.234585 0.522530 -1.825494 -5.109938 3.154469
wb_dma_ch_rf/always_17/if_1/block_1/if_1 0.887305 0.218770 -1.162736 0.439524 3.523455 0.113246 -1.120576 0.177828 0.488513 1.870836 -1.697915 -2.210068 2.744325 -5.031037 0.783207 -2.019645 -0.042515 -2.912231 -0.037704 -0.394475
wb_dma_rf/input_dma_rest -0.588730 0.904037 0.594548 0.260681 -0.165451 -0.772339 1.145842 -0.905077 0.012789 1.487649 -2.277487 2.249635 -1.818206 -0.114592 -0.824332 0.236052 -0.446090 0.736505 -1.351384 0.054295
wb_dma_ch_sel/always_5/stmt_1 0.542089 1.090677 -0.916752 -1.600628 0.696318 -2.481135 -4.202940 -0.404014 1.785643 1.357708 -0.964910 -1.230443 2.393694 -2.884304 2.260232 2.468429 -2.874929 -1.636826 1.894565 1.557883
wb_dma_ch_sel/always_40/case_1 0.915391 1.471147 1.525609 -0.100523 0.183362 0.574234 2.604224 -3.163168 2.075514 2.683437 -1.782994 2.951008 -1.326926 -1.949308 -2.271811 -0.054029 2.806281 0.177705 0.377447 -2.362244
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -1.558266 -0.646715 0.561570 1.093716 0.510267 -0.119699 1.483697 -1.031181 1.007820 1.656968 0.664172 -0.878153 0.659302 -0.949365 -0.672865 -0.922150 1.898991 -0.256020 -0.397165 -1.933832
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.605856 1.020645 -1.566299 -2.485912 -0.785583 -0.346347 -0.798628 3.871795 -1.272196 -1.424753 -0.299568 -0.070217 0.859741 3.089435 -0.741825 0.081861 1.307178 -0.197630 0.998884 -0.600670
wb_dma/wire_de_csr 2.014960 2.527740 0.878899 0.235341 0.233080 1.635891 2.248709 -3.641355 -0.415127 0.531627 -3.090454 3.326117 -0.430002 -3.098646 -1.532004 1.448970 0.294137 0.956531 0.597972 1.398037
wb_dma_de/always_23/block_1/case_1/block_1/if_1 -0.467427 -0.237607 -0.579021 0.243265 -1.290587 -1.526419 -1.354853 -0.595822 -2.818837 4.956781 -2.194136 2.466013 3.751447 0.782384 -0.205758 -0.521674 0.484283 -0.677597 1.717753 3.094790
wb_dma_ch_sel/always_37/if_1/if_1 -2.433304 0.125251 -1.008013 -5.390562 0.067540 -1.841599 1.505522 1.342081 2.658079 2.986459 -4.191496 -1.382382 -0.941033 0.451983 -1.259701 -1.643451 -1.691294 0.379587 -3.816472 -0.819896
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.519105 -0.943209 -1.171074 0.372927 1.043930 -1.434264 -0.825171 -0.031750 1.008881 0.310795 1.052889 0.986935 -0.973469 -1.485703 1.035961 -1.777930 -2.031366 0.578300 -0.617982 0.020155
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 3.375740 1.316282 0.374940 -1.502020 -0.089751 1.736385 0.175859 -1.363341 1.185346 -0.506021 -0.249928 1.866783 -0.258082 -1.147366 -0.947369 0.852452 1.599529 -0.178679 2.285851 -0.838391
wb_dma_de/always_23/block_1/case_1/block_9/if_2 3.354349 3.364720 0.567616 -2.295175 -0.753130 0.757895 -0.045754 -3.904589 1.456304 -2.307311 0.053085 -0.553875 2.012026 -1.053949 -0.919885 2.542602 0.727809 -0.699414 3.372674 2.770564
wb_dma_ch_rf/always_10/if_1/if_1 3.636214 1.269841 -2.182739 -3.453925 -0.018954 -0.352538 -1.372403 2.133653 0.877040 -1.444924 0.610155 2.547336 -0.504142 0.532366 -0.575893 -0.975215 0.634104 0.274713 2.232950 -1.117569
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 1.655119 0.291411 -0.777335 -1.100110 0.936296 0.165717 -0.667553 -1.344442 2.127662 -0.179649 0.836307 2.727277 -1.168201 -2.585072 0.137438 -1.038287 -0.532349 0.431365 1.582337 -0.651582
wb_dma_ch_sel/input_ch3_adr0 -1.996609 0.922793 -0.157214 -0.712875 -1.082752 -0.566095 0.509131 -0.436755 -0.297432 -1.023589 0.002558 -0.823615 -1.921231 -1.849615 -0.158415 -1.166306 0.539895 -0.496077 -2.567153 -0.983109
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 2.546909 4.116754 1.129123 -2.109582 -1.105699 -0.078714 1.164873 -4.726284 1.375878 -0.698189 -2.198171 1.699946 0.196142 -0.992482 -1.763263 2.570719 0.340082 0.079809 1.880702 2.928285
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 3.352066 1.287237 0.389736 -1.546932 -0.132856 1.673208 0.123776 -1.346632 1.184002 -0.546984 -0.183807 1.834481 -0.260581 -1.036570 -0.922161 0.796522 1.523272 -0.188168 2.310256 -0.683153
wb_dma_de/wire_de_txsz 2.909959 0.978358 -0.995299 0.916823 3.366792 1.968389 -1.350992 2.743979 -2.345867 0.111751 -3.406489 -3.468353 3.445469 -3.254690 0.818383 1.075342 -0.377943 -2.835321 -0.041082 0.064558
wb_dma_rf/input_de_adr1 -1.340776 -0.582318 0.539101 0.977681 0.523963 -0.044132 1.397146 -0.951849 0.995265 1.666860 0.589673 -0.778495 0.666170 -0.916709 -0.692461 -0.915757 1.883135 -0.333672 -0.277396 -1.980026
wb_dma_rf/input_de_adr0 -3.489038 0.153395 0.237321 -4.010763 -2.774285 -1.152900 -1.365265 0.466468 -1.644385 0.912543 -1.618736 -0.246766 -4.575738 2.752242 0.435688 -0.621220 -0.760847 -0.823072 -3.326366 -0.133932
wb_dma_de/always_2/if_1 -1.404930 -0.996294 -0.625303 -6.758988 -4.188851 -1.373837 -1.492008 0.577702 0.032609 1.217193 -2.350565 -0.109066 -1.493378 3.313191 0.667942 0.800054 1.294190 0.582430 -2.879766 -0.707517
wb_dma_ch_sel/assign_102_valid 3.749342 1.610152 0.088797 -2.567462 -0.520005 1.116769 -1.943607 2.476849 -0.397020 -0.380711 -1.838014 -0.187887 -0.794770 1.847800 -0.778103 1.392541 0.472774 -2.135963 1.150470 -0.687365
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -2.001012 -0.753391 -3.659947 -3.545890 -1.302032 -1.051790 2.837169 -0.497836 -2.838099 2.070918 -1.935931 0.072924 3.717891 1.685881 -2.243050 -3.259892 1.623439 1.783938 -1.996152 1.211917
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.353726 2.062476 0.265190 -2.088154 -1.043163 1.129538 0.621985 -1.614820 0.910005 -1.547575 -0.040530 0.918997 -2.008006 -2.763142 -1.025186 -0.415754 1.991248 -0.615812 -0.096829 -1.683183
wb_dma_wb_mast/assign_4_mast_err 3.862156 1.390196 -2.245710 -3.506514 -0.013746 -0.359010 -1.394716 2.236933 0.840274 -1.518093 0.541555 2.568515 -0.408718 0.509901 -0.634779 -1.021761 0.639754 0.193236 2.356466 -1.033197
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 2.972195 2.842238 0.823555 -1.339202 -1.369302 1.945108 0.955856 -3.684138 0.326452 -2.184942 0.176799 1.141618 0.570208 -0.531953 -1.554072 2.805383 0.771262 0.618583 2.938307 2.000842
wb_dma_ch_rf/always_2/if_1 1.068754 1.458287 1.517434 -0.220205 0.171465 0.703000 2.669421 -3.058289 2.131438 2.656516 -1.759647 3.061222 -1.381228 -1.931681 -2.374553 -0.012482 2.869309 0.214046 0.447891 -2.518176
wb_dma/input_wb1_err_i 4.259343 1.377858 -2.130525 -3.470179 0.166372 -0.093495 -1.407402 2.289880 0.914382 -1.618687 0.573126 2.571355 -0.360882 0.500939 -0.649232 -0.823117 0.764266 0.136897 2.592358 -1.176578
wb_dma_ch_sel/assign_133_req_p0/expr_1 -0.137302 1.345976 -0.144269 -0.745216 -1.332779 -0.235896 1.815892 2.571201 -0.067375 -1.452911 0.592581 -2.525980 0.842877 -0.357883 -1.938432 -2.475508 3.318621 -1.589430 -1.676751 -1.805803
wb_dma_ch_sel/assign_136_req_p0/expr_1 3.130031 2.118803 -0.103596 -0.983791 -0.857259 -0.539408 -2.087221 2.222158 -0.565097 -1.227737 -0.388657 -1.095199 0.700720 2.135851 -0.878265 0.488001 1.534532 -2.902546 0.679524 -0.148831
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.389496 1.019034 -1.536174 -2.437547 -0.882185 -0.406976 -0.728026 3.763406 -1.311763 -1.367623 -0.299916 -0.127086 0.799208 3.068637 -0.723247 0.071191 1.258258 -0.205217 0.860805 -0.545473
wb_dma_ch_sel/assign_121_valid 3.937294 1.781306 0.103419 -2.689035 -0.575861 1.089036 -1.994594 2.462741 -0.365772 -0.439716 -1.834139 -0.097759 -0.760849 1.931847 -0.807438 1.436542 0.512388 -2.128851 1.282874 -0.609932
wb_dma_ch_sel/assign_4_pri1 0.454359 -0.522671 -1.160848 0.666587 2.079931 0.366083 -0.355684 0.335166 1.239264 0.015321 0.997962 1.399939 -0.980142 -2.584426 0.483136 -0.593210 -1.007436 0.772642 0.446976 -2.209021
wb_dma_de/always_2/if_1/cond 1.191682 -0.140985 -0.332992 -3.092428 -1.889404 -1.014656 -1.122314 -0.908346 2.372490 -0.660954 0.411043 -0.373251 0.755904 2.373409 0.403520 3.709845 0.397172 1.446768 0.943604 -0.931616
wb_dma_ch_rf/reg_ch_csr_r -3.578842 1.458363 -2.499245 -0.910285 -1.518313 -1.514329 0.166848 -0.658074 -1.826948 4.906080 -0.645585 1.837342 3.016770 -0.408937 -2.445807 -1.329705 0.011007 0.865269 -0.444329 0.372214
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.847919 0.348355 -0.713769 -1.144823 0.935316 0.293390 -0.615683 -1.376877 2.157089 -0.195252 0.808171 2.778016 -1.213811 -2.520403 0.084369 -0.919040 -0.414854 0.388251 1.681941 -0.768284
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.360915 0.467512 -2.229892 -0.935189 -1.182956 -1.370326 1.081824 5.019326 -1.752967 -2.837358 1.207384 -1.073464 3.650165 3.127729 -1.024407 -1.898610 1.755688 0.903732 0.328189 1.171015
wb_dma_wb_if/wire_slv_we -1.558218 -1.062296 -2.156786 -2.533009 -0.205567 -2.852380 1.819497 -3.765604 -1.224582 -1.800816 -3.179162 -2.195900 0.960610 0.402427 0.277938 -3.683339 2.087938 0.329345 -5.290499 1.452170
wb_dma_de/assign_70_de_adr1 -1.396127 -0.599090 0.532888 1.008268 0.557058 -0.048419 1.492560 -0.961592 1.027998 1.718162 0.583542 -0.796893 0.747331 -0.975721 -0.683974 -0.948572 1.953478 -0.251305 -0.332528 -1.978289
wb_dma_ch_sel/always_38/case_1/stmt_4 2.837141 1.781964 0.365345 0.021139 0.487864 2.608284 1.184888 -2.936874 -0.384291 -0.986930 -0.886909 1.233413 1.372062 -3.173630 -0.780125 1.387425 0.875326 0.303994 2.121780 1.330526
wb_dma_ch_sel/reg_ch_sel_r -2.072198 0.141714 -1.139318 -5.439451 0.157894 -1.663582 1.317090 1.327793 2.653144 3.022587 -4.309111 -1.340143 -0.751918 0.434910 -1.304350 -1.462187 -1.640653 0.354494 -3.788108 -0.967207
wb_dma_ch_sel/always_38/case_1/stmt_1 1.216664 2.084558 0.069118 -0.238338 -0.352096 -2.656225 -3.486267 -0.170685 0.643674 0.488938 -0.608683 -2.901717 4.528296 -1.051198 1.291313 3.076658 -0.155041 -2.806313 1.928761 1.854877
wb_dma_ch_sel/always_38/case_1/stmt_3 2.755150 1.774767 0.305529 0.029186 0.419702 2.601367 1.229303 -2.927998 -0.527115 -0.955785 -0.959898 1.183895 1.423584 -3.140813 -0.798092 1.331076 0.904966 0.276590 2.011509 1.338629
wb_dma_ch_sel/always_38/case_1/stmt_2 1.178099 0.882741 -0.815709 0.442402 1.419258 1.174789 0.403077 -3.001248 0.336733 -0.630256 0.041736 2.028670 0.582579 -4.499231 0.163953 -0.362831 -1.102490 0.855046 1.379726 1.503108
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.564778 -0.945823 -1.127195 0.395389 1.110183 -1.448055 -0.842781 -0.091131 1.080876 0.298603 1.090062 0.984369 -1.006929 -1.542301 1.053236 -1.790666 -2.101173 0.625861 -0.590663 -0.011269
wb_dma_ch_pri_enc/wire_pri30_out 1.768418 0.391747 -0.687699 -1.114785 0.900992 0.249778 -0.619405 -1.449814 2.044533 -0.215943 0.778965 2.669210 -1.161922 -2.495474 0.070731 -0.887439 -0.438069 0.393278 1.607579 -0.702934
wb_dma_ch_sel/reg_ch_sel_d 0.696988 0.550816 -2.425121 -2.770623 -2.208101 -1.470039 3.933071 0.235366 1.415637 -1.131148 -0.343935 1.460049 3.897177 -2.002958 -1.899815 -2.102728 4.170356 3.292074 -1.363880 -0.627521
wb_dma_ch_rf/assign_14_ch_adr0_we -2.411240 -0.081923 0.147007 -5.386303 -4.479911 -0.760834 -0.479694 0.510782 -1.259401 0.831660 -1.570714 0.438666 -2.993794 3.876858 -0.547013 -1.171368 0.976812 -0.060688 -2.916518 0.607486
wb_dma_rf/wire_ch1_csr -1.217992 -0.299373 -1.379375 0.052733 -3.230155 -0.587553 -1.364411 -1.096650 -3.807130 1.284114 -3.108345 0.311740 1.807225 -0.102528 0.864341 1.281146 -0.674850 0.281026 -3.613786 3.736427
wb_dma_inc30r/always_1/stmt_1/expr_1 -0.959137 -2.081024 -0.436512 -2.535942 -2.830354 -0.510889 1.434668 -2.650541 3.085057 1.873908 0.440137 -1.769770 3.938127 0.421109 -0.688226 0.996948 4.416942 1.749645 -1.218348 -2.200038
wb_dma_rf/wire_pause_req -2.002959 3.709885 -0.953225 -1.619528 1.098357 -4.316507 -0.941728 0.844433 2.042934 3.247123 -3.263391 1.425086 -3.179041 -0.942130 -2.070960 -1.592279 -3.907872 -1.711708 -2.104974 -0.575604
wb_dma_ch_sel/assign_95_valid 0.034434 -1.064087 -3.507775 -2.884629 -3.049112 -0.304538 -3.094206 -0.110558 -3.775967 1.216607 -0.840245 -1.759689 5.020234 1.900128 0.650486 0.775618 0.714729 -0.512829 -0.332091 2.359919
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.743153 -0.156546 0.561643 1.263801 1.582631 1.847333 1.891918 -0.572804 1.289111 1.267830 0.545089 -0.355092 0.623133 -2.002203 -1.229728 0.368538 2.924253 -0.096383 0.845590 -4.237607
wb_dma_ch_rf/reg_ch_stop 3.957098 1.387717 -2.237141 -3.620706 -0.064052 -0.284285 -1.423333 2.172081 0.913400 -1.511368 0.544601 2.593703 -0.471825 0.486673 -0.632411 -0.892242 0.734366 0.223375 2.360555 -1.159851
wb_dma_ch_sel/assign_146_req_p0 3.144913 1.974702 -0.088282 -0.959459 -0.761517 -0.493734 -2.107765 2.340821 -0.602460 -1.241845 -0.284486 -1.076250 0.640222 2.244558 -0.810721 0.447885 1.463736 -2.878515 0.720539 -0.178607
wb_dma_ch_sel/always_45/case_1/stmt_1 -0.469540 0.339157 -0.275135 1.677414 -0.227894 -1.660321 -0.176774 0.207162 -0.255118 -1.079440 1.698390 -1.079591 1.693613 0.608690 -0.031068 -1.009081 1.084466 -0.766841 -0.293027 0.542819
wb_dma_de/input_dma_abort 3.939533 1.336295 -2.283736 -3.536070 0.044479 -0.276876 -1.439982 2.261862 0.957879 -1.572326 0.608273 2.629154 -0.521464 0.535434 -0.605323 -0.867388 0.637922 0.280927 2.416179 -1.243703
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.660278 0.319426 -0.781492 -1.104292 0.928388 0.167527 -0.665716 -1.388271 2.057948 -0.177609 0.808997 2.683178 -1.168084 -2.521138 0.076365 -1.018404 -0.480600 0.405493 1.540368 -0.721144
wb_dma_de/input_adr1 -0.541731 0.381861 -0.283941 1.584337 -0.207976 -1.622595 -0.183443 0.118659 -0.259578 -0.962396 1.558210 -1.043558 1.596229 0.464990 -0.034730 -0.973296 1.022610 -0.799092 -0.376875 0.502265
wb_dma_de/input_adr0 -1.265564 1.595776 1.483946 -5.711275 -5.977639 -1.785051 0.735549 -1.654444 0.969304 -1.442142 -0.256910 -1.522045 -1.653867 2.929275 -1.182409 -0.909126 3.231157 -0.966260 -1.471555 1.947706
wb_dma_ch_arb/reg_next_state 0.611571 0.510013 -2.503804 -2.661072 -2.132375 -1.422831 4.129781 0.260317 1.424952 -1.051333 -0.326619 1.593079 3.778776 -2.155460 -1.993868 -2.252601 4.232834 3.447882 -1.453919 -0.829140
wb_dma_wb_mast/input_wb_err_i 3.775855 1.294479 -2.268269 -3.491156 0.070696 -0.332332 -1.390793 2.286423 0.900722 -1.507524 0.584885 2.529584 -0.489258 0.494760 -0.612094 -0.981494 0.638813 0.257675 2.269381 -1.187422
wb_dma_wb_if/wire_wbs_data_o 1.156954 -0.272579 0.600379 2.451937 1.544449 2.372385 1.863970 -1.961578 -2.200063 -0.985426 -0.913939 1.658578 2.177592 -1.695957 0.274689 -0.603843 -0.919520 1.518122 1.240633 4.635158
wb_dma_de/assign_73_dma_busy -0.811168 2.212010 -0.150792 -0.602872 3.023467 -0.786903 0.213801 1.208402 2.206634 1.813377 -3.213710 -3.005433 -2.014091 -0.846073 -2.005227 0.074692 -2.713938 -2.507484 -3.061536 -3.073123
wb_dma_de/always_22/if_1 -1.179737 1.177616 -1.015165 -0.364606 0.639394 -2.453342 -0.140368 -0.202291 -0.787214 5.051207 -3.260686 1.335557 2.086680 1.328549 -1.899183 -0.926702 -1.107150 -0.827954 -0.101945 1.245452
wb_dma_rf/wire_ch2_csr -1.309464 -0.352479 -1.297139 -0.186878 -3.275037 -0.933385 -1.577555 -1.004595 -3.354678 1.257318 -2.852768 -0.048210 1.786679 0.221213 1.006353 1.319455 -0.745781 0.112925 -3.433454 3.707556
wb_dma_de/input_de_start 0.082865 1.215938 -1.219909 -0.206379 0.566048 -4.020302 -4.443890 -0.249331 1.639484 0.735234 0.328595 -2.053600 3.885004 -2.468564 2.273510 1.517223 -1.914588 -2.363761 1.438772 1.878730
wb_dma_pri_enc_sub/always_3/if_1 1.814492 0.390528 -0.711085 -1.083799 0.970456 0.307259 -0.656431 -1.428531 2.146312 -0.192769 0.807472 2.743957 -1.202258 -2.535344 0.076768 -0.924212 -0.449900 0.366497 1.655070 -0.748562
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 0.143988 -0.554928 1.047556 1.235366 1.522697 -0.008257 -1.863665 2.968139 -0.434863 0.292572 -0.855926 -2.062499 -0.775501 1.365416 1.047072 0.084851 -2.457150 -2.241791 -0.490573 0.862329
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.373788 0.430538 -2.299870 -0.953077 -1.226657 -1.363126 1.123477 5.095435 -1.907444 -2.764339 1.132829 -1.075160 3.720715 3.139491 -1.031208 -1.900369 1.781588 0.903469 0.326922 1.217428
wb_dma_ch_sel/assign_132_req_p0/expr_1 -0.250677 1.191155 -0.143119 -0.518600 -1.178843 -0.221213 1.828950 2.675622 -0.131845 -1.286262 0.556962 -2.683673 0.964570 -0.413439 -1.873457 -2.570908 3.338397 -1.672920 -1.771356 -1.838109
wb_dma_ch_rf/always_25/if_1/if_1 -0.265730 -1.019546 -0.889074 -1.522134 -0.308761 -2.254189 -0.808121 -0.978313 1.593406 -0.645542 -1.508142 -0.815770 1.044424 -1.511363 2.449919 2.072664 0.494676 1.315264 -2.480225 -1.007227
wb_dma_ch_sel/assign_98_valid/expr_1 -0.902405 -0.480277 -1.741786 -3.931244 -4.317082 -0.489531 -1.933254 0.284347 -2.584049 2.080667 -0.855516 -3.413382 3.346492 2.590727 -0.767549 -0.269381 4.438613 -2.549173 -1.682710 -1.086076
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -3.783616 1.252969 -2.145364 -0.543667 -1.642030 -1.084032 -0.664058 -0.855768 -2.044469 5.550043 -1.378154 1.030716 2.708851 -0.437606 -2.355130 -0.970144 -0.855586 -0.115546 -1.254527 0.653414
wb_dma_ch_sel/reg_pointer 1.022860 1.447701 1.486138 -0.124395 0.263541 0.717859 2.751728 -2.943143 2.045135 2.611635 -1.761566 3.038052 -1.299876 -1.974013 -2.347438 -0.003059 2.830370 0.312132 0.408641 -2.569566
wb_dma_wb_if/input_wb_err_i 4.071384 1.368686 -2.302398 -3.626683 0.069387 -0.254371 -1.454308 2.380336 0.876127 -1.607233 0.566400 2.623801 -0.387313 0.560341 -0.647434 -0.928612 0.685870 0.241916 2.471210 -1.209962
wb_dma_rf/input_de_csr 2.027263 2.571077 0.908810 0.212350 0.200373 1.682841 2.289315 -3.686194 -0.439426 0.542438 -3.133809 3.336894 -0.409134 -3.078532 -1.579658 1.454567 0.334386 0.955015 0.608849 1.512463
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -1.597528 -0.943259 -1.198582 0.399088 1.115407 -1.478456 -0.854963 -0.079337 1.067309 0.317322 1.109747 1.048665 -1.041357 -1.562180 1.055215 -1.859879 -2.118610 0.622946 -0.658582 0.028734
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -2.052064 0.165809 -0.146389 0.290976 -1.184146 -0.506896 0.675713 -2.403008 -1.207377 -0.501786 -0.921973 -1.055738 -0.363634 -1.041636 -0.088362 -0.515167 0.997451 -0.239897 -2.830313 0.350937
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.636276 0.312580 -0.789166 -1.096034 0.992203 0.200392 -0.679156 -1.411700 2.165604 -0.166163 0.866653 2.778659 -1.273601 -2.578943 0.139742 -1.033606 -0.529971 0.426455 1.579897 -0.746868
wb_dma_ch_sel/assign_165_req_p1/expr_1 -1.749167 -0.985266 -1.234286 0.397733 1.100975 -1.562169 -0.830287 -0.088306 1.007550 0.404324 1.057209 0.991437 -1.009595 -1.550430 1.116322 -1.935283 -2.154049 0.619253 -0.754653 0.083185
wb_dma_ch_rf/input_de_adr0_we 0.216273 1.179892 0.506651 -1.445139 -1.841790 -0.664587 -0.268869 -0.841134 0.820701 -1.226712 1.100101 0.019008 -0.899039 2.635836 -0.780410 1.460100 -0.053221 0.340543 0.926252 0.716238
wb_dma_ch_sel/assign_161_req_p1 -1.637744 -0.945927 -1.128833 0.404722 1.059822 -1.492939 -0.793538 -0.113538 1.002070 0.362248 0.999797 0.928626 -0.990449 -1.492600 1.045361 -1.810088 -2.069316 0.605130 -0.691315 0.026123
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -3.562587 1.447514 -2.598666 -1.131253 -1.732815 -1.582724 0.252084 -0.837920 -1.727152 4.795827 -0.605087 1.892185 2.950505 -0.507188 -2.445839 -1.614601 0.333023 0.874740 -0.608457 0.287023
wb_dma_ch_sel/assign_129_req_p0 1.786273 -0.800598 -1.603758 1.941335 1.948479 1.076001 0.444269 6.668350 -2.597565 -0.785460 -0.972894 -2.592811 3.466198 -0.234369 -0.046646 -1.450803 0.756257 -0.958466 -1.018584 -1.167235
wb_dma_de/wire_de_ack 2.390908 3.988323 1.050318 -2.003857 -1.044503 -0.128762 1.067570 -4.587564 1.246684 -0.683971 -2.186500 1.412635 0.382570 -1.005100 -1.628031 2.539375 0.317095 -0.033089 1.741104 2.887065
wb_dma_ch_arb -0.230257 -0.066872 -1.486989 -1.715219 -1.869464 -1.366246 2.691490 0.760531 1.231630 0.046042 -1.372892 -0.132566 3.206147 -1.795624 -1.312956 -1.667946 2.616369 1.685298 -2.679736 -0.225740
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 1.115334 2.077061 0.253169 -2.039903 -1.079858 1.012617 0.612357 -1.650983 0.819982 -1.485801 -0.177098 0.811979 -2.063552 -2.777741 -1.017957 -0.401092 1.948683 -0.681463 -0.305425 -1.619075
wb_dma_pri_enc_sub/always_3/if_1/cond -1.574912 -0.894414 -1.146315 0.399671 1.093734 -1.451380 -0.829847 -0.070877 0.997917 0.311118 1.047058 1.003312 -0.969840 -1.497926 1.001556 -1.804731 -2.006497 0.616792 -0.632684 0.017570
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.714227 -0.125286 0.617599 1.320658 1.494312 1.814892 1.877959 -0.621145 1.243757 1.260916 0.570076 -0.353425 0.577419 -1.973289 -1.238257 0.423046 2.905714 -0.096515 0.856718 -4.212348
wb_dma/wire_de_txsz_we 3.510883 0.393367 0.803228 2.840460 3.618710 3.152985 -0.907003 3.417801 -2.008760 -1.232568 -1.205091 -2.135271 1.504106 -0.602648 0.481387 1.323984 -1.970461 -2.145789 1.880708 1.087924
wb_dma_ch_pri_enc/wire_pri16_out 1.599923 0.357585 -0.856233 -1.202766 0.896620 0.085262 -0.713887 -1.333304 2.059034 -0.135937 0.765380 2.727968 -1.178382 -2.565679 0.100735 -1.148778 -0.540917 0.373273 1.465710 -0.652312
wb_dma_ch_pri_enc 1.770849 0.334039 -0.789061 -1.128177 0.970840 0.296378 -0.604180 -1.411390 2.160553 -0.185165 0.851180 2.785054 -1.256805 -2.640260 0.059572 -0.989212 -0.452605 0.452263 1.591002 -0.847161
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 2.331274 0.495332 0.049460 0.213929 1.067837 1.999517 0.502696 0.344562 0.328017 -0.414933 -0.048476 0.526183 -0.008734 -1.135812 -0.600273 1.349868 1.145151 0.174916 1.293215 -2.370711
wb_dma_ch_rf/always_11/if_1/if_1/cond 3.068617 -0.561468 -3.072115 -0.405871 3.103038 0.813349 -0.912282 4.867985 -0.674508 -0.383473 -0.167996 1.325511 0.685641 -1.992739 0.437372 -1.841555 0.362806 0.223979 0.852252 -3.466431
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.369322 0.501698 -2.336267 -1.025286 -1.244083 -1.368520 1.170868 5.078572 -1.886682 -2.822016 1.079517 -1.087742 3.730829 3.104730 -1.069586 -1.931651 1.811049 0.945649 0.283208 1.227962
wb_dma_ch_pri_enc/wire_pri7_out 1.839725 0.350545 -0.801534 -1.163684 0.949770 0.296874 -0.641669 -1.333297 2.115980 -0.215837 0.835024 2.808501 -1.171828 -2.531776 0.054547 -1.025306 -0.427111 0.414491 1.651464 -0.802773
wb_dma_ch_sel/always_6/stmt_1/expr_1 3.149080 3.365083 0.523746 -2.433486 -0.900238 0.514406 -0.108359 -3.926302 1.439271 -2.213791 0.008603 -0.691222 2.042289 -0.951149 -0.937367 2.394540 0.759301 -0.779952 3.218765 2.881465
wb_dma_wb_if/wire_mast_err 3.977362 1.384551 -2.201643 -3.505249 0.089428 -0.214874 -1.404594 2.196910 0.949108 -1.575560 0.584244 2.636695 -0.470171 0.494260 -0.616933 -0.849887 0.676392 0.218757 2.456150 -1.196109
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 2.267693 1.065727 0.033077 0.122048 2.565717 1.402058 -0.283803 0.123659 -0.336005 1.631474 -2.666588 -3.188694 3.713221 -3.603508 -0.111459 -0.365583 1.822381 -3.491729 0.646027 -0.255115
wb_dma_wb_if/input_wb_cyc_i -3.294332 1.507819 -0.874215 2.342464 -1.272339 -1.888228 2.655461 2.477276 -4.465909 -2.976901 -1.246728 -3.162172 1.700099 -1.651788 -0.553750 -3.101050 -1.267685 0.037080 -3.355035 4.636040
wb_dma_ch_sel/assign_97_valid 1.051857 -0.619610 -2.452331 -3.894565 -4.063352 -0.405143 -3.247587 1.025247 -3.463849 1.698934 -1.740824 -2.604017 4.615044 4.022036 0.015139 1.509736 2.816102 -1.792194 -0.450068 0.881363
wb_dma/wire_mast0_drdy -0.059095 2.885957 -2.470048 0.946140 -1.685985 1.317657 -2.461161 -4.322185 -4.320477 0.648756 -0.928624 0.072574 0.624092 -3.151759 -1.239891 1.935449 -0.470863 -1.881609 -0.300172 0.818428
wb_dma_ch_pri_enc/wire_pri8_out 1.747376 0.358136 -0.808611 -1.198297 0.903881 0.184104 -0.684420 -1.314470 2.041499 -0.170697 0.766961 2.770157 -1.162226 -2.519338 0.063506 -1.078275 -0.437192 0.391827 1.549346 -0.648850
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.705321 0.308882 -0.778967 -1.173820 0.911697 0.183109 -0.672123 -1.399225 2.154173 -0.228023 0.909076 2.822004 -1.256039 -2.496900 0.094681 -1.082476 -0.526473 0.398914 1.621973 -0.664939
wb_dma_wb_if/wire_pt_sel_o -3.098300 -0.576660 -1.417360 0.918719 -2.174764 -0.002018 1.319540 -0.457454 -2.643462 -0.375646 -2.629820 -0.457340 0.918725 -5.653651 0.040912 -3.752699 -1.895426 1.730730 -3.865116 3.890087
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -1.712890 -0.952065 -1.166839 0.388550 1.053188 -1.528386 -0.791643 -0.078191 0.930376 0.363391 0.973873 0.911451 -0.968496 -1.450373 1.032961 -1.852634 -2.082967 0.557680 -0.740470 0.076485
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.271763 2.062934 0.236127 -1.997571 -1.004030 1.065737 0.558917 -1.554396 0.772692 -1.418303 -0.215973 0.782263 -1.970099 -2.748240 -0.980323 -0.381007 1.883657 -0.701936 -0.264715 -1.603037
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.641763 0.334856 -0.801566 -1.124725 0.946827 0.150666 -0.662289 -1.402044 2.141898 -0.165730 0.812027 2.786989 -1.220970 -2.598700 0.102967 -1.083631 -0.529707 0.398151 1.572471 -0.643565
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -1.940290 -0.225343 0.310212 2.633839 0.333033 -1.742357 1.196550 -0.863035 0.764277 0.743685 2.180599 -1.783679 2.184659 -0.433675 -0.707746 -1.942320 2.838002 -1.121953 -0.694481 -1.386817
wb_dma_ch_pri_enc/wire_pri22_out 1.649650 0.350056 -0.793703 -1.141814 0.893926 0.132099 -0.684388 -1.470595 2.150084 -0.153869 0.802950 2.749398 -1.225846 -2.578540 0.125296 -1.045946 -0.510282 0.391748 1.546638 -0.621044
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.121509 2.101236 0.265441 -2.030079 -1.085327 1.035348 0.639991 -1.738703 0.861461 -1.464284 -0.148110 0.798764 -2.084412 -2.844733 -1.032154 -0.402231 1.958640 -0.648197 -0.362566 -1.685898
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.459509 1.047033 -1.506500 -2.456080 -0.877570 -0.340449 -0.781368 3.726820 -1.233699 -1.444130 -0.281092 -0.128098 0.807355 3.037011 -0.758303 0.153464 1.295985 -0.206248 0.959702 -0.540895
wb_dma_ch_sel/assign_143_req_p0/expr_1 3.075938 2.028069 -0.012453 -0.899283 -0.811730 -0.508499 -2.116878 2.192209 -0.587368 -1.152445 -0.345584 -1.148190 0.668992 2.149121 -0.805638 0.510262 1.443706 -2.956739 0.696084 -0.191898
wb_dma_ch_sel/assign_135_req_p0 3.033902 2.016767 -0.085452 -0.835023 -0.747920 -0.532910 -2.090638 2.102188 -0.577531 -1.169335 -0.352329 -1.058727 0.650370 2.029061 -0.776612 0.440932 1.461216 -2.911809 0.637056 -0.143576
wb_dma_ch_sel/wire_gnt_p0_d 1.687497 1.301316 -1.481128 -2.935085 -3.008663 -0.443231 4.855650 0.368054 0.474533 -1.106274 -1.555186 0.592388 4.916481 -0.933992 -2.768607 -0.790832 5.877131 2.870578 -1.178062 -0.517114
wb_dma_de/assign_20_adr0_cnt_next 0.059234 -1.229894 -0.784529 0.656197 0.207098 1.883109 -1.064191 0.898411 -2.090483 1.125146 0.353043 2.311301 -0.722812 2.204218 -0.740132 -1.013636 -1.470916 0.560466 0.156215 0.397201
wb_dma_wb_if/inst_check_wb_dma_wb_if -2.662347 0.494159 -0.580713 0.585195 -2.748327 -0.564913 -0.024623 -0.282823 -1.956028 0.615375 -2.118047 -1.127713 -0.459393 -3.946934 -0.459835 -1.641948 -0.369587 -0.122819 -3.294731 0.689028
wb_dma_ch_sel/assign_153_req_p0 3.207324 2.063832 -0.054439 -0.818474 -0.659892 -0.450675 -2.061941 2.311698 -0.580662 -1.267625 -0.333417 -1.094493 0.657834 2.089663 -0.835052 0.559843 1.414642 -2.929486 0.760088 -0.223352
wb_dma_de/assign_82_rd_ack/expr_1 1.892030 0.220038 -1.616523 0.358675 2.742455 1.204350 -1.657749 1.796109 -1.682777 0.500196 -2.473157 0.219369 0.804280 -3.826884 0.982165 -1.169563 -2.010677 -1.470534 -0.259339 0.801814
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 1.827081 1.280716 -1.024395 -0.735873 1.021132 0.648132 -1.770660 0.755505 -0.936503 -0.632763 -1.391867 0.260262 -0.121383 -1.501483 0.319515 0.296939 -2.228828 -1.033551 0.554474 1.557614
wb_dma_de/reg_de_csr_we 5.252507 1.572173 -0.325094 0.380837 1.993983 3.071237 2.508251 0.416430 -2.979659 -0.293239 -4.262774 4.987357 1.617680 -2.048612 -1.271106 -0.958007 1.236847 1.438917 1.767443 2.711715
wb_dma/wire_wb0_ack_o -2.132660 3.018246 -1.067901 1.353116 1.298668 -1.953219 0.523917 -0.976528 -1.317617 -0.336557 -0.721121 0.053988 -0.134819 -1.904239 0.057706 0.122938 -0.229720 -0.771880 -2.671278 0.420978
wb_dma_ch_sel/always_9/stmt_1/expr_1 3.295875 1.291890 0.408296 -1.480469 -0.081598 1.694771 0.171009 -1.304018 1.095855 -0.495669 -0.228926 1.799681 -0.240888 -1.101883 -0.936750 0.793720 1.523721 -0.195775 2.239026 -0.751677
wb_dma_ch_pri_enc/wire_pri23_out 1.649505 0.303328 -0.839474 -1.135404 0.958107 0.092449 -0.668445 -1.301374 2.110067 -0.147099 0.852985 2.730914 -1.201528 -2.515799 0.147724 -1.120211 -0.545349 0.414876 1.520950 -0.691325
wb_dma_ch_sel/assign_103_valid 3.970952 1.785188 0.116586 -2.737588 -0.631639 1.107270 -2.080900 2.463964 -0.394014 -0.430633 -1.915594 -0.165075 -0.826646 1.916095 -0.794510 1.524968 0.508790 -2.182994 1.247807 -0.667095
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -1.364019 0.691851 1.741055 -0.219773 -1.385464 -0.737579 -1.739585 -0.701265 0.587301 0.228070 -0.295280 -1.732581 -2.295673 2.534903 0.101184 2.170005 -2.338763 -1.503323 -0.878509 1.234133
wb_dma_rf/wire_ch1_txsz -0.822201 0.388282 -0.918913 0.155390 0.554897 -0.677667 -0.110312 -3.421098 0.236100 -0.340866 0.223149 1.788985 0.544432 -3.612863 0.786352 -1.709628 -2.280439 0.754523 0.362522 3.763422
wb_dma_de/always_23/block_1/stmt_13 0.641803 0.906599 0.907443 -3.100212 -1.590572 -1.384149 -2.712250 -4.202458 2.489337 0.034674 -1.789938 -2.984403 2.291077 0.021568 1.521732 4.162522 -1.908046 -1.307135 0.491608 3.819279
wb_dma_de/always_23/block_1/stmt_14 0.967647 -2.485726 0.315415 -0.627588 3.426767 2.263286 -1.982572 6.903282 -3.064088 5.155220 -4.415228 -0.453271 -2.004663 1.497054 0.898098 -1.259883 0.331548 -3.330980 -1.048549 -4.628638
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 0.350156 -0.466938 -0.924188 1.576594 3.183297 1.300912 -0.119226 0.602235 -0.629142 2.087774 -1.654465 -0.596911 1.305845 -4.644579 0.328317 -1.914528 -0.161166 -1.584697 -0.529349 -1.179627
wb_dma_ch_rf/assign_25_ch_adr0_dewe 0.156656 1.193599 0.541680 -1.480759 -1.933532 -0.707479 -0.237395 -0.852632 0.862523 -1.256699 1.124220 0.009853 -0.924866 2.701745 -0.797793 1.471109 -0.043925 0.324719 0.924837 0.701543
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 1.599231 0.346697 -0.768058 -1.161555 0.858749 0.129509 -0.659224 -1.400186 2.067808 -0.133528 0.825489 2.688156 -1.172118 -2.478899 0.105413 -1.082373 -0.513161 0.385039 1.491848 -0.621087
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 3.650905 0.585039 -0.348782 -1.266229 1.259401 1.726258 -1.801585 3.221657 -1.117856 0.793329 -2.837451 -0.153237 -0.034218 -0.613493 -0.051959 0.076298 0.480974 -2.475132 0.346265 -1.359843
wb_dma_ch_rf/input_ch_sel -0.830864 4.607223 1.228658 -1.392896 0.941143 -1.237002 1.835361 -2.745559 2.156682 1.415925 -4.560378 -0.351857 -3.113749 0.018217 -3.325444 1.799387 -3.597786 -0.974137 -2.399718 0.865777
wb_dma_ch_sel/always_45/case_1/stmt_2 -1.536874 -0.629646 0.588616 1.048420 0.539108 -0.118335 1.510325 -1.084054 1.097082 1.722564 0.699061 -0.876335 0.703824 -0.974635 -0.699521 -0.940017 2.000959 -0.285058 -0.394398 -2.028388
wb_dma_ch_pri_enc/wire_pri4_out 1.714456 0.384648 -0.731151 -1.074230 0.971979 0.247291 -0.643818 -1.449967 2.162147 -0.174204 0.813418 2.792563 -1.250382 -2.588975 0.105499 -0.977019 -0.494221 0.405753 1.600143 -0.754177
wb_dma_ch_rf/wire_ch_txsz_we 2.222459 1.025502 0.074379 0.330865 2.676145 1.473787 -0.219405 0.155004 -0.413810 1.625052 -2.692667 -3.006490 3.520582 -3.737119 -0.123369 -0.381619 1.726096 -3.423224 0.587523 -0.342649
wb_dma_de/assign_70_de_adr1/expr_1 -1.562600 -0.666986 0.579817 1.114482 0.565633 -0.121246 1.462430 -1.013670 1.054499 1.733539 0.687211 -0.883886 0.708573 -0.949706 -0.673463 -0.968877 1.920781 -0.303139 -0.417396 -1.986085
wb_dma_ch_sel/assign_116_valid 3.820578 1.727555 0.073452 -2.640759 -0.539081 1.126923 -1.958256 2.356513 -0.358236 -0.350646 -1.942500 -0.081914 -0.760970 1.675890 -0.814390 1.419579 0.486113 -2.121803 1.127412 -0.718828
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 3.992056 2.976322 0.616286 -3.866541 -1.400182 -0.225729 -1.191783 -2.519883 3.107471 -1.862783 0.769391 0.052783 0.381814 0.958384 -1.075554 2.019080 1.481135 -1.274316 3.623540 0.733495
wb_dma_ch_rf/always_22/if_1/if_1/cond 0.081030 -1.225248 -0.727501 0.586090 0.163416 1.830663 -0.996182 0.929414 -1.948773 1.087678 0.284337 2.252228 -0.729408 2.114645 -0.706138 -0.974741 -1.393957 0.532125 0.181527 0.378606
wb_dma_wb_mast/wire_wb_addr_o -0.740966 -0.618642 -0.924811 1.412682 -0.309203 -0.889137 1.872135 1.961551 -0.705205 -1.617044 1.575150 -1.004138 3.146145 0.387494 -0.327798 -2.164453 0.559562 1.177936 -0.412827 1.758220
wb_dma_ch_rf/reg_ch_csr_r2 2.747955 -0.598365 -3.138527 -0.446810 2.977134 0.593596 -0.913976 4.800468 -0.736496 -0.265785 -0.265897 1.291207 0.695118 -1.995445 0.501959 -1.920104 0.286289 0.237708 0.588379 -3.372604
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -0.220413 -1.058864 -0.932661 -1.480482 -0.348349 -2.063989 -0.783165 -0.871321 1.514535 -0.538888 -1.489791 -0.799949 1.060817 -1.421693 2.344425 2.131542 0.577534 1.403383 -2.387808 -1.164157
wb_dma_ch_sel/assign_11_pri3 2.271567 0.505819 0.042199 0.262034 1.036317 1.992352 0.490913 0.382165 0.304122 -0.420059 -0.047204 0.500527 -0.013352 -1.149823 -0.583648 1.336996 1.146033 0.155807 1.243116 -2.343367
wb_dma_de -2.915941 1.419851 -1.329153 -1.161314 -0.890275 -2.656223 -0.177276 -1.132146 -0.715811 3.777013 -2.258386 0.137619 1.304368 0.380548 -1.867193 -1.727618 -0.686721 -0.875455 -1.922916 1.011981
wb_dma_wb_slv/wire_wb_data_o -5.513011 -1.612105 -0.963124 0.464535 0.933636 -1.979259 3.106788 2.864584 -1.525163 2.676576 0.631204 -2.089879 0.909085 1.626175 -0.625128 -2.250802 -2.154873 0.975948 -1.035523 0.053160
wb_dma_inc30r/always_1/stmt_1 -2.355534 -3.807981 -1.317621 -3.029142 -1.720981 -0.636696 2.905504 0.879611 2.170648 2.340556 -0.887050 -1.980489 4.338841 0.244808 0.555785 0.405611 2.816510 3.775518 -2.399237 -2.206273
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.578289 -0.926842 -1.193109 0.322049 1.068648 -1.500163 -0.826341 -0.040473 1.047819 0.353527 1.063435 1.027125 -0.996448 -1.528283 1.061474 -1.897535 -2.061507 0.618626 -0.629137 0.043270
wb_dma_ch_sel/assign_127_req_p0 4.611657 0.365357 -2.008935 -0.852579 2.010897 2.251674 -0.069759 5.007656 -1.718823 -0.704518 -1.308723 0.390999 1.695535 -0.568607 -0.618618 -0.023867 2.477725 -0.326604 1.408924 -3.590069
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 1.591064 0.356749 -0.778849 -1.167517 0.851737 0.091383 -0.668794 -1.482714 2.105860 -0.131202 0.797205 2.770344 -1.227673 -2.572672 0.104137 -1.125964 -0.520529 0.368588 1.469406 -0.596084
wb_dma_ch_sel/assign_94_valid 0.000246 1.368257 -1.163871 -0.224448 0.347329 -3.951685 -4.307371 -0.554683 1.515917 0.700992 0.050018 -2.081307 3.786653 -2.493594 2.199250 1.595328 -1.856200 -2.329263 1.194946 2.044675
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 0.898139 0.241124 -1.137471 0.374532 3.526477 0.015167 -1.231077 0.274184 0.467281 1.897404 -1.832434 -2.213234 2.800083 -4.939435 0.822897 -2.064315 -0.149676 -3.041303 -0.031603 -0.187923
wb_dma_ch_pri_enc/wire_pri12_out 1.829698 0.392647 -0.766030 -1.211952 0.940701 0.234780 -0.689556 -1.454983 2.213541 -0.212047 0.855216 2.864974 -1.256800 -2.593477 0.079899 -1.077129 -0.499987 0.397773 1.667459 -0.723587
wb_dma_ch_rf/always_20/if_1/block_1 -2.578840 -0.062378 0.195495 -5.310487 -4.522263 -0.969982 -0.492076 0.619733 -1.382544 0.831248 -1.598364 0.222954 -3.010082 3.929827 -0.447164 -1.268510 0.971353 -0.220599 -2.978114 0.784604
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.334206 2.117757 0.242078 -2.104447 -1.040421 1.105865 0.561974 -1.641158 0.909118 -1.539760 -0.149363 0.903656 -2.023866 -2.779422 -1.006762 -0.393216 1.917153 -0.654166 -0.152317 -1.646195
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 3.873116 0.187823 -2.786540 -2.172656 1.913281 0.423175 -1.213848 3.150197 0.083535 -0.395073 -0.433179 2.660712 0.410850 -2.059910 0.091431 -2.391415 0.752464 -0.088445 1.594745 -1.935153
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -1.750168 -0.524330 1.191833 1.259243 0.424047 -0.157008 -1.443119 0.114303 -0.301049 1.540400 -1.435187 -1.844608 -1.322507 -0.106158 0.829322 0.565087 -2.277929 -1.839170 -1.904635 0.581895
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 2.556907 2.100984 0.949089 -1.237152 -0.290391 0.793286 1.318330 -2.076451 1.034945 1.030565 -2.504821 3.975945 -2.032664 -1.086637 -1.721070 0.891027 1.010012 0.524470 0.764371 -0.578860
wb_dma_wb_if/input_slv_din -5.605694 -1.694908 -0.822676 0.670980 0.964161 -1.910246 3.066485 2.937947 -1.553148 2.545548 0.844785 -2.201828 0.774230 1.807937 -0.535899 -2.150584 -2.267734 0.915255 -0.960517 0.025254
wb_dma_ch_sel/assign_94_valid/expr_1 0.086730 1.485372 -1.309515 -0.248558 0.430612 -4.053136 -4.316240 -0.537488 1.502217 0.704087 0.163263 -2.012245 4.064409 -2.646650 2.160013 1.463641 -1.750629 -2.304279 1.390665 2.043807
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 2.701617 0.203141 1.197294 -0.547334 0.896869 -0.020155 -2.682400 2.942729 -0.008936 -0.462588 -0.655090 -0.727222 -0.315926 2.525861 0.672260 -1.059684 -2.027890 -3.129409 1.707837 3.011754
wb_dma_de/always_21 2.986862 2.829296 0.861594 -1.326629 -1.398638 2.019690 0.991188 -3.772893 0.384559 -2.276560 0.247865 1.249195 0.542726 -0.534077 -1.555582 2.852207 0.758793 0.657250 3.048323 2.065032
wb_dma_de/always_22 -1.316714 1.206313 -1.028236 -0.127659 0.571764 -2.603558 -0.244600 -0.298155 -0.755695 5.001945 -2.952739 0.972832 2.370667 1.386201 -2.013535 -0.972559 -0.997084 -1.090186 -0.097935 1.195964
wb_dma_de/always_23 -1.058397 1.382485 -1.039192 -0.229658 0.779211 -2.661196 -0.251525 -0.144076 -0.705873 4.911312 -3.011378 1.194717 2.192019 1.364115 -1.922304 -1.077227 -1.202628 -1.117856 0.211924 1.314361
wb_dma_ch_pri_enc/wire_pri1_out 1.648914 0.296135 -0.844115 -1.119338 0.987578 0.143565 -0.708810 -1.325728 2.129697 -0.154781 0.839121 2.769476 -1.204989 -2.593150 0.123910 -1.078773 -0.559432 0.410987 1.536201 -0.697624
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.553140 -0.995710 -1.220526 0.353430 1.186232 -1.495580 -0.898678 -0.033770 1.103698 0.316569 1.144759 1.061290 -1.006997 -1.601175 1.092045 -1.910580 -2.146838 0.637134 -0.594121 0.000045
wb_dma_de/assign_78_mast0_go -1.641249 -0.917583 -1.176827 0.375298 0.994107 -1.465619 -0.830612 -0.064260 0.947763 0.344155 0.995629 0.945577 -0.919761 -1.439712 1.044567 -1.818125 -2.014314 0.573203 -0.718565 0.065774
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -0.534726 0.374369 -0.249798 1.634979 -0.202616 -1.672854 -0.198645 0.111932 -0.258556 -0.935869 1.617820 -1.054668 1.572315 0.504590 -0.041891 -1.006230 1.055310 -0.832341 -0.345008 0.517007
wb_dma_de/wire_dma_done 2.468487 1.158830 -1.384821 -3.017334 0.949399 -1.560823 -2.306064 -0.465326 1.816855 0.890116 -3.644404 0.211689 1.158192 -1.687250 1.123138 2.556123 -1.939311 -0.267995 -0.139840 0.669618
wb_dma_ch_sel/assign_150_req_p0/expr_1 3.155340 1.992792 -0.094819 -0.858041 -0.746157 -0.431989 -2.077406 2.371774 -0.653375 -1.256354 -0.270616 -1.212820 0.690795 2.199488 -0.843983 0.579319 1.517753 -2.847666 0.722850 -0.287829
wb_dma_rf/input_wb_rf_adr -4.345082 -0.003905 1.039538 -2.273198 -0.635184 -5.301333 -0.360979 0.731638 0.582451 1.703859 -2.501852 -1.939742 0.483471 0.764648 1.559653 -6.341216 -2.443079 -2.650170 -3.082165 7.248419
wb_dma_wb_if -5.083517 1.952324 -0.840411 1.098946 -1.725821 -3.448695 0.996494 -1.681336 -3.345055 1.252416 -3.142104 -0.162322 -0.105879 -2.803256 -0.089038 -3.119384 0.880991 -0.270031 -5.020880 2.309883
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 5.141103 1.605869 -0.333182 0.423675 2.023955 2.945463 2.477825 0.385945 -3.033946 -0.197855 -4.371604 4.894936 1.636371 -2.109522 -1.262859 -0.978216 1.170326 1.357610 1.628041 2.773058
wb_dma_ch_pri_enc/wire_pri25_out 1.571195 0.350577 -0.776007 -1.114661 0.932294 0.104390 -0.657408 -1.370653 2.116640 -0.120368 0.801454 2.703983 -1.225919 -2.521954 0.118206 -1.114674 -0.535327 0.385953 1.494559 -0.608379
wb_dma_wb_mast/reg_mast_cyc -1.646440 -0.958998 -1.204911 0.373509 1.044989 -1.512305 -0.881456 -0.038073 0.978210 0.347101 1.057694 0.978046 -0.969104 -1.492368 1.053176 -1.885859 -2.068568 0.584257 -0.665668 0.071815
wb_dma_ch_rf/input_wb_rf_we -2.216527 -1.760037 -2.196717 -2.161241 -0.911441 -1.339593 0.917665 -3.729074 -2.121969 -0.169130 -3.164183 -2.834051 2.456381 0.073389 0.293030 -2.780261 1.704993 0.134786 -5.513681 1.813326
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -2.358179 -0.092763 0.159913 -5.344331 -4.439070 -0.806238 -0.507992 0.641405 -1.359415 0.847693 -1.639935 0.345548 -2.938437 3.820892 -0.517359 -1.299653 1.039165 -0.195128 -2.909652 0.712521
wb_dma_de/always_6/if_1 0.826630 0.125228 -1.105741 0.591679 3.626760 0.089660 -1.072761 0.203234 0.509696 1.892786 -1.602750 -2.215855 2.736375 -4.962715 0.797565 -2.171990 -0.094936 -2.918331 0.036422 -0.330751
wb_dma_wb_slv/always_4/stmt_1 -1.985974 0.913162 1.739429 -0.427115 -3.805637 -3.199073 -0.793306 -1.614702 -3.635854 0.379224 0.085772 -1.699203 1.781346 3.444646 -0.337239 -5.441720 0.975905 -4.416434 1.662340 8.765918
wb_dma_de/assign_3_ptr_valid 1.109994 1.517932 1.453992 -0.209597 0.233614 0.664573 2.628078 -2.891136 2.107338 2.540010 -1.749443 2.971581 -1.303567 -1.964485 -2.316282 -0.010553 2.834715 0.207428 0.439005 -2.577453
wb_dma_wb_mast/input_pt_sel -0.472015 -2.114711 -1.329202 2.333531 2.418422 1.545938 2.971087 0.022347 -1.483095 -1.382181 0.246274 2.484854 2.770804 -2.995453 0.900205 -3.416083 -3.242090 3.975135 0.678896 5.569586
wb_dma_ch_pri_enc/wire_pri15_out 1.676359 0.344861 -0.772275 -1.186678 0.867584 0.198485 -0.615078 -1.388748 2.028341 -0.170881 0.735341 2.680318 -1.157889 -2.497301 0.073062 -1.029598 -0.425664 0.355615 1.488061 -0.657073
wb_dma_wb_slv/input_wb_we_i 2.479133 -1.269331 -1.386872 2.051845 1.824056 -0.476182 -2.239601 3.858031 -1.397266 -2.860520 4.385616 3.767929 0.753031 5.900248 -0.131533 -4.672412 -2.939702 0.535884 3.387851 4.707416
wb_dma_de/reg_tsz_cnt_is_0_r 2.466514 0.383803 -0.728490 1.910759 2.963424 3.109322 -0.447705 3.279657 -3.442889 0.298387 -3.325553 -1.935474 1.944022 -2.729226 0.363446 1.208246 -0.510480 -1.667392 -0.546738 -0.833445
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 1.682460 -3.878006 -0.311532 -1.040527 4.108762 2.006104 -1.736730 2.766972 -1.676435 4.360559 -4.469714 2.242062 0.353004 -1.227814 2.839940 -1.334893 -1.418923 -0.409980 0.264811 -0.205691
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 1.582201 0.325099 -0.723346 -1.143339 0.869798 0.146970 -0.653899 -1.420439 2.118287 -0.156767 0.821639 2.699485 -1.199292 -2.478029 0.072146 -1.036678 -0.505582 0.379723 1.499005 -0.635331
wb_dma/wire_mast1_drdy -0.070865 -0.252692 -2.480566 -2.180807 0.345590 -1.760374 -1.075584 0.926238 0.151799 0.690916 -0.802094 2.032803 -0.275764 -2.036168 0.762893 -2.915568 -0.350072 0.269194 -0.939771 -0.168769
wb_dma_ch_rf/wire_ch_csr_we -1.808248 -0.924741 -3.184020 -3.261260 -1.173727 -0.366996 2.242339 -0.157216 -2.883539 2.511745 -2.794298 -0.983843 3.547359 1.741688 -2.207900 -2.503506 0.760340 0.944067 -2.547919 1.333992
wb_dma_ch_pri_enc/inst_u9 1.684630 0.345394 -0.766473 -1.146154 0.917846 0.178034 -0.650868 -1.472160 2.150736 -0.195171 0.877143 2.820884 -1.266567 -2.601418 0.073406 -1.019263 -0.500922 0.432068 1.581435 -0.700488
wb_dma_ch_rf/assign_8_ch_csr -4.414752 1.104580 -1.761068 -1.104712 -1.596561 -3.163297 1.357369 0.603014 -2.398137 3.138137 -2.949966 -1.692407 1.067670 0.047743 -1.618530 -1.576599 -1.820439 -0.879459 -3.705405 1.803934
wb_dma_ch_rf/wire_this_ptr_set 2.670940 2.192608 0.998529 -1.242391 -0.280274 0.849057 1.289696 -2.226759 1.174198 0.966467 -2.469030 4.049352 -2.094463 -1.238747 -1.711405 0.980762 1.025265 0.517137 0.871067 -0.639865
wb_dma_ch_pri_enc/inst_u5 1.554843 0.317911 -0.792174 -1.055116 0.983994 0.176598 -0.653494 -1.396772 2.137568 -0.118728 0.848759 2.747940 -1.280086 -2.646019 0.144254 -1.085304 -0.596204 0.447723 1.485156 -0.724774
wb_dma_ch_pri_enc/inst_u4 1.498824 0.289434 -0.802277 -1.053576 0.943707 0.097215 -0.656329 -1.518250 2.164397 -0.085305 0.858609 2.802942 -1.281521 -2.676994 0.150743 -1.103528 -0.655974 0.435645 1.466360 -0.630396
wb_dma_ch_pri_enc/inst_u7 1.614625 0.363611 -0.781827 -1.199408 0.853069 0.141535 -0.648139 -1.407928 2.093549 -0.144431 0.746935 2.736628 -1.167671 -2.493844 0.091519 -1.055584 -0.498257 0.369377 1.512907 -0.585182
wb_dma_ch_pri_enc/inst_u6 1.681970 0.324624 -0.754166 -1.061525 0.987473 0.220607 -0.653316 -1.335040 2.127054 -0.191742 0.883130 2.725516 -1.250651 -2.556436 0.116785 -1.017656 -0.509440 0.406490 1.614880 -0.741961
wb_dma_ch_pri_enc/inst_u1 1.737725 0.393005 -0.790462 -1.167172 0.857859 0.208648 -0.644738 -1.409799 1.995119 -0.192191 0.752345 2.688018 -1.124424 -2.472994 0.041531 -0.999576 -0.415827 0.339113 1.529453 -0.633696
wb_dma_ch_pri_enc/inst_u0 1.853260 0.396764 -0.773056 -1.207349 0.956295 0.255323 -0.676923 -1.309405 2.097136 -0.165617 0.759305 2.803095 -1.141345 -2.539889 0.054530 -1.012315 -0.445834 0.369338 1.652240 -0.761515
wb_dma_ch_pri_enc/inst_u3 1.777920 0.365396 -0.730915 -1.102958 0.955323 0.323854 -0.625687 -1.387677 2.158355 -0.186172 0.807069 2.759027 -1.205689 -2.572090 0.073790 -0.918554 -0.424943 0.420535 1.619937 -0.821379
wb_dma_ch_pri_enc/inst_u2 1.681018 0.341546 -0.768184 -1.185527 0.916491 0.137889 -0.707319 -1.379758 2.115603 -0.147699 0.828769 2.757493 -1.207086 -2.525673 0.127381 -1.071148 -0.522781 0.387416 1.550215 -0.645304
wb_dma/wire_de_start -0.059413 1.344402 -1.234682 -0.188213 0.547756 -4.115682 -4.366762 -0.378851 1.571009 0.774170 0.119187 -2.056730 3.846161 -2.603276 2.231029 1.452756 -1.929874 -2.329718 1.209654 1.950357
wb_dma_ch_sel/assign_130_req_p0/expr_1 1.833344 -0.754190 -1.511104 1.812613 1.987368 1.037313 0.298360 6.380262 -2.494421 -0.588648 -1.109387 -2.308201 3.155077 -0.291880 -0.044262 -1.473232 0.665928 -1.011756 -0.974109 -1.132453
wb_dma_rf/wire_ch_stop 4.152884 1.320835 -2.224010 -3.473634 0.138701 -0.139334 -1.400195 2.413471 0.867047 -1.581521 0.596282 2.586522 -0.347550 0.606964 -0.621787 -0.958763 0.700479 0.145674 2.540689 -1.151609
wb_dma/wire_mast0_dout -2.621352 2.645672 0.595159 1.294028 -1.351719 -2.311004 0.630686 -1.873461 -2.640143 0.561886 -3.856467 1.113466 -0.643467 -1.103355 0.071715 -0.776814 0.448172 -0.429721 -4.521970 3.821418
wb_dma_ch_rf/input_de_adr0 -3.613052 0.085968 0.182084 -3.934769 -2.707598 -1.211973 -1.379887 0.451413 -1.659254 0.889777 -1.514471 -0.191105 -4.525966 2.846781 0.480150 -0.645934 -0.933425 -0.695550 -3.335212 -0.062743
wb_dma_ch_rf/input_de_adr1 -1.503917 -0.620482 0.544513 1.035364 0.512826 -0.061486 1.502540 -0.991878 1.058649 1.709182 0.631074 -0.798441 0.675768 -0.969118 -0.711307 -0.960783 1.927398 -0.257357 -0.365159 -2.030911
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.682916 -0.988274 -1.205671 0.437218 1.102156 -1.541549 -0.864344 -0.103320 1.018679 0.360323 1.086560 0.992485 -1.041990 -1.569952 1.096149 -1.860036 -2.164026 0.640428 -0.712901 0.034927
wb_dma_wb_if/input_wbs_data_i -2.661024 2.507331 0.615553 1.183154 -1.306109 -2.275121 0.639009 -1.781474 -2.433925 0.521737 -3.670257 1.103495 -0.725372 -1.154759 0.140631 -0.769804 0.494161 -0.316246 -4.468747 3.531404
wb_dma_de/reg_tsz_dec 0.588551 -0.057465 -0.868643 1.591302 2.040164 1.273777 -0.976611 3.264848 -3.805106 0.545310 -3.281068 -2.411247 2.140408 -1.453120 0.882095 -0.056237 -1.491806 -1.856893 -1.575970 1.463358
wb_dma_ch_sel/input_ch0_am0 0.085259 -1.313962 -0.730278 0.596183 0.132033 1.882872 -1.030899 1.003198 -2.083889 1.167460 0.330383 2.387831 -0.736042 2.325536 -0.747449 -1.005557 -1.440060 0.582034 0.192983 0.386966
wb_dma_ch_sel/input_ch0_am1 0.959201 -1.342260 -0.799129 -1.683259 -0.132199 -0.379024 -0.846300 -0.063547 1.612156 0.467133 -0.571365 -0.393038 1.617406 -0.093914 1.114703 2.317936 0.474231 1.181891 -0.010641 -1.627513
wb_dma_ch_sel/assign_162_req_p1 -1.625304 -0.966939 -1.226717 0.350293 1.043571 -1.510321 -0.851517 -0.009667 0.975039 0.325660 1.055152 0.974227 -0.929324 -1.452530 1.051224 -1.848250 -2.050570 0.567362 -0.713026 0.071690
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 1.819897 0.965258 -0.006073 1.879629 1.637833 3.056347 1.596282 -1.249796 -1.357507 -0.931675 -0.723121 -0.106331 1.721882 -3.268401 -0.459861 1.981765 0.487345 0.660371 1.184842 -0.287153
wb_dma_rf/wire_ch5_csr -2.456065 -0.055668 -0.990090 -0.165401 -3.567273 -0.454439 -0.517374 -1.180056 -3.549726 1.553925 -2.541806 -0.423782 1.029796 -1.222404 0.174954 -0.533698 0.967719 -0.663606 -4.537944 2.237884
wb_dma_ch_rf/wire_ch_am1_we -0.244080 -1.021853 -0.870238 -1.488209 -0.361421 -2.197991 -0.724320 -1.086379 1.627637 -0.701468 -1.449375 -0.851163 1.050400 -1.495111 2.425478 2.127163 0.573259 1.388026 -2.478205 -1.073954
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -1.701206 -0.942398 -1.246735 0.358028 1.028279 -1.515667 -0.852434 -0.086998 0.966884 0.369676 1.031993 1.022022 -0.957716 -1.514449 1.079311 -1.891999 -2.095789 0.622868 -0.720731 0.082621
wb_dma_ch_rf/always_2/if_1/if_1/block_1 1.008015 1.503719 1.513623 -0.130362 0.198128 0.670144 2.704621 -3.102903 2.074039 2.625482 -1.779401 3.089829 -1.408577 -1.994473 -2.308814 -0.010404 2.812062 0.231031 0.401651 -2.420916
wb_dma_inc30r/wire_out -3.736179 -3.783607 -2.493255 -3.255972 -2.330460 0.470894 2.154794 1.381014 -0.031452 2.379022 -0.779360 -0.580692 2.388820 0.180124 -0.291353 -1.765932 1.982304 3.629676 -4.477611 -2.592028
wb_dma_ch_pri_enc/reg_pri_out 1.630705 0.333041 -0.800236 -1.137686 0.937232 0.118440 -0.657156 -1.323870 2.049149 -0.154848 0.804561 2.710163 -1.165442 -2.556128 0.116540 -1.102275 -0.525908 0.402812 1.499605 -0.675592
wb_dma/input_wb0_we_i 2.601502 -1.298571 -1.330603 2.109693 1.830376 -0.259857 -2.149160 3.762422 -1.518218 -2.757791 4.282185 3.861576 0.839075 5.900647 -0.170281 -4.576896 -2.853646 0.586646 3.543373 4.806971
wb_dma_de/always_2/if_1/if_1/stmt_1 -2.575784 -2.725111 -2.473648 -3.930072 -2.748942 0.004683 -0.858809 0.651550 -0.576466 1.782893 -1.500742 0.173072 0.320120 1.045835 0.663835 0.330237 0.803522 2.424200 -4.548768 -2.439583
wb_dma_ch_rf/wire_ch_txsz_dewe 3.469662 0.386074 0.864144 2.954077 3.588383 3.207477 -0.801253 3.380831 -2.129341 -1.389911 -1.077720 -2.208385 1.687073 -0.524153 0.475204 1.351285 -1.973698 -2.062875 1.992730 1.285480
wb_dma_de/always_22/if_1/stmt_2 -1.447501 1.280429 -1.061586 0.122693 0.765940 -2.650832 -0.191744 -0.279524 -0.914675 5.034133 -2.972523 1.068412 2.317287 1.280438 -2.010003 -1.117593 -1.109457 -1.103968 -0.117126 1.248065
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 3.488604 -0.070699 -0.392849 -0.098292 1.659203 0.403710 -1.044923 4.767297 -0.580897 -1.971636 0.972243 -0.323309 1.344854 2.799299 0.156355 -1.209522 -0.202844 -1.004593 2.742055 0.891459
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.566664 0.286863 -0.833429 -1.086344 0.966943 0.141940 -0.650116 -1.330233 2.127604 -0.123653 0.805468 2.734396 -1.244701 -2.561740 0.127641 -1.090515 -0.544334 0.434986 1.496349 -0.756546
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -0.305481 -0.991106 -0.886178 -1.381713 -0.325300 -2.115428 -0.712395 -0.916909 1.472151 -0.651817 -1.394819 -0.770698 0.960550 -1.440017 2.374266 1.962474 0.534550 1.326530 -2.423957 -1.032763
wb_dma_ch_sel/assign_149_req_p0/expr_1 3.128891 2.024561 -0.140390 -0.915287 -0.754779 -0.495427 -2.070304 2.380171 -0.693448 -1.213194 -0.396780 -1.169299 0.786402 2.145305 -0.835181 0.475914 1.503935 -2.870032 0.647919 -0.202885
wb_dma/wire_de_ack 2.717556 4.135204 1.066337 -2.008938 -0.981965 0.036467 1.031708 -4.594121 1.299285 -0.826789 -2.106847 1.468554 0.379674 -1.047963 -1.695848 2.780105 0.354003 -0.020115 2.013520 2.786204
wb_dma_wb_mast/always_1/if_1 -2.641890 2.618074 0.666493 1.229094 -1.323732 -2.198475 0.708353 -1.919320 -2.521943 0.523320 -3.799475 1.049608 -0.650020 -1.224115 0.087997 -0.717756 0.486132 -0.339950 -4.527516 3.601916
wb_dma_wb_if/wire_wb_cyc_o -1.613694 -0.941155 -1.238474 0.359133 1.071886 -1.490513 -0.849866 -0.010027 1.000546 0.323483 1.046010 0.967508 -0.982557 -1.506024 1.033027 -1.891085 -2.067214 0.626319 -0.678322 0.040744
wb_dma_ch_sel/assign_143_req_p0 3.390044 2.006999 -0.089964 -0.904256 -0.637556 -0.376357 -2.251818 2.474656 -0.548240 -1.246139 -0.347560 -1.137983 0.634942 2.186262 -0.759098 0.603871 1.460112 -2.987215 0.795935 -0.362899
wb_dma_wb_mast/wire_mast_err 3.775284 1.297011 -2.339432 -3.531807 -0.002406 -0.234584 -1.309934 2.207138 0.715650 -1.306346 0.293175 2.491995 -0.381654 0.316067 -0.631869 -0.839311 0.852859 0.267840 2.100110 -1.440399
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 2.332047 0.486038 0.011659 0.223167 1.064407 2.053213 0.502029 0.370542 0.310192 -0.406931 -0.079010 0.501067 0.016183 -1.175151 -0.615043 1.335838 1.191541 0.161982 1.281393 -2.441238
wb_dma/wire_slv0_dout -2.460054 0.578255 2.126502 -0.447856 -3.818245 -3.035840 -1.137216 -1.549172 -3.704252 1.151472 -1.041347 -2.793505 1.764902 3.618351 -0.350313 -5.250072 0.160884 -5.236255 0.587883 9.201962
wb_dma_ch_sel/reg_am1 0.935806 -1.365394 -0.778176 -1.695441 -0.125970 -0.355650 -0.867971 -0.071607 1.611819 0.466139 -0.614697 -0.418053 1.604713 -0.098733 1.124247 2.285662 0.497288 1.145396 -0.023253 -1.612265
wb_dma_ch_sel/input_next_ch 2.635433 1.065798 -1.440127 -3.025557 1.105348 -1.458495 -2.420577 -0.434949 1.957469 0.945873 -3.734719 0.338561 1.039046 -1.862530 1.263316 2.778445 -2.000137 -0.224775 -0.157340 0.354714
wb_dma_de/always_9 0.353554 -0.067944 -0.763462 1.594620 1.944943 1.170761 -0.996463 2.981016 -3.670030 0.679780 -3.256160 -2.391260 1.853852 -1.498342 0.931004 0.036952 -1.621929 -1.845113 -1.696832 1.379986
wb_dma_de/always_8 2.268398 -0.338567 -1.632638 -0.986702 2.310615 0.299636 -2.693975 3.288164 -0.108059 1.060899 -1.784751 0.877994 -0.945603 -2.107537 0.983210 -1.774355 -1.472681 -1.872244 -0.212331 -1.389871
wb_dma_wb_mast/always_1/if_1/cond -2.858236 2.569936 0.615449 1.319612 -1.366368 -2.314897 0.718480 -1.876956 -2.719430 0.675255 -3.933364 1.054168 -0.686889 -1.163933 0.101400 -0.869303 0.563689 -0.404522 -4.736163 3.706428
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.411525 0.544324 -2.382843 -1.020699 -1.189783 -1.391192 1.136358 5.131736 -1.870924 -2.824767 1.046675 -1.070266 3.808893 2.987216 -1.066158 -1.918495 1.838321 0.966187 0.250866 1.177092
wb_dma_rf/always_1/case_1/stmt_12 -2.698132 0.595267 1.466597 1.201131 -1.712048 0.627453 -0.133893 -1.933898 -1.777164 2.795562 -1.970280 0.778422 -1.961523 -3.276747 0.322618 -0.018571 0.175924 -1.344505 -1.906031 0.643057
wb_dma_rf/always_1/case_1/stmt_13 -0.885674 0.178256 -0.188041 -0.036423 -0.065040 -1.769867 0.012446 -0.779341 0.270601 -1.097315 -1.000507 -0.407327 -0.444660 -1.468102 1.416049 0.110615 0.065275 0.347208 -2.399875 0.239096
wb_dma_de/always_3 -1.238468 -2.406387 -1.070905 0.680384 0.079316 -1.483552 2.155050 0.657315 1.813869 0.578883 1.419676 -2.115855 5.166864 -0.574596 0.207544 -0.745490 2.726765 1.818924 -0.764410 -1.493218
wb_dma_de/always_2 -1.559404 -1.126552 -0.560101 -6.586592 -4.318792 -1.345054 -1.504180 0.496088 0.015911 1.175802 -2.137944 -0.205322 -1.425617 3.650984 0.644459 0.815607 1.227931 0.598603 -2.862323 -0.603964
wb_dma_de/always_5 3.997542 0.678822 -0.379868 -1.455080 1.187671 1.847317 -1.765252 3.188296 -1.092695 0.682625 -2.884069 0.036647 0.084888 -0.599589 -0.185735 0.013434 0.707501 -2.463693 0.575245 -1.318504
wb_dma_de/always_4 2.084027 -0.405901 -1.617137 -0.873075 2.374191 0.282907 -2.630741 3.314670 -0.213056 1.141551 -1.839990 0.825387 -0.967184 -2.149302 0.992362 -1.836501 -1.542646 -1.840882 -0.345340 -1.358873
wb_dma_de/always_7 2.322097 0.349792 -0.824329 1.771571 2.812592 2.934298 -0.394454 3.348255 -3.519375 0.287138 -3.278033 -2.011246 2.054443 -2.537707 0.332616 1.061057 -0.402747 -1.601653 -0.625862 -0.675875
wb_dma_de/always_6 0.608518 0.125425 -1.247331 0.391526 3.484497 -0.061192 -1.077004 0.106106 0.516358 1.955478 -1.721351 -2.131773 2.670764 -5.109447 0.817018 -2.219854 -0.118233 -2.806546 -0.198345 -0.371637
wb_dma_ch_sel/input_ch3_txsz 3.421873 1.363631 0.414669 -1.516309 -0.112610 1.748306 0.194949 -1.370956 1.119343 -0.567378 -0.252430 1.821175 -0.237660 -1.113230 -0.977232 0.832651 1.624099 -0.207282 2.326698 -0.780657
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -1.423708 -0.518005 1.198734 1.210569 0.512689 0.002365 -1.501556 0.233617 -0.205641 1.425935 -1.397359 -1.717525 -1.328828 -0.086239 0.816409 0.667141 -2.235940 -1.829702 -1.692622 0.435915
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -1.694288 -1.018708 -1.271595 0.386178 1.107042 -1.591727 -0.895477 0.010726 1.026462 0.364133 1.085805 1.024775 -1.030311 -1.547328 1.107585 -1.972628 -2.175129 0.640136 -0.689114 0.027495
wb_dma_ch_rf/always_11/if_1 3.001539 -0.577097 -3.075104 -0.463974 3.043833 0.842223 -0.861633 4.916109 -0.758068 -0.348350 -0.282898 1.288840 0.737277 -1.961956 0.426221 -1.805993 0.443090 0.249830 0.726546 -3.507758
wb_dma_ch_sel/assign_147_req_p0/expr_1 3.232172 2.060323 -0.040383 -0.982066 -0.796969 -0.462383 -2.024822 2.325771 -0.532632 -1.367656 -0.206040 -1.103427 0.714504 2.289171 -0.878489 0.545324 1.514132 -2.819554 0.876641 -0.165945
wb_dma_ch_sel/always_45/case_1/cond -1.794362 -0.237110 0.274047 2.523825 0.243963 -1.623437 1.188398 -0.816956 0.744988 0.661900 2.177512 -1.721786 2.165032 -0.370562 -0.686474 -1.868052 2.898133 -1.018714 -0.615194 -1.421383
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -0.558873 0.376096 -0.262232 1.662276 -0.227657 -1.663068 -0.198177 0.030487 -0.275587 -0.942124 1.580629 -1.055926 1.593989 0.457884 -0.025828 -1.042363 1.000147 -0.792214 -0.388853 0.539402
wb_dma_de/assign_68_de_txsz 2.899573 0.960879 -0.951109 0.896117 3.322692 1.911457 -1.474331 2.910242 -2.320141 0.051456 -3.379305 -3.549004 3.300530 -3.034495 0.868863 1.102259 -0.499844 -2.929682 0.007577 0.124881
wb_dma_de/always_23/block_1/case_1/block_10/if_2 3.206337 3.352679 0.537430 -2.401323 -0.905657 0.572591 -0.124630 -3.986367 1.440853 -2.238292 0.071055 -0.654939 2.048975 -0.933587 -0.902230 2.504396 0.740702 -0.730113 3.276802 2.856557
wb_dma_ch_rf/always_20/if_1 -2.453006 0.020997 0.144162 -5.349193 -4.416032 -0.859848 -0.529304 0.468181 -1.288541 0.809618 -1.596736 0.282372 -3.041058 3.675123 -0.493303 -1.329677 0.941231 -0.246698 -2.945134 0.735311
wb_dma/input_wb0s_data_i -2.615013 2.528296 0.565442 1.316774 -1.242047 -2.151422 0.699855 -1.655393 -2.618862 0.524704 -3.701571 1.103116 -0.604767 -1.035696 0.103215 -0.783330 0.556996 -0.301652 -4.450694 3.585472
wb_dma_de/reg_dma_done_d 1.882868 2.683606 -0.639425 -1.534268 1.220774 -1.221518 -1.711747 -0.435924 0.299545 0.567503 -3.529747 0.799149 -0.481748 -1.863898 0.033316 0.463779 -2.590995 -1.609153 -0.156900 2.302531
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 0.225352 1.111818 0.498763 -1.440994 -1.895080 -0.676099 -0.247329 -0.774121 0.818830 -1.264603 1.118287 -0.007870 -0.906089 2.719233 -0.739335 1.445781 -0.046752 0.326898 0.961478 0.665175
wb_dma_wb_slv/assign_1_rf_sel -1.612292 4.768030 -0.446367 2.645271 2.110419 -5.063001 0.044378 2.181672 -0.454312 -3.367403 2.000978 -1.945430 -0.710896 2.705042 -0.590537 -0.547433 -1.113459 -2.495131 -1.239043 1.023657
wb_dma_ch_rf/assign_23_ch_csr_dewe 5.098839 1.474392 -0.230850 0.650387 2.082809 3.066837 2.602665 0.414970 -3.167597 -0.239415 -4.309598 4.970474 1.677039 -1.994187 -1.277555 -1.046423 1.146009 1.441871 1.685589 2.947863
wb_dma_de/always_4/if_1/if_1/cond 2.269343 -0.265888 -1.648282 -1.003128 2.218949 0.324748 -2.509755 3.272302 -0.292758 1.080306 -1.918131 0.837032 -0.752347 -2.092608 0.860522 -1.802436 -1.307787 -1.833632 -0.260873 -1.306936
wb_dma_ch_sel/assign_376_gnt_p1 -1.655270 -0.975464 -1.256087 0.366405 1.095401 -1.535863 -0.869777 0.019570 0.996044 0.351951 1.029382 0.990708 -0.986757 -1.506468 1.084815 -1.916830 -2.076763 0.620443 -0.697271 0.053084
wb_dma_de/wire_wr_ack 1.715099 0.154679 -1.497281 0.542662 2.813005 1.193439 -1.591289 1.523291 -1.521975 0.541475 -2.318061 0.299966 0.591530 -3.977874 1.082209 -1.169271 -2.191281 -1.406134 -0.268208 0.807420
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 1.866682 0.977103 -0.022920 1.795500 1.630178 3.001592 1.555728 -1.230138 -1.274158 -0.938583 -0.716300 -0.104659 1.711025 -3.256340 -0.494586 1.978227 0.524927 0.653504 1.161809 -0.327806
wb_dma_ch_arb/always_1 0.638113 0.613212 -2.550554 -2.788465 -2.174010 -1.679974 3.901731 0.275643 1.516387 -1.025437 -0.345339 1.638881 3.724563 -2.126473 -1.951887 -2.256674 4.180426 3.265928 -1.481977 -0.784786
wb_dma_ch_arb/always_2 0.823593 0.579112 -2.474259 -2.652413 -2.095371 -1.502730 3.956881 0.334128 1.476921 -1.070052 -0.252552 1.491629 4.012418 -2.019278 -2.009058 -2.192441 4.257528 3.266548 -1.219916 -0.705086
wb_dma/wire_ch0_txsz 3.538651 1.763583 -0.636230 -0.980107 2.052941 1.296691 -1.766396 1.106410 -1.514850 0.135274 -3.635525 -2.408762 3.105232 -3.010855 0.557325 0.423611 -0.055712 -3.283536 0.653634 1.715588
wb_dma_de/always_19 1.115288 -1.208260 -0.930457 -3.260401 -1.967152 -0.128318 1.045341 1.128951 1.998039 -1.533683 0.665311 -0.352389 2.339650 2.565184 0.041341 2.598009 0.035641 3.508352 1.119756 0.204245
wb_dma_de/always_18 -0.774765 2.302377 -2.066687 3.264250 -2.152331 -1.097428 -1.497596 -2.482139 -4.310084 -0.634577 2.187658 -1.422296 3.147440 0.114479 -1.530950 0.054976 2.551261 -2.327120 -0.084723 0.539688
wb_dma_de/always_15 3.418710 1.113696 -0.341768 0.158711 1.746666 2.722311 -0.732034 1.651883 -2.582138 0.100798 -3.391478 -0.694488 1.664998 -2.519279 0.036973 0.717337 -0.131415 -1.969998 0.482466 0.836711
wb_dma_de/always_14 3.856625 1.386624 -2.167918 -3.558565 -0.057816 -0.323628 -1.369422 2.163818 0.932942 -1.572309 0.604081 2.587076 -0.460023 0.607181 -0.631984 -0.941266 0.669591 0.214464 2.381485 -1.050620
wb_dma_de/always_11 -0.582511 0.349868 -0.272167 1.636150 -0.250083 -1.677275 -0.195221 0.086383 -0.286343 -0.942783 1.542940 -1.007249 1.546743 0.490377 -0.010225 -1.031097 1.020558 -0.788391 -0.406843 0.534439
wb_dma_de/always_13 2.729742 1.276115 -1.326682 -2.985744 1.131101 -1.518074 -2.469257 -0.546886 1.892967 0.895862 -3.847062 0.314401 1.182839 -1.809731 1.196675 2.764839 -2.069405 -0.384536 -0.003366 0.777653
wb_dma_de/always_12 2.395324 -0.280511 -1.504293 -1.039621 2.228793 0.451483 -2.619821 3.292493 -0.214213 1.113989 -1.955131 0.833519 -0.837178 -1.995738 0.856468 -1.656531 -1.355371 -1.972460 -0.195948 -1.281059
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 1.706825 1.096912 1.151155 -2.502400 0.576229 -4.193329 -3.392638 1.559184 2.993315 -3.250245 0.381144 -1.078896 -3.636277 4.381729 1.308252 -2.240172 -4.115085 -3.269750 0.791794 4.295540
wb_dma_ch_sel/assign_155_req_p0/expr_1 3.169983 1.975165 -0.121550 -0.927490 -0.751684 -0.462642 -2.008240 2.310830 -0.563653 -1.213594 -0.272365 -1.080408 0.700212 2.159614 -0.874206 0.466975 1.572216 -2.789603 0.763644 -0.294562
wb_dma_ch_pri_enc/wire_pri13_out 1.803113 0.364778 -0.827450 -1.148424 1.020293 0.215050 -0.659019 -1.392494 2.209807 -0.186488 0.874306 2.851360 -1.215882 -2.612897 0.120509 -1.046818 -0.500746 0.442599 1.639556 -0.756188
wb_dma_de/reg_read_r 3.273700 1.119252 -0.349265 0.290923 1.831928 2.752349 -0.759615 1.670293 -2.725618 0.158454 -3.462312 -0.798673 1.655790 -2.584049 0.033956 0.714448 -0.173496 -2.019022 0.349861 0.790314
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 3.289370 0.722549 -2.836247 -0.622693 2.414092 1.359102 -0.152922 1.420170 -1.462959 -0.825870 -1.144927 1.989126 2.062168 -4.103459 0.246386 -1.669434 0.129189 0.391737 1.411081 0.115614
wb_dma/assign_9_slv0_pt_in -2.213628 3.187274 -1.114492 1.281218 1.366995 -2.022141 0.469050 -0.980542 -1.440043 -0.236186 -1.037950 0.054547 -0.122692 -2.157189 0.043179 0.125694 -0.243464 -0.872678 -2.963289 0.432452
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 3.209165 3.285318 0.558956 -2.369303 -0.931097 0.671854 -0.027686 -3.917301 1.405187 -2.284549 0.114280 -0.631105 2.079183 -0.867745 -0.927050 2.459433 0.784046 -0.698178 3.306218 2.906590
wb_dma_ch_rf/always_17/if_1/block_1 0.806013 0.147899 -1.218131 0.479713 3.628339 0.123840 -1.065056 0.222690 0.486859 1.900416 -1.666779 -2.119149 2.751834 -5.086690 0.800313 -2.110909 -0.069495 -2.806068 -0.014442 -0.362588
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -4.351797 1.940801 -3.420731 -1.676882 -2.247270 -2.309103 -0.493237 -0.310222 -1.587008 5.429419 -0.271018 0.624684 3.148695 -0.924070 -2.625556 -0.662164 0.348714 0.252720 -0.862825 -1.531023
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 3.994209 0.582520 -0.428987 -1.293139 1.339532 1.987708 -1.787370 3.487220 -1.151361 0.741322 -2.874997 -0.149454 0.076387 -0.645623 -0.122000 0.140125 0.662533 -2.504833 0.455892 -1.610714
wb_dma_de/assign_20_adr0_cnt_next/expr_1 0.084249 -1.299084 -0.793483 0.617817 0.183186 1.950300 -1.019113 0.935586 -2.081120 1.168931 0.314994 2.351950 -0.728760 2.204823 -0.760389 -1.003011 -1.452331 0.607735 0.160492 0.346608
wb_dma_ch_pri_enc/wire_pri2_out 1.643762 0.299164 -0.851971 -1.157587 0.956423 0.146493 -0.675623 -1.390406 2.165309 -0.154257 0.834004 2.852454 -1.266336 -2.615210 0.115522 -1.123223 -0.561642 0.468172 1.562430 -0.707713
wb_dma_de/always_11/stmt_1 -0.658256 0.365676 -0.251306 1.752569 -0.282856 -1.753360 -0.154117 0.075824 -0.275140 -1.019488 1.654819 -1.132457 1.650488 0.502111 -0.045258 -1.068982 1.018497 -0.835873 -0.421813 0.619182
wb_dma_ch_rf/wire_ch_adr1_we -1.956991 -0.220544 0.259673 2.682063 0.262465 -1.745496 1.259649 -0.891242 0.745461 0.647233 2.238251 -1.814823 2.279424 -0.439721 -0.678870 -1.959604 2.928170 -1.045943 -0.744973 -1.373693
wb_dma_ch_sel_checker/input_ch_sel 1.114522 0.836610 0.348918 -1.749682 -1.118392 -0.268305 -0.293735 -1.764725 0.884949 -0.152388 -0.156925 1.334431 -0.263377 0.005728 -0.356958 -0.495196 0.418012 -0.313634 1.065747 1.556001
wb_dma_ch_sel/input_ch1_adr1 -1.447284 -0.654515 0.559395 1.027158 0.535521 -0.034812 1.509201 -1.023162 1.049939 1.689848 0.672230 -0.798008 0.692965 -0.958650 -0.697035 -0.897953 1.941721 -0.199255 -0.364145 -2.012107
wb_dma/wire_slv0_pt_in -2.227242 3.010678 -1.097849 1.304282 1.337498 -1.981501 0.493703 -0.986859 -1.476800 -0.256780 -0.936618 0.075099 -0.083784 -2.109596 0.100437 0.111083 -0.245140 -0.774189 -2.893604 0.493589
wb_dma_rf/always_2/if_1/if_1/cond 2.035216 2.175139 0.312465 -2.722196 0.723349 -3.133822 -1.225943 0.868854 1.996493 -0.689869 -3.507449 1.669837 -4.947147 1.437554 -0.259449 -1.001569 -1.984396 -1.770285 -1.586811 0.185645
wb_dma_pri_enc_sub/reg_pri_out_d 1.640419 0.354141 -0.788993 -1.226166 0.866345 0.121916 -0.663130 -1.364687 2.094985 -0.147957 0.816071 2.753280 -1.191266 -2.461145 0.079823 -1.122503 -0.498338 0.369687 1.517390 -0.592131
wb_dma_ch_pri_enc/always_4/case_1 1.665930 0.345765 -0.806992 -1.185022 0.881807 0.117913 -0.690338 -1.357291 2.066391 -0.141499 0.789766 2.744659 -1.169045 -2.526317 0.098587 -1.091360 -0.494853 0.384672 1.529903 -0.655303
wb_dma_ch_pri_enc/wire_pri29_out 1.790374 0.360091 -0.793996 -1.165428 0.989619 0.244149 -0.659473 -1.390110 2.172791 -0.186462 0.854172 2.800959 -1.197930 -2.570795 0.115190 -1.012492 -0.503350 0.409658 1.680743 -0.755422
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 2.767681 1.740254 0.298816 0.095318 0.445016 2.654794 1.260231 -2.929360 -0.545064 -1.010518 -0.965566 1.113998 1.500535 -3.179762 -0.787485 1.378327 0.862201 0.285979 2.014786 1.381482
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 1.047805 0.284971 -1.096306 0.434992 3.446799 0.099892 -1.114544 0.108631 0.573234 1.671167 -1.443177 -2.083091 2.723148 -4.810203 0.737474 -2.032940 -0.090185 -2.844869 0.284067 -0.126384
wb_dma_de/wire_read_hold -1.679174 -0.953255 -1.188367 0.357464 1.028212 -1.508959 -0.837599 -0.057670 1.001604 0.363885 1.024085 0.957426 -0.979485 -1.479708 1.046492 -1.886940 -2.096994 0.595927 -0.704404 0.086032
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -1.958486 -0.254827 0.283237 2.588366 0.279442 -1.714625 1.172026 -0.790275 0.706115 0.666522 2.148100 -1.785543 2.171187 -0.298564 -0.648649 -1.888777 2.801791 -1.069231 -0.700391 -1.298481
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 2.316919 0.512117 0.026127 0.232796 1.038709 2.022939 0.482973 0.386934 0.287518 -0.407354 -0.047201 0.495349 -0.024463 -1.121168 -0.632676 1.367434 1.139546 0.161371 1.274739 -2.379570
wb_dma_ch_rf/wire_sw_pointer 0.870154 1.249797 -1.431974 -0.824827 0.639513 -4.257947 -2.112236 -1.519421 1.831078 -1.109506 -2.639535 -0.797208 1.802090 -2.490145 2.404800 2.008495 -0.715991 -0.242569 -2.739227 0.946564
wb_dma/wire_slv0_din -7.735506 0.091847 2.195147 -1.856988 -0.144996 -6.106579 1.560220 2.530210 -1.820941 5.663792 -4.114555 -2.131077 -2.952402 -0.205329 1.957308 -3.309918 -2.325797 -3.167164 -2.013091 2.433965
wb_dma_ch_rf/input_dma_err 4.117789 1.338508 -2.246308 -3.528045 0.105805 -0.142967 -1.396997 2.207377 0.939324 -1.557382 0.519975 2.634602 -0.422452 0.359488 -0.629454 -0.848782 0.798278 0.230914 2.490300 -1.311807
wb_dma_ch_sel/assign_158_req_p1 -1.434828 -0.883692 -1.114131 0.350008 1.064470 -1.379073 -0.794657 -0.068243 1.031681 0.282820 1.070888 0.986951 -0.977695 -1.460441 1.001892 -1.737154 -1.967971 0.603514 -0.562009 -0.034703
wb_dma_ch_rf/assign_17_ch_am1_we -0.168236 -1.028771 -0.912378 -1.446683 -0.272119 -2.096080 -0.757336 -0.983988 1.579457 -0.670819 -1.487619 -0.792845 1.042067 -1.539622 2.406001 2.111978 0.592802 1.404361 -2.439528 -1.170274
wb_dma_ch_rf/assign_7_pointer_s -1.933556 0.136552 -0.201256 0.203728 -1.231610 -0.446809 0.626524 -2.300574 -1.256546 -0.558958 -0.901006 -1.073474 -0.309895 -1.054582 -0.067839 -0.447079 1.116742 -0.251547 -2.823809 0.315487
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 1.673085 0.359645 -0.774065 -1.119079 0.965819 0.189850 -0.653164 -1.382046 2.119986 -0.183926 0.842488 2.748106 -1.243277 -2.554289 0.077387 -1.024871 -0.516385 0.401347 1.542877 -0.736841
wb_dma_wb_slv/always_5/stmt_1 2.784994 1.414682 -0.142317 0.257827 -0.393824 -1.996209 -1.312038 3.715158 -0.091082 -3.917518 3.474780 -1.371176 2.034644 5.478193 -0.573265 -0.830310 0.691107 -1.521589 2.959507 2.149333
wb_dma_ch_sel/assign_161_req_p1/expr_1 -1.592067 -0.944087 -1.226304 0.341757 1.052269 -1.500612 -0.834545 -0.016342 0.956117 0.340037 1.040447 0.944802 -0.916534 -1.441042 1.022332 -1.868793 -2.028479 0.610446 -0.678818 0.065385
wb_dma_wb_mast/assign_1 -0.928365 -1.742805 -1.527575 3.790425 2.137354 -0.091881 2.728055 0.190632 -1.665184 -2.340287 1.793550 1.514459 4.241962 -2.320984 0.809243 -4.384918 -2.186162 3.118359 0.335246 6.040154
wb_dma_ch_sel/input_de_ack 2.512145 4.107372 1.074544 -1.993178 -0.974523 -0.176171 1.000387 -4.602198 1.312680 -0.770146 -2.127844 1.496965 0.307287 -1.039069 -1.664161 2.555504 0.235516 -0.035424 1.854414 2.968040
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.348997 0.476845 -2.266395 -0.947688 -1.185071 -1.377860 1.138343 5.066836 -1.804642 -2.851635 1.163945 -1.100712 3.683636 3.197676 -1.035603 -1.935379 1.737804 0.924916 0.316593 1.264198
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 4.785187 0.370266 -1.989074 -0.926323 2.015966 2.268645 -0.110812 5.138581 -1.693428 -0.789336 -1.302334 0.401959 1.719942 -0.441959 -0.633788 -0.090352 2.514103 -0.373085 1.507093 -3.484554
wb_dma_ch_sel/reg_valid_sel 0.277425 1.348204 -1.208325 -0.253482 0.603622 -3.934794 -4.389185 -0.142216 1.705989 0.602672 0.300959 -2.105328 3.900815 -2.474328 2.204344 1.641546 -1.857194 -2.321831 1.565073 1.748671
wb_dma_de/assign_63_chunk_cnt_is_0_d 2.064017 -0.328015 -1.611420 -0.942873 2.239937 0.295871 -2.623878 3.239032 -0.266386 1.163710 -1.897296 0.792333 -0.901237 -2.087110 0.935869 -1.816044 -1.419644 -1.901163 -0.412771 -1.306004
wb_dma_de/assign_64_tsz_cnt_is_0_d 0.240192 -0.448582 -0.866400 1.533302 3.153576 1.082452 -0.254438 0.576938 -0.529704 2.071910 -1.572208 -0.595874 1.196236 -4.531095 0.377107 -2.000476 -0.339388 -1.686752 -0.549246 -1.033315
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -1.991181 0.138497 -0.108139 0.429223 -1.072195 -0.363917 0.602556 -2.315776 -1.217889 -0.507139 -0.801014 -0.940869 -0.534838 -1.062432 -0.094616 -0.414804 0.874541 -0.269333 -2.730898 0.262684
wb_dma_wb_mast/always_4/stmt_1 -1.574808 -0.938122 -1.194577 0.362382 1.053984 -1.505281 -0.829934 -0.046728 0.987514 0.333067 1.081301 0.977623 -0.988052 -1.465460 1.059632 -1.832638 -2.080749 0.613463 -0.655500 0.041557
wb_dma_ch_sel/assign_375_gnt_p0 1.895336 1.232046 -1.406214 -3.060962 -3.017490 -0.313967 4.770497 0.387489 0.555896 -1.329305 -1.401664 0.600486 4.835666 -0.854295 -2.711472 -0.732256 5.845882 2.871719 -0.986880 -0.513240
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.574291 -0.947499 -1.124948 0.400767 1.083578 -1.424086 -0.799751 -0.093284 1.009421 0.341599 1.047457 0.982653 -0.993201 -1.481835 1.022596 -1.811815 -2.043335 0.593783 -0.640099 0.037410
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.455716 0.464222 -2.295953 -0.891848 -1.079371 -1.297987 1.151365 5.185872 -1.899945 -2.833106 1.109637 -1.100290 3.826194 3.053884 -1.060765 -2.005769 1.699800 0.913393 0.372257 1.324216
wb_dma/inst_u2 -2.700469 1.411133 -1.595279 -1.184590 -0.705469 -2.370693 -0.362602 -0.861534 -0.825537 3.712014 -1.992050 0.217162 1.393033 0.405054 -1.937402 -1.599392 -0.802205 -0.816290 -1.623973 0.730359
wb_dma/inst_u1 -3.539302 1.951414 -1.189841 -0.618172 -2.208012 -2.482067 -0.343941 -0.439074 -1.459557 3.129214 -2.887712 -0.465564 0.350934 -0.733889 -1.637103 -0.905126 -1.331376 -1.173946 -4.052480 1.379315
wb_dma/inst_u0 -4.477834 0.482182 -0.510464 -0.500508 -2.176397 -2.710278 0.481644 -1.762159 -2.458242 2.006652 -3.344435 -2.117503 0.136470 -1.788113 -0.047886 -2.575297 -0.259719 -1.923578 -5.312504 2.514924
wb_dma/inst_u4 -2.195502 2.591258 -1.926045 1.873743 -1.250359 -1.446375 1.123980 0.459829 -2.856856 -2.463003 -0.928568 0.110702 0.533347 -4.819745 -0.512135 -3.076208 -0.349745 0.581149 -3.772447 2.563640
wb_dma_ch_rf/assign_2_ch_adr1 -1.535316 0.361514 0.668549 3.195016 0.705687 -2.225460 -0.373915 -3.243820 1.285881 -0.299582 1.352917 -3.561756 2.638908 -2.281039 0.334649 -2.742352 3.418895 -2.820119 -2.183931 -0.278650
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.237845 2.084167 0.267761 -2.004060 -1.029958 1.114421 0.666011 -1.739021 0.904300 -1.485288 -0.143155 0.885687 -1.977471 -2.822772 -1.040419 -0.313746 1.972843 -0.593794 -0.214280 -1.701680
wb_dma_ch_rf/wire_pointer_s -2.031124 0.169270 -0.249070 0.159296 -1.234345 -0.508102 0.668222 -2.257953 -1.296201 -0.488741 -0.972784 -1.113007 -0.312279 -0.942018 -0.104946 -0.580219 1.065351 -0.288672 -2.935811 0.354850
wb_dma_ch_sel/always_40/case_1/stmt_1 1.628377 0.629560 0.980274 -0.402848 0.331833 1.482926 1.653221 -2.399012 2.100400 1.182346 0.456816 0.885155 0.384873 -1.912913 -1.589986 -0.129163 3.388974 -0.425528 1.751907 -2.608186
wb_dma_ch_sel/always_40/case_1/stmt_2 3.494368 1.304079 0.390103 -1.532469 -0.065536 1.772710 0.166437 -1.355721 1.196742 -0.579727 -0.204618 1.880444 -0.259201 -1.161276 -0.957273 0.832346 1.597793 -0.145431 2.349548 -0.833412
wb_dma_ch_sel/always_40/case_1/stmt_3 1.045743 0.785965 0.338885 -1.662123 -1.092839 -0.248538 -0.288258 -1.708563 0.823251 -0.102093 -0.137357 1.342243 -0.252772 0.012509 -0.342070 -0.472672 0.401810 -0.298385 1.021329 1.526969
wb_dma_ch_sel/always_40/case_1/stmt_4 2.700139 2.118661 1.007615 -1.267061 -0.288296 0.866811 1.297849 -2.164163 1.168044 1.011607 -2.454422 4.051100 -2.098925 -1.084787 -1.735156 1.015608 1.021675 0.541592 0.909760 -0.667971
wb_dma_pri_enc_sub 1.665865 0.432083 -0.667260 -1.167711 0.809247 0.177952 -0.654381 -1.506831 2.103292 -0.163508 0.748343 2.711190 -1.173386 -2.447116 0.040564 -0.967450 -0.453696 0.329513 1.555749 -0.579284
wb_dma_ch_rf/reg_ch_am1_r -0.225270 -0.936793 -0.887685 -1.361572 -0.404896 -2.080605 -0.659443 -1.016498 1.437201 -0.640002 -1.460499 -0.675076 0.984150 -1.510538 2.273089 1.921193 0.616303 1.346495 -2.383549 -0.982782
wb_dma_de/assign_72_dma_err 3.835478 1.341331 -2.264937 -3.535389 0.001798 -0.305546 -1.362768 2.307559 0.812761 -1.515657 0.501682 2.537217 -0.373130 0.530280 -0.618166 -0.907698 0.770393 0.222040 2.285521 -1.193982
wb_dma_de/reg_ptr_adr_low -0.317485 1.939118 -1.732467 1.779224 -1.938293 0.645619 -1.305274 -2.764226 -4.025948 0.328052 0.747901 -0.471509 1.468472 -0.372507 -1.512608 1.216761 1.541046 -1.483476 0.315989 -0.098900
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.304883 2.044861 0.275034 -1.962063 -0.974462 1.176273 0.683101 -1.678961 0.907301 -1.514148 -0.115220 0.861663 -2.060297 -2.850369 -1.014690 -0.320753 1.985371 -0.601708 -0.192294 -1.815760
wb_dma_de/reg_state -1.281499 1.142719 -1.161524 -0.279185 0.491094 -2.718616 -0.452877 -0.090288 -0.908284 4.808973 -2.778085 0.870382 2.253044 1.697808 -1.918623 -1.107070 -1.034184 -1.198474 -0.045365 1.250712
wb_dma_ch_rf/always_26/if_1 1.042780 1.386211 -1.315608 -0.887446 0.552025 -4.107714 -1.936490 -1.441820 1.756174 -1.054336 -2.606715 -0.513705 1.691885 -2.166222 2.162003 1.802582 -0.624820 -0.261404 -2.429302 1.140176
wb_dma_de/always_23/block_1/case_1/block_5/if_1 1.346498 -3.038061 0.345002 -0.697169 3.837537 1.448630 -0.863672 1.700067 -1.391260 5.639677 -6.155148 4.517055 -1.460499 -1.104482 2.003099 -0.933797 -1.961801 0.300660 -0.580672 -0.093842
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 3.384268 3.358147 0.500725 -2.451651 -0.878790 0.683856 -0.077735 -3.865344 1.489345 -2.284352 0.068592 -0.497252 1.953344 -1.040430 -0.965960 2.496617 0.859429 -0.685314 3.316393 2.606889
wb_dma_ch_sel/assign_113_valid 3.673382 1.728400 0.170700 -2.655025 -0.681982 1.050642 -1.984068 2.137127 -0.283837 -0.316273 -1.936144 -0.107786 -0.953560 1.755379 -0.804533 1.492994 0.453700 -2.185555 1.059230 -0.607489
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 0.306193 1.205687 0.514717 -1.460577 -1.799617 -0.622098 -0.290411 -0.803506 0.829054 -1.255924 1.070683 0.051949 -0.842608 2.588325 -0.746453 1.505565 -0.055886 0.295799 1.000919 0.712978
wb_dma_inc30r/always_1 -2.376480 -3.841195 -1.398818 -3.194903 -1.837860 -0.720035 2.974907 0.898685 2.268195 2.388021 -0.919358 -2.094210 4.536798 0.238904 0.507368 0.432839 3.024697 3.824230 -2.504255 -2.381267
wb_dma_de/always_23/block_1/case_1/cond -1.247006 1.310867 -0.884392 -0.057576 0.667614 -2.653416 -0.429258 -0.089849 -0.859601 4.844794 -2.956618 1.019889 2.060705 1.378740 -1.739872 -0.868426 -1.230495 -1.225991 0.096856 1.369373
wb_dma_ch_sel/assign_128_req_p0/expr_1 1.544801 -0.863029 -1.556489 1.994679 1.964223 0.974183 0.466127 6.547354 -2.617032 -0.566444 -1.204911 -2.536227 3.343218 -0.375282 -0.003836 -1.542615 0.608648 -0.943551 -1.265952 -1.054755
wb_dma_de/always_8/stmt_1/expr_1/expr_1 3.867891 0.522321 -0.367524 -1.270307 1.372172 1.836729 -1.804899 3.435340 -1.108796 0.661307 -2.767653 -0.147124 0.036135 -0.527608 -0.043757 0.087326 0.564499 -2.467363 0.532671 -1.438171
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 3.425221 1.277405 0.413120 -1.541512 -0.115177 1.723779 0.138731 -1.352373 1.178444 -0.527473 -0.173977 1.871732 -0.234513 -1.090333 -0.937640 0.827174 1.552491 -0.183537 2.352371 -0.765935
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -2.967216 -0.059809 -0.447426 1.761609 0.418454 0.932223 0.008617 -1.484167 -3.253500 2.538071 -4.278835 -2.185966 0.694468 -4.280089 0.763636 1.162807 -1.397473 -0.863967 -4.385916 0.475544
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 0.893904 1.709431 -1.275533 -1.575351 -1.577480 -0.329245 3.290233 2.372120 0.048865 -2.647039 1.836294 -1.058449 2.241911 -0.521292 -2.594129 -3.291598 5.289130 0.145514 -0.209694 -2.092486
wb_dma_ch_sel/assign_148_req_p0 3.162311 2.038862 -0.089291 -0.817207 -0.726041 -0.540683 -2.154253 2.321655 -0.602119 -1.354358 -0.206002 -1.166497 0.742126 2.211647 -0.772022 0.482501 1.445078 -2.914421 0.774339 -0.095410
wb_dma/wire_ndr 4.545028 0.332592 -1.975245 -0.880412 1.958887 2.278769 -0.074436 4.947635 -1.721266 -0.634816 -1.333536 0.403901 1.653382 -0.608158 -0.622351 -0.007481 2.519613 -0.328901 1.325347 -3.612430
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 3.516332 1.334632 0.409036 -1.560510 -0.065505 1.800752 0.157652 -1.321630 1.201819 -0.551148 -0.184050 1.909030 -0.253054 -1.133403 -1.000502 0.855263 1.641552 -0.139504 2.410277 -0.888973
wb_dma_pri_enc_sub/always_3/if_1/if_1 1.728549 0.358453 -0.760346 -1.085512 0.945122 0.232093 -0.662438 -1.406162 2.155363 -0.202816 0.828341 2.804382 -1.223786 -2.591492 0.077985 -1.000090 -0.482503 0.414025 1.616837 -0.763824
wb_dma_ch_sel/always_8/stmt_1/expr_1 2.548393 2.116879 0.942812 -1.219806 -0.304334 0.791746 1.265307 -2.137120 1.137074 0.963748 -2.443932 3.878574 -2.053123 -1.108570 -1.693709 0.975847 1.015026 0.496613 0.804305 -0.684734
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 -0.193426 1.469519 0.731750 -1.075440 -0.512889 0.957738 1.925627 -2.429451 1.667192 0.145112 0.435400 -0.049523 -1.302342 -3.553071 -1.625804 -1.382732 3.717378 -1.005539 -0.613177 -3.434891
wb_dma_rf/input_dma_done_all 3.414600 1.092824 -0.448315 0.141348 1.743272 2.719361 -0.784735 1.757472 -2.704051 0.170046 -3.444826 -0.719949 1.766356 -2.507192 0.006347 0.619914 -0.058629 -1.976464 0.385657 0.766932
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -1.998611 0.156370 -0.132313 0.394008 -1.179184 -0.366784 0.599111 -2.296928 -1.312046 -0.479155 -0.862418 -0.980820 -0.446972 -1.066684 -0.098949 -0.431210 0.935117 -0.287028 -2.771973 0.314208
wb_dma_de/assign_66_dma_done 2.445636 1.135510 -1.346895 -2.861639 1.197950 -1.582582 -2.433475 -0.329229 1.777038 1.037664 -3.921837 0.197226 1.081345 -1.802132 1.233315 2.571552 -2.228141 -0.422077 -0.344673 0.737408
wb_dma/wire_ch4_csr -2.330214 -0.151368 -1.030715 -0.161344 -3.484095 -0.346027 -0.580977 -1.343469 -3.440981 1.798521 -2.671094 -0.380805 1.116555 -1.299799 0.217929 -0.302642 0.931923 -0.627998 -4.450711 2.088836
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.631911 -1.015600 -1.269956 0.338326 1.166699 -1.576917 -0.901476 0.009578 1.067559 0.355340 1.141110 1.048591 -1.035454 -1.557562 1.101069 -1.985575 -2.161271 0.614669 -0.672364 0.033624
wb_dma_ch_sel/input_ch3_csr -1.315693 -0.336211 -1.461896 -0.096444 -3.396199 -0.676128 -1.348658 -0.998086 -3.629712 1.173354 -2.952294 0.122815 1.895022 0.011494 0.849516 1.173105 -0.607706 0.326423 -3.682682 3.643670
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.216019 2.044415 0.238505 -1.979399 -1.022581 1.113438 0.629852 -1.544774 0.744583 -1.485301 -0.129355 0.776736 -2.005361 -2.759553 -0.996143 -0.360532 1.993938 -0.646700 -0.277704 -1.696726
wb_dma_de/wire_adr1_cnt_next -0.473852 -2.913895 -0.905883 -0.976948 0.385236 0.239623 2.454995 0.924341 2.290021 1.397328 0.086097 -1.241749 3.894303 -0.972266 0.247832 0.355509 1.860501 2.819861 -0.127288 -2.324418
wb_dma/wire_de_adr0 -2.553934 -0.142850 0.163845 -5.552313 -4.490858 -0.976917 -0.358162 0.710710 -1.226493 0.906872 -1.738062 0.189829 -2.933350 3.835578 -0.460816 -1.252923 1.113079 -0.117989 -3.006292 0.616021
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.751683 0.405195 -0.745640 -1.141311 0.902840 0.270158 -0.638810 -1.452313 2.099150 -0.182640 0.798759 2.737781 -1.188284 -2.563301 0.039881 -0.962314 -0.419949 0.406893 1.604082 -0.705777
wb_dma_de/reg_adr0_cnt -1.391636 -1.219619 -0.663982 -6.703979 -4.191862 -1.297917 -1.435590 0.574224 0.102437 1.277069 -2.323876 -0.109398 -1.210179 3.464013 0.629073 0.805698 1.288118 0.730035 -2.872204 -0.691095
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 1.664441 0.345172 -0.792845 -1.173640 0.885263 0.141470 -0.646773 -1.451677 2.070383 -0.116026 0.751157 2.729217 -1.184845 -2.539080 0.093629 -1.059899 -0.494806 0.383622 1.496499 -0.629379
wb_dma/wire_am0 0.048985 -1.227232 -0.730974 0.580599 0.170255 1.789454 -1.029513 0.911376 -2.015430 1.090849 0.315343 2.243090 -0.668456 2.155269 -0.724635 -0.997198 -1.413003 0.516138 0.126493 0.375272
wb_dma/wire_am1 0.929813 -1.477987 -0.796298 -1.805695 -0.152023 -0.389519 -0.839291 -0.077962 1.759843 0.500452 -0.574695 -0.479997 1.674544 -0.051878 1.190998 2.402837 0.540332 1.286529 -0.027596 -1.719638
wb_dma_ch_sel/assign_137_req_p0/expr_1 3.054857 2.082801 -0.023551 -0.832664 -0.830863 -0.549413 -2.142488 2.307888 -0.706599 -1.257959 -0.320244 -1.237146 0.665025 2.270974 -0.816248 0.538452 1.490325 -2.986511 0.650387 -0.081539
wb_dma_ch_sel/assign_140_req_p0/expr_1 3.083284 2.069026 -0.021406 -0.983943 -0.928055 -0.529452 -2.028042 2.231378 -0.639981 -1.255732 -0.286686 -1.165018 0.686429 2.310698 -0.902288 0.534567 1.609293 -2.859399 0.680526 -0.144233
wb_dma_ch_rf/always_22/if_1/if_1 0.077733 -1.213105 -0.768303 0.599057 0.209681 1.848109 -1.006330 0.920495 -2.023164 1.149227 0.276943 2.299336 -0.715158 2.142896 -0.714750 -1.036761 -1.428117 0.520037 0.109648 0.391806
wb_dma_de/assign_69_de_adr0 -2.552513 -0.040575 0.031663 -5.186792 -4.460474 -0.873875 -0.470827 0.635754 -1.357154 0.716590 -1.457458 0.230168 -2.851111 3.783691 -0.532233 -1.337910 0.980479 -0.121121 -3.087356 0.703215
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.710341 1.057013 -1.578662 -2.604747 -0.852544 -0.312982 -0.800924 3.867357 -1.212039 -1.543972 -0.194924 -0.086358 0.830545 3.224162 -0.783105 0.139565 1.365028 -0.208655 1.118263 -0.597155
wb_dma_de/wire_mast0_go -1.670776 -0.952123 -1.230150 0.379149 1.098625 -1.553412 -0.836167 -0.033075 1.003205 0.363167 1.076776 0.999296 -0.997148 -1.505355 1.073360 -1.887031 -2.079225 0.589889 -0.679562 0.044628
wb_dma_wb_slv/input_slv_din -5.609043 -1.564874 -0.758143 0.729629 0.934050 -1.915129 3.026932 2.791698 -1.519121 2.668319 0.800732 -2.107819 0.680915 1.685044 -0.605775 -2.114336 -2.272400 0.859798 -0.970027 0.046557
wb_dma_de/always_3/if_1/if_1 -0.957106 -2.438195 -1.177548 0.584484 0.092946 -1.349694 2.247840 0.936738 1.928308 0.386348 1.534634 -2.102719 5.248942 -0.499398 0.147010 -0.723278 2.870192 1.946988 -0.565883 -1.754984
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.198857 2.071716 0.198200 -2.067440 -1.052724 1.077090 0.659337 -1.626988 0.784410 -1.491029 -0.179905 0.817823 -1.914458 -2.817129 -1.024396 -0.421102 2.012289 -0.624006 -0.305352 -1.632905
wb_dma_ch_sel/always_47/case_1 0.881139 -1.415787 -0.766407 -1.725904 -0.161405 -0.403020 -0.878598 -0.085075 1.677378 0.485877 -0.594898 -0.423001 1.624458 0.007067 1.194244 2.342602 0.454787 1.206039 -0.000738 -1.662985
wb_dma_ch_sel/assign_152_req_p0 2.881620 2.042946 -0.080439 -0.840201 -0.928561 -0.717760 -1.988444 2.166559 -0.650724 -1.215046 -0.241973 -1.210483 0.768519 2.229461 -0.859928 0.369623 1.554110 -2.884499 0.519496 -0.059762
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 3.046162 3.403435 0.567920 -2.386819 -0.910582 0.474049 -0.091037 -4.124564 1.435339 -2.185059 -0.034289 -0.721654 2.024451 -1.053003 -0.897058 2.462878 0.718634 -0.803163 3.166051 2.927107
wb_dma_de/reg_de_adr0_we 0.246065 1.203553 0.519437 -1.481318 -1.884513 -0.682986 -0.273690 -0.864851 0.880652 -1.242528 1.108701 0.050204 -0.896857 2.662224 -0.771072 1.438506 -0.050859 0.325485 0.942148 0.681738
wb_dma_ch_sel/assign_114_valid 4.033129 1.761642 0.112790 -2.775344 -0.571299 1.142466 -1.988996 2.433132 -0.282016 -0.465207 -1.862763 -0.040078 -0.776946 1.904863 -0.867418 1.473490 0.584193 -2.132277 1.319162 -0.668230
wb_dma_ch_rf/assign_4_ch_am1 0.046104 -1.071744 -0.963262 -1.584088 -0.250622 -2.086563 -0.873403 -0.872842 1.693676 -0.680844 -1.472453 -0.759337 1.124615 -1.455294 2.448175 2.198664 0.540413 1.393436 -2.276802 -1.151067
wb_dma_de/wire_dma_done_all 3.312397 1.079499 -0.447484 0.139050 1.706378 2.729035 -0.752961 1.737093 -2.633016 0.162935 -3.413770 -0.705452 1.657956 -2.493917 -0.012339 0.657098 0.021362 -1.960859 0.338231 0.673068
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.348951 0.503519 -2.277097 -0.915579 -1.180496 -1.464678 1.122892 5.030353 -1.800513 -2.881935 1.253148 -1.076708 3.715520 3.125763 -1.010494 -1.945223 1.747247 0.909579 0.340969 1.323129
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 -0.156871 1.348122 -1.205441 -0.142369 0.423191 -4.036881 -4.364270 -0.473216 1.619525 0.845303 0.258706 -1.963282 3.654423 -2.686446 2.213401 1.527158 -1.891016 -2.294319 1.272466 1.797837
wb_dma_wb_slv/input_wb_data_i -2.229408 0.781531 1.692311 -0.522456 -3.906415 -3.068070 -0.493720 -1.833870 -3.842476 0.620853 -0.181397 -1.724034 1.848870 3.206254 -0.443992 -5.652589 1.212319 -4.326187 1.357263 8.728236
wb_dma_de/input_nd 4.580440 0.323735 -1.963659 -0.865788 1.995419 2.248223 -0.059040 5.026357 -1.733014 -0.731212 -1.282019 0.340658 1.682443 -0.438351 -0.601186 -0.074844 2.438675 -0.376006 1.421476 -3.516056
wb_dma_ch_sel/assign_126_ch_sel -2.544142 0.397874 -1.302951 -4.200312 0.079788 -2.877561 0.971850 1.442488 2.306179 2.568714 -3.518998 -1.916178 0.049582 0.707591 -1.240001 -2.216369 -1.054195 -0.379871 -4.427932 -0.659754
wb_dma/wire_mast1_err 3.904748 1.363892 -2.264422 -3.495460 0.040077 -0.252271 -1.364654 2.206176 0.818835 -1.484689 0.514069 2.533447 -0.408857 0.437382 -0.659855 -0.848928 0.751810 0.220276 2.331270 -1.206857
wb_dma_de/wire_ptr_valid 0.968322 1.501882 1.466987 -0.193407 0.174069 0.495497 2.520486 -2.927136 1.984235 2.553277 -1.774438 2.972909 -1.345416 -1.757980 -2.272936 0.006633 2.626182 0.183491 0.373010 -2.321171
wb_dma/wire_ch_sel -0.648165 4.615300 1.308648 -1.345098 0.782023 -0.966526 2.021522 -3.074418 2.080263 1.379454 -4.564692 -0.219555 -2.983251 -0.215926 -3.396249 1.849105 -3.297162 -0.922246 -2.298769 0.881655
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 -0.178339 1.539937 0.693484 -1.174293 -0.561980 0.915662 1.972834 -2.538934 1.745181 0.185425 0.394671 0.017072 -1.327042 -3.668646 -1.636844 -1.379136 3.769321 -1.000658 -0.648879 -3.489659
wb_dma_de/always_12/stmt_1/expr_1 2.104678 -0.399272 -1.625180 -0.958566 2.261263 0.266443 -2.620710 3.268918 -0.232369 1.086062 -1.825128 0.837656 -0.896913 -2.117428 0.986949 -1.849695 -1.450895 -1.854782 -0.330231 -1.309293
wb_dma/wire_dma_req 2.668218 4.001544 1.032000 -1.932590 -0.872719 0.040762 0.990814 -4.456130 1.346659 -0.825395 -2.051508 1.483099 0.331971 -1.124619 -1.618601 2.602797 0.305161 -0.008387 1.957670 2.729194
wb_dma_ch_sel/assign_136_req_p0 3.316289 2.001890 -0.115200 -1.002136 -0.758170 -0.507005 -2.116925 2.417299 -0.505913 -1.323144 -0.191048 -1.044282 0.703424 2.360967 -0.841732 0.451999 1.485177 -2.842470 0.896878 -0.176924
wb_dma_ch_rf/assign_5_sw_pointer 0.638138 1.184381 -1.442044 -0.984007 0.562518 -4.423591 -2.147417 -1.405515 1.770597 -0.908620 -2.667671 -0.832518 1.704800 -2.179855 2.359261 1.871786 -0.877450 -0.292723 -2.781949 1.089523
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 2.767355 1.764250 0.308578 0.085691 0.443940 2.608859 1.188192 -3.011457 -0.439238 -1.001757 -0.895389 1.201130 1.452005 -3.176173 -0.761854 1.413417 0.798235 0.331116 2.068969 1.377442
wb_dma_ch_rf/always_25/if_1/if_1/cond -0.248597 -1.001144 -0.867247 -1.386899 -0.311359 -2.113739 -0.803572 -1.038202 1.521375 -0.658356 -1.511623 -0.765311 1.032242 -1.540593 2.429290 2.174074 0.479847 1.371616 -2.461916 -0.988171
wb_dma_ch_sel/assign_97_valid/expr_1 1.107427 -0.746518 -2.435977 -4.162527 -4.119194 -0.353930 -3.345952 1.213135 -3.415229 1.788618 -1.760559 -2.571301 4.590680 4.236526 0.054703 1.655881 2.819116 -1.773144 -0.428311 0.681009
wb_dma_de/always_9/stmt_1 0.324017 -0.104979 -0.853513 1.625790 1.996976 1.251990 -0.932965 2.929112 -3.760557 0.695399 -3.326077 -2.334890 1.980411 -1.681350 0.928709 -0.025448 -1.512631 -1.785513 -1.732542 1.309813
wb_dma_de/input_pause_req -1.646791 3.745818 -0.784052 -1.712002 1.019306 -4.034152 -1.026048 0.833540 2.121845 2.968421 -3.281869 1.462651 -3.452618 -0.801680 -2.015509 -1.165286 -3.863273 -1.671266 -2.087597 -0.680628
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 3.401507 3.453415 0.562971 -2.460622 -0.971286 0.665883 -0.115054 -4.062283 1.469633 -2.337857 0.070890 -0.521978 1.990395 -0.924456 -0.964472 2.604389 0.829392 -0.734814 3.411091 2.921118
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 2.019144 2.583288 0.870003 0.285396 0.145931 1.631421 2.257453 -3.589375 -0.605631 0.462090 -3.104567 3.189954 -0.272837 -2.967129 -1.548138 1.438663 0.362247 0.933587 0.628807 1.597451
wb_dma_de/wire_dma_busy -1.058652 2.122950 -0.164244 -0.570087 2.771588 -0.847321 0.272655 0.986161 2.098475 1.910319 -3.223450 -3.039582 -1.889532 -0.942030 -1.988973 -0.043470 -2.564444 -2.461477 -3.231881 -2.872477
wb_dma_ch_sel/always_37/if_1/if_1/cond 2.800129 1.743787 0.315889 0.042799 0.399806 2.628612 1.229906 -3.012114 -0.502222 -1.032735 -0.917926 1.202547 1.448710 -3.153284 -0.839156 1.392388 0.894754 0.343351 2.110317 1.412353
wb_dma_ch_pri_enc/always_2/if_1 1.791845 0.401791 -0.744350 -1.173270 0.957654 0.244162 -0.661013 -1.437476 2.148993 -0.210001 0.843287 2.759786 -1.198155 -2.525951 0.066454 -1.010723 -0.470377 0.375125 1.648631 -0.671123
wb_dma_de/always_6/if_1/stmt_1 1.291022 0.312720 -0.356909 1.795792 3.722713 1.684872 -0.014277 1.924713 -1.170539 1.682317 -2.520358 -4.271746 3.794947 -3.618986 0.172249 0.044982 1.361357 -3.124729 -0.337117 -1.810614
wb_dma_ch_rf/input_de_txsz_we 3.421956 0.387869 0.816683 2.817648 3.551864 3.053972 -0.912860 3.498102 -2.093516 -1.295415 -1.164445 -2.184580 1.577145 -0.501695 0.527902 1.308437 -2.010579 -2.127677 1.889116 1.220272
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.505316 -0.933728 -1.198334 0.379519 1.140732 -1.435591 -0.876522 -0.081259 1.124765 0.268198 1.134029 1.074290 -1.003235 -1.548067 1.052174 -1.817032 -2.095537 0.661914 -0.533285 -0.039281
wb_dma_wb_if/input_wb_addr_i -4.809441 1.733708 -0.028385 -1.039398 0.612557 -5.223289 0.452495 0.196440 -0.236360 1.116194 -1.529320 -0.349568 0.346872 -0.025454 1.429970 -4.756687 -1.232671 -1.599959 -3.595680 5.296552
wb_dma_ch_sel/always_7/stmt_1 2.806059 1.745732 0.370874 0.143791 0.478534 2.696625 1.209866 -2.946220 -0.538928 -1.029162 -0.886065 1.147295 1.521258 -3.136243 -0.800061 1.399605 0.818567 0.300236 2.100400 1.464767
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -4.453693 1.852392 -3.474425 -1.788061 -2.296489 -2.373500 -0.392081 -0.181645 -1.749644 5.497813 -0.337999 0.642297 3.170756 -0.782512 -2.686978 -0.996196 0.461541 0.209838 -0.950211 -1.429295
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 3.695656 0.616787 -1.438800 0.807097 2.984784 1.730633 1.861160 0.295538 -2.206424 0.093817 -3.428977 5.974728 0.756354 -3.431894 -0.388269 -2.702128 -0.697597 2.118921 1.061127 2.883761
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.284756 0.414822 -2.295343 -0.872944 -1.206800 -1.300724 1.269920 5.037419 -1.884648 -2.812767 1.212621 -1.119558 3.791124 3.105574 -1.065261 -1.942422 1.767067 1.033267 0.330741 1.243668
wb_dma_ch_rf/always_4/if_1/block_1 -3.970222 0.728783 1.085641 1.185584 -2.429035 0.094802 0.359326 -3.320001 -2.797995 2.215454 -2.679197 -0.214390 -1.902311 -3.771724 0.170346 -0.582637 1.036270 -1.620278 -4.038808 0.845478
wb_dma_de/reg_dma_abort_r 3.825266 1.302056 -2.259232 -3.556446 -0.032337 -0.358102 -1.383000 2.291011 0.800274 -1.502328 0.540379 2.540477 -0.432344 0.609066 -0.619162 -0.950834 0.700801 0.211467 2.281624 -1.141206
wb_dma_ch_sel/input_ch2_txsz 2.715523 1.781144 0.321171 0.031042 0.405861 2.589984 1.238686 -3.026047 -0.484024 -0.999109 -0.909160 1.154962 1.428594 -3.132013 -0.814966 1.379532 0.868401 0.303407 2.064760 1.413026
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.479704 -0.902443 -1.177145 0.356266 1.048010 -1.401519 -0.816227 -0.066987 0.977497 0.318008 1.029632 0.950583 -0.928573 -1.436791 0.997502 -1.787147 -1.991824 0.570113 -0.622928 0.023816
wb_dma_ch_sel/input_ch5_csr -2.455326 -0.089329 -1.065135 -0.226635 -3.458130 -0.569914 -0.603156 -1.130416 -3.563191 1.757109 -2.658079 -0.458715 1.160374 -1.159690 0.226329 -0.580747 1.042655 -0.769577 -4.529555 2.159273
wb_dma_ch_sel/assign_150_req_p0 2.909509 2.074703 -0.006998 -0.921289 -0.894451 -0.641012 -2.102177 2.140623 -0.625482 -1.176958 -0.368647 -1.156704 0.626706 2.229855 -0.783199 0.391747 1.364358 -2.948120 0.544173 0.062829
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.609166 -0.938926 -1.206467 0.389726 1.064550 -1.454452 -0.813160 -0.069169 1.008455 0.327030 1.046812 0.962571 -0.922946 -1.484577 1.060323 -1.860202 -2.062662 0.584879 -0.680171 0.043943
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond 0.236490 1.194970 0.542081 -1.520172 -1.963267 -0.699269 -0.242160 -0.855089 0.848227 -1.302447 1.152694 0.077240 -0.926180 2.750968 -0.786697 1.494644 -0.032343 0.336203 1.007666 0.705353
wb_dma_ch_sel/assign_155_req_p0 3.272136 2.129022 -0.107383 -1.002973 -0.792255 -0.526535 -2.027666 2.305794 -0.549087 -1.353794 -0.237296 -1.019844 0.661874 2.218522 -0.880257 0.507896 1.515268 -2.839932 0.828574 -0.197518
wb_dma_ch_sel/always_43/case_1/stmt_4 3.421827 1.308241 0.428599 -1.566839 -0.099664 1.732626 0.152443 -1.417031 1.199542 -0.522118 -0.189676 1.881294 -0.269833 -1.099441 -0.966400 0.830117 1.559793 -0.194235 2.330825 -0.728573
wb_dma_ch_sel/always_43/case_1/stmt_3 2.819571 1.744972 0.341367 0.006694 0.428069 2.602458 1.174524 -2.988928 -0.409669 -0.987218 -0.877547 1.270572 1.403766 -3.192170 -0.822322 1.355338 0.846707 0.329649 2.098514 1.376557
wb_dma_ch_sel/always_43/case_1/stmt_2 -0.796148 0.375640 -0.845118 0.151366 0.573978 -0.711255 -0.130338 -3.344083 0.383015 -0.312780 0.260900 1.790162 0.391999 -3.508472 0.773018 -1.689647 -2.272687 0.762878 0.410722 3.545401
wb_dma_ch_sel/always_43/case_1/stmt_1 3.636162 1.661829 -0.647229 -0.813830 2.078181 1.474748 -1.704704 1.266116 -1.536004 -0.034688 -3.459965 -2.399409 3.116905 -2.881848 0.530561 0.468619 0.023662 -3.211421 0.748970 1.593134
wb_dma_de/always_19/stmt_1/expr_1 0.881857 -1.152786 -0.950690 -3.134884 -1.920189 -0.282167 0.995602 0.938279 1.872780 -1.361511 0.382149 -0.342878 2.209704 2.261806 0.084891 2.451633 -0.119667 3.359692 0.861886 0.368724
wb_dma_ch_rf/wire_ch_err_we 3.937416 1.387264 -2.135336 -3.625875 -0.097770 -0.281287 -1.341744 2.105064 0.914891 -1.582747 0.586151 2.594917 -0.491423 0.680166 -0.688588 -0.866206 0.741575 0.224133 2.462927 -1.044843
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -1.947666 2.216928 -0.986193 -1.382292 1.674590 -2.541228 0.864251 0.505327 2.059379 1.116737 -1.955317 -1.733696 -1.340600 -0.178307 -1.895343 -1.448910 -1.978142 -1.070605 -2.813941 -1.478818
wb_dma_rf/wire_ch1_adr1 -1.453039 -0.647007 0.542653 1.056758 0.527757 -0.039478 1.491644 -1.001495 1.038105 1.731118 0.591207 -0.789874 0.695509 -0.987380 -0.702176 -0.951082 1.985139 -0.267065 -0.363213 -1.990201
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 0.980650 0.114509 -0.322457 0.657150 -1.186208 -0.062455 -1.662398 0.198848 -4.246835 4.357056 -1.945468 4.294912 -0.799004 3.429860 -1.709360 -2.574950 2.262491 -2.341919 0.319381 0.511811
assert_wb_dma_wb_if/input_pt_sel_i -3.035361 0.410604 -0.646133 0.728095 -2.953458 -0.655662 0.060041 -0.186091 -2.159444 0.647904 -2.149635 -1.352800 -0.404192 -4.090212 -0.496947 -1.828493 -0.480830 -0.077117 -3.553204 0.758421
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 2.158954 -0.040308 -2.032282 -2.522760 -0.926774 0.386224 1.327161 5.438735 -1.577478 -2.075986 -0.102516 -0.145190 2.314825 3.069906 -0.998176 -0.981078 0.843551 1.801532 0.957508 0.642146
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.537020 -0.971801 -1.212260 0.320213 1.101476 -1.467188 -0.842467 0.017127 1.044129 0.312045 1.100206 1.014830 -0.970257 -1.504514 1.041483 -1.835599 -2.029963 0.608764 -0.614562 0.015329
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 3.340990 1.306547 0.409634 -1.500008 -0.122816 1.710578 0.163092 -1.341103 1.149816 -0.511397 -0.220915 1.819404 -0.272315 -1.081304 -0.942089 0.823317 1.574134 -0.155941 2.276783 -0.784000
wb_dma_rf/input_paused -2.074741 0.905390 0.797226 1.321511 -0.410614 -1.890032 -1.422795 -0.597288 0.022513 1.848206 0.428848 0.525007 -0.093249 -1.300751 0.561338 0.150382 -1.528004 -1.025998 1.002106 1.270024
wb_dma/wire_mast0_adr -0.886012 2.345104 -1.994865 3.351271 -2.147702 -1.087552 -1.462671 -2.628079 -4.317357 -0.605046 2.195674 -1.451419 3.082211 0.000167 -1.527921 0.094646 2.503877 -2.310026 -0.173452 0.530622
wb_dma_ch_pri_enc/inst_u8 1.592616 0.342222 -0.813087 -1.148456 0.933163 0.153744 -0.643673 -1.337304 2.049622 -0.111939 0.778913 2.734543 -1.175307 -2.524834 0.092036 -1.052890 -0.520567 0.392835 1.484786 -0.705224
wb_dma_ch_sel/assign_148_req_p0/expr_1 3.059137 1.986096 -0.029727 -0.929098 -0.840287 -0.620635 -2.147461 2.311706 -0.537920 -1.287473 -0.208251 -1.164253 0.691387 2.308719 -0.817023 0.408234 1.463624 -2.891638 0.737596 -0.075198
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 0.150991 -0.542397 1.039650 1.269825 1.595837 -0.000285 -1.961893 3.016797 -0.443087 0.329309 -0.892237 -2.125263 -0.803117 1.377187 1.077330 0.128872 -2.544940 -2.338223 -0.512274 0.798076
wb_dma_ch_arb/always_2/block_1 0.542512 0.571932 -2.527141 -2.580011 -2.190766 -1.660028 4.036617 0.436993 1.291555 -1.150640 -0.222284 1.294055 4.091840 -1.871102 -1.962554 -2.238473 4.236281 3.248202 -1.387624 -0.591757
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 3.303794 1.060665 -0.309426 0.214460 1.746460 2.759805 -0.747302 1.667698 -2.621808 0.213583 -3.434849 -0.711652 1.615337 -2.480463 0.041315 0.676951 -0.087184 -1.995137 0.354540 0.726301
wb_dma_ch_sel/always_40/case_1/cond 1.067415 1.459738 1.490165 -0.165030 0.257846 0.689559 2.574833 -2.946251 2.042380 2.579912 -1.693576 2.954998 -1.323127 -1.889299 -2.274962 -0.013009 2.809719 0.164650 0.516358 -2.450523
wb_dma_ch_rf/assign_22_ch_err_we 3.942285 1.288321 -2.229423 -3.508205 0.082594 -0.243477 -1.397278 2.162809 0.909579 -1.466469 0.510930 2.665217 -0.454168 0.356531 -0.595999 -0.950997 0.699590 0.258817 2.375353 -1.234317
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.248020 0.381211 -2.324882 -0.896313 -1.144755 -1.381503 1.210896 5.254113 -1.964417 -2.745868 1.111813 -1.130637 3.814381 3.117351 -1.013925 -2.083271 1.741492 0.939615 0.220855 1.284011
wb_dma_ch_rf/wire_pointer -1.373483 1.732713 2.802027 1.422731 -1.086367 1.476300 2.098763 -4.184346 0.244311 5.022975 -2.931536 3.545126 -3.144898 -4.606656 -1.745228 0.371384 2.382906 -1.036333 -0.867168 -1.997645
wb_dma_ch_pri_enc/always_2/if_1/if_1 1.625250 0.360970 -0.769771 -1.219942 0.830648 0.129913 -0.690996 -1.444572 2.096416 -0.153514 0.797310 2.732311 -1.200724 -2.495079 0.099473 -1.099024 -0.488206 0.375751 1.523001 -0.561173
wb_dma_ch_pri_enc/wire_pri19_out 1.634987 0.334116 -0.814369 -1.199716 0.860762 0.101611 -0.693433 -1.432921 2.113914 -0.148564 0.836811 2.792117 -1.177844 -2.472022 0.083655 -1.148950 -0.525042 0.389518 1.508575 -0.545774
wb_dma_ch_sel/assign_5_pri1 0.531395 -0.481056 -1.158520 0.628773 2.106398 0.405157 -0.330506 0.313115 1.293168 -0.015713 1.008720 1.458427 -1.017257 -2.640878 0.500852 -0.613490 -1.008386 0.753352 0.494490 -2.289925
wb_dma_rf/inst_u26 4.094637 1.409640 -2.213963 -3.648243 -0.044579 -0.250694 -1.421957 2.144928 0.996698 -1.583200 0.613475 2.687726 -0.493861 0.564703 -0.689893 -0.882498 0.729077 0.202704 2.560132 -1.174380
wb_dma_rf/inst_u27 3.928343 1.406348 -2.199807 -3.524158 -0.003417 -0.233051 -1.378185 2.214297 0.824882 -1.515925 0.450882 2.574418 -0.399288 0.485147 -0.665877 -0.914814 0.751057 0.184449 2.348477 -1.136815
wb_dma_de/always_23/block_1/case_1/block_10 3.222991 3.330067 0.533785 -2.310791 -0.860695 0.673446 -0.038456 -3.907202 1.369419 -2.253393 0.026219 -0.680027 2.049588 -0.980640 -0.934620 2.520552 0.763343 -0.710027 3.264311 2.854038
wb_dma_de/always_23/block_1/case_1/block_11 2.922187 2.868895 0.836223 -1.257957 -1.303610 2.034398 0.981917 -3.821085 0.302384 -2.202854 0.172450 1.211587 0.618154 -0.734284 -1.475950 2.777685 0.735535 0.639798 2.981074 2.111597
wb_dma_rf/inst_u22 3.710485 1.291593 -2.354420 -3.515982 0.024712 -0.374233 -1.369356 2.205446 0.752049 -1.360285 0.370595 2.515965 -0.391686 0.339175 -0.566904 -1.020186 0.738267 0.202031 2.088704 -1.187429
wb_dma_rf/inst_u23 3.792693 1.365109 -2.173702 -3.499807 -0.120467 -0.302498 -1.365139 2.091059 0.821836 -1.519964 0.538796 2.487293 -0.437466 0.617888 -0.674309 -0.806017 0.760391 0.212204 2.315272 -1.130789
wb_dma_rf/inst_u20 4.028804 1.361075 -2.310519 -3.609149 0.068595 -0.266235 -1.420733 2.354760 0.829085 -1.506288 0.485787 2.613332 -0.393367 0.476822 -0.619518 -0.967751 0.759103 0.205711 2.403377 -1.236838
wb_dma_de/assign_86_de_ack 2.524060 4.021338 1.099618 -2.057892 -0.949362 -0.160040 1.031596 -4.517493 1.366860 -0.696212 -2.200580 1.444818 0.304939 -0.967089 -1.667086 2.579372 0.277429 -0.027218 1.857309 2.821029
wb_dma_rf/inst_u28 3.823408 1.289067 -2.248276 -3.492822 0.076508 -0.262996 -1.330974 2.219012 0.901763 -1.487750 0.618663 2.595805 -0.580572 0.437694 -0.622935 -0.901761 0.721013 0.316273 2.316282 -1.384379
wb_dma_rf/inst_u29 3.799907 1.240060 -2.337539 -3.535785 0.028709 -0.348610 -1.383919 2.307938 0.768924 -1.469350 0.544665 2.526846 -0.382779 0.505597 -0.575272 -1.024409 0.670353 0.257023 2.240075 -1.131954
wb_dma_ch_sel/always_1/stmt_1 2.585610 4.092071 1.043148 -2.067502 -0.974765 -0.190991 1.000982 -4.510464 1.320230 -0.730110 -2.189695 1.607383 0.223855 -0.988275 -1.661722 2.521557 0.244532 -0.062857 1.846977 2.901171
wb_dma_de/always_6/if_1/if_1/cond/expr_1 -1.876152 0.023075 1.109724 2.741468 1.091731 0.954864 -0.428353 -1.494975 -1.744270 0.917150 -2.013813 -2.264427 0.361161 -2.149286 0.935976 1.293355 -2.891757 -1.319466 -1.768500 2.597707
wb_dma_ch_sel/assign_142_req_p0/expr_1 3.134412 2.044227 -0.088335 -0.815358 -0.747104 -0.555015 -2.029430 2.278909 -0.555712 -1.314968 -0.235854 -1.142906 0.760755 2.138643 -0.842502 0.438980 1.508330 -2.861196 0.743693 -0.163579
wb_dma_rf/inst_check_wb_dma_rf -0.987779 0.534567 0.124329 0.537184 0.221715 -2.265274 -1.117775 -2.849767 0.799904 -1.789361 -1.521272 -2.288222 0.136970 -2.896078 2.135906 -0.797035 0.776797 -1.116101 -3.842444 1.061301
wb_dma_rf/reg_wb_rf_dout -7.418760 0.579079 2.136176 -1.442698 0.402170 -7.805099 0.526439 0.199877 -0.703668 3.609589 -4.751980 -3.833535 -1.872793 -2.226599 3.624095 -3.899128 -1.483965 -3.836766 -4.195125 3.491926
wb_dma/input_dma_req_i 2.618952 4.112268 1.088963 -1.978276 -0.954093 -0.063451 1.111117 -4.619190 1.340383 -0.714495 -2.206338 1.603705 0.285430 -1.102606 -1.728531 2.639143 0.299917 0.049226 1.886710 2.832654
wb_dma_de/input_am1 0.997056 -1.355342 -0.818084 -1.718006 -0.136882 -0.327721 -0.834595 -0.054074 1.666556 0.454412 -0.551554 -0.424145 1.654375 -0.103019 1.115206 2.329671 0.524048 1.208203 0.026141 -1.712454
wb_dma_de/input_am0 0.111659 -1.092282 -0.847871 0.623018 0.242638 1.762052 -1.016261 0.894246 -1.982702 1.056918 0.237537 2.201998 -0.596812 1.930165 -0.725762 -1.015252 -1.373007 0.498106 0.062815 0.384993
wb_dma_ch_sel/reg_next_start 0.480385 1.019666 -1.039962 -1.668590 0.719265 -2.471030 -4.122531 -0.465472 1.783584 1.415200 -1.130516 -1.149377 2.374991 -3.102730 2.283696 2.245972 -2.814979 -1.589996 1.697283 1.504386
wb_dma_ch_sel/input_ch4_csr -2.412313 -0.234837 -1.050140 -0.127280 -3.471351 -0.515333 -0.580381 -1.032675 -3.170161 1.431586 -2.242705 -0.560181 1.031550 -1.169399 0.321162 -0.245335 0.945243 -0.483571 -4.389803 1.813449
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 2.274717 0.451471 0.037573 0.201588 1.009264 1.950170 0.449909 0.354818 0.320805 -0.398685 -0.028882 0.533315 0.002598 -1.104386 -0.566291 1.255002 1.092812 0.167473 1.266041 -2.293859
wb_dma_ch_sel/assign_107_valid 3.791712 1.736183 0.113826 -2.748375 -0.688584 0.978599 -1.970884 2.273031 -0.335906 -0.366063 -1.887706 -0.087416 -0.829628 1.877010 -0.812177 1.404580 0.533612 -2.131107 1.158831 -0.538919
wb_dma/wire_next_ch 2.554837 1.171518 -1.330493 -3.117998 0.933935 -1.606729 -2.420683 -0.495911 1.951408 0.963289 -3.731320 0.501340 0.896958 -1.651941 1.145068 2.524963 -2.015683 -0.265832 -0.145474 0.674858
wb_dma_rf/wire_ch2_txsz 2.703331 1.774372 0.338672 0.069969 0.434042 2.612840 1.239642 -3.063880 -0.462280 -1.022255 -0.880480 1.186273 1.418164 -3.202141 -0.788934 1.364451 0.854671 0.366700 2.050987 1.443364
wb_dma_ch_rf/wire_ch_am0 -0.010452 -1.290410 -0.746527 0.624381 0.165653 1.889117 -1.020851 0.969174 -2.128347 1.219098 0.294129 2.376449 -0.783311 2.293977 -0.755268 -0.997082 -1.482131 0.578742 0.099952 0.420462
wb_dma_ch_rf/wire_ch_am1 -0.265320 -1.100847 -0.889359 -1.476381 -0.373347 -2.201598 -0.726565 -0.953849 1.615206 -0.670228 -1.499117 -0.849717 1.000309 -1.444171 2.468657 2.101618 0.579268 1.443449 -2.555614 -1.180314
wb_dma/wire_ch6_csr -2.478766 -0.273958 -0.996378 -0.262635 -3.410480 -0.524897 -0.594205 -1.231793 -3.243948 1.552376 -2.384252 -0.373353 0.997189 -1.279732 0.368535 -0.589546 0.873907 -0.557561 -4.447300 2.130121
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.660226 0.371952 -0.817445 -1.160966 0.918403 0.190872 -0.659086 -1.448453 2.100663 -0.140916 0.789034 2.755645 -1.227015 -2.599543 0.090246 -1.064725 -0.477002 0.416808 1.555815 -0.701473
wb_dma_de/input_csr 3.066887 -1.210868 -0.823254 -3.365117 0.176653 1.997579 2.700941 3.694164 -2.999490 0.960808 -4.273305 6.988936 -0.195216 2.045865 -0.554168 -3.088024 -1.164362 3.917840 1.469450 4.699224
wb_dma_de/reg_read 1.828757 0.164538 -1.430044 0.575066 2.830046 1.337463 -1.629309 1.570529 -1.529953 0.545647 -2.373449 0.222792 0.600582 -3.916416 1.020686 -1.009907 -2.173261 -1.473515 -0.248548 0.696108
wb_dma/input_wb1_cyc_i -2.934854 0.437334 -0.487494 0.575157 -2.959945 -0.716027 -0.131937 -0.285097 -1.768781 0.645141 -1.999291 -1.399139 -0.711207 -3.994456 -0.479667 -1.608445 -0.457380 -0.260293 -3.456197 0.408229
wb_dma_ch_rf/wire_ch_adr0_we -2.604748 -0.012524 0.096111 -5.176679 -4.277778 -0.960734 -0.462003 0.548914 -1.424360 0.887451 -1.679494 0.226947 -2.942074 3.539596 -0.424232 -1.394398 0.915167 -0.230479 -3.064209 0.758693
wb_dma_ch_sel/assign_140_req_p0 3.039007 2.063326 -0.127917 -0.828375 -0.680206 -0.582637 -2.028992 2.224925 -0.606357 -1.197801 -0.335261 -1.096312 0.703334 2.017288 -0.785282 0.441321 1.422802 -2.862232 0.651568 -0.164245
wb_dma_rf/wire_ch3_txsz 3.323498 1.317766 0.391927 -1.576810 -0.163146 1.670321 0.169474 -1.377739 1.122309 -0.521758 -0.227212 1.820598 -0.243459 -1.059426 -0.973893 0.756486 1.545600 -0.181542 2.232384 -0.684961
wb_dma_rf/input_wb_rf_din -2.251152 0.797658 1.925224 -0.397192 -3.777712 -3.104400 -1.220857 -1.699958 -3.642893 1.042990 -1.013687 -2.668931 1.883899 3.475166 -0.476696 -5.323008 0.223986 -5.231566 0.593743 9.147029
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -2.598529 -0.145315 0.297560 -5.374317 -4.452505 -0.929545 -0.458230 0.612676 -1.268256 0.844761 -1.604502 0.264468 -3.123924 3.882238 -0.412999 -1.284594 0.933072 -0.179939 -3.016480 0.758210
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -0.588946 0.348823 -0.269048 1.599123 -0.257666 -1.646019 -0.147189 0.034500 -0.270220 -0.892999 1.542048 -0.989293 1.550869 0.468708 -0.044207 -1.015248 1.020825 -0.768068 -0.432489 0.520205
wb_dma_pri_enc_sub/reg_pri_out_d1 1.617168 0.350872 -0.745575 -1.069488 0.926507 0.176539 -0.644765 -1.303194 2.021703 -0.177152 0.813837 2.617796 -1.141740 -2.425171 0.102250 -1.007979 -0.460222 0.381360 1.510304 -0.699062
wb_dma_ch_rf/always_19/if_1/block_1 -1.571998 -0.542689 1.170592 1.195071 0.469798 -0.093472 -1.451176 0.203582 -0.255105 1.482071 -1.418662 -1.763910 -1.287241 -0.056859 0.845360 0.621055 -2.219923 -1.842523 -1.830078 0.497309
wb_dma_ch_rf/always_2 0.893399 1.449823 1.518991 -0.102412 0.201899 0.539879 2.615161 -2.959757 1.986621 2.695197 -1.862924 2.985778 -1.405272 -1.850099 -2.321677 -0.007789 2.712908 0.154894 0.270547 -2.430882
wb_dma_ch_rf/always_1 -1.376662 0.625931 1.691635 -0.198678 -1.380247 -0.730053 -1.710320 -0.656395 0.547762 0.318912 -0.423532 -1.780080 -2.235184 2.489698 0.122710 2.066702 -2.354393 -1.567901 -0.960604 1.219583
wb_dma_de/input_mast0_drdy 0.134456 3.065699 -2.553554 0.880307 -1.915311 1.348221 -2.629306 -4.468864 -4.553147 0.627799 -0.907061 0.077660 0.800183 -2.911997 -1.363817 2.091288 -0.401459 -1.944553 -0.179257 0.992956
wb_dma_ch_rf/always_6 -3.701412 1.515144 -2.742608 -1.033319 -1.583461 -1.570799 0.199567 -0.943220 -1.989466 4.817781 -0.477249 1.878475 3.006645 -0.414784 -2.495753 -1.568084 0.033992 0.906076 -0.442995 0.431249
wb_dma_ch_rf/always_5 -1.969541 0.154205 -0.106565 0.426161 -1.102586 -0.356938 0.579760 -2.305349 -1.260660 -0.468101 -0.878143 -0.946496 -0.478393 -1.087368 -0.056377 -0.392399 0.910305 -0.321350 -2.709218 0.318180
wb_dma_ch_rf/always_4 -4.137172 0.700052 1.116199 1.114487 -2.572799 0.084664 0.344540 -3.443932 -2.867023 2.324230 -2.858710 -0.245554 -1.936071 -3.983108 0.222652 -0.622410 1.152553 -1.703073 -4.222570 0.919432
wb_dma_ch_rf/always_9 3.968802 1.424681 -2.150741 -3.577446 -0.074997 -0.234586 -1.373492 2.094352 0.881622 -1.510432 0.530301 2.582548 -0.428470 0.579964 -0.688839 -0.806192 0.819491 0.212825 2.435668 -1.182913
wb_dma_ch_rf/always_8 -2.770317 1.994785 -0.437033 -1.086240 1.828578 -2.564613 -0.334569 0.771553 1.724033 2.391776 -3.466159 -3.174550 -1.751802 -0.173876 -1.543343 -1.162889 -3.506656 -2.658618 -4.313507 -0.840029
assert_wb_dma_rf/input_wb_rf_dout -1.002715 0.563583 0.247696 0.753297 0.278215 -2.189870 -1.030603 -2.861309 0.744796 -1.794134 -1.320767 -2.189159 0.047454 -2.850601 2.100153 -1.025090 0.778574 -1.187388 -3.725093 1.112507
wb_dma/wire_wb1_addr_o -0.179957 -1.019095 -0.642903 -0.117417 -0.041720 0.755556 2.026472 1.860041 -0.415449 -0.681915 0.069480 -0.007722 1.571709 -0.060723 -0.248950 -1.129777 -0.415801 1.972741 0.036199 1.185622
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.617491 0.334982 -0.797784 -1.118046 0.919938 0.125263 -0.672996 -1.390075 2.124218 -0.142312 0.838730 2.735752 -1.235868 -2.572246 0.140043 -1.081764 -0.513321 0.447880 1.543278 -0.704969
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.457853 1.092527 -1.540192 -2.542886 -0.931517 -0.426985 -0.774858 3.667451 -1.263582 -1.360436 -0.332939 -0.106073 0.830569 3.043602 -0.760905 0.116460 1.291429 -0.202816 0.874667 -0.503754
wb_dma_wb_slv/always_5/stmt_1/expr_1 2.791040 1.518537 -0.116623 0.162217 -0.507761 -2.013710 -1.333490 3.648116 -0.053447 -3.898337 3.415940 -1.373122 1.986528 5.498205 -0.635009 -0.789610 0.793550 -1.535074 2.936068 2.132000
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 -1.670817 -1.132182 -2.184910 -2.483855 -0.226046 -2.690385 1.858751 -3.737902 -1.535827 -1.550071 -3.300596 -1.901097 0.797605 0.459023 0.209415 -3.863440 1.909861 0.422857 -5.376874 1.660567
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 1.090855 0.543849 -1.355642 0.562876 0.557563 -3.555563 -2.162715 3.539543 0.862982 -3.470789 4.450564 -0.375304 1.057124 3.964678 0.473074 -2.726781 -1.353283 -0.928914 2.196624 2.233890
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 2.360138 0.501163 0.027432 0.236366 1.074821 2.033363 0.486347 0.366216 0.338943 -0.404147 -0.037867 0.512594 -0.007567 -1.182935 -0.631188 1.344720 1.197611 0.165721 1.323940 -2.450310
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.561826 -0.954925 -1.235566 0.372938 1.137448 -1.494459 -0.844187 -0.063554 1.090407 0.321320 1.130989 1.065331 -1.034017 -1.535689 1.057702 -1.845468 -2.093140 0.628347 -0.570211 0.006276
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.364103 2.051074 0.236305 -2.095495 -1.077701 1.162275 0.638975 -1.654183 0.894364 -1.573766 -0.089789 0.941187 -2.079134 -2.763956 -1.042397 -0.378525 2.015918 -0.570525 -0.173346 -1.704605
wb_dma_wb_slv/reg_slv_dout -2.394742 0.918844 1.878010 -0.357157 -3.659863 -3.342760 -0.576252 -1.891375 -3.445831 0.593493 -0.138036 -1.796153 1.639585 3.098075 -0.343465 -5.695642 0.795548 -4.446046 1.333575 8.814354
wb_dma_ch_pri_enc/always_2 1.805453 0.413128 -0.743380 -1.246211 0.871643 0.237551 -0.609060 -1.464164 2.142108 -0.192037 0.755522 2.814085 -1.178743 -2.528700 0.017913 -0.991737 -0.344850 0.380056 1.636340 -0.686923
wb_dma_ch_pri_enc/always_4 1.651474 0.332455 -0.842357 -1.167761 0.921254 0.140184 -0.663710 -1.446428 2.118144 -0.136928 0.824685 2.793561 -1.230760 -2.605921 0.126525 -1.068514 -0.492055 0.427441 1.528266 -0.660576
wb_dma/inst_u3 -5.027895 1.857678 -0.976027 1.118724 -1.814107 -3.256477 0.918833 -1.485663 -3.225213 1.363861 -3.190898 -0.272443 -0.055251 -2.964560 -0.182600 -2.951470 0.686011 -0.139753 -5.121628 2.069800
wb_dma_wb_slv/always_1/stmt_1 -4.474351 0.049911 0.850648 -2.231490 -0.581694 -5.408667 0.218656 0.664116 0.623773 1.390770 -1.628567 -0.940173 0.319528 0.593791 1.618143 -6.532581 -1.790466 -1.719236 -2.353369 6.705276
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.308265 0.459771 -2.279004 -0.741806 -1.103641 -1.374103 1.171154 5.051351 -1.906835 -2.817294 1.189113 -1.155325 3.818268 3.034050 -1.002944 -1.983577 1.724516 0.928121 0.288385 1.259992
wb_dma_rf/wire_ch0_am0 -0.007198 -1.252019 -0.705766 0.593715 0.126997 1.784194 -0.981766 0.946004 -1.957303 1.101399 0.341935 2.253837 -0.713921 2.240483 -0.705891 -0.955262 -1.359002 0.596953 0.139332 0.390218
wb_dma_rf/wire_ch0_am1 -0.282120 -0.966512 -0.882219 -1.449022 -0.379777 -2.133486 -0.676954 -0.993032 1.549267 -0.708730 -1.416676 -0.801894 0.960436 -1.512327 2.320572 1.988295 0.620196 1.358241 -2.482939 -1.094984
wb_dma_wb_mast/wire_mast_drdy 2.430511 3.490427 -3.722263 0.040332 -1.361397 1.066323 -1.495938 -2.150084 -4.544935 -1.667316 0.903008 1.178873 2.422688 -1.740746 -1.823078 0.805362 1.373897 -0.662833 2.225530 0.790670
wb_dma_wb_if/wire_mast_pt_out -2.350301 3.087217 -1.050720 1.305883 1.285060 -2.092551 0.579556 -0.993649 -1.453041 -0.324828 -0.853124 0.022947 -0.091142 -1.933862 0.088926 -0.022589 -0.240915 -0.824263 -2.831386 0.650705
wb_dma_ch_sel/assign_95_valid/expr_1 0.002112 -1.190190 -3.495556 -2.971867 -2.901997 -0.451332 -3.059049 0.237849 -3.639985 1.216185 -0.996025 -1.915016 5.009783 1.900294 0.761623 0.678935 0.646930 -0.509849 -0.419460 2.342436
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.747101 0.349699 -0.772735 -1.111281 0.972933 0.244609 -0.688728 -1.311236 2.112860 -0.172208 0.841240 2.734442 -1.182623 -2.533010 0.091832 -0.974354 -0.500293 0.405801 1.590737 -0.740689
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.651409 0.295491 -0.785965 -1.046280 0.986500 0.210634 -0.619499 -1.302780 2.087811 -0.169926 0.801553 2.689215 -1.191479 -2.559863 0.083867 -0.960180 -0.500506 0.447105 1.519401 -0.809275
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 1.613020 0.333329 -0.812423 -1.168759 0.957875 0.113519 -0.700123 -1.425620 2.164104 -0.153820 0.840325 2.826428 -1.243884 -2.636188 0.137991 -1.113719 -0.591768 0.438443 1.559453 -0.640268
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 1.124910 1.772035 -1.340823 -1.758210 -1.613255 -0.301793 3.196007 2.421655 0.087814 -2.736106 1.787673 -0.904458 2.149912 -0.498194 -2.551072 -3.171160 5.234447 0.129024 -0.143833 -2.181597
wb_dma/constraint_slv0_din -1.243786 1.702483 1.288670 -0.145398 -0.023851 -4.170300 -1.238405 -0.812325 1.402717 -0.090532 -0.766155 -0.649407 -1.540288 -0.232141 0.868487 -0.851816 -1.552355 -2.185965 0.049334 1.979989
wb_dma_de/always_4/if_1/if_1 2.045730 -0.333682 -1.558064 -0.936309 2.221400 0.309839 -2.569998 3.062359 -0.170098 1.127038 -1.846807 0.897545 -0.938245 -2.157460 0.933564 -1.750945 -1.409196 -1.817723 -0.367499 -1.307672
wb_dma_rf/always_2 0.279146 2.801980 1.010316 -1.495430 0.248568 -4.533177 -2.211344 0.244216 1.894161 0.839843 -3.036154 2.136287 -4.796282 0.210473 0.193055 -0.758557 -3.051107 -2.439642 -0.611541 1.197094
wb_dma_rf/inst_u24 3.846359 1.360422 -2.153294 -3.508694 -0.016202 -0.284833 -1.370602 2.146765 0.907428 -1.578134 0.625334 2.552671 -0.485837 0.623881 -0.633544 -0.913752 0.697889 0.215847 2.379996 -1.087547
wb_dma_rf/always_1 -7.386697 0.503631 2.351990 -1.486936 0.447461 -7.888340 0.515992 0.300819 -0.726950 3.520593 -4.849168 -4.106206 -2.018245 -2.085345 3.785622 -4.010397 -1.390758 -4.075203 -4.189767 3.599377
wb_dma_ch_sel/always_38 0.136823 1.466079 -1.087433 0.021520 0.562156 -3.780545 -4.251007 -0.557745 1.597399 0.620800 0.349573 -2.041111 3.846644 -2.630472 2.103023 1.581574 -1.827358 -2.361509 1.532966 1.901163
wb_dma_ch_sel/always_39 4.671073 0.376666 -1.906722 -0.869440 2.013593 2.319261 -0.051483 4.973064 -1.681940 -0.736618 -1.264901 0.397503 1.633616 -0.500290 -0.636779 -0.011383 2.476840 -0.343272 1.482926 -3.566028
wb_dma_ch_sel/always_37 -2.482692 0.062676 -1.190328 -5.288659 0.255162 -1.746554 1.446307 1.266958 2.572309 3.144636 -4.305758 -1.304967 -0.910913 0.254952 -1.325906 -1.748156 -1.770665 0.411722 -4.039159 -0.943063
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.581534 1.093657 -1.557339 -2.568973 -0.889145 -0.373394 -0.805888 3.790432 -1.256086 -1.433483 -0.307480 -0.088172 0.848690 3.089885 -0.763384 0.136904 1.310121 -0.243021 0.978714 -0.552573
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 2.054445 -4.768914 -0.862138 -2.537186 2.033043 2.668470 0.832994 4.037374 -1.343976 3.602503 -4.104308 2.469774 2.881134 -0.280467 1.619508 -2.704019 -0.176079 1.874894 0.376604 1.487787
wb_dma_ch_sel/assign_10_pri3 2.279608 0.481939 0.058323 0.241252 1.059162 1.957132 0.493026 0.383304 0.306843 -0.431382 -0.026424 0.466688 0.010735 -1.099791 -0.585432 1.295279 1.137569 0.158614 1.284107 -2.362520
wb_dma_rf/inst_u21 3.824036 1.414381 -2.229659 -3.561633 -0.107977 -0.314524 -1.365421 2.159422 0.787311 -1.502865 0.447531 2.518548 -0.402636 0.554033 -0.681847 -0.877283 0.770537 0.156525 2.274090 -1.120209
wb_dma_rf/wire_ch3_adr0 -2.104699 0.866372 -0.128949 -0.605062 -1.059393 -0.563612 0.491067 -0.461385 -0.286143 -0.981399 0.025150 -0.895070 -1.860502 -1.781750 -0.124073 -1.187631 0.490767 -0.461450 -2.567148 -0.941728
wb_dma_ch_rf/input_dma_busy -2.791911 1.917872 -0.518260 -1.189526 1.798014 -2.679265 -0.231099 0.815728 1.696242 2.272960 -3.626282 -3.373126 -1.637719 -0.129459 -1.540814 -1.267317 -3.379802 -2.610881 -4.613384 -0.820931
wb_dma_ch_sel/assign_134_req_p0 -0.206347 1.396085 -0.146114 -0.752011 -1.400742 -0.368114 1.766096 2.480070 -0.104937 -1.570604 0.613980 -2.634438 0.933889 -0.299849 -1.877856 -2.494859 3.292391 -1.612355 -1.743753 -1.551651
wb_dma/wire_wb0m_data_o -5.520730 -1.761499 -0.874514 0.605813 1.059482 -1.869543 3.145578 3.017016 -1.546210 2.568036 0.826750 -2.160748 0.872784 1.812286 -0.569363 -2.196732 -2.278810 0.979439 -0.848810 0.083999
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.495680 1.118729 -1.442078 -2.577814 -0.960096 -0.420809 -0.779213 3.613188 -1.156820 -1.496451 -0.224810 -0.107803 0.757139 3.198243 -0.811653 0.240593 1.279312 -0.176362 1.030352 -0.442565
wb_dma_ch_rf/always_6/if_1 -3.654627 1.444576 -2.670660 -0.892526 -1.559923 -1.603887 0.138167 -0.986909 -1.776642 4.811194 -0.520097 1.777701 3.021256 -0.696264 -2.390565 -1.490775 0.123952 0.795554 -0.538800 0.235548
wb_dma -4.822682 1.952338 -0.605453 1.357790 -2.733620 -3.009583 0.760616 -1.196683 -3.468538 0.969093 -3.564509 -0.762115 -0.136148 -2.958481 -0.263670 -2.870781 0.278350 -0.818355 -6.278334 3.196088
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 0.336460 -0.448714 -1.022450 1.613792 3.190443 1.205430 -0.086992 0.517696 -0.642737 1.986899 -1.542822 -0.499493 1.373088 -4.746154 0.373041 -1.942436 -0.199388 -1.471115 -0.487734 -1.079033
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -1.642947 -0.545687 1.216766 1.298159 0.523732 -0.051991 -1.527867 0.178215 -0.289339 1.521912 -1.421062 -1.861832 -1.337860 -0.105580 0.859968 0.642764 -2.345330 -1.873264 -1.883725 0.520941
assert_wb_dma_rf/input_wb_rf_adr -1.060621 0.475315 0.204595 0.554026 0.295805 -2.315698 -1.146582 -2.778164 0.896664 -1.735738 -1.448961 -2.299854 0.106567 -2.759318 2.179806 -0.898319 0.627023 -1.094560 -3.802074 1.104573
wb_dma_ch_rf/always_6/if_1/if_1 -3.603381 1.578074 -2.702772 -0.943717 -1.513998 -1.595196 0.118025 -0.891653 -1.859591 4.985646 -0.601997 1.966957 3.060867 -0.609852 -2.502777 -1.512604 0.215381 0.784174 -0.449169 0.159266
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.503740 0.345332 -0.758117 -1.141078 0.847703 0.093927 -0.658575 -1.438918 2.079933 -0.135782 0.770166 2.698880 -1.209609 -2.497270 0.087549 -1.120621 -0.493808 0.409158 1.473716 -0.601073
wb_dma_ch_arb/wire_gnt 0.781194 0.433453 -2.642072 -2.827589 -2.110216 -1.498597 4.007528 0.478967 1.444054 -1.048063 -0.406618 1.490285 4.131525 -2.119622 -1.904441 -2.235558 4.284064 3.427880 -1.387546 -0.775590
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 3.890632 1.345136 -2.256213 -3.525038 0.041898 -0.276556 -1.389294 2.297119 0.806723 -1.557627 0.558071 2.558861 -0.417161 0.585791 -0.638243 -0.926032 0.706929 0.233861 2.380072 -1.131946
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -1.846693 0.898969 0.689396 1.132369 -0.442600 -1.773505 -1.337572 -0.541420 -0.028976 1.744614 0.320625 0.472665 0.023107 -1.230910 0.501307 0.198013 -1.364668 -0.982277 0.994079 1.220349
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 4.613641 0.373379 -1.964272 -0.911570 1.986790 2.241162 -0.070979 4.933275 -1.697764 -0.685199 -1.318433 0.366465 1.682184 -0.524410 -0.618307 -0.009548 2.490615 -0.382661 1.406938 -3.516399
wb_dma_rf/always_1/case_1/cond -7.472720 0.467110 2.170661 -1.260629 0.293985 -7.742624 0.337744 0.153658 -0.909663 3.576245 -4.698967 -3.955116 -1.844807 -2.122671 3.752418 -3.757937 -1.515478 -3.865592 -4.249457 3.637296
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.771894 0.308764 -0.828699 -1.130992 0.995722 0.252428 -0.697861 -1.308134 2.126218 -0.169952 0.841698 2.789048 -1.201494 -2.574881 0.102687 -1.042434 -0.533106 0.440899 1.608359 -0.802145
wb_dma_wb_slv/assign_4/expr_1 -6.574683 1.727789 -2.149040 1.457473 2.051964 -3.335768 3.528178 1.546209 -3.200054 2.153111 -0.597156 -1.534524 1.289200 -0.495906 -0.742695 -1.787467 -1.735515 0.193791 -3.356454 0.698740
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 2.924898 1.766283 0.324860 0.132295 0.522938 2.745594 1.249975 -2.922645 -0.488911 -1.047848 -0.870015 1.195907 1.467122 -3.210556 -0.828913 1.433271 0.897345 0.303589 2.174073 1.279568
wb_dma_de/always_3/if_1/stmt_1 -0.593483 0.347586 -0.226766 1.667769 -0.223615 -1.655518 -0.159892 0.054323 -0.279264 -0.968762 1.576941 -1.073152 1.595472 0.460237 -0.004739 -1.009009 0.992287 -0.780231 -0.388247 0.588454
wb_dma_ch_sel/assign_104_valid 3.731114 1.658610 0.109847 -2.664411 -0.639645 1.060122 -1.925042 2.349402 -0.390859 -0.309790 -1.898362 -0.178749 -0.830725 1.819205 -0.828665 1.513803 0.541536 -2.085665 1.042655 -0.749598
wb_dma_ch_rf/always_9/stmt_1 3.676694 1.388489 -2.293167 -3.534473 -0.011638 -0.363153 -1.388272 2.017980 0.871025 -1.405910 0.476785 2.622702 -0.551567 0.329603 -0.620701 -0.899301 0.648289 0.274107 2.182873 -1.211826
wb_dma_wb_if/input_mast_adr -0.820546 -0.628719 -0.921399 1.436926 -0.247720 -0.962322 1.853710 1.842832 -0.656819 -1.542949 1.522334 -0.964157 3.055385 0.340540 -0.329569 -2.221592 0.557527 1.148765 -0.436052 1.756627
assert_wb_dma_ch_arb/input_req 2.414353 -0.135846 -1.970714 -1.046344 1.016579 0.329861 -0.596920 4.706858 -2.069632 -0.321993 -1.276516 -0.186719 1.728730 0.703296 0.009323 -1.314477 1.340179 -0.556969 0.222652 -1.148312
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.225867 2.060008 0.270247 -2.142512 -1.140738 1.075317 0.640699 -1.762847 0.857749 -1.449218 -0.156306 0.958394 -2.009367 -2.758876 -1.028618 -0.413538 2.005006 -0.611643 -0.168931 -1.490456
wb_dma_wb_if/input_wbm_data_i -2.078999 0.756256 1.711267 -0.619472 -3.857144 -3.151307 -0.605983 -1.693826 -3.530207 0.431103 -0.016620 -1.659065 1.739637 3.451203 -0.399516 -5.672826 1.039199 -4.223129 1.484002 8.775059
wb_dma_de/wire_tsz_cnt_is_0_d 0.452938 -0.487151 -0.978353 1.598065 3.377556 1.243517 -0.216792 0.818073 -0.640804 2.081876 -1.616632 -0.604019 1.351029 -4.682477 0.424903 -1.972796 -0.257943 -1.717376 -0.464356 -1.213569
wb_dma/wire_dma_err 3.863371 1.317797 -2.260623 -3.548179 0.020469 -0.288968 -1.407333 2.179206 0.894228 -1.487976 0.551010 2.654916 -0.469298 0.419248 -0.588429 -0.973087 0.703207 0.244720 2.349785 -1.167037
wb_dma_ch_sel_checker/input_ch_sel_r 1.108893 0.806752 0.425957 -1.751383 -1.137489 -0.258313 -0.312454 -1.773944 0.922766 -0.136316 -0.133749 1.362798 -0.307364 0.081723 -0.360682 -0.498540 0.420361 -0.343382 1.092196 1.595497
wb_dma_ch_sel/assign_119_valid 3.813342 1.778275 0.237083 -2.668017 -0.590506 1.053338 -2.029213 2.275665 -0.255639 -0.419757 -1.837018 -0.098558 -0.919957 1.941471 -0.782850 1.521163 0.433301 -2.158297 1.224524 -0.563651
wb_dma_inc30r/input_in -2.451874 -1.420525 -0.767657 -3.367218 -3.726197 -0.845058 1.764123 -2.538480 2.661572 1.056456 0.231459 -2.438497 2.421139 -1.068638 -0.768722 -0.162147 4.968988 1.355486 -3.403634 -3.147134
wb_dma_ch_pri_enc/inst_u15 1.646253 0.298257 -0.843628 -1.159212 0.898070 0.142530 -0.689900 -1.389992 2.101562 -0.127602 0.786861 2.784970 -1.183546 -2.587382 0.120800 -1.120217 -0.515566 0.416635 1.498582 -0.692835
wb_dma_ch_pri_enc/inst_u14 1.838397 0.379576 -0.755637 -1.143461 0.896734 0.257221 -0.669390 -1.355564 2.109148 -0.234978 0.819065 2.769331 -1.184786 -2.490628 0.050726 -0.956250 -0.441586 0.410879 1.642289 -0.724284
wb_dma_ch_pri_enc/inst_u17 1.631493 0.334467 -0.745410 -1.072476 0.965076 0.195819 -0.635189 -1.368129 2.131532 -0.163067 0.815855 2.750387 -1.231489 -2.575149 0.084914 -1.028429 -0.522612 0.407014 1.546708 -0.745792
wb_dma_de/wire_dma_err 3.878427 1.336514 -2.280038 -3.473969 0.067219 -0.286103 -1.407968 2.252648 0.804060 -1.494273 0.506642 2.551049 -0.392248 0.445358 -0.623628 -0.975870 0.702908 0.210948 2.304297 -1.161052
wb_dma_ch_pri_enc/inst_u11 1.650587 0.339095 -0.839533 -1.143221 1.014943 0.134543 -0.711805 -1.372735 2.192372 -0.157245 0.854367 2.809950 -1.255304 -2.571825 0.137151 -1.061552 -0.565550 0.411491 1.566266 -0.706422
wb_dma_ch_pri_enc/inst_u10 1.549014 0.339232 -0.804026 -1.123644 0.916577 0.110407 -0.657685 -1.420538 2.098332 -0.118167 0.839995 2.720794 -1.214784 -2.567274 0.143731 -1.079958 -0.553972 0.389679 1.471300 -0.655484
wb_dma_ch_pri_enc/inst_u13 1.762292 0.334286 -0.850328 -1.157304 0.964152 0.213687 -0.708950 -1.361556 2.142423 -0.193174 0.828229 2.803779 -1.208170 -2.578727 0.085046 -1.020096 -0.496790 0.437580 1.613859 -0.777514
wb_dma_ch_pri_enc/inst_u12 1.599957 0.343185 -0.800833 -1.108811 0.913397 0.139936 -0.676791 -1.343553 1.993653 -0.148962 0.775848 2.639004 -1.130507 -2.527194 0.098639 -1.062495 -0.484275 0.379385 1.458725 -0.650110
wb_dma_ch_pri_enc/inst_u19 1.656350 0.347606 -0.750951 -1.039778 0.946363 0.191308 -0.680691 -1.335310 2.090629 -0.162895 0.790104 2.700991 -1.201704 -2.527308 0.105666 -1.012202 -0.514360 0.390145 1.551536 -0.696059
wb_dma_ch_pri_enc/inst_u18 1.745151 0.348637 -0.828070 -1.175928 0.963141 0.194322 -0.664020 -1.381412 2.130555 -0.165562 0.823666 2.795247 -1.212585 -2.620662 0.089423 -1.027956 -0.497310 0.417428 1.590523 -0.785507
wb_dma_ch_sel/assign_110_valid 3.746633 1.640133 0.183358 -2.648170 -0.569334 1.033318 -2.008159 2.337098 -0.272797 -0.382040 -1.812016 -0.126684 -0.881037 1.865692 -0.763614 1.449540 0.417985 -2.150722 1.143133 -0.636560
wb_dma_rf/inst_u30 3.819589 1.324056 -2.281965 -3.564951 0.008627 -0.337911 -1.356165 2.153151 0.885038 -1.446034 0.481667 2.617437 -0.417924 0.371700 -0.610263 -1.075081 0.689141 0.200273 2.279773 -1.119567
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 3.807661 2.974004 0.660455 -3.931456 -1.441406 -0.337107 -1.142818 -2.522547 3.134165 -1.778888 0.700343 0.034364 0.378146 0.944163 -1.031731 1.922175 1.440437 -1.248856 3.510437 0.824936
wb_dma/wire_pointer3 2.785750 2.143054 0.988078 -1.238131 -0.237488 0.954501 1.289464 -2.094707 1.154634 0.958215 -2.413558 4.009101 -2.042663 -1.129610 -1.722827 1.009067 1.083363 0.527104 0.950899 -0.745630
wb_dma_ch_pri_enc/wire_pri6_out 1.713403 0.324602 -0.795994 -1.049236 1.022887 0.203106 -0.657818 -1.335096 2.184407 -0.223223 0.884234 2.743480 -1.249241 -2.557451 0.127206 -1.012097 -0.538867 0.427536 1.644106 -0.748424
wb_dma_rf/assign_6_csr_we 2.182887 2.170361 0.464393 -2.660829 0.785634 -3.046813 -1.376353 0.775536 2.143470 -0.789846 -3.529169 1.580486 -5.174056 1.380252 -0.178671 -0.763500 -2.103228 -1.894471 -1.507046 0.039805
wb_dma_de/assign_82_rd_ack 1.819947 0.184513 -1.634685 0.506249 2.865566 1.205926 -1.619883 1.724857 -1.688408 0.467712 -2.378415 0.289333 0.765463 -3.947276 1.046270 -1.246897 -2.130566 -1.431279 -0.219444 0.820252
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 2.702668 2.127194 1.024918 -1.217355 -0.291212 0.850412 1.305957 -2.180490 1.152674 0.974784 -2.441380 4.083823 -2.065986 -1.088769 -1.732834 0.990938 1.041010 0.540822 0.924503 -0.668212
wb_dma_ch_sel/assign_96_valid 0.271950 -0.626269 -3.050013 -3.500525 -3.309310 -1.860673 -2.895687 0.646360 -2.284780 2.907876 -2.301264 0.432018 2.588434 3.073096 -0.128042 0.523444 1.158081 -0.413561 -1.350590 0.457699
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.727844 0.345300 -0.809701 -1.176975 0.953700 0.151995 -0.678766 -1.358651 2.133169 -0.153854 0.808926 2.749071 -1.178040 -2.542701 0.127289 -1.042043 -0.507704 0.387268 1.562058 -0.647949
wb_dma_de/reg_next_ch 2.421412 1.084541 -1.406887 -3.047050 1.013553 -1.546326 -2.363874 -0.465355 1.869683 1.027817 -3.856221 0.249830 1.113718 -1.761731 1.228831 2.741379 -2.024036 -0.212428 -0.274835 0.525481
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.677329 -0.945979 -1.224548 0.370158 1.042391 -1.537981 -0.866545 -0.031700 1.010278 0.343117 1.018882 0.990234 -0.939660 -1.503706 1.036973 -1.877769 -2.097614 0.620952 -0.686557 0.049414
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.627630 -0.931774 -1.171038 0.393517 1.066396 -1.479918 -0.808962 -0.066322 0.995961 0.341494 1.045378 0.979051 -0.939451 -1.462309 1.059098 -1.816591 -2.073453 0.614318 -0.691979 0.031895
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 2.649455 2.164876 0.999415 -1.315273 -0.332988 0.862126 1.344231 -2.200055 1.162661 0.988289 -2.469677 4.046826 -2.105053 -1.139020 -1.788434 1.001230 1.116683 0.535937 0.884064 -0.694805
wb_dma_ch_rf/assign_24_ch_txsz_dewe 3.422024 0.370639 0.835455 2.915592 3.609125 3.125782 -0.876699 3.358655 -2.078274 -1.252991 -1.154734 -2.179032 1.610611 -0.565357 0.510400 1.324237 -2.008156 -2.147337 1.925186 1.281037
assert_wb_dma_ch_arb 2.496962 -0.129284 -2.021751 -1.093371 1.035825 0.323570 -0.626955 4.789926 -2.065446 -0.327829 -1.232802 -0.170428 1.729993 0.721022 -0.019070 -1.316327 1.338338 -0.560894 0.262926 -1.181010
wb_dma/wire_csr -1.253200 -0.200779 0.848665 -0.511028 -1.442486 0.375864 1.234569 2.529350 -2.745290 0.903503 -4.711171 2.764900 -3.099960 -0.233773 0.514211 -1.276945 -3.134823 1.076065 -3.859025 4.264381
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.487524 -0.896773 -1.160747 0.358114 1.068836 -1.405735 -0.823567 -0.034074 1.021503 0.308390 1.033134 0.990805 -0.936626 -1.455363 1.020130 -1.798294 -1.995623 0.567709 -0.596148 0.028621
wb_dma_wb_if/input_mast_din 1.145061 -0.247965 0.562997 2.437041 1.549690 2.315807 1.868266 -2.005686 -2.167649 -0.968468 -0.935603 1.740660 2.122617 -1.739439 0.241313 -0.616210 -0.941068 1.513401 1.237552 4.632164
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond 0.282848 1.203258 0.480605 -1.484094 -1.845577 -0.655684 -0.277769 -0.837425 0.866010 -1.241168 1.108128 0.044209 -0.871071 2.612226 -0.780817 1.503011 -0.074965 0.282825 0.996150 0.730076
wb_dma_ch_rf/reg_sw_pointer_r 0.834560 1.333737 -1.412244 -0.843867 0.484074 -4.136205 -2.047920 -1.394644 1.590205 -0.923632 -2.741338 -0.781276 1.882057 -2.231818 2.246612 1.985072 -0.697157 -0.321377 -2.636055 1.102533
wb_dma_ch_sel/assign_142_req_p0 3.226776 2.100350 -0.102117 -1.002268 -0.857076 -0.553660 -2.073127 2.171873 -0.540019 -1.232360 -0.314348 -1.052692 0.715094 2.100510 -0.897588 0.479248 1.586315 -2.889312 0.722759 -0.222243
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.325510 0.426061 -2.348344 -0.935994 -1.145753 -1.370247 1.162940 5.083415 -1.845110 -2.757056 1.148632 -1.031272 3.733126 3.041710 -1.024339 -2.014948 1.821727 0.968128 0.268463 1.197995
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 2.262708 0.457781 0.018060 0.239043 1.028600 1.972481 0.488892 0.400236 0.306505 -0.395769 -0.010899 0.483298 -0.025859 -1.083298 -0.595504 1.327551 1.153138 0.182797 1.266104 -2.348832
wb_dma_rf -4.606080 0.465265 -0.613262 -0.379656 -2.447051 -2.733817 0.353103 -1.741713 -2.687431 2.150577 -3.276081 -2.225185 0.434762 -1.730532 -0.142406 -2.581233 -0.159624 -1.990037 -5.433830 2.649493
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -1.520978 -1.097594 -0.315833 -0.585447 1.031632 -0.786085 -0.335326 1.702083 -0.333045 1.446818 -1.497531 -0.326861 -0.980602 -0.137880 1.533207 0.618853 -0.881584 0.396172 -1.546364 -1.549608
wb_dma_de/reg_chunk_cnt 1.969415 -0.434810 -1.540684 -0.857833 2.307803 0.207380 -2.664721 3.195945 -0.104859 1.144787 -1.741529 0.816897 -1.027921 -2.132195 1.042820 -1.812457 -1.648823 -1.857667 -0.336857 -1.253728
wb_dma_de/always_23/block_1/case_1/block_4/if_1 1.968530 -4.796756 -0.769199 -2.445159 1.963033 2.662866 0.887160 4.202292 -1.481809 3.516938 -3.960516 2.549532 2.660171 -0.084575 1.660583 -2.745890 -0.217005 1.931772 0.505532 1.524904
wb_dma_de/always_23/block_1/case_1/block_3/if_1 1.750046 -4.238460 -0.807958 -1.173550 1.813273 1.155060 0.648905 3.900423 -1.540572 2.783238 -2.874993 1.796066 3.997015 0.080441 1.660978 -3.478613 0.798128 1.016943 0.246460 2.066888
wb_dma/input_wb0m_data_i -2.173397 0.854593 1.698368 -0.585835 -3.829600 -3.237234 -0.537034 -1.825164 -3.540782 0.570852 -0.110708 -1.603423 1.805423 3.325296 -0.468762 -5.621941 1.061065 -4.239343 1.457293 8.684921
wb_dma_de/always_15/stmt_1 3.433875 1.062476 -0.408879 0.112074 1.783398 2.765316 -0.814438 1.726717 -2.653900 0.232113 -3.516833 -0.687102 1.632117 -2.599855 0.031312 0.675738 -0.078906 -2.054169 0.361908 0.681616
wb_dma/wire_ch7_csr -2.072544 -0.383760 -0.921115 -0.135898 -3.224330 -0.171706 -0.445491 -1.139578 -3.346174 1.792233 -2.504387 -0.059511 1.073376 -1.041059 0.169323 -0.460491 1.014951 -0.432206 -4.117173 2.010602
wb_dma/input_wb0_ack_i -3.214941 3.557292 -2.408498 1.495631 -1.210087 -2.905444 -0.915404 -3.996947 -4.551266 1.527400 -3.464001 1.147356 0.480145 -3.139038 -0.348385 -1.371667 0.729556 -1.183684 -4.579084 2.893534
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.265159 0.435028 -2.341461 -0.876071 -1.134421 -1.349529 1.210436 5.056230 -1.848502 -2.763128 1.170087 -1.116227 3.751224 2.981816 -1.003486 -1.903735 1.760912 1.015677 0.249493 1.144600
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 1.394100 0.414135 -2.294716 -0.886822 -1.128106 -1.314957 1.226783 5.200434 -1.861343 -2.843373 1.184836 -1.135767 3.895625 3.097621 -1.004727 -2.055415 1.662925 0.943843 0.376710 1.437601
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.356646 0.398565 -2.348822 -0.912025 -1.172512 -1.330616 1.218864 5.234501 -1.905060 -2.822418 1.202624 -1.128319 3.830891 3.194825 -1.059212 -1.985809 1.795853 0.968810 0.288584 1.210964
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 3.525083 -0.077198 -0.385451 -0.060058 1.666173 0.414244 -0.998978 4.753218 -0.610043 -1.965108 0.973508 -0.311810 1.346630 2.721734 0.173106 -1.168466 -0.199550 -0.990706 2.710771 0.851726
wb_dma_ch_sel/assign_125_de_start -0.140256 1.293584 -1.255070 -0.133171 0.292654 -3.913380 -3.991595 -0.436316 1.303525 0.712576 0.206393 -2.142514 4.213779 -2.442740 2.082797 1.460884 -1.554332 -2.139538 1.223515 2.040703
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 2.532767 2.065136 0.985305 -1.238598 -0.276017 0.760156 1.253470 -2.057383 1.121810 0.999277 -2.452045 3.953609 -2.046929 -1.060613 -1.656030 0.863019 0.961054 0.507467 0.803421 -0.592699
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.603259 -0.974323 -1.200531 0.364838 1.059484 -1.514038 -0.839614 0.007794 0.989214 0.370529 1.053596 0.973954 -0.949347 -1.497089 1.047293 -1.883250 -2.070250 0.581075 -0.695332 0.035455
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 3.179253 3.286247 0.513786 -2.294748 -0.920300 0.677640 -0.008345 -3.885754 1.392546 -2.230165 0.058830 -0.563030 2.045886 -0.977390 -0.941146 2.464016 0.801344 -0.687858 3.223220 2.809021
wb_dma_ch_sel/input_dma_busy 2.362772 0.492210 0.037616 0.166502 1.024756 1.976937 0.429965 0.319232 0.353954 -0.437155 -0.010297 0.552870 0.000783 -1.160767 -0.586702 1.301837 1.119122 0.184460 1.332847 -2.319556
wb_dma_inc30r -3.836705 -3.634566 -2.446874 -2.942977 -2.397326 0.643167 2.163118 1.283173 -0.340532 2.296795 -0.642094 -0.368928 2.093498 0.276979 -0.511937 -1.906455 1.875884 3.574106 -4.525492 -2.451158
wb_dma_ch_sel/always_45/case_1 -1.871635 -0.165194 0.275587 2.493752 0.222215 -1.706015 1.224083 -0.892486 0.784490 0.641638 2.147942 -1.735108 2.182761 -0.450018 -0.695530 -1.891925 2.887122 -1.049318 -0.697014 -1.369611
wb_dma_ch_sel/assign_117_valid 4.054173 1.702615 0.159518 -2.688247 -0.526669 1.173954 -2.012653 2.459942 -0.268585 -0.503855 -1.755720 -0.102254 -0.744079 1.934975 -0.824973 1.454903 0.530202 -2.189444 1.399138 -0.592423
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 3.331456 3.306689 0.567100 -2.323301 -0.821051 0.779100 -0.000970 -3.956700 1.372470 -2.277842 0.041764 -0.571059 2.088972 -1.075562 -0.943721 2.500087 0.842739 -0.651796 3.344788 2.820345
wb_dma/wire_ch3_adr0 -2.074132 0.893530 -0.156328 -0.714488 -1.088570 -0.598715 0.552584 -0.471140 -0.280850 -0.975653 -0.015496 -0.893892 -1.872414 -1.828989 -0.163408 -1.220969 0.589593 -0.441876 -2.631514 -1.014001
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -0.543187 0.353449 -0.243926 1.673326 -0.241401 -1.688747 -0.252103 0.138858 -0.260896 -0.980011 1.642923 -1.015094 1.582486 0.584760 -0.030477 -1.018841 1.010631 -0.824583 -0.373961 0.578915
wb_dma_de/always_6/if_1/if_1/cond 0.302743 -0.106634 -0.827980 1.741494 2.065930 1.244976 -1.010737 3.094748 -3.844615 0.670658 -3.315456 -2.466100 1.994556 -1.551895 0.966538 0.002697 -1.690686 -1.856300 -1.722712 1.490056
wb_dma/wire_mast1_pt_out -2.192168 3.047198 -1.088795 1.186495 1.252662 -1.944313 0.550983 -1.059778 -1.333088 -0.299316 -0.840695 0.139241 -0.179586 -1.970442 0.057015 0.087938 -0.198214 -0.773070 -2.770046 0.463282
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.504638 1.032822 -1.535828 -2.520331 -0.887888 -0.378700 -0.777688 3.732322 -1.281977 -1.379134 -0.368395 -0.111074 0.821546 2.988726 -0.732063 0.127828 1.283198 -0.197473 0.901202 -0.563163
wb_dma_de/always_23/block_1/case_1/block_9/if_1 0.210957 1.119891 0.476866 -1.416646 -1.775283 -0.661667 -0.226650 -0.751066 0.805943 -1.212136 1.064708 0.013192 -0.866556 2.556864 -0.752062 1.402064 -0.035731 0.312367 0.925626 0.675168
wb_dma_ch_sel/always_48 0.582639 0.354493 -2.457971 -2.582062 -2.068189 -1.497504 4.027219 0.474629 1.341398 -1.026235 -0.241718 1.472362 4.027921 -1.903816 -1.917935 -2.400986 4.111872 3.337958 -1.357773 -0.530849
wb_dma_ch_sel/always_43 0.705094 0.152375 -1.192618 0.532425 3.605120 0.053547 -1.127800 0.107676 0.517534 1.982116 -1.735101 -2.091815 2.718746 -5.188690 0.868084 -2.116389 -0.205725 -2.828911 -0.101906 -0.316863
wb_dma_ch_sel/always_42 -0.835884 -0.244568 0.848824 -0.257603 -1.316157 0.795412 1.273368 2.457666 -2.669282 0.783367 -4.536829 2.929476 -2.951765 -0.343783 0.442384 -1.099675 -3.046611 1.229923 -3.611800 4.121674
wb_dma_ch_sel/always_40 1.066410 1.409762 1.422183 -0.154066 0.260333 0.613494 2.607867 -2.865205 2.056908 2.567290 -1.710481 3.009931 -1.309651 -1.893360 -2.277612 -0.066082 2.694505 0.207140 0.433460 -2.427485
wb_dma_ch_sel/always_47 0.940639 -1.371418 -0.804709 -1.706654 -0.137445 -0.374710 -0.861704 -0.069065 1.633606 0.507030 -0.628946 -0.421483 1.662136 -0.068739 1.141745 2.286573 0.463246 1.202763 -0.044214 -1.620361
wb_dma_ch_sel/always_46 0.026291 -1.227718 -0.804333 0.627238 0.171113 1.836428 -1.022984 0.912053 -2.113746 1.240787 0.224136 2.377583 -0.716296 2.169170 -0.717978 -1.025550 -1.460930 0.551864 0.128267 0.419937
wb_dma_ch_sel/always_45 -1.939704 -0.169222 0.273627 2.579051 0.287585 -1.714761 1.204361 -0.979530 0.729300 0.694858 2.123117 -1.723216 2.159679 -0.497461 -0.663916 -1.918395 2.867064 -1.083363 -0.741883 -1.316013
wb_dma_ch_sel/always_44 -1.338661 1.669211 1.506075 -5.783193 -6.049097 -1.815563 0.818512 -1.644786 0.909449 -1.496193 -0.248023 -1.534044 -1.825424 2.932017 -1.199844 -1.011979 3.281804 -0.981589 -1.577552 1.865707
wb_dma_ch_sel/assign_152_req_p0/expr_1 3.137241 2.019896 -0.173449 -0.942844 -0.769925 -0.507919 -2.108700 2.341523 -0.644451 -1.170184 -0.411225 -1.114001 0.766321 2.067022 -0.795347 0.475631 1.520273 -2.896976 0.631317 -0.192484
wb_dma_ch_rf/input_ndnr 3.191704 1.003110 -0.950960 0.076105 1.745051 2.562216 2.115163 0.323827 -1.374147 0.399841 -1.387471 0.199164 3.512064 -3.299319 -1.436971 -0.814196 3.891889 -0.440901 1.692277 -1.555107
wb_dma_de/always_4/if_1/stmt_1 3.554036 0.507211 -0.361421 -1.184891 1.290389 1.706846 -1.814868 3.355959 -1.210735 0.815678 -2.903990 -0.268484 -0.016973 -0.586310 0.002586 0.038145 0.413486 -2.534282 0.188783 -1.336519
wb_dma_wb_if/wire_wb_addr_o -0.834635 -0.582876 -0.929729 1.461331 -0.322959 -1.000691 1.837157 1.902183 -0.708012 -1.633576 1.617269 -1.103468 3.174566 0.429948 -0.300572 -2.153805 0.581641 1.136250 -0.434430 1.760799
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -0.630285 0.328388 -0.250526 1.692667 -0.248073 -1.690002 -0.152365 0.062174 -0.283514 -0.941473 1.580716 -1.030243 1.599637 0.448540 -0.001422 -1.052768 0.996255 -0.783159 -0.428371 0.585467
wb_dma_ch_sel/assign_111_valid 3.796738 1.675032 0.122927 -2.669148 -0.592795 1.107244 -1.997584 2.493640 -0.387150 -0.405172 -1.795056 -0.201017 -0.886015 1.949259 -0.782126 1.599206 0.472119 -2.140914 1.140998 -0.817042
wb_dma_wb_slv/assign_2_pt_sel -8.139354 1.293407 -3.058183 1.851487 -0.541381 -3.033011 3.985707 1.180408 -5.251961 1.333612 -2.800837 -1.807539 1.639528 -4.945957 -0.889476 -5.028010 -3.021677 1.331971 -6.056418 4.089365
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 3.297775 1.600890 -1.067932 -1.966149 -0.224574 -1.361301 -2.711805 0.209520 0.375169 -1.322466 -1.519750 -3.778863 5.051440 0.023657 0.910434 2.922080 1.250521 -2.381835 0.693852 1.263787
wb_dma_ch_sel/assign_144_req_p0 3.127264 2.106981 -0.099234 -1.054218 -0.920520 -0.570540 -2.101668 2.241806 -0.636844 -1.160002 -0.480324 -1.083879 0.735719 2.171062 -0.864106 0.403925 1.513921 -2.931726 0.629230 -0.072249
wb_dma_de/input_pointer 1.036107 1.494215 1.464236 -0.180140 0.195684 0.586682 2.640944 -2.914760 2.042290 2.696626 -1.823347 3.066090 -1.313855 -1.853913 -2.324743 -0.073817 2.817610 0.195260 0.398959 -2.482998
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 2.979412 2.904985 0.828867 -1.295073 -1.311777 1.967762 0.999640 -3.734992 0.288035 -2.216361 0.168482 1.174583 0.572999 -0.584104 -1.550530 2.843070 0.801970 0.635996 2.972490 2.013814
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 2.949896 3.593707 1.187080 -3.407405 -1.555398 -1.047060 0.019148 -3.125595 2.859008 -0.236839 -1.486223 2.113502 -1.348850 0.906280 -1.793637 2.010477 0.930276 -0.518471 1.967024 0.901805
wb_dma_ch_rf/input_wb_rf_adr 2.134084 -0.481892 -1.228621 -1.993772 -0.743215 -0.549860 -2.542627 -1.113477 2.450635 -2.409676 1.107260 -0.751817 3.689046 3.270508 -1.003739 -5.569391 -1.452547 -0.861113 -0.937220 6.945995
wb_dma_ch_sel/input_pointer0 1.653740 0.642096 0.889783 -0.436972 0.394580 1.484300 1.550203 -2.205169 2.002079 1.159876 0.375972 0.841425 0.455806 -1.879975 -1.535658 -0.183299 3.320659 -0.478712 1.713234 -2.549155
wb_dma_ch_sel/input_pointer1 3.359681 1.284703 0.375658 -1.500357 -0.053764 1.718561 0.161568 -1.293155 1.130535 -0.506494 -0.215427 1.804639 -0.239411 -1.074417 -0.956985 0.838864 1.547277 -0.159047 2.262480 -0.843371
wb_dma_ch_sel/input_pointer2 1.124826 0.806811 0.369500 -1.751773 -1.134139 -0.252290 -0.302614 -1.753683 0.895169 -0.157459 -0.142345 1.381951 -0.245164 0.064616 -0.338624 -0.468055 0.447415 -0.350868 1.083332 1.576846
wb_dma_ch_sel/input_pointer3 2.727675 2.124905 0.971857 -1.295678 -0.308931 0.905855 1.215348 -2.145793 1.151520 0.878776 -2.348968 3.966553 -1.996695 -1.121454 -1.715168 0.931439 1.065930 0.522084 0.963187 -0.593678
wb_dma_de/reg_chunk_0 2.319709 -0.312106 -1.505374 -0.960246 2.302307 0.318233 -2.721076 3.308613 -0.115192 0.984540 -1.756764 0.798935 -0.854758 -1.892186 0.987855 -1.773233 -1.559423 -1.966576 -0.088829 -1.106430
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 2.349027 0.517940 0.037638 0.226015 1.077803 2.021101 0.520543 0.372338 0.308876 -0.422490 -0.015993 0.505556 -0.029673 -1.162959 -0.638218 1.358028 1.144542 0.158802 1.314906 -2.409717
wb_dma_ch_sel/assign_151_req_p0/expr_1 3.017878 2.049224 -0.049781 -0.876799 -0.843028 -0.565586 -2.049902 2.222869 -0.685267 -1.240027 -0.339906 -1.172200 0.710401 2.195425 -0.832440 0.473636 1.483356 -2.911552 0.652868 -0.044802
wb_dma_ch_sel/assign_138_req_p0/expr_1 3.034116 2.151304 -0.131223 -1.015122 -0.924004 -0.651371 -2.116772 2.118254 -0.580776 -1.173785 -0.395595 -1.075838 0.699259 2.144234 -0.854608 0.450968 1.501490 -2.948271 0.636258 -0.121023
wb_dma_ch_sel/reg_am0 0.067313 -1.190561 -0.744887 0.596291 0.197403 1.801883 -1.045281 0.914933 -2.049332 1.103932 0.237075 2.259074 -0.641187 2.083318 -0.687672 -1.037570 -1.400866 0.510572 0.101010 0.431692
wb_dma/assign_2_dma_req 2.336132 4.009097 1.051799 -2.072639 -1.102017 -0.285103 0.968096 -4.601583 1.301060 -0.704497 -2.138306 1.392560 0.331136 -0.953334 -1.609730 2.461508 0.172260 -0.068457 1.745798 3.026602
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -1.449297 0.571917 -0.474477 -0.849402 0.462903 -0.423403 0.950218 -2.470120 2.685411 0.381440 1.473121 1.090734 -2.315579 -4.911990 -0.591944 -3.093050 1.692986 -0.370477 -1.045978 -3.377096
wb_dma_ch_rf/wire_ch_csr -4.324806 1.054558 -1.782682 -1.117808 -1.503577 -2.939645 1.539291 0.869250 -2.396282 3.066107 -2.712261 -1.538359 0.961051 0.341158 -1.943803 -1.945013 -1.847764 -0.806159 -3.586157 1.770530
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -0.576655 -0.514694 -0.172514 -1.860988 -3.335721 0.028667 1.161265 -1.557821 0.631851 -0.158521 0.570977 -0.606684 1.890058 1.503007 -1.141069 -0.249838 2.339149 1.184723 -0.887185 0.986072
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -1.637890 -0.936206 -1.223027 0.347522 1.042866 -1.507408 -0.808939 -0.042541 0.970977 0.359230 1.019091 0.969218 -0.946932 -1.473456 1.055589 -1.887332 -2.074886 0.604687 -0.713358 0.059660
wb_dma_ch_sel/assign_118_valid 4.039048 1.762832 0.084153 -2.789333 -0.605900 1.190372 -2.027218 2.320993 -0.284333 -0.380066 -1.900503 0.001939 -0.797201 1.741653 -0.880428 1.560173 0.605383 -2.136366 1.255781 -0.813760
wb_dma_ch_rf/input_de_adr1_we -0.601877 0.377246 -0.265517 1.708562 -0.248683 -1.694002 -0.147758 0.105158 -0.321594 -0.989486 1.657658 -1.099513 1.695137 0.489890 -0.033553 -1.085293 1.058650 -0.809624 -0.431415 0.589072
wb_dma_wb_mast/input_mast_din 1.110718 -0.295376 0.601055 2.351158 1.461144 2.280242 1.825061 -1.893992 -2.230694 -0.984770 -0.934493 1.592568 2.228702 -1.522763 0.221900 -0.604303 -0.908516 1.490105 1.248144 4.664385
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 -1.171580 -0.653151 -1.143201 -2.115907 -0.280587 -2.107202 2.567595 -3.780760 -1.886047 -1.767785 -3.976937 -2.954011 1.382935 1.270737 -0.207078 -2.685069 2.710802 -0.029400 -5.130492 1.839808
wb_dma_de/always_2/if_1/stmt_1 -1.113552 1.723550 1.469591 -5.900971 -6.118795 -1.707837 0.837399 -1.662398 1.058635 -1.610284 -0.166878 -1.484272 -1.800925 2.986730 -1.334449 -0.896802 3.495850 -0.917775 -1.411477 1.698419
wb_dma_de/assign_65_done/expr_1 1.517611 0.018123 -1.534648 0.770604 2.909140 1.254158 -1.591323 1.703978 -1.684561 0.636271 -2.370474 0.141685 0.648082 -4.050785 1.146530 -1.143673 -2.254918 -1.355949 -0.440571 0.686345
wb_dma_ch_sel/reg_de_start_r 2.609046 0.850148 -2.108534 -1.597111 1.071605 -2.370568 -3.678699 0.257995 1.500942 -1.286251 -0.347722 -2.752285 4.299325 -1.334810 1.874284 1.477307 -0.631067 -1.923626 0.718273 1.256578
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.634332 -0.929120 -1.195862 0.352817 1.018350 -1.514050 -0.840359 -0.054141 0.922868 0.342981 0.978506 0.916107 -0.938271 -1.460514 1.039546 -1.853479 -2.031837 0.598920 -0.705981 0.089542
wb_dma_ch_rf/input_dma_rest -0.627710 0.893071 0.588527 0.271424 -0.189705 -0.797580 1.094461 -0.858437 -0.016602 1.513474 -2.235373 2.221563 -1.819209 -0.052738 -0.823350 0.209905 -0.509793 0.699414 -1.367221 0.107520
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 1.113055 1.488992 1.409671 -0.107157 0.321755 0.631533 2.482046 -2.755082 2.001140 2.491228 -1.696256 2.803378 -1.157734 -1.826874 -2.248535 -0.008298 2.763670 0.080183 0.490500 -2.460966
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 1.039354 2.064912 0.242273 -2.017406 -1.097913 0.976739 0.658136 -1.684734 0.776985 -1.465724 -0.181604 0.814739 -2.030727 -2.822049 -0.995005 -0.468659 1.892627 -0.677203 -0.345433 -1.555117
wb_dma_de/wire_de_csr 2.183952 2.569315 0.885904 0.303640 0.325001 1.814903 2.295559 -3.511560 -0.555976 0.527951 -3.195837 3.326953 -0.344533 -3.099893 -1.580805 1.509824 0.388047 0.976501 0.693880 1.365297
wb_dma_ch_sel/reg_ndnr 3.194077 0.974358 -0.914664 0.052769 1.696506 2.613475 2.148198 0.372886 -1.328606 0.341661 -1.286225 0.195917 3.457831 -3.206356 -1.415840 -0.833636 3.941563 -0.407883 1.737790 -1.626561
wb_dma_ch_rf/assign_26_ch_adr1_dewe -0.627047 0.380071 -0.252193 1.704123 -0.255084 -1.727307 -0.127572 0.036745 -0.296889 -1.003622 1.644596 -1.079337 1.680691 0.445277 -0.009869 -1.056709 1.036636 -0.790817 -0.434290 0.605841
wb_dma_ch_sel/reg_txsz 0.894406 0.297587 -1.103020 0.340547 3.501863 -0.076056 -1.177940 0.134626 0.599801 1.807948 -1.684729 -2.225152 2.778231 -4.898376 0.813931 -2.156918 -0.114587 -2.991441 0.055554 -0.109282
wb_dma_rf/always_1/case_1/stmt_10 -0.201525 0.375375 0.602701 1.007201 0.472637 -0.597557 -1.252767 -2.524486 0.633305 -0.943583 -0.350117 -1.929655 0.343053 -1.754523 1.039249 -0.838157 0.559678 -1.586399 -1.439880 0.982697
wb_dma_ch_pri_enc/inst_u28 1.607730 0.324607 -0.808719 -1.138824 0.911636 0.114648 -0.682440 -1.433848 2.155396 -0.151916 0.848140 2.794192 -1.273674 -2.582036 0.132062 -1.105931 -0.580014 0.441699 1.527292 -0.673360
wb_dma_ch_pri_enc/inst_u29 1.614678 0.315281 -0.806020 -1.115587 0.993925 0.156491 -0.650186 -1.319088 2.123584 -0.143360 0.861646 2.731187 -1.232668 -2.578667 0.095227 -1.073622 -0.540219 0.414831 1.514440 -0.779720
wb_dma/wire_de_adr1 -1.478085 -0.596789 0.524447 1.079527 0.540213 -0.075241 1.453111 -1.045130 1.030271 1.665213 0.676627 -0.837047 0.687186 -0.979405 -0.643929 -0.944278 1.901381 -0.257149 -0.366797 -1.953570
wb_dma_ch_arb/always_2/block_1/case_1 0.656454 0.487971 -2.523738 -2.554974 -2.099809 -1.504963 4.011958 0.527342 1.178696 -1.125936 -0.322849 1.333692 4.127240 -2.021069 -1.925754 -2.330931 4.253262 3.218485 -1.419258 -0.590619
wb_dma_de/always_18/stmt_1/expr_1 -0.746403 2.247526 -1.999812 3.286045 -2.017104 -0.982672 -1.522468 -2.458548 -4.212540 -0.583349 2.136137 -1.430003 2.974929 0.018452 -1.445171 0.157736 2.469086 -2.263260 -0.097926 0.382785
wb_dma_ch_arb/always_1/if_1 0.897286 0.560855 -2.430886 -2.753672 -2.256250 -1.396521 4.076353 0.395480 1.356214 -1.156039 -0.246702 1.419087 4.173257 -1.741832 -2.072460 -2.157879 4.468397 3.285776 -1.224435 -0.659686
wb_dma_ch_pri_enc/inst_u20 1.465965 0.278935 -0.845744 -1.156236 0.894142 0.003049 -0.680996 -1.350922 2.032183 -0.119253 0.764416 2.710166 -1.173934 -2.490680 0.155075 -1.162400 -0.610028 0.382219 1.388006 -0.570570
wb_dma_ch_pri_enc/inst_u21 1.579036 0.335877 -0.787993 -1.128865 0.857291 0.128066 -0.656143 -1.442805 2.085207 -0.123674 0.758393 2.756695 -1.188432 -2.561135 0.096987 -1.079818 -0.536674 0.394029 1.456519 -0.651511
wb_dma_ch_pri_enc/inst_u22 1.582792 0.352162 -0.773167 -1.094448 0.914933 0.169564 -0.642580 -1.462808 2.119221 -0.142173 0.767092 2.736835 -1.224364 -2.580510 0.103205 -1.036569 -0.518292 0.420368 1.510359 -0.689193
wb_dma_ch_pri_enc/inst_u23 1.705814 0.321332 -0.806668 -1.101718 0.981746 0.196333 -0.666827 -1.314829 2.120885 -0.170974 0.849321 2.750144 -1.209839 -2.527541 0.097484 -1.043433 -0.544392 0.394081 1.597585 -0.744946
wb_dma_ch_pri_enc/inst_u24 1.504985 0.326991 -0.753943 -1.164622 0.838122 0.091334 -0.635593 -1.446343 2.075521 -0.123513 0.754709 2.743612 -1.210981 -2.554237 0.095610 -1.131491 -0.524381 0.420818 1.421107 -0.629010
wb_dma_ch_pri_enc/inst_u25 1.698050 0.355221 -0.775600 -1.118298 0.925882 0.213057 -0.633830 -1.415961 2.085914 -0.133136 0.779402 2.766190 -1.225778 -2.562248 0.085557 -0.988594 -0.449449 0.404159 1.536142 -0.725286
wb_dma_ch_pri_enc/inst_u26 1.735392 0.352946 -0.741969 -1.172750 0.915200 0.145360 -0.692546 -1.371392 2.154523 -0.170372 0.809191 2.762682 -1.191537 -2.504223 0.084469 -1.044351 -0.535516 0.374759 1.609829 -0.633226
wb_dma_ch_pri_enc/inst_u27 1.527449 0.254197 -0.871975 -1.131261 0.989883 0.024934 -0.690075 -1.358971 2.189531 -0.132720 0.854311 2.806093 -1.276753 -2.653500 0.201280 -1.193396 -0.676325 0.441756 1.486828 -0.690416
wb_dma/wire_dma_busy -0.881474 2.198084 -0.150699 -0.633873 2.828520 -0.876253 0.256145 1.104372 2.045160 1.808212 -3.221010 -2.997291 -1.888465 -0.949403 -1.968141 -0.038906 -2.524023 -2.518165 -3.112386 -2.912573
wb_dma_ch_sel/reg_ack_o 2.534414 4.111213 1.111478 -2.136571 -1.114446 -0.173746 1.007940 -4.675066 1.401950 -0.739519 -2.149118 1.571181 0.229630 -0.870155 -1.690876 2.578327 0.307349 -0.026109 1.895373 2.908085
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 2.255408 0.482237 0.015890 0.202083 0.985940 1.968342 0.499427 0.304481 0.287105 -0.358730 -0.061625 0.478090 -0.039464 -1.173612 -0.619475 1.302877 1.142123 0.170645 1.223956 -2.355090
wb_dma_rf/reg_csr_r 0.124504 2.731097 0.956390 -1.282520 0.360194 -4.539184 -2.151842 0.435618 1.811981 0.871586 -2.877150 2.092600 -4.653867 0.094058 0.234453 -0.877598 -2.991535 -2.366499 -0.546952 1.077829
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.548487 1.108777 -1.513006 -2.493124 -0.910219 -0.404386 -0.813428 3.741993 -1.259362 -1.469585 -0.246731 -0.106556 0.863525 3.180486 -0.780190 0.110841 1.268207 -0.280567 1.026130 -0.370948
assert_wb_dma_ch_sel 2.326685 0.498050 0.018230 0.215193 1.055664 2.035601 0.499492 0.365679 0.329177 -0.426746 -0.059944 0.501119 -0.006309 -1.156563 -0.599212 1.333301 1.175890 0.192019 1.272787 -2.380761
wb_dma_ch_rf/always_27/stmt_1/expr_1 1.991957 1.337059 -1.554744 -1.127779 0.977607 -2.959633 -2.386579 -0.471566 1.583529 0.268829 -2.403652 -0.574932 2.645061 -1.426633 1.158521 1.815967 -0.966068 -0.941406 -0.627173 0.910171
wb_dma_ch_sel/inst_ch2 1.083223 0.804091 0.403522 -1.775082 -1.169149 -0.264664 -0.300663 -1.745597 0.903901 -0.142948 -0.155870 1.343404 -0.255481 0.072489 -0.325034 -0.540665 0.426088 -0.334529 1.062600 1.625826
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 2.205233 0.468159 0.046541 0.253541 0.987288 1.923034 0.475301 0.383795 0.279331 -0.394632 -0.028363 0.485014 -0.018861 -1.107384 -0.577766 1.293841 1.130706 0.165742 1.232940 -2.298553
wb_dma_ch_sel/assign_122_valid 3.757892 1.754772 0.169492 -2.717268 -0.687690 1.012846 -1.997204 2.244897 -0.349364 -0.336621 -1.929401 -0.147330 -0.846666 1.918840 -0.796636 1.486633 0.498465 -2.187664 1.113100 -0.537223
wb_dma_rf/wire_dma_abort 3.937374 1.400045 -2.150330 -3.524830 -0.080316 -0.261589 -1.408190 2.145191 0.909786 -1.597348 0.623570 2.535324 -0.433830 0.621281 -0.635618 -0.851660 0.697004 0.211391 2.440187 -1.072592
wb_dma_de/assign_67_dma_done_all/expr_1 3.534109 1.129031 -0.478146 0.096371 1.871906 2.741408 -0.811776 1.895671 -2.554868 0.157146 -3.461163 -0.656844 1.668920 -2.520457 0.008647 0.627861 -0.039501 -1.999940 0.469972 0.573914
wb_dma_de/always_4/if_1/cond 2.192304 -0.306342 -1.515320 -0.970869 2.231646 0.329840 -2.658046 3.196752 -0.168117 1.106780 -1.881745 0.772842 -0.886008 -2.017348 0.957350 -1.734894 -1.505898 -1.973788 -0.263760 -1.221091
wb_dma_de/always_3/if_1/if_1/stmt_1 -0.533365 -2.962387 -0.918907 -0.923072 0.425749 0.287432 2.454146 0.794302 2.202428 1.462121 -0.000018 -1.123658 3.853698 -1.042897 0.292487 0.322140 1.822603 2.846628 -0.226944 -2.230938
wb_dma_wb_slv/always_3/stmt_1/expr_1 -1.689250 -1.188171 -2.320367 -2.533526 -0.286530 -2.794828 1.838954 -3.939736 -1.588683 -1.557898 -3.370467 -2.165646 1.098573 0.387739 0.235247 -3.679741 2.312663 0.342589 -5.507609 1.376149
wb_dma_ch_sel/assign_156_req_p0 3.287495 2.101135 -0.111565 -1.009477 -0.832201 -0.448578 -2.100452 2.463549 -0.583648 -1.288900 -0.284495 -1.108940 0.661420 2.298700 -0.914970 0.587346 1.608021 -2.850114 0.771384 -0.431681
assert_wb_dma_ch_arb/input_advance 2.508009 -0.125058 -2.004126 -1.067282 1.001577 0.332174 -0.577337 4.731706 -1.999169 -0.377666 -1.211023 -0.115700 1.727814 0.724629 -0.029573 -1.291553 1.339891 -0.567024 0.259759 -1.172269
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 0.202627 1.137755 0.532764 -1.464908 -1.883012 -0.680890 -0.264068 -0.784817 0.821493 -1.241584 1.074793 0.051937 -0.889239 2.655949 -0.786172 1.428632 -0.040901 0.330388 0.928322 0.684559
wb_dma_ch_rf/reg_ch_tot_sz_r 1.519178 0.370476 -0.364315 1.876095 3.819650 1.854766 0.130404 1.816146 -1.128700 1.686130 -2.523542 -4.274822 3.937069 -3.872785 0.103057 0.169286 1.532793 -3.067392 -0.166586 -1.966127
wb_dma_ch_rf/wire_ch_adr0 -2.577891 -0.036955 0.212082 -5.374952 -4.486381 -0.966830 -0.425186 0.668345 -1.304184 0.730121 -1.618112 0.144477 -2.998889 3.781668 -0.422859 -1.237511 1.063594 -0.207596 -3.007710 0.678991
wb_dma_ch_rf/wire_ch_adr1 -1.571553 0.384193 0.583493 3.090365 0.696147 -2.247567 -0.326064 -3.145793 1.217007 -0.255958 1.274330 -3.532946 2.637454 -2.298809 0.319193 -2.675481 3.370463 -2.748039 -2.231659 -0.348442
wb_dma/wire_ch0_adr0 0.629474 0.199836 0.688957 -4.347857 -4.775159 0.189542 -0.680509 -0.756739 -0.686201 0.189421 0.052635 1.230339 -0.556956 6.069587 -1.896992 -0.777511 1.384001 -0.221584 0.800379 3.153526
wb_dma/wire_ch0_adr1 -0.580908 0.367345 -0.242121 1.680295 -0.209073 -1.632286 -0.161030 0.031768 -0.266493 -0.976703 1.582052 -1.059536 1.611833 0.476133 -0.020128 -0.995890 1.006253 -0.792629 -0.406179 0.515964
wb_dma_ch_pri_enc/wire_pri24_out 1.644371 0.316063 -0.806913 -1.090830 0.962750 0.160515 -0.669707 -1.382244 2.119217 -0.149182 0.878107 2.768330 -1.246832 -2.591621 0.112366 -1.062533 -0.530481 0.422800 1.529400 -0.716367
wb_dma/input_dma_rest_i -0.500358 0.890614 0.609849 0.225499 -0.188993 -0.700024 1.148688 -0.957478 0.040969 1.500331 -2.236113 2.350729 -1.853222 -0.077937 -0.828973 0.291727 -0.426755 0.747623 -1.278977 0.044248
wb_dma_inc30r/assign_1_out 0.007657 -1.241077 -0.793027 0.620229 0.173490 1.836363 -1.041246 0.950861 -2.086134 1.162848 0.278212 2.297309 -0.679047 2.183056 -0.719177 -1.040680 -1.433259 0.549367 0.071163 0.402544
wb_dma_ch_sel/assign_133_req_p0 -0.073401 1.127717 -0.020039 -0.496762 -1.185753 -0.097832 1.830055 2.704877 -0.025313 -1.521826 0.820030 -2.566004 0.940660 -0.147185 -1.874382 -2.455141 3.301332 -1.520483 -1.436834 -1.768269
wb_dma_ch_rf/always_23 -1.977966 -0.231601 0.338096 2.657672 0.333394 -1.691172 1.238878 -0.971744 0.795366 0.806738 2.147480 -1.755202 2.168972 -0.545988 -0.690470 -1.936186 2.885636 -1.048573 -0.737360 -1.423544
wb_dma_inc30r/reg_out_r -2.465791 -3.847696 -1.436243 -3.055070 -1.681301 -0.761214 2.844644 0.965104 2.126811 2.494276 -1.014886 -2.135545 4.473273 0.125449 0.591878 0.382905 2.897967 3.700785 -2.563875 -2.370812
wb_dma/wire_pointer2 1.100487 0.827053 0.358189 -1.773233 -1.161576 -0.266047 -0.311971 -1.785255 0.870634 -0.122123 -0.130021 1.366845 -0.262629 0.059934 -0.335649 -0.509315 0.414998 -0.340093 1.052278 1.619833
wb_dma_ch_rf/always_20 -2.610388 -0.036619 0.231123 -5.330275 -4.475586 -0.957620 -0.440786 0.445067 -1.198833 0.800580 -1.596981 0.253469 -3.060614 3.694179 -0.442086 -1.261418 0.990007 -0.204071 -3.069248 0.689385
wb_dma/wire_pointer0 1.705256 0.651092 0.973785 -0.464716 0.386706 1.479219 1.579204 -2.377856 2.169488 1.166624 0.458887 0.931759 0.394482 -1.938191 -1.579143 -0.175487 3.357780 -0.471996 1.880777 -2.606974
wb_dma/wire_pointer1 3.352868 1.278022 0.375325 -1.520932 -0.126423 1.692531 0.164231 -1.359576 1.148846 -0.516860 -0.222939 1.836960 -0.243318 -1.089357 -0.956300 0.800484 1.554485 -0.197538 2.296931 -0.740105
wb_dma/wire_mast0_err 4.075022 1.380926 -2.155010 -3.594510 0.029483 -0.215760 -1.420792 2.237640 0.981812 -1.630904 0.686313 2.621362 -0.506348 0.640988 -0.661259 -0.880969 0.766856 0.226977 2.529945 -1.199231
wb_dma_ch_rf/always_26 0.466039 1.331984 -1.473400 -0.803211 0.589552 -4.492380 -1.994135 -1.413004 1.593036 -0.760601 -2.777991 -0.686780 1.767672 -2.329041 2.297123 1.537246 -0.846578 -0.351261 -2.862055 1.273704
wb_dma_de/always_23/block_1/case_1/block_5 1.339765 -3.237033 0.341384 -0.834912 3.804656 1.498769 -0.868177 1.819239 -1.611039 5.771298 -6.356372 4.807065 -1.512433 -0.935603 2.099287 -1.089673 -1.960614 0.461915 -0.700300 0.058274
wb_dma_ch_sel/assign_144_req_p0/expr_1 3.159173 2.100276 -0.092967 -0.981108 -0.808369 -0.553307 -2.121683 2.170676 -0.568850 -1.254307 -0.308314 -1.075133 0.690118 2.121417 -0.799289 0.520005 1.488543 -2.931323 0.730204 -0.145290
wb_dma_ch_rf/wire_ch_am0_we 0.095644 -1.258572 -0.770715 0.626486 0.241899 1.912522 -1.083969 0.913901 -2.090301 1.198619 0.280002 2.403136 -0.745476 2.153967 -0.724785 -1.037040 -1.510737 0.557866 0.153449 0.392292
wb_dma_ch_rf/always_25 -0.068316 -1.132637 -0.919912 -1.577007 -0.351844 -2.189044 -0.837768 -1.027973 1.766811 -0.698171 -1.473426 -0.839081 1.185488 -1.427237 2.512021 2.345034 0.613744 1.433497 -2.404519 -1.217196
wb_dma/wire_dma_rest -0.515112 0.868529 0.594976 0.205115 -0.185761 -0.718902 1.142119 -0.918936 0.073885 1.497771 -2.188412 2.249152 -1.813897 -0.064163 -0.845982 0.275087 -0.368329 0.710002 -1.271365 0.010633
wb_dma_wb_mast/input_mast_adr -0.692284 -0.636385 -0.927162 1.465572 -0.262275 -0.902291 1.880051 2.024445 -0.696546 -1.678266 1.661472 -1.044459 3.179541 0.504528 -0.324447 -2.105657 0.622298 1.213179 -0.306469 1.647161
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.167896 2.108418 0.245811 -2.110090 -1.092714 0.993977 0.671497 -1.732085 0.831929 -1.490001 -0.166402 0.853969 -2.004024 -2.887266 -1.046665 -0.484226 2.011740 -0.636927 -0.322845 -1.634347
wb_dma_ch_sel/always_44/case_1 -1.125849 1.753249 1.381346 -5.871236 -6.038166 -1.791404 0.750170 -1.547246 1.012530 -1.611882 -0.144366 -1.534967 -1.696879 3.010667 -1.240857 -0.889036 3.302046 -0.973828 -1.372691 1.864926
wb_dma/wire_ch0_am0 -0.007691 -1.214679 -0.714468 0.534847 0.107708 1.791296 -0.989991 0.938237 -2.015595 1.136341 0.285153 2.256562 -0.740939 2.174543 -0.682096 -0.948882 -1.383634 0.563405 0.101965 0.409678
wb_dma/wire_ch0_am1 0.966576 -1.394179 -0.804362 -1.772365 -0.118854 -0.385285 -0.852936 -0.038232 1.692179 0.471778 -0.559133 -0.445280 1.659728 -0.065441 1.140608 2.333983 0.507311 1.241736 0.030335 -1.626926
wb_dma_ch_rf/always_19/if_1 -1.637996 -0.563075 1.231248 1.255622 0.484892 -0.068943 -1.511945 0.216331 -0.271076 1.501815 -1.474639 -1.849084 -1.381165 -0.103224 0.887938 0.662890 -2.292173 -1.900901 -1.904704 0.513721
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -2.419246 -0.045221 0.138964 -5.300584 -4.359725 -0.895323 -0.474570 0.605001 -1.342107 0.828095 -1.729472 0.245859 -2.890447 3.675692 -0.478329 -1.375677 1.021389 -0.266220 -3.010533 0.761539
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 0.721793 0.292848 -0.197575 0.623177 -1.366887 -0.293586 -1.559309 -0.100286 -4.272738 4.463251 -2.256356 4.296151 -0.805439 3.345317 -1.761001 -2.619051 2.253220 -2.381052 0.071303 0.832857
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -0.384977 1.936854 -1.735793 1.810406 -1.896913 0.583170 -1.293750 -2.783505 -4.044009 0.356166 0.721554 -0.510601 1.480370 -0.448834 -1.486822 1.188064 1.525963 -1.515690 0.224204 -0.094687
wb_dma_de/always_3/if_1 -0.945025 -2.435692 -1.188365 0.621676 0.096625 -1.313220 2.346031 0.947305 1.895196 0.464046 1.533365 -2.054525 5.370946 -0.559853 0.117632 -0.801915 2.960938 1.986772 -0.577424 -1.757233
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -1.748961 -0.931162 -1.204033 0.359762 0.995879 -1.573249 -0.798467 -0.072507 0.918807 0.392754 0.969789 0.936366 -0.965125 -1.490014 1.026792 -1.920851 -2.057647 0.589602 -0.796458 0.117417
wb_dma_ch_rf/assign_16_ch_adr1_we -1.849596 -0.187427 0.241916 2.611748 0.290956 -1.734703 1.174604 -0.784298 0.772491 0.680308 2.172611 -1.772576 2.270288 -0.408450 -0.696562 -1.951280 2.958300 -1.124798 -0.674692 -1.389629
wb_dma_wb_if/wire_wbm_data_o -5.647231 -1.647719 -0.812995 0.670294 1.011810 -1.938212 3.123607 2.940749 -1.533056 2.716732 0.832208 -2.101153 0.738749 1.743472 -0.597110 -2.159048 -2.303881 0.966858 -0.903830 0.030246
wb_dma_ch_pri_enc/wire_pri_out_tmp 1.565810 0.376038 -0.793189 -1.135511 0.857121 0.085346 -0.646426 -1.398975 2.039954 -0.121357 0.770818 2.698086 -1.182555 -2.511761 0.113520 -1.073095 -0.509824 0.387416 1.465086 -0.613706
wb_dma_ch_sel/always_2/stmt_1/expr_1 4.496285 0.356973 -2.013217 -0.938005 1.932924 2.170809 -0.053941 4.994016 -1.774732 -0.614857 -1.387089 0.374315 1.679349 -0.562241 -0.593134 -0.047988 2.503359 -0.328663 1.241553 -3.570078
wb_dma_ch_sel/always_48/case_1/stmt_1 1.709361 1.290517 -1.441566 -3.089553 -3.171983 -0.404145 4.810887 0.361646 0.318730 -1.116575 -1.555089 0.502846 4.938453 -0.699428 -2.808203 -0.755066 6.021826 2.764102 -1.130881 -0.432553
wb_dma_ch_sel/always_48/case_1/stmt_2 -1.736837 -0.979350 -1.178760 0.406082 1.099073 -1.536368 -0.854462 -0.113372 1.017874 0.364708 1.059391 0.972983 -0.998369 -1.532131 1.089337 -1.886204 -2.133975 0.580994 -0.742661 0.090538
assert_wb_dma_ch_arb/input_grant0 2.313587 -0.116442 -2.088969 -1.145161 0.913554 0.250312 -0.514976 4.639559 -2.113861 -0.205158 -1.399413 -0.119316 1.741601 0.544423 -0.021055 -1.333778 1.410064 -0.529390 0.013870 -1.207505
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -1.662558 -0.919831 -1.177155 0.392361 1.061427 -1.477910 -0.824226 -0.034649 0.984443 0.341399 1.023278 0.956032 -0.962243 -1.464615 1.048833 -1.846756 -2.050553 0.562383 -0.716049 0.077608
wb_dma_ch_pri_enc/wire_pri18_out 1.874490 0.369473 -0.808372 -1.212190 0.920809 0.246277 -0.684269 -1.331629 2.141577 -0.229406 0.797641 2.825863 -1.203535 -2.539215 0.081350 -1.011012 -0.449188 0.407539 1.687204 -0.749287
wb_dma_de/assign_6_adr0_cnt_next -1.448400 -1.081614 -0.283538 -0.625307 0.990063 -0.780880 -0.394074 1.762737 -0.374165 1.545836 -1.583407 -0.281909 -0.989370 -0.122836 1.531907 0.590998 -0.951372 0.386967 -1.506447 -1.507910
wb_dma_ch_rf/reg_ch_err 3.893353 1.464049 -2.245649 -3.622629 -0.000990 -0.409852 -1.441731 2.096713 0.939778 -1.497002 0.435388 2.683841 -0.462159 0.377134 -0.604614 -1.034428 0.641344 0.173541 2.323164 -0.985723
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 2.329733 0.510211 0.022529 0.310308 1.084345 2.040303 0.515506 0.431313 0.279686 -0.402099 -0.073945 0.468910 -0.008475 -1.176396 -0.607589 1.391957 1.167152 0.176543 1.286941 -2.483391
wb_dma_wb_slv/input_wb_addr_i -4.759624 1.655862 0.098586 -1.001939 0.484380 -5.141888 0.399841 0.116600 -0.291066 1.119720 -1.642915 -0.361129 0.369727 0.052140 1.423810 -4.711011 -1.160877 -1.593545 -3.626576 5.436810
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.625007 -0.970740 -1.251155 0.347640 1.099342 -1.553285 -0.840898 -0.050386 1.068451 0.341472 1.065612 1.042717 -0.982484 -1.532776 1.068393 -1.902362 -2.143333 0.620335 -0.661465 0.032145
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.641596 -0.937924 -1.190640 0.329240 1.060404 -1.522071 -0.818799 -0.007977 0.989335 0.361082 1.025839 0.962391 -0.941808 -1.490668 1.069875 -1.894130 -2.051987 0.611696 -0.718936 0.050450
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.499951 -0.940856 -1.267025 0.297438 1.138406 -1.480780 -0.897540 -0.004290 1.045168 0.318324 1.143435 1.060425 -0.965757 -1.496829 1.051504 -1.893873 -2.054333 0.610334 -0.577043 -0.008157
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 3.287856 1.074429 -0.443485 0.167414 1.817614 2.640516 -0.832961 1.740241 -2.664130 0.271581 -3.480643 -0.697292 1.662307 -2.585403 0.089393 0.584368 -0.160144 -2.045902 0.281407 0.768197
