{"vcs1":{"timestamp_begin":1682327163.623635631, "rt":0.88, "ut":0.24, "st":0.14}}
{"vcselab":{"timestamp_begin":1682327164.543703563, "rt":1.70, "ut":0.22, "st":0.24}}
{"link":{"timestamp_begin":1682327166.273783786, "rt":1.79, "ut":0.07, "st":1.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682327163.322689154}
{"VCS_COMP_START_TIME": 1682327163.322689154}
{"VCS_COMP_END_TIME": 1682327168.758895738}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339928}}
{"stitch_vcselab": {"peak_mem": 238984}}
