strict digraph "" {
	node [label="\N"];
	"651:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2998c0bc50>",
		fillcolor=firebrick,
		label="651:NS
hard_sync_blocked <= #Tp 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2998c0bc50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_646:AL"	 [def_var="['hard_sync_blocked']",
		label="Leaf_646:AL"];
	"651:NS" -> "Leaf_646:AL"	 [cond="[]",
		lineno=None];
	"653:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2998c12b90>",
		fillcolor=firebrick,
		label="653:NS
hard_sync_blocked <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2998c12b90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"653:NS" -> "Leaf_646:AL"	 [cond="[]",
		lineno=None];
	"652:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2998c12e10>",
		fillcolor=springgreen,
		label="652:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"652:IF" -> "653:NS"	 [cond="['go_rx_inter', 'rx_idle', 'rx_inter', 'sample_point', 'sampled_bit']",
		label="(go_rx_inter | (rx_idle | rx_inter) & sample_point & sampled_bit)",
		lineno=652];
	"647:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2998c12d50>",
		fillcolor=turquoise,
		label="647:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"648:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2998c12d90>",
		fillcolor=springgreen,
		label="648:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"647:BL" -> "648:IF"	 [cond="[]",
		lineno=None];
	"650:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2998c12dd0>",
		fillcolor=springgreen,
		label="650:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"650:IF" -> "651:NS"	 [cond="['hard_sync', 'clk_en_q', 'transmitting', 'transmitter', 'go_tx', 'tx_point', 'tx_next']",
		label="(hard_sync & clk_en_q | (transmitting & transmitter | go_tx) & tx_point & ~tx_next)",
		lineno=650];
	"650:IF" -> "652:IF"	 [cond="['hard_sync', 'clk_en_q', 'transmitting', 'transmitter', 'go_tx', 'tx_point', 'tx_next']",
		label="!((hard_sync & clk_en_q | (transmitting & transmitter | go_tx) & tx_point & ~tx_next))",
		lineno=650];
	"646:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2998c1e710>",
		clk_sens=True,
		fillcolor=gold,
		label="646:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['transmitter', 'rx_inter', 'transmitting', 'sample_point', 'clk_en_q', 'go_rx_inter', 'sampled_bit', 'hard_sync', 'tx_point', '\
rst', 'go_tx', 'rx_idle', 'tx_next']"];
	"646:AL" -> "647:BL"	 [cond="[]",
		lineno=None];
	"649:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2998c1e4d0>",
		fillcolor=firebrick,
		label="649:NS
hard_sync_blocked <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2998c1e4d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"649:NS" -> "Leaf_646:AL"	 [cond="[]",
		lineno=None];
	"648:IF" -> "650:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=648];
	"648:IF" -> "649:NS"	 [cond="['rst']",
		label=rst,
		lineno=648];
}
