D:\libero11.9\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\Users\YH\Desktop\RS422\RS4221107\synthesis   -part A3P1000  -package PQFP208  -grade STD    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synlog\report\single_recive_fpga_mapper.xml  -top_level_module  work.single_recive  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\Users\YH\Desktop\RS422\RS4221107\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  C:\Users\YH\Desktop\RS422\RS4221107\synthesis\single_recive.edn   -freq 100.000   C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synwork\single_recive_prem.srd  -sap  C:\Users\YH\Desktop\RS422\RS4221107\synthesis\single_recive.sap  -otap  C:\Users\YH\Desktop\RS422\RS4221107\synthesis\single_recive.tap  -omap  C:\Users\YH\Desktop\RS422\RS4221107\synthesis\single_recive.map  -devicelib  D:\libero11.9\SynplifyPro\lib\proasic\proasic3.v  -sap  C:\Users\YH\Desktop\RS422\RS4221107\synthesis\single_recive.sap  -ologparam  C:\Users\YH\Desktop\RS422\RS4221107\synthesis\syntmp\single_recive.plg  -osyn  C:\Users\YH\Desktop\RS422\RS4221107\synthesis\single_recive.srm  -prjdir  C:\Users\YH\Desktop\RS422\RS4221107\synthesis\  -prjname  single_recive_syn  -log  C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synlog\single_recive_fpga_mapper.srr 
relcom:D:\libero11.9\SynplifyPro\bin64\m_proasic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part A3P1000 -package PQFP208 -grade STD -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\single_recive_fpga_mapper.xml -top_level_module work.single_recive -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -oedif ..\single_recive.edn -freq 100.000 ..\synwork\single_recive_prem.srd -sap ..\single_recive.sap -otap ..\single_recive.tap -omap ..\single_recive.map -devicelib D:\libero11.9\SynplifyPro\lib\proasic\proasic3.v -sap ..\single_recive.sap -ologparam single_recive.plg -osyn ..\single_recive.srm -prjdir ..\ -prjname single_recive_syn -log ..\synlog\single_recive_fpga_mapper.srr
rc:1 success:1 runtime:1
file:..\scratchproject.prs|io:o|time:1730964685|size:1756|exec:0|csum:
file:..\single_recive.edn|io:o|time:1730964694|size:62042|exec:0|csum:
file:..\synwork\single_recive_prem.srd|io:i|time:1730964692|size:4924|exec:0|csum:9ADD795F6FF39438023DDF3731255389
file:..\single_recive.sap|io:o|time:1730964692|size:535|exec:0|csum:
file:..\single_recive.tap|io:o|time:0|size:0|exec:0|csum:
file:..\single_recive.map|io:o|time:1730964694|size:28|exec:0|csum:
file:D:\libero11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1508984288|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:..\single_recive.sap|io:o|time:1730964692|size:535|exec:0|csum:
file:single_recive.plg|io:o|time:1730964694|size:383|exec:0|csum:
file:..\single_recive.srm|io:o|time:1730964694|size:76434|exec:0|csum:
file:..\synlog\single_recive_fpga_mapper.srr|io:o|time:1730964694|size:16531|exec:0|csum:
file:D:\libero11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509330672|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:D:\libero11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509332086|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
