{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1494382898184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494382898192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 20:21:37 2017 " "Processing started: Tue May 09 20:21:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494382898192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382898192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KPN_Modules -c KPN_Modules " "Command: quartus_map --read_settings_files=on --write_settings_files=off KPN_Modules -c KPN_Modules" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382898192 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1494382898870 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1494382898871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_module.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_module " "Found entity 1: adder_module" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494382920147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_module.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_module " "Found entity 1: delay_module" {  } { { "delay_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/delay_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494382920150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_module.v 1 1 " "Found 1 design units, including 1 entities, in source file divider_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider_module " "Found entity 1: divider_module" {  } { { "divider_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/divider_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494382920152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_module.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_module " "Found entity 1: fifo_module" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494382920155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_module.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_module " "Found entity 1: multiplier_module" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/multiplier_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494382920159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "split_module.v 1 1 " "Found 1 design units, including 1 entities, in source file split_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 split_module " "Found entity 1: split_module" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/split_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494382920162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_module.v 1 1 " "Found 1 design units, including 1 entities, in source file subtractor_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_module " "Found entity 1: subtractor_module" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/subtractor_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494382920164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494382920168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_module.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/clock_divider_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494382920171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_module_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_module_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_module_testbench " "Found entity 1: adder_module_testbench" {  } { { "adder_module_testbench.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494382920173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_module_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file subtractor_module_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_module_testbench " "Found entity 1: subtractor_module_testbench" {  } { { "subtractor_module_testbench.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/subtractor_module_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494382920176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_module_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_module_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_module_testbench " "Found entity 1: delay_module_testbench" {  } { { "delay_module_testbench.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/delay_module_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494382920179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "split_module_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file split_module_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 split_module_testbench " "Found entity 1: split_module_testbench" {  } { { "split_module_testbench.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/split_module_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494382920181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_module_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_module_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_module_testbench " "Found entity 1: fifo_module_testbench" {  } { { "fifo_module_testbench.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494382920184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_module_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_module_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_module_testbench " "Found entity 1: multiplier_module_testbench" {  } { { "multiplier_module_testbench.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/multiplier_module_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494382920187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_module_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file divider_module_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider_module_testbench " "Found entity 1: divider_module_testbench" {  } { { "divider_module_testbench.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/divider_module_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494382920190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "queue_module.v 1 1 " "Found 1 design units, including 1 entities, in source file queue_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 queue_module " "Found entity 1: queue_module" {  } { { "queue_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494382920193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "queue_module_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file queue_module_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 queue_module_testbench " "Found entity 1: queue_module_testbench" {  } { { "queue_module_testbench.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494382920196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_module_update.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_module_update.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_module_update " "Found entity 1: fifo_module_update" {  } { { "fifo_module_update.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494382920198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_module_update_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_module_update_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_module_update_testbench " "Found entity 1: fifo_module_update_testbench" {  } { { "fifo_module_update_testbench.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494382920201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_to_display.v 1 1 " "Found 1 design units, including 1 entities, in source file write_to_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_to_display " "Found entity 1: write_to_display" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494382920204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_converter " "Found entity 1: bcd_converter" {  } { { "bcd_converter.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/bcd_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494382920207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module_testbench " "Found entity 1: top_module_testbench" {  } { { "top_module_testbench.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494382920209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_module.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_module " "Found entity 1: lcd_module" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/lcd_module.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494382920212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module_lcd " "Found entity 1: top_module_lcd" {  } { { "top_module_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494382920215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module_display.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module_display " "Found entity 1: top_module_display" {  } { { "top_module_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494382920218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module_display_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module_display_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module_display_testbench " "Found entity 1: top_module_display_testbench" {  } { { "top_module_display_testbench.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_display_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494382920220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module_lcd_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module_lcd_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module_lcd_testbench " "Found entity 1: top_module_lcd_testbench" {  } { { "top_module_lcd_testbench.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_lcd_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494382920223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_pong_chu.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_pong_chu.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_pong_chu " "Found entity 1: fifo_pong_chu" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494382920225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_online_version.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_online_version.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_online_version " "Found entity 1: fifo_online_version" {  } { { "fifo_online_version.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_online_version.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494382920228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_fifo " "Found entity 1: lcd_fifo" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/lcd_fifo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494382920230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920230 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module_lcd " "Elaborating entity \"top_module_lcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1494382920428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clk_inst " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clk_inst\"" {  } { { "top_module_lcd.v" "clk_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_lcd.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494382920431 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 clock_divider_module.v(28) " "Verilog HDL assignment warning at clock_divider_module.v(28): truncated value with size 32 to match size of target (24)" {  } { { "clock_divider_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/clock_divider_module.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494382920432 "|top_module_display|clock_divider:clk_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "queue_module queue_module:queue_1_inst " "Elaborating entity \"queue_module\" for hierarchy \"queue_module:queue_1_inst\"" {  } { { "top_module_lcd.v" "queue_1_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_lcd.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494382920433 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full_reg queue_module.v(28) " "Verilog HDL or VHDL warning at queue_module.v(28): object \"full_reg\" assigned a value but never read" {  } { { "queue_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494382920435 "|top_module_lcd|queue_module:queue_1_inst"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 31 queue_module.v(55) " "Verilog HDL warning at queue_module.v(55): number of words (4) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "queue_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v" 55 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1494382920435 "|top_module_lcd|queue_module:queue_1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 queue_module.v(67) " "Verilog HDL assignment warning at queue_module.v(67): truncated value with size 32 to match size of target (5)" {  } { { "queue_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494382920435 "|top_module_lcd|queue_module:queue_1_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "array_reg.data_a 0 queue_module.v(23) " "Net \"array_reg.data_a\" at queue_module.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "queue_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1494382920435 "|top_module_lcd|queue_module:queue_1_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "array_reg.waddr_a 0 queue_module.v(23) " "Net \"array_reg.waddr_a\" at queue_module.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "queue_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1494382920435 "|top_module_lcd|queue_module:queue_1_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "array_reg.we_a 0 queue_module.v(23) " "Net \"array_reg.we_a\" at queue_module.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "queue_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1494382920435 "|top_module_lcd|queue_module:queue_1_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_module fifo_module:fifo_1_inst " "Elaborating entity \"fifo_module\" for hierarchy \"fifo_module:fifo_1_inst\"" {  } { { "top_module_lcd.v" "fifo_1_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_lcd.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494382920437 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty fifo_module.v(38) " "Verilog HDL or VHDL warning at fifo_module.v(38): object \"empty\" assigned a value but never read" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494382920439 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full fifo_module.v(39) " "Verilog HDL or VHDL warning at fifo_module.v(39): object \"full\" assigned a value but never read" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494382920439 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo_module.v(84) " "Verilog HDL assignment warning at fifo_module.v(84): truncated value with size 32 to match size of target (5)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494382920439 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo_module.v(85) " "Verilog HDL assignment warning at fifo_module.v(85): truncated value with size 32 to match size of target (5)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494382920439 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fifo_module.v(91) " "Verilog HDL Case Statement warning at fifo_module.v(91): incomplete case statement has no default case item" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 91 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1494382920439 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_pong_chu fifo_pong_chu:fifo_6_inst " "Elaborating entity \"fifo_pong_chu\" for hierarchy \"fifo_pong_chu:fifo_6_inst\"" {  } { { "top_module_lcd.v" "fifo_6_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_lcd.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494382920442 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_en fifo_pong_chu.v(24) " "Verilog HDL or VHDL warning at fifo_pong_chu.v(24): object \"wr_en\" assigned a value but never read" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494382920444 "|top_module_lcd|fifo_pong_chu:fifo_3_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty fifo_pong_chu.v(25) " "Verilog HDL or VHDL warning at fifo_pong_chu.v(25): object \"empty\" assigned a value but never read" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494382920444 "|top_module_lcd|fifo_pong_chu:fifo_3_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full fifo_pong_chu.v(26) " "Verilog HDL or VHDL warning at fifo_pong_chu.v(26): object \"full\" assigned a value but never read" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494382920444 "|top_module_lcd|fifo_pong_chu:fifo_3_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo_pong_chu.v(64) " "Verilog HDL assignment warning at fifo_pong_chu.v(64): truncated value with size 32 to match size of target (5)" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494382920444 "|top_module_lcd|fifo_pong_chu:fifo_3_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo_pong_chu.v(65) " "Verilog HDL assignment warning at fifo_pong_chu.v(65): truncated value with size 32 to match size of target (5)" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494382920444 "|top_module_lcd|fifo_pong_chu:fifo_3_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fifo_pong_chu.v(71) " "Verilog HDL Case Statement warning at fifo_pong_chu.v(71): incomplete case statement has no default case item" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 71 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1494382920444 "|top_module_lcd|fifo_pong_chu:fifo_3_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count fifo_pong_chu.v(64) " "Verilog HDL Always Construct warning at fifo_pong_chu.v(64): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1494382920444 "|top_module_lcd|fifo_pong_chu:fifo_3_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "buffer fifo_pong_chu.v(64) " "Verilog HDL Always Construct warning at fifo_pong_chu.v(64): inferring latch(es) for variable \"buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1494382920444 "|top_module_lcd|fifo_pong_chu:fifo_3_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[0\] fifo_pong_chu.v(64) " "Inferred latch for \"buffer\[0\]\" at fifo_pong_chu.v(64)" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920444 "|top_module_lcd|fifo_pong_chu:fifo_3_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[1\] fifo_pong_chu.v(64) " "Inferred latch for \"buffer\[1\]\" at fifo_pong_chu.v(64)" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920444 "|top_module_lcd|fifo_pong_chu:fifo_3_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[2\] fifo_pong_chu.v(64) " "Inferred latch for \"buffer\[2\]\" at fifo_pong_chu.v(64)" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920445 "|top_module_lcd|fifo_pong_chu:fifo_3_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[3\] fifo_pong_chu.v(64) " "Inferred latch for \"buffer\[3\]\" at fifo_pong_chu.v(64)" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920445 "|top_module_lcd|fifo_pong_chu:fifo_3_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[4\] fifo_pong_chu.v(64) " "Inferred latch for \"buffer\[4\]\" at fifo_pong_chu.v(64)" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920445 "|top_module_lcd|fifo_pong_chu:fifo_3_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[5\] fifo_pong_chu.v(64) " "Inferred latch for \"buffer\[5\]\" at fifo_pong_chu.v(64)" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920445 "|top_module_lcd|fifo_pong_chu:fifo_3_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[6\] fifo_pong_chu.v(64) " "Inferred latch for \"buffer\[6\]\" at fifo_pong_chu.v(64)" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920445 "|top_module_lcd|fifo_pong_chu:fifo_3_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[7\] fifo_pong_chu.v(64) " "Inferred latch for \"buffer\[7\]\" at fifo_pong_chu.v(64)" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920445 "|top_module_lcd|fifo_pong_chu:fifo_3_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[8\] fifo_pong_chu.v(64) " "Inferred latch for \"buffer\[8\]\" at fifo_pong_chu.v(64)" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920445 "|top_module_lcd|fifo_pong_chu:fifo_3_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[9\] fifo_pong_chu.v(64) " "Inferred latch for \"buffer\[9\]\" at fifo_pong_chu.v(64)" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920445 "|top_module_lcd|fifo_pong_chu:fifo_3_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[10\] fifo_pong_chu.v(64) " "Inferred latch for \"buffer\[10\]\" at fifo_pong_chu.v(64)" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920445 "|top_module_lcd|fifo_pong_chu:fifo_3_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[11\] fifo_pong_chu.v(64) " "Inferred latch for \"buffer\[11\]\" at fifo_pong_chu.v(64)" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920445 "|top_module_lcd|fifo_pong_chu:fifo_3_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[12\] fifo_pong_chu.v(64) " "Inferred latch for \"buffer\[12\]\" at fifo_pong_chu.v(64)" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920445 "|top_module_lcd|fifo_pong_chu:fifo_3_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[13\] fifo_pong_chu.v(64) " "Inferred latch for \"buffer\[13\]\" at fifo_pong_chu.v(64)" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920445 "|top_module_lcd|fifo_pong_chu:fifo_3_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[14\] fifo_pong_chu.v(64) " "Inferred latch for \"buffer\[14\]\" at fifo_pong_chu.v(64)" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920445 "|top_module_lcd|fifo_pong_chu:fifo_3_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[15\] fifo_pong_chu.v(64) " "Inferred latch for \"buffer\[15\]\" at fifo_pong_chu.v(64)" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920445 "|top_module_lcd|fifo_pong_chu:fifo_3_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count fifo_pong_chu.v(64) " "Inferred latch for \"count\" at fifo_pong_chu.v(64)" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382920446 "|top_module_lcd|fifo_pong_chu:fifo_3_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "split_module split_module:split_1_inst " "Elaborating entity \"split_module\" for hierarchy \"split_module:split_1_inst\"" {  } { { "top_module_lcd.v" "split_1_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_lcd.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494382920447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_module adder_module:adder_1_inst " "Elaborating entity \"adder_module\" for hierarchy \"adder_module:adder_1_inst\"" {  } { { "top_module_lcd.v" "adder_1_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_lcd.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494382920448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_converter bcd_converter:bcd_converter_inst " "Elaborating entity \"bcd_converter\" for hierarchy \"bcd_converter:bcd_converter_inst\"" {  } { { "top_module_lcd.v" "bcd_converter_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_lcd.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494382920451 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_converter.v(42) " "Verilog HDL assignment warning at bcd_converter.v(42): truncated value with size 32 to match size of target (4)" {  } { { "bcd_converter.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/bcd_converter.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494382920453 "|top_module_lcd|bcd_converter:bcd_converter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_converter.v(45) " "Verilog HDL assignment warning at bcd_converter.v(45): truncated value with size 32 to match size of target (4)" {  } { { "bcd_converter.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/bcd_converter.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494382920453 "|top_module_lcd|bcd_converter:bcd_converter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_converter.v(48) " "Verilog HDL assignment warning at bcd_converter.v(48): truncated value with size 32 to match size of target (4)" {  } { { "bcd_converter.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/bcd_converter.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494382920454 "|top_module_lcd|bcd_converter:bcd_converter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_converter.v(51) " "Verilog HDL assignment warning at bcd_converter.v(51): truncated value with size 32 to match size of target (4)" {  } { { "bcd_converter.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/bcd_converter.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494382920454 "|top_module_lcd|bcd_converter:bcd_converter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_module lcd_module:write_to_lcd_inst " "Elaborating entity \"lcd_module\" for hierarchy \"lcd_module:write_to_lcd_inst\"" {  } { { "top_module_lcd.v" "write_to_lcd_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_lcd.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494382920455 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "need_to_read lcd_module.v(49) " "Verilog HDL or VHDL warning at lcd_module.v(49): object \"need_to_read\" assigned a value but never read" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/lcd_module.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494382920457 "|top_module_lcd|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "down_counter lcd_module.v(55) " "Verilog HDL or VHDL warning at lcd_module.v(55): object \"down_counter\" assigned a value but never read" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/lcd_module.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494382920457 "|top_module_lcd|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 5 lcd_module.v(54) " "Verilog HDL assignment warning at lcd_module.v(54): truncated value with size 16 to match size of target (5)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/lcd_module.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494382920457 "|top_module_lcd|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 5 lcd_module.v(55) " "Verilog HDL assignment warning at lcd_module.v(55): truncated value with size 16 to match size of target (5)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/lcd_module.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494382920457 "|top_module_lcd|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 5 lcd_module.v(101) " "Verilog HDL assignment warning at lcd_module.v(101): truncated value with size 16 to match size of target (5)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/lcd_module.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494382920457 "|top_module_lcd|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd_module.v(154) " "Verilog HDL assignment warning at lcd_module.v(154): truncated value with size 32 to match size of target (5)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/lcd_module.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494382920458 "|top_module_lcd|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 lcd_module.v(156) " "Verilog HDL assignment warning at lcd_module.v(156): truncated value with size 32 to match size of target (7)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/lcd_module.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494382920458 "|top_module_lcd|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd_module.v(159) " "Verilog HDL assignment warning at lcd_module.v(159): truncated value with size 32 to match size of target (5)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/lcd_module.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494382920458 "|top_module_lcd|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 lcd_module.v(193) " "Verilog HDL assignment warning at lcd_module.v(193): truncated value with size 32 to match size of target (7)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/lcd_module.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494382920458 "|top_module_lcd|lcd_module:write_to_lcd_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_to_display write_to_display:display_inst " "Elaborating entity \"write_to_display\" for hierarchy \"write_to_display:display_inst\"" {  } { { "top_module_lcd.v" "display_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_lcd.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494382920459 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(81) " "Verilog HDL Always Construct warning at write_to_display.v(81): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920461 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(85) " "Verilog HDL Always Construct warning at write_to_display.v(85): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920461 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(89) " "Verilog HDL Always Construct warning at write_to_display.v(89): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920461 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(93) " "Verilog HDL Always Construct warning at write_to_display.v(93): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920461 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(97) " "Verilog HDL Always Construct warning at write_to_display.v(97): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920461 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(101) " "Verilog HDL Always Construct warning at write_to_display.v(101): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920461 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(105) " "Verilog HDL Always Construct warning at write_to_display.v(105): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920461 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(109) " "Verilog HDL Always Construct warning at write_to_display.v(109): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920462 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(113) " "Verilog HDL Always Construct warning at write_to_display.v(113): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920462 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(117) " "Verilog HDL Always Construct warning at write_to_display.v(117): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920462 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(133) " "Verilog HDL Always Construct warning at write_to_display.v(133): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920462 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(137) " "Verilog HDL Always Construct warning at write_to_display.v(137): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920462 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(141) " "Verilog HDL Always Construct warning at write_to_display.v(141): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920462 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(145) " "Verilog HDL Always Construct warning at write_to_display.v(145): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920462 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(149) " "Verilog HDL Always Construct warning at write_to_display.v(149): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920462 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(153) " "Verilog HDL Always Construct warning at write_to_display.v(153): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920462 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(157) " "Verilog HDL Always Construct warning at write_to_display.v(157): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920462 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(161) " "Verilog HDL Always Construct warning at write_to_display.v(161): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 161 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920462 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(165) " "Verilog HDL Always Construct warning at write_to_display.v(165): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920462 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(169) " "Verilog HDL Always Construct warning at write_to_display.v(169): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920463 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(191) " "Verilog HDL Always Construct warning at write_to_display.v(191): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920463 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(195) " "Verilog HDL Always Construct warning at write_to_display.v(195): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920463 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(199) " "Verilog HDL Always Construct warning at write_to_display.v(199): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920463 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(203) " "Verilog HDL Always Construct warning at write_to_display.v(203): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920463 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(207) " "Verilog HDL Always Construct warning at write_to_display.v(207): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 207 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920463 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(211) " "Verilog HDL Always Construct warning at write_to_display.v(211): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920463 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(215) " "Verilog HDL Always Construct warning at write_to_display.v(215): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920463 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(219) " "Verilog HDL Always Construct warning at write_to_display.v(219): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 219 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920463 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(223) " "Verilog HDL Always Construct warning at write_to_display.v(223): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920463 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(227) " "Verilog HDL Always Construct warning at write_to_display.v(227): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920463 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(250) " "Verilog HDL Always Construct warning at write_to_display.v(250): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 250 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920463 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(254) " "Verilog HDL Always Construct warning at write_to_display.v(254): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920464 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(258) " "Verilog HDL Always Construct warning at write_to_display.v(258): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920464 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(262) " "Verilog HDL Always Construct warning at write_to_display.v(262): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 262 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920464 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(266) " "Verilog HDL Always Construct warning at write_to_display.v(266): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 266 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920464 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(270) " "Verilog HDL Always Construct warning at write_to_display.v(270): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 270 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920464 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(274) " "Verilog HDL Always Construct warning at write_to_display.v(274): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 274 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920464 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(278) " "Verilog HDL Always Construct warning at write_to_display.v(278): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 278 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920464 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(282) " "Verilog HDL Always Construct warning at write_to_display.v(282): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 282 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920464 "|top_module_display|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(286) " "Verilog HDL Always Construct warning at write_to_display.v(286): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v" 286 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494382920464 "|top_module_display|write_to_display:display_inst"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "queue_module:queue_2_inst\|array_reg " "RAM logic \"queue_module:queue_2_inst\|array_reg\" is uninferred due to inappropriate RAM size" {  } { { "queue_module.v" "array_reg" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v" 23 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1494382921202 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "queue_module:queue_1_inst\|array_reg " "RAM logic \"queue_module:queue_1_inst\|array_reg\" is uninferred due to inappropriate RAM size" {  } { { "queue_module.v" "array_reg" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v" 23 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1494382921202 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1494382921202 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fifo_module:fifo_5_inst\|array_reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fifo_module:fifo_5_inst\|array_reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B CLOCK0 " "Parameter OUTDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/KPN_Modules.ram0_fifo_module_ce6a40d9.hdl.mif " "Parameter INIT_FILE set to db/KPN_Modules.ram0_fifo_module_ce6a40d9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fifo_module:fifo_4_inst\|array_reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fifo_module:fifo_4_inst\|array_reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B CLOCK0 " "Parameter OUTDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/KPN_Modules.ram0_fifo_module_ce6a40d9.hdl.mif " "Parameter INIT_FILE set to db/KPN_Modules.ram0_fifo_module_ce6a40d9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fifo_module:fifo_3_inst\|array_reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fifo_module:fifo_3_inst\|array_reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B CLOCK0 " "Parameter OUTDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/KPN_Modules.ram0_fifo_module_ce6a40d9.hdl.mif " "Parameter INIT_FILE set to db/KPN_Modules.ram0_fifo_module_ce6a40d9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fifo_module:fifo_2_inst\|array_reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fifo_module:fifo_2_inst\|array_reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B CLOCK0 " "Parameter OUTDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/KPN_Modules.ram0_fifo_module_ce6a40d9.hdl.mif " "Parameter INIT_FILE set to db/KPN_Modules.ram0_fifo_module_ce6a40d9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fifo_module:fifo_1_inst\|array_reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fifo_module:fifo_1_inst\|array_reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B CLOCK0 " "Parameter OUTDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/KPN_Modules.ram0_fifo_module_ce6a40d9.hdl.mif " "Parameter INIT_FILE set to db/KPN_Modules.ram0_fifo_module_ce6a40d9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494382922092 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1494382922092 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1494382922092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_module:fifo_5_inst\|altsyncram:array_reg_rtl_0 " "Elaborated megafunction instantiation \"fifo_module:fifo_5_inst\|altsyncram:array_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494382922187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_module:fifo_5_inst\|altsyncram:array_reg_rtl_0 " "Instantiated megafunction \"fifo_module:fifo_5_inst\|altsyncram:array_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494382922187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494382922187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494382922187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494382922187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494382922187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494382922187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494382922187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494382922187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK0 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494382922187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494382922187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494382922187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494382922187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494382922187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494382922187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/KPN_Modules.ram0_fifo_module_ce6a40d9.hdl.mif " "Parameter \"INIT_FILE\" = \"db/KPN_Modules.ram0_fifo_module_ce6a40d9.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494382922187 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494382922187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u9h1 " "Found entity 1: altsyncram_u9h1" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/db/altsyncram_u9h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494382922270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382922270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_module:fifo_2_inst\|altsyncram:array_reg_rtl_0 " "Elaborated megafunction instantiation \"fifo_module:fifo_2_inst\|altsyncram:array_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494382922313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_module:fifo_2_inst\|altsyncram:array_reg_rtl_0 " "Instantiated megafunction \"fifo_module:fifo_2_inst\|altsyncram:array_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494382922313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494382922313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494382922313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494382922313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494382922313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494382922313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494382922313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494382922313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK0 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494382922313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494382922313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494382922313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494382922313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494382922313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494382922313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/KPN_Modules.ram0_fifo_module_ce6a40d9.hdl.mif " "Parameter \"INIT_FILE\" = \"db/KPN_Modules.ram0_fifo_module_ce6a40d9.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494382922313 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494382922313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~170 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~170 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[10\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922933 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~154 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~154 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[10\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922934 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~138 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~138 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[10\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922934 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~186 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~186 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[10\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922934 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~90 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~90 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[10\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922934 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~106 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~106 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[10\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922934 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~74 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~74 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[10\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922935 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~122 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[10\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922935 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~42 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~42 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[10\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922935 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~26 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~26 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[10\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922935 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~10 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~10 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[10\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922935 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~58 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~58 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[10\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922935 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~218 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~218 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[10\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922936 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~234 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~234 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[10\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922936 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~202 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~202 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[10\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922936 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~250 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[10\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922936 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~362 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~362 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[10\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922936 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~426 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~426 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[10\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922937 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~298 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~298 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[10\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922937 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~490 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~490 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[10\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922937 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~410 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~410 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[10\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922937 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~346 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~346 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[10\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922937 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~282 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[10\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922938 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~474 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~474 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[10\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922938 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~330 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~330 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[10\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922938 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~394 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~394 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[10\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922938 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~266 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~266 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[10\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922938 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~458 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~458 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[10\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922938 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~442 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~442 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[10\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922939 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~378 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~378 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[10\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922939 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~314 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~314 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[10\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922939 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~506 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~506 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[10\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922939 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~107 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[11\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922939 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~91 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~91 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[11\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922939 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~75 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~75 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[11\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922940 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~123 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[11\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922940 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~155 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~155 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[11\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922940 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~171 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[11\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922940 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~139 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[11\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922940 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~187 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[11\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922941 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~27 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~27 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[11\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922941 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~43 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~43 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[11\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922941 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~11 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~11 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[11\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922941 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~59 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~59 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[11\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922941 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~235 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~235 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[11\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922941 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~219 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~219 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[11\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922942 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~203 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~203 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[11\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922942 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~251 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~251 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[11\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922942 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~347 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~347 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[11\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922942 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~411 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~411 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[11\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922942 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~283 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~283 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[11\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922942 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~475 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~475 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[11\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922943 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~427 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~427 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[11\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922943 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~363 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~363 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[11\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922943 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~299 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[11\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922943 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~491 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~491 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[11\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922943 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~395 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~395 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[11\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922944 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~331 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~331 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[11\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922944 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~267 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~267 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[11\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922944 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~459 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~459 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[11\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922944 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~379 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~379 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[11\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922944 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~443 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~443 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[11\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922944 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~315 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~315 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[11\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922945 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~507 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~507 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[11\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922945 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~172 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[12\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[12\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922945 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~156 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[12\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[12\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922945 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~140 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[12\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[12\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922945 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~188 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[12\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[12\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922945 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~92 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~92 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[12\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[12\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922946 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~108 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[12\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[12\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922946 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~76 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~76 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[12\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[12\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922946 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~124 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[12\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[12\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922946 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~44 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~44 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[12\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[12\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922946 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~28 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~28 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[12\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[12\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922947 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~12 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~12 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[12\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[12\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922947 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~60 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~60 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[12\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[12\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922947 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~220 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[12\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[12\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922947 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~236 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[12\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[12\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922947 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~204 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[12\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[12\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922947 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~252 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[12\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[12\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922948 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~364 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[12\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[12\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922948 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~428 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~428 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[12\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[12\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922948 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~300 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[12\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[12\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922948 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~492 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~492 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[12\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[12\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922948 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~412 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~412 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[12\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[12\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922948 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~348 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~348 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[12\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[12\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922949 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~284 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[12\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[12\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922949 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~476 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~476 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[12\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[12\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922949 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~332 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~332 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[12\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[12\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922949 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~396 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~396 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[12\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[12\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922949 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~268 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[12\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[12\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922950 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~460 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~460 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[12\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[12\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922950 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~444 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~444 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[12\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[12\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922950 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~380 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~380 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[12\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[12\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922950 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~316 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~316 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[12\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[12\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922950 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~508 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~508 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[12\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[12\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922950 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~109 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[13\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[13\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922951 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~93 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~93 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[13\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[13\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922951 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~77 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~77 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[13\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[13\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922951 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~125 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[13\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[13\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922951 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~157 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~157 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[13\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[13\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922951 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922951 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~173 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~173 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[13\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[13\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922952 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~141 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~141 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[13\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[13\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922952 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~189 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~189 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[13\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[13\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922952 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~29 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~29 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[13\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[13\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922952 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~45 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~45 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[13\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[13\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922952 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~13 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~13 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[13\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[13\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922952 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~61 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~61 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[13\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[13\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922953 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~237 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~237 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[13\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[13\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922953 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~221 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~221 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[13\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[13\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922953 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~205 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~205 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[13\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[13\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922953 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~253 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~253 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[13\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[13\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922953 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922953 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~349 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~349 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[13\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[13\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922954 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~413 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~413 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[13\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[13\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922954 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~285 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~285 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[13\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[13\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922954 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~477 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~477 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[13\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[13\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922954 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~429 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~429 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[13\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[13\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922954 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~365 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~365 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[13\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[13\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922954 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~301 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~301 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[13\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[13\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922955 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~493 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~493 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[13\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[13\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922955 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~397 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~397 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[13\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[13\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922955 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~333 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[13\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[13\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922955 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~269 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~269 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[13\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[13\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922955 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~461 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~461 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[13\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[13\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922955 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~381 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~381 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[13\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[13\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922956 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~445 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~445 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[13\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[13\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922956 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~317 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~317 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[13\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[13\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922956 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~509 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~509 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[13\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[13\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922956 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~175 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~175 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[15\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[15\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922956 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~159 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~159 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[15\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[15\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922957 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~143 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~143 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[15\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[15\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922957 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~191 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[15\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[15\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922957 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~95 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~95 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[15\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[15\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922957 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~111 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[15\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[15\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922957 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~79 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~79 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[15\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[15\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922957 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~127 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[15\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[15\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922958 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~47 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~47 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[15\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[15\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922958 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~31 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~31 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[15\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[15\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922958 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~15 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~15 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[15\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[15\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922958 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~63 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~63 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[15\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[15\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922958 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~223 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~223 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[15\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[15\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922959 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~239 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[15\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[15\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922959 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~207 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[15\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[15\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922959 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~255 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~255 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[15\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[15\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922959 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~367 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[15\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[15\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922959 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~431 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~431 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[15\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[15\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922959 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~303 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~303 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[15\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[15\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922960 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~495 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~495 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[15\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[15\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922960 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~415 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~415 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[15\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[15\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922960 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~351 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~351 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[15\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[15\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922960 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~287 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~287 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[15\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[15\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922960 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~479 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~479 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[15\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[15\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922961 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~335 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~335 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[15\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[15\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922961 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~399 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~399 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[15\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[15\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922961 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~271 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~271 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[15\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[15\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922961 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~463 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~463 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[15\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[15\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922961 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~447 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~447 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[15\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[15\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922961 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~383 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~383 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[15\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[15\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922962 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~319 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~319 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[15\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[15\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922962 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~511 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~511 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[15\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[15\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922962 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~110 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[14\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[14\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922962 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~94 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~94 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[14\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[14\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922962 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~78 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~78 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[14\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[14\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922963 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~126 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[14\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[14\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922963 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~158 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~158 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[14\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[14\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922963 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~174 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[14\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[14\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922963 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~142 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~142 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[14\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[14\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922963 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~190 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~190 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[14\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[14\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922963 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~30 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~30 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[14\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[14\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922964 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~46 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~46 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[14\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[14\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922964 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~14 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~14 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[14\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[14\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922964 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~62 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~62 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[14\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[14\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922964 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~238 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~238 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[14\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[14\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922964 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~222 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~222 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[14\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[14\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922965 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~206 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~206 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[14\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[14\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922965 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~254 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~254 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[14\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[14\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922965 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~350 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[14\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[14\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922965 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~414 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~414 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[14\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[14\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922965 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~286 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~286 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[14\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[14\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922965 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~478 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~478 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[14\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[14\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922966 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~430 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~430 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[14\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[14\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922966 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~366 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~366 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[14\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[14\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922966 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~302 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~302 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[14\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[14\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922966 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~494 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~494 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[14\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[14\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922966 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~398 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~398 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[14\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[14\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922966 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~334 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~334 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[14\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[14\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922967 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~270 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~270 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[14\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[14\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922967 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~462 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~462 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[14\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[14\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922967 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~382 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~382 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[14\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[14\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922967 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~446 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~446 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[14\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[14\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922967 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~318 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~318 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[14\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[14\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922968 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~510 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~510 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[14\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[14\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922968 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~105 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[9\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922968 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~89 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~89 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[9\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922968 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~73 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~73 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[9\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922968 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~121 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[9\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922968 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~153 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[9\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922969 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~169 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~169 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[9\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922969 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~137 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~137 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[9\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922969 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~185 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~185 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[9\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922969 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~25 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~25 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[9\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922969 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~41 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~41 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[9\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922970 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~9 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[9\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922970 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~57 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~57 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[9\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922970 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~233 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~233 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[9\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922970 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~217 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~217 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[9\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922970 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~201 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~201 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[9\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922970 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~249 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~249 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[9\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922971 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~345 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~345 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[9\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922971 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~409 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~409 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[9\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922971 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~281 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~281 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[9\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922971 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~473 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~473 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[9\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922971 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~425 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~425 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[9\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922971 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~361 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~361 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[9\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922972 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~297 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~297 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[9\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922972 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~489 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~489 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[9\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922972 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~393 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~393 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[9\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922972 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~329 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~329 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[9\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922972 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~265 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[9\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922973 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~457 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~457 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[9\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922973 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~377 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~377 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[9\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922973 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~441 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~441 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[9\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922973 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~313 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~313 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[9\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922973 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~505 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~505 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[9\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922973 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~168 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~168 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[8\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922974 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~152 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~152 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[8\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922974 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~136 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~136 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[8\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922974 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~184 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~184 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[8\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922974 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~88 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~88 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[8\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922974 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~104 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[8\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922975 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~72 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~72 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[8\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922975 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~120 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[8\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922975 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~40 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~40 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[8\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922975 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~24 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~24 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[8\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922975 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~8 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[8\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922975 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~56 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~56 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[8\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922976 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~216 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~216 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[8\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922976 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~232 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~232 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[8\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922976 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~200 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[8\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922976 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~248 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[8\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922976 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~360 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~360 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[8\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922977 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~424 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~424 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[8\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922977 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~296 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~296 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[8\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922977 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~488 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~488 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[8\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922977 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~408 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~408 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[8\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922977 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~344 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~344 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[8\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922977 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~280 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~280 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[8\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922978 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~472 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~472 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[8\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922978 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~328 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~328 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[8\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922978 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~392 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~392 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[8\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922978 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~264 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~264 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[8\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922978 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~456 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~456 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[8\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922978 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~440 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~440 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[8\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922979 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~376 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~376 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[8\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922979 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~312 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~312 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[8\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922979 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~504 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~504 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[8\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922979 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~103 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[7\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922979 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~87 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~87 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[7\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922980 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~71 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~71 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[7\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922980 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~119 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[7\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922980 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~151 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~151 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[7\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922980 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~167 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~167 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[7\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922980 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~135 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~135 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[7\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922980 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~183 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~183 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[7\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922981 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~23 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~23 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[7\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922981 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~39 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~39 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[7\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922981 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~7 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[7\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922981 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~55 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~55 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[7\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922981 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~231 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[7\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922982 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~215 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~215 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[7\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922982 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~199 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~199 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[7\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922982 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~247 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[7\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922982 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~343 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~343 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[7\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922982 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~407 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~407 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[7\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922982 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~279 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~279 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[7\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922983 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~471 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~471 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[7\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922983 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~423 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~423 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[7\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922983 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~359 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~359 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[7\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922983 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~295 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~295 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[7\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922983 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~487 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~487 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[7\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922983 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~391 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~391 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[7\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922984 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~327 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~327 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[7\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922984 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~263 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~263 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[7\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922984 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~455 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~455 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[7\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922984 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~375 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~375 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[7\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922984 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~439 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~439 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[7\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922985 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~311 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~311 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[7\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922985 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~503 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~503 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[7\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922985 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~166 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[6\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922985 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~150 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~150 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[6\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922985 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~134 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~134 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[6\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922985 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~182 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~182 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[6\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922986 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~86 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~86 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[6\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922986 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~102 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[6\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922986 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~70 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~70 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[6\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922986 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~118 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[6\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922986 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~38 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~38 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[6\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922987 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~22 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~22 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[6\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922987 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~6 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[6\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922987 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~54 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~54 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[6\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922987 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~214 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[6\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922987 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~230 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~230 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[6\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922987 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~198 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~198 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[6\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922988 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~246 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~246 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[6\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922988 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~358 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~358 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[6\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922988 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~422 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~422 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[6\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922988 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~294 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~294 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[6\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922988 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~486 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~486 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[6\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922988 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~406 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~406 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[6\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922989 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~342 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~342 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[6\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922989 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~278 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~278 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[6\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922989 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~470 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~470 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[6\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922989 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~326 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~326 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[6\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922989 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~390 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~390 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[6\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922990 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~262 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~262 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[6\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922990 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~454 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~454 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[6\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922990 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~438 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~438 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[6\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922990 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~374 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~374 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[6\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922990 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~310 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~310 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[6\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922990 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~502 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~502 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[6\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922991 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~101 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[5\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922991 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~85 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~85 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[5\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922991 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~69 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~69 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[5\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922991 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~117 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[5\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922991 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~149 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~149 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[5\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922991 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~165 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[5\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922992 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~133 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~133 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[5\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922992 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~181 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~181 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[5\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922992 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~21 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~21 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[5\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922992 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~37 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~37 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[5\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922992 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~5 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[5\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922993 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~53 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~53 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[5\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922993 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~229 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~229 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[5\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922993 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~213 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[5\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922994 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~197 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~197 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[5\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922994 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~245 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~245 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[5\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922994 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~341 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~341 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[5\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922994 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~405 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~405 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[5\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922994 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~277 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~277 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[5\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922994 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~469 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[5\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922995 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~421 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~421 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[5\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922995 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~357 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~357 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[5\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922995 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~293 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~293 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[5\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922995 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~485 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~485 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[5\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922995 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~389 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~389 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[5\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922996 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~325 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~325 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[5\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922996 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~261 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~261 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[5\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922996 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~453 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~453 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[5\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922996 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~373 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~373 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[5\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922996 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~437 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~437 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[5\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922996 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~309 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~309 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[5\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922997 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~501 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~501 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[5\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922997 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~164 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[4\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922997 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~148 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[4\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922997 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~132 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[4\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922998 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~180 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[4\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922998 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~84 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~84 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[4\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922998 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~100 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[4\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922998 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~68 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~68 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[4\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922999 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~116 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[4\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922999 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~36 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~36 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[4\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922999 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~20 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~20 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[4\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922999 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~4 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[4\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382922999 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382922999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~52 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~52 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[4\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923000 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~212 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[4\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923000 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~228 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[4\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923000 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~196 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[4\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923000 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~244 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[4\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923000 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~356 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[4\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923001 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~420 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[4\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923001 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~292 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[4\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923001 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~484 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~484 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[4\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923001 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~404 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~404 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[4\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923001 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~340 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~340 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[4\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923002 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~276 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~276 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[4\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923002 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~468 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~468 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[4\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923002 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~324 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[4\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923002 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~388 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~388 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[4\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923002 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~260 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[4\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923002 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~452 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[4\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923003 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~436 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~436 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[4\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923003 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~372 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[4\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923003 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~308 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~308 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[4\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923003 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~500 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~500 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[4\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923003 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~163 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~163 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[3\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923004 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~147 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[3\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923004 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~131 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~131 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[3\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923004 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~179 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[3\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923004 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~83 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~83 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[3\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923004 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~99 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~99 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[3\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923004 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~67 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~67 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[3\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923005 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~115 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[3\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923005 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~35 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~35 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[3\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923005 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~19 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~19 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[3\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923005 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~3 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[3\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923006 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~51 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~51 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[3\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923006 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~211 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[3\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923006 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~227 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[3\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923007 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~195 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[3\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923007 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~243 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[3\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923007 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~355 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~355 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[3\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923007 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~419 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~419 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[3\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923008 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~291 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~291 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[3\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923008 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~483 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~483 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[3\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923008 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~403 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~403 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[3\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923009 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~339 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~339 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[3\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923009 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~275 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~275 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[3\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923009 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~467 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~467 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[3\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923009 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~323 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~323 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[3\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923009 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~387 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~387 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[3\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923009 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~259 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~259 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[3\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923010 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~451 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~451 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[3\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923010 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~435 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[3\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923010 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~371 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~371 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[3\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923011 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~307 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~307 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[3\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923011 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~499 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~499 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[3\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923011 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~98 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~98 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[2\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923012 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~82 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~82 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[2\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923012 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~66 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~66 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[2\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923012 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~114 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[2\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923012 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~146 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[2\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923013 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~162 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~162 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[2\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923013 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~130 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[2\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923013 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~178 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~178 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[2\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923014 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~18 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~18 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[2\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923014 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~34 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~34 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[2\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923014 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~2 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[2\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923014 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~50 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~50 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[2\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923015 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~226 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[2\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923015 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~210 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[2\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923015 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~194 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~194 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[2\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923015 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~242 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[2\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923015 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~338 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~338 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[2\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923016 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~402 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~402 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[2\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923016 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~274 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~274 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[2\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923016 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~466 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~466 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[2\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923016 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~418 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[2\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923016 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~354 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~354 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[2\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923017 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~290 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~290 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[2\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923017 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~482 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~482 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[2\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923017 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~386 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~386 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[2\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923017 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~322 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~322 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[2\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923018 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~258 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~258 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[2\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923018 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~450 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~450 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[2\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923018 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~370 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~370 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[2\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923018 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~434 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~434 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[2\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923018 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~306 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~306 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[2\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923018 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~498 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~498 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[2\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923019 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~161 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~161 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[1\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923019 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~145 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[1\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923019 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~129 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~129 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[1\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923019 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~177 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~177 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[1\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923019 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~81 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~81 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[1\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923020 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~97 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~97 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[1\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923020 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~65 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~65 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[1\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923020 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~113 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[1\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923020 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~33 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~33 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[1\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923020 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~17 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~17 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[1\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923021 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~1 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[1\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923021 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~49 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~49 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[1\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923021 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~209 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[1\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923021 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~225 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~225 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[1\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923021 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~193 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~193 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[1\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923022 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~241 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~241 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[1\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923022 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~353 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~353 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[1\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923022 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~417 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~417 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[1\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923022 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~289 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~289 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[1\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923022 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~481 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~481 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[1\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923023 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~401 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[1\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923023 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~337 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~337 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[1\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923023 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~273 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~273 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[1\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923023 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~465 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~465 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[1\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923023 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~321 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~321 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[1\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923024 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~385 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~385 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[1\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923024 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~257 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~257 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[1\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923024 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~449 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~449 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[1\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923024 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~433 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~433 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[1\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923024 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~369 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~369 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[1\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923025 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~305 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~305 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[1\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923025 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~497 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~497 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[1\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923025 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~96 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~96 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[0\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923025 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~80 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~80 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[0\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923025 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~64 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~64 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[0\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923026 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~112 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[0\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923026 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~144 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~144 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[0\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923026 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~160 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[0\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923026 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~128 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[0\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923026 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~176 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~176 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[0\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923027 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~16 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~16 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[0\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923027 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~32 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~32 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[0\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923027 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~0 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[0\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923027 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~48 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~48 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[0\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923027 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~224 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[0\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923028 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~208 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[0\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923028 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~192 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[0\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923028 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~240 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[0\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923028 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~336 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~336 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[0\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923028 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~400 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~400 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[0\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923029 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~272 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~272 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[0\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923029 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~464 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~464 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[0\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923029 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~416 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~416 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[0\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923029 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~352 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~352 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[0\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923029 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~288 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~288 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[0\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923030 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~480 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~480 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[0\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923030 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~384 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[0\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923030 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~320 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~320 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[0\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923030 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~256 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~256 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[0\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923031 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~448 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~448 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[0\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923031 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~368 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~368 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[0\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923031 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~432 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~432 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[0\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923031 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~304 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~304 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[0\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923031 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|array_reg~496 " "Latch fifo_pong_chu:fifo_6_inst\|array_reg~496 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_pong_chu:fifo_6_inst\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_pong_chu:fifo_6_inst\|buffer\[0\]" {  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923032 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|buffer\[10\] " "Latch fifo_pong_chu:fifo_6_inst\|buffer\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adder_module:adder_2_inst\|output_1\[10\] " "Ports D and ENA on the latch are fed by the same signal adder_module:adder_2_inst\|output_1\[10\]" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923032 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|buffer\[0\] " "Latch fifo_pong_chu:fifo_6_inst\|buffer\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adder_module:adder_2_inst\|output_1\[0\] " "Ports D and ENA on the latch are fed by the same signal adder_module:adder_2_inst\|output_1\[0\]" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923032 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|buffer\[1\] " "Latch fifo_pong_chu:fifo_6_inst\|buffer\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adder_module:adder_2_inst\|output_1\[1\] " "Ports D and ENA on the latch are fed by the same signal adder_module:adder_2_inst\|output_1\[1\]" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923032 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|buffer\[2\] " "Latch fifo_pong_chu:fifo_6_inst\|buffer\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adder_module:adder_2_inst\|output_1\[2\] " "Ports D and ENA on the latch are fed by the same signal adder_module:adder_2_inst\|output_1\[2\]" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923032 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|buffer\[3\] " "Latch fifo_pong_chu:fifo_6_inst\|buffer\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adder_module:adder_2_inst\|output_1\[3\] " "Ports D and ENA on the latch are fed by the same signal adder_module:adder_2_inst\|output_1\[3\]" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923033 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|buffer\[4\] " "Latch fifo_pong_chu:fifo_6_inst\|buffer\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adder_module:adder_2_inst\|output_1\[4\] " "Ports D and ENA on the latch are fed by the same signal adder_module:adder_2_inst\|output_1\[4\]" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923033 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|buffer\[5\] " "Latch fifo_pong_chu:fifo_6_inst\|buffer\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adder_module:adder_2_inst\|output_1\[5\] " "Ports D and ENA on the latch are fed by the same signal adder_module:adder_2_inst\|output_1\[5\]" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923033 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|buffer\[6\] " "Latch fifo_pong_chu:fifo_6_inst\|buffer\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adder_module:adder_2_inst\|output_1\[6\] " "Ports D and ENA on the latch are fed by the same signal adder_module:adder_2_inst\|output_1\[6\]" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923033 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|buffer\[7\] " "Latch fifo_pong_chu:fifo_6_inst\|buffer\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adder_module:adder_2_inst\|output_1\[7\] " "Ports D and ENA on the latch are fed by the same signal adder_module:adder_2_inst\|output_1\[7\]" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923033 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|buffer\[8\] " "Latch fifo_pong_chu:fifo_6_inst\|buffer\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adder_module:adder_2_inst\|output_1\[8\] " "Ports D and ENA on the latch are fed by the same signal adder_module:adder_2_inst\|output_1\[8\]" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923033 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|buffer\[9\] " "Latch fifo_pong_chu:fifo_6_inst\|buffer\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adder_module:adder_2_inst\|output_1\[9\] " "Ports D and ENA on the latch are fed by the same signal adder_module:adder_2_inst\|output_1\[9\]" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923034 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|buffer\[11\] " "Latch fifo_pong_chu:fifo_6_inst\|buffer\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adder_module:adder_2_inst\|output_1\[11\] " "Ports D and ENA on the latch are fed by the same signal adder_module:adder_2_inst\|output_1\[11\]" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923034 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|buffer\[12\] " "Latch fifo_pong_chu:fifo_6_inst\|buffer\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adder_module:adder_2_inst\|output_1\[12\] " "Ports D and ENA on the latch are fed by the same signal adder_module:adder_2_inst\|output_1\[12\]" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923034 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|buffer\[13\] " "Latch fifo_pong_chu:fifo_6_inst\|buffer\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adder_module:adder_2_inst\|output_1\[13\] " "Ports D and ENA on the latch are fed by the same signal adder_module:adder_2_inst\|output_1\[13\]" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923034 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|buffer\[14\] " "Latch fifo_pong_chu:fifo_6_inst\|buffer\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adder_module:adder_2_inst\|output_1\[14\] " "Ports D and ENA on the latch are fed by the same signal adder_module:adder_2_inst\|output_1\[14\]" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923034 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_pong_chu:fifo_6_inst\|buffer\[15\] " "Latch fifo_pong_chu:fifo_6_inst\|buffer\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adder_module:adder_2_inst\|output_1\[15\] " "Ports D and ENA on the latch are fed by the same signal adder_module:adder_2_inst\|output_1\[15\]" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494382923035 ""}  } { { "fifo_pong_chu.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494382923035 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "top_module_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_lcd.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494382926813 "|top_module_lcd|rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "on VCC " "Pin \"on\" is stuck at VCC" {  } { { "top_module_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_lcd.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494382926813 "|top_module_lcd|on"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_4\[0\] GND " "Pin \"hex_4\[0\]\" is stuck at GND" {  } { { "top_module_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_lcd.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494382926813 "|top_module_lcd|hex_4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_4\[1\] VCC " "Pin \"hex_4\[1\]\" is stuck at VCC" {  } { { "top_module_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_lcd.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494382926813 "|top_module_lcd|hex_4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_4\[2\] GND " "Pin \"hex_4\[2\]\" is stuck at GND" {  } { { "top_module_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_lcd.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494382926813 "|top_module_lcd|hex_4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_4\[3\] GND " "Pin \"hex_4\[3\]\" is stuck at GND" {  } { { "top_module_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_lcd.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494382926813 "|top_module_lcd|hex_4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_4\[4\] VCC " "Pin \"hex_4\[4\]\" is stuck at VCC" {  } { { "top_module_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_lcd.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494382926813 "|top_module_lcd|hex_4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_4\[5\] GND " "Pin \"hex_4\[5\]\" is stuck at GND" {  } { { "top_module_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_lcd.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494382926813 "|top_module_lcd|hex_4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_4\[6\] GND " "Pin \"hex_4\[6\]\" is stuck at GND" {  } { { "top_module_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_lcd.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494382926813 "|top_module_lcd|hex_4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1494382926813 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1494382927033 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494382931738 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1494382932372 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494382932372 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1474 " "Implemented 1474 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1494382932628 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1494382932628 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1346 " "Implemented 1346 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1494382932628 ""} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Implemented 80 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1494382932628 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1494382932628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1140 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1140 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "724 " "Peak virtual memory: 724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494382932797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 20:22:12 2017 " "Processing ended: Tue May 09 20:22:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494382932797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494382932797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494382932797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1494382932797 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1494382934841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494382934848 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 20:22:14 2017 " "Processing started: Tue May 09 20:22:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494382934848 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1494382934848 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off KPN_Modules -c KPN_Modules " "Command: quartus_fit --read_settings_files=off --write_settings_files=off KPN_Modules -c KPN_Modules" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1494382934849 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1494382935548 ""}
{ "Info" "0" "" "Project  = KPN_Modules" {  } {  } 0 0 "Project  = KPN_Modules" 0 0 "Fitter" 0 0 1494382935549 ""}
{ "Info" "0" "" "Revision = KPN_Modules" {  } {  } 0 0 "Revision = KPN_Modules" 0 0 "Fitter" 0 0 1494382935549 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1494382935802 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1494382935803 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "KPN_Modules EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"KPN_Modules\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1494382935847 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1494382935977 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1494382935977 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1494382936844 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1494382936854 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1494382937036 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1494382937036 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1494382937036 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1494382937036 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1494382937036 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 3047 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1494382937043 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 3049 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1494382937043 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 3051 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1494382937043 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 3053 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1494382937043 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 3055 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1494382937043 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1494382937043 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1494382937047 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1494382937606 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "528 " "TimeQuest Timing Analyzer is analyzing 528 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1494382940723 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "KPN_Modules.sdc " "Synopsys Design Constraints File file not found: 'KPN_Modules.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1494382940727 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1494382940728 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_6_inst\|Equal1~0  from: dataa  to: combout " "Cell: fifo_6_inst\|Equal1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494382940748 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1494382940748 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1494382940761 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1494382940762 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1494382940770 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494382940973 ""}  } { { "top_module_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_lcd.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 3044 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494382940973 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:clk_inst\|divcounter\[23\]  " "Automatically promoted node clock_divider:clk_inst\|divcounter\[23\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494382940973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_module:write_to_lcd_inst\|start_writing_entry_1 " "Destination node lcd_module:write_to_lcd_inst\|start_writing_entry_1" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/lcd_module.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 142 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494382940973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider:clk_inst\|Add0~46 " "Destination node clock_divider:clk_inst\|Add0~46" {  } { { "clock_divider_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/clock_divider_module.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 1335 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494382940973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adder_module:adder_2_inst\|output_1\[1\] " "Destination node adder_module:adder_2_inst\|output_1\[1\]" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 303 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494382940973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adder_module:adder_2_inst\|output_1\[2\] " "Destination node adder_module:adder_2_inst\|output_1\[2\]" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 301 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494382940973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adder_module:adder_2_inst\|output_1\[3\] " "Destination node adder_module:adder_2_inst\|output_1\[3\]" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 300 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494382940973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adder_module:adder_2_inst\|output_1\[4\] " "Destination node adder_module:adder_2_inst\|output_1\[4\]" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 304 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494382940973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adder_module:adder_2_inst\|output_1\[5\] " "Destination node adder_module:adder_2_inst\|output_1\[5\]" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 305 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494382940973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adder_module:adder_2_inst\|output_1\[6\] " "Destination node adder_module:adder_2_inst\|output_1\[6\]" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 306 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494382940973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adder_module:adder_2_inst\|output_1\[7\] " "Destination node adder_module:adder_2_inst\|output_1\[7\]" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 307 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494382940973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adder_module:adder_2_inst\|output_1\[8\] " "Destination node adder_module:adder_2_inst\|output_1\[8\]" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 308 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1494382940973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1494382940973 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1494382940973 ""}  } { { "clock_divider_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/clock_divider_module.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 296 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494382940973 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494382940975 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 848 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494382940975 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1  " "Automatically promoted node rtl~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494382940975 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 849 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494382940975 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~10  " "Automatically promoted node rtl~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494382940975 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 858 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494382940975 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~11  " "Automatically promoted node rtl~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494382940975 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 859 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494382940975 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~12  " "Automatically promoted node rtl~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494382940975 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 860 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494382940975 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~13  " "Automatically promoted node rtl~13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494382940975 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 861 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494382940975 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~14  " "Automatically promoted node rtl~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494382940975 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 862 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494382940975 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~15  " "Automatically promoted node rtl~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494382940975 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 863 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494382940975 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~16  " "Automatically promoted node rtl~16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494382940975 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 864 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494382940975 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~17  " "Automatically promoted node rtl~17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494382940976 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 865 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494382940976 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~18  " "Automatically promoted node rtl~18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494382940976 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 866 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494382940976 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~19  " "Automatically promoted node rtl~19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494382940976 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 867 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494382940976 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~2  " "Automatically promoted node rtl~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494382940976 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 850 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494382940976 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~20  " "Automatically promoted node rtl~20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494382940976 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 868 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494382940976 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~21  " "Automatically promoted node rtl~21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494382940976 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 869 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494382940976 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~22  " "Automatically promoted node rtl~22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494382940976 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 870 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494382940976 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~23  " "Automatically promoted node rtl~23 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494382940976 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 871 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494382940976 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~24  " "Automatically promoted node rtl~24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494382940976 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 872 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494382940976 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~25  " "Automatically promoted node rtl~25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494382940977 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 873 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494382940977 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~26  " "Automatically promoted node rtl~26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494382940977 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 874 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494382940977 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~27  " "Automatically promoted node rtl~27 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494382940977 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 875 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494382940977 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~28  " "Automatically promoted node rtl~28 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494382940977 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 876 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494382940977 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~29  " "Automatically promoted node rtl~29 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494382940977 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 877 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494382940977 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~3  " "Automatically promoted node rtl~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494382940977 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 851 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494382940977 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~30  " "Automatically promoted node rtl~30 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494382940977 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 878 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494382940977 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~31  " "Automatically promoted node rtl~31 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494382940977 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 879 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494382940977 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~4  " "Automatically promoted node rtl~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494382940978 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 852 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494382940978 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~5  " "Automatically promoted node rtl~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1494382940978 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 0 { 0 ""} 0 853 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494382940978 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1494382941718 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1494382941720 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1494382941720 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1494382941724 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1494382941726 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1494382941729 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1494382941729 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1494382941730 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1494382941893 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1494382941896 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1494382941896 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494382942602 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1494382942627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1494382950935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494382951818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1494382951925 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1494382965395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494382965396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1494382966596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X47_Y46 X58_Y56 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X47_Y46 to location X58_Y56" {  } { { "loc" "" { Generic "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X47_Y46 to location X58_Y56"} { { 12 { 0 ""} 47 46 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1494382977684 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1494382977684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1494382992929 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1494382992929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494382992936 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.26 " "Total time spent on timing analysis during the Fitter is 3.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1494382993296 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1494382993328 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1494382994344 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1494382994345 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1494382995230 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494382996203 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/output_files/KPN_Modules.fit.smsg " "Generated suppressed messages file C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/output_files/KPN_Modules.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1494382997780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1523 " "Peak virtual memory: 1523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494382999519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 20:23:19 2017 " "Processing ended: Tue May 09 20:23:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494382999519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494382999519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494382999519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1494382999519 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1494383001099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494383001107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 20:23:20 2017 " "Processing started: Tue May 09 20:23:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494383001107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1494383001107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off KPN_Modules -c KPN_Modules " "Command: quartus_asm --read_settings_files=off --write_settings_files=off KPN_Modules -c KPN_Modules" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1494383001108 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1494383001831 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1494383007905 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1494383008163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "649 " "Peak virtual memory: 649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494383008726 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 20:23:28 2017 " "Processing ended: Tue May 09 20:23:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494383008726 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494383008726 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494383008726 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1494383008726 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1494383009469 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1494383011350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494383011358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 20:23:30 2017 " "Processing started: Tue May 09 20:23:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494383011358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383011358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta KPN_Modules -c KPN_Modules " "Command: quartus_sta KPN_Modules -c KPN_Modules" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383011358 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1494383011757 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383012139 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383012140 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383012247 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383012247 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "528 " "TimeQuest Timing Analyzer is analyzing 528 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383013277 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "KPN_Modules.sdc " "Synopsys Design Constraints File file not found: 'KPN_Modules.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383013389 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383013390 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:clk_inst\|divcounter\[23\] clock_divider:clk_inst\|divcounter\[23\] " "create_clock -period 1.000 -name clock_divider:clk_inst\|divcounter\[23\] clock_divider:clk_inst\|divcounter\[23\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1494383013399 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1494383013399 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name adder_module:adder_2_inst\|output_1\[0\] adder_module:adder_2_inst\|output_1\[0\] " "create_clock -period 1.000 -name adder_module:adder_2_inst\|output_1\[0\] adder_module:adder_2_inst\|output_1\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1494383013399 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383013399 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_6_inst\|Equal1~0  from: datac  to: combout " "Cell: fifo_6_inst\|Equal1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494383013411 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383013411 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383013416 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383013434 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1494383013444 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1494383013468 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1494383013620 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383013620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.722 " "Worst-case setup slack is -9.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383013629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383013629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.722            -710.959 clock_divider:clk_inst\|divcounter\[23\]  " "   -9.722            -710.959 clock_divider:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383013629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.955             -51.544 clk  " "   -3.955             -51.544 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383013629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.912            -531.833 adder_module:adder_2_inst\|output_1\[0\]  " "   -2.912            -531.833 adder_module:adder_2_inst\|output_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383013629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383013629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.940 " "Worst-case hold slack is -0.940" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383013654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383013654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.940             -47.760 adder_module:adder_2_inst\|output_1\[0\]  " "   -0.940             -47.760 adder_module:adder_2_inst\|output_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383013654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.609              -4.162 clock_divider:clk_inst\|divcounter\[23\]  " "   -0.609              -4.162 clock_divider:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383013654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.633               0.000 clk  " "    0.633               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383013654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383013654 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383013664 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383013675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383013682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383013682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -39.000 clk  " "   -3.000             -39.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383013682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693            -442.177 clock_divider:clk_inst\|divcounter\[23\]  " "   -2.693            -442.177 clock_divider:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383013682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 adder_module:adder_2_inst\|output_1\[0\]  " "    0.280               0.000 adder_module:adder_2_inst\|output_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383013682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383013682 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494383013989 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383013989 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1494383014005 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383014058 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383015382 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_6_inst\|Equal1~0  from: datac  to: combout " "Cell: fifo_6_inst\|Equal1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494383015597 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383015597 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383015615 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1494383015687 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383015687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.731 " "Worst-case setup slack is -8.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383015717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383015717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.731            -625.373 clock_divider:clk_inst\|divcounter\[23\]  " "   -8.731            -625.373 clock_divider:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383015717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.489             -44.452 clk  " "   -3.489             -44.452 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383015717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.638            -511.915 adder_module:adder_2_inst\|output_1\[0\]  " "   -2.638            -511.915 adder_module:adder_2_inst\|output_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383015717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383015717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.805 " "Worst-case hold slack is -0.805" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383015748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383015748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.805             -35.037 adder_module:adder_2_inst\|output_1\[0\]  " "   -0.805             -35.037 adder_module:adder_2_inst\|output_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383015748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.499              -3.043 clock_divider:clk_inst\|divcounter\[23\]  " "   -0.499              -3.043 clock_divider:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383015748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.578               0.000 clk  " "    0.578               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383015748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383015748 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383015761 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383015775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383015789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383015789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -39.000 clk  " "   -3.000             -39.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383015789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649            -438.261 clock_divider:clk_inst\|divcounter\[23\]  " "   -2.649            -438.261 clock_divider:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383015789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.046               0.000 adder_module:adder_2_inst\|output_1\[0\]  " "    0.046               0.000 adder_module:adder_2_inst\|output_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383015789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383015789 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494383016104 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383016104 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1494383016122 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_6_inst\|Equal1~0  from: datac  to: combout " "Cell: fifo_6_inst\|Equal1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494383016448 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383016448 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383016466 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1494383016486 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383016486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.335 " "Worst-case setup slack is -4.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383016517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383016517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.335            -239.862 clock_divider:clk_inst\|divcounter\[23\]  " "   -4.335            -239.862 clock_divider:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383016517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.561            -285.624 adder_module:adder_2_inst\|output_1\[0\]  " "   -1.561            -285.624 adder_module:adder_2_inst\|output_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383016517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.506             -15.125 clk  " "   -1.506             -15.125 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383016517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383016517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.753 " "Worst-case hold slack is -0.753" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383016552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383016552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.753             -93.740 adder_module:adder_2_inst\|output_1\[0\]  " "   -0.753             -93.740 adder_module:adder_2_inst\|output_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383016552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.451              -4.941 clock_divider:clk_inst\|divcounter\[23\]  " "   -0.451              -4.941 clock_divider:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383016552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 clk  " "    0.287               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383016552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383016552 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383016569 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383016587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383016609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383016609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -27.339 clk  " "   -3.000             -27.339 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383016609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -224.028 clock_divider:clk_inst\|divcounter\[23\]  " "   -1.000            -224.028 clock_divider:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383016609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.071               0.000 adder_module:adder_2_inst\|output_1\[0\]  " "    0.071               0.000 adder_module:adder_2_inst\|output_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494383016609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383016609 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494383016917 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383016917 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383018077 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383018079 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "742 " "Peak virtual memory: 742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494383018408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 20:23:38 2017 " "Processing ended: Tue May 09 20:23:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494383018408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494383018408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494383018408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383018408 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494383020081 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494383020088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 20:23:39 2017 " "Processing started: Tue May 09 20:23:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494383020088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1494383020088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off KPN_Modules -c KPN_Modules " "Command: quartus_eda --read_settings_files=off --write_settings_files=off KPN_Modules -c KPN_Modules" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1494383020088 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1494383020988 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KPN_Modules_7_1200mv_85c_slow.vo C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/simulation/modelsim/ simulation " "Generated file KPN_Modules_7_1200mv_85c_slow.vo in folder \"C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1494383021653 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KPN_Modules_7_1200mv_0c_slow.vo C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/simulation/modelsim/ simulation " "Generated file KPN_Modules_7_1200mv_0c_slow.vo in folder \"C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1494383022029 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KPN_Modules_min_1200mv_0c_fast.vo C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/simulation/modelsim/ simulation " "Generated file KPN_Modules_min_1200mv_0c_fast.vo in folder \"C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1494383022397 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KPN_Modules.vo C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/simulation/modelsim/ simulation " "Generated file KPN_Modules.vo in folder \"C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1494383022793 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KPN_Modules_7_1200mv_85c_v_slow.sdo C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/simulation/modelsim/ simulation " "Generated file KPN_Modules_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1494383023127 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KPN_Modules_7_1200mv_0c_v_slow.sdo C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/simulation/modelsim/ simulation " "Generated file KPN_Modules_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1494383023469 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KPN_Modules_min_1200mv_0c_v_fast.sdo C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/simulation/modelsim/ simulation " "Generated file KPN_Modules_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1494383023798 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KPN_Modules_v.sdo C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/simulation/modelsim/ simulation " "Generated file KPN_Modules_v.sdo in folder \"C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1494383024133 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494383024269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 20:23:44 2017 " "Processing ended: Tue May 09 20:23:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494383024269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494383024269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494383024269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1494383024269 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1153 s " "Quartus Prime Full Compilation was successful. 0 errors, 1153 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1494383025044 ""}
