<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3392' type='void llvm::TargetLowering::computeKnownBitsForTargetInstr(llvm::GISelKnownBits &amp; Analysis, llvm::Register R, llvm::KnownBits &amp; Known, const llvm::APInt &amp; DemandedElts, const llvm::MachineRegisterInfo &amp; MRI, unsigned int Depth = 0) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3388'>/// Determine which of the bits specified in Mask are known to be either zero
  /// or one and return them in the KnownZero/KnownOne bitsets. The DemandedElts
  /// argument allows us to only collect the known bits that are shared by the
  /// requested vector elements. This is for GISel.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/GISelKnownBits.cpp' l='164' u='c' c='_ZN4llvm14GISelKnownBits20computeKnownBitsImplENS_8RegisterERNS_9KnownBitsERKNS_5APIntEj'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='2932' ll='2937' type='void llvm::TargetLowering::computeKnownBitsForTargetInstr(llvm::GISelKnownBits &amp; Analysis, llvm::Register R, llvm::KnownBits &amp; Known, const llvm::APInt &amp; DemandedElts, const llvm::MachineRegisterInfo &amp; MRI, unsigned int Depth = 0) const'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11512' c='_ZNK4llvm16SITargetLowering30computeKnownBitsForTargetInstrERNS_14GISelKnownBitsENS_8RegisterERNS_9KnownBitsERKNS_5APIntERKNS_19MachineRegisterInfoEj'/>
