lib_name: adc_sar_templates
cell_name: capdrv
pins: [ "EN<2:0>", "VREF<2:0>", "VO", "VSS", "VDD" ]
instances:
  ISW0:
    lib_name: logic_templates
    cell_name: tgate
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      O:
        direction: inputOutput
        net_name: "VO"
        num_bits: 1
      I:
        direction: inputOutput
        net_name: "VREF<2>"
        num_bits: 1
      ENB:
        direction: input
        net_name: "ENB<2>"
        num_bits: 1
      EN:
        direction: input
        net_name: "EN<2>"
        num_bits: 1
  ISW1:
    lib_name: logic_templates
    cell_name: tgate
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      O:
        direction: inputOutput
        net_name: "VO"
        num_bits: 1
      I:
        direction: inputOutput
        net_name: "VREF<1>"
        num_bits: 1
      ENB:
        direction: input
        net_name: "ENB<1>"
        num_bits: 1
      EN:
        direction: input
        net_name: "EN<1>"
        num_bits: 1
  ISW2:
    lib_name: logic_templates
    cell_name: tgate
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      O:
        direction: inputOutput
        net_name: "VO"
        num_bits: 1
      I:
        direction: inputOutput
        net_name: "VREF<0>"
        num_bits: 1
      ENB:
        direction: input
        net_name: "ENB<0>"
        num_bits: 1
      EN:
        direction: input
        net_name: "EN<0>"
        num_bits: 1
  IINV0:
    lib_name: logic_templates
    cell_name: inv
    instpins:
      I:
        direction: input
        net_name: "EN<2>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      O:
        direction: output
        net_name: "ENB<2>"
        num_bits: 1
  IINV1:
    lib_name: logic_templates
    cell_name: inv
    instpins:
      I:
        direction: input
        net_name: "EN<1>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      O:
        direction: output
        net_name: "ENB<1>"
        num_bits: 1
  IINV2:
    lib_name: logic_templates
    cell_name: inv
    instpins:
      I:
        direction: input
        net_name: "EN<0>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      O:
        direction: output
        net_name: "ENB<0>"
        num_bits: 1
  ITIE0:
    lib_name: logic_templates
    cell_name: tie
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
