git clone --depth 1 --no-tags https://github.com/junyan-tang/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704284326
git clone --depth 1 --no-tags https://github.com/EECS-151/fpga_projects_fa23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705471316
git clone --depth 1 --no-tags https://github.com/nabrandman/465project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707293779
git clone --depth 1 --no-tags https://github.com/AbdelRahmanAtef1911/DigitalICDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706214591
git clone --depth 1 --no-tags https://github.com/aamodbk/RISCV_magnetic_intruder_detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700891766
git clone --depth 1 --no-tags https://github.com/vicharak-in/8_bit_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707650030
git clone --depth 1 --no-tags https://github.com/ishancrat/Fast-Fourier-Transform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702556050
git clone --depth 1 --no-tags https://github.com/Omaghrabi26/System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701060876
git clone --depth 1 --no-tags https://github.com/ccccy666/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701784652
git clone --depth 1 --no-tags https://github.com/bogimaneeshkumar/mips-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707725664
git clone --depth 1 --no-tags https://github.com/lsy0163/CSE3016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703882198
git clone --depth 1 --no-tags https://github.com/henrylin46/caravel_empty.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703828888
git clone --depth 1 --no-tags https://github.com/gazishahi/efab-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704212294
git clone --depth 1 --no-tags https://github.com/parisaeliasi/KoalaHW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701358951
git clone --depth 1 --no-tags https://github.com/Ramshankar315/basic-verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701336587
git clone --depth 1 --no-tags https://github.com/JZ-Ping/Cash_Register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702333366
git clone --depth 1 --no-tags https://github.com/AmitBarman99/16x2_LCD-using_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702631095
git clone --depth 1 --no-tags https://github.com/sanjugouda/MIPS-Single-cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700882109
git clone --depth 1 --no-tags https://github.com/YaoTengqi/Systolic_Array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706696116
git clone --depth 1 --no-tags https://github.com/Heisenberg-kd/A5-1-Cipher-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707312090
git clone --depth 1 --no-tags https://github.com/ConnorNoddin/ECE473.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707253394
git clone --depth 1 --no-tags https://github.com/caillou100/SOC_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707280517
git clone --depth 1 --no-tags https://github.com/ryanhou28/eecs598-010-Team2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705872545
git clone --depth 1 --no-tags https://github.com/xxxuanruby/decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702066811
git clone --depth 1 --no-tags https://github.com/mohamedEbrahimElsayed/Shift.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700903957
git clone --depth 1 --no-tags https://github.com/sugarspicenshit/matrix_multiplier_v1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705693079
git clone --depth 1 --no-tags https://github.com/Sudhakiranece/helloworld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705535264
git clone --depth 1 --no-tags https://github.com/KatCe/hdlConvertor_issue_185.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706266957
git clone --depth 1 --no-tags https://github.com/HauTranMinh/helloworld_bashshell.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706133844
git clone --depth 1 --no-tags https://github.com/ricardocutzh/caravel_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700605953
git clone --depth 1 --no-tags https://github.com/rtfb/vtisa-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705214815
git clone --depth 1 --no-tags https://github.com/kbashus/Bashus_ECE128_Lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705021792
git clone --depth 1 --no-tags https://github.com/sugarspicenshit/matrix_multiplier_v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704976580
git clone --depth 1 --no-tags https://github.com/cp024s/Verilog-programs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705206823
git clone --depth 1 --no-tags https://github.com/charline0404/Digital-IC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700216689
git clone --depth 1 --no-tags https://github.com/franco-viotti/ArqComp-TP2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702742013
git clone --depth 1 --no-tags https://github.com/pocper/112_SOC_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702497341
git clone --depth 1 --no-tags https://github.com/alaex777/CircuitDesignLanguages.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705209140
git clone --depth 1 --no-tags https://github.com/Sunshine-Lemon/Digital_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706973488
git clone --depth 1 --no-tags https://github.com/Bissas/TFE4152-Project-Multiply-Accumulate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704548790
git clone --depth 1 --no-tags https://github.com/Jia040223/UCAS-CALab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702979714
git clone --depth 1 --no-tags https://github.com/KishorKumar0/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700488601
git clone --depth 1 --no-tags https://github.com/FW1212/EE-NTHU-SOCDesign-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702281967
git clone --depth 1 --no-tags https://github.com/geotle77/UCAS-CALab-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702978292
git clone --depth 1 --no-tags https://github.com/baharvand79/Computer_Architecture_Lab_Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705603116
git clone --depth 1 --no-tags https://github.com/LuigiSalvatore/Microondas-SD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701317714
git clone --depth 1 --no-tags https://github.com/sanjugouda/MIPS-PIPELINED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700886033
git clone --depth 1 --no-tags https://github.com/sahasam/daedaelus-engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701437318
git clone --depth 1 --no-tags https://github.com/sprsr/Abramis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701622411
git clone --depth 1 --no-tags https://github.com/snevindsouza/0_to_9999_BCD_Counter_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701919319
git clone --depth 1 --no-tags https://github.com/indigolxy/RISC-V-CPU-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701576554
git clone --depth 1 --no-tags https://github.com/manav4code/Bluespec-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705384775
git clone --depth 1 --no-tags https://github.com/ab39826/Chirp-Waveform-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705839624
git clone --depth 1 --no-tags https://github.com/dimitrisAlexo/Transmitter_Receiver_Hardware_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705858363
git clone --depth 1 --no-tags https://github.com/caroljne/Simple-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706029658
git clone --depth 1 --no-tags https://github.com/john-1109/soc_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706903523
git clone --depth 1 --no-tags https://github.com/huankai0731/soc_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706550931
git clone --depth 1 --no-tags https://github.com/Shashanksharma280201/pes_async_dff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706847870
git clone --depth 1 --no-tags https://github.com/Vinodkumar8318/PES_4-Bit-RCA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706644006
git clone --depth 1 --no-tags https://github.com/r11921075/SoC-Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706665949
git clone --depth 1 --no-tags https://github.com/ChutsE/Proyectos_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707453882
git clone --depth 1 --no-tags https://github.com/Phxix911/PGEE11117.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703607329
git clone --depth 1 --no-tags https://github.com/puzihao2018/NM6008_M5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702803957
git clone --depth 1 --no-tags https://github.com/cascade-artifacts-designs/cascade-picorv32-p5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703024408
git clone --depth 1 --no-tags https://github.com/ShashidharReddy01/parallel_in_serial_out_converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702986008
git clone --depth 1 --no-tags https://github.com/velv01/syn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703818632
git clone --depth 1 --no-tags https://github.com/ellen-wood/caravel_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704836830
git clone --depth 1 --no-tags https://github.com/nishit0072e/Enc_Dec_Xor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703672463
git clone --depth 1 --no-tags https://github.com/chandramohan2003/Owner-avatar-RISC-V-RV32I-Single-Cycle-Processor-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704658137
git clone --depth 1 --no-tags https://github.com/nehaambarte/verilog_challenge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700317514
git clone --depth 1 --no-tags https://github.com/CharlesJ9752/UCAS_CALAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702927447
git clone --depth 1 --no-tags https://github.com/Artityagi123456789/Asynchronous_FIFO_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703129495
git clone --depth 1 --no-tags https://github.com/JZ-Ping/Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702334298
git clone --depth 1 --no-tags https://github.com/Akj1812/alarmclock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703356836
git clone --depth 1 --no-tags https://github.com/Darshanskatagihallimath/IRP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707665556
git clone --depth 1 --no-tags https://github.com/sanjanaharish18/Pes_8_bit_bcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707751834
git clone --depth 1 --no-tags https://github.com/felipx/arq-comp-tp2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707464977
git clone --depth 1 --no-tags https://github.com/itsramazain/SIMICONDUCTOR_DESIGN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701371845
git clone --depth 1 --no-tags https://github.com/Lasya-G/RISCV---AutomaticStreetLight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700655448
git clone --depth 1 --no-tags https://github.com/dillibabuporlapothula/RISCV-Motion_Detection_Alarm_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700394874
git clone --depth 1 --no-tags https://github.com/NiteshVLSI/Anti-theft_Compartment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701028314
git clone --depth 1 --no-tags https://github.com/jbagali/research.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700516181
git clone --depth 1 --no-tags https://github.com/iCHy13e/CMPEN331.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700115505
git clone --depth 1 --no-tags https://github.com/zhonghuo/Hardware-Design-and-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700755005
git clone --depth 1 --no-tags https://github.com/VargVain/RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701994565
git clone --depth 1 --no-tags https://github.com/yingchaotw/HDLBits_training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700190984
git clone --depth 1 --no-tags https://github.com/doreado/isa2324-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703114254
git clone --depth 1 --no-tags https://github.com/hackerrabbit/Verilog-tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706704464
git clone --depth 1 --no-tags https://github.com/BobbbbbZ/Memory-Scheduling-and-Decryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705088374
git clone --depth 1 --no-tags https://github.com/sspku-mzj/Verilog_Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/700176859
git clone --depth 1 --no-tags https://github.com/AashiSrivastava/Project_7_AdderSubtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703973272
git clone --depth 1 --no-tags https://github.com/SteveYaoLin/AHB_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703920062
git clone --depth 1 --no-tags https://github.com/ChichenZhang/CPU_BYO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703977497
git clone --depth 1 --no-tags https://github.com/A-Kyp/CN2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707692174
git clone --depth 1 --no-tags https://github.com/roboticvedant/CenterAlignedPWM-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707865377
