,Layer,Rule,Category,Description,Value
0,GT,PO.W.1,Width,Width of PO,>= ^PO_W_1 um
1,GT,PO.S.1,Spacing,Space between PO,>= ^PO_S_1 um
2,GT,PO.S.2,Spacing,GATE space in the same OD,>= ^PO_S_2 um
3,GT,PO.W.2,Width,Channel length of 2.5V MOS,>= ^PO_W_2 um
4,GT,PO.W.3,Width,Channel length of 3.3V MOS (except gate without PO CO in RFDMY),>= ^PO_W_3 um
5,GT,PO.W.4,Width,Channel length of 1.8V MOS,>= ^PO_W_4 um
6,GT,PO.W.5,Width,Width of 45 degree FIELD poly,>= ^PO_W_5 um
7,GT,PO.S.16,Spacing,Space to 45 degree FIELD poly,>= ^PO_S_16 um
8,GT,PO.S.2.1,Spacing,Gate space [either one channel length > ^PO_S_2_1_W um],>= ^PO_S_2_1 um
9,GT,PO.S.3,Spacing,"Min. two 1.8V, 2.5V or 3.3V POLY space on OD w/o contact",>= ^PO_S_3 um
10,GT,PO.S.4,Spacing,Field PO space to OD,>= ^PO_S_4 um
11,GT,PO.S.4.1,Spacing,Gate space when the area enclosed by (L-shape OD & PO < ^PO_S_4_1_A um2),>= ^PO_S_4_1 um
12,GT,PO.S.5,Spacing,Space to L-shape OD when PO & OD are in same MOS(channel width < ^PO_S_5_W),>= ^PO_S_5 um
13,GT,PO.S.6,Spacing,L-shape PO space to OD when PO and OD are in same MOS (channel width < ^PO_S_6_W um),>= ^PO_S_6 um
14,GT,PO.S.7,Spacing,"Space if at least one PO width is > 0.13 um, and the PO parallel run length is > 0.18 um (individual projection)",>= 0.18 um
15,GT,PO.S.9,Spacing,Space of {PO AND RPO},>= 0.25 um
16,GT,PO.S.10,Spacing,"Space at PO line-end (W < Q1 = 0.090) in a dense-line-end configuration: If PO has parallel run length with opposite PO (measured with T1 = 0.035 extension) along 2 adjacent edges of PO [any one edge < Q1 distance from the corner of the two edges], then one of the space (S1 or S2) needs to be at least this value (except for small jog with edge length < 0.06 um(R))",>= 0.14 um
17,GT,PO.EX.1,Extension,Extension on OD (end-cap),>= 0.14 um
18,GT,PO.EX.2,Extension,OD extension on PO,>= 0.115 um
19,GT,PO.EX.3,Extension,"Extension on OD (end-cap) when the PO space to L-shape OD (in the same MOS) is < 0.1 um, and the channel width (W) is >= 0.15 um",>= 0.16 um
20,GT,PO.L.1,Length,"Maximum PO length between 2 contacts, as well as the length between one contact and the end of PO gate, when the PO width < ^PO_L_1_W um (except RTMOM region)",<= ^PO_L_1 um
21,GT,PO.A.1,Area,Area of PO,>= 0.042 um2
22,GT,PO.A.1.1,Area,Area {PO not interacting with Gate},>= 0.051 um2
23,GT,PO.A.2,Area,Enclosed area,>= 0.094 um2
24,GT,PO.R.1,Restrictions,GATE must be a rectangle orthogonal to grid. (Both bent GATE and Gate to have jog are not allowed),N/A
25,GT,PO.R.4,Restrictions,"PO intersecting OD must form two or more diffusions except RTMOM region (RTMOMDMY, CAD layer: 155;21)",N/A
26,GT,PO.R.6,Restrictions,"H-gate forbidden with channel length (V) < 0.11 mm, PO center bar length (U) < 0.425 mm, all four H-legs length (X) > 0.065 mm, and all four H-legs width (Y) < 0.255 mm",N/A
27,GT,PO.R.8,Restrictions,It is prohibited for Floating Gate if the effective source/drain is not connected together,N/A
28,GT,PO.FU.R.8,Restrictions,FUSELINK must exist and be inside POFUSE if POFUSE is exist,N/A
29,GT,PO.S.1.SRM_SRAMDMY,Spacing,Spacing between POLY along the boundary of SRM and SRAMDMY,N/A
30,GT,PO.S.14m,Spacing,Gate space to (OD2 OR (NW OR NT_N)) in Core NMOS,>= 1.0 um
31,GT,PO.EN.1m,Enclosure,Recommmended 1.0V or 1.2V PMOS gate enclosure by ((NW NOT OD2) NOT NT_N) for 3.3V IO process,>= 1.0 um
32,GT,PO.EN.1m,Enclosure,Recommmended 1.0V or 1.2V PMOS gate enclosure by (NW NOT NT_N) for 1.8V or 2.5V IO process,>= 1.0 um
33,GT,PO.EN.2m,Enclosure,Gate enclosure by (OD2 NOT (NW OR NT_N)) in IO NMOS,>= 2.0 um
34,GT,PO.EN.3m,Enclosure,Recommmended 3.3V PMOS gate enclosure by ((NW AND OD2) NOT NT_N),>= 1.5 um
35,GT,PO.EN.3m,Enclosure,Recommmended 1.8V or 2.5V PMOS gate enclosure by (NW NOT NT_N),>= 1.5 um
36,AA,OD.W.1,Width,Width,>= 0.08
37,AA,OD.W.2,Width,Width of MOS (<= 1.2V) [for core device],>= 0.12
38,AA,OD.W.3,Width,Width of MOS (> 1.2V to <= 3.3V) [for I/O device],>= 0.4
39,AA,OD.W.4,Width,"Width of 45 degree bent OD Please make sure the vertex of 45 degree pattern is on 5nm grid (refer to the guideline, G.6gU, in section 3.7)",>= 0.18
40,AA,OD.S.1,Spacing,Space,>= 0.11
41,AA,OD.S.2,Spacing,Space (inside OD2),>= 0.18
42,AA,OD.S.3,Spacing,"Space of two ODs (width (W) > 0.15 m), if the parallel length (L) >= 0.2 m",>= 0.13
43,AA,OD.S.3.1,Spacing,"Space to OD (width (W) > 0.15 m), if the parallel length (L) >= 0.2 m",>= 0.125
44,AA,OD.S.4,Spacing,Space to 45-degree bent OD,>= 0.18
45,AA,OD.S.5,Spacing,Space between two segments of a U-shape or an O-shape OD (notch only),>= 0.18
46,AA,OD.A.1,Area,Area,>= 0.054
47,AA,OD.A.2,Area,Enclosed area,>= 0.085
48,AA,OD.L.1,Length,Maximum length of {ACTIVE (source) [width < 0.15 m] interacts with butted_STRAP},<= 0.5
49,AA,OD.L.2,Length,Maximum OD length [OD width is < 0.15 m] between two contacts as well as between one contact and the OD line end,<= 25
50,AA,OD.R.1,Restrictions,OD must be fully covered by {NP OR PP} except for {DOD OR NWDMY},N/A
51,AA,OD.S.1.SRM_SRAMDMY,Spacing,Spacing between OD along the boundary of SRM and SRAMDMY,N/A
52,CT,CO.W.1,Width,Width (maximum = minimum except for seal-ring and fuse protection ring),= ^CO_W_1 um
53,CT,CO.R.3,Restrictions,45-degree rotated CO is not allowed,Not allowed
54,CT,CO.W.2,Width,CO bar width (CO bar is covered by SEALRING layer and only allowed in seal-ring and fuse protection ring),= ^CO_W_2 um
55,CT,CO.S.1,Spacing,Space,>= 0.11
56,CT,CO.S.2,Spacing,Space to 3-neighboring CO (< 0.15 um distance),>= 0.14
57,CT,CO.S.2.1,Spacing,Space to neighboring CO [different net and common parallel run length > 0],>= 0.14
58,CT,CO.S.2.2,Spacing,Space to neighboring CO [different net],>= 0.12
59,CT,CO.S.3,Spacing,Space to GATE (Overlap of GATE is not allowed),>= ^CO_S_3
60,CT,CO.S.4,Spacing,{CO inside PO} space to OD,>= 0.07
61,CT,CO.S.5,Spacing,{CO inside OD} space to 1.8V or 2.5V or 3.3V GATE,>= 0.09
62,CT,CO.S.6,Spacing,Space to butted PP/NP edge on OD (overlap of NP/PP boundary on OD is not allowed.),>= 0.06
63,CT,CO.EN.1,Enclosure,Enclosure by OD,>= ^CO_EN_1 um
64,CT,CO.EN.1.1,Enclosure,Enclosure by OD [at least two opposite sides],>= ^CO_EN_1_1 um
65,CT,CO.EN.2,Enclosure,Enclosure by PO,>= ^CO_EN_2
66,CT,CO.EN.3_CO.EN.4,Enclosure,"Enclosure by PO [at least two opposite sides] >= ^CO_EN_3, or [all sides] >= ^CO_EN_4",>= ^CO_EN_3 or >= ^CO_EN_4
67,CT,CO.S.1.SRM_SRAMDMY,Spacing,Spacing between CO along the boundary of SRM and SRAMDMY,No value specified
68,M1,M1.W.1,Width,Width,>= 0.09
69,M1,M1.W.2,Width,Width of 45-degree bent M1 (vertex on 5nm grid),>= 0.19
70,M1,M1.W.3,Width,Maximum width,<= 12.00
71,M1,M1.S.1,Spacing,Space,>= 0.09
72,M1,M1.S.2,Spacing,Space [at least one metal line width > ^M1_S_2_W um and parallel metal run length > ^M1_S_2_L um] (union projection),>= ^M1_S_2
73,M1,M1.S.2.1,Spacing,Space [at least one metal line width > ^M1_S_2_1_W um and parallel metal run length > ^M1_S_2_1_L um] (union projection),>= ^M1_S_2_1
74,M1,M1.S.3,Spacing,Space [at least one metal line width > ^M1_S_3_W um and parallel metal run length > ^M1_S_3_L um] (union projection),>= ^M1_S_3
75,M1,M1.S.4,Spacing,Space [at least one metal line width > ^M1_S_4_W um and parallel metal run length > ^M1_S_4_L um] (union projection),>= ^M1_S_4
76,M1,M1.S.5,Spacing,Space at M1 line-end (W < Q = 0.110) in dense-line-end configuration,>= 0.11
77,M1,M1.S.6,Spacing,Space to 45-degree bent M1,>= 0.19
78,M1,M1.EN.1,Enclosure,Enclosure of CO,>= 0.00
79,M1,M1.EN.2_M1.EN.3,Enclosure,Enclosure of CO [at least two opposite sides] >= ^M1_EN_2 or [all sides] >= ^M1_EN_3,>= ^M1_EN_2 or >= ^M1_EN_3
80,M1,M1.EN.4,Enclosure,Enclosure of CO [M1 width > 1um],>= 0.04
81,M1,M1.A.1,Area,Area,>= ^M1_A_1 um2
82,M1,M1.A.2,Area,Enclosed area,>= ^M1_A_2 um2
83,M1,M1.S.1.SRM_SRAMDMY,Spacing,Spacing between M1 along the boundary of SRM and SRAMDMY,N/A
