Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Oct 31 00:33:16 2025
| Host         : DESKTOP-8J48ADF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file Super_Ultra_Processor_wrapper_timing_summary_routed.rpt -pb Super_Ultra_Processor_wrapper_timing_summary_routed.pb -rpx Super_Ultra_Processor_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Super_Ultra_Processor_wrapper
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                   Violations  
--------  --------  ----------------------------  ----------  
LUTAR-1   Warning   LUT drives async reset alert  2           
TIMING-9  Warning   Unknown CDC Logic             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.785        0.000                      0                 4615        0.064        0.000                      0                 4615        0.000        0.000                       0                  1799  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                    ------------         ----------      --------------
Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
diff_clock_rtl_0_clk_p                                                   {0.000 2.500}        5.000           200.000         
  clk_out1_Super_Ultra_Processor_clk_wiz_1_0                             {0.000 50.000}       100.000         10.000          
  clkfbout_Super_Ultra_Processor_clk_wiz_1_0                             {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         14.371        0.000                      0                  244        0.127        0.000                      0                  244       15.812        0.000                       0                   249  
Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       12.785        0.000                      0                   48        0.276        0.000                      0                   48       16.166        0.000                       0                    42  
diff_clock_rtl_0_clk_p                                                                                                                                                                                                     1.100        0.000                       0                     1  
  clk_out1_Super_Ultra_Processor_clk_wiz_1_0                                  91.341        0.000                      0                 4156        0.064        0.000                      0                 4156       48.870        0.000                       0                  1504  
  clkfbout_Super_Ultra_Processor_clk_wiz_1_0                                                                                                                                                                               0.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                               From Clock                                                               To Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                               ----------                                                               --------                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                        Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       14.541        0.000                      0                    1       17.440        0.000                      0                    1  
**async_default**                                                        clk_out1_Super_Ultra_Processor_clk_wiz_1_0                               clk_out1_Super_Ultra_Processor_clk_wiz_1_0                                    96.087        0.000                      0                  166        0.637        0.000                      0                  166  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                               From Clock                                                               To Clock                                                               
----------                                                               ----------                                                               --------                                                               
(none)                                                                                                                                            Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                   Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                   clk_out1_Super_Ultra_Processor_clk_wiz_1_0                               Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                                                            Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                                   Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                                   clk_out1_Super_Ultra_Processor_clk_wiz_1_0                               Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                                                                                                            clk_out1_Super_Ultra_Processor_clk_wiz_1_0                               
(none)                                                                   Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_Super_Ultra_Processor_clk_wiz_1_0                               
(none)                                                                   Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_Super_Ultra_Processor_clk_wiz_1_0                               
(none)                                                                   clk_out1_Super_Ultra_Processor_clk_wiz_1_0                               clk_out1_Super_Ultra_Processor_clk_wiz_1_0                               


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                  From Clock                                  To Clock                                  
----------                                  ----------                                  --------                                  
(none)                                      clk_out1_Super_Ultra_Processor_clk_wiz_1_0                                              
(none)                                                                                  clk_out1_Super_Ultra_Processor_clk_wiz_1_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       14.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.371ns  (required time - arrival time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.643ns (30.615%)  route 1.457ns (69.385%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 19.326 - 16.667 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564     1.564    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.645 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.356     3.001    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.433     3.434 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=6, routed)           0.832     4.267    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_0_in
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.105     4.372 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.371     4.743    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X50Y62         LUT5 (Prop_lut5_I0_O)        0.105     4.848 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.253     5.101    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X50Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338    18.004    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    18.081 f  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.245    19.326    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X50Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.313    19.640    
                         clock uncertainty           -0.035    19.604    
    SLICE_X50Y63         FDRE (Setup_fdre_C_CE)      -0.132    19.472    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.472    
                         arrival time                          -5.101    
  -------------------------------------------------------------------
                         slack                                 14.371    

Slack (MET) :             14.438ns  (required time - arrival time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.138ns  (logic 0.647ns (30.267%)  route 1.491ns (69.733%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 35.998 - 33.333 ) 
    Source Clock Delay      (SCD):    3.000ns = ( 19.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564    18.230    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.311 f  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.355    19.667    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X50Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.437    20.104 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.536    20.640    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X50Y63         LUT6 (Prop_lut6_I0_O)        0.105    20.745 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=16, routed)          0.669    21.413    <hidden>
    SLICE_X54Y57         LUT3 (Prop_lut3_I2_O)        0.105    21.518 r  <hidden>
                         net (fo=1, routed)           0.286    21.804    <hidden>
    SLICE_X54Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338    34.671    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.748 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.250    35.998    <hidden>
    SLICE_X54Y57         FDRE                                         r  <hidden>
                         clock pessimism              0.296    36.294    
                         clock uncertainty           -0.035    36.259    
    SLICE_X54Y57         FDRE (Setup_fdre_C_D)       -0.017    36.242    <hidden>
  -------------------------------------------------------------------
                         required time                         36.242    
                         arrival time                         -21.804    
  -------------------------------------------------------------------
                         slack                                 14.438    

Slack (MET) :             14.592ns  (required time - arrival time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.826ns  (logic 0.542ns (29.682%)  route 1.284ns (70.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 35.992 - 33.333 ) 
    Source Clock Delay      (SCD):    3.000ns = ( 19.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564    18.230    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.311 f  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.355    19.667    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X50Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.437    20.104 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.536    20.640    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X50Y63         LUT6 (Prop_lut6_I0_O)        0.105    20.745 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=16, routed)          0.748    21.493    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y60         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338    34.671    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.748 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.244    35.992    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y60         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/C
                         clock pessimism              0.296    36.288    
                         clock uncertainty           -0.035    36.253    
    SLICE_X44Y60         FDRE (Setup_fdre_C_CE)      -0.168    36.085    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]
  -------------------------------------------------------------------
                         required time                         36.085    
                         arrival time                         -21.493    
  -------------------------------------------------------------------
                         slack                                 14.592    

Slack (MET) :             14.592ns  (required time - arrival time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.826ns  (logic 0.542ns (29.682%)  route 1.284ns (70.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 35.992 - 33.333 ) 
    Source Clock Delay      (SCD):    3.000ns = ( 19.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564    18.230    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.311 f  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.355    19.667    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X50Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.437    20.104 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.536    20.640    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X50Y63         LUT6 (Prop_lut6_I0_O)        0.105    20.745 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=16, routed)          0.748    21.493    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y60         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338    34.671    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.748 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.244    35.992    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y60         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/C
                         clock pessimism              0.296    36.288    
                         clock uncertainty           -0.035    36.253    
    SLICE_X44Y60         FDRE (Setup_fdre_C_CE)      -0.168    36.085    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]
  -------------------------------------------------------------------
                         required time                         36.085    
                         arrival time                         -21.493    
  -------------------------------------------------------------------
                         slack                                 14.592    

Slack (MET) :             14.592ns  (required time - arrival time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.826ns  (logic 0.542ns (29.682%)  route 1.284ns (70.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 35.992 - 33.333 ) 
    Source Clock Delay      (SCD):    3.000ns = ( 19.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564    18.230    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.311 f  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.355    19.667    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X50Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.437    20.104 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.536    20.640    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X50Y63         LUT6 (Prop_lut6_I0_O)        0.105    20.745 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=16, routed)          0.748    21.493    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y60         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338    34.671    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.748 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.244    35.992    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y60         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/C
                         clock pessimism              0.296    36.288    
                         clock uncertainty           -0.035    36.253    
    SLICE_X44Y60         FDRE (Setup_fdre_C_CE)      -0.168    36.085    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]
  -------------------------------------------------------------------
                         required time                         36.085    
                         arrival time                         -21.493    
  -------------------------------------------------------------------
                         slack                                 14.592    

Slack (MET) :             14.592ns  (required time - arrival time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.826ns  (logic 0.542ns (29.682%)  route 1.284ns (70.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 35.992 - 33.333 ) 
    Source Clock Delay      (SCD):    3.000ns = ( 19.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564    18.230    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.311 f  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.355    19.667    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X50Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.437    20.104 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.536    20.640    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X50Y63         LUT6 (Prop_lut6_I0_O)        0.105    20.745 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=16, routed)          0.748    21.493    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y60         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338    34.671    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.748 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.244    35.992    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y60         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/C
                         clock pessimism              0.296    36.288    
                         clock uncertainty           -0.035    36.253    
    SLICE_X44Y60         FDRE (Setup_fdre_C_CE)      -0.168    36.085    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]
  -------------------------------------------------------------------
                         required time                         36.085    
                         arrival time                         -21.493    
  -------------------------------------------------------------------
                         slack                                 14.592    

Slack (MET) :             14.592ns  (required time - arrival time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.826ns  (logic 0.542ns (29.682%)  route 1.284ns (70.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 35.992 - 33.333 ) 
    Source Clock Delay      (SCD):    3.000ns = ( 19.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564    18.230    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.311 f  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.355    19.667    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X50Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.437    20.104 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.536    20.640    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X50Y63         LUT6 (Prop_lut6_I0_O)        0.105    20.745 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=16, routed)          0.748    21.493    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y60         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338    34.671    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.748 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.244    35.992    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y60         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/C
                         clock pessimism              0.296    36.288    
                         clock uncertainty           -0.035    36.253    
    SLICE_X44Y60         FDRE (Setup_fdre_C_CE)      -0.168    36.085    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]
  -------------------------------------------------------------------
                         required time                         36.085    
                         arrival time                         -21.493    
  -------------------------------------------------------------------
                         slack                                 14.592    

Slack (MET) :             14.592ns  (required time - arrival time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.826ns  (logic 0.542ns (29.682%)  route 1.284ns (70.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 35.992 - 33.333 ) 
    Source Clock Delay      (SCD):    3.000ns = ( 19.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564    18.230    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.311 f  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.355    19.667    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X50Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.437    20.104 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.536    20.640    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X50Y63         LUT6 (Prop_lut6_I0_O)        0.105    20.745 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=16, routed)          0.748    21.493    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y60         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338    34.671    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.748 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.244    35.992    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y60         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/C
                         clock pessimism              0.296    36.288    
                         clock uncertainty           -0.035    36.253    
    SLICE_X44Y60         FDRE (Setup_fdre_C_CE)      -0.168    36.085    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]
  -------------------------------------------------------------------
                         required time                         36.085    
                         arrival time                         -21.493    
  -------------------------------------------------------------------
                         slack                                 14.592    

Slack (MET) :             14.727ns  (required time - arrival time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.691ns  (logic 0.542ns (32.050%)  route 1.149ns (67.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 35.992 - 33.333 ) 
    Source Clock Delay      (SCD):    3.000ns = ( 19.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564    18.230    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.311 f  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.355    19.667    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X50Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.437    20.104 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.536    20.640    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X50Y63         LUT6 (Prop_lut6_I0_O)        0.105    20.745 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=16, routed)          0.613    21.358    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X47Y60         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338    34.671    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.748 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.244    35.992    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X47Y60         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/C
                         clock pessimism              0.296    36.288    
                         clock uncertainty           -0.035    36.253    
    SLICE_X47Y60         FDRE (Setup_fdre_C_CE)      -0.168    36.085    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]
  -------------------------------------------------------------------
                         required time                         36.085    
                         arrival time                         -21.358    
  -------------------------------------------------------------------
                         slack                                 14.727    

Slack (MET) :             14.727ns  (required time - arrival time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.691ns  (logic 0.542ns (32.050%)  route 1.149ns (67.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 35.992 - 33.333 ) 
    Source Clock Delay      (SCD):    3.000ns = ( 19.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564    18.230    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.311 f  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.355    19.667    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X50Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.437    20.104 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.536    20.640    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X50Y63         LUT6 (Prop_lut6_I0_O)        0.105    20.745 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=16, routed)          0.613    21.358    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X47Y60         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338    34.671    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.748 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.244    35.992    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X47Y60         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/C
                         clock pessimism              0.296    36.288    
                         clock uncertainty           -0.035    36.253    
    SLICE_X47Y60         FDRE (Setup_fdre_C_CE)      -0.168    36.085    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]
  -------------------------------------------------------------------
                         required time                         36.085    
                         arrival time                         -21.358    
  -------------------------------------------------------------------
                         slack                                 14.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.557     1.326    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X48Y68         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.141     1.467 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.057     1.524    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[3]
    SLICE_X48Y68         FDPE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.824     1.716    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X48Y68         FDPE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                         clock pessimism             -0.391     1.326    
    SLICE_X48Y68         FDPE (Hold_fdpe_C_D)         0.071     1.397    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.557     1.326    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X48Y68         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.141     1.467 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.064     1.530    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X48Y68         FDPE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.824     1.716    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X48Y68         FDPE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.391     1.326    
    SLICE_X48Y68         FDPE (Hold_fdpe_C_D)         0.075     1.401    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.299%)  route 0.062ns (30.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.564     1.332    <hidden>
    SLICE_X28Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.141     1.473 r  <hidden>
                         net (fo=2, routed)           0.062     1.536    <hidden>
    SLICE_X29Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.834     1.725    <hidden>
    SLICE_X29Y48         FDRE                                         r  <hidden>
                         clock pessimism             -0.380     1.345    
    SLICE_X29Y48         FDRE (Hold_fdre_C_D)         0.047     1.392    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.175%)  route 0.342ns (70.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.562     1.331    <hidden>
    SLICE_X37Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.472 r  <hidden>
                         net (fo=4, routed)           0.342     1.814    <hidden>
    SLICE_X29Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.832     1.723    <hidden>
    SLICE_X29Y50         FDRE                                         r  <hidden>
                         clock pessimism             -0.128     1.595    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.070     1.665    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.164ns (33.677%)  route 0.323ns (66.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.562     1.331    <hidden>
    SLICE_X46Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.164     1.495 r  <hidden>
                         net (fo=3, routed)           0.323     1.818    <hidden>
    SLICE_X29Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.832     1.723    <hidden>
    SLICE_X29Y51         FDRE                                         r  <hidden>
                         clock pessimism             -0.128     1.595    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.070     1.665    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.577%)  route 0.102ns (35.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.557     1.326    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y68         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.141     1.467 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/Q
                         net (fo=3, routed)           0.102     1.569    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[7]
    SLICE_X50Y68         LUT5 (Prop_lut5_I4_O)        0.045     1.614 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[6]_i_1/O
                         net (fo=1, routed)           0.000     1.614    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_24
    SLICE_X50Y68         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.825     1.717    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y68         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/C
                         clock pessimism             -0.379     1.339    
    SLICE_X50Y68         FDRE (Hold_fdre_C_D)         0.121     1.460    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/D
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.964%)  route 0.116ns (45.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.556     1.325    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y69         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDCE (Prop_fdce_C_Q)         0.141     1.466 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/Q
                         net (fo=1, routed)           0.116     1.581    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2_n_0
    SLICE_X48Y69         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.823     1.715    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X48Y69         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
                         clock pessimism             -0.378     1.338    
    SLICE_X48Y69         FDCE (Hold_fdce_C_D)         0.070     1.408    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.930%)  route 0.116ns (45.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.564     1.332    <hidden>
    SLICE_X28Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.141     1.473 r  <hidden>
                         net (fo=2, routed)           0.116     1.589    <hidden>
    SLICE_X29Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.834     1.725    <hidden>
    SLICE_X29Y48         FDRE                                         r  <hidden>
                         clock pessimism             -0.380     1.345    
    SLICE_X29Y48         FDRE (Hold_fdre_C_D)         0.070     1.415    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.430%)  route 0.118ns (45.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.563     1.331    <hidden>
    SLICE_X28Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.141     1.472 r  <hidden>
                         net (fo=2, routed)           0.118     1.590    <hidden>
    SLICE_X29Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.833     1.724    <hidden>
    SLICE_X29Y45         FDRE                                         r  <hidden>
                         clock pessimism             -0.380     1.344    
    SLICE_X29Y45         FDRE (Hold_fdre_C_D)         0.072     1.416    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.563     1.332    <hidden>
    SLICE_X55Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.141     1.473 r  <hidden>
                         net (fo=1, routed)           0.114     1.586    <hidden>
    SLICE_X54Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.833     1.725    <hidden>
    SLICE_X54Y59         FDRE                                         r  <hidden>
                         clock pessimism             -0.381     1.345    
    SLICE_X54Y59         FDRE (Hold_fdre_C_D)         0.059     1.404    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.333      31.741     BUFGCTRL_X0Y1  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X49Y68   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X47Y69   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X46Y68   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X49Y68   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X48Y68   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X48Y68   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X46Y68   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X48Y68   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X45Y68   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X46Y68   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X46Y68   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X46Y68   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X46Y68   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X46Y68   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X46Y68   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X46Y64   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X46Y64   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X46Y64   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X46Y64   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X46Y68   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X46Y68   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X46Y68   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X46Y68   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X46Y68   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X46Y68   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X46Y64   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X46Y64   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X46Y64   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X46Y64   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       12.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.785ns  (required time - arrival time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.588ns  (logic 0.699ns (19.484%)  route 2.889ns (80.516%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.442ns = ( 35.775 - 33.333 ) 
    Source Clock Delay      (SCD):    2.723ns = ( 19.390 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289    17.955    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.036 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.353    19.390    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y64         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.384    19.774 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.679    20.452    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y62         LUT3 (Prop_lut3_I1_O)        0.105    20.557 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.505    21.062    <hidden>
    SLICE_X49Y62         LUT4 (Prop_lut4_I1_O)        0.105    21.167 f  <hidden>
                         net (fo=7, routed)           0.643    21.810    <hidden>
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.105    21.915 r  <hidden>
                         net (fo=8, routed)           1.062    22.977    <hidden>
    SLICE_X53Y45         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102    34.435    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.512 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.263    35.775    <hidden>
    SLICE_X53Y45         FDCE                                         r  <hidden>
                         clock pessimism              0.191    35.966    
                         clock uncertainty           -0.035    35.930    
    SLICE_X53Y45         FDCE (Setup_fdce_C_CE)      -0.168    35.762    <hidden>
  -------------------------------------------------------------------
                         required time                         35.762    
                         arrival time                         -22.977    
  -------------------------------------------------------------------
                         slack                                 12.785    

Slack (MET) :             12.785ns  (required time - arrival time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.585ns  (logic 0.699ns (19.501%)  route 2.886ns (80.499%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.439ns = ( 35.772 - 33.333 ) 
    Source Clock Delay      (SCD):    2.723ns = ( 19.390 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289    17.955    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.036 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.353    19.390    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y64         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.384    19.774 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.679    20.452    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y62         LUT3 (Prop_lut3_I1_O)        0.105    20.557 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.505    21.062    <hidden>
    SLICE_X49Y62         LUT4 (Prop_lut4_I1_O)        0.105    21.167 f  <hidden>
                         net (fo=7, routed)           0.643    21.810    <hidden>
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.105    21.915 r  <hidden>
                         net (fo=8, routed)           1.059    22.974    <hidden>
    SLICE_X47Y47         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102    34.435    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.512 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.260    35.772    <hidden>
    SLICE_X47Y47         FDCE                                         r  <hidden>
                         clock pessimism              0.191    35.963    
                         clock uncertainty           -0.035    35.927    
    SLICE_X47Y47         FDCE (Setup_fdce_C_CE)      -0.168    35.759    <hidden>
  -------------------------------------------------------------------
                         required time                         35.759    
                         arrival time                         -22.974    
  -------------------------------------------------------------------
                         slack                                 12.785    

Slack (MET) :             12.848ns  (required time - arrival time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.554ns  (logic 0.699ns (19.668%)  route 2.855ns (80.332%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.439ns = ( 35.772 - 33.333 ) 
    Source Clock Delay      (SCD):    2.723ns = ( 19.390 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289    17.955    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.036 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.353    19.390    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y64         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.384    19.774 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.679    20.452    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y62         LUT3 (Prop_lut3_I1_O)        0.105    20.557 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.505    21.062    <hidden>
    SLICE_X49Y62         LUT4 (Prop_lut4_I1_O)        0.105    21.167 f  <hidden>
                         net (fo=7, routed)           0.643    21.810    <hidden>
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.105    21.915 r  <hidden>
                         net (fo=8, routed)           1.028    22.944    <hidden>
    SLICE_X46Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102    34.435    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.512 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.260    35.772    <hidden>
    SLICE_X46Y46         FDRE                                         r  <hidden>
                         clock pessimism              0.191    35.963    
                         clock uncertainty           -0.035    35.927    
    SLICE_X46Y46         FDRE (Setup_fdre_C_CE)      -0.136    35.791    <hidden>
  -------------------------------------------------------------------
                         required time                         35.791    
                         arrival time                         -22.944    
  -------------------------------------------------------------------
                         slack                                 12.848    

Slack (MET) :             12.848ns  (required time - arrival time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.554ns  (logic 0.699ns (19.668%)  route 2.855ns (80.332%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.439ns = ( 35.772 - 33.333 ) 
    Source Clock Delay      (SCD):    2.723ns = ( 19.390 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289    17.955    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.036 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.353    19.390    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y64         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.384    19.774 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.679    20.452    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y62         LUT3 (Prop_lut3_I1_O)        0.105    20.557 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.505    21.062    <hidden>
    SLICE_X49Y62         LUT4 (Prop_lut4_I1_O)        0.105    21.167 f  <hidden>
                         net (fo=7, routed)           0.643    21.810    <hidden>
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.105    21.915 r  <hidden>
                         net (fo=8, routed)           1.028    22.944    <hidden>
    SLICE_X46Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102    34.435    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.512 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.260    35.772    <hidden>
    SLICE_X46Y46         FDRE                                         r  <hidden>
                         clock pessimism              0.191    35.963    
                         clock uncertainty           -0.035    35.927    
    SLICE_X46Y46         FDRE (Setup_fdre_C_CE)      -0.136    35.791    <hidden>
  -------------------------------------------------------------------
                         required time                         35.791    
                         arrival time                         -22.944    
  -------------------------------------------------------------------
                         slack                                 12.848    

Slack (MET) :             12.848ns  (required time - arrival time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.554ns  (logic 0.699ns (19.668%)  route 2.855ns (80.332%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.439ns = ( 35.772 - 33.333 ) 
    Source Clock Delay      (SCD):    2.723ns = ( 19.390 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289    17.955    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.036 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.353    19.390    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y64         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.384    19.774 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.679    20.452    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y62         LUT3 (Prop_lut3_I1_O)        0.105    20.557 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.505    21.062    <hidden>
    SLICE_X49Y62         LUT4 (Prop_lut4_I1_O)        0.105    21.167 f  <hidden>
                         net (fo=7, routed)           0.643    21.810    <hidden>
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.105    21.915 r  <hidden>
                         net (fo=8, routed)           1.028    22.944    <hidden>
    SLICE_X46Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102    34.435    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.512 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.260    35.772    <hidden>
    SLICE_X46Y46         FDRE                                         r  <hidden>
                         clock pessimism              0.191    35.963    
                         clock uncertainty           -0.035    35.927    
    SLICE_X46Y46         FDRE (Setup_fdre_C_CE)      -0.136    35.791    <hidden>
  -------------------------------------------------------------------
                         required time                         35.791    
                         arrival time                         -22.944    
  -------------------------------------------------------------------
                         slack                                 12.848    

Slack (MET) :             12.911ns  (required time - arrival time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.495ns  (logic 0.699ns (20.002%)  route 2.796ns (79.998%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 35.776 - 33.333 ) 
    Source Clock Delay      (SCD):    2.723ns = ( 19.390 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289    17.955    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.036 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.353    19.390    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y64         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.384    19.774 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.679    20.452    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y62         LUT3 (Prop_lut3_I1_O)        0.105    20.557 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.505    21.062    <hidden>
    SLICE_X49Y62         LUT4 (Prop_lut4_I1_O)        0.105    21.167 f  <hidden>
                         net (fo=7, routed)           0.643    21.810    <hidden>
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.105    21.915 r  <hidden>
                         net (fo=8, routed)           0.969    22.884    <hidden>
    SLICE_X54Y45         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102    34.435    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.512 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.264    35.776    <hidden>
    SLICE_X54Y45         FDCE                                         r  <hidden>
                         clock pessimism              0.191    35.967    
                         clock uncertainty           -0.035    35.931    
    SLICE_X54Y45         FDCE (Setup_fdce_C_CE)      -0.136    35.795    <hidden>
  -------------------------------------------------------------------
                         required time                         35.795    
                         arrival time                         -22.884    
  -------------------------------------------------------------------
                         slack                                 12.911    

Slack (MET) :             13.154ns  (required time - arrival time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.304ns  (logic 0.699ns (21.159%)  route 2.605ns (78.841%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 35.761 - 33.333 ) 
    Source Clock Delay      (SCD):    2.723ns = ( 19.390 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289    17.955    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.036 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.353    19.390    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y64         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.384    19.774 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.679    20.452    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y62         LUT3 (Prop_lut3_I1_O)        0.105    20.557 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.505    21.062    <hidden>
    SLICE_X49Y62         LUT4 (Prop_lut4_I1_O)        0.105    21.167 f  <hidden>
                         net (fo=7, routed)           0.643    21.810    <hidden>
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.105    21.915 r  <hidden>
                         net (fo=8, routed)           0.778    22.693    <hidden>
    SLICE_X50Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102    34.435    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.512 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.249    35.761    <hidden>
    SLICE_X50Y51         FDRE                                         r  <hidden>
                         clock pessimism              0.257    36.018    
                         clock uncertainty           -0.035    35.983    
    SLICE_X50Y51         FDRE (Setup_fdre_C_CE)      -0.136    35.847    <hidden>
  -------------------------------------------------------------------
                         required time                         35.847    
                         arrival time                         -22.693    
  -------------------------------------------------------------------
                         slack                                 13.154    

Slack (MET) :             13.225ns  (required time - arrival time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.200ns  (logic 0.699ns (21.844%)  route 2.501ns (78.156%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 35.761 - 33.333 ) 
    Source Clock Delay      (SCD):    2.723ns = ( 19.390 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289    17.955    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.036 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.353    19.390    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y64         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.384    19.774 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.679    20.452    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y62         LUT3 (Prop_lut3_I1_O)        0.105    20.557 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.505    21.062    <hidden>
    SLICE_X49Y62         LUT4 (Prop_lut4_I1_O)        0.105    21.167 f  <hidden>
                         net (fo=7, routed)           0.643    21.810    <hidden>
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.105    21.915 r  <hidden>
                         net (fo=8, routed)           0.674    22.590    <hidden>
    SLICE_X51Y54         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102    34.435    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.512 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.249    35.761    <hidden>
    SLICE_X51Y54         FDCE                                         r  <hidden>
                         clock pessimism              0.257    36.018    
                         clock uncertainty           -0.035    35.983    
    SLICE_X51Y54         FDCE (Setup_fdce_C_CE)      -0.168    35.815    <hidden>
  -------------------------------------------------------------------
                         required time                         35.815    
                         arrival time                         -22.590    
  -------------------------------------------------------------------
                         slack                                 13.225    

Slack (MET) :             13.351ns  (required time - arrival time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.107ns  (logic 0.699ns (22.497%)  route 2.408ns (77.503%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.429ns = ( 35.762 - 33.333 ) 
    Source Clock Delay      (SCD):    2.723ns = ( 19.390 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289    17.955    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.036 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.353    19.390    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y64         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.384    19.774 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.679    20.452    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y62         LUT3 (Prop_lut3_I1_O)        0.105    20.557 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.505    21.062    <hidden>
    SLICE_X49Y62         LUT4 (Prop_lut4_I1_O)        0.105    21.167 f  <hidden>
                         net (fo=7, routed)           0.628    21.795    <hidden>
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.105    21.900 r  <hidden>
                         net (fo=2, routed)           0.596    22.497    <hidden>
    SLICE_X56Y53         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102    34.435    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.512 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.250    35.762    <hidden>
    SLICE_X56Y53         FDCE                                         r  <hidden>
                         clock pessimism              0.257    36.019    
                         clock uncertainty           -0.035    35.984    
    SLICE_X56Y53         FDCE (Setup_fdce_C_CE)      -0.136    35.848    <hidden>
  -------------------------------------------------------------------
                         required time                         35.848    
                         arrival time                         -22.497    
  -------------------------------------------------------------------
                         slack                                 13.351    

Slack (MET) :             13.351ns  (required time - arrival time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.107ns  (logic 0.699ns (22.497%)  route 2.408ns (77.503%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.429ns = ( 35.762 - 33.333 ) 
    Source Clock Delay      (SCD):    2.723ns = ( 19.390 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289    17.955    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.036 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.353    19.390    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y64         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.384    19.774 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.679    20.452    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y62         LUT3 (Prop_lut3_I1_O)        0.105    20.557 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.505    21.062    <hidden>
    SLICE_X49Y62         LUT4 (Prop_lut4_I1_O)        0.105    21.167 f  <hidden>
                         net (fo=7, routed)           0.628    21.795    <hidden>
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.105    21.900 r  <hidden>
                         net (fo=2, routed)           0.596    22.497    <hidden>
    SLICE_X56Y53         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102    34.435    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.512 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.250    35.762    <hidden>
    SLICE_X56Y53         FDCE                                         r  <hidden>
                         clock pessimism              0.257    36.019    
                         clock uncertainty           -0.035    35.984    
    SLICE_X56Y53         FDCE (Setup_fdce_C_CE)      -0.136    35.848    <hidden>
  -------------------------------------------------------------------
                         required time                         35.848    
                         arrival time                         -22.497    
  -------------------------------------------------------------------
                         slack                                 13.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.829%)  route 0.187ns (47.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.542ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.583     0.583    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.609 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.561     1.170    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y62         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.164     1.334 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.187     1.520    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X50Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.565 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.565    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_38
    SLICE_X50Y62         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.683     0.683    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.712 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.830     1.542    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y62         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.373     1.170    
    SLICE_X50Y62         FDRE (Hold_fdre_C_D)         0.120     1.290    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.708%)  route 0.230ns (55.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.540ns
    Source Clock Delay      (SCD):    1.169ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.583     0.583    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.609 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.560     1.169    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141     1.310 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.230     1.540    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.tx_buffered
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.045     1.585 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.000     1.585    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X49Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.683     0.683    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.712 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.828     1.540    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -0.372     1.169    
    SLICE_X49Y63         FDRE (Hold_fdre_C_D)         0.092     1.261    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.708%)  route 0.230ns (55.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.169ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.583     0.583    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.609 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.560     1.169    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X51Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141     1.310 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.230     1.540    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.045     1.585 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.585    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_39
    SLICE_X51Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.683     0.683    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.712 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.829     1.541    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X51Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.373     1.169    
    SLICE_X51Y63         FDRE (Hold_fdre_C_D)         0.092     1.261    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.250%)  route 0.254ns (57.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.540ns
    Source Clock Delay      (SCD):    1.169ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.583     0.583    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.609 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.560     1.169    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141     1.310 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.254     1.564    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.609 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.609    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X49Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.683     0.683    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.712 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.828     1.540    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.372     1.169    
    SLICE_X49Y63         FDRE (Hold_fdre_C_D)         0.091     1.260    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.632ns  (logic 0.191ns (30.223%)  route 0.441ns (69.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 18.207 - 16.667 ) 
    Source Clock Delay      (SCD):    1.169ns = ( 17.835 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.583    17.249    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.275 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.560    17.835    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y64         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.146    17.981 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.314    18.295    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X50Y64         LUT1 (Prop_lut1_I0_O)        0.045    18.340 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__3/O
                         net (fo=2, routed)           0.127    18.467    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X49Y64         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.683    17.349    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.378 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.828    18.207    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y64         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.372    17.835    
    SLICE_X49Y64         FDCE (Hold_fdce_C_D)         0.077    17.912    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.912    
                         arrival time                          18.467    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.560ns  (logic 0.212ns (37.865%)  route 0.348ns (62.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 18.208 - 16.667 ) 
    Source Clock Delay      (SCD):    1.171ns = ( 17.837 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.583    17.249    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.275 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.562    17.837    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X50Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDCE (Prop_fdce_C_Q)         0.167    18.004 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.114    18.118    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X51Y60         LUT5 (Prop_lut5_I1_O)        0.045    18.163 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.234    18.397    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X48Y62         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.683    17.349    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.378 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.829    18.208    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y62         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.871    
    SLICE_X48Y62         FDRE (Hold_fdre_C_CE)       -0.032    17.839    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.839    
                         arrival time                          18.397    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.560ns  (logic 0.212ns (37.865%)  route 0.348ns (62.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 18.208 - 16.667 ) 
    Source Clock Delay      (SCD):    1.171ns = ( 17.837 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.583    17.249    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.275 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.562    17.837    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X50Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDCE (Prop_fdce_C_Q)         0.167    18.004 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.114    18.118    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X51Y60         LUT5 (Prop_lut5_I1_O)        0.045    18.163 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.234    18.397    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X48Y62         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.683    17.349    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.378 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.829    18.208    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y62         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.871    
    SLICE_X48Y62         FDRE (Hold_fdre_C_CE)       -0.032    17.839    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.839    
                         arrival time                          18.397    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.560ns  (logic 0.212ns (37.865%)  route 0.348ns (62.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 18.208 - 16.667 ) 
    Source Clock Delay      (SCD):    1.171ns = ( 17.837 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.583    17.249    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.275 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.562    17.837    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X50Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDCE (Prop_fdce_C_Q)         0.167    18.004 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.114    18.118    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X51Y60         LUT5 (Prop_lut5_I1_O)        0.045    18.163 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.234    18.397    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X48Y62         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.683    17.349    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.378 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.829    18.208    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y62         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.871    
    SLICE_X48Y62         FDRE (Hold_fdre_C_CE)       -0.032    17.839    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.839    
                         arrival time                          18.397    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.560ns  (logic 0.212ns (37.865%)  route 0.348ns (62.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 18.208 - 16.667 ) 
    Source Clock Delay      (SCD):    1.171ns = ( 17.837 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.583    17.249    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.275 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.562    17.837    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X50Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDCE (Prop_fdce_C_Q)         0.167    18.004 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.114    18.118    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X51Y60         LUT5 (Prop_lut5_I1_O)        0.045    18.163 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.234    18.397    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X48Y62         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.683    17.349    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.378 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.829    18.208    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y62         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.871    
    SLICE_X48Y62         FDRE (Hold_fdre_C_CE)       -0.032    17.839    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.839    
                         arrival time                          18.397    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.567ns  (logic 0.212ns (37.367%)  route 0.355ns (62.633%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 18.210 - 16.667 ) 
    Source Clock Delay      (SCD):    1.171ns = ( 17.837 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.583    17.249    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.275 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.562    17.837    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X50Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDCE (Prop_fdce_C_Q)         0.167    18.004 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.114    18.118    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X51Y60         LUT5 (Prop_lut5_I1_O)        0.045    18.163 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.241    18.405    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X48Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.683    17.349    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.378 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.831    18.210    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.873    
    SLICE_X48Y61         FDRE (Hold_fdre_C_CE)       -0.032    17.841    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.841    
                         arrival time                          18.405    
  -------------------------------------------------------------------
                         slack                                  0.563    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         33.333      31.741     BUFGCTRL_X0Y2  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X51Y60   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X51Y60   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X51Y60   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X51Y60   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X50Y60   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X50Y60   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X50Y60   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X50Y60   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X49Y63   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X51Y60   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X51Y60   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X51Y60   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X51Y60   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X51Y60   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X51Y60   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X51Y60   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X51Y60   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X50Y60   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X50Y60   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X51Y60   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X51Y60   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X51Y60   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X51Y60   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X51Y60   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X51Y60   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X51Y60   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X51Y60   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X50Y60   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X50Y60   Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  diff_clock_rtl_0_clk_p
  To Clock:  diff_clock_rtl_0_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         diff_clock_rtl_0_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { diff_clock_rtl_0_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Super_Ultra_Processor_clk_wiz_1_0
  To Clock:  clk_out1_Super_Ultra_Processor_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       91.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.341ns  (required time - arrival time)
  Source:                 Super_Ultra_Processor_i/axi_gpio_reg_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_Super_Ultra_Processor_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@100.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.143ns  (logic 3.093ns (37.981%)  route 5.050ns (62.019%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 98.424 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.344    -1.155    Super_Ultra_Processor_i/axi_gpio_reg_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y67         FDRE                                         r  Super_Ultra_Processor_i/axi_gpio_reg_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.379    -0.776 r  Super_Ultra_Processor_i/axi_gpio_reg_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=30, routed)          1.339     0.563    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/reg_gpio1[1]
    SLICE_X42Y70         LUT2 (Prop_lut2_I0_O)        0.118     0.681 r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/i___30_carry_i_8/O
                         net (fo=1, routed)           0.668     1.348    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/i___30_carry_i_8_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.264     1.612 r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/i___30_carry_i_4/O
                         net (fo=1, routed)           0.000     1.612    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/i___30_carry_i_4_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.944 r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/alu_result0_inferred__1/i___30_carry/CO[3]
                         net (fo=1, routed)           0.000     1.944    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/alu_result0_inferred__1/i___30_carry_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.144 r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/alu_result0_inferred__1/i___30_carry__0/O[2]
                         net (fo=2, routed)           0.476     2.620    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/alu_result0_inferred__1/i___30_carry__0_n_5
    SLICE_X42Y72         LUT4 (Prop_lut4_I0_O)        0.273     2.893 f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/i___60_carry__0_i_12/O
                         net (fo=2, routed)           0.683     3.576    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/i___60_carry__0_i_12_n_0
    SLICE_X41Y73         LUT4 (Prop_lut4_I0_O)        0.264     3.840 r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/i___60_carry__1_i_4/O
                         net (fo=2, routed)           0.521     4.361    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/i___60_carry__1_i_4_n_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I0_O)        0.105     4.466 r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/i___60_carry__1_i_8/O
                         net (fo=1, routed)           0.000     4.466    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/i___60_carry__1_i_8_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.906 r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/alu_result0_inferred__1/i___60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.906    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/alu_result0_inferred__1/i___60_carry__1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.086 r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/alu_result0_inferred__1/i___60_carry__2/O[0]
                         net (fo=1, routed)           0.899     5.985    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/data2[15]
    SLICE_X36Y72         LUT5 (Prop_lut5_I1_O)        0.263     6.248 r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/shift_reg[15]_i_2/O
                         net (fo=1, routed)           0.465     6.713    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[15]_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I2_O)        0.275     6.988 r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     6.988    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/p_0_in[15]
    SLICE_X35Y70         FDCE                                         r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000   100.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817   100.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    95.763 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.116    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.193 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.231    98.424    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/sys_clk_i
    SLICE_X35Y70         FDCE                                         r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[15]/C
                         clock pessimism              0.315    98.738    
                         clock uncertainty           -0.441    98.297    
    SLICE_X35Y70         FDCE (Setup_fdce_C_D)        0.032    98.329    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         98.329    
                         arrival time                          -6.988    
  -------------------------------------------------------------------
                         slack                                 91.341    

Slack (MET) :             91.451ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_Super_Ultra_Processor_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@100.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.021ns  (logic 1.605ns (20.009%)  route 6.416ns (79.991%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.134ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.366    -1.134    <hidden>
    SLICE_X34Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.433    -0.701 r  <hidden>
                         net (fo=42, routed)          2.055     1.354    <hidden>
    SLICE_X37Y53         LUT6 (Prop_lut6_I3_O)        0.105     1.459 f  <hidden>
                         net (fo=1, routed)           0.885     2.344    <hidden>
    SLICE_X48Y53         LUT4 (Prop_lut4_I0_O)        0.105     2.449 r  <hidden>
                         net (fo=1, routed)           0.000     2.449    <hidden>
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.781 r  <hidden>
                         net (fo=1, routed)           0.000     2.781    <hidden>
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     2.997 f  <hidden>
                         net (fo=322, routed)         2.757     5.754    <hidden>
    SLICE_X49Y54         LUT6 (Prop_lut6_I0_O)        0.309     6.063 f  <hidden>
                         net (fo=1, routed)           0.719     6.782    <hidden>
    SLICE_X49Y54         LUT6 (Prop_lut6_I3_O)        0.105     6.887 r  <hidden>
                         net (fo=1, routed)           0.000     6.887    <hidden>
    SLICE_X49Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000   100.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817   100.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    95.763 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.116    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.193 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.249    98.442    <hidden>
    SLICE_X49Y54         FDRE                                         r  <hidden>
                         clock pessimism              0.308    98.749    
                         clock uncertainty           -0.441    98.308    
    SLICE_X49Y54         FDRE (Setup_fdre_C_D)        0.030    98.338    <hidden>
  -------------------------------------------------------------------
                         required time                         98.338    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                 91.451    

Slack (MET) :             91.616ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_Super_Ultra_Processor_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@100.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.447ns  (logic 1.191ns (15.994%)  route 6.256ns (84.006%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 98.434 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.134ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.366    -1.134    <hidden>
    SLICE_X34Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.433    -0.701 r  <hidden>
                         net (fo=42, routed)          2.055     1.354    <hidden>
    SLICE_X37Y53         LUT6 (Prop_lut6_I3_O)        0.105     1.459 f  <hidden>
                         net (fo=1, routed)           0.885     2.344    <hidden>
    SLICE_X48Y53         LUT4 (Prop_lut4_I0_O)        0.105     2.449 r  <hidden>
                         net (fo=1, routed)           0.000     2.449    <hidden>
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.781 r  <hidden>
                         net (fo=1, routed)           0.000     2.781    <hidden>
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     2.997 r  <hidden>
                         net (fo=322, routed)         3.316     6.313    <hidden>
    SLICE_X35Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000   100.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817   100.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    95.763 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.116    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.193 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.241    98.434    <hidden>
    SLICE_X35Y55         FDRE                                         r  <hidden>
                         clock pessimism              0.308    98.741    
                         clock uncertainty           -0.441    98.300    
    SLICE_X35Y55         FDRE (Setup_fdre_C_CE)      -0.372    97.928    <hidden>
  -------------------------------------------------------------------
                         required time                         97.928    
                         arrival time                          -6.313    
  -------------------------------------------------------------------
                         slack                                 91.616    

Slack (MET) :             91.616ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_Super_Ultra_Processor_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@100.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.447ns  (logic 1.191ns (15.994%)  route 6.256ns (84.006%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 98.434 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.134ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.366    -1.134    <hidden>
    SLICE_X34Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.433    -0.701 r  <hidden>
                         net (fo=42, routed)          2.055     1.354    <hidden>
    SLICE_X37Y53         LUT6 (Prop_lut6_I3_O)        0.105     1.459 f  <hidden>
                         net (fo=1, routed)           0.885     2.344    <hidden>
    SLICE_X48Y53         LUT4 (Prop_lut4_I0_O)        0.105     2.449 r  <hidden>
                         net (fo=1, routed)           0.000     2.449    <hidden>
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.781 r  <hidden>
                         net (fo=1, routed)           0.000     2.781    <hidden>
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     2.997 r  <hidden>
                         net (fo=322, routed)         3.316     6.313    <hidden>
    SLICE_X35Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000   100.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817   100.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    95.763 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.116    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.193 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.241    98.434    <hidden>
    SLICE_X35Y55         FDRE                                         r  <hidden>
                         clock pessimism              0.308    98.741    
                         clock uncertainty           -0.441    98.300    
    SLICE_X35Y55         FDRE (Setup_fdre_C_CE)      -0.372    97.928    <hidden>
  -------------------------------------------------------------------
                         required time                         97.928    
                         arrival time                          -6.313    
  -------------------------------------------------------------------
                         slack                                 91.616    

Slack (MET) :             91.682ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_Super_Ultra_Processor_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@100.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.169ns  (logic 1.691ns (23.588%)  route 5.478ns (76.412%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 98.493 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.356    -1.143    <hidden>
    SLICE_X44Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.348    -0.795 f  <hidden>
                         net (fo=1, routed)           1.171     0.375    <hidden>
    SLICE_X51Y50         LUT6 (Prop_lut6_I1_O)        0.242     0.617 r  <hidden>
                         net (fo=1, routed)           0.000     0.617    <hidden>
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.074 r  <hidden>
                         net (fo=1, routed)           0.000     1.074    <hidden>
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.172 r  <hidden>
                         net (fo=1, routed)           0.000     1.172    <hidden>
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.388 r  <hidden>
                         net (fo=46, routed)          2.053     3.441    <hidden>
    SLICE_X41Y49         LUT3 (Prop_lut3_I1_O)        0.330     3.771 r  <hidden>
                         net (fo=5, routed)           2.255     6.025    <hidden>
    RAMB36_X0Y9          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000   100.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817   100.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    95.763 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.116    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.193 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.300    98.493    <hidden>
    RAMB36_X0Y9          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.308    98.801    
                         clock uncertainty           -0.441    98.360    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.652    97.708    <hidden>
  -------------------------------------------------------------------
                         required time                         97.708    
                         arrival time                          -6.025    
  -------------------------------------------------------------------
                         slack                                 91.682    

Slack (MET) :             91.698ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_Super_Ultra_Processor_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@100.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.772ns  (logic 1.234ns (15.878%)  route 6.538ns (84.122%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 98.455 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.126ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.374    -1.126    <hidden>
    SLICE_X52Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDRE (Prop_fdre_C_Q)         0.433    -0.693 f  <hidden>
                         net (fo=39, routed)          1.300     0.607    <hidden>
    SLICE_X50Y52         LUT4 (Prop_lut4_I2_O)        0.122     0.729 r  <hidden>
                         net (fo=130, routed)         1.593     2.321    <hidden>
    SLICE_X33Y52         LUT6 (Prop_lut6_I5_O)        0.286     2.607 r  <hidden>
                         net (fo=2, routed)           0.343     2.950    <hidden>
    SLICE_X33Y52         LUT3 (Prop_lut3_I1_O)        0.126     3.076 r  <hidden>
                         net (fo=32, routed)          2.697     5.773    <hidden>
    SLICE_X41Y48         LUT6 (Prop_lut6_I4_O)        0.267     6.040 r  <hidden>
                         net (fo=2, routed)           0.606     6.646    <hidden>
    SLICE_X49Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000   100.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817   100.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    95.763 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.116    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.193 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.263    98.455    <hidden>
    SLICE_X49Y48         FDRE                                         r  <hidden>
                         clock pessimism              0.374    98.829    
                         clock uncertainty           -0.441    98.388    
    SLICE_X49Y48         FDRE (Setup_fdre_C_D)       -0.044    98.344    <hidden>
  -------------------------------------------------------------------
                         required time                         98.344    
                         arrival time                          -6.646    
  -------------------------------------------------------------------
                         slack                                 91.698    

Slack (MET) :             91.766ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_Super_Ultra_Processor_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@100.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.731ns  (logic 1.622ns (20.979%)  route 6.109ns (79.021%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 98.437 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.134ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.366    -1.134    <hidden>
    SLICE_X34Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.433    -0.701 r  <hidden>
                         net (fo=42, routed)          2.055     1.354    <hidden>
    SLICE_X37Y53         LUT6 (Prop_lut6_I3_O)        0.105     1.459 f  <hidden>
                         net (fo=1, routed)           0.885     2.344    <hidden>
    SLICE_X48Y53         LUT4 (Prop_lut4_I0_O)        0.105     2.449 r  <hidden>
                         net (fo=1, routed)           0.000     2.449    <hidden>
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.781 r  <hidden>
                         net (fo=1, routed)           0.000     2.781    <hidden>
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     2.997 r  <hidden>
                         net (fo=322, routed)         3.170     6.167    <hidden>
    SLICE_X31Y51         MUXF7 (Prop_muxf7_S_O)       0.431     6.598 r  <hidden>
                         net (fo=1, routed)           0.000     6.598    <hidden>
    SLICE_X31Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000   100.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817   100.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    95.763 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.116    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.193 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.244    98.437    <hidden>
    SLICE_X31Y51         FDRE                                         r  <hidden>
                         clock pessimism              0.308    98.744    
                         clock uncertainty           -0.441    98.303    
    SLICE_X31Y51         FDRE (Setup_fdre_C_D)        0.060    98.363    <hidden>
  -------------------------------------------------------------------
                         required time                         98.363    
                         arrival time                          -6.598    
  -------------------------------------------------------------------
                         slack                                 91.766    

Slack (MET) :             91.778ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_Super_Ultra_Processor_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@100.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.763ns  (logic 1.654ns (21.306%)  route 6.109ns (78.694%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 98.437 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.134ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.366    -1.134    <hidden>
    SLICE_X34Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.433    -0.701 r  <hidden>
                         net (fo=42, routed)          2.055     1.354    <hidden>
    SLICE_X37Y53         LUT6 (Prop_lut6_I3_O)        0.105     1.459 f  <hidden>
                         net (fo=1, routed)           0.885     2.344    <hidden>
    SLICE_X48Y53         LUT4 (Prop_lut4_I0_O)        0.105     2.449 r  <hidden>
                         net (fo=1, routed)           0.000     2.449    <hidden>
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.781 r  <hidden>
                         net (fo=1, routed)           0.000     2.781    <hidden>
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     2.997 r  <hidden>
                         net (fo=322, routed)         3.169     6.166    <hidden>
    SLICE_X30Y51         MUXF7 (Prop_muxf7_S_O)       0.463     6.629 r  <hidden>
                         net (fo=1, routed)           0.000     6.629    <hidden>
    SLICE_X30Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000   100.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817   100.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    95.763 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.116    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.193 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.244    98.437    <hidden>
    SLICE_X30Y51         FDRE                                         r  <hidden>
                         clock pessimism              0.308    98.744    
                         clock uncertainty           -0.441    98.303    
    SLICE_X30Y51         FDRE (Setup_fdre_C_D)        0.104    98.407    <hidden>
  -------------------------------------------------------------------
                         required time                         98.407    
                         arrival time                          -6.629    
  -------------------------------------------------------------------
                         slack                                 91.778    

Slack (MET) :             91.808ns  (required time - arrival time)
  Source:                 Super_Ultra_Processor_i/axi_gpio_reg_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_Super_Ultra_Processor_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@100.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.675ns  (logic 2.895ns (37.720%)  route 4.780ns (62.280%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 98.424 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.344    -1.155    Super_Ultra_Processor_i/axi_gpio_reg_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y67         FDRE                                         r  Super_Ultra_Processor_i/axi_gpio_reg_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.379    -0.776 r  Super_Ultra_Processor_i/axi_gpio_reg_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=30, routed)          1.339     0.563    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/reg_gpio1[1]
    SLICE_X42Y70         LUT2 (Prop_lut2_I0_O)        0.118     0.681 r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/i___30_carry_i_8/O
                         net (fo=1, routed)           0.668     1.348    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/i___30_carry_i_8_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.264     1.612 r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/i___30_carry_i_4/O
                         net (fo=1, routed)           0.000     1.612    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/i___30_carry_i_4_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.944 r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/alu_result0_inferred__1/i___30_carry/CO[3]
                         net (fo=1, routed)           0.000     1.944    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/alu_result0_inferred__1/i___30_carry_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.209 r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/alu_result0_inferred__1/i___30_carry__0/O[1]
                         net (fo=2, routed)           0.578     2.787    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/alu_result0_inferred__1/i___30_carry__0_n_6
    SLICE_X41Y72         LUT4 (Prop_lut4_I3_O)        0.250     3.037 r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/i___60_carry__0_i_11/O
                         net (fo=2, routed)           0.267     3.304    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/i___60_carry__0_i_11_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.105     3.409 r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/i___60_carry__0_i_3/O
                         net (fo=2, routed)           0.687     4.096    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/i___60_carry__0_i_3_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.105     4.201 r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/i___60_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.201    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/i___60_carry__0_i_7_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.658 r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/alu_result0_inferred__1/i___60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.658    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/alu_result0_inferred__1/i___60_carry__0_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.923 r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/alu_result0_inferred__1/i___60_carry__1/O[1]
                         net (fo=1, routed)           0.678     5.601    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/data2[12]
    SLICE_X36Y73         LUT6 (Prop_lut6_I2_O)        0.250     5.851 r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/shift_reg[12]_i_3/O
                         net (fo=1, routed)           0.564     6.414    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[12]_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I4_O)        0.105     6.519 r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     6.519    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/p_0_in[12]
    SLICE_X35Y70         FDCE                                         r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000   100.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817   100.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    95.763 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.116    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.193 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.231    98.424    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/sys_clk_i
    SLICE_X35Y70         FDCE                                         r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[12]/C
                         clock pessimism              0.315    98.738    
                         clock uncertainty           -0.441    98.297    
    SLICE_X35Y70         FDCE (Setup_fdce_C_D)        0.030    98.327    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         98.327    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                 91.808    

Slack (MET) :             91.843ns  (required time - arrival time)
  Source:                 Super_Ultra_Processor_i/axi_gpio_reg_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_Super_Ultra_Processor_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@100.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 2.746ns (35.747%)  route 4.936ns (64.253%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 98.424 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.344    -1.155    Super_Ultra_Processor_i/axi_gpio_reg_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y67         FDRE                                         r  Super_Ultra_Processor_i/axi_gpio_reg_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.379    -0.776 r  Super_Ultra_Processor_i/axi_gpio_reg_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=30, routed)          1.339     0.563    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/reg_gpio1[1]
    SLICE_X42Y70         LUT2 (Prop_lut2_I0_O)        0.118     0.681 r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/i___30_carry_i_8/O
                         net (fo=1, routed)           0.668     1.348    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/i___30_carry_i_8_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I5_O)        0.264     1.612 r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/i___30_carry_i_4/O
                         net (fo=1, routed)           0.000     1.612    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/i___30_carry_i_4_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.944 r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/alu_result0_inferred__1/i___30_carry/CO[3]
                         net (fo=1, routed)           0.000     1.944    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/alu_result0_inferred__1/i___30_carry_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.144 r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/alu_result0_inferred__1/i___30_carry__0/O[2]
                         net (fo=2, routed)           0.476     2.620    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/alu_result0_inferred__1/i___30_carry__0_n_5
    SLICE_X42Y72         LUT4 (Prop_lut4_I0_O)        0.273     2.893 f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/i___60_carry__0_i_12/O
                         net (fo=2, routed)           0.683     3.576    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/i___60_carry__0_i_12_n_0
    SLICE_X41Y73         LUT4 (Prop_lut4_I0_O)        0.264     3.840 r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/i___60_carry__1_i_4/O
                         net (fo=2, routed)           0.521     4.361    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/i___60_carry__1_i_4_n_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I0_O)        0.105     4.466 r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/i___60_carry__1_i_8/O
                         net (fo=1, routed)           0.000     4.466    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/i___60_carry__1_i_8_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.453     4.919 r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/alu_result0_inferred__1/i___60_carry__1/O[2]
                         net (fo=1, routed)           0.444     5.364    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/data2[13]
    SLICE_X39Y71         LUT5 (Prop_lut5_I1_O)        0.253     5.617 f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/mux/shift_reg[13]_i_2/O
                         net (fo=1, routed)           0.805     6.421    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[13]_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I2_O)        0.105     6.526 r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     6.526    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/p_0_in[13]
    SLICE_X34Y70         FDCE                                         r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000   100.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817   100.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    95.763 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.116    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.193 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.231    98.424    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/sys_clk_i
    SLICE_X34Y70         FDCE                                         r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[13]/C
                         clock pessimism              0.315    98.738    
                         clock uncertainty           -0.441    98.297    
    SLICE_X34Y70         FDCE (Setup_fdce_C_D)        0.072    98.369    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         98.369    
                         arrival time                          -6.526    
  -------------------------------------------------------------------
                         slack                                 91.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Super_Ultra_Processor_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_Super_Ultra_Processor_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.148ns (43.030%)  route 0.196ns (56.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.547 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.061    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.035 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.560    -0.475    Super_Ultra_Processor_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y59         FDRE                                         r  Super_Ultra_Processor_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_fdre_C_Q)         0.148    -0.327 r  Super_Ultra_Processor_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.196    -0.131    <hidden>
    SLICE_X35Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.827    -0.872    <hidden>
    SLICE_X35Y58         FDRE                                         r  <hidden>
                         clock pessimism              0.660    -0.212    
    SLICE_X35Y58         FDRE (Hold_fdre_C_D)         0.017    -0.195    <hidden>
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_Super_Ultra_Processor_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.907%)  route 0.275ns (66.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.547 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.061    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.035 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.561    -0.474    <hidden>
    SLICE_X33Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  <hidden>
                         net (fo=131, routed)         0.275    -0.058    <hidden>
    SLICE_X34Y54         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.828    -0.871    <hidden>
    SLICE_X34Y54         RAMD32                                       r  <hidden>
                         clock pessimism              0.431    -0.440    
    SLICE_X34Y54         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.130    <hidden>
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_Super_Ultra_Processor_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.907%)  route 0.275ns (66.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.547 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.061    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.035 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.561    -0.474    <hidden>
    SLICE_X33Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  <hidden>
                         net (fo=131, routed)         0.275    -0.058    <hidden>
    SLICE_X34Y54         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.828    -0.871    <hidden>
    SLICE_X34Y54         RAMD32                                       r  <hidden>
                         clock pessimism              0.431    -0.440    
    SLICE_X34Y54         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.130    <hidden>
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_Super_Ultra_Processor_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.907%)  route 0.275ns (66.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.547 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.061    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.035 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.561    -0.474    <hidden>
    SLICE_X33Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  <hidden>
                         net (fo=131, routed)         0.275    -0.058    <hidden>
    SLICE_X34Y54         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.828    -0.871    <hidden>
    SLICE_X34Y54         RAMD32                                       r  <hidden>
                         clock pessimism              0.431    -0.440    
    SLICE_X34Y54         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.130    <hidden>
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_Super_Ultra_Processor_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.907%)  route 0.275ns (66.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.547 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.061    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.035 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.561    -0.474    <hidden>
    SLICE_X33Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  <hidden>
                         net (fo=131, routed)         0.275    -0.058    <hidden>
    SLICE_X34Y54         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.828    -0.871    <hidden>
    SLICE_X34Y54         RAMD32                                       r  <hidden>
                         clock pessimism              0.431    -0.440    
    SLICE_X34Y54         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.130    <hidden>
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_Super_Ultra_Processor_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.907%)  route 0.275ns (66.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.547 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.061    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.035 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.561    -0.474    <hidden>
    SLICE_X33Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  <hidden>
                         net (fo=131, routed)         0.275    -0.058    <hidden>
    SLICE_X34Y54         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.828    -0.871    <hidden>
    SLICE_X34Y54         RAMD32                                       r  <hidden>
                         clock pessimism              0.431    -0.440    
    SLICE_X34Y54         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.130    <hidden>
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_Super_Ultra_Processor_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.907%)  route 0.275ns (66.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.547 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.061    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.035 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.561    -0.474    <hidden>
    SLICE_X33Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  <hidden>
                         net (fo=131, routed)         0.275    -0.058    <hidden>
    SLICE_X34Y54         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.828    -0.871    <hidden>
    SLICE_X34Y54         RAMD32                                       r  <hidden>
                         clock pessimism              0.431    -0.440    
    SLICE_X34Y54         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.130    <hidden>
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_Super_Ultra_Processor_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.907%)  route 0.275ns (66.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.547 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.061    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.035 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.561    -0.474    <hidden>
    SLICE_X33Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  <hidden>
                         net (fo=131, routed)         0.275    -0.058    <hidden>
    SLICE_X34Y54         RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.828    -0.871    <hidden>
    SLICE_X34Y54         RAMS32                                       r  <hidden>
                         clock pessimism              0.431    -0.440    
    SLICE_X34Y54         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.130    <hidden>
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_Super_Ultra_Processor_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.907%)  route 0.275ns (66.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.547 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.061    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.035 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.561    -0.474    <hidden>
    SLICE_X33Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  <hidden>
                         net (fo=131, routed)         0.275    -0.058    <hidden>
    SLICE_X34Y54         RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.828    -0.871    <hidden>
    SLICE_X34Y54         RAMS32                                       r  <hidden>
                         clock pessimism              0.431    -0.440    
    SLICE_X34Y54         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.130    <hidden>
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_Super_Ultra_Processor_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.885%)  route 0.275ns (66.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.665ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.547 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.061    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.035 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.562    -0.473    <hidden>
    SLICE_X35Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  <hidden>
                         net (fo=5, routed)           0.275    -0.057    <hidden>
    SLICE_X37Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.830    -0.869    <hidden>
    SLICE_X37Y50         FDRE                                         r  <hidden>
                         clock pessimism              0.665    -0.204    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.070    -0.134    <hidden>
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Super_Ultra_Processor_clk_wiz_1_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         100.000     97.830     RAMB36_X1Y10     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         100.000     97.830     RAMB36_X1Y10     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         100.000     97.830     RAMB36_X0Y9      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         100.000     97.830     RAMB36_X0Y9      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         100.000     97.830     RAMB36_X0Y10     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         100.000     97.830     RAMB36_X0Y10     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         100.000     97.830     RAMB36_X1Y9      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         100.000     97.830     RAMB36_X1Y9      <hidden>
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y0    Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X46Y56     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X46Y56     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X46Y56     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X46Y56     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X46Y56     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X46Y56     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X46Y56     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X46Y56     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X46Y56     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X46Y56     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X46Y56     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X46Y56     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X46Y56     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X46Y56     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X46Y56     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X46Y56     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X46Y56     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X46Y56     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X46Y56     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X46Y56     <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Super_Ultra_Processor_clk_wiz_1_0
  To Clock:  clkfbout_Super_Ultra_Processor_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Super_Ultra_Processor_clk_wiz_1_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         100.000     98.408     BUFGCTRL_X0Y3    Super_Ultra_Processor_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X1Y0  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       14.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       17.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.541ns  (required time - arrival time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.573ns  (logic 0.510ns (32.413%)  route 1.063ns (67.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.425ns = ( 35.758 - 33.333 ) 
    Source Clock Delay      (SCD):    2.723ns = ( 19.390 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289    17.955    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.036 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.353    19.390    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y64         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.384    19.774 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.518    20.292    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y62         LUT2 (Prop_lut2_I1_O)        0.126    20.418 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.545    20.963    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_11
    SLICE_X49Y62         FDCE                                         f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102    34.435    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.512 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.246    35.758    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y62         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.274    36.032    
                         clock uncertainty           -0.035    35.997    
    SLICE_X49Y62         FDCE (Recov_fdce_C_CLR)     -0.493    35.504    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         35.504    
                         arrival time                         -20.963    
  -------------------------------------------------------------------
                         slack                                 14.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.440ns  (arrival time - required time)
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.670ns  (logic 0.192ns (28.638%)  route 0.478ns (71.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.169ns = ( 17.835 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.583    17.249    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.275 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.560    17.835    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y64         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.146    17.981 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.247    18.228    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y62         LUT2 (Prop_lut2_I1_O)        0.046    18.274 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.231    18.506    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_11
    SLICE_X49Y62         FDCE                                         f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.683     0.683    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.712 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.829     1.541    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y62         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -0.357     1.185    
                         clock uncertainty            0.035     1.220    
    SLICE_X49Y62         FDCE (Remov_fdce_C_CLR)     -0.154     1.066    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                          18.506    
  -------------------------------------------------------------------
                         slack                                 17.440    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_Super_Ultra_Processor_clk_wiz_1_0
  To Clock:  clk_out1_Super_Ultra_Processor_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       96.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.637ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.087ns  (required time - arrival time)
  Source:                 Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_data_reg[2][1]/CLR
                            (recovery check against rising-edge clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@100.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.494ns (17.154%)  route 2.386ns (82.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 98.432 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.151ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.348    -1.151    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X45Y65         FDRE                                         r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.379    -0.772 r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.867     0.094    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n
    SLICE_X38Y64         LUT1 (Prop_lut1_I0_O)        0.115     0.209 f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_en_i_2/O
                         net (fo=166, routed)         1.519     1.728    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n_0
    SLICE_X35Y60         FDCE                                         f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_data_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000   100.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817   100.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    95.763 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.116    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.193 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.239    98.432    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sys_clk_i
    SLICE_X35Y60         FDCE                                         r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_data_reg[2][1]/C
                         clock pessimism              0.315    98.746    
                         clock uncertainty           -0.441    98.305    
    SLICE_X35Y60         FDCE (Recov_fdce_C_CLR)     -0.490    97.815    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_data_reg[2][1]
  -------------------------------------------------------------------
                         required time                         97.815    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                 96.087    

Slack (MET) :             96.087ns  (required time - arrival time)
  Source:                 Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_data_reg[2][2]/CLR
                            (recovery check against rising-edge clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@100.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.494ns (17.154%)  route 2.386ns (82.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 98.432 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.151ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.348    -1.151    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X45Y65         FDRE                                         r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.379    -0.772 r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.867     0.094    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n
    SLICE_X38Y64         LUT1 (Prop_lut1_I0_O)        0.115     0.209 f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_en_i_2/O
                         net (fo=166, routed)         1.519     1.728    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n_0
    SLICE_X35Y60         FDCE                                         f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_data_reg[2][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000   100.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817   100.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    95.763 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.116    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.193 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.239    98.432    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sys_clk_i
    SLICE_X35Y60         FDCE                                         r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_data_reg[2][2]/C
                         clock pessimism              0.315    98.746    
                         clock uncertainty           -0.441    98.305    
    SLICE_X35Y60         FDCE (Recov_fdce_C_CLR)     -0.490    97.815    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_data_reg[2][2]
  -------------------------------------------------------------------
                         required time                         97.815    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                 96.087    

Slack (MET) :             96.087ns  (required time - arrival time)
  Source:                 Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_data_reg[2][3]/CLR
                            (recovery check against rising-edge clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@100.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.494ns (17.154%)  route 2.386ns (82.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 98.432 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.151ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.348    -1.151    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X45Y65         FDRE                                         r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.379    -0.772 r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.867     0.094    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n
    SLICE_X38Y64         LUT1 (Prop_lut1_I0_O)        0.115     0.209 f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_en_i_2/O
                         net (fo=166, routed)         1.519     1.728    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n_0
    SLICE_X35Y60         FDCE                                         f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_data_reg[2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000   100.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817   100.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    95.763 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.116    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.193 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.239    98.432    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sys_clk_i
    SLICE_X35Y60         FDCE                                         r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_data_reg[2][3]/C
                         clock pessimism              0.315    98.746    
                         clock uncertainty           -0.441    98.305    
    SLICE_X35Y60         FDCE (Recov_fdce_C_CLR)     -0.490    97.815    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_data_reg[2][3]
  -------------------------------------------------------------------
                         required time                         97.815    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                 96.087    

Slack (MET) :             96.087ns  (required time - arrival time)
  Source:                 Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_data_reg[2][4]/CLR
                            (recovery check against rising-edge clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@100.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.494ns (17.154%)  route 2.386ns (82.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 98.432 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.151ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.348    -1.151    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X45Y65         FDRE                                         r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.379    -0.772 r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.867     0.094    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n
    SLICE_X38Y64         LUT1 (Prop_lut1_I0_O)        0.115     0.209 f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_en_i_2/O
                         net (fo=166, routed)         1.519     1.728    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n_0
    SLICE_X35Y60         FDCE                                         f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_data_reg[2][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000   100.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817   100.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    95.763 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.116    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.193 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.239    98.432    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sys_clk_i
    SLICE_X35Y60         FDCE                                         r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_data_reg[2][4]/C
                         clock pessimism              0.315    98.746    
                         clock uncertainty           -0.441    98.305    
    SLICE_X35Y60         FDCE (Recov_fdce_C_CLR)     -0.490    97.815    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_data_reg[2][4]
  -------------------------------------------------------------------
                         required time                         97.815    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                 96.087    

Slack (MET) :             96.087ns  (required time - arrival time)
  Source:                 Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_data_reg[2][5]/CLR
                            (recovery check against rising-edge clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@100.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.494ns (17.154%)  route 2.386ns (82.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 98.432 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.151ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.348    -1.151    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X45Y65         FDRE                                         r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.379    -0.772 r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.867     0.094    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n
    SLICE_X38Y64         LUT1 (Prop_lut1_I0_O)        0.115     0.209 f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_en_i_2/O
                         net (fo=166, routed)         1.519     1.728    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n_0
    SLICE_X35Y60         FDCE                                         f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_data_reg[2][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000   100.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817   100.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    95.763 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.116    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.193 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.239    98.432    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sys_clk_i
    SLICE_X35Y60         FDCE                                         r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_data_reg[2][5]/C
                         clock pessimism              0.315    98.746    
                         clock uncertainty           -0.441    98.305    
    SLICE_X35Y60         FDCE (Recov_fdce_C_CLR)     -0.490    97.815    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_data_reg[2][5]
  -------------------------------------------------------------------
                         required time                         97.815    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                 96.087    

Slack (MET) :             96.087ns  (required time - arrival time)
  Source:                 Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_data_reg[2][6]/CLR
                            (recovery check against rising-edge clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@100.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.494ns (17.154%)  route 2.386ns (82.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 98.432 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.151ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.348    -1.151    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X45Y65         FDRE                                         r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.379    -0.772 r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.867     0.094    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n
    SLICE_X38Y64         LUT1 (Prop_lut1_I0_O)        0.115     0.209 f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_en_i_2/O
                         net (fo=166, routed)         1.519     1.728    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n_0
    SLICE_X35Y60         FDCE                                         f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_data_reg[2][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000   100.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817   100.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    95.763 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.116    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.193 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.239    98.432    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sys_clk_i
    SLICE_X35Y60         FDCE                                         r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_data_reg[2][6]/C
                         clock pessimism              0.315    98.746    
                         clock uncertainty           -0.441    98.305    
    SLICE_X35Y60         FDCE (Recov_fdce_C_CLR)     -0.490    97.815    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_data_reg[2][6]
  -------------------------------------------------------------------
                         required time                         97.815    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                 96.087    

Slack (MET) :             96.126ns  (required time - arrival time)
  Source:                 Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[1][0]/PRE
                            (recovery check against rising-edge clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@100.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.494ns (17.154%)  route 2.386ns (82.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 98.432 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.151ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.348    -1.151    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X45Y65         FDRE                                         r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.379    -0.772 r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.867     0.094    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n
    SLICE_X38Y64         LUT1 (Prop_lut1_I0_O)        0.115     0.209 f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_en_i_2/O
                         net (fo=166, routed)         1.519     1.728    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u_n_0
    SLICE_X34Y60         FDPE                                         f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[1][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000   100.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817   100.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    95.763 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.116    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.193 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.239    98.432    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/sys_clk_i
    SLICE_X34Y60         FDPE                                         r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[1][0]/C
                         clock pessimism              0.315    98.746    
                         clock uncertainty           -0.441    98.305    
    SLICE_X34Y60         FDPE (Recov_fdpe_C_PRE)     -0.451    97.854    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         97.854    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                 96.126    

Slack (MET) :             96.126ns  (required time - arrival time)
  Source:                 Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[1][1]/PRE
                            (recovery check against rising-edge clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@100.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.494ns (17.154%)  route 2.386ns (82.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 98.432 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.151ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.348    -1.151    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X45Y65         FDRE                                         r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.379    -0.772 r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.867     0.094    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n
    SLICE_X38Y64         LUT1 (Prop_lut1_I0_O)        0.115     0.209 f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_en_i_2/O
                         net (fo=166, routed)         1.519     1.728    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u_n_0
    SLICE_X34Y60         FDPE                                         f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[1][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000   100.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817   100.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    95.763 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.116    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.193 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.239    98.432    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/sys_clk_i
    SLICE_X34Y60         FDPE                                         r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[1][1]/C
                         clock pessimism              0.315    98.746    
                         clock uncertainty           -0.441    98.305    
    SLICE_X34Y60         FDPE (Recov_fdpe_C_PRE)     -0.451    97.854    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         97.854    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                 96.126    

Slack (MET) :             96.126ns  (required time - arrival time)
  Source:                 Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[1][2]/PRE
                            (recovery check against rising-edge clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@100.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.494ns (17.154%)  route 2.386ns (82.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 98.432 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.151ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.348    -1.151    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X45Y65         FDRE                                         r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.379    -0.772 r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.867     0.094    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n
    SLICE_X38Y64         LUT1 (Prop_lut1_I0_O)        0.115     0.209 f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_en_i_2/O
                         net (fo=166, routed)         1.519     1.728    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u_n_0
    SLICE_X34Y60         FDPE                                         f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[1][2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000   100.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817   100.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    95.763 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.116    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.193 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.239    98.432    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/sys_clk_i
    SLICE_X34Y60         FDPE                                         r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[1][2]/C
                         clock pessimism              0.315    98.746    
                         clock uncertainty           -0.441    98.305    
    SLICE_X34Y60         FDPE (Recov_fdpe_C_PRE)     -0.451    97.854    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         97.854    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                 96.126    

Slack (MET) :             96.126ns  (required time - arrival time)
  Source:                 Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[1][3]/PRE
                            (recovery check against rising-edge clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@100.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.494ns (17.154%)  route 2.386ns (82.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 98.432 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.151ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.348    -1.151    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X45Y65         FDRE                                         r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.379    -0.772 r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.867     0.094    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n
    SLICE_X38Y64         LUT1 (Prop_lut1_I0_O)        0.115     0.209 f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_en_i_2/O
                         net (fo=166, routed)         1.519     1.728    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u_n_0
    SLICE_X34Y60         FDPE                                         f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[1][3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000   100.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817   100.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    95.763 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    97.116    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.193 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.239    98.432    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/sys_clk_i
    SLICE_X34Y60         FDPE                                         r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[1][3]/C
                         clock pessimism              0.315    98.746    
                         clock uncertainty           -0.441    98.305    
    SLICE_X34Y60         FDPE (Recov_fdpe_C_PRE)     -0.451    97.854    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/digits_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         97.854    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                 96.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/FSM_sequential_fsm_state_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.185ns (24.989%)  route 0.555ns (75.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.547 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.061    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.035 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.558    -0.477    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X45Y65         FDRE                                         r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.403     0.067    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n
    SLICE_X38Y64         LUT1 (Prop_lut1_I0_O)        0.044     0.111 f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_en_i_2/O
                         net (fo=166, routed)         0.153     0.263    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/reset_sw_n_0
    SLICE_X33Y64         FDCE                                         f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/FSM_sequential_fsm_state_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.824    -0.875    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/sys_clk_i
    SLICE_X33Y64         FDCE                                         r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/FSM_sequential_fsm_state_ff_reg[0]/C
                         clock pessimism              0.660    -0.215    
    SLICE_X33Y64         FDCE (Remov_fdce_C_CLR)     -0.158    -0.373    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/FSM_sequential_fsm_state_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/FSM_sequential_fsm_state_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.185ns (24.989%)  route 0.555ns (75.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.547 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.061    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.035 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.558    -0.477    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X45Y65         FDRE                                         r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.403     0.067    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n
    SLICE_X38Y64         LUT1 (Prop_lut1_I0_O)        0.044     0.111 f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_en_i_2/O
                         net (fo=166, routed)         0.153     0.263    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/reset_sw_n_0
    SLICE_X33Y64         FDCE                                         f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/FSM_sequential_fsm_state_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.824    -0.875    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/sys_clk_i
    SLICE_X33Y64         FDCE                                         r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/FSM_sequential_fsm_state_ff_reg[1]/C
                         clock pessimism              0.660    -0.215    
    SLICE_X33Y64         FDCE (Remov_fdce_C_CLR)     -0.158    -0.373    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/FSM_sequential_fsm_state_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/FSM_sequential_fsm_state_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.185ns (24.989%)  route 0.555ns (75.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.547 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.061    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.035 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.558    -0.477    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X45Y65         FDRE                                         r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.403     0.067    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n
    SLICE_X38Y64         LUT1 (Prop_lut1_I0_O)        0.044     0.111 f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_en_i_2/O
                         net (fo=166, routed)         0.153     0.263    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/reset_sw_n_0
    SLICE_X33Y64         FDCE                                         f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/FSM_sequential_fsm_state_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.824    -0.875    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/sys_clk_i
    SLICE_X33Y64         FDCE                                         r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/FSM_sequential_fsm_state_ff_reg[2]/C
                         clock pessimism              0.660    -0.215    
    SLICE_X33Y64         FDCE (Remov_fdce_C_CLR)     -0.158    -0.373    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/FSM_sequential_fsm_state_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/start_d_reg/CLR
                            (removal check against rising-edge clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.185ns (24.989%)  route 0.555ns (75.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.547 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.061    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.035 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.558    -0.477    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X45Y65         FDRE                                         r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.403     0.067    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n
    SLICE_X38Y64         LUT1 (Prop_lut1_I0_O)        0.044     0.111 f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_en_i_2/O
                         net (fo=166, routed)         0.153     0.263    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n_0
    SLICE_X33Y64         FDCE                                         f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/start_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.824    -0.875    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sys_clk_i
    SLICE_X33Y64         FDCE                                         r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/start_d_reg/C
                         clock pessimism              0.660    -0.215    
    SLICE_X33Y64         FDCE (Remov_fdce_C_CLR)     -0.158    -0.373    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/start_d_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_data_reg[0][6]/CLR
                            (removal check against rising-edge clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.185ns (22.797%)  route 0.627ns (77.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.547 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.061    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.035 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.558    -0.477    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X45Y65         FDRE                                         r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.403     0.067    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n
    SLICE_X38Y64         LUT1 (Prop_lut1_I0_O)        0.044     0.111 f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_en_i_2/O
                         net (fo=166, routed)         0.224     0.334    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n_0
    SLICE_X33Y63         FDCE                                         f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_data_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.824    -0.875    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sys_clk_i
    SLICE_X33Y63         FDCE                                         r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_data_reg[0][6]/C
                         clock pessimism              0.660    -0.215    
    SLICE_X33Y63         FDCE (Remov_fdce_C_CLR)     -0.158    -0.373    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_data_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_num_bytes_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.185ns (22.797%)  route 0.627ns (77.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.547 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.061    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.035 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.558    -0.477    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X45Y65         FDRE                                         r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.403     0.067    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n
    SLICE_X38Y64         LUT1 (Prop_lut1_I0_O)        0.044     0.111 f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_en_i_2/O
                         net (fo=166, routed)         0.224     0.334    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n_0
    SLICE_X33Y63         FDCE                                         f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_num_bytes_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.824    -0.875    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sys_clk_i
    SLICE_X33Y63         FDCE                                         r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_num_bytes_reg[0]/C
                         clock pessimism              0.660    -0.215    
    SLICE_X33Y63         FDCE (Remov_fdce_C_CLR)     -0.158    -0.373    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/latched_num_bytes_reg[0]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/done_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.185ns (21.692%)  route 0.668ns (78.308%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.547 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.061    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.035 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.558    -0.477    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X45Y65         FDRE                                         r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.403     0.067    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n
    SLICE_X38Y64         LUT1 (Prop_lut1_I0_O)        0.044     0.111 f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_en_i_2/O
                         net (fo=166, routed)         0.265     0.376    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u_n_0
    SLICE_X33Y65         FDCE                                         f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/done_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.823    -0.876    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/sys_clk_i
    SLICE_X33Y65         FDCE                                         r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/done_cnt_reg[0]/C
                         clock pessimism              0.660    -0.216    
    SLICE_X33Y65         FDCE (Remov_fdce_C_CLR)     -0.158    -0.374    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/done_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/done_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.185ns (21.692%)  route 0.668ns (78.308%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.547 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.061    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.035 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.558    -0.477    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X45Y65         FDRE                                         r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.403     0.067    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n
    SLICE_X38Y64         LUT1 (Prop_lut1_I0_O)        0.044     0.111 f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_en_i_2/O
                         net (fo=166, routed)         0.265     0.376    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u_n_0
    SLICE_X33Y65         FDCE                                         f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/done_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.823    -0.876    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/sys_clk_i
    SLICE_X33Y65         FDCE                                         r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/done_cnt_reg[1]/C
                         clock pessimism              0.660    -0.216    
    SLICE_X33Y65         FDCE (Remov_fdce_C_CLR)     -0.158    -0.374    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/done_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/done_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.185ns (21.692%)  route 0.668ns (78.308%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.547 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.061    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.035 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.558    -0.477    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X45Y65         FDRE                                         r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.403     0.067    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n
    SLICE_X38Y64         LUT1 (Prop_lut1_I0_O)        0.044     0.111 f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_en_i_2/O
                         net (fo=166, routed)         0.265     0.376    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u_n_0
    SLICE_X33Y65         FDCE                                         f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/done_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.823    -0.876    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/sys_clk_i
    SLICE_X33Y65         FDCE                                         r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/done_cnt_reg[2]/C
                         clock pessimism              0.660    -0.216    
    SLICE_X33Y65         FDCE (Remov_fdce_C_CLR)     -0.158    -0.374    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/done_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/done_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns - clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.185ns (21.692%)  route 0.668ns (78.308%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.547 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.061    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.035 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.558    -0.477    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X45Y65         FDRE                                         r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.403     0.067    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n
    SLICE_X38Y64         LUT1 (Prop_lut1_I0_O)        0.044     0.111 f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_en_i_2/O
                         net (fo=166, routed)         0.265     0.376    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u_n_0
    SLICE_X33Y65         FDCE                                         f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/done_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.823    -0.876    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/sys_clk_i
    SLICE_X33Y65         FDCE                                         r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/done_cnt_reg[3]/C
                         clock pessimism              0.660    -0.216    
    SLICE_X33Y65         FDCE (Remov_fdce_C_CLR)     -0.158    -0.374    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/done_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.750    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           173 Endpoints
Min Delay           173 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.592ns  (logic 0.692ns (15.068%)  route 3.900ns (84.932%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=18, routed)          2.954     2.954    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]_0
    SLICE_X52Y66         LUT4 (Prop_lut4_I0_O)        0.122     3.076 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3/O
                         net (fo=1, routed)           0.473     3.549    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3_n_0
    SLICE_X52Y65         LUT4 (Prop_lut4_I0_O)        0.306     3.855 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_2/O
                         net (fo=1, routed)           0.473     4.328    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X50Y65         LUT6 (Prop_lut6_I4_O)        0.264     4.592 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000     4.592    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X50Y65         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338     1.338    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.415 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.243     2.658    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y65         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.345ns  (logic 0.210ns (4.833%)  route 4.135ns (95.167%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=18, routed)          3.181     3.181    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_UART.fifo_Din_reg[7]_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I5_O)        0.105     3.286 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=16, routed)          0.669     3.954    <hidden>
    SLICE_X54Y57         LUT3 (Prop_lut3_I2_O)        0.105     4.059 r  <hidden>
                         net (fo=1, routed)           0.286     4.345    <hidden>
    SLICE_X54Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338     1.338    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.415 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.250     2.665    <hidden>
    SLICE_X54Y57         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/CLR
                            (recovery check against rising-edge clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.099ns  (logic 0.105ns (2.561%)  route 3.994ns (97.439%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=18, routed)          2.954     2.954    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X52Y66         LUT1 (Prop_lut1_I0_O)        0.105     3.059 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.040     4.099    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X48Y69         FDCE                                         f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338     1.338    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.415 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.240     2.655    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X48Y69         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/CLR
                            (recovery check against rising-edge clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.099ns  (logic 0.105ns (2.561%)  route 3.994ns (97.439%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=18, routed)          2.954     2.954    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X52Y66         LUT1 (Prop_lut1_I0_O)        0.105     3.059 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.040     4.099    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X48Y69         FDCE                                         f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338     1.338    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.415 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.240     2.655    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X48Y69         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/CLR
                            (recovery check against rising-edge clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.099ns  (logic 0.105ns (2.561%)  route 3.994ns (97.439%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=18, routed)          2.954     2.954    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X52Y66         LUT1 (Prop_lut1_I0_O)        0.105     3.059 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.040     4.099    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X48Y69         FDCE                                         f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338     1.338    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.415 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.240     2.655    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X48Y69         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/CLR
                            (recovery check against rising-edge clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.099ns  (logic 0.105ns (2.561%)  route 3.994ns (97.439%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=18, routed)          2.954     2.954    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X52Y66         LUT1 (Prop_lut1_I0_O)        0.105     3.059 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.040     4.099    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X48Y69         FDCE                                         f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338     1.338    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.415 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.240     2.655    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X48Y69         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/CLR
                            (recovery check against rising-edge clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.095ns  (logic 0.105ns (2.564%)  route 3.990ns (97.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=18, routed)          2.954     2.954    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X52Y66         LUT1 (Prop_lut1_I0_O)        0.105     3.059 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.036     4.095    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X49Y69         FDCE                                         f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338     1.338    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.415 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.240     2.655    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y69         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/CLR
                            (recovery check against rising-edge clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.095ns  (logic 0.105ns (2.564%)  route 3.990ns (97.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=18, routed)          2.954     2.954    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X52Y66         LUT1 (Prop_lut1_I0_O)        0.105     3.059 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.036     4.095    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X49Y69         FDCE                                         f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338     1.338    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.415 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.240     2.655    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y69         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/CLR
                            (recovery check against rising-edge clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.095ns  (logic 0.105ns (2.564%)  route 3.990ns (97.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=18, routed)          2.954     2.954    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X52Y66         LUT1 (Prop_lut1_I0_O)        0.105     3.059 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.036     4.095    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X49Y69         FDCE                                         f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338     1.338    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.415 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.240     2.655    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y69         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/CLR
                            (recovery check against rising-edge clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.095ns  (logic 0.105ns (2.564%)  route 3.990ns (97.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=18, routed)          2.954     2.954    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X52Y66         LUT1 (Prop_lut1_I0_O)        0.105     3.059 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.036     4.095    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X49Y69         FDCE                                         f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338     1.338    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.415 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.240     2.655    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y69         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.045ns (6.973%)  route 0.600ns (93.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           0.600     0.600    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X29Y51         LUT1 (Prop_lut1_I0_O)        0.045     0.645 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=6, routed)           0.000     0.645    <hidden>
    SLICE_X29Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.832     1.723    <hidden>
    SLICE_X29Y51         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC16E clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.045ns (4.605%)  route 0.932ns (95.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           0.600     0.600    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X29Y51         LUT1 (Prop_lut1_I0_O)        0.045     0.645 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=6, routed)           0.332     0.977    <hidden>
    SLICE_X42Y57         SRLC16E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.830     1.721    <hidden>
    SLICE_X42Y57         SRLC16E                                      r  <hidden>

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.979ns  (logic 0.045ns (4.594%)  route 0.934ns (95.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           0.600     0.600    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X29Y51         LUT1 (Prop_lut1_I0_O)        0.045     0.645 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=6, routed)           0.334     0.979    <hidden>
    SLICE_X46Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.831     1.723    <hidden>
    SLICE_X46Y53         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.045ns (4.519%)  route 0.951ns (95.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=80, routed)          0.951     0.951    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[1].D16.SRL16E_I/Use_UART.tdo_reg_reg[1]_0
    SLICE_X43Y63         LUT4 (Prop_lut4_I2_O)        0.045     0.996 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[1].D16.SRL16E_I/Use_UART.tdo_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.996    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I_n_8
    SLICE_X43Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.826     1.717    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[1]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.045ns (4.203%)  route 1.026ns (95.797%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=80, routed)          1.026     1.026    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[3].D16.SRL16E_I/Use_UART.tdo_reg_reg[3]_0
    SLICE_X44Y63         LUT4 (Prop_lut4_I2_O)        0.045     1.071 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[3].D16.SRL16E_I/Use_UART.tdo_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.071    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I_n_6
    SLICE_X44Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.826     1.718    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[3]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.078ns  (logic 0.045ns (4.173%)  route 1.033ns (95.827%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=80, routed)          1.033     1.033    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[2].D16.SRL16E_I/Use_UART.tdo_reg_reg[2]_0
    SLICE_X44Y63         LUT4 (Prop_lut4_I2_O)        0.045     1.078 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[2].D16.SRL16E_I/Use_UART.tdo_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.078    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I_n_7
    SLICE_X44Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.826     1.718    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[2]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.044ns (3.886%)  route 1.088ns (96.114%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=18, routed)          1.088     1.088    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]_0
    SLICE_X47Y64         LUT5 (Prop_lut5_I3_O)        0.044     1.132 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.132    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[3]_i_1_n_0
    SLICE_X47Y64         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.826     1.718    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X47Y64         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.045ns (3.974%)  route 1.087ns (96.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=18, routed)          1.087     1.087    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I4_O)        0.045     1.132 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.132    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[4]_i_1_n_0
    SLICE_X47Y64         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.826     1.718    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X47Y64         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.133ns  (logic 0.045ns (3.971%)  route 1.088ns (96.029%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=18, routed)          1.088     1.088    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]_0
    SLICE_X47Y64         LUT4 (Prop_lut4_I2_O)        0.045     1.133 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.133    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[2]_i_1_n_0
    SLICE_X47Y64         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.826     1.718    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X47Y64         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.143ns  (logic 0.045ns (3.937%)  route 1.098ns (96.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=80, routed)          1.098     1.098    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/Use_UART.tdo_reg_reg[6]
    SLICE_X46Y63         LUT6 (Prop_lut6_I1_O)        0.045     1.143 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/Use_UART.tdo_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.143    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I_n_4
    SLICE_X46Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.826     1.718    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            98 Endpoints
Min Delay            98 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.822ns  (logic 1.173ns (24.325%)  route 3.649ns (75.675%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.723ns = ( 19.390 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289    17.955    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.036 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.353    19.390    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y64         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.384    19.774 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.679    20.452    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y62         LUT3 (Prop_lut3_I1_O)        0.105    20.557 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.505    21.062    <hidden>
    SLICE_X49Y62         LUT4 (Prop_lut4_I1_O)        0.105    21.167 r  <hidden>
                         net (fo=7, routed)           0.629    21.796    <hidden>
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.105    21.901 f  <hidden>
                         net (fo=2, routed)           0.583    22.484    <hidden>
    SLICE_X51Y59         LUT6 (Prop_lut6_I5_O)        0.264    22.748 f  <hidden>
                         net (fo=1, routed)           0.678    23.426    <hidden>
    SLICE_X52Y59         LUT6 (Prop_lut6_I1_O)        0.105    23.531 f  <hidden>
                         net (fo=7, routed)           0.576    24.107    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.105    24.212 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    24.212    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X50Y65         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338     1.338    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.415 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.243     2.658    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y65         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.818ns  (logic 1.173ns (24.345%)  route 3.645ns (75.655%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.723ns = ( 19.390 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289    17.955    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.036 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.353    19.390    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y64         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.384    19.774 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.679    20.452    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y62         LUT3 (Prop_lut3_I1_O)        0.105    20.557 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.505    21.062    <hidden>
    SLICE_X49Y62         LUT4 (Prop_lut4_I1_O)        0.105    21.167 f  <hidden>
                         net (fo=7, routed)           0.629    21.796    <hidden>
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.105    21.901 r  <hidden>
                         net (fo=2, routed)           0.583    22.484    <hidden>
    SLICE_X51Y59         LUT6 (Prop_lut6_I5_O)        0.264    22.748 r  <hidden>
                         net (fo=1, routed)           0.678    23.426    <hidden>
    SLICE_X52Y59         LUT6 (Prop_lut6_I1_O)        0.105    23.531 r  <hidden>
                         net (fo=7, routed)           0.572    24.103    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.105    24.208 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    24.208    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X50Y65         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338     1.338    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.415 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.243     2.658    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y65         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.759ns  (logic 1.173ns (24.650%)  route 3.586ns (75.350%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.723ns = ( 19.390 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289    17.955    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.036 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.353    19.390    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y64         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.384    19.774 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.679    20.452    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y62         LUT3 (Prop_lut3_I1_O)        0.105    20.557 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.505    21.062    <hidden>
    SLICE_X49Y62         LUT4 (Prop_lut4_I1_O)        0.105    21.167 f  <hidden>
                         net (fo=7, routed)           0.629    21.796    <hidden>
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.105    21.901 r  <hidden>
                         net (fo=2, routed)           0.583    22.484    <hidden>
    SLICE_X51Y59         LUT6 (Prop_lut6_I5_O)        0.264    22.748 r  <hidden>
                         net (fo=1, routed)           0.678    23.426    <hidden>
    SLICE_X52Y59         LUT6 (Prop_lut6_I1_O)        0.105    23.531 r  <hidden>
                         net (fo=7, routed)           0.513    24.043    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.105    24.148 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    24.148    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X50Y65         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338     1.338    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.415 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.243     2.658    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y65         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.709ns  (logic 0.886ns (23.886%)  route 2.823ns (76.114%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.723ns = ( 19.390 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289    17.955    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.036 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.353    19.390    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y64         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.384    19.774 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.679    20.452    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y62         LUT3 (Prop_lut3_I1_O)        0.105    20.557 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.505    21.062    <hidden>
    SLICE_X49Y62         LUT3 (Prop_lut3_I1_O)        0.123    21.185 f  <hidden>
                         net (fo=1, routed)           0.449    21.634    <hidden>
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.274    21.908 r  <hidden>
                         net (fo=8, routed)           1.191    23.099    <hidden>
    SLICE_X42Y48         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338     1.338    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.415 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.259     2.674    <hidden>
    SLICE_X42Y48         SRL16E                                       r  <hidden>

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC16E clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.709ns  (logic 0.886ns (23.886%)  route 2.823ns (76.114%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.723ns = ( 19.390 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289    17.955    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.036 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.353    19.390    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y64         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.384    19.774 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.679    20.452    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y62         LUT3 (Prop_lut3_I1_O)        0.105    20.557 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.505    21.062    <hidden>
    SLICE_X49Y62         LUT3 (Prop_lut3_I1_O)        0.123    21.185 f  <hidden>
                         net (fo=1, routed)           0.449    21.634    <hidden>
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.274    21.908 r  <hidden>
                         net (fo=8, routed)           1.191    23.099    <hidden>
    SLICE_X42Y48         SRLC16E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338     1.338    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.415 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.259     2.674    <hidden>
    SLICE_X42Y48         SRLC16E                                      r  <hidden>

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC16E clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.479ns  (logic 0.886ns (25.466%)  route 2.593ns (74.534%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    2.723ns = ( 19.390 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289    17.955    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.036 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.353    19.390    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y64         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.384    19.774 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.679    20.452    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y62         LUT3 (Prop_lut3_I1_O)        0.105    20.557 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.505    21.062    <hidden>
    SLICE_X49Y62         LUT3 (Prop_lut3_I1_O)        0.123    21.185 f  <hidden>
                         net (fo=1, routed)           0.449    21.634    <hidden>
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.274    21.908 r  <hidden>
                         net (fo=8, routed)           0.961    22.869    <hidden>
    SLICE_X42Y51         SRLC16E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338     1.338    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.415 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.245     2.660    <hidden>
    SLICE_X42Y51         SRLC16E                                      r  <hidden>

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.417ns  (logic 0.989ns (28.940%)  route 2.428ns (71.059%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    2.723ns = ( 19.390 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289    17.955    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.036 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.353    19.390    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y64         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.384    19.774 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.679    20.452    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y62         LUT3 (Prop_lut3_I1_O)        0.105    20.557 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.505    21.062    <hidden>
    SLICE_X49Y62         LUT4 (Prop_lut4_I1_O)        0.105    21.167 f  <hidden>
                         net (fo=7, routed)           0.628    21.795    <hidden>
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.127    21.922 r  <hidden>
                         net (fo=3, routed)           0.617    22.539    <hidden>
    SLICE_X54Y57         LUT5 (Prop_lut5_I4_O)        0.268    22.807 r  <hidden>
                         net (fo=1, routed)           0.000    22.807    <hidden>
    SLICE_X54Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338     1.338    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.415 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.250     2.665    <hidden>
    SLICE_X54Y57         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC16E clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.379ns  (logic 0.886ns (26.220%)  route 2.493ns (73.780%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    2.723ns = ( 19.390 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289    17.955    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.036 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.353    19.390    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y64         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.384    19.774 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.679    20.452    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y62         LUT3 (Prop_lut3_I1_O)        0.105    20.557 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.505    21.062    <hidden>
    SLICE_X49Y62         LUT3 (Prop_lut3_I1_O)        0.123    21.185 f  <hidden>
                         net (fo=1, routed)           0.449    21.634    <hidden>
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.274    21.908 r  <hidden>
                         net (fo=8, routed)           0.861    22.769    <hidden>
    SLICE_X42Y52         SRLC16E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338     1.338    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.415 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.245     2.660    <hidden>
    SLICE_X42Y52         SRLC16E                                      r  <hidden>

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.367ns  (logic 0.888ns (26.372%)  route 2.479ns (73.628%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    2.726ns = ( 19.393 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289    17.955    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.036 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.356    19.393    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y62         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.384    19.777 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=15, routed)          0.838    20.614    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X50Y63         LUT3 (Prop_lut3_I0_O)        0.116    20.730 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_INST_0_i_1/O
                         net (fo=1, routed)           0.687    21.418    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_UART.fifo_Din_reg[7]_1
    SLICE_X50Y63         LUT6 (Prop_lut6_I1_O)        0.283    21.701 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=16, routed)          0.669    22.369    <hidden>
    SLICE_X54Y57         LUT3 (Prop_lut3_I2_O)        0.105    22.474 r  <hidden>
                         net (fo=1, routed)           0.286    22.760    <hidden>
    SLICE_X54Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338     1.338    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.415 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.250     2.665    <hidden>
    SLICE_X54Y57         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC16E clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.350ns  (logic 0.886ns (26.448%)  route 2.464ns (73.552%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    2.723ns = ( 19.390 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289    17.955    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.036 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.353    19.390    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y64         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.384    19.774 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.679    20.452    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X49Y62         LUT3 (Prop_lut3_I1_O)        0.105    20.557 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.505    21.062    <hidden>
    SLICE_X49Y62         LUT3 (Prop_lut3_I1_O)        0.123    21.185 f  <hidden>
                         net (fo=1, routed)           0.449    21.634    <hidden>
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.274    21.908 r  <hidden>
                         net (fo=8, routed)           0.832    22.740    <hidden>
    SLICE_X42Y53         SRLC16E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338     1.338    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.415 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.245     2.660    <hidden>
    SLICE_X42Y53         SRLC16E                                      r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.699%)  route 0.221ns (54.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.169ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.583     0.583    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.609 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.560     1.169    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X51Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141     1.310 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.221     1.531    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X51Y64         LUT6 (Prop_lut6_I4_O)        0.045     1.576 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.576    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X51Y64         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.829     1.721    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y64         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.212ns (53.285%)  route 0.186ns (46.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.171ns = ( 17.837 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.583    17.249    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.275 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.562    17.837    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X50Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDCE (Prop_fdce_C_Q)         0.167    18.004 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.186    18.190    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X49Y60         LUT5 (Prop_lut5_I2_O)        0.045    18.235 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    18.235    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X49Y60         FDPE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.831     1.723    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y60         FDPE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.584ns  (logic 0.071ns (4.483%)  route 1.513ns (95.517%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.583    17.249    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.275 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.704    17.979    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y60         LUT6 (Prop_lut6_I0_O)        0.045    18.024 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.226    18.250    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X49Y60         FDPE                                         f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.831     1.723    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y60         FDPE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.502ns  (logic 0.212ns (42.263%)  route 0.290ns (57.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.171ns = ( 17.837 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.583    17.249    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.275 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.562    17.837    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X50Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDCE (Prop_fdce_C_Q)         0.167    18.004 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.115    18.119    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[0]
    SLICE_X51Y60         LUT6 (Prop_lut6_I3_O)        0.045    18.164 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.175    18.339    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X52Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.832     1.724    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X52Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.502ns  (logic 0.212ns (42.263%)  route 0.290ns (57.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.171ns = ( 17.837 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.583    17.249    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.275 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.562    17.837    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X50Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDCE (Prop_fdce_C_Q)         0.167    18.004 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.115    18.119    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[0]
    SLICE_X51Y60         LUT6 (Prop_lut6_I3_O)        0.045    18.164 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.175    18.339    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X52Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.832     1.724    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X52Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.502ns  (logic 0.212ns (42.263%)  route 0.290ns (57.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.171ns = ( 17.837 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.583    17.249    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.275 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.562    17.837    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X50Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDCE (Prop_fdce_C_Q)         0.167    18.004 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.115    18.119    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[0]
    SLICE_X51Y60         LUT6 (Prop_lut6_I3_O)        0.045    18.164 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.175    18.339    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X52Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.832     1.724    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X52Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.502ns  (logic 0.212ns (42.263%)  route 0.290ns (57.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.171ns = ( 17.837 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.583    17.249    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.275 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.562    17.837    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X50Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDCE (Prop_fdce_C_Q)         0.167    18.004 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.115    18.119    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[0]
    SLICE_X51Y60         LUT6 (Prop_lut6_I3_O)        0.045    18.164 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.175    18.339    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X52Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.832     1.724    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X52Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.535ns  (logic 0.191ns (35.675%)  route 0.344ns (64.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.169ns = ( 17.835 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.583    17.249    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.275 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.560    17.835    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y64         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.146    17.981 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.166    18.148    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I1_O)        0.045    18.193 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.178    18.371    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_11
    SLICE_X50Y67         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.826     1.718    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y67         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.535ns  (logic 0.191ns (35.675%)  route 0.344ns (64.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.169ns = ( 17.835 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.583    17.249    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.275 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.560    17.835    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y64         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.146    17.981 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.166    18.148    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I1_O)        0.045    18.193 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.178    18.371    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_11
    SLICE_X50Y67         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.826     1.718    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y67         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.535ns  (logic 0.191ns (35.675%)  route 0.344ns (64.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.169ns = ( 17.835 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.583    17.249    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.275 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.560    17.835    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X49Y64         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.146    17.981 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.166    18.148    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I1_O)        0.045    18.193 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.178    18.371    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_11
    SLICE_X50Y67         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.826     1.718    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y67         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Super_Ultra_Processor_clk_wiz_1_0
  To Clock:  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.505ns  (logic 1.670ns (47.643%)  route 1.835ns (52.357%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        3.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.356    -1.143    <hidden>
    SLICE_X44Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.348    -0.795 f  <hidden>
                         net (fo=1, routed)           1.171     0.375    <hidden>
    SLICE_X51Y50         LUT6 (Prop_lut6_I1_O)        0.242     0.617 r  <hidden>
                         net (fo=1, routed)           0.000     0.617    <hidden>
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.074 r  <hidden>
                         net (fo=1, routed)           0.000     1.074    <hidden>
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.172 r  <hidden>
                         net (fo=1, routed)           0.000     1.172    <hidden>
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.388 r  <hidden>
                         net (fo=46, routed)          0.665     2.053    <hidden>
    SLICE_X54Y52         LUT5 (Prop_lut5_I0_O)        0.309     2.362 r  <hidden>
                         net (fo=1, routed)           0.000     2.362    <hidden>
    SLICE_X54Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338     1.338    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.415 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.250     2.665    <hidden>
    SLICE_X54Y52         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].FDRE_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.417ns  (logic 0.824ns (34.099%)  route 1.593ns (65.901%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    -1.147ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.352    -1.147    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].FDRE_I/S_AXI_ACLK
    SLICE_X46Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].FDRE_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.433    -0.714 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].FDRE_I/Using_FPGA.Native/Q
                         net (fo=15, routed)          1.105     0.391    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/Addr_0
    SLICE_X44Y61         LUT4 (Prop_lut4_I1_O)        0.124     0.515 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/s_axi_rdata_i[1]_i_2/O
                         net (fo=2, routed)           0.487     1.002    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/RX_Buffer_Full
    SLICE_X44Y63         LUT6 (Prop_lut6_I3_O)        0.267     1.269 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/Use_UART.tdo_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.269    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I_n_10
    SLICE_X44Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338     1.338    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.415 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.242     2.657    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[4]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.589ns (24.883%)  route 1.778ns (75.117%))
  Logic Levels:           2  (LUT4=1 SRL16E=1)
  Clock Path Skew:        3.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    -1.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.351    -1.148    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/S_AXI_ACLK
    SLICE_X45Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.379    -0.769 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/Q
                         net (fo=15, routed)          1.126     0.357    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[1].D16.SRL16E_I/Addr_3
    SLICE_X42Y62         SRL16E (Prop_srl16e_A0_Q)    0.105     0.462 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[1].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=1, routed)           0.652     1.114    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[1].D16.SRL16E_I/Data_Out[1]
    SLICE_X43Y63         LUT4 (Prop_lut4_I0_O)        0.105     1.219 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[1].D16.SRL16E_I/Use_UART.tdo_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.219    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I_n_8
    SLICE_X43Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338     1.338    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.415 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.241     2.656    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[1]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.229ns  (logic 0.589ns (26.429%)  route 1.640ns (73.571%))
  Logic Levels:           2  (LUT2=1 SRL16E=1)
  Clock Path Skew:        3.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    -1.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.351    -1.148    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/S_AXI_ACLK
    SLICE_X45Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.379    -0.769 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/Q
                         net (fo=15, routed)          1.132     0.363    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[0].D16.SRL16E_I/Addr_3
    SLICE_X42Y62         SRL16E (Prop_srl16e_A0_Q)    0.105     0.468 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[0].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=1, routed)           0.507     0.975    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[0].D16.SRL16E_I/Data_Out[0]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.105     1.080 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[0].D16.SRL16E_I/Use_UART.tdo_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.080    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I_n_9
    SLICE_X43Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338     1.338    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.415 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.241     2.656    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[0]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.158ns  (logic 0.589ns (27.289%)  route 1.569ns (72.711%))
  Logic Levels:           2  (LUT6=1 SRL16E=1)
  Clock Path Skew:        3.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    -1.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.351    -1.148    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/S_AXI_ACLK
    SLICE_X45Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.379    -0.769 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/Q
                         net (fo=15, routed)          0.987     0.217    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[7].D16.SRL16E_I/Addr_3
    SLICE_X42Y62         SRL16E (Prop_srl16e_A0_Q)    0.105     0.322 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[7].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=1, routed)           0.583     0.905    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[7].D16.SRL16E_I/Data_Out[7]
    SLICE_X46Y63         LUT6 (Prop_lut6_I4_O)        0.105     1.010 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[7].D16.SRL16E_I/Use_UART.tdo_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.010    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I_n_3
    SLICE_X46Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338     1.338    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.415 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.242     2.657    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[7]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.131ns  (logic 0.761ns (35.703%)  route 1.370ns (64.297%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    -1.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.351    -1.148    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/S_AXI_ACLK
    SLICE_X45Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.379    -0.769 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/Using_FPGA.Native/Q
                         net (fo=15, routed)          0.864     0.094    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/Addr_1
    SLICE_X45Y62         LUT4 (Prop_lut4_I0_O)        0.115     0.209 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/s_axi_rdata_i[3]_i_2/O
                         net (fo=3, routed)           0.507     0.716    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/tx_Buffer_Full
    SLICE_X46Y63         LUT6 (Prop_lut6_I3_O)        0.267     0.983 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/Use_UART.tdo_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.983    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I_n_4
    SLICE_X46Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338     1.338    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.415 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.242     2.657    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[6]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[3].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.122ns  (logic 1.450ns (68.339%)  route 0.672ns (31.661%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    -1.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.348    -1.151    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[3].D16.SRL16E_I/S_AXI_ACLK
    SLICE_X42Y64         SRL16E                                       r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[3].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.345     0.194 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[3].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=1, routed)           0.672     0.865    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[3].D16.SRL16E_I/Data_Out[3]
    SLICE_X44Y63         LUT4 (Prop_lut4_I0_O)        0.105     0.970 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[3].D16.SRL16E_I/Use_UART.tdo_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.970    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I_n_6
    SLICE_X44Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338     1.338    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.415 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.242     2.657    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[3]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.909ns  (logic 0.589ns (30.847%)  route 1.320ns (69.153%))
  Logic Levels:           2  (LUT6=1 SRL16E=1)
  Clock Path Skew:        3.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    -1.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.351    -1.148    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/S_AXI_ACLK
    SLICE_X45Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.379    -0.769 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/Using_FPGA.Native/Q
                         net (fo=15, routed)          0.993     0.224    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[5].D16.SRL16E_I/Addr_1
    SLICE_X46Y62         SRL16E (Prop_srl16e_A2_Q)    0.105     0.329 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[5].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=1, routed)           0.327     0.656    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Data_Out[0]
    SLICE_X46Y63         LUT6 (Prop_lut6_I4_O)        0.105     0.761 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Use_UART.tdo_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.761    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I_n_9
    SLICE_X46Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338     1.338    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.415 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.242     2.657    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[5]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.827ns  (logic 0.589ns (32.243%)  route 1.238ns (67.757%))
  Logic Levels:           2  (LUT4=1 SRL16E=1)
  Clock Path Skew:        3.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    -1.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.351    -1.148    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/S_AXI_ACLK
    SLICE_X45Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.379    -0.769 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I/Using_FPGA.Native/Q
                         net (fo=15, routed)          0.976     0.206    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[2].D16.SRL16E_I/Addr_3
    SLICE_X42Y62         SRL16E (Prop_srl16e_A0_Q)    0.105     0.311 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[2].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=1, routed)           0.262     0.573    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[2].D16.SRL16E_I/Data_Out[2]
    SLICE_X44Y63         LUT4 (Prop_lut4_I0_O)        0.105     0.678 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[2].D16.SRL16E_I/Use_UART.tdo_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.678    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I_n_7
    SLICE_X44Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338     1.338    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.415 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.242     2.657    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[2]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.750ns  (logic 0.379ns (21.652%)  route 1.371ns (78.348%))
  Logic Levels:           0  
  Clock Path Skew:        3.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    -1.126ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.374    -1.126    <hidden>
    SLICE_X49Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.379    -0.747 r  <hidden>
                         net (fo=5, routed)           1.371     0.624    <hidden>
    SLICE_X54Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338     1.338    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.415 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.250     2.665    <hidden>
    SLICE_X54Y56         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.441ns  (logic 0.347ns (78.605%)  route 0.094ns (21.395%))
  Logic Levels:           0  
  Clock Path Skew:        4.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    -1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.250    -1.557    <hidden>
    SLICE_X54Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.347    -1.210 r  <hidden>
                         net (fo=1, routed)           0.094    -1.116    <hidden>
    SLICE_X55Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564     1.564    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.645 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.362     3.007    <hidden>
    SLICE_X55Y50         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.500ns  (logic 0.304ns (60.816%)  route 0.196ns (39.184%))
  Logic Levels:           0  
  Clock Path Skew:        4.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    -1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.250    -1.557    <hidden>
    SLICE_X55Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.304    -1.253 r  <hidden>
                         net (fo=1, routed)           0.196    -1.057    <hidden>
    SLICE_X55Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564     1.564    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.645 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.362     3.007    <hidden>
    SLICE_X55Y50         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.516ns  (logic 0.304ns (58.865%)  route 0.212ns (41.135%))
  Logic Levels:           0  
  Clock Path Skew:        4.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    -1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.250    -1.557    <hidden>
    SLICE_X55Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.304    -1.253 r  <hidden>
                         net (fo=1, routed)           0.212    -1.041    <hidden>
    SLICE_X54Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564     1.564    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.645 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.362     3.007    <hidden>
    SLICE_X54Y52         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.525ns  (logic 0.304ns (57.934%)  route 0.221ns (42.066%))
  Logic Levels:           0  
  Clock Path Skew:        4.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.004ns
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.249    -1.558    <hidden>
    SLICE_X55Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.304    -1.254 r  <hidden>
                         net (fo=1, routed)           0.221    -1.033    <hidden>
    SLICE_X54Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564     1.564    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.645 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.359     3.004    <hidden>
    SLICE_X54Y60         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.543ns  (logic 0.304ns (55.992%)  route 0.239ns (44.008%))
  Logic Levels:           0  
  Clock Path Skew:        4.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    -1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.250    -1.557    <hidden>
    SLICE_X55Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.304    -1.253 r  <hidden>
                         net (fo=1, routed)           0.239    -1.014    <hidden>
    SLICE_X54Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564     1.564    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.645 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.362     3.007    <hidden>
    SLICE_X54Y52         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.563ns  (logic 0.347ns (61.624%)  route 0.216ns (38.376%))
  Logic Levels:           0  
  Clock Path Skew:        4.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    -1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.250    -1.557    <hidden>
    SLICE_X54Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.347    -1.210 r  <hidden>
                         net (fo=1, routed)           0.216    -0.994    <hidden>
    SLICE_X55Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564     1.564    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.645 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.362     3.007    <hidden>
    SLICE_X55Y50         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.579ns  (logic 0.347ns (59.921%)  route 0.232ns (40.079%))
  Logic Levels:           0  
  Clock Path Skew:        4.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.006ns
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.249    -1.558    <hidden>
    SLICE_X52Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.347    -1.211 r  <hidden>
                         net (fo=1, routed)           0.232    -0.979    <hidden>
    SLICE_X55Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564     1.564    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.645 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.361     3.006    <hidden>
    SLICE_X55Y56         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.586ns  (logic 0.347ns (59.222%)  route 0.239ns (40.778%))
  Logic Levels:           0  
  Clock Path Skew:        4.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    -1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.250    -1.557    <hidden>
    SLICE_X54Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.347    -1.210 r  <hidden>
                         net (fo=1, routed)           0.239    -0.971    <hidden>
    SLICE_X54Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564     1.564    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.645 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.362     3.007    <hidden>
    SLICE_X54Y51         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.615ns  (logic 0.304ns (49.396%)  route 0.311ns (50.604%))
  Logic Levels:           0  
  Clock Path Skew:        4.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.006ns
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.249    -1.558    <hidden>
    SLICE_X51Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.304    -1.254 r  <hidden>
                         net (fo=1, routed)           0.311    -0.943    <hidden>
    SLICE_X55Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564     1.564    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.645 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.361     3.006    <hidden>
    SLICE_X55Y56         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.617ns  (logic 0.304ns (49.302%)  route 0.313ns (50.698%))
  Logic Levels:           0  
  Clock Path Skew:        4.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.004ns
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.249    -1.558    <hidden>
    SLICE_X55Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.304    -1.254 r  <hidden>
                         net (fo=1, routed)           0.313    -0.942    <hidden>
    SLICE_X54Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564     1.564    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.645 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.359     3.004    <hidden>
    SLICE_X54Y60         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.137ns  (logic 0.105ns (3.347%)  route 3.032ns (96.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.516     2.516    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X51Y60         LUT5 (Prop_lut5_I0_O)        0.105     2.621 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.516     3.137    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X48Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102    17.768    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.845 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.246    19.092    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.137ns  (logic 0.105ns (3.347%)  route 3.032ns (96.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.516     2.516    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X51Y60         LUT5 (Prop_lut5_I0_O)        0.105     2.621 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.516     3.137    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X48Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102    17.768    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.845 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.246    19.092    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.137ns  (logic 0.105ns (3.347%)  route 3.032ns (96.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.516     2.516    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X51Y60         LUT5 (Prop_lut5_I0_O)        0.105     2.621 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.516     3.137    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X48Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102    17.768    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.845 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.246    19.092    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.137ns  (logic 0.105ns (3.347%)  route 3.032ns (96.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.516     2.516    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X51Y60         LUT5 (Prop_lut5_I0_O)        0.105     2.621 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.516     3.137    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X48Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102    17.768    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.845 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.246    19.092    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.137ns  (logic 0.105ns (3.347%)  route 3.032ns (96.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.516     2.516    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X51Y60         LUT5 (Prop_lut5_I0_O)        0.105     2.621 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.516     3.137    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X48Y62         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102    17.768    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.845 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.246    19.092    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y62         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.137ns  (logic 0.105ns (3.347%)  route 3.032ns (96.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.516     2.516    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X51Y60         LUT5 (Prop_lut5_I0_O)        0.105     2.621 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.516     3.137    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X48Y62         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102    17.768    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.845 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.246    19.092    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y62         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.137ns  (logic 0.105ns (3.347%)  route 3.032ns (96.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.516     2.516    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X51Y60         LUT5 (Prop_lut5_I0_O)        0.105     2.621 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.516     3.137    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X48Y62         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102    17.768    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.845 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.246    19.092    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y62         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.137ns  (logic 0.105ns (3.347%)  route 3.032ns (96.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.516     2.516    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X51Y60         LUT5 (Prop_lut5_I0_O)        0.105     2.621 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.516     3.137    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X48Y62         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102    17.768    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.845 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.246    19.092    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y62         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (recovery check against rising-edge clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.136ns  (logic 0.105ns (3.348%)  route 3.031ns (96.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.524     2.524    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X51Y60         LUT1 (Prop_lut1_I0_O)        0.105     2.629 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.508     3.136    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X51Y60         FDCE                                         f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102     1.102    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.179 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.247     2.426    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X51Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (recovery check against rising-edge clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.136ns  (logic 0.105ns (3.348%)  route 3.031ns (96.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.524     2.524    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X51Y60         LUT1 (Prop_lut1_I0_O)        0.105     2.629 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.508     3.136    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X51Y60         FDCE                                         f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102     1.102    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.179 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.247     2.426    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X51Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.327ns  (logic 0.045ns (3.391%)  route 1.282ns (96.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.172     1.172    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X49Y60         LUT6 (Prop_lut6_I4_O)        0.045     1.217 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.110     1.327    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X49Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.683     0.683    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.712 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.831     1.543    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.327ns  (logic 0.045ns (3.391%)  route 1.282ns (96.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.172     1.172    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X49Y60         LUT6 (Prop_lut6_I4_O)        0.045     1.217 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.110     1.327    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X49Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.683     0.683    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.712 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.831     1.543    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.327ns  (logic 0.045ns (3.391%)  route 1.282ns (96.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.172     1.172    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X49Y60         LUT6 (Prop_lut6_I4_O)        0.045     1.217 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.110     1.327    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X49Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.683     0.683    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.712 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.831     1.543    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.327ns  (logic 0.045ns (3.391%)  route 1.282ns (96.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.172     1.172    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X49Y60         LUT6 (Prop_lut6_I4_O)        0.045     1.217 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.110     1.327    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X49Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.683     0.683    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.712 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.831     1.543    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.327ns  (logic 0.045ns (3.391%)  route 1.282ns (96.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.172     1.172    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X49Y60         LUT6 (Prop_lut6_I4_O)        0.045     1.217 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.110     1.327    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X49Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.683     0.683    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.712 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.831     1.543    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.327ns  (logic 0.045ns (3.391%)  route 1.282ns (96.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.172     1.172    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X49Y60         LUT6 (Prop_lut6_I4_O)        0.045     1.217 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.110     1.327    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X49Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.683     0.683    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.712 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.831     1.543    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.327ns  (logic 0.045ns (3.391%)  route 1.282ns (96.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.172     1.172    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X49Y60         LUT6 (Prop_lut6_I4_O)        0.045     1.217 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.110     1.327    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X49Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.683     0.683    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.712 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.831     1.543    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.327ns  (logic 0.045ns (3.391%)  route 1.282ns (96.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.172     1.172    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X49Y60         LUT6 (Prop_lut6_I4_O)        0.045     1.217 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.110     1.327    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X49Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.683     0.683    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.712 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.831     1.543    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.467ns  (logic 0.044ns (2.999%)  route 1.423ns (97.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.249     1.249    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X51Y60         LUT5 (Prop_lut5_I0_O)        0.044     1.293 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.175     1.467    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X51Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.683     0.683    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.712 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.832     1.544    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X51Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.467ns  (logic 0.044ns (2.999%)  route 1.423ns (97.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.249     1.249    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X51Y60         LUT5 (Prop_lut5_I0_O)        0.044     1.293 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.175     1.467    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X51Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.683     0.683    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.712 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.832     1.544    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X51Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.817ns  (logic 0.694ns (18.182%)  route 3.123ns (81.818%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564     1.564    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.645 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.353     2.998    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y64         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.379     3.377 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=15, routed)          0.867     4.244    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X49Y62         LUT3 (Prop_lut3_I0_O)        0.105     4.349 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.551     4.900    <hidden>
    SLICE_X49Y62         LUT4 (Prop_lut4_I2_O)        0.105     5.005 f  <hidden>
                         net (fo=7, routed)           0.643     5.648    <hidden>
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.105     5.753 r  <hidden>
                         net (fo=8, routed)           1.062     6.815    <hidden>
    SLICE_X53Y45         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102     1.102    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.179 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.263     2.442    <hidden>
    SLICE_X53Y45         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.814ns  (logic 0.694ns (18.196%)  route 3.120ns (81.804%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564     1.564    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.645 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.353     2.998    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y64         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.379     3.377 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=15, routed)          0.867     4.244    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X49Y62         LUT3 (Prop_lut3_I0_O)        0.105     4.349 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.551     4.900    <hidden>
    SLICE_X49Y62         LUT4 (Prop_lut4_I2_O)        0.105     5.005 f  <hidden>
                         net (fo=7, routed)           0.643     5.648    <hidden>
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.105     5.753 r  <hidden>
                         net (fo=8, routed)           1.059     6.812    <hidden>
    SLICE_X47Y47         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102     1.102    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.179 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.260     2.439    <hidden>
    SLICE_X47Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.784ns  (logic 0.694ns (18.342%)  route 3.090ns (81.658%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564     1.564    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.645 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.353     2.998    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y64         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.379     3.377 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=15, routed)          0.867     4.244    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X49Y62         LUT3 (Prop_lut3_I0_O)        0.105     4.349 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.551     4.900    <hidden>
    SLICE_X49Y62         LUT4 (Prop_lut4_I2_O)        0.105     5.005 f  <hidden>
                         net (fo=7, routed)           0.643     5.648    <hidden>
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.105     5.753 r  <hidden>
                         net (fo=8, routed)           1.028     6.782    <hidden>
    SLICE_X46Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102     1.102    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.179 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.260     2.439    <hidden>
    SLICE_X46Y46         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.784ns  (logic 0.694ns (18.342%)  route 3.090ns (81.658%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564     1.564    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.645 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.353     2.998    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y64         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.379     3.377 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=15, routed)          0.867     4.244    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X49Y62         LUT3 (Prop_lut3_I0_O)        0.105     4.349 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.551     4.900    <hidden>
    SLICE_X49Y62         LUT4 (Prop_lut4_I2_O)        0.105     5.005 f  <hidden>
                         net (fo=7, routed)           0.643     5.648    <hidden>
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.105     5.753 r  <hidden>
                         net (fo=8, routed)           1.028     6.782    <hidden>
    SLICE_X46Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102     1.102    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.179 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.260     2.439    <hidden>
    SLICE_X46Y46         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.784ns  (logic 0.694ns (18.342%)  route 3.090ns (81.658%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564     1.564    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.645 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.353     2.998    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y64         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.379     3.377 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=15, routed)          0.867     4.244    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X49Y62         LUT3 (Prop_lut3_I0_O)        0.105     4.349 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.551     4.900    <hidden>
    SLICE_X49Y62         LUT4 (Prop_lut4_I2_O)        0.105     5.005 f  <hidden>
                         net (fo=7, routed)           0.643     5.648    <hidden>
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.105     5.753 r  <hidden>
                         net (fo=8, routed)           1.028     6.782    <hidden>
    SLICE_X46Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102     1.102    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.179 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.260     2.439    <hidden>
    SLICE_X46Y46         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.724ns  (logic 0.694ns (18.635%)  route 3.030ns (81.365%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564     1.564    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.645 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.353     2.998    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y64         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.379     3.377 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=15, routed)          0.867     4.244    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X49Y62         LUT3 (Prop_lut3_I0_O)        0.105     4.349 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.551     4.900    <hidden>
    SLICE_X49Y62         LUT4 (Prop_lut4_I2_O)        0.105     5.005 f  <hidden>
                         net (fo=7, routed)           0.643     5.648    <hidden>
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.105     5.753 r  <hidden>
                         net (fo=8, routed)           0.969     6.722    <hidden>
    SLICE_X54Y45         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102     1.102    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.179 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.264     2.443    <hidden>
    SLICE_X54Y45         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.533ns  (logic 0.694ns (19.643%)  route 2.839ns (80.357%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564     1.564    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.645 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.353     2.998    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y64         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.379     3.377 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=15, routed)          0.867     4.244    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X49Y62         LUT3 (Prop_lut3_I0_O)        0.105     4.349 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.551     4.900    <hidden>
    SLICE_X49Y62         LUT4 (Prop_lut4_I2_O)        0.105     5.005 f  <hidden>
                         net (fo=7, routed)           0.643     5.648    <hidden>
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.105     5.753 r  <hidden>
                         net (fo=8, routed)           0.778     6.531    <hidden>
    SLICE_X50Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102     1.102    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.179 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.249     2.428    <hidden>
    SLICE_X50Y51         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.429ns  (logic 0.694ns (20.236%)  route 2.735ns (79.764%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564     1.564    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.645 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.353     2.998    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y64         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.379     3.377 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=15, routed)          0.867     4.244    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X49Y62         LUT3 (Prop_lut3_I0_O)        0.105     4.349 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.551     4.900    <hidden>
    SLICE_X49Y62         LUT4 (Prop_lut4_I2_O)        0.105     5.005 f  <hidden>
                         net (fo=7, routed)           0.643     5.648    <hidden>
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.105     5.753 r  <hidden>
                         net (fo=8, routed)           0.674     6.428    <hidden>
    SLICE_X51Y54         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102     1.102    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.179 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.249     2.428    <hidden>
    SLICE_X51Y54         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.337ns  (logic 0.694ns (20.800%)  route 2.643ns (79.200%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564     1.564    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.645 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.353     2.998    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y64         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.379     3.377 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=15, routed)          0.867     4.244    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X49Y62         LUT3 (Prop_lut3_I0_O)        0.105     4.349 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.551     4.900    <hidden>
    SLICE_X49Y62         LUT4 (Prop_lut4_I2_O)        0.105     5.005 f  <hidden>
                         net (fo=7, routed)           0.628     5.633    <hidden>
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.105     5.738 r  <hidden>
                         net (fo=2, routed)           0.596     6.335    <hidden>
    SLICE_X56Y53         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102     1.102    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.179 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.250     2.429    <hidden>
    SLICE_X56Y53         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.337ns  (logic 0.694ns (20.800%)  route 2.643ns (79.200%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564     1.564    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.645 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.353     2.998    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y64         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.379     3.377 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=15, routed)          0.867     4.244    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X49Y62         LUT3 (Prop_lut3_I0_O)        0.105     4.349 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.551     4.900    <hidden>
    SLICE_X49Y62         LUT4 (Prop_lut4_I2_O)        0.105     5.005 f  <hidden>
                         net (fo=7, routed)           0.628     5.633    <hidden>
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.105     5.738 r  <hidden>
                         net (fo=2, routed)           0.596     6.335    <hidden>
    SLICE_X56Y53         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102     1.102    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.179 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.250     2.429    <hidden>
    SLICE_X56Y53         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.917%)  route 0.110ns (40.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.562     1.331    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X52Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDCE (Prop_fdce_C_Q)         0.164     1.495 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/Q
                         net (fo=2, routed)           0.110     1.604    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[1]
    SLICE_X51Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.683     0.683    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.712 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.832     1.544    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X51Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.614%)  route 0.111ns (40.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.562     1.331    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X52Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDCE (Prop_fdce_C_Q)         0.164     1.495 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/Q
                         net (fo=2, routed)           0.111     1.606    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]
    SLICE_X51Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.683     0.683    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.712 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.832     1.544    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X51Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.346%)  route 0.132ns (44.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.562     1.331    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.164     1.495 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.132     1.627    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[2]
    SLICE_X49Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.683     0.683    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.712 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.831     1.543    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.606%)  route 0.148ns (47.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.562     1.331    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.164     1.495 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.148     1.642    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[1]
    SLICE_X49Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.683     0.683    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.712 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.831     1.543    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.128%)  route 0.151ns (47.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.562     1.331    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X52Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDCE (Prop_fdce_C_Q)         0.164     1.495 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/Q
                         net (fo=1, routed)           0.151     1.645    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[0]
    SLICE_X51Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.683     0.683    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.712 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.832     1.544    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X51Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.701%)  route 0.159ns (49.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.562     1.331    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X52Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDCE (Prop_fdce_C_Q)         0.164     1.495 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.159     1.654    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[2]
    SLICE_X51Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.683     0.683    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.712 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.832     1.544    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X51Y60         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.148ns (43.536%)  route 0.192ns (56.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.562     1.331    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.148     1.479 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.192     1.670    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X49Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.683     0.683    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.712 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.831     1.543    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.881%)  route 0.186ns (53.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.562     1.331    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.164     1.495 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=6, routed)           0.186     1.680    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in
    SLICE_X49Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.683     0.683    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.712 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.831     1.543    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.148ns (42.298%)  route 0.202ns (57.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.562     1.331    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.148     1.479 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/Q
                         net (fo=3, routed)           0.202     1.680    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[4]
    SLICE_X49Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.683     0.683    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.712 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.831     1.543    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.148ns (41.769%)  route 0.206ns (58.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.562     1.331    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.148     1.479 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/Q
                         net (fo=3, routed)           0.206     1.685    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[5]
    SLICE_X49Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.683     0.683    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.712 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.831     1.543    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Super_Ultra_Processor_clk_wiz_1_0
  To Clock:  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.366ns  (logic 0.379ns (27.743%)  route 0.987ns (72.257%))
  Logic Levels:           0  
  Clock Path Skew:        3.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    -1.126ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.374    -1.126    <hidden>
    SLICE_X48Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.379    -0.747 f  <hidden>
                         net (fo=6, routed)           0.987     0.240    <hidden>
    SLICE_X47Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102     1.102    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.179 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.260     2.439    <hidden>
    SLICE_X47Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.112ns  (logic 0.433ns (38.946%)  route 0.679ns (61.055%))
  Logic Levels:           0  
  Clock Path Skew:        3.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    -1.124ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.376    -1.124    <hidden>
    SLICE_X54Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDRE (Prop_fdre_C_Q)         0.433    -0.691 f  <hidden>
                         net (fo=7, routed)           0.679    -0.012    <hidden>
    SLICE_X53Y45         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102     1.102    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.179 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.263     2.442    <hidden>
    SLICE_X53Y45         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.013ns  (logic 0.433ns (42.736%)  route 0.580ns (57.264%))
  Logic Levels:           0  
  Clock Path Skew:        3.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    -1.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.362    -1.137    <hidden>
    SLICE_X54Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDRE (Prop_fdre_C_Q)         0.433    -0.704 f  <hidden>
                         net (fo=6, routed)           0.580    -0.124    <hidden>
    SLICE_X51Y54         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102     1.102    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.179 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.249     2.428    <hidden>
    SLICE_X51Y54         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.433ns (44.481%)  route 0.540ns (55.519%))
  Logic Levels:           0  
  Clock Path Skew:        3.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    -1.124ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.376    -1.124    <hidden>
    SLICE_X54Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.433    -0.691 f  <hidden>
                         net (fo=3, routed)           0.540    -0.151    <hidden>
    SLICE_X54Y45         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102     1.102    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.179 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.264     2.443    <hidden>
    SLICE_X54Y45         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.778ns  (logic 0.379ns (48.739%)  route 0.399ns (51.261%))
  Logic Levels:           0  
  Clock Path Skew:        3.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    -1.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.362    -1.137    <hidden>
    SLICE_X55Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.379    -0.758 f  <hidden>
                         net (fo=2, routed)           0.399    -0.360    <hidden>
    SLICE_X56Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102     1.102    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.179 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.250     2.429    <hidden>
    SLICE_X56Y53         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.778ns  (logic 0.379ns (48.739%)  route 0.399ns (51.261%))
  Logic Levels:           0  
  Clock Path Skew:        3.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    -1.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.362    -1.137    <hidden>
    SLICE_X55Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.379    -0.758 f  <hidden>
                         net (fo=2, routed)           0.399    -0.360    <hidden>
    SLICE_X56Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.102     1.102    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     1.179 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.250     2.429    <hidden>
    SLICE_X56Y53         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.640ns  (logic 0.304ns (47.529%)  route 0.336ns (52.471%))
  Logic Levels:           0  
  Clock Path Skew:        4.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    -1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.250    -1.557    <hidden>
    SLICE_X55Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.304    -1.253 f  <hidden>
                         net (fo=2, routed)           0.336    -0.918    <hidden>
    SLICE_X56Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289     1.289    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.370 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.362     2.732    <hidden>
    SLICE_X56Y53         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.640ns  (logic 0.304ns (47.529%)  route 0.336ns (52.471%))
  Logic Levels:           0  
  Clock Path Skew:        4.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    -1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.250    -1.557    <hidden>
    SLICE_X55Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.304    -1.253 f  <hidden>
                         net (fo=2, routed)           0.336    -0.918    <hidden>
    SLICE_X56Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289     1.289    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.370 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.362     2.732    <hidden>
    SLICE_X56Y53         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.808ns  (logic 0.347ns (42.922%)  route 0.461ns (57.078%))
  Logic Levels:           0  
  Clock Path Skew:        4.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.746ns
    Source Clock Delay      (SCD):    -1.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.264    -1.544    <hidden>
    SLICE_X54Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.347    -1.197 f  <hidden>
                         net (fo=3, routed)           0.461    -0.735    <hidden>
    SLICE_X54Y45         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289     1.289    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.370 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.376     2.746    <hidden>
    SLICE_X54Y45         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.840ns  (logic 0.347ns (41.300%)  route 0.493ns (58.700%))
  Logic Levels:           0  
  Clock Path Skew:        4.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    -1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.250    -1.557    <hidden>
    SLICE_X54Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDRE (Prop_fdre_C_Q)         0.347    -1.210 f  <hidden>
                         net (fo=6, routed)           0.493    -0.717    <hidden>
    SLICE_X51Y54         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289     1.289    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.370 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.360     2.730    <hidden>
    SLICE_X51Y54         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.926ns  (logic 0.347ns (37.481%)  route 0.579ns (62.519%))
  Logic Levels:           0  
  Clock Path Skew:        4.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    -1.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.264    -1.544    <hidden>
    SLICE_X54Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDRE (Prop_fdre_C_Q)         0.347    -1.197 f  <hidden>
                         net (fo=7, routed)           0.579    -0.618    <hidden>
    SLICE_X53Y45         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289     1.289    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.370 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.374     2.744    <hidden>
    SLICE_X53Y45         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.153ns  (logic 0.304ns (26.364%)  route 0.849ns (73.636%))
  Logic Levels:           0  
  Clock Path Skew:        4.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    -1.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.263    -1.545    <hidden>
    SLICE_X48Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.304    -1.241 f  <hidden>
                         net (fo=6, routed)           0.849    -0.391    <hidden>
    SLICE_X47Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289     1.289    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.370 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.370     2.740    <hidden>
    SLICE_X47Y47         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_Super_Ultra_Processor_clk_wiz_1_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.540ns  (logic 1.520ns (33.489%)  route 3.019ns (66.511%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    G16                  IBUF (Prop_ibuf_I_O)         1.415     1.415 f  reset_rtl_0_IBUF_inst/O
                         net (fo=1, routed)           2.762     4.177    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X51Y62         LUT2 (Prop_lut2_I1_O)        0.105     4.282 r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.258     4.540    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X51Y61         FDRE                                         r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.246    -1.561    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X51Y61         FDRE                                         r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.847ns  (logic 0.297ns (16.091%)  route 1.549ns (83.909%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    G16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 f  reset_rtl_0_IBUF_inst/O
                         net (fo=1, routed)           1.442     1.694    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X51Y62         LUT2 (Prop_lut2_I1_O)        0.045     1.739 r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.108     1.847    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X51Y61         FDRE                                         r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.832    -0.867    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X51Y61         FDRE                                         r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_Super_Ultra_Processor_clk_wiz_1_0

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.177ns  (logic 2.898ns (46.914%)  route 3.279ns (53.086%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564     1.564    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.645 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.369     3.014    <hidden>
    SLICE_X42Y48         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     4.346 r  <hidden>
                         net (fo=1, routed)           1.067     5.413    <hidden>
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.704     6.117 r  <hidden>
                         net (fo=1, routed)           0.000     6.117    <hidden>
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.215 r  <hidden>
                         net (fo=1, routed)           0.000     6.215    <hidden>
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     6.460 r  <hidden>
                         net (fo=2, routed)           0.867     7.327    <hidden>
    SLICE_X50Y54         LUT3 (Prop_lut3_I1_O)        0.309     7.636 r  <hidden>
                         net (fo=1, routed)           0.788     8.424    <hidden>
    SLICE_X50Y51         LUT6 (Prop_lut6_I4_O)        0.105     8.529 r  <hidden>
                         net (fo=2, routed)           0.557     9.086    <hidden>
    SLICE_X53Y48         LUT6 (Prop_lut6_I5_O)        0.105     9.191 r  <hidden>
                         net (fo=1, routed)           0.000     9.191    <hidden>
    SLICE_X53Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.263    -1.545    <hidden>
    SLICE_X53Y48         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.173ns  (logic 2.898ns (46.944%)  route 3.275ns (53.056%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564     1.564    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.645 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.369     3.014    <hidden>
    SLICE_X42Y48         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     4.346 r  <hidden>
                         net (fo=1, routed)           1.067     5.413    <hidden>
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.704     6.117 r  <hidden>
                         net (fo=1, routed)           0.000     6.117    <hidden>
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.215 r  <hidden>
                         net (fo=1, routed)           0.000     6.215    <hidden>
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     6.460 r  <hidden>
                         net (fo=2, routed)           0.867     7.327    <hidden>
    SLICE_X50Y54         LUT3 (Prop_lut3_I1_O)        0.309     7.636 r  <hidden>
                         net (fo=1, routed)           0.788     8.424    <hidden>
    SLICE_X50Y51         LUT6 (Prop_lut6_I4_O)        0.105     8.529 r  <hidden>
                         net (fo=2, routed)           0.553     9.082    <hidden>
    SLICE_X53Y48         LUT6 (Prop_lut6_I4_O)        0.105     9.187 r  <hidden>
                         net (fo=1, routed)           0.000     9.187    <hidden>
    SLICE_X53Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.263    -1.545    <hidden>
    SLICE_X53Y48         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.446ns  (logic 2.379ns (69.037%)  route 1.067ns (30.963%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564     1.564    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.645 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.369     3.014    <hidden>
    SLICE_X42Y48         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     4.346 r  <hidden>
                         net (fo=1, routed)           1.067     5.413    <hidden>
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.704     6.117 r  <hidden>
                         net (fo=1, routed)           0.000     6.117    <hidden>
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.215 r  <hidden>
                         net (fo=1, routed)           0.000     6.215    <hidden>
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     6.460 r  <hidden>
                         net (fo=2, routed)           0.000     6.460    <hidden>
    SLICE_X43Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.245    -1.562    <hidden>
    SLICE_X43Y54         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.888ns  (logic 0.939ns (32.519%)  route 1.949ns (67.481%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564     1.564    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.645 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.369     3.014    <hidden>
    SLICE_X29Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.379     3.393 r  <hidden>
                         net (fo=2, routed)           0.885     4.277    <hidden>
    SLICE_X29Y48         LUT5 (Prop_lut5_I1_O)        0.115     4.392 r  <hidden>
                         net (fo=6, routed)           1.064     5.456    <hidden>
    SLICE_X31Y51         LUT4 (Prop_lut4_I3_O)        0.267     5.723 r  <hidden>
                         net (fo=1, routed)           0.000     5.723    <hidden>
    SLICE_X31Y51         MUXF7 (Prop_muxf7_I0_O)      0.178     5.901 r  <hidden>
                         net (fo=1, routed)           0.000     5.901    <hidden>
    SLICE_X31Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.244    -1.563    <hidden>
    SLICE_X31Y51         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.808ns  (logic 0.967ns (34.443%)  route 1.841ns (65.557%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564     1.564    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.645 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.369     3.014    <hidden>
    SLICE_X29Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.379     3.393 r  <hidden>
                         net (fo=2, routed)           0.885     4.277    <hidden>
    SLICE_X29Y48         LUT5 (Prop_lut5_I1_O)        0.115     4.392 r  <hidden>
                         net (fo=6, routed)           0.956     5.348    <hidden>
    SLICE_X31Y52         LUT3 (Prop_lut3_I2_O)        0.267     5.615 r  <hidden>
                         net (fo=1, routed)           0.000     5.615    <hidden>
    SLICE_X31Y52         MUXF7 (Prop_muxf7_I1_O)      0.206     5.821 r  <hidden>
                         net (fo=1, routed)           0.000     5.821    <hidden>
    SLICE_X31Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.244    -1.563    <hidden>
    SLICE_X31Y52         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.777ns  (logic 0.771ns (27.768%)  route 2.006ns (72.232%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -4.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564     1.564    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.645 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.369     3.014    <hidden>
    SLICE_X29Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.379     3.393 r  <hidden>
                         net (fo=2, routed)           0.486     3.879    <hidden>
    SLICE_X29Y45         LUT6 (Prop_lut6_I3_O)        0.105     3.984 r  <hidden>
                         net (fo=6, routed)           1.519     5.503    <hidden>
    SLICE_X31Y53         LUT3 (Prop_lut3_I2_O)        0.105     5.608 r  <hidden>
                         net (fo=1, routed)           0.000     5.608    <hidden>
    SLICE_X31Y53         MUXF7 (Prop_muxf7_I1_O)      0.182     5.790 r  <hidden>
                         net (fo=1, routed)           0.000     5.790    <hidden>
    SLICE_X31Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.244    -1.563    <hidden>
    SLICE_X31Y53         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.769ns  (logic 0.951ns (34.339%)  route 1.818ns (65.661%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564     1.564    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.645 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.368     3.013    <hidden>
    SLICE_X31Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.379     3.392 r  <hidden>
                         net (fo=2, routed)           0.896     4.288    <hidden>
    SLICE_X31Y45         LUT5 (Prop_lut5_I1_O)        0.115     4.403 r  <hidden>
                         net (fo=3, routed)           0.923     5.325    <hidden>
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.275     5.600 r  <hidden>
                         net (fo=1, routed)           0.000     5.600    <hidden>
    SLICE_X35Y44         MUXF7 (Prop_muxf7_I1_O)      0.182     5.782 r  <hidden>
                         net (fo=1, routed)           0.000     5.782    <hidden>
    SLICE_X35Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.255    -1.553    <hidden>
    SLICE_X35Y44         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.728ns  (logic 0.971ns (35.589%)  route 1.757ns (64.411%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564     1.564    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.645 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.368     3.013    <hidden>
    SLICE_X31Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.379     3.392 r  <hidden>
                         net (fo=2, routed)           1.063     4.455    <hidden>
    SLICE_X31Y49         LUT5 (Prop_lut5_I1_O)        0.118     4.573 r  <hidden>
                         net (fo=3, routed)           0.694     5.267    <hidden>
    SLICE_X32Y50         LUT3 (Prop_lut3_I2_O)        0.268     5.535 r  <hidden>
                         net (fo=1, routed)           0.000     5.535    <hidden>
    SLICE_X32Y50         MUXF7 (Prop_muxf7_I1_O)      0.206     5.741 r  <hidden>
                         net (fo=1, routed)           0.000     5.741    <hidden>
    SLICE_X32Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.244    -1.563    <hidden>
    SLICE_X32Y50         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.670ns  (logic 1.078ns (40.372%)  route 1.592ns (59.628%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564     1.564    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.645 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.369     3.014    <hidden>
    SLICE_X29Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.348     3.362 r  <hidden>
                         net (fo=2, routed)           0.889     4.251    <hidden>
    SLICE_X29Y50         LUT5 (Prop_lut5_I1_O)        0.249     4.500 r  <hidden>
                         net (fo=6, routed)           0.703     5.203    <hidden>
    SLICE_X31Y51         LUT3 (Prop_lut3_I2_O)        0.275     5.478 r  <hidden>
                         net (fo=1, routed)           0.000     5.478    <hidden>
    SLICE_X31Y51         MUXF7 (Prop_muxf7_I1_O)      0.206     5.684 r  <hidden>
                         net (fo=1, routed)           0.000     5.684    <hidden>
    SLICE_X31Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.244    -1.563    <hidden>
    SLICE_X31Y51         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.650ns  (logic 0.943ns (35.580%)  route 1.707ns (64.420%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564     1.564    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.645 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.369     3.014    <hidden>
    SLICE_X29Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.379     3.393 r  <hidden>
                         net (fo=2, routed)           0.683     4.076    <hidden>
    SLICE_X29Y45         LUT5 (Prop_lut5_I1_O)        0.115     4.191 r  <hidden>
                         net (fo=6, routed)           1.024     5.215    <hidden>
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.267     5.482 r  <hidden>
                         net (fo=1, routed)           0.000     5.482    <hidden>
    SLICE_X36Y45         MUXF7 (Prop_muxf7_I1_O)      0.182     5.664 r  <hidden>
                         net (fo=1, routed)           0.000     5.664    <hidden>
    SLICE_X36Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.258    -1.550    <hidden>
    SLICE_X36Y45         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[4].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.569%)  route 0.115ns (47.431%))
  Logic Levels:           0  
  Clock Path Skew:        -2.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.560     1.329    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y60         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.128     1.457 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/Q
                         net (fo=2, routed)           0.115     1.572    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[4].D16.SRL16E_I/Use_UART.fifo_Din[0]
    SLICE_X46Y60         SRL16E                                       r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[4].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.830    -0.870    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[4].D16.SRL16E_I/S_AXI_ACLK
    SLICE_X46Y60         SRL16E                                       r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[4].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[6].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        -2.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.560     1.329    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X47Y60         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141     1.470 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/Q
                         net (fo=2, routed)           0.108     1.578    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[6].D16.SRL16E_I/Use_UART.fifo_Din[0]
    SLICE_X46Y60         SRL16E                                       r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[6].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.830    -0.870    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[6].D16.SRL16E_I/S_AXI_ACLK
    SLICE_X46Y60         SRL16E                                       r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[6].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[2].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.826%)  route 0.131ns (48.174%))
  Logic Levels:           0  
  Clock Path Skew:        -2.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.560     1.329    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y60         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.141     1.470 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/Q
                         net (fo=2, routed)           0.131     1.601    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[2].D16.SRL16E_I/Use_UART.fifo_Din[0]
    SLICE_X42Y60         SRL16E                                       r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[2].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.829    -0.871    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[2].D16.SRL16E_I/S_AXI_ACLK
    SLICE_X42Y60         SRL16E                                       r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[2].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[0].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.709%)  route 0.132ns (48.291%))
  Logic Levels:           0  
  Clock Path Skew:        -2.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.560     1.329    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y60         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.141     1.470 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/Q
                         net (fo=2, routed)           0.132     1.601    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[0].D16.SRL16E_I/Use_UART.fifo_Din[0]
    SLICE_X42Y60         SRL16E                                       r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[0].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.829    -0.871    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[0].D16.SRL16E_I/S_AXI_ACLK
    SLICE_X42Y60         SRL16E                                       r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[0].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[1].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.656%)  route 0.182ns (56.344%))
  Logic Levels:           0  
  Clock Path Skew:        -2.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.560     1.329    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y60         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.141     1.470 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/Q
                         net (fo=2, routed)           0.182     1.652    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[1].D16.SRL16E_I/Use_UART.fifo_Din[0]
    SLICE_X42Y60         SRL16E                                       r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[1].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.829    -0.871    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[1].D16.SRL16E_I/S_AXI_ACLK
    SLICE_X42Y60         SRL16E                                       r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[1].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.053%)  route 0.179ns (55.947%))
  Logic Levels:           0  
  Clock Path Skew:        -2.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.563     1.332    <hidden>
    SLICE_X55Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.141     1.473 f  <hidden>
                         net (fo=1, routed)           0.179     1.652    <hidden>
    SLICE_X56Y59         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.833    -0.866    <hidden>
    SLICE_X56Y59         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[3].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.630%)  route 0.234ns (62.370%))
  Logic Levels:           0  
  Clock Path Skew:        -2.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.560     1.329    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X44Y60         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.141     1.470 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/Q
                         net (fo=2, routed)           0.234     1.703    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[3].D16.SRL16E_I/Use_UART.fifo_Din[0]
    SLICE_X42Y60         SRL16E                                       r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[3].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.829    -0.871    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[3].D16.SRL16E_I/S_AXI_ACLK
    SLICE_X42Y60         SRL16E                                       r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[3].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.339%)  route 0.295ns (67.661%))
  Logic Levels:           0  
  Clock Path Skew:        -2.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.563     1.331    <hidden>
    SLICE_X28Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     1.472 r  <hidden>
                         net (fo=1, routed)           0.295     1.767    <hidden>
    SLICE_X14Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.836    -0.864    <hidden>
    SLICE_X14Y46         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.874%)  route 0.293ns (64.126%))
  Logic Levels:           0  
  Clock Path Skew:        -2.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.563     1.332    <hidden>
    SLICE_X54Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.164     1.496 r  <hidden>
                         net (fo=1, routed)           0.293     1.789    <hidden>
    SLICE_X53Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.838    -0.862    <hidden>
    SLICE_X53Y48         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[7].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.935%)  route 0.364ns (72.065%))
  Logic Levels:           0  
  Clock Path Skew:        -2.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.560     1.329    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X47Y60         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141     1.470 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/Q
                         net (fo=1, routed)           0.364     1.833    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[7].D16.SRL16E_I/Use_UART.fifo_Din[0]
    SLICE_X46Y60         SRL16E                                       r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[7].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.830    -0.870    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[7].D16.SRL16E_I/S_AXI_ACLK
    SLICE_X46Y60         SRL16E                                       r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[7].D16.SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_Super_Ultra_Processor_clk_wiz_1_0

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.022ns  (logic 0.538ns (52.622%)  route 0.484ns (47.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289     1.289    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.370 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.356     2.726    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y62         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.433     3.159 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.227     3.386    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/mb_debug_sys_rst
    SLICE_X51Y62         LUT2 (Prop_lut2_I0_O)        0.105     3.491 r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.258     3.749    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X51Y61         FDRE                                         r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.246    -1.561    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X51Y61         FDRE                                         r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Write_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.216ns  (logic 0.594ns (26.810%)  route 1.622ns (73.190%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -4.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    2.726ns = ( 19.393 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289    17.955    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.036 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.356    19.393    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.384    19.777 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=10, routed)          0.961    20.737    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X51Y63         LUT4 (Prop_lut4_I3_O)        0.105    20.842 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Write_i_2/O
                         net (fo=2, routed)           0.661    21.503    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Write_i_2_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.105    21.608 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Write_i_1/O
                         net (fo=1, routed)           0.000    21.608    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Write4_out
    SLICE_X51Y62         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.246    -1.561    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X51Y62         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Write_reg/C

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Read_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.214ns  (logic 0.594ns (26.834%)  route 1.620ns (73.166%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -4.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    2.726ns = ( 19.393 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289    17.955    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.036 f  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.356    19.393    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y61         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.384    19.777 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=10, routed)          0.961    20.737    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X51Y63         LUT4 (Prop_lut4_I3_O)        0.105    20.842 f  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Write_i_2/O
                         net (fo=2, routed)           0.659    21.501    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Write_i_2_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.105    21.606 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Read_i_1/O
                         net (fo=1, routed)           0.000    21.606    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Read2_out
    SLICE_X51Y62         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.246    -1.561    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X51Y62         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Read_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.423ns  (logic 1.775ns (40.127%)  route 2.648ns (59.873%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289     1.289    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.370 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.370     2.740    <hidden>
    SLICE_X46Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.433     3.173 r  <hidden>
                         net (fo=4, routed)           0.436     3.609    <hidden>
    SLICE_X43Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     4.089 r  <hidden>
                         net (fo=1, routed)           0.000     4.089    <hidden>
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.187 r  <hidden>
                         net (fo=1, routed)           0.000     4.187    <hidden>
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     4.432 r  <hidden>
                         net (fo=2, routed)           0.867     5.299    <hidden>
    SLICE_X50Y54         LUT3 (Prop_lut3_I1_O)        0.309     5.608 r  <hidden>
                         net (fo=1, routed)           0.788     6.396    <hidden>
    SLICE_X50Y51         LUT6 (Prop_lut6_I4_O)        0.105     6.501 r  <hidden>
                         net (fo=2, routed)           0.557     7.058    <hidden>
    SLICE_X53Y48         LUT6 (Prop_lut6_I5_O)        0.105     7.163 r  <hidden>
                         net (fo=1, routed)           0.000     7.163    <hidden>
    SLICE_X53Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.263    -1.545    <hidden>
    SLICE_X53Y48         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.419ns  (logic 1.775ns (40.163%)  route 2.644ns (59.837%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289     1.289    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.370 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.370     2.740    <hidden>
    SLICE_X46Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.433     3.173 r  <hidden>
                         net (fo=4, routed)           0.436     3.609    <hidden>
    SLICE_X43Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     4.089 r  <hidden>
                         net (fo=1, routed)           0.000     4.089    <hidden>
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.187 r  <hidden>
                         net (fo=1, routed)           0.000     4.187    <hidden>
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     4.432 r  <hidden>
                         net (fo=2, routed)           0.867     5.299    <hidden>
    SLICE_X50Y54         LUT3 (Prop_lut3_I1_O)        0.309     5.608 r  <hidden>
                         net (fo=1, routed)           0.788     6.396    <hidden>
    SLICE_X50Y51         LUT6 (Prop_lut6_I4_O)        0.105     6.501 r  <hidden>
                         net (fo=2, routed)           0.553     7.054    <hidden>
    SLICE_X53Y48         LUT6 (Prop_lut6_I4_O)        0.105     7.159 r  <hidden>
                         net (fo=1, routed)           0.000     7.159    <hidden>
    SLICE_X53Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.263    -1.545    <hidden>
    SLICE_X53Y48         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.010ns  (logic 0.643ns (31.989%)  route 1.367ns (68.011%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289     1.289    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.370 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.370     2.740    <hidden>
    SLICE_X46Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.433     3.173 r  <hidden>
                         net (fo=4, routed)           0.734     3.907    <hidden>
    SLICE_X53Y46         LUT6 (Prop_lut6_I0_O)        0.105     4.012 f  <hidden>
                         net (fo=2, routed)           0.633     4.645    <hidden>
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.105     4.750 r  <hidden>
                         net (fo=1, routed)           0.000     4.750    <hidden>
    SLICE_X53Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.263    -1.545    <hidden>
    SLICE_X53Y47         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.781ns  (logic 0.643ns (36.095%)  route 1.138ns (63.905%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289     1.289    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.370 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.370     2.740    <hidden>
    SLICE_X46Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.433     3.173 r  <hidden>
                         net (fo=4, routed)           0.592     3.765    <hidden>
    SLICE_X53Y47         LUT5 (Prop_lut5_I4_O)        0.105     3.870 f  <hidden>
                         net (fo=1, routed)           0.546     4.416    <hidden>
    SLICE_X53Y47         LUT6 (Prop_lut6_I3_O)        0.105     4.521 r  <hidden>
                         net (fo=1, routed)           0.000     4.521    <hidden>
    SLICE_X53Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.263    -1.545    <hidden>
    SLICE_X53Y47         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.781ns  (logic 0.643ns (36.102%)  route 1.138ns (63.898%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -4.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289     1.289    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.370 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.370     2.740    <hidden>
    SLICE_X46Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.433     3.173 r  <hidden>
                         net (fo=4, routed)           0.734     3.907    <hidden>
    SLICE_X53Y46         LUT6 (Prop_lut6_I0_O)        0.105     4.012 f  <hidden>
                         net (fo=2, routed)           0.404     4.416    <hidden>
    SLICE_X53Y47         LUT6 (Prop_lut6_I3_O)        0.105     4.521 r  <hidden>
                         net (fo=1, routed)           0.000     4.521    <hidden>
    SLICE_X53Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.263    -1.545    <hidden>
    SLICE_X53Y47         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.692ns  (logic 1.256ns (74.226%)  route 0.436ns (25.774%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289     1.289    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.370 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.370     2.740    <hidden>
    SLICE_X46Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.433     3.173 r  <hidden>
                         net (fo=4, routed)           0.436     3.609    <hidden>
    SLICE_X43Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     4.089 r  <hidden>
                         net (fo=1, routed)           0.000     4.089    <hidden>
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.187 r  <hidden>
                         net (fo=1, routed)           0.000     4.187    <hidden>
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     4.432 r  <hidden>
                         net (fo=2, routed)           0.000     4.432    <hidden>
    SLICE_X43Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.245    -1.562    <hidden>
    SLICE_X43Y54         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.445ns  (logic 0.484ns (33.500%)  route 0.961ns (66.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    2.725ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.289     1.289    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.370 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.355     2.725    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.379     3.104 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.464     3.569    <hidden>
    SLICE_X49Y63         LUT2 (Prop_lut2_I1_O)        0.105     3.674 r  <hidden>
                         net (fo=1, routed)           0.496     4.170    <hidden>
    SLICE_X49Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.248    -1.559    <hidden>
    SLICE_X49Y59         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.481%)  route 0.213ns (50.519%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.583     0.583    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.609 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.561     1.170    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y62         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.164     1.334 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.106     1.439    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/mb_debug_sys_rst
    SLICE_X51Y62         LUT2 (Prop_lut2_I0_O)        0.045     1.484 r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.108     1.592    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X51Y61         FDRE                                         r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.832    -0.867    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X51Y61         FDRE                                         r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.169%)  route 0.109ns (39.831%))
  Logic Levels:           0  
  Clock Path Skew:        -2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.583     0.583    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.609 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.566     1.175    <hidden>
    SLICE_X54Y45         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDCE (Prop_fdce_C_Q)         0.164     1.339 r  <hidden>
                         net (fo=1, routed)           0.109     1.447    <hidden>
    SLICE_X54Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.837    -0.863    <hidden>
    SLICE_X54Y44         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.394%)  route 0.170ns (54.606%))
  Logic Levels:           0  
  Clock Path Skew:        -2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.583     0.583    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.609 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.565     1.174    <hidden>
    SLICE_X47Y47         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.141     1.315 r  <hidden>
                         net (fo=1, routed)           0.170     1.484    <hidden>
    SLICE_X47Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.834    -0.866    <hidden>
    SLICE_X47Y44         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.027%)  route 0.172ns (54.973%))
  Logic Levels:           0  
  Clock Path Skew:        -2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.583     0.583    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.609 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.564     1.173    <hidden>
    SLICE_X51Y54         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDCE (Prop_fdce_C_Q)         0.141     1.314 r  <hidden>
                         net (fo=1, routed)           0.172     1.486    <hidden>
    SLICE_X54Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.834    -0.865    <hidden>
    SLICE_X54Y54         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.708%)  route 0.159ns (49.292%))
  Logic Levels:           0  
  Clock Path Skew:        -2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.583     0.583    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.609 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.566     1.175    <hidden>
    SLICE_X56Y53         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDCE (Prop_fdce_C_Q)         0.164     1.339 r  <hidden>
                         net (fo=1, routed)           0.159     1.498    <hidden>
    SLICE_X56Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.834    -0.865    <hidden>
    SLICE_X56Y54         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.490%)  route 0.235ns (62.510%))
  Logic Levels:           0  
  Clock Path Skew:        -2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    1.169ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.583     0.583    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.609 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.560     1.169    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141     1.310 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.235     1.545    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered
    SLICE_X47Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.826    -0.873    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X47Y63         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_1_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.363%)  route 0.258ns (64.637%))
  Logic Levels:           0  
  Clock Path Skew:        -2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.583     0.583    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.609 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.566     1.175    <hidden>
    SLICE_X53Y45         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDCE (Prop_fdce_C_Q)         0.141     1.316 r  <hidden>
                         net (fo=1, routed)           0.258     1.573    <hidden>
    SLICE_X54Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.838    -0.862    <hidden>
    SLICE_X54Y47         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.094%)  route 0.244ns (53.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.583     0.583    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.609 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.564     1.173    <hidden>
    SLICE_X46Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164     1.337 r  <hidden>
                         net (fo=1, routed)           0.244     1.581    <hidden>
    SLICE_X47Y44         LUT5 (Prop_lut5_I1_O)        0.045     1.626 r  <hidden>
                         net (fo=1, routed)           0.000     1.626    <hidden>
    SLICE_X47Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.834    -0.866    <hidden>
    SLICE_X47Y44         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                            (rising edge-triggered cell FDCE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.220%)  route 0.326ns (69.780%))
  Logic Levels:           0  
  Clock Path Skew:        -2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.583     0.583    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.609 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.561     1.170    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y62         FDCE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDCE (Prop_fdce_C_Q)         0.141     1.311 r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/Q
                         net (fo=1, routed)           0.326     1.636    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute
    SLICE_X51Y62         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.830    -0.869    Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X51Y62         FDRE                                         r  Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.487ns  (logic 0.209ns (42.928%)  route 0.278ns (57.072%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.583     0.583    Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.609 r  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.564     1.173    <hidden>
    SLICE_X46Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164     1.337 r  <hidden>
                         net (fo=1, routed)           0.278     1.614    <hidden>
    SLICE_X47Y44         LUT4 (Prop_lut4_I0_O)        0.045     1.659 r  <hidden>
                         net (fo=1, routed)           0.000     1.659    <hidden>
    SLICE_X47Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.834    -0.866    <hidden>
    SLICE_X47Y44         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Super_Ultra_Processor_clk_wiz_1_0
  To Clock:  clk_out1_Super_Ultra_Processor_clk_wiz_1_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.290ns  (logic 0.484ns (37.515%)  route 0.806ns (62.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    -1.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.351    -1.148    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X47Y63         FDRE                                         r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.379    -0.769 r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.310    -0.460    <hidden>
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.105    -0.355 r  <hidden>
                         net (fo=1, routed)           0.496     0.142    <hidden>
    SLICE_X49Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.248    -1.559    <hidden>
    SLICE_X49Y59         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.075ns  (logic 0.388ns (36.088%)  route 0.687ns (63.912%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.141ns
    Source Clock Delay      (SCD):    -1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.242    -1.565    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X47Y63         FDRE                                         r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.304    -1.261 r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.272    -0.989    <hidden>
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.084    -0.905 r  <hidden>
                         net (fo=1, routed)           0.415    -0.490    <hidden>
    SLICE_X49Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.358    -1.141    <hidden>
    SLICE_X49Y59         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Super_Ultra_Processor_clk_wiz_1_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_val_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sda_io_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.773ns  (logic 3.811ns (56.272%)  route 2.962ns (43.728%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.350    -1.149    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sys_clk_i
    SLICE_X31Y62         FDPE                                         r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDPE (Prop_fdpe_C_Q)         0.379    -0.770 f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_val_reg/Q
                         net (fo=2, routed)           0.519    -0.251    sda_out_0
    SLICE_X31Y63         LUT2 (Prop_lut2_I1_O)        0.105    -0.146 f  sda_io_0_IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.443     2.296    sda_io_0_IOBUF_inst/T
    J22                  OBUFT (TriStatE_obuft_T_O)
                                                      3.327     5.624 r  sda_io_0_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.624    sda_io_0
    J22                                                               r  sda_io_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/scl_int_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_scl_o_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.980ns  (logic 3.672ns (61.410%)  route 2.308ns (38.590%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.920    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.001 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.581    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.500 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.349    -1.150    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sys_clk_i
    SLICE_X31Y63         FDPE                                         r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/scl_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDPE (Prop_fdpe_C_Q)         0.379    -0.771 r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/scl_int_reg/Q
                         net (fo=2, routed)           2.308     1.536    seg_scl_o_0_OBUF
    K22                  OBUF (Prop_obuf_I_O)         3.293     4.829 r  seg_scl_o_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.829    seg_scl_o_0
    K22                                                               r  seg_scl_o_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/scl_int_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_scl_o_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.389ns (61.971%)  route 0.853ns (38.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.547 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.061    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.035 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.557    -0.478    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sys_clk_i
    SLICE_X31Y63         FDPE                                         r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/scl_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.337 r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/scl_int_reg/Q
                         net (fo=2, routed)           0.853     0.515    seg_scl_o_0_OBUF
    K22                  OBUF (Prop_obuf_I_O)         1.248     1.764 r  seg_scl_o_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.764    seg_scl_o_0
    K22                                                               r  seg_scl_o_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sda_io_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.398ns  (logic 1.010ns (42.112%)  route 1.388ns (57.888%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.813    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.547 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.061    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.035 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.557    -0.478    Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sys_clk_i
    SLICE_X31Y63         FDCE                                         r  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.337 f  Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/sda_out_en_reg/Q
                         net (fo=2, routed)           0.206    -0.132    sda_out_en_0
    SLICE_X31Y63         LUT2 (Prop_lut2_I0_O)        0.045    -0.087 r  sda_io_0_IOBUF_inst_i_1/O
                         net (fo=1, routed)           1.183     1.096    sda_io_0_IOBUF_inst/T
    J22                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.920 r  sda_io_0_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.920    sda_io_0
    J22                                                               r  sda_io_0 (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_Super_Ultra_Processor_clk_wiz_1_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.196ns  (logic 0.105ns (4.782%)  route 2.091ns (95.218%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.091     2.091    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X51Y61         LUT4 (Prop_lut4_I0_O)        0.105     2.196 r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     2.196    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X51Y61         FDRE                                         r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.817     0.817 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.820    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -4.237 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.807 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        1.246    -1.561    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X51Y61         FDRE                                         r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Super_Ultra_Processor_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.070ns  (logic 0.045ns (4.206%)  route 1.025ns (95.794%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      1.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.879ns
    Phase Error              (PE):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.025     1.025    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X51Y61         LUT4 (Prop_lut4_I0_O)        0.045     1.070 r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.070    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X51Y61         FDRE                                         r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Super_Ultra_Processor_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.884    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_in1_Super_Ultra_Processor_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.258 r  Super_Ultra_Processor_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.729    Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1_Super_Ultra_Processor_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.700 r  Super_Ultra_Processor_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1502, routed)        0.832    -0.867    Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X51Y61         FDRE                                         r  Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C





