/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [18:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [16:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [26:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [7:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  reg [3:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  reg [11:0] celloutsig_0_31z;
  wire [16:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  reg [5:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [25:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [22:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [16:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  reg [6:0] celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~celloutsig_0_2z[0];
  assign celloutsig_1_12z = ~in_data[109];
  assign celloutsig_1_17z = ~in_data[101];
  assign celloutsig_0_10z = ~celloutsig_0_8z[2];
  assign celloutsig_0_13z = ~celloutsig_0_0z;
  assign celloutsig_0_14z = ~celloutsig_0_25z;
  assign celloutsig_0_16z = ~celloutsig_0_11z;
  assign celloutsig_0_0z = in_data[74:71] && in_data[84:81];
  assign celloutsig_1_9z = in_data[143:137] && { celloutsig_1_1z[8:3], celloutsig_1_17z };
  assign celloutsig_1_0z = ! in_data[165:158];
  assign celloutsig_1_7z = ! { in_data[191:190], celloutsig_1_2z };
  assign celloutsig_0_24z = ! { celloutsig_0_17z[16], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_26z = ! { celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_0_27z = ! { celloutsig_0_17z[6:5], celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_40z = { celloutsig_0_28z[4:2], celloutsig_0_30z, celloutsig_0_13z, celloutsig_0_27z } < { celloutsig_0_8z, celloutsig_0_39z, celloutsig_0_10z };
  assign celloutsig_0_41z = { celloutsig_0_32z[14:11], celloutsig_0_10z } < { celloutsig_0_32z[1:0], celloutsig_0_11z, celloutsig_0_25z, celloutsig_0_25z };
  assign celloutsig_1_5z = celloutsig_1_4z[12:3] < celloutsig_1_4z[13:4];
  assign celloutsig_1_8z = { celloutsig_1_1z[15:13], celloutsig_1_2z } < { celloutsig_1_17z, celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_7z };
  assign celloutsig_1_13z = { celloutsig_1_1z[8:6], in_data[101], celloutsig_1_9z, celloutsig_1_7z, in_data[101], celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_10z } < { celloutsig_1_4z[13:6], celloutsig_1_17z, celloutsig_1_7z };
  assign celloutsig_0_5z = { in_data[75:33], celloutsig_0_3z } < { in_data[39:1], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_19z = { celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_17z, celloutsig_1_2z, celloutsig_1_17z, celloutsig_1_9z } < { celloutsig_1_15z[18:16], celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_17z };
  assign celloutsig_0_7z = { in_data[42:38], celloutsig_0_0z, celloutsig_0_1z } < { celloutsig_0_6z[1], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_25z = { celloutsig_0_2z[2], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z } < { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_20z = { in_data[61:45], celloutsig_0_6z } < { celloutsig_0_19z[22:4], celloutsig_0_10z };
  assign celloutsig_0_29z = { celloutsig_0_19z[22:9], celloutsig_0_5z, celloutsig_0_2z[0], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_16z } < { in_data[18:0], celloutsig_0_27z };
  assign celloutsig_1_10z = celloutsig_1_3z[5:2] !== { celloutsig_1_4z[3:1], celloutsig_1_9z };
  assign celloutsig_0_11z = { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_3z } !== { in_data[9:2], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_25z };
  assign celloutsig_0_1z = in_data[55:44] !== in_data[94:83];
  assign celloutsig_0_15z = { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_4z } !== { in_data[66:61], celloutsig_0_4z, celloutsig_0_25z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_18z = celloutsig_0_12z[17:9] !== { celloutsig_0_12z[13:12], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_33z = celloutsig_0_31z[8:0] !== { celloutsig_0_3z, celloutsig_0_24z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_25z };
  assign celloutsig_1_1z = { in_data[170:158], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >> in_data[164:148];
  assign celloutsig_1_2z = celloutsig_1_1z[8:2] >> celloutsig_1_1z[14:8];
  assign celloutsig_0_4z = in_data[28:26] >> celloutsig_0_2z[2:0];
  assign celloutsig_1_4z = { celloutsig_1_1z[11:6], celloutsig_1_0z, celloutsig_1_3z } >> in_data[180:167];
  assign celloutsig_1_15z = { celloutsig_1_4z[8:0], celloutsig_1_7z, celloutsig_1_13z, in_data[101], celloutsig_1_3z, celloutsig_1_3z } >> { celloutsig_1_4z[8:0], celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_3z };
  assign celloutsig_1_18z = { in_data[158:147], in_data[101], celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_7z } >> { celloutsig_1_15z[24:4], celloutsig_1_13z, celloutsig_1_5z };
  assign celloutsig_0_6z = celloutsig_0_2z[2:0] >> { celloutsig_0_4z[2:1], celloutsig_0_3z };
  assign celloutsig_0_8z = { celloutsig_0_4z[2:1], celloutsig_0_3z } >> celloutsig_0_6z;
  assign celloutsig_0_17z = { celloutsig_0_12z[7:2], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_1z } >> { celloutsig_0_12z[14:3], celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_6z };
  assign celloutsig_0_28z = { celloutsig_0_19z[26:23], celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_13z } >> celloutsig_0_12z[14:7];
  assign celloutsig_0_30z = { celloutsig_0_20z, celloutsig_0_29z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_11z } >> { in_data[45:44], celloutsig_0_16z, celloutsig_0_25z, celloutsig_0_25z };
  assign celloutsig_0_32z = { celloutsig_0_17z[13:12], celloutsig_0_30z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z[0] } >> celloutsig_0_19z[19:3];
  always_latch
    if (!clkin_data[32]) celloutsig_0_39z = 6'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_39z = { celloutsig_0_0z, celloutsig_0_24z, celloutsig_0_33z, celloutsig_0_15z, celloutsig_0_2z[0], celloutsig_0_20z };
  always_latch
    if (clkin_data[96]) celloutsig_1_3z = 7'h00;
    else if (clkin_data[0]) celloutsig_1_3z = celloutsig_1_1z[9:3];
  always_latch
    if (!clkin_data[64]) celloutsig_0_12z = 19'h00000;
    else if (celloutsig_1_18z[0]) celloutsig_0_12z = { in_data[80:63], celloutsig_0_25z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_19z = 27'h0000000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_19z = { in_data[11:7], celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_25z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_5z };
  always_latch
    if (clkin_data[64]) celloutsig_0_2z = 4'h0;
    else if (!celloutsig_1_18z[0]) celloutsig_0_2z = { in_data[40:39], celloutsig_0_1z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_31z = 12'h000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_31z = { celloutsig_0_19z[14:13], celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_27z, celloutsig_0_26z };
  assign { out_data[150:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
