#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Aug 31 07:59:47 2019
# Process ID: 11492
# Current directory: C:/Users/vjiew/Desktop/single_mips
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11252 C:\Users\vjiew\Desktop\single_mips\single_mips.xpr
# Log file: C:/Users/vjiew/Desktop/single_mips/vivado.log
# Journal file: C:/Users/vjiew/Desktop/single_mips\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/vjiew/Desktop/single_mips/single_mips.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 646.453 ; gain = 87.996
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c81fd83be12b44f2ab77384f4fe6cf20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 655.867 ; gain = 9.414
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/my_mips0/pc0}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/my_mips0/datamem0}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/my_mips0/regfile0}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/my_mips0/ctrl0}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/my_mips0/alu0}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/my_mips0/mux_alu}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/my_mips0/mux_regwrite}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/my_mips0/extend0}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c81fd83be12b44f2ab77384f4fe6cf20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 666.980 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/my_mips0/instmem0/data_out}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c81fd83be12b44f2ab77384f4fe6cf20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 700.648 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/my_mips0/mux_alu/out}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/new/my_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c81fd83be12b44f2ab77384f4fe6cf20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.my_mips
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 746.602 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/my_mips0/extend0/data_out}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/my_mips0/alu0/data_out}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/my_mips0/regfile0/in_data}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/my_mips0/mux_regwrite/mux_sel}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/new/my_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c81fd83be12b44f2ab77384f4fe6cf20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.my_mips
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 772.547 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/my_mips0/alu0/data_out}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/my_mips0/mux_alu/out}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/my_mips0/mux_alu/in2}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/my_mips0/mux_alu/in1}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/new/my_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c81fd83be12b44f2ab77384f4fe6cf20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.my_mips
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 772.547 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/my_mips0/alu0/src1}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/my_mips0/alu0/src2}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/new/my_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c81fd83be12b44f2ab77384f4fe6cf20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'ALU_ctr' [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/new/my_mips.v:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.my_mips
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 772.547 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/new/my_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c81fd83be12b44f2ab77384f4fe6cf20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.my_mips
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 772.547 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/my_mips0/alu0/data_out}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/my_mips0/mux_regwrite/mux_sel}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/my_mips0/regfile0/in_data}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/my_mips0/instmem0/data_out}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/new/my_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vjiew/Desktop/single_mips/single_mips.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c81fd83be12b44f2ab77384f4fe6cf20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.my_mips
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 805.820 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: testbench
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 854.914 ; gain = 49.094
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'testbench' [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/new/testbench.v:3]
WARNING: [Synth 8-2898] ignoring malformed $readmem task [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/new/testbench.v:9]
WARNING: [Synth 8-2898] ignoring malformed $readmem task [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/new/testbench.v:10]
WARNING: [Synth 8-2898] ignoring malformed $readmem task [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/new/testbench.v:11]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/new/testbench.v:7]
INFO: [Synth 8-6157] synthesizing module 'my_mips' [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/new/my_mips.v:3]
INFO: [Synth 8-6157] synthesizing module 'pc' [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/pc.v:2]
INFO: [Synth 8-6155] done synthesizing module 'pc' (1#1) [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/pc.v:2]
INFO: [Synth 8-6157] synthesizing module 'npc' [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/npc.v:3]
INFO: [Synth 8-6155] done synthesizing module 'npc' (2#1) [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/npc.v:3]
INFO: [Synth 8-6157] synthesizing module 'instMem' [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:3]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
WARNING: [Synth 8-3848] Net inst_mem in module/entity instMem does not have driver. [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:8]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'instMem' (3#1) [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/inst_mem.v:3]
INFO: [Synth 8-6157] synthesizing module 'dataMem' [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/data_mem.v:3]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/data_mem.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dataMem' (4#1) [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/data_mem.v:3]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/regfile.v:3]
WARNING: [Synth 8-6104] Input port 'dst' has an internal driver [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/regfile.v:20]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/regfile.v:17]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (5#1) [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/regfile.v:3]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/ctrl.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (6#1) [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/ctrl.v:3]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/alu.v:2]
INFO: [Synth 8-6155] done synthesizing module 'alu' (7#1) [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/mux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mux' (8#1) [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'extend' [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/extend.v:3]
INFO: [Synth 8-6155] done synthesizing module 'extend' (9#1) [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/imports/single/extend.v:3]
INFO: [Synth 8-6155] done synthesizing module 'my_mips' (10#1) [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/new/my_mips.v:3]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/new/testbench.v:19]
INFO: [Synth 8-6155] done synthesizing module 'testbench' (11#1) [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/new/testbench.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 917.215 ; gain = 111.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin regfile0:dst[4] to constant 0 [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/new/my_mips.v:57]
WARNING: [Synth 8-3295] tying undriven pin regfile0:dst[3] to constant 0 [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/new/my_mips.v:57]
WARNING: [Synth 8-3295] tying undriven pin regfile0:dst[2] to constant 0 [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/new/my_mips.v:57]
WARNING: [Synth 8-3295] tying undriven pin regfile0:dst[1] to constant 0 [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/new/my_mips.v:57]
WARNING: [Synth 8-3295] tying undriven pin regfile0:dst[0] to constant 0 [C:/Users/vjiew/Desktop/single_mips/single_mips.srcs/sources_1/new/my_mips.v:57]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 917.215 ; gain = 111.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 917.215 ; gain = 111.395
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1191.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1359.949 ; gain = 554.129
27 Infos, 114 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1359.949 ; gain = 554.129
write_schematic -format pdf -orientation portrait C:/Users/vjiew/Desktop/single_mips/schematic.pdf
C:/Users/vjiew/Desktop/single_mips/schematic.pdf
