#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jun 17 09:53:15 2020
# Process ID: 17632
# Current directory: C:/Users/aptay/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21060
# Log file: C:/Users/aptay/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/aptay/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/hdl_projects/display_port/display_port.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/hdl_projects/display_port/display_port.srcs/sources_1/bd/design_1/design_1.bd}
cd C:\\Users\\aptay\\Downloads\\Vitis-AI-Tutorials-Vitis-AI-Custom-Platform\\files\\reference-files\\vivado\\sources
source xsa.tcl
delete_bd_objs [get_bd_nets xlconcat_0_dout] [get_bd_nets axi_intc_0_irq] [get_bd_intf_nets ps8_0_axi_periph_M05_AXI] [get_bd_cells axi_intc_0]
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_ps_irq0] [get_bd_pins xlconcat_0/dout]
save_bd_design
validate_bd_design
source xsa.tcl
delete_bd_objs [get_bd_nets xlconstant_gnd_dout] [get_bd_nets xlconcat_0_dout] [get_bd_cells xlconcat_0]
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {9.5 3545 1388} [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_ps_irq0] [get_bd_pins xlconcat_0/dout]
startgroup
set_property -dict [list CONFIG.NUM_PORTS {8}] [get_bd_cells xlconcat_0]
endgroup
connect_bd_net [get_bd_pins xlconstant_gnd/dout] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins xlconstant_gnd/dout] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/In2] [get_bd_pins xlconstant_gnd/dout]
connect_bd_net [get_bd_pins xlconcat_0/In3] [get_bd_pins xlconstant_gnd/dout]
connect_bd_net [get_bd_pins xlconcat_0/In4] [get_bd_pins xlconstant_gnd/dout]
connect_bd_net [get_bd_pins xlconcat_0/In5] [get_bd_pins xlconstant_gnd/dout]
connect_bd_net [get_bd_pins xlconcat_0/In6] [get_bd_pins xlconstant_gnd/dout]
connect_bd_net [get_bd_pins xlconcat_0/In7] [get_bd_pins xlconstant_gnd/dout]
save_bd_design
source xsa.tcl
startgroup
set_property PFM.IRQ {In0 {} In1 {} In2 {} In3 {} In4 {} In5 {} In6 {} In7 {}} [get_bd_cells /xlconcat_0]
endgroup
save_bd_design
validate_bd_design
source xsa.tcl
write_hw_platform -include_bit auto_s3.xsa
set_property name PS_1_INT [get_bd_cells xlconcat_1]
validate_bd_design
source xsa.tcl
save_bd_design
startgroup
set_property PFM.IRQ {} [get_bd_cells /xlconcat_0]
endgroup
save_bd_design
archive_project C:/hdl_projects/display_port_3.xpr.zip -temp_dir C:/temp -force -exclude_run_results -include_local_ip_cache
