m255
K4
z2
!s11e vcom 2019.2 2019.04, Apr 17 2019
!s11f vlog 2019.2 2019.04, Apr 17 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/projects_2024/digital_circuit/clock/simulation/modelsim
T_opt
!s110 1734452773
V@mL892HI3@1mRaW`B9ZPL1
Z1 04 15 4 work clock_top_57_tb fast 0
=1-a0595077e5ed-6761a625-193-5df4
Z2 o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z3 tCvgOpt 0
n@_opt
Z4 OL;O;2019.2;69
R0
T_opt1
!s110 1734946117
V<9RW_nN;?hE?@_Qi37b0h0
R1
=5-a0595077e5ed-67692d45-6b-6914
R2
R3
n@_opt1
R4
R0
T_opt2
!s110 1735527634
VDZ2hoM703l96P6@9Q7SaH1
04 10 4 work display_tb fast 0
=4-a0595077e5ed-67720cd2-1b2-7398
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work +acc
R3
n@_opt2
R4
vdisplay_57
Z5 !s110 1735527630
!i10b 1
!s100 g4kX34de_7T02f>M[g19]1
!s11b MEC15igQW6[:MdJ7e;36G3
IMK6FcmHOB[a`8e9YW[KzO2
Z6 VDg1SIo80bB@j0V0VzS_@n1
R0
w1735523795
8E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v
FE:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v
L0 2
Z7 OL;L;2019.2;69
r1
!s85 0
31
Z8 !s108 1735527630.000000
!s107 E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/projects_2024/digital_circuit/clock/design_sources_57|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v|
!i113 0
Z9 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+E:/projects_2024/digital_circuit/clock/design_sources_57 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vdisplay_tb
R5
!i10b 1
!s100 z?Xn1=c:loU^<aeHXj^^c3
!s11b Lck:7flk>CnD]lg`FMnmd1
I:H0fn<RWYC:NYXc2WG=3_0
R6
R0
w1735527623
8E:/projects_2024/digital_circuit/clock/simulation/modelsim/display_57.vt
FE:/projects_2024/digital_circuit/clock/simulation/modelsim/display_57.vt
L0 28
R7
r1
!s85 0
31
R8
!s107 E:/projects_2024/digital_circuit/clock/simulation/modelsim/display_57.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/projects_2024/digital_circuit/clock/simulation/modelsim|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|E:/projects_2024/digital_circuit/clock/simulation/modelsim/display_57.vt|
!i113 0
R9
!s92 -vlog01compat -work work +incdir+E:/projects_2024/digital_circuit/clock/simulation/modelsim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
