Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx2014/Workspace/Adder_16bits/Adder_16bits.srcs/sources_1/new/Adder_16bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_16bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx2014/Workspace/Adder_16bits/Adder_16bits.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
