Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 26 10:52:49 2024
| Host         : wht running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file adder_toplevel_timing_summary_routed.rpt -pb adder_toplevel_timing_summary_routed.pb -rpx adder_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : adder_toplevel
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  43          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.339        0.000                      0                  187        0.187        0.000                      0                  187        4.500        0.000                       0                    91  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.339        0.000                      0                  187        0.187        0.000                      0                  187        4.500        0.000                       0                    91  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.339ns  (required time - arrival time)
  Source:                 reg_unit/data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 2.276ns (34.384%)  route 4.343ns (65.616%))
  Logic Levels:           7  (LUT3=1 LUT5=5 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.618     5.126    reg_unit/clk_IBUF_BUFG
    SLICE_X60Y84         FDRE                                         r  reg_unit/data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.518     5.644 r  reg_unit/data_q_reg[0]/Q
                         net (fo=11, routed)          1.173     6.816    sw_sync/Q[0]
    SLICE_X62Y82         LUT6 (Prop_lut6_I1_O)        0.124     6.940 r  sw_sync/data_q[4]_i_2/O
                         net (fo=4, routed)           0.593     7.533    sw_sync/data_q[4]_i_2_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I0_O)        0.150     7.683 r  sw_sync/data_q[6]_i_2/O
                         net (fo=3, routed)           0.566     8.250    sw_sync/data_q[6]_i_2_n_0
    SLICE_X63Y82         LUT5 (Prop_lut5_I0_O)        0.327     8.577 r  sw_sync/data_q[8]_i_2/O
                         net (fo=3, routed)           0.640     9.217    sw_sync/data_q[8]_i_2_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I0_O)        0.332     9.549 r  sw_sync/data_q[10]_i_2/O
                         net (fo=3, routed)           0.441     9.990    sw_sync/data_q[10]_i_2_n_0
    SLICE_X64Y84         LUT5 (Prop_lut5_I0_O)        0.117    10.107 r  sw_sync/data_q[12]_i_2/O
                         net (fo=3, routed)           0.664    10.771    sw_sync/data_q[12]_i_2_n_0
    SLICE_X63Y84         LUT5 (Prop_lut5_I0_O)        0.376    11.147 r  sw_sync/data_q[14]_i_2/O
                         net (fo=2, routed)           0.267    11.413    sw_sync/data_q[14]_i_2_n_0
    SLICE_X63Y84         LUT3 (Prop_lut3_I0_O)        0.332    11.745 r  sw_sync/data_q[13]_i_1/O
                         net (fo=1, routed)           0.000    11.745    reg_unit/D[11]
    SLICE_X63Y84         FDRE                                         r  reg_unit/data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.503    14.832    reg_unit/clk_IBUF_BUFG
    SLICE_X63Y84         FDRE                                         r  reg_unit/data_q_reg[13]/C
                         clock pessimism              0.257    15.089    
                         clock uncertainty           -0.035    15.053    
    SLICE_X63Y84         FDRE (Setup_fdre_C_D)        0.031    15.084    reg_unit/data_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -11.745    
  -------------------------------------------------------------------
                         slack                                  3.339    

Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 reg_unit/data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 2.272ns (34.344%)  route 4.343ns (65.656%))
  Logic Levels:           7  (LUT5=6 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.618     5.126    reg_unit/clk_IBUF_BUFG
    SLICE_X60Y84         FDRE                                         r  reg_unit/data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.518     5.644 r  reg_unit/data_q_reg[0]/Q
                         net (fo=11, routed)          1.173     6.816    sw_sync/Q[0]
    SLICE_X62Y82         LUT6 (Prop_lut6_I1_O)        0.124     6.940 r  sw_sync/data_q[4]_i_2/O
                         net (fo=4, routed)           0.593     7.533    sw_sync/data_q[4]_i_2_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I0_O)        0.150     7.683 r  sw_sync/data_q[6]_i_2/O
                         net (fo=3, routed)           0.566     8.250    sw_sync/data_q[6]_i_2_n_0
    SLICE_X63Y82         LUT5 (Prop_lut5_I0_O)        0.327     8.577 r  sw_sync/data_q[8]_i_2/O
                         net (fo=3, routed)           0.640     9.217    sw_sync/data_q[8]_i_2_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I0_O)        0.332     9.549 r  sw_sync/data_q[10]_i_2/O
                         net (fo=3, routed)           0.441     9.990    sw_sync/data_q[10]_i_2_n_0
    SLICE_X64Y84         LUT5 (Prop_lut5_I0_O)        0.117    10.107 r  sw_sync/data_q[12]_i_2/O
                         net (fo=3, routed)           0.664    10.771    sw_sync/data_q[12]_i_2_n_0
    SLICE_X63Y84         LUT5 (Prop_lut5_I0_O)        0.376    11.147 r  sw_sync/data_q[14]_i_2/O
                         net (fo=2, routed)           0.267    11.413    sw_sync/data_q[14]_i_2_n_0
    SLICE_X63Y84         LUT5 (Prop_lut5_I2_O)        0.328    11.741 r  sw_sync/data_q[14]_i_1/O
                         net (fo=1, routed)           0.000    11.741    reg_unit/D[12]
    SLICE_X63Y84         FDRE                                         r  reg_unit/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.503    14.832    reg_unit/clk_IBUF_BUFG
    SLICE_X63Y84         FDRE                                         r  reg_unit/data_q_reg[14]/C
                         clock pessimism              0.257    15.089    
                         clock uncertainty           -0.035    15.053    
    SLICE_X63Y84         FDRE (Setup_fdre_C_D)        0.075    15.128    reg_unit/data_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -11.741    
  -------------------------------------------------------------------
                         slack                                  3.387    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 reg_unit/data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.993ns  (logic 1.916ns (31.972%)  route 4.077ns (68.028%))
  Logic Levels:           6  (LUT5=5 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.618     5.126    reg_unit/clk_IBUF_BUFG
    SLICE_X60Y84         FDRE                                         r  reg_unit/data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.518     5.644 r  reg_unit/data_q_reg[0]/Q
                         net (fo=11, routed)          1.173     6.816    sw_sync/Q[0]
    SLICE_X62Y82         LUT6 (Prop_lut6_I1_O)        0.124     6.940 r  sw_sync/data_q[4]_i_2/O
                         net (fo=4, routed)           0.593     7.533    sw_sync/data_q[4]_i_2_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I0_O)        0.150     7.683 r  sw_sync/data_q[6]_i_2/O
                         net (fo=3, routed)           0.566     8.250    sw_sync/data_q[6]_i_2_n_0
    SLICE_X63Y82         LUT5 (Prop_lut5_I0_O)        0.327     8.577 r  sw_sync/data_q[8]_i_2/O
                         net (fo=3, routed)           0.640     9.217    sw_sync/data_q[8]_i_2_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I0_O)        0.332     9.549 r  sw_sync/data_q[10]_i_2/O
                         net (fo=3, routed)           0.441     9.990    sw_sync/data_q[10]_i_2_n_0
    SLICE_X64Y84         LUT5 (Prop_lut5_I0_O)        0.117    10.107 r  sw_sync/data_q[12]_i_2/O
                         net (fo=3, routed)           0.664    10.771    sw_sync/data_q[12]_i_2_n_0
    SLICE_X63Y84         LUT5 (Prop_lut5_I2_O)        0.348    11.119 r  sw_sync/data_q[12]_i_1/O
                         net (fo=1, routed)           0.000    11.119    reg_unit/D[10]
    SLICE_X63Y84         FDRE                                         r  reg_unit/data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.503    14.832    reg_unit/clk_IBUF_BUFG
    SLICE_X63Y84         FDRE                                         r  reg_unit/data_q_reg[12]/C
                         clock pessimism              0.257    15.089    
                         clock uncertainty           -0.035    15.053    
    SLICE_X63Y84         FDRE (Setup_fdre_C_D)        0.031    15.084    reg_unit/data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -11.119    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             4.265ns  (required time - arrival time)
  Source:                 reg_unit/data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 1.916ns (33.661%)  route 3.776ns (66.339%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.618     5.126    reg_unit/clk_IBUF_BUFG
    SLICE_X60Y84         FDRE                                         r  reg_unit/data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.518     5.644 r  reg_unit/data_q_reg[0]/Q
                         net (fo=11, routed)          1.173     6.816    sw_sync/Q[0]
    SLICE_X62Y82         LUT6 (Prop_lut6_I1_O)        0.124     6.940 r  sw_sync/data_q[4]_i_2/O
                         net (fo=4, routed)           0.593     7.533    sw_sync/data_q[4]_i_2_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I0_O)        0.150     7.683 r  sw_sync/data_q[6]_i_2/O
                         net (fo=3, routed)           0.566     8.250    sw_sync/data_q[6]_i_2_n_0
    SLICE_X63Y82         LUT5 (Prop_lut5_I0_O)        0.327     8.577 r  sw_sync/data_q[8]_i_2/O
                         net (fo=3, routed)           0.640     9.217    sw_sync/data_q[8]_i_2_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I0_O)        0.332     9.549 r  sw_sync/data_q[10]_i_2/O
                         net (fo=3, routed)           0.441     9.990    sw_sync/data_q[10]_i_2_n_0
    SLICE_X64Y84         LUT5 (Prop_lut5_I0_O)        0.117    10.107 r  sw_sync/data_q[12]_i_2/O
                         net (fo=3, routed)           0.363    10.470    sw_sync/data_q[12]_i_2_n_0
    SLICE_X65Y84         LUT3 (Prop_lut3_I0_O)        0.348    10.818 r  sw_sync/data_q[11]_i_1/O
                         net (fo=1, routed)           0.000    10.818    reg_unit/D[9]
    SLICE_X65Y84         FDRE                                         r  reg_unit/data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.503    14.832    reg_unit/clk_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  reg_unit/data_q_reg[11]/C
                         clock pessimism              0.257    15.089    
                         clock uncertainty           -0.035    15.053    
    SLICE_X65Y84         FDRE (Setup_fdre_C_D)        0.029    15.082    reg_unit/data_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                  4.265    

Slack (MET) :             4.279ns  (required time - arrival time)
  Source:                 sw_sync/data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 1.433ns (25.155%)  route 4.264ns (74.845%))
  Logic Levels:           6  (LUT2=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.614     5.122    sw_sync/clk_IBUF_BUFG
    SLICE_X63Y80         FDRE                                         r  sw_sync/data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456     5.578 r  sw_sync/data_q_reg[5]/Q
                         net (fo=12, routed)          1.326     6.904    sw_sync/sw_s[5]
    SLICE_X62Y83         LUT2 (Prop_lut2_I0_O)        0.154     7.058 r  sw_sync/data_q[16]_i_6/O
                         net (fo=1, routed)           0.795     7.853    sw_sync/data_q[16]_i_6_n_0
    SLICE_X64Y83         LUT6 (Prop_lut6_I0_O)        0.327     8.180 r  sw_sync/data_q[16]_i_5/O
                         net (fo=1, routed)           0.466     8.646    sw_sync/data_q[16]_i_5_n_0
    SLICE_X64Y83         LUT5 (Prop_lut5_I0_O)        0.124     8.770 r  sw_sync/data_q[16]_i_4/O
                         net (fo=1, routed)           0.312     9.082    sw_sync/data_q[16]_i_4_n_0
    SLICE_X64Y84         LUT5 (Prop_lut5_I0_O)        0.124     9.206 r  sw_sync/data_q[16]_i_3/O
                         net (fo=1, routed)           0.567     9.773    sw_sync/data_q[16]_i_3_n_0
    SLICE_X63Y84         LUT5 (Prop_lut5_I0_O)        0.124     9.897 r  sw_sync/data_q[16]_i_2/O
                         net (fo=2, routed)           0.797    10.694    sw_sync/data_q[16]_i_2_n_0
    SLICE_X63Y85         LUT5 (Prop_lut5_I2_O)        0.124    10.818 r  sw_sync/data_q[15]_i_1/O
                         net (fo=1, routed)           0.000    10.818    reg_unit/D[13]
    SLICE_X63Y85         FDRE                                         r  reg_unit/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.504    14.833    reg_unit/clk_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  reg_unit/data_q_reg[15]/C
                         clock pessimism              0.271    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y85         FDRE (Setup_fdre_C_D)        0.029    15.097    reg_unit/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                  4.279    

Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 sw_sync/data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.725ns  (logic 1.461ns (25.521%)  route 4.264ns (74.479%))
  Logic Levels:           6  (LUT2=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.614     5.122    sw_sync/clk_IBUF_BUFG
    SLICE_X63Y80         FDRE                                         r  sw_sync/data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456     5.578 r  sw_sync/data_q_reg[5]/Q
                         net (fo=12, routed)          1.326     6.904    sw_sync/sw_s[5]
    SLICE_X62Y83         LUT2 (Prop_lut2_I0_O)        0.154     7.058 r  sw_sync/data_q[16]_i_6/O
                         net (fo=1, routed)           0.795     7.853    sw_sync/data_q[16]_i_6_n_0
    SLICE_X64Y83         LUT6 (Prop_lut6_I0_O)        0.327     8.180 r  sw_sync/data_q[16]_i_5/O
                         net (fo=1, routed)           0.466     8.646    sw_sync/data_q[16]_i_5_n_0
    SLICE_X64Y83         LUT5 (Prop_lut5_I0_O)        0.124     8.770 r  sw_sync/data_q[16]_i_4/O
                         net (fo=1, routed)           0.312     9.082    sw_sync/data_q[16]_i_4_n_0
    SLICE_X64Y84         LUT5 (Prop_lut5_I0_O)        0.124     9.206 r  sw_sync/data_q[16]_i_3/O
                         net (fo=1, routed)           0.567     9.773    sw_sync/data_q[16]_i_3_n_0
    SLICE_X63Y84         LUT5 (Prop_lut5_I0_O)        0.124     9.897 r  sw_sync/data_q[16]_i_2/O
                         net (fo=2, routed)           0.797    10.694    sw_sync/data_q[16]_i_2_n_0
    SLICE_X63Y85         LUT5 (Prop_lut5_I0_O)        0.152    10.846 r  sw_sync/data_q[16]_i_1/O
                         net (fo=1, routed)           0.000    10.846    reg_unit/D[14]
    SLICE_X63Y85         FDRE                                         r  reg_unit/data_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.504    14.833    reg_unit/clk_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  reg_unit/data_q_reg[16]/C
                         clock pessimism              0.271    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y85         FDRE (Setup_fdre_C_D)        0.075    15.143    reg_unit/data_q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -10.846    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.550ns  (required time - arrival time)
  Source:                 reg_unit/data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.311ns  (logic 1.575ns (29.657%)  route 3.736ns (70.343%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.618     5.126    reg_unit/clk_IBUF_BUFG
    SLICE_X60Y84         FDRE                                         r  reg_unit/data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.518     5.644 r  reg_unit/data_q_reg[0]/Q
                         net (fo=11, routed)          1.173     6.816    sw_sync/Q[0]
    SLICE_X62Y82         LUT6 (Prop_lut6_I1_O)        0.124     6.940 r  sw_sync/data_q[4]_i_2/O
                         net (fo=4, routed)           0.593     7.533    sw_sync/data_q[4]_i_2_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I0_O)        0.150     7.683 r  sw_sync/data_q[6]_i_2/O
                         net (fo=3, routed)           0.566     8.250    sw_sync/data_q[6]_i_2_n_0
    SLICE_X63Y82         LUT5 (Prop_lut5_I0_O)        0.327     8.577 r  sw_sync/data_q[8]_i_2/O
                         net (fo=3, routed)           0.640     9.217    sw_sync/data_q[8]_i_2_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I0_O)        0.332     9.549 r  sw_sync/data_q[10]_i_2/O
                         net (fo=3, routed)           0.441     9.990    sw_sync/data_q[10]_i_2_n_0
    SLICE_X64Y84         LUT5 (Prop_lut5_I2_O)        0.124    10.114 r  sw_sync/data_q[10]_i_1/O
                         net (fo=1, routed)           0.323    10.437    reg_unit/D[8]
    SLICE_X63Y84         FDRE                                         r  reg_unit/data_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.503    14.832    reg_unit/clk_IBUF_BUFG
    SLICE_X63Y84         FDRE                                         r  reg_unit/data_q_reg[10]/C
                         clock pessimism              0.257    15.089    
                         clock uncertainty           -0.035    15.053    
    SLICE_X63Y84         FDRE (Setup_fdre_C_D)       -0.067    14.986    reg_unit/data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                         -10.437    
  -------------------------------------------------------------------
                         slack                                  4.550    

Slack (MET) :             4.592ns  (required time - arrival time)
  Source:                 reg_unit/data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 1.477ns (29.123%)  route 3.595ns (70.877%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.618     5.126    reg_unit/clk_IBUF_BUFG
    SLICE_X60Y84         FDRE                                         r  reg_unit/data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.518     5.644 r  reg_unit/data_q_reg[0]/Q
                         net (fo=11, routed)          1.173     6.816    sw_sync/Q[0]
    SLICE_X62Y82         LUT6 (Prop_lut6_I1_O)        0.124     6.940 r  sw_sync/data_q[4]_i_2/O
                         net (fo=4, routed)           0.593     7.533    sw_sync/data_q[4]_i_2_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I0_O)        0.150     7.683 r  sw_sync/data_q[6]_i_2/O
                         net (fo=3, routed)           0.566     8.250    sw_sync/data_q[6]_i_2_n_0
    SLICE_X63Y82         LUT5 (Prop_lut5_I0_O)        0.327     8.577 r  sw_sync/data_q[8]_i_2/O
                         net (fo=3, routed)           0.640     9.217    sw_sync/data_q[8]_i_2_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I2_O)        0.358     9.575 r  sw_sync/data_q[8]_i_1/O
                         net (fo=1, routed)           0.623    10.197    reg_unit/D[6]
    SLICE_X63Y83         FDRE                                         r  reg_unit/data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.502    14.831    reg_unit/clk_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  reg_unit/data_q_reg[8]/C
                         clock pessimism              0.257    15.088    
                         clock uncertainty           -0.035    15.052    
    SLICE_X63Y83         FDRE (Setup_fdre_C_D)       -0.263    14.789    reg_unit/data_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                  4.592    

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 reg_unit/data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 1.575ns (30.745%)  route 3.548ns (69.255%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.618     5.126    reg_unit/clk_IBUF_BUFG
    SLICE_X60Y84         FDRE                                         r  reg_unit/data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.518     5.644 r  reg_unit/data_q_reg[0]/Q
                         net (fo=11, routed)          1.173     6.816    sw_sync/Q[0]
    SLICE_X62Y82         LUT6 (Prop_lut6_I1_O)        0.124     6.940 r  sw_sync/data_q[4]_i_2/O
                         net (fo=4, routed)           0.593     7.533    sw_sync/data_q[4]_i_2_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I0_O)        0.150     7.683 r  sw_sync/data_q[6]_i_2/O
                         net (fo=3, routed)           0.566     8.250    sw_sync/data_q[6]_i_2_n_0
    SLICE_X63Y82         LUT5 (Prop_lut5_I0_O)        0.327     8.577 r  sw_sync/data_q[8]_i_2/O
                         net (fo=3, routed)           0.640     9.217    sw_sync/data_q[8]_i_2_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I0_O)        0.332     9.549 r  sw_sync/data_q[10]_i_2/O
                         net (fo=3, routed)           0.576    10.125    sw_sync/data_q[10]_i_2_n_0
    SLICE_X65Y83         LUT3 (Prop_lut3_I0_O)        0.124    10.249 r  sw_sync/data_q[9]_i_1/O
                         net (fo=1, routed)           0.000    10.249    reg_unit/D[7]
    SLICE_X65Y83         FDRE                                         r  reg_unit/data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.502    14.831    reg_unit/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  reg_unit/data_q_reg[9]/C
                         clock pessimism              0.257    15.088    
                         clock uncertainty           -0.035    15.052    
    SLICE_X65Y83         FDRE (Setup_fdre_C_D)        0.031    15.083    reg_unit/data_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -10.249    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 reg_unit/data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.451ns (35.707%)  route 2.613ns (64.293%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.618     5.126    reg_unit/clk_IBUF_BUFG
    SLICE_X60Y84         FDRE                                         r  reg_unit/data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.518     5.644 r  reg_unit/data_q_reg[0]/Q
                         net (fo=11, routed)          1.173     6.816    sw_sync/Q[0]
    SLICE_X62Y82         LUT6 (Prop_lut6_I1_O)        0.124     6.940 r  sw_sync/data_q[4]_i_2/O
                         net (fo=4, routed)           0.593     7.533    sw_sync/data_q[4]_i_2_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I0_O)        0.150     7.683 r  sw_sync/data_q[6]_i_2/O
                         net (fo=3, routed)           0.566     8.250    sw_sync/data_q[6]_i_2_n_0
    SLICE_X63Y82         LUT5 (Prop_lut5_I0_O)        0.327     8.577 r  sw_sync/data_q[8]_i_2/O
                         net (fo=3, routed)           0.281     8.857    sw_sync/data_q[8]_i_2_n_0
    SLICE_X63Y82         LUT3 (Prop_lut3_I0_O)        0.332     9.189 r  sw_sync/data_q[7]_i_1/O
                         net (fo=1, routed)           0.000     9.189    reg_unit/D[5]
    SLICE_X63Y82         FDRE                                         r  reg_unit/data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.501    14.830    reg_unit/clk_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  reg_unit/data_q_reg[7]/C
                         clock pessimism              0.257    15.087    
                         clock uncertainty           -0.035    15.051    
    SLICE_X63Y82         FDRE (Setup_fdre_C_D)        0.031    15.082    reg_unit/data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  5.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 button_sync[1]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/ff2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.854%)  route 0.131ns (48.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.584     1.452    button_sync[1]/clk_IBUF_BUFG
    SLICE_X65Y79         FDRE                                         r  button_sync[1]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  button_sync[1]/ff1_reg/Q
                         net (fo=3, routed)           0.131     1.724    button_sync[1]/ff1
    SLICE_X65Y80         FDRE                                         r  button_sync[1]/ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.853     1.967    button_sync[1]/clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  button_sync[1]/ff2_reg/C
                         clock pessimism             -0.500     1.467    
    SLICE_X65Y80         FDRE (Hold_fdre_C_D)         0.070     1.537    button_sync[1]/ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 button_sync[0]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[0]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.588     1.456    button_sync[0]/clk_IBUF_BUFG
    SLICE_X62Y83         FDRE                                         r  button_sync[0]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.128     1.584 r  button_sync[0]/ff2_reg/Q
                         net (fo=2, routed)           0.076     1.661    button_sync[0]/ff2
    SLICE_X62Y83         LUT4 (Prop_lut4_I1_O)        0.099     1.760 r  button_sync[0]/q_i_1/O
                         net (fo=1, routed)           0.000     1.760    button_sync[0]/q_i_1_n_0
    SLICE_X62Y83         FDRE                                         r  button_sync[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.856     1.970    button_sync[0]/clk_IBUF_BUFG
    SLICE_X62Y83         FDRE                                         r  button_sync[0]/q_reg/C
                         clock pessimism             -0.514     1.456    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.091     1.547    button_sync[0]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 reg_unit/data_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.589     1.457    reg_unit/clk_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  reg_unit/data_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  reg_unit/data_q_reg[15]/Q
                         net (fo=9, routed)           0.168     1.767    sw_sync/Q[15]
    SLICE_X63Y85         LUT5 (Prop_lut5_I4_O)        0.042     1.809 r  sw_sync/data_q[16]_i_1/O
                         net (fo=1, routed)           0.000     1.809    reg_unit/D[14]
    SLICE_X63Y85         FDRE                                         r  reg_unit/data_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.858     1.972    reg_unit/clk_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  reg_unit/data_q_reg[16]/C
                         clock pessimism             -0.515     1.457    
    SLICE_X63Y85         FDRE (Hold_fdre_C_D)         0.107     1.564    reg_unit/data_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 sw_sync/data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.227ns (64.658%)  route 0.124ns (35.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.586     1.454    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  sw_sync/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.128     1.582 r  sw_sync/data_q_reg[1]/Q
                         net (fo=10, routed)          0.124     1.706    reg_unit/sw_s[1]
    SLICE_X62Y81         LUT6 (Prop_lut6_I1_O)        0.099     1.805 r  reg_unit/data_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.805    reg_unit/s[2]
    SLICE_X62Y81         FDRE                                         r  reg_unit/data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.854     1.968    reg_unit/clk_IBUF_BUFG
    SLICE_X62Y81         FDRE                                         r  reg_unit/data_q_reg[2]/C
                         clock pessimism             -0.500     1.468    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.092     1.560    reg_unit/data_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 sw_sync/data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_unit/data_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.227ns (64.474%)  route 0.125ns (35.526%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.586     1.454    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  sw_sync/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.128     1.582 r  sw_sync/data_q_reg[1]/Q
                         net (fo=10, routed)          0.125     1.707    reg_unit/sw_s[1]
    SLICE_X62Y81         LUT4 (Prop_lut4_I3_O)        0.099     1.806 r  reg_unit/data_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.806    reg_unit/s[1]
    SLICE_X62Y81         FDRE                                         r  reg_unit/data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.854     1.968    reg_unit/clk_IBUF_BUFG
    SLICE_X62Y81         FDRE                                         r  reg_unit/data_q_reg[1]/C
                         clock pessimism             -0.500     1.468    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.091     1.559    reg_unit/data_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 button_sync[0]/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[0]/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.588     1.456    button_sync[0]/clk_IBUF_BUFG
    SLICE_X61Y86         FDRE                                         r  button_sync[0]/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  button_sync[0]/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.706    button_sync[0]/counter_reg_n_0_[11]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  button_sync[0]/counter_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.814    button_sync[0]/counter_reg[8]_i_1__1_n_4
    SLICE_X61Y86         FDRE                                         r  button_sync[0]/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.856     1.970    button_sync[0]/clk_IBUF_BUFG
    SLICE_X61Y86         FDRE                                         r  button_sync[0]/counter_reg[11]/C
                         clock pessimism             -0.514     1.456    
    SLICE_X61Y86         FDRE (Hold_fdre_C_D)         0.105     1.561    button_sync[0]/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 button_sync[0]/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[0]/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.588     1.456    button_sync[0]/clk_IBUF_BUFG
    SLICE_X61Y84         FDRE                                         r  button_sync[0]/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  button_sync[0]/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.706    button_sync[0]/counter_reg_n_0_[3]
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  button_sync[0]/counter_reg[0]_i_3__0/O[3]
                         net (fo=1, routed)           0.000     1.814    button_sync[0]/counter_reg[0]_i_3__0_n_4
    SLICE_X61Y84         FDRE                                         r  button_sync[0]/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.855     1.969    button_sync[0]/clk_IBUF_BUFG
    SLICE_X61Y84         FDRE                                         r  button_sync[0]/counter_reg[3]/C
                         clock pessimism             -0.513     1.456    
    SLICE_X61Y84         FDRE (Hold_fdre_C_D)         0.105     1.561    button_sync[0]/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 button_sync[0]/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[0]/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.588     1.456    button_sync[0]/clk_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  button_sync[0]/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  button_sync[0]/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.706    button_sync[0]/counter_reg_n_0_[7]
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  button_sync[0]/counter_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.814    button_sync[0]/counter_reg[4]_i_1__1_n_4
    SLICE_X61Y85         FDRE                                         r  button_sync[0]/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.856     1.970    button_sync[0]/clk_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  button_sync[0]/counter_reg[7]/C
                         clock pessimism             -0.514     1.456    
    SLICE_X61Y85         FDRE (Hold_fdre_C_D)         0.105     1.561    button_sync[0]/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 button_sync[1]/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.586     1.454    button_sync[1]/clk_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  button_sync[1]/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDRE (Prop_fdre_C_Q)         0.164     1.618 r  button_sync[1]/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.733    button_sync[1]/counter_reg_n_0_[10]
    SLICE_X64Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.843 r  button_sync[1]/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.843    button_sync[1]/counter_reg[8]_i_1__0_n_5
    SLICE_X64Y81         FDRE                                         r  button_sync[1]/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.854     1.968    button_sync[1]/clk_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  button_sync[1]/counter_reg[10]/C
                         clock pessimism             -0.514     1.454    
    SLICE_X64Y81         FDRE (Hold_fdre_C_D)         0.134     1.588    button_sync[1]/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 button_sync[1]/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.584     1.452    button_sync[1]/clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  button_sync[1]/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.164     1.616 r  button_sync[1]/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.731    button_sync[1]/counter_reg_n_0_[2]
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.841 r  button_sync[1]/counter_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.841    button_sync[1]/counter_reg[0]_i_3_n_5
    SLICE_X64Y79         FDRE                                         r  button_sync[1]/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.852     1.966    button_sync[1]/clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  button_sync[1]/counter_reg[2]/C
                         clock pessimism             -0.514     1.452    
    SLICE_X64Y79         FDRE (Hold_fdre_C_D)         0.134     1.586    button_sync[1]/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y84   button_sync[0]/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y86   button_sync[0]/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y86   button_sync[0]/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y87   button_sync[0]/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y87   button_sync[0]/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y87   button_sync[0]/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y87   button_sync[0]/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y84   button_sync[0]/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y84   button_sync[0]/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y84   button_sync[0]/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y84   button_sync[0]/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y86   button_sync[0]/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y86   button_sync[0]/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y86   button_sync[0]/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y86   button_sync[0]/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y87   button_sync[0]/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y87   button_sync[0]/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y87   button_sync[0]/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y87   button_sync[0]/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y84   button_sync[0]/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y84   button_sync[0]/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y86   button_sync[0]/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y86   button_sync[0]/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y86   button_sync[0]/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y86   button_sync[0]/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y87   button_sync[0]/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y87   button_sync[0]/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y87   button_sync[0]/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y87   button_sync[0]/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.679ns  (logic 4.920ns (46.068%)  route 5.759ns (53.932%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.615     5.123    button_sync[1]/clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  button_sync[1]/q_reg/Q
                         net (fo=55, routed)          1.312     6.891    hex_a/reset_s
    SLICE_X63Y86         LUT3 (Prop_lut3_I1_O)        0.150     7.041 r  hex_a/hex_grid_a_OBUF[0]_inst_i_1/O
                         net (fo=10, routed)          0.892     7.933    reg_unit/hex_grid_b_OBUF[0]
    SLICE_X63Y84         LUT5 (Prop_lut5_I0_O)        0.354     8.287 f  reg_unit/hex_seg_b_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.957     9.244    reg_unit/hex_seg_b_OBUF[1]_inst_i_5_n_0
    SLICE_X64Y84         LUT6 (Prop_lut6_I5_O)        0.326     9.570 r  reg_unit/hex_seg_b_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.306     9.876    reg_unit/hex_seg_b_OBUF[1]_inst_i_2_n_0
    SLICE_X64Y83         LUT6 (Prop_lut6_I0_O)        0.124    10.000 r  reg_unit/hex_seg_b_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.292    12.292    hex_seg_b_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         3.510    15.802 r  hex_seg_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.802    hex_seg_b[1]
    G5                                                                r  hex_seg_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.506ns  (logic 4.668ns (44.437%)  route 5.837ns (55.563%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.615     5.123    button_sync[1]/clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  button_sync[1]/q_reg/Q
                         net (fo=55, routed)          1.312     6.891    hex_a/reset_s
    SLICE_X63Y86         LUT3 (Prop_lut3_I1_O)        0.150     7.041 r  hex_a/hex_grid_a_OBUF[0]_inst_i_1/O
                         net (fo=10, routed)          0.892     7.933    reg_unit/hex_grid_b_OBUF[0]
    SLICE_X63Y84         LUT5 (Prop_lut5_I0_O)        0.326     8.259 f  reg_unit/hex_seg_b_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           1.120     9.379    reg_unit/hex_seg_b_OBUF[2]_inst_i_5_n_0
    SLICE_X61Y83         LUT6 (Prop_lut6_I5_O)        0.124     9.503 f  reg_unit/hex_seg_b_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.151     9.655    reg_unit/hex_seg_b_OBUF[2]_inst_i_4_n_0
    SLICE_X61Y83         LUT6 (Prop_lut6_I5_O)        0.124     9.779 r  reg_unit/hex_seg_b_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.362    12.140    hex_seg_b_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         3.488    15.629 r  hex_seg_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.629    hex_seg_b[2]
    J3                                                                r  hex_seg_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.989ns  (logic 4.707ns (47.126%)  route 5.282ns (52.874%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.615     5.123    button_sync[1]/clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  button_sync[1]/q_reg/Q
                         net (fo=55, routed)          1.312     6.891    hex_a/reset_s
    SLICE_X63Y86         LUT3 (Prop_lut3_I1_O)        0.150     7.041 r  hex_a/hex_grid_a_OBUF[0]_inst_i_1/O
                         net (fo=10, routed)          0.876     7.917    sw_sync/hex_grid_b_OBUF[0]
    SLICE_X64Y86         LUT5 (Prop_lut5_I0_O)        0.326     8.243 f  sw_sync/hex_seg_a_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           1.012     9.255    sw_sync/hex_seg_a_OBUF[1]_inst_i_6_n_0
    SLICE_X64Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.379 r  sw_sync/hex_seg_a_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.288     9.667    sw_sync/hex_seg_a_OBUF[1]_inst_i_2_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.791 r  sw_sync/hex_seg_a_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.793    11.584    hex_seg_a_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.527    15.112 r  hex_seg_a_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.112    hex_seg_a[1]
    B4                                                                r  hex_seg_a[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_b[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.820ns  (logic 4.477ns (45.587%)  route 5.343ns (54.413%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.615     5.123    button_sync[1]/clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  button_sync[1]/q_reg/Q
                         net (fo=55, routed)          1.312     6.891    hex_a/reset_s
    SLICE_X63Y86         LUT3 (Prop_lut3_I2_O)        0.124     7.015 f  hex_a/hex_seg_a_OBUF[2]_inst_i_5/O
                         net (fo=6, routed)           0.598     7.613    reg_unit/hex_seg_b_OBUF[6]_inst_i_2_0
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.124     7.737 f  reg_unit/hex_seg_b_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.670     8.407    reg_unit/hex_seg_b_OBUF[4]_inst_i_5_n_0
    SLICE_X61Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.531 r  reg_unit/hex_seg_b_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.814     9.346    reg_unit/hex_seg_b_OBUF[4]_inst_i_2_n_0
    SLICE_X64Y83         LUT6 (Prop_lut6_I0_O)        0.124     9.470 r  reg_unit/hex_seg_b_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.949    11.418    hex_seg_b_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         3.525    14.943 r  hex_seg_b_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.943    hex_seg_b[4]
    F4                                                                r  hex_seg_b[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.611ns  (logic 4.929ns (51.287%)  route 4.682ns (48.713%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.615     5.123    button_sync[1]/clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  button_sync[1]/q_reg/Q
                         net (fo=55, routed)          1.312     6.891    hex_a/reset_s
    SLICE_X63Y86         LUT3 (Prop_lut3_I1_O)        0.150     7.041 r  hex_a/hex_grid_a_OBUF[0]_inst_i_1/O
                         net (fo=10, routed)          0.876     7.917    sw_sync/hex_grid_b_OBUF[0]
    SLICE_X64Y86         LUT5 (Prop_lut5_I0_O)        0.352     8.269 f  sw_sync/hex_seg_a_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.165     8.434    sw_sync/hex_seg_a_OBUF[2]_inst_i_6_n_0
    SLICE_X64Y86         LUT6 (Prop_lut6_I5_O)        0.328     8.762 f  sw_sync/hex_seg_a_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.656     9.418    sw_sync/hex_seg_a_OBUF[2]_inst_i_4_n_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I5_O)        0.124     9.542 r  sw_sync/hex_seg_a_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.672    11.214    hex_seg_a_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         3.519    14.733 r  hex_seg_a_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.733    hex_seg_a[2]
    D5                                                                r  hex_seg_a[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/data_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.503ns  (logic 4.336ns (45.623%)  route 5.167ns (54.377%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.621     5.129    reg_unit/clk_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  reg_unit/data_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  reg_unit/data_q_reg[15]/Q
                         net (fo=9, routed)           1.467     7.052    reg_unit/Q[15]
    SLICE_X60Y83         LUT4 (Prop_lut4_I0_O)        0.124     7.176 f  reg_unit/hex_seg_b_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.306     7.482    reg_unit/hex_seg_b_OBUF[3]_inst_i_4_n_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124     7.606 f  reg_unit/hex_seg_b_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.689     8.295    reg_unit/hex_seg_b_OBUF[3]_inst_i_2_n_0
    SLICE_X60Y82         LUT4 (Prop_lut4_I0_O)        0.124     8.419 r  reg_unit/hex_seg_b_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.705    11.124    hex_seg_b_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         3.508    14.632 r  hex_seg_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.632    hex_seg_b[3]
    H4                                                                r  hex_seg_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/data_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_b[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.446ns  (logic 4.591ns (48.606%)  route 4.855ns (51.394%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.618     5.126    reg_unit/clk_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  reg_unit/data_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  reg_unit/data_q_reg[8]/Q
                         net (fo=10, routed)          1.038     6.619    reg_unit/Q[8]
    SLICE_X60Y83         LUT4 (Prop_lut4_I0_O)        0.152     6.771 r  reg_unit/hex_seg_b_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.662     7.434    reg_unit/hex_seg_b_OBUF[5]_inst_i_5_n_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.348     7.782 r  reg_unit/hex_seg_b_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.656     8.438    reg_unit/hex_seg_b_OBUF[5]_inst_i_3_n_0
    SLICE_X61Y82         LUT4 (Prop_lut4_I3_O)        0.124     8.562 r  reg_unit/hex_seg_b_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.499    11.060    hex_seg_b_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         3.511    14.572 r  hex_seg_b_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.572    hex_seg_b[5]
    H3                                                                r  hex_seg_b[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/data_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.263ns  (logic 4.592ns (49.577%)  route 4.671ns (50.423%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.621     5.129    reg_unit/clk_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  reg_unit/data_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  reg_unit/data_q_reg[15]/Q
                         net (fo=9, routed)           1.467     7.052    reg_unit/Q[15]
    SLICE_X60Y83         LUT4 (Prop_lut4_I0_O)        0.153     7.205 r  reg_unit/hex_seg_b_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.441     7.646    reg_unit/hex_seg_b_OBUF[0]_inst_i_4_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I5_O)        0.331     7.977 r  reg_unit/hex_seg_b_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.669     8.646    reg_unit/hex_seg_b_OBUF[0]_inst_i_2_n_0
    SLICE_X62Y82         LUT4 (Prop_lut4_I0_O)        0.124     8.770 r  reg_unit/hex_seg_b_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.093    10.864    hex_seg_b_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         3.528    14.392 r  hex_seg_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.392    hex_seg_b[0]
    F3                                                                r  hex_seg_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_b[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.252ns  (logic 4.664ns (50.404%)  route 4.589ns (49.596%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.615     5.123    button_sync[1]/clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  button_sync[1]/q_reg/Q
                         net (fo=55, routed)          1.312     6.891    hex_a/reset_s
    SLICE_X63Y86         LUT3 (Prop_lut3_I2_O)        0.124     7.015 f  hex_a/hex_seg_a_OBUF[2]_inst_i_5/O
                         net (fo=6, routed)           0.598     7.613    reg_unit/hex_seg_b_OBUF[6]_inst_i_2_0
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.118     7.731 f  reg_unit/hex_seg_b_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.800     8.531    reg_unit/hex_seg_b_OBUF[6]_inst_i_5_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.326     8.857 r  reg_unit/hex_seg_b_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.162     9.019    reg_unit/hex_seg_b_OBUF[6]_inst_i_2_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.143 r  reg_unit/hex_seg_b_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.717    10.860    hex_seg_b_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         3.516    14.375 r  hex_seg_b_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.375    hex_seg_b[6]
    E5                                                                r  hex_seg_b[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sync/data_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.238ns  (logic 4.338ns (46.956%)  route 4.900ns (53.044%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.132    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  sw_sync/data_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  sw_sync/data_q_reg[15]/Q
                         net (fo=9, routed)           1.150     6.738    sw_sync/sw_s[15]
    SLICE_X63Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.862 r  sw_sync/hex_seg_a_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           1.072     7.934    sw_sync/hex_seg_a_OBUF[0]_inst_i_4_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.058 r  sw_sync/hex_seg_a_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.819     8.877    sw_sync/hex_seg_a_OBUF[0]_inst_i_2_n_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I0_O)        0.124     9.001 r  sw_sync/hex_seg_a_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.859    10.860    hex_seg_a_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         3.510    14.370 r  hex_seg_a_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.370    hex_seg_a[0]
    E6                                                                r  hex_seg_a[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hex_a/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.414ns (69.487%)  route 0.621ns (30.513%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.590     1.458    hex_a/clk_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  hex_a/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  hex_a/counter_reg[15]/Q
                         net (fo=21, routed)          0.245     1.844    sw_sync/p_0_in[0]
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.045     1.889 r  sw_sync/hex_seg_a_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.376     2.265    hex_seg_a_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.228     3.494 r  hex_seg_a_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.494    hex_seg_a[1]
    B4                                                                r  hex_seg_a[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_a/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.406ns (68.841%)  route 0.636ns (31.159%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.591     1.459    hex_a/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  hex_a/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  hex_a/counter_reg[16]/Q
                         net (fo=27, routed)          0.309     1.910    sw_sync/p_0_in[1]
    SLICE_X65Y86         LUT6 (Prop_lut6_I2_O)        0.045     1.955 r  sw_sync/hex_seg_a_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.282    hex_seg_a_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         1.220     3.502 r  hex_seg_a_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.502    hex_seg_a[2]
    D5                                                                r  hex_seg_a[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_a/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.047ns  (logic 1.411ns (68.939%)  route 0.636ns (31.061%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.591     1.459    hex_a/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  hex_a/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  hex_a/counter_reg[16]/Q
                         net (fo=27, routed)          0.305     1.906    sw_sync/p_0_in[1]
    SLICE_X65Y85         LUT6 (Prop_lut6_I3_O)        0.045     1.951 r  sw_sync/hex_seg_a_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.281    hex_seg_a_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         1.225     3.507 r  hex_seg_a_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.507    hex_seg_a[6]
    C4                                                                r  hex_seg_a[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_a[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.079ns  (logic 1.472ns (70.809%)  route 0.607ns (29.191%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.586     1.454    button_sync[1]/clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     1.595 r  button_sync[1]/q_reg/Q
                         net (fo=55, routed)          0.265     1.860    hex_a/reset_s
    SLICE_X65Y82         LUT3 (Prop_lut3_I0_O)        0.042     1.902 r  hex_a/hex_grid_a_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.342     2.244    hex_grid_b_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         1.289     3.534 r  hex_grid_a_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.534    hex_grid_a[3]
    B3                                                                r  hex_grid_a[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_a[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.098ns  (logic 1.408ns (67.135%)  route 0.689ns (32.865%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.586     1.454    button_sync[1]/clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     1.595 r  button_sync[1]/q_reg/Q
                         net (fo=55, routed)          0.349     1.944    hex_a/reset_s
    SLICE_X65Y83         LUT3 (Prop_lut3_I1_O)        0.045     1.989 r  hex_a/hex_grid_a_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.341     2.330    hex_grid_b_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         1.222     3.552 r  hex_grid_a_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.552    hex_grid_a[2]
    C3                                                                r  hex_grid_a[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/data_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_b[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.102ns  (logic 1.448ns (68.864%)  route 0.655ns (31.136%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.589     1.457    reg_unit/clk_IBUF_BUFG
    SLICE_X63Y84         FDRE                                         r  reg_unit/data_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  reg_unit/data_q_reg[12]/Q
                         net (fo=10, routed)          0.243     1.841    reg_unit/Q[12]
    SLICE_X60Y84         LUT6 (Prop_lut6_I3_O)        0.045     1.886 r  reg_unit/hex_seg_b_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.054     1.940    reg_unit/hex_seg_b_OBUF[6]_inst_i_2_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I0_O)        0.045     1.985 r  reg_unit/hex_seg_b_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.343    hex_seg_b_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         1.217     3.559 r  hex_seg_b_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.559    hex_seg_b[6]
    E5                                                                r  hex_seg_b[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_a/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.128ns  (logic 1.413ns (66.383%)  route 0.715ns (33.617%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.590     1.458    hex_a/clk_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  hex_a/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  hex_a/counter_reg[15]/Q
                         net (fo=21, routed)          0.292     1.891    sw_sync/p_0_in[0]
    SLICE_X65Y86         LUT6 (Prop_lut6_I2_O)        0.045     1.936 r  sw_sync/hex_seg_a_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.424     2.360    hex_seg_a_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         1.227     3.586 r  hex_seg_a_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.586    hex_seg_a[4]
    D7                                                                r  hex_seg_a[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.204ns  (logic 1.415ns (64.229%)  route 0.788ns (35.771%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.586     1.454    button_sync[1]/clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     1.595 r  button_sync[1]/q_reg/Q
                         net (fo=55, routed)          0.260     1.855    reg_unit/reset_s
    SLICE_X62Y82         LUT4 (Prop_lut4_I2_O)        0.045     1.900 r  reg_unit/hex_seg_b_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.528     2.429    hex_seg_b_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         1.229     3.658 r  hex_seg_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.658    hex_seg_b[0]
    F3                                                                r  hex_seg_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.219ns  (logic 1.418ns (63.881%)  route 0.802ns (36.119%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.586     1.454    button_sync[1]/clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     1.595 r  button_sync[1]/q_reg/Q
                         net (fo=55, routed)          0.265     1.860    hex_a/reset_s
    SLICE_X65Y82         LUT3 (Prop_lut3_I0_O)        0.045     1.905 r  hex_a/hex_grid_a_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.537     2.442    hex_grid_b_OBUF[1]
    E3                   OBUF (Prop_obuf_I_O)         1.232     3.674 r  hex_grid_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.674    hex_grid_b[1]
    E3                                                                r  hex_grid_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_b[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.255ns  (logic 1.412ns (62.598%)  route 0.843ns (37.402%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.586     1.454    button_sync[1]/clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     1.595 r  button_sync[1]/q_reg/Q
                         net (fo=55, routed)          0.370     1.965    reg_unit/reset_s
    SLICE_X64Y83         LUT6 (Prop_lut6_I1_O)        0.045     2.010 r  reg_unit/hex_seg_b_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.474     2.484    hex_seg_b_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         1.226     3.709 r  hex_seg_b_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.709    hex_seg_b[4]
    F4                                                                r  hex_seg_b[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[0]
                            (input port)
  Destination:            sw_sync/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.233ns  (logic 1.465ns (45.330%)  route 1.767ns (54.670%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sw_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.767     3.233    sw_sync/sw_i_IBUF[0]
    SLICE_X65Y79         FDRE                                         r  sw_sync/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.498     4.827    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y79         FDRE                                         r  sw_sync/data_q_reg[0]/C

Slack:                    inf
  Source:                 sw_i[2]
                            (input port)
  Destination:            sw_sync/data_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.166ns  (logic 1.468ns (46.362%)  route 1.698ns (53.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  sw_i[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[2]
    F1                   IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_i_IBUF[2]_inst/O
                         net (fo=1, routed)           1.698     3.166    sw_sync/sw_i_IBUF[2]
    SLICE_X65Y81         FDRE                                         r  sw_sync/data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.499     4.828    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  sw_sync/data_q_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            button_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.162ns  (logic 1.462ns (46.228%)  route 1.700ns (53.772%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.700     3.162    button_sync[1]/reset_IBUF
    SLICE_X65Y79         FDRE                                         r  button_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.498     4.827    button_sync[1]/clk_IBUF_BUFG
    SLICE_X65Y79         FDRE                                         r  button_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 run_i
                            (input port)
  Destination:            button_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.154ns  (logic 1.456ns (46.177%)  route 1.698ns (53.823%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  run_i (IN)
                         net (fo=0)                   0.000     0.000    run_i
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  run_i_IBUF_inst/O
                         net (fo=1, routed)           1.698     3.154    button_sync[0]/run_i_IBUF
    SLICE_X62Y77         FDRE                                         r  button_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.495     4.824    button_sync[0]/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  button_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[1]
                            (input port)
  Destination:            sw_sync/data_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.849ns  (logic 1.467ns (51.488%)  route 1.382ns (48.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.382     2.849    sw_sync/sw_i_IBUF[1]
    SLICE_X65Y81         FDRE                                         r  sw_sync/data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.499     4.828    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  sw_sync/data_q_reg[1]/C

Slack:                    inf
  Source:                 sw_i[5]
                            (input port)
  Destination:            sw_sync/data_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.810ns  (logic 1.489ns (53.002%)  route 1.321ns (46.998%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  sw_i[5] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sw_i_IBUF[5]_inst/O
                         net (fo=1, routed)           1.321     2.810    sw_sync/sw_i_IBUF[5]
    SLICE_X63Y80         FDRE                                         r  sw_sync/data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.498     4.827    sw_sync/clk_IBUF_BUFG
    SLICE_X63Y80         FDRE                                         r  sw_sync/data_q_reg[5]/C

Slack:                    inf
  Source:                 sw_i[3]
                            (input port)
  Destination:            sw_sync/data_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.800ns  (logic 1.490ns (53.229%)  route 1.309ns (46.771%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  sw_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[3]
    E2                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  sw_i_IBUF[3]_inst/O
                         net (fo=1, routed)           1.309     2.800    sw_sync/sw_i_IBUF[3]
    SLICE_X65Y80         FDRE                                         r  sw_sync/data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.498     4.827    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  sw_sync/data_q_reg[3]/C

Slack:                    inf
  Source:                 sw_i[15]
                            (input port)
  Destination:            sw_sync/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.722ns  (logic 1.480ns (54.357%)  route 1.242ns (45.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw_i[15] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[15]
    A8                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_i_IBUF[15]_inst/O
                         net (fo=1, routed)           1.242     2.722    sw_sync/sw_i_IBUF[15]
    SLICE_X65Y89         FDRE                                         r  sw_sync/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.507     4.836    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  sw_sync/data_q_reg[15]/C

Slack:                    inf
  Source:                 sw_i[6]
                            (input port)
  Destination:            sw_sync/data_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.682ns  (logic 1.466ns (54.641%)  route 1.217ns (45.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  sw_i[6] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_i_IBUF[6]_inst/O
                         net (fo=1, routed)           1.217     2.682    sw_sync/sw_i_IBUF[6]
    SLICE_X65Y81         FDRE                                         r  sw_sync/data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.499     4.828    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  sw_sync/data_q_reg[6]/C

Slack:                    inf
  Source:                 sw_i[4]
                            (input port)
  Destination:            sw_sync/data_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.645ns  (logic 1.465ns (55.379%)  route 1.180ns (44.621%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  sw_i[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[4]
    E1                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sw_i_IBUF[4]_inst/O
                         net (fo=1, routed)           1.180     2.645    sw_sync/sw_i_IBUF[4]
    SLICE_X65Y81         FDRE                                         r  sw_sync/data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.499     4.828    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  sw_sync/data_q_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[11]
                            (input port)
  Destination:            sw_sync/data_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.251ns (43.174%)  route 0.331ns (56.826%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  sw_i[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[11]
    A6                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  sw_i_IBUF[11]_inst/O
                         net (fo=1, routed)           0.331     0.582    sw_sync/sw_i_IBUF[11]
    SLICE_X65Y89         FDRE                                         r  sw_sync/data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.861     1.975    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  sw_sync/data_q_reg[11]/C

Slack:                    inf
  Source:                 sw_i[10]
                            (input port)
  Destination:            sw_sync/data_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.256ns (42.433%)  route 0.347ns (57.567%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  sw_i[10] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[10]
    A5                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  sw_i_IBUF[10]_inst/O
                         net (fo=1, routed)           0.347     0.603    sw_sync/sw_i_IBUF[10]
    SLICE_X65Y82         FDRE                                         r  sw_sync/data_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.855     1.969    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  sw_sync/data_q_reg[10]/C

Slack:                    inf
  Source:                 sw_i[12]
                            (input port)
  Destination:            sw_sync/data_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.241ns (39.351%)  route 0.371ns (60.649%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  sw_i[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[12]
    C7                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  sw_i_IBUF[12]_inst/O
                         net (fo=1, routed)           0.371     0.611    sw_sync/sw_i_IBUF[12]
    SLICE_X65Y90         FDRE                                         r  sw_sync/data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     1.976    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y90         FDRE                                         r  sw_sync/data_q_reg[12]/C

Slack:                    inf
  Source:                 sw_i[9]
                            (input port)
  Destination:            sw_sync/data_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.255ns (39.829%)  route 0.386ns (60.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  sw_i[9] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[9]
    A4                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  sw_i_IBUF[9]_inst/O
                         net (fo=1, routed)           0.386     0.641    sw_sync/sw_i_IBUF[9]
    SLICE_X65Y82         FDRE                                         r  sw_sync/data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.855     1.969    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  sw_sync/data_q_reg[9]/C

Slack:                    inf
  Source:                 sw_i[14]
                            (input port)
  Destination:            sw_sync/data_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.253ns (38.769%)  route 0.400ns (61.231%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  sw_i[14] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[14]
    B7                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sw_i_IBUF[14]_inst/O
                         net (fo=1, routed)           0.400     0.652    sw_sync/sw_i_IBUF[14]
    SLICE_X65Y89         FDRE                                         r  sw_sync/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.861     1.975    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  sw_sync/data_q_reg[14]/C

Slack:                    inf
  Source:                 sw_i[7]
                            (input port)
  Destination:            sw_sync/data_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.244ns (36.384%)  route 0.427ns (63.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sw_i[7] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sw_i_IBUF[7]_inst/O
                         net (fo=1, routed)           0.427     0.671    sw_sync/sw_i_IBUF[7]
    SLICE_X65Y80         FDRE                                         r  sw_sync/data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.853     1.967    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  sw_sync/data_q_reg[7]/C

Slack:                    inf
  Source:                 sw_i[8]
                            (input port)
  Destination:            sw_sync/data_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.246ns (36.160%)  route 0.435ns (63.840%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  sw_i[8] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[8]
    B2                   IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sw_i_IBUF[8]_inst/O
                         net (fo=1, routed)           0.435     0.681    sw_sync/sw_i_IBUF[8]
    SLICE_X65Y81         FDRE                                         r  sw_sync/data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.854     1.968    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  sw_sync/data_q_reg[8]/C

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            sw_sync/data_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.248ns (35.561%)  route 0.449ns (64.439%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    A7                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  sw_i_IBUF[13]_inst/O
                         net (fo=1, routed)           0.449     0.697    sw_sync/sw_i_IBUF[13]
    SLICE_X65Y89         FDRE                                         r  sw_sync/data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.861     1.975    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  sw_sync/data_q_reg[13]/C

Slack:                    inf
  Source:                 sw_i[15]
                            (input port)
  Destination:            sw_sync/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.247ns (34.418%)  route 0.471ns (65.582%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw_i[15] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[15]
    A8                   IBUF (Prop_ibuf_I_O)         0.247     0.247 r  sw_i_IBUF[15]_inst/O
                         net (fo=1, routed)           0.471     0.719    sw_sync/sw_i_IBUF[15]
    SLICE_X65Y89         FDRE                                         r  sw_sync/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.861     1.975    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  sw_sync/data_q_reg[15]/C

Slack:                    inf
  Source:                 sw_i[4]
                            (input port)
  Destination:            sw_sync/data_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.233ns (32.100%)  route 0.492ns (67.900%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  sw_i[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[4]
    E1                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  sw_i_IBUF[4]_inst/O
                         net (fo=1, routed)           0.492     0.725    sw_sync/sw_i_IBUF[4]
    SLICE_X65Y81         FDRE                                         r  sw_sync/data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.854     1.968    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  sw_sync/data_q_reg[4]/C





