{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 27 17:21:51 2015 " "Info: Processing started: Tue Oct 27 17:21:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off controlUnit -c controlUnit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off controlUnit -c controlUnit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "controlUnit.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/controlUnit.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "oneSecClock:myClock\|clock " "Info: Detected ripple clock \"oneSecClock:myClock\|clock\" as buffer" {  } { { "oneSecClock.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/oneSecClock.v" 6 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "oneSecClock:myClock\|clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register oneSecClock:myClock\|count25M\[21\] register oneSecClock:myClock\|count25M\[21\] 214.13 MHz 4.67 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 214.13 MHz between source register \"oneSecClock:myClock\|count25M\[21\]\" and destination register \"oneSecClock:myClock\|count25M\[21\]\" (period= 4.67 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.431 ns + Longest register register " "Info: + Longest register to register delay is 4.431 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns oneSecClock:myClock\|count25M\[21\] 1 REG LCFF_X15_Y12_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y12_N31; Fanout = 3; REG Node = 'oneSecClock:myClock\|count25M\[21\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { oneSecClock:myClock|count25M[21] } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/oneSecClock.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.544 ns) 1.581 ns oneSecClock:myClock\|Equal0~0 2 COMB LCCOMB_X14_Y13_N0 1 " "Info: 2: + IC(1.037 ns) + CELL(0.544 ns) = 1.581 ns; Loc. = LCCOMB_X14_Y13_N0; Fanout = 1; COMB Node = 'oneSecClock:myClock\|Equal0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { oneSecClock:myClock|count25M[21] oneSecClock:myClock|Equal0~0 } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/oneSecClock.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.542 ns) + CELL(0.512 ns) 2.635 ns oneSecClock:myClock\|Equal0~4 3 COMB LCCOMB_X15_Y13_N2 11 " "Info: 3: + IC(0.542 ns) + CELL(0.512 ns) = 2.635 ns; Loc. = LCCOMB_X15_Y13_N2; Fanout = 11; COMB Node = 'oneSecClock:myClock\|Equal0~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { oneSecClock:myClock|Equal0~0 oneSecClock:myClock|Equal0~4 } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/oneSecClock.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.178 ns) 3.122 ns oneSecClock:myClock\|Equal0~8 4 COMB LCCOMB_X15_Y13_N6 4 " "Info: 4: + IC(0.309 ns) + CELL(0.178 ns) = 3.122 ns; Loc. = LCCOMB_X15_Y13_N6; Fanout = 4; COMB Node = 'oneSecClock:myClock\|Equal0~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.487 ns" { oneSecClock:myClock|Equal0~4 oneSecClock:myClock|Equal0~8 } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/oneSecClock.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.322 ns) 4.335 ns oneSecClock:myClock\|count25M~2 5 COMB LCCOMB_X15_Y12_N30 1 " "Info: 5: + IC(0.891 ns) + CELL(0.322 ns) = 4.335 ns; Loc. = LCCOMB_X15_Y12_N30; Fanout = 1; COMB Node = 'oneSecClock:myClock\|count25M~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { oneSecClock:myClock|Equal0~8 oneSecClock:myClock|count25M~2 } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/oneSecClock.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.431 ns oneSecClock:myClock\|count25M\[21\] 6 REG LCFF_X15_Y12_N31 3 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 4.431 ns; Loc. = LCFF_X15_Y12_N31; Fanout = 3; REG Node = 'oneSecClock:myClock\|count25M\[21\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { oneSecClock:myClock|count25M~2 oneSecClock:myClock|count25M[21] } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/oneSecClock.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.652 ns ( 37.28 % ) " "Info: Total cell delay = 1.652 ns ( 37.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.779 ns ( 62.72 % ) " "Info: Total interconnect delay = 2.779 ns ( 62.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.431 ns" { oneSecClock:myClock|count25M[21] oneSecClock:myClock|Equal0~0 oneSecClock:myClock|Equal0~4 oneSecClock:myClock|Equal0~8 oneSecClock:myClock|count25M~2 oneSecClock:myClock|count25M[21] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.431 ns" { oneSecClock:myClock|count25M[21] {} oneSecClock:myClock|Equal0~0 {} oneSecClock:myClock|Equal0~4 {} oneSecClock:myClock|Equal0~8 {} oneSecClock:myClock|count25M~2 {} oneSecClock:myClock|count25M[21] {} } { 0.000ns 1.037ns 0.542ns 0.309ns 0.891ns 0.000ns } { 0.000ns 0.544ns 0.512ns 0.178ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.852 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/controlUnit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/controlUnit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.602 ns) 2.852 ns oneSecClock:myClock\|count25M\[21\] 3 REG LCFF_X15_Y12_N31 3 " "Info: 3: + IC(0.986 ns) + CELL(0.602 ns) = 2.852 ns; Loc. = LCFF_X15_Y12_N31; Fanout = 3; REG Node = 'oneSecClock:myClock\|count25M\[21\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { CLOCK_50~clkctrl oneSecClock:myClock|count25M[21] } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/oneSecClock.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.08 % ) " "Info: Total cell delay = 1.628 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.224 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.224 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { CLOCK_50 CLOCK_50~clkctrl oneSecClock:myClock|count25M[21] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} oneSecClock:myClock|count25M[21] {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.852 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/controlUnit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/controlUnit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.602 ns) 2.852 ns oneSecClock:myClock\|count25M\[21\] 3 REG LCFF_X15_Y12_N31 3 " "Info: 3: + IC(0.986 ns) + CELL(0.602 ns) = 2.852 ns; Loc. = LCFF_X15_Y12_N31; Fanout = 3; REG Node = 'oneSecClock:myClock\|count25M\[21\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { CLOCK_50~clkctrl oneSecClock:myClock|count25M[21] } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/oneSecClock.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.08 % ) " "Info: Total cell delay = 1.628 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.224 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.224 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { CLOCK_50 CLOCK_50~clkctrl oneSecClock:myClock|count25M[21] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} oneSecClock:myClock|count25M[21] {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { CLOCK_50 CLOCK_50~clkctrl oneSecClock:myClock|count25M[21] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} oneSecClock:myClock|count25M[21] {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} oneSecClock:myClock|count25M[21] {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "oneSecClock.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/oneSecClock.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "oneSecClock.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/oneSecClock.v" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.431 ns" { oneSecClock:myClock|count25M[21] oneSecClock:myClock|Equal0~0 oneSecClock:myClock|Equal0~4 oneSecClock:myClock|Equal0~8 oneSecClock:myClock|count25M~2 oneSecClock:myClock|count25M[21] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.431 ns" { oneSecClock:myClock|count25M[21] {} oneSecClock:myClock|Equal0~0 {} oneSecClock:myClock|Equal0~4 {} oneSecClock:myClock|Equal0~8 {} oneSecClock:myClock|count25M~2 {} oneSecClock:myClock|count25M[21] {} } { 0.000ns 1.037ns 0.542ns 0.309ns 0.891ns 0.000ns } { 0.000ns 0.544ns 0.512ns 0.178ns 0.322ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { CLOCK_50 CLOCK_50~clkctrl oneSecClock:myClock|count25M[21] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} oneSecClock:myClock|count25M[21] {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} oneSecClock:myClock|count25M[21] {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "oneSecClock:myClock\|clock KEY\[0\] CLOCK_50 5.001 ns register " "Info: tsu for register \"oneSecClock:myClock\|clock\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is 5.001 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.796 ns + Longest pin register " "Info: + Longest pin to register delay is 7.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[0\] 1 PIN PIN_R22 37 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 37; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/controlUnit.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.291 ns) + CELL(0.545 ns) 7.700 ns oneSecClock:myClock\|clock~0 2 COMB LCCOMB_X16_Y13_N20 1 " "Info: 2: + IC(6.291 ns) + CELL(0.545 ns) = 7.700 ns; Loc. = LCCOMB_X16_Y13_N20; Fanout = 1; COMB Node = 'oneSecClock:myClock\|clock~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.836 ns" { KEY[0] oneSecClock:myClock|clock~0 } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.796 ns oneSecClock:myClock\|clock 3 REG LCFF_X16_Y13_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.796 ns; Loc. = LCFF_X16_Y13_N21; Fanout = 2; REG Node = 'oneSecClock:myClock\|clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { oneSecClock:myClock|clock~0 oneSecClock:myClock|clock } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.505 ns ( 19.30 % ) " "Info: Total cell delay = 1.505 ns ( 19.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.291 ns ( 80.70 % ) " "Info: Total interconnect delay = 6.291 ns ( 80.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.796 ns" { KEY[0] oneSecClock:myClock|clock~0 oneSecClock:myClock|clock } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.796 ns" { KEY[0] {} KEY[0]~combout {} oneSecClock:myClock|clock~0 {} oneSecClock:myClock|clock {} } { 0.000ns 0.000ns 6.291ns 0.000ns } { 0.000ns 0.864ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "oneSecClock.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/oneSecClock.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.757 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/controlUnit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.602 ns) 2.757 ns oneSecClock:myClock\|clock 2 REG LCFF_X16_Y13_N21 2 " "Info: 2: + IC(1.129 ns) + CELL(0.602 ns) = 2.757 ns; Loc. = LCFF_X16_Y13_N21; Fanout = 2; REG Node = 'oneSecClock:myClock\|clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { CLOCK_50 oneSecClock:myClock|clock } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 59.05 % ) " "Info: Total cell delay = 1.628 ns ( 59.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.129 ns ( 40.95 % ) " "Info: Total interconnect delay = 1.129 ns ( 40.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { CLOCK_50 oneSecClock:myClock|clock } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:myClock|clock {} } { 0.000ns 0.000ns 1.129ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.796 ns" { KEY[0] oneSecClock:myClock|clock~0 oneSecClock:myClock|clock } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.796 ns" { KEY[0] {} KEY[0]~combout {} oneSecClock:myClock|clock~0 {} oneSecClock:myClock|clock {} } { 0.000ns 0.000ns 6.291ns 0.000ns } { 0.000ns 0.864ns 0.545ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { CLOCK_50 oneSecClock:myClock|clock } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:myClock|clock {} } { 0.000ns 0.000ns 1.129ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDG\[1\] state.decode 14.882 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDG\[1\]\" through register \"state.decode\" is 14.882 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.401 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 6.401 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/controlUnit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.879 ns) 3.034 ns oneSecClock:myClock\|clock 2 REG LCFF_X16_Y13_N21 2 " "Info: 2: + IC(1.129 ns) + CELL(0.879 ns) = 3.034 ns; Loc. = LCFF_X16_Y13_N21; Fanout = 2; REG Node = 'oneSecClock:myClock\|clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { CLOCK_50 oneSecClock:myClock|clock } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.792 ns) + CELL(0.000 ns) 4.826 ns oneSecClock:myClock\|clock~clkctrl 3 COMB CLKCTRL_G0 11 " "Info: 3: + IC(1.792 ns) + CELL(0.000 ns) = 4.826 ns; Loc. = CLKCTRL_G0; Fanout = 11; COMB Node = 'oneSecClock:myClock\|clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.792 ns" { oneSecClock:myClock|clock oneSecClock:myClock|clock~clkctrl } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.602 ns) 6.401 ns state.decode 4 REG LCFF_X34_Y7_N25 11 " "Info: 4: + IC(0.973 ns) + CELL(0.602 ns) = 6.401 ns; Loc. = LCFF_X34_Y7_N25; Fanout = 11; REG Node = 'state.decode'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { oneSecClock:myClock|clock~clkctrl state.decode } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/controlUnit.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 39.17 % ) " "Info: Total cell delay = 2.507 ns ( 39.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.894 ns ( 60.83 % ) " "Info: Total interconnect delay = 3.894 ns ( 60.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.401 ns" { CLOCK_50 oneSecClock:myClock|clock oneSecClock:myClock|clock~clkctrl state.decode } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.401 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:myClock|clock {} oneSecClock:myClock|clock~clkctrl {} state.decode {} } { 0.000ns 0.000ns 1.129ns 1.792ns 0.973ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "controlUnit.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/controlUnit.v" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.204 ns + Longest register pin " "Info: + Longest register to pin delay is 8.204 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.decode 1 REG LCFF_X34_Y7_N25 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y7_N25; Fanout = 11; REG Node = 'state.decode'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.decode } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/controlUnit.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.545 ns) 1.694 ns WideOr2~0 2 COMB LCCOMB_X34_Y7_N10 1 " "Info: 2: + IC(1.149 ns) + CELL(0.545 ns) = 1.694 ns; Loc. = LCCOMB_X34_Y7_N10; Fanout = 1; COMB Node = 'WideOr2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { state.decode WideOr2~0 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/controlUnit.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.744 ns) + CELL(0.545 ns) 3.983 ns WideOr2 3 COMB LCCOMB_X43_Y3_N24 1 " "Info: 3: + IC(1.744 ns) + CELL(0.545 ns) = 3.983 ns; Loc. = LCCOMB_X43_Y3_N24; Fanout = 1; COMB Node = 'WideOr2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { WideOr2~0 WideOr2 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/controlUnit.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(2.850 ns) 8.204 ns LEDG\[1\] 4 PIN PIN_U21 0 " "Info: 4: + IC(1.371 ns) + CELL(2.850 ns) = 8.204 ns; Loc. = PIN_U21; Fanout = 0; PIN Node = 'LEDG\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.221 ns" { WideOr2 LEDG[1] } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/controlUnit.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.940 ns ( 48.03 % ) " "Info: Total cell delay = 3.940 ns ( 48.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.264 ns ( 51.97 % ) " "Info: Total interconnect delay = 4.264 ns ( 51.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.204 ns" { state.decode WideOr2~0 WideOr2 LEDG[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.204 ns" { state.decode {} WideOr2~0 {} WideOr2 {} LEDG[1] {} } { 0.000ns 1.149ns 1.744ns 1.371ns } { 0.000ns 0.545ns 0.545ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.401 ns" { CLOCK_50 oneSecClock:myClock|clock oneSecClock:myClock|clock~clkctrl state.decode } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.401 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:myClock|clock {} oneSecClock:myClock|clock~clkctrl {} state.decode {} } { 0.000ns 0.000ns 1.129ns 1.792ns 0.973ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.204 ns" { state.decode WideOr2~0 WideOr2 LEDG[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.204 ns" { state.decode {} WideOr2~0 {} WideOr2 {} LEDG[1] {} } { 0.000ns 1.149ns 1.744ns 1.371ns } { 0.000ns 0.545ns 0.545ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[3\] LEDR\[7\] 7.618 ns Longest " "Info: Longest tpd from source pin \"SW\[3\]\" to destination pin \"LEDR\[7\]\" is 7.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns SW\[3\] 1 PIN PIN_V12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_V12; Fanout = 1; PIN Node = 'SW\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/controlUnit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.605 ns) + CELL(0.544 ns) 3.155 ns Selector3~0 2 COMB LCCOMB_X43_Y3_N0 1 " "Info: 2: + IC(1.605 ns) + CELL(0.544 ns) = 3.155 ns; Loc. = LCCOMB_X43_Y3_N0; Fanout = 1; COMB Node = 'Selector3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.149 ns" { SW[3] Selector3~0 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/controlUnit.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.178 ns) 3.621 ns Selector3~1 3 COMB LCCOMB_X43_Y3_N18 1 " "Info: 3: + IC(0.288 ns) + CELL(0.178 ns) = 3.621 ns; Loc. = LCCOMB_X43_Y3_N18; Fanout = 1; COMB Node = 'Selector3~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { Selector3~0 Selector3~1 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/controlUnit.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(2.995 ns) 7.618 ns LEDR\[7\] 4 PIN PIN_U18 0 " "Info: 4: + IC(1.002 ns) + CELL(2.995 ns) = 7.618 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'LEDR\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.997 ns" { Selector3~1 LEDR[7] } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/controlUnit.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.723 ns ( 62.00 % ) " "Info: Total cell delay = 4.723 ns ( 62.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.895 ns ( 38.00 % ) " "Info: Total interconnect delay = 2.895 ns ( 38.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.618 ns" { SW[3] Selector3~0 Selector3~1 LEDR[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.618 ns" { SW[3] {} SW[3]~combout {} Selector3~0 {} Selector3~1 {} LEDR[7] {} } { 0.000ns 0.000ns 1.605ns 0.288ns 1.002ns } { 0.000ns 1.006ns 0.544ns 0.178ns 2.995ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "state.sub SW\[1\] CLOCK_50 3.515 ns register " "Info: th for register \"state.sub\" (data pin = \"SW\[1\]\", clock pin = \"CLOCK_50\") is 3.515 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.401 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.401 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/controlUnit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.879 ns) 3.034 ns oneSecClock:myClock\|clock 2 REG LCFF_X16_Y13_N21 2 " "Info: 2: + IC(1.129 ns) + CELL(0.879 ns) = 3.034 ns; Loc. = LCFF_X16_Y13_N21; Fanout = 2; REG Node = 'oneSecClock:myClock\|clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { CLOCK_50 oneSecClock:myClock|clock } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.792 ns) + CELL(0.000 ns) 4.826 ns oneSecClock:myClock\|clock~clkctrl 3 COMB CLKCTRL_G0 11 " "Info: 3: + IC(1.792 ns) + CELL(0.000 ns) = 4.826 ns; Loc. = CLKCTRL_G0; Fanout = 11; COMB Node = 'oneSecClock:myClock\|clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.792 ns" { oneSecClock:myClock|clock oneSecClock:myClock|clock~clkctrl } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.602 ns) 6.401 ns state.sub 4 REG LCFF_X34_Y7_N1 4 " "Info: 4: + IC(0.973 ns) + CELL(0.602 ns) = 6.401 ns; Loc. = LCFF_X34_Y7_N1; Fanout = 4; REG Node = 'state.sub'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { oneSecClock:myClock|clock~clkctrl state.sub } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/controlUnit.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 39.17 % ) " "Info: Total cell delay = 2.507 ns ( 39.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.894 ns ( 60.83 % ) " "Info: Total interconnect delay = 3.894 ns ( 60.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.401 ns" { CLOCK_50 oneSecClock:myClock|clock oneSecClock:myClock|clock~clkctrl state.sub } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.401 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:myClock|clock {} oneSecClock:myClock|clock~clkctrl {} state.sub {} } { 0.000ns 0.000ns 1.129ns 1.792ns 0.973ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "controlUnit.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/controlUnit.v" 49 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.172 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.172 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[1\] 1 PIN PIN_L21 8 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 8; PIN Node = 'SW\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/controlUnit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.728 ns) + CELL(0.322 ns) 3.076 ns n_state.sub~0 2 COMB LCCOMB_X34_Y7_N0 1 " "Info: 2: + IC(1.728 ns) + CELL(0.322 ns) = 3.076 ns; Loc. = LCCOMB_X34_Y7_N0; Fanout = 1; COMB Node = 'n_state.sub~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.050 ns" { SW[1] n_state.sub~0 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/controlUnit.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.172 ns state.sub 3 REG LCFF_X34_Y7_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.172 ns; Loc. = LCFF_X34_Y7_N1; Fanout = 4; REG Node = 'state.sub'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { n_state.sub~0 state.sub } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/altera/91/quartus/LouiseSem2/lab2/controlUnit.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.444 ns ( 45.52 % ) " "Info: Total cell delay = 1.444 ns ( 45.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.728 ns ( 54.48 % ) " "Info: Total interconnect delay = 1.728 ns ( 54.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.172 ns" { SW[1] n_state.sub~0 state.sub } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.172 ns" { SW[1] {} SW[1]~combout {} n_state.sub~0 {} state.sub {} } { 0.000ns 0.000ns 1.728ns 0.000ns } { 0.000ns 1.026ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.401 ns" { CLOCK_50 oneSecClock:myClock|clock oneSecClock:myClock|clock~clkctrl state.sub } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.401 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:myClock|clock {} oneSecClock:myClock|clock~clkctrl {} state.sub {} } { 0.000ns 0.000ns 1.129ns 1.792ns 0.973ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.172 ns" { SW[1] n_state.sub~0 state.sub } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.172 ns" { SW[1] {} SW[1]~combout {} n_state.sub~0 {} state.sub {} } { 0.000ns 0.000ns 1.728ns 0.000ns } { 0.000ns 1.026ns 0.322ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Peak virtual memory: 157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 27 17:21:52 2015 " "Info: Processing ended: Tue Oct 27 17:21:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
