{
  "name": "core_arch::x86::avx512f::_mm512_reduce_min_ps",
  "safe": false,
  "callees": {
    "intrinsics::simd::simd_shuffle": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shuffles two vectors by const indices.\n\n `T` must be a vector.\n\n `U` must be a **const** vector of `u32`s. This means it must either refer to a named\n const or be given as an inline const expression (`const { ... }`).\n\n `V` must be a vector with the same element type as `T` and the same length as `U`.\n\n Returns a new vector such that element `i` is selected from `xy[idx[i]]`, where `xy`\n is the concatenation of `x` and `y`. It is a compile-time error if `idx[i]` is out-of-bounds\n of `xy`.\n",
      "adt": {}
    },
    "core_arch::x86::avx::_mm256_min_ps": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Compares packed single-precision (32-bit) floating-point elements in `a`\n and `b`, and returns packed minimum values\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_min_ps)\n",
      "adt": {
        "core_arch::x86::__m256": "Constructor"
      }
    },
    "core_arch::x86::avx::_mm256_extractf128_ps": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Extracts 128 bits (composed of 4 packed single-precision (32-bit)\n floating-point elements) from `a`, selected with `imm8`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_extractf128_ps)\n",
      "adt": {
        "core_arch::x86::__m128": "Constructor"
      }
    },
    "core_arch::x86::sse::_mm_min_ps": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Compares packed single-precision (32-bit) floating-point elements in `a` and\n `b`, and return the corresponding minimum values.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_min_ps)\n",
      "adt": {
        "core_arch::x86::__m128": "Constructor"
      }
    },
    "core_arch::x86::sse3::_mm_movehdup_ps": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Duplicate odd-indexed single-precision (32-bit) floating-point elements\n from `a`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_movehdup_ps)\n",
      "adt": {
        "core_arch::x86::__m128": "Constructor"
      }
    },
    "core_arch::x86::sse::_mm_min_ss": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Compares the first single-precision (32-bit) floating-point element of `a`\n and `b`, and return the minimum value in the first element of the return\n value, the other elements are copied from `a`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_min_ss)\n",
      "adt": {
        "core_arch::x86::__m128": "Constructor"
      }
    },
    "core_arch::x86::sse::_mm_cvtss_f32": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Extracts the lowest 32 bit float from the input vector.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_cvtss_f32)\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m512": [
      "Plain"
    ],
    "core_arch::x86::__m256": [
      "Plain"
    ],
    "core_arch::x86::__m128": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512f::_mm512_reduce_min_ps"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:33610:1: 33620:2",
  "src": "pub fn _mm512_reduce_min_ps(a: __m512) -> f32 {\n    unsafe {\n        let a = _mm256_min_ps(\n            simd_shuffle!(a, a, [0, 1, 2, 3, 4, 5, 6, 7]),\n            simd_shuffle!(a, a, [8, 9, 10, 11, 12, 13, 14, 15]),\n        );\n        let a = _mm_min_ps(_mm256_extractf128_ps::<0>(a), _mm256_extractf128_ps::<1>(a));\n        let a = _mm_min_ps(a, simd_shuffle!(a, a, [2, 3, 0, 1]));\n        _mm_cvtss_f32(_mm_min_ss(a, _mm_movehdup_ps(a)))\n    }\n}",
  "mir": "fn core_arch::x86::avx512f::_mm512_reduce_min_ps(_1: core_arch::x86::__m512) -> f32 {\n    let mut _0: f32;\n    let  _2: core_arch::x86::__m256;\n    let mut _3: core_arch::x86::__m256;\n    let mut _4: core_arch::x86::__m256;\n    let  _5: core_arch::x86::__m128;\n    let mut _6: core_arch::x86::__m128;\n    let mut _7: core_arch::x86::__m128;\n    let  _8: core_arch::x86::__m128;\n    let mut _9: core_arch::x86::__m128;\n    let mut _10: core_arch::x86::__m128;\n    let mut _11: core_arch::x86::__m128;\n    debug a => _1;\n    debug a => _2;\n    debug a => _5;\n    debug a => _8;\n    bb0: {\n        StorageLive(_3);\n        _3 = intrinsics::simd::simd_shuffle::<core_arch::x86::__m512, core_arch::macros::SimdShuffleIdx<8>, core_arch::x86::__m256>(_1, _1, core_arch::x86::avx512f::_mm512_reduce_min_ps::{constant#2}) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_4);\n        _4 = intrinsics::simd::simd_shuffle::<core_arch::x86::__m512, core_arch::macros::SimdShuffleIdx<8>, core_arch::x86::__m256>(_1, _1, core_arch::x86::avx512f::_mm512_reduce_min_ps::{constant#3}) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _2 = core_arch::x86::avx::_mm256_min_ps(move _3, move _4) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_4);\n        StorageDead(_3);\n        StorageLive(_6);\n        _6 = core_arch::x86::avx::_mm256_extractf128_ps::<0>(_2) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageLive(_7);\n        _7 = core_arch::x86::avx::_mm256_extractf128_ps::<1>(_2) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        _5 = core_arch::x86::sse::_mm_min_ps(move _6, move _7) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        StorageDead(_7);\n        StorageDead(_6);\n        StorageLive(_9);\n        _9 = intrinsics::simd::simd_shuffle::<core_arch::x86::__m128, core_arch::macros::SimdShuffleIdx<4>, core_arch::x86::__m128>(_5, _5, core_arch::x86::avx512f::_mm512_reduce_min_ps::{constant#4}) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        _8 = core_arch::x86::sse::_mm_min_ps(_5, move _9) -> [return: bb8, unwind unreachable];\n    }\n    bb8: {\n        StorageDead(_9);\n        StorageLive(_10);\n        StorageLive(_11);\n        _11 = core_arch::x86::sse3::_mm_movehdup_ps(_8) -> [return: bb9, unwind unreachable];\n    }\n    bb9: {\n        _10 = core_arch::x86::sse::_mm_min_ss(_8, move _11) -> [return: bb10, unwind unreachable];\n    }\n    bb10: {\n        StorageDead(_11);\n        _0 = core_arch::x86::sse::_mm_cvtss_f32(move _10) -> [return: bb11, unwind unreachable];\n    }\n    bb11: {\n        StorageDead(_10);\n        return;\n    }\n}\n",
  "doc": " Reduce the packed single-precision (32-bit) floating-point elements in a by minimum. Returns the minimum of all elements in a.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_reduce_min_ps&expand=4598)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}