puts "#HD: Running synthesis for block FFT_ifft"
puts "	#HD: Setting Tcl Params:"
set_param hd.visual 1
create_project -in_memory -part xc7z020clg400-1
add_files ./Sources/cores/FFT_ifft/hdl/vhdl/start_for_fft_config1_1_U0.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/FFT_ifft/hdl/vhdl/start_for_fft_config1_1_U0.vhd]
add_files ./Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_fe11.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_fe11.vhd]
add_files ./Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_be.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_be.vhd]
add_files ./Sources/cores/FFT_ifft/hdl/vhdl/fifo_w16_d2_A.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/FFT_ifft/hdl/vhdl/fifo_w16_d2_A.vhd]
add_files ./Sources/cores/FFT_ifft/hdl/vhdl/start_for_dummy_proc_be_U0.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/FFT_ifft/hdl/vhdl/start_for_dummy_proc_be_U0.vhd]
add_files ./Sources/cores/FFT_ifft/hdl/vhdl/fft_config1_1.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/FFT_ifft/hdl/vhdl/fft_config1_1.vhd]
add_files ./Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d1024_A.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d1024_A.vhd]
add_files ./Sources/cores/FFT_ifft/hdl/vhdl/fft_config1_s.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/FFT_ifft/hdl/vhdl/fft_config1_s.vhd]
add_files ./Sources/cores/FFT_ifft/hdl/vhdl/start_for_dummy_proc_middle_U0.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/FFT_ifft/hdl/vhdl/start_for_dummy_proc_middle_U0.vhd]
add_files ./Sources/cores/FFT_ifft/hdl/vhdl/start_for_fft_config1_U0.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/FFT_ifft/hdl/vhdl/start_for_fft_config1_U0.vhd]
add_files ./Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d5_A.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d5_A.vhd]
add_files ./Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_middle.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_middle.vhd]
add_files ./Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd]
add_files ./Sources/cores/FFT_ifft/hdl/vhdl/fft_top_ctrl_bus_s_axi.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/FFT_ifft/hdl/vhdl/fft_top_ctrl_bus_s_axi.vhd]
add_files ./Sources/cores/FFT_ifft/hdl/vhdl/fifo_w8_d2_A.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/FFT_ifft/hdl/vhdl/fifo_w8_d2_A.vhd]
add_files ./Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd]
synth_design -mode out_of_context -flatten_hierarchy rebuilt -top fft_top -part xc7z020clg400-1
write_checkpoint -force /home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Synth/FFT_ifft/fft_top_synth.dcp
report_utilization -file /home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Synth/FFT_ifft/fft_top_utilization_synth.rpt
close_project
puts "#HD: Synthesis of module FFT_ifft complete\n"
