-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/model_qat_2x2_w16a16/amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block1.vhd
-- Created: 2025-02-27 17:51:51
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block1
-- Source Path: model_qat_2x2_w16a16/DUT HDL/Dense Layer 2/Dense Layer 2/Weight Storage 0/SinglePortRAM_generic
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block1 IS
  GENERIC( AddrWidth                      : integer := 1;
           DataWidth                      : integer := 1
           );
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        din                               :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
        addr                              :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
        we                                :   IN    std_logic;  -- ufix1
        dout                              :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
        );
END amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block1;


ARCHITECTURE rtl OF amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block1 IS

  -- Local Type Definitions
  TYPE ram_type IS ARRAY (2**AddrWidth - 1 DOWNTO 0) of std_logic_vector(DataWidth - 1 DOWNTO 0);

  -- Signals
  SIGNAL ram                              : ram_type := (X"f93b", X"0af3", X"084e", X"e295", X"0318", X"e315", X"058f", X"e29c", X"0243", X"c4eb", X"de71", X"fdca", X"e91a", X"eee7",
                                                        X"d69d", X"f752", X"0a25", X"e03d", X"1429", X"fb31", X"e928", X"0882", X"ee9c", X"0572", X"e22c", X"fb9e", X"05c0", X"0da5",
                                                        X"1eda", X"f607", X"e4bf", X"0422", X"faa3", X"ddfb", X"f483", X"e4fb", X"d15f", X"1ae9", X"193b", X"f1b7", X"e0ee", X"0e12",
                                                        X"e7c9", X"f9e8", X"e36a", X"f856", X"010e", X"fe49", X"0549", X"fc3d", X"0ad9", X"ea74", X"04bf", X"e4d9", X"ee9e", X"34ed",
                                                        X"077e", X"0808", X"e628", X"e55e", X"e8cb", X"ee19", X"eeee", X"fd83", X"fa7a", X"0e1b", X"f8d5", X"04b0", X"dd1d", X"f8c4",
                                                        X"e637", X"e50f", X"ec30", X"edcc", X"1480", X"2758", X"de99", X"27dd", X"dd0a", X"f9d8", X"ebf3", X"033f", X"05c6", X"f1aa",
                                                        X"0089", X"064f", X"e803", X"ed08", X"1170", X"f0e6", X"0a78", X"e646", X"dc47", X"f4d5", X"0879", X"fd53", X"f0b3", X"0ee8",
                                                        X"df30", X"e902", X"1010", X"e273", X"0e1e", X"011a", X"0871", X"064c", X"fca7", X"1fc3", X"0b63", X"1a74", X"0abf", X"e233",
                                                        X"28b4", X"2fea", X"fba0", X"08fe", X"eb45", X"f100", X"f819", X"ee5a", X"e6dd", X"074d", X"e32a", X"ecd6", X"f5ae", X"1523",
                                                        X"ec40", X"0761");
  SIGNAL data_int                         : std_logic_vector(DataWidth - 1 DOWNTO 0) := X"0761";
  SIGNAL addr_unsigned                    : unsigned(AddrWidth - 1 DOWNTO 0);  -- generic width

BEGIN
  addr_unsigned <= unsigned(addr);

  SinglePortRAM_generic_process: PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF enb = '1' THEN
        IF we = '1' THEN
          ram(to_integer(addr_unsigned)) <= din;
          data_int <= din;
        ELSE
          data_int <= ram(to_integer(addr_unsigned));
        END IF;
      END IF;
    END IF;
  END PROCESS SinglePortRAM_generic_process;

  dout <= data_int;

END rtl;

