HelpInfo,C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\bin\mbin\assistant
Implementation;Synthesis;RootName:mss_top
Implementation;Synthesis|| CL240 ||@W:XTLOSC_O2F is not assigned a value (floating) -- simulation mismatch possible. ||mss_top.srr(34);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/34||mss_top_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\FABOSC_0\mss_top_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:XTLOSC_CCC is not assigned a value (floating) -- simulation mismatch possible. ||mss_top.srr(35);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/35||mss_top_sb_FABOSC_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\FABOSC_0\mss_top_sb_FABOSC_0_OSC.vhd'/linenumber/15
Implementation;Synthesis|| CL240 ||@W:RCOSC_1MHZ_O2F is not assigned a value (floating) -- simulation mismatch possible. ||mss_top.srr(36);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/36||mss_top_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\FABOSC_0\mss_top_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:RCOSC_1MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. ||mss_top.srr(37);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/37||mss_top_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\FABOSC_0\mss_top_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CD638 ||@W:Signal controlreg3 is undriven ||mss_top.srr(43);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/43||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CD434 ||@W:Signal rx_dout_reg in the sensitivity list is not used in the process||mss_top.srr(45);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/45||CoreUART.vhd(250);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/250
Implementation;Synthesis|| CD434 ||@W:Signal parity_err_xhdl1 in the sensitivity list is not used in the process||mss_top.srr(46);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/46||CoreUART.vhd(250);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/250
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||mss_top.srr(47);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/47||CoreUART.vhd(358);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/358
Implementation;Synthesis|| CD638 ||@W:Signal tx_dout_reg is undriven ||mss_top.srr(49);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/49||CoreUART.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/165
Implementation;Synthesis|| CD638 ||@W:Signal rx_dout is undriven ||mss_top.srr(50);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/50||CoreUART.vhd(166);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/166
Implementation;Synthesis|| CD638 ||@W:Signal fifo_empty_tx is undriven ||mss_top.srr(51);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/51||CoreUART.vhd(171);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/171
Implementation;Synthesis|| CD638 ||@W:Signal fifo_empty_rx is undriven ||mss_top.srr(52);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/52||CoreUART.vhd(172);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/172
Implementation;Synthesis|| CD638 ||@W:Signal fifo_full_tx is undriven ||mss_top.srr(53);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/53||CoreUART.vhd(176);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/176
Implementation;Synthesis|| CD638 ||@W:Signal fifo_full_rx is undriven ||mss_top.srr(54);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/54||CoreUART.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/177
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||mss_top.srr(58);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/58||Rx_async.vhd(269);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/269
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||mss_top.srr(59);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/59||Rx_async.vhd(361);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/361
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit fifo_read_en0 to a constant 1||mss_top.srr(65);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/65||Tx_async.vhd(126);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Tx_async.vhd'/linenumber/126
Implementation;Synthesis|| CL169 ||@W:Pruning register fifo_read_en0  ||mss_top.srr(66);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/66||Tx_async.vhd(126);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Tx_async.vhd'/linenumber/126
Implementation;Synthesis|| CD638 ||@W:Signal baud_cntr_one is undriven ||mss_top.srr(68);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/68||Clock_gen.vhd(55);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Clock_gen.vhd'/linenumber/55
Implementation;Synthesis|| CL240 ||@W:fifo_full_rx is not assigned a value (floating) -- simulation mismatch possible. ||mss_top.srr(71);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/71||CoreUART.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/177
Implementation;Synthesis|| CL240 ||@W:fifo_full_tx is not assigned a value (floating) -- simulation mismatch possible. ||mss_top.srr(72);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/72||CoreUART.vhd(176);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/176
Implementation;Synthesis|| CL240 ||@W:fifo_empty_rx is not assigned a value (floating) -- simulation mismatch possible. ||mss_top.srr(73);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/73||CoreUART.vhd(172);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/172
Implementation;Synthesis|| CL240 ||@W:fifo_empty_tx is not assigned a value (floating) -- simulation mismatch possible. ||mss_top.srr(74);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/74||CoreUART.vhd(171);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/171
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal rx_dout is floating -- simulation mismatch possible.||mss_top.srr(75);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/75||CoreUART.vhd(166);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/166
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal rx_dout is floating -- simulation mismatch possible.||mss_top.srr(76);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/76||CoreUART.vhd(166);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/166
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal rx_dout is floating -- simulation mismatch possible.||mss_top.srr(77);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/77||CoreUART.vhd(166);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/166
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal rx_dout is floating -- simulation mismatch possible.||mss_top.srr(78);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/78||CoreUART.vhd(166);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/166
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal rx_dout is floating -- simulation mismatch possible.||mss_top.srr(79);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/79||CoreUART.vhd(166);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/166
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal rx_dout is floating -- simulation mismatch possible.||mss_top.srr(80);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/80||CoreUART.vhd(166);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/166
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal rx_dout is floating -- simulation mismatch possible.||mss_top.srr(81);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/81||CoreUART.vhd(166);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/166
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal rx_dout is floating -- simulation mismatch possible.||mss_top.srr(82);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/82||CoreUART.vhd(166);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/166
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal tx_dout_reg is floating -- simulation mismatch possible.||mss_top.srr(83);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/83||CoreUART.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/165
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal tx_dout_reg is floating -- simulation mismatch possible.||mss_top.srr(84);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/84||CoreUART.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/165
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal tx_dout_reg is floating -- simulation mismatch possible.||mss_top.srr(85);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/85||CoreUART.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/165
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal tx_dout_reg is floating -- simulation mismatch possible.||mss_top.srr(86);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/86||CoreUART.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/165
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal tx_dout_reg is floating -- simulation mismatch possible.||mss_top.srr(87);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/87||CoreUART.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/165
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal tx_dout_reg is floating -- simulation mismatch possible.||mss_top.srr(88);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/88||CoreUART.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/165
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal tx_dout_reg is floating -- simulation mismatch possible.||mss_top.srr(89);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/89||CoreUART.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/165
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal tx_dout_reg is floating -- simulation mismatch possible.||mss_top.srr(90);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/90||CoreUART.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/165
Implementation;Synthesis|| CL169 ||@W:Pruning register overflow_reg_2  ||mss_top.srr(91);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/91||CoreUART.vhd(391);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/391
Implementation;Synthesis|| CL169 ||@W:Pruning register rx_dout_reg_empty_4  ||mss_top.srr(92);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/92||CoreUART.vhd(376);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/376
Implementation;Synthesis|| CL169 ||@W:Pruning register rx_dout_reg_4(7 downto 0)  ||mss_top.srr(93);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/93||CoreUART.vhd(365);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/365
Implementation;Synthesis|| CL169 ||@W:Pruning register rx_state_3(1 downto 0)  ||mss_top.srr(94);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/94||CoreUART.vhd(337);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/337
Implementation;Synthesis|| CL169 ||@W:Pruning register clear_framing_error_reg0_2  ||mss_top.srr(95);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/95||CoreUART.vhd(325);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/325
Implementation;Synthesis|| CL169 ||@W:Pruning register clear_framing_error_reg_2  ||mss_top.srr(96);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/96||CoreUART.vhd(325);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/325
Implementation;Synthesis|| CL169 ||@W:Pruning register clear_parity_reg0_2  ||mss_top.srr(97);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/97||CoreUART.vhd(313);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/313
Implementation;Synthesis|| CL169 ||@W:Pruning register clear_parity_reg_2  ||mss_top.srr(98);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/98||CoreUART.vhd(313);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/313
Implementation;Synthesis|| CL169 ||@W:Pruning register fifo_write_tx_4  ||mss_top.srr(99);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/99||CoreUART.vhd(235);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/235
Implementation;Synthesis|| CL245 ||@W:Bit 0 of input tx_dout_reg of instance make_TX is floating||mss_top.srr(100);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/100||CoreUART.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/425
Implementation;Synthesis|| CL245 ||@W:Bit 1 of input tx_dout_reg of instance make_TX is floating||mss_top.srr(101);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/101||CoreUART.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/425
Implementation;Synthesis|| CL245 ||@W:Bit 2 of input tx_dout_reg of instance make_TX is floating||mss_top.srr(102);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/102||CoreUART.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/425
Implementation;Synthesis|| CL245 ||@W:Bit 3 of input tx_dout_reg of instance make_TX is floating||mss_top.srr(103);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/103||CoreUART.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/425
Implementation;Synthesis|| CL245 ||@W:Bit 4 of input tx_dout_reg of instance make_TX is floating||mss_top.srr(104);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/104||CoreUART.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/425
Implementation;Synthesis|| CL245 ||@W:Bit 5 of input tx_dout_reg of instance make_TX is floating||mss_top.srr(105);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/105||CoreUART.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/425
Implementation;Synthesis|| CL245 ||@W:Bit 6 of input tx_dout_reg of instance make_TX is floating||mss_top.srr(106);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/106||CoreUART.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/425
Implementation;Synthesis|| CL245 ||@W:Bit 7 of input tx_dout_reg of instance make_TX is floating||mss_top.srr(107);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/107||CoreUART.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/425
Implementation;Synthesis|| CL167 ||@W:Input fifo_empty of instance make_TX is floating||mss_top.srr(108);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/108||CoreUART.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/425
Implementation;Synthesis|| CL167 ||@W:Input fifo_full of instance make_TX is floating||mss_top.srr(109);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/109||CoreUART.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/425
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.||mss_top.srr(111);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/111||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.||mss_top.srr(112);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/112||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.||mss_top.srr(113);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/113||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process||mss_top.srr(115);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/115||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process||mss_top.srr(116);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/116||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process||mss_top.srr(117);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/117||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process||mss_top.srr(118);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/118||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process||mss_top.srr(119);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/119||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process||mss_top.srr(120);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/120||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process||mss_top.srr(121);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/121||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process||mss_top.srr(122);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/122||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process||mss_top.srr(123);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/123||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process||mss_top.srr(124);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/124||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process||mss_top.srr(125);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/125||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process||mss_top.srr(126);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/126||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process||mss_top.srr(127);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/127||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process||mss_top.srr(128);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/128||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process||mss_top.srr(129);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/129||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr_2(13 downto 0)  ||mss_top.srr(131);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/131||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_2(12 downto 0)  ||mss_top.srr(132);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/132||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_2(12 downto 0)  ||mss_top.srr(133);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/133||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_2(12 downto 0)  ||mss_top.srr(134);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/134||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_2(12 downto 0)  ||mss_top.srr(135);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/135||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr_enable_rcosc_2  ||mss_top.srr(136);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/136||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr_enable_q1_2  ||mss_top.srr(137);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/137||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_enable_rcosc_2  ||mss_top.srr(138);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/138||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_enable_rcosc_2  ||mss_top.srr(139);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/139||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_enable_rcosc_2  ||mss_top.srr(140);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/140||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_enable_rcosc_2  ||mss_top.srr(141);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/141||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_enable_q1_2  ||mss_top.srr(142);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/142||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_enable_q1_2  ||mss_top.srr(143);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/143||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_enable_q1_2  ||mss_top.srr(144);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/144||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_enable_q1_2  ||mss_top.srr(145);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/145||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_enable_3  ||mss_top.srr(146);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/146||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_enable_3  ||mss_top.srr(147);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/147||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_enable_3  ||mss_top.srr(148);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/148||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_enable_3  ||mss_top.srr(149);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/149||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr_enable_3  ||mss_top.srr(150);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/150||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0||mss_top.srr(156);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/156||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis|| CL169 ||@W:Pruning register release_ext_reset  ||mss_top.srr(157);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/157||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| CL169 ||@W:Pruning register EXT_RESET_OUT_int  ||mss_top.srr(158);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/158||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis|| CL169 ||@W:Pruning register sm2_state(2 downto 0)  ||mss_top.srr(159);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/159||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis|| CL169 ||@W:Pruning register sm2_areset_n_q1  ||mss_top.srr(160);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/160||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis|| CL169 ||@W:Pruning register sm2_areset_n_clk_base  ||mss_top.srr(161);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/161||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis|| CD638 ||@W:Signal seradr0apb is undriven ||mss_top.srr(163);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/163||corei2c.vhd(182);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2c.vhd'/linenumber/182
Implementation;Synthesis|| CD638 ||@W:Signal seradr1apb is undriven ||mss_top.srr(164);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/164||corei2c.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2c.vhd'/linenumber/184
Implementation;Synthesis|| CD638 ||@W:Signal sersmb7 is undriven ||mss_top.srr(170);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/170||corei2creal.vhd(319);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/319
Implementation;Synthesis|| CD638 ||@W:Signal sersmb6 is undriven ||mss_top.srr(171);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/171||corei2creal.vhd(320);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/320
Implementation;Synthesis|| CD638 ||@W:Signal sersmb4 is undriven ||mss_top.srr(172);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/172||corei2creal.vhd(322);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/322
Implementation;Synthesis|| CD638 ||@W:Signal sersmb2 is undriven ||mss_top.srr(173);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/173||corei2creal.vhd(324);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/324
Implementation;Synthesis|| CD638 ||@W:Signal sersmb1 is undriven ||mss_top.srr(174);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/174||corei2creal.vhd(325);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/325
Implementation;Synthesis|| CD638 ||@W:Signal sersmb0 is undriven ||mss_top.srr(175);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/175||corei2creal.vhd(326);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/326
Implementation;Synthesis|| CD638 ||@W:Signal smbsus_ni_d is undriven ||mss_top.srr(176);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/176||corei2creal.vhd(343);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/343
Implementation;Synthesis|| CD638 ||@W:Signal smbsus_ni_d2 is undriven ||mss_top.srr(177);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/177||corei2creal.vhd(344);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/344
Implementation;Synthesis|| CD638 ||@W:Signal smbalert_ni_d is undriven ||mss_top.srr(178);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/178||corei2creal.vhd(345);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/345
Implementation;Synthesis|| CD638 ||@W:Signal smbalert_ni_d2 is undriven ||mss_top.srr(179);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/179||corei2creal.vhd(346);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/346
Implementation;Synthesis|| CL271 ||@W:Pruning bits 3 to 2 of PCLK_count2_4(3 downto 0) -- not in use ... ||mss_top.srr(181);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/181||corei2creal.vhd(1337);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/1337
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit ens1_pre to a constant 1||mss_top.srr(182);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/182||corei2creal.vhd(2045);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/2045
Implementation;Synthesis|| CL169 ||@W:Pruning register ens1_pre  ||mss_top.srr(183);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/183||corei2creal.vhd(2045);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd'/linenumber/2045
Implementation;Synthesis|| CL169 ||@W:Pruning register bclk_ff_2  ||mss_top.srr(185);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/185||corei2c.vhd(223);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2c.vhd'/linenumber/223
Implementation;Synthesis|| CL169 ||@W:Pruning register bclk_ff0_3  ||mss_top.srr(186);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/186||corei2c.vhd(223);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2c.vhd'/linenumber/223
Implementation;Synthesis|| CL169 ||@W:Pruning register term_cnt_215us_reg_5(12 downto 0)  ||mss_top.srr(187);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/187||corei2c.vhd(200);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2c.vhd'/linenumber/200
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||mss_top.srr(189);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/189||coreapb3.vhd(665);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/665
Implementation;Synthesis|| CD434 ||@W:Signal infill in the sensitivity list is not used in the process||mss_top.srr(190);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/190||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven ||mss_top.srr(191);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/191||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CL159 ||@W:Input IADDR is unused||mss_top.srr(205);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/205||coreapb3.vhd(75);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/75
Implementation;Synthesis|| CL159 ||@W:Input PRESETN is unused||mss_top.srr(206);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\synthesis\mss_top.srr'/linenumber/206||coreapb3.vhd(76);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\mss_cemetery\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/76
Implementation;Synthesis||(null)||Please refer to the log file for details about 227 Warning(s)||mss_top.srr;liberoaction://open_report/file/mss_top.srr||(null);(null)
Implementation;Compile;RootName:mss_top
Implementation;Compile||(null)||Please refer to the log file for details about 7 Info(s)||mss_top_compile_log.log;liberoaction://open_report/file/mss_top_compile_log.log||(null);(null)
Implementation;Place and Route;RootName:mss_top
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||mss_top_layout_log.log;liberoaction://open_report/file/mss_top_layout_log.log||(null);(null)
Implementation;Generate BitStream;RootName:mss_top
Implementation;Generate BitStream||(null)||Please refer to the log file for details||mss_top_generateBitstream.log;liberoaction://open_report/file/mss_top_generateBitstream.log||(null);(null)
