# FLOATING-POINT-ARITHMATIC
Developed a single precision 32-bit floating point divider in Verilog from scratch, adhering to IEEE standards
Utilized the Non-Restoring algorithm for efficient division operations
Focused on thorough testing with an efficient test bench and robust test cases to validate design function
