

================================================================
== Vitis HLS Report for 'PE_wrapper_10_1_x1'
================================================================
* Date:           Sun Sep 18 12:41:13 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   133182|   133182|  0.444 ms|  0.444 ms|  133182|  133182|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                                    Loop Name                                    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- PE_wrapper_10_1_x1_loop_1_PE_wrapper_10_1_x1_loop_2                            |     2048|     2048|         2|          2|          2|   1024|       yes|
        |- PE_wrapper_10_1_x1_loop_3_PE_wrapper_10_1_x1_loop_4_PE_wrapper_10_1_x1_loop_5  |   131130|   131130|        63|          4|          4|  32768|       yes|
        +---------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      305|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     10|      922|      552|     -|
|Memory               |        2|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      470|     -|
|Register             |        -|      -|     1885|      320|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        2|     10|     2807|     1647|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U894  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U895  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U896   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U897   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  10|  922|  552|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_C_U  |PE_wrapper_0_0_x0_local_C  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                           |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_340_fu_362_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln691_341_fu_379_p2             |         +|   0|  0|  13|           6|           1|
    |add_ln691_342_fu_445_p2             |         +|   0|  0|  14|           7|           1|
    |add_ln691_343_fu_660_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln691_fu_309_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln7681_fu_351_p2                |         +|   0|  0|  17|          10|          10|
    |add_ln890_112_fu_477_p2             |         +|   0|  0|  19|          12|           1|
    |add_ln890_113_fu_367_p2             |         +|   0|  0|  23|          16|           1|
    |add_ln890_fu_297_p2                 |         +|   0|  0|  18|          11|           1|
    |empty_1449_fu_501_p2                |         +|   0|  0|  17|          10|          10|
    |and_ln7686_fu_431_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage2_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state67_pp1_stage2_iter15  |       and|   0|  0|   2|           1|           1|
    |cmp_i_i34_fu_405_p2                 |      icmp|   0|  0|  10|           6|           5|
    |cmp_i_i_mid1_fu_399_p2              |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln89033_fu_315_p2              |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_248_fu_373_p2            |      icmp|   0|  0|  13|          16|          17|
    |icmp_ln890_249_fu_385_p2            |      icmp|   0|  0|  12|          12|          11|
    |icmp_ln890_250_fu_425_p2            |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_fu_303_p2                |      icmp|   0|  0|  12|          11|          12|
    |ap_block_state1                     |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage1_iter0    |        or|   0|  0|   2|           1|           1|
    |or_ln890_fu_451_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln7686_1_fu_411_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln7686_fu_391_p3             |    select|   0|  0|   7|           1|           1|
    |select_ln890_290_fu_329_p3          |    select|   0|  0|   7|           1|           7|
    |select_ln890_291_fu_437_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln890_292_fu_457_p3          |    select|   0|  0|   5|           1|           1|
    |select_ln890_293_fu_465_p3          |    select|   0|  0|   7|           1|           7|
    |select_ln890_294_fu_483_p3          |    select|   0|  0|  12|           1|           1|
    |select_ln890_fu_321_p3              |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp1                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln7686_fu_419_p2                |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 305|         167|         126|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  54|         10|    1|         10|
    |ap_done                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter15                   |   9|          2|    1|          2|
    |ap_phi_mux_c5_V_phi_fu_241_p4              |   9|          2|    6|         12|
    |ap_phi_mux_c6_V_68_phi_fu_263_p4           |   9|          2|    7|         14|
    |ap_phi_mux_c7_V_68_phi_fu_274_p4           |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten21_phi_fu_230_p4  |   9|          2|   16|         32|
    |ap_phi_mux_indvar_flatten7_phi_fu_252_p4   |   9|          2|   12|         24|
    |c5_V_reg_237                               |   9|          2|    6|         12|
    |c6_V_68_reg_259                            |   9|          2|    7|         14|
    |c6_V_reg_204                               |   9|          2|    7|         14|
    |c7_V_68_reg_270                            |   9|          2|    5|         10|
    |c7_V_reg_215                               |   9|          2|    5|         10|
    |fifo_A_PE_10_1_x147_blk_n                  |   9|          2|    1|          2|
    |fifo_A_PE_10_2_x148_blk_n                  |   9|          2|    1|          2|
    |fifo_B_PE_10_1_x179_blk_n                  |   9|          2|    1|          2|
    |fifo_B_PE_11_1_x180_blk_n                  |   9|          2|    1|          2|
    |fifo_C_drain_PE_10_1_x1106_blk_n           |   9|          2|    1|          2|
    |grp_fu_281_p0                              |  26|          5|   32|        160|
    |grp_fu_281_p1                              |  26|          5|   32|        160|
    |grp_fu_285_p0                              |  26|          5|   32|        160|
    |grp_fu_285_p1                              |  26|          5|   32|        160|
    |grp_fu_289_p0                              |  26|          5|   32|        160|
    |grp_fu_289_p1                              |  26|          5|   32|        160|
    |grp_fu_293_p0                              |  26|          5|   32|        160|
    |grp_fu_293_p1                              |  26|          5|   32|        160|
    |indvar_flatten21_reg_226                   |   9|          2|   16|         32|
    |indvar_flatten7_reg_248                    |   9|          2|   12|         24|
    |indvar_flatten_reg_193                     |   9|          2|   11|         22|
    |local_C_address1                           |  14|          3|   10|         30|
    |local_C_d1                                 |  14|          3|   32|         96|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 470|         96|  421|       1660|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_1_reg_1022            |  32|   0|   32|          0|
    |add_2_reg_1027            |  32|   0|   32|          0|
    |add_3_reg_1032            |  32|   0|   32|          0|
    |add_4_reg_1037            |  32|   0|   32|          0|
    |add_5_reg_1042            |  32|   0|   32|          0|
    |add_6_reg_1047            |  32|   0|   32|          0|
    |add_7_reg_1052            |  32|   0|   32|          0|
    |add_ln691_343_reg_887     |   5|   0|    5|          0|
    |add_ln890_113_reg_762     |  16|   0|   16|          0|
    |add_ln890_reg_733         |  11|   0|   11|          0|
    |add_reg_1017              |  32|   0|   32|          0|
    |ap_CS_fsm                 |   9|   0|    9|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9   |   1|   0|    1|          0|
    |c5_V_reg_237              |   6|   0|    6|          0|
    |c6_V_68_reg_259           |   7|   0|    7|          0|
    |c6_V_reg_204              |   7|   0|    7|          0|
    |c7_V_68_reg_270           |   5|   0|    5|          0|
    |c7_V_reg_215              |   5|   0|    5|          0|
    |empty_reg_791             |   4|   0|    4|          0|
    |icmp_ln890_248_reg_767    |   1|   0|    1|          0|
    |indvar_flatten21_reg_226  |  16|   0|   16|          0|
    |indvar_flatten7_reg_248   |  12|   0|   12|          0|
    |indvar_flatten_reg_193    |  11|   0|   11|          0|
    |local_C_addr_68_reg_801   |  10|   0|   10|          0|
    |local_C_load_reg_912      |  32|   0|   32|          0|
    |mul_1_reg_982             |  32|   0|   32|          0|
    |mul_2_reg_987             |  32|   0|   32|          0|
    |mul_3_reg_992             |  32|   0|   32|          0|
    |mul_4_reg_997             |  32|   0|   32|          0|
    |mul_5_reg_1002            |  32|   0|   32|          0|
    |mul_6_reg_1007            |  32|   0|   32|          0|
    |mul_7_reg_1012            |  32|   0|   32|          0|
    |mul_reg_977               |  32|   0|   32|          0|
    |select_ln7686_1_reg_771   |   1|   0|    1|          0|
    |select_ln890_290_reg_746  |   7|   0|    7|          0|
    |select_ln890_291_reg_775  |   6|   0|    6|          0|
    |select_ln890_292_reg_780  |   5|   0|    5|          0|
    |select_ln890_293_reg_785  |   7|   0|    7|          0|
    |select_ln890_294_reg_796  |  12|   0|   12|          0|
    |select_ln890_reg_741      |   5|   0|    5|          0|
    |trunc_ln7681_reg_752      |   4|   0|    4|          0|
    |v1_V_68_reg_842           |  32|   0|   32|          0|
    |v1_V_reg_882              |  32|   0|   32|          0|
    |v2_V_1202_reg_852         |  32|   0|   32|          0|
    |v2_V_1203_reg_857         |  32|   0|   32|          0|
    |v2_V_1204_reg_862         |  32|   0|   32|          0|
    |v2_V_1205_reg_867         |  32|   0|   32|          0|
    |v2_V_1206_reg_872         |  32|   0|   32|          0|
    |v2_V_1207_reg_877         |  32|   0|   32|          0|
    |v2_V_1208_reg_807         |  32|   0|   32|          0|
    |v2_V_1209_reg_812         |  32|   0|   32|          0|
    |v2_V_1210_reg_817         |  32|   0|   32|          0|
    |v2_V_1211_reg_822         |  32|   0|   32|          0|
    |v2_V_1212_reg_827         |  32|   0|   32|          0|
    |v2_V_1213_reg_832         |  32|   0|   32|          0|
    |v2_V_1214_reg_837         |  32|   0|   32|          0|
    |v2_V_reg_847              |  32|   0|   32|          0|
    |icmp_ln890_248_reg_767    |  64|  32|    1|          0|
    |local_C_addr_68_reg_801   |  64|  32|   10|          0|
    |mul_1_reg_982             |  64|  32|   32|          0|
    |mul_2_reg_987             |  64|  32|   32|          0|
    |mul_3_reg_992             |  64|  32|   32|          0|
    |mul_4_reg_997             |  64|  32|   32|          0|
    |mul_5_reg_1002            |  64|  32|   32|          0|
    |mul_6_reg_1007            |  64|  32|   32|          0|
    |mul_7_reg_1012            |  64|  32|   32|          0|
    |select_ln7686_1_reg_771   |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |1885| 320| 1481|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+----------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-----------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|          PE_wrapper_10_1_x1|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|          PE_wrapper_10_1_x1|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|          PE_wrapper_10_1_x1|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|          PE_wrapper_10_1_x1|  return value|
|ap_continue                        |   in|    1|  ap_ctrl_hs|          PE_wrapper_10_1_x1|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|          PE_wrapper_10_1_x1|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|          PE_wrapper_10_1_x1|  return value|
|fifo_A_PE_10_1_x147_dout           |   in|  256|     ap_fifo|         fifo_A_PE_10_1_x147|       pointer|
|fifo_A_PE_10_1_x147_empty_n        |   in|    1|     ap_fifo|         fifo_A_PE_10_1_x147|       pointer|
|fifo_A_PE_10_1_x147_read           |  out|    1|     ap_fifo|         fifo_A_PE_10_1_x147|       pointer|
|fifo_A_PE_10_2_x148_din            |  out|  256|     ap_fifo|         fifo_A_PE_10_2_x148|       pointer|
|fifo_A_PE_10_2_x148_full_n         |   in|    1|     ap_fifo|         fifo_A_PE_10_2_x148|       pointer|
|fifo_A_PE_10_2_x148_write          |  out|    1|     ap_fifo|         fifo_A_PE_10_2_x148|       pointer|
|fifo_B_PE_10_1_x179_dout           |   in|  256|     ap_fifo|         fifo_B_PE_10_1_x179|       pointer|
|fifo_B_PE_10_1_x179_empty_n        |   in|    1|     ap_fifo|         fifo_B_PE_10_1_x179|       pointer|
|fifo_B_PE_10_1_x179_read           |  out|    1|     ap_fifo|         fifo_B_PE_10_1_x179|       pointer|
|fifo_B_PE_11_1_x180_din            |  out|  256|     ap_fifo|         fifo_B_PE_11_1_x180|       pointer|
|fifo_B_PE_11_1_x180_full_n         |   in|    1|     ap_fifo|         fifo_B_PE_11_1_x180|       pointer|
|fifo_B_PE_11_1_x180_write          |  out|    1|     ap_fifo|         fifo_B_PE_11_1_x180|       pointer|
|fifo_C_drain_PE_10_1_x1106_din     |  out|   32|     ap_fifo|  fifo_C_drain_PE_10_1_x1106|       pointer|
|fifo_C_drain_PE_10_1_x1106_full_n  |   in|    1|     ap_fifo|  fifo_C_drain_PE_10_1_x1106|       pointer|
|fifo_C_drain_PE_10_1_x1106_write   |  out|    1|     ap_fifo|  fifo_C_drain_PE_10_1_x1106|       pointer|
+-----------------------------------+-----+-----+------------+----------------------------+--------------+

