# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_V_L/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_V_L/ip/Segment_Decoder_V_L_xup_inv_0_0/sim/Segment_Decoder_V_L_xup_inv_0_0.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_V_L/ip/Segment_Decoder_V_L_xup_inv_0_1/sim/Segment_Decoder_V_L_xup_inv_0_1.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_V_L/ip/Segment_Decoder_V_L_xup_inv_0_2/sim/Segment_Decoder_V_L_xup_inv_0_2.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_V_L/ip/Segment_Decoder_V_L_xup_inv_0_3/sim/Segment_Decoder_V_L_xup_inv_0_3.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_V_L/sim/Segment_Decoder_V_L.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_V_L/ipshared/77ea/xup_and4.srcs/sources_1/new/xup_and4.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_V_L/ip/Segment_Decoder_V_L_xup_and4_0_9/sim/Segment_Decoder_V_L_xup_and4_0_9.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_V_L/ipshared/debf/xup_or5.srcs/sources_1/new/xup_or5.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_V_L/ip/Segment_Decoder_V_L_xup_or5_0_0/sim/Segment_Decoder_V_L_xup_or5_0_0.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_V_L/ip/Segment_Decoder_V_L_xup_and4_0_12/sim/Segment_Decoder_V_L_xup_and4_0_12.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_V_L/ip/Segment_Decoder_V_L_NINE_1/sim/Segment_Decoder_V_L_NINE_1.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_V_L/ip/Segment_Decoder_V_L_xup_and4_0_10/sim/Segment_Decoder_V_L_xup_and4_0_10.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_V_L/ip/Segment_Decoder_V_L_xup_and4_0_13/sim/Segment_Decoder_V_L_xup_and4_0_13.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_V_L/ipshared/ded9/xup_or3.srcs/sources_1/new/xup_or3.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_V_L/ip/Segment_Decoder_V_L_xup_or3_0_5/sim/Segment_Decoder_V_L_xup_or3_0_5.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_V_L/ip/Segment_Decoder_V_L_xup_and4_4_1/sim/Segment_Decoder_V_L_xup_and4_4_1.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_V_L/ipshared/1eaf/xup_or4.srcs/sources_1/new/xup_or4.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_V_L/ip/Segment_Decoder_V_L_xup_or4_0_0/sim/Segment_Decoder_V_L_xup_or4_0_0.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_V_L/ip/Segment_Decoder_V_L_xup_or3_0_6/sim/Segment_Decoder_V_L_xup_or3_0_6.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_V_L/ip/Segment_Decoder_V_L_xup_and4_4_2/sim/Segment_Decoder_V_L_xup_and4_4_2.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_V_L/ip/Segment_Decoder_V_L_xup_or4_0_1/sim/Segment_Decoder_V_L_xup_or4_0_1.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_V_L/ipshared/de8c/xup_or6.srcs/sources_1/new/xup_or6.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_V_L/ip/Segment_Decoder_V_L_xup_or6_0_0/sim/Segment_Decoder_V_L_xup_or6_0_0.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_V_L/ip/Segment_Decoder_V_L_NINE_2/sim/Segment_Decoder_V_L_NINE_2.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_V_L/ip/Segment_Decoder_V_L_xup_and4_4_3/sim/Segment_Decoder_V_L_xup_and4_4_3.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_V_L/ip/Segment_Decoder_V_L_xup_and4_0_11/sim/Segment_Decoder_V_L_xup_and4_0_11.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_V_L/ip/Segment_Decoder_V_L_xup_and4_4_0/sim/Segment_Decoder_V_L_xup_and4_4_0.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_V_L/ip/Segment_Decoder_V_L_xup_and4_0_8/sim/Segment_Decoder_V_L_xup_and4_0_8.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_V_L/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Segment_Decoder_V_L/ip/Segment_Decoder_V_L_xup_or2_0_2/sim/Segment_Decoder_V_L_xup_or2_0_2.v" \
"../../../../Slot_Machine_Remake.srcs/sources_1/bd/Segment_Decoder_V_L/hdl/Segment_Decoder_V_L_wrapper.v" \
"../../../../Slot_Machine_Remake.srcs/sim_1/new/Segment_Decoder_V_L_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
