Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov 11 11:21:43 2020
| Host         : LAPTOP-FAE0D0IA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file inmultireBoothPlaca_timing_summary_routed.rpt -pb inmultireBoothPlaca_timing_summary_routed.pb -rpx inmultireBoothPlaca_timing_summary_routed.rpx -warn_on_violation
| Design       : inmultireBoothPlaca
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.910        0.000                      0                  166        0.211        0.000                      0                  166        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.910        0.000                      0                  166        0.211        0.000                      0                  166        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.910ns  (required time - arrival time)
  Source:                 displ7seg/Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ7seg/Num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.040ns (25.083%)  route 3.106ns (74.917%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.711     5.314    displ7seg/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  displ7seg/Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 f  displ7seg/Num_reg[0]/Q
                         net (fo=3, routed)           1.110     6.941    displ7seg/Num_reg_n_0_[0]
    SLICE_X2Y78          LUT4 (Prop_lut4_I2_O)        0.124     7.065 r  displ7seg/Num[19]_i_5/O
                         net (fo=1, routed)           0.425     7.490    displ7seg/Num[19]_i_5_n_0
    SLICE_X2Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.614 r  displ7seg/Num[19]_i_3/O
                         net (fo=1, routed)           0.422     8.036    displ7seg/Num[19]_i_3_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I4_O)        0.124     8.160 r  displ7seg/Num[19]_i_2/O
                         net (fo=20, routed)          1.150     9.310    displ7seg/Num[19]_i_2_n_0
    SLICE_X2Y78          LUT2 (Prop_lut2_I0_O)        0.150     9.460 r  displ7seg/Num[0]_i_1/O
                         net (fo=1, routed)           0.000     9.460    displ7seg/Num[0]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  displ7seg/Num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.593    15.016    displ7seg/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  displ7seg/Num_reg[0]/C
                         clock pessimism              0.298    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X2Y78          FDRE (Setup_fdre_C_D)        0.092    15.370    displ7seg/Num_reg[0]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                  5.910    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 displ7seg/Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ7seg/Num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 1.014ns (24.670%)  route 3.096ns (75.330%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.711     5.314    displ7seg/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  displ7seg/Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 f  displ7seg/Num_reg[0]/Q
                         net (fo=3, routed)           1.110     6.941    displ7seg/Num_reg_n_0_[0]
    SLICE_X2Y78          LUT4 (Prop_lut4_I2_O)        0.124     7.065 r  displ7seg/Num[19]_i_5/O
                         net (fo=1, routed)           0.425     7.490    displ7seg/Num[19]_i_5_n_0
    SLICE_X2Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.614 r  displ7seg/Num[19]_i_3/O
                         net (fo=1, routed)           0.422     8.036    displ7seg/Num[19]_i_3_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I4_O)        0.124     8.160 r  displ7seg/Num[19]_i_2/O
                         net (fo=20, routed)          1.140     9.300    displ7seg/Num[19]_i_2_n_0
    SLICE_X2Y78          LUT2 (Prop_lut2_I1_O)        0.124     9.424 r  displ7seg/Num[2]_i_1/O
                         net (fo=1, routed)           0.000     9.424    displ7seg/Num[2]
    SLICE_X2Y78          FDRE                                         r  displ7seg/Num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.593    15.016    displ7seg/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  displ7seg/Num_reg[2]/C
                         clock pessimism              0.298    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X2Y78          FDRE (Setup_fdre_C_D)        0.081    15.359    displ7seg/Num_reg[2]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                          -9.424    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 displ7seg/Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ7seg/Num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 1.042ns (25.180%)  route 3.096ns (74.820%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.711     5.314    displ7seg/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  displ7seg/Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 f  displ7seg/Num_reg[0]/Q
                         net (fo=3, routed)           1.110     6.941    displ7seg/Num_reg_n_0_[0]
    SLICE_X2Y78          LUT4 (Prop_lut4_I2_O)        0.124     7.065 r  displ7seg/Num[19]_i_5/O
                         net (fo=1, routed)           0.425     7.490    displ7seg/Num[19]_i_5_n_0
    SLICE_X2Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.614 r  displ7seg/Num[19]_i_3/O
                         net (fo=1, routed)           0.422     8.036    displ7seg/Num[19]_i_3_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I4_O)        0.124     8.160 r  displ7seg/Num[19]_i_2/O
                         net (fo=20, routed)          1.140     9.300    displ7seg/Num[19]_i_2_n_0
    SLICE_X2Y78          LUT2 (Prop_lut2_I1_O)        0.152     9.452 r  displ7seg/Num[3]_i_1/O
                         net (fo=1, routed)           0.000     9.452    displ7seg/Num[3]
    SLICE_X2Y78          FDRE                                         r  displ7seg/Num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.593    15.016    displ7seg/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  displ7seg/Num_reg[3]/C
                         clock pessimism              0.298    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X2Y78          FDRE (Setup_fdre_C_D)        0.118    15.396    displ7seg/Num_reg[3]
  -------------------------------------------------------------------
                         required time                         15.396    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                  5.944    

Slack (MET) :             6.019ns  (required time - arrival time)
  Source:                 displ7seg/Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ7seg/Num_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 1.014ns (25.762%)  route 2.922ns (74.238%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.711     5.314    displ7seg/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  displ7seg/Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 f  displ7seg/Num_reg[0]/Q
                         net (fo=3, routed)           1.110     6.941    displ7seg/Num_reg_n_0_[0]
    SLICE_X2Y78          LUT4 (Prop_lut4_I2_O)        0.124     7.065 r  displ7seg/Num[19]_i_5/O
                         net (fo=1, routed)           0.425     7.490    displ7seg/Num[19]_i_5_n_0
    SLICE_X2Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.614 r  displ7seg/Num[19]_i_3/O
                         net (fo=1, routed)           0.422     8.036    displ7seg/Num[19]_i_3_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I4_O)        0.124     8.160 r  displ7seg/Num[19]_i_2/O
                         net (fo=20, routed)          0.966     9.126    displ7seg/Num[19]_i_2_n_0
    SLICE_X4Y81          LUT2 (Prop_lut2_I1_O)        0.124     9.250 r  displ7seg/Num[14]_i_1/O
                         net (fo=1, routed)           0.000     9.250    displ7seg/Num[14]
    SLICE_X4Y81          FDRE                                         r  displ7seg/Num_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.593    15.016    displ7seg/Clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  displ7seg/Num_reg[14]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X4Y81          FDRE (Setup_fdre_C_D)        0.029    15.268    displ7seg/Num_reg[14]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -9.250    
  -------------------------------------------------------------------
                         slack                                  6.019    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 displ7seg/Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ7seg/Num_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 1.042ns (26.286%)  route 2.922ns (73.714%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.711     5.314    displ7seg/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  displ7seg/Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 f  displ7seg/Num_reg[0]/Q
                         net (fo=3, routed)           1.110     6.941    displ7seg/Num_reg_n_0_[0]
    SLICE_X2Y78          LUT4 (Prop_lut4_I2_O)        0.124     7.065 r  displ7seg/Num[19]_i_5/O
                         net (fo=1, routed)           0.425     7.490    displ7seg/Num[19]_i_5_n_0
    SLICE_X2Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.614 r  displ7seg/Num[19]_i_3/O
                         net (fo=1, routed)           0.422     8.036    displ7seg/Num[19]_i_3_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I4_O)        0.124     8.160 r  displ7seg/Num[19]_i_2/O
                         net (fo=20, routed)          0.966     9.126    displ7seg/Num[19]_i_2_n_0
    SLICE_X4Y81          LUT2 (Prop_lut2_I1_O)        0.152     9.278 r  displ7seg/Num[17]_i_1/O
                         net (fo=1, routed)           0.000     9.278    displ7seg/Num[17]
    SLICE_X4Y81          FDRE                                         r  displ7seg/Num_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.593    15.016    displ7seg/Clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  displ7seg/Num_reg[17]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X4Y81          FDRE (Setup_fdre_C_D)        0.075    15.314    displ7seg/Num_reg[17]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 displ7seg/Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ7seg/Num_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 1.014ns (25.898%)  route 2.901ns (74.102%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.711     5.314    displ7seg/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  displ7seg/Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 f  displ7seg/Num_reg[0]/Q
                         net (fo=3, routed)           1.110     6.941    displ7seg/Num_reg_n_0_[0]
    SLICE_X2Y78          LUT4 (Prop_lut4_I2_O)        0.124     7.065 r  displ7seg/Num[19]_i_5/O
                         net (fo=1, routed)           0.425     7.490    displ7seg/Num[19]_i_5_n_0
    SLICE_X2Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.614 r  displ7seg/Num[19]_i_3/O
                         net (fo=1, routed)           0.422     8.036    displ7seg/Num[19]_i_3_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I4_O)        0.124     8.160 r  displ7seg/Num[19]_i_2/O
                         net (fo=20, routed)          0.945     9.105    displ7seg/Num[19]_i_2_n_0
    SLICE_X3Y83          LUT2 (Prop_lut2_I1_O)        0.124     9.229 r  displ7seg/Num[18]_i_1/O
                         net (fo=1, routed)           0.000     9.229    displ7seg/Num[18]
    SLICE_X3Y83          FDRE                                         r  displ7seg/Num_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.598    15.021    displ7seg/Clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  displ7seg/Num_reg[18]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X3Y83          FDRE (Setup_fdre_C_D)        0.031    15.291    displ7seg/Num_reg[18]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 displ7seg/Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ7seg/Num_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 1.014ns (25.657%)  route 2.938ns (74.343%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.711     5.314    displ7seg/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  displ7seg/Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 f  displ7seg/Num_reg[0]/Q
                         net (fo=3, routed)           1.110     6.941    displ7seg/Num_reg_n_0_[0]
    SLICE_X2Y78          LUT4 (Prop_lut4_I2_O)        0.124     7.065 r  displ7seg/Num[19]_i_5/O
                         net (fo=1, routed)           0.425     7.490    displ7seg/Num[19]_i_5_n_0
    SLICE_X2Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.614 r  displ7seg/Num[19]_i_3/O
                         net (fo=1, routed)           0.422     8.036    displ7seg/Num[19]_i_3_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I4_O)        0.124     8.160 r  displ7seg/Num[19]_i_2/O
                         net (fo=20, routed)          0.982     9.142    displ7seg/Num[19]_i_2_n_0
    SLICE_X2Y79          LUT2 (Prop_lut2_I1_O)        0.124     9.266 r  displ7seg/Num[7]_i_1/O
                         net (fo=1, routed)           0.000     9.266    displ7seg/Num[7]
    SLICE_X2Y79          FDRE                                         r  displ7seg/Num_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.594    15.017    displ7seg/Clk_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  displ7seg/Num_reg[7]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y79          FDRE (Setup_fdre_C_D)        0.081    15.337    displ7seg/Num_reg[7]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  6.071    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 displ7seg/Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ7seg/Num_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 1.043ns (26.443%)  route 2.901ns (73.557%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.711     5.314    displ7seg/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  displ7seg/Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 f  displ7seg/Num_reg[0]/Q
                         net (fo=3, routed)           1.110     6.941    displ7seg/Num_reg_n_0_[0]
    SLICE_X2Y78          LUT4 (Prop_lut4_I2_O)        0.124     7.065 r  displ7seg/Num[19]_i_5/O
                         net (fo=1, routed)           0.425     7.490    displ7seg/Num[19]_i_5_n_0
    SLICE_X2Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.614 r  displ7seg/Num[19]_i_3/O
                         net (fo=1, routed)           0.422     8.036    displ7seg/Num[19]_i_3_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I4_O)        0.124     8.160 r  displ7seg/Num[19]_i_2/O
                         net (fo=20, routed)          0.945     9.105    displ7seg/Num[19]_i_2_n_0
    SLICE_X3Y83          LUT2 (Prop_lut2_I1_O)        0.153     9.258 r  displ7seg/Num[19]_i_1/O
                         net (fo=1, routed)           0.000     9.258    displ7seg/Num[19]
    SLICE_X3Y83          FDRE                                         r  displ7seg/Num_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.598    15.021    displ7seg/Clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  displ7seg/Num_reg[19]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X3Y83          FDRE (Setup_fdre_C_D)        0.075    15.335    displ7seg/Num_reg[19]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 displ7seg/Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ7seg/Num_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 1.042ns (26.180%)  route 2.938ns (73.820%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.711     5.314    displ7seg/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  displ7seg/Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 f  displ7seg/Num_reg[0]/Q
                         net (fo=3, routed)           1.110     6.941    displ7seg/Num_reg_n_0_[0]
    SLICE_X2Y78          LUT4 (Prop_lut4_I2_O)        0.124     7.065 r  displ7seg/Num[19]_i_5/O
                         net (fo=1, routed)           0.425     7.490    displ7seg/Num[19]_i_5_n_0
    SLICE_X2Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.614 r  displ7seg/Num[19]_i_3/O
                         net (fo=1, routed)           0.422     8.036    displ7seg/Num[19]_i_3_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I4_O)        0.124     8.160 r  displ7seg/Num[19]_i_2/O
                         net (fo=20, routed)          0.982     9.142    displ7seg/Num[19]_i_2_n_0
    SLICE_X2Y79          LUT2 (Prop_lut2_I1_O)        0.152     9.294 r  displ7seg/Num[8]_i_1/O
                         net (fo=1, routed)           0.000     9.294    displ7seg/Num[8]
    SLICE_X2Y79          FDRE                                         r  displ7seg/Num_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.594    15.017    displ7seg/Clk_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  displ7seg/Num_reg[8]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y79          FDRE (Setup_fdre_C_D)        0.118    15.374    displ7seg/Num_reg[8]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  6.080    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 displ7seg/Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ7seg/Num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.014ns (25.624%)  route 2.943ns (74.376%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.711     5.314    displ7seg/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  displ7seg/Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 f  displ7seg/Num_reg[0]/Q
                         net (fo=3, routed)           1.110     6.941    displ7seg/Num_reg_n_0_[0]
    SLICE_X2Y78          LUT4 (Prop_lut4_I2_O)        0.124     7.065 r  displ7seg/Num[19]_i_5/O
                         net (fo=1, routed)           0.425     7.490    displ7seg/Num[19]_i_5_n_0
    SLICE_X2Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.614 r  displ7seg/Num[19]_i_3/O
                         net (fo=1, routed)           0.422     8.036    displ7seg/Num[19]_i_3_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I4_O)        0.124     8.160 r  displ7seg/Num[19]_i_2/O
                         net (fo=20, routed)          0.987     9.147    displ7seg/Num[19]_i_2_n_0
    SLICE_X2Y78          LUT2 (Prop_lut2_I1_O)        0.124     9.271 r  displ7seg/Num[1]_i_1/O
                         net (fo=1, routed)           0.000     9.271    displ7seg/Num[1]
    SLICE_X2Y78          FDRE                                         r  displ7seg/Num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.593    15.016    displ7seg/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  displ7seg/Num_reg[1]/C
                         clock pessimism              0.298    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X2Y78          FDRE (Setup_fdre_C_D)        0.079    15.357    displ7seg/Num_reg[1]
  -------------------------------------------------------------------
                         required time                         15.357    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                  6.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 DUTBooth/SRRN_A/QQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUTBooth/SRRN_A/QQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.789%)  route 0.135ns (39.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.598     1.517    DUTBooth/SRRN_A/Clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  DUTBooth/SRRN_A/QQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  DUTBooth/SRRN_A/QQ_reg[7]/Q
                         net (fo=3, routed)           0.135     1.816    DUTBooth/ComandUnit/QQ_reg[6][7]
    SLICE_X2Y81          LUT6 (Prop_lut6_I5_O)        0.045     1.861 r  DUTBooth/ComandUnit/QQ[6]_i_1/O
                         net (fo=1, routed)           0.000     1.861    DUTBooth/SRRN_A/D[4]
    SLICE_X2Y81          FDRE                                         r  DUTBooth/SRRN_A/QQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.868     2.033    DUTBooth/SRRN_A/Clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  DUTBooth/SRRN_A/QQ_reg[6]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.120     1.650    DUTBooth/SRRN_A/QQ_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 DUTBooth/regN/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUTBooth/SRRN_A/QQ_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.907%)  route 0.135ns (42.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.598     1.517    DUTBooth/regN/Clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  DUTBooth/regN/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  DUTBooth/regN/Q_reg[0]/Q
                         net (fo=3, routed)           0.135     1.794    DUTBooth/ComandUnit/QQ_reg[7][0]
    SLICE_X4Y82          LUT6 (Prop_lut6_I1_O)        0.045     1.839 r  DUTBooth/ComandUnit/QQ[0]_i_1/O
                         net (fo=1, routed)           0.000     1.839    DUTBooth/SRRN_A/D[0]
    SLICE_X4Y82          FDRE                                         r  DUTBooth/SRRN_A/QQ_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.866     2.031    DUTBooth/SRRN_A/Clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  DUTBooth/SRRN_A/QQ_reg[0]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X4Y82          FDRE (Hold_fdre_C_D)         0.092     1.622    DUTBooth/SRRN_A/QQ_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 DUTBooth/ComandUnit/c_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUTBooth/ComandUnit/c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.596     1.515    DUTBooth/ComandUnit/Clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  DUTBooth/ComandUnit/c_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  DUTBooth/ComandUnit/c_reg[5]/Q
                         net (fo=3, routed)           0.067     1.746    DUTBooth/ComandUnit/c_reg_n_0_[5]
    SLICE_X6Y81          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.875 r  DUTBooth/ComandUnit/c0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.875    DUTBooth/ComandUnit/in5[6]
    SLICE_X6Y81          FDRE                                         r  DUTBooth/ComandUnit/c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     2.030    DUTBooth/ComandUnit/Clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  DUTBooth/ComandUnit/c_reg[6]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X6Y81          FDRE (Hold_fdre_C_D)         0.134     1.649    DUTBooth/ComandUnit/c_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 DUTBooth/ComandUnit/c_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUTBooth/ComandUnit/c_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.599     1.518    DUTBooth/ComandUnit/Clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  DUTBooth/ComandUnit/c_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  DUTBooth/ComandUnit/c_reg[21]/Q
                         net (fo=3, routed)           0.067     1.749    DUTBooth/ComandUnit/c_reg_n_0_[21]
    SLICE_X6Y85          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.878 r  DUTBooth/ComandUnit/c0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.878    DUTBooth/ComandUnit/in5[22]
    SLICE_X6Y85          FDRE                                         r  DUTBooth/ComandUnit/c_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.869     2.034    DUTBooth/ComandUnit/Clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  DUTBooth/ComandUnit/c_reg[22]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X6Y85          FDRE (Hold_fdre_C_D)         0.134     1.652    DUTBooth/ComandUnit/c_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 DUTBooth/ComandUnit/c_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUTBooth/ComandUnit/c_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.600     1.519    DUTBooth/ComandUnit/Clk_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  DUTBooth/ComandUnit/c_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  DUTBooth/ComandUnit/c_reg[29]/Q
                         net (fo=3, routed)           0.067     1.750    DUTBooth/ComandUnit/c_reg_n_0_[29]
    SLICE_X6Y87          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.879 r  DUTBooth/ComandUnit/c0_carry__6/O[1]
                         net (fo=1, routed)           0.000     1.879    DUTBooth/ComandUnit/in5[30]
    SLICE_X6Y87          FDRE                                         r  DUTBooth/ComandUnit/c_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.870     2.035    DUTBooth/ComandUnit/Clk_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  DUTBooth/ComandUnit/c_reg[30]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.134     1.653    DUTBooth/ComandUnit/c_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 DUTBooth/ComandUnit/c_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUTBooth/ComandUnit/c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.598     1.517    DUTBooth/ComandUnit/Clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  DUTBooth/ComandUnit/c_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  DUTBooth/ComandUnit/c_reg[13]/Q
                         net (fo=3, routed)           0.078     1.759    DUTBooth/ComandUnit/c_reg_n_0_[13]
    SLICE_X6Y83          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.888 r  DUTBooth/ComandUnit/c0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.888    DUTBooth/ComandUnit/in5[14]
    SLICE_X6Y83          FDRE                                         r  DUTBooth/ComandUnit/c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.867     2.032    DUTBooth/ComandUnit/Clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  DUTBooth/ComandUnit/c_reg[14]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X6Y83          FDRE (Hold_fdre_C_D)         0.134     1.651    DUTBooth/ComandUnit/c_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 DUTBooth/ComandUnit/c_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUTBooth/ComandUnit/c_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.598     1.517    DUTBooth/ComandUnit/Clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  DUTBooth/ComandUnit/c_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  DUTBooth/ComandUnit/c_reg[15]/Q
                         net (fo=3, routed)           0.078     1.759    DUTBooth/ComandUnit/c_reg_n_0_[15]
    SLICE_X6Y83          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.888 r  DUTBooth/ComandUnit/c0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.888    DUTBooth/ComandUnit/in5[16]
    SLICE_X6Y83          FDRE                                         r  DUTBooth/ComandUnit/c_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.867     2.032    DUTBooth/ComandUnit/Clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  DUTBooth/ComandUnit/c_reg[16]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X6Y83          FDRE (Hold_fdre_C_D)         0.134     1.651    DUTBooth/ComandUnit/c_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 DUTBooth/ComandUnit/c_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUTBooth/ComandUnit/c_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.596     1.515    DUTBooth/ComandUnit/Clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  DUTBooth/ComandUnit/c_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  DUTBooth/ComandUnit/c_reg[7]/Q
                         net (fo=3, routed)           0.078     1.757    DUTBooth/ComandUnit/c_reg_n_0_[7]
    SLICE_X6Y81          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.886 r  DUTBooth/ComandUnit/c0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.886    DUTBooth/ComandUnit/in5[8]
    SLICE_X6Y81          FDRE                                         r  DUTBooth/ComandUnit/c_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     2.030    DUTBooth/ComandUnit/Clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  DUTBooth/ComandUnit/c_reg[8]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X6Y81          FDRE (Hold_fdre_C_D)         0.134     1.649    DUTBooth/ComandUnit/c_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 DUTBooth/ComandUnit/c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUTBooth/ComandUnit/c_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.597     1.516    DUTBooth/ComandUnit/Clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  DUTBooth/ComandUnit/c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  DUTBooth/ComandUnit/c_reg[9]/Q
                         net (fo=3, routed)           0.078     1.758    DUTBooth/ComandUnit/c_reg_n_0_[9]
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.887 r  DUTBooth/ComandUnit/c0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.887    DUTBooth/ComandUnit/in5[10]
    SLICE_X6Y82          FDRE                                         r  DUTBooth/ComandUnit/c_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.866     2.031    DUTBooth/ComandUnit/Clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  DUTBooth/ComandUnit/c_reg[10]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X6Y82          FDRE (Hold_fdre_C_D)         0.134     1.650    DUTBooth/ComandUnit/c_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 DUTBooth/ComandUnit/c_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUTBooth/ComandUnit/c_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.597     1.516    DUTBooth/ComandUnit/Clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  DUTBooth/ComandUnit/c_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  DUTBooth/ComandUnit/c_reg[11]/Q
                         net (fo=3, routed)           0.078     1.758    DUTBooth/ComandUnit/c_reg_n_0_[11]
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.887 r  DUTBooth/ComandUnit/c0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.887    DUTBooth/ComandUnit/in5[12]
    SLICE_X6Y82          FDRE                                         r  DUTBooth/ComandUnit/c_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.866     2.031    DUTBooth/ComandUnit/Clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  DUTBooth/ComandUnit/c_reg[12]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X6Y82          FDRE (Hold_fdre_C_D)         0.134     1.650    DUTBooth/ComandUnit/c_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y83     DUTBooth/ComandUnit/FSM_sequential_stare_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y82     DUTBooth/ComandUnit/FSM_sequential_stare_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y81     DUTBooth/ComandUnit/c_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y82     DUTBooth/ComandUnit/c_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y82     DUTBooth/ComandUnit/c_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y82     DUTBooth/ComandUnit/c_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y83     DUTBooth/ComandUnit/c_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y83     DUTBooth/ComandUnit/c_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y83     DUTBooth/ComandUnit/c_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     DUTBooth/ComandUnit/FSM_sequential_stare_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y82     DUTBooth/ComandUnit/c_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y82     DUTBooth/ComandUnit/c_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y82     DUTBooth/ComandUnit/c_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     DUTBooth/ComandUnit/c_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     DUTBooth/ComandUnit/c_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     DUTBooth/ComandUnit/c_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     DUTBooth/ComandUnit/c_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y82     DUTBooth/ComandUnit/c_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     DUTBooth/SRRN_A/QQ_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     DUTBooth/ComandUnit/FSM_sequential_stare_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     DUTBooth/ComandUnit/c_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     DUTBooth/ComandUnit/c_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     DUTBooth/ComandUnit/c_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     DUTBooth/ComandUnit/c_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     DUTBooth/ComandUnit/c_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     DUTBooth/ComandUnit/c_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     DUTBooth/ComandUnit/c_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     DUTBooth/ComandUnit/c_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     DUTBooth/SRRN_A/QQ_reg[2]/C



