#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7feb66507150 .scope module, "testbench" "testbench" 2 23;
 .timescale -9 -12;
v0x7feb66533010_0 .var "Clk", 0 0;
v0x7feb66533120_0 .var "Start", 0 0;
S_0x7feb66507d80 .scope module, "CPU" "Simple_Single_CPU" 2 28, 3 11 0, S_0x7feb66507150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
L_0x7feb665331b0 .functor AND 1, L_0x7feb66534020, v0x7feb6652b3c0_0, C4<1>, C4<1>;
v0x7feb665310b0_0 .net "ALUCtrl", 3 0, v0x7feb66518d70_0;  1 drivers
v0x7feb66531190_0 .net "ALUOp", 2 0, v0x7feb6652b300_0;  1 drivers
v0x7feb66531270_0 .net "ALUSrc", 0 0, v0x7feb6652b270_0;  1 drivers
v0x7feb66531340_0 .net "ALU_Result", 31 0, v0x7feb66528d90_0;  1 drivers
v0x7feb665313d0_0 .net "Addr_MUX", 31 0, L_0x7feb665366c0;  1 drivers
v0x7feb665314e0_0 .net "Branch", 0 0, v0x7feb6652b3c0_0;  1 drivers
v0x7feb66531570_0 .net "Jump", 0 0, v0x7feb6652b470_0;  1 drivers
v0x7feb66531640_0 .net "MUX_ALU", 31 0, v0x7feb6652e4d0_0;  1 drivers
v0x7feb66531710_0 .net "MUX_MUX", 31 0, v0x7feb6652c500_0;  1 drivers
v0x7feb66531820_0 .net "MUX_Reg", 4 0, v0x7feb6652de70_0;  1 drivers
v0x7feb665318f0_0 .net "MemRead", 0 0, v0x7feb6652b500_0;  1 drivers
v0x7feb665319c0_0 .net "MemToReg", 0 0, v0x7feb6652b680_0;  1 drivers
v0x7feb66531a90_0 .net "MemWrite", 0 0, v0x7feb6652b5d0_0;  1 drivers
v0x7feb66531b60_0 .net "PC_addr", 31 0, v0x7feb6652f650_0;  1 drivers
v0x7feb66531bf0_0 .net "PC_addr_4", 31 0, L_0x7feb665332a0;  1 drivers
v0x7feb66531d00_0 .net "RS_data", 31 0, L_0x7feb66533ae0;  1 drivers
v0x7feb66531d90_0 .net "RT_data", 31 0, L_0x7feb66533dd0;  1 drivers
v0x7feb66531f20_0 .net "Readdata", 31 0, v0x7feb6652a950_0;  1 drivers
v0x7feb66531fb0_0 .net "RegDst", 0 0, v0x7feb6652b710_0;  1 drivers
v0x7feb66532040_0 .net "RegWrite", 0 0, v0x7feb6652b7a0_0;  1 drivers
v0x7feb665320d0_0 .net "S_Extend", 31 0, v0x7feb66530ac0_0;  1 drivers
v0x7feb66532160_0 .net "Shift_Left_2", 31 0, L_0x7feb66536820;  1 drivers
v0x7feb66532230_0 .net "WriteData", 31 0, v0x7feb6652cb80_0;  1 drivers
v0x7feb66532300_0 .net "WriteData_src", 31 0, v0x7feb6652d1e0_0;  1 drivers
v0x7feb665323d0_0 .net *"_ivl_16", 3 0, L_0x7feb66536980;  1 drivers
L_0x7feb580681b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7feb66532460_0 .net/2u *"_ivl_17", 1 0, L_0x7feb580681b8;  1 drivers
v0x7feb665324f0_0 .net "and_MUX", 0 0, L_0x7feb665331b0;  1 drivers
v0x7feb66532580_0 .net "clk_i", 0 0, v0x7feb66533010_0;  1 drivers
v0x7feb66532610_0 .net "funcode", 5 0, L_0x7feb66533880;  1 drivers
v0x7feb665326a0_0 .net "jal", 0 0, v0x7feb6652b970_0;  1 drivers
v0x7feb66532730_0 .net "jr", 0 0, v0x7feb66528860_0;  1 drivers
v0x7feb66532800_0 .net "next_PC", 31 0, v0x7feb6652eb20_0;  1 drivers
v0x7feb665328d0_0 .net "opcode", 5 0, L_0x7feb66533420;  1 drivers
v0x7feb66531e20_0 .net "rd_addr", 4 0, L_0x7feb66533680;  1 drivers
v0x7feb66532b60_0 .net "rs_addr", 4 0, L_0x7feb665334c0;  1 drivers
v0x7feb66532bf0_0 .net "rst_i", 0 0, v0x7feb66533120_0;  1 drivers
v0x7feb66532c80_0 .net "rt_addr", 4 0, L_0x7feb665335e0;  1 drivers
v0x7feb66532d50_0 .net "shamt", 4 0, L_0x7feb665337e0;  1 drivers
v0x7feb66532de0_0 .net "to_jal", 4 0, v0x7feb6652f170_0;  1 drivers
v0x7feb66532eb0_0 .net "to_jr", 31 0, v0x7feb6652d820_0;  1 drivers
v0x7feb66532f80_0 .net "zero", 0 0, L_0x7feb66534020;  1 drivers
L_0x7feb66533420 .part v0x7feb6652be80_0, 26, 6;
L_0x7feb665334c0 .part v0x7feb6652be80_0, 21, 5;
L_0x7feb665335e0 .part v0x7feb6652be80_0, 16, 5;
L_0x7feb66533680 .part v0x7feb6652be80_0, 11, 5;
L_0x7feb665337e0 .part v0x7feb6652be80_0, 6, 5;
L_0x7feb66533880 .part v0x7feb6652be80_0, 0, 6;
L_0x7feb66533ec0 .concat [ 6 5 5 0], L_0x7feb66533880, L_0x7feb665337e0, L_0x7feb66533680;
L_0x7feb66536980 .part v0x7feb6652f650_0, 28, 4;
LS_0x7feb66536a20_0_0 .concat [ 2 6 5 5], L_0x7feb580681b8, L_0x7feb66533880, L_0x7feb665337e0, L_0x7feb66533680;
LS_0x7feb66536a20_0_4 .concat [ 5 5 4 0], L_0x7feb665335e0, L_0x7feb665334c0, L_0x7feb66536980;
L_0x7feb66536a20 .concat [ 18 14 0 0], LS_0x7feb66536a20_0_0, LS_0x7feb66536a20_0_4;
S_0x7feb66518810 .scope module, "AC" "ALU_Ctrl" 3 126, 4 12 0, S_0x7feb66507d80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i";
    .port_info 1 /INPUT 3 "ALUOp_i";
    .port_info 2 /OUTPUT 4 "ALUCtrl_o";
    .port_info 3 /OUTPUT 1 "jr_i";
v0x7feb66518d70_0 .var "ALUCtrl_o", 3 0;
v0x7feb665286f0_0 .net "ALUOp_i", 2 0, v0x7feb6652b300_0;  alias, 1 drivers
v0x7feb665287a0_0 .net "funct_i", 5 0, L_0x7feb66533880;  alias, 1 drivers
v0x7feb66528860_0 .var "jr_i", 0 0;
E_0x7feb66519340 .event edge, v0x7feb665286f0_0, v0x7feb665287a0_0;
S_0x7feb66528960 .scope module, "ALU" "ALU" 3 145, 5 12 0, S_0x7feb66507d80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /INPUT 4 "ctrl_i";
    .port_info 3 /OUTPUT 32 "result_o";
    .port_info 4 /OUTPUT 1 "zero_o";
L_0x7feb58068128 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7feb66528c10_0 .net/2u *"_ivl_0", 31 0, L_0x7feb58068128;  1 drivers
v0x7feb66528cd0_0 .net "ctrl_i", 3 0, v0x7feb66518d70_0;  alias, 1 drivers
v0x7feb66528d90_0 .var "result_o", 31 0;
v0x7feb66528e40_0 .net/s "src1_i", 31 0, L_0x7feb66533ae0;  alias, 1 drivers
v0x7feb66528ef0_0 .net/s "src2_i", 31 0, v0x7feb6652e4d0_0;  alias, 1 drivers
v0x7feb66528fe0_0 .net "zero_o", 0 0, L_0x7feb66534020;  alias, 1 drivers
E_0x7feb66528be0 .event edge, v0x7feb66518d70_0, v0x7feb66528e40_0, v0x7feb66528ef0_0;
L_0x7feb66534020 .cmp/eq 32, v0x7feb66528d90_0, L_0x7feb58068128;
S_0x7feb66529100 .scope module, "Adder1" "Adder" 3 73, 6 12 0, S_0x7feb66507d80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v0x7feb66529310_0 .net "src1_i", 31 0, v0x7feb6652f650_0;  alias, 1 drivers
L_0x7feb58068008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7feb665293b0_0 .net "src2_i", 31 0, L_0x7feb58068008;  1 drivers
v0x7feb66529460_0 .net "sum_o", 31 0, L_0x7feb665332a0;  alias, 1 drivers
L_0x7feb665332a0 .arith/sum 32, v0x7feb6652f650_0, L_0x7feb58068008;
S_0x7feb66529570 .scope module, "Adder2" "Adder" 3 162, 6 12 0, S_0x7feb66507d80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v0x7feb66529780_0 .net "src1_i", 31 0, L_0x7feb66536820;  alias, 1 drivers
v0x7feb66529840_0 .net "src2_i", 31 0, L_0x7feb665332a0;  alias, 1 drivers
v0x7feb66529900_0 .net "sum_o", 31 0, L_0x7feb665366c0;  alias, 1 drivers
L_0x7feb665366c0 .arith/sum 32, L_0x7feb66536820, L_0x7feb665332a0;
S_0x7feb66529a00 .scope module, "Data_Memory" "Data_Memory" 3 153, 7 21 0, S_0x7feb66507d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 32 "data_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /INPUT 1 "MemWrite_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x7feb66529d30 .array "Mem", 127 0, 7 0;
v0x7feb6652a5e0_0 .net "MemRead_i", 0 0, v0x7feb6652b500_0;  alias, 1 drivers
v0x7feb6652a680_0 .net "MemWrite_i", 0 0, v0x7feb6652b5d0_0;  alias, 1 drivers
v0x7feb6652a710_0 .net "addr_i", 31 0, v0x7feb66528d90_0;  alias, 1 drivers
v0x7feb6652a7d0_0 .net "clk_i", 0 0, v0x7feb66533010_0;  alias, 1 drivers
v0x7feb6652a8a0_0 .net "data_i", 31 0, L_0x7feb66533dd0;  alias, 1 drivers
v0x7feb6652a950_0 .var "data_o", 31 0;
v0x7feb6652aa00_0 .var/i "i", 31 0;
v0x7feb6652aab0 .array "memory", 31 0;
v0x7feb6652aab0_0 .net v0x7feb6652aab0 0, 31 0, L_0x7feb66534140; 1 drivers
v0x7feb6652aab0_1 .net v0x7feb6652aab0 1, 31 0, L_0x7feb66534200; 1 drivers
v0x7feb6652aab0_2 .net v0x7feb6652aab0 2, 31 0, L_0x7feb66534350; 1 drivers
v0x7feb6652aab0_3 .net v0x7feb6652aab0 3, 31 0, L_0x7feb66534480; 1 drivers
v0x7feb6652aab0_4 .net v0x7feb6652aab0 4, 31 0, L_0x7feb66534590; 1 drivers
v0x7feb6652aab0_5 .net v0x7feb6652aab0 5, 31 0, L_0x7feb665346d0; 1 drivers
v0x7feb6652aab0_6 .net v0x7feb6652aab0 6, 31 0, L_0x7feb665347e0; 1 drivers
v0x7feb6652aab0_7 .net v0x7feb6652aab0 7, 31 0, L_0x7feb66534930; 1 drivers
v0x7feb6652aab0_8 .net v0x7feb6652aab0 8, 31 0, L_0x7feb66534a30; 1 drivers
v0x7feb6652aab0_9 .net v0x7feb6652aab0 9, 31 0, L_0x7feb66534b90; 1 drivers
v0x7feb6652aab0_10 .net v0x7feb6652aab0 10, 31 0, L_0x7feb66534c80; 1 drivers
v0x7feb6652aab0_11 .net v0x7feb6652aab0 11, 31 0, L_0x7feb66534df0; 1 drivers
v0x7feb6652aab0_12 .net v0x7feb6652aab0 12, 31 0, L_0x7feb66534ee0; 1 drivers
v0x7feb6652aab0_13 .net v0x7feb6652aab0 13, 31 0, L_0x7feb66535060; 1 drivers
v0x7feb6652aab0_14 .net v0x7feb6652aab0 14, 31 0, L_0x7feb66535130; 1 drivers
v0x7feb6652aab0_15 .net v0x7feb6652aab0 15, 31 0, L_0x7feb665352c0; 1 drivers
v0x7feb6652aab0_16 .net v0x7feb6652aab0 16, 31 0, L_0x7feb66535390; 1 drivers
v0x7feb6652aab0_17 .net v0x7feb6652aab0 17, 31 0, L_0x7feb66535530; 1 drivers
v0x7feb6652aab0_18 .net v0x7feb6652aab0 18, 31 0, L_0x7feb66535600; 1 drivers
v0x7feb6652aab0_19 .net v0x7feb6652aab0 19, 31 0, L_0x7feb66535790; 1 drivers
v0x7feb6652aab0_20 .net v0x7feb6652aab0 20, 31 0, L_0x7feb66535860; 1 drivers
v0x7feb6652aab0_21 .net v0x7feb6652aab0 21, 31 0, L_0x7feb665356f0; 1 drivers
v0x7feb6652aab0_22 .net v0x7feb6652aab0 22, 31 0, L_0x7feb66535a80; 1 drivers
v0x7feb6652aab0_23 .net v0x7feb6652aab0 23, 31 0, L_0x7feb66535c50; 1 drivers
v0x7feb6652aab0_24 .net v0x7feb6652aab0 24, 31 0, L_0x7feb66535d20; 1 drivers
v0x7feb6652aab0_25 .net v0x7feb6652aab0 25, 31 0, L_0x7feb66535eb0; 1 drivers
v0x7feb6652aab0_26 .net v0x7feb6652aab0 26, 31 0, L_0x7feb66535f80; 1 drivers
v0x7feb6652aab0_27 .net v0x7feb6652aab0 27, 31 0, L_0x7feb66536120; 1 drivers
v0x7feb6652aab0_28 .net v0x7feb6652aab0 28, 31 0, L_0x7feb665361f0; 1 drivers
v0x7feb6652aab0_29 .net v0x7feb6652aab0 29, 31 0, L_0x7feb66536380; 1 drivers
v0x7feb6652aab0_30 .net v0x7feb6652aab0 30, 31 0, L_0x7feb66536450; 1 drivers
v0x7feb6652aab0_31 .net v0x7feb6652aab0 31, 31 0, L_0x7feb665365f0; 1 drivers
E_0x7feb66529cc0 .event edge, v0x7feb6652a5e0_0, v0x7feb66528d90_0;
E_0x7feb66529cf0 .event posedge, v0x7feb6652a7d0_0;
v0x7feb66529d30_0 .array/port v0x7feb66529d30, 0;
v0x7feb66529d30_1 .array/port v0x7feb66529d30, 1;
v0x7feb66529d30_2 .array/port v0x7feb66529d30, 2;
v0x7feb66529d30_3 .array/port v0x7feb66529d30, 3;
L_0x7feb66534140 .concat [ 8 8 8 8], v0x7feb66529d30_0, v0x7feb66529d30_1, v0x7feb66529d30_2, v0x7feb66529d30_3;
v0x7feb66529d30_4 .array/port v0x7feb66529d30, 4;
v0x7feb66529d30_5 .array/port v0x7feb66529d30, 5;
v0x7feb66529d30_6 .array/port v0x7feb66529d30, 6;
v0x7feb66529d30_7 .array/port v0x7feb66529d30, 7;
L_0x7feb66534200 .concat [ 8 8 8 8], v0x7feb66529d30_4, v0x7feb66529d30_5, v0x7feb66529d30_6, v0x7feb66529d30_7;
v0x7feb66529d30_8 .array/port v0x7feb66529d30, 8;
v0x7feb66529d30_9 .array/port v0x7feb66529d30, 9;
v0x7feb66529d30_10 .array/port v0x7feb66529d30, 10;
v0x7feb66529d30_11 .array/port v0x7feb66529d30, 11;
L_0x7feb66534350 .concat [ 8 8 8 8], v0x7feb66529d30_8, v0x7feb66529d30_9, v0x7feb66529d30_10, v0x7feb66529d30_11;
v0x7feb66529d30_12 .array/port v0x7feb66529d30, 12;
v0x7feb66529d30_13 .array/port v0x7feb66529d30, 13;
v0x7feb66529d30_14 .array/port v0x7feb66529d30, 14;
v0x7feb66529d30_15 .array/port v0x7feb66529d30, 15;
L_0x7feb66534480 .concat [ 8 8 8 8], v0x7feb66529d30_12, v0x7feb66529d30_13, v0x7feb66529d30_14, v0x7feb66529d30_15;
v0x7feb66529d30_16 .array/port v0x7feb66529d30, 16;
v0x7feb66529d30_17 .array/port v0x7feb66529d30, 17;
v0x7feb66529d30_18 .array/port v0x7feb66529d30, 18;
v0x7feb66529d30_19 .array/port v0x7feb66529d30, 19;
L_0x7feb66534590 .concat [ 8 8 8 8], v0x7feb66529d30_16, v0x7feb66529d30_17, v0x7feb66529d30_18, v0x7feb66529d30_19;
v0x7feb66529d30_20 .array/port v0x7feb66529d30, 20;
v0x7feb66529d30_21 .array/port v0x7feb66529d30, 21;
v0x7feb66529d30_22 .array/port v0x7feb66529d30, 22;
v0x7feb66529d30_23 .array/port v0x7feb66529d30, 23;
L_0x7feb665346d0 .concat [ 8 8 8 8], v0x7feb66529d30_20, v0x7feb66529d30_21, v0x7feb66529d30_22, v0x7feb66529d30_23;
v0x7feb66529d30_24 .array/port v0x7feb66529d30, 24;
v0x7feb66529d30_25 .array/port v0x7feb66529d30, 25;
v0x7feb66529d30_26 .array/port v0x7feb66529d30, 26;
v0x7feb66529d30_27 .array/port v0x7feb66529d30, 27;
L_0x7feb665347e0 .concat [ 8 8 8 8], v0x7feb66529d30_24, v0x7feb66529d30_25, v0x7feb66529d30_26, v0x7feb66529d30_27;
v0x7feb66529d30_28 .array/port v0x7feb66529d30, 28;
v0x7feb66529d30_29 .array/port v0x7feb66529d30, 29;
v0x7feb66529d30_30 .array/port v0x7feb66529d30, 30;
v0x7feb66529d30_31 .array/port v0x7feb66529d30, 31;
L_0x7feb66534930 .concat [ 8 8 8 8], v0x7feb66529d30_28, v0x7feb66529d30_29, v0x7feb66529d30_30, v0x7feb66529d30_31;
v0x7feb66529d30_32 .array/port v0x7feb66529d30, 32;
v0x7feb66529d30_33 .array/port v0x7feb66529d30, 33;
v0x7feb66529d30_34 .array/port v0x7feb66529d30, 34;
v0x7feb66529d30_35 .array/port v0x7feb66529d30, 35;
L_0x7feb66534a30 .concat [ 8 8 8 8], v0x7feb66529d30_32, v0x7feb66529d30_33, v0x7feb66529d30_34, v0x7feb66529d30_35;
v0x7feb66529d30_36 .array/port v0x7feb66529d30, 36;
v0x7feb66529d30_37 .array/port v0x7feb66529d30, 37;
v0x7feb66529d30_38 .array/port v0x7feb66529d30, 38;
v0x7feb66529d30_39 .array/port v0x7feb66529d30, 39;
L_0x7feb66534b90 .concat [ 8 8 8 8], v0x7feb66529d30_36, v0x7feb66529d30_37, v0x7feb66529d30_38, v0x7feb66529d30_39;
v0x7feb66529d30_40 .array/port v0x7feb66529d30, 40;
v0x7feb66529d30_41 .array/port v0x7feb66529d30, 41;
v0x7feb66529d30_42 .array/port v0x7feb66529d30, 42;
v0x7feb66529d30_43 .array/port v0x7feb66529d30, 43;
L_0x7feb66534c80 .concat [ 8 8 8 8], v0x7feb66529d30_40, v0x7feb66529d30_41, v0x7feb66529d30_42, v0x7feb66529d30_43;
v0x7feb66529d30_44 .array/port v0x7feb66529d30, 44;
v0x7feb66529d30_45 .array/port v0x7feb66529d30, 45;
v0x7feb66529d30_46 .array/port v0x7feb66529d30, 46;
v0x7feb66529d30_47 .array/port v0x7feb66529d30, 47;
L_0x7feb66534df0 .concat [ 8 8 8 8], v0x7feb66529d30_44, v0x7feb66529d30_45, v0x7feb66529d30_46, v0x7feb66529d30_47;
v0x7feb66529d30_48 .array/port v0x7feb66529d30, 48;
v0x7feb66529d30_49 .array/port v0x7feb66529d30, 49;
v0x7feb66529d30_50 .array/port v0x7feb66529d30, 50;
v0x7feb66529d30_51 .array/port v0x7feb66529d30, 51;
L_0x7feb66534ee0 .concat [ 8 8 8 8], v0x7feb66529d30_48, v0x7feb66529d30_49, v0x7feb66529d30_50, v0x7feb66529d30_51;
v0x7feb66529d30_52 .array/port v0x7feb66529d30, 52;
v0x7feb66529d30_53 .array/port v0x7feb66529d30, 53;
v0x7feb66529d30_54 .array/port v0x7feb66529d30, 54;
v0x7feb66529d30_55 .array/port v0x7feb66529d30, 55;
L_0x7feb66535060 .concat [ 8 8 8 8], v0x7feb66529d30_52, v0x7feb66529d30_53, v0x7feb66529d30_54, v0x7feb66529d30_55;
v0x7feb66529d30_56 .array/port v0x7feb66529d30, 56;
v0x7feb66529d30_57 .array/port v0x7feb66529d30, 57;
v0x7feb66529d30_58 .array/port v0x7feb66529d30, 58;
v0x7feb66529d30_59 .array/port v0x7feb66529d30, 59;
L_0x7feb66535130 .concat [ 8 8 8 8], v0x7feb66529d30_56, v0x7feb66529d30_57, v0x7feb66529d30_58, v0x7feb66529d30_59;
v0x7feb66529d30_60 .array/port v0x7feb66529d30, 60;
v0x7feb66529d30_61 .array/port v0x7feb66529d30, 61;
v0x7feb66529d30_62 .array/port v0x7feb66529d30, 62;
v0x7feb66529d30_63 .array/port v0x7feb66529d30, 63;
L_0x7feb665352c0 .concat [ 8 8 8 8], v0x7feb66529d30_60, v0x7feb66529d30_61, v0x7feb66529d30_62, v0x7feb66529d30_63;
v0x7feb66529d30_64 .array/port v0x7feb66529d30, 64;
v0x7feb66529d30_65 .array/port v0x7feb66529d30, 65;
v0x7feb66529d30_66 .array/port v0x7feb66529d30, 66;
v0x7feb66529d30_67 .array/port v0x7feb66529d30, 67;
L_0x7feb66535390 .concat [ 8 8 8 8], v0x7feb66529d30_64, v0x7feb66529d30_65, v0x7feb66529d30_66, v0x7feb66529d30_67;
v0x7feb66529d30_68 .array/port v0x7feb66529d30, 68;
v0x7feb66529d30_69 .array/port v0x7feb66529d30, 69;
v0x7feb66529d30_70 .array/port v0x7feb66529d30, 70;
v0x7feb66529d30_71 .array/port v0x7feb66529d30, 71;
L_0x7feb66535530 .concat [ 8 8 8 8], v0x7feb66529d30_68, v0x7feb66529d30_69, v0x7feb66529d30_70, v0x7feb66529d30_71;
v0x7feb66529d30_72 .array/port v0x7feb66529d30, 72;
v0x7feb66529d30_73 .array/port v0x7feb66529d30, 73;
v0x7feb66529d30_74 .array/port v0x7feb66529d30, 74;
v0x7feb66529d30_75 .array/port v0x7feb66529d30, 75;
L_0x7feb66535600 .concat [ 8 8 8 8], v0x7feb66529d30_72, v0x7feb66529d30_73, v0x7feb66529d30_74, v0x7feb66529d30_75;
v0x7feb66529d30_76 .array/port v0x7feb66529d30, 76;
v0x7feb66529d30_77 .array/port v0x7feb66529d30, 77;
v0x7feb66529d30_78 .array/port v0x7feb66529d30, 78;
v0x7feb66529d30_79 .array/port v0x7feb66529d30, 79;
L_0x7feb66535790 .concat [ 8 8 8 8], v0x7feb66529d30_76, v0x7feb66529d30_77, v0x7feb66529d30_78, v0x7feb66529d30_79;
v0x7feb66529d30_80 .array/port v0x7feb66529d30, 80;
v0x7feb66529d30_81 .array/port v0x7feb66529d30, 81;
v0x7feb66529d30_82 .array/port v0x7feb66529d30, 82;
v0x7feb66529d30_83 .array/port v0x7feb66529d30, 83;
L_0x7feb66535860 .concat [ 8 8 8 8], v0x7feb66529d30_80, v0x7feb66529d30_81, v0x7feb66529d30_82, v0x7feb66529d30_83;
v0x7feb66529d30_84 .array/port v0x7feb66529d30, 84;
v0x7feb66529d30_85 .array/port v0x7feb66529d30, 85;
v0x7feb66529d30_86 .array/port v0x7feb66529d30, 86;
v0x7feb66529d30_87 .array/port v0x7feb66529d30, 87;
L_0x7feb665356f0 .concat [ 8 8 8 8], v0x7feb66529d30_84, v0x7feb66529d30_85, v0x7feb66529d30_86, v0x7feb66529d30_87;
v0x7feb66529d30_88 .array/port v0x7feb66529d30, 88;
v0x7feb66529d30_89 .array/port v0x7feb66529d30, 89;
v0x7feb66529d30_90 .array/port v0x7feb66529d30, 90;
v0x7feb66529d30_91 .array/port v0x7feb66529d30, 91;
L_0x7feb66535a80 .concat [ 8 8 8 8], v0x7feb66529d30_88, v0x7feb66529d30_89, v0x7feb66529d30_90, v0x7feb66529d30_91;
v0x7feb66529d30_92 .array/port v0x7feb66529d30, 92;
v0x7feb66529d30_93 .array/port v0x7feb66529d30, 93;
v0x7feb66529d30_94 .array/port v0x7feb66529d30, 94;
v0x7feb66529d30_95 .array/port v0x7feb66529d30, 95;
L_0x7feb66535c50 .concat [ 8 8 8 8], v0x7feb66529d30_92, v0x7feb66529d30_93, v0x7feb66529d30_94, v0x7feb66529d30_95;
v0x7feb66529d30_96 .array/port v0x7feb66529d30, 96;
v0x7feb66529d30_97 .array/port v0x7feb66529d30, 97;
v0x7feb66529d30_98 .array/port v0x7feb66529d30, 98;
v0x7feb66529d30_99 .array/port v0x7feb66529d30, 99;
L_0x7feb66535d20 .concat [ 8 8 8 8], v0x7feb66529d30_96, v0x7feb66529d30_97, v0x7feb66529d30_98, v0x7feb66529d30_99;
v0x7feb66529d30_100 .array/port v0x7feb66529d30, 100;
v0x7feb66529d30_101 .array/port v0x7feb66529d30, 101;
v0x7feb66529d30_102 .array/port v0x7feb66529d30, 102;
v0x7feb66529d30_103 .array/port v0x7feb66529d30, 103;
L_0x7feb66535eb0 .concat [ 8 8 8 8], v0x7feb66529d30_100, v0x7feb66529d30_101, v0x7feb66529d30_102, v0x7feb66529d30_103;
v0x7feb66529d30_104 .array/port v0x7feb66529d30, 104;
v0x7feb66529d30_105 .array/port v0x7feb66529d30, 105;
v0x7feb66529d30_106 .array/port v0x7feb66529d30, 106;
v0x7feb66529d30_107 .array/port v0x7feb66529d30, 107;
L_0x7feb66535f80 .concat [ 8 8 8 8], v0x7feb66529d30_104, v0x7feb66529d30_105, v0x7feb66529d30_106, v0x7feb66529d30_107;
v0x7feb66529d30_108 .array/port v0x7feb66529d30, 108;
v0x7feb66529d30_109 .array/port v0x7feb66529d30, 109;
v0x7feb66529d30_110 .array/port v0x7feb66529d30, 110;
v0x7feb66529d30_111 .array/port v0x7feb66529d30, 111;
L_0x7feb66536120 .concat [ 8 8 8 8], v0x7feb66529d30_108, v0x7feb66529d30_109, v0x7feb66529d30_110, v0x7feb66529d30_111;
v0x7feb66529d30_112 .array/port v0x7feb66529d30, 112;
v0x7feb66529d30_113 .array/port v0x7feb66529d30, 113;
v0x7feb66529d30_114 .array/port v0x7feb66529d30, 114;
v0x7feb66529d30_115 .array/port v0x7feb66529d30, 115;
L_0x7feb665361f0 .concat [ 8 8 8 8], v0x7feb66529d30_112, v0x7feb66529d30_113, v0x7feb66529d30_114, v0x7feb66529d30_115;
v0x7feb66529d30_116 .array/port v0x7feb66529d30, 116;
v0x7feb66529d30_117 .array/port v0x7feb66529d30, 117;
v0x7feb66529d30_118 .array/port v0x7feb66529d30, 118;
v0x7feb66529d30_119 .array/port v0x7feb66529d30, 119;
L_0x7feb66536380 .concat [ 8 8 8 8], v0x7feb66529d30_116, v0x7feb66529d30_117, v0x7feb66529d30_118, v0x7feb66529d30_119;
v0x7feb66529d30_120 .array/port v0x7feb66529d30, 120;
v0x7feb66529d30_121 .array/port v0x7feb66529d30, 121;
v0x7feb66529d30_122 .array/port v0x7feb66529d30, 122;
v0x7feb66529d30_123 .array/port v0x7feb66529d30, 123;
L_0x7feb66536450 .concat [ 8 8 8 8], v0x7feb66529d30_120, v0x7feb66529d30_121, v0x7feb66529d30_122, v0x7feb66529d30_123;
v0x7feb66529d30_124 .array/port v0x7feb66529d30, 124;
v0x7feb66529d30_125 .array/port v0x7feb66529d30, 125;
v0x7feb66529d30_126 .array/port v0x7feb66529d30, 126;
v0x7feb66529d30_127 .array/port v0x7feb66529d30, 127;
L_0x7feb665365f0 .concat [ 8 8 8 8], v0x7feb66529d30_124, v0x7feb66529d30_125, v0x7feb66529d30_126, v0x7feb66529d30_127;
S_0x7feb6652af40 .scope module, "Decoder" "Decoder" 3 110, 8 12 0, S_0x7feb66507d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op_i";
    .port_info 1 /OUTPUT 1 "RegWrite_o";
    .port_info 2 /OUTPUT 3 "ALU_op_o";
    .port_info 3 /OUTPUT 1 "ALUSrc_o";
    .port_info 4 /OUTPUT 1 "RegDst_o";
    .port_info 5 /OUTPUT 1 "Branch_o";
    .port_info 6 /OUTPUT 1 "Jump_o";
    .port_info 7 /OUTPUT 1 "MemRead_o";
    .port_info 8 /OUTPUT 1 "MemWrite_o";
    .port_info 9 /OUTPUT 1 "MemtoReg_o";
    .port_info 10 /OUTPUT 1 "jal_o";
v0x7feb6652b270_0 .var "ALUSrc_o", 0 0;
v0x7feb6652b300_0 .var "ALU_op_o", 2 0;
v0x7feb6652b3c0_0 .var "Branch_o", 0 0;
v0x7feb6652b470_0 .var "Jump_o", 0 0;
v0x7feb6652b500_0 .var "MemRead_o", 0 0;
v0x7feb6652b5d0_0 .var "MemWrite_o", 0 0;
v0x7feb6652b680_0 .var "MemtoReg_o", 0 0;
v0x7feb6652b710_0 .var "RegDst_o", 0 0;
v0x7feb6652b7a0_0 .var "RegWrite_o", 0 0;
v0x7feb6652b8c0_0 .net "instr_op_i", 5 0, L_0x7feb66533420;  alias, 1 drivers
v0x7feb6652b970_0 .var "jal_o", 0 0;
E_0x7feb66529c00 .event edge, v0x7feb6652b8c0_0;
S_0x7feb6652bb20 .scope module, "IM" "Instr_Memory" 3 79, 9 12 0, S_0x7feb66507d80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc_addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
v0x7feb6652bd30 .array "Instr_Mem", 31 0, 31 0;
v0x7feb6652bde0_0 .var/i "i", 31 0;
v0x7feb6652be80_0 .var "instr_o", 31 0;
v0x7feb6652bf10_0 .net "pc_addr_i", 31 0, v0x7feb6652f650_0;  alias, 1 drivers
E_0x7feb6652bce0 .event edge, v0x7feb66529310_0;
S_0x7feb6652bfd0 .scope module, "MUX_MUX_MUX" "MUX_2to1" 3 180, 10 12 0, S_0x7feb66507d80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x7feb6652c190 .param/l "size" 0 10 19, +C4<00000000000000000000000000100000>;
v0x7feb6652c380_0 .net "data0_i", 31 0, L_0x7feb665332a0;  alias, 1 drivers
v0x7feb6652c470_0 .net "data1_i", 31 0, L_0x7feb665366c0;  alias, 1 drivers
v0x7feb6652c500_0 .var "data_o", 31 0;
v0x7feb6652c590_0 .net "select_i", 0 0, L_0x7feb665331b0;  alias, 1 drivers
E_0x7feb6652c330 .event edge, v0x7feb6652c590_0, v0x7feb66529460_0, v0x7feb66529900_0;
S_0x7feb6652c640 .scope module, "MUX_WriteData" "MUX_2to1" 3 194, 10 12 0, S_0x7feb66507d80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x7feb66529bc0 .param/l "size" 0 10 19, +C4<00000000000000000000000000100000>;
v0x7feb6652ca20_0 .net "data0_i", 31 0, v0x7feb6652d1e0_0;  alias, 1 drivers
v0x7feb6652cae0_0 .net "data1_i", 31 0, L_0x7feb665332a0;  alias, 1 drivers
v0x7feb6652cb80_0 .var "data_o", 31 0;
v0x7feb6652cc10_0 .net "select_i", 0 0, v0x7feb6652b970_0;  alias, 1 drivers
E_0x7feb6652c9c0 .event edge, v0x7feb6652b970_0, v0x7feb6652ca20_0, v0x7feb66529460_0;
S_0x7feb6652ccc0 .scope module, "MUX_WriteData_src" "MUX_2to1" 3 187, 10 12 0, S_0x7feb66507d80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x7feb6652ce80 .param/l "size" 0 10 19, +C4<00000000000000000000000000100000>;
v0x7feb6652d060_0 .net "data0_i", 31 0, v0x7feb66528d90_0;  alias, 1 drivers
v0x7feb6652d150_0 .net "data1_i", 31 0, v0x7feb6652a950_0;  alias, 1 drivers
v0x7feb6652d1e0_0 .var "data_o", 31 0;
v0x7feb6652d270_0 .net "select_i", 0 0, v0x7feb6652b680_0;  alias, 1 drivers
E_0x7feb6652d000 .event edge, v0x7feb6652b680_0, v0x7feb66528d90_0, v0x7feb6652a950_0;
S_0x7feb6652d320 .scope module, "MUX_to_jr" "MUX_2to1" 3 173, 10 12 0, S_0x7feb66507d80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x7feb6652d4e0 .param/l "size" 0 10 19, +C4<00000000000000000000000000100000>;
v0x7feb6652d6c0_0 .net "data0_i", 31 0, v0x7feb6652c500_0;  alias, 1 drivers
v0x7feb6652d790_0 .net "data1_i", 31 0, L_0x7feb66536a20;  1 drivers
v0x7feb6652d820_0 .var "data_o", 31 0;
v0x7feb6652d8b0_0 .net "select_i", 0 0, v0x7feb6652b470_0;  alias, 1 drivers
E_0x7feb6652d660 .event edge, v0x7feb6652b470_0, v0x7feb6652c500_0, v0x7feb6652d790_0;
S_0x7feb6652d970 .scope module, "MUXjal" "MUX_2to1" 3 103, 10 12 0, S_0x7feb66507d80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data0_i";
    .port_info 1 /INPUT 5 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 5 "data_o";
P_0x7feb6652db30 .param/l "size" 0 10 19, +C4<00000000000000000000000000000101>;
v0x7feb6652dd10_0 .net "data0_i", 4 0, v0x7feb6652f170_0;  alias, 1 drivers
L_0x7feb580680e0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x7feb6652ddd0_0 .net "data1_i", 4 0, L_0x7feb580680e0;  1 drivers
v0x7feb6652de70_0 .var "data_o", 4 0;
v0x7feb6652df00_0 .net "select_i", 0 0, v0x7feb6652b970_0;  alias, 1 drivers
E_0x7feb6652dcb0 .event edge, v0x7feb6652b970_0, v0x7feb6652dd10_0, v0x7feb6652ddd0_0;
S_0x7feb6652dfd0 .scope module, "Mux_ALUSrc" "MUX_2to1" 3 138, 10 12 0, S_0x7feb66507d80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x7feb6652e190 .param/l "size" 0 10 19, +C4<00000000000000000000000000100000>;
v0x7feb6652e370_0 .net "data0_i", 31 0, L_0x7feb66533dd0;  alias, 1 drivers
v0x7feb6652e440_0 .net "data1_i", 31 0, v0x7feb66530ac0_0;  alias, 1 drivers
v0x7feb6652e4d0_0 .var "data_o", 31 0;
v0x7feb6652e560_0 .net "select_i", 0 0, v0x7feb6652b270_0;  alias, 1 drivers
E_0x7feb6652e310 .event edge, v0x7feb6652b270_0, v0x7feb6652a8a0_0, v0x7feb6652e440_0;
S_0x7feb6652e620 .scope module, "Mux_PC_Source" "MUX_2to1" 3 201, 10 12 0, S_0x7feb66507d80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x7feb6652e7e0 .param/l "size" 0 10 19, +C4<00000000000000000000000000100000>;
v0x7feb6652e9c0_0 .net "data0_i", 31 0, v0x7feb6652d820_0;  alias, 1 drivers
v0x7feb6652ea90_0 .net "data1_i", 31 0, L_0x7feb66533ae0;  alias, 1 drivers
v0x7feb6652eb20_0 .var "data_o", 31 0;
v0x7feb6652ebb0_0 .net "select_i", 0 0, v0x7feb66528860_0;  alias, 1 drivers
E_0x7feb6652e960 .event edge, v0x7feb66528860_0, v0x7feb6652d820_0, v0x7feb66528e40_0;
S_0x7feb6652ec70 .scope module, "Mux_Write_Reg" "MUX_2to1" 3 84, 10 12 0, S_0x7feb66507d80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data0_i";
    .port_info 1 /INPUT 5 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 5 "data_o";
P_0x7feb6652ee30 .param/l "size" 0 10 19, +C4<00000000000000000000000000000101>;
v0x7feb6652f010_0 .net "data0_i", 4 0, L_0x7feb665335e0;  alias, 1 drivers
v0x7feb6652f0d0_0 .net "data1_i", 4 0, L_0x7feb66533680;  alias, 1 drivers
v0x7feb6652f170_0 .var "data_o", 4 0;
v0x7feb6652f200_0 .net "select_i", 0 0, v0x7feb6652b710_0;  alias, 1 drivers
E_0x7feb6652efb0 .event edge, v0x7feb6652b710_0, v0x7feb6652f010_0, v0x7feb6652f0d0_0;
S_0x7feb6652f2c0 .scope module, "PC" "ProgramCounter" 3 66, 11 12 0, S_0x7feb66507d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "pc_in_i";
    .port_info 3 /OUTPUT 32 "pc_out_o";
v0x7feb6652f4e0_0 .net "clk_i", 0 0, v0x7feb66533010_0;  alias, 1 drivers
v0x7feb6652f5a0_0 .net "pc_in_i", 31 0, v0x7feb6652eb20_0;  alias, 1 drivers
v0x7feb6652f650_0 .var "pc_out_o", 31 0;
v0x7feb6652f740_0 .net "rst_i", 0 0, v0x7feb66533120_0;  alias, 1 drivers
S_0x7feb6652f810 .scope module, "Registers" "Reg_File" 3 91, 12 11 0, S_0x7feb66507d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 5 "RSaddr_i";
    .port_info 3 /INPUT 5 "RTaddr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RSdata_o";
    .port_info 8 /OUTPUT 32 "RTdata_o";
L_0x7feb66533ae0 .functor BUFZ 32, L_0x7feb66533920, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7feb66533dd0 .functor BUFZ 32, L_0x7feb66533bd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7feb6652fc30_0 .net "RDaddr_i", 4 0, v0x7feb6652de70_0;  alias, 1 drivers
v0x7feb6652fd00_0 .net "RDdata_i", 31 0, v0x7feb6652cb80_0;  alias, 1 drivers
v0x7feb6652fd90 .array/s "REGISTER_BANK", 31 0, 31 0;
v0x7feb6652fe20_0 .net "RSaddr_i", 4 0, L_0x7feb665334c0;  alias, 1 drivers
v0x7feb6652feb0_0 .net "RSdata_o", 31 0, L_0x7feb66533ae0;  alias, 1 drivers
v0x7feb6652ffc0_0 .net "RTaddr_i", 4 0, L_0x7feb665335e0;  alias, 1 drivers
v0x7feb66530050_0 .net "RTdata_o", 31 0, L_0x7feb66533dd0;  alias, 1 drivers
v0x7feb66530120_0 .net "RegWrite_i", 0 0, v0x7feb6652b7a0_0;  alias, 1 drivers
v0x7feb665301b0_0 .net *"_ivl_0", 31 0, L_0x7feb66533920;  1 drivers
v0x7feb665302c0_0 .net *"_ivl_10", 6 0, L_0x7feb66533c70;  1 drivers
L_0x7feb58068098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7feb66530350_0 .net *"_ivl_13", 1 0, L_0x7feb58068098;  1 drivers
v0x7feb66530400_0 .net *"_ivl_2", 6 0, L_0x7feb665339c0;  1 drivers
L_0x7feb58068050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7feb665304b0_0 .net *"_ivl_5", 1 0, L_0x7feb58068050;  1 drivers
v0x7feb66530560_0 .net *"_ivl_8", 31 0, L_0x7feb66533bd0;  1 drivers
v0x7feb66530610_0 .net "clk_i", 0 0, v0x7feb66533010_0;  alias, 1 drivers
v0x7feb665306a0_0 .net "rst_i", 0 0, v0x7feb66533120_0;  alias, 1 drivers
E_0x7feb6652fc00 .event posedge, v0x7feb6652a7d0_0, v0x7feb6652f740_0;
L_0x7feb66533920 .array/port v0x7feb6652fd90, L_0x7feb665339c0;
L_0x7feb665339c0 .concat [ 5 2 0 0], L_0x7feb665334c0, L_0x7feb58068050;
L_0x7feb66533bd0 .array/port v0x7feb6652fd90, L_0x7feb66533c70;
L_0x7feb66533c70 .concat [ 5 2 0 0], L_0x7feb665335e0, L_0x7feb58068098;
S_0x7feb66530800 .scope module, "SE" "Sign_Extend" 3 133, 13 12 0, S_0x7feb66507d80;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7feb66530a00_0 .net "data_i", 15 0, L_0x7feb66533ec0;  1 drivers
v0x7feb66530ac0_0 .var "data_o", 31 0;
E_0x7feb665309b0 .event edge, v0x7feb66530a00_0;
S_0x7feb66530ba0 .scope module, "Shifter" "Shift_Left_Two_32" 3 168, 14 8 0, S_0x7feb66507d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7feb66530d90_0 .net *"_ivl_2", 29 0, L_0x7feb66536760;  1 drivers
L_0x7feb58068170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7feb66530e50_0 .net *"_ivl_4", 1 0, L_0x7feb58068170;  1 drivers
v0x7feb66530f00_0 .net "data_i", 31 0, v0x7feb66530ac0_0;  alias, 1 drivers
v0x7feb66530ff0_0 .net "data_o", 31 0, L_0x7feb66536820;  alias, 1 drivers
L_0x7feb66536760 .part v0x7feb66530ac0_0, 0, 30;
L_0x7feb66536820 .concat [ 2 30 0 0], L_0x7feb58068170, L_0x7feb66536760;
    .scope S_0x7feb6652f2c0;
T_0 ;
    %wait E_0x7feb66529cf0;
    %load/vec4 v0x7feb6652f740_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feb6652f650_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7feb6652f5a0_0;
    %assign/vec4 v0x7feb6652f650_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7feb6652bb20;
T_1 ;
    %wait E_0x7feb6652bce0;
    %load/vec4 v0x7feb6652bf10_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x7feb6652bd30, 4;
    %store/vec4 v0x7feb6652be80_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7feb6652bb20;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb6652bde0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7feb6652bde0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7feb6652bde0_0;
    %store/vec4a v0x7feb6652bd30, 4, 0;
    %load/vec4 v0x7feb6652bde0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7feb6652bde0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 9 39 "$readmemb", "./test/CO_P3_test_data2.txt", v0x7feb6652bd30 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7feb6652ec70;
T_3 ;
    %wait E_0x7feb6652efb0;
    %load/vec4 v0x7feb6652f200_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.0, 8;
    %load/vec4 v0x7feb6652f010_0;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x7feb6652f0d0_0;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v0x7feb6652f170_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7feb6652f810;
T_4 ;
    %wait E_0x7feb6652fc00;
    %load/vec4 v0x7feb665306a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb6652fd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb6652fd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb6652fd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb6652fd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb6652fd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb6652fd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb6652fd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb6652fd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb6652fd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb6652fd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb6652fd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb6652fd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb6652fd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb6652fd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb6652fd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb6652fd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb6652fd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb6652fd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb6652fd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb6652fd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb6652fd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb6652fd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb6652fd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb6652fd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb6652fd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb6652fd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb6652fd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb6652fd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb6652fd90, 0, 4;
    %pushi/vec4 128, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb6652fd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb6652fd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb6652fd90, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7feb66530120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7feb6652fd00_0;
    %load/vec4 v0x7feb6652fc30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb6652fd90, 0, 4;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7feb6652fc30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7feb6652fd90, 4;
    %load/vec4 v0x7feb6652fc30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb6652fd90, 0, 4;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7feb6652d970;
T_5 ;
    %wait E_0x7feb6652dcb0;
    %load/vec4 v0x7feb6652df00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.0, 8;
    %load/vec4 v0x7feb6652dd10_0;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0x7feb6652ddd0_0;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %assign/vec4 v0x7feb6652de70_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7feb6652af40;
T_6 ;
    %wait E_0x7feb66529c00;
    %load/vec4 v0x7feb6652b8c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feb6652b7a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7feb6652b300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feb6652b710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b970_0, 0;
    %jmp T_6.8;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feb6652b7a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7feb6652b300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feb6652b270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b970_0, 0;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feb6652b7a0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7feb6652b300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feb6652b270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b970_0, 0;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b7a0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7feb6652b300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feb6652b3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b970_0, 0;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feb6652b7a0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7feb6652b300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feb6652b270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feb6652b500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feb6652b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b970_0, 0;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b7a0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7feb6652b300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feb6652b270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feb6652b5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b970_0, 0;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b7a0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7feb6652b300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feb6652b470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b970_0, 0;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feb6652b7a0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7feb6652b300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feb6652b470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb6652b680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feb6652b970_0, 0;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7feb66518810;
T_7 ;
    %wait E_0x7feb66519340;
    %load/vec4 v0x7feb665286f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb66528860_0, 0;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x7feb665287a0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.7 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7feb66518d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb66528860_0, 0;
    %jmp T_7.13;
T_7.8 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7feb66518d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb66528860_0, 0;
    %jmp T_7.13;
T_7.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7feb66518d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb66528860_0, 0;
    %jmp T_7.13;
T_7.10 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7feb66518d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb66528860_0, 0;
    %jmp T_7.13;
T_7.11 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7feb66518d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb66528860_0, 0;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feb66528860_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7feb66518d70_0, 0;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
    %jmp T_7.6;
T_7.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7feb66518d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb66528860_0, 0;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7feb66518d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb66528860_0, 0;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7feb66518d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb66528860_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7feb66518d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb66528860_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7feb66530800;
T_8 ;
    %wait E_0x7feb665309b0;
    %load/vec4 v0x7feb66530a00_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7feb66530a00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7feb66530ac0_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7feb6652dfd0;
T_9 ;
    %wait E_0x7feb6652e310;
    %load/vec4 v0x7feb6652e560_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.0, 8;
    %load/vec4 v0x7feb6652e370_0;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v0x7feb6652e440_0;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %assign/vec4 v0x7feb6652e4d0_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7feb66528960;
T_10 ;
    %wait E_0x7feb66528be0;
    %load/vec4 v0x7feb66528cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feb66528d90_0, 0;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v0x7feb66528e40_0;
    %load/vec4 v0x7feb66528ef0_0;
    %and;
    %assign/vec4 v0x7feb66528d90_0, 0;
    %jmp T_10.7;
T_10.1 ;
    %load/vec4 v0x7feb66528e40_0;
    %load/vec4 v0x7feb66528ef0_0;
    %or;
    %assign/vec4 v0x7feb66528d90_0, 0;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v0x7feb66528e40_0;
    %load/vec4 v0x7feb66528ef0_0;
    %add;
    %assign/vec4 v0x7feb66528d90_0, 0;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0x7feb66528e40_0;
    %load/vec4 v0x7feb66528ef0_0;
    %sub;
    %assign/vec4 v0x7feb66528d90_0, 0;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0x7feb66528e40_0;
    %load/vec4 v0x7feb66528ef0_0;
    %or;
    %inv;
    %assign/vec4 v0x7feb66528d90_0, 0;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0x7feb66528e40_0;
    %load/vec4 v0x7feb66528ef0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v0x7feb66528d90_0, 0;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7feb66529a00;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb6652aa00_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x7feb6652aa00_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7feb6652aa00_0;
    %store/vec4a v0x7feb66529d30, 4, 0;
    %load/vec4 v0x7feb6652aa00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7feb6652aa00_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x7feb66529a00;
T_12 ;
    %wait E_0x7feb66529cf0;
    %load/vec4 v0x7feb6652a680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7feb6652a8a0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7feb6652a710_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb66529d30, 0, 4;
    %load/vec4 v0x7feb6652a8a0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7feb6652a710_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb66529d30, 0, 4;
    %load/vec4 v0x7feb6652a8a0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7feb6652a710_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb66529d30, 0, 4;
    %load/vec4 v0x7feb6652a8a0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x7feb6652a710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb66529d30, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7feb66529a00;
T_13 ;
    %wait E_0x7feb66529cc0;
    %load/vec4 v0x7feb6652a5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x7feb6652a710_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7feb66529d30, 4;
    %load/vec4 v0x7feb6652a710_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7feb66529d30, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7feb6652a710_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7feb66529d30, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x7feb6652a710_0;
    %load/vec4a v0x7feb66529d30, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7feb6652a950_0, 0, 32;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7feb6652d320;
T_14 ;
    %wait E_0x7feb6652d660;
    %load/vec4 v0x7feb6652d8b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.0, 8;
    %load/vec4 v0x7feb6652d6c0_0;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v0x7feb6652d790_0;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %assign/vec4 v0x7feb6652d820_0, 0;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7feb6652bfd0;
T_15 ;
    %wait E_0x7feb6652c330;
    %load/vec4 v0x7feb6652c590_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.0, 8;
    %load/vec4 v0x7feb6652c380_0;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0x7feb6652c470_0;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %assign/vec4 v0x7feb6652c500_0, 0;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7feb6652ccc0;
T_16 ;
    %wait E_0x7feb6652d000;
    %load/vec4 v0x7feb6652d270_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_16.0, 8;
    %load/vec4 v0x7feb6652d060_0;
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %load/vec4 v0x7feb6652d150_0;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %assign/vec4 v0x7feb6652d1e0_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7feb6652c640;
T_17 ;
    %wait E_0x7feb6652c9c0;
    %load/vec4 v0x7feb6652cc10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.0, 8;
    %load/vec4 v0x7feb6652ca20_0;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %load/vec4 v0x7feb6652cae0_0;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %assign/vec4 v0x7feb6652cb80_0, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7feb6652e620;
T_18 ;
    %wait E_0x7feb6652e960;
    %load/vec4 v0x7feb6652ebb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_18.0, 8;
    %load/vec4 v0x7feb6652e9c0_0;
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %load/vec4 v0x7feb6652ea90_0;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %assign/vec4 v0x7feb6652eb20_0, 0;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7feb66507150;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb66533010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb66533120_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb66533120_0, 0, 1;
    %delay 700000, 0;
    %vpi_call 2 36 "$stop" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x7feb66507150;
T_20 ;
    %wait E_0x7feb66529cf0;
    %vpi_call 2 40 "$display", "PC = %d", v0x7feb6652f650_0 {0 0 0};
    %vpi_call 2 41 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x7feb6652aab0_0, v0x7feb6652aab0_1, v0x7feb6652aab0_2, v0x7feb6652aab0_3, v0x7feb6652aab0_4, v0x7feb6652aab0_5, v0x7feb6652aab0_6, v0x7feb6652aab0_7 {0 0 0};
    %vpi_call 2 42 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x7feb6652aab0_8, v0x7feb6652aab0_9, v0x7feb6652aab0_10, v0x7feb6652aab0_11, v0x7feb6652aab0_12, v0x7feb6652aab0_13, v0x7feb6652aab0_14, v0x7feb6652aab0_15 {0 0 0};
    %vpi_call 2 43 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x7feb6652aab0_16, v0x7feb6652aab0_17, v0x7feb6652aab0_18, v0x7feb6652aab0_19, v0x7feb6652aab0_20, v0x7feb6652aab0_21, v0x7feb6652aab0_22, v0x7feb6652aab0_23 {0 0 0};
    %vpi_call 2 44 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x7feb6652aab0_24, v0x7feb6652aab0_25, v0x7feb6652aab0_26, v0x7feb6652aab0_27, v0x7feb6652aab0_28, v0x7feb6652aab0_29, v0x7feb6652aab0_30, v0x7feb6652aab0_31 {0 0 0};
    %vpi_call 2 45 "$display", "Registers" {0 0 0};
    %vpi_call 2 46 "$display", "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d", &A<v0x7feb6652fd90, 0>, &A<v0x7feb6652fd90, 1>, &A<v0x7feb6652fd90, 2>, &A<v0x7feb6652fd90, 3>, &A<v0x7feb6652fd90, 4>, &A<v0x7feb6652fd90, 5>, &A<v0x7feb6652fd90, 6>, &A<v0x7feb6652fd90, 7> {0 0 0};
    %vpi_call 2 47 "$display", "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d", &A<v0x7feb6652fd90, 8>, &A<v0x7feb6652fd90, 9>, &A<v0x7feb6652fd90, 10>, &A<v0x7feb6652fd90, 11>, &A<v0x7feb6652fd90, 12>, &A<v0x7feb6652fd90, 13>, &A<v0x7feb6652fd90, 14>, &A<v0x7feb6652fd90, 15> {0 0 0};
    %vpi_call 2 48 "$display", "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d", &A<v0x7feb6652fd90, 16>, &A<v0x7feb6652fd90, 17>, &A<v0x7feb6652fd90, 18>, &A<v0x7feb6652fd90, 19>, &A<v0x7feb6652fd90, 20>, &A<v0x7feb6652fd90, 21>, &A<v0x7feb6652fd90, 22>, &A<v0x7feb6652fd90, 23> {0 0 0};
    %vpi_call 2 49 "$display", "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d", &A<v0x7feb6652fd90, 24>, &A<v0x7feb6652fd90, 25>, &A<v0x7feb6652fd90, 26>, &A<v0x7feb6652fd90, 27>, &A<v0x7feb6652fd90, 28>, &A<v0x7feb6652fd90, 29>, &A<v0x7feb6652fd90, 30>, &A<v0x7feb6652fd90, 31> {0 0 0};
    %jmp T_20;
    .thread T_20;
    .scope S_0x7feb66507150;
T_21 ;
    %delay 2000, 0;
    %load/vec4 v0x7feb66533010_0;
    %inv;
    %store/vec4 v0x7feb66533010_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7feb66507150;
T_22 ;
    %vpi_call 2 55 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 56 "$dumpvars" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "testbench.v";
    "Simple_Single_CPU.v";
    "ALU_Ctrl.v";
    "ALU.v";
    "Adder.v";
    "Data_Memory.v";
    "Decoder.v";
    "Instr_Memory.v";
    "MUX_2to1.v";
    "ProgramCounter.v";
    "Reg_File.v";
    "Sign_Extend.v";
    "Shift_Left_Two_32.v";
