0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/AMRITHA/integration_try1/integration_try1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/AMRITHA/integration_try1/integration_try1.srcs/sources_1/ip/cordic_0/sim/cordic_0.vhd,1587989352,vhdl,D:/FYP-FINAL/Cordic_final/Polar_to_rect.vhd,,,cordic_0,,,,,,,,
C:/Users/AMRITHA/integration_try1/integration_try1.srcs/sources_1/ip/cordic_1/sim/cordic_1.vhd,1587989594,vhdl,D:/FYP-FINAL/Cordic_final/Rect_to_polar.vhd,,,cordic_1,,,,,,,,
C:/Users/AMRITHA/integration_try1/integration_try1.srcs/sources_1/new/Integrator.v,1588165764,verilog,,,,Integrator,,,,,,,,
D:/FYP-FINAL/Cordic_final/Polar_to_rect.vhd,1587966522,vhdl,,,,polar_to_rect,,,,,,,,
D:/FYP-FINAL/Cordic_final/Rect_to_polar.vhd,1587966005,vhdl,,,,rect_to_polar,,,,,,,,
D:/FYP-FINAL/Cordic_final/Velocity_selector.v,1588154030,verilog,,D:/FYP_FINAL/FYP-FINAL/coll_det/adder_16bit.v,,Velocity_selector,,,,,,,,
D:/FYP-FINAL/coll_det/subtractor_64bit.v,1587967013,verilog,,D:/FYP-FINAL/update_posvel/update_posvel.srcs/sources_1/imports/New folder/update_module.v,,subtractor_64bit,,,,,,,,
D:/FYP-FINAL/update_posvel/update_posvel.srcs/sources_1/imports/New folder/adder_32bit.v,1587967014,verilog,,D:/FYP-FINAL/update_posvel/update_posvel.srcs/sources_1/imports/New folder/adder_4bit.v,,adder_32bit,,,,,,,,
D:/FYP-FINAL/update_posvel/update_posvel.srcs/sources_1/imports/New folder/multiplier_32bit.v,1587967014,verilog,,D:/FYP-FINAL/update_posvel/update_posvel.srcs/sources_1/imports/New folder/shifter.v,,multiplier_32bit,,,,,,,,
D:/FYP-FINAL/update_posvel/update_posvel.srcs/sources_1/imports/New folder/shifter.v,1587967014,verilog,,D:/FYP_FINAL/FYP-FINAL/synchronisation/simultaneous_read.v,,shifter,,,,,,,,
D:/FYP-FINAL/update_posvel/update_posvel.srcs/sources_1/imports/New folder/update_module.v,1588088094,verilog,,D:/FYP_FINAL/FYP-FINAL/synchronisation/write_simultaneous.v,,update_module,,,,,,,,
D:/FYP_FINAL/FYP-FINAL/coll_det/adder_16bit.v,1587968030,verilog,,D:/FYP_FINAL/FYP-FINAL/coll_det/adder_4bit.v,,adder_16bit,,,,,,,,
D:/FYP_FINAL/FYP-FINAL/coll_det/adder_4bit.v,1587968030,verilog,,D:/FYP_FINAL/FYP-FINAL/coll_det/adder_64bit.v,,adder_4bit,,,,,,,,
D:/FYP_FINAL/FYP-FINAL/coll_det/adder_64bit.v,1587968030,verilog,,D:/FYP_FINAL/FYP-FINAL/coll_det/coll_det.v,,adder_64bit,,,,,,,,
D:/FYP_FINAL/FYP-FINAL/coll_det/coll_det.v,1588154241,verilog,,D:/FYP_FINAL/FYP-FINAL/coll_det/comparator.v,,coll_det,,,,,,,,
D:/FYP_FINAL/FYP-FINAL/coll_det/comparator.v,1587968030,verilog,,D:/FYP_FINAL/FYP-FINAL/coll_det/full_adder.v,,comparator,,,,,,,,
D:/FYP_FINAL/FYP-FINAL/coll_det/full_adder.v,1587968030,verilog,,D:/FYP_FINAL/FYP-FINAL/coll_det/multiplier_16bit.v,,full_adder,,,,,,,,
D:/FYP_FINAL/FYP-FINAL/coll_det/multiplier_16bit.v,1587968030,verilog,,D:/FYP-FINAL/update_posvel/update_posvel.srcs/sources_1/imports/New folder/shifter.v,,multiplier_16bit,,,,,,,,
D:/FYP_FINAL/FYP-FINAL/coll_det/subtractor_16bit.v,1587968030,verilog,,D:/FYP_FINAL/FYP-FINAL/coll_det/subtractor_4bit.v,,subtractor_16bit,,,,,,,,
D:/FYP_FINAL/FYP-FINAL/coll_det/subtractor_4bit.v,1587968030,verilog,,D:/FYP-FINAL/update_posvel/update_posvel.srcs/sources_1/imports/New folder/update_module.v,,subtractor_4bit,,,,,,,,
D:/FYP_FINAL/FYP-FINAL/synchronisation/simultaneous_read.v,1588153224,verilog,,D:/FYP_FINAL/FYP-FINAL/coll_det/subtractor_16bit.v,,read_test,,,,,,,,
D:/FYP_FINAL/FYP-FINAL/synchronisation/write_simultaneous.v,1588164086,verilog,,C:/Users/AMRITHA/integration_try1/integration_try1.srcs/sources_1/new/Integrator.v,,write_test,,,,,,,,
