// Seed: 2664261288
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  assign id_1 = 1'b0;
  assign id_1 = 1;
  wire id_5;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input supply1 id_2,
    output wand id_3,
    output wor id_4,
    input tri id_5,
    output tri0 id_6,
    input tri id_7,
    input supply1 id_8,
    input wand id_9,
    output wire id_10,
    input uwire id_11,
    input tri0 id_12,
    input tri0 id_13,
    output supply1 id_14,
    output wor id_15,
    input wire id_16,
    output wand id_17,
    output supply1 id_18
    , id_24,
    input wand id_19,
    input tri id_20,
    output tri0 id_21,
    output tri1 id_22
);
  nor (id_17, id_7, id_12, id_9, id_8, id_19, id_11, id_16, id_0, id_5, id_24, id_20);
  module_0(
      id_24, id_24, id_24
  );
endmodule
