#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Feb  9 17:48:10 2024
# Process ID: 36160
# Current directory: C:/Users/machs/Software/ECE532/assignment_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11968 C:\Users\machs\Software\ECE532\assignment_1\assignment_1.xpr
# Log file: C:/Users/machs/Software/ECE532/assignment_1/vivado.log
# Journal file: C:/Users/machs/Software/ECE532/assignment_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/machs/Software/ECE532/assignment_1/assignment_1.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
set_property  ip_repo_paths  c:/Users/machs/Software/ECE532/assignment_1/assignment_1.srcs [current_project]
update_ip_catalog
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_project
open_project C:/Users/machs/Software/ECE532/assignment_1_part_3/assignment_1_part_3.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/machs/Software/ECE532/assignment_1_part_3/assignment_1_part_3.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
validate_bd_design -force
save_bd_design
close_bd_design [get_bd_designs design_1]
generate_target Simulation [get_files C:/Users/machs/Software/ECE532/assignment_1_part_3/assignment_1_part_3.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/machs/Software/ECE532/assignment_1_part_3/assignment_1_part_3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/machs/Software/ECE532/assignment_1_part_3/assignment_1_part_3.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/machs/Software/ECE532/assignment_1_part_3/assignment_1_part_3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/machs/Software/ECE532/assignment_1_part_3/assignment_1_part_3.ip_user_files -ipstatic_source_dir C:/Users/machs/Software/ECE532/assignment_1_part_3/assignment_1_part_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/machs/Software/ECE532/assignment_1_part_3/assignment_1_part_3.cache/compile_simlib/modelsim} {questa=C:/Users/machs/Software/ECE532/assignment_1_part_3/assignment_1_part_3.cache/compile_simlib/questa} {riviera=C:/Users/machs/Software/ECE532/assignment_1_part_3/assignment_1_part_3.cache/compile_simlib/riviera} {activehdl=C:/Users/machs/Software/ECE532/assignment_1_part_3/assignment_1_part_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config C:/Users/machs/Software/ECE532/assignment_1_part_3/part3_tb_behav.wcfg
source part3_tb.tcl
open_project C:/Users/machs/Software/ECE532/assignment_1/assignment_1.xpr
update_compile_order -fileset sources_1
close_project
close_sim
