Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Feb 14 13:08:34 2026
| Host         : LAPTOP-PO39E6RB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_MODULE_timing_summary_routed.rpt -pb TOP_MODULE_timing_summary_routed.pb -rpx TOP_MODULE_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_MODULE
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (13)
--------------------------------
 There are 0 ports with no output delay specified.

 There are 13 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.914        0.000                      0                 3161        0.139        0.000                      0                 3161        4.500        0.000                       0                  1102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             1.914        0.000                      0                 3161        0.139        0.000                      0                 3161        4.500        0.000                       0                  1102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 MIDDLEWARE/DUT_ADR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT2/DUT/bram_block_reg[46][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.650ns  (logic 2.002ns (26.169%)  route 5.648ns (73.831%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.637     5.189    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  MIDDLEWARE/DUT_ADR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.478     5.667 r  MIDDLEWARE/DUT_ADR_reg[0]/Q
                         net (fo=292, routed)         1.746     7.412    DUT/DUT2/DUT/dut_adr[0]
    SLICE_X51Y26         LUT6 (Prop_lut6_I4_O)        0.295     7.707 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_23/O
                         net (fo=1, routed)           0.000     7.707    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_23_n_0
    SLICE_X51Y26         MUXF7 (Prop_muxf7_I0_O)      0.238     7.945 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_21/O
                         net (fo=1, routed)           0.000     7.945    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_21_n_0
    SLICE_X51Y26         MUXF8 (Prop_muxf8_I0_O)      0.104     8.049 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_9/O
                         net (fo=1, routed)           1.237     9.287    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_9_n_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.316     9.603 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_4/O
                         net (fo=2, routed)           0.000     9.603    DUT/DUT2/DUT/DUT_ADR_reg[3]_2
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     9.848 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           1.158    11.006    MIDDLEWARE/bram_block__0[13]
    SLICE_X64Y37         LUT3 (Prop_lut3_I0_O)        0.326    11.332 r  MIDDLEWARE/bram_block[59][13]_i_1/O
                         net (fo=60, routed)          1.507    12.839    DUT/DUT2/DUT/bram_block_reg[59][13]_0
    SLICE_X51Y26         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[46][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.440    14.812    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[46][13]/C
                         clock pessimism              0.259    15.071    
                         clock uncertainty           -0.035    15.035    
    SLICE_X51Y26         FDRE (Setup_fdre_C_D)       -0.282    14.753    DUT/DUT2/DUT/bram_block_reg[46][13]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                         -12.839    
  -------------------------------------------------------------------
                         slack                                  1.914    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 MIDDLEWARE/DUT_ADR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT2/DUT/bram_block_reg[33][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.584ns  (logic 2.002ns (26.397%)  route 5.582ns (73.603%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.637     5.189    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  MIDDLEWARE/DUT_ADR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.478     5.667 r  MIDDLEWARE/DUT_ADR_reg[0]/Q
                         net (fo=292, routed)         1.746     7.412    DUT/DUT2/DUT/dut_adr[0]
    SLICE_X51Y26         LUT6 (Prop_lut6_I4_O)        0.295     7.707 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_23/O
                         net (fo=1, routed)           0.000     7.707    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_23_n_0
    SLICE_X51Y26         MUXF7 (Prop_muxf7_I0_O)      0.238     7.945 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_21/O
                         net (fo=1, routed)           0.000     7.945    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_21_n_0
    SLICE_X51Y26         MUXF8 (Prop_muxf8_I0_O)      0.104     8.049 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_9/O
                         net (fo=1, routed)           1.237     9.287    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_9_n_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.316     9.603 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_4/O
                         net (fo=2, routed)           0.000     9.603    DUT/DUT2/DUT/DUT_ADR_reg[3]_2
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     9.848 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           1.158    11.006    MIDDLEWARE/bram_block__0[13]
    SLICE_X64Y37         LUT3 (Prop_lut3_I0_O)        0.326    11.332 r  MIDDLEWARE/bram_block[59][13]_i_1/O
                         net (fo=60, routed)          1.441    12.773    DUT/DUT2/DUT/bram_block_reg[59][13]_0
    SLICE_X53Y26         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[33][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.440    14.812    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X53Y26         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[33][13]/C
                         clock pessimism              0.259    15.071    
                         clock uncertainty           -0.035    15.035    
    SLICE_X53Y26         FDRE (Setup_fdre_C_D)       -0.316    14.719    DUT/DUT2/DUT/bram_block_reg[33][13]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -12.773    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 MIDDLEWARE/DUT_ADR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT2/DUT/bram_block_reg[39][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.570ns  (logic 2.002ns (26.446%)  route 5.568ns (73.554%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.637     5.189    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  MIDDLEWARE/DUT_ADR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.478     5.667 r  MIDDLEWARE/DUT_ADR_reg[0]/Q
                         net (fo=292, routed)         1.746     7.412    DUT/DUT2/DUT/dut_adr[0]
    SLICE_X51Y26         LUT6 (Prop_lut6_I4_O)        0.295     7.707 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_23/O
                         net (fo=1, routed)           0.000     7.707    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_23_n_0
    SLICE_X51Y26         MUXF7 (Prop_muxf7_I0_O)      0.238     7.945 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_21/O
                         net (fo=1, routed)           0.000     7.945    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_21_n_0
    SLICE_X51Y26         MUXF8 (Prop_muxf8_I0_O)      0.104     8.049 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_9/O
                         net (fo=1, routed)           1.237     9.287    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_9_n_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.316     9.603 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_4/O
                         net (fo=2, routed)           0.000     9.603    DUT/DUT2/DUT/DUT_ADR_reg[3]_2
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     9.848 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           1.158    11.006    MIDDLEWARE/bram_block__0[13]
    SLICE_X64Y37         LUT3 (Prop_lut3_I0_O)        0.326    11.332 r  MIDDLEWARE/bram_block[59][13]_i_1/O
                         net (fo=60, routed)          1.427    12.759    DUT/DUT2/DUT/bram_block_reg[59][13]_0
    SLICE_X55Y26         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[39][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.440    14.812    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X55Y26         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[39][13]/C
                         clock pessimism              0.259    15.071    
                         clock uncertainty           -0.035    15.035    
    SLICE_X55Y26         FDRE (Setup_fdre_C_D)       -0.316    14.719    DUT/DUT2/DUT/bram_block_reg[39][13]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -12.759    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.972ns  (required time - arrival time)
  Source:                 MIDDLEWARE/DUT_ADR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT2/DUT/bram_block_reg[35][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.587ns  (logic 2.002ns (26.386%)  route 5.585ns (73.614%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.637     5.189    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  MIDDLEWARE/DUT_ADR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.478     5.667 r  MIDDLEWARE/DUT_ADR_reg[0]/Q
                         net (fo=292, routed)         1.746     7.412    DUT/DUT2/DUT/dut_adr[0]
    SLICE_X51Y26         LUT6 (Prop_lut6_I4_O)        0.295     7.707 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_23/O
                         net (fo=1, routed)           0.000     7.707    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_23_n_0
    SLICE_X51Y26         MUXF7 (Prop_muxf7_I0_O)      0.238     7.945 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_21/O
                         net (fo=1, routed)           0.000     7.945    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_21_n_0
    SLICE_X51Y26         MUXF8 (Prop_muxf8_I0_O)      0.104     8.049 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_9/O
                         net (fo=1, routed)           1.237     9.287    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_9_n_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.316     9.603 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_4/O
                         net (fo=2, routed)           0.000     9.603    DUT/DUT2/DUT/DUT_ADR_reg[3]_2
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     9.848 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           1.158    11.006    MIDDLEWARE/bram_block__0[13]
    SLICE_X64Y37         LUT3 (Prop_lut3_I0_O)        0.326    11.332 r  MIDDLEWARE/bram_block[59][13]_i_1/O
                         net (fo=60, routed)          1.444    12.776    DUT/DUT2/DUT/bram_block_reg[59][13]_0
    SLICE_X51Y25         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[35][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.438    14.810    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[35][13]/C
                         clock pessimism              0.259    15.069    
                         clock uncertainty           -0.035    15.033    
    SLICE_X51Y25         FDRE (Setup_fdre_C_D)       -0.285    14.748    DUT/DUT2/DUT/bram_block_reg[35][13]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                         -12.776    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             1.987ns  (required time - arrival time)
  Source:                 MIDDLEWARE/DUT_ADR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT2/DUT/bram_block_reg[44][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.544ns  (logic 2.002ns (26.537%)  route 5.542ns (73.463%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.637     5.189    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  MIDDLEWARE/DUT_ADR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.478     5.667 r  MIDDLEWARE/DUT_ADR_reg[0]/Q
                         net (fo=292, routed)         1.746     7.412    DUT/DUT2/DUT/dut_adr[0]
    SLICE_X51Y26         LUT6 (Prop_lut6_I4_O)        0.295     7.707 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_23/O
                         net (fo=1, routed)           0.000     7.707    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_23_n_0
    SLICE_X51Y26         MUXF7 (Prop_muxf7_I0_O)      0.238     7.945 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_21/O
                         net (fo=1, routed)           0.000     7.945    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_21_n_0
    SLICE_X51Y26         MUXF8 (Prop_muxf8_I0_O)      0.104     8.049 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_9/O
                         net (fo=1, routed)           1.237     9.287    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_9_n_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.316     9.603 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_4/O
                         net (fo=2, routed)           0.000     9.603    DUT/DUT2/DUT/DUT_ADR_reg[3]_2
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     9.848 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           1.158    11.006    MIDDLEWARE/bram_block__0[13]
    SLICE_X64Y37         LUT3 (Prop_lut3_I0_O)        0.326    11.332 r  MIDDLEWARE/bram_block[59][13]_i_1/O
                         net (fo=60, routed)          1.401    12.733    DUT/DUT2/DUT/bram_block_reg[59][13]_0
    SLICE_X53Y27         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[44][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.441    14.813    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[44][13]/C
                         clock pessimism              0.259    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X53Y27         FDRE (Setup_fdre_C_D)       -0.316    14.720    DUT/DUT2/DUT/bram_block_reg[44][13]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -12.733    
  -------------------------------------------------------------------
                         slack                                  1.987    

Slack (MET) :             2.007ns  (required time - arrival time)
  Source:                 MIDDLEWARE/DUT_ADR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT2/DUT/bram_block_reg[43][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.547ns  (logic 2.002ns (26.526%)  route 5.545ns (73.474%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.637     5.189    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  MIDDLEWARE/DUT_ADR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.478     5.667 r  MIDDLEWARE/DUT_ADR_reg[0]/Q
                         net (fo=292, routed)         1.746     7.412    DUT/DUT2/DUT/dut_adr[0]
    SLICE_X51Y26         LUT6 (Prop_lut6_I4_O)        0.295     7.707 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_23/O
                         net (fo=1, routed)           0.000     7.707    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_23_n_0
    SLICE_X51Y26         MUXF7 (Prop_muxf7_I0_O)      0.238     7.945 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_21/O
                         net (fo=1, routed)           0.000     7.945    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_21_n_0
    SLICE_X51Y26         MUXF8 (Prop_muxf8_I0_O)      0.104     8.049 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_9/O
                         net (fo=1, routed)           1.237     9.287    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_9_n_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.316     9.603 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_4/O
                         net (fo=2, routed)           0.000     9.603    DUT/DUT2/DUT/DUT_ADR_reg[3]_2
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     9.848 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           1.158    11.006    MIDDLEWARE/bram_block__0[13]
    SLICE_X64Y37         LUT3 (Prop_lut3_I0_O)        0.326    11.332 r  MIDDLEWARE/bram_block[59][13]_i_1/O
                         net (fo=60, routed)          1.404    12.736    DUT/DUT2/DUT/bram_block_reg[59][13]_0
    SLICE_X48Y26         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[43][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.439    14.811    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[43][13]/C
                         clock pessimism              0.259    15.070    
                         clock uncertainty           -0.035    15.034    
    SLICE_X48Y26         FDRE (Setup_fdre_C_D)       -0.291    14.743    DUT/DUT2/DUT/bram_block_reg[43][13]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                  2.007    

Slack (MET) :             2.036ns  (required time - arrival time)
  Source:                 MIDDLEWARE/DUT_ADR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT2/DUT/bram_block_reg[42][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.524ns  (logic 2.002ns (26.608%)  route 5.522ns (73.393%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.637     5.189    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  MIDDLEWARE/DUT_ADR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.478     5.667 r  MIDDLEWARE/DUT_ADR_reg[0]/Q
                         net (fo=292, routed)         1.746     7.412    DUT/DUT2/DUT/dut_adr[0]
    SLICE_X51Y26         LUT6 (Prop_lut6_I4_O)        0.295     7.707 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_23/O
                         net (fo=1, routed)           0.000     7.707    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_23_n_0
    SLICE_X51Y26         MUXF7 (Prop_muxf7_I0_O)      0.238     7.945 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_21/O
                         net (fo=1, routed)           0.000     7.945    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_21_n_0
    SLICE_X51Y26         MUXF8 (Prop_muxf8_I0_O)      0.104     8.049 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_9/O
                         net (fo=1, routed)           1.237     9.287    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_9_n_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.316     9.603 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_4/O
                         net (fo=2, routed)           0.000     9.603    DUT/DUT2/DUT/DUT_ADR_reg[3]_2
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     9.848 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           1.158    11.006    MIDDLEWARE/bram_block__0[13]
    SLICE_X64Y37         LUT3 (Prop_lut3_I0_O)        0.326    11.332 r  MIDDLEWARE/bram_block[59][13]_i_1/O
                         net (fo=60, routed)          1.381    12.713    DUT/DUT2/DUT/bram_block_reg[59][13]_0
    SLICE_X49Y26         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[42][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.439    14.811    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X49Y26         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[42][13]/C
                         clock pessimism              0.259    15.070    
                         clock uncertainty           -0.035    15.034    
    SLICE_X49Y26         FDRE (Setup_fdre_C_D)       -0.285    14.749    DUT/DUT2/DUT/bram_block_reg[42][13]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -12.713    
  -------------------------------------------------------------------
                         slack                                  2.036    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 MIDDLEWARE/DUT_ADR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT2/DUT/bram_block_reg[36][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 2.002ns (26.603%)  route 5.523ns (73.397%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.637     5.189    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  MIDDLEWARE/DUT_ADR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.478     5.667 r  MIDDLEWARE/DUT_ADR_reg[0]/Q
                         net (fo=292, routed)         1.746     7.412    DUT/DUT2/DUT/dut_adr[0]
    SLICE_X51Y26         LUT6 (Prop_lut6_I4_O)        0.295     7.707 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_23/O
                         net (fo=1, routed)           0.000     7.707    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_23_n_0
    SLICE_X51Y26         MUXF7 (Prop_muxf7_I0_O)      0.238     7.945 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_21/O
                         net (fo=1, routed)           0.000     7.945    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_21_n_0
    SLICE_X51Y26         MUXF8 (Prop_muxf8_I0_O)      0.104     8.049 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_9/O
                         net (fo=1, routed)           1.237     9.287    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_9_n_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.316     9.603 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_4/O
                         net (fo=2, routed)           0.000     9.603    DUT/DUT2/DUT/DUT_ADR_reg[3]_2
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     9.848 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           1.158    11.006    MIDDLEWARE/bram_block__0[13]
    SLICE_X64Y37         LUT3 (Prop_lut3_I0_O)        0.326    11.332 r  MIDDLEWARE/bram_block[59][13]_i_1/O
                         net (fo=60, routed)          1.383    12.714    DUT/DUT2/DUT/bram_block_reg[59][13]_0
    SLICE_X49Y28         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[36][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.442    14.814    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X49Y28         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[36][13]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X49Y28         FDRE (Setup_fdre_C_D)       -0.285    14.752    DUT/DUT2/DUT/bram_block_reg[36][13]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                         -12.714    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 MIDDLEWARE/DUT_ADR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT2/DUT/bram_block_reg[41][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 2.002ns (26.771%)  route 5.476ns (73.229%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.637     5.189    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  MIDDLEWARE/DUT_ADR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.478     5.667 r  MIDDLEWARE/DUT_ADR_reg[0]/Q
                         net (fo=292, routed)         1.746     7.412    DUT/DUT2/DUT/dut_adr[0]
    SLICE_X51Y26         LUT6 (Prop_lut6_I4_O)        0.295     7.707 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_23/O
                         net (fo=1, routed)           0.000     7.707    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_23_n_0
    SLICE_X51Y26         MUXF7 (Prop_muxf7_I0_O)      0.238     7.945 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_21/O
                         net (fo=1, routed)           0.000     7.945    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_21_n_0
    SLICE_X51Y26         MUXF8 (Prop_muxf8_I0_O)      0.104     8.049 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_9/O
                         net (fo=1, routed)           1.237     9.287    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_9_n_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.316     9.603 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_4/O
                         net (fo=2, routed)           0.000     9.603    DUT/DUT2/DUT/DUT_ADR_reg[3]_2
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     9.848 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           1.158    11.006    MIDDLEWARE/bram_block__0[13]
    SLICE_X64Y37         LUT3 (Prop_lut3_I0_O)        0.326    11.332 r  MIDDLEWARE/bram_block[59][13]_i_1/O
                         net (fo=60, routed)          1.335    12.667    DUT/DUT2/DUT/bram_block_reg[59][13]_0
    SLICE_X53Y25         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[41][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.438    14.810    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X53Y25         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[41][13]/C
                         clock pessimism              0.259    15.069    
                         clock uncertainty           -0.035    15.033    
    SLICE_X53Y25         FDRE (Setup_fdre_C_D)       -0.285    14.748    DUT/DUT2/DUT/bram_block_reg[41][13]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                         -12.667    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 MIDDLEWARE/DUT_ADR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT2/DUT/bram_block_reg[38][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.512ns  (logic 2.002ns (26.650%)  route 5.510ns (73.350%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.637     5.189    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  MIDDLEWARE/DUT_ADR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.478     5.667 r  MIDDLEWARE/DUT_ADR_reg[0]/Q
                         net (fo=292, routed)         1.746     7.412    DUT/DUT2/DUT/dut_adr[0]
    SLICE_X51Y26         LUT6 (Prop_lut6_I4_O)        0.295     7.707 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_23/O
                         net (fo=1, routed)           0.000     7.707    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_23_n_0
    SLICE_X51Y26         MUXF7 (Prop_muxf7_I0_O)      0.238     7.945 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_21/O
                         net (fo=1, routed)           0.000     7.945    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_21_n_0
    SLICE_X51Y26         MUXF8 (Prop_muxf8_I0_O)      0.104     8.049 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_9/O
                         net (fo=1, routed)           1.237     9.287    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_9_n_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.316     9.603 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_4/O
                         net (fo=2, routed)           0.000     9.603    DUT/DUT2/DUT/DUT_ADR_reg[3]_2
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     9.848 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           1.158    11.006    MIDDLEWARE/bram_block__0[13]
    SLICE_X64Y37         LUT3 (Prop_lut3_I0_O)        0.326    11.332 r  MIDDLEWARE/bram_block[59][13]_i_1/O
                         net (fo=60, routed)          1.369    12.701    DUT/DUT2/DUT/bram_block_reg[59][13]_0
    SLICE_X52Y27         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[38][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.441    14.813    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X52Y27         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[38][13]/C
                         clock pessimism              0.259    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X52Y27         FDRE (Setup_fdre_C_D)       -0.252    14.784    DUT/DUT2/DUT/bram_block_reg[38][13]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -12.701    
  -------------------------------------------------------------------
                         slack                                  2.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 UART_MOD/cnt_dt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_MOD/cnt_dt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.596     1.509    UART_MOD/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y44         FDRE                                         r  UART_MOD/cnt_dt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  UART_MOD/cnt_dt_reg[2]/Q
                         net (fo=6, routed)           0.087     1.738    UART_MOD/cnt_dt_reg[2]
    SLICE_X60Y44         LUT6 (Prop_lut6_I4_O)        0.045     1.783 r  UART_MOD/cnt_dt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.783    UART_MOD/cnt_dt[4]_i_1_n_0
    SLICE_X60Y44         FDRE                                         r  UART_MOD/cnt_dt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.866     2.024    UART_MOD/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y44         FDRE                                         r  UART_MOD/cnt_dt_reg[4]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X60Y44         FDRE (Hold_fdre_C_D)         0.121     1.643    UART_MOD/cnt_dt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 UART_MOD/bit_transfer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_MOD/bit_transfer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.596     1.509    UART_MOD/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y43         FDRE                                         r  UART_MOD/bit_transfer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  UART_MOD/bit_transfer_reg[1]/Q
                         net (fo=5, routed)           0.090     1.741    UART_MOD/bit_transfer_reg_n_0_[1]
    SLICE_X60Y43         LUT6 (Prop_lut6_I1_O)        0.045     1.786 r  UART_MOD/bit_transfer[2]_i_1/O
                         net (fo=1, routed)           0.000     1.786    UART_MOD/bit_transfer[2]
    SLICE_X60Y43         FDRE                                         r  UART_MOD/bit_transfer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.866     2.024    UART_MOD/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y43         FDRE                                         r  UART_MOD/bit_transfer_reg[2]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X60Y43         FDRE (Hold_fdre_C_D)         0.120     1.642    UART_MOD/bit_transfer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 UART_FIFO/shift_uart_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_FIFO/cnt_uart_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.597%)  route 0.098ns (34.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.595     1.508    UART_FIFO/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y39         FDSE                                         r  UART_FIFO/shift_uart_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDSE (Prop_fdse_C_Q)         0.141     1.649 r  UART_FIFO/shift_uart_reg[1]/Q
                         net (fo=6, routed)           0.098     1.747    UART_FIFO/shift_uart_reg_n_0_[1]
    SLICE_X64Y39         LUT6 (Prop_lut6_I2_O)        0.045     1.792 r  UART_FIFO/cnt_uart[1]_i_1/O
                         net (fo=1, routed)           0.000     1.792    UART_FIFO/cnt_uart[1]_i_1_n_0
    SLICE_X64Y39         FDRE                                         r  UART_FIFO/cnt_uart_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.866     2.024    UART_FIFO/CLK_100MHz_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  UART_FIFO/cnt_uart_reg[1]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X64Y39         FDRE (Hold_fdre_C_D)         0.121     1.642    UART_FIFO/cnt_uart_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 UART_FIFO/shift_uart_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_FIFO/cnt_uart_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.595     1.508    UART_FIFO/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y39         FDSE                                         r  UART_FIFO/shift_uart_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDSE (Prop_fdse_C_Q)         0.141     1.649 r  UART_FIFO/shift_uart_reg[1]/Q
                         net (fo=6, routed)           0.100     1.749    UART_FIFO/shift_uart_reg_n_0_[1]
    SLICE_X64Y39         LUT6 (Prop_lut6_I1_O)        0.045     1.794 r  UART_FIFO/cnt_uart[0]_i_1/O
                         net (fo=1, routed)           0.000     1.794    UART_FIFO/cnt_uart[0]_i_1_n_0
    SLICE_X64Y39         FDRE                                         r  UART_FIFO/cnt_uart_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.866     2.024    UART_FIFO/CLK_100MHz_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  UART_FIFO/cnt_uart_reg[0]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X64Y39         FDRE (Hold_fdre_C_D)         0.121     1.642    UART_FIFO/cnt_uart_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 UART_FIFO/FIFO_OUT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIDDLEWARE/DUT_DIN_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.940%)  route 0.130ns (48.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.595     1.508    UART_FIFO/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y39         FDRE                                         r  UART_FIFO/FIFO_OUT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  UART_FIFO/FIFO_OUT_reg[7]/Q
                         net (fo=2, routed)           0.130     1.780    MIDDLEWARE/DUT_DIN_reg[15]_1[7]
    SLICE_X61Y39         FDRE                                         r  MIDDLEWARE/DUT_DIN_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.864     2.022    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  MIDDLEWARE/DUT_DIN_reg[7]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X61Y39         FDRE (Hold_fdre_C_D)         0.076     1.619    MIDDLEWARE/DUT_DIN_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 UART_FIFO/FIFO_OUT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIDDLEWARE/DUT_DIN_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.687%)  route 0.112ns (44.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.595     1.508    UART_FIFO/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  UART_FIFO/FIFO_OUT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  UART_FIFO/FIFO_OUT_reg[9]/Q
                         net (fo=2, routed)           0.112     1.762    MIDDLEWARE/DUT_DIN_reg[15]_1[9]
    SLICE_X63Y38         FDRE                                         r  MIDDLEWARE/DUT_DIN_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.866     2.024    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X63Y38         FDRE                                         r  MIDDLEWARE/DUT_DIN_reg[9]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X63Y38         FDRE (Hold_fdre_C_D)         0.076     1.600    MIDDLEWARE/DUT_DIN_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 MIDDLEWARE/DUT_DIN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT0/DATA_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.594     1.507    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  MIDDLEWARE/DUT_DIN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  MIDDLEWARE/DUT_DIN_reg[3]/Q
                         net (fo=3, routed)           0.113     1.762    DUT/DUT0/DATA_OUT_reg[15]_0[3]
    SLICE_X58Y39         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.864     2.022    DUT/DUT0/CLK_100MHz_IBUF_BUFG
    SLICE_X58Y39         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[3]/C
                         clock pessimism             -0.499     1.523    
    SLICE_X58Y39         FDRE (Hold_fdre_C_D)         0.070     1.593    DUT/DUT0/DATA_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 UART_FIFO/FIFO_OUT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIDDLEWARE/DUT_DIN_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.042%)  route 0.098ns (40.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.595     1.508    UART_FIFO/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y38         FDRE                                         r  UART_FIFO/FIFO_OUT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  UART_FIFO/FIFO_OUT_reg[10]/Q
                         net (fo=2, routed)           0.098     1.747    MIDDLEWARE/DUT_DIN_reg[15]_1[10]
    SLICE_X63Y38         FDRE                                         r  MIDDLEWARE/DUT_DIN_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.866     2.024    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X63Y38         FDRE                                         r  MIDDLEWARE/DUT_DIN_reg[10]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X63Y38         FDRE (Hold_fdre_C_D)         0.057     1.578    MIDDLEWARE/DUT_DIN_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 MIDDLEWARE/trigger_test_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIDDLEWARE/shift_test_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.596     1.509    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  MIDDLEWARE/trigger_test_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  MIDDLEWARE/trigger_test_reg/Q
                         net (fo=2, routed)           0.067     1.740    MIDDLEWARE/D[0]
    SLICE_X64Y40         FDRE                                         r  MIDDLEWARE/shift_test_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.867     2.025    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  MIDDLEWARE/shift_test_reg[0]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X64Y40         FDRE (Hold_fdre_C_D)         0.060     1.569    MIDDLEWARE/shift_test_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 MIDDLEWARE/FIFO_DOUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_FIFO/FIFO_OUT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.056%)  route 0.119ns (38.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.595     1.508    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X59Y40         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  MIDDLEWARE/FIFO_DOUT_reg[4]/Q
                         net (fo=1, routed)           0.119     1.768    UART_FIFO/FIFO_OUT_reg[23]_0[4]
    SLICE_X62Y40         LUT5 (Prop_lut5_I4_O)        0.045     1.813 r  UART_FIFO/FIFO_OUT[4]_i_1/O
                         net (fo=1, routed)           0.000     1.813    UART_FIFO/FIFO_OUT[4]
    SLICE_X62Y40         FDRE                                         r  UART_FIFO/FIFO_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.867     2.025    UART_FIFO/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y40         FDRE                                         r  UART_FIFO/FIFO_OUT_reg[4]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X62Y40         FDRE (Hold_fdre_C_D)         0.092     1.638    UART_FIFO/FIFO_OUT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y39    DUT/DUT0/DATA_OUT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y36    DUT/DUT0/DATA_OUT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y37    DUT/DUT0/DATA_OUT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y37    DUT/DUT0/DATA_OUT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y37    DUT/DUT0/DATA_OUT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y39    DUT/DUT0/DATA_OUT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y37    DUT/DUT0/DATA_OUT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y38    DUT/DUT0/DATA_OUT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y35    DUT/DUT0/DATA_OUT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y39    DUT/DUT0/DATA_OUT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y39    DUT/DUT0/DATA_OUT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y36    DUT/DUT0/DATA_OUT_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y36    DUT/DUT0/DATA_OUT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y37    DUT/DUT0/DATA_OUT_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y37    DUT/DUT0/DATA_OUT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y37    DUT/DUT0/DATA_OUT_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y37    DUT/DUT0/DATA_OUT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y37    DUT/DUT0/DATA_OUT_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y37    DUT/DUT0/DATA_OUT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y39    DUT/DUT0/DATA_OUT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y39    DUT/DUT0/DATA_OUT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y36    DUT/DUT0/DATA_OUT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y36    DUT/DUT0/DATA_OUT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y37    DUT/DUT0/DATA_OUT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y37    DUT/DUT0/DATA_OUT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y37    DUT/DUT0/DATA_OUT_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y37    DUT/DUT0/DATA_OUT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y37    DUT/DUT0/DATA_OUT_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y37    DUT/DUT0/DATA_OUT_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.947ns  (logic 5.440ns (42.019%)  route 7.507ns (57.981%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=4, routed)           2.443     3.957    MIDDLEWARE/RSTN_IBUF
    SLICE_X64Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.081 f  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        1.099     5.179    MIDDLEWARE/DUT_SEL_reg[2]_0
    SLICE_X60Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.303 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_2/O
                         net (fo=16, routed)          1.181     6.484    MIDDLEWARE/DEBUG_OBUF[7]_inst_i_2_n_0
    SLICE_X65Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.608 r  MIDDLEWARE/DEBUG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.784     9.392    DEBUG_OBUF[5]
    D2                   OBUF (Prop_obuf_I_O)         3.555    12.947 r  DEBUG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.947    DEBUG[5]
    D2                                                                r  DEBUG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.783ns  (logic 5.441ns (42.567%)  route 7.342ns (57.433%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=4, routed)           2.443     3.957    MIDDLEWARE/RSTN_IBUF
    SLICE_X64Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.081 f  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        1.099     5.179    MIDDLEWARE/DUT_SEL_reg[2]_0
    SLICE_X60Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.303 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_2/O
                         net (fo=16, routed)          1.179     6.482    MIDDLEWARE/DEBUG_OBUF[7]_inst_i_2_n_0
    SLICE_X65Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.606 r  MIDDLEWARE/DEBUG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.621     9.227    DEBUG_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         3.556    12.783 r  DEBUG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.783    DEBUG[4]
    E2                                                                r  DEBUG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.727ns  (logic 5.436ns (42.708%)  route 7.292ns (57.292%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=4, routed)           2.443     3.957    MIDDLEWARE/RSTN_IBUF
    SLICE_X64Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.081 f  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        1.099     5.179    MIDDLEWARE/DUT_SEL_reg[2]_0
    SLICE_X60Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.303 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.926     6.229    MIDDLEWARE/DEBUG_OBUF[7]_inst_i_2_n_0
    SLICE_X59Y40         LUT6 (Prop_lut6_I0_O)        0.124     6.353 r  MIDDLEWARE/DEBUG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.824     9.177    DEBUG_OBUF[6]
    H2                   OBUF (Prop_obuf_I_O)         3.550    12.727 r  DEBUG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.727    DEBUG[6]
    H2                                                                r  DEBUG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.630ns  (logic 5.426ns (42.957%)  route 7.205ns (57.043%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=4, routed)           2.443     3.957    MIDDLEWARE/RSTN_IBUF
    SLICE_X64Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.081 f  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        1.099     5.179    MIDDLEWARE/DUT_SEL_reg[2]_0
    SLICE_X60Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.303 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.796     6.099    MIDDLEWARE/DEBUG_OBUF[7]_inst_i_2_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.223 r  MIDDLEWARE/DEBUG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.867     9.090    DEBUG_OBUF[3]
    F3                   OBUF (Prop_obuf_I_O)         3.540    12.630 r  DEBUG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.630    DEBUG[3]
    F3                                                                r  DEBUG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.506ns  (logic 5.438ns (43.486%)  route 7.067ns (56.514%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=4, routed)           2.443     3.957    MIDDLEWARE/RSTN_IBUF
    SLICE_X64Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.081 f  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        1.099     5.179    MIDDLEWARE/DUT_SEL_reg[2]_0
    SLICE_X60Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.303 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.615     5.918    MIDDLEWARE/DEBUG_OBUF[7]_inst_i_2_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.042 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.911     8.953    DEBUG_OBUF[7]
    G2                   OBUF (Prop_obuf_I_O)         3.553    12.506 r  DEBUG_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.506    DEBUG[7]
    G2                                                                r  DEBUG[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.249ns  (logic 1.669ns (39.290%)  route 2.579ns (60.710%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  RSTN_IBUF_inst/O
                         net (fo=4, routed)           0.968     1.249    MIDDLEWARE/RSTN_IBUF
    SLICE_X64Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.294 f  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        0.504     1.798    MIDDLEWARE/DUT_SEL_reg[2]_0
    SLICE_X60Y35         LUT2 (Prop_lut2_I0_O)        0.045     1.843 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.265     2.108    MIDDLEWARE/DEBUG_OBUF[7]_inst_i_2_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I0_O)        0.045     2.153 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.843     2.996    DEBUG_OBUF[7]
    G2                   OBUF (Prop_obuf_I_O)         1.253     4.249 r  DEBUG_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.249    DEBUG[7]
    G2                                                                r  DEBUG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.320ns  (logic 1.657ns (38.358%)  route 2.663ns (61.642%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  RSTN_IBUF_inst/O
                         net (fo=4, routed)           0.968     1.249    MIDDLEWARE/RSTN_IBUF
    SLICE_X64Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.294 f  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        0.504     1.798    MIDDLEWARE/DUT_SEL_reg[2]_0
    SLICE_X60Y35         LUT2 (Prop_lut2_I0_O)        0.045     1.843 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.349     2.192    MIDDLEWARE/DEBUG_OBUF[7]_inst_i_2_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I0_O)        0.045     2.237 r  MIDDLEWARE/DEBUG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.842     3.079    DEBUG_OBUF[3]
    F3                   OBUF (Prop_obuf_I_O)         1.241     4.320 r  DEBUG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.320    DEBUG[3]
    F3                                                                r  DEBUG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.330ns  (logic 1.667ns (38.498%)  route 2.663ns (61.502%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  RSTN_IBUF_inst/O
                         net (fo=4, routed)           0.968     1.249    MIDDLEWARE/RSTN_IBUF
    SLICE_X64Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.294 f  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        0.504     1.798    MIDDLEWARE/DUT_SEL_reg[2]_0
    SLICE_X60Y35         LUT2 (Prop_lut2_I0_O)        0.045     1.843 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.388     2.231    MIDDLEWARE/DEBUG_OBUF[7]_inst_i_2_n_0
    SLICE_X59Y40         LUT6 (Prop_lut6_I0_O)        0.045     2.276 r  MIDDLEWARE/DEBUG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.803     3.079    DEBUG_OBUF[6]
    H2                   OBUF (Prop_obuf_I_O)         1.251     4.330 r  DEBUG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.330    DEBUG[6]
    H2                                                                r  DEBUG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.337ns  (logic 1.673ns (38.562%)  route 2.665ns (61.438%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  RSTN_IBUF_inst/O
                         net (fo=4, routed)           0.968     1.249    MIDDLEWARE/RSTN_IBUF
    SLICE_X64Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.294 f  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        0.504     1.798    MIDDLEWARE/DUT_SEL_reg[2]_0
    SLICE_X60Y35         LUT2 (Prop_lut2_I0_O)        0.045     1.843 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.481     2.324    MIDDLEWARE/DEBUG_OBUF[7]_inst_i_2_n_0
    SLICE_X65Y37         LUT6 (Prop_lut6_I0_O)        0.045     2.369 r  MIDDLEWARE/DEBUG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.712     3.081    DEBUG_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         1.257     4.337 r  DEBUG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.337    DEBUG[4]
    E2                                                                r  DEBUG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.439ns  (logic 1.671ns (37.651%)  route 2.768ns (62.349%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  RSTN_IBUF_inst/O
                         net (fo=4, routed)           0.968     1.249    MIDDLEWARE/RSTN_IBUF
    SLICE_X64Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.294 f  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        0.504     1.798    MIDDLEWARE/DUT_SEL_reg[2]_0
    SLICE_X60Y35         LUT2 (Prop_lut2_I0_O)        0.045     1.843 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.480     2.323    MIDDLEWARE/DEBUG_OBUF[7]_inst_i_2_n_0
    SLICE_X65Y37         LUT6 (Prop_lut6_I0_O)        0.045     2.368 r  MIDDLEWARE/DEBUG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.816     3.184    DEBUG_OBUF[5]
    D2                   OBUF (Prop_obuf_I_O)         1.255     4.439 r  DEBUG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.439    DEBUG[5]
    D2                                                                r  DEBUG[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MIDDLEWARE/DUT_ADR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.456ns  (logic 5.529ns (44.387%)  route 6.927ns (55.613%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.637     5.189    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  MIDDLEWARE/DUT_ADR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.478     5.667 r  MIDDLEWARE/DUT_ADR_reg[0]/Q
                         net (fo=292, routed)         1.746     7.412    DUT/DUT2/DUT/dut_adr[0]
    SLICE_X51Y26         LUT6 (Prop_lut6_I4_O)        0.295     7.707 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_23/O
                         net (fo=1, routed)           0.000     7.707    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_23_n_0
    SLICE_X51Y26         MUXF7 (Prop_muxf7_I0_O)      0.238     7.945 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_21/O
                         net (fo=1, routed)           0.000     7.945    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_21_n_0
    SLICE_X51Y26         MUXF8 (Prop_muxf8_I0_O)      0.104     8.049 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_9/O
                         net (fo=1, routed)           1.237     9.287    DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_9_n_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I0_O)        0.316     9.603 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_4/O
                         net (fo=2, routed)           0.000     9.603    DUT/DUT2/DUT/DUT_ADR_reg[3]_2
    SLICE_X62Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     9.848 r  DUT/DUT2/DUT/DEBUG_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           1.160    11.008    MIDDLEWARE/bram_block__0[13]
    SLICE_X65Y37         LUT6 (Prop_lut6_I1_O)        0.298    11.306 r  MIDDLEWARE/DEBUG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.784    14.090    DEBUG_OBUF[5]
    D2                   OBUF (Prop_obuf_I_O)         3.555    17.644 r  DEBUG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.644    DEBUG[5]
    D2                                                                r  DEBUG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/DUT_ADR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.231ns  (logic 5.489ns (44.880%)  route 6.742ns (55.120%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.637     5.189    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  MIDDLEWARE/DUT_ADR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.478     5.667 r  MIDDLEWARE/DUT_ADR_reg[0]/Q
                         net (fo=292, routed)         1.813     7.480    DUT/DUT2/DUT/dut_adr[0]
    SLICE_X51Y27         LUT6 (Prop_lut6_I4_O)        0.295     7.775 r  DUT/DUT2/DUT/DEBUG_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           0.000     7.775    DUT/DUT2/DUT/DEBUG_OBUF[3]_inst_i_24_n_0
    SLICE_X51Y27         MUXF7 (Prop_muxf7_I1_O)      0.245     8.020 r  DUT/DUT2/DUT/DEBUG_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.000     8.020    DUT/DUT2/DUT/DEBUG_OBUF[3]_inst_i_21_n_0
    SLICE_X51Y27         MUXF8 (Prop_muxf8_I0_O)      0.104     8.124 r  DUT/DUT2/DUT/DEBUG_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.957     9.081    DUT/DUT2/DUT/DEBUG_OBUF[3]_inst_i_9_n_0
    SLICE_X64Y33         LUT6 (Prop_lut6_I0_O)        0.316     9.397 r  DUT/DUT2/DUT/DEBUG_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.000     9.397    DUT/DUT2/DUT/DUT_ADR_reg[3]_4
    SLICE_X64Y33         MUXF7 (Prop_muxf7_I1_O)      0.214     9.611 r  DUT/DUT2/DUT/DEBUG_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.105    10.715    MIDDLEWARE/bram_block__0[11]
    SLICE_X64Y37         LUT6 (Prop_lut6_I1_O)        0.297    11.012 r  MIDDLEWARE/DEBUG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.867    13.879    DEBUG_OBUF[3]
    F3                   OBUF (Prop_obuf_I_O)         3.540    17.419 r  DEBUG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.419    DEBUG[3]
    F3                                                                r  DEBUG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/DUT_SEL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_TEST[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.054ns  (logic 4.243ns (35.203%)  route 7.811ns (64.797%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.639     5.191    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  MIDDLEWARE/DUT_SEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.456     5.647 r  MIDDLEWARE/DUT_SEL_reg[0]/Q
                         net (fo=32, routed)          1.903     7.550    DUT/DUT1/DUT/LED_TEST_OBUF[0]
    SLICE_X63Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.674 r  DUT/DUT1/DUT/LED_TEST_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.309     8.983    MIDDLEWARE/DEBUG[1]
    SLICE_X64Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.107 r  MIDDLEWARE/LED_TEST_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.599    13.705    DEBUG_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         3.539    17.245 r  LED_TEST_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.245    LED_TEST[3]
    T10                                                               r  LED_TEST[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/DUT_ADR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.878ns  (logic 5.350ns (45.042%)  route 6.528ns (54.958%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.637     5.189    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  MIDDLEWARE/DUT_ADR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.478     5.667 r  MIDDLEWARE/DUT_ADR_reg[0]/Q
                         net (fo=292, routed)         1.490     7.157    DUT/DUT2/DUT/dut_adr[0]
    SLICE_X55Y33         LUT6 (Prop_lut6_I4_O)        0.295     7.452 r  DUT/DUT2/DUT/DEBUG_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.000     7.452    DUT/DUT2/DUT/DEBUG_OBUF[6]_inst_i_14_n_0
    SLICE_X55Y33         MUXF7 (Prop_muxf7_I1_O)      0.217     7.669 r  DUT/DUT2/DUT/DEBUG_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           1.322     8.991    DUT/DUT2/DUT/DEBUG_OBUF[6]_inst_i_5_n_0
    SLICE_X55Y40         LUT6 (Prop_lut6_I0_O)        0.299     9.290 r  DUT/DUT2/DUT/DEBUG_OBUF[6]_inst_i_3/O
                         net (fo=2, routed)           0.000     9.290    DUT/DUT2/DUT/DUT_ADR_reg[4]_1
    SLICE_X55Y40         MUXF7 (Prop_muxf7_I0_O)      0.212     9.502 r  DUT/DUT2/DUT/DEBUG_OBUF[6]_inst_i_2/O
                         net (fo=2, routed)           0.891    10.393    MIDDLEWARE/bram_block__0[14]
    SLICE_X59Y40         LUT6 (Prop_lut6_I1_O)        0.299    10.692 r  MIDDLEWARE/DEBUG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.824    13.517    DEBUG_OBUF[6]
    H2                   OBUF (Prop_obuf_I_O)         3.550    17.067 r  DEBUG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.067    DEBUG[6]
    H2                                                                r  DEBUG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/DUT_ADR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.856ns  (logic 5.270ns (44.445%)  route 6.587ns (55.555%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.639     5.191    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y41         FDRE                                         r  MIDDLEWARE/DUT_ADR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.456     5.647 r  MIDDLEWARE/DUT_ADR_reg[1]/Q
                         net (fo=286, routed)         1.829     7.476    DUT/DUT2/DUT/dut_adr[1]
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.600 r  DUT/DUT2/DUT/DEBUG_OBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.000     7.600    DUT/DUT2/DUT/DEBUG_OBUF[7]_inst_i_28_n_0
    SLICE_X54Y28         MUXF7 (Prop_muxf7_I1_O)      0.214     7.814 r  DUT/DUT2/DUT/DEBUG_OBUF[7]_inst_i_24/O
                         net (fo=1, routed)           0.000     7.814    DUT/DUT2/DUT/DEBUG_OBUF[7]_inst_i_24_n_0
    SLICE_X54Y28         MUXF8 (Prop_muxf8_I1_O)      0.088     7.902 r  DUT/DUT2/DUT/DEBUG_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.746     8.647    DUT/DUT2/DUT/DEBUG_OBUF[7]_inst_i_10_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.319     8.966 r  DUT/DUT2/DUT/DEBUG_OBUF[7]_inst_i_5/O
                         net (fo=2, routed)           0.000     8.966    DUT/DUT2/DUT/DUT_ADR_reg[3]_0
    SLICE_X61Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     9.183 r  DUT/DUT2/DUT/DEBUG_OBUF[7]_inst_i_3/O
                         net (fo=2, routed)           1.101    10.285    MIDDLEWARE/bram_block__0[15]
    SLICE_X61Y37         LUT6 (Prop_lut6_I1_O)        0.299    10.584 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.911    13.495    DEBUG_OBUF[7]
    G2                   OBUF (Prop_obuf_I_O)         3.553    17.047 r  DEBUG_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.047    DEBUG[7]
    G2                                                                r  DEBUG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/DUT_ADR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.569ns  (logic 5.305ns (45.856%)  route 6.264ns (54.144%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.639     5.191    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y41         FDRE                                         r  MIDDLEWARE/DUT_ADR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.456     5.647 r  MIDDLEWARE/DUT_ADR_reg[1]/Q
                         net (fo=286, routed)         2.112     7.759    DUT/DUT2/DUT/dut_adr[1]
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.883 r  DUT/DUT2/DUT/DEBUG_OBUF[4]_inst_i_23/O
                         net (fo=1, routed)           0.000     7.883    DUT/DUT2/DUT/DEBUG_OBUF[4]_inst_i_23_n_0
    SLICE_X54Y26         MUXF7 (Prop_muxf7_I0_O)      0.241     8.124 r  DUT/DUT2/DUT/DEBUG_OBUF[4]_inst_i_21/O
                         net (fo=1, routed)           0.000     8.124    DUT/DUT2/DUT/DEBUG_OBUF[4]_inst_i_21_n_0
    SLICE_X54Y26         MUXF8 (Prop_muxf8_I0_O)      0.098     8.222 r  DUT/DUT2/DUT/DEBUG_OBUF[4]_inst_i_9/O
                         net (fo=1, routed)           1.013     9.234    DUT/DUT2/DUT/DEBUG_OBUF[4]_inst_i_9_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I0_O)        0.319     9.553 r  DUT/DUT2/DUT/DEBUG_OBUF[4]_inst_i_4/O
                         net (fo=2, routed)           0.000     9.553    DUT/DUT2/DUT/DUT_ADR_reg[3]_3
    SLICE_X64Y32         MUXF7 (Prop_muxf7_I1_O)      0.214     9.767 r  DUT/DUT2/DUT/DEBUG_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.518    10.285    MIDDLEWARE/bram_block__0[12]
    SLICE_X65Y37         LUT6 (Prop_lut6_I1_O)        0.297    10.582 r  MIDDLEWARE/DEBUG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.621    13.203    DEBUG_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         3.556    16.759 r  DEBUG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.759    DEBUG[4]
    E2                                                                r  DEBUG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/DUT_SEL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.196ns  (logic 4.247ns (41.657%)  route 5.949ns (58.343%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.639     5.191    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  MIDDLEWARE/DUT_SEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.456     5.647 r  MIDDLEWARE/DUT_SEL_reg[0]/Q
                         net (fo=32, routed)          1.903     7.550    DUT/DUT1/DUT/LED_TEST_OBUF[0]
    SLICE_X63Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.674 r  DUT/DUT1/DUT/LED_TEST_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.309     8.983    MIDDLEWARE/DEBUG[1]
    SLICE_X64Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.107 r  MIDDLEWARE/LED_TEST_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.737    11.844    DEBUG_OBUF[1]
    D3                   OBUF (Prop_obuf_I_O)         3.543    15.387 r  DEBUG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.387    DEBUG[1]
    D3                                                                r  DEBUG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_MOD/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.483ns  (logic 4.176ns (44.041%)  route 5.307ns (55.959%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.639     5.191    UART_MOD/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y44         FDSE                                         r  UART_MOD/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDSE (Prop_fdse_C_Q)         0.478     5.669 r  UART_MOD/TX_reg/Q
                         net (fo=1, routed)           5.307    10.975    UART_TX_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.698    14.674 r  UART_TX_OBUF_inst/O
                         net (fo=0)                   0.000    14.674    UART_TX
    D10                                                               r  UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/DUT_SEL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_TEST[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.638ns  (logic 4.002ns (46.328%)  route 4.636ns (53.672%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.639     5.191    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  MIDDLEWARE/DUT_SEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.456     5.647 r  MIDDLEWARE/DUT_SEL_reg[0]/Q
                         net (fo=32, routed)          4.636    10.283    LED_TEST_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    13.829 r  LED_TEST_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.829    LED_TEST[2]
    T9                                                                r  LED_TEST[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_MOD/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.080ns  (logic 4.319ns (53.457%)  route 3.761ns (46.543%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.638     5.190    UART_MOD/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y42         FDRE                                         r  UART_MOD/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDRE (Prop_fdre_C_Q)         0.478     5.668 f  UART_MOD/FSM_sequential_state_reg[1]/Q
                         net (fo=23, routed)          0.795     6.463    UART_MOD/state[1]
    SLICE_X61Y43         LUT2 (Prop_lut2_I1_O)        0.295     6.758 r  UART_MOD/DEBUG_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.965     9.724    DEBUG_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         3.546    13.270 r  DEBUG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.270    DEBUG[0]
    D4                                                                r  DEBUG[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MIDDLEWARE/LED_CONTROL_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_TEST[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.900ns  (logic 1.390ns (73.170%)  route 0.510ns (26.830%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.596     1.509    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X64Y41         FDRE                                         r  MIDDLEWARE/LED_CONTROL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  MIDDLEWARE/LED_CONTROL_reg/Q
                         net (fo=2, routed)           0.510     2.183    LED_TEST_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         1.226     3.410 r  LED_TEST_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.410    LED_TEST[0]
    H5                                                                r  LED_TEST[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/shift_test_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_TEST[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.150ns  (logic 1.454ns (67.656%)  route 0.695ns (32.344%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.596     1.509    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  MIDDLEWARE/shift_test_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.148     1.657 r  MIDDLEWARE/shift_test_reg[0]/Q
                         net (fo=4, routed)           0.154     1.811    MIDDLEWARE/shift_test[0]
    SLICE_X64Y40         LUT2 (Prop_lut2_I1_O)        0.098     1.909 r  MIDDLEWARE/LED_TEST_OBUF[1]_inst_i_1/O
                         net (fo=24, routed)          0.542     2.451    DEBUG_OBUF[2]
    J5                   OBUF (Prop_obuf_I_O)         1.208     3.659 r  LED_TEST_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.659    LED_TEST[1]
    J5                                                                r  LED_TEST[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/DUT_SEL_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.382ns  (logic 1.466ns (61.525%)  route 0.916ns (38.475%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.595     1.508    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  MIDDLEWARE/DUT_SEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  MIDDLEWARE/DUT_SEL_reg[1]/Q
                         net (fo=48, routed)          0.204     1.877    MIDDLEWARE/dut_sel[0]
    SLICE_X65Y37         LUT6 (Prop_lut6_I4_O)        0.045     1.922 r  MIDDLEWARE/DEBUG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.712     2.634    DEBUG_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         1.257     3.890 r  DEBUG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.890    DEBUG[4]
    E2                                                                r  DEBUG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/shift_test_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.392ns  (logic 1.490ns (62.307%)  route 0.902ns (37.693%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.596     1.509    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  MIDDLEWARE/shift_test_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.148     1.657 r  MIDDLEWARE/shift_test_reg[0]/Q
                         net (fo=4, routed)           0.086     1.743    MIDDLEWARE/shift_test[0]
    SLICE_X64Y40         LUT6 (Prop_lut6_I4_O)        0.098     1.841 r  MIDDLEWARE/LED_TEST_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.816     2.657    DEBUG_OBUF[1]
    D3                   OBUF (Prop_obuf_I_O)         1.244     3.901 r  DEBUG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.901    DEBUG[1]
    D3                                                                r  DEBUG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT0/DATA_OUT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.485ns  (logic 1.441ns (58.008%)  route 1.043ns (41.992%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.594     1.507    DUT/DUT0/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  DUT/DUT0/DATA_OUT_reg[13]/Q
                         net (fo=2, routed)           0.227     1.876    MIDDLEWARE/Q[13]
    SLICE_X65Y37         LUT6 (Prop_lut6_I2_O)        0.045     1.921 r  MIDDLEWARE/DEBUG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.816     2.737    DEBUG_OBUF[5]
    D2                   OBUF (Prop_obuf_I_O)         1.255     3.992 r  DEBUG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.992    DEBUG[5]
    D2                                                                r  DEBUG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT0/DATA_OUT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.515ns  (logic 1.439ns (57.237%)  route 1.075ns (42.763%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.594     1.507    DUT/DUT0/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  DUT/DUT0/DATA_OUT_reg[15]/Q
                         net (fo=2, routed)           0.233     1.881    MIDDLEWARE/Q[15]
    SLICE_X61Y37         LUT6 (Prop_lut6_I2_O)        0.045     1.926 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.843     2.769    DEBUG_OBUF[7]
    G2                   OBUF (Prop_obuf_I_O)         1.253     4.022 r  DEBUG_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.022    DEBUG[7]
    G2                                                                r  DEBUG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT0/DATA_OUT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.516ns  (logic 1.437ns (57.113%)  route 1.079ns (42.887%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.594     1.507    DUT/DUT0/CLK_100MHz_IBUF_BUFG
    SLICE_X58Y39         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  DUT/DUT0/DATA_OUT_reg[14]/Q
                         net (fo=2, routed)           0.276     1.924    MIDDLEWARE/Q[14]
    SLICE_X59Y40         LUT6 (Prop_lut6_I2_O)        0.045     1.969 r  MIDDLEWARE/DEBUG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.803     2.772    DEBUG_OBUF[6]
    H2                   OBUF (Prop_obuf_I_O)         1.251     4.023 r  DEBUG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.023    DEBUG[6]
    H2                                                                r  DEBUG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/shift_test_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.521ns  (logic 1.482ns (58.781%)  route 1.039ns (41.219%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.596     1.509    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  MIDDLEWARE/shift_test_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.148     1.657 r  MIDDLEWARE/shift_test_reg[0]/Q
                         net (fo=4, routed)           0.154     1.811    MIDDLEWARE/shift_test[0]
    SLICE_X64Y40         LUT2 (Prop_lut2_I1_O)        0.098     1.909 r  MIDDLEWARE/LED_TEST_OBUF[1]_inst_i_1/O
                         net (fo=24, routed)          0.886     2.794    DEBUG_OBUF[2]
    F4                   OBUF (Prop_obuf_I_O)         1.236     4.030 r  DEBUG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.030    DEBUG[2]
    F4                                                                r  DEBUG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT0/DATA_OUT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.556ns  (logic 1.427ns (55.819%)  route 1.129ns (44.181%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.594     1.507    DUT/DUT0/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  DUT/DUT0/DATA_OUT_reg[11]/Q
                         net (fo=2, routed)           0.287     1.936    MIDDLEWARE/Q[11]
    SLICE_X64Y37         LUT6 (Prop_lut6_I2_O)        0.045     1.981 r  MIDDLEWARE/DEBUG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.842     2.823    DEBUG_OBUF[3]
    F3                   OBUF (Prop_obuf_I_O)         1.241     4.064 r  DEBUG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.064    DEBUG[3]
    F3                                                                r  DEBUG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_MOD/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.617ns  (logic 1.433ns (54.759%)  route 1.184ns (45.241%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.596     1.509    UART_MOD/CLK_100MHz_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  UART_MOD/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  UART_MOD/FSM_sequential_state_reg[0]/Q
                         net (fo=15, routed)          0.308     1.958    UART_MOD/state[0]
    SLICE_X61Y43         LUT2 (Prop_lut2_I0_O)        0.045     2.003 r  UART_MOD/DEBUG_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.876     2.879    DEBUG_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         1.247     4.126 r  DEBUG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.126    DEBUG[0]
    D4                                                                r  DEBUG[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay          1712 Endpoints
Min Delay          1712 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT2/DUT/bram_block_reg[51][13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.050ns  (logic 1.762ns (21.883%)  route 6.288ns (78.117%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RSTN_IBUF_inst/O
                         net (fo=4, routed)           2.443     3.957    MIDDLEWARE/RSTN_IBUF
    SLICE_X64Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.081 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        1.945     6.026    MIDDLEWARE/DUT_SEL_reg[2]_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.150 r  MIDDLEWARE/bram_block[51][15]_i_1/O
                         net (fo=16, routed)          1.900     8.050    DUT/DUT2/DUT/bram_block_reg[51][0]_0
    SLICE_X61Y31         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[51][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.511     4.883    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[51][13]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT2/DUT/bram_block_reg[51][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.050ns  (logic 1.762ns (21.883%)  route 6.288ns (78.117%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RSTN_IBUF_inst/O
                         net (fo=4, routed)           2.443     3.957    MIDDLEWARE/RSTN_IBUF
    SLICE_X64Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.081 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        1.945     6.026    MIDDLEWARE/DUT_SEL_reg[2]_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.150 r  MIDDLEWARE/bram_block[51][15]_i_1/O
                         net (fo=16, routed)          1.900     8.050    DUT/DUT2/DUT/bram_block_reg[51][0]_0
    SLICE_X61Y31         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[51][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.511     4.883    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[51][1]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT2/DUT/bram_block_reg[51][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.050ns  (logic 1.762ns (21.883%)  route 6.288ns (78.117%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RSTN_IBUF_inst/O
                         net (fo=4, routed)           2.443     3.957    MIDDLEWARE/RSTN_IBUF
    SLICE_X64Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.081 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        1.945     6.026    MIDDLEWARE/DUT_SEL_reg[2]_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.150 r  MIDDLEWARE/bram_block[51][15]_i_1/O
                         net (fo=16, routed)          1.900     8.050    DUT/DUT2/DUT/bram_block_reg[51][0]_0
    SLICE_X61Y31         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[51][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.511     4.883    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[51][2]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT2/DUT/bram_block_reg[51][8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.050ns  (logic 1.762ns (21.883%)  route 6.288ns (78.117%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RSTN_IBUF_inst/O
                         net (fo=4, routed)           2.443     3.957    MIDDLEWARE/RSTN_IBUF
    SLICE_X64Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.081 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        1.945     6.026    MIDDLEWARE/DUT_SEL_reg[2]_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.150 r  MIDDLEWARE/bram_block[51][15]_i_1/O
                         net (fo=16, routed)          1.900     8.050    DUT/DUT2/DUT/bram_block_reg[51][0]_0
    SLICE_X61Y31         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[51][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.511     4.883    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[51][8]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT2/DUT/bram_block_reg[31][15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.033ns  (logic 1.762ns (21.929%)  route 6.271ns (78.071%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RSTN_IBUF_inst/O
                         net (fo=4, routed)           2.443     3.957    MIDDLEWARE/RSTN_IBUF
    SLICE_X64Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.081 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        2.061     6.141    MIDDLEWARE/DUT_SEL_reg[2]_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I5_O)        0.124     6.265 r  MIDDLEWARE/bram_block[31][15]_i_1/O
                         net (fo=16, routed)          1.768     8.033    DUT/DUT2/DUT/bram_block_reg[31][0]_0
    SLICE_X63Y27         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[31][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.508     4.880    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[31][15]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT2/DUT/bram_block_reg[31][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.033ns  (logic 1.762ns (21.929%)  route 6.271ns (78.071%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RSTN_IBUF_inst/O
                         net (fo=4, routed)           2.443     3.957    MIDDLEWARE/RSTN_IBUF
    SLICE_X64Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.081 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        2.061     6.141    MIDDLEWARE/DUT_SEL_reg[2]_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I5_O)        0.124     6.265 r  MIDDLEWARE/bram_block[31][15]_i_1/O
                         net (fo=16, routed)          1.768     8.033    DUT/DUT2/DUT/bram_block_reg[31][0]_0
    SLICE_X63Y27         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[31][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.508     4.880    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[31][2]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT2/DUT/bram_block_reg[51][10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.012ns  (logic 1.762ns (21.986%)  route 6.251ns (78.014%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RSTN_IBUF_inst/O
                         net (fo=4, routed)           2.443     3.957    MIDDLEWARE/RSTN_IBUF
    SLICE_X64Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.081 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        1.945     6.026    MIDDLEWARE/DUT_SEL_reg[2]_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.150 r  MIDDLEWARE/bram_block[51][15]_i_1/O
                         net (fo=16, routed)          1.862     8.012    DUT/DUT2/DUT/bram_block_reg[51][0]_0
    SLICE_X64Y30         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[51][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.511     4.883    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[51][10]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT2/DUT/bram_block_reg[51][11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.012ns  (logic 1.762ns (21.986%)  route 6.251ns (78.014%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RSTN_IBUF_inst/O
                         net (fo=4, routed)           2.443     3.957    MIDDLEWARE/RSTN_IBUF
    SLICE_X64Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.081 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        1.945     6.026    MIDDLEWARE/DUT_SEL_reg[2]_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.150 r  MIDDLEWARE/bram_block[51][15]_i_1/O
                         net (fo=16, routed)          1.862     8.012    DUT/DUT2/DUT/bram_block_reg[51][0]_0
    SLICE_X64Y30         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[51][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.511     4.883    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[51][11]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT2/DUT/bram_block_reg[51][12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.012ns  (logic 1.762ns (21.986%)  route 6.251ns (78.014%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RSTN_IBUF_inst/O
                         net (fo=4, routed)           2.443     3.957    MIDDLEWARE/RSTN_IBUF
    SLICE_X64Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.081 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        1.945     6.026    MIDDLEWARE/DUT_SEL_reg[2]_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.150 r  MIDDLEWARE/bram_block[51][15]_i_1/O
                         net (fo=16, routed)          1.862     8.012    DUT/DUT2/DUT/bram_block_reg[51][0]_0
    SLICE_X64Y30         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[51][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.511     4.883    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[51][12]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT2/DUT/bram_block_reg[51][15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.012ns  (logic 1.762ns (21.986%)  route 6.251ns (78.014%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RSTN_IBUF_inst/O
                         net (fo=4, routed)           2.443     3.957    MIDDLEWARE/RSTN_IBUF
    SLICE_X64Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.081 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        1.945     6.026    MIDDLEWARE/DUT_SEL_reg[2]_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.150 r  MIDDLEWARE/bram_block[51][15]_i_1/O
                         net (fo=16, routed)          1.862     8.012    DUT/DUT2/DUT/bram_block_reg[51][0]_0
    SLICE_X64Y30         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[51][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        1.511     4.883    DUT/DUT2/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  DUT/DUT2/DUT/bram_block_reg[51][15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT0/DATA_OUT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.295ns  (logic 0.326ns (25.177%)  route 0.969ns (74.823%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=4, routed)           0.760     1.041    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y39         LUT4 (Prop_lut4_I0_O)        0.045     1.086 r  MIDDLEWARE/first_run_done_i_1/O
                         net (fo=17, routed)          0.209     1.295    DUT/DUT0/SR[0]
    SLICE_X60Y35         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.861     2.019    DUT/DUT0/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[2]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT0/DATA_OUT_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.341ns  (logic 0.326ns (24.307%)  route 1.015ns (75.693%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=4, routed)           0.760     1.041    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y39         LUT4 (Prop_lut4_I0_O)        0.045     1.086 r  MIDDLEWARE/first_run_done_i_1/O
                         net (fo=17, routed)          0.255     1.341    DUT/DUT0/SR[0]
    SLICE_X65Y36         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.863     2.021    DUT/DUT0/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y36         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[10]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT0/DATA_OUT_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.395ns  (logic 0.326ns (23.376%)  route 1.069ns (76.624%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=4, routed)           0.760     1.041    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y39         LUT4 (Prop_lut4_I0_O)        0.045     1.086 r  MIDDLEWARE/first_run_done_i_1/O
                         net (fo=17, routed)          0.309     1.395    DUT/DUT0/SR[0]
    SLICE_X65Y37         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.864     2.022    DUT/DUT0/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[11]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT0/DATA_OUT_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.395ns  (logic 0.326ns (23.376%)  route 1.069ns (76.624%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=4, routed)           0.760     1.041    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y39         LUT4 (Prop_lut4_I0_O)        0.045     1.086 r  MIDDLEWARE/first_run_done_i_1/O
                         net (fo=17, routed)          0.309     1.395    DUT/DUT0/SR[0]
    SLICE_X65Y37         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.864     2.022    DUT/DUT0/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[12]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT0/DATA_OUT_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.395ns  (logic 0.326ns (23.376%)  route 1.069ns (76.624%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=4, routed)           0.760     1.041    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y39         LUT4 (Prop_lut4_I0_O)        0.045     1.086 r  MIDDLEWARE/first_run_done_i_1/O
                         net (fo=17, routed)          0.309     1.395    DUT/DUT0/SR[0]
    SLICE_X65Y37         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.864     2.022    DUT/DUT0/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[13]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT0/DATA_OUT_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.395ns  (logic 0.326ns (23.376%)  route 1.069ns (76.624%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=4, routed)           0.760     1.041    MIDDLEWARE/RSTN_IBUF
    SLICE_X63Y39         LUT4 (Prop_lut4_I0_O)        0.045     1.086 r  MIDDLEWARE/first_run_done_i_1/O
                         net (fo=17, routed)          0.309     1.395    DUT/DUT0/SR[0]
    SLICE_X65Y37         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.864     2.022    DUT/DUT0/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  DUT/DUT0/DATA_OUT_reg[15]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            MIDDLEWARE/DUT_SEL_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.396ns  (logic 0.326ns (23.364%)  route 1.069ns (76.636%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=4, routed)           0.881     1.162    MIDDLEWARE/RSTN_IBUF
    SLICE_X64Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.207 r  MIDDLEWARE/FSM_sequential_state[1]_i_1/O
                         net (fo=119, routed)         0.189     1.396    MIDDLEWARE/RSTN
    SLICE_X65Y41         FDRE                                         r  MIDDLEWARE/DUT_SEL_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.867     2.025    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  MIDDLEWARE/DUT_SEL_reg[0]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            MIDDLEWARE/LED_CONTROL_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.396ns  (logic 0.326ns (23.364%)  route 1.069ns (76.636%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=4, routed)           0.881     1.162    MIDDLEWARE/RSTN_IBUF
    SLICE_X64Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.207 r  MIDDLEWARE/FSM_sequential_state[1]_i_1/O
                         net (fo=119, routed)         0.189     1.396    MIDDLEWARE/RSTN
    SLICE_X64Y41         FDRE                                         r  MIDDLEWARE/LED_CONTROL_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.867     2.025    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X64Y41         FDRE                                         r  MIDDLEWARE/LED_CONTROL_reg/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            MIDDLEWARE/shift_drdy_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.396ns  (logic 0.326ns (23.364%)  route 1.069ns (76.636%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=4, routed)           0.881     1.162    MIDDLEWARE/RSTN_IBUF
    SLICE_X64Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.207 r  MIDDLEWARE/FSM_sequential_state[1]_i_1/O
                         net (fo=119, routed)         0.189     1.396    MIDDLEWARE/RSTN
    SLICE_X64Y41         FDSE                                         r  MIDDLEWARE/shift_drdy_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.867     2.025    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X64Y41         FDSE                                         r  MIDDLEWARE/shift_drdy_reg[0]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            MIDDLEWARE/shift_drdy_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.396ns  (logic 0.326ns (23.364%)  route 1.069ns (76.636%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=4, routed)           0.881     1.162    MIDDLEWARE/RSTN_IBUF
    SLICE_X64Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.207 r  MIDDLEWARE/FSM_sequential_state[1]_i_1/O
                         net (fo=119, routed)         0.189     1.396    MIDDLEWARE/RSTN
    SLICE_X64Y41         FDSE                                         r  MIDDLEWARE/shift_drdy_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1101, routed)        0.867     2.025    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X64Y41         FDSE                                         r  MIDDLEWARE/shift_drdy_reg[1]/C





