#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28c02e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28c0470 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x28cf030 .functor NOT 1, L_0x28fbe80, C4<0>, C4<0>, C4<0>;
L_0x28fbbe0 .functor XOR 1, L_0x28fba80, L_0x28fbb40, C4<0>, C4<0>;
L_0x28fbd70 .functor XOR 1, L_0x28fbbe0, L_0x28fbca0, C4<0>, C4<0>;
v0x28f67a0_0 .net *"_ivl_10", 0 0, L_0x28fbca0;  1 drivers
v0x28f68a0_0 .net *"_ivl_12", 0 0, L_0x28fbd70;  1 drivers
v0x28f6980_0 .net *"_ivl_2", 0 0, L_0x28f8750;  1 drivers
v0x28f6a40_0 .net *"_ivl_4", 0 0, L_0x28fba80;  1 drivers
v0x28f6b20_0 .net *"_ivl_6", 0 0, L_0x28fbb40;  1 drivers
v0x28f6c50_0 .net *"_ivl_8", 0 0, L_0x28fbbe0;  1 drivers
v0x28f6d30_0 .net "a", 0 0, v0x28f2940_0;  1 drivers
v0x28f6dd0_0 .net "b", 0 0, v0x28f29e0_0;  1 drivers
v0x28f6e70_0 .net "c", 0 0, v0x28f2a80_0;  1 drivers
v0x28f6f10_0 .var "clk", 0 0;
v0x28f6fb0_0 .net "d", 0 0, v0x28f2bc0_0;  1 drivers
v0x28f7050_0 .net "q_dut", 0 0, L_0x28fb770;  1 drivers
v0x28f70f0_0 .net "q_ref", 0 0, L_0x28f7790;  1 drivers
v0x28f7190_0 .var/2u "stats1", 159 0;
v0x28f7230_0 .var/2u "strobe", 0 0;
v0x28f72d0_0 .net "tb_match", 0 0, L_0x28fbe80;  1 drivers
v0x28f7390_0 .net "tb_mismatch", 0 0, L_0x28cf030;  1 drivers
v0x28f7450_0 .net "wavedrom_enable", 0 0, v0x28f2cb0_0;  1 drivers
v0x28f74f0_0 .net "wavedrom_title", 511 0, v0x28f2d50_0;  1 drivers
L_0x28f8750 .concat [ 1 0 0 0], L_0x28f7790;
L_0x28fba80 .concat [ 1 0 0 0], L_0x28f7790;
L_0x28fbb40 .concat [ 1 0 0 0], L_0x28fb770;
L_0x28fbca0 .concat [ 1 0 0 0], L_0x28f7790;
L_0x28fbe80 .cmp/eeq 1, L_0x28f8750, L_0x28fbd70;
S_0x28c0600 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x28c0470;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x28abea0 .functor NOT 1, v0x28f2940_0, C4<0>, C4<0>, C4<0>;
L_0x28c0d60 .functor XOR 1, L_0x28abea0, v0x28f29e0_0, C4<0>, C4<0>;
L_0x28cf0a0 .functor XOR 1, L_0x28c0d60, v0x28f2a80_0, C4<0>, C4<0>;
L_0x28f7790 .functor XOR 1, L_0x28cf0a0, v0x28f2bc0_0, C4<0>, C4<0>;
v0x28cf2a0_0 .net *"_ivl_0", 0 0, L_0x28abea0;  1 drivers
v0x28cf340_0 .net *"_ivl_2", 0 0, L_0x28c0d60;  1 drivers
v0x28abff0_0 .net *"_ivl_4", 0 0, L_0x28cf0a0;  1 drivers
v0x28ac090_0 .net "a", 0 0, v0x28f2940_0;  alias, 1 drivers
v0x28f1d00_0 .net "b", 0 0, v0x28f29e0_0;  alias, 1 drivers
v0x28f1e10_0 .net "c", 0 0, v0x28f2a80_0;  alias, 1 drivers
v0x28f1ed0_0 .net "d", 0 0, v0x28f2bc0_0;  alias, 1 drivers
v0x28f1f90_0 .net "q", 0 0, L_0x28f7790;  alias, 1 drivers
S_0x28f20f0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x28c0470;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x28f2940_0 .var "a", 0 0;
v0x28f29e0_0 .var "b", 0 0;
v0x28f2a80_0 .var "c", 0 0;
v0x28f2b20_0 .net "clk", 0 0, v0x28f6f10_0;  1 drivers
v0x28f2bc0_0 .var "d", 0 0;
v0x28f2cb0_0 .var "wavedrom_enable", 0 0;
v0x28f2d50_0 .var "wavedrom_title", 511 0;
E_0x28bb240/0 .event negedge, v0x28f2b20_0;
E_0x28bb240/1 .event posedge, v0x28f2b20_0;
E_0x28bb240 .event/or E_0x28bb240/0, E_0x28bb240/1;
E_0x28bb490 .event posedge, v0x28f2b20_0;
E_0x28a49f0 .event negedge, v0x28f2b20_0;
S_0x28f2440 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x28f20f0;
 .timescale -12 -12;
v0x28f2640_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28f2740 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x28f20f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28f2eb0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x28c0470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x28f78c0 .functor NOT 1, v0x28f2940_0, C4<0>, C4<0>, C4<0>;
L_0x28f7930 .functor NOT 1, v0x28f29e0_0, C4<0>, C4<0>, C4<0>;
L_0x28f79c0 .functor AND 1, L_0x28f78c0, L_0x28f7930, C4<1>, C4<1>;
L_0x28f7a80 .functor NOT 1, v0x28f2a80_0, C4<0>, C4<0>, C4<0>;
L_0x28f7b20 .functor AND 1, L_0x28f79c0, L_0x28f7a80, C4<1>, C4<1>;
L_0x28f7c30 .functor AND 1, L_0x28f7b20, v0x28f2bc0_0, C4<1>, C4<1>;
L_0x28f7d30 .functor NOT 1, v0x28f2940_0, C4<0>, C4<0>, C4<0>;
L_0x28f7da0 .functor NOT 1, v0x28f29e0_0, C4<0>, C4<0>, C4<0>;
L_0x28f7e60 .functor AND 1, L_0x28f7d30, L_0x28f7da0, C4<1>, C4<1>;
L_0x28f7f70 .functor NOT 1, v0x28f2a80_0, C4<0>, C4<0>, C4<0>;
L_0x28f8040 .functor AND 1, L_0x28f7e60, L_0x28f7f70, C4<1>, C4<1>;
L_0x28f8100 .functor NOT 1, v0x28f2bc0_0, C4<0>, C4<0>, C4<0>;
L_0x28f81e0 .functor AND 1, L_0x28f8040, L_0x28f8100, C4<1>, C4<1>;
L_0x28f82f0 .functor OR 1, L_0x28f7c30, L_0x28f81e0, C4<0>, C4<0>;
L_0x28f8170 .functor NOT 1, v0x28f2940_0, C4<0>, C4<0>, C4<0>;
L_0x28f8480 .functor NOT 1, v0x28f29e0_0, C4<0>, C4<0>, C4<0>;
L_0x28f8580 .functor AND 1, L_0x28f8170, L_0x28f8480, C4<1>, C4<1>;
L_0x28f8690 .functor AND 1, L_0x28f8580, v0x28f2a80_0, C4<1>, C4<1>;
L_0x28f87f0 .functor AND 1, L_0x28f8690, v0x28f2bc0_0, C4<1>, C4<1>;
L_0x28f88b0 .functor OR 1, L_0x28f82f0, L_0x28f87f0, C4<0>, C4<0>;
L_0x28f8a70 .functor NOT 1, v0x28f2940_0, C4<0>, C4<0>, C4<0>;
L_0x28f8bf0 .functor NOT 1, v0x28f29e0_0, C4<0>, C4<0>, C4<0>;
L_0x28f8e30 .functor AND 1, L_0x28f8a70, L_0x28f8bf0, C4<1>, C4<1>;
L_0x28f8f40 .functor AND 1, L_0x28f8e30, v0x28f2a80_0, C4<1>, C4<1>;
L_0x28f91e0 .functor NOT 1, v0x28f2bc0_0, C4<0>, C4<0>, C4<0>;
L_0x28f9360 .functor AND 1, L_0x28f8f40, L_0x28f91e0, C4<1>, C4<1>;
L_0x28f9550 .functor OR 1, L_0x28f88b0, L_0x28f9360, C4<0>, C4<0>;
L_0x28f9660 .functor NOT 1, v0x28f2940_0, C4<0>, C4<0>, C4<0>;
L_0x28f97c0 .functor AND 1, L_0x28f9660, v0x28f29e0_0, C4<1>, C4<1>;
L_0x28f9880 .functor NOT 1, v0x28f2a80_0, C4<0>, C4<0>, C4<0>;
L_0x28f99f0 .functor AND 1, L_0x28f97c0, L_0x28f9880, C4<1>, C4<1>;
L_0x28f9b00 .functor AND 1, L_0x28f99f0, v0x28f2bc0_0, C4<1>, C4<1>;
L_0x28f9cd0 .functor OR 1, L_0x28f9550, L_0x28f9b00, C4<0>, C4<0>;
L_0x28f9de0 .functor NOT 1, v0x28f2940_0, C4<0>, C4<0>, C4<0>;
L_0x28f9f70 .functor AND 1, L_0x28f9de0, v0x28f29e0_0, C4<1>, C4<1>;
L_0x28fa030 .functor NOT 1, v0x28f2a80_0, C4<0>, C4<0>, C4<0>;
L_0x28fa1d0 .functor AND 1, L_0x28f9f70, L_0x28fa030, C4<1>, C4<1>;
L_0x28fa2e0 .functor NOT 1, v0x28f2bc0_0, C4<0>, C4<0>, C4<0>;
L_0x28fa490 .functor AND 1, L_0x28fa1d0, L_0x28fa2e0, C4<1>, C4<1>;
L_0x28fa5a0 .functor OR 1, L_0x28f9cd0, L_0x28fa490, C4<0>, C4<0>;
L_0x28fa800 .functor NOT 1, v0x28f2940_0, C4<0>, C4<0>, C4<0>;
L_0x28fa870 .functor AND 1, L_0x28fa800, v0x28f29e0_0, C4<1>, C4<1>;
L_0x28faa90 .functor AND 1, L_0x28fa870, v0x28f2a80_0, C4<1>, C4<1>;
L_0x28fab50 .functor AND 1, L_0x28faa90, v0x28f2bc0_0, C4<1>, C4<1>;
L_0x28fad80 .functor OR 1, L_0x28fa5a0, L_0x28fab50, C4<0>, C4<0>;
L_0x28fae90 .functor NOT 1, v0x28f29e0_0, C4<0>, C4<0>, C4<0>;
L_0x28fb080 .functor AND 1, v0x28f2940_0, L_0x28fae90, C4<1>, C4<1>;
L_0x28fb140 .functor NOT 1, v0x28f2a80_0, C4<0>, C4<0>, C4<0>;
L_0x28fb340 .functor AND 1, L_0x28fb080, L_0x28fb140, C4<1>, C4<1>;
L_0x28fb450 .functor NOT 1, v0x28f2bc0_0, C4<0>, C4<0>, C4<0>;
L_0x28fb660 .functor AND 1, L_0x28fb340, L_0x28fb450, C4<1>, C4<1>;
L_0x28fb770 .functor OR 1, L_0x28fad80, L_0x28fb660, C4<0>, C4<0>;
v0x28f31a0_0 .net *"_ivl_0", 0 0, L_0x28f78c0;  1 drivers
v0x28f3280_0 .net *"_ivl_10", 0 0, L_0x28f7c30;  1 drivers
v0x28f3360_0 .net *"_ivl_100", 0 0, L_0x28fb660;  1 drivers
v0x28f3450_0 .net *"_ivl_12", 0 0, L_0x28f7d30;  1 drivers
v0x28f3530_0 .net *"_ivl_14", 0 0, L_0x28f7da0;  1 drivers
v0x28f3660_0 .net *"_ivl_16", 0 0, L_0x28f7e60;  1 drivers
v0x28f3740_0 .net *"_ivl_18", 0 0, L_0x28f7f70;  1 drivers
v0x28f3820_0 .net *"_ivl_2", 0 0, L_0x28f7930;  1 drivers
v0x28f3900_0 .net *"_ivl_20", 0 0, L_0x28f8040;  1 drivers
v0x28f39e0_0 .net *"_ivl_22", 0 0, L_0x28f8100;  1 drivers
v0x28f3ac0_0 .net *"_ivl_24", 0 0, L_0x28f81e0;  1 drivers
v0x28f3ba0_0 .net *"_ivl_26", 0 0, L_0x28f82f0;  1 drivers
v0x28f3c80_0 .net *"_ivl_28", 0 0, L_0x28f8170;  1 drivers
v0x28f3d60_0 .net *"_ivl_30", 0 0, L_0x28f8480;  1 drivers
v0x28f3e40_0 .net *"_ivl_32", 0 0, L_0x28f8580;  1 drivers
v0x28f3f20_0 .net *"_ivl_34", 0 0, L_0x28f8690;  1 drivers
v0x28f4000_0 .net *"_ivl_36", 0 0, L_0x28f87f0;  1 drivers
v0x28f40e0_0 .net *"_ivl_38", 0 0, L_0x28f88b0;  1 drivers
v0x28f41c0_0 .net *"_ivl_4", 0 0, L_0x28f79c0;  1 drivers
v0x28f42a0_0 .net *"_ivl_40", 0 0, L_0x28f8a70;  1 drivers
v0x28f4380_0 .net *"_ivl_42", 0 0, L_0x28f8bf0;  1 drivers
v0x28f4460_0 .net *"_ivl_44", 0 0, L_0x28f8e30;  1 drivers
v0x28f4540_0 .net *"_ivl_46", 0 0, L_0x28f8f40;  1 drivers
v0x28f4620_0 .net *"_ivl_48", 0 0, L_0x28f91e0;  1 drivers
v0x28f4700_0 .net *"_ivl_50", 0 0, L_0x28f9360;  1 drivers
v0x28f47e0_0 .net *"_ivl_52", 0 0, L_0x28f9550;  1 drivers
v0x28f48c0_0 .net *"_ivl_54", 0 0, L_0x28f9660;  1 drivers
v0x28f49a0_0 .net *"_ivl_56", 0 0, L_0x28f97c0;  1 drivers
v0x28f4a80_0 .net *"_ivl_58", 0 0, L_0x28f9880;  1 drivers
v0x28f4b60_0 .net *"_ivl_6", 0 0, L_0x28f7a80;  1 drivers
v0x28f4c40_0 .net *"_ivl_60", 0 0, L_0x28f99f0;  1 drivers
v0x28f4d20_0 .net *"_ivl_62", 0 0, L_0x28f9b00;  1 drivers
v0x28f4e00_0 .net *"_ivl_64", 0 0, L_0x28f9cd0;  1 drivers
v0x28f50f0_0 .net *"_ivl_66", 0 0, L_0x28f9de0;  1 drivers
v0x28f51d0_0 .net *"_ivl_68", 0 0, L_0x28f9f70;  1 drivers
v0x28f52b0_0 .net *"_ivl_70", 0 0, L_0x28fa030;  1 drivers
v0x28f5390_0 .net *"_ivl_72", 0 0, L_0x28fa1d0;  1 drivers
v0x28f5470_0 .net *"_ivl_74", 0 0, L_0x28fa2e0;  1 drivers
v0x28f5550_0 .net *"_ivl_76", 0 0, L_0x28fa490;  1 drivers
v0x28f5630_0 .net *"_ivl_78", 0 0, L_0x28fa5a0;  1 drivers
v0x28f5710_0 .net *"_ivl_8", 0 0, L_0x28f7b20;  1 drivers
v0x28f57f0_0 .net *"_ivl_80", 0 0, L_0x28fa800;  1 drivers
v0x28f58d0_0 .net *"_ivl_82", 0 0, L_0x28fa870;  1 drivers
v0x28f59b0_0 .net *"_ivl_84", 0 0, L_0x28faa90;  1 drivers
v0x28f5a90_0 .net *"_ivl_86", 0 0, L_0x28fab50;  1 drivers
v0x28f5b70_0 .net *"_ivl_88", 0 0, L_0x28fad80;  1 drivers
v0x28f5c50_0 .net *"_ivl_90", 0 0, L_0x28fae90;  1 drivers
v0x28f5d30_0 .net *"_ivl_92", 0 0, L_0x28fb080;  1 drivers
v0x28f5e10_0 .net *"_ivl_94", 0 0, L_0x28fb140;  1 drivers
v0x28f5ef0_0 .net *"_ivl_96", 0 0, L_0x28fb340;  1 drivers
v0x28f5fd0_0 .net *"_ivl_98", 0 0, L_0x28fb450;  1 drivers
v0x28f60b0_0 .net "a", 0 0, v0x28f2940_0;  alias, 1 drivers
v0x28f6150_0 .net "b", 0 0, v0x28f29e0_0;  alias, 1 drivers
v0x28f6240_0 .net "c", 0 0, v0x28f2a80_0;  alias, 1 drivers
v0x28f6330_0 .net "d", 0 0, v0x28f2bc0_0;  alias, 1 drivers
v0x28f6420_0 .net "q", 0 0, L_0x28fb770;  alias, 1 drivers
S_0x28f6580 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x28c0470;
 .timescale -12 -12;
E_0x28bafe0 .event anyedge, v0x28f7230_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28f7230_0;
    %nor/r;
    %assign/vec4 v0x28f7230_0, 0;
    %wait E_0x28bafe0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28f20f0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28f2bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f2a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f29e0_0, 0;
    %assign/vec4 v0x28f2940_0, 0;
    %wait E_0x28a49f0;
    %wait E_0x28bb490;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28f2bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f2a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f29e0_0, 0;
    %assign/vec4 v0x28f2940_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28bb240;
    %load/vec4 v0x28f2940_0;
    %load/vec4 v0x28f29e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x28f2a80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x28f2bc0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28f2bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f2a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f29e0_0, 0;
    %assign/vec4 v0x28f2940_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x28f2740;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28bb240;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x28f2bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f2a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f29e0_0, 0;
    %assign/vec4 v0x28f2940_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x28c0470;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f6f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f7230_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x28c0470;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x28f6f10_0;
    %inv;
    %store/vec4 v0x28f6f10_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x28c0470;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28f2b20_0, v0x28f7390_0, v0x28f6d30_0, v0x28f6dd0_0, v0x28f6e70_0, v0x28f6fb0_0, v0x28f70f0_0, v0x28f7050_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x28c0470;
T_7 ;
    %load/vec4 v0x28f7190_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x28f7190_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28f7190_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x28f7190_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28f7190_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28f7190_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28f7190_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x28c0470;
T_8 ;
    %wait E_0x28bb240;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28f7190_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f7190_0, 4, 32;
    %load/vec4 v0x28f72d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x28f7190_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f7190_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28f7190_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f7190_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x28f70f0_0;
    %load/vec4 v0x28f70f0_0;
    %load/vec4 v0x28f7050_0;
    %xor;
    %load/vec4 v0x28f70f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x28f7190_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f7190_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x28f7190_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f7190_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/circuit2/iter10/response4/top_module.sv";
