// Copyright (c) 2004-2020 Microchip Technology Inc. and its subsidiaries.
// SPDX-License-Identifier: MIT

// This file is autogenerated by cml-utils 2025-07-24 11:12:18 +0200.
// Commit ID: d6f78759c266cfcab2e81050deeab43ed94d8b79

#ifndef VTSS_LA_REGS_H
#define VTSS_LA_REGS_H

#define VTSS_FLA_IO_ORIGIN1_OFFSET  0x02000000U
#define VTSS_FLA_IO_OFFSET1(offset) (VTSS_FLA_IO_ORIGIN1_OFFSET + (offset))
#define VTSS_FLA_IO_ORIGIN2_OFFSET  0x0U
#define VTSS_FLA_IO_OFFSET2(offset) (VTSS_FLA_IO_ORIGIN2_OFFSET + (offset))
#define VTSS_FLA_IO_ORIGIN3_OFFSET  0x30000000U
#define VTSS_FLA_IO_OFFSET3(offset) (VTSS_FLA_IO_ORIGIN3_OFFSET + (offset))


/* Main target address offsets */
#define VTSS_TO_AES             (VTSS_FLA_IO_OFFSET2(0x0004c000U) >> 2U)
#define VTSS_TO_AESB_ASC        (VTSS_FLA_IO_OFFSET2(0x00050000U) >> 2U)
#define VTSS_TO_CPU             (VTSS_FLA_IO_OFFSET2(0x000c0000U) >> 2U)
#define VTSS_TO_DDR_PHY         (VTSS_FLA_IO_OFFSET2(0x00084000U) >> 2U)
#define VTSS_TO_DDR_UMCTL2      (VTSS_FLA_IO_OFFSET2(0x00080000U) >> 2U)
#define VTSS_TO_FDMA            (VTSS_FLA_IO_OFFSET2(0x000c0400U) >> 2U)
#define VTSS_TO_FLEXCOM_0       (VTSS_FLA_IO_OFFSET2(0x00040000U) >> 2U)
#define VTSS_TO_FLEXCOM_1       (VTSS_FLA_IO_OFFSET2(0x00044000U) >> 2U)
#define VTSS_TO_FLEXCOM_2       (VTSS_FLA_IO_OFFSET2(0x00060000U) >> 2U)
#define VTSS_TO_FLEXCOM_3       (VTSS_FLA_IO_OFFSET2(0x00064000U) >> 2U)
#define VTSS_TO_CPU_SYSCNT      (VTSS_FLA_IO_OFFSET2(0x08000000U) >> 2U)
#define VTSS_TO_CPU_SYSCNT_RO   (VTSS_FLA_IO_OFFSET2(0x08000000U) >> 2U)
#define VTSS_TO_GIC400          (VTSS_FLA_IO_OFFSET2(0x08c10000U) >> 2U)
#define VTSS_TO_GPV             (VTSS_FLA_IO_OFFSET2(0x08b00000U) >> 2U)
#define VTSS_TO_HICM            (VTSS_FLA_IO_OFFSET2(0x00810000U) >> 2U)
#define VTSS_TO_HMATRIX2        (VTSS_FLA_IO_OFFSET2(0x00800000U) >> 2U)
#define VTSS_TO_MCAN_0          (VTSS_FLA_IO_OFFSET2(0x0081c000U) >> 2U)
#define VTSS_TO_MCAN_1          (VTSS_FLA_IO_OFFSET2(0x00820000U) >> 2U)
#define VTSS_TO_MCAN_TIMER      (VTSS_FLA_IO_OFFSET2(0x00824000U) >> 2U)
#define VTSS_TO_UVOV            (VTSS_FLA_IO_OFFSET2(0x00094000U) >> 2U)
#define VTSS_TO_OTP             (VTSS_FLA_IO_OFFSET2(0x00021000U) >> 2U)
#define VTSS_TO_PCIE_CFG        (VTSS_FLA_IO_OFFSET2(0x000d0000U) >> 2U)
#define VTSS_TO_PCIE_DBI        (VTSS_FLA_IO_OFFSET2(0x00400000U) >> 2U)
#define VTSS_TO_PCIE_PHY_PCS    (VTSS_FLA_IO_OFFSET2(0x00088000U) >> 2U)
#define VTSS_TO_PCIE_PHY_PMA    (VTSS_FLA_IO_OFFSET1(0x00100000U) >> 2U)
#define VTSS_TO_PCIE_PHY_WRAP   (VTSS_FLA_IO_OFFSET1(0x000f0000U) >> 2U)
#define VTSS_TO_PKE             (VTSS_FLA_IO_OFFSET1(0x00080000U) >> 2U)
#define VTSS_TO_QSPI_0          (VTSS_FLA_IO_OFFSET2(0x00804000U) >> 2U)
#define VTSS_TO_QSPI_2          (VTSS_FLA_IO_OFFSET2(0x00834000U) >> 2U)
#define VTSS_TO_SDMMC_0         (VTSS_FLA_IO_OFFSET2(0x00830000U) >> 2U)
#define VTSS_TO_SDMMC_1         (VTSS_FLA_IO_OFFSET2(0x00838000U) >> 2U)
#define VTSS_TO_SHA             (VTSS_FLA_IO_OFFSET2(0x0006c000U) >> 2U)
#define VTSS_TO_SJTAG           (VTSS_FLA_IO_OFFSET2(0x00020000U) >> 2U)
#define VTSS_TO_TIMERS          (VTSS_FLA_IO_OFFSET2(0x0008c000U) >> 2U)
#define VTSS_TO_TRNG            (VTSS_FLA_IO_OFFSET2(0x00048000U) >> 2U)
#define VTSS_TO_TZAESBNS        (VTSS_FLA_IO_OFFSET2(0x00814000U) >> 2U)
#define VTSS_TO_TZAESBS         (VTSS_FLA_IO_OFFSET2(0x00818000U) >> 2U)
#define VTSS_TO_TZC_MAIN_HSS    (VTSS_FLA_IO_OFFSET2(0x00098000U) >> 2U)
#define VTSS_TO_TZC_CSS         (VTSS_FLA_IO_OFFSET2(0x00099000U) >> 2U)
#define VTSS_TO_TZPM            (VTSS_FLA_IO_OFFSET2(0x00000000U) >> 2U)
#define VTSS_TO_USB3            (VTSS_FLA_IO_OFFSET2(0x00300000U) >> 2U)
#define VTSS_TO_WDT             (VTSS_FLA_IO_OFFSET2(0x00090000U) >> 2U)
#define VTSS_TO_XDMAC           (VTSS_FLA_IO_OFFSET2(0x00068000U) >> 2U)
#define VTSS_TO_AFI             (VTSS_FLA_IO_OFFSET1(0x00240000U) >> 2U)
#define VTSS_TO_ANA_AC          (VTSS_FLA_IO_OFFSET1(0x00900000U) >> 2U)
#define VTSS_TO_ANA_AC_OAM_MOD  (VTSS_FLA_IO_OFFSET1(0x00070000U) >> 2U)
#define VTSS_TO_ANA_AC_POL      (VTSS_FLA_IO_OFFSET1(0x00200000U) >> 2U)
#define VTSS_TO_ANA_AC_SDLB     (VTSS_FLA_IO_OFFSET1(0x00500000U) >> 2U)
#define VTSS_TO_ANA_ACL         (VTSS_FLA_IO_OFFSET1(0x00050000U) >> 2U)
#define VTSS_TO_ANA_CL          (VTSS_FLA_IO_OFFSET1(0x00400000U) >> 2U)
#define VTSS_TO_ANA_L2          (VTSS_FLA_IO_OFFSET1(0x00800000U) >> 2U)
#define VTSS_TO_ANA_L3          (VTSS_FLA_IO_OFFSET1(0x00480000U) >> 2U)
#define VTSS_TO_ASM             (VTSS_FLA_IO_OFFSET1(0x01200000U) >> 2U)
#define VTSS_TO_CHIP_TOP        (VTSS_FLA_IO_OFFSET1(0x00020000U) >> 2U)
#define VTSS_TO_DEV2G5_1        (VTSS_FLA_IO_OFFSET1(0x01010000U) >> 2U)
#define VTSS_TO_DEV2G5_2        (VTSS_FLA_IO_OFFSET1(0x01014000U) >> 2U)
#define VTSS_TO_DEV2G5_3        (VTSS_FLA_IO_OFFSET1(0x01018000U) >> 2U)
#define VTSS_TO_DEV2G5_5        (VTSS_FLA_IO_OFFSET1(0x01028000U) >> 2U)
#define VTSS_TO_DEV2G5_6        (VTSS_FLA_IO_OFFSET1(0x0102c000U) >> 2U)
#define VTSS_TO_DEV2G5_7        (VTSS_FLA_IO_OFFSET1(0x01030000U) >> 2U)
#define VTSS_TO_DEV2G5_10       (VTSS_FLA_IO_OFFSET1(0x0104c000U) >> 2U)
#define VTSS_TO_DEV2G5_11       (VTSS_FLA_IO_OFFSET1(0x01050000U) >> 2U)
#define VTSS_TO_DEV2G5_14       (VTSS_FLA_IO_OFFSET1(0x0106c000U) >> 2U)
#define VTSS_TO_DEV2G5_15       (VTSS_FLA_IO_OFFSET1(0x01070000U) >> 2U)
#define VTSS_TO_DEV2G5_18       (VTSS_FLA_IO_OFFSET1(0x0108c000U) >> 2U)
#define VTSS_TO_DEV2G5_19       (VTSS_FLA_IO_OFFSET1(0x01090000U) >> 2U)
#define VTSS_TO_DEV2G5_22       (VTSS_FLA_IO_OFFSET1(0x010ac000U) >> 2U)
#define VTSS_TO_DEV2G5_23       (VTSS_FLA_IO_OFFSET1(0x010b0000U) >> 2U)
#define VTSS_TO_DEV2G5_9        (VTSS_FLA_IO_OFFSET1(0x01040000U) >> 2U)
#define VTSS_TO_DEV2G5_13       (VTSS_FLA_IO_OFFSET1(0x01060000U) >> 2U)
#define VTSS_TO_DEV2G5_17       (VTSS_FLA_IO_OFFSET1(0x01080000U) >> 2U)
#define VTSS_TO_DEV2G5_21       (VTSS_FLA_IO_OFFSET1(0x010a0000U) >> 2U)
#define VTSS_TO_DEV2G5_0        (VTSS_FLA_IO_OFFSET1(0x01004000U) >> 2U)
#define VTSS_TO_DEV2G5_4        (VTSS_FLA_IO_OFFSET1(0x0101c000U) >> 2U)
#define VTSS_TO_DEV2G5_8        (VTSS_FLA_IO_OFFSET1(0x01034000U) >> 2U)
#define VTSS_TO_DEV2G5_12       (VTSS_FLA_IO_OFFSET1(0x01054000U) >> 2U)
#define VTSS_TO_DEV2G5_16       (VTSS_FLA_IO_OFFSET1(0x01074000U) >> 2U)
#define VTSS_TO_DEV2G5_20       (VTSS_FLA_IO_OFFSET1(0x01094000U) >> 2U)
#define VTSS_TO_DEV2G5_24       (VTSS_FLA_IO_OFFSET1(0x010b4000U) >> 2U)
#define VTSS_TO_DEV2G5_25       (VTSS_FLA_IO_OFFSET1(0x010c0000U) >> 2U)
#define VTSS_TO_DEV2G5_26       (VTSS_FLA_IO_OFFSET1(0x010cc000U) >> 2U)
#define VTSS_TO_DEV2G5_27       (VTSS_FLA_IO_OFFSET1(0x010d8000U) >> 2U)
#define VTSS_TO_DEVRGMII_0      (VTSS_FLA_IO_OFFSET1(0x010e4000U) >> 2U)
#define VTSS_TO_DEVRGMII_1      (VTSS_FLA_IO_OFFSET1(0x010e8000U) >> 2U)
#define VTSS_TO_DEV5G_0         (VTSS_FLA_IO_OFFSET1(0x01044000U) >> 2U)
#define VTSS_TO_DEV5G_1         (VTSS_FLA_IO_OFFSET1(0x01064000U) >> 2U)
#define VTSS_TO_DEV5G_2         (VTSS_FLA_IO_OFFSET1(0x01084000U) >> 2U)
#define VTSS_TO_DEV5G_3         (VTSS_FLA_IO_OFFSET1(0x010a4000U) >> 2U)
#define VTSS_TO_DEV10G_0        (VTSS_FLA_IO_OFFSET1(0x01008000U) >> 2U)
#define VTSS_TO_DEV10G_1        (VTSS_FLA_IO_OFFSET1(0x01020000U) >> 2U)
#define VTSS_TO_DEV10G_2        (VTSS_FLA_IO_OFFSET1(0x01038000U) >> 2U)
#define VTSS_TO_DEV10G_3        (VTSS_FLA_IO_OFFSET1(0x01058000U) >> 2U)
#define VTSS_TO_DEV10G_4        (VTSS_FLA_IO_OFFSET1(0x01078000U) >> 2U)
#define VTSS_TO_DEV10G_5        (VTSS_FLA_IO_OFFSET1(0x01098000U) >> 2U)
#define VTSS_TO_DEV10G_6        (VTSS_FLA_IO_OFFSET1(0x010b8000U) >> 2U)
#define VTSS_TO_DEV10G_7        (VTSS_FLA_IO_OFFSET1(0x010c4000U) >> 2U)
#define VTSS_TO_DEV10G_8        (VTSS_FLA_IO_OFFSET1(0x010d0000U) >> 2U)
#define VTSS_TO_DEV10G_9        (VTSS_FLA_IO_OFFSET1(0x010dc000U) >> 2U)
#define VTSS_TO_PCS5G_BR_0      (VTSS_FLA_IO_OFFSET1(0x01048000U) >> 2U)
#define VTSS_TO_PCS5G_BR_1      (VTSS_FLA_IO_OFFSET1(0x01068000U) >> 2U)
#define VTSS_TO_PCS5G_BR_2      (VTSS_FLA_IO_OFFSET1(0x01088000U) >> 2U)
#define VTSS_TO_PCS5G_BR_3      (VTSS_FLA_IO_OFFSET1(0x010a8000U) >> 2U)
#define VTSS_TO_PCS10G_BR_0     (VTSS_FLA_IO_OFFSET1(0x0100c000U) >> 2U)
#define VTSS_TO_PCS10G_BR_1     (VTSS_FLA_IO_OFFSET1(0x01024000U) >> 2U)
#define VTSS_TO_PCS10G_BR_2     (VTSS_FLA_IO_OFFSET1(0x0103c000U) >> 2U)
#define VTSS_TO_PCS10G_BR_3     (VTSS_FLA_IO_OFFSET1(0x0105c000U) >> 2U)
#define VTSS_TO_PCS10G_BR_4     (VTSS_FLA_IO_OFFSET1(0x0107c000U) >> 2U)
#define VTSS_TO_PCS10G_BR_5     (VTSS_FLA_IO_OFFSET1(0x0109c000U) >> 2U)
#define VTSS_TO_PCS10G_BR_6     (VTSS_FLA_IO_OFFSET1(0x010bc000U) >> 2U)
#define VTSS_TO_PCS10G_BR_7     (VTSS_FLA_IO_OFFSET1(0x010c8000U) >> 2U)
#define VTSS_TO_PCS10G_BR_8     (VTSS_FLA_IO_OFFSET1(0x010d4000U) >> 2U)
#define VTSS_TO_PCS10G_BR_9     (VTSS_FLA_IO_OFFSET1(0x010e0000U) >> 2U)
#define VTSS_TO_DEVCPU_GCB      (VTSS_FLA_IO_OFFSET1(0x00010000U) >> 2U)
#define VTSS_TO_DEVCPU_ORG0     (VTSS_FLA_IO_OFFSET1(0x00000000U) >> 2U)
#define VTSS_TO_DEVCPU_ORG1     (VTSS_FLA_IO_OFFSET1(0x01000000U) >> 2U)
#define VTSS_TO_DEVCPU_ORG2     (VTSS_FLA_IO_OFFSET1(0x01400000U) >> 2U)
#define VTSS_TO_DEVCPU_PTP      (VTSS_FLA_IO_OFFSET1(0x00040000U) >> 2U)
#define VTSS_TO_DEVCPU_QS       (VTSS_FLA_IO_OFFSET1(0x00030000U) >> 2U)
#define VTSS_TO_DSM             (VTSS_FLA_IO_OFFSET1(0x010ec000U) >> 2U)
#define VTSS_TO_EACL            (VTSS_FLA_IO_OFFSET1(0x002c0000U) >> 2U)
#define VTSS_TO_HSCH            (VTSS_FLA_IO_OFFSET1(0x00580000U) >> 2U)
#define VTSS_TO_HSIO_WRAP       (VTSS_FLA_IO_OFFSET1(0x01408000U) >> 2U)
#define VTSS_TO_LRN             (VTSS_FLA_IO_OFFSET1(0x00060000U) >> 2U)
#define VTSS_TO_PORT_CONF       (VTSS_FLA_IO_OFFSET1(0x010f0000U) >> 2U)
#define VTSS_TO_QFWD            (VTSS_FLA_IO_OFFSET1(0x000b0000U) >> 2U)
#define VTSS_TO_QRES            (VTSS_FLA_IO_OFFSET1(0x00280000U) >> 2U)
#define VTSS_TO_QSYS            (VTSS_FLA_IO_OFFSET1(0x000a0000U) >> 2U)
#define VTSS_TO_REW             (VTSS_FLA_IO_OFFSET1(0x00600000U) >> 2U)
#define VTSS_TO_RB_0            (VTSS_FLA_IO_OFFSET1(0x010f4000U) >> 2U)
#define VTSS_TO_RB_1            (VTSS_FLA_IO_OFFSET1(0x010f8000U) >> 2U)
#define VTSS_TO_RB_2            (VTSS_FLA_IO_OFFSET1(0x010fc000U) >> 2U)
#define VTSS_TO_RB_3            (VTSS_FLA_IO_OFFSET1(0x01100000U) >> 2U)
#define VTSS_TO_RB_4            (VTSS_FLA_IO_OFFSET1(0x01104000U) >> 2U)
#define VTSS_TO_SD_CMU_0        (VTSS_FLA_IO_OFFSET1(0x01410000U) >> 2U)
#define VTSS_TO_SD_CMU_1        (VTSS_FLA_IO_OFFSET1(0x01418000U) >> 2U)
#define VTSS_TO_SD_CMU_2        (VTSS_FLA_IO_OFFSET1(0x01420000U) >> 2U)
#define VTSS_TO_SD_CMU_3        (VTSS_FLA_IO_OFFSET1(0x01428000U) >> 2U)
#define VTSS_TO_SD_CMU_4        (VTSS_FLA_IO_OFFSET1(0x01430000U) >> 2U)
#define VTSS_TO_SD_CMU_5        (VTSS_FLA_IO_OFFSET1(0x01438000U) >> 2U)
#define VTSS_TO_SD_CMU_CFG_0    (VTSS_FLA_IO_OFFSET1(0x01440000U) >> 2U)
#define VTSS_TO_SD_CMU_CFG_1    (VTSS_FLA_IO_OFFSET1(0x01448000U) >> 2U)
#define VTSS_TO_SD_CMU_CFG_2    (VTSS_FLA_IO_OFFSET1(0x01450000U) >> 2U)
#define VTSS_TO_SD_CMU_CFG_3    (VTSS_FLA_IO_OFFSET1(0x01458000U) >> 2U)
#define VTSS_TO_SD_CMU_CFG_4    (VTSS_FLA_IO_OFFSET1(0x01460000U) >> 2U)
#define VTSS_TO_SD_CMU_CFG_5    (VTSS_FLA_IO_OFFSET1(0x01468000U) >> 2U)
#define VTSS_TO_SD10G_LANE_0    (VTSS_FLA_IO_OFFSET1(0x01470000U) >> 2U)
#define VTSS_TO_SD10G_LANE_1    (VTSS_FLA_IO_OFFSET1(0x01478000U) >> 2U)
#define VTSS_TO_SD10G_LANE_2    (VTSS_FLA_IO_OFFSET1(0x01480000U) >> 2U)
#define VTSS_TO_SD10G_LANE_3    (VTSS_FLA_IO_OFFSET1(0x01488000U) >> 2U)
#define VTSS_TO_SD10G_LANE_4    (VTSS_FLA_IO_OFFSET1(0x01490000U) >> 2U)
#define VTSS_TO_SD10G_LANE_5    (VTSS_FLA_IO_OFFSET1(0x01498000U) >> 2U)
#define VTSS_TO_SD10G_LANE_6    (VTSS_FLA_IO_OFFSET1(0x014a0000U) >> 2U)
#define VTSS_TO_SD10G_LANE_7    (VTSS_FLA_IO_OFFSET1(0x014a8000U) >> 2U)
#define VTSS_TO_SD10G_LANE_8    (VTSS_FLA_IO_OFFSET1(0x014b0000U) >> 2U)
#define VTSS_TO_SD10G_LANE_9    (VTSS_FLA_IO_OFFSET1(0x014b8000U) >> 2U)
#define VTSS_TO_SD10G_KR_0      (VTSS_FLA_IO_OFFSET1(0x014c0000U) >> 2U)
#define VTSS_TO_SD10G_KR_1      (VTSS_FLA_IO_OFFSET1(0x014c8000U) >> 2U)
#define VTSS_TO_SD10G_KR_2      (VTSS_FLA_IO_OFFSET1(0x014d0000U) >> 2U)
#define VTSS_TO_SD10G_KR_3      (VTSS_FLA_IO_OFFSET1(0x014d8000U) >> 2U)
#define VTSS_TO_SD10G_KR_4      (VTSS_FLA_IO_OFFSET1(0x014e0000U) >> 2U)
#define VTSS_TO_SD10G_KR_5      (VTSS_FLA_IO_OFFSET1(0x014e8000U) >> 2U)
#define VTSS_TO_SD10G_KR_6      (VTSS_FLA_IO_OFFSET1(0x014f0000U) >> 2U)
#define VTSS_TO_SD10G_KR_7      (VTSS_FLA_IO_OFFSET1(0x014f8000U) >> 2U)
#define VTSS_TO_SD10G_KR_8      (VTSS_FLA_IO_OFFSET1(0x01500000U) >> 2U)
#define VTSS_TO_SD10G_KR_9      (VTSS_FLA_IO_OFFSET1(0x01508000U) >> 2U)
#define VTSS_TO_SD_LANE_0       (VTSS_FLA_IO_OFFSET1(0x01510000U) >> 2U)
#define VTSS_TO_SD_LANE_1       (VTSS_FLA_IO_OFFSET1(0x01518000U) >> 2U)
#define VTSS_TO_SD_LANE_2       (VTSS_FLA_IO_OFFSET1(0x01520000U) >> 2U)
#define VTSS_TO_SD_LANE_3       (VTSS_FLA_IO_OFFSET1(0x01528000U) >> 2U)
#define VTSS_TO_SD_LANE_4       (VTSS_FLA_IO_OFFSET1(0x01530000U) >> 2U)
#define VTSS_TO_SD_LANE_5       (VTSS_FLA_IO_OFFSET1(0x01538000U) >> 2U)
#define VTSS_TO_SD_LANE_6       (VTSS_FLA_IO_OFFSET1(0x01540000U) >> 2U)
#define VTSS_TO_SD_LANE_7       (VTSS_FLA_IO_OFFSET1(0x01548000U) >> 2U)
#define VTSS_TO_SD_LANE_8       (VTSS_FLA_IO_OFFSET1(0x01550000U) >> 2U)
#define VTSS_TO_SD_LANE_9       (VTSS_FLA_IO_OFFSET1(0x01558000U) >> 2U)
#define VTSS_TO_VCAP_ES0        (VTSS_FLA_IO_OFFSET1(0x000e0000U) >> 2U)
#define VTSS_TO_VCAP_ES2        (VTSS_FLA_IO_OFFSET1(0x000d0000U) >> 2U)
#define VTSS_TO_VCAP_IP6PFX     (VTSS_FLA_IO_OFFSET1(0x00090000U) >> 2U)
#define VTSS_TO_VCAP_SUPER      (VTSS_FLA_IO_OFFSET1(0x00080000U) >> 2U)
#define VTSS_TO_VOP             (VTSS_FLA_IO_OFFSET1(0x00a00000U) >> 2U)
#define VTSS_TO_VOP_L3          (VTSS_FLA_IO_OFFSET1(0x00b00000U) >> 2U)
#define VTSS_TO_VOP_MRP         (VTSS_FLA_IO_OFFSET1(0x00700000U) >> 2U)
#define VTSS_TO_VOP_DLR         (VTSS_FLA_IO_OFFSET1(0x00780000U) >> 2U)
#define VTSS_TO_VOP_MPLS        (VTSS_FLA_IO_OFFSET1(0x00680000U) >> 2U)
#define VTSS_TO_XQS             (VTSS_FLA_IO_OFFSET1(0x000c0000U) >> 2U)

#define __REG(...)    __VA_ARGS__

/* CPU_GPR  t_sz:1 ga:0, gw:45, ra:0, gc:1, rc:32  */
#define VTSS_CPU_GPR(ri)          __REG(VTSS_TO_CPU,0U,0U,0U,ri,0U,1U,32U)

#define VTSS_F_CPU_GPR_GPR(x)                    (x)
#define VTSS_M_CPU_GPR_GPR                       0xffffffffU
#define VTSS_X_CPU_GPR_GPR(x)                    (x)


/* CPU_BUILDID  t_sz:1 ga:0, gw:45, ra:32, gc:1, rc:1  */
#define VTSS_CPU_BUILDID          __REG(VTSS_TO_CPU,0U,0U,0U,0U,32U,1U,1U)

#define VTSS_F_CPU_BUILDID_BUILDID(x)            (x)
#define VTSS_M_CPU_BUILDID_BUILDID               0xffffffffU
#define VTSS_X_CPU_BUILDID_BUILDID(x)            (x)


/* CPU_RESET  t_sz:1 ga:0, gw:45, ra:33, gc:1, rc:1  */
#define VTSS_CPU_RESET            __REG(VTSS_TO_CPU,0U,0U,0U,0U,33U,1U,1U)

#define VTSS_F_CPU_RESET_VCORE_RST(x)            VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_CPU_RESET_VCORE_RST               VTSS_BIT(7U)
#define VTSS_X_CPU_RESET_VCORE_RST(x)            VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_CPU_RESET_CPU_CORE_0_WARM_RST(x)  VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_CPU_RESET_CPU_CORE_0_WARM_RST     VTSS_BIT(6U)
#define VTSS_X_CPU_RESET_CPU_CORE_0_WARM_RST(x)  VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_CPU_RESET_PROC_DBG_RST(x)         VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_CPU_RESET_PROC_DBG_RST            VTSS_BIT(5U)
#define VTSS_X_CPU_RESET_PROC_DBG_RST(x)         VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_CPU_RESET_JTAG_RST(x)             VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_CPU_RESET_JTAG_RST                VTSS_BIT(4U)
#define VTSS_X_CPU_RESET_JTAG_RST(x)             VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_CPU_RESET_CPU_L2_RST(x)           VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_CPU_RESET_CPU_L2_RST              VTSS_BIT(3U)
#define VTSS_X_CPU_RESET_CPU_L2_RST(x)           VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_CPU_RESET_MEM_RST(x)              VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CPU_RESET_MEM_RST                 VTSS_BIT(2U)
#define VTSS_X_CPU_RESET_MEM_RST(x)              VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CPU_RESET_WDT_FORCE_RST(x)        VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_RESET_WDT_FORCE_RST           VTSS_BIT(1U)
#define VTSS_X_CPU_RESET_WDT_FORCE_RST(x)        VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_RESET_CPU_CORE_0_COLD_RST(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_RESET_CPU_CORE_0_COLD_RST     VTSS_BIT(0U)
#define VTSS_X_CPU_RESET_CPU_CORE_0_COLD_RST(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_RESET_PROT_STAT  t_sz:1 ga:0, gw:45, ra:34, gc:1, rc:1  */
#define VTSS_CPU_RESET_PROT_STAT  __REG(VTSS_TO_CPU,0U,0U,0U,0U,34U,1U,1U)

#define VTSS_F_CPU_RESET_PROT_STAT_SYS_RST_PROT_VCORE(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_CPU_RESET_PROT_STAT_SYS_RST_PROT_VCORE    VTSS_BIT(5U)
#define VTSS_X_CPU_RESET_PROT_STAT_SYS_RST_PROT_VCORE(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_CPU_RESET_PROT_STAT_VCORE_RST_PROT_AMBA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_CPU_RESET_PROT_STAT_VCORE_RST_PROT_AMBA    VTSS_BIT(4U)
#define VTSS_X_CPU_RESET_PROT_STAT_VCORE_RST_PROT_AMBA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_CPU_RESET_PROT_STAT_VCORE_RST_PROT_WDT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_CPU_RESET_PROT_STAT_VCORE_RST_PROT_WDT    VTSS_BIT(3U)
#define VTSS_X_CPU_RESET_PROT_STAT_VCORE_RST_PROT_WDT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_CPU_RESET_PROT_STAT_VCORE_WDT_RST_PROT_WDT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CPU_RESET_PROT_STAT_VCORE_WDT_RST_PROT_WDT    VTSS_BIT(2U)
#define VTSS_X_CPU_RESET_PROT_STAT_VCORE_WDT_RST_PROT_WDT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CPU_RESET_PROT_STAT_VCORE_WDT_RST_STAT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_RESET_PROT_STAT_VCORE_WDT_RST_STAT    VTSS_BIT(1U)
#define VTSS_X_CPU_RESET_PROT_STAT_VCORE_WDT_RST_STAT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_RESET_PROT_STAT_VCORE_RST_PROT_PCIE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_RESET_PROT_STAT_VCORE_RST_PROT_PCIE    VTSS_BIT(0U)
#define VTSS_X_CPU_RESET_PROT_STAT_VCORE_RST_PROT_PCIE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_GENERAL_CTRL  t_sz:1 ga:0, gw:45, ra:35, gc:1, rc:1  */
#define VTSS_CPU_GENERAL_CTRL     __REG(VTSS_TO_CPU,0U,0U,0U,0U,35U,1U,1U)

#define VTSS_F_CPU_GENERAL_CTRL_IF_MIIM_SLV_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CPU_GENERAL_CTRL_IF_MIIM_SLV_ENA    VTSS_BIT(2U)
#define VTSS_X_CPU_GENERAL_CTRL_IF_MIIM_SLV_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CPU_GENERAL_CTRL_VCORE_CPU_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_GENERAL_CTRL_VCORE_CPU_DIS    VTSS_BIT(1U)
#define VTSS_X_CPU_GENERAL_CTRL_VCORE_CPU_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_GENERAL_CTRL_IF_SI_OWNER(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_GENERAL_CTRL_IF_SI_OWNER      VTSS_BIT(0U)
#define VTSS_X_CPU_GENERAL_CTRL_IF_SI_OWNER(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_GENERAL_STAT  t_sz:1 ga:0, gw:45, ra:36, gc:1, rc:1  */
#define VTSS_CPU_GENERAL_STAT     __REG(VTSS_TO_CPU,0U,0U,0U,0U,36U,1U,1U)

#define VTSS_F_CPU_GENERAL_STAT_REG_IF_ERR(x)    VTSS_ENCODE_BITFIELD(x,7U,3U)
#define VTSS_M_CPU_GENERAL_STAT_REG_IF_ERR       VTSS_ENCODE_BITMASK(7U,3U)
#define VTSS_X_CPU_GENERAL_STAT_REG_IF_ERR(x)    VTSS_EXTRACT_BITFIELD(x,7U,3U)

#define VTSS_F_CPU_GENERAL_STAT_CSR_REG_IF_ERR(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_CPU_GENERAL_STAT_CSR_REG_IF_ERR    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_CPU_GENERAL_STAT_CSR_REG_IF_ERR(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_CPU_GENERAL_STAT_VCORE_CFG(x)     VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_CPU_GENERAL_STAT_VCORE_CFG        VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_CPU_GENERAL_STAT_VCORE_CFG(x)     VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* CPU_OTP_STAT  t_sz:1 ga:0, gw:45, ra:37, gc:1, rc:1  */
#define VTSS_CPU_OTP_STAT         __REG(VTSS_TO_CPU,0U,0U,0U,0U,37U,1U,1U)

#define VTSS_F_CPU_OTP_STAT_OTP_DDR_DISABLED(x)  VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_CPU_OTP_STAT_OTP_DDR_DISABLED     VTSS_BIT(6U)
#define VTSS_X_CPU_OTP_STAT_OTP_DDR_DISABLED(x)  VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_CPU_OTP_STAT_OTP_HSR_PRP_DISABLED(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_CPU_OTP_STAT_OTP_HSR_PRP_DISABLED    VTSS_BIT(5U)
#define VTSS_X_CPU_OTP_STAT_OTP_HSR_PRP_DISABLED(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_CPU_OTP_STAT_OTP_PROGRAMMED(x)    VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_CPU_OTP_STAT_OTP_PROGRAMMED       VTSS_BIT(4U)
#define VTSS_X_CPU_OTP_STAT_OTP_PROGRAMMED(x)    VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_CPU_OTP_STAT_OTP_CPU_DISABLED(x)  VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_CPU_OTP_STAT_OTP_CPU_DISABLED     VTSS_BIT(3U)
#define VTSS_X_CPU_OTP_STAT_OTP_CPU_DISABLED(x)  VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_CPU_OTP_STAT_OTP_CPU_DBG_DISABLED(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CPU_OTP_STAT_OTP_CPU_DBG_DISABLED    VTSS_BIT(2U)
#define VTSS_X_CPU_OTP_STAT_OTP_CPU_DBG_DISABLED(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CPU_OTP_STAT_OTP_CPU_SEC_DBG_DISABLED(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_OTP_STAT_OTP_CPU_SEC_DBG_DISABLED    VTSS_BIT(1U)
#define VTSS_X_CPU_OTP_STAT_OTP_CPU_SEC_DBG_DISABLED(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_OTP_STAT_OTP_CAN_DISABLED(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_OTP_STAT_OTP_CAN_DISABLED     VTSS_BIT(0U)
#define VTSS_X_CPU_OTP_STAT_OTP_CAN_DISABLED(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_CPU_DBG  t_sz:1 ga:0, gw:45, ra:38, gc:1, rc:1  */
#define VTSS_CPU_CPU_DBG          __REG(VTSS_TO_CPU,0U,0U,0U,0U,38U,1U,1U)

#define VTSS_F_CPU_CPU_DBG_ENABLE_PROT_DEBUG_BIT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_CPU_CPU_DBG_ENABLE_PROT_DEBUG_BIT    VTSS_BIT(5U)
#define VTSS_X_CPU_CPU_DBG_ENABLE_PROT_DEBUG_BIT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_CPU_CPU_DBG_DBGEN(x)              VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_CPU_CPU_DBG_DBGEN                 VTSS_BIT(4U)
#define VTSS_X_CPU_CPU_DBG_DBGEN(x)              VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_CPU_CPU_DBG_SPIDEN(x)             VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_CPU_CPU_DBG_SPIDEN                VTSS_BIT(3U)
#define VTSS_X_CPU_CPU_DBG_SPIDEN(x)             VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_CPU_CPU_DBG_NIDEN(x)              VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CPU_CPU_DBG_NIDEN                 VTSS_BIT(2U)
#define VTSS_X_CPU_CPU_DBG_NIDEN(x)              VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CPU_CPU_DBG_SPNIDEN(x)            VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_CPU_DBG_SPNIDEN               VTSS_BIT(1U)
#define VTSS_X_CPU_CPU_DBG_SPNIDEN(x)            VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_CPU_DBG_CORE_IN_DBG(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_CPU_DBG_CORE_IN_DBG           VTSS_BIT(0U)
#define VTSS_X_CPU_CPU_DBG_CORE_IN_DBG(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_ENDIANNESS  t_sz:1 ga:0, gw:45, ra:39, gc:1, rc:1  */
#define VTSS_CPU_ENDIANNESS       __REG(VTSS_TO_CPU,0U,0U,0U,0U,39U,1U,1U)

#define VTSS_F_CPU_ENDIANNESS_REG_IF_BIGENDIAN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_ENDIANNESS_REG_IF_BIGENDIAN    VTSS_BIT(0U)
#define VTSS_X_CPU_ENDIANNESS_REG_IF_BIGENDIAN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_PROC_CTRL  t_sz:1 ga:0, gw:45, ra:40, gc:1, rc:1  */
#define VTSS_CPU_PROC_CTRL        __REG(VTSS_TO_CPU,0U,0U,0U,0U,40U,1U,1U)

#define VTSS_F_CPU_PROC_CTRL_L2_FLUSH_REQ(x)     VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_CPU_PROC_CTRL_L2_FLUSH_REQ        VTSS_BIT(8U)
#define VTSS_X_CPU_PROC_CTRL_L2_FLUSH_REQ(x)     VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_CPU_PROC_CTRL_AARCH64_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_CPU_PROC_CTRL_AARCH64_MODE_ENA    VTSS_BIT(7U)
#define VTSS_X_CPU_PROC_CTRL_AARCH64_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_CPU_PROC_CTRL_L2_RST_INVALIDATE_DIS(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_CPU_PROC_CTRL_L2_RST_INVALIDATE_DIS    VTSS_BIT(6U)
#define VTSS_X_CPU_PROC_CTRL_L2_RST_INVALIDATE_DIS(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_CPU_PROC_CTRL_L1_RST_INVALIDATE_DIS(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_CPU_PROC_CTRL_L1_RST_INVALIDATE_DIS    VTSS_BIT(5U)
#define VTSS_X_CPU_PROC_CTRL_L1_RST_INVALIDATE_DIS(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_CPU_PROC_CTRL_BE_EXCEP_MODE(x)    VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_CPU_PROC_CTRL_BE_EXCEP_MODE       VTSS_BIT(4U)
#define VTSS_X_CPU_PROC_CTRL_BE_EXCEP_MODE(x)    VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_CPU_PROC_CTRL_VINITHI(x)          VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_CPU_PROC_CTRL_VINITHI             VTSS_BIT(3U)
#define VTSS_X_CPU_PROC_CTRL_VINITHI(x)          VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_CPU_PROC_CTRL_CFGTE(x)            VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CPU_PROC_CTRL_CFGTE               VTSS_BIT(2U)
#define VTSS_X_CPU_PROC_CTRL_CFGTE(x)            VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CPU_PROC_CTRL_CP15S_DISABLE(x)    VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_PROC_CTRL_CP15S_DISABLE       VTSS_BIT(1U)
#define VTSS_X_CPU_PROC_CTRL_CP15S_DISABLE(x)    VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_PROC_CTRL_PROC_CRYPTO_DISABLE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_PROC_CTRL_PROC_CRYPTO_DISABLE    VTSS_BIT(0U)
#define VTSS_X_CPU_PROC_CTRL_PROC_CRYPTO_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_PROC_STAT  t_sz:1 ga:0, gw:45, ra:41, gc:1, rc:1  */
#define VTSS_CPU_PROC_STAT        __REG(VTSS_TO_CPU,0U,0U,0U,0U,41U,1U,1U)

#define VTSS_F_CPU_PROC_STAT_DAP_JTAG_SW_MODE(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_CPU_PROC_STAT_DAP_JTAG_SW_MODE    VTSS_BIT(3U)
#define VTSS_X_CPU_PROC_STAT_DAP_JTAG_SW_MODE(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_CPU_PROC_STAT_WFI(x)              VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CPU_PROC_STAT_WFI                 VTSS_BIT(2U)
#define VTSS_X_CPU_PROC_STAT_WFI(x)              VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CPU_PROC_STAT_WFIL2(x)            VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_PROC_STAT_WFIL2               VTSS_BIT(1U)
#define VTSS_X_CPU_PROC_STAT_WFIL2(x)            VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_PROC_STAT_WFE(x)              VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_PROC_STAT_WFE                 VTSS_BIT(0U)
#define VTSS_X_CPU_PROC_STAT_WFE(x)              VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_CPU0_RVBAR_LSB  t_sz:1 ga:0, gw:45, ra:42, gc:1, rc:1  */
#define VTSS_CPU_CPU0_RVBAR_LSB   __REG(VTSS_TO_CPU,0U,0U,0U,0U,42U,1U,1U)

#define VTSS_F_CPU_CPU0_RVBAR_LSB_CPU0_RVBAR_LSB(x) (x)
#define VTSS_M_CPU_CPU0_RVBAR_LSB_CPU0_RVBAR_LSB    0xffffffffU
#define VTSS_X_CPU_CPU0_RVBAR_LSB_CPU0_RVBAR_LSB(x) (x)


/* CPU_CPU0_RVBAR_MSB  t_sz:1 ga:0, gw:45, ra:43, gc:1, rc:1  */
#define VTSS_CPU_CPU0_RVBAR_MSB   __REG(VTSS_TO_CPU,0U,0U,0U,0U,43U,1U,1U)

#define VTSS_F_CPU_CPU0_RVBAR_MSB_CPU0_RVBAR_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_CPU_CPU0_RVBAR_MSB_CPU0_RVBAR_MSB    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_CPU_CPU0_RVBAR_MSB_CPU0_RVBAR_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* CPU_CFG_INTR_INV  t_sz:1 ga:0, gw:45, ra:44, gc:1, rc:1  */
#define VTSS_CPU_CFG_INTR_INV     __REG(VTSS_TO_CPU,0U,0U,0U,0U,44U,1U,1U)

#define VTSS_F_CPU_CFG_INTR_INV_CFG_INTR_INV(x)  VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_CPU_CFG_INTR_INV_CFG_INTR_INV     VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_CPU_CFG_INTR_INV_CFG_INTR_INV(x)  VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* CPU_GCK_CFG  t_sz:1 ga:45, gw:12, ra:0, gc:1, rc:12  */
#define VTSS_CPU_GCK_CFG(ri)      __REG(VTSS_TO_CPU,45U,0U,0U,ri,0U,1U,12U)

#define VTSS_F_CPU_GCK_CFG_GCK_PRESCALER(x)      VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_CPU_GCK_CFG_GCK_PRESCALER         VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_CPU_GCK_CFG_GCK_PRESCALER(x)      VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_CPU_GCK_CFG_GCK_SRC_SEL(x)        VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_CPU_GCK_CFG_GCK_SRC_SEL           VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_CPU_GCK_CFG_GCK_SRC_SEL(x)        VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_CPU_GCK_CFG_GCK_ENA(x)            VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_GCK_CFG_GCK_ENA               VTSS_BIT(0U)
#define VTSS_X_CPU_GCK_CFG_GCK_ENA(x)            VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_USB_CFG  t_sz:1 ga:57, gw:13, ra:0, gc:1, rc:1  */
#define VTSS_CPU_USB_CFG          __REG(VTSS_TO_CPU,57U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CPU_USB_CFG_DEB_CYCLES_CNT(x)     VTSS_ENCODE_BITFIELD(x,2U,24U)
#define VTSS_M_CPU_USB_CFG_DEB_CYCLES_CNT        VTSS_ENCODE_BITMASK(2U,24U)
#define VTSS_X_CPU_USB_CFG_DEB_CYCLES_CNT(x)     VTSS_EXTRACT_BITFIELD(x,2U,24U)

#define VTSS_F_CPU_USB_CFG_VBUS_DET_POL(x)       VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_USB_CFG_VBUS_DET_POL          VTSS_BIT(1U)
#define VTSS_X_CPU_USB_CFG_VBUS_DET_POL(x)       VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_USB_CFG_OCS_N_POL(x)          VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_USB_CFG_OCS_N_POL             VTSS_BIT(0U)
#define VTSS_X_CPU_USB_CFG_OCS_N_POL(x)          VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_USB_CTRL  t_sz:1 ga:57, gw:13, ra:1, gc:1, rc:1  */
#define VTSS_CPU_USB_CTRL         __REG(VTSS_TO_CPU,57U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_CPU_USB_CTRL_FLADJ_30MHZ_REG(x)   VTSS_ENCODE_BITFIELD(x,5U,6U)
#define VTSS_M_CPU_USB_CTRL_FLADJ_30MHZ_REG      VTSS_ENCODE_BITMASK(5U,6U)
#define VTSS_X_CPU_USB_CTRL_FLADJ_30MHZ_REG(x)   VTSS_EXTRACT_BITFIELD(x,5U,6U)

#define VTSS_F_CPU_USB_CTRL_POWER_EN(x)          VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_USB_CTRL_POWER_EN             VTSS_BIT(0U)
#define VTSS_X_CPU_USB_CTRL_POWER_EN(x)          VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_CPU_USB_CTRL_OCS_TO_DWC_USB3(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CPU_USB_CTRL_OCS_TO_DWC_USB3      VTSS_BIT(2U)
#define VTSS_X_CPU_USB_CTRL_OCS_TO_DWC_USB3(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CPU_USB_CTRL_POWER_EN_CONTROL(x)  VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_CPU_USB_CTRL_POWER_EN_CONTROL     VTSS_BIT(3U)
#define VTSS_X_CPU_USB_CTRL_POWER_EN_CONTROL(x)  VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_CPU_USB_CTRL_PORT_POWER_CONTROL_PRESENT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_CPU_USB_CTRL_PORT_POWER_CONTROL_PRESENT    VTSS_BIT(4U)
#define VTSS_X_CPU_USB_CTRL_PORT_POWER_CONTROL_PRESENT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* CPU_USB_STAT  t_sz:1 ga:57, gw:13, ra:2, gc:1, rc:1  */
#define VTSS_CPU_USB_STAT         __REG(VTSS_TO_CPU,57U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_CPU_USB_STAT_CLK_GATE_CTRL(x)     VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_CPU_USB_STAT_CLK_GATE_CTRL        VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_CPU_USB_STAT_CLK_GATE_CTRL(x)     VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_CPU_USB_STAT_HOST_SYS_ERR(x)      VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CPU_USB_STAT_HOST_SYS_ERR         VTSS_BIT(2U)
#define VTSS_X_CPU_USB_STAT_HOST_SYS_ERR(x)      VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CPU_USB_STAT_OCS_N(x)             VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_USB_STAT_OCS_N                VTSS_BIT(1U)
#define VTSS_X_CPU_USB_STAT_OCS_N(x)             VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_USB_STAT_VBUS_DET(x)          VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_USB_STAT_VBUS_DET             VTSS_BIT(0U)
#define VTSS_X_CPU_USB_STAT_VBUS_DET(x)          VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_USB_INTR  t_sz:1 ga:57, gw:13, ra:3, gc:1, rc:1  */
#define VTSS_CPU_USB_INTR         __REG(VTSS_TO_CPU,57U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_CPU_USB_INTR_INTR_OCS_N_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_USB_INTR_INTR_OCS_N_STICKY    VTSS_BIT(1U)
#define VTSS_X_CPU_USB_INTR_INTR_OCS_N_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_USB_INTR_INTR_VBUS_DET_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_USB_INTR_INTR_VBUS_DET_STICKY    VTSS_BIT(0U)
#define VTSS_X_CPU_USB_INTR_INTR_VBUS_DET_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_USB_INTR_ENA  t_sz:1 ga:57, gw:13, ra:4, gc:1, rc:1  */
#define VTSS_CPU_USB_INTR_ENA     __REG(VTSS_TO_CPU,57U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_CPU_USB_INTR_ENA_INTR_ENA_OCS_N(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_USB_INTR_ENA_INTR_ENA_OCS_N    VTSS_BIT(1U)
#define VTSS_X_CPU_USB_INTR_ENA_INTR_ENA_OCS_N(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_USB_INTR_ENA_INTR_ENA_VBUS_DET(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_USB_INTR_ENA_INTR_ENA_VBUS_DET    VTSS_BIT(0U)
#define VTSS_X_CPU_USB_INTR_ENA_INTR_ENA_VBUS_DET(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_USB_INTR_IDENT  t_sz:1 ga:57, gw:13, ra:5, gc:1, rc:1  */
#define VTSS_CPU_USB_INTR_IDENT   __REG(VTSS_TO_CPU,57U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_CPU_USB_INTR_IDENT_INTR_IDENT_OCS_N(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_USB_INTR_IDENT_INTR_IDENT_OCS_N    VTSS_BIT(1U)
#define VTSS_X_CPU_USB_INTR_IDENT_INTR_IDENT_OCS_N(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_USB_INTR_IDENT_INTR_IDENT_VBUS_DET(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_USB_INTR_IDENT_INTR_IDENT_VBUS_DET    VTSS_BIT(0U)
#define VTSS_X_CPU_USB_INTR_IDENT_INTR_IDENT_VBUS_DET(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_USB_DEBUG1  t_sz:1 ga:57, gw:13, ra:6, gc:1, rc:1  */
#define VTSS_CPU_USB_DEBUG1       __REG(VTSS_TO_CPU,57U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_CPU_USB_DEBUG1_DEBUG1(x)          (x)
#define VTSS_M_CPU_USB_DEBUG1_DEBUG1             0xffffffffU
#define VTSS_X_CPU_USB_DEBUG1_DEBUG1(x)          (x)


/* CPU_USB_DEBUG2  t_sz:1 ga:57, gw:13, ra:7, gc:1, rc:1  */
#define VTSS_CPU_USB_DEBUG2       __REG(VTSS_TO_CPU,57U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_CPU_USB_DEBUG2_DEBUG2(x)          (x)
#define VTSS_M_CPU_USB_DEBUG2_DEBUG2             0xffffffffU
#define VTSS_X_CPU_USB_DEBUG2_DEBUG2(x)          (x)


/* CPU_USB_DEBUG3  t_sz:1 ga:57, gw:13, ra:8, gc:1, rc:1  */
#define VTSS_CPU_USB_DEBUG3       __REG(VTSS_TO_CPU,57U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_CPU_USB_DEBUG3_DEBUG3(x)          VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_CPU_USB_DEBUG3_DEBUG3             VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_CPU_USB_DEBUG3_DEBUG3(x)          VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* CPU_USB_LA_TRACE1  t_sz:1 ga:57, gw:13, ra:9, gc:1, rc:1  */
#define VTSS_CPU_USB_LA_TRACE1    __REG(VTSS_TO_CPU,57U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_CPU_USB_LA_TRACE1_LA_TRACE1(x)    (x)
#define VTSS_M_CPU_USB_LA_TRACE1_LA_TRACE1       0xffffffffU
#define VTSS_X_CPU_USB_LA_TRACE1_LA_TRACE1(x)    (x)


/* CPU_USB_LA_TRACE2  t_sz:1 ga:57, gw:13, ra:10, gc:1, rc:1  */
#define VTSS_CPU_USB_LA_TRACE2    __REG(VTSS_TO_CPU,57U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_CPU_USB_LA_TRACE2_LA_TRACE2(x)    (x)
#define VTSS_M_CPU_USB_LA_TRACE2_LA_TRACE2       0xffffffffU
#define VTSS_X_CPU_USB_LA_TRACE2_LA_TRACE2(x)    (x)


/* CPU_USB_GGPIO  t_sz:1 ga:57, gw:13, ra:11, gc:1, rc:1  */
#define VTSS_CPU_USB_GGPIO        __REG(VTSS_TO_CPU,57U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_CPU_USB_GGPIO_GPO(x)              VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_CPU_USB_GGPIO_GPO                 VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_CPU_USB_GGPIO_GPO(x)              VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_CPU_USB_GGPIO_GPI(x)              VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_CPU_USB_GGPIO_GPI                 VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_CPU_USB_GGPIO_GPI(x)              VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* CPU_USB_DRD_OPMODE  t_sz:1 ga:57, gw:13, ra:12, gc:1, rc:1  */
#define VTSS_CPU_USB_DRD_OPMODE   __REG(VTSS_TO_CPU,57U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_CPU_USB_DRD_OPMODE_DRD_OPMODE(x)  VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_CPU_USB_DRD_OPMODE_DRD_OPMODE     VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_CPU_USB_DRD_OPMODE_DRD_OPMODE(x)  VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* CPU_MIIM_TARGET_CFG  t_sz:1 ga:70, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_CPU_MIIM_TARGET_CFG  __REG(VTSS_TO_CPU,70U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CPU_MIIM_TARGET_CFG_SPIKE_FILTER_CFG(x) VTSS_ENCODE_BITFIELD(x,1U,5U)
#define VTSS_M_CPU_MIIM_TARGET_CFG_SPIKE_FILTER_CFG    VTSS_ENCODE_BITMASK(1U,5U)
#define VTSS_X_CPU_MIIM_TARGET_CFG_SPIKE_FILTER_CFG(x) VTSS_EXTRACT_BITFIELD(x,1U,5U)

#define VTSS_F_CPU_MIIM_TARGET_CFG_SPIKE_FILTER_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_MIIM_TARGET_CFG_SPIKE_FILTER_ENA    VTSS_BIT(0U)
#define VTSS_X_CPU_MIIM_TARGET_CFG_SPIKE_FILTER_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_VCORE_ACC_CFG  t_sz:1 ga:71, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_CPU_VCORE_ACC_CFG    __REG(VTSS_TO_CPU,71U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CPU_VCORE_ACC_CFG_DIS_VA_RD_ERR(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_VCORE_ACC_CFG_DIS_VA_RD_ERR    VTSS_BIT(0U)
#define VTSS_X_CPU_VCORE_ACC_CFG_DIS_VA_RD_ERR(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_MSIX_ACC_CFG  t_sz:1 ga:72, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_CPU_MSIX_ACC_CFG     __REG(VTSS_TO_CPU,72U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CPU_MSIX_ACC_CFG_DIS_MSIX_RD_ERR(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_MSIX_ACC_CFG_DIS_MSIX_RD_ERR    VTSS_BIT(0U)
#define VTSS_X_CPU_MSIX_ACC_CFG_DIS_MSIX_RD_ERR(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_EXT_IF_ACC_STAT  t_sz:1 ga:73, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_CPU_EXT_IF_ACC_STAT  __REG(VTSS_TO_CPU,73U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CPU_EXT_IF_ACC_STAT_VRAP_ACC_STAT(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_CPU_EXT_IF_ACC_STAT_VRAP_ACC_STAT    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_CPU_EXT_IF_ACC_STAT_VRAP_ACC_STAT(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

#define VTSS_F_CPU_EXT_IF_ACC_STAT_SI_ACC_STAT(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_CPU_EXT_IF_ACC_STAT_SI_ACC_STAT    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_CPU_EXT_IF_ACC_STAT_SI_ACC_STAT(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_CPU_EXT_IF_ACC_STAT_MIIM_ACC_STAT(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_CPU_EXT_IF_ACC_STAT_MIIM_ACC_STAT    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_CPU_EXT_IF_ACC_STAT_MIIM_ACC_STAT(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_CPU_EXT_IF_ACC_STAT_VA_ACC_STAT(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_CPU_EXT_IF_ACC_STAT_VA_ACC_STAT    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_CPU_EXT_IF_ACC_STAT_VA_ACC_STAT(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_CPU_EXT_IF_ACC_STAT_MSIX_ACC_STAT(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_CPU_EXT_IF_ACC_STAT_MSIX_ACC_STAT    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_CPU_EXT_IF_ACC_STAT_MSIX_ACC_STAT(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

/* CPU_INTR_RAW  t_sz:1 ga:74, gw:113, ra:0, gc:1, rc:1  */
#define VTSS_CPU_INTR_RAW         __REG(VTSS_TO_CPU,74U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CPU_INTR_RAW_INTR_RAW(x)          (x)
#define VTSS_M_CPU_INTR_RAW_INTR_RAW             0xffffffffU
#define VTSS_X_CPU_INTR_RAW_INTR_RAW(x)          (x)


/* CPU_INTR_RAW1  t_sz:1 ga:74, gw:113, ra:1, gc:1, rc:1  */
#define VTSS_CPU_INTR_RAW1        __REG(VTSS_TO_CPU,74U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_CPU_INTR_RAW1_INTR_RAW1(x)        (x)
#define VTSS_M_CPU_INTR_RAW1_INTR_RAW1           0xffffffffU
#define VTSS_X_CPU_INTR_RAW1_INTR_RAW1(x)        (x)


/* CPU_INTR_RAW2  t_sz:1 ga:74, gw:113, ra:2, gc:1, rc:1  */
#define VTSS_CPU_INTR_RAW2        __REG(VTSS_TO_CPU,74U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_CPU_INTR_RAW2_INTR_RAW2(x)        (x)
#define VTSS_M_CPU_INTR_RAW2_INTR_RAW2           0xffffffffU
#define VTSS_X_CPU_INTR_RAW2_INTR_RAW2(x)        (x)


/* CPU_INTR_RAW3  t_sz:1 ga:74, gw:113, ra:3, gc:1, rc:1  */
#define VTSS_CPU_INTR_RAW3        __REG(VTSS_TO_CPU,74U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_CPU_INTR_RAW3_INTR_RAW3(x)        (x)
#define VTSS_M_CPU_INTR_RAW3_INTR_RAW3           0xffffffffU
#define VTSS_X_CPU_INTR_RAW3_INTR_RAW3(x)        (x)


/* CPU_INTR_TRIGGER  t_sz:1 ga:74, gw:113, ra:4, gc:1, rc:2  */
#define VTSS_CPU_INTR_TRIGGER(ri) __REG(VTSS_TO_CPU,74U,0U,0U,ri,4U,1U,2U)

#define VTSS_F_CPU_INTR_TRIGGER_INTR_TRIGGER(x)  (x)
#define VTSS_M_CPU_INTR_TRIGGER_INTR_TRIGGER     0xffffffffU
#define VTSS_X_CPU_INTR_TRIGGER_INTR_TRIGGER(x)  (x)


/* CPU_INTR_TRIGGER1  t_sz:1 ga:74, gw:113, ra:6, gc:1, rc:2  */
#define VTSS_CPU_INTR_TRIGGER1(ri) __REG(VTSS_TO_CPU,74U,0U,0U,ri,6U,1U,2U)

#define VTSS_F_CPU_INTR_TRIGGER1_INTR_TRIGGER1(x) (x)
#define VTSS_M_CPU_INTR_TRIGGER1_INTR_TRIGGER1    0xffffffffU
#define VTSS_X_CPU_INTR_TRIGGER1_INTR_TRIGGER1(x) (x)


/* CPU_INTR_TRIGGER2  t_sz:1 ga:74, gw:113, ra:8, gc:1, rc:2  */
#define VTSS_CPU_INTR_TRIGGER2(ri) __REG(VTSS_TO_CPU,74U,0U,0U,ri,8U,1U,2U)

#define VTSS_F_CPU_INTR_TRIGGER2_INTR_TRIGGER2(x) (x)
#define VTSS_M_CPU_INTR_TRIGGER2_INTR_TRIGGER2    0xffffffffU
#define VTSS_X_CPU_INTR_TRIGGER2_INTR_TRIGGER2(x) (x)


/* CPU_INTR_TRIGGER3  t_sz:1 ga:74, gw:113, ra:10, gc:1, rc:2  */
#define VTSS_CPU_INTR_TRIGGER3(ri) __REG(VTSS_TO_CPU,74U,0U,0U,ri,10U,1U,2U)

#define VTSS_F_CPU_INTR_TRIGGER3_INTR_TRIGGER3(x) (x)
#define VTSS_M_CPU_INTR_TRIGGER3_INTR_TRIGGER3    0xffffffffU
#define VTSS_X_CPU_INTR_TRIGGER3_INTR_TRIGGER3(x) (x)


/* CPU_INTR_FORCE  t_sz:1 ga:74, gw:113, ra:12, gc:1, rc:1  */
#define VTSS_CPU_INTR_FORCE       __REG(VTSS_TO_CPU,74U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_CPU_INTR_FORCE_INTR_FORCE(x)      (x)
#define VTSS_M_CPU_INTR_FORCE_INTR_FORCE         0xffffffffU
#define VTSS_X_CPU_INTR_FORCE_INTR_FORCE(x)      (x)


/* CPU_INTR_FORCE1  t_sz:1 ga:74, gw:113, ra:13, gc:1, rc:1  */
#define VTSS_CPU_INTR_FORCE1      __REG(VTSS_TO_CPU,74U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_CPU_INTR_FORCE1_INTR_FORCE1(x)    (x)
#define VTSS_M_CPU_INTR_FORCE1_INTR_FORCE1       0xffffffffU
#define VTSS_X_CPU_INTR_FORCE1_INTR_FORCE1(x)    (x)


/* CPU_INTR_FORCE2  t_sz:1 ga:74, gw:113, ra:14, gc:1, rc:1  */
#define VTSS_CPU_INTR_FORCE2      __REG(VTSS_TO_CPU,74U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_CPU_INTR_FORCE2_INTR_FORCE2(x)    (x)
#define VTSS_M_CPU_INTR_FORCE2_INTR_FORCE2       0xffffffffU
#define VTSS_X_CPU_INTR_FORCE2_INTR_FORCE2(x)    (x)


/* CPU_INTR_FORCE3  t_sz:1 ga:74, gw:113, ra:15, gc:1, rc:1  */
#define VTSS_CPU_INTR_FORCE3      __REG(VTSS_TO_CPU,74U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_CPU_INTR_FORCE3_INTR_FORCE3(x)    (x)
#define VTSS_M_CPU_INTR_FORCE3_INTR_FORCE3       0xffffffffU
#define VTSS_X_CPU_INTR_FORCE3_INTR_FORCE3(x)    (x)


/* CPU_INTR_STICKY  t_sz:1 ga:74, gw:113, ra:16, gc:1, rc:1  */
#define VTSS_CPU_INTR_STICKY      __REG(VTSS_TO_CPU,74U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_CPU_INTR_STICKY_INTR_STICKY(x)    (x)
#define VTSS_M_CPU_INTR_STICKY_INTR_STICKY       0xffffffffU
#define VTSS_X_CPU_INTR_STICKY_INTR_STICKY(x)    (x)


/* CPU_INTR_STICKY1  t_sz:1 ga:74, gw:113, ra:17, gc:1, rc:1  */
#define VTSS_CPU_INTR_STICKY1     __REG(VTSS_TO_CPU,74U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_CPU_INTR_STICKY1_INTR_STICKY1(x)  (x)
#define VTSS_M_CPU_INTR_STICKY1_INTR_STICKY1     0xffffffffU
#define VTSS_X_CPU_INTR_STICKY1_INTR_STICKY1(x)  (x)


/* CPU_INTR_STICKY2  t_sz:1 ga:74, gw:113, ra:18, gc:1, rc:1  */
#define VTSS_CPU_INTR_STICKY2     __REG(VTSS_TO_CPU,74U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_CPU_INTR_STICKY2_INTR_STICKY2(x)  (x)
#define VTSS_M_CPU_INTR_STICKY2_INTR_STICKY2     0xffffffffU
#define VTSS_X_CPU_INTR_STICKY2_INTR_STICKY2(x)  (x)


/* CPU_INTR_STICKY3  t_sz:1 ga:74, gw:113, ra:19, gc:1, rc:1  */
#define VTSS_CPU_INTR_STICKY3     __REG(VTSS_TO_CPU,74U,0U,0U,0U,19U,1U,1U)

#define VTSS_F_CPU_INTR_STICKY3_INTR_STICKY3(x)  (x)
#define VTSS_M_CPU_INTR_STICKY3_INTR_STICKY3     0xffffffffU
#define VTSS_X_CPU_INTR_STICKY3_INTR_STICKY3(x)  (x)


/* CPU_INTR_BYPASS  t_sz:1 ga:74, gw:113, ra:20, gc:1, rc:1  */
#define VTSS_CPU_INTR_BYPASS      __REG(VTSS_TO_CPU,74U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_CPU_INTR_BYPASS_INTR_BYPASS(x)    (x)
#define VTSS_M_CPU_INTR_BYPASS_INTR_BYPASS       0xffffffffU
#define VTSS_X_CPU_INTR_BYPASS_INTR_BYPASS(x)    (x)


/* CPU_INTR_BYPASS1  t_sz:1 ga:74, gw:113, ra:21, gc:1, rc:1  */
#define VTSS_CPU_INTR_BYPASS1     __REG(VTSS_TO_CPU,74U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_CPU_INTR_BYPASS1_INTR_BYPASS1(x)  (x)
#define VTSS_M_CPU_INTR_BYPASS1_INTR_BYPASS1     0xffffffffU
#define VTSS_X_CPU_INTR_BYPASS1_INTR_BYPASS1(x)  (x)


/* CPU_INTR_BYPASS2  t_sz:1 ga:74, gw:113, ra:22, gc:1, rc:1  */
#define VTSS_CPU_INTR_BYPASS2     __REG(VTSS_TO_CPU,74U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_CPU_INTR_BYPASS2_INTR_BYPASS2(x)  (x)
#define VTSS_M_CPU_INTR_BYPASS2_INTR_BYPASS2     0xffffffffU
#define VTSS_X_CPU_INTR_BYPASS2_INTR_BYPASS2(x)  (x)


/* CPU_INTR_BYPASS3  t_sz:1 ga:74, gw:113, ra:23, gc:1, rc:1  */
#define VTSS_CPU_INTR_BYPASS3     __REG(VTSS_TO_CPU,74U,0U,0U,0U,23U,1U,1U)

#define VTSS_F_CPU_INTR_BYPASS3_INTR_BYPASS3(x)  (x)
#define VTSS_M_CPU_INTR_BYPASS3_INTR_BYPASS3     0xffffffffU
#define VTSS_X_CPU_INTR_BYPASS3_INTR_BYPASS3(x)  (x)


/* CPU_INTR_ENA  t_sz:1 ga:74, gw:113, ra:24, gc:1, rc:1  */
#define VTSS_CPU_INTR_ENA         __REG(VTSS_TO_CPU,74U,0U,0U,0U,24U,1U,1U)

#define VTSS_F_CPU_INTR_ENA_INTR_ENA(x)          (x)
#define VTSS_M_CPU_INTR_ENA_INTR_ENA             0xffffffffU
#define VTSS_X_CPU_INTR_ENA_INTR_ENA(x)          (x)


/* CPU_INTR_ENA1  t_sz:1 ga:74, gw:113, ra:25, gc:1, rc:1  */
#define VTSS_CPU_INTR_ENA1        __REG(VTSS_TO_CPU,74U,0U,0U,0U,25U,1U,1U)

#define VTSS_F_CPU_INTR_ENA1_INTR_ENA1(x)        (x)
#define VTSS_M_CPU_INTR_ENA1_INTR_ENA1           0xffffffffU
#define VTSS_X_CPU_INTR_ENA1_INTR_ENA1(x)        (x)


/* CPU_INTR_ENA2  t_sz:1 ga:74, gw:113, ra:26, gc:1, rc:1  */
#define VTSS_CPU_INTR_ENA2        __REG(VTSS_TO_CPU,74U,0U,0U,0U,26U,1U,1U)

#define VTSS_F_CPU_INTR_ENA2_INTR_ENA2(x)        (x)
#define VTSS_M_CPU_INTR_ENA2_INTR_ENA2           0xffffffffU
#define VTSS_X_CPU_INTR_ENA2_INTR_ENA2(x)        (x)


/* CPU_INTR_ENA3  t_sz:1 ga:74, gw:113, ra:27, gc:1, rc:1  */
#define VTSS_CPU_INTR_ENA3        __REG(VTSS_TO_CPU,74U,0U,0U,0U,27U,1U,1U)

#define VTSS_F_CPU_INTR_ENA3_INTR_ENA3(x)        (x)
#define VTSS_M_CPU_INTR_ENA3_INTR_ENA3           0xffffffffU
#define VTSS_X_CPU_INTR_ENA3_INTR_ENA3(x)        (x)


/* CPU_INTR_ENA_CLR  t_sz:1 ga:74, gw:113, ra:28, gc:1, rc:1  */
#define VTSS_CPU_INTR_ENA_CLR     __REG(VTSS_TO_CPU,74U,0U,0U,0U,28U,1U,1U)

#define VTSS_F_CPU_INTR_ENA_CLR_INTR_ENA_CLR(x)  (x)
#define VTSS_M_CPU_INTR_ENA_CLR_INTR_ENA_CLR     0xffffffffU
#define VTSS_X_CPU_INTR_ENA_CLR_INTR_ENA_CLR(x)  (x)


/* CPU_INTR_ENA_CLR1  t_sz:1 ga:74, gw:113, ra:29, gc:1, rc:1  */
#define VTSS_CPU_INTR_ENA_CLR1    __REG(VTSS_TO_CPU,74U,0U,0U,0U,29U,1U,1U)

#define VTSS_F_CPU_INTR_ENA_CLR1_INTR_ENA_CLR1(x) (x)
#define VTSS_M_CPU_INTR_ENA_CLR1_INTR_ENA_CLR1    0xffffffffU
#define VTSS_X_CPU_INTR_ENA_CLR1_INTR_ENA_CLR1(x) (x)


/* CPU_INTR_ENA_CLR2  t_sz:1 ga:74, gw:113, ra:30, gc:1, rc:1  */
#define VTSS_CPU_INTR_ENA_CLR2    __REG(VTSS_TO_CPU,74U,0U,0U,0U,30U,1U,1U)

#define VTSS_F_CPU_INTR_ENA_CLR2_INTR_ENA_CLR2(x) (x)
#define VTSS_M_CPU_INTR_ENA_CLR2_INTR_ENA_CLR2    0xffffffffU
#define VTSS_X_CPU_INTR_ENA_CLR2_INTR_ENA_CLR2(x) (x)


/* CPU_INTR_ENA_CLR3  t_sz:1 ga:74, gw:113, ra:31, gc:1, rc:1  */
#define VTSS_CPU_INTR_ENA_CLR3    __REG(VTSS_TO_CPU,74U,0U,0U,0U,31U,1U,1U)

#define VTSS_F_CPU_INTR_ENA_CLR3_INTR_ENA_CLR3(x) (x)
#define VTSS_M_CPU_INTR_ENA_CLR3_INTR_ENA_CLR3    0xffffffffU
#define VTSS_X_CPU_INTR_ENA_CLR3_INTR_ENA_CLR3(x) (x)


/* CPU_INTR_ENA_SET  t_sz:1 ga:74, gw:113, ra:32, gc:1, rc:1  */
#define VTSS_CPU_INTR_ENA_SET     __REG(VTSS_TO_CPU,74U,0U,0U,0U,32U,1U,1U)

#define VTSS_F_CPU_INTR_ENA_SET_INTR_ENA_SET(x)  (x)
#define VTSS_M_CPU_INTR_ENA_SET_INTR_ENA_SET     0xffffffffU
#define VTSS_X_CPU_INTR_ENA_SET_INTR_ENA_SET(x)  (x)


/* CPU_INTR_ENA_SET1  t_sz:1 ga:74, gw:113, ra:33, gc:1, rc:1  */
#define VTSS_CPU_INTR_ENA_SET1    __REG(VTSS_TO_CPU,74U,0U,0U,0U,33U,1U,1U)

#define VTSS_F_CPU_INTR_ENA_SET1_INTR_ENA_SET1(x) (x)
#define VTSS_M_CPU_INTR_ENA_SET1_INTR_ENA_SET1    0xffffffffU
#define VTSS_X_CPU_INTR_ENA_SET1_INTR_ENA_SET1(x) (x)


/* CPU_INTR_ENA_SET2  t_sz:1 ga:74, gw:113, ra:34, gc:1, rc:1  */
#define VTSS_CPU_INTR_ENA_SET2    __REG(VTSS_TO_CPU,74U,0U,0U,0U,34U,1U,1U)

#define VTSS_F_CPU_INTR_ENA_SET2_INTR_ENA_SET2(x) (x)
#define VTSS_M_CPU_INTR_ENA_SET2_INTR_ENA_SET2    0xffffffffU
#define VTSS_X_CPU_INTR_ENA_SET2_INTR_ENA_SET2(x) (x)


/* CPU_INTR_ENA_SET3  t_sz:1 ga:74, gw:113, ra:35, gc:1, rc:1  */
#define VTSS_CPU_INTR_ENA_SET3    __REG(VTSS_TO_CPU,74U,0U,0U,0U,35U,1U,1U)

#define VTSS_F_CPU_INTR_ENA_SET3_INTR_ENA_SET3(x) (x)
#define VTSS_M_CPU_INTR_ENA_SET3_INTR_ENA_SET3    0xffffffffU
#define VTSS_X_CPU_INTR_ENA_SET3_INTR_ENA_SET3(x) (x)


/* CPU_INTR_IDENT  t_sz:1 ga:74, gw:113, ra:36, gc:1, rc:1  */
#define VTSS_CPU_INTR_IDENT       __REG(VTSS_TO_CPU,74U,0U,0U,0U,36U,1U,1U)

#define VTSS_F_CPU_INTR_IDENT_INTR_IDENT(x)      (x)
#define VTSS_M_CPU_INTR_IDENT_INTR_IDENT         0xffffffffU
#define VTSS_X_CPU_INTR_IDENT_INTR_IDENT(x)      (x)


/* CPU_INTR_IDENT1  t_sz:1 ga:74, gw:113, ra:37, gc:1, rc:1  */
#define VTSS_CPU_INTR_IDENT1      __REG(VTSS_TO_CPU,74U,0U,0U,0U,37U,1U,1U)

#define VTSS_F_CPU_INTR_IDENT1_INTR_IDENT1(x)    (x)
#define VTSS_M_CPU_INTR_IDENT1_INTR_IDENT1       0xffffffffU
#define VTSS_X_CPU_INTR_IDENT1_INTR_IDENT1(x)    (x)


/* CPU_INTR_IDENT2  t_sz:1 ga:74, gw:113, ra:38, gc:1, rc:1  */
#define VTSS_CPU_INTR_IDENT2      __REG(VTSS_TO_CPU,74U,0U,0U,0U,38U,1U,1U)

#define VTSS_F_CPU_INTR_IDENT2_INTR_IDENT2(x)    (x)
#define VTSS_M_CPU_INTR_IDENT2_INTR_IDENT2       0xffffffffU
#define VTSS_X_CPU_INTR_IDENT2_INTR_IDENT2(x)    (x)


/* CPU_INTR_IDENT3  t_sz:1 ga:74, gw:113, ra:39, gc:1, rc:1  */
#define VTSS_CPU_INTR_IDENT3      __REG(VTSS_TO_CPU,74U,0U,0U,0U,39U,1U,1U)

#define VTSS_F_CPU_INTR_IDENT3_INTR_IDENT3(x)    (x)
#define VTSS_M_CPU_INTR_IDENT3_INTR_IDENT3       0xffffffffU
#define VTSS_X_CPU_INTR_IDENT3_INTR_IDENT3(x)    (x)


/* CPU_DST_INTR_MAP  t_sz:1 ga:74, gw:113, ra:40, gc:1, rc:7  */
#define VTSS_CPU_DST_INTR_MAP(ri) __REG(VTSS_TO_CPU,74U,0U,0U,ri,40U,1U,7U)

#define VTSS_F_CPU_DST_INTR_MAP_DST_INTR_MAP(x)  (x)
#define VTSS_M_CPU_DST_INTR_MAP_DST_INTR_MAP     0xffffffffU
#define VTSS_X_CPU_DST_INTR_MAP_DST_INTR_MAP(x)  (x)


/* CPU_DST_INTR_MAP1  t_sz:1 ga:74, gw:113, ra:47, gc:1, rc:7  */
#define VTSS_CPU_DST_INTR_MAP1(ri) __REG(VTSS_TO_CPU,74U,0U,0U,ri,47U,1U,7U)

#define VTSS_F_CPU_DST_INTR_MAP1_DST_INTR_MAP1(x) (x)
#define VTSS_M_CPU_DST_INTR_MAP1_DST_INTR_MAP1    0xffffffffU
#define VTSS_X_CPU_DST_INTR_MAP1_DST_INTR_MAP1(x) (x)


/* CPU_DST_INTR_MAP2  t_sz:1 ga:74, gw:113, ra:54, gc:1, rc:7  */
#define VTSS_CPU_DST_INTR_MAP2(ri) __REG(VTSS_TO_CPU,74U,0U,0U,ri,54U,1U,7U)

#define VTSS_F_CPU_DST_INTR_MAP2_DST_INTR_MAP2(x) (x)
#define VTSS_M_CPU_DST_INTR_MAP2_DST_INTR_MAP2    0xffffffffU
#define VTSS_X_CPU_DST_INTR_MAP2_DST_INTR_MAP2(x) (x)


/* CPU_DST_INTR_MAP3  t_sz:1 ga:74, gw:113, ra:61, gc:1, rc:7  */
#define VTSS_CPU_DST_INTR_MAP3(ri) __REG(VTSS_TO_CPU,74U,0U,0U,ri,61U,1U,7U)

#define VTSS_F_CPU_DST_INTR_MAP3_DST_INTR_MAP3(x) (x)
#define VTSS_M_CPU_DST_INTR_MAP3_DST_INTR_MAP3    0xffffffffU
#define VTSS_X_CPU_DST_INTR_MAP3_DST_INTR_MAP3(x) (x)


/* CPU_DST_INTR_IDENT  t_sz:1 ga:74, gw:113, ra:68, gc:1, rc:7  */
#define VTSS_CPU_DST_INTR_IDENT(ri) __REG(VTSS_TO_CPU,74U,0U,0U,ri,68U,1U,7U)

#define VTSS_F_CPU_DST_INTR_IDENT_DST_INTR_IDENT(x) (x)
#define VTSS_M_CPU_DST_INTR_IDENT_DST_INTR_IDENT    0xffffffffU
#define VTSS_X_CPU_DST_INTR_IDENT_DST_INTR_IDENT(x) (x)


/* CPU_DST_INTR_IDENT1  t_sz:1 ga:74, gw:113, ra:75, gc:1, rc:7  */
#define VTSS_CPU_DST_INTR_IDENT1(ri) __REG(VTSS_TO_CPU,74U,0U,0U,ri,75U,1U,7U)

#define VTSS_F_CPU_DST_INTR_IDENT1_DST_INTR_IDENT1(x) (x)
#define VTSS_M_CPU_DST_INTR_IDENT1_DST_INTR_IDENT1    0xffffffffU
#define VTSS_X_CPU_DST_INTR_IDENT1_DST_INTR_IDENT1(x) (x)


/* CPU_DST_INTR_IDENT2  t_sz:1 ga:74, gw:113, ra:82, gc:1, rc:7  */
#define VTSS_CPU_DST_INTR_IDENT2(ri) __REG(VTSS_TO_CPU,74U,0U,0U,ri,82U,1U,7U)

#define VTSS_F_CPU_DST_INTR_IDENT2_DST_INTR_IDENT2(x) (x)
#define VTSS_M_CPU_DST_INTR_IDENT2_DST_INTR_IDENT2    0xffffffffU
#define VTSS_X_CPU_DST_INTR_IDENT2_DST_INTR_IDENT2(x) (x)


/* CPU_DST_INTR_IDENT3  t_sz:1 ga:74, gw:113, ra:89, gc:1, rc:7  */
#define VTSS_CPU_DST_INTR_IDENT3(ri) __REG(VTSS_TO_CPU,74U,0U,0U,ri,89U,1U,7U)

#define VTSS_F_CPU_DST_INTR_IDENT3_DST_INTR_IDENT3(x) (x)
#define VTSS_M_CPU_DST_INTR_IDENT3_DST_INTR_IDENT3    0xffffffffU
#define VTSS_X_CPU_DST_INTR_IDENT3_DST_INTR_IDENT3(x) (x)


/* CPU_EXT_SRC_INTR_POL  t_sz:1 ga:74, gw:113, ra:96, gc:1, rc:1  */
#define VTSS_CPU_EXT_SRC_INTR_POL __REG(VTSS_TO_CPU,74U,0U,0U,0U,96U,1U,1U)

#define VTSS_F_CPU_EXT_SRC_INTR_POL_EXT_SRC_INTR_POL(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_CPU_EXT_SRC_INTR_POL_EXT_SRC_INTR_POL    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_CPU_EXT_SRC_INTR_POL_EXT_SRC_INTR_POL(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* CPU_EXT_DST_INTR_POL  t_sz:1 ga:74, gw:113, ra:97, gc:1, rc:1  */
#define VTSS_CPU_EXT_DST_INTR_POL __REG(VTSS_TO_CPU,74U,0U,0U,0U,97U,1U,1U)

#define VTSS_F_CPU_EXT_DST_INTR_POL_EXT_DST_INTR_POL(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_CPU_EXT_DST_INTR_POL_EXT_DST_INTR_POL    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_CPU_EXT_DST_INTR_POL_EXT_DST_INTR_POL(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* CPU_EXT_DST_INTR_DRV  t_sz:1 ga:74, gw:113, ra:98, gc:1, rc:1  */
#define VTSS_CPU_EXT_DST_INTR_DRV __REG(VTSS_TO_CPU,74U,0U,0U,0U,98U,1U,1U)

#define VTSS_F_CPU_EXT_DST_INTR_DRV_EXT_DST_INTR_DRV(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_CPU_EXT_DST_INTR_DRV_EXT_DST_INTR_DRV    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_CPU_EXT_DST_INTR_DRV_EXT_DST_INTR_DRV(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* CPU_DEV_INTR_POL  t_sz:1 ga:74, gw:113, ra:99, gc:1, rc:1  */
#define VTSS_CPU_DEV_INTR_POL     __REG(VTSS_TO_CPU,74U,0U,0U,0U,99U,1U,1U)

#define VTSS_F_CPU_DEV_INTR_POL_DEV_INTR_POL(x)  VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_CPU_DEV_INTR_POL_DEV_INTR_POL     VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_CPU_DEV_INTR_POL_DEV_INTR_POL(x)  VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* CPU_DEV_INTR_RAW  t_sz:1 ga:74, gw:113, ra:100, gc:1, rc:1  */
#define VTSS_CPU_DEV_INTR_RAW     __REG(VTSS_TO_CPU,74U,0U,0U,0U,100U,1U,1U)

#define VTSS_F_CPU_DEV_INTR_RAW_DEV_INTR_RAW(x)  VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_CPU_DEV_INTR_RAW_DEV_INTR_RAW     VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_CPU_DEV_INTR_RAW_DEV_INTR_RAW(x)  VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* CPU_DEV_INTR_TRIGGER  t_sz:1 ga:74, gw:113, ra:101, gc:1, rc:2  */
#define VTSS_CPU_DEV_INTR_TRIGGER(ri) __REG(VTSS_TO_CPU,74U,0U,0U,ri,101U,1U,2U)

#define VTSS_F_CPU_DEV_INTR_TRIGGER_DEV_INTR_TRIGGER(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_CPU_DEV_INTR_TRIGGER_DEV_INTR_TRIGGER    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_CPU_DEV_INTR_TRIGGER_DEV_INTR_TRIGGER(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* CPU_DEV_INTR_STICKY  t_sz:1 ga:74, gw:113, ra:103, gc:1, rc:1  */
#define VTSS_CPU_DEV_INTR_STICKY  __REG(VTSS_TO_CPU,74U,0U,0U,0U,103U,1U,1U)

#define VTSS_F_CPU_DEV_INTR_STICKY_DEV_INTR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_CPU_DEV_INTR_STICKY_DEV_INTR_STICKY    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_CPU_DEV_INTR_STICKY_DEV_INTR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* CPU_DEV_INTR_BYPASS  t_sz:1 ga:74, gw:113, ra:104, gc:1, rc:1  */
#define VTSS_CPU_DEV_INTR_BYPASS  __REG(VTSS_TO_CPU,74U,0U,0U,0U,104U,1U,1U)

#define VTSS_F_CPU_DEV_INTR_BYPASS_DEV_INTR_BYPASS(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_CPU_DEV_INTR_BYPASS_DEV_INTR_BYPASS    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_CPU_DEV_INTR_BYPASS_DEV_INTR_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* CPU_DEV_INTR_ENA  t_sz:1 ga:74, gw:113, ra:105, gc:1, rc:1  */
#define VTSS_CPU_DEV_INTR_ENA     __REG(VTSS_TO_CPU,74U,0U,0U,0U,105U,1U,1U)

#define VTSS_F_CPU_DEV_INTR_ENA_DEV_INTR_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_CPU_DEV_INTR_ENA_DEV_INTR_ENA     VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_CPU_DEV_INTR_ENA_DEV_INTR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* CPU_DEV_INTR_IDENT  t_sz:1 ga:74, gw:113, ra:106, gc:1, rc:1  */
#define VTSS_CPU_DEV_INTR_IDENT   __REG(VTSS_TO_CPU,74U,0U,0U,0U,106U,1U,1U)

#define VTSS_F_CPU_DEV_INTR_IDENT_DEV_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_CPU_DEV_INTR_IDENT_DEV_INTR_IDENT    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_CPU_DEV_INTR_IDENT_DEV_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* CPU_MSIX_CFG  t_sz:1 ga:74, gw:113, ra:107, gc:1, rc:1  */
#define VTSS_CPU_MSIX_CFG         __REG(VTSS_TO_CPU,74U,0U,0U,0U,107U,1U,1U)

#define VTSS_F_CPU_MSIX_CFG_MSIX_ENA(x)          VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_CPU_MSIX_CFG_MSIX_ENA             VTSS_BIT(17U)
#define VTSS_X_CPU_MSIX_CFG_MSIX_ENA(x)          VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_CPU_MSIX_CFG_MSIX_DOORBELL_TC(x)  VTSS_ENCODE_BITFIELD(x,14U,3U)
#define VTSS_M_CPU_MSIX_CFG_MSIX_DOORBELL_TC     VTSS_ENCODE_BITMASK(14U,3U)
#define VTSS_X_CPU_MSIX_CFG_MSIX_DOORBELL_TC(x)  VTSS_EXTRACT_BITFIELD(x,14U,3U)

#define VTSS_F_CPU_MSIX_CFG_MSIX_DOORBELL_VF_ACTIVE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_CPU_MSIX_CFG_MSIX_DOORBELL_VF_ACTIVE    VTSS_BIT(13U)
#define VTSS_X_CPU_MSIX_CFG_MSIX_DOORBELL_VF_ACTIVE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_CPU_MSIX_CFG_MSIX_DOORBELL_VF(x)  VTSS_ENCODE_BITFIELD(x,5U,8U)
#define VTSS_M_CPU_MSIX_CFG_MSIX_DOORBELL_VF     VTSS_ENCODE_BITMASK(5U,8U)
#define VTSS_X_CPU_MSIX_CFG_MSIX_DOORBELL_VF(x)  VTSS_EXTRACT_BITFIELD(x,5U,8U)

#define VTSS_F_CPU_MSIX_CFG_MSIX_DOORBELL_PF(x)  VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_CPU_MSIX_CFG_MSIX_DOORBELL_PF     VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_CPU_MSIX_CFG_MSIX_DOORBELL_PF(x)  VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* CPU_MSIX_DOORBELL_ADDR  t_sz:1 ga:74, gw:113, ra:108, gc:1, rc:1  */
#define VTSS_CPU_MSIX_DOORBELL_ADDR __REG(VTSS_TO_CPU,74U,0U,0U,0U,108U,1U,1U)

#define VTSS_F_CPU_MSIX_DOORBELL_ADDR_MSIX_ADDRESS(x) (x)
#define VTSS_M_CPU_MSIX_DOORBELL_ADDR_MSIX_ADDRESS    0xffffffffU
#define VTSS_X_CPU_MSIX_DOORBELL_ADDR_MSIX_ADDRESS(x) (x)


/* CPU_MSIX_INTR_PENDING  t_sz:1 ga:74, gw:113, ra:109, gc:1, rc:1  */
#define VTSS_CPU_MSIX_INTR_PENDING __REG(VTSS_TO_CPU,74U,0U,0U,0U,109U,1U,1U)

#define VTSS_F_CPU_MSIX_INTR_PENDING_MSIX_INTR_PENDING(x) (x)
#define VTSS_M_CPU_MSIX_INTR_PENDING_MSIX_INTR_PENDING    0xffffffffU
#define VTSS_X_CPU_MSIX_INTR_PENDING_MSIX_INTR_PENDING(x) (x)


/* CPU_MSIX_INTR_PENDING1  t_sz:1 ga:74, gw:113, ra:110, gc:1, rc:1  */
#define VTSS_CPU_MSIX_INTR_PENDING1 __REG(VTSS_TO_CPU,74U,0U,0U,0U,110U,1U,1U)

#define VTSS_F_CPU_MSIX_INTR_PENDING1_MSIX_INTR_PENDING1(x) (x)
#define VTSS_M_CPU_MSIX_INTR_PENDING1_MSIX_INTR_PENDING1    0xffffffffU
#define VTSS_X_CPU_MSIX_INTR_PENDING1_MSIX_INTR_PENDING1(x) (x)


/* CPU_MSIX_INTR_PENDING2  t_sz:1 ga:74, gw:113, ra:111, gc:1, rc:1  */
#define VTSS_CPU_MSIX_INTR_PENDING2 __REG(VTSS_TO_CPU,74U,0U,0U,0U,111U,1U,1U)

#define VTSS_F_CPU_MSIX_INTR_PENDING2_MSIX_INTR_PENDING2(x) (x)
#define VTSS_M_CPU_MSIX_INTR_PENDING2_MSIX_INTR_PENDING2    0xffffffffU
#define VTSS_X_CPU_MSIX_INTR_PENDING2_MSIX_INTR_PENDING2(x) (x)


/* CPU_MSIX_INTR_PENDING3  t_sz:1 ga:74, gw:113, ra:112, gc:1, rc:1  */
#define VTSS_CPU_MSIX_INTR_PENDING3 __REG(VTSS_TO_CPU,74U,0U,0U,0U,112U,1U,1U)

#define VTSS_F_CPU_MSIX_INTR_PENDING3_MSIX_INTR_PENDING3(x) (x)
#define VTSS_M_CPU_MSIX_INTR_PENDING3_MSIX_INTR_PENDING3    0xffffffffU
#define VTSS_X_CPU_MSIX_INTR_PENDING3_MSIX_INTR_PENDING3(x) (x)


/* CPU_DDRCTRL_CLK  t_sz:1 ga:187, gw:7, ra:0, gc:1, rc:1  */
#define VTSS_CPU_DDRCTRL_CLK      __REG(VTSS_TO_CPU,187U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CPU_DDRCTRL_CLK_DDR_CLK_ENA(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_DDRCTRL_CLK_DDR_CLK_ENA       VTSS_BIT(0U)
#define VTSS_X_CPU_DDRCTRL_CLK_DDR_CLK_ENA(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_CPU_DDRCTRL_CLK_DDR_AXI0_CLK_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_DDRCTRL_CLK_DDR_AXI0_CLK_ENA    VTSS_BIT(1U)
#define VTSS_X_CPU_DDRCTRL_CLK_DDR_AXI0_CLK_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_DDRCTRL_CLK_DDR_AXI1_CLK_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CPU_DDRCTRL_CLK_DDR_AXI1_CLK_ENA    VTSS_BIT(2U)
#define VTSS_X_CPU_DDRCTRL_CLK_DDR_AXI1_CLK_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CPU_DDRCTRL_CLK_DDR_AXI2_CLK_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_CPU_DDRCTRL_CLK_DDR_AXI2_CLK_ENA    VTSS_BIT(3U)
#define VTSS_X_CPU_DDRCTRL_CLK_DDR_AXI2_CLK_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_CPU_DDRCTRL_CLK_DDR_APB_CLK_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_CPU_DDRCTRL_CLK_DDR_APB_CLK_ENA    VTSS_BIT(4U)
#define VTSS_X_CPU_DDRCTRL_CLK_DDR_APB_CLK_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_CPU_DDRCTRL_CLK_DDRPHY_CTL_CLK_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_CPU_DDRCTRL_CLK_DDRPHY_CTL_CLK_ENA    VTSS_BIT(5U)
#define VTSS_X_CPU_DDRCTRL_CLK_DDRPHY_CTL_CLK_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_CPU_DDRCTRL_CLK_DDRPHY_APB_CLK_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_CPU_DDRCTRL_CLK_DDRPHY_APB_CLK_ENA    VTSS_BIT(6U)
#define VTSS_X_CPU_DDRCTRL_CLK_DDRPHY_APB_CLK_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_CPU_DDRCTRL_CLK_RAM_RING_ENA(x)   VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_CPU_DDRCTRL_CLK_RAM_RING_ENA      VTSS_BIT(7U)
#define VTSS_X_CPU_DDRCTRL_CLK_RAM_RING_ENA(x)   VTSS_EXTRACT_BITFIELD(x,7U,1U)

/* CPU_DDRCTRL_RST  t_sz:1 ga:187, gw:7, ra:1, gc:1, rc:1  */
#define VTSS_CPU_DDRCTRL_RST      __REG(VTSS_TO_CPU,187U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_CPU_DDRCTRL_RST_DDRC_RST(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_DDRCTRL_RST_DDRC_RST          VTSS_BIT(0U)
#define VTSS_X_CPU_DDRCTRL_RST_DDRC_RST(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_CPU_DDRCTRL_RST_DDR_AXI0_RST(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_DDRCTRL_RST_DDR_AXI0_RST      VTSS_BIT(1U)
#define VTSS_X_CPU_DDRCTRL_RST_DDR_AXI0_RST(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_DDRCTRL_RST_DDR_AXI1_RST(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CPU_DDRCTRL_RST_DDR_AXI1_RST      VTSS_BIT(2U)
#define VTSS_X_CPU_DDRCTRL_RST_DDR_AXI1_RST(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CPU_DDRCTRL_RST_DDR_AXI2_RST(x)   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_CPU_DDRCTRL_RST_DDR_AXI2_RST      VTSS_BIT(3U)
#define VTSS_X_CPU_DDRCTRL_RST_DDR_AXI2_RST(x)   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_CPU_DDRCTRL_RST_DDR_APB_RST(x)    VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_CPU_DDRCTRL_RST_DDR_APB_RST       VTSS_BIT(4U)
#define VTSS_X_CPU_DDRCTRL_RST_DDR_APB_RST(x)    VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_CPU_DDRCTRL_RST_DDRPHY_CTL_RST(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_CPU_DDRCTRL_RST_DDRPHY_CTL_RST    VTSS_BIT(5U)
#define VTSS_X_CPU_DDRCTRL_RST_DDRPHY_CTL_RST(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_CPU_DDRCTRL_RST_FPGA_DDRPHY_SOFT_RST(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_CPU_DDRCTRL_RST_FPGA_DDRPHY_SOFT_RST    VTSS_BIT(6U)
#define VTSS_X_CPU_DDRCTRL_RST_FPGA_DDRPHY_SOFT_RST(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_CPU_DDRCTRL_RST_DDRPHY_APB_RST(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_CPU_DDRCTRL_RST_DDRPHY_APB_RST    VTSS_BIT(7U)
#define VTSS_X_CPU_DDRCTRL_RST_DDRPHY_APB_RST(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

/* CPU_DDRC_INTR_RAW_STAT  t_sz:1 ga:187, gw:7, ra:2, gc:1, rc:1  */
#define VTSS_CPU_DDRC_INTR_RAW_STAT __REG(VTSS_TO_CPU,187U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_CPU_DDRC_INTR_RAW_STAT_SBR_DONE_INTR_RAW_STAT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_DDRC_INTR_RAW_STAT_SBR_DONE_INTR_RAW_STAT    VTSS_BIT(0U)
#define VTSS_X_CPU_DDRC_INTR_RAW_STAT_SBR_DONE_INTR_RAW_STAT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_CPU_DDRC_INTR_RAW_STAT_ECC_CORRECTED_ERR_INTR_RAW_STAT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_DDRC_INTR_RAW_STAT_ECC_CORRECTED_ERR_INTR_RAW_STAT    VTSS_BIT(1U)
#define VTSS_X_CPU_DDRC_INTR_RAW_STAT_ECC_CORRECTED_ERR_INTR_RAW_STAT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_DDRC_INTR_RAW_STAT_ECC_UNCORRECTED_ERR_INTR_RAW_STAT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CPU_DDRC_INTR_RAW_STAT_ECC_UNCORRECTED_ERR_INTR_RAW_STAT    VTSS_BIT(2U)
#define VTSS_X_CPU_DDRC_INTR_RAW_STAT_ECC_UNCORRECTED_ERR_INTR_RAW_STAT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CPU_DDRC_INTR_RAW_STAT_ECC_AP_ERR_INTR_RAW_STAT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_CPU_DDRC_INTR_RAW_STAT_ECC_AP_ERR_INTR_RAW_STAT    VTSS_BIT(3U)
#define VTSS_X_CPU_DDRC_INTR_RAW_STAT_ECC_AP_ERR_INTR_RAW_STAT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_CPU_DDRC_INTR_RAW_STAT_DFI_ALERT_ERR_INTR_RAW_STAT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_CPU_DDRC_INTR_RAW_STAT_DFI_ALERT_ERR_INTR_RAW_STAT    VTSS_BIT(4U)
#define VTSS_X_CPU_DDRC_INTR_RAW_STAT_DFI_ALERT_ERR_INTR_RAW_STAT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* CPU_DDRC_INTR_MASK  t_sz:1 ga:187, gw:7, ra:3, gc:1, rc:1  */
#define VTSS_CPU_DDRC_INTR_MASK   __REG(VTSS_TO_CPU,187U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_CPU_DDRC_INTR_MASK_SBR_DONE_INTR_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_DDRC_INTR_MASK_SBR_DONE_INTR_MASK    VTSS_BIT(0U)
#define VTSS_X_CPU_DDRC_INTR_MASK_SBR_DONE_INTR_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_CPU_DDRC_INTR_MASK_ECC_CORRECTED_ERR_INTR_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_DDRC_INTR_MASK_ECC_CORRECTED_ERR_INTR_MASK    VTSS_BIT(1U)
#define VTSS_X_CPU_DDRC_INTR_MASK_ECC_CORRECTED_ERR_INTR_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_DDRC_INTR_MASK_ECC_UNCORRECTED_ERR_INTR_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CPU_DDRC_INTR_MASK_ECC_UNCORRECTED_ERR_INTR_MASK    VTSS_BIT(2U)
#define VTSS_X_CPU_DDRC_INTR_MASK_ECC_UNCORRECTED_ERR_INTR_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CPU_DDRC_INTR_MASK_ECC_AP_ERR_INTR_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_CPU_DDRC_INTR_MASK_ECC_AP_ERR_INTR_MASK    VTSS_BIT(3U)
#define VTSS_X_CPU_DDRC_INTR_MASK_ECC_AP_ERR_INTR_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_CPU_DDRC_INTR_MASK_DFI_ALERT_ERR_INTR_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_CPU_DDRC_INTR_MASK_DFI_ALERT_ERR_INTR_MASK    VTSS_BIT(4U)
#define VTSS_X_CPU_DDRC_INTR_MASK_DFI_ALERT_ERR_INTR_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* CPU_DDRC_INTR_MASKED_STAT  t_sz:1 ga:187, gw:7, ra:4, gc:1, rc:1  */
#define VTSS_CPU_DDRC_INTR_MASKED_STAT __REG(VTSS_TO_CPU,187U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_CPU_DDRC_INTR_MASKED_STAT_SBR_DONE_INTR_STAT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_DDRC_INTR_MASKED_STAT_SBR_DONE_INTR_STAT    VTSS_BIT(0U)
#define VTSS_X_CPU_DDRC_INTR_MASKED_STAT_SBR_DONE_INTR_STAT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_CPU_DDRC_INTR_MASKED_STAT_ECC_CORRECTED_ERR_INTR_STAT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_DDRC_INTR_MASKED_STAT_ECC_CORRECTED_ERR_INTR_STAT    VTSS_BIT(1U)
#define VTSS_X_CPU_DDRC_INTR_MASKED_STAT_ECC_CORRECTED_ERR_INTR_STAT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_DDRC_INTR_MASKED_STAT_ECC_UNCORRECTED_ERR_INTR_STAT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CPU_DDRC_INTR_MASKED_STAT_ECC_UNCORRECTED_ERR_INTR_STAT    VTSS_BIT(2U)
#define VTSS_X_CPU_DDRC_INTR_MASKED_STAT_ECC_UNCORRECTED_ERR_INTR_STAT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CPU_DDRC_INTR_MASKED_STAT_ECC_AP_ERR_INTR_STAT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_CPU_DDRC_INTR_MASKED_STAT_ECC_AP_ERR_INTR_STAT    VTSS_BIT(3U)
#define VTSS_X_CPU_DDRC_INTR_MASKED_STAT_ECC_AP_ERR_INTR_STAT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_CPU_DDRC_INTR_MASKED_STAT_DFI_ALERT_ERR_INTR_STAT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_CPU_DDRC_INTR_MASKED_STAT_DFI_ALERT_ERR_INTR_STAT    VTSS_BIT(4U)
#define VTSS_X_CPU_DDRC_INTR_MASKED_STAT_DFI_ALERT_ERR_INTR_STAT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* CPU_DRAM0_MPR_PAGE_STAT  t_sz:1 ga:187, gw:7, ra:5, gc:1, rc:1  */
#define VTSS_CPU_DRAM0_MPR_PAGE_STAT __REG(VTSS_TO_CPU,187U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_CPU_DRAM0_MPR_PAGE_STAT_DRAM0_MPR_PAGE_DATA(x) (x)
#define VTSS_M_CPU_DRAM0_MPR_PAGE_STAT_DRAM0_MPR_PAGE_DATA    0xffffffffU
#define VTSS_X_CPU_DRAM0_MPR_PAGE_STAT_DRAM0_MPR_PAGE_DATA(x) (x)


/* CPU_DRAM1_MPR_PAGE_STAT  t_sz:1 ga:187, gw:7, ra:6, gc:1, rc:1  */
#define VTSS_CPU_DRAM1_MPR_PAGE_STAT __REG(VTSS_TO_CPU,187U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_CPU_DRAM1_MPR_PAGE_STAT_DRAM1_MPR_PAGE_DATA(x) (x)
#define VTSS_M_CPU_DRAM1_MPR_PAGE_STAT_DRAM1_MPR_PAGE_DATA    0xffffffffU
#define VTSS_X_CPU_DRAM1_MPR_PAGE_STAT_DRAM1_MPR_PAGE_DATA(x) (x)


/* CPU_CLK_GATING  t_sz:1 ga:194, gw:7, ra:0, gc:1, rc:1  */
#define VTSS_CPU_CLK_GATING       __REG(VTSS_TO_CPU,194U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CPU_CLK_GATING_USB_DRD_CLK_GATING(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_CPU_CLK_GATING_USB_DRD_CLK_GATING    VTSS_BIT(10U)
#define VTSS_X_CPU_CLK_GATING_USB_DRD_CLK_GATING(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_CPU_CLK_GATING_MCRAMC_CLK_GATING(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_CPU_CLK_GATING_MCRAMC_CLK_GATING    VTSS_BIT(9U)
#define VTSS_X_CPU_CLK_GATING_MCRAMC_CLK_GATING(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_CPU_CLK_GATING_HMATRIX_CLK_GATING(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_CPU_CLK_GATING_HMATRIX_CLK_GATING    VTSS_BIT(8U)
#define VTSS_X_CPU_CLK_GATING_HMATRIX_CLK_GATING(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_CPU_CLK_GATING_HBRIDGE_CLK_GATING(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_CPU_CLK_GATING_HBRIDGE_CLK_GATING    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_CPU_CLK_GATING_HBRIDGE_CLK_GATING(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* CPU_AHBLITE2AXI  t_sz:1 ga:194, gw:7, ra:1, gc:1, rc:1  */
#define VTSS_CPU_AHBLITE2AXI      __REG(VTSS_TO_CPU,194U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_CPU_AHBLITE2AXI_AHBLITE2AXI_PFETCH8(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_AHBLITE2AXI_AHBLITE2AXI_PFETCH8    VTSS_BIT(0U)
#define VTSS_X_CPU_AHBLITE2AXI_AHBLITE2AXI_PFETCH8(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_TZAESB  t_sz:1 ga:194, gw:7, ra:2, gc:1, rc:1  */
#define VTSS_CPU_TZAESB           __REG(VTSS_TO_CPU,194U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_CPU_TZAESB_TZAESB_LITE_EN(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_TZAESB_TZAESB_LITE_EN         VTSS_BIT(0U)
#define VTSS_X_CPU_TZAESB_TZAESB_LITE_EN(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_MCAN  t_sz:1 ga:194, gw:7, ra:3, gc:1, rc:1  */
#define VTSS_CPU_MCAN             __REG(VTSS_TO_CPU,194U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_CPU_MCAN_MCAN_AHB_CACHABLE(x)     VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_CPU_MCAN_MCAN_AHB_CACHABLE        VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_CPU_MCAN_MCAN_AHB_CACHABLE(x)     VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_CPU_MCAN_MCAN_AHB_BUFFERABLE(x)   VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_CPU_MCAN_MCAN_AHB_BUFFERABLE      VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_CPU_MCAN_MCAN_AHB_BUFFERABLE(x)   VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* CPU_HICM  t_sz:1 ga:194, gw:7, ra:4, gc:1, rc:1  */
#define VTSS_CPU_HICM             __REG(VTSS_TO_CPU,194U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_CPU_HICM_HICM_AHB_CACHABLE(x)     VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_CPU_HICM_HICM_AHB_CACHABLE        VTSS_BIT(8U)
#define VTSS_X_CPU_HICM_HICM_AHB_CACHABLE(x)     VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_CPU_HICM_HICM_AHB_BUFFERABLE(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_HICM_HICM_AHB_BUFFERABLE      VTSS_BIT(0U)
#define VTSS_X_CPU_HICM_HICM_AHB_BUFFERABLE(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_UDDR  t_sz:1 ga:194, gw:7, ra:6, gc:1, rc:1  */
#define VTSS_CPU_UDDR             __REG(VTSS_TO_CPU,194U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_CPU_UDDR_AXI_READ_QOS(x)          VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_CPU_UDDR_AXI_READ_QOS             VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_CPU_UDDR_AXI_READ_QOS(x)          VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_CPU_UDDR_AXI_WRITE_QOS(x)         VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_CPU_UDDR_AXI_WRITE_QOS            VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_CPU_UDDR_AXI_WRITE_QOS(x)         VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* FDMA_FDMA_CH_ACTIVATE  t_sz:1 ga:2, gw:112, ra:0, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_CH_ACTIVATE __REG(VTSS_TO_FDMA,2U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_FDMA_FDMA_CH_ACTIVATE_CH_ACTIVATE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_CH_ACTIVATE_CH_ACTIVATE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_CH_ACTIVATE_CH_ACTIVATE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_CH_RELOAD  t_sz:1 ga:2, gw:112, ra:1, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_CH_RELOAD  __REG(VTSS_TO_FDMA,2U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_FDMA_FDMA_CH_RELOAD_CH_RELOAD(x)  VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_CH_RELOAD_CH_RELOAD     VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_CH_RELOAD_CH_RELOAD(x)  VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_CH_DISABLE  t_sz:1 ga:2, gw:112, ra:2, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_CH_DISABLE __REG(VTSS_TO_FDMA,2U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_FDMA_FDMA_CH_DISABLE_CH_DISABLE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_CH_DISABLE_CH_DISABLE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_CH_DISABLE_CH_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_CH_FORCEDIS  t_sz:1 ga:2, gw:112, ra:3, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_CH_FORCEDIS __REG(VTSS_TO_FDMA,2U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_FDMA_FDMA_CH_FORCEDIS_CH_FORCEDIS(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_CH_FORCEDIS_CH_FORCEDIS    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_CH_FORCEDIS_CH_FORCEDIS(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_CH_DB_DISCARD  t_sz:1 ga:2, gw:112, ra:4, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_CH_DB_DISCARD __REG(VTSS_TO_FDMA,2U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_FDMA_FDMA_CH_DB_DISCARD_DB_DISCARD(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_CH_DB_DISCARD_DB_DISCARD    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_CH_DB_DISCARD_DB_DISCARD(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_CH_CNT  t_sz:1 ga:2, gw:112, ra:5, gc:1, rc:8  */
#define VTSS_FDMA_FDMA_CH_CNT(ri) __REG(VTSS_TO_FDMA,2U,0U,0U,ri,5U,1U,8U)

#define VTSS_F_FDMA_FDMA_CH_CNT_CH_CNT_FRM(x)    VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_FDMA_FDMA_CH_CNT_CH_CNT_FRM       VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_FDMA_FDMA_CH_CNT_CH_CNT_FRM(x)    VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_FDMA_FDMA_CH_CNT_CH_CNT_DB_INTR(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_FDMA_FDMA_CH_CNT_CH_CNT_DB_INTR    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_FDMA_FDMA_CH_CNT_CH_CNT_DB_INTR(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_FDMA_FDMA_CH_CNT_CH_CNT_DCB(x)    VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_CH_CNT_CH_CNT_DCB       VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_CH_CNT_CH_CNT_DCB(x)    VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_DCB_LLP  t_sz:1 ga:2, gw:112, ra:13, gc:1, rc:8  */
#define VTSS_FDMA_FDMA_DCB_LLP(ri) __REG(VTSS_TO_FDMA,2U,0U,0U,ri,13U,1U,8U)

#define VTSS_F_FDMA_FDMA_DCB_LLP_LLP(x)          (x)
#define VTSS_M_FDMA_FDMA_DCB_LLP_LLP             0xffffffffU
#define VTSS_X_FDMA_FDMA_DCB_LLP_LLP(x)          (x)


/* FDMA_FDMA_DCB_LLP1  t_sz:1 ga:2, gw:112, ra:21, gc:1, rc:8  */
#define VTSS_FDMA_FDMA_DCB_LLP1(ri) __REG(VTSS_TO_FDMA,2U,0U,0U,ri,21U,1U,8U)

#define VTSS_F_FDMA_FDMA_DCB_LLP1_LLP1(x)        (x)
#define VTSS_M_FDMA_FDMA_DCB_LLP1_LLP1           0xffffffffU
#define VTSS_X_FDMA_FDMA_DCB_LLP1_LLP1(x)        (x)


/* FDMA_FDMA_DCB_LLP_PREV  t_sz:1 ga:2, gw:112, ra:29, gc:1, rc:8  */
#define VTSS_FDMA_FDMA_DCB_LLP_PREV(ri) __REG(VTSS_TO_FDMA,2U,0U,0U,ri,29U,1U,8U)

#define VTSS_F_FDMA_FDMA_DCB_LLP_PREV_LLP_PREV(x) (x)
#define VTSS_M_FDMA_FDMA_DCB_LLP_PREV_LLP_PREV    0xffffffffU
#define VTSS_X_FDMA_FDMA_DCB_LLP_PREV_LLP_PREV(x) (x)


/* FDMA_FDMA_DCB_LLP_PREV1  t_sz:1 ga:2, gw:112, ra:37, gc:1, rc:8  */
#define VTSS_FDMA_FDMA_DCB_LLP_PREV1(ri) __REG(VTSS_TO_FDMA,2U,0U,0U,ri,37U,1U,8U)

#define VTSS_F_FDMA_FDMA_DCB_LLP_PREV1_LLP_PREV1(x) (x)
#define VTSS_M_FDMA_FDMA_DCB_LLP_PREV1_LLP_PREV1    0xffffffffU
#define VTSS_X_FDMA_FDMA_DCB_LLP_PREV1_LLP_PREV1(x) (x)


/* FDMA_FDMA_CH_ACTIVE  t_sz:1 ga:2, gw:112, ra:45, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_CH_ACTIVE  __REG(VTSS_TO_FDMA,2U,0U,0U,0U,45U,1U,1U)

#define VTSS_F_FDMA_FDMA_CH_ACTIVE_CH_ACTIVE(x)  VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_CH_ACTIVE_CH_ACTIVE     VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_CH_ACTIVE_CH_ACTIVE(x)  VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_CH_PENDING  t_sz:1 ga:2, gw:112, ra:46, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_CH_PENDING __REG(VTSS_TO_FDMA,2U,0U,0U,0U,46U,1U,1U)

#define VTSS_F_FDMA_FDMA_CH_PENDING_CH_PENDING(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_CH_PENDING_CH_PENDING    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_CH_PENDING_CH_PENDING(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_CH_IDLE  t_sz:1 ga:2, gw:112, ra:47, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_CH_IDLE    __REG(VTSS_TO_FDMA,2U,0U,0U,0U,47U,1U,1U)

#define VTSS_F_FDMA_FDMA_CH_IDLE_CH_IDLE(x)      VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_CH_IDLE_CH_IDLE         VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_CH_IDLE_CH_IDLE(x)      VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_CH_STATUS  t_sz:1 ga:2, gw:112, ra:48, gc:1, rc:8  */
#define VTSS_FDMA_FDMA_CH_STATUS(ri) __REG(VTSS_TO_FDMA,2U,0U,0U,ri,48U,1U,8U)

#define VTSS_F_FDMA_FDMA_CH_STATUS_CH_FILL_LVL(x) VTSS_ENCODE_BITFIELD(x,2U,4U)
#define VTSS_M_FDMA_FDMA_CH_STATUS_CH_FILL_LVL    VTSS_ENCODE_BITMASK(2U,4U)
#define VTSS_X_FDMA_FDMA_CH_STATUS_CH_FILL_LVL(x) VTSS_EXTRACT_BITFIELD(x,2U,4U)

#define VTSS_F_FDMA_FDMA_CH_STATUS_CH_ERR_DCB_WRD128_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_FDMA_FDMA_CH_STATUS_CH_ERR_DCB_WRD128_IDX    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_FDMA_FDMA_CH_STATUS_CH_ERR_DCB_WRD128_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* FDMA_FDMA_CH_CFG  t_sz:1 ga:2, gw:112, ra:56, gc:1, rc:8  */
#define VTSS_FDMA_FDMA_CH_CFG(ri) __REG(VTSS_TO_FDMA,2U,0U,0U,ri,56U,1U,8U)

#define VTSS_F_FDMA_FDMA_CH_CFG_CH_XTR_STATUS_MODE(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_FDMA_FDMA_CH_CFG_CH_XTR_STATUS_MODE    VTSS_BIT(5U)
#define VTSS_X_FDMA_FDMA_CH_CFG_CH_XTR_STATUS_MODE(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_FDMA_FDMA_CH_CFG_CH_INTR_DB_EOF_ONLY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_FDMA_FDMA_CH_CFG_CH_INTR_DB_EOF_ONLY    VTSS_BIT(4U)
#define VTSS_X_FDMA_FDMA_CH_CFG_CH_INTR_DB_EOF_ONLY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_FDMA_FDMA_CH_CFG_CH_INJ_PORT(x)   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_FDMA_FDMA_CH_CFG_CH_INJ_PORT      VTSS_BIT(3U)
#define VTSS_X_FDMA_FDMA_CH_CFG_CH_INJ_PORT(x)   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_FDMA_FDMA_CH_CFG_CH_DCB_DB_CNT(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_FDMA_FDMA_CH_CFG_CH_DCB_DB_CNT    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_FDMA_FDMA_CH_CFG_CH_DCB_DB_CNT(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_FDMA_FDMA_CH_CFG_CH_MEM(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FDMA_FDMA_CH_CFG_CH_MEM           VTSS_BIT(0U)
#define VTSS_X_FDMA_FDMA_CH_CFG_CH_MEM(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FDMA_FDMA_CH_TRANSLATE  t_sz:1 ga:2, gw:112, ra:64, gc:1, rc:8  */
#define VTSS_FDMA_FDMA_CH_TRANSLATE(ri) __REG(VTSS_TO_FDMA,2U,0U,0U,ri,64U,1U,8U)

#define VTSS_F_FDMA_FDMA_CH_TRANSLATE_OFFSET(x)  VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_FDMA_FDMA_CH_TRANSLATE_OFFSET     VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_FDMA_FDMA_CH_TRANSLATE_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* FDMA_FDMA_CH_INJ_TOKEN_CNT  t_sz:1 ga:2, gw:112, ra:72, gc:1, rc:6  */
#define VTSS_FDMA_FDMA_CH_INJ_TOKEN_CNT(ri) __REG(VTSS_TO_FDMA,2U,0U,0U,ri,72U,1U,6U)

#define VTSS_F_FDMA_FDMA_CH_INJ_TOKEN_CNT_CH_INJ_TOKEN_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_CH_INJ_TOKEN_CNT_CH_INJ_TOKEN_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_CH_INJ_TOKEN_CNT_CH_INJ_TOKEN_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_CH_INJ_TOKEN_TICK_RLD  t_sz:1 ga:2, gw:112, ra:78, gc:1, rc:6  */
#define VTSS_FDMA_FDMA_CH_INJ_TOKEN_TICK_RLD(ri) __REG(VTSS_TO_FDMA,2U,0U,0U,ri,78U,1U,6U)

#define VTSS_F_FDMA_FDMA_CH_INJ_TOKEN_TICK_RLD_CH_INJ_TOKEN_TICK_RLD(x) (x)
#define VTSS_M_FDMA_FDMA_CH_INJ_TOKEN_TICK_RLD_CH_INJ_TOKEN_TICK_RLD    0xffffffffU
#define VTSS_X_FDMA_FDMA_CH_INJ_TOKEN_TICK_RLD_CH_INJ_TOKEN_TICK_RLD(x) (x)


/* FDMA_FDMA_CH_INJ_TOKEN_TICK_CNT  t_sz:1 ga:2, gw:112, ra:84, gc:1, rc:6  */
#define VTSS_FDMA_FDMA_CH_INJ_TOKEN_TICK_CNT(ri) __REG(VTSS_TO_FDMA,2U,0U,0U,ri,84U,1U,6U)

#define VTSS_F_FDMA_FDMA_CH_INJ_TOKEN_TICK_CNT_CH_INJ_TOKEN_TICK_CNT(x) (x)
#define VTSS_M_FDMA_FDMA_CH_INJ_TOKEN_TICK_CNT_CH_INJ_TOKEN_TICK_CNT    0xffffffffU
#define VTSS_X_FDMA_FDMA_CH_INJ_TOKEN_TICK_CNT_CH_INJ_TOKEN_TICK_CNT(x) (x)


/* FDMA_FDMA_INJ_CFG  t_sz:1 ga:2, gw:112, ra:90, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_INJ_CFG    __REG(VTSS_TO_FDMA,2U,0U,0U,0U,90U,1U,1U)

#define VTSS_F_FDMA_FDMA_INJ_CFG_TAXI_EOF_SOF_MIN_WRD(x) VTSS_ENCODE_BITFIELD(x,11U,4U)
#define VTSS_M_FDMA_FDMA_INJ_CFG_TAXI_EOF_SOF_MIN_WRD    VTSS_ENCODE_BITMASK(11U,4U)
#define VTSS_X_FDMA_FDMA_INJ_CFG_TAXI_EOF_SOF_MIN_WRD(x) VTSS_EXTRACT_BITFIELD(x,11U,4U)

#define VTSS_F_FDMA_FDMA_INJ_CFG_INJ_ARB_SAT(x)  VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_FDMA_FDMA_INJ_CFG_INJ_ARB_SAT     VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_FDMA_FDMA_INJ_CFG_INJ_ARB_SAT(x)  VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* FDMA_FDMA_XTR_CFG  t_sz:1 ga:2, gw:112, ra:91, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_XTR_CFG    __REG(VTSS_TO_FDMA,2U,0U,0U,0U,91U,1U,1U)

#define VTSS_F_FDMA_FDMA_XTR_CFG_XTR_FIFO_WM(x)  VTSS_ENCODE_BITFIELD(x,11U,5U)
#define VTSS_M_FDMA_FDMA_XTR_CFG_XTR_FIFO_WM     VTSS_ENCODE_BITMASK(11U,5U)
#define VTSS_X_FDMA_FDMA_XTR_CFG_XTR_FIFO_WM(x)  VTSS_EXTRACT_BITFIELD(x,11U,5U)

#define VTSS_F_FDMA_FDMA_XTR_CFG_XTR_ARB_SAT(x)  VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_FDMA_FDMA_XTR_CFG_XTR_ARB_SAT     VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_FDMA_FDMA_XTR_CFG_XTR_ARB_SAT(x)  VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* FDMA_FDMA_PORT_CFG  t_sz:1 ga:2, gw:112, ra:92, gc:1, rc:2  */
#define VTSS_FDMA_FDMA_PORT_CFG(ri) __REG(VTSS_TO_FDMA,2U,0U,0U,ri,92U,1U,2U)

#define VTSS_F_FDMA_FDMA_PORT_CFG_INJ_FCS_PAD_EN(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_FDMA_FDMA_PORT_CFG_INJ_FCS_PAD_EN    VTSS_BIT(8U)
#define VTSS_X_FDMA_FDMA_PORT_CFG_INJ_FCS_PAD_EN(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_FDMA_FDMA_PORT_CFG_INJ_FRM_MIN_LEN(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_PORT_CFG_INJ_FRM_MIN_LEN    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_PORT_CFG_INJ_FRM_MIN_LEN(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_PORT_CTRL  t_sz:1 ga:2, gw:112, ra:94, gc:1, rc:2  */
#define VTSS_FDMA_FDMA_PORT_CTRL(ri) __REG(VTSS_TO_FDMA,2U,0U,0U,ri,94U,1U,2U)

#define VTSS_F_FDMA_FDMA_PORT_CTRL_INJ_STOP(x)   VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_FDMA_FDMA_PORT_CTRL_INJ_STOP      VTSS_BIT(4U)
#define VTSS_X_FDMA_FDMA_PORT_CTRL_INJ_STOP(x)   VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_FDMA_FDMA_PORT_CTRL_INJ_STOP_FORCE(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_FDMA_FDMA_PORT_CTRL_INJ_STOP_FORCE    VTSS_BIT(3U)
#define VTSS_X_FDMA_FDMA_PORT_CTRL_INJ_STOP_FORCE(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_FDMA_FDMA_PORT_CTRL_XTR_STOP(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_FDMA_FDMA_PORT_CTRL_XTR_STOP      VTSS_BIT(2U)
#define VTSS_X_FDMA_FDMA_PORT_CTRL_XTR_STOP(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_FDMA_FDMA_PORT_CTRL_XTR_BUF_IS_EMPTY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_FDMA_FDMA_PORT_CTRL_XTR_BUF_IS_EMPTY    VTSS_BIT(1U)
#define VTSS_X_FDMA_FDMA_PORT_CTRL_XTR_BUF_IS_EMPTY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_FDMA_FDMA_PORT_CTRL_XTR_BUF_RST(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FDMA_FDMA_PORT_CTRL_XTR_BUF_RST    VTSS_BIT(0U)
#define VTSS_X_FDMA_FDMA_PORT_CTRL_XTR_BUF_RST(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FDMA_FDMA_INTR_DCB  t_sz:1 ga:2, gw:112, ra:96, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_INTR_DCB   __REG(VTSS_TO_FDMA,2U,0U,0U,0U,96U,1U,1U)

#define VTSS_F_FDMA_FDMA_INTR_DCB_INTR_DCB(x)    VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_INTR_DCB_INTR_DCB       VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_INTR_DCB_INTR_DCB(x)    VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_INTR_DCB_ENA  t_sz:1 ga:2, gw:112, ra:97, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_INTR_DCB_ENA __REG(VTSS_TO_FDMA,2U,0U,0U,0U,97U,1U,1U)

#define VTSS_F_FDMA_FDMA_INTR_DCB_ENA_INTR_DCB_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_INTR_DCB_ENA_INTR_DCB_ENA    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_INTR_DCB_ENA_INTR_DCB_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_INTR_DB  t_sz:1 ga:2, gw:112, ra:98, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_INTR_DB    __REG(VTSS_TO_FDMA,2U,0U,0U,0U,98U,1U,1U)

#define VTSS_F_FDMA_FDMA_INTR_DB_INTR_DB(x)      VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_INTR_DB_INTR_DB         VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_INTR_DB_INTR_DB(x)      VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_INTR_DB_ENA  t_sz:1 ga:2, gw:112, ra:99, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_INTR_DB_ENA __REG(VTSS_TO_FDMA,2U,0U,0U,0U,99U,1U,1U)

#define VTSS_F_FDMA_FDMA_INTR_DB_ENA_INTR_DB_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_INTR_DB_ENA_INTR_DB_ENA    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_INTR_DB_ENA_INTR_DB_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_INTR_ERR  t_sz:1 ga:2, gw:112, ra:100, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_INTR_ERR   __REG(VTSS_TO_FDMA,2U,0U,0U,0U,100U,1U,1U)

#define VTSS_F_FDMA_FDMA_INTR_ERR_INTR_PORT_ERR(x) VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_FDMA_FDMA_INTR_ERR_INTR_PORT_ERR    VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_FDMA_FDMA_INTR_ERR_INTR_PORT_ERR(x) VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_FDMA_FDMA_INTR_ERR_INTR_CH_ERR(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_INTR_ERR_INTR_CH_ERR    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_INTR_ERR_INTR_CH_ERR(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_INTR_ENA  t_sz:1 ga:2, gw:112, ra:101, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_INTR_ENA   __REG(VTSS_TO_FDMA,2U,0U,0U,0U,101U,1U,1U)

#define VTSS_F_FDMA_FDMA_INTR_ENA_INTR_PORT_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_FDMA_FDMA_INTR_ENA_INTR_PORT_ENA    VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_FDMA_FDMA_INTR_ENA_INTR_PORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_FDMA_FDMA_INTR_ENA_INTR_CH_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_INTR_ENA_INTR_CH_ENA    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_INTR_ENA_INTR_CH_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_INTR_IDENT  t_sz:1 ga:2, gw:112, ra:102, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_INTR_IDENT __REG(VTSS_TO_FDMA,2U,0U,0U,0U,102U,1U,1U)

#define VTSS_F_FDMA_FDMA_INTR_IDENT_INTR_PORT_IDENT(x) VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_FDMA_FDMA_INTR_IDENT_INTR_PORT_IDENT    VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_FDMA_FDMA_INTR_IDENT_INTR_PORT_IDENT(x) VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_FDMA_FDMA_INTR_IDENT_INTR_CH_IDENT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_INTR_IDENT_INTR_CH_IDENT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_INTR_IDENT_INTR_CH_IDENT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_ERRORS  t_sz:1 ga:2, gw:112, ra:103, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_ERRORS     __REG(VTSS_TO_FDMA,2U,0U,0U,0U,103U,1U,1U)

#define VTSS_F_FDMA_FDMA_ERRORS_ERR_XTR_WR(x)    VTSS_ENCODE_BITFIELD(x,30U,2U)
#define VTSS_M_FDMA_FDMA_ERRORS_ERR_XTR_WR       VTSS_ENCODE_BITMASK(30U,2U)
#define VTSS_X_FDMA_FDMA_ERRORS_ERR_XTR_WR(x)    VTSS_EXTRACT_BITFIELD(x,30U,2U)

#define VTSS_F_FDMA_FDMA_ERRORS_ERR_XTR_OVF(x)   VTSS_ENCODE_BITFIELD(x,28U,2U)
#define VTSS_M_FDMA_FDMA_ERRORS_ERR_XTR_OVF      VTSS_ENCODE_BITMASK(28U,2U)
#define VTSS_X_FDMA_FDMA_ERRORS_ERR_XTR_OVF(x)   VTSS_EXTRACT_BITFIELD(x,28U,2U)

#define VTSS_F_FDMA_FDMA_ERRORS_ERR_XTR_TAXI32_OVF(x) VTSS_ENCODE_BITFIELD(x,26U,2U)
#define VTSS_M_FDMA_FDMA_ERRORS_ERR_XTR_TAXI32_OVF    VTSS_ENCODE_BITMASK(26U,2U)
#define VTSS_X_FDMA_FDMA_ERRORS_ERR_XTR_TAXI32_OVF(x) VTSS_EXTRACT_BITFIELD(x,26U,2U)

#define VTSS_F_FDMA_FDMA_ERRORS_ERR_DCB_XTR_DATAL(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_FDMA_FDMA_ERRORS_ERR_DCB_XTR_DATAL    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_FDMA_FDMA_ERRORS_ERR_DCB_XTR_DATAL(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_FDMA_FDMA_ERRORS_ERR_DCB_RD(x)    VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_FDMA_FDMA_ERRORS_ERR_DCB_RD       VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_FDMA_FDMA_ERRORS_ERR_DCB_RD(x)    VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_FDMA_FDMA_ERRORS_ERR_INJ_RD(x)    VTSS_ENCODE_BITFIELD(x,10U,6U)
#define VTSS_M_FDMA_FDMA_ERRORS_ERR_INJ_RD       VTSS_ENCODE_BITMASK(10U,6U)
#define VTSS_X_FDMA_FDMA_ERRORS_ERR_INJ_RD(x)    VTSS_EXTRACT_BITFIELD(x,10U,6U)

#define VTSS_F_FDMA_FDMA_ERRORS_ERR_INJ_OUT_OF_SYNC(x) VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_FDMA_FDMA_ERRORS_ERR_INJ_OUT_OF_SYNC    VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_FDMA_FDMA_ERRORS_ERR_INJ_OUT_OF_SYNC(x) VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_FDMA_FDMA_ERRORS_ERR_CH_WR(x)     VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_ERRORS_ERR_CH_WR        VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_ERRORS_ERR_CH_WR(x)     VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_ERRORS_2  t_sz:1 ga:2, gw:112, ra:104, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_ERRORS_2   __REG(VTSS_TO_FDMA,2U,0U,0U,0U,104U,1U,1U)

#define VTSS_F_FDMA_FDMA_ERRORS_2_ERR_XTR_FRAG(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_FDMA_FDMA_ERRORS_2_ERR_XTR_FRAG    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_FDMA_FDMA_ERRORS_2_ERR_XTR_FRAG(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* FDMA_FDMA_IDLECNT  t_sz:1 ga:2, gw:112, ra:105, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_IDLECNT    __REG(VTSS_TO_FDMA,2U,0U,0U,0U,105U,1U,1U)

#define VTSS_F_FDMA_FDMA_IDLECNT_IDLECNT(x)      VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_FDMA_FDMA_IDLECNT_IDLECNT         VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_FDMA_FDMA_IDLECNT_IDLECNT(x)      VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* FDMA_FDMA_CTRL  t_sz:1 ga:2, gw:112, ra:106, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_CTRL       __REG(VTSS_TO_FDMA,2U,0U,0U,0U,106U,1U,1U)

#define VTSS_F_FDMA_FDMA_CTRL_NRESET(x)          VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FDMA_FDMA_CTRL_NRESET             VTSS_BIT(0U)
#define VTSS_X_FDMA_FDMA_CTRL_NRESET(x)          VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FDMA_FDMA_INTR_DCB_ENA_SET  t_sz:1 ga:2, gw:112, ra:107, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_INTR_DCB_ENA_SET __REG(VTSS_TO_FDMA,2U,0U,0U,0U,107U,1U,1U)

#define VTSS_F_FDMA_FDMA_INTR_DCB_ENA_SET_INTR_DCB_ENA_SET(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_INTR_DCB_ENA_SET_INTR_DCB_ENA_SET    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_INTR_DCB_ENA_SET_INTR_DCB_ENA_SET(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_INTR_DCB_ENA_CLR  t_sz:1 ga:2, gw:112, ra:108, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_INTR_DCB_ENA_CLR __REG(VTSS_TO_FDMA,2U,0U,0U,0U,108U,1U,1U)

#define VTSS_F_FDMA_FDMA_INTR_DCB_ENA_CLR_INTR_DCB_ENA_CLR(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_INTR_DCB_ENA_CLR_INTR_DCB_ENA_CLR    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_INTR_DCB_ENA_CLR_INTR_DCB_ENA_CLR(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_INTR_DB_ENA_SET  t_sz:1 ga:2, gw:112, ra:109, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_INTR_DB_ENA_SET __REG(VTSS_TO_FDMA,2U,0U,0U,0U,109U,1U,1U)

#define VTSS_F_FDMA_FDMA_INTR_DB_ENA_SET_INTR_DB_ENA_SET(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_INTR_DB_ENA_SET_INTR_DB_ENA_SET    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_INTR_DB_ENA_SET_INTR_DB_ENA_SET(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_INTR_DB_ENA_CLR  t_sz:1 ga:2, gw:112, ra:110, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_INTR_DB_ENA_CLR __REG(VTSS_TO_FDMA,2U,0U,0U,0U,110U,1U,1U)

#define VTSS_F_FDMA_FDMA_INTR_DB_ENA_CLR_INTR_DB_ENA_CLR(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_INTR_DB_ENA_CLR_INTR_DB_ENA_CLR    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_INTR_DB_ENA_CLR_INTR_DB_ENA_CLR(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_INTR_IDENT2  t_sz:1 ga:2, gw:112, ra:111, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_INTR_IDENT2 __REG(VTSS_TO_FDMA,2U,0U,0U,0U,111U,1U,1U)

#define VTSS_F_FDMA_FDMA_INTR_IDENT2_INTR_DCB_IDENT(x) VTSS_ENCODE_BITFIELD(x,18U,8U)
#define VTSS_M_FDMA_FDMA_INTR_IDENT2_INTR_DCB_IDENT    VTSS_ENCODE_BITMASK(18U,8U)
#define VTSS_X_FDMA_FDMA_INTR_IDENT2_INTR_DCB_IDENT(x) VTSS_EXTRACT_BITFIELD(x,18U,8U)

#define VTSS_F_FDMA_FDMA_INTR_IDENT2_INTR_DB_IDENT(x) VTSS_ENCODE_BITFIELD(x,10U,8U)
#define VTSS_M_FDMA_FDMA_INTR_IDENT2_INTR_DB_IDENT    VTSS_ENCODE_BITMASK(10U,8U)
#define VTSS_X_FDMA_FDMA_INTR_IDENT2_INTR_DB_IDENT(x) VTSS_EXTRACT_BITFIELD(x,10U,8U)

#define VTSS_F_FDMA_FDMA_INTR_IDENT2_INTR_CH_ERR_IDENT(x) VTSS_ENCODE_BITFIELD(x,2U,8U)
#define VTSS_M_FDMA_FDMA_INTR_IDENT2_INTR_CH_ERR_IDENT    VTSS_ENCODE_BITMASK(2U,8U)
#define VTSS_X_FDMA_FDMA_INTR_IDENT2_INTR_CH_ERR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,2U,8U)

#define VTSS_F_FDMA_FDMA_INTR_IDENT2_INTR_PORT_ERR_IDENT(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_FDMA_FDMA_INTR_IDENT2_INTR_PORT_ERR_IDENT    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_FDMA_FDMA_INTR_IDENT2_INTR_PORT_ERR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* FDMA_FDMA_PORT_STAT  t_sz:1 ga:0, gw:2, ra:0, gc:1, rc:2  */
#define VTSS_FDMA_FDMA_PORT_STAT(ri) __REG(VTSS_TO_FDMA,0U,0U,0U,ri,0U,1U,2U)

#define VTSS_F_FDMA_FDMA_PORT_STAT_PORT_INJ_FRM_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_FDMA_FDMA_PORT_STAT_PORT_INJ_FRM_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_FDMA_FDMA_PORT_STAT_PORT_INJ_FRM_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* FLEXCOM_FLEX_MR  t_sz:4 ga:0, gw:64, ra:0, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_MR(target) __REG(target,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_MR_OPMODE(x)         VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_FLEXCOM_FLEX_MR_OPMODE            VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_FLEXCOM_FLEX_MR_OPMODE(x)         VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* FLEXCOM_FLEX_RHR  t_sz:4 ga:0, gw:64, ra:4, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_RHR(target) __REG(target,0U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_RHR_RXDATA(x)        VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_FLEXCOM_FLEX_RHR_RXDATA           VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_FLEXCOM_FLEX_RHR_RXDATA(x)        VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* FLEXCOM_FLEX_THR  t_sz:4 ga:0, gw:64, ra:8, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_THR(target) __REG(target,0U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_THR_TXDATA(x)        VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_FLEXCOM_FLEX_THR_TXDATA           VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_FLEXCOM_FLEX_THR_TXDATA(x)        VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* FLEXCOM_FLEX_VERSION  t_sz:4 ga:0, gw:64, ra:63, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_VERSION(target) __REG(target,0U,0U,0U,0U,63U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_VERSION_MFN(x)       VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_FLEXCOM_FLEX_VERSION_MFN          VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_FLEXCOM_FLEX_VERSION_MFN(x)       VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_FLEXCOM_FLEX_VERSION_VERSION(x)   VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_FLEXCOM_FLEX_VERSION_VERSION      VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_FLEXCOM_FLEX_VERSION_VERSION(x)   VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* FLEXCOM_FLEX_US_CR  t_sz:4 ga:128, gw:66, ra:0, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_US_CR(target) __REG(target,128U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CR_FIFODIS(x)     VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CR_FIFODIS        VTSS_BIT(31U)
#define VTSS_X_FLEXCOM_FLEX_US_CR_FIFODIS(x)     VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CR_FIFOEN(x)      VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CR_FIFOEN         VTSS_BIT(30U)
#define VTSS_X_FLEXCOM_FLEX_US_CR_FIFOEN(x)      VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CR_USART_REQCLR(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CR_USART_REQCLR    VTSS_BIT(28U)
#define VTSS_X_FLEXCOM_FLEX_US_CR_USART_REQCLR(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CR_TXFLCLR(x)     VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CR_TXFLCLR        VTSS_BIT(26U)
#define VTSS_X_FLEXCOM_FLEX_US_CR_TXFLCLR(x)     VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CR_RXFCLR(x)      VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CR_RXFCLR         VTSS_BIT(25U)
#define VTSS_X_FLEXCOM_FLEX_US_CR_RXFCLR(x)      VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CR_TXFCLR(x)      VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CR_TXFCLR         VTSS_BIT(24U)
#define VTSS_X_FLEXCOM_FLEX_US_CR_TXFCLR(x)      VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CR_LINWKUP(x)     VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CR_LINWKUP        VTSS_BIT(21U)
#define VTSS_X_FLEXCOM_FLEX_US_CR_LINWKUP(x)     VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CR_LINABT(x)      VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CR_LINABT         VTSS_BIT(20U)
#define VTSS_X_FLEXCOM_FLEX_US_CR_LINABT(x)      VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CR_RTSDIS(x)      VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CR_RTSDIS         VTSS_BIT(19U)
#define VTSS_X_FLEXCOM_FLEX_US_CR_RTSDIS(x)      VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CR_RTSEN(x)       VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CR_RTSEN          VTSS_BIT(18U)
#define VTSS_X_FLEXCOM_FLEX_US_CR_RTSEN(x)       VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CR_DTRDIS(x)      VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CR_DTRDIS         VTSS_BIT(17U)
#define VTSS_X_FLEXCOM_FLEX_US_CR_DTRDIS(x)      VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CR_DTREN(x)       VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CR_DTREN          VTSS_BIT(16U)
#define VTSS_X_FLEXCOM_FLEX_US_CR_DTREN(x)       VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CR_RETTO(x)       VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CR_RETTO          VTSS_BIT(15U)
#define VTSS_X_FLEXCOM_FLEX_US_CR_RETTO(x)       VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CR_RSTNACK(x)     VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CR_RSTNACK        VTSS_BIT(14U)
#define VTSS_X_FLEXCOM_FLEX_US_CR_RSTNACK(x)     VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CR_RSTIT(x)       VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CR_RSTIT          VTSS_BIT(13U)
#define VTSS_X_FLEXCOM_FLEX_US_CR_RSTIT(x)       VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CR_SENDA(x)       VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CR_SENDA          VTSS_BIT(12U)
#define VTSS_X_FLEXCOM_FLEX_US_CR_SENDA(x)       VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CR_STTTO(x)       VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CR_STTTO          VTSS_BIT(11U)
#define VTSS_X_FLEXCOM_FLEX_US_CR_STTTO(x)       VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CR_STPBRK(x)      VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CR_STPBRK         VTSS_BIT(10U)
#define VTSS_X_FLEXCOM_FLEX_US_CR_STPBRK(x)      VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CR_STTBRK(x)      VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CR_STTBRK         VTSS_BIT(9U)
#define VTSS_X_FLEXCOM_FLEX_US_CR_STTBRK(x)      VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CR_RSTSTA(x)      VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CR_RSTSTA         VTSS_BIT(8U)
#define VTSS_X_FLEXCOM_FLEX_US_CR_RSTSTA(x)      VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CR_TXDIS(x)       VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CR_TXDIS          VTSS_BIT(7U)
#define VTSS_X_FLEXCOM_FLEX_US_CR_TXDIS(x)       VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CR_TXEN(x)        VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CR_TXEN           VTSS_BIT(6U)
#define VTSS_X_FLEXCOM_FLEX_US_CR_TXEN(x)        VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CR_RXDIS(x)       VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CR_RXDIS          VTSS_BIT(5U)
#define VTSS_X_FLEXCOM_FLEX_US_CR_RXDIS(x)       VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CR_RXEN(x)        VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CR_RXEN           VTSS_BIT(4U)
#define VTSS_X_FLEXCOM_FLEX_US_CR_RXEN(x)        VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CR_RSTTX(x)       VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CR_RSTTX          VTSS_BIT(3U)
#define VTSS_X_FLEXCOM_FLEX_US_CR_RSTTX(x)       VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CR_RSTRX(x)       VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CR_RSTRX          VTSS_BIT(2U)
#define VTSS_X_FLEXCOM_FLEX_US_CR_RSTRX(x)       VTSS_EXTRACT_BITFIELD(x,2U,1U)

/* FLEXCOM_FLEX_US_MR  t_sz:4 ga:128, gw:66, ra:1, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_US_MR(target) __REG(target,128U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_MR_ONEBIT(x)      VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_MR_ONEBIT         VTSS_BIT(31U)
#define VTSS_X_FLEXCOM_FLEX_US_MR_ONEBIT(x)      VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_MR_MODSYNC(x)     VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_MR_MODSYNC        VTSS_BIT(30U)
#define VTSS_X_FLEXCOM_FLEX_US_MR_MODSYNC(x)     VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_MR_MAN(x)         VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_MR_MAN            VTSS_BIT(29U)
#define VTSS_X_FLEXCOM_FLEX_US_MR_MAN(x)         VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_MR_FILTER(x)      VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_MR_FILTER         VTSS_BIT(28U)
#define VTSS_X_FLEXCOM_FLEX_US_MR_FILTER(x)      VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_MR_MAX_ITERATION(x) VTSS_ENCODE_BITFIELD(x,24U,3U)
#define VTSS_M_FLEXCOM_FLEX_US_MR_MAX_ITERATION    VTSS_ENCODE_BITMASK(24U,3U)
#define VTSS_X_FLEXCOM_FLEX_US_MR_MAX_ITERATION(x) VTSS_EXTRACT_BITFIELD(x,24U,3U)

#define VTSS_F_FLEXCOM_FLEX_US_MR_INVDATA(x)     VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_MR_INVDATA        VTSS_BIT(23U)
#define VTSS_X_FLEXCOM_FLEX_US_MR_INVDATA(x)     VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_MR_VAR_SYNC(x)    VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_MR_VAR_SYNC       VTSS_BIT(22U)
#define VTSS_X_FLEXCOM_FLEX_US_MR_VAR_SYNC(x)    VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_MR_DSNACK(x)      VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_MR_DSNACK         VTSS_BIT(21U)
#define VTSS_X_FLEXCOM_FLEX_US_MR_DSNACK(x)      VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_MR_INACK(x)       VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_MR_INACK          VTSS_BIT(20U)
#define VTSS_X_FLEXCOM_FLEX_US_MR_INACK(x)       VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_MR_OVER(x)        VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_MR_OVER           VTSS_BIT(19U)
#define VTSS_X_FLEXCOM_FLEX_US_MR_OVER(x)        VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_MR_CLKO(x)        VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_MR_CLKO           VTSS_BIT(18U)
#define VTSS_X_FLEXCOM_FLEX_US_MR_CLKO(x)        VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_MR_MODE9(x)       VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_MR_MODE9          VTSS_BIT(17U)
#define VTSS_X_FLEXCOM_FLEX_US_MR_MODE9(x)       VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_MR_MSBF(x)        VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_MR_MSBF           VTSS_BIT(16U)
#define VTSS_X_FLEXCOM_FLEX_US_MR_MSBF(x)        VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_MR_CHMODE(x)      VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_FLEXCOM_FLEX_US_MR_CHMODE         VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_FLEXCOM_FLEX_US_MR_CHMODE(x)      VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_FLEXCOM_FLEX_US_MR_NBSTOP(x)      VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_FLEXCOM_FLEX_US_MR_NBSTOP         VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_FLEXCOM_FLEX_US_MR_NBSTOP(x)      VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_FLEXCOM_FLEX_US_MR_PAR(x)         VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_FLEXCOM_FLEX_US_MR_PAR            VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_FLEXCOM_FLEX_US_MR_PAR(x)         VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_FLEXCOM_FLEX_US_MR_SYNC(x)        VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_MR_SYNC           VTSS_BIT(8U)
#define VTSS_X_FLEXCOM_FLEX_US_MR_SYNC(x)        VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_MR_CHRL(x)        VTSS_ENCODE_BITFIELD(x,6U,2U)
#define VTSS_M_FLEXCOM_FLEX_US_MR_CHRL           VTSS_ENCODE_BITMASK(6U,2U)
#define VTSS_X_FLEXCOM_FLEX_US_MR_CHRL(x)        VTSS_EXTRACT_BITFIELD(x,6U,2U)

#define VTSS_F_FLEXCOM_FLEX_US_MR_USCLKS(x)      VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_FLEXCOM_FLEX_US_MR_USCLKS         VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_FLEXCOM_FLEX_US_MR_USCLKS(x)      VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_FLEXCOM_FLEX_US_MR_USART_MODE(x)  VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_FLEXCOM_FLEX_US_MR_USART_MODE     VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_FLEXCOM_FLEX_US_MR_USART_MODE(x)  VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* FLEXCOM_FLEX_US_IER  t_sz:4 ga:128, gw:66, ra:2, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_US_IER(target) __REG(target,128U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IER_MANE_IE(x)    VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IER_MANE_IE       VTSS_BIT(24U)
#define VTSS_X_FLEXCOM_FLEX_US_IER_MANE_IE(x)    VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IER_CMP_IE(x)     VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IER_CMP_IE        VTSS_BIT(22U)
#define VTSS_X_FLEXCOM_FLEX_US_IER_CMP_IE(x)     VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IER_CTSIC_IE(x)   VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IER_CTSIC_IE      VTSS_BIT(19U)
#define VTSS_X_FLEXCOM_FLEX_US_IER_CTSIC_IE(x)   VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IER_DCDIC_IE(x)   VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IER_DCDIC_IE      VTSS_BIT(18U)
#define VTSS_X_FLEXCOM_FLEX_US_IER_DCDIC_IE(x)   VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IER_DSRIC_IE(x)   VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IER_DSRIC_IE      VTSS_BIT(17U)
#define VTSS_X_FLEXCOM_FLEX_US_IER_DSRIC_IE(x)   VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IER_RIIC_IE(x)    VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IER_RIIC_IE       VTSS_BIT(16U)
#define VTSS_X_FLEXCOM_FLEX_US_IER_RIIC_IE(x)    VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IER_NACK_IE(x)    VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IER_NACK_IE       VTSS_BIT(13U)
#define VTSS_X_FLEXCOM_FLEX_US_IER_NACK_IE(x)    VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IER_RXBUFF_IE(x)  VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IER_RXBUFF_IE     VTSS_BIT(12U)
#define VTSS_X_FLEXCOM_FLEX_US_IER_RXBUFF_IE(x)  VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IER_TXBUFE_IE(x)  VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IER_TXBUFE_IE     VTSS_BIT(11U)
#define VTSS_X_FLEXCOM_FLEX_US_IER_TXBUFE_IE(x)  VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IER_ITER_IE(x)    VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IER_ITER_IE       VTSS_BIT(10U)
#define VTSS_X_FLEXCOM_FLEX_US_IER_ITER_IE(x)    VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IER_TXEMPTY_IE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IER_TXEMPTY_IE    VTSS_BIT(9U)
#define VTSS_X_FLEXCOM_FLEX_US_IER_TXEMPTY_IE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IER_TIMEOUT_IE(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IER_TIMEOUT_IE    VTSS_BIT(8U)
#define VTSS_X_FLEXCOM_FLEX_US_IER_TIMEOUT_IE(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IER_PARE_IE(x)    VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IER_PARE_IE       VTSS_BIT(7U)
#define VTSS_X_FLEXCOM_FLEX_US_IER_PARE_IE(x)    VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IER_FRAME_IE(x)   VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IER_FRAME_IE      VTSS_BIT(6U)
#define VTSS_X_FLEXCOM_FLEX_US_IER_FRAME_IE(x)   VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IER_OVRE_IE(x)    VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IER_OVRE_IE       VTSS_BIT(5U)
#define VTSS_X_FLEXCOM_FLEX_US_IER_OVRE_IE(x)    VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IER_ENDTX_IE(x)   VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IER_ENDTX_IE      VTSS_BIT(4U)
#define VTSS_X_FLEXCOM_FLEX_US_IER_ENDTX_IE(x)   VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IER_ENDRX_IE(x)   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IER_ENDRX_IE      VTSS_BIT(3U)
#define VTSS_X_FLEXCOM_FLEX_US_IER_ENDRX_IE(x)   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IER_RXBRK_IE(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IER_RXBRK_IE      VTSS_BIT(2U)
#define VTSS_X_FLEXCOM_FLEX_US_IER_RXBRK_IE(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IER_TXRDY_IE(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IER_TXRDY_IE      VTSS_BIT(1U)
#define VTSS_X_FLEXCOM_FLEX_US_IER_TXRDY_IE(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IER_RXRDY_IE(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IER_RXRDY_IE      VTSS_BIT(0U)
#define VTSS_X_FLEXCOM_FLEX_US_IER_RXRDY_IE(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FLEXCOM_FLEX_US_IDR  t_sz:4 ga:128, gw:66, ra:3, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_US_IDR(target) __REG(target,128U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IDR_MANE_ID(x)    VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IDR_MANE_ID       VTSS_BIT(24U)
#define VTSS_X_FLEXCOM_FLEX_US_IDR_MANE_ID(x)    VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IDR_CMP_ID(x)     VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IDR_CMP_ID        VTSS_BIT(22U)
#define VTSS_X_FLEXCOM_FLEX_US_IDR_CMP_ID(x)     VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IDR_CTSIC_ID(x)   VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IDR_CTSIC_ID      VTSS_BIT(19U)
#define VTSS_X_FLEXCOM_FLEX_US_IDR_CTSIC_ID(x)   VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IDR_DCDIC_ID(x)   VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IDR_DCDIC_ID      VTSS_BIT(18U)
#define VTSS_X_FLEXCOM_FLEX_US_IDR_DCDIC_ID(x)   VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IDR_DSRIC_ID(x)   VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IDR_DSRIC_ID      VTSS_BIT(17U)
#define VTSS_X_FLEXCOM_FLEX_US_IDR_DSRIC_ID(x)   VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IDR_RIIC_ID(x)    VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IDR_RIIC_ID       VTSS_BIT(16U)
#define VTSS_X_FLEXCOM_FLEX_US_IDR_RIIC_ID(x)    VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IDR_NACK_ID(x)    VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IDR_NACK_ID       VTSS_BIT(13U)
#define VTSS_X_FLEXCOM_FLEX_US_IDR_NACK_ID(x)    VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IDR_RXBUFF_ID(x)  VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IDR_RXBUFF_ID     VTSS_BIT(12U)
#define VTSS_X_FLEXCOM_FLEX_US_IDR_RXBUFF_ID(x)  VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IDR_TXBUFE_ID(x)  VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IDR_TXBUFE_ID     VTSS_BIT(11U)
#define VTSS_X_FLEXCOM_FLEX_US_IDR_TXBUFE_ID(x)  VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IDR_ITER_ID(x)    VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IDR_ITER_ID       VTSS_BIT(10U)
#define VTSS_X_FLEXCOM_FLEX_US_IDR_ITER_ID(x)    VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IDR_TXEMPTY_ID(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IDR_TXEMPTY_ID    VTSS_BIT(9U)
#define VTSS_X_FLEXCOM_FLEX_US_IDR_TXEMPTY_ID(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IDR_TIMEOUT_ID(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IDR_TIMEOUT_ID    VTSS_BIT(8U)
#define VTSS_X_FLEXCOM_FLEX_US_IDR_TIMEOUT_ID(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IDR_PARE_ID(x)    VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IDR_PARE_ID       VTSS_BIT(7U)
#define VTSS_X_FLEXCOM_FLEX_US_IDR_PARE_ID(x)    VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IDR_FRAME_ID(x)   VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IDR_FRAME_ID      VTSS_BIT(6U)
#define VTSS_X_FLEXCOM_FLEX_US_IDR_FRAME_ID(x)   VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IDR_OVRE_ID(x)    VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IDR_OVRE_ID       VTSS_BIT(5U)
#define VTSS_X_FLEXCOM_FLEX_US_IDR_OVRE_ID(x)    VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IDR_ENDTX_ID(x)   VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IDR_ENDTX_ID      VTSS_BIT(4U)
#define VTSS_X_FLEXCOM_FLEX_US_IDR_ENDTX_ID(x)   VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IDR_ENDRX_ID(x)   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IDR_ENDRX_ID      VTSS_BIT(3U)
#define VTSS_X_FLEXCOM_FLEX_US_IDR_ENDRX_ID(x)   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IDR_RXBRK_ID(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IDR_RXBRK_ID      VTSS_BIT(2U)
#define VTSS_X_FLEXCOM_FLEX_US_IDR_RXBRK_ID(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IDR_TXRDY_ID(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IDR_TXRDY_ID      VTSS_BIT(1U)
#define VTSS_X_FLEXCOM_FLEX_US_IDR_TXRDY_ID(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IDR_RXRDY_ID(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IDR_RXRDY_ID      VTSS_BIT(0U)
#define VTSS_X_FLEXCOM_FLEX_US_IDR_RXRDY_ID(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FLEXCOM_FLEX_US_IMR  t_sz:4 ga:128, gw:66, ra:4, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_US_IMR(target) __REG(target,128U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IMR_MANE_IM(x)    VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IMR_MANE_IM       VTSS_BIT(24U)
#define VTSS_X_FLEXCOM_FLEX_US_IMR_MANE_IM(x)    VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IMR_CMP_IM(x)     VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IMR_CMP_IM        VTSS_BIT(22U)
#define VTSS_X_FLEXCOM_FLEX_US_IMR_CMP_IM(x)     VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IMR_CTSIC_IM(x)   VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IMR_CTSIC_IM      VTSS_BIT(19U)
#define VTSS_X_FLEXCOM_FLEX_US_IMR_CTSIC_IM(x)   VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IMR_DCDIC_IM(x)   VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IMR_DCDIC_IM      VTSS_BIT(18U)
#define VTSS_X_FLEXCOM_FLEX_US_IMR_DCDIC_IM(x)   VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IMR_DSRIC_IM(x)   VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IMR_DSRIC_IM      VTSS_BIT(17U)
#define VTSS_X_FLEXCOM_FLEX_US_IMR_DSRIC_IM(x)   VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IMR_RIIC_IM(x)    VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IMR_RIIC_IM       VTSS_BIT(16U)
#define VTSS_X_FLEXCOM_FLEX_US_IMR_RIIC_IM(x)    VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IMR_NACK_IM(x)    VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IMR_NACK_IM       VTSS_BIT(13U)
#define VTSS_X_FLEXCOM_FLEX_US_IMR_NACK_IM(x)    VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IMR_RXBUFF_IM(x)  VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IMR_RXBUFF_IM     VTSS_BIT(12U)
#define VTSS_X_FLEXCOM_FLEX_US_IMR_RXBUFF_IM(x)  VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IMR_TXBUFE_IM(x)  VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IMR_TXBUFE_IM     VTSS_BIT(11U)
#define VTSS_X_FLEXCOM_FLEX_US_IMR_TXBUFE_IM(x)  VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IMR_ITER_IM(x)    VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IMR_ITER_IM       VTSS_BIT(10U)
#define VTSS_X_FLEXCOM_FLEX_US_IMR_ITER_IM(x)    VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IMR_TXEMPTY_IM(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IMR_TXEMPTY_IM    VTSS_BIT(9U)
#define VTSS_X_FLEXCOM_FLEX_US_IMR_TXEMPTY_IM(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IMR_TIMEOUT_IM(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IMR_TIMEOUT_IM    VTSS_BIT(8U)
#define VTSS_X_FLEXCOM_FLEX_US_IMR_TIMEOUT_IM(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IMR_PARE_IM(x)    VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IMR_PARE_IM       VTSS_BIT(7U)
#define VTSS_X_FLEXCOM_FLEX_US_IMR_PARE_IM(x)    VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IMR_FRAME_IM(x)   VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IMR_FRAME_IM      VTSS_BIT(6U)
#define VTSS_X_FLEXCOM_FLEX_US_IMR_FRAME_IM(x)   VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IMR_OVRE_IM(x)    VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IMR_OVRE_IM       VTSS_BIT(5U)
#define VTSS_X_FLEXCOM_FLEX_US_IMR_OVRE_IM(x)    VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IMR_ENDTX_IM(x)   VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IMR_ENDTX_IM      VTSS_BIT(4U)
#define VTSS_X_FLEXCOM_FLEX_US_IMR_ENDTX_IM(x)   VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IMR_ENDRX_IM(x)   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IMR_ENDRX_IM      VTSS_BIT(3U)
#define VTSS_X_FLEXCOM_FLEX_US_IMR_ENDRX_IM(x)   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IMR_RXBRK_IM(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IMR_RXBRK_IM      VTSS_BIT(2U)
#define VTSS_X_FLEXCOM_FLEX_US_IMR_RXBRK_IM(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IMR_TXRDY_IM(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IMR_TXRDY_IM      VTSS_BIT(1U)
#define VTSS_X_FLEXCOM_FLEX_US_IMR_TXRDY_IM(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_IMR_RXRDY_IM(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_IMR_RXRDY_IM      VTSS_BIT(0U)
#define VTSS_X_FLEXCOM_FLEX_US_IMR_RXRDY_IM(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FLEXCOM_FLEX_US_CSR  t_sz:4 ga:128, gw:66, ra:5, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_US_CSR(target) __REG(target,128U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CSR_MANE(x)       VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CSR_MANE          VTSS_BIT(24U)
#define VTSS_X_FLEXCOM_FLEX_US_CSR_MANE(x)       VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CSR_CTS(x)        VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CSR_CTS           VTSS_BIT(23U)
#define VTSS_X_FLEXCOM_FLEX_US_CSR_CTS(x)        VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CSR_CMP(x)        VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CSR_CMP           VTSS_BIT(22U)
#define VTSS_X_FLEXCOM_FLEX_US_CSR_CMP(x)        VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CSR_CTSIC(x)      VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CSR_CTSIC         VTSS_BIT(19U)
#define VTSS_X_FLEXCOM_FLEX_US_CSR_CTSIC(x)      VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CSR_DCDIC(x)      VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CSR_DCDIC         VTSS_BIT(18U)
#define VTSS_X_FLEXCOM_FLEX_US_CSR_DCDIC(x)      VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CSR_DSRIC(x)      VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CSR_DSRIC         VTSS_BIT(17U)
#define VTSS_X_FLEXCOM_FLEX_US_CSR_DSRIC(x)      VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CSR_RIIC(x)       VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CSR_RIIC          VTSS_BIT(16U)
#define VTSS_X_FLEXCOM_FLEX_US_CSR_RIIC(x)       VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CSR_NACK(x)       VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CSR_NACK          VTSS_BIT(13U)
#define VTSS_X_FLEXCOM_FLEX_US_CSR_NACK(x)       VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CSR_RXBUFF(x)     VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CSR_RXBUFF        VTSS_BIT(12U)
#define VTSS_X_FLEXCOM_FLEX_US_CSR_RXBUFF(x)     VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CSR_TXBUFE(x)     VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CSR_TXBUFE        VTSS_BIT(11U)
#define VTSS_X_FLEXCOM_FLEX_US_CSR_TXBUFE(x)     VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CSR_ITER(x)       VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CSR_ITER          VTSS_BIT(10U)
#define VTSS_X_FLEXCOM_FLEX_US_CSR_ITER(x)       VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CSR_TXEMPTY(x)    VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CSR_TXEMPTY       VTSS_BIT(9U)
#define VTSS_X_FLEXCOM_FLEX_US_CSR_TXEMPTY(x)    VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CSR_TIMEOUT(x)    VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CSR_TIMEOUT       VTSS_BIT(8U)
#define VTSS_X_FLEXCOM_FLEX_US_CSR_TIMEOUT(x)    VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CSR_PARE(x)       VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CSR_PARE          VTSS_BIT(7U)
#define VTSS_X_FLEXCOM_FLEX_US_CSR_PARE(x)       VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CSR_FRAME(x)      VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CSR_FRAME         VTSS_BIT(6U)
#define VTSS_X_FLEXCOM_FLEX_US_CSR_FRAME(x)      VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CSR_OVRE(x)       VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CSR_OVRE          VTSS_BIT(5U)
#define VTSS_X_FLEXCOM_FLEX_US_CSR_OVRE(x)       VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CSR_ENDTX(x)      VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CSR_ENDTX         VTSS_BIT(4U)
#define VTSS_X_FLEXCOM_FLEX_US_CSR_ENDTX(x)      VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CSR_ENDRX(x)      VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CSR_ENDRX         VTSS_BIT(3U)
#define VTSS_X_FLEXCOM_FLEX_US_CSR_ENDRX(x)      VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CSR_RXBRK(x)      VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CSR_RXBRK         VTSS_BIT(2U)
#define VTSS_X_FLEXCOM_FLEX_US_CSR_RXBRK(x)      VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CSR_TXRDY(x)      VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CSR_TXRDY         VTSS_BIT(1U)
#define VTSS_X_FLEXCOM_FLEX_US_CSR_TXRDY(x)      VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CSR_RXRDY(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CSR_RXRDY         VTSS_BIT(0U)
#define VTSS_X_FLEXCOM_FLEX_US_CSR_RXRDY(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FLEXCOM_FLEX_US_RHR  t_sz:4 ga:128, gw:66, ra:6, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_US_RHR(target) __REG(target,128U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_RHR_RXSYNH(x)     VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_RHR_RXSYNH        VTSS_BIT(15U)
#define VTSS_X_FLEXCOM_FLEX_US_RHR_RXSYNH(x)     VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_RHR_RXCHR(x)      VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FLEXCOM_FLEX_US_RHR_RXCHR         VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FLEXCOM_FLEX_US_RHR_RXCHR(x)      VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FLEXCOM_FLEX_US_FMT_RHR  t_sz:4 ga:128, gw:66, ra:6, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_US_FMT_RHR(target) __REG(target,128U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FMT_RHR_RXCHR3(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_FLEXCOM_FLEX_US_FMT_RHR_RXCHR3    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_FLEXCOM_FLEX_US_FMT_RHR_RXCHR3(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_FLEXCOM_FLEX_US_FMT_RHR_RXCHR2(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_FLEXCOM_FLEX_US_FMT_RHR_RXCHR2    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_FLEXCOM_FLEX_US_FMT_RHR_RXCHR2(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_FLEXCOM_FLEX_US_FMT_RHR_RXCHR1(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_FLEXCOM_FLEX_US_FMT_RHR_RXCHR1    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_FLEXCOM_FLEX_US_FMT_RHR_RXCHR1(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_FLEXCOM_FLEX_US_FMT_RHR_RXCHR0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FLEXCOM_FLEX_US_FMT_RHR_RXCHR0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FLEXCOM_FLEX_US_FMT_RHR_RXCHR0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FLEXCOM_FLEX_US_THR  t_sz:4 ga:128, gw:66, ra:7, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_US_THR(target) __REG(target,128U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_THR_TXSYNH(x)     VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_THR_TXSYNH        VTSS_BIT(15U)
#define VTSS_X_FLEXCOM_FLEX_US_THR_TXSYNH(x)     VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_THR_TXCHR(x)      VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_FLEXCOM_FLEX_US_THR_TXCHR         VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_FLEXCOM_FLEX_US_THR_TXCHR(x)      VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* FLEXCOM_FLEX_US_FMT_THR  t_sz:4 ga:128, gw:66, ra:7, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_US_FMT_THR(target) __REG(target,128U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FMT_THR_TXCHR3(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_FLEXCOM_FLEX_US_FMT_THR_TXCHR3    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_FLEXCOM_FLEX_US_FMT_THR_TXCHR3(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_FLEXCOM_FLEX_US_FMT_THR_TXCHR2(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_FLEXCOM_FLEX_US_FMT_THR_TXCHR2    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_FLEXCOM_FLEX_US_FMT_THR_TXCHR2(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_FLEXCOM_FLEX_US_FMT_THR_TXCHR1(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_FLEXCOM_FLEX_US_FMT_THR_TXCHR1    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_FLEXCOM_FLEX_US_FMT_THR_TXCHR1(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_FLEXCOM_FLEX_US_FMT_THR_TXCHR0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FLEXCOM_FLEX_US_FMT_THR_TXCHR0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FLEXCOM_FLEX_US_FMT_THR_TXCHR0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FLEXCOM_FLEX_US_BRGR  t_sz:4 ga:128, gw:66, ra:8, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_US_BRGR(target) __REG(target,128U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_BRGR_FP(x)        VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_FLEXCOM_FLEX_US_BRGR_FP           VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_FLEXCOM_FLEX_US_BRGR_FP(x)        VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_FLEXCOM_FLEX_US_BRGR_CD(x)        VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_FLEXCOM_FLEX_US_BRGR_CD           VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_FLEXCOM_FLEX_US_BRGR_CD(x)        VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* FLEXCOM_FLEX_US_RTOR  t_sz:4 ga:128, gw:66, ra:9, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_US_RTOR(target) __REG(target,128U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_RTOR_TO(x)        VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FLEXCOM_FLEX_US_RTOR_TO           VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FLEXCOM_FLEX_US_RTOR_TO(x)        VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FLEXCOM_FLEX_US_TTGR  t_sz:4 ga:128, gw:66, ra:10, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_US_TTGR(target) __REG(target,128U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_TTGR_TG(x)        VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FLEXCOM_FLEX_US_TTGR_TG           VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FLEXCOM_FLEX_US_TTGR_TG(x)        VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FLEXCOM_FLEX_US_MAN  t_sz:4 ga:128, gw:66, ra:20, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_US_MAN(target) __REG(target,128U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_MAN_RXIDLEV(x)    VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_MAN_RXIDLEV       VTSS_BIT(31U)
#define VTSS_X_FLEXCOM_FLEX_US_MAN_RXIDLEV(x)    VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_MAN_DRIFT(x)      VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_MAN_DRIFT         VTSS_BIT(30U)
#define VTSS_X_FLEXCOM_FLEX_US_MAN_DRIFT(x)      VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_MAN_ONE(x)        VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_MAN_ONE           VTSS_BIT(29U)
#define VTSS_X_FLEXCOM_FLEX_US_MAN_ONE(x)        VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_MAN_RX_MPOL(x)    VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_MAN_RX_MPOL       VTSS_BIT(28U)
#define VTSS_X_FLEXCOM_FLEX_US_MAN_RX_MPOL(x)    VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_MAN_RX_PP(x)      VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_FLEXCOM_FLEX_US_MAN_RX_PP         VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_FLEXCOM_FLEX_US_MAN_RX_PP(x)      VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_FLEXCOM_FLEX_US_MAN_RX_PL(x)      VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_FLEXCOM_FLEX_US_MAN_RX_PL         VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_FLEXCOM_FLEX_US_MAN_RX_PL(x)      VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_FLEXCOM_FLEX_US_MAN_TX_MPOL(x)    VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_MAN_TX_MPOL       VTSS_BIT(12U)
#define VTSS_X_FLEXCOM_FLEX_US_MAN_TX_MPOL(x)    VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_MAN_TX_PP(x)      VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_FLEXCOM_FLEX_US_MAN_TX_PP         VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_FLEXCOM_FLEX_US_MAN_TX_PP(x)      VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_FLEXCOM_FLEX_US_MAN_TX_PL(x)      VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_FLEXCOM_FLEX_US_MAN_TX_PL         VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_FLEXCOM_FLEX_US_MAN_TX_PL(x)      VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* FLEXCOM_FLEX_US_CMPR  t_sz:4 ga:128, gw:66, ra:36, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_US_CMPR(target) __REG(target,128U,0U,0U,0U,36U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CMPR_VAL2(x)      VTSS_ENCODE_BITFIELD(x,16U,9U)
#define VTSS_M_FLEXCOM_FLEX_US_CMPR_VAL2         VTSS_ENCODE_BITMASK(16U,9U)
#define VTSS_X_FLEXCOM_FLEX_US_CMPR_VAL2(x)      VTSS_EXTRACT_BITFIELD(x,16U,9U)

#define VTSS_F_FLEXCOM_FLEX_US_CMPR_CMPPAR(x)    VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_CMPR_CMPPAR       VTSS_BIT(14U)
#define VTSS_X_FLEXCOM_FLEX_US_CMPR_CMPPAR(x)    VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_CMPR_CMPMODE(x)   VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_FLEXCOM_FLEX_US_CMPR_CMPMODE      VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_FLEXCOM_FLEX_US_CMPR_CMPMODE(x)   VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_FLEXCOM_FLEX_US_CMPR_VAL1(x)      VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_FLEXCOM_FLEX_US_CMPR_VAL1         VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_FLEXCOM_FLEX_US_CMPR_VAL1(x)      VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* FLEXCOM_FLEX_US_FMR  t_sz:4 ga:128, gw:66, ra:40, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_US_FMR(target) __REG(target,128U,0U,0U,0U,40U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FMR_RXFTHRES2(x)  VTSS_ENCODE_BITFIELD(x,24U,6U)
#define VTSS_M_FLEXCOM_FLEX_US_FMR_RXFTHRES2     VTSS_ENCODE_BITMASK(24U,6U)
#define VTSS_X_FLEXCOM_FLEX_US_FMR_RXFTHRES2(x)  VTSS_EXTRACT_BITFIELD(x,24U,6U)

#define VTSS_F_FLEXCOM_FLEX_US_FMR_RXFTHRES(x)   VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_FLEXCOM_FLEX_US_FMR_RXFTHRES      VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_FLEXCOM_FLEX_US_FMR_RXFTHRES(x)   VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_FLEXCOM_FLEX_US_FMR_TXFTHRES(x)   VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_FLEXCOM_FLEX_US_FMR_TXFTHRES      VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_FLEXCOM_FLEX_US_FMR_TXFTHRES(x)   VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_FLEXCOM_FLEX_US_FMR_FRTSC(x)      VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FMR_FRTSC         VTSS_BIT(7U)
#define VTSS_X_FLEXCOM_FLEX_US_FMR_FRTSC(x)      VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FMR_RXRDYM(x)     VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_FLEXCOM_FLEX_US_FMR_RXRDYM        VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_FLEXCOM_FLEX_US_FMR_RXRDYM(x)     VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_FLEXCOM_FLEX_US_FMR_TXRDYM(x)     VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_FLEXCOM_FLEX_US_FMR_TXRDYM        VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_FLEXCOM_FLEX_US_FMR_TXRDYM(x)     VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* FLEXCOM_FLEX_US_FLR  t_sz:4 ga:128, gw:66, ra:41, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_US_FLR(target) __REG(target,128U,0U,0U,0U,41U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FLR_RXFL(x)       VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_FLEXCOM_FLEX_US_FLR_RXFL          VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_FLEXCOM_FLEX_US_FLR_RXFL(x)       VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_FLEXCOM_FLEX_US_FLR_TXFL(x)       VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_FLEXCOM_FLEX_US_FLR_TXFL          VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_FLEXCOM_FLEX_US_FLR_TXFL(x)       VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* FLEXCOM_FLEX_US_FIER  t_sz:4 ga:128, gw:66, ra:42, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_US_FIER(target) __REG(target,128U,0U,0U,0U,42U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FIER_RXFTHF2_IE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FIER_RXFTHF2_IE    VTSS_BIT(9U)
#define VTSS_X_FLEXCOM_FLEX_US_FIER_RXFTHF2_IE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FIER_RXFPTEF_IE(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FIER_RXFPTEF_IE    VTSS_BIT(7U)
#define VTSS_X_FLEXCOM_FLEX_US_FIER_RXFPTEF_IE(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FIER_TXFPTEF_IE(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FIER_TXFPTEF_IE    VTSS_BIT(6U)
#define VTSS_X_FLEXCOM_FLEX_US_FIER_TXFPTEF_IE(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FIER_RXFTHF_IE(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FIER_RXFTHF_IE    VTSS_BIT(5U)
#define VTSS_X_FLEXCOM_FLEX_US_FIER_RXFTHF_IE(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FIER_RXFFF_IE(x)  VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FIER_RXFFF_IE     VTSS_BIT(4U)
#define VTSS_X_FLEXCOM_FLEX_US_FIER_RXFFF_IE(x)  VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FIER_RXFEF_IE(x)  VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FIER_RXFEF_IE     VTSS_BIT(3U)
#define VTSS_X_FLEXCOM_FLEX_US_FIER_RXFEF_IE(x)  VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FIER_TXFTHF_IE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FIER_TXFTHF_IE    VTSS_BIT(2U)
#define VTSS_X_FLEXCOM_FLEX_US_FIER_TXFTHF_IE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FIER_TXFFF_IE(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FIER_TXFFF_IE     VTSS_BIT(1U)
#define VTSS_X_FLEXCOM_FLEX_US_FIER_TXFFF_IE(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FIER_TXFEF_IE(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FIER_TXFEF_IE     VTSS_BIT(0U)
#define VTSS_X_FLEXCOM_FLEX_US_FIER_TXFEF_IE(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FLEXCOM_FLEX_US_FIDR  t_sz:4 ga:128, gw:66, ra:43, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_US_FIDR(target) __REG(target,128U,0U,0U,0U,43U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FIDR_RXFTHF2_ID(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FIDR_RXFTHF2_ID    VTSS_BIT(9U)
#define VTSS_X_FLEXCOM_FLEX_US_FIDR_RXFTHF2_ID(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FIDR_RXFPTEF_ID(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FIDR_RXFPTEF_ID    VTSS_BIT(7U)
#define VTSS_X_FLEXCOM_FLEX_US_FIDR_RXFPTEF_ID(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FIDR_TXFPTEF_ID(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FIDR_TXFPTEF_ID    VTSS_BIT(6U)
#define VTSS_X_FLEXCOM_FLEX_US_FIDR_TXFPTEF_ID(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FIDR_RXFTHF_ID(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FIDR_RXFTHF_ID    VTSS_BIT(5U)
#define VTSS_X_FLEXCOM_FLEX_US_FIDR_RXFTHF_ID(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FIDR_RXFFF_ID(x)  VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FIDR_RXFFF_ID     VTSS_BIT(4U)
#define VTSS_X_FLEXCOM_FLEX_US_FIDR_RXFFF_ID(x)  VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FIDR_RXFEF_ID(x)  VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FIDR_RXFEF_ID     VTSS_BIT(3U)
#define VTSS_X_FLEXCOM_FLEX_US_FIDR_RXFEF_ID(x)  VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FIDR_TXFTHF_ID(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FIDR_TXFTHF_ID    VTSS_BIT(2U)
#define VTSS_X_FLEXCOM_FLEX_US_FIDR_TXFTHF_ID(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FIDR_TXFFF_ID(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FIDR_TXFFF_ID     VTSS_BIT(1U)
#define VTSS_X_FLEXCOM_FLEX_US_FIDR_TXFFF_ID(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FIDR_TXFEF_ID(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FIDR_TXFEF_ID     VTSS_BIT(0U)
#define VTSS_X_FLEXCOM_FLEX_US_FIDR_TXFEF_ID(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FLEXCOM_FLEX_US_FIMR  t_sz:4 ga:128, gw:66, ra:44, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_US_FIMR(target) __REG(target,128U,0U,0U,0U,44U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FIMR_RXFTHF2_IM(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FIMR_RXFTHF2_IM    VTSS_BIT(9U)
#define VTSS_X_FLEXCOM_FLEX_US_FIMR_RXFTHF2_IM(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FIMR_RXFPTEF_IM(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FIMR_RXFPTEF_IM    VTSS_BIT(7U)
#define VTSS_X_FLEXCOM_FLEX_US_FIMR_RXFPTEF_IM(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FIMR_TXFPTEF_IM(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FIMR_TXFPTEF_IM    VTSS_BIT(6U)
#define VTSS_X_FLEXCOM_FLEX_US_FIMR_TXFPTEF_IM(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FIMR_RXFTHF_IM(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FIMR_RXFTHF_IM    VTSS_BIT(5U)
#define VTSS_X_FLEXCOM_FLEX_US_FIMR_RXFTHF_IM(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FIMR_RXFFF_IM(x)  VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FIMR_RXFFF_IM     VTSS_BIT(4U)
#define VTSS_X_FLEXCOM_FLEX_US_FIMR_RXFFF_IM(x)  VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FIMR_RXFEF_IM(x)  VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FIMR_RXFEF_IM     VTSS_BIT(3U)
#define VTSS_X_FLEXCOM_FLEX_US_FIMR_RXFEF_IM(x)  VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FIMR_TXFTHF_IM(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FIMR_TXFTHF_IM    VTSS_BIT(2U)
#define VTSS_X_FLEXCOM_FLEX_US_FIMR_TXFTHF_IM(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FIMR_TXFFF_IM(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FIMR_TXFFF_IM     VTSS_BIT(1U)
#define VTSS_X_FLEXCOM_FLEX_US_FIMR_TXFFF_IM(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FIMR_TXFEF_IM(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FIMR_TXFEF_IM     VTSS_BIT(0U)
#define VTSS_X_FLEXCOM_FLEX_US_FIMR_TXFEF_IM(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FLEXCOM_FLEX_US_FESR  t_sz:4 ga:128, gw:66, ra:45, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_US_FESR(target) __REG(target,128U,0U,0U,0U,45U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FESR_RXFTHF2(x)   VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FESR_RXFTHF2      VTSS_BIT(9U)
#define VTSS_X_FLEXCOM_FLEX_US_FESR_RXFTHF2(x)   VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FESR_TXFLOCK(x)   VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FESR_TXFLOCK      VTSS_BIT(8U)
#define VTSS_X_FLEXCOM_FLEX_US_FESR_TXFLOCK(x)   VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FESR_RXFPTEF(x)   VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FESR_RXFPTEF      VTSS_BIT(7U)
#define VTSS_X_FLEXCOM_FLEX_US_FESR_RXFPTEF(x)   VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FESR_TXFPTEF(x)   VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FESR_TXFPTEF      VTSS_BIT(6U)
#define VTSS_X_FLEXCOM_FLEX_US_FESR_TXFPTEF(x)   VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FESR_RXFTHF(x)    VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FESR_RXFTHF       VTSS_BIT(5U)
#define VTSS_X_FLEXCOM_FLEX_US_FESR_RXFTHF(x)    VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FESR_RXFFF(x)     VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FESR_RXFFF        VTSS_BIT(4U)
#define VTSS_X_FLEXCOM_FLEX_US_FESR_RXFFF(x)     VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FESR_RXFEF(x)     VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FESR_RXFEF        VTSS_BIT(3U)
#define VTSS_X_FLEXCOM_FLEX_US_FESR_RXFEF(x)     VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FESR_TXFTHF(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FESR_TXFTHF       VTSS_BIT(2U)
#define VTSS_X_FLEXCOM_FLEX_US_FESR_TXFTHF(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FESR_TXFFF(x)     VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FESR_TXFFF        VTSS_BIT(1U)
#define VTSS_X_FLEXCOM_FLEX_US_FESR_TXFFF(x)     VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_FESR_TXFEF(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_FESR_TXFEF        VTSS_BIT(0U)
#define VTSS_X_FLEXCOM_FLEX_US_FESR_TXFEF(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FLEXCOM_FLEX_US_WPMR  t_sz:4 ga:128, gw:66, ra:57, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_US_WPMR(target) __REG(target,128U,0U,0U,0U,57U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_WPMR_WPKEY(x)     VTSS_ENCODE_BITFIELD(x,8U,24U)
#define VTSS_M_FLEXCOM_FLEX_US_WPMR_WPKEY        VTSS_ENCODE_BITMASK(8U,24U)
#define VTSS_X_FLEXCOM_FLEX_US_WPMR_WPKEY(x)     VTSS_EXTRACT_BITFIELD(x,8U,24U)

#define VTSS_F_FLEXCOM_FLEX_US_WPMR_WPCREN(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_WPMR_WPCREN       VTSS_BIT(2U)
#define VTSS_X_FLEXCOM_FLEX_US_WPMR_WPCREN(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_WPMR_WPITEN(x)    VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_WPMR_WPITEN       VTSS_BIT(1U)
#define VTSS_X_FLEXCOM_FLEX_US_WPMR_WPITEN(x)    VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_WPMR_WPEN(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_WPMR_WPEN         VTSS_BIT(0U)
#define VTSS_X_FLEXCOM_FLEX_US_WPMR_WPEN(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FLEXCOM_FLEX_US_WPSR  t_sz:4 ga:128, gw:66, ra:58, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_US_WPSR(target) __REG(target,128U,0U,0U,0U,58U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_WPSR_WPVSRC(x)    VTSS_ENCODE_BITFIELD(x,8U,16U)
#define VTSS_M_FLEXCOM_FLEX_US_WPSR_WPVSRC       VTSS_ENCODE_BITMASK(8U,16U)
#define VTSS_X_FLEXCOM_FLEX_US_WPSR_WPVSRC(x)    VTSS_EXTRACT_BITFIELD(x,8U,16U)

#define VTSS_F_FLEXCOM_FLEX_US_WPSR_WPVS(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FLEXCOM_FLEX_US_WPSR_WPVS         VTSS_BIT(0U)
#define VTSS_X_FLEXCOM_FLEX_US_WPSR_WPVS(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FLEXCOM_FLEX_US_VERSION  t_sz:4 ga:128, gw:66, ra:63, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_US_VERSION(target) __REG(target,128U,0U,0U,0U,63U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_US_VERSION_USART_MFN(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_FLEXCOM_FLEX_US_VERSION_USART_MFN    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_FLEXCOM_FLEX_US_VERSION_USART_MFN(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_FLEXCOM_FLEX_US_VERSION_USART_VERSION(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_FLEXCOM_FLEX_US_VERSION_USART_VERSION    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_FLEXCOM_FLEX_US_VERSION_USART_VERSION(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* FLEXCOM_FLEX_SPI_CR  t_sz:4 ga:256, gw:67, ra:0, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_SPI_CR(target) __REG(target,256U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_CR_FIFODIS(x)    VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_CR_FIFODIS       VTSS_BIT(31U)
#define VTSS_X_FLEXCOM_FLEX_SPI_CR_FIFODIS(x)    VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_CR_FIFOEN(x)     VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_CR_FIFOEN        VTSS_BIT(30U)
#define VTSS_X_FLEXCOM_FLEX_SPI_CR_FIFOEN(x)     VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_CR_LASTXFER(x)   VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_CR_LASTXFER      VTSS_BIT(24U)
#define VTSS_X_FLEXCOM_FLEX_SPI_CR_LASTXFER(x)   VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_CR_RXFCLR(x)     VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_CR_RXFCLR        VTSS_BIT(17U)
#define VTSS_X_FLEXCOM_FLEX_SPI_CR_RXFCLR(x)     VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_CR_TXFCLR(x)     VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_CR_TXFCLR        VTSS_BIT(16U)
#define VTSS_X_FLEXCOM_FLEX_SPI_CR_TXFCLR(x)     VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_CR_REQCLR(x)     VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_CR_REQCLR        VTSS_BIT(12U)
#define VTSS_X_FLEXCOM_FLEX_SPI_CR_REQCLR(x)     VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_CR_SWRST(x)      VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_CR_SWRST         VTSS_BIT(7U)
#define VTSS_X_FLEXCOM_FLEX_SPI_CR_SWRST(x)      VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_CR_SPIDIS(x)     VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_CR_SPIDIS        VTSS_BIT(1U)
#define VTSS_X_FLEXCOM_FLEX_SPI_CR_SPIDIS(x)     VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_CR_SPIEN(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_CR_SPIEN         VTSS_BIT(0U)
#define VTSS_X_FLEXCOM_FLEX_SPI_CR_SPIEN(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FLEXCOM_FLEX_SPI_MR  t_sz:4 ga:256, gw:67, ra:1, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_SPI_MR(target) __REG(target,256U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_MR_DLYBCS(x)     VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_FLEXCOM_FLEX_SPI_MR_DLYBCS        VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_FLEXCOM_FLEX_SPI_MR_DLYBCS(x)     VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_FLEXCOM_FLEX_SPI_MR_PCS_MR(x)     VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_FLEXCOM_FLEX_SPI_MR_PCS_MR        VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_FLEXCOM_FLEX_SPI_MR_PCS_MR(x)     VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_FLEXCOM_FLEX_SPI_MR_CMPMODE(x)    VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_MR_CMPMODE       VTSS_BIT(12U)
#define VTSS_X_FLEXCOM_FLEX_SPI_MR_CMPMODE(x)    VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_MR_LBHPC(x)      VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_MR_LBHPC         VTSS_BIT(8U)
#define VTSS_X_FLEXCOM_FLEX_SPI_MR_LBHPC(x)      VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_MR_LLB(x)        VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_MR_LLB           VTSS_BIT(7U)
#define VTSS_X_FLEXCOM_FLEX_SPI_MR_LLB(x)        VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_MR_WDRBT(x)      VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_MR_WDRBT         VTSS_BIT(5U)
#define VTSS_X_FLEXCOM_FLEX_SPI_MR_WDRBT(x)      VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_MR_MODFDIS(x)    VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_MR_MODFDIS       VTSS_BIT(4U)
#define VTSS_X_FLEXCOM_FLEX_SPI_MR_MODFDIS(x)    VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_MR_BRSRCCLK(x)   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_MR_BRSRCCLK      VTSS_BIT(3U)
#define VTSS_X_FLEXCOM_FLEX_SPI_MR_BRSRCCLK(x)   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_MR_PCSDEC(x)     VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_MR_PCSDEC        VTSS_BIT(2U)
#define VTSS_X_FLEXCOM_FLEX_SPI_MR_PCSDEC(x)     VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_MR_PS(x)         VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_MR_PS            VTSS_BIT(1U)
#define VTSS_X_FLEXCOM_FLEX_SPI_MR_PS(x)         VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_MR_MSTR(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_MR_MSTR          VTSS_BIT(0U)
#define VTSS_X_FLEXCOM_FLEX_SPI_MR_MSTR(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FLEXCOM_FLEX_SPI_RDR  t_sz:4 ga:256, gw:67, ra:2, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_SPI_RDR(target) __REG(target,256U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_RDR_PCS_RDR(x)   VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_FLEXCOM_FLEX_SPI_RDR_PCS_RDR      VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_FLEXCOM_FLEX_SPI_RDR_PCS_RDR(x)   VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_FLEXCOM_FLEX_SPI_RDR_RD(x)        VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_FLEXCOM_FLEX_SPI_RDR_RD           VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_FLEXCOM_FLEX_SPI_RDR_RD(x)        VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* FLEXCOM_FLEX_SPI_FMT_RDR_8  t_sz:4 ga:256, gw:67, ra:2, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_SPI_FMT_RDR_8(target) __REG(target,256U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_FMT_RDR_8_RD3(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_FLEXCOM_FLEX_SPI_FMT_RDR_8_RD3    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_FLEXCOM_FLEX_SPI_FMT_RDR_8_RD3(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_FLEXCOM_FLEX_SPI_FMT_RDR_8_RD2(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_FLEXCOM_FLEX_SPI_FMT_RDR_8_RD2    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_FLEXCOM_FLEX_SPI_FMT_RDR_8_RD2(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_FLEXCOM_FLEX_SPI_FMT_RDR_8_RD1(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_FLEXCOM_FLEX_SPI_FMT_RDR_8_RD1    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_FLEXCOM_FLEX_SPI_FMT_RDR_8_RD1(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_FLEXCOM_FLEX_SPI_FMT_RDR_8_RD0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FLEXCOM_FLEX_SPI_FMT_RDR_8_RD0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FLEXCOM_FLEX_SPI_FMT_RDR_8_RD0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FLEXCOM_FLEX_SPI_FMT_RDR_16  t_sz:4 ga:256, gw:67, ra:2, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_SPI_FMT_RDR_16(target) __REG(target,256U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_FMT_RDR_16_RD1_16(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_FLEXCOM_FLEX_SPI_FMT_RDR_16_RD1_16    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_FLEXCOM_FLEX_SPI_FMT_RDR_16_RD1_16(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_FLEXCOM_FLEX_SPI_FMT_RDR_16_RD0_16(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_FLEXCOM_FLEX_SPI_FMT_RDR_16_RD0_16    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_FLEXCOM_FLEX_SPI_FMT_RDR_16_RD0_16(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* FLEXCOM_FLEX_SPI_TDR  t_sz:4 ga:256, gw:67, ra:3, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_SPI_TDR(target) __REG(target,256U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_TDR_LASTXFER_TDR(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_TDR_LASTXFER_TDR    VTSS_BIT(24U)
#define VTSS_X_FLEXCOM_FLEX_SPI_TDR_LASTXFER_TDR(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_TDR_PCS_TDR(x)   VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_FLEXCOM_FLEX_SPI_TDR_PCS_TDR      VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_FLEXCOM_FLEX_SPI_TDR_PCS_TDR(x)   VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_FLEXCOM_FLEX_SPI_TDR_TD(x)        VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_FLEXCOM_FLEX_SPI_TDR_TD           VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_FLEXCOM_FLEX_SPI_TDR_TD(x)        VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* FLEXCOM_FLEX_SPI_FMT_TDR  t_sz:4 ga:256, gw:67, ra:3, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_SPI_FMT_TDR(target) __REG(target,256U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_FMT_TDR_TD1(x)   VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_FLEXCOM_FLEX_SPI_FMT_TDR_TD1      VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_FLEXCOM_FLEX_SPI_FMT_TDR_TD1(x)   VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_FLEXCOM_FLEX_SPI_FMT_TDR_TD0(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_FLEXCOM_FLEX_SPI_FMT_TDR_TD0      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_FLEXCOM_FLEX_SPI_FMT_TDR_TD0(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* FLEXCOM_FLEX_SPI_SR  t_sz:4 ga:256, gw:67, ra:4, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_SPI_SR(target) __REG(target,256U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_SR_RXFPTEF(x)    VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_SR_RXFPTEF       VTSS_BIT(31U)
#define VTSS_X_FLEXCOM_FLEX_SPI_SR_RXFPTEF(x)    VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_SR_TXFPTEF(x)    VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_SR_TXFPTEF       VTSS_BIT(30U)
#define VTSS_X_FLEXCOM_FLEX_SPI_SR_TXFPTEF(x)    VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_SR_RXFTHF(x)     VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_SR_RXFTHF        VTSS_BIT(29U)
#define VTSS_X_FLEXCOM_FLEX_SPI_SR_RXFTHF(x)     VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_SR_RXFFF(x)      VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_SR_RXFFF         VTSS_BIT(28U)
#define VTSS_X_FLEXCOM_FLEX_SPI_SR_RXFFF(x)      VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_SR_RXFEF(x)      VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_SR_RXFEF         VTSS_BIT(27U)
#define VTSS_X_FLEXCOM_FLEX_SPI_SR_RXFEF(x)      VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_SR_TXFTHF(x)     VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_SR_TXFTHF        VTSS_BIT(26U)
#define VTSS_X_FLEXCOM_FLEX_SPI_SR_TXFTHF(x)     VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_SR_TXFFF(x)      VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_SR_TXFFF         VTSS_BIT(25U)
#define VTSS_X_FLEXCOM_FLEX_SPI_SR_TXFFF(x)      VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_SR_TXFEF(x)      VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_SR_TXFEF         VTSS_BIT(24U)
#define VTSS_X_FLEXCOM_FLEX_SPI_SR_TXFEF(x)      VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_SR_SFERR(x)      VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_SR_SFERR         VTSS_BIT(12U)
#define VTSS_X_FLEXCOM_FLEX_SPI_SR_SFERR(x)      VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_SR_CMP(x)        VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_SR_CMP           VTSS_BIT(11U)
#define VTSS_X_FLEXCOM_FLEX_SPI_SR_CMP(x)        VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_SR_SPIENS(x)     VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_SR_SPIENS        VTSS_BIT(16U)
#define VTSS_X_FLEXCOM_FLEX_SPI_SR_SPIENS(x)     VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_SR_UNDES(x)      VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_SR_UNDES         VTSS_BIT(10U)
#define VTSS_X_FLEXCOM_FLEX_SPI_SR_UNDES(x)      VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_SR_TXEMPTY(x)    VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_SR_TXEMPTY       VTSS_BIT(9U)
#define VTSS_X_FLEXCOM_FLEX_SPI_SR_TXEMPTY(x)    VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_SR_NSSR(x)       VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_SR_NSSR          VTSS_BIT(8U)
#define VTSS_X_FLEXCOM_FLEX_SPI_SR_NSSR(x)       VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_SR_OVRES(x)      VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_SR_OVRES         VTSS_BIT(3U)
#define VTSS_X_FLEXCOM_FLEX_SPI_SR_OVRES(x)      VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_SR_MODF(x)       VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_SR_MODF          VTSS_BIT(2U)
#define VTSS_X_FLEXCOM_FLEX_SPI_SR_MODF(x)       VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_SR_TDRE(x)       VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_SR_TDRE          VTSS_BIT(1U)
#define VTSS_X_FLEXCOM_FLEX_SPI_SR_TDRE(x)       VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_SR_RDRF(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_SR_RDRF          VTSS_BIT(0U)
#define VTSS_X_FLEXCOM_FLEX_SPI_SR_RDRF(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FLEXCOM_FLEX_SPI_IER  t_sz:4 ga:256, gw:67, ra:5, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_SPI_IER(target) __REG(target,256U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IER_RXFPTEF_IE(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IER_RXFPTEF_IE    VTSS_BIT(31U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IER_RXFPTEF_IE(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IER_TXFPTEF_IE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IER_TXFPTEF_IE    VTSS_BIT(30U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IER_TXFPTEF_IE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IER_RXFTHF_IE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IER_RXFTHF_IE    VTSS_BIT(29U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IER_RXFTHF_IE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IER_RXFFF_IE(x)  VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IER_RXFFF_IE     VTSS_BIT(28U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IER_RXFFF_IE(x)  VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IER_RXFEF_IE(x)  VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IER_RXFEF_IE     VTSS_BIT(27U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IER_RXFEF_IE(x)  VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IER_TXFTHF_IE(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IER_TXFTHF_IE    VTSS_BIT(26U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IER_TXFTHF_IE(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IER_TXFFF_IE(x)  VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IER_TXFFF_IE     VTSS_BIT(25U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IER_TXFFF_IE(x)  VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IER_TXFEF_IE(x)  VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IER_TXFEF_IE     VTSS_BIT(24U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IER_TXFEF_IE(x)  VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IER_CMP_IE(x)    VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IER_CMP_IE       VTSS_BIT(11U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IER_CMP_IE(x)    VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IER_UNDES_IE(x)  VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IER_UNDES_IE     VTSS_BIT(10U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IER_UNDES_IE(x)  VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IER_TXEMPTY_IE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IER_TXEMPTY_IE    VTSS_BIT(9U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IER_TXEMPTY_IE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IER_NSSR_IE(x)   VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IER_NSSR_IE      VTSS_BIT(8U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IER_NSSR_IE(x)   VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IER_OVRES_IE(x)  VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IER_OVRES_IE     VTSS_BIT(3U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IER_OVRES_IE(x)  VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IER_MODF_IE(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IER_MODF_IE      VTSS_BIT(2U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IER_MODF_IE(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IER_TDRE_IE(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IER_TDRE_IE      VTSS_BIT(1U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IER_TDRE_IE(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IER_RDRF_IE(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IER_RDRF_IE      VTSS_BIT(0U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IER_RDRF_IE(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FLEXCOM_FLEX_SPI_IDR  t_sz:4 ga:256, gw:67, ra:6, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_SPI_IDR(target) __REG(target,256U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IDR_RXFPTEF_ID(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IDR_RXFPTEF_ID    VTSS_BIT(31U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IDR_RXFPTEF_ID(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IDR_TXFPTEF_ID(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IDR_TXFPTEF_ID    VTSS_BIT(30U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IDR_TXFPTEF_ID(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IDR_RXFTHF_ID(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IDR_RXFTHF_ID    VTSS_BIT(29U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IDR_RXFTHF_ID(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IDR_RXFFF_ID(x)  VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IDR_RXFFF_ID     VTSS_BIT(28U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IDR_RXFFF_ID(x)  VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IDR_RXFEF_ID(x)  VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IDR_RXFEF_ID     VTSS_BIT(27U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IDR_RXFEF_ID(x)  VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IDR_TXFTHF_ID(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IDR_TXFTHF_ID    VTSS_BIT(26U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IDR_TXFTHF_ID(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IDR_TXFFF_ID(x)  VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IDR_TXFFF_ID     VTSS_BIT(25U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IDR_TXFFF_ID(x)  VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IDR_TXFEF_ID(x)  VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IDR_TXFEF_ID     VTSS_BIT(24U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IDR_TXFEF_ID(x)  VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IDR_CMP_ID(x)    VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IDR_CMP_ID       VTSS_BIT(11U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IDR_CMP_ID(x)    VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IDR_UNDES_ID(x)  VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IDR_UNDES_ID     VTSS_BIT(10U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IDR_UNDES_ID(x)  VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IDR_TXEMPTY_ID(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IDR_TXEMPTY_ID    VTSS_BIT(9U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IDR_TXEMPTY_ID(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IDR_NSSR_ID(x)   VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IDR_NSSR_ID      VTSS_BIT(8U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IDR_NSSR_ID(x)   VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IDR_OVRES_ID(x)  VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IDR_OVRES_ID     VTSS_BIT(3U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IDR_OVRES_ID(x)  VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IDR_MODF_ID(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IDR_MODF_ID      VTSS_BIT(2U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IDR_MODF_ID(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IDR_TDRE_ID(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IDR_TDRE_ID      VTSS_BIT(1U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IDR_TDRE_ID(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IDR_RDRF_ID(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IDR_RDRF_ID      VTSS_BIT(0U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IDR_RDRF_ID(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FLEXCOM_FLEX_SPI_IMR  t_sz:4 ga:256, gw:67, ra:7, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_SPI_IMR(target) __REG(target,256U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IMR_RXFPTEF_IM(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IMR_RXFPTEF_IM    VTSS_BIT(31U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IMR_RXFPTEF_IM(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IMR_TXFPTEF_IM(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IMR_TXFPTEF_IM    VTSS_BIT(30U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IMR_TXFPTEF_IM(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IMR_RXFTHF_IM(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IMR_RXFTHF_IM    VTSS_BIT(29U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IMR_RXFTHF_IM(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IMR_RXFFF_IM(x)  VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IMR_RXFFF_IM     VTSS_BIT(28U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IMR_RXFFF_IM(x)  VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IMR_RXFEF_IM(x)  VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IMR_RXFEF_IM     VTSS_BIT(27U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IMR_RXFEF_IM(x)  VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IMR_TXFTHF_IM(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IMR_TXFTHF_IM    VTSS_BIT(26U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IMR_TXFTHF_IM(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IMR_TXFFF_IM(x)  VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IMR_TXFFF_IM     VTSS_BIT(25U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IMR_TXFFF_IM(x)  VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IMR_TXFEF_IM(x)  VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IMR_TXFEF_IM     VTSS_BIT(24U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IMR_TXFEF_IM(x)  VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IMR_CMP_IM(x)    VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IMR_CMP_IM       VTSS_BIT(11U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IMR_CMP_IM(x)    VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IMR_UNDES_IM(x)  VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IMR_UNDES_IM     VTSS_BIT(10U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IMR_UNDES_IM(x)  VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IMR_TXEMPTY_IM(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IMR_TXEMPTY_IM    VTSS_BIT(9U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IMR_TXEMPTY_IM(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IMR_NSSR_IM(x)   VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IMR_NSSR_IM      VTSS_BIT(8U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IMR_NSSR_IM(x)   VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IMR_OVRES_IM(x)  VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IMR_OVRES_IM     VTSS_BIT(3U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IMR_OVRES_IM(x)  VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IMR_MODF_IM(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IMR_MODF_IM      VTSS_BIT(2U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IMR_MODF_IM(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IMR_TDRE_IM(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IMR_TDRE_IM      VTSS_BIT(1U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IMR_TDRE_IM(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_IMR_RDRF_IM(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_IMR_RDRF_IM      VTSS_BIT(0U)
#define VTSS_X_FLEXCOM_FLEX_SPI_IMR_RDRF_IM(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FLEXCOM_FLEX_SPI_CSR0  t_sz:4 ga:256, gw:67, ra:12, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_SPI_CSR0(target) __REG(target,256U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_CSR0_DLYBCT_CS0(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_FLEXCOM_FLEX_SPI_CSR0_DLYBCT_CS0    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_FLEXCOM_FLEX_SPI_CSR0_DLYBCT_CS0(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_FLEXCOM_FLEX_SPI_CSR0_DLYBS_CS0(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_FLEXCOM_FLEX_SPI_CSR0_DLYBS_CS0    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_FLEXCOM_FLEX_SPI_CSR0_DLYBS_CS0(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_FLEXCOM_FLEX_SPI_CSR0_SCBR_CS0(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_FLEXCOM_FLEX_SPI_CSR0_SCBR_CS0    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_FLEXCOM_FLEX_SPI_CSR0_SCBR_CS0(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_FLEXCOM_FLEX_SPI_CSR0_BITS_CS0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_FLEXCOM_FLEX_SPI_CSR0_BITS_CS0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_FLEXCOM_FLEX_SPI_CSR0_BITS_CS0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_FLEXCOM_FLEX_SPI_CSR0_CSAAT_CS0(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_CSR0_CSAAT_CS0    VTSS_BIT(3U)
#define VTSS_X_FLEXCOM_FLEX_SPI_CSR0_CSAAT_CS0(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_CSR0_CSNAAT_CS0(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_CSR0_CSNAAT_CS0    VTSS_BIT(2U)
#define VTSS_X_FLEXCOM_FLEX_SPI_CSR0_CSNAAT_CS0(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_CSR0_NCPHA_CS0(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_CSR0_NCPHA_CS0    VTSS_BIT(1U)
#define VTSS_X_FLEXCOM_FLEX_SPI_CSR0_NCPHA_CS0(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_CSR0_CPOL_CS0(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_CSR0_CPOL_CS0    VTSS_BIT(0U)
#define VTSS_X_FLEXCOM_FLEX_SPI_CSR0_CPOL_CS0(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FLEXCOM_FLEX_SPI_CSR1  t_sz:4 ga:256, gw:67, ra:13, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_SPI_CSR1(target) __REG(target,256U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_CSR1_DLYBCT_CS1(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_FLEXCOM_FLEX_SPI_CSR1_DLYBCT_CS1    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_FLEXCOM_FLEX_SPI_CSR1_DLYBCT_CS1(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_FLEXCOM_FLEX_SPI_CSR1_DLYBS_CS1(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_FLEXCOM_FLEX_SPI_CSR1_DLYBS_CS1    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_FLEXCOM_FLEX_SPI_CSR1_DLYBS_CS1(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_FLEXCOM_FLEX_SPI_CSR1_SCBR_CS1(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_FLEXCOM_FLEX_SPI_CSR1_SCBR_CS1    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_FLEXCOM_FLEX_SPI_CSR1_SCBR_CS1(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_FLEXCOM_FLEX_SPI_CSR1_BITS_CS1(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_FLEXCOM_FLEX_SPI_CSR1_BITS_CS1    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_FLEXCOM_FLEX_SPI_CSR1_BITS_CS1(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_FLEXCOM_FLEX_SPI_CSR1_CSAAT_CS1(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_CSR1_CSAAT_CS1    VTSS_BIT(3U)
#define VTSS_X_FLEXCOM_FLEX_SPI_CSR1_CSAAT_CS1(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_CSR1_CSNAAT_CS1(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_CSR1_CSNAAT_CS1    VTSS_BIT(2U)
#define VTSS_X_FLEXCOM_FLEX_SPI_CSR1_CSNAAT_CS1(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_CSR1_NCPHA_CS1(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_CSR1_NCPHA_CS1    VTSS_BIT(1U)
#define VTSS_X_FLEXCOM_FLEX_SPI_CSR1_NCPHA_CS1(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_CSR1_CPOL_CS1(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_CSR1_CPOL_CS1    VTSS_BIT(0U)
#define VTSS_X_FLEXCOM_FLEX_SPI_CSR1_CPOL_CS1(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FLEXCOM_FLEX_SPI_FMR  t_sz:4 ga:256, gw:67, ra:16, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_SPI_FMR(target) __REG(target,256U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_FMR_RXFTHRES(x)  VTSS_ENCODE_BITFIELD(x,24U,6U)
#define VTSS_M_FLEXCOM_FLEX_SPI_FMR_RXFTHRES     VTSS_ENCODE_BITMASK(24U,6U)
#define VTSS_X_FLEXCOM_FLEX_SPI_FMR_RXFTHRES(x)  VTSS_EXTRACT_BITFIELD(x,24U,6U)

#define VTSS_F_FLEXCOM_FLEX_SPI_FMR_TXFTHRES(x)  VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_FLEXCOM_FLEX_SPI_FMR_TXFTHRES     VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_FLEXCOM_FLEX_SPI_FMR_TXFTHRES(x)  VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_FLEXCOM_FLEX_SPI_FMR_RXRDYM(x)    VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_FLEXCOM_FLEX_SPI_FMR_RXRDYM       VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_FLEXCOM_FLEX_SPI_FMR_RXRDYM(x)    VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_FLEXCOM_FLEX_SPI_FMR_TXRDYM(x)    VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_FLEXCOM_FLEX_SPI_FMR_TXRDYM       VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_FLEXCOM_FLEX_SPI_FMR_TXRDYM(x)    VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* FLEXCOM_FLEX_SPI_FLR  t_sz:4 ga:256, gw:67, ra:17, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_SPI_FLR(target) __REG(target,256U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_FLR_RXFL(x)      VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_FLEXCOM_FLEX_SPI_FLR_RXFL         VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_FLEXCOM_FLEX_SPI_FLR_RXFL(x)      VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_FLEXCOM_FLEX_SPI_FLR_TXFL(x)      VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_FLEXCOM_FLEX_SPI_FLR_TXFL         VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_FLEXCOM_FLEX_SPI_FLR_TXFL(x)      VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* FLEXCOM_FLEX_SPI_CMPR  t_sz:4 ga:256, gw:67, ra:18, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_SPI_CMPR(target) __REG(target,256U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_CMPR_VAL2(x)     VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_FLEXCOM_FLEX_SPI_CMPR_VAL2        VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_FLEXCOM_FLEX_SPI_CMPR_VAL2(x)     VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_FLEXCOM_FLEX_SPI_CMPR_VAL1(x)     VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_FLEXCOM_FLEX_SPI_CMPR_VAL1        VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_FLEXCOM_FLEX_SPI_CMPR_VAL1(x)     VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* FLEXCOM_FLEX_SPI_WPMR  t_sz:4 ga:256, gw:67, ra:57, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_SPI_WPMR(target) __REG(target,256U,0U,0U,0U,57U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_WPMR_WPKEY(x)    VTSS_ENCODE_BITFIELD(x,8U,24U)
#define VTSS_M_FLEXCOM_FLEX_SPI_WPMR_WPKEY       VTSS_ENCODE_BITMASK(8U,24U)
#define VTSS_X_FLEXCOM_FLEX_SPI_WPMR_WPKEY(x)    VTSS_EXTRACT_BITFIELD(x,8U,24U)

#define VTSS_F_FLEXCOM_FLEX_SPI_WPMR_WPCREN(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_WPMR_WPCREN      VTSS_BIT(2U)
#define VTSS_X_FLEXCOM_FLEX_SPI_WPMR_WPCREN(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_WPMR_WPITEN(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_WPMR_WPITEN      VTSS_BIT(1U)
#define VTSS_X_FLEXCOM_FLEX_SPI_WPMR_WPITEN(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_WPMR_WPEN(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_WPMR_WPEN        VTSS_BIT(0U)
#define VTSS_X_FLEXCOM_FLEX_SPI_WPMR_WPEN(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FLEXCOM_FLEX_SPI_WPSR  t_sz:4 ga:256, gw:67, ra:58, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_SPI_WPSR(target) __REG(target,256U,0U,0U,0U,58U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_WPSR_WPVSRC(x)   VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_FLEXCOM_FLEX_SPI_WPSR_WPVSRC      VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_FLEXCOM_FLEX_SPI_WPSR_WPVSRC(x)   VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_FLEXCOM_FLEX_SPI_WPSR_WPVS(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FLEXCOM_FLEX_SPI_WPSR_WPVS        VTSS_BIT(0U)
#define VTSS_X_FLEXCOM_FLEX_SPI_WPSR_WPVS(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FLEXCOM_FLEX_SPI_VERSION  t_sz:4 ga:256, gw:67, ra:63, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_SPI_VERSION(target) __REG(target,256U,0U,0U,0U,63U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_SPI_VERSION_MFN(x)   VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_FLEXCOM_FLEX_SPI_VERSION_MFN      VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_FLEXCOM_FLEX_SPI_VERSION_MFN(x)   VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_FLEXCOM_FLEX_SPI_VERSION_VERSION(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_FLEXCOM_FLEX_SPI_VERSION_VERSION    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_FLEXCOM_FLEX_SPI_VERSION_VERSION(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* FLEXCOM_FLEX_TWI_CR  t_sz:4 ga:384, gw:66, ra:0, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_TWI_CR(target) __REG(target,384U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_CR_FIFODIS(x)    VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_CR_FIFODIS       VTSS_BIT(29U)
#define VTSS_X_FLEXCOM_FLEX_TWI_CR_FIFODIS(x)    VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_CR_FIFOEN(x)     VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_CR_FIFOEN        VTSS_BIT(28U)
#define VTSS_X_FLEXCOM_FLEX_TWI_CR_FIFOEN(x)     VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_CR_LOCKCLR(x)    VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_CR_LOCKCLR       VTSS_BIT(26U)
#define VTSS_X_FLEXCOM_FLEX_TWI_CR_LOCKCLR(x)    VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_CR_THRCLR(x)     VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_CR_THRCLR        VTSS_BIT(24U)
#define VTSS_X_FLEXCOM_FLEX_TWI_CR_THRCLR(x)     VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_CR_ACMDIS(x)     VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_CR_ACMDIS        VTSS_BIT(17U)
#define VTSS_X_FLEXCOM_FLEX_TWI_CR_ACMDIS(x)     VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_CR_ACMEN(x)      VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_CR_ACMEN         VTSS_BIT(16U)
#define VTSS_X_FLEXCOM_FLEX_TWI_CR_ACMEN(x)      VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_CR_CLEAR(x)      VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_CR_CLEAR         VTSS_BIT(15U)
#define VTSS_X_FLEXCOM_FLEX_TWI_CR_CLEAR(x)      VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_CR_PECRQ(x)      VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_CR_PECRQ         VTSS_BIT(14U)
#define VTSS_X_FLEXCOM_FLEX_TWI_CR_PECRQ(x)      VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_CR_PECDIS(x)     VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_CR_PECDIS        VTSS_BIT(13U)
#define VTSS_X_FLEXCOM_FLEX_TWI_CR_PECDIS(x)     VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_CR_PECEN(x)      VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_CR_PECEN         VTSS_BIT(12U)
#define VTSS_X_FLEXCOM_FLEX_TWI_CR_PECEN(x)      VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_CR_SMBDIS(x)     VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_CR_SMBDIS        VTSS_BIT(11U)
#define VTSS_X_FLEXCOM_FLEX_TWI_CR_SMBDIS(x)     VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_CR_SMBEN(x)      VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_CR_SMBEN         VTSS_BIT(10U)
#define VTSS_X_FLEXCOM_FLEX_TWI_CR_SMBEN(x)      VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_CR_HSDIS(x)      VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_CR_HSDIS         VTSS_BIT(9U)
#define VTSS_X_FLEXCOM_FLEX_TWI_CR_HSDIS(x)      VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_CR_HSEN(x)       VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_CR_HSEN          VTSS_BIT(8U)
#define VTSS_X_FLEXCOM_FLEX_TWI_CR_HSEN(x)       VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_CR_SWR_RST(x)    VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_CR_SWR_RST       VTSS_BIT(7U)
#define VTSS_X_FLEXCOM_FLEX_TWI_CR_SWR_RST(x)    VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_CR_QUICK(x)      VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_CR_QUICK         VTSS_BIT(6U)
#define VTSS_X_FLEXCOM_FLEX_TWI_CR_QUICK(x)      VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_CR_SVDIS(x)      VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_CR_SVDIS         VTSS_BIT(5U)
#define VTSS_X_FLEXCOM_FLEX_TWI_CR_SVDIS(x)      VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_CR_SVEN(x)       VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_CR_SVEN          VTSS_BIT(4U)
#define VTSS_X_FLEXCOM_FLEX_TWI_CR_SVEN(x)       VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_CR_MSDIS(x)      VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_CR_MSDIS         VTSS_BIT(3U)
#define VTSS_X_FLEXCOM_FLEX_TWI_CR_MSDIS(x)      VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_CR_MSEN(x)       VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_CR_MSEN          VTSS_BIT(2U)
#define VTSS_X_FLEXCOM_FLEX_TWI_CR_MSEN(x)       VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_CR_STOP(x)       VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_CR_STOP          VTSS_BIT(1U)
#define VTSS_X_FLEXCOM_FLEX_TWI_CR_STOP(x)       VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_CR_START(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_CR_START         VTSS_BIT(0U)
#define VTSS_X_FLEXCOM_FLEX_TWI_CR_START(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FLEXCOM_FLEX_TWI_MMR  t_sz:4 ga:384, gw:66, ra:1, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_TWI_MMR(target) __REG(target,384U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_MMR_NOAP(x)      VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_MMR_NOAP         VTSS_BIT(24U)
#define VTSS_X_FLEXCOM_FLEX_TWI_MMR_NOAP(x)      VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_MMR_DADR(x)      VTSS_ENCODE_BITFIELD(x,16U,7U)
#define VTSS_M_FLEXCOM_FLEX_TWI_MMR_DADR         VTSS_ENCODE_BITMASK(16U,7U)
#define VTSS_X_FLEXCOM_FLEX_TWI_MMR_DADR(x)      VTSS_EXTRACT_BITFIELD(x,16U,7U)

#define VTSS_F_FLEXCOM_FLEX_TWI_MMR_SCLRBL(x)    VTSS_ENCODE_BITFIELD(x,13U,2U)
#define VTSS_M_FLEXCOM_FLEX_TWI_MMR_SCLRBL       VTSS_ENCODE_BITMASK(13U,2U)
#define VTSS_X_FLEXCOM_FLEX_TWI_MMR_SCLRBL(x)    VTSS_EXTRACT_BITFIELD(x,13U,2U)

#define VTSS_F_FLEXCOM_FLEX_TWI_MMR_MREAD(x)     VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_MMR_MREAD        VTSS_BIT(12U)
#define VTSS_X_FLEXCOM_FLEX_TWI_MMR_MREAD(x)     VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_MMR_IADRSZ(x)    VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_FLEXCOM_FLEX_TWI_MMR_IADRSZ       VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_FLEXCOM_FLEX_TWI_MMR_IADRSZ(x)    VTSS_EXTRACT_BITFIELD(x,8U,2U)

/* FLEXCOM_FLEX_TWI_SMR  t_sz:4 ga:384, gw:66, ra:2, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_TWI_SMR(target) __REG(target,384U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SMR_DATAMEN(x)   VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SMR_DATAMEN      VTSS_BIT(31U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SMR_DATAMEN(x)   VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SMR_SADR3EN(x)   VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SMR_SADR3EN      VTSS_BIT(30U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SMR_SADR3EN(x)   VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SMR_SADR2EN(x)   VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SMR_SADR2EN      VTSS_BIT(29U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SMR_SADR2EN(x)   VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SMR_SADR1EN(x)   VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SMR_SADR1EN      VTSS_BIT(28U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SMR_SADR1EN(x)   VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SMR_SADR(x)      VTSS_ENCODE_BITFIELD(x,16U,7U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SMR_SADR         VTSS_ENCODE_BITMASK(16U,7U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SMR_SADR(x)      VTSS_EXTRACT_BITFIELD(x,16U,7U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SMR_MASK(x)      VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SMR_MASK         VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SMR_MASK(x)      VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SMR_SNIFF(x)     VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SMR_SNIFF        VTSS_BIT(7U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SMR_SNIFF(x)     VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SMR_SCLWSDIS(x)  VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SMR_SCLWSDIS     VTSS_BIT(6U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SMR_SCLWSDIS(x)  VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SMR_SADAT(x)     VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SMR_SADAT        VTSS_BIT(4U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SMR_SADAT(x)     VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SMR_SMHH(x)      VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SMR_SMHH         VTSS_BIT(3U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SMR_SMHH(x)      VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SMR_SMDA(x)      VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SMR_SMDA         VTSS_BIT(2U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SMR_SMDA(x)      VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SMR_NACKEN(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SMR_NACKEN       VTSS_BIT(0U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SMR_NACKEN(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FLEXCOM_FLEX_TWI_IADR  t_sz:4 ga:384, gw:66, ra:3, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_TWI_IADR(target) __REG(target,384U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IADR_IADR(x)     VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IADR_IADR        VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IADR_IADR(x)     VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* FLEXCOM_FLEX_TWI_CWGR  t_sz:4 ga:384, gw:66, ra:4, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_TWI_CWGR(target) __REG(target,384U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_CWGR_HOLD(x)     VTSS_ENCODE_BITFIELD(x,24U,6U)
#define VTSS_M_FLEXCOM_FLEX_TWI_CWGR_HOLD        VTSS_ENCODE_BITMASK(24U,6U)
#define VTSS_X_FLEXCOM_FLEX_TWI_CWGR_HOLD(x)     VTSS_EXTRACT_BITFIELD(x,24U,6U)

#define VTSS_F_FLEXCOM_FLEX_TWI_CWGR_BRSRCCLK(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_CWGR_BRSRCCLK    VTSS_BIT(20U)
#define VTSS_X_FLEXCOM_FLEX_TWI_CWGR_BRSRCCLK(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_CWGR_CKDIV(x)    VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_FLEXCOM_FLEX_TWI_CWGR_CKDIV       VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_FLEXCOM_FLEX_TWI_CWGR_CKDIV(x)    VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_FLEXCOM_FLEX_TWI_CWGR_CHDIV(x)    VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_FLEXCOM_FLEX_TWI_CWGR_CHDIV       VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_FLEXCOM_FLEX_TWI_CWGR_CHDIV(x)    VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_FLEXCOM_FLEX_TWI_CWGR_CLDIV(x)    VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FLEXCOM_FLEX_TWI_CWGR_CLDIV       VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FLEXCOM_FLEX_TWI_CWGR_CLDIV(x)    VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FLEXCOM_FLEX_TWI_SR  t_sz:4 ga:384, gw:66, ra:8, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_TWI_SR(target) __REG(target,384U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SR_SR(x)         VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SR_SR            VTSS_BIT(26U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SR_SR(x)         VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SR_SDA(x)        VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SR_SDA           VTSS_BIT(25U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SR_SDA(x)        VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SR_SCL(x)        VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SR_SCL           VTSS_BIT(24U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SR_SCL(x)        VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SR_LOCK(x)       VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SR_LOCK          VTSS_BIT(23U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SR_LOCK(x)       VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SR_SMBHHM(x)     VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SR_SMBHHM        VTSS_BIT(21U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SR_SMBHHM(x)     VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SR_SMBDAM(x)     VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SR_SMBDAM        VTSS_BIT(20U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SR_SMBDAM(x)     VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SR_PECERR(x)     VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SR_PECERR        VTSS_BIT(19U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SR_PECERR(x)     VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SR_TOUT(x)       VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SR_TOUT          VTSS_BIT(18U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SR_TOUT(x)       VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SR_MCACK(x)      VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SR_MCACK         VTSS_BIT(16U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SR_MCACK(x)      VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SR_EOASACC(x)    VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SR_EOASACC       VTSS_BIT(11U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SR_EOASACC(x)    VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SR_SCLWS(x)      VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SR_SCLWS         VTSS_BIT(10U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SR_SCLWS(x)      VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SR_ARBLST(x)     VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SR_ARBLST        VTSS_BIT(9U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SR_ARBLST(x)     VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SR_NACK(x)       VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SR_NACK          VTSS_BIT(8U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SR_NACK(x)       VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SR_UNRE(x)       VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SR_UNRE          VTSS_BIT(7U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SR_UNRE(x)       VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SR_OVRE(x)       VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SR_OVRE          VTSS_BIT(6U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SR_OVRE(x)       VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SR_GACC(x)       VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SR_GACC          VTSS_BIT(5U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SR_GACC(x)       VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SR_SVACC(x)      VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SR_SVACC         VTSS_BIT(4U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SR_SVACC(x)      VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SR_SVREAD(x)     VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SR_SVREAD        VTSS_BIT(3U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SR_SVREAD(x)     VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SR_TXRDY(x)      VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SR_TXRDY         VTSS_BIT(2U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SR_TXRDY(x)      VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SR_RXRDY(x)      VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SR_RXRDY         VTSS_BIT(1U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SR_RXRDY(x)      VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SR_TXCOMP(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SR_TXCOMP        VTSS_BIT(0U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SR_TXCOMP(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FLEXCOM_FLEX_TWI_IER  t_sz:4 ga:384, gw:66, ra:9, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_TWI_IER(target) __REG(target,384U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IER_SMBHHM_IE(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IER_SMBHHM_IE    VTSS_BIT(21U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IER_SMBHHM_IE(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IER_SMBDAM_IE(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IER_SMBDAM_IE    VTSS_BIT(20U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IER_SMBDAM_IE(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IER_PECERR_IE(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IER_PECERR_IE    VTSS_BIT(19U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IER_PECERR_IE(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IER_TOUT_IE(x)   VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IER_TOUT_IE      VTSS_BIT(18U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IER_TOUT_IE(x)   VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IER_MCACK_IE(x)  VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IER_MCACK_IE     VTSS_BIT(16U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IER_MCACK_IE(x)  VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IER_EOASACC_IE(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IER_EOASACC_IE    VTSS_BIT(11U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IER_EOASACC_IE(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IER_SCLWS_IE(x)  VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IER_SCLWS_IE     VTSS_BIT(10U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IER_SCLWS_IE(x)  VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IER_ARBLST_IE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IER_ARBLST_IE    VTSS_BIT(9U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IER_ARBLST_IE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IER_NACK_IE(x)   VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IER_NACK_IE      VTSS_BIT(8U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IER_NACK_IE(x)   VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IER_UNRE_IE(x)   VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IER_UNRE_IE      VTSS_BIT(7U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IER_UNRE_IE(x)   VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IER_OVRE_IE(x)   VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IER_OVRE_IE      VTSS_BIT(6U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IER_OVRE_IE(x)   VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IER_GACC_IE(x)   VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IER_GACC_IE      VTSS_BIT(5U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IER_GACC_IE(x)   VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IER_SVACC_IE(x)  VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IER_SVACC_IE     VTSS_BIT(4U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IER_SVACC_IE(x)  VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IER_TXRDY_IE(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IER_TXRDY_IE     VTSS_BIT(2U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IER_TXRDY_IE(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IER_RXRDY_IE(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IER_RXRDY_IE     VTSS_BIT(1U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IER_RXRDY_IE(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IER_TXCOMP_IE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IER_TXCOMP_IE    VTSS_BIT(0U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IER_TXCOMP_IE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FLEXCOM_FLEX_TWI_IDR  t_sz:4 ga:384, gw:66, ra:10, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_TWI_IDR(target) __REG(target,384U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IDR_SMBHHM_ID(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IDR_SMBHHM_ID    VTSS_BIT(21U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IDR_SMBHHM_ID(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IDR_SMBDAM_ID(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IDR_SMBDAM_ID    VTSS_BIT(20U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IDR_SMBDAM_ID(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IDR_PECERR_ID(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IDR_PECERR_ID    VTSS_BIT(19U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IDR_PECERR_ID(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IDR_TOUT_ID(x)   VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IDR_TOUT_ID      VTSS_BIT(18U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IDR_TOUT_ID(x)   VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IDR_MCACK_ID(x)  VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IDR_MCACK_ID     VTSS_BIT(16U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IDR_MCACK_ID(x)  VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IDR_EOASACC_ID(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IDR_EOASACC_ID    VTSS_BIT(11U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IDR_EOASACC_ID(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IDR_SCLWS_ID(x)  VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IDR_SCLWS_ID     VTSS_BIT(10U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IDR_SCLWS_ID(x)  VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IDR_ARBLST_ID(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IDR_ARBLST_ID    VTSS_BIT(9U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IDR_ARBLST_ID(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IDR_NACK_ID(x)   VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IDR_NACK_ID      VTSS_BIT(8U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IDR_NACK_ID(x)   VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IDR_UNRE_ID(x)   VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IDR_UNRE_ID      VTSS_BIT(7U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IDR_UNRE_ID(x)   VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IDR_OVRE_ID(x)   VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IDR_OVRE_ID      VTSS_BIT(6U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IDR_OVRE_ID(x)   VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IDR_GACC_ID(x)   VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IDR_GACC_ID      VTSS_BIT(5U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IDR_GACC_ID(x)   VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IDR_SVACC_ID(x)  VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IDR_SVACC_ID     VTSS_BIT(4U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IDR_SVACC_ID(x)  VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IDR_TXRDY_ID(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IDR_TXRDY_ID     VTSS_BIT(2U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IDR_TXRDY_ID(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IDR_RXRDY_ID(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IDR_RXRDY_ID     VTSS_BIT(1U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IDR_RXRDY_ID(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IDR_TXCOMP_ID(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IDR_TXCOMP_ID    VTSS_BIT(0U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IDR_TXCOMP_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FLEXCOM_FLEX_TWI_IMR  t_sz:4 ga:384, gw:66, ra:11, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_TWI_IMR(target) __REG(target,384U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IMR_SMBHHM_IM(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IMR_SMBHHM_IM    VTSS_BIT(21U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IMR_SMBHHM_IM(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IMR_SMBDAM_IM(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IMR_SMBDAM_IM    VTSS_BIT(20U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IMR_SMBDAM_IM(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IMR_PECERR_IM(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IMR_PECERR_IM    VTSS_BIT(19U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IMR_PECERR_IM(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IMR_TOUT_IM(x)   VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IMR_TOUT_IM      VTSS_BIT(18U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IMR_TOUT_IM(x)   VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IMR_MCACK_IM(x)  VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IMR_MCACK_IM     VTSS_BIT(16U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IMR_MCACK_IM(x)  VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IMR_EOASACC_IM(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IMR_EOASACC_IM    VTSS_BIT(11U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IMR_EOASACC_IM(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IMR_SCLWS_IM(x)  VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IMR_SCLWS_IM     VTSS_BIT(10U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IMR_SCLWS_IM(x)  VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IMR_ARBLST_IM(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IMR_ARBLST_IM    VTSS_BIT(9U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IMR_ARBLST_IM(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IMR_NACK_IM(x)   VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IMR_NACK_IM      VTSS_BIT(8U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IMR_NACK_IM(x)   VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IMR_UNRE_IM(x)   VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IMR_UNRE_IM      VTSS_BIT(7U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IMR_UNRE_IM(x)   VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IMR_OVRE_IM(x)   VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IMR_OVRE_IM      VTSS_BIT(6U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IMR_OVRE_IM(x)   VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IMR_GACC_IM(x)   VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IMR_GACC_IM      VTSS_BIT(5U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IMR_GACC_IM(x)   VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IMR_SVACC_IM(x)  VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IMR_SVACC_IM     VTSS_BIT(4U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IMR_SVACC_IM(x)  VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IMR_TXRDY_IM(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IMR_TXRDY_IM     VTSS_BIT(2U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IMR_TXRDY_IM(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IMR_RXRDY_IM(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IMR_RXRDY_IM     VTSS_BIT(1U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IMR_RXRDY_IM(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_IMR_TXCOMP_IM(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_IMR_TXCOMP_IM    VTSS_BIT(0U)
#define VTSS_X_FLEXCOM_FLEX_TWI_IMR_TXCOMP_IM(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FLEXCOM_FLEX_TWI_RHR  t_sz:4 ga:384, gw:66, ra:12, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_TWI_RHR(target) __REG(target,384U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_RHR_RXDATA(x)    VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FLEXCOM_FLEX_TWI_RHR_RXDATA       VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FLEXCOM_FLEX_TWI_RHR_RXDATA(x)    VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FLEXCOM_FLEX_TWI_FMT_RHR  t_sz:4 ga:384, gw:66, ra:12, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_TWI_FMT_RHR(target) __REG(target,384U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FMT_RHR_RXDATA3(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FMT_RHR_RXDATA3    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FMT_RHR_RXDATA3(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FMT_RHR_RXDATA2(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FMT_RHR_RXDATA2    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FMT_RHR_RXDATA2(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FMT_RHR_RXDATA1(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FMT_RHR_RXDATA1    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FMT_RHR_RXDATA1(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FMT_RHR_RXDATA0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FMT_RHR_RXDATA0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FMT_RHR_RXDATA0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FLEXCOM_FLEX_TWI_THR  t_sz:4 ga:384, gw:66, ra:13, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_TWI_THR(target) __REG(target,384U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_THR_TXDATA(x)    VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FLEXCOM_FLEX_TWI_THR_TXDATA       VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FLEXCOM_FLEX_TWI_THR_TXDATA(x)    VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FLEXCOM_FLEX_TWI_FMT_THR  t_sz:4 ga:384, gw:66, ra:13, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_TWI_FMT_THR(target) __REG(target,384U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FMT_THR_TXDATA3(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FMT_THR_TXDATA3    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FMT_THR_TXDATA3(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FMT_THR_TXDATA2(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FMT_THR_TXDATA2    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FMT_THR_TXDATA2(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FMT_THR_TXDATA1(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FMT_THR_TXDATA1    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FMT_THR_TXDATA1(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FMT_THR_TXDATA0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FMT_THR_TXDATA0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FMT_THR_TXDATA0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FLEXCOM_FLEX_TWI_SMBTR  t_sz:4 ga:384, gw:66, ra:14, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_TWI_SMBTR(target) __REG(target,384U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SMBTR_THMAX(x)   VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SMBTR_THMAX      VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SMBTR_THMAX(x)   VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SMBTR_TLOWM(x)   VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SMBTR_TLOWM      VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SMBTR_TLOWM(x)   VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SMBTR_TLOWS(x)   VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SMBTR_TLOWS      VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SMBTR_TLOWS(x)   VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SMBTR_PRESC(x)   VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SMBTR_PRESC      VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SMBTR_PRESC(x)   VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* FLEXCOM_FLEX_TWI_HSR  t_sz:4 ga:384, gw:66, ra:15, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_TWI_HSR(target) __REG(target,384U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_HSR_MCODE(x)     VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FLEXCOM_FLEX_TWI_HSR_MCODE        VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FLEXCOM_FLEX_TWI_HSR_MCODE(x)     VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FLEXCOM_FLEX_TWI_ACR  t_sz:4 ga:384, gw:66, ra:16, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_TWI_ACR(target) __REG(target,384U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_ACR_NPEC(x)      VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_ACR_NPEC         VTSS_BIT(25U)
#define VTSS_X_FLEXCOM_FLEX_TWI_ACR_NPEC(x)      VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_ACR_NDIR(x)      VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_ACR_NDIR         VTSS_BIT(24U)
#define VTSS_X_FLEXCOM_FLEX_TWI_ACR_NDIR(x)      VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_ACR_NDATAL(x)    VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_FLEXCOM_FLEX_TWI_ACR_NDATAL       VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_FLEXCOM_FLEX_TWI_ACR_NDATAL(x)    VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_FLEXCOM_FLEX_TWI_ACR_PEC(x)       VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_ACR_PEC          VTSS_BIT(9U)
#define VTSS_X_FLEXCOM_FLEX_TWI_ACR_PEC(x)       VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_ACR_DIR(x)       VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_ACR_DIR          VTSS_BIT(8U)
#define VTSS_X_FLEXCOM_FLEX_TWI_ACR_DIR(x)       VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_ACR_DATAL(x)     VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FLEXCOM_FLEX_TWI_ACR_DATAL        VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FLEXCOM_FLEX_TWI_ACR_DATAL(x)     VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FLEXCOM_FLEX_TWI_FILTR  t_sz:4 ga:384, gw:66, ra:17, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_TWI_FILTR(target) __REG(target,384U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FILTR_THRES(x)   VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FILTR_THRES      VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FILTR_THRES(x)   VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FILTR_PADFCFG(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FILTR_PADFCFG    VTSS_BIT(2U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FILTR_PADFCFG(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FILTR_PADFEN(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FILTR_PADFEN     VTSS_BIT(1U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FILTR_PADFEN(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FILTR_FILT(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FILTR_FILT       VTSS_BIT(0U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FILTR_FILT(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FLEXCOM_FLEX_TWI_HSCWGR  t_sz:4 ga:384, gw:66, ra:18, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_TWI_HSCWGR(target) __REG(target,384U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_HSCWGR_HSCKDIV(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_FLEXCOM_FLEX_TWI_HSCWGR_HSCKDIV    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_FLEXCOM_FLEX_TWI_HSCWGR_HSCKDIV(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_FLEXCOM_FLEX_TWI_HSCWGR_HSCHDIV(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_FLEXCOM_FLEX_TWI_HSCWGR_HSCHDIV    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_FLEXCOM_FLEX_TWI_HSCWGR_HSCHDIV(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_FLEXCOM_FLEX_TWI_HSCWGR_HSCLDIV(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FLEXCOM_FLEX_TWI_HSCWGR_HSCLDIV    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FLEXCOM_FLEX_TWI_HSCWGR_HSCLDIV(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FLEXCOM_FLEX_TWI_SWMR  t_sz:4 ga:384, gw:66, ra:19, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_TWI_SWMR(target) __REG(target,384U,0U,0U,0U,19U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SWMR_DATAM(x)    VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SWMR_DATAM       VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SWMR_DATAM(x)    VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SWMR_SADR3(x)    VTSS_ENCODE_BITFIELD(x,16U,7U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SWMR_SADR3       VTSS_ENCODE_BITMASK(16U,7U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SWMR_SADR3(x)    VTSS_EXTRACT_BITFIELD(x,16U,7U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SWMR_SADR2(x)    VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SWMR_SADR2       VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SWMR_SADR2(x)    VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_FLEXCOM_FLEX_TWI_SWMR_SADR1(x)    VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_FLEXCOM_FLEX_TWI_SWMR_SADR1       VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_FLEXCOM_FLEX_TWI_SWMR_SADR1(x)    VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* FLEXCOM_FLEX_TWI_FMR  t_sz:4 ga:384, gw:66, ra:20, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_TWI_FMR(target) __REG(target,384U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FMR_RXFTHRES(x)  VTSS_ENCODE_BITFIELD(x,24U,6U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FMR_RXFTHRES     VTSS_ENCODE_BITMASK(24U,6U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FMR_RXFTHRES(x)  VTSS_EXTRACT_BITFIELD(x,24U,6U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FMR_TXFTHRES(x)  VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FMR_TXFTHRES     VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FMR_TXFTHRES(x)  VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FMR_RXRDYM(x)    VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FMR_RXRDYM       VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FMR_RXRDYM(x)    VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FMR_TXRDYM(x)    VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FMR_TXRDYM       VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FMR_TXRDYM(x)    VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* FLEXCOM_FLEX_TWI_FLR  t_sz:4 ga:384, gw:66, ra:21, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_TWI_FLR(target) __REG(target,384U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FLR_RXFL(x)      VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FLR_RXFL         VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FLR_RXFL(x)      VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FLR_TXFL(x)      VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FLR_TXFL         VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FLR_TXFL(x)      VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* FLEXCOM_FLEX_TWI_FSR  t_sz:4 ga:384, gw:66, ra:24, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_TWI_FSR(target) __REG(target,384U,0U,0U,0U,24U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FSR_RXFPTEF(x)   VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FSR_RXFPTEF      VTSS_BIT(7U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FSR_RXFPTEF(x)   VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FSR_TXFPTEF(x)   VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FSR_TXFPTEF      VTSS_BIT(6U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FSR_TXFPTEF(x)   VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FSR_RXFTHF(x)    VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FSR_RXFTHF       VTSS_BIT(5U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FSR_RXFTHF(x)    VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FSR_RXFFF(x)     VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FSR_RXFFF        VTSS_BIT(4U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FSR_RXFFF(x)     VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FSR_RXFEF(x)     VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FSR_RXFEF        VTSS_BIT(3U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FSR_RXFEF(x)     VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FSR_TXFTHF(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FSR_TXFTHF       VTSS_BIT(2U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FSR_TXFTHF(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FSR_TXFFF(x)     VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FSR_TXFFF        VTSS_BIT(1U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FSR_TXFFF(x)     VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FSR_TXFEF(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FSR_TXFEF        VTSS_BIT(0U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FSR_TXFEF(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FLEXCOM_FLEX_TWI_FIER  t_sz:4 ga:384, gw:66, ra:25, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_TWI_FIER(target) __REG(target,384U,0U,0U,0U,25U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FIER_RXFPTEF_IE(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FIER_RXFPTEF_IE    VTSS_BIT(7U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FIER_RXFPTEF_IE(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FIER_TXFPTEF_IE(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FIER_TXFPTEF_IE    VTSS_BIT(6U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FIER_TXFPTEF_IE(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FIER_RXFTHF_IE(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FIER_RXFTHF_IE    VTSS_BIT(5U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FIER_RXFTHF_IE(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FIER_RXFFF_IE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FIER_RXFFF_IE    VTSS_BIT(4U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FIER_RXFFF_IE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FIER_RXFEF_IE(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FIER_RXFEF_IE    VTSS_BIT(3U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FIER_RXFEF_IE(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FIER_TXFTHF_IE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FIER_TXFTHF_IE    VTSS_BIT(2U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FIER_TXFTHF_IE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FIER_TXFFF_IE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FIER_TXFFF_IE    VTSS_BIT(1U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FIER_TXFFF_IE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FIER_TXFEF_IE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FIER_TXFEF_IE    VTSS_BIT(0U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FIER_TXFEF_IE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FLEXCOM_FLEX_TWI_FIDR  t_sz:4 ga:384, gw:66, ra:26, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_TWI_FIDR(target) __REG(target,384U,0U,0U,0U,26U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FIDR_RXFPTEF_ID(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FIDR_RXFPTEF_ID    VTSS_BIT(7U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FIDR_RXFPTEF_ID(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FIDR_TXFPTEF_ID(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FIDR_TXFPTEF_ID    VTSS_BIT(6U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FIDR_TXFPTEF_ID(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FIDR_RXFTHF_ID(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FIDR_RXFTHF_ID    VTSS_BIT(5U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FIDR_RXFTHF_ID(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FIDR_RXFFF_ID(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FIDR_RXFFF_ID    VTSS_BIT(4U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FIDR_RXFFF_ID(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FIDR_RXFEF_ID(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FIDR_RXFEF_ID    VTSS_BIT(3U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FIDR_RXFEF_ID(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FIDR_TXFTHF_ID(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FIDR_TXFTHF_ID    VTSS_BIT(2U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FIDR_TXFTHF_ID(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FIDR_TXFFF_ID(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FIDR_TXFFF_ID    VTSS_BIT(1U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FIDR_TXFFF_ID(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FIDR_TXFEF_ID(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FIDR_TXFEF_ID    VTSS_BIT(0U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FIDR_TXFEF_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FLEXCOM_FLEX_TWI_FIMR  t_sz:4 ga:384, gw:66, ra:27, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_TWI_FIMR(target) __REG(target,384U,0U,0U,0U,27U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FIMR_RXFPTEF_IM(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FIMR_RXFPTEF_IM    VTSS_BIT(7U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FIMR_RXFPTEF_IM(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FIMR_TXFPTEF_IM(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FIMR_TXFPTEF_IM    VTSS_BIT(6U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FIMR_TXFPTEF_IM(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FIMR_RXFTHF_IM(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FIMR_RXFTHF_IM    VTSS_BIT(5U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FIMR_RXFTHF_IM(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FIMR_RXFFF_IM(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FIMR_RXFFF_IM    VTSS_BIT(4U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FIMR_RXFFF_IM(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FIMR_RXFEF_IM(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FIMR_RXFEF_IM    VTSS_BIT(3U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FIMR_RXFEF_IM(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FIMR_TXFTHF_IM(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FIMR_TXFTHF_IM    VTSS_BIT(2U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FIMR_TXFTHF_IM(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FIMR_TXFFF_IM(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FIMR_TXFFF_IM    VTSS_BIT(1U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FIMR_TXFFF_IM(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_FIMR_TXFEF_IM(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_FIMR_TXFEF_IM    VTSS_BIT(0U)
#define VTSS_X_FLEXCOM_FLEX_TWI_FIMR_TXFEF_IM(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FLEXCOM_FLEX_TWI_DR  t_sz:4 ga:384, gw:66, ra:52, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_TWI_DR(target) __REG(target,384U,0U,0U,0U,52U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_DR_TRP(x)        VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_DR_TRP           VTSS_BIT(3U)
#define VTSS_X_FLEXCOM_FLEX_TWI_DR_TRP(x)        VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_DR_SWMATCH(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_DR_SWMATCH       VTSS_BIT(2U)
#define VTSS_X_FLEXCOM_FLEX_TWI_DR_SWMATCH(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_DR_CLKRQ(x)      VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_DR_CLKRQ         VTSS_BIT(1U)
#define VTSS_X_FLEXCOM_FLEX_TWI_DR_CLKRQ(x)      VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_DR_SWEN(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_DR_SWEN          VTSS_BIT(0U)
#define VTSS_X_FLEXCOM_FLEX_TWI_DR_SWEN(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FLEXCOM_FLEX_TWI_WPMR  t_sz:4 ga:384, gw:66, ra:57, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_TWI_WPMR(target) __REG(target,384U,0U,0U,0U,57U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_WPMR_WPKEY(x)    VTSS_ENCODE_BITFIELD(x,8U,24U)
#define VTSS_M_FLEXCOM_FLEX_TWI_WPMR_WPKEY       VTSS_ENCODE_BITMASK(8U,24U)
#define VTSS_X_FLEXCOM_FLEX_TWI_WPMR_WPKEY(x)    VTSS_EXTRACT_BITFIELD(x,8U,24U)

#define VTSS_F_FLEXCOM_FLEX_TWI_WPMR_WPCREN(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_WPMR_WPCREN      VTSS_BIT(2U)
#define VTSS_X_FLEXCOM_FLEX_TWI_WPMR_WPCREN(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_WPMR_WPITEN(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_WPMR_WPITEN      VTSS_BIT(1U)
#define VTSS_X_FLEXCOM_FLEX_TWI_WPMR_WPITEN(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_WPMR_WPEN(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_WPMR_WPEN        VTSS_BIT(0U)
#define VTSS_X_FLEXCOM_FLEX_TWI_WPMR_WPEN(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FLEXCOM_FLEX_TWI_WPSR  t_sz:4 ga:384, gw:66, ra:58, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_TWI_WPSR(target) __REG(target,384U,0U,0U,0U,58U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_WPSR_WPVSRC(x)   VTSS_ENCODE_BITFIELD(x,8U,24U)
#define VTSS_M_FLEXCOM_FLEX_TWI_WPSR_WPVSRC      VTSS_ENCODE_BITMASK(8U,24U)
#define VTSS_X_FLEXCOM_FLEX_TWI_WPSR_WPVSRC(x)   VTSS_EXTRACT_BITFIELD(x,8U,24U)

#define VTSS_F_FLEXCOM_FLEX_TWI_WPSR_WPVS(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FLEXCOM_FLEX_TWI_WPSR_WPVS        VTSS_BIT(0U)
#define VTSS_X_FLEXCOM_FLEX_TWI_WPSR_WPVS(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FLEXCOM_FLEX_TWI_VER  t_sz:4 ga:384, gw:66, ra:63, gc:1, rc:1  */
#define VTSS_FLEXCOM_FLEX_TWI_VER(target) __REG(target,384U,0U,0U,0U,63U,1U,1U)

#define VTSS_F_FLEXCOM_FLEX_TWI_VER_MFN(x)       VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_FLEXCOM_FLEX_TWI_VER_MFN          VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_FLEXCOM_FLEX_TWI_VER_MFN(x)       VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_FLEXCOM_FLEX_TWI_VER_VERSION(x)   VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_FLEXCOM_FLEX_TWI_VER_VERSION      VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_FLEXCOM_FLEX_TWI_VER_VERSION(x)   VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* MCAN_CREL  t_sz:2 ga:0, gw:63, ra:0, gc:1, rc:1  */
#define VTSS_MCAN_CREL(target)    __REG(target,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_MCAN_CREL_REL(x)                  VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_MCAN_CREL_REL                     VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_MCAN_CREL_REL(x)                  VTSS_EXTRACT_BITFIELD(x,28U,4U)

#define VTSS_F_MCAN_CREL_STEP(x)                 VTSS_ENCODE_BITFIELD(x,24U,4U)
#define VTSS_M_MCAN_CREL_STEP                    VTSS_ENCODE_BITMASK(24U,4U)
#define VTSS_X_MCAN_CREL_STEP(x)                 VTSS_EXTRACT_BITFIELD(x,24U,4U)

#define VTSS_F_MCAN_CREL_SUBSTEP(x)              VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_MCAN_CREL_SUBSTEP                 VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_MCAN_CREL_SUBSTEP(x)              VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_MCAN_CREL_YEAR(x)                 VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_MCAN_CREL_YEAR                    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_MCAN_CREL_YEAR(x)                 VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_MCAN_CREL_MON(x)                  VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_MCAN_CREL_MON                     VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_MCAN_CREL_MON(x)                  VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_MCAN_CREL_DAY(x)                  VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_MCAN_CREL_DAY                     VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_MCAN_CREL_DAY(x)                  VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* MCAN_ENDN  t_sz:2 ga:0, gw:63, ra:1, gc:1, rc:1  */
#define VTSS_MCAN_ENDN(target)    __REG(target,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_MCAN_ENDN_ETV(x)                  (x)
#define VTSS_M_MCAN_ENDN_ETV                     0xffffffffU
#define VTSS_X_MCAN_ENDN_ETV(x)                  (x)


/* MCAN_CUST  t_sz:2 ga:0, gw:63, ra:2, gc:1, rc:1  */
#define VTSS_MCAN_CUST(target)    __REG(target,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_MCAN_CUST_CUST(x)                 (x)
#define VTSS_M_MCAN_CUST_CUST                    0xffffffffU
#define VTSS_X_MCAN_CUST_CUST(x)                 (x)


/* MCAN_DBTP  t_sz:2 ga:0, gw:63, ra:3, gc:1, rc:1  */
#define VTSS_MCAN_DBTP(target)    __REG(target,0U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_MCAN_DBTP_TDC(x)                  VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_MCAN_DBTP_TDC                     VTSS_BIT(23U)
#define VTSS_X_MCAN_DBTP_TDC(x)                  VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_MCAN_DBTP_DBRP(x)                 VTSS_ENCODE_BITFIELD(x,16U,5U)
#define VTSS_M_MCAN_DBTP_DBRP                    VTSS_ENCODE_BITMASK(16U,5U)
#define VTSS_X_MCAN_DBTP_DBRP(x)                 VTSS_EXTRACT_BITFIELD(x,16U,5U)

#define VTSS_F_MCAN_DBTP_DTSEG1(x)               VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_MCAN_DBTP_DTSEG1                  VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_MCAN_DBTP_DTSEG1(x)               VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_MCAN_DBTP_DTSEG2(x)               VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_MCAN_DBTP_DTSEG2                  VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_MCAN_DBTP_DTSEG2(x)               VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_MCAN_DBTP_DSJW(x)                 VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_MCAN_DBTP_DSJW                    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_MCAN_DBTP_DSJW(x)                 VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* MCAN_TEST  t_sz:2 ga:0, gw:63, ra:4, gc:1, rc:1  */
#define VTSS_MCAN_TEST(target)    __REG(target,0U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_MCAN_TEST_RX(x)                   VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_MCAN_TEST_RX                      VTSS_BIT(7U)
#define VTSS_X_MCAN_TEST_RX(x)                   VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_MCAN_TEST_TX(x)                   VTSS_ENCODE_BITFIELD(x,5U,2U)
#define VTSS_M_MCAN_TEST_TX                      VTSS_ENCODE_BITMASK(5U,2U)
#define VTSS_X_MCAN_TEST_TX(x)                   VTSS_EXTRACT_BITFIELD(x,5U,2U)

#define VTSS_F_MCAN_TEST_LBCK(x)                 VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_MCAN_TEST_LBCK                    VTSS_BIT(4U)
#define VTSS_X_MCAN_TEST_LBCK(x)                 VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* MCAN_RWD  t_sz:2 ga:0, gw:63, ra:5, gc:1, rc:1  */
#define VTSS_MCAN_RWD(target)     __REG(target,0U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_MCAN_RWD_WDV(x)                   VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_MCAN_RWD_WDV                      VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_MCAN_RWD_WDV(x)                   VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_MCAN_RWD_WDC(x)                   VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_MCAN_RWD_WDC                      VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_MCAN_RWD_WDC(x)                   VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* MCAN_CCCR  t_sz:2 ga:0, gw:63, ra:6, gc:1, rc:1  */
#define VTSS_MCAN_CCCR(target)    __REG(target,0U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_MCAN_CCCR_NISO(x)                 VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_MCAN_CCCR_NISO                    VTSS_BIT(15U)
#define VTSS_X_MCAN_CCCR_NISO(x)                 VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_MCAN_CCCR_TXP(x)                  VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_MCAN_CCCR_TXP                     VTSS_BIT(14U)
#define VTSS_X_MCAN_CCCR_TXP(x)                  VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_MCAN_CCCR_EFBI(x)                 VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_MCAN_CCCR_EFBI                    VTSS_BIT(13U)
#define VTSS_X_MCAN_CCCR_EFBI(x)                 VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_MCAN_CCCR_PXHD(x)                 VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_MCAN_CCCR_PXHD                    VTSS_BIT(12U)
#define VTSS_X_MCAN_CCCR_PXHD(x)                 VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_MCAN_CCCR_BRSE(x)                 VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_MCAN_CCCR_BRSE                    VTSS_BIT(9U)
#define VTSS_X_MCAN_CCCR_BRSE(x)                 VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_MCAN_CCCR_FDOE(x)                 VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_MCAN_CCCR_FDOE                    VTSS_BIT(8U)
#define VTSS_X_MCAN_CCCR_FDOE(x)                 VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_MCAN_CCCR_TEST(x)                 VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_MCAN_CCCR_TEST                    VTSS_BIT(7U)
#define VTSS_X_MCAN_CCCR_TEST(x)                 VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_MCAN_CCCR_DAR(x)                  VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_MCAN_CCCR_DAR                     VTSS_BIT(6U)
#define VTSS_X_MCAN_CCCR_DAR(x)                  VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_MCAN_CCCR_MON_CCCR(x)             VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_MCAN_CCCR_MON_CCCR                VTSS_BIT(5U)
#define VTSS_X_MCAN_CCCR_MON_CCCR(x)             VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_MCAN_CCCR_CSR(x)                  VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_MCAN_CCCR_CSR                     VTSS_BIT(4U)
#define VTSS_X_MCAN_CCCR_CSR(x)                  VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_MCAN_CCCR_CSA(x)                  VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_MCAN_CCCR_CSA                     VTSS_BIT(3U)
#define VTSS_X_MCAN_CCCR_CSA(x)                  VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_MCAN_CCCR_ASM(x)                  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_MCAN_CCCR_ASM                     VTSS_BIT(2U)
#define VTSS_X_MCAN_CCCR_ASM(x)                  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_MCAN_CCCR_CCE(x)                  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_MCAN_CCCR_CCE                     VTSS_BIT(1U)
#define VTSS_X_MCAN_CCCR_CCE(x)                  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_MCAN_CCCR_INIT(x)                 VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_MCAN_CCCR_INIT                    VTSS_BIT(0U)
#define VTSS_X_MCAN_CCCR_INIT(x)                 VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* MCAN_NBTP  t_sz:2 ga:0, gw:63, ra:7, gc:1, rc:1  */
#define VTSS_MCAN_NBTP(target)    __REG(target,0U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_MCAN_NBTP_NSJW(x)                 VTSS_ENCODE_BITFIELD(x,25U,7U)
#define VTSS_M_MCAN_NBTP_NSJW                    VTSS_ENCODE_BITMASK(25U,7U)
#define VTSS_X_MCAN_NBTP_NSJW(x)                 VTSS_EXTRACT_BITFIELD(x,25U,7U)

#define VTSS_F_MCAN_NBTP_NBRP(x)                 VTSS_ENCODE_BITFIELD(x,16U,9U)
#define VTSS_M_MCAN_NBTP_NBRP                    VTSS_ENCODE_BITMASK(16U,9U)
#define VTSS_X_MCAN_NBTP_NBRP(x)                 VTSS_EXTRACT_BITFIELD(x,16U,9U)

#define VTSS_F_MCAN_NBTP_NTSEG1(x)               VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_MCAN_NBTP_NTSEG1                  VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_MCAN_NBTP_NTSEG1(x)               VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_MCAN_NBTP_NTSEG2(x)               VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_MCAN_NBTP_NTSEG2                  VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_MCAN_NBTP_NTSEG2(x)               VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* MCAN_TSCC  t_sz:2 ga:0, gw:63, ra:8, gc:1, rc:1  */
#define VTSS_MCAN_TSCC(target)    __REG(target,0U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_MCAN_TSCC_TCP(x)                  VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_MCAN_TSCC_TCP                     VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_MCAN_TSCC_TCP(x)                  VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_MCAN_TSCC_TSS(x)                  VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_MCAN_TSCC_TSS                     VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_MCAN_TSCC_TSS(x)                  VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* MCAN_TSCV  t_sz:2 ga:0, gw:63, ra:9, gc:1, rc:1  */
#define VTSS_MCAN_TSCV(target)    __REG(target,0U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_MCAN_TSCV_TSC(x)                  VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_MCAN_TSCV_TSC                     VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_MCAN_TSCV_TSC(x)                  VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* MCAN_TOCC  t_sz:2 ga:0, gw:63, ra:10, gc:1, rc:1  */
#define VTSS_MCAN_TOCC(target)    __REG(target,0U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_MCAN_TOCC_TOP(x)                  VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_MCAN_TOCC_TOP                     VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_MCAN_TOCC_TOP(x)                  VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_MCAN_TOCC_TOS(x)                  VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_MCAN_TOCC_TOS                     VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_MCAN_TOCC_TOS(x)                  VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_MCAN_TOCC_ETOC(x)                 VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_MCAN_TOCC_ETOC                    VTSS_BIT(0U)
#define VTSS_X_MCAN_TOCC_ETOC(x)                 VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* MCAN_TOCV  t_sz:2 ga:0, gw:63, ra:11, gc:1, rc:1  */
#define VTSS_MCAN_TOCV(target)    __REG(target,0U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_MCAN_TOCV_TOC(x)                  VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_MCAN_TOCV_TOC                     VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_MCAN_TOCV_TOC(x)                  VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* MCAN_ECR  t_sz:2 ga:0, gw:63, ra:16, gc:1, rc:1  */
#define VTSS_MCAN_ECR(target)     __REG(target,0U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_MCAN_ECR_CEL(x)                   VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_MCAN_ECR_CEL                      VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_MCAN_ECR_CEL(x)                   VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_MCAN_ECR_RP(x)                    VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_MCAN_ECR_RP                       VTSS_BIT(15U)
#define VTSS_X_MCAN_ECR_RP(x)                    VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_MCAN_ECR_REC(x)                   VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_MCAN_ECR_REC                      VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_MCAN_ECR_REC(x)                   VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_MCAN_ECR_TEC(x)                   VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_MCAN_ECR_TEC                      VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_MCAN_ECR_TEC(x)                   VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* MCAN_PSR  t_sz:2 ga:0, gw:63, ra:17, gc:1, rc:1  */
#define VTSS_MCAN_PSR(target)     __REG(target,0U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_MCAN_PSR_TDCV(x)                  VTSS_ENCODE_BITFIELD(x,16U,7U)
#define VTSS_M_MCAN_PSR_TDCV                     VTSS_ENCODE_BITMASK(16U,7U)
#define VTSS_X_MCAN_PSR_TDCV(x)                  VTSS_EXTRACT_BITFIELD(x,16U,7U)

#define VTSS_F_MCAN_PSR_PXE(x)                   VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_MCAN_PSR_PXE                      VTSS_BIT(14U)
#define VTSS_X_MCAN_PSR_PXE(x)                   VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_MCAN_PSR_RFDF(x)                  VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_MCAN_PSR_RFDF                     VTSS_BIT(13U)
#define VTSS_X_MCAN_PSR_RFDF(x)                  VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_MCAN_PSR_RBRS(x)                  VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_MCAN_PSR_RBRS                     VTSS_BIT(12U)
#define VTSS_X_MCAN_PSR_RBRS(x)                  VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_MCAN_PSR_RESI(x)                  VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_MCAN_PSR_RESI                     VTSS_BIT(11U)
#define VTSS_X_MCAN_PSR_RESI(x)                  VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_MCAN_PSR_DLEC(x)                  VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_MCAN_PSR_DLEC                     VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_MCAN_PSR_DLEC(x)                  VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_MCAN_PSR_BO(x)                    VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_MCAN_PSR_BO                       VTSS_BIT(7U)
#define VTSS_X_MCAN_PSR_BO(x)                    VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_MCAN_PSR_EW(x)                    VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_MCAN_PSR_EW                       VTSS_BIT(6U)
#define VTSS_X_MCAN_PSR_EW(x)                    VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_MCAN_PSR_EP(x)                    VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_MCAN_PSR_EP                       VTSS_BIT(5U)
#define VTSS_X_MCAN_PSR_EP(x)                    VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_MCAN_PSR_ACT(x)                   VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_MCAN_PSR_ACT                      VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_MCAN_PSR_ACT(x)                   VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_MCAN_PSR_LEC(x)                   VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_MCAN_PSR_LEC                      VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_MCAN_PSR_LEC(x)                   VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* MCAN_TDCR  t_sz:2 ga:0, gw:63, ra:18, gc:1, rc:1  */
#define VTSS_MCAN_TDCR(target)    __REG(target,0U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_MCAN_TDCR_TDCO(x)                 VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_MCAN_TDCR_TDCO                    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_MCAN_TDCR_TDCO(x)                 VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_MCAN_TDCR_TDCF(x)                 VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_MCAN_TDCR_TDCF                    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_MCAN_TDCR_TDCF(x)                 VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* MCAN_IR  t_sz:2 ga:0, gw:63, ra:20, gc:1, rc:1  */
#define VTSS_MCAN_IR(target)      __REG(target,0U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_MCAN_IR_ARA(x)                    VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_MCAN_IR_ARA                       VTSS_BIT(29U)
#define VTSS_X_MCAN_IR_ARA(x)                    VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_MCAN_IR_PED(x)                    VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_MCAN_IR_PED                       VTSS_BIT(28U)
#define VTSS_X_MCAN_IR_PED(x)                    VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_MCAN_IR_PEA(x)                    VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_MCAN_IR_PEA                       VTSS_BIT(27U)
#define VTSS_X_MCAN_IR_PEA(x)                    VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_MCAN_IR_WDI(x)                    VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_MCAN_IR_WDI                       VTSS_BIT(26U)
#define VTSS_X_MCAN_IR_WDI(x)                    VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_MCAN_IR_BO_IR(x)                  VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_MCAN_IR_BO_IR                     VTSS_BIT(25U)
#define VTSS_X_MCAN_IR_BO_IR(x)                  VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_MCAN_IR_EW_IR(x)                  VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_MCAN_IR_EW_IR                     VTSS_BIT(24U)
#define VTSS_X_MCAN_IR_EW_IR(x)                  VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_MCAN_IR_EP_IR(x)                  VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_MCAN_IR_EP_IR                     VTSS_BIT(23U)
#define VTSS_X_MCAN_IR_EP_IR(x)                  VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_MCAN_IR_ELO(x)                    VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_MCAN_IR_ELO                       VTSS_BIT(22U)
#define VTSS_X_MCAN_IR_ELO(x)                    VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_MCAN_IR_BEU(x)                    VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_MCAN_IR_BEU                       VTSS_BIT(21U)
#define VTSS_X_MCAN_IR_BEU(x)                    VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_MCAN_IR_BEC(x)                    VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_MCAN_IR_BEC                       VTSS_BIT(20U)
#define VTSS_X_MCAN_IR_BEC(x)                    VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_MCAN_IR_DRX(x)                    VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_MCAN_IR_DRX                       VTSS_BIT(19U)
#define VTSS_X_MCAN_IR_DRX(x)                    VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_MCAN_IR_TOO(x)                    VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_MCAN_IR_TOO                       VTSS_BIT(18U)
#define VTSS_X_MCAN_IR_TOO(x)                    VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_MCAN_IR_MRAF(x)                   VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_MCAN_IR_MRAF                      VTSS_BIT(17U)
#define VTSS_X_MCAN_IR_MRAF(x)                   VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_MCAN_IR_TSW(x)                    VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_MCAN_IR_TSW                       VTSS_BIT(16U)
#define VTSS_X_MCAN_IR_TSW(x)                    VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_MCAN_IR_TEFL(x)                   VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_MCAN_IR_TEFL                      VTSS_BIT(15U)
#define VTSS_X_MCAN_IR_TEFL(x)                   VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_MCAN_IR_TEFF(x)                   VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_MCAN_IR_TEFF                      VTSS_BIT(14U)
#define VTSS_X_MCAN_IR_TEFF(x)                   VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_MCAN_IR_TEFW(x)                   VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_MCAN_IR_TEFW                      VTSS_BIT(13U)
#define VTSS_X_MCAN_IR_TEFW(x)                   VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_MCAN_IR_TEFN(x)                   VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_MCAN_IR_TEFN                      VTSS_BIT(12U)
#define VTSS_X_MCAN_IR_TEFN(x)                   VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_MCAN_IR_TFE(x)                    VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_MCAN_IR_TFE                       VTSS_BIT(11U)
#define VTSS_X_MCAN_IR_TFE(x)                    VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_MCAN_IR_TCF(x)                    VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_MCAN_IR_TCF                       VTSS_BIT(10U)
#define VTSS_X_MCAN_IR_TCF(x)                    VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_MCAN_IR_TC(x)                     VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_MCAN_IR_TC                        VTSS_BIT(9U)
#define VTSS_X_MCAN_IR_TC(x)                     VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_MCAN_IR_HPM(x)                    VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_MCAN_IR_HPM                       VTSS_BIT(8U)
#define VTSS_X_MCAN_IR_HPM(x)                    VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_MCAN_IR_RF1L(x)                   VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_MCAN_IR_RF1L                      VTSS_BIT(7U)
#define VTSS_X_MCAN_IR_RF1L(x)                   VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_MCAN_IR_RF1F(x)                   VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_MCAN_IR_RF1F                      VTSS_BIT(6U)
#define VTSS_X_MCAN_IR_RF1F(x)                   VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_MCAN_IR_RF1W(x)                   VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_MCAN_IR_RF1W                      VTSS_BIT(5U)
#define VTSS_X_MCAN_IR_RF1W(x)                   VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_MCAN_IR_RF1N(x)                   VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_MCAN_IR_RF1N                      VTSS_BIT(4U)
#define VTSS_X_MCAN_IR_RF1N(x)                   VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_MCAN_IR_RF0L(x)                   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_MCAN_IR_RF0L                      VTSS_BIT(3U)
#define VTSS_X_MCAN_IR_RF0L(x)                   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_MCAN_IR_RF0F(x)                   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_MCAN_IR_RF0F                      VTSS_BIT(2U)
#define VTSS_X_MCAN_IR_RF0F(x)                   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_MCAN_IR_RF0W(x)                   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_MCAN_IR_RF0W                      VTSS_BIT(1U)
#define VTSS_X_MCAN_IR_RF0W(x)                   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_MCAN_IR_RF0N(x)                   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_MCAN_IR_RF0N                      VTSS_BIT(0U)
#define VTSS_X_MCAN_IR_RF0N(x)                   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* MCAN_IE  t_sz:2 ga:0, gw:63, ra:21, gc:1, rc:1  */
#define VTSS_MCAN_IE(target)      __REG(target,0U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_MCAN_IE_ARAE(x)                   VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_MCAN_IE_ARAE                      VTSS_BIT(29U)
#define VTSS_X_MCAN_IE_ARAE(x)                   VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_MCAN_IE_PEDE(x)                   VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_MCAN_IE_PEDE                      VTSS_BIT(28U)
#define VTSS_X_MCAN_IE_PEDE(x)                   VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_MCAN_IE_PEAE(x)                   VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_MCAN_IE_PEAE                      VTSS_BIT(27U)
#define VTSS_X_MCAN_IE_PEAE(x)                   VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_MCAN_IE_WDIE(x)                   VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_MCAN_IE_WDIE                      VTSS_BIT(26U)
#define VTSS_X_MCAN_IE_WDIE(x)                   VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_MCAN_IE_BOE(x)                    VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_MCAN_IE_BOE                       VTSS_BIT(25U)
#define VTSS_X_MCAN_IE_BOE(x)                    VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_MCAN_IE_EWE(x)                    VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_MCAN_IE_EWE                       VTSS_BIT(24U)
#define VTSS_X_MCAN_IE_EWE(x)                    VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_MCAN_IE_EPE(x)                    VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_MCAN_IE_EPE                       VTSS_BIT(23U)
#define VTSS_X_MCAN_IE_EPE(x)                    VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_MCAN_IE_ELOE(x)                   VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_MCAN_IE_ELOE                      VTSS_BIT(22U)
#define VTSS_X_MCAN_IE_ELOE(x)                   VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_MCAN_IE_BEUE(x)                   VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_MCAN_IE_BEUE                      VTSS_BIT(21U)
#define VTSS_X_MCAN_IE_BEUE(x)                   VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_MCAN_IE_BECE(x)                   VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_MCAN_IE_BECE                      VTSS_BIT(20U)
#define VTSS_X_MCAN_IE_BECE(x)                   VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_MCAN_IE_DRXE(x)                   VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_MCAN_IE_DRXE                      VTSS_BIT(19U)
#define VTSS_X_MCAN_IE_DRXE(x)                   VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_MCAN_IE_TOOE(x)                   VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_MCAN_IE_TOOE                      VTSS_BIT(18U)
#define VTSS_X_MCAN_IE_TOOE(x)                   VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_MCAN_IE_MRAFE(x)                  VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_MCAN_IE_MRAFE                     VTSS_BIT(17U)
#define VTSS_X_MCAN_IE_MRAFE(x)                  VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_MCAN_IE_TSWE(x)                   VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_MCAN_IE_TSWE                      VTSS_BIT(16U)
#define VTSS_X_MCAN_IE_TSWE(x)                   VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_MCAN_IE_TEFLE(x)                  VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_MCAN_IE_TEFLE                     VTSS_BIT(15U)
#define VTSS_X_MCAN_IE_TEFLE(x)                  VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_MCAN_IE_TEFFE(x)                  VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_MCAN_IE_TEFFE                     VTSS_BIT(14U)
#define VTSS_X_MCAN_IE_TEFFE(x)                  VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_MCAN_IE_TEFWE(x)                  VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_MCAN_IE_TEFWE                     VTSS_BIT(13U)
#define VTSS_X_MCAN_IE_TEFWE(x)                  VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_MCAN_IE_TEFNE(x)                  VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_MCAN_IE_TEFNE                     VTSS_BIT(12U)
#define VTSS_X_MCAN_IE_TEFNE(x)                  VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_MCAN_IE_TFEE(x)                   VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_MCAN_IE_TFEE                      VTSS_BIT(11U)
#define VTSS_X_MCAN_IE_TFEE(x)                   VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_MCAN_IE_TCFE(x)                   VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_MCAN_IE_TCFE                      VTSS_BIT(10U)
#define VTSS_X_MCAN_IE_TCFE(x)                   VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_MCAN_IE_TCE(x)                    VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_MCAN_IE_TCE                       VTSS_BIT(9U)
#define VTSS_X_MCAN_IE_TCE(x)                    VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_MCAN_IE_HPME(x)                   VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_MCAN_IE_HPME                      VTSS_BIT(8U)
#define VTSS_X_MCAN_IE_HPME(x)                   VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_MCAN_IE_RF1LE(x)                  VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_MCAN_IE_RF1LE                     VTSS_BIT(7U)
#define VTSS_X_MCAN_IE_RF1LE(x)                  VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_MCAN_IE_RF1FE(x)                  VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_MCAN_IE_RF1FE                     VTSS_BIT(6U)
#define VTSS_X_MCAN_IE_RF1FE(x)                  VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_MCAN_IE_RF1WE(x)                  VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_MCAN_IE_RF1WE                     VTSS_BIT(5U)
#define VTSS_X_MCAN_IE_RF1WE(x)                  VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_MCAN_IE_RF1NE(x)                  VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_MCAN_IE_RF1NE                     VTSS_BIT(4U)
#define VTSS_X_MCAN_IE_RF1NE(x)                  VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_MCAN_IE_RF0LE(x)                  VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_MCAN_IE_RF0LE                     VTSS_BIT(3U)
#define VTSS_X_MCAN_IE_RF0LE(x)                  VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_MCAN_IE_RF0FE(x)                  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_MCAN_IE_RF0FE                     VTSS_BIT(2U)
#define VTSS_X_MCAN_IE_RF0FE(x)                  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_MCAN_IE_RF0WE(x)                  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_MCAN_IE_RF0WE                     VTSS_BIT(1U)
#define VTSS_X_MCAN_IE_RF0WE(x)                  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_MCAN_IE_RF0NE(x)                  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_MCAN_IE_RF0NE                     VTSS_BIT(0U)
#define VTSS_X_MCAN_IE_RF0NE(x)                  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* MCAN_ILS  t_sz:2 ga:0, gw:63, ra:22, gc:1, rc:1  */
#define VTSS_MCAN_ILS(target)     __REG(target,0U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_MCAN_ILS_ARAL(x)                  VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_MCAN_ILS_ARAL                     VTSS_BIT(29U)
#define VTSS_X_MCAN_ILS_ARAL(x)                  VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_MCAN_ILS_PEDL(x)                  VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_MCAN_ILS_PEDL                     VTSS_BIT(28U)
#define VTSS_X_MCAN_ILS_PEDL(x)                  VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_MCAN_ILS_PEAL(x)                  VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_MCAN_ILS_PEAL                     VTSS_BIT(27U)
#define VTSS_X_MCAN_ILS_PEAL(x)                  VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_MCAN_ILS_WDIL(x)                  VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_MCAN_ILS_WDIL                     VTSS_BIT(26U)
#define VTSS_X_MCAN_ILS_WDIL(x)                  VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_MCAN_ILS_BOL(x)                   VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_MCAN_ILS_BOL                      VTSS_BIT(25U)
#define VTSS_X_MCAN_ILS_BOL(x)                   VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_MCAN_ILS_EWL(x)                   VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_MCAN_ILS_EWL                      VTSS_BIT(24U)
#define VTSS_X_MCAN_ILS_EWL(x)                   VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_MCAN_ILS_EPL(x)                   VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_MCAN_ILS_EPL                      VTSS_BIT(23U)
#define VTSS_X_MCAN_ILS_EPL(x)                   VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_MCAN_ILS_ELOL(x)                  VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_MCAN_ILS_ELOL                     VTSS_BIT(22U)
#define VTSS_X_MCAN_ILS_ELOL(x)                  VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_MCAN_ILS_BEUL(x)                  VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_MCAN_ILS_BEUL                     VTSS_BIT(21U)
#define VTSS_X_MCAN_ILS_BEUL(x)                  VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_MCAN_ILS_BECL(x)                  VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_MCAN_ILS_BECL                     VTSS_BIT(20U)
#define VTSS_X_MCAN_ILS_BECL(x)                  VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_MCAN_ILS_DRXL(x)                  VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_MCAN_ILS_DRXL                     VTSS_BIT(19U)
#define VTSS_X_MCAN_ILS_DRXL(x)                  VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_MCAN_ILS_TOOL(x)                  VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_MCAN_ILS_TOOL                     VTSS_BIT(18U)
#define VTSS_X_MCAN_ILS_TOOL(x)                  VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_MCAN_ILS_MRAFL(x)                 VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_MCAN_ILS_MRAFL                    VTSS_BIT(17U)
#define VTSS_X_MCAN_ILS_MRAFL(x)                 VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_MCAN_ILS_TSWL(x)                  VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_MCAN_ILS_TSWL                     VTSS_BIT(16U)
#define VTSS_X_MCAN_ILS_TSWL(x)                  VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_MCAN_ILS_TEFLL(x)                 VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_MCAN_ILS_TEFLL                    VTSS_BIT(15U)
#define VTSS_X_MCAN_ILS_TEFLL(x)                 VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_MCAN_ILS_TEFFL(x)                 VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_MCAN_ILS_TEFFL                    VTSS_BIT(14U)
#define VTSS_X_MCAN_ILS_TEFFL(x)                 VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_MCAN_ILS_TEFWL(x)                 VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_MCAN_ILS_TEFWL                    VTSS_BIT(13U)
#define VTSS_X_MCAN_ILS_TEFWL(x)                 VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_MCAN_ILS_TEFNL(x)                 VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_MCAN_ILS_TEFNL                    VTSS_BIT(12U)
#define VTSS_X_MCAN_ILS_TEFNL(x)                 VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_MCAN_ILS_TFEL(x)                  VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_MCAN_ILS_TFEL                     VTSS_BIT(11U)
#define VTSS_X_MCAN_ILS_TFEL(x)                  VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_MCAN_ILS_TCFL(x)                  VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_MCAN_ILS_TCFL                     VTSS_BIT(10U)
#define VTSS_X_MCAN_ILS_TCFL(x)                  VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_MCAN_ILS_TCL(x)                   VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_MCAN_ILS_TCL                      VTSS_BIT(9U)
#define VTSS_X_MCAN_ILS_TCL(x)                   VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_MCAN_ILS_HPML(x)                  VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_MCAN_ILS_HPML                     VTSS_BIT(8U)
#define VTSS_X_MCAN_ILS_HPML(x)                  VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_MCAN_ILS_RF1LL(x)                 VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_MCAN_ILS_RF1LL                    VTSS_BIT(7U)
#define VTSS_X_MCAN_ILS_RF1LL(x)                 VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_MCAN_ILS_RF1FL(x)                 VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_MCAN_ILS_RF1FL                    VTSS_BIT(6U)
#define VTSS_X_MCAN_ILS_RF1FL(x)                 VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_MCAN_ILS_RF1WL(x)                 VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_MCAN_ILS_RF1WL                    VTSS_BIT(5U)
#define VTSS_X_MCAN_ILS_RF1WL(x)                 VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_MCAN_ILS_RF1NL(x)                 VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_MCAN_ILS_RF1NL                    VTSS_BIT(4U)
#define VTSS_X_MCAN_ILS_RF1NL(x)                 VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_MCAN_ILS_RF0LL(x)                 VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_MCAN_ILS_RF0LL                    VTSS_BIT(3U)
#define VTSS_X_MCAN_ILS_RF0LL(x)                 VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_MCAN_ILS_RF0FL(x)                 VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_MCAN_ILS_RF0FL                    VTSS_BIT(2U)
#define VTSS_X_MCAN_ILS_RF0FL(x)                 VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_MCAN_ILS_RF0WL(x)                 VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_MCAN_ILS_RF0WL                    VTSS_BIT(1U)
#define VTSS_X_MCAN_ILS_RF0WL(x)                 VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_MCAN_ILS_RF0NL(x)                 VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_MCAN_ILS_RF0NL                    VTSS_BIT(0U)
#define VTSS_X_MCAN_ILS_RF0NL(x)                 VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* MCAN_ILE  t_sz:2 ga:0, gw:63, ra:23, gc:1, rc:1  */
#define VTSS_MCAN_ILE(target)     __REG(target,0U,0U,0U,0U,23U,1U,1U)

#define VTSS_F_MCAN_ILE_EINT1(x)                 VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_MCAN_ILE_EINT1                    VTSS_BIT(1U)
#define VTSS_X_MCAN_ILE_EINT1(x)                 VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_MCAN_ILE_EINT0(x)                 VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_MCAN_ILE_EINT0                    VTSS_BIT(0U)
#define VTSS_X_MCAN_ILE_EINT0(x)                 VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* MCAN_GFC  t_sz:2 ga:0, gw:63, ra:32, gc:1, rc:1  */
#define VTSS_MCAN_GFC(target)     __REG(target,0U,0U,0U,0U,32U,1U,1U)

#define VTSS_F_MCAN_GFC_ANFS(x)                  VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_MCAN_GFC_ANFS                     VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_MCAN_GFC_ANFS(x)                  VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_MCAN_GFC_ANFE(x)                  VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_MCAN_GFC_ANFE                     VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_MCAN_GFC_ANFE(x)                  VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_MCAN_GFC_RRFS(x)                  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_MCAN_GFC_RRFS                     VTSS_BIT(1U)
#define VTSS_X_MCAN_GFC_RRFS(x)                  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_MCAN_GFC_RRFE(x)                  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_MCAN_GFC_RRFE                     VTSS_BIT(0U)
#define VTSS_X_MCAN_GFC_RRFE(x)                  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* MCAN_SIDFC  t_sz:2 ga:0, gw:63, ra:33, gc:1, rc:1  */
#define VTSS_MCAN_SIDFC(target)   __REG(target,0U,0U,0U,0U,33U,1U,1U)

#define VTSS_F_MCAN_SIDFC_LSS(x)                 VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_MCAN_SIDFC_LSS                    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_MCAN_SIDFC_LSS(x)                 VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_MCAN_SIDFC_FLSSA(x)               VTSS_ENCODE_BITFIELD(x,2U,14U)
#define VTSS_M_MCAN_SIDFC_FLSSA                  VTSS_ENCODE_BITMASK(2U,14U)
#define VTSS_X_MCAN_SIDFC_FLSSA(x)               VTSS_EXTRACT_BITFIELD(x,2U,14U)

/* MCAN_XIDFC  t_sz:2 ga:0, gw:63, ra:34, gc:1, rc:1  */
#define VTSS_MCAN_XIDFC(target)   __REG(target,0U,0U,0U,0U,34U,1U,1U)

#define VTSS_F_MCAN_XIDFC_LSE(x)                 VTSS_ENCODE_BITFIELD(x,16U,7U)
#define VTSS_M_MCAN_XIDFC_LSE                    VTSS_ENCODE_BITMASK(16U,7U)
#define VTSS_X_MCAN_XIDFC_LSE(x)                 VTSS_EXTRACT_BITFIELD(x,16U,7U)

#define VTSS_F_MCAN_XIDFC_FLESA(x)               VTSS_ENCODE_BITFIELD(x,2U,14U)
#define VTSS_M_MCAN_XIDFC_FLESA                  VTSS_ENCODE_BITMASK(2U,14U)
#define VTSS_X_MCAN_XIDFC_FLESA(x)               VTSS_EXTRACT_BITFIELD(x,2U,14U)

/* MCAN_XIDAM  t_sz:2 ga:0, gw:63, ra:36, gc:1, rc:1  */
#define VTSS_MCAN_XIDAM(target)   __REG(target,0U,0U,0U,0U,36U,1U,1U)

#define VTSS_F_MCAN_XIDAM_EIDM(x)                VTSS_ENCODE_BITFIELD(x,0U,29U)
#define VTSS_M_MCAN_XIDAM_EIDM                   VTSS_ENCODE_BITMASK(0U,29U)
#define VTSS_X_MCAN_XIDAM_EIDM(x)                VTSS_EXTRACT_BITFIELD(x,0U,29U)

/* MCAN_HPMS  t_sz:2 ga:0, gw:63, ra:37, gc:1, rc:1  */
#define VTSS_MCAN_HPMS(target)    __REG(target,0U,0U,0U,0U,37U,1U,1U)

#define VTSS_F_MCAN_HPMS_FLST(x)                 VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_MCAN_HPMS_FLST                    VTSS_BIT(15U)
#define VTSS_X_MCAN_HPMS_FLST(x)                 VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_MCAN_HPMS_FIDX(x)                 VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_MCAN_HPMS_FIDX                    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_MCAN_HPMS_FIDX(x)                 VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_MCAN_HPMS_MSI(x)                  VTSS_ENCODE_BITFIELD(x,6U,2U)
#define VTSS_M_MCAN_HPMS_MSI                     VTSS_ENCODE_BITMASK(6U,2U)
#define VTSS_X_MCAN_HPMS_MSI(x)                  VTSS_EXTRACT_BITFIELD(x,6U,2U)

#define VTSS_F_MCAN_HPMS_BIDX(x)                 VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_MCAN_HPMS_BIDX                    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_MCAN_HPMS_BIDX(x)                 VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* MCAN_NDAT1  t_sz:2 ga:0, gw:63, ra:38, gc:1, rc:1  */
#define VTSS_MCAN_NDAT1(target)   __REG(target,0U,0U,0U,0U,38U,1U,1U)

#define VTSS_F_MCAN_NDAT1_ND_NDAT1(x)            (x)
#define VTSS_M_MCAN_NDAT1_ND_NDAT1               0xffffffffU
#define VTSS_X_MCAN_NDAT1_ND_NDAT1(x)            (x)


/* MCAN_NDAT2  t_sz:2 ga:0, gw:63, ra:39, gc:1, rc:1  */
#define VTSS_MCAN_NDAT2(target)   __REG(target,0U,0U,0U,0U,39U,1U,1U)

#define VTSS_F_MCAN_NDAT2_ND_NDAT2(x)            (x)
#define VTSS_M_MCAN_NDAT2_ND_NDAT2               0xffffffffU
#define VTSS_X_MCAN_NDAT2_ND_NDAT2(x)            (x)


/* MCAN_RXF0C  t_sz:2 ga:0, gw:63, ra:40, gc:1, rc:1  */
#define VTSS_MCAN_RXF0C(target)   __REG(target,0U,0U,0U,0U,40U,1U,1U)

#define VTSS_F_MCAN_RXF0C_F0OM(x)                VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_MCAN_RXF0C_F0OM                   VTSS_BIT(31U)
#define VTSS_X_MCAN_RXF0C_F0OM(x)                VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_MCAN_RXF0C_F0WM(x)                VTSS_ENCODE_BITFIELD(x,24U,7U)
#define VTSS_M_MCAN_RXF0C_F0WM                   VTSS_ENCODE_BITMASK(24U,7U)
#define VTSS_X_MCAN_RXF0C_F0WM(x)                VTSS_EXTRACT_BITFIELD(x,24U,7U)

#define VTSS_F_MCAN_RXF0C_F0S(x)                 VTSS_ENCODE_BITFIELD(x,16U,7U)
#define VTSS_M_MCAN_RXF0C_F0S                    VTSS_ENCODE_BITMASK(16U,7U)
#define VTSS_X_MCAN_RXF0C_F0S(x)                 VTSS_EXTRACT_BITFIELD(x,16U,7U)

#define VTSS_F_MCAN_RXF0C_F0SA(x)                VTSS_ENCODE_BITFIELD(x,2U,14U)
#define VTSS_M_MCAN_RXF0C_F0SA                   VTSS_ENCODE_BITMASK(2U,14U)
#define VTSS_X_MCAN_RXF0C_F0SA(x)                VTSS_EXTRACT_BITFIELD(x,2U,14U)

/* MCAN_RXF0S  t_sz:2 ga:0, gw:63, ra:41, gc:1, rc:1  */
#define VTSS_MCAN_RXF0S(target)   __REG(target,0U,0U,0U,0U,41U,1U,1U)

#define VTSS_F_MCAN_RXF0S_RF0L_RXF0S(x)          VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_MCAN_RXF0S_RF0L_RXF0S             VTSS_BIT(25U)
#define VTSS_X_MCAN_RXF0S_RF0L_RXF0S(x)          VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_MCAN_RXF0S_F0F(x)                 VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_MCAN_RXF0S_F0F                    VTSS_BIT(24U)
#define VTSS_X_MCAN_RXF0S_F0F(x)                 VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_MCAN_RXF0S_F0PI(x)                VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_MCAN_RXF0S_F0PI                   VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_MCAN_RXF0S_F0PI(x)                VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_MCAN_RXF0S_F0GI(x)                VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_MCAN_RXF0S_F0GI                   VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_MCAN_RXF0S_F0GI(x)                VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_MCAN_RXF0S_F0FL(x)                VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_MCAN_RXF0S_F0FL                   VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_MCAN_RXF0S_F0FL(x)                VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* MCAN_RXF0A  t_sz:2 ga:0, gw:63, ra:42, gc:1, rc:1  */
#define VTSS_MCAN_RXF0A(target)   __REG(target,0U,0U,0U,0U,42U,1U,1U)

#define VTSS_F_MCAN_RXF0A_F0AI(x)                VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_MCAN_RXF0A_F0AI                   VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_MCAN_RXF0A_F0AI(x)                VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* MCAN_RXBC  t_sz:2 ga:0, gw:63, ra:43, gc:1, rc:1  */
#define VTSS_MCAN_RXBC(target)    __REG(target,0U,0U,0U,0U,43U,1U,1U)

#define VTSS_F_MCAN_RXBC_RBSA(x)                 VTSS_ENCODE_BITFIELD(x,2U,14U)
#define VTSS_M_MCAN_RXBC_RBSA                    VTSS_ENCODE_BITMASK(2U,14U)
#define VTSS_X_MCAN_RXBC_RBSA(x)                 VTSS_EXTRACT_BITFIELD(x,2U,14U)

/* MCAN_RXF1C  t_sz:2 ga:0, gw:63, ra:44, gc:1, rc:1  */
#define VTSS_MCAN_RXF1C(target)   __REG(target,0U,0U,0U,0U,44U,1U,1U)

#define VTSS_F_MCAN_RXF1C_F1OM(x)                VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_MCAN_RXF1C_F1OM                   VTSS_BIT(31U)
#define VTSS_X_MCAN_RXF1C_F1OM(x)                VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_MCAN_RXF1C_F1WM(x)                VTSS_ENCODE_BITFIELD(x,24U,7U)
#define VTSS_M_MCAN_RXF1C_F1WM                   VTSS_ENCODE_BITMASK(24U,7U)
#define VTSS_X_MCAN_RXF1C_F1WM(x)                VTSS_EXTRACT_BITFIELD(x,24U,7U)

#define VTSS_F_MCAN_RXF1C_F1S(x)                 VTSS_ENCODE_BITFIELD(x,16U,7U)
#define VTSS_M_MCAN_RXF1C_F1S                    VTSS_ENCODE_BITMASK(16U,7U)
#define VTSS_X_MCAN_RXF1C_F1S(x)                 VTSS_EXTRACT_BITFIELD(x,16U,7U)

#define VTSS_F_MCAN_RXF1C_F1SA(x)                VTSS_ENCODE_BITFIELD(x,2U,14U)
#define VTSS_M_MCAN_RXF1C_F1SA                   VTSS_ENCODE_BITMASK(2U,14U)
#define VTSS_X_MCAN_RXF1C_F1SA(x)                VTSS_EXTRACT_BITFIELD(x,2U,14U)

/* MCAN_RXF1S  t_sz:2 ga:0, gw:63, ra:45, gc:1, rc:1  */
#define VTSS_MCAN_RXF1S(target)   __REG(target,0U,0U,0U,0U,45U,1U,1U)

#define VTSS_F_MCAN_RXF1S_DMS(x)                 VTSS_ENCODE_BITFIELD(x,30U,2U)
#define VTSS_M_MCAN_RXF1S_DMS                    VTSS_ENCODE_BITMASK(30U,2U)
#define VTSS_X_MCAN_RXF1S_DMS(x)                 VTSS_EXTRACT_BITFIELD(x,30U,2U)

#define VTSS_F_MCAN_RXF1S_RF1L_RXF1S(x)          VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_MCAN_RXF1S_RF1L_RXF1S             VTSS_BIT(25U)
#define VTSS_X_MCAN_RXF1S_RF1L_RXF1S(x)          VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_MCAN_RXF1S_F1F_RXF1S(x)           VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_MCAN_RXF1S_F1F_RXF1S              VTSS_BIT(24U)
#define VTSS_X_MCAN_RXF1S_F1F_RXF1S(x)           VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_MCAN_RXF1S_F1PI(x)                VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_MCAN_RXF1S_F1PI                   VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_MCAN_RXF1S_F1PI(x)                VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_MCAN_RXF1S_F1GI(x)                VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_MCAN_RXF1S_F1GI                   VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_MCAN_RXF1S_F1GI(x)                VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_MCAN_RXF1S_F1FL(x)                VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_MCAN_RXF1S_F1FL                   VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_MCAN_RXF1S_F1FL(x)                VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* MCAN_RXF1A  t_sz:2 ga:0, gw:63, ra:46, gc:1, rc:1  */
#define VTSS_MCAN_RXF1A(target)   __REG(target,0U,0U,0U,0U,46U,1U,1U)

#define VTSS_F_MCAN_RXF1A_F1AI(x)                VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_MCAN_RXF1A_F1AI                   VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_MCAN_RXF1A_F1AI(x)                VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* MCAN_RXESC  t_sz:2 ga:0, gw:63, ra:47, gc:1, rc:1  */
#define VTSS_MCAN_RXESC(target)   __REG(target,0U,0U,0U,0U,47U,1U,1U)

#define VTSS_F_MCAN_RXESC_RBDS(x)                VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_MCAN_RXESC_RBDS                   VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_MCAN_RXESC_RBDS(x)                VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_MCAN_RXESC_F1DS(x)                VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_MCAN_RXESC_F1DS                   VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_MCAN_RXESC_F1DS(x)                VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_MCAN_RXESC_F0DS(x)                VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_MCAN_RXESC_F0DS                   VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_MCAN_RXESC_F0DS(x)                VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* MCAN_TXBC  t_sz:2 ga:0, gw:63, ra:48, gc:1, rc:1  */
#define VTSS_MCAN_TXBC(target)    __REG(target,0U,0U,0U,0U,48U,1U,1U)

#define VTSS_F_MCAN_TXBC_TFQM(x)                 VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_MCAN_TXBC_TFQM                    VTSS_BIT(30U)
#define VTSS_X_MCAN_TXBC_TFQM(x)                 VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_MCAN_TXBC_TFQS(x)                 VTSS_ENCODE_BITFIELD(x,24U,6U)
#define VTSS_M_MCAN_TXBC_TFQS                    VTSS_ENCODE_BITMASK(24U,6U)
#define VTSS_X_MCAN_TXBC_TFQS(x)                 VTSS_EXTRACT_BITFIELD(x,24U,6U)

#define VTSS_F_MCAN_TXBC_NDTB(x)                 VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_MCAN_TXBC_NDTB                    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_MCAN_TXBC_NDTB(x)                 VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_MCAN_TXBC_TBSA(x)                 VTSS_ENCODE_BITFIELD(x,2U,14U)
#define VTSS_M_MCAN_TXBC_TBSA                    VTSS_ENCODE_BITMASK(2U,14U)
#define VTSS_X_MCAN_TXBC_TBSA(x)                 VTSS_EXTRACT_BITFIELD(x,2U,14U)

/* MCAN_TXFQS  t_sz:2 ga:0, gw:63, ra:49, gc:1, rc:1  */
#define VTSS_MCAN_TXFQS(target)   __REG(target,0U,0U,0U,0U,49U,1U,1U)

#define VTSS_F_MCAN_TXFQS_TFQF(x)                VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_MCAN_TXFQS_TFQF                   VTSS_BIT(21U)
#define VTSS_X_MCAN_TXFQS_TFQF(x)                VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_MCAN_TXFQS_TFQPI(x)               VTSS_ENCODE_BITFIELD(x,16U,5U)
#define VTSS_M_MCAN_TXFQS_TFQPI                  VTSS_ENCODE_BITMASK(16U,5U)
#define VTSS_X_MCAN_TXFQS_TFQPI(x)               VTSS_EXTRACT_BITFIELD(x,16U,5U)

#define VTSS_F_MCAN_TXFQS_TFGI(x)                VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_MCAN_TXFQS_TFGI                   VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_MCAN_TXFQS_TFGI(x)                VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_MCAN_TXFQS_TFFL(x)                VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_MCAN_TXFQS_TFFL                   VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_MCAN_TXFQS_TFFL(x)                VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* MCAN_TXESC  t_sz:2 ga:0, gw:63, ra:50, gc:1, rc:1  */
#define VTSS_MCAN_TXESC(target)   __REG(target,0U,0U,0U,0U,50U,1U,1U)

#define VTSS_F_MCAN_TXESC_TBDS(x)                VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_MCAN_TXESC_TBDS                   VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_MCAN_TXESC_TBDS(x)                VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* MCAN_TXBRP  t_sz:2 ga:0, gw:63, ra:51, gc:1, rc:1  */
#define VTSS_MCAN_TXBRP(target)   __REG(target,0U,0U,0U,0U,51U,1U,1U)

#define VTSS_F_MCAN_TXBRP_TRP(x)                 (x)
#define VTSS_M_MCAN_TXBRP_TRP                    0xffffffffU
#define VTSS_X_MCAN_TXBRP_TRP(x)                 (x)


/* MCAN_TXBAR  t_sz:2 ga:0, gw:63, ra:52, gc:1, rc:1  */
#define VTSS_MCAN_TXBAR(target)   __REG(target,0U,0U,0U,0U,52U,1U,1U)

#define VTSS_F_MCAN_TXBAR_AR(x)                  (x)
#define VTSS_M_MCAN_TXBAR_AR                     0xffffffffU
#define VTSS_X_MCAN_TXBAR_AR(x)                  (x)


/* MCAN_TXBCR  t_sz:2 ga:0, gw:63, ra:53, gc:1, rc:1  */
#define VTSS_MCAN_TXBCR(target)   __REG(target,0U,0U,0U,0U,53U,1U,1U)

#define VTSS_F_MCAN_TXBCR_CR(x)                  (x)
#define VTSS_M_MCAN_TXBCR_CR                     0xffffffffU
#define VTSS_X_MCAN_TXBCR_CR(x)                  (x)


/* MCAN_TXBTO  t_sz:2 ga:0, gw:63, ra:54, gc:1, rc:1  */
#define VTSS_MCAN_TXBTO(target)   __REG(target,0U,0U,0U,0U,54U,1U,1U)

#define VTSS_F_MCAN_TXBTO_TO(x)                  (x)
#define VTSS_M_MCAN_TXBTO_TO                     0xffffffffU
#define VTSS_X_MCAN_TXBTO_TO(x)                  (x)


/* MCAN_TXBCF  t_sz:2 ga:0, gw:63, ra:55, gc:1, rc:1  */
#define VTSS_MCAN_TXBCF(target)   __REG(target,0U,0U,0U,0U,55U,1U,1U)

#define VTSS_F_MCAN_TXBCF_CF(x)                  (x)
#define VTSS_M_MCAN_TXBCF_CF                     0xffffffffU
#define VTSS_X_MCAN_TXBCF_CF(x)                  (x)


/* MCAN_TXBTIE  t_sz:2 ga:0, gw:63, ra:56, gc:1, rc:1  */
#define VTSS_MCAN_TXBTIE(target)  __REG(target,0U,0U,0U,0U,56U,1U,1U)

#define VTSS_F_MCAN_TXBTIE_TIE(x)                (x)
#define VTSS_M_MCAN_TXBTIE_TIE                   0xffffffffU
#define VTSS_X_MCAN_TXBTIE_TIE(x)                (x)


/* MCAN_TXBCIE  t_sz:2 ga:0, gw:63, ra:57, gc:1, rc:1  */
#define VTSS_MCAN_TXBCIE(target)  __REG(target,0U,0U,0U,0U,57U,1U,1U)

#define VTSS_F_MCAN_TXBCIE_CFIE(x)               (x)
#define VTSS_M_MCAN_TXBCIE_CFIE                  0xffffffffU
#define VTSS_X_MCAN_TXBCIE_CFIE(x)               (x)


/* MCAN_TXEFC  t_sz:2 ga:0, gw:63, ra:60, gc:1, rc:1  */
#define VTSS_MCAN_TXEFC(target)   __REG(target,0U,0U,0U,0U,60U,1U,1U)

#define VTSS_F_MCAN_TXEFC_EFWM(x)                VTSS_ENCODE_BITFIELD(x,24U,6U)
#define VTSS_M_MCAN_TXEFC_EFWM                   VTSS_ENCODE_BITMASK(24U,6U)
#define VTSS_X_MCAN_TXEFC_EFWM(x)                VTSS_EXTRACT_BITFIELD(x,24U,6U)

#define VTSS_F_MCAN_TXEFC_EFS(x)                 VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_MCAN_TXEFC_EFS                    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_MCAN_TXEFC_EFS(x)                 VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_MCAN_TXEFC_EFSA(x)                VTSS_ENCODE_BITFIELD(x,2U,14U)
#define VTSS_M_MCAN_TXEFC_EFSA                   VTSS_ENCODE_BITMASK(2U,14U)
#define VTSS_X_MCAN_TXEFC_EFSA(x)                VTSS_EXTRACT_BITFIELD(x,2U,14U)

/* MCAN_TXEFS  t_sz:2 ga:0, gw:63, ra:61, gc:1, rc:1  */
#define VTSS_MCAN_TXEFS(target)   __REG(target,0U,0U,0U,0U,61U,1U,1U)

#define VTSS_F_MCAN_TXEFS_TEFL_TXEFS(x)          VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_MCAN_TXEFS_TEFL_TXEFS             VTSS_BIT(25U)
#define VTSS_X_MCAN_TXEFS_TEFL_TXEFS(x)          VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_MCAN_TXEFS_EFF(x)                 VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_MCAN_TXEFS_EFF                    VTSS_BIT(24U)
#define VTSS_X_MCAN_TXEFS_EFF(x)                 VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_MCAN_TXEFS_EFPI(x)                VTSS_ENCODE_BITFIELD(x,16U,5U)
#define VTSS_M_MCAN_TXEFS_EFPI                   VTSS_ENCODE_BITMASK(16U,5U)
#define VTSS_X_MCAN_TXEFS_EFPI(x)                VTSS_EXTRACT_BITFIELD(x,16U,5U)

#define VTSS_F_MCAN_TXEFS_EFGI(x)                VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_MCAN_TXEFS_EFGI                   VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_MCAN_TXEFS_EFGI(x)                VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_MCAN_TXEFS_EFFL(x)                VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_MCAN_TXEFS_EFFL                   VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_MCAN_TXEFS_EFFL(x)                VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* MCAN_TXEFA  t_sz:2 ga:0, gw:63, ra:62, gc:1, rc:1  */
#define VTSS_MCAN_TXEFA(target)   __REG(target,0U,0U,0U,0U,62U,1U,1U)

#define VTSS_F_MCAN_TXEFA_EFAI(x)                VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_MCAN_TXEFA_EFAI                   VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_MCAN_TXEFA_EFAI(x)                VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* QSPI_QSPI_CR  t_sz:2 ga:0, gw:256, ra:0, gc:1, rc:1  */
#define VTSS_QSPI_QSPI_CR(target) __REG(target,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_QSPI_QSPI_CR_LASTXFER(x)          VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_QSPI_QSPI_CR_LASTXFER             VTSS_BIT(24U)
#define VTSS_X_QSPI_QSPI_CR_LASTXFER(x)          VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_QSPI_QSPI_CR_RTOUT(x)             VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_QSPI_QSPI_CR_RTOUT                VTSS_BIT(10U)
#define VTSS_X_QSPI_QSPI_CR_RTOUT(x)             VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_QSPI_QSPI_CR_STTFR(x)             VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_QSPI_QSPI_CR_STTFR                VTSS_BIT(9U)
#define VTSS_X_QSPI_QSPI_CR_STTFR(x)             VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_QSPI_QSPI_CR_UPDCFG(x)            VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_QSPI_QSPI_CR_UPDCFG               VTSS_BIT(8U)
#define VTSS_X_QSPI_QSPI_CR_UPDCFG(x)            VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_QSPI_QSPI_CR_SWRST(x)             VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_QSPI_QSPI_CR_SWRST                VTSS_BIT(7U)
#define VTSS_X_QSPI_QSPI_CR_SWRST(x)             VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_QSPI_QSPI_CR_SRFRSH(x)            VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_QSPI_QSPI_CR_SRFRSH               VTSS_BIT(5U)
#define VTSS_X_QSPI_QSPI_CR_SRFRSH(x)            VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_QSPI_QSPI_CR_STPCAL(x)            VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_QSPI_QSPI_CR_STPCAL               VTSS_BIT(4U)
#define VTSS_X_QSPI_QSPI_CR_STPCAL(x)            VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_QSPI_QSPI_CR_DLLOFF(x)            VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_QSPI_QSPI_CR_DLLOFF               VTSS_BIT(3U)
#define VTSS_X_QSPI_QSPI_CR_DLLOFF(x)            VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_QSPI_QSPI_CR_DLLON(x)             VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_QSPI_QSPI_CR_DLLON                VTSS_BIT(2U)
#define VTSS_X_QSPI_QSPI_CR_DLLON(x)             VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_QSPI_QSPI_CR_QSPIDIS(x)           VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_QSPI_QSPI_CR_QSPIDIS              VTSS_BIT(1U)
#define VTSS_X_QSPI_QSPI_CR_QSPIDIS(x)           VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_QSPI_QSPI_CR_QSPIEN(x)            VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSPI_QSPI_CR_QSPIEN               VTSS_BIT(0U)
#define VTSS_X_QSPI_QSPI_CR_QSPIEN(x)            VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSPI_QSPI_MR  t_sz:2 ga:0, gw:256, ra:1, gc:1, rc:1  */
#define VTSS_QSPI_QSPI_MR(target) __REG(target,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_QSPI_QSPI_MR_DLYCS(x)             VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_QSPI_QSPI_MR_DLYCS                VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_QSPI_QSPI_MR_DLYCS(x)             VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_QSPI_QSPI_MR_DLYBCT(x)            VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_QSPI_QSPI_MR_DLYBCT               VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_QSPI_QSPI_MR_DLYBCT(x)            VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_QSPI_QSPI_MR_OENSD(x)             VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_QSPI_QSPI_MR_OENSD                VTSS_BIT(15U)
#define VTSS_X_QSPI_QSPI_MR_OENSD(x)             VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_QSPI_QSPI_MR_PHYCR(x)             VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_QSPI_QSPI_MR_PHYCR                VTSS_BIT(14U)
#define VTSS_X_QSPI_QSPI_MR_PHYCR(x)             VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_QSPI_QSPI_MR_QICMEN(x)            VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_QSPI_QSPI_MR_QICMEN               VTSS_BIT(13U)
#define VTSS_X_QSPI_QSPI_MR_QICMEN(x)            VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_QSPI_QSPI_MR_NBBITS(x)            VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_QSPI_QSPI_MR_NBBITS               VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_QSPI_QSPI_MR_NBBITS(x)            VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_QSPI_QSPI_MR_TAMPCLR(x)           VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_QSPI_QSPI_MR_TAMPCLR              VTSS_BIT(7U)
#define VTSS_X_QSPI_QSPI_MR_TAMPCLR(x)           VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_QSPI_QSPI_MR_CSMODE(x)            VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_QSPI_QSPI_MR_CSMODE               VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_QSPI_QSPI_MR_CSMODE(x)            VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_QSPI_QSPI_MR_DQSDLYEN(x)          VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_QSPI_QSPI_MR_DQSDLYEN             VTSS_BIT(3U)
#define VTSS_X_QSPI_QSPI_MR_DQSDLYEN(x)          VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_QSPI_QSPI_MR_WDRBT(x)             VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_QSPI_QSPI_MR_WDRBT                VTSS_BIT(2U)
#define VTSS_X_QSPI_QSPI_MR_WDRBT(x)             VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_QSPI_QSPI_MR_SMM(x)               VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSPI_QSPI_MR_SMM                  VTSS_BIT(0U)
#define VTSS_X_QSPI_QSPI_MR_SMM(x)               VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSPI_QSPI_RDR  t_sz:2 ga:0, gw:256, ra:2, gc:1, rc:1  */
#define VTSS_QSPI_QSPI_RDR(target) __REG(target,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_QSPI_QSPI_RDR_RD(x)               VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_QSPI_QSPI_RDR_RD                  VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_QSPI_QSPI_RDR_RD(x)               VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* QSPI_QSPI_TDR  t_sz:2 ga:0, gw:256, ra:3, gc:1, rc:1  */
#define VTSS_QSPI_QSPI_TDR(target) __REG(target,0U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_QSPI_QSPI_TDR_TD(x)               VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_QSPI_QSPI_TDR_TD                  VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_QSPI_QSPI_TDR_TD(x)               VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* QSPI_QSPI_ISR  t_sz:2 ga:0, gw:256, ra:4, gc:1, rc:1  */
#define VTSS_QSPI_QSPI_ISR(target) __REG(target,0U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_QSPI_QSPI_ISR_TOUT_ISR(x)         VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_QSPI_QSPI_ISR_TOUT_ISR            VTSS_BIT(17U)
#define VTSS_X_QSPI_QSPI_ISR_TOUT_ISR(x)         VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_QSPI_QSPI_ISR_RFRSHD_ISR(x)       VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_QSPI_QSPI_ISR_RFRSHD_ISR          VTSS_BIT(16U)
#define VTSS_X_QSPI_QSPI_ISR_RFRSHD_ISR(x)       VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_QSPI_QSPI_ISR_CSRA_ISR(x)         VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_QSPI_QSPI_ISR_CSRA_ISR            VTSS_BIT(15U)
#define VTSS_X_QSPI_QSPI_ISR_CSRA_ISR(x)         VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_QSPI_QSPI_ISR_CSFA_ISR(x)         VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_QSPI_QSPI_ISR_CSFA_ISR            VTSS_BIT(14U)
#define VTSS_X_QSPI_QSPI_ISR_CSFA_ISR(x)         VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_QSPI_QSPI_ISR_QITR_ISR(x)         VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_QSPI_QSPI_ISR_QITR_ISR            VTSS_BIT(13U)
#define VTSS_X_QSPI_QSPI_ISR_QITR_ISR(x)         VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_QSPI_QSPI_ISR_QITF_ISR(x)         VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_QSPI_QSPI_ISR_QITF_ISR            VTSS_BIT(12U)
#define VTSS_X_QSPI_QSPI_ISR_QITF_ISR(x)         VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_QSPI_QSPI_ISR_LWRA_ISR(x)         VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_QSPI_QSPI_ISR_LWRA_ISR            VTSS_BIT(11U)
#define VTSS_X_QSPI_QSPI_ISR_LWRA_ISR(x)         VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_QSPI_QSPI_ISR_INSTRE_ISR(x)       VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_QSPI_QSPI_ISR_INSTRE_ISR          VTSS_BIT(10U)
#define VTSS_X_QSPI_QSPI_ISR_INSTRE_ISR(x)       VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_QSPI_QSPI_ISR_CSR_ISR(x)          VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_QSPI_QSPI_ISR_CSR_ISR             VTSS_BIT(8U)
#define VTSS_X_QSPI_QSPI_ISR_CSR_ISR(x)          VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_QSPI_QSPI_ISR_OVRES_ISR(x)        VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_QSPI_QSPI_ISR_OVRES_ISR           VTSS_BIT(3U)
#define VTSS_X_QSPI_QSPI_ISR_OVRES_ISR(x)        VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_QSPI_QSPI_ISR_TXEMPTY_ISR(x)      VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_QSPI_QSPI_ISR_TXEMPTY_ISR         VTSS_BIT(2U)
#define VTSS_X_QSPI_QSPI_ISR_TXEMPTY_ISR(x)      VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_QSPI_QSPI_ISR_TDRE_ISR(x)         VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_QSPI_QSPI_ISR_TDRE_ISR            VTSS_BIT(1U)
#define VTSS_X_QSPI_QSPI_ISR_TDRE_ISR(x)         VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_QSPI_QSPI_ISR_RDRF_ISR(x)         VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSPI_QSPI_ISR_RDRF_ISR            VTSS_BIT(0U)
#define VTSS_X_QSPI_QSPI_ISR_RDRF_ISR(x)         VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSPI_QSPI_IER  t_sz:2 ga:0, gw:256, ra:5, gc:1, rc:1  */
#define VTSS_QSPI_QSPI_IER(target) __REG(target,0U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_QSPI_QSPI_IER_TOUT_IER(x)         VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_QSPI_QSPI_IER_TOUT_IER            VTSS_BIT(17U)
#define VTSS_X_QSPI_QSPI_IER_TOUT_IER(x)         VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_QSPI_QSPI_IER_RFRSHD_IER(x)       VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_QSPI_QSPI_IER_RFRSHD_IER          VTSS_BIT(16U)
#define VTSS_X_QSPI_QSPI_IER_RFRSHD_IER(x)       VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_QSPI_QSPI_IER_CSRA_IER(x)         VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_QSPI_QSPI_IER_CSRA_IER            VTSS_BIT(15U)
#define VTSS_X_QSPI_QSPI_IER_CSRA_IER(x)         VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_QSPI_QSPI_IER_CSFA_IER(x)         VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_QSPI_QSPI_IER_CSFA_IER            VTSS_BIT(14U)
#define VTSS_X_QSPI_QSPI_IER_CSFA_IER(x)         VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_QSPI_QSPI_IER_QITR_IER(x)         VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_QSPI_QSPI_IER_QITR_IER            VTSS_BIT(13U)
#define VTSS_X_QSPI_QSPI_IER_QITR_IER(x)         VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_QSPI_QSPI_IER_QITF_IER(x)         VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_QSPI_QSPI_IER_QITF_IER            VTSS_BIT(12U)
#define VTSS_X_QSPI_QSPI_IER_QITF_IER(x)         VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_QSPI_QSPI_IER_LWRA_IER(x)         VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_QSPI_QSPI_IER_LWRA_IER            VTSS_BIT(11U)
#define VTSS_X_QSPI_QSPI_IER_LWRA_IER(x)         VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_QSPI_QSPI_IER_INSTRE_IER(x)       VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_QSPI_QSPI_IER_INSTRE_IER          VTSS_BIT(10U)
#define VTSS_X_QSPI_QSPI_IER_INSTRE_IER(x)       VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_QSPI_QSPI_IER_CSR_IER(x)          VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_QSPI_QSPI_IER_CSR_IER             VTSS_BIT(8U)
#define VTSS_X_QSPI_QSPI_IER_CSR_IER(x)          VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_QSPI_QSPI_IER_OVRES_IER(x)        VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_QSPI_QSPI_IER_OVRES_IER           VTSS_BIT(3U)
#define VTSS_X_QSPI_QSPI_IER_OVRES_IER(x)        VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_QSPI_QSPI_IER_TXEMPTY_IER(x)      VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_QSPI_QSPI_IER_TXEMPTY_IER         VTSS_BIT(2U)
#define VTSS_X_QSPI_QSPI_IER_TXEMPTY_IER(x)      VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_QSPI_QSPI_IER_TDRE_IER(x)         VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_QSPI_QSPI_IER_TDRE_IER            VTSS_BIT(1U)
#define VTSS_X_QSPI_QSPI_IER_TDRE_IER(x)         VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_QSPI_QSPI_IER_RDRF_IER(x)         VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSPI_QSPI_IER_RDRF_IER            VTSS_BIT(0U)
#define VTSS_X_QSPI_QSPI_IER_RDRF_IER(x)         VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSPI_QSPI_IDR  t_sz:2 ga:0, gw:256, ra:6, gc:1, rc:1  */
#define VTSS_QSPI_QSPI_IDR(target) __REG(target,0U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_QSPI_QSPI_IDR_TOUT_IDR(x)         VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_QSPI_QSPI_IDR_TOUT_IDR            VTSS_BIT(17U)
#define VTSS_X_QSPI_QSPI_IDR_TOUT_IDR(x)         VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_QSPI_QSPI_IDR_RFRSHD_IDR(x)       VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_QSPI_QSPI_IDR_RFRSHD_IDR          VTSS_BIT(16U)
#define VTSS_X_QSPI_QSPI_IDR_RFRSHD_IDR(x)       VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_QSPI_QSPI_IDR_CSRA_IDR(x)         VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_QSPI_QSPI_IDR_CSRA_IDR            VTSS_BIT(15U)
#define VTSS_X_QSPI_QSPI_IDR_CSRA_IDR(x)         VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_QSPI_QSPI_IDR_CSFA_IDR(x)         VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_QSPI_QSPI_IDR_CSFA_IDR            VTSS_BIT(14U)
#define VTSS_X_QSPI_QSPI_IDR_CSFA_IDR(x)         VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_QSPI_QSPI_IDR_QITR_IDR(x)         VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_QSPI_QSPI_IDR_QITR_IDR            VTSS_BIT(13U)
#define VTSS_X_QSPI_QSPI_IDR_QITR_IDR(x)         VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_QSPI_QSPI_IDR_QITF_IDR(x)         VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_QSPI_QSPI_IDR_QITF_IDR            VTSS_BIT(12U)
#define VTSS_X_QSPI_QSPI_IDR_QITF_IDR(x)         VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_QSPI_QSPI_IDR_LWRA_IDR(x)         VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_QSPI_QSPI_IDR_LWRA_IDR            VTSS_BIT(11U)
#define VTSS_X_QSPI_QSPI_IDR_LWRA_IDR(x)         VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_QSPI_QSPI_IDR_INSTRE_IDR(x)       VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_QSPI_QSPI_IDR_INSTRE_IDR          VTSS_BIT(10U)
#define VTSS_X_QSPI_QSPI_IDR_INSTRE_IDR(x)       VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_QSPI_QSPI_IDR_CSR_IDR(x)          VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_QSPI_QSPI_IDR_CSR_IDR             VTSS_BIT(8U)
#define VTSS_X_QSPI_QSPI_IDR_CSR_IDR(x)          VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_QSPI_QSPI_IDR_OVRES_IDR(x)        VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_QSPI_QSPI_IDR_OVRES_IDR           VTSS_BIT(3U)
#define VTSS_X_QSPI_QSPI_IDR_OVRES_IDR(x)        VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_QSPI_QSPI_IDR_TXEMPTY_IDR(x)      VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_QSPI_QSPI_IDR_TXEMPTY_IDR         VTSS_BIT(2U)
#define VTSS_X_QSPI_QSPI_IDR_TXEMPTY_IDR(x)      VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_QSPI_QSPI_IDR_TDRE_IDR(x)         VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_QSPI_QSPI_IDR_TDRE_IDR            VTSS_BIT(1U)
#define VTSS_X_QSPI_QSPI_IDR_TDRE_IDR(x)         VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_QSPI_QSPI_IDR_RDRF_IDR(x)         VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSPI_QSPI_IDR_RDRF_IDR            VTSS_BIT(0U)
#define VTSS_X_QSPI_QSPI_IDR_RDRF_IDR(x)         VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSPI_QSPI_IMR  t_sz:2 ga:0, gw:256, ra:7, gc:1, rc:1  */
#define VTSS_QSPI_QSPI_IMR(target) __REG(target,0U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_QSPI_QSPI_IMR_TOUT_IMR(x)         VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_QSPI_QSPI_IMR_TOUT_IMR            VTSS_BIT(17U)
#define VTSS_X_QSPI_QSPI_IMR_TOUT_IMR(x)         VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_QSPI_QSPI_IMR_RFRSHD_IMR(x)       VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_QSPI_QSPI_IMR_RFRSHD_IMR          VTSS_BIT(16U)
#define VTSS_X_QSPI_QSPI_IMR_RFRSHD_IMR(x)       VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_QSPI_QSPI_IMR_CSRA_IMR(x)         VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_QSPI_QSPI_IMR_CSRA_IMR            VTSS_BIT(15U)
#define VTSS_X_QSPI_QSPI_IMR_CSRA_IMR(x)         VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_QSPI_QSPI_IMR_CSFA_IMR(x)         VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_QSPI_QSPI_IMR_CSFA_IMR            VTSS_BIT(14U)
#define VTSS_X_QSPI_QSPI_IMR_CSFA_IMR(x)         VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_QSPI_QSPI_IMR_QITR_IMR(x)         VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_QSPI_QSPI_IMR_QITR_IMR            VTSS_BIT(13U)
#define VTSS_X_QSPI_QSPI_IMR_QITR_IMR(x)         VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_QSPI_QSPI_IMR_QITF_IMR(x)         VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_QSPI_QSPI_IMR_QITF_IMR            VTSS_BIT(12U)
#define VTSS_X_QSPI_QSPI_IMR_QITF_IMR(x)         VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_QSPI_QSPI_IMR_LWRA_IMR(x)         VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_QSPI_QSPI_IMR_LWRA_IMR            VTSS_BIT(11U)
#define VTSS_X_QSPI_QSPI_IMR_LWRA_IMR(x)         VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_QSPI_QSPI_IMR_INSTRE_IMR(x)       VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_QSPI_QSPI_IMR_INSTRE_IMR          VTSS_BIT(10U)
#define VTSS_X_QSPI_QSPI_IMR_INSTRE_IMR(x)       VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_QSPI_QSPI_IMR_CSR_IMR(x)          VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_QSPI_QSPI_IMR_CSR_IMR             VTSS_BIT(8U)
#define VTSS_X_QSPI_QSPI_IMR_CSR_IMR(x)          VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_QSPI_QSPI_IMR_OVRES_IMR(x)        VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_QSPI_QSPI_IMR_OVRES_IMR           VTSS_BIT(3U)
#define VTSS_X_QSPI_QSPI_IMR_OVRES_IMR(x)        VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_QSPI_QSPI_IMR_TXEMPTY_IMR(x)      VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_QSPI_QSPI_IMR_TXEMPTY_IMR         VTSS_BIT(2U)
#define VTSS_X_QSPI_QSPI_IMR_TXEMPTY_IMR(x)      VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_QSPI_QSPI_IMR_TDRE_IMR(x)         VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_QSPI_QSPI_IMR_TDRE_IMR            VTSS_BIT(1U)
#define VTSS_X_QSPI_QSPI_IMR_TDRE_IMR(x)         VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_QSPI_QSPI_IMR_RDRF_IMR(x)         VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSPI_QSPI_IMR_RDRF_IMR            VTSS_BIT(0U)
#define VTSS_X_QSPI_QSPI_IMR_RDRF_IMR(x)         VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSPI_QSPI_SCR  t_sz:2 ga:0, gw:256, ra:8, gc:1, rc:1  */
#define VTSS_QSPI_QSPI_SCR(target) __REG(target,0U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_QSPI_QSPI_SCR_DLYBS(x)            VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_QSPI_QSPI_SCR_DLYBS               VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_QSPI_QSPI_SCR_DLYBS(x)            VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_QSPI_QSPI_SCR_CPHA(x)             VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_QSPI_QSPI_SCR_CPHA                VTSS_BIT(1U)
#define VTSS_X_QSPI_QSPI_SCR_CPHA(x)             VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_QSPI_QSPI_SCR_CPOL(x)             VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSPI_QSPI_SCR_CPOL                VTSS_BIT(0U)
#define VTSS_X_QSPI_QSPI_SCR_CPOL(x)             VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSPI_QSPI_SR  t_sz:2 ga:0, gw:256, ra:9, gc:1, rc:1  */
#define VTSS_QSPI_QSPI_SR(target) __REG(target,0U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_QSPI_QSPI_SR_HQSPI_VERSION(x)     VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_QSPI_QSPI_SR_HQSPI_VERSION        VTSS_BIT(31U)
#define VTSS_X_QSPI_QSPI_SR_HQSPI_VERSION(x)     VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_QSPI_QSPI_SR_CALBSY(x)            VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_QSPI_QSPI_SR_CALBSY               VTSS_BIT(6U)
#define VTSS_X_QSPI_QSPI_SR_CALBSY(x)            VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_QSPI_QSPI_SR_DLOCK(x)             VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_QSPI_QSPI_SR_DLOCK                VTSS_BIT(5U)
#define VTSS_X_QSPI_QSPI_SR_DLOCK(x)             VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_QSPI_QSPI_SR_HIDLE(x)             VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_QSPI_QSPI_SR_HIDLE                VTSS_BIT(4U)
#define VTSS_X_QSPI_QSPI_SR_HIDLE(x)             VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_QSPI_QSPI_SR_RBUSY(x)             VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_QSPI_QSPI_SR_RBUSY                VTSS_BIT(3U)
#define VTSS_X_QSPI_QSPI_SR_RBUSY(x)             VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_QSPI_QSPI_SR_CSS(x)               VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_QSPI_QSPI_SR_CSS                  VTSS_BIT(2U)
#define VTSS_X_QSPI_QSPI_SR_CSS(x)               VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_QSPI_QSPI_SR_QSPIENS(x)           VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_QSPI_QSPI_SR_QSPIENS              VTSS_BIT(1U)
#define VTSS_X_QSPI_QSPI_SR_QSPIENS(x)           VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_QSPI_QSPI_SR_SYNCBSY(x)           VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSPI_QSPI_SR_SYNCBSY              VTSS_BIT(0U)
#define VTSS_X_QSPI_QSPI_SR_SYNCBSY(x)           VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSPI_QSPI_IAR  t_sz:2 ga:0, gw:256, ra:12, gc:1, rc:1  */
#define VTSS_QSPI_QSPI_IAR(target) __REG(target,0U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_QSPI_QSPI_IAR_ADDR(x)             (x)
#define VTSS_M_QSPI_QSPI_IAR_ADDR                0xffffffffU
#define VTSS_X_QSPI_QSPI_IAR_ADDR(x)             (x)


/* QSPI_QSPI_WICR  t_sz:2 ga:0, gw:256, ra:13, gc:1, rc:1  */
#define VTSS_QSPI_QSPI_WICR(target) __REG(target,0U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_QSPI_QSPI_WICR_WROPT(x)           VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_QSPI_QSPI_WICR_WROPT              VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_QSPI_QSPI_WICR_WROPT(x)           VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_QSPI_QSPI_WICR_WRINST(x)          VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_QSPI_QSPI_WICR_WRINST             VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_QSPI_QSPI_WICR_WRINST(x)          VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* QSPI_QSPI_IFR  t_sz:2 ga:0, gw:256, ra:14, gc:1, rc:1  */
#define VTSS_QSPI_QSPI_IFR(target) __REG(target,0U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_QSPI_QSPI_IFR_PROTTYP(x)          VTSS_ENCODE_BITFIELD(x,28U,2U)
#define VTSS_M_QSPI_QSPI_IFR_PROTTYP             VTSS_ENCODE_BITMASK(28U,2U)
#define VTSS_X_QSPI_QSPI_IFR_PROTTYP(x)          VTSS_EXTRACT_BITFIELD(x,28U,2U)

#define VTSS_F_QSPI_QSPI_IFR_HFWBEN(x)           VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_QSPI_QSPI_IFR_HFWBEN              VTSS_BIT(27U)
#define VTSS_X_QSPI_QSPI_IFR_HFWBEN(x)           VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_QSPI_QSPI_IFR_DDRCMDEN(x)         VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_QSPI_QSPI_IFR_DDRCMDEN            VTSS_BIT(26U)
#define VTSS_X_QSPI_QSPI_IFR_DDRCMDEN(x)         VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_QSPI_QSPI_IFR_DQSEN(x)            VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_QSPI_QSPI_IFR_DQSEN               VTSS_BIT(25U)
#define VTSS_X_QSPI_QSPI_IFR_DQSEN(x)            VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_QSPI_QSPI_IFR_APBTFRTYP(x)        VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_QSPI_QSPI_IFR_APBTFRTYP           VTSS_BIT(24U)
#define VTSS_X_QSPI_QSPI_IFR_APBTFRTYP(x)        VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_QSPI_QSPI_IFR_SMRM(x)             VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_QSPI_QSPI_IFR_SMRM                VTSS_BIT(23U)
#define VTSS_X_QSPI_QSPI_IFR_SMRM(x)             VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_QSPI_QSPI_IFR_END(x)              VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_QSPI_QSPI_IFR_END                 VTSS_BIT(22U)
#define VTSS_X_QSPI_QSPI_IFR_END(x)              VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_QSPI_QSPI_IFR_NBDUM(x)            VTSS_ENCODE_BITFIELD(x,16U,5U)
#define VTSS_M_QSPI_QSPI_IFR_NBDUM               VTSS_ENCODE_BITMASK(16U,5U)
#define VTSS_X_QSPI_QSPI_IFR_NBDUM(x)            VTSS_EXTRACT_BITFIELD(x,16U,5U)

#define VTSS_F_QSPI_QSPI_IFR_DDREN(x)            VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_QSPI_QSPI_IFR_DDREN               VTSS_BIT(15U)
#define VTSS_X_QSPI_QSPI_IFR_DDREN(x)            VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_QSPI_QSPI_IFR_CRM(x)              VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_QSPI_QSPI_IFR_CRM                 VTSS_BIT(14U)
#define VTSS_X_QSPI_QSPI_IFR_CRM(x)              VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_QSPI_QSPI_IFR_TFRTYP(x)           VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_QSPI_QSPI_IFR_TFRTYP              VTSS_BIT(12U)
#define VTSS_X_QSPI_QSPI_IFR_TFRTYP(x)           VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_QSPI_QSPI_IFR_ADDRL(x)            VTSS_ENCODE_BITFIELD(x,10U,2U)
#define VTSS_M_QSPI_QSPI_IFR_ADDRL               VTSS_ENCODE_BITMASK(10U,2U)
#define VTSS_X_QSPI_QSPI_IFR_ADDRL(x)            VTSS_EXTRACT_BITFIELD(x,10U,2U)

#define VTSS_F_QSPI_QSPI_IFR_OPTL(x)             VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_QSPI_QSPI_IFR_OPTL                VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_QSPI_QSPI_IFR_OPTL(x)             VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_QSPI_QSPI_IFR_DATAEN(x)           VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_QSPI_QSPI_IFR_DATAEN              VTSS_BIT(7U)
#define VTSS_X_QSPI_QSPI_IFR_DATAEN(x)           VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_QSPI_QSPI_IFR_OPTEN(x)            VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_QSPI_QSPI_IFR_OPTEN               VTSS_BIT(6U)
#define VTSS_X_QSPI_QSPI_IFR_OPTEN(x)            VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_QSPI_QSPI_IFR_ADDREN(x)           VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_QSPI_QSPI_IFR_ADDREN              VTSS_BIT(5U)
#define VTSS_X_QSPI_QSPI_IFR_ADDREN(x)           VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_QSPI_QSPI_IFR_INSTEN(x)           VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_QSPI_QSPI_IFR_INSTEN              VTSS_BIT(4U)
#define VTSS_X_QSPI_QSPI_IFR_INSTEN(x)           VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_QSPI_QSPI_IFR_WIDTH(x)            VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_QSPI_QSPI_IFR_WIDTH               VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_QSPI_QSPI_IFR_WIDTH(x)            VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* QSPI_QSPI_RICR  t_sz:2 ga:0, gw:256, ra:15, gc:1, rc:1  */
#define VTSS_QSPI_QSPI_RICR(target) __REG(target,0U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_QSPI_QSPI_RICR_RDOPT(x)           VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_QSPI_QSPI_RICR_RDOPT              VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_QSPI_QSPI_RICR_RDOPT(x)           VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_QSPI_QSPI_RICR_RDINST(x)          VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_QSPI_QSPI_RICR_RDINST             VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_QSPI_QSPI_RICR_RDINST(x)          VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* QSPI_QSPI_SMR  t_sz:2 ga:0, gw:256, ra:16, gc:1, rc:1  */
#define VTSS_QSPI_QSPI_SMR(target) __REG(target,0U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_QSPI_QSPI_SMR_SCRKL(x)            VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_QSPI_QSPI_SMR_SCRKL               VTSS_BIT(2U)
#define VTSS_X_QSPI_QSPI_SMR_SCRKL(x)            VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_QSPI_QSPI_SMR_RVDIS(x)            VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_QSPI_QSPI_SMR_RVDIS               VTSS_BIT(1U)
#define VTSS_X_QSPI_QSPI_SMR_RVDIS(x)            VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_QSPI_QSPI_SMR_SCREN(x)            VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSPI_QSPI_SMR_SCREN               VTSS_BIT(0U)
#define VTSS_X_QSPI_QSPI_SMR_SCREN(x)            VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSPI_QSPI_SKR  t_sz:2 ga:0, gw:256, ra:17, gc:1, rc:1  */
#define VTSS_QSPI_QSPI_SKR(target) __REG(target,0U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_QSPI_QSPI_SKR_USRK(x)             (x)
#define VTSS_M_QSPI_QSPI_SKR_USRK                0xffffffffU
#define VTSS_X_QSPI_QSPI_SKR_USRK(x)             (x)


/* QSPI_QSPI_REFRESH  t_sz:2 ga:0, gw:256, ra:20, gc:1, rc:1  */
#define VTSS_QSPI_QSPI_REFRESH(target) __REG(target,0U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_QSPI_QSPI_REFRESH_REFRESH(x)      (x)
#define VTSS_M_QSPI_QSPI_REFRESH_REFRESH         0xffffffffU
#define VTSS_X_QSPI_QSPI_REFRESH_REFRESH(x)      (x)


/* QSPI_QSPI_WRACNT  t_sz:2 ga:0, gw:256, ra:21, gc:1, rc:1  */
#define VTSS_QSPI_QSPI_WRACNT(target) __REG(target,0U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_QSPI_QSPI_WRACNT_NBWRA(x)         (x)
#define VTSS_M_QSPI_QSPI_WRACNT_NBWRA            0xffffffffU
#define VTSS_X_QSPI_QSPI_WRACNT_NBWRA(x)         (x)


/* QSPI_QSPI_DLLCFG  t_sz:2 ga:0, gw:256, ra:22, gc:1, rc:1  */
#define VTSS_QSPI_QSPI_DLLCFG(target) __REG(target,0U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_QSPI_QSPI_DLLCFG_RANGE(x)         VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSPI_QSPI_DLLCFG_RANGE            VTSS_BIT(0U)
#define VTSS_X_QSPI_QSPI_DLLCFG_RANGE(x)         VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSPI_QSPI_PCALCFG  t_sz:2 ga:0, gw:256, ra:23, gc:1, rc:1  */
#define VTSS_QSPI_QSPI_PCALCFG(target) __REG(target,0U,0U,0U,0U,23U,1U,1U)

#define VTSS_F_QSPI_QSPI_PCALCFG_CALN(x)         VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_QSPI_QSPI_PCALCFG_CALN            VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_QSPI_QSPI_PCALCFG_CALN(x)         VTSS_EXTRACT_BITFIELD(x,28U,4U)

#define VTSS_F_QSPI_QSPI_PCALCFG_CALP(x)         VTSS_ENCODE_BITFIELD(x,24U,4U)
#define VTSS_M_QSPI_QSPI_PCALCFG_CALP            VTSS_ENCODE_BITMASK(24U,4U)
#define VTSS_X_QSPI_QSPI_PCALCFG_CALP(x)         VTSS_EXTRACT_BITFIELD(x,24U,4U)

#define VTSS_F_QSPI_QSPI_PCALCFG_CALCNT(x)       VTSS_ENCODE_BITFIELD(x,8U,9U)
#define VTSS_M_QSPI_QSPI_PCALCFG_CALCNT          VTSS_ENCODE_BITMASK(8U,9U)
#define VTSS_X_QSPI_QSPI_PCALCFG_CALCNT(x)       VTSS_EXTRACT_BITFIELD(x,8U,9U)

#define VTSS_F_QSPI_QSPI_PCALCFG_CLKDIV(x)       VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_QSPI_QSPI_PCALCFG_CLKDIV          VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_QSPI_QSPI_PCALCFG_CLKDIV(x)       VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_QSPI_QSPI_PCALCFG_DIFFPM(x)       VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_QSPI_QSPI_PCALCFG_DIFFPM          VTSS_BIT(2U)
#define VTSS_X_QSPI_QSPI_PCALCFG_DIFFPM(x)       VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_QSPI_QSPI_PCALCFG_DAPCAL(x)       VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_QSPI_QSPI_PCALCFG_DAPCAL          VTSS_BIT(1U)
#define VTSS_X_QSPI_QSPI_PCALCFG_DAPCAL(x)       VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_QSPI_QSPI_PCALCFG_AAON(x)         VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSPI_QSPI_PCALCFG_AAON            VTSS_BIT(0U)
#define VTSS_X_QSPI_QSPI_PCALCFG_AAON(x)         VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSPI_QSPI_PCALBP  t_sz:2 ga:0, gw:256, ra:24, gc:1, rc:1  */
#define VTSS_QSPI_QSPI_PCALBP(target) __REG(target,0U,0U,0U,0U,24U,1U,1U)

#define VTSS_F_QSPI_QSPI_PCALBP_CALNBP(x)        VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_QSPI_QSPI_PCALBP_CALNBP           VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_QSPI_QSPI_PCALBP_CALNBP(x)        VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_QSPI_QSPI_PCALBP_CALPBP(x)        VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_QSPI_QSPI_PCALBP_CALPBP           VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_QSPI_QSPI_PCALBP_CALPBP(x)        VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_QSPI_QSPI_PCALBP_BPEN(x)          VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSPI_QSPI_PCALBP_BPEN             VTSS_BIT(0U)
#define VTSS_X_QSPI_QSPI_PCALBP_BPEN(x)          VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSPI_QSPI_TOUT  t_sz:2 ga:0, gw:256, ra:25, gc:1, rc:1  */
#define VTSS_QSPI_QSPI_TOUT(target) __REG(target,0U,0U,0U,0U,25U,1U,1U)

#define VTSS_F_QSPI_QSPI_TOUT_TCNTM(x)           VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_QSPI_QSPI_TOUT_TCNTM              VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_QSPI_QSPI_TOUT_TCNTM(x)           VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* QSPI_QSPI_DEBUG  t_sz:2 ga:0, gw:256, ra:52, gc:1, rc:1  */
#define VTSS_QSPI_QSPI_DEBUG(target) __REG(target,0U,0U,0U,0U,52U,1U,1U)

#define VTSS_F_QSPI_QSPI_DEBUG_DERT(x)           VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_QSPI_QSPI_DEBUG_DERT              VTSS_BIT(3U)
#define VTSS_X_QSPI_QSPI_DEBUG_DERT(x)           VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_QSPI_QSPI_DEBUG_FERR(x)           VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_QSPI_QSPI_DEBUG_FERR              VTSS_BIT(2U)
#define VTSS_X_QSPI_QSPI_DEBUG_FERR(x)           VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_QSPI_QSPI_DEBUG_FAHBL(x)          VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_QSPI_QSPI_DEBUG_FAHBL             VTSS_BIT(1U)
#define VTSS_X_QSPI_QSPI_DEBUG_FAHBL(x)          VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* QSPI_QSPI_WPMR  t_sz:2 ga:0, gw:256, ra:57, gc:1, rc:1  */
#define VTSS_QSPI_QSPI_WPMR(target) __REG(target,0U,0U,0U,0U,57U,1U,1U)

#define VTSS_F_QSPI_QSPI_WPMR_WPKEY(x)           VTSS_ENCODE_BITFIELD(x,8U,24U)
#define VTSS_M_QSPI_QSPI_WPMR_WPKEY              VTSS_ENCODE_BITMASK(8U,24U)
#define VTSS_X_QSPI_QSPI_WPMR_WPKEY(x)           VTSS_EXTRACT_BITFIELD(x,8U,24U)

#define VTSS_F_QSPI_QSPI_WPMR_WPCREN(x)          VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_QSPI_QSPI_WPMR_WPCREN             VTSS_BIT(2U)
#define VTSS_X_QSPI_QSPI_WPMR_WPCREN(x)          VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_QSPI_QSPI_WPMR_WPITEN(x)          VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_QSPI_QSPI_WPMR_WPITEN             VTSS_BIT(1U)
#define VTSS_X_QSPI_QSPI_WPMR_WPITEN(x)          VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_QSPI_QSPI_WPMR_WPEN(x)            VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSPI_QSPI_WPMR_WPEN               VTSS_BIT(0U)
#define VTSS_X_QSPI_QSPI_WPMR_WPEN(x)            VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSPI_QSPI_WPSR  t_sz:2 ga:0, gw:256, ra:58, gc:1, rc:1  */
#define VTSS_QSPI_QSPI_WPSR(target) __REG(target,0U,0U,0U,0U,58U,1U,1U)

#define VTSS_F_QSPI_QSPI_WPSR_WPVSRC(x)          VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_QSPI_QSPI_WPSR_WPVSRC             VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_QSPI_QSPI_WPSR_WPVSRC(x)          VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_QSPI_QSPI_WPSR_WPVS(x)            VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSPI_QSPI_WPSR_WPVS               VTSS_BIT(0U)
#define VTSS_X_QSPI_QSPI_WPSR_WPVS(x)            VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSPI_QSPI_VERSION  t_sz:2 ga:0, gw:256, ra:63, gc:1, rc:1  */
#define VTSS_QSPI_QSPI_VERSION(target) __REG(target,0U,0U,0U,0U,63U,1U,1U)

#define VTSS_F_QSPI_QSPI_VERSION_MFN(x)          VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_QSPI_QSPI_VERSION_MFN             VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_QSPI_QSPI_VERSION_MFN(x)          VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_QSPI_QSPI_VERSION_VERSION(x)      VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_QSPI_QSPI_VERSION_VERSION         VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_QSPI_QSPI_VERSION_VERSION(x)      VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* QSPI_QSPI_DLL_OS  t_sz:2 ga:0, gw:256, ra:192, gc:1, rc:1  */
#define VTSS_QSPI_QSPI_DLL_OS(target) __REG(target,0U,0U,0U,0U,192U,1U,1U)

#define VTSS_F_QSPI_QSPI_DLL_OS_SELOFF(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSPI_QSPI_DLL_OS_SELOFF           VTSS_BIT(0U)
#define VTSS_X_QSPI_QSPI_DLL_OS_SELOFF(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSPI_QSPI_DLL_SO0  t_sz:2 ga:0, gw:256, ra:194, gc:1, rc:1  */
#define VTSS_QSPI_QSPI_DLL_SO0(target) __REG(target,0U,0U,0U,0U,194U,1U,1U)

#define VTSS_F_QSPI_QSPI_DLL_SO0_S1OFF(x)        VTSS_ENCODE_BITFIELD(x,6U,6U)
#define VTSS_M_QSPI_QSPI_DLL_SO0_S1OFF           VTSS_ENCODE_BITMASK(6U,6U)
#define VTSS_X_QSPI_QSPI_DLL_SO0_S1OFF(x)        VTSS_EXTRACT_BITFIELD(x,6U,6U)

#define VTSS_F_QSPI_QSPI_DLL_SO0_S0OFF(x)        VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_QSPI_QSPI_DLL_SO0_S0OFF           VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_QSPI_QSPI_DLL_SO0_S0OFF(x)        VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* QSPI_QSPI_DLL_SYNCR  t_sz:2 ga:0, gw:256, ra:248, gc:1, rc:1  */
#define VTSS_QSPI_QSPI_DLL_SYNCR(target) __REG(target,0U,0U,0U,0U,248U,1U,1U)

#define VTSS_F_QSPI_QSPI_DLL_SYNCR_UPDT(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSPI_QSPI_DLL_SYNCR_UPDT          VTSS_BIT(0U)
#define VTSS_X_QSPI_QSPI_DLL_SYNCR_UPDT(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSPI_QSPI_DLL_VERSION  t_sz:2 ga:0, gw:256, ra:255, gc:1, rc:1  */
#define VTSS_QSPI_QSPI_DLL_VERSION(target) __REG(target,0U,0U,0U,0U,255U,1U,1U)

#define VTSS_F_QSPI_QSPI_DLL_VERSION_DQSDELAY_MFN(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_QSPI_QSPI_DLL_VERSION_DQSDELAY_MFN    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_QSPI_QSPI_DLL_VERSION_DQSDELAY_MFN(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_QSPI_QSPI_DLL_VERSION_DQSDELAY_VERSION(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_QSPI_QSPI_DLL_VERSION_DQSDELAY_VERSION    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_QSPI_QSPI_DLL_VERSION_DQSDELAY_VERSION(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* SDMMC_SDMMC_SSAR  t_sz:2 ga:0, gw:192, ra:0, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_SSAR(target) __REG(target,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_SSAR_ADDR_OR_ARG2(x)  (x)
#define VTSS_M_SDMMC_SDMMC_SSAR_ADDR_OR_ARG2     0xffffffffU
#define VTSS_X_SDMMC_SDMMC_SSAR_ADDR_OR_ARG2(x)  (x)


/* SDMMC_SDMMC_BSBCR  t_sz:2 ga:0, gw:192, ra:1, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_BSBCR(target) __REG(target,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_BSBCR_BLKCNT(x)       VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SDMMC_SDMMC_BSBCR_BLKCNT          VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SDMMC_SDMMC_BSBCR_BLKCNT(x)       VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SDMMC_SDMMC_BSBCR_BOUNDARY(x)     VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_SDMMC_SDMMC_BSBCR_BOUNDARY        VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_SDMMC_SDMMC_BSBCR_BOUNDARY(x)     VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_SDMMC_SDMMC_BSBCR_BLKSIZE(x)      VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_SDMMC_SDMMC_BSBCR_BLKSIZE         VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_SDMMC_SDMMC_BSBCR_BLKSIZE(x)      VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* SDMMC_SDMMC_ARG1R  t_sz:2 ga:0, gw:192, ra:2, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_ARG1R(target) __REG(target,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_ARG1R_ARG1(x)         (x)
#define VTSS_M_SDMMC_SDMMC_ARG1R_ARG1            0xffffffffU
#define VTSS_X_SDMMC_SDMMC_ARG1R_ARG1(x)         (x)


/* SDMMC_SDMMC_TMCR  t_sz:2 ga:0, gw:192, ra:3, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_TMCR(target) __REG(target,0U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_TMCR_CMDIDX(x)        VTSS_ENCODE_BITFIELD(x,24U,6U)
#define VTSS_M_SDMMC_SDMMC_TMCR_CMDIDX           VTSS_ENCODE_BITMASK(24U,6U)
#define VTSS_X_SDMMC_SDMMC_TMCR_CMDIDX(x)        VTSS_EXTRACT_BITFIELD(x,24U,6U)

#define VTSS_F_SDMMC_SDMMC_TMCR_CMDTYP(x)        VTSS_ENCODE_BITFIELD(x,22U,2U)
#define VTSS_M_SDMMC_SDMMC_TMCR_CMDTYP           VTSS_ENCODE_BITMASK(22U,2U)
#define VTSS_X_SDMMC_SDMMC_TMCR_CMDTYP(x)        VTSS_EXTRACT_BITFIELD(x,22U,2U)

#define VTSS_F_SDMMC_SDMMC_TMCR_DPSEL(x)         VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_SDMMC_SDMMC_TMCR_DPSEL            VTSS_BIT(21U)
#define VTSS_X_SDMMC_SDMMC_TMCR_DPSEL(x)         VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_SDMMC_SDMMC_TMCR_CMDICEN(x)       VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_SDMMC_SDMMC_TMCR_CMDICEN          VTSS_BIT(20U)
#define VTSS_X_SDMMC_SDMMC_TMCR_CMDICEN(x)       VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_SDMMC_SDMMC_TMCR_CMDCCEN(x)       VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_SDMMC_SDMMC_TMCR_CMDCCEN          VTSS_BIT(19U)
#define VTSS_X_SDMMC_SDMMC_TMCR_CMDCCEN(x)       VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_SDMMC_SDMMC_TMCR_RESPTYP(x)       VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_SDMMC_SDMMC_TMCR_RESPTYP          VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_SDMMC_SDMMC_TMCR_RESPTYP(x)       VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_SDMMC_SDMMC_TMCR_MSBSEL(x)        VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDMMC_SDMMC_TMCR_MSBSEL           VTSS_BIT(5U)
#define VTSS_X_SDMMC_SDMMC_TMCR_MSBSEL(x)        VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDMMC_SDMMC_TMCR_DTDSEL(x)        VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDMMC_SDMMC_TMCR_DTDSEL           VTSS_BIT(4U)
#define VTSS_X_SDMMC_SDMMC_TMCR_DTDSEL(x)        VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDMMC_SDMMC_TMCR_ACMDEN(x)        VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_SDMMC_SDMMC_TMCR_ACMDEN           VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_SDMMC_SDMMC_TMCR_ACMDEN(x)        VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_SDMMC_SDMMC_TMCR_BCEN(x)          VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDMMC_SDMMC_TMCR_BCEN             VTSS_BIT(1U)
#define VTSS_X_SDMMC_SDMMC_TMCR_BCEN(x)          VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDMMC_SDMMC_TMCR_DMAEN(x)         VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDMMC_SDMMC_TMCR_DMAEN            VTSS_BIT(0U)
#define VTSS_X_SDMMC_SDMMC_TMCR_DMAEN(x)         VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDMMC_SDMMC_RR0  t_sz:2 ga:0, gw:192, ra:4, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_RR0(target) __REG(target,0U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_RR0_CMDRESP0(x)       (x)
#define VTSS_M_SDMMC_SDMMC_RR0_CMDRESP0          0xffffffffU
#define VTSS_X_SDMMC_SDMMC_RR0_CMDRESP0(x)       (x)


/* SDMMC_SDMMC_RR1  t_sz:2 ga:0, gw:192, ra:5, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_RR1(target) __REG(target,0U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_RR1_CMDRESP1(x)       (x)
#define VTSS_M_SDMMC_SDMMC_RR1_CMDRESP1          0xffffffffU
#define VTSS_X_SDMMC_SDMMC_RR1_CMDRESP1(x)       (x)


/* SDMMC_SDMMC_RR2  t_sz:2 ga:0, gw:192, ra:6, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_RR2(target) __REG(target,0U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_RR2_CMDRESP2(x)       (x)
#define VTSS_M_SDMMC_SDMMC_RR2_CMDRESP2          0xffffffffU
#define VTSS_X_SDMMC_SDMMC_RR2_CMDRESP2(x)       (x)


/* SDMMC_SDMMC_RR3  t_sz:2 ga:0, gw:192, ra:7, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_RR3(target) __REG(target,0U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_RR3_CMDRESP3(x)       (x)
#define VTSS_M_SDMMC_SDMMC_RR3_CMDRESP3          0xffffffffU
#define VTSS_X_SDMMC_SDMMC_RR3_CMDRESP3(x)       (x)


/* SDMMC_SDMMC_BDPR  t_sz:2 ga:0, gw:192, ra:8, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_BDPR(target) __REG(target,0U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_BDPR_BUFDATA(x)       (x)
#define VTSS_M_SDMMC_SDMMC_BDPR_BUFDATA          0xffffffffU
#define VTSS_X_SDMMC_SDMMC_BDPR_BUFDATA(x)       (x)


/* SDMMC_SDMMC_PSR  t_sz:2 ga:0, gw:192, ra:9, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_PSR(target) __REG(target,0U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_PSR_CMDLL(x)          VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_SDMMC_SDMMC_PSR_CMDLL             VTSS_BIT(24U)
#define VTSS_X_SDMMC_SDMMC_PSR_CMDLL(x)          VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_SDMMC_SDMMC_PSR_DATLL(x)          VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_SDMMC_SDMMC_PSR_DATLL             VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_SDMMC_SDMMC_PSR_DATLL(x)          VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_SDMMC_SDMMC_PSR_WRPPL(x)          VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_SDMMC_SDMMC_PSR_WRPPL             VTSS_BIT(19U)
#define VTSS_X_SDMMC_SDMMC_PSR_WRPPL(x)          VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_SDMMC_SDMMC_PSR_CARDDPL(x)        VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_SDMMC_SDMMC_PSR_CARDDPL           VTSS_BIT(18U)
#define VTSS_X_SDMMC_SDMMC_PSR_CARDDPL(x)        VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_SDMMC_SDMMC_PSR_CARDSS(x)         VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_SDMMC_SDMMC_PSR_CARDSS            VTSS_BIT(17U)
#define VTSS_X_SDMMC_SDMMC_PSR_CARDSS(x)         VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_SDMMC_SDMMC_PSR_CARDINS(x)        VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_SDMMC_SDMMC_PSR_CARDINS           VTSS_BIT(16U)
#define VTSS_X_SDMMC_SDMMC_PSR_CARDINS(x)        VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_SDMMC_SDMMC_PSR_BUFRDEN(x)        VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_SDMMC_SDMMC_PSR_BUFRDEN           VTSS_BIT(11U)
#define VTSS_X_SDMMC_SDMMC_PSR_BUFRDEN(x)        VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_SDMMC_SDMMC_PSR_BUFWREN(x)        VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_SDMMC_SDMMC_PSR_BUFWREN           VTSS_BIT(10U)
#define VTSS_X_SDMMC_SDMMC_PSR_BUFWREN(x)        VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_SDMMC_SDMMC_PSR_RTACT(x)          VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_SDMMC_SDMMC_PSR_RTACT             VTSS_BIT(9U)
#define VTSS_X_SDMMC_SDMMC_PSR_RTACT(x)          VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_SDMMC_SDMMC_PSR_WTACT(x)          VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_SDMMC_SDMMC_PSR_WTACT             VTSS_BIT(8U)
#define VTSS_X_SDMMC_SDMMC_PSR_WTACT(x)          VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_SDMMC_SDMMC_PSR_RTREQ(x)          VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDMMC_SDMMC_PSR_RTREQ             VTSS_BIT(3U)
#define VTSS_X_SDMMC_SDMMC_PSR_RTREQ(x)          VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDMMC_SDMMC_PSR_DLACT(x)          VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDMMC_SDMMC_PSR_DLACT             VTSS_BIT(2U)
#define VTSS_X_SDMMC_SDMMC_PSR_DLACT(x)          VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDMMC_SDMMC_PSR_CMDINHD(x)        VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDMMC_SDMMC_PSR_CMDINHD           VTSS_BIT(1U)
#define VTSS_X_SDMMC_SDMMC_PSR_CMDINHD(x)        VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDMMC_SDMMC_PSR_CMDINHC(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDMMC_SDMMC_PSR_CMDINHC           VTSS_BIT(0U)
#define VTSS_X_SDMMC_SDMMC_PSR_CMDINHC(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDMMC_SDMMC_HC1R  t_sz:2 ga:0, gw:192, ra:10, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_HC1R(target) __REG(target,0U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_HC1R_WKENCREM(x)      VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_SDMMC_SDMMC_HC1R_WKENCREM         VTSS_BIT(26U)
#define VTSS_X_SDMMC_SDMMC_HC1R_WKENCREM(x)      VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_SDMMC_SDMMC_HC1R_WKENCINS(x)      VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_SDMMC_SDMMC_HC1R_WKENCINS         VTSS_BIT(25U)
#define VTSS_X_SDMMC_SDMMC_HC1R_WKENCINS(x)      VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_SDMMC_SDMMC_HC1R_WKENCINT(x)      VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_SDMMC_SDMMC_HC1R_WKENCINT         VTSS_BIT(24U)
#define VTSS_X_SDMMC_SDMMC_HC1R_WKENCINT(x)      VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_SDMMC_SDMMC_HC1R_INTBG(x)         VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_SDMMC_SDMMC_HC1R_INTBG            VTSS_BIT(19U)
#define VTSS_X_SDMMC_SDMMC_HC1R_INTBG(x)         VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_SDMMC_SDMMC_HC1R_RWCTRL(x)        VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_SDMMC_SDMMC_HC1R_RWCTRL           VTSS_BIT(18U)
#define VTSS_X_SDMMC_SDMMC_HC1R_RWCTRL(x)        VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_SDMMC_SDMMC_HC1R_CONTR(x)         VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_SDMMC_SDMMC_HC1R_CONTR            VTSS_BIT(17U)
#define VTSS_X_SDMMC_SDMMC_HC1R_CONTR(x)         VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_SDMMC_SDMMC_HC1R_STPBGR(x)        VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_SDMMC_SDMMC_HC1R_STPBGR           VTSS_BIT(16U)
#define VTSS_X_SDMMC_SDMMC_HC1R_STPBGR(x)        VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_SDMMC_SDMMC_HC1R_SDBVSEL(x)       VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_SDMMC_SDMMC_HC1R_SDBVSEL          VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_SDMMC_SDMMC_HC1R_SDBVSEL(x)       VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_SDMMC_SDMMC_HC1R_SDBPWR(x)        VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_SDMMC_SDMMC_HC1R_SDBPWR           VTSS_BIT(8U)
#define VTSS_X_SDMMC_SDMMC_HC1R_SDBPWR(x)        VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_SDMMC_SDMMC_HC1R_CARDDSEL(x)      VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SDMMC_SDMMC_HC1R_CARDDSEL         VTSS_BIT(7U)
#define VTSS_X_SDMMC_SDMMC_HC1R_CARDDSEL(x)      VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SDMMC_SDMMC_HC1R_CARDDTL(x)       VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDMMC_SDMMC_HC1R_CARDDTL          VTSS_BIT(6U)
#define VTSS_X_SDMMC_SDMMC_HC1R_CARDDTL(x)       VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDMMC_SDMMC_HC1R_EXTDW(x)         VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDMMC_SDMMC_HC1R_EXTDW            VTSS_BIT(5U)
#define VTSS_X_SDMMC_SDMMC_HC1R_EXTDW(x)         VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDMMC_SDMMC_HC1R_DMASEL(x)        VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_SDMMC_SDMMC_HC1R_DMASEL           VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_SDMMC_SDMMC_HC1R_DMASEL(x)        VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_SDMMC_SDMMC_HC1R_HSEN(x)          VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDMMC_SDMMC_HC1R_HSEN             VTSS_BIT(2U)
#define VTSS_X_SDMMC_SDMMC_HC1R_HSEN(x)          VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDMMC_SDMMC_HC1R_DW(x)            VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDMMC_SDMMC_HC1R_DW               VTSS_BIT(1U)
#define VTSS_X_SDMMC_SDMMC_HC1R_DW(x)            VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDMMC_SDMMC_HC1R_LEDCTRL(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDMMC_SDMMC_HC1R_LEDCTRL          VTSS_BIT(0U)
#define VTSS_X_SDMMC_SDMMC_HC1R_LEDCTRL(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDMMC_SDMMC_CTSR  t_sz:2 ga:0, gw:192, ra:11, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_CTSR(target) __REG(target,0U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_CTSR_SWRSTDAT(x)      VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_SDMMC_SDMMC_CTSR_SWRSTDAT         VTSS_BIT(26U)
#define VTSS_X_SDMMC_SDMMC_CTSR_SWRSTDAT(x)      VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_SDMMC_SDMMC_CTSR_SWRSTCMD(x)      VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_SDMMC_SDMMC_CTSR_SWRSTCMD         VTSS_BIT(25U)
#define VTSS_X_SDMMC_SDMMC_CTSR_SWRSTCMD(x)      VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_SDMMC_SDMMC_CTSR_SWRSTALL(x)      VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_SDMMC_SDMMC_CTSR_SWRSTALL         VTSS_BIT(24U)
#define VTSS_X_SDMMC_SDMMC_CTSR_SWRSTALL(x)      VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_SDMMC_SDMMC_CTSR_DTCVAL(x)        VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_SDMMC_SDMMC_CTSR_DTCVAL           VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_SDMMC_SDMMC_CTSR_DTCVAL(x)        VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_SDMMC_SDMMC_CTSR_SDCLKFSEL(x)     VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDMMC_SDMMC_CTSR_SDCLKFSEL        VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDMMC_SDMMC_CTSR_SDCLKFSEL(x)     VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDMMC_SDMMC_CTSR_USDCLKFSEL(x)    VTSS_ENCODE_BITFIELD(x,6U,2U)
#define VTSS_M_SDMMC_SDMMC_CTSR_USDCLKFSEL       VTSS_ENCODE_BITMASK(6U,2U)
#define VTSS_X_SDMMC_SDMMC_CTSR_USDCLKFSEL(x)    VTSS_EXTRACT_BITFIELD(x,6U,2U)

#define VTSS_F_SDMMC_SDMMC_CTSR_CLKGSEL(x)       VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDMMC_SDMMC_CTSR_CLKGSEL          VTSS_BIT(5U)
#define VTSS_X_SDMMC_SDMMC_CTSR_CLKGSEL(x)       VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDMMC_SDMMC_CTSR_SDCLKEN(x)       VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDMMC_SDMMC_CTSR_SDCLKEN          VTSS_BIT(2U)
#define VTSS_X_SDMMC_SDMMC_CTSR_SDCLKEN(x)       VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDMMC_SDMMC_CTSR_INTCLKS(x)       VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDMMC_SDMMC_CTSR_INTCLKS          VTSS_BIT(1U)
#define VTSS_X_SDMMC_SDMMC_CTSR_INTCLKS(x)       VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDMMC_SDMMC_CTSR_INTCLKEN(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDMMC_SDMMC_CTSR_INTCLKEN         VTSS_BIT(0U)
#define VTSS_X_SDMMC_SDMMC_CTSR_INTCLKEN(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDMMC_SDMMC_NIEI_STR  t_sz:2 ga:0, gw:192, ra:12, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_NIEI_STR(target) __REG(target,0U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STR_BOOTAE(x)    VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STR_BOOTAE       VTSS_BIT(28U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STR_BOOTAE(x)    VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STR_ADMA(x)      VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STR_ADMA         VTSS_BIT(25U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STR_ADMA(x)      VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STR_ACMD(x)      VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STR_ACMD         VTSS_BIT(24U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STR_ACMD(x)      VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STR_CURLIM(x)    VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STR_CURLIM       VTSS_BIT(23U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STR_CURLIM(x)    VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STR_DATEND(x)    VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STR_DATEND       VTSS_BIT(22U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STR_DATEND(x)    VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STR_DATCRC(x)    VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STR_DATCRC       VTSS_BIT(21U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STR_DATCRC(x)    VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STR_DATTEO(x)    VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STR_DATTEO       VTSS_BIT(20U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STR_DATTEO(x)    VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STR_CMDIDXE(x)   VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STR_CMDIDXE      VTSS_BIT(19U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STR_CMDIDXE(x)   VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STR_CMDEND(x)    VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STR_CMDEND       VTSS_BIT(18U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STR_CMDEND(x)    VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STR_CMDCRC(x)    VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STR_CMDCRC       VTSS_BIT(17U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STR_CMDCRC(x)    VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STR_CMDTEO(x)    VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STR_CMDTEO       VTSS_BIT(16U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STR_CMDTEO(x)    VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STR_ERRINT(x)    VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STR_ERRINT       VTSS_BIT(15U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STR_ERRINT(x)    VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STR_BOOTAR(x)    VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STR_BOOTAR       VTSS_BIT(14U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STR_BOOTAR(x)    VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STR_INTC(x)      VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STR_INTC         VTSS_BIT(11U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STR_INTC(x)      VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STR_INTB(x)      VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STR_INTB         VTSS_BIT(10U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STR_INTB(x)      VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STR_INTA(x)      VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STR_INTA         VTSS_BIT(9U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STR_INTA(x)      VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STR_CINT(x)      VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STR_CINT         VTSS_BIT(8U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STR_CINT(x)      VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STR_CREM(x)      VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STR_CREM         VTSS_BIT(7U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STR_CREM(x)      VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STR_CINS(x)      VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STR_CINS         VTSS_BIT(6U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STR_CINS(x)      VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STR_BRDRDY(x)    VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STR_BRDRDY       VTSS_BIT(5U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STR_BRDRDY(x)    VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STR_BWRRDY(x)    VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STR_BWRRDY       VTSS_BIT(4U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STR_BWRRDY(x)    VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STR_DMAINT(x)    VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STR_DMAINT       VTSS_BIT(3U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STR_DMAINT(x)    VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STR_BLKGE(x)     VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STR_BLKGE        VTSS_BIT(2U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STR_BLKGE(x)     VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STR_TRFC(x)      VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STR_TRFC         VTSS_BIT(1U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STR_TRFC(x)      VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STR_CMDC(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STR_CMDC         VTSS_BIT(0U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STR_CMDC(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDMMC_SDMMC_NIEI_STER  t_sz:2 ga:0, gw:192, ra:13, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_NIEI_STER(target) __REG(target,0U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STER_BOOTAE_STA_EN(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STER_BOOTAE_STA_EN    VTSS_BIT(28U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STER_BOOTAE_STA_EN(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STER_ADMA_STA_EN(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STER_ADMA_STA_EN    VTSS_BIT(25U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STER_ADMA_STA_EN(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STER_ACMD_STA_EN(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STER_ACMD_STA_EN    VTSS_BIT(24U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STER_ACMD_STA_EN(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STER_CURLIM_STA_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STER_CURLIM_STA_EN    VTSS_BIT(23U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STER_CURLIM_STA_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STER_DATEND_STA_EN(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STER_DATEND_STA_EN    VTSS_BIT(22U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STER_DATEND_STA_EN(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STER_DATCRC_STA_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STER_DATCRC_STA_EN    VTSS_BIT(21U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STER_DATCRC_STA_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STER_DATTEO_STA_EN(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STER_DATTEO_STA_EN    VTSS_BIT(20U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STER_DATTEO_STA_EN(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STER_CMDIDXE_STA_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STER_CMDIDXE_STA_EN    VTSS_BIT(19U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STER_CMDIDXE_STA_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STER_CMDEND_STA_EN(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STER_CMDEND_STA_EN    VTSS_BIT(18U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STER_CMDEND_STA_EN(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STER_CMDCRC_STA_EN(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STER_CMDCRC_STA_EN    VTSS_BIT(17U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STER_CMDCRC_STA_EN(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STER_CMDTEO_STA_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STER_CMDTEO_STA_EN    VTSS_BIT(16U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STER_CMDTEO_STA_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STER_BOOTAR_STA_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STER_BOOTAR_STA_EN    VTSS_BIT(14U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STER_BOOTAR_STA_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STER_INTC_STA_EN(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STER_INTC_STA_EN    VTSS_BIT(11U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STER_INTC_STA_EN(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STER_INTB_STA_EN(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STER_INTB_STA_EN    VTSS_BIT(10U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STER_INTB_STA_EN(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STER_INTA_STA_EN(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STER_INTA_STA_EN    VTSS_BIT(9U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STER_INTA_STA_EN(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STER_CINT_STA_EN(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STER_CINT_STA_EN    VTSS_BIT(8U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STER_CINT_STA_EN(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STER_CREM_STA_EN(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STER_CREM_STA_EN    VTSS_BIT(7U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STER_CREM_STA_EN(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STER_CINS_STA_EN(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STER_CINS_STA_EN    VTSS_BIT(6U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STER_CINS_STA_EN(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STER_BRDRDY_STA_EN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STER_BRDRDY_STA_EN    VTSS_BIT(5U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STER_BRDRDY_STA_EN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STER_BWRRDY_STA_EN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STER_BWRRDY_STA_EN    VTSS_BIT(4U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STER_BWRRDY_STA_EN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STER_DMAINT_STA_EN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STER_DMAINT_STA_EN    VTSS_BIT(3U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STER_DMAINT_STA_EN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STER_BLKGE_STA_EN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STER_BLKGE_STA_EN    VTSS_BIT(2U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STER_BLKGE_STA_EN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STER_TRFC_STA_EN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STER_TRFC_STA_EN    VTSS_BIT(1U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STER_TRFC_STA_EN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_STER_CMDC_STA_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_STER_CMDC_STA_EN    VTSS_BIT(0U)
#define VTSS_X_SDMMC_SDMMC_NIEI_STER_CMDC_STA_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDMMC_SDMMC_NIEI_SIGER  t_sz:2 ga:0, gw:192, ra:14, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_NIEI_SIGER(target) __REG(target,0U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_SIGER_BOOTAE_SIG_EN(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_SIGER_BOOTAE_SIG_EN    VTSS_BIT(28U)
#define VTSS_X_SDMMC_SDMMC_NIEI_SIGER_BOOTAE_SIG_EN(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_SIGER_ADMA_SIG_EN(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_SIGER_ADMA_SIG_EN    VTSS_BIT(25U)
#define VTSS_X_SDMMC_SDMMC_NIEI_SIGER_ADMA_SIG_EN(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_SIGER_ACMD_SIG_EN(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_SIGER_ACMD_SIG_EN    VTSS_BIT(24U)
#define VTSS_X_SDMMC_SDMMC_NIEI_SIGER_ACMD_SIG_EN(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_SIGER_CURLIM_SIG_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_SIGER_CURLIM_SIG_EN    VTSS_BIT(23U)
#define VTSS_X_SDMMC_SDMMC_NIEI_SIGER_CURLIM_SIG_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_SIGER_DATEND_SIG_EN(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_SIGER_DATEND_SIG_EN    VTSS_BIT(22U)
#define VTSS_X_SDMMC_SDMMC_NIEI_SIGER_DATEND_SIG_EN(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_SIGER_DATCRC_SIG_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_SIGER_DATCRC_SIG_EN    VTSS_BIT(21U)
#define VTSS_X_SDMMC_SDMMC_NIEI_SIGER_DATCRC_SIG_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_SIGER_DATTEO_SIG_EN(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_SIGER_DATTEO_SIG_EN    VTSS_BIT(20U)
#define VTSS_X_SDMMC_SDMMC_NIEI_SIGER_DATTEO_SIG_EN(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_SIGER_CMDIDXE_SIG_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_SIGER_CMDIDXE_SIG_EN    VTSS_BIT(19U)
#define VTSS_X_SDMMC_SDMMC_NIEI_SIGER_CMDIDXE_SIG_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_SIGER_CMDEND_SIG_EN(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_SIGER_CMDEND_SIG_EN    VTSS_BIT(18U)
#define VTSS_X_SDMMC_SDMMC_NIEI_SIGER_CMDEND_SIG_EN(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_SIGER_CMDCRC_SIG_EN(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_SIGER_CMDCRC_SIG_EN    VTSS_BIT(17U)
#define VTSS_X_SDMMC_SDMMC_NIEI_SIGER_CMDCRC_SIG_EN(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_SIGER_CMDTEO_SIG_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_SIGER_CMDTEO_SIG_EN    VTSS_BIT(16U)
#define VTSS_X_SDMMC_SDMMC_NIEI_SIGER_CMDTEO_SIG_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_SIGER_BOOTAR_SIG_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_SIGER_BOOTAR_SIG_EN    VTSS_BIT(14U)
#define VTSS_X_SDMMC_SDMMC_NIEI_SIGER_BOOTAR_SIG_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_SIGER_INTC_SIG_EN(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_SIGER_INTC_SIG_EN    VTSS_BIT(11U)
#define VTSS_X_SDMMC_SDMMC_NIEI_SIGER_INTC_SIG_EN(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_SIGER_INTB_SIG_EN(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_SIGER_INTB_SIG_EN    VTSS_BIT(10U)
#define VTSS_X_SDMMC_SDMMC_NIEI_SIGER_INTB_SIG_EN(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_SIGER_INTA_SIG_EN(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_SIGER_INTA_SIG_EN    VTSS_BIT(9U)
#define VTSS_X_SDMMC_SDMMC_NIEI_SIGER_INTA_SIG_EN(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_SIGER_CINT_SIG_EN(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_SIGER_CINT_SIG_EN    VTSS_BIT(8U)
#define VTSS_X_SDMMC_SDMMC_NIEI_SIGER_CINT_SIG_EN(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_SIGER_CREM_SIG_EN(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_SIGER_CREM_SIG_EN    VTSS_BIT(7U)
#define VTSS_X_SDMMC_SDMMC_NIEI_SIGER_CREM_SIG_EN(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_SIGER_CINS_SIG_EN(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_SIGER_CINS_SIG_EN    VTSS_BIT(6U)
#define VTSS_X_SDMMC_SDMMC_NIEI_SIGER_CINS_SIG_EN(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_SIGER_BRDRDY_SIG_EN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_SIGER_BRDRDY_SIG_EN    VTSS_BIT(5U)
#define VTSS_X_SDMMC_SDMMC_NIEI_SIGER_BRDRDY_SIG_EN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_SIGER_BWRRDY_SIG_EN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_SIGER_BWRRDY_SIG_EN    VTSS_BIT(4U)
#define VTSS_X_SDMMC_SDMMC_NIEI_SIGER_BWRRDY_SIG_EN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_SIGER_DMAINT_SIG_EN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_SIGER_DMAINT_SIG_EN    VTSS_BIT(3U)
#define VTSS_X_SDMMC_SDMMC_NIEI_SIGER_DMAINT_SIG_EN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_SIGER_BLKGE_SIG_EN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_SIGER_BLKGE_SIG_EN    VTSS_BIT(2U)
#define VTSS_X_SDMMC_SDMMC_NIEI_SIGER_BLKGE_SIG_EN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_SIGER_TRFC_SIG_EN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_SIGER_TRFC_SIG_EN    VTSS_BIT(1U)
#define VTSS_X_SDMMC_SDMMC_NIEI_SIGER_TRFC_SIG_EN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDMMC_SDMMC_NIEI_SIGER_CMDC_SIG_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDMMC_SDMMC_NIEI_SIGER_CMDC_SIG_EN    VTSS_BIT(0U)
#define VTSS_X_SDMMC_SDMMC_NIEI_SIGER_CMDC_SIG_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDMMC_SDMMC_ACESR_HC2R  t_sz:2 ga:0, gw:192, ra:15, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_ACESR_HC2R(target) __REG(target,0U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_ACESR_HC2R_PVALEN(x)  VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_SDMMC_SDMMC_ACESR_HC2R_PVALEN     VTSS_BIT(31U)
#define VTSS_X_SDMMC_SDMMC_ACESR_HC2R_PVALEN(x)  VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_SDMMC_SDMMC_ACESR_HC2R_ASINTEN(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_SDMMC_SDMMC_ACESR_HC2R_ASINTEN    VTSS_BIT(30U)
#define VTSS_X_SDMMC_SDMMC_ACESR_HC2R_ASINTEN(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_SDMMC_SDMMC_ACESR_HC2R_SCLKSEL(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_SDMMC_SDMMC_ACESR_HC2R_SCLKSEL    VTSS_BIT(23U)
#define VTSS_X_SDMMC_SDMMC_ACESR_HC2R_SCLKSEL(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_SDMMC_SDMMC_ACESR_HC2R_EXTUN(x)   VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_SDMMC_SDMMC_ACESR_HC2R_EXTUN      VTSS_BIT(22U)
#define VTSS_X_SDMMC_SDMMC_ACESR_HC2R_EXTUN(x)   VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_SDMMC_SDMMC_ACESR_HC2R_DRVSEL(x)  VTSS_ENCODE_BITFIELD(x,20U,2U)
#define VTSS_M_SDMMC_SDMMC_ACESR_HC2R_DRVSEL     VTSS_ENCODE_BITMASK(20U,2U)
#define VTSS_X_SDMMC_SDMMC_ACESR_HC2R_DRVSEL(x)  VTSS_EXTRACT_BITFIELD(x,20U,2U)

#define VTSS_F_SDMMC_SDMMC_ACESR_HC2R_VS18EN(x)  VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_SDMMC_SDMMC_ACESR_HC2R_VS18EN     VTSS_BIT(19U)
#define VTSS_X_SDMMC_SDMMC_ACESR_HC2R_VS18EN(x)  VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_SDMMC_SDMMC_ACESR_HC2R_UHSMS(x)   VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_SDMMC_SDMMC_ACESR_HC2R_UHSMS      VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_SDMMC_SDMMC_ACESR_HC2R_UHSMS(x)   VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_SDMMC_SDMMC_ACESR_HC2R_CMDNI(x)   VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SDMMC_SDMMC_ACESR_HC2R_CMDNI      VTSS_BIT(7U)
#define VTSS_X_SDMMC_SDMMC_ACESR_HC2R_CMDNI(x)   VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SDMMC_SDMMC_ACESR_HC2R_ACMDIDX(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDMMC_SDMMC_ACESR_HC2R_ACMDIDX    VTSS_BIT(4U)
#define VTSS_X_SDMMC_SDMMC_ACESR_HC2R_ACMDIDX(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDMMC_SDMMC_ACESR_HC2R_ACMDEND(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDMMC_SDMMC_ACESR_HC2R_ACMDEND    VTSS_BIT(3U)
#define VTSS_X_SDMMC_SDMMC_ACESR_HC2R_ACMDEND(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDMMC_SDMMC_ACESR_HC2R_ACMDCRC(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDMMC_SDMMC_ACESR_HC2R_ACMDCRC    VTSS_BIT(2U)
#define VTSS_X_SDMMC_SDMMC_ACESR_HC2R_ACMDCRC(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDMMC_SDMMC_ACESR_HC2R_ACMDTEO(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDMMC_SDMMC_ACESR_HC2R_ACMDTEO    VTSS_BIT(1U)
#define VTSS_X_SDMMC_SDMMC_ACESR_HC2R_ACMDTEO(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDMMC_SDMMC_ACESR_HC2R_ACMD12NE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDMMC_SDMMC_ACESR_HC2R_ACMD12NE    VTSS_BIT(0U)
#define VTSS_X_SDMMC_SDMMC_ACESR_HC2R_ACMD12NE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDMMC_SDMMC_CA0R  t_sz:2 ga:0, gw:192, ra:16, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_CA0R(target) __REG(target,0U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_CA0R_SLTYPE(x)        VTSS_ENCODE_BITFIELD(x,30U,2U)
#define VTSS_M_SDMMC_SDMMC_CA0R_SLTYPE           VTSS_ENCODE_BITMASK(30U,2U)
#define VTSS_X_SDMMC_SDMMC_CA0R_SLTYPE(x)        VTSS_EXTRACT_BITFIELD(x,30U,2U)

#define VTSS_F_SDMMC_SDMMC_CA0R_ASINTSUP(x)      VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_SDMMC_SDMMC_CA0R_ASINTSUP         VTSS_BIT(29U)
#define VTSS_X_SDMMC_SDMMC_CA0R_ASINTSUP(x)      VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_SDMMC_SDMMC_CA0R_SB64SUP(x)       VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_SDMMC_SDMMC_CA0R_SB64SUP          VTSS_BIT(28U)
#define VTSS_X_SDMMC_SDMMC_CA0R_SB64SUP(x)       VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_SDMMC_SDMMC_CA0R_V18VSUP(x)       VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_SDMMC_SDMMC_CA0R_V18VSUP          VTSS_BIT(26U)
#define VTSS_X_SDMMC_SDMMC_CA0R_V18VSUP(x)       VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_SDMMC_SDMMC_CA0R_V30VSUP(x)       VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_SDMMC_SDMMC_CA0R_V30VSUP          VTSS_BIT(25U)
#define VTSS_X_SDMMC_SDMMC_CA0R_V30VSUP(x)       VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_SDMMC_SDMMC_CA0R_V33VSUP(x)       VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_SDMMC_SDMMC_CA0R_V33VSUP          VTSS_BIT(24U)
#define VTSS_X_SDMMC_SDMMC_CA0R_V33VSUP(x)       VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_SDMMC_SDMMC_CA0R_SRSUP(x)         VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_SDMMC_SDMMC_CA0R_SRSUP            VTSS_BIT(23U)
#define VTSS_X_SDMMC_SDMMC_CA0R_SRSUP(x)         VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_SDMMC_SDMMC_CA0R_SDMASUP(x)       VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_SDMMC_SDMMC_CA0R_SDMASUP          VTSS_BIT(22U)
#define VTSS_X_SDMMC_SDMMC_CA0R_SDMASUP(x)       VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_SDMMC_SDMMC_CA0R_HSSUP(x)         VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_SDMMC_SDMMC_CA0R_HSSUP            VTSS_BIT(21U)
#define VTSS_X_SDMMC_SDMMC_CA0R_HSSUP(x)         VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_SDMMC_SDMMC_CA0R_ADMA2SUP(x)      VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_SDMMC_SDMMC_CA0R_ADMA2SUP         VTSS_BIT(19U)
#define VTSS_X_SDMMC_SDMMC_CA0R_ADMA2SUP(x)      VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_SDMMC_SDMMC_CA0R_ED8SUP(x)        VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_SDMMC_SDMMC_CA0R_ED8SUP           VTSS_BIT(18U)
#define VTSS_X_SDMMC_SDMMC_CA0R_ED8SUP(x)        VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_SDMMC_SDMMC_CA0R_MAXBLKL(x)       VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_SDMMC_SDMMC_CA0R_MAXBLKL          VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_SDMMC_SDMMC_CA0R_MAXBLKL(x)       VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_SDMMC_SDMMC_CA0R_BASECLKF(x)      VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDMMC_SDMMC_CA0R_BASECLKF         VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDMMC_SDMMC_CA0R_BASECLKF(x)      VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDMMC_SDMMC_CA0R_TEOCLKU(x)       VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SDMMC_SDMMC_CA0R_TEOCLKU          VTSS_BIT(7U)
#define VTSS_X_SDMMC_SDMMC_CA0R_TEOCLKU(x)       VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SDMMC_SDMMC_CA0R_TEOCLKF(x)       VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDMMC_SDMMC_CA0R_TEOCLKF          VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDMMC_SDMMC_CA0R_TEOCLKF(x)       VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDMMC_SDMMC_CA1R  t_sz:2 ga:0, gw:192, ra:17, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_CA1R(target) __REG(target,0U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_CA1R_CLKMULT(x)       VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDMMC_SDMMC_CA1R_CLKMULT          VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDMMC_SDMMC_CA1R_CLKMULT(x)       VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDMMC_SDMMC_CA1R_RTMOD(x)         VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_SDMMC_SDMMC_CA1R_RTMOD            VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_SDMMC_SDMMC_CA1R_RTMOD(x)         VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_SDMMC_SDMMC_CA1R_TSDR50(x)        VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_SDMMC_SDMMC_CA1R_TSDR50           VTSS_BIT(13U)
#define VTSS_X_SDMMC_SDMMC_CA1R_TSDR50(x)        VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_SDMMC_SDMMC_CA1R_TCNTRT(x)        VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_SDMMC_SDMMC_CA1R_TCNTRT           VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_SDMMC_SDMMC_CA1R_TCNTRT(x)        VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_SDMMC_SDMMC_CA1R_DRVDSUP(x)       VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDMMC_SDMMC_CA1R_DRVDSUP          VTSS_BIT(6U)
#define VTSS_X_SDMMC_SDMMC_CA1R_DRVDSUP(x)       VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDMMC_SDMMC_CA1R_DRVCSUP(x)       VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDMMC_SDMMC_CA1R_DRVCSUP          VTSS_BIT(5U)
#define VTSS_X_SDMMC_SDMMC_CA1R_DRVCSUP(x)       VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDMMC_SDMMC_CA1R_DRVASUP(x)       VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDMMC_SDMMC_CA1R_DRVASUP          VTSS_BIT(4U)
#define VTSS_X_SDMMC_SDMMC_CA1R_DRVASUP(x)       VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDMMC_SDMMC_CA1R_DDR50SUP(x)      VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDMMC_SDMMC_CA1R_DDR50SUP         VTSS_BIT(2U)
#define VTSS_X_SDMMC_SDMMC_CA1R_DDR50SUP(x)      VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDMMC_SDMMC_CA1R_SDR104SUP(x)     VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDMMC_SDMMC_CA1R_SDR104SUP        VTSS_BIT(1U)
#define VTSS_X_SDMMC_SDMMC_CA1R_SDR104SUP(x)     VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDMMC_SDMMC_CA1R_SDR50SUP(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDMMC_SDMMC_CA1R_SDR50SUP         VTSS_BIT(0U)
#define VTSS_X_SDMMC_SDMMC_CA1R_SDR50SUP(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDMMC_SDMMC_MCCAR  t_sz:2 ga:0, gw:192, ra:18, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_MCCAR(target) __REG(target,0U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_MCCAR_MAXCUR18V(x)    VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDMMC_SDMMC_MCCAR_MAXCUR18V       VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDMMC_SDMMC_MCCAR_MAXCUR18V(x)    VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDMMC_SDMMC_MCCAR_MAXCUR30V(x)    VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDMMC_SDMMC_MCCAR_MAXCUR30V       VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDMMC_SDMMC_MCCAR_MAXCUR30V(x)    VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDMMC_SDMMC_MCCAR_MAXCUR33V(x)    VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDMMC_SDMMC_MCCAR_MAXCUR33V       VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDMMC_SDMMC_MCCAR_MAXCUR33V(x)    VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDMMC_SDMMC_FCES_FEIS  t_sz:2 ga:0, gw:192, ra:20, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_FCES_FEIS(target) __REG(target,0U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_FCES_FEIS_FE_BOOTAE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_SDMMC_SDMMC_FCES_FEIS_FE_BOOTAE    VTSS_BIT(28U)
#define VTSS_X_SDMMC_SDMMC_FCES_FEIS_FE_BOOTAE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_SDMMC_SDMMC_FCES_FEIS_FE_ADMA(x)  VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_SDMMC_SDMMC_FCES_FEIS_FE_ADMA     VTSS_BIT(25U)
#define VTSS_X_SDMMC_SDMMC_FCES_FEIS_FE_ADMA(x)  VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_SDMMC_SDMMC_FCES_FEIS_FE_ACMD(x)  VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_SDMMC_SDMMC_FCES_FEIS_FE_ACMD     VTSS_BIT(24U)
#define VTSS_X_SDMMC_SDMMC_FCES_FEIS_FE_ACMD(x)  VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_SDMMC_SDMMC_FCES_FEIS_FE_CURLIM(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_SDMMC_SDMMC_FCES_FEIS_FE_CURLIM    VTSS_BIT(23U)
#define VTSS_X_SDMMC_SDMMC_FCES_FEIS_FE_CURLIM(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_SDMMC_SDMMC_FCES_FEIS_FE_DATEND(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_SDMMC_SDMMC_FCES_FEIS_FE_DATEND    VTSS_BIT(22U)
#define VTSS_X_SDMMC_SDMMC_FCES_FEIS_FE_DATEND(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_SDMMC_SDMMC_FCES_FEIS_FE_DATCRC(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_SDMMC_SDMMC_FCES_FEIS_FE_DATCRC    VTSS_BIT(21U)
#define VTSS_X_SDMMC_SDMMC_FCES_FEIS_FE_DATCRC(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_SDMMC_SDMMC_FCES_FEIS_FE_DATTEO(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_SDMMC_SDMMC_FCES_FEIS_FE_DATTEO    VTSS_BIT(20U)
#define VTSS_X_SDMMC_SDMMC_FCES_FEIS_FE_DATTEO(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_SDMMC_SDMMC_FCES_FEIS_FE_CMDIDX(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_SDMMC_SDMMC_FCES_FEIS_FE_CMDIDX    VTSS_BIT(19U)
#define VTSS_X_SDMMC_SDMMC_FCES_FEIS_FE_CMDIDX(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_SDMMC_SDMMC_FCES_FEIS_FE_CMDEND(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_SDMMC_SDMMC_FCES_FEIS_FE_CMDEND    VTSS_BIT(18U)
#define VTSS_X_SDMMC_SDMMC_FCES_FEIS_FE_CMDEND(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_SDMMC_SDMMC_FCES_FEIS_FE_CMDCRC(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_SDMMC_SDMMC_FCES_FEIS_FE_CMDCRC    VTSS_BIT(17U)
#define VTSS_X_SDMMC_SDMMC_FCES_FEIS_FE_CMDCRC(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_SDMMC_SDMMC_FCES_FEIS_FE_CMDTEO(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_SDMMC_SDMMC_FCES_FEIS_FE_CMDTEO    VTSS_BIT(16U)
#define VTSS_X_SDMMC_SDMMC_FCES_FEIS_FE_CMDTEO(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_SDMMC_SDMMC_FCES_FEIS_FE_CMDNI(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SDMMC_SDMMC_FCES_FEIS_FE_CMDNI    VTSS_BIT(7U)
#define VTSS_X_SDMMC_SDMMC_FCES_FEIS_FE_CMDNI(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SDMMC_SDMMC_FCES_FEIS_FE_ACMDIDX(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDMMC_SDMMC_FCES_FEIS_FE_ACMDIDX    VTSS_BIT(4U)
#define VTSS_X_SDMMC_SDMMC_FCES_FEIS_FE_ACMDIDX(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDMMC_SDMMC_FCES_FEIS_FE_ACMDEND(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDMMC_SDMMC_FCES_FEIS_FE_ACMDEND    VTSS_BIT(3U)
#define VTSS_X_SDMMC_SDMMC_FCES_FEIS_FE_ACMDEND(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDMMC_SDMMC_FCES_FEIS_FE_ACMDCRC(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDMMC_SDMMC_FCES_FEIS_FE_ACMDCRC    VTSS_BIT(2U)
#define VTSS_X_SDMMC_SDMMC_FCES_FEIS_FE_ACMDCRC(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDMMC_SDMMC_FCES_FEIS_FE_ACMDTEO(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDMMC_SDMMC_FCES_FEIS_FE_ACMDTEO    VTSS_BIT(1U)
#define VTSS_X_SDMMC_SDMMC_FCES_FEIS_FE_ACMDTEO(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDMMC_SDMMC_FCES_FEIS_FE_ACMD12NE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDMMC_SDMMC_FCES_FEIS_FE_ACMD12NE    VTSS_BIT(0U)
#define VTSS_X_SDMMC_SDMMC_FCES_FEIS_FE_ACMD12NE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDMMC_SDMMC_AESR  t_sz:2 ga:0, gw:192, ra:21, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_AESR(target) __REG(target,0U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_AESR_LMIS(x)          VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDMMC_SDMMC_AESR_LMIS             VTSS_BIT(2U)
#define VTSS_X_SDMMC_SDMMC_AESR_LMIS(x)          VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDMMC_SDMMC_AESR_ERRST(x)         VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDMMC_SDMMC_AESR_ERRST            VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDMMC_SDMMC_AESR_ERRST(x)         VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDMMC_SDMMC_ASAR0  t_sz:2 ga:0, gw:192, ra:22, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_ASAR0(target) __REG(target,0U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_ASAR0_ADMASA0(x)      (x)
#define VTSS_M_SDMMC_SDMMC_ASAR0_ADMASA0         0xffffffffU
#define VTSS_X_SDMMC_SDMMC_ASAR0_ADMASA0(x)      (x)


/* SDMMC_SDMMC_ASAR1  t_sz:2 ga:0, gw:192, ra:23, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_ASAR1(target) __REG(target,0U,0U,0U,0U,23U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_ASAR1_ADMASA1(x)      (x)
#define VTSS_M_SDMMC_SDMMC_ASAR1_ADMASA1         0xffffffffU
#define VTSS_X_SDMMC_SDMMC_ASAR1_ADMASA1(x)      (x)


/* SDMMC_SDMMC_PVR01  t_sz:2 ga:0, gw:192, ra:24, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_PVR01(target) __REG(target,0U,0U,0U,0U,24U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_PVR01_DRVSEL1(x)      VTSS_ENCODE_BITFIELD(x,30U,2U)
#define VTSS_M_SDMMC_SDMMC_PVR01_DRVSEL1         VTSS_ENCODE_BITMASK(30U,2U)
#define VTSS_X_SDMMC_SDMMC_PVR01_DRVSEL1(x)      VTSS_EXTRACT_BITFIELD(x,30U,2U)

#define VTSS_F_SDMMC_SDMMC_PVR01_CLKGSEL1(x)     VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_SDMMC_SDMMC_PVR01_CLKGSEL1        VTSS_BIT(26U)
#define VTSS_X_SDMMC_SDMMC_PVR01_CLKGSEL1(x)     VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_SDMMC_SDMMC_PVR01_SDCLKFSEL1(x)   VTSS_ENCODE_BITFIELD(x,16U,10U)
#define VTSS_M_SDMMC_SDMMC_PVR01_SDCLKFSEL1      VTSS_ENCODE_BITMASK(16U,10U)
#define VTSS_X_SDMMC_SDMMC_PVR01_SDCLKFSEL1(x)   VTSS_EXTRACT_BITFIELD(x,16U,10U)

#define VTSS_F_SDMMC_SDMMC_PVR01_DRVSEL0(x)      VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_SDMMC_SDMMC_PVR01_DRVSEL0         VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_SDMMC_SDMMC_PVR01_DRVSEL0(x)      VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_SDMMC_SDMMC_PVR01_CLKGSEL0(x)     VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_SDMMC_SDMMC_PVR01_CLKGSEL0        VTSS_BIT(10U)
#define VTSS_X_SDMMC_SDMMC_PVR01_CLKGSEL0(x)     VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_SDMMC_SDMMC_PVR01_SDCLKFSEL0(x)   VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_SDMMC_SDMMC_PVR01_SDCLKFSEL0      VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_SDMMC_SDMMC_PVR01_SDCLKFSEL0(x)   VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* SDMMC_SDMMC_PVR23  t_sz:2 ga:0, gw:192, ra:25, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_PVR23(target) __REG(target,0U,0U,0U,0U,25U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_PVR23_DRVSEL3(x)      VTSS_ENCODE_BITFIELD(x,30U,2U)
#define VTSS_M_SDMMC_SDMMC_PVR23_DRVSEL3         VTSS_ENCODE_BITMASK(30U,2U)
#define VTSS_X_SDMMC_SDMMC_PVR23_DRVSEL3(x)      VTSS_EXTRACT_BITFIELD(x,30U,2U)

#define VTSS_F_SDMMC_SDMMC_PVR23_CLKGSEL3(x)     VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_SDMMC_SDMMC_PVR23_CLKGSEL3        VTSS_BIT(26U)
#define VTSS_X_SDMMC_SDMMC_PVR23_CLKGSEL3(x)     VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_SDMMC_SDMMC_PVR23_SDCLKFSEL3(x)   VTSS_ENCODE_BITFIELD(x,16U,10U)
#define VTSS_M_SDMMC_SDMMC_PVR23_SDCLKFSEL3      VTSS_ENCODE_BITMASK(16U,10U)
#define VTSS_X_SDMMC_SDMMC_PVR23_SDCLKFSEL3(x)   VTSS_EXTRACT_BITFIELD(x,16U,10U)

#define VTSS_F_SDMMC_SDMMC_PVR23_DRVSEL2(x)      VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_SDMMC_SDMMC_PVR23_DRVSEL2         VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_SDMMC_SDMMC_PVR23_DRVSEL2(x)      VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_SDMMC_SDMMC_PVR23_CLKGSEL2(x)     VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_SDMMC_SDMMC_PVR23_CLKGSEL2        VTSS_BIT(10U)
#define VTSS_X_SDMMC_SDMMC_PVR23_CLKGSEL2(x)     VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_SDMMC_SDMMC_PVR23_SDCLKFSEL2(x)   VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_SDMMC_SDMMC_PVR23_SDCLKFSEL2      VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_SDMMC_SDMMC_PVR23_SDCLKFSEL2(x)   VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* SDMMC_SDMMC_PVR45  t_sz:2 ga:0, gw:192, ra:26, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_PVR45(target) __REG(target,0U,0U,0U,0U,26U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_PVR45_DRVSEL5(x)      VTSS_ENCODE_BITFIELD(x,30U,2U)
#define VTSS_M_SDMMC_SDMMC_PVR45_DRVSEL5         VTSS_ENCODE_BITMASK(30U,2U)
#define VTSS_X_SDMMC_SDMMC_PVR45_DRVSEL5(x)      VTSS_EXTRACT_BITFIELD(x,30U,2U)

#define VTSS_F_SDMMC_SDMMC_PVR45_CLKGSEL5(x)     VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_SDMMC_SDMMC_PVR45_CLKGSEL5        VTSS_BIT(26U)
#define VTSS_X_SDMMC_SDMMC_PVR45_CLKGSEL5(x)     VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_SDMMC_SDMMC_PVR45_SDCLKFSEL5(x)   VTSS_ENCODE_BITFIELD(x,16U,10U)
#define VTSS_M_SDMMC_SDMMC_PVR45_SDCLKFSEL5      VTSS_ENCODE_BITMASK(16U,10U)
#define VTSS_X_SDMMC_SDMMC_PVR45_SDCLKFSEL5(x)   VTSS_EXTRACT_BITFIELD(x,16U,10U)

#define VTSS_F_SDMMC_SDMMC_PVR45_DRVSEL4(x)      VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_SDMMC_SDMMC_PVR45_DRVSEL4         VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_SDMMC_SDMMC_PVR45_DRVSEL4(x)      VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_SDMMC_SDMMC_PVR45_CLKGSEL4(x)     VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_SDMMC_SDMMC_PVR45_CLKGSEL4        VTSS_BIT(10U)
#define VTSS_X_SDMMC_SDMMC_PVR45_CLKGSEL4(x)     VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_SDMMC_SDMMC_PVR45_SDCLKFSEL4(x)   VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_SDMMC_SDMMC_PVR45_SDCLKFSEL4      VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_SDMMC_SDMMC_PVR45_SDCLKFSEL4(x)   VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* SDMMC_SDMMC_PVR67  t_sz:2 ga:0, gw:192, ra:27, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_PVR67(target) __REG(target,0U,0U,0U,0U,27U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_PVR67_DRVSEL7(x)      VTSS_ENCODE_BITFIELD(x,30U,2U)
#define VTSS_M_SDMMC_SDMMC_PVR67_DRVSEL7         VTSS_ENCODE_BITMASK(30U,2U)
#define VTSS_X_SDMMC_SDMMC_PVR67_DRVSEL7(x)      VTSS_EXTRACT_BITFIELD(x,30U,2U)

#define VTSS_F_SDMMC_SDMMC_PVR67_CLKGSEL7(x)     VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_SDMMC_SDMMC_PVR67_CLKGSEL7        VTSS_BIT(26U)
#define VTSS_X_SDMMC_SDMMC_PVR67_CLKGSEL7(x)     VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_SDMMC_SDMMC_PVR67_SDCLKFSEL7(x)   VTSS_ENCODE_BITFIELD(x,16U,10U)
#define VTSS_M_SDMMC_SDMMC_PVR67_SDCLKFSEL7      VTSS_ENCODE_BITMASK(16U,10U)
#define VTSS_X_SDMMC_SDMMC_PVR67_SDCLKFSEL7(x)   VTSS_EXTRACT_BITFIELD(x,16U,10U)

#define VTSS_F_SDMMC_SDMMC_PVR67_DRVSEL6(x)      VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_SDMMC_SDMMC_PVR67_DRVSEL6         VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_SDMMC_SDMMC_PVR67_DRVSEL6(x)      VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_SDMMC_SDMMC_PVR67_CLKGSEL6(x)     VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_SDMMC_SDMMC_PVR67_CLKGSEL6        VTSS_BIT(10U)
#define VTSS_X_SDMMC_SDMMC_PVR67_CLKGSEL6(x)     VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_SDMMC_SDMMC_PVR67_SDCLKFSEL6(x)   VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_SDMMC_SDMMC_PVR67_SDCLKFSEL6      VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_SDMMC_SDMMC_PVR67_SDCLKFSEL6(x)   VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* SDMMC_SDMMC_SBCR  t_sz:2 ga:0, gw:192, ra:56, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_SBCR(target) __REG(target,0U,0U,0U,0U,56U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_SBCR_BEPCTRL(x)       VTSS_ENCODE_BITFIELD(x,24U,7U)
#define VTSS_M_SDMMC_SDMMC_SBCR_BEPCTRL          VTSS_ENCODE_BITMASK(24U,7U)
#define VTSS_X_SDMMC_SDMMC_SBCR_BEPCTRL(x)       VTSS_EXTRACT_BITFIELD(x,24U,7U)

#define VTSS_F_SDMMC_SDMMC_SBCR_INTPSEL(x)       VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_SDMMC_SDMMC_SBCR_INTPSEL          VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_SDMMC_SDMMC_SBCR_INTPSEL(x)       VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_SDMMC_SDMMC_SBCR_CLKPSEL(x)       VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_SDMMC_SDMMC_SBCR_CLKPSEL          VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_SDMMC_SDMMC_SBCR_CLKPSEL(x)       VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_SDMMC_SDMMC_SBCR_BWDTPRE(x)       VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_SDMMC_SDMMC_SBCR_BWDTPRE          VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_SDMMC_SDMMC_SBCR_BWDTPRE(x)       VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_SDMMC_SDMMC_SBCR_NBINTP(x)        VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDMMC_SDMMC_SBCR_NBINTP           VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDMMC_SDMMC_SBCR_NBINTP(x)        VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDMMC_SDMMC_SBCR_NBCLKP(x)        VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SDMMC_SDMMC_SBCR_NBCLKP           VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SDMMC_SDMMC_SBCR_NBCLKP(x)        VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SDMMC_SDMMC_SISR  t_sz:2 ga:0, gw:192, ra:63, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_SISR(target) __REG(target,0U,0U,0U,0U,63U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_SISR_VVER(x)          VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDMMC_SDMMC_SISR_VVER             VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDMMC_SDMMC_SISR_VVER(x)          VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDMMC_SDMMC_SISR_SVER(x)          VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDMMC_SDMMC_SISR_SVER             VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDMMC_SDMMC_SISR_SVER(x)          VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDMMC_SDMMC_SISR_INTSSL(x)        VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDMMC_SDMMC_SISR_INTSSL           VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDMMC_SDMMC_SISR_INTSSL(x)        VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDMMC_SDMMC_APSR  t_sz:2 ga:0, gw:192, ra:128, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_APSR(target) __REG(target,0U,0U,0U,0U,128U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_APSR_HDATLL(x)        VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDMMC_SDMMC_APSR_HDATLL           VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDMMC_SDMMC_APSR_HDATLL(x)        VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDMMC_SDMMC_MCR_DEBR  t_sz:2 ga:0, gw:192, ra:129, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_MCR_DEBR(target) __REG(target,0U,0U,0U,0U,129U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_MCR_DEBR_CDDVAL(x)    VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_SDMMC_SDMMC_MCR_DEBR_CDDVAL       VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_SDMMC_SDMMC_MCR_DEBR_CDDVAL(x)    VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_SDMMC_SDMMC_MCR_DEBR_DQSUPVAL(x)  VTSS_ENCODE_BITFIELD(x,19U,3U)
#define VTSS_M_SDMMC_SDMMC_MCR_DEBR_DQSUPVAL     VTSS_ENCODE_BITMASK(19U,3U)
#define VTSS_X_SDMMC_SDMMC_MCR_DEBR_DQSUPVAL(x)  VTSS_EXTRACT_BITFIELD(x,19U,3U)

#define VTSS_F_SDMMC_SDMMC_MCR_DEBR_ESMEN(x)     VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_SDMMC_SDMMC_MCR_DEBR_ESMEN        VTSS_BIT(17U)
#define VTSS_X_SDMMC_SDMMC_MCR_DEBR_ESMEN(x)     VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_SDMMC_SDMMC_MCR_DEBR_HS400EN(x)   VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_SDMMC_SDMMC_MCR_DEBR_HS400EN      VTSS_BIT(16U)
#define VTSS_X_SDMMC_SDMMC_MCR_DEBR_HS400EN(x)   VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_SDMMC_SDMMC_MCR_DEBR_ABOOT(x)     VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_SDMMC_SDMMC_MCR_DEBR_ABOOT        VTSS_BIT(9U)
#define VTSS_X_SDMMC_SDMMC_MCR_DEBR_ABOOT(x)     VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_SDMMC_SDMMC_MCR_DEBR_SRESP(x)     VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_SDMMC_SDMMC_MCR_DEBR_SRESP        VTSS_BIT(8U)
#define VTSS_X_SDMMC_SDMMC_MCR_DEBR_SRESP(x)     VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_SDMMC_SDMMC_MCR_DEBR_FCD(x)       VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SDMMC_SDMMC_MCR_DEBR_FCD          VTSS_BIT(7U)
#define VTSS_X_SDMMC_SDMMC_MCR_DEBR_FCD(x)       VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SDMMC_SDMMC_MCR_DEBR_RSTN(x)      VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDMMC_SDMMC_MCR_DEBR_RSTN         VTSS_BIT(6U)
#define VTSS_X_SDMMC_SDMMC_MCR_DEBR_RSTN(x)      VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDMMC_SDMMC_MCR_DEBR_BOOTA(x)     VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDMMC_SDMMC_MCR_DEBR_BOOTA        VTSS_BIT(5U)
#define VTSS_X_SDMMC_SDMMC_MCR_DEBR_BOOTA(x)     VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDMMC_SDMMC_MCR_DEBR_OPD(x)       VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDMMC_SDMMC_MCR_DEBR_OPD          VTSS_BIT(4U)
#define VTSS_X_SDMMC_SDMMC_MCR_DEBR_OPD(x)       VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDMMC_SDMMC_MCR_DEBR_DDR(x)       VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDMMC_SDMMC_MCR_DEBR_DDR          VTSS_BIT(3U)
#define VTSS_X_SDMMC_SDMMC_MCR_DEBR_DDR(x)       VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDMMC_SDMMC_MCR_DEBR_MMC_CMDTYP(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDMMC_SDMMC_MCR_DEBR_MMC_CMDTYP    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDMMC_SDMMC_MCR_DEBR_MMC_CMDTYP(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDMMC_SDMMC_ACR  t_sz:2 ga:0, gw:192, ra:130, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_ACR(target) __REG(target,0U,0U,0U,0U,130U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_ACR_DFQOS(x)          VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_SDMMC_SDMMC_ACR_DFQOS             VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_SDMMC_SDMMC_ACR_DFQOS(x)          VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_SDMMC_SDMMC_ACR_BUFM(x)           VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_SDMMC_SDMMC_ACR_BUFM              VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_SDMMC_SDMMC_ACR_BUFM(x)           VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_SDMMC_SDMMC_ACR_B1KBDIS(x)        VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDMMC_SDMMC_ACR_B1KBDIS           VTSS_BIT(5U)
#define VTSS_X_SDMMC_SDMMC_ACR_B1KBDIS(x)        VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDMMC_SDMMC_ACR_HNBRDIS(x)        VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDMMC_SDMMC_ACR_HNBRDIS           VTSS_BIT(4U)
#define VTSS_X_SDMMC_SDMMC_ACR_HNBRDIS(x)        VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDMMC_SDMMC_ACR_BMAX(x)           VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDMMC_SDMMC_ACR_BMAX              VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDMMC_SDMMC_ACR_BMAX(x)           VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDMMC_SDMMC_CC2R  t_sz:2 ga:0, gw:192, ra:131, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_CC2R(target) __REG(target,0U,0U,0U,0U,131U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_CC2R_FSDCLKD(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDMMC_SDMMC_CC2R_FSDCLKD          VTSS_BIT(0U)
#define VTSS_X_SDMMC_SDMMC_CC2R_FSDCLKD(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDMMC_SDMMC_RTC_1R2R  t_sz:2 ga:0, gw:192, ra:132, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_RTC_1R2R(target) __REG(target,0U,0U,0U,0U,132U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_RTC_1R2R_RLD(x)       VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_SDMMC_SDMMC_RTC_1R2R_RLD          VTSS_BIT(8U)
#define VTSS_X_SDMMC_SDMMC_RTC_1R2R_RLD(x)       VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_SDMMC_SDMMC_RTC_1R2R_TMREN(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDMMC_SDMMC_RTC_1R2R_TMREN        VTSS_BIT(0U)
#define VTSS_X_SDMMC_SDMMC_RTC_1R2R_TMREN(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDMMC_SDMMC_RTCVR  t_sz:2 ga:0, gw:192, ra:133, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_RTCVR(target) __REG(target,0U,0U,0U,0U,133U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_RTCVR_TCVAL(x)        VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDMMC_SDMMC_RTCVR_TCVAL           VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDMMC_SDMMC_RTCVR_TCVAL(x)        VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDMMC_SDMMC_RTI_STSIER  t_sz:2 ga:0, gw:192, ra:134, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_RTI_STSIER(target) __REG(target,0U,0U,0U,0U,134U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_RTI_STSIER_TEVT_SIG_EN(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_SDMMC_SDMMC_RTI_STSIER_TEVT_SIG_EN    VTSS_BIT(8U)
#define VTSS_X_SDMMC_SDMMC_RTI_STSIER_TEVT_SIG_EN(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_SDMMC_SDMMC_RTI_STSIER_TEVT_STA_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDMMC_SDMMC_RTI_STSIER_TEVT_STA_EN    VTSS_BIT(0U)
#define VTSS_X_SDMMC_SDMMC_RTI_STSIER_TEVT_STA_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDMMC_SDMMC_RTISTR_RTSSR  t_sz:2 ga:0, gw:192, ra:135, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_RTISTR_RTSSR(target) __REG(target,0U,0U,0U,0U,135U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_RTISTR_RTSSR_TEVTSLOT(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDMMC_SDMMC_RTISTR_RTSSR_TEVTSLOT    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDMMC_SDMMC_RTISTR_RTSSR_TEVTSLOT(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDMMC_SDMMC_RTISTR_RTSSR_TEVT_STA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDMMC_SDMMC_RTISTR_RTSSR_TEVT_STA    VTSS_BIT(0U)
#define VTSS_X_SDMMC_SDMMC_RTISTR_RTSSR_TEVT_STA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDMMC_SDMMC_TUNCR  t_sz:2 ga:0, gw:192, ra:136, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_TUNCR(target) __REG(target,0U,0U,0U,0U,136U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_TUNCR_SMPLPT(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDMMC_SDMMC_TUNCR_SMPLPT          VTSS_BIT(0U)
#define VTSS_X_SDMMC_SDMMC_TUNCR_SMPLPT(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDMMC_SDMMC_TUNSR  t_sz:2 ga:0, gw:192, ra:137, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_TUNSR(target) __REG(target,0U,0U,0U,0U,137U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_TUNSR_SMPLES(x)       VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_SDMMC_SDMMC_TUNSR_SMPLES          VTSS_BIT(8U)
#define VTSS_X_SDMMC_SDMMC_TUNSR_SMPLES(x)       VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_SDMMC_SDMMC_TUNSR_DLLPS(x)        VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDMMC_SDMMC_TUNSR_DLLPS           VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDMMC_SDMMC_TUNSR_DLLPS(x)        VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDMMC_SDMMC_FSMTR  t_sz:2 ga:0, gw:192, ra:138, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_FSMTR(target) __REG(target,0U,0U,0U,0U,138U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_FSMTR_NDATTI(x)       VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_SDMMC_SDMMC_FSMTR_NDATTI          VTSS_BIT(31U)
#define VTSS_X_SDMMC_SDMMC_FSMTR_NDATTI(x)       VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_SDMMC_SDMMC_FSMTR_NDATTO(x)       VTSS_ENCODE_BITFIELD(x,28U,2U)
#define VTSS_M_SDMMC_SDMMC_FSMTR_NDATTO          VTSS_ENCODE_BITMASK(28U,2U)
#define VTSS_X_SDMMC_SDMMC_FSMTR_NDATTO(x)       VTSS_EXTRACT_BITFIELD(x,28U,2U)

#define VTSS_F_SDMMC_SDMMC_FSMTR_NCMDTI(x)       VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_SDMMC_SDMMC_FSMTR_NCMDTI          VTSS_BIT(27U)
#define VTSS_X_SDMMC_SDMMC_FSMTR_NCMDTI(x)       VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_SDMMC_SDMMC_FSMTR_NCMDTO(x)       VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_SDMMC_SDMMC_FSMTR_NCMDTO          VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_SDMMC_SDMMC_FSMTR_NCMDTO(x)       VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_SDMMC_SDMMC_FSMTR_NCRCUHSI(x)     VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_SDMMC_SDMMC_FSMTR_NCRCUHSI        VTSS_BIT(23U)
#define VTSS_X_SDMMC_SDMMC_FSMTR_NCRCUHSI(x)     VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_SDMMC_SDMMC_FSMTR_NCRCUHSO(x)     VTSS_ENCODE_BITFIELD(x,20U,2U)
#define VTSS_M_SDMMC_SDMMC_FSMTR_NCRCUHSO        VTSS_ENCODE_BITMASK(20U,2U)
#define VTSS_X_SDMMC_SDMMC_FSMTR_NCRCUHSO(x)     VTSS_EXTRACT_BITFIELD(x,20U,2U)

#define VTSS_F_SDMMC_SDMMC_FSMTR_NCRCI(x)        VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_SDMMC_SDMMC_FSMTR_NCRCI           VTSS_BIT(19U)
#define VTSS_X_SDMMC_SDMMC_FSMTR_NCRCI(x)        VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_SDMMC_SDMMC_FSMTR_NCRCO(x)        VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_SDMMC_SDMMC_FSMTR_NCRCO           VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_SDMMC_SDMMC_FSMTR_NCRCO(x)        VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_SDMMC_SDMMC_FSMTR_NSBUHSI(x)      VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_SDMMC_SDMMC_FSMTR_NSBUHSI         VTSS_BIT(15U)
#define VTSS_X_SDMMC_SDMMC_FSMTR_NSBUHSI(x)      VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_SDMMC_SDMMC_FSMTR_NSBUHSO(x)      VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_SDMMC_SDMMC_FSMTR_NSBUHSO         VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_SDMMC_SDMMC_FSMTR_NSBUHSO(x)      VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_SDMMC_SDMMC_FSMTR_NSBI(x)         VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_SDMMC_SDMMC_FSMTR_NSBI            VTSS_BIT(11U)
#define VTSS_X_SDMMC_SDMMC_FSMTR_NSBI(x)         VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_SDMMC_SDMMC_FSMTR_NSBO(x)         VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_SDMMC_SDMMC_FSMTR_NSBO            VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_SDMMC_SDMMC_FSMTR_NSBO(x)         VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_SDMMC_SDMMC_FSMTR_NCRMINI(x)      VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SDMMC_SDMMC_FSMTR_NCRMINI         VTSS_BIT(7U)
#define VTSS_X_SDMMC_SDMMC_FSMTR_NCRMINI(x)      VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SDMMC_SDMMC_FSMTR_NCRMINO(x)      VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDMMC_SDMMC_FSMTR_NCRMINO         VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDMMC_SDMMC_FSMTR_NCRMINO(x)      VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDMMC_SDMMC_FSMTR_NCRMAXI(x)      VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDMMC_SDMMC_FSMTR_NCRMAXI         VTSS_BIT(3U)
#define VTSS_X_SDMMC_SDMMC_FSMTR_NCRMAXI(x)      VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDMMC_SDMMC_FSMTR_NCRMAXO(x)      VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDMMC_SDMMC_FSMTR_NCRMAXO         VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDMMC_SDMMC_FSMTR_NCRMAXO(x)      VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDMMC_SDMMC_CACR  t_sz:2 ga:0, gw:192, ra:140, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_CACR(target) __REG(target,0U,0U,0U,0U,140U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_CACR_CACR_KEY(x)      VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDMMC_SDMMC_CACR_CACR_KEY         VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDMMC_SDMMC_CACR_CACR_KEY(x)      VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDMMC_SDMMC_CACR_CAPWREN(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDMMC_SDMMC_CACR_CAPWREN          VTSS_BIT(0U)
#define VTSS_X_SDMMC_SDMMC_CACR_CAPWREN(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDMMC_SDMMC_DBGR  t_sz:2 ga:0, gw:192, ra:141, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_DBGR(target) __REG(target,0U,0U,0U,0U,141U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_DBGR_NIDBG(x)         VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDMMC_SDMMC_DBGR_NIDBG            VTSS_BIT(0U)
#define VTSS_X_SDMMC_SDMMC_DBGR_NIDBG(x)         VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDMMC_SDMMC_EDBGR  t_sz:2 ga:0, gw:192, ra:142, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_EDBGR(target) __REG(target,0U,0U,0U,0U,142U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_EDBGR_EDBGR_KEY(x)    VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDMMC_SDMMC_EDBGR_EDBGR_KEY       VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDMMC_SDMMC_EDBGR_EDBGR_KEY(x)    VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDMMC_SDMMC_EDBGR_DOORP(x)        VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDMMC_SDMMC_EDBGR_DOORP           VTSS_BIT(4U)
#define VTSS_X_SDMMC_SDMMC_EDBGR_DOORP(x)        VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDMMC_SDMMC_EDBGR_INU(x)          VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDMMC_SDMMC_EDBGR_INU             VTSS_BIT(3U)
#define VTSS_X_SDMMC_SDMMC_EDBGR_INU(x)          VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDMMC_SDMMC_EDBGR_CEFEN(x)        VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDMMC_SDMMC_EDBGR_CEFEN           VTSS_BIT(2U)
#define VTSS_X_SDMMC_SDMMC_EDBGR_CEFEN(x)        VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDMMC_SDMMC_EDBGR_TIMWEN(x)       VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDMMC_SDMMC_EDBGR_TIMWEN          VTSS_BIT(1U)
#define VTSS_X_SDMMC_SDMMC_EDBGR_TIMWEN(x)       VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDMMC_SDMMC_EDBGR_TXPHWEN(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDMMC_SDMMC_EDBGR_TXPHWEN         VTSS_BIT(0U)
#define VTSS_X_SDMMC_SDMMC_EDBGR_TXPHWEN(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDMMC_SDMMC_CALCR  t_sz:2 ga:0, gw:192, ra:144, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_CALCR(target) __REG(target,0U,0U,0U,0U,144U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_CALCR_CALPBP(x)       VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_SDMMC_SDMMC_CALCR_CALPBP          VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_SDMMC_SDMMC_CALCR_CALPBP(x)       VTSS_EXTRACT_BITFIELD(x,28U,4U)

#define VTSS_F_SDMMC_SDMMC_CALCR_CALP(x)         VTSS_ENCODE_BITFIELD(x,24U,4U)
#define VTSS_M_SDMMC_SDMMC_CALCR_CALP            VTSS_ENCODE_BITMASK(24U,4U)
#define VTSS_X_SDMMC_SDMMC_CALCR_CALP(x)         VTSS_EXTRACT_BITFIELD(x,24U,4U)

#define VTSS_F_SDMMC_SDMMC_CALCR_CALNBP(x)       VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_SDMMC_SDMMC_CALCR_CALNBP          VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_SDMMC_SDMMC_CALCR_CALNBP(x)       VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_SDMMC_SDMMC_CALCR_CALN(x)         VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_SDMMC_SDMMC_CALCR_CALN            VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_SDMMC_SDMMC_CALCR_CALN(x)         VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_SDMMC_SDMMC_CALCR_CNTVAL(x)       VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDMMC_SDMMC_CALCR_CNTVAL          VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDMMC_SDMMC_CALCR_CNTVAL(x)       VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDMMC_SDMMC_CALCR_BPEN(x)         VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDMMC_SDMMC_CALCR_BPEN            VTSS_BIT(6U)
#define VTSS_X_SDMMC_SDMMC_CALCR_BPEN(x)         VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDMMC_SDMMC_CALCR_TUNDIS(x)       VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDMMC_SDMMC_CALCR_TUNDIS          VTSS_BIT(5U)
#define VTSS_X_SDMMC_SDMMC_CALCR_TUNDIS(x)       VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDMMC_SDMMC_CALCR_ALWYSON(x)      VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDMMC_SDMMC_CALCR_ALWYSON         VTSS_BIT(4U)
#define VTSS_X_SDMMC_SDMMC_CALCR_ALWYSON(x)      VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDMMC_SDMMC_CALCR_CLKDIV(x)       VTSS_ENCODE_BITFIELD(x,1U,3U)
#define VTSS_M_SDMMC_SDMMC_CALCR_CLKDIV          VTSS_ENCODE_BITMASK(1U,3U)
#define VTSS_X_SDMMC_SDMMC_CALCR_CLKDIV(x)       VTSS_EXTRACT_BITFIELD(x,1U,3U)

#define VTSS_F_SDMMC_SDMMC_CALCR_EN(x)           VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDMMC_SDMMC_CALCR_EN              VTSS_BIT(0U)
#define VTSS_X_SDMMC_SDMMC_CALCR_EN(x)           VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDMMC_SDMMC_EPVR8  t_sz:2 ga:0, gw:192, ra:145, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_EPVR8(target) __REG(target,0U,0U,0U,0U,145U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_EPVR8_EPVR8_DRVSEL(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_SDMMC_SDMMC_EPVR8_EPVR8_DRVSEL    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_SDMMC_SDMMC_EPVR8_EPVR8_DRVSEL(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_SDMMC_SDMMC_EPVR8_EPVR8_CLKGSEL(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_SDMMC_SDMMC_EPVR8_EPVR8_CLKGSEL    VTSS_BIT(10U)
#define VTSS_X_SDMMC_SDMMC_EPVR8_EPVR8_CLKGSEL(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_SDMMC_SDMMC_EPVR8_EPVR8_SDCLKFSEL(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_SDMMC_SDMMC_EPVR8_EPVR8_SDCLKFSEL    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_SDMMC_SDMMC_EPVR8_EPVR8_SDCLKFSEL(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* SDMMC_SDMMC_TXPHTR  t_sz:2 ga:0, gw:192, ra:156, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_TXPHTR(target) __REG(target,0U,0U,0U,0U,156U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_TXPHTR_PH104EN(x)     VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_SDMMC_SDMMC_TXPHTR_PH104EN        VTSS_BIT(28U)
#define VTSS_X_SDMMC_SDMMC_TXPHTR_PH104EN(x)     VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_SDMMC_SDMMC_TXPHTR_PH104(x)       VTSS_ENCODE_BITFIELD(x,24U,4U)
#define VTSS_M_SDMMC_SDMMC_TXPHTR_PH104          VTSS_ENCODE_BITMASK(24U,4U)
#define VTSS_X_SDMMC_SDMMC_TXPHTR_PH104(x)       VTSS_EXTRACT_BITFIELD(x,24U,4U)

#define VTSS_F_SDMMC_SDMMC_TXPHTR_PH50EN(x)      VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_SDMMC_SDMMC_TXPHTR_PH50EN         VTSS_BIT(20U)
#define VTSS_X_SDMMC_SDMMC_TXPHTR_PH50EN(x)      VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_SDMMC_SDMMC_TXPHTR_PH50(x)        VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_SDMMC_SDMMC_TXPHTR_PH50           VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_SDMMC_SDMMC_TXPHTR_PH50(x)        VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_SDMMC_SDMMC_TXPHTR_PH25EN(x)      VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_SDMMC_SDMMC_TXPHTR_PH25EN         VTSS_BIT(12U)
#define VTSS_X_SDMMC_SDMMC_TXPHTR_PH25EN(x)      VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_SDMMC_SDMMC_TXPHTR_PH25(x)        VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_SDMMC_SDMMC_TXPHTR_PH25           VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_SDMMC_SDMMC_TXPHTR_PH25(x)        VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_SDMMC_SDMMC_TXPHTR_PHHSEN(x)      VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDMMC_SDMMC_TXPHTR_PHHSEN         VTSS_BIT(4U)
#define VTSS_X_SDMMC_SDMMC_TXPHTR_PHHSEN(x)      VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDMMC_SDMMC_TXPHTR_PHHS(x)        VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDMMC_SDMMC_TXPHTR_PHHS           VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDMMC_SDMMC_TXPHTR_PHHS(x)        VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDMMC_SDMMC_VERSION1  t_sz:2 ga:0, gw:192, ra:186, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_VERSION1(target) __REG(target,0U,0U,0U,0U,186U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_VERSION1_VERSION1(x)  (x)
#define VTSS_M_SDMMC_SDMMC_VERSION1_VERSION1     0xffffffffU
#define VTSS_X_SDMMC_SDMMC_VERSION1_VERSION1(x)  (x)


/* SDMMC_SDMMC_VERSION2  t_sz:2 ga:0, gw:192, ra:187, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_VERSION2(target) __REG(target,0U,0U,0U,0U,187U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_VERSION2_VERSION2(x)  (x)
#define VTSS_M_SDMMC_SDMMC_VERSION2_VERSION2     0xffffffffU
#define VTSS_X_SDMMC_SDMMC_VERSION2_VERSION2(x)  (x)


/* SDMMC_SDMMC_VERSION3  t_sz:2 ga:0, gw:192, ra:191, gc:1, rc:1  */
#define VTSS_SDMMC_SDMMC_VERSION3(target) __REG(target,0U,0U,0U,0U,191U,1U,1U)

#define VTSS_F_SDMMC_SDMMC_VERSION3_VERSION3(x)  (x)
#define VTSS_M_SDMMC_SDMMC_VERSION3_VERSION3     0xffffffffU
#define VTSS_X_SDMMC_SDMMC_VERSION3_VERSION3(x)  (x)


/* AFI_MISC_CTRL  t_sz:1 ga:6342, gw:8, ra:0, gc:1, rc:1  */
#define VTSS_AFI_MISC_CTRL        __REG(VTSS_TO_AFI,6342U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_AFI_MISC_CTRL_AFI_ENA(x)          VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_AFI_MISC_CTRL_AFI_ENA             VTSS_BIT(0U)
#define VTSS_X_AFI_MISC_CTRL_AFI_ENA(x)          VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* AFI_NEW_FRM_CTRL  t_sz:1 ga:6342, gw:8, ra:1, gc:1, rc:1  */
#define VTSS_AFI_NEW_FRM_CTRL     __REG(VTSS_TO_AFI,6342U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_AFI_NEW_FRM_CTRL_VLD(x)           VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_AFI_NEW_FRM_CTRL_VLD              VTSS_BIT(0U)
#define VTSS_X_AFI_NEW_FRM_CTRL_VLD(x)           VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* AFI_NEW_FRM_INFO  t_sz:1 ga:6342, gw:8, ra:2, gc:1, rc:1  */
#define VTSS_AFI_NEW_FRM_INFO     __REG(VTSS_TO_AFI,6342U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_AFI_NEW_FRM_INFO_FRM_INFO(x)      VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_AFI_NEW_FRM_INFO_FRM_INFO         VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_AFI_NEW_FRM_INFO_FRM_INFO(x)      VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* AFI_ERR  t_sz:1 ga:6342, gw:8, ra:3, gc:1, rc:1  */
#define VTSS_AFI_ERR              __REG(VTSS_TO_AFI,6342U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_AFI_ERR_ERR_FRM_OUT_NEG_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_AFI_ERR_ERR_FRM_OUT_NEG_STICKY    VTSS_BIT(0U)
#define VTSS_X_AFI_ERR_ERR_FRM_OUT_NEG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* AFI_WARN  t_sz:1 ga:6342, gw:8, ra:4, gc:1, rc:1  */
#define VTSS_AFI_WARN             __REG(VTSS_TO_AFI,6342U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_AFI_WARN_WARN_NEW_FRM_VLD_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_AFI_WARN_WARN_NEW_FRM_VLD_STICKY    VTSS_BIT(0U)
#define VTSS_X_AFI_WARN_WARN_NEW_FRM_VLD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_AFI_WARN_WARN_FRM_OUT_MAX_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_AFI_WARN_WARN_FRM_OUT_MAX_STICKY    VTSS_BIT(1U)
#define VTSS_X_AFI_WARN_WARN_FRM_OUT_MAX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_AFI_WARN_WARN_ENQ_STOP_STICKY(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_AFI_WARN_WARN_ENQ_STOP_STICKY     VTSS_BIT(2U)
#define VTSS_X_AFI_WARN_WARN_ENQ_STOP_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_AFI_WARN_WARN_TTI_BUSY_STICKY(x)  VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_AFI_WARN_WARN_TTI_BUSY_STICKY     VTSS_BIT(3U)
#define VTSS_X_AFI_WARN_WARN_TTI_BUSY_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_AFI_WARN_WARN_DTI_CNT_DOWN_MAX_NEG_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_AFI_WARN_WARN_DTI_CNT_DOWN_MAX_NEG_STICKY    VTSS_BIT(4U)
#define VTSS_X_AFI_WARN_WARN_DTI_CNT_DOWN_MAX_NEG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* AFI_STICKY_INFO  t_sz:1 ga:6342, gw:8, ra:5, gc:1, rc:1  */
#define VTSS_AFI_STICKY_INFO      __REG(VTSS_TO_AFI,6342U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_AFI_STICKY_INFO_PORT_NUM(x)       VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_AFI_STICKY_INFO_PORT_NUM          VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_AFI_STICKY_INFO_PORT_NUM(x)       VTSS_EXTRACT_BITFIELD(x,0U,6U)

#define VTSS_F_AFI_STICKY_INFO_TTI_PTR(x)        VTSS_ENCODE_BITFIELD(x,8U,9U)
#define VTSS_M_AFI_STICKY_INFO_TTI_PTR           VTSS_ENCODE_BITMASK(8U,9U)
#define VTSS_X_AFI_STICKY_INFO_TTI_PTR(x)        VTSS_EXTRACT_BITFIELD(x,8U,9U)

#define VTSS_F_AFI_STICKY_INFO_STICKY_INFO_WR_CNT(x) VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_AFI_STICKY_INFO_STICKY_INFO_WR_CNT    VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_AFI_STICKY_INFO_STICKY_INFO_WR_CNT(x) VTSS_EXTRACT_BITFIELD(x,28U,4U)

/* AFI_STICKY_INFO_ENA  t_sz:1 ga:6342, gw:8, ra:6, gc:1, rc:1  */
#define VTSS_AFI_STICKY_INFO_ENA  __REG(VTSS_TO_AFI,6342U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_AFI_STICKY_INFO_ENA_FRM_OUT_NEG_INFO_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_AFI_STICKY_INFO_ENA_FRM_OUT_NEG_INFO_ENA    VTSS_BIT(0U)
#define VTSS_X_AFI_STICKY_INFO_ENA_FRM_OUT_NEG_INFO_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_AFI_STICKY_INFO_ENA_FRM_OUT_MAX_INFO_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_AFI_STICKY_INFO_ENA_FRM_OUT_MAX_INFO_ENA    VTSS_BIT(1U)
#define VTSS_X_AFI_STICKY_INFO_ENA_FRM_OUT_MAX_INFO_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_AFI_STICKY_INFO_ENA_ENQ_STOP_INFO_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_AFI_STICKY_INFO_ENA_ENQ_STOP_INFO_ENA    VTSS_BIT(2U)
#define VTSS_X_AFI_STICKY_INFO_ENA_ENQ_STOP_INFO_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_AFI_STICKY_INFO_ENA_TTI_BUSY_INFO_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_AFI_STICKY_INFO_ENA_TTI_BUSY_INFO_ENA    VTSS_BIT(3U)
#define VTSS_X_AFI_STICKY_INFO_ENA_TTI_BUSY_INFO_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

/* AFI_DTI_DURATION_TICK_LEN  t_sz:1 ga:6342, gw:8, ra:7, gc:1, rc:1  */
#define VTSS_AFI_DTI_DURATION_TICK_LEN __REG(VTSS_TO_AFI,6342U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_AFI_DTI_DURATION_TICK_LEN_DTI_DURATION_TICK_LEN(x) VTSS_ENCODE_BITFIELD(x,0U,19U)
#define VTSS_M_AFI_DTI_DURATION_TICK_LEN_DTI_DURATION_TICK_LEN    VTSS_ENCODE_BITMASK(0U,19U)
#define VTSS_X_AFI_DTI_DURATION_TICK_LEN_DTI_DURATION_TICK_LEN(x) VTSS_EXTRACT_BITFIELD(x,0U,19U)

/* AFI_FRM_NEXT_AND_TYPE  t_sz:1 ga:4096, gw:4, ra:0, gc:512, rc:1  */
#define VTSS_AFI_FRM_NEXT_AND_TYPE(gi) __REG(VTSS_TO_AFI,4096U,gi,4U,0U,0U,512U,1U)

#define VTSS_F_AFI_FRM_NEXT_AND_TYPE_NEXT_PTR(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_AFI_FRM_NEXT_AND_TYPE_NEXT_PTR    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_AFI_FRM_NEXT_AND_TYPE_NEXT_PTR(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

#define VTSS_F_AFI_FRM_NEXT_AND_TYPE_ENTRY_TYPE(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_AFI_FRM_NEXT_AND_TYPE_ENTRY_TYPE    VTSS_BIT(16U)
#define VTSS_X_AFI_FRM_NEXT_AND_TYPE_ENTRY_TYPE(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

/* AFI_FRM_ENTRY_PART0  t_sz:1 ga:4096, gw:4, ra:1, gc:512, rc:1  */
#define VTSS_AFI_FRM_ENTRY_PART0(gi) __REG(VTSS_TO_AFI,4096U,gi,4U,0U,1U,512U,1U)

#define VTSS_F_AFI_FRM_ENTRY_PART0_PART0(x)      VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_AFI_FRM_ENTRY_PART0_PART0         VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_AFI_FRM_ENTRY_PART0_PART0(x)      VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* AFI_FRM_ENTRY_PART1  t_sz:1 ga:4096, gw:4, ra:2, gc:512, rc:1  */
#define VTSS_AFI_FRM_ENTRY_PART1(gi) __REG(VTSS_TO_AFI,4096U,gi,4U,0U,2U,512U,1U)

#define VTSS_F_AFI_FRM_ENTRY_PART1_PART1(x)      VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_AFI_FRM_ENTRY_PART1_PART1         VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_AFI_FRM_ENTRY_PART1_PART1(x)      VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* AFI_DTI_MODE  t_sz:1 ga:6144, gw:8, ra:0, gc:16, rc:1  */
#define VTSS_AFI_DTI_MODE(gi)     __REG(VTSS_TO_AFI,6144U,gi,8U,0U,0U,16U,1U)

#define VTSS_F_AFI_DTI_MODE_MODE(x)              VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_AFI_DTI_MODE_MODE                 VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_AFI_DTI_MODE_MODE(x)              VTSS_EXTRACT_BITFIELD(x,0U,2U)

#define VTSS_F_AFI_DTI_MODE_TRAILING_DELAY_SEQ_CNT(x) VTSS_ENCODE_BITFIELD(x,2U,6U)
#define VTSS_M_AFI_DTI_MODE_TRAILING_DELAY_SEQ_CNT    VTSS_ENCODE_BITMASK(2U,6U)
#define VTSS_X_AFI_DTI_MODE_TRAILING_DELAY_SEQ_CNT(x) VTSS_EXTRACT_BITFIELD(x,2U,6U)

#define VTSS_F_AFI_DTI_MODE_FRM_INJ_CNT(x)       VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_AFI_DTI_MODE_FRM_INJ_CNT          VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_AFI_DTI_MODE_FRM_INJ_CNT(x)       VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_AFI_DTI_MODE_FC_POSTPONE_LEN(x)   VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_AFI_DTI_MODE_FC_POSTPONE_LEN      VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_AFI_DTI_MODE_FC_POSTPONE_LEN(x)   VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_AFI_DTI_MODE_DTI_NEXT(x)          VTSS_ENCODE_BITFIELD(x,24U,4U)
#define VTSS_M_AFI_DTI_MODE_DTI_NEXT             VTSS_ENCODE_BITMASK(24U,4U)
#define VTSS_X_AFI_DTI_MODE_DTI_NEXT(x)          VTSS_EXTRACT_BITFIELD(x,24U,4U)

#define VTSS_F_AFI_DTI_MODE_FC_POSTPONE_MODE(x)  VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_AFI_DTI_MODE_FC_POSTPONE_MODE     VTSS_BIT(31U)
#define VTSS_X_AFI_DTI_MODE_FC_POSTPONE_MODE(x)  VTSS_EXTRACT_BITFIELD(x,31U,1U)

/* AFI_DTI_PORT_QU  t_sz:1 ga:6144, gw:8, ra:1, gc:16, rc:1  */
#define VTSS_AFI_DTI_PORT_QU(gi)  __REG(VTSS_TO_AFI,6144U,gi,8U,0U,1U,16U,1U)

#define VTSS_F_AFI_DTI_PORT_QU_PORT_NUM(x)       VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_AFI_DTI_PORT_QU_PORT_NUM          VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_AFI_DTI_PORT_QU_PORT_NUM(x)       VTSS_EXTRACT_BITFIELD(x,0U,6U)

#define VTSS_F_AFI_DTI_PORT_QU_QU_NUM(x)         VTSS_ENCODE_BITFIELD(x,8U,14U)
#define VTSS_M_AFI_DTI_PORT_QU_QU_NUM            VTSS_ENCODE_BITMASK(8U,14U)
#define VTSS_X_AFI_DTI_PORT_QU_QU_NUM(x)         VTSS_EXTRACT_BITFIELD(x,8U,14U)

/* AFI_DTI_FRM  t_sz:1 ga:6144, gw:8, ra:2, gc:16, rc:1  */
#define VTSS_AFI_DTI_FRM(gi)      __REG(VTSS_TO_AFI,6144U,gi,8U,0U,2U,16U,1U)

#define VTSS_F_AFI_DTI_FRM_FIRST_FRM_PTR(x)      VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_AFI_DTI_FRM_FIRST_FRM_PTR         VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_AFI_DTI_FRM_FIRST_FRM_PTR(x)      VTSS_EXTRACT_BITFIELD(x,0U,9U)

#define VTSS_F_AFI_DTI_FRM_NEXT_FRM_PTR(x)       VTSS_ENCODE_BITFIELD(x,16U,9U)
#define VTSS_M_AFI_DTI_FRM_NEXT_FRM_PTR          VTSS_ENCODE_BITMASK(16U,9U)
#define VTSS_X_AFI_DTI_FRM_NEXT_FRM_PTR(x)       VTSS_EXTRACT_BITFIELD(x,16U,9U)

/* AFI_DTI_CNT  t_sz:1 ga:6144, gw:8, ra:3, gc:16, rc:1  */
#define VTSS_AFI_DTI_CNT(gi)      __REG(VTSS_TO_AFI,6144U,gi,8U,0U,3U,16U,1U)

#define VTSS_F_AFI_DTI_CNT_CNT(x)                VTSS_ENCODE_BITFIELD(x,0U,31U)
#define VTSS_M_AFI_DTI_CNT_CNT                   VTSS_ENCODE_BITMASK(0U,31U)
#define VTSS_X_AFI_DTI_CNT_CNT(x)                VTSS_EXTRACT_BITFIELD(x,0U,31U)

/* AFI_DTI_DURATION  t_sz:1 ga:6144, gw:8, ra:4, gc:16, rc:1  */
#define VTSS_AFI_DTI_DURATION(gi) __REG(VTSS_TO_AFI,6144U,gi,8U,0U,4U,16U,1U)

#define VTSS_F_AFI_DTI_DURATION_DURATION(x)      VTSS_ENCODE_BITFIELD(x,0U,31U)
#define VTSS_M_AFI_DTI_DURATION_DURATION         VTSS_ENCODE_BITMASK(0U,31U)
#define VTSS_X_AFI_DTI_DURATION_DURATION(x)      VTSS_EXTRACT_BITFIELD(x,0U,31U)

/* AFI_DTI_FC_CNT_DOWN  t_sz:1 ga:6350, gw:3, ra:0, gc:16, rc:1  */
#define VTSS_AFI_DTI_FC_CNT_DOWN(gi) __REG(VTSS_TO_AFI,6350U,gi,3U,0U,0U,16U,1U)

#define VTSS_F_AFI_DTI_FC_CNT_DOWN_FC_CNT_DOWN(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_AFI_DTI_FC_CNT_DOWN_FC_CNT_DOWN    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_AFI_DTI_FC_CNT_DOWN_FC_CNT_DOWN(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* AFI_DTI_CNT_DOWN  t_sz:1 ga:6350, gw:3, ra:1, gc:16, rc:1  */
#define VTSS_AFI_DTI_CNT_DOWN(gi) __REG(VTSS_TO_AFI,6350U,gi,3U,0U,1U,16U,1U)

#define VTSS_F_AFI_DTI_CNT_DOWN_CNT_DOWN(x)      VTSS_ENCODE_BITFIELD(x,0U,31U)
#define VTSS_M_AFI_DTI_CNT_DOWN_CNT_DOWN         VTSS_ENCODE_BITMASK(0U,31U)
#define VTSS_X_AFI_DTI_CNT_DOWN_CNT_DOWN(x)      VTSS_EXTRACT_BITFIELD(x,0U,31U)

/* AFI_DTI_CTRL  t_sz:1 ga:6350, gw:3, ra:2, gc:16, rc:1  */
#define VTSS_AFI_DTI_CTRL(gi)     __REG(VTSS_TO_AFI,6350U,gi,3U,0U,2U,16U,1U)

#define VTSS_F_AFI_DTI_CTRL_ENA(x)               VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_AFI_DTI_CTRL_ENA                  VTSS_BIT(0U)
#define VTSS_X_AFI_DTI_CTRL_ENA(x)               VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_AFI_DTI_CTRL_BW(x)                VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_AFI_DTI_CTRL_BW                   VTSS_BIT(1U)
#define VTSS_X_AFI_DTI_CTRL_BW(x)                VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* AFI_TTI_PORT_QU  t_sz:1 ga:0, gw:8, ra:0, gc:512, rc:1  */
#define VTSS_AFI_TTI_PORT_QU(gi)  __REG(VTSS_TO_AFI,0U,gi,8U,0U,0U,512U,1U)

#define VTSS_F_AFI_TTI_PORT_QU_PORT_NUM(x)       VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_AFI_TTI_PORT_QU_PORT_NUM          VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_AFI_TTI_PORT_QU_PORT_NUM(x)       VTSS_EXTRACT_BITFIELD(x,0U,6U)

#define VTSS_F_AFI_TTI_PORT_QU_QU_NUM(x)         VTSS_ENCODE_BITFIELD(x,8U,14U)
#define VTSS_M_AFI_TTI_PORT_QU_QU_NUM            VTSS_ENCODE_BITMASK(8U,14U)
#define VTSS_X_AFI_TTI_PORT_QU_QU_NUM(x)         VTSS_EXTRACT_BITFIELD(x,8U,14U)

/* AFI_TTI_TIMER  t_sz:1 ga:0, gw:8, ra:1, gc:512, rc:1  */
#define VTSS_AFI_TTI_TIMER(gi)    __REG(VTSS_TO_AFI,0U,gi,8U,0U,1U,512U,1U)

#define VTSS_F_AFI_TTI_TIMER_TICK_IDX(x)         VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_AFI_TTI_TIMER_TICK_IDX            VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_AFI_TTI_TIMER_TICK_IDX(x)         VTSS_EXTRACT_BITFIELD(x,0U,3U)

#define VTSS_F_AFI_TTI_TIMER_JITTER(x)           VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_AFI_TTI_TIMER_JITTER              VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_AFI_TTI_TIMER_JITTER(x)           VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_AFI_TTI_TIMER_TIMER_ENA(x)        VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_AFI_TTI_TIMER_TIMER_ENA           VTSS_BIT(6U)
#define VTSS_X_AFI_TTI_TIMER_TIMER_ENA(x)        VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_AFI_TTI_TIMER_TIMER_LEN(x)        VTSS_ENCODE_BITFIELD(x,16U,9U)
#define VTSS_M_AFI_TTI_TIMER_TIMER_LEN           VTSS_ENCODE_BITMASK(16U,9U)
#define VTSS_X_AFI_TTI_TIMER_TIMER_LEN(x)        VTSS_EXTRACT_BITFIELD(x,16U,9U)

/* AFI_TTI_FRM  t_sz:1 ga:0, gw:8, ra:2, gc:512, rc:1  */
#define VTSS_AFI_TTI_FRM(gi)      __REG(VTSS_TO_AFI,0U,gi,8U,0U,2U,512U,1U)

#define VTSS_F_AFI_TTI_FRM_FRM_PTR(x)            VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_AFI_TTI_FRM_FRM_PTR               VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_AFI_TTI_FRM_FRM_PTR(x)            VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* AFI_TTI_TICKS  t_sz:1 ga:0, gw:8, ra:3, gc:512, rc:1  */
#define VTSS_AFI_TTI_TICKS(gi)    __REG(VTSS_TO_AFI,0U,gi,8U,0U,3U,512U,1U)

#define VTSS_F_AFI_TTI_TICKS_TICK_CNT(x)         VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_AFI_TTI_TICKS_TICK_CNT            VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_AFI_TTI_TICKS_TICK_CNT(x)         VTSS_EXTRACT_BITFIELD(x,0U,9U)

#define VTSS_F_AFI_TTI_TICKS_LAST_TICK_ERA(x)    VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_AFI_TTI_TICKS_LAST_TICK_ERA       VTSS_BIT(16U)
#define VTSS_X_AFI_TTI_TICKS_LAST_TICK_ERA(x)    VTSS_EXTRACT_BITFIELD(x,16U,1U)

/* AFI_TTI_MISC_CFG  t_sz:1 ga:0, gw:8, ra:4, gc:512, rc:1  */
#define VTSS_AFI_TTI_MISC_CFG(gi) __REG(VTSS_TO_AFI,0U,gi,8U,0U,4U,512U,1U)

#define VTSS_F_AFI_TTI_MISC_CFG_INJ_CNT_ENA(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_AFI_TTI_MISC_CFG_INJ_CNT_ENA      VTSS_BIT(0U)
#define VTSS_X_AFI_TTI_MISC_CFG_INJ_CNT_ENA(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* AFI_TTI_TICK_BASE  t_sz:1 ga:6398, gw:11, ra:0, gc:1, rc:1  */
#define VTSS_AFI_TTI_TICK_BASE    __REG(VTSS_TO_AFI,6398U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_AFI_TTI_TICK_BASE_BASE_LEN(x)     VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_AFI_TTI_TICK_BASE_BASE_LEN        VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_AFI_TTI_TICK_BASE_BASE_LEN(x)     VTSS_EXTRACT_BITFIELD(x,0U,15U)

#define VTSS_F_AFI_TTI_TICK_BASE_BASE_CNT(x)     VTSS_ENCODE_BITFIELD(x,16U,15U)
#define VTSS_M_AFI_TTI_TICK_BASE_BASE_CNT        VTSS_ENCODE_BITMASK(16U,15U)
#define VTSS_X_AFI_TTI_TICK_BASE_BASE_CNT(x)     VTSS_EXTRACT_BITFIELD(x,16U,15U)

/* AFI_TTI_TICK_LEN_0_3  t_sz:1 ga:6398, gw:11, ra:1, gc:1, rc:1  */
#define VTSS_AFI_TTI_TICK_LEN_0_3 __REG(VTSS_TO_AFI,6398U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_AFI_TTI_TICK_LEN_0_3_LEN0(x)      VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_AFI_TTI_TICK_LEN_0_3_LEN0         VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_AFI_TTI_TICK_LEN_0_3_LEN0(x)      VTSS_EXTRACT_BITFIELD(x,0U,8U)

#define VTSS_F_AFI_TTI_TICK_LEN_0_3_LEN1(x)      VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_AFI_TTI_TICK_LEN_0_3_LEN1         VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_AFI_TTI_TICK_LEN_0_3_LEN1(x)      VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_AFI_TTI_TICK_LEN_0_3_LEN2(x)      VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_AFI_TTI_TICK_LEN_0_3_LEN2         VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_AFI_TTI_TICK_LEN_0_3_LEN2(x)      VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_AFI_TTI_TICK_LEN_0_3_LEN3(x)      VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_AFI_TTI_TICK_LEN_0_3_LEN3         VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_AFI_TTI_TICK_LEN_0_3_LEN3(x)      VTSS_EXTRACT_BITFIELD(x,24U,8U)

/* AFI_TTI_TICK_LEN_4_7  t_sz:1 ga:6398, gw:11, ra:2, gc:1, rc:1  */
#define VTSS_AFI_TTI_TICK_LEN_4_7 __REG(VTSS_TO_AFI,6398U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_AFI_TTI_TICK_LEN_4_7_LEN4(x)      VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_AFI_TTI_TICK_LEN_4_7_LEN4         VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_AFI_TTI_TICK_LEN_4_7_LEN4(x)      VTSS_EXTRACT_BITFIELD(x,0U,8U)

#define VTSS_F_AFI_TTI_TICK_LEN_4_7_LEN5(x)      VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_AFI_TTI_TICK_LEN_4_7_LEN5         VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_AFI_TTI_TICK_LEN_4_7_LEN5(x)      VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_AFI_TTI_TICK_LEN_4_7_LEN6(x)      VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_AFI_TTI_TICK_LEN_4_7_LEN6         VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_AFI_TTI_TICK_LEN_4_7_LEN6(x)      VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_AFI_TTI_TICK_LEN_4_7_LEN7(x)      VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_AFI_TTI_TICK_LEN_4_7_LEN7         VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_AFI_TTI_TICK_LEN_4_7_LEN7(x)      VTSS_EXTRACT_BITFIELD(x,24U,8U)

/* AFI_TTI_TICK_STATE  t_sz:1 ga:6398, gw:11, ra:3, gc:1, rc:8  */
#define VTSS_AFI_TTI_TICK_STATE(ri) __REG(VTSS_TO_AFI,6398U,0U,0U,ri,3U,1U,8U)

#define VTSS_F_AFI_TTI_TICK_STATE_TICK_CNT(x)    VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_AFI_TTI_TICK_STATE_TICK_CNT       VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_AFI_TTI_TICK_STATE_TICK_CNT(x)    VTSS_EXTRACT_BITFIELD(x,0U,8U)

#define VTSS_F_AFI_TTI_TICK_STATE_TICK_ERA(x)    VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_AFI_TTI_TICK_STATE_TICK_ERA       VTSS_BIT(16U)
#define VTSS_X_AFI_TTI_TICK_STATE_TICK_ERA(x)    VTSS_EXTRACT_BITFIELD(x,16U,1U)

/* AFI_TTI_CAL_SLOT_PTRS  t_sz:1 ga:6409, gw:17, ra:0, gc:1, rc:4  */
#define VTSS_AFI_TTI_CAL_SLOT_PTRS(ri) __REG(VTSS_TO_AFI,6409U,0U,0U,ri,0U,1U,4U)

#define VTSS_F_AFI_TTI_CAL_SLOT_PTRS_SLOT_START_PTR(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_AFI_TTI_CAL_SLOT_PTRS_SLOT_START_PTR    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_AFI_TTI_CAL_SLOT_PTRS_SLOT_START_PTR(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

#define VTSS_F_AFI_TTI_CAL_SLOT_PTRS_SLOT_END_PTR(x) VTSS_ENCODE_BITFIELD(x,16U,9U)
#define VTSS_M_AFI_TTI_CAL_SLOT_PTRS_SLOT_END_PTR    VTSS_ENCODE_BITMASK(16U,9U)
#define VTSS_X_AFI_TTI_CAL_SLOT_PTRS_SLOT_END_PTR(x) VTSS_EXTRACT_BITFIELD(x,16U,9U)

/* AFI_TTI_CAL_SLOT_CNT  t_sz:1 ga:6409, gw:17, ra:4, gc:1, rc:4  */
#define VTSS_AFI_TTI_CAL_SLOT_CNT(ri) __REG(VTSS_TO_AFI,6409U,0U,0U,ri,4U,1U,4U)

#define VTSS_F_AFI_TTI_CAL_SLOT_CNT_SLOT_CNT(x)  VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_AFI_TTI_CAL_SLOT_CNT_SLOT_CNT     VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_AFI_TTI_CAL_SLOT_CNT_SLOT_CNT(x)  VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* AFI_TTI_CAL_STATE  t_sz:1 ga:6409, gw:17, ra:8, gc:1, rc:4  */
#define VTSS_AFI_TTI_CAL_STATE(ri) __REG(VTSS_TO_AFI,6409U,0U,0U,ri,8U,1U,4U)

#define VTSS_F_AFI_TTI_CAL_STATE_SLOT_TIME_MAX(x) VTSS_ENCODE_BITFIELD(x,16U,13U)
#define VTSS_M_AFI_TTI_CAL_STATE_SLOT_TIME_MAX    VTSS_ENCODE_BITMASK(16U,13U)
#define VTSS_X_AFI_TTI_CAL_STATE_SLOT_TIME_MAX(x) VTSS_EXTRACT_BITFIELD(x,16U,13U)

#define VTSS_F_AFI_TTI_CAL_STATE_SLOT_TTI_TBL_PTR(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_AFI_TTI_CAL_STATE_SLOT_TTI_TBL_PTR    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_AFI_TTI_CAL_STATE_SLOT_TTI_TBL_PTR(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* AFI_TTI_CTRL  t_sz:1 ga:6409, gw:17, ra:12, gc:1, rc:1  */
#define VTSS_AFI_TTI_CTRL         __REG(VTSS_TO_AFI,6409U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_AFI_TTI_CTRL_TTI_ENA(x)           VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_AFI_TTI_CTRL_TTI_ENA              VTSS_BIT(0U)
#define VTSS_X_AFI_TTI_CTRL_TTI_ENA(x)           VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_AFI_TTI_CTRL_TTI_INIT(x)          VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_AFI_TTI_CTRL_TTI_INIT             VTSS_BIT(1U)
#define VTSS_X_AFI_TTI_CTRL_TTI_INIT(x)          VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_AFI_TTI_CTRL_TTI_SERIAL_ENA(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_AFI_TTI_CTRL_TTI_SERIAL_ENA       VTSS_BIT(2U)
#define VTSS_X_AFI_TTI_CTRL_TTI_SERIAL_ENA(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_AFI_TTI_CTRL_TTI_CAL_LEN(x)       VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_AFI_TTI_CTRL_TTI_CAL_LEN          VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_AFI_TTI_CTRL_TTI_CAL_LEN(x)       VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_AFI_TTI_CTRL_TTI_CSR_RSV(x)       VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_AFI_TTI_CTRL_TTI_CSR_RSV          VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_AFI_TTI_CTRL_TTI_CSR_RSV(x)       VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_AFI_TTI_CTRL_TTI_CAL_PTR(x)       VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_AFI_TTI_CTRL_TTI_CAL_PTR          VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_AFI_TTI_CTRL_TTI_CAL_PTR(x)       VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_AFI_TTI_CTRL_TTI_CAL_CNT(x)       VTSS_ENCODE_BITFIELD(x,20U,8U)
#define VTSS_M_AFI_TTI_CTRL_TTI_CAL_CNT          VTSS_ENCODE_BITMASK(20U,8U)
#define VTSS_X_AFI_TTI_CTRL_TTI_CAL_CNT(x)       VTSS_EXTRACT_BITFIELD(x,20U,8U)

/* AFI_TTI_INJ_CNT  t_sz:1 ga:6409, gw:17, ra:14, gc:1, rc:1  */
#define VTSS_AFI_TTI_INJ_CNT      __REG(VTSS_TO_AFI,6409U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_AFI_TTI_INJ_CNT_TTI_INJ_CNT(x)    VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_AFI_TTI_INJ_CNT_TTI_INJ_CNT       VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_AFI_TTI_INJ_CNT_TTI_INJ_CNT(x)    VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* AFI_TTI_RAND_STATE  t_sz:1 ga:6409, gw:17, ra:15, gc:1, rc:1  */
#define VTSS_AFI_TTI_RAND_STATE   __REG(VTSS_TO_AFI,6409U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_AFI_TTI_RAND_STATE_TTI_RAND_STATE(x) VTSS_ENCODE_BITFIELD(x,0U,18U)
#define VTSS_M_AFI_TTI_RAND_STATE_TTI_RAND_STATE    VTSS_ENCODE_BITMASK(0U,18U)
#define VTSS_X_AFI_TTI_RAND_STATE_TTI_RAND_STATE(x) VTSS_EXTRACT_BITFIELD(x,0U,18U)

/* AFI_TTI_PORT_FRM_OUT  t_sz:1 ga:6409, gw:17, ra:16, gc:1, rc:1  */
#define VTSS_AFI_TTI_PORT_FRM_OUT __REG(VTSS_TO_AFI,6409U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_AFI_TTI_PORT_FRM_OUT_TTI_FRM_OUT_MAX(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_AFI_TTI_PORT_FRM_OUT_TTI_FRM_OUT_MAX    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_AFI_TTI_PORT_FRM_OUT_TTI_FRM_OUT_MAX(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* AFI_PORT_FRM_OUT  t_sz:1 ga:6272, gw:2, ra:0, gc:35, rc:1  */
#define VTSS_AFI_PORT_FRM_OUT(gi) __REG(VTSS_TO_AFI,6272U,gi,2U,0U,0U,35U,1U)

#define VTSS_F_AFI_PORT_FRM_OUT_FRM_OUT_CNT(x)   VTSS_ENCODE_BITFIELD(x,16U,11U)
#define VTSS_M_AFI_PORT_FRM_OUT_FRM_OUT_CNT      VTSS_ENCODE_BITMASK(16U,11U)
#define VTSS_X_AFI_PORT_FRM_OUT_FRM_OUT_CNT(x)   VTSS_EXTRACT_BITFIELD(x,16U,11U)

/* AFI_PORT_CFG  t_sz:1 ga:6272, gw:2, ra:1, gc:35, rc:1  */
#define VTSS_AFI_PORT_CFG(gi)     __REG(VTSS_TO_AFI,6272U,gi,2U,0U,1U,35U,1U)

#define VTSS_F_AFI_PORT_CFG_FRM_OUT_MAX(x)       VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_AFI_PORT_CFG_FRM_OUT_MAX          VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_AFI_PORT_CFG_FRM_OUT_MAX(x)       VTSS_EXTRACT_BITFIELD(x,0U,10U)

#define VTSS_F_AFI_PORT_CFG_FC_SKIP_TTI_INJ(x)   VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_AFI_PORT_CFG_FC_SKIP_TTI_INJ      VTSS_BIT(16U)
#define VTSS_X_AFI_PORT_CFG_FC_SKIP_TTI_INJ(x)   VTSS_EXTRACT_BITFIELD(x,16U,1U)

/* ANA_AC_RAM_CTRL_RAM_INIT  t_sz:1 ga:50500, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_RAM_CTRL_RAM_INIT __REG(VTSS_TO_ANA_AC,50500U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_RAM_CTRL_RAM_INIT_RAM_TEST_OPT(x) VTSS_ENCODE_BITFIELD(x,2U,3U)
#define VTSS_M_ANA_AC_RAM_CTRL_RAM_INIT_RAM_TEST_OPT    VTSS_ENCODE_BITMASK(2U,3U)
#define VTSS_X_ANA_AC_RAM_CTRL_RAM_INIT_RAM_TEST_OPT(x) VTSS_EXTRACT_BITFIELD(x,2U,3U)

#define VTSS_F_ANA_AC_RAM_CTRL_RAM_INIT_RAM_INIT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_RAM_CTRL_RAM_INIT_RAM_INIT    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_RAM_CTRL_RAM_INIT_RAM_INIT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_RAM_CTRL_RAM_INIT_RAM_CFG_HOOK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_RAM_CTRL_RAM_INIT_RAM_CFG_HOOK    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_RAM_CTRL_RAM_INIT_RAM_CFG_HOOK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_COREMEM_CM_ADDR  t_sz:1 ga:50501, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_COREMEM_CM_ADDR __REG(VTSS_TO_ANA_AC,50501U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_COREMEM_CM_ADDR_CM_ADDR(x) (x)
#define VTSS_M_ANA_AC_COREMEM_CM_ADDR_CM_ADDR    0xffffffffU
#define VTSS_X_ANA_AC_COREMEM_CM_ADDR_CM_ADDR(x) (x)


/* ANA_AC_COREMEM_CM_DATA_WR  t_sz:1 ga:50501, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_ANA_AC_COREMEM_CM_DATA_WR __REG(VTSS_TO_ANA_AC,50501U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ANA_AC_COREMEM_CM_DATA_WR_CM_DATA_WR(x) (x)
#define VTSS_M_ANA_AC_COREMEM_CM_DATA_WR_CM_DATA_WR    0xffffffffU
#define VTSS_X_ANA_AC_COREMEM_CM_DATA_WR_CM_DATA_WR(x) (x)


/* ANA_AC_COREMEM_CM_DATA_RD  t_sz:1 ga:50501, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_ANA_AC_COREMEM_CM_DATA_RD __REG(VTSS_TO_ANA_AC,50501U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_ANA_AC_COREMEM_CM_DATA_RD_CM_DATA_RD(x) (x)
#define VTSS_M_ANA_AC_COREMEM_CM_DATA_RD_CM_DATA_RD    0xffffffffU
#define VTSS_X_ANA_AC_COREMEM_CM_DATA_RD_CM_DATA_RD(x) (x)


/* ANA_AC_COREMEM_CM_OP  t_sz:1 ga:50501, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_ANA_AC_COREMEM_CM_OP __REG(VTSS_TO_ANA_AC,50501U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_ANA_AC_COREMEM_CM_OP_CM_OP(x)     VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_AC_COREMEM_CM_OP_CM_OP        VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_AC_COREMEM_CM_OP_CM_OP(x)     VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_AC_PS_COMMON_MISC_CTRL  t_sz:1 ga:50720, gw:88, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_MISC_CTRL __REG(VTSS_TO_ANA_AC,50720U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_MISC_CTRL_EXT_CPU_PORT_NUM(x) VTSS_ENCODE_BITFIELD(x,9U,7U)
#define VTSS_M_ANA_AC_PS_COMMON_MISC_CTRL_EXT_CPU_PORT_NUM    VTSS_ENCODE_BITMASK(9U,7U)
#define VTSS_X_ANA_AC_PS_COMMON_MISC_CTRL_EXT_CPU_PORT_NUM(x) VTSS_EXTRACT_BITFIELD(x,9U,7U)

#define VTSS_F_ANA_AC_PS_COMMON_MISC_CTRL_EXT_CPU_TO_CPU_KILL_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_MISC_CTRL_EXT_CPU_TO_CPU_KILL_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_PS_COMMON_MISC_CTRL_EXT_CPU_TO_CPU_KILL_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_MISC_CTRL_USE_VID_AS_ISDX_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_MISC_CTRL_USE_VID_AS_ISDX_ENA    VTSS_BIT(8U)
#define VTSS_X_ANA_AC_PS_COMMON_MISC_CTRL_USE_VID_AS_ISDX_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_MISC_CTRL_CMAC_FLOOD_DP_INC(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_ANA_AC_PS_COMMON_MISC_CTRL_CMAC_FLOOD_DP_INC    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_ANA_AC_PS_COMMON_MISC_CTRL_CMAC_FLOOD_DP_INC(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_ANA_AC_PS_COMMON_MISC_CTRL_CPU_TO_CPU_KILL_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_MISC_CTRL_CPU_TO_CPU_KILL_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_PS_COMMON_MISC_CTRL_CPU_TO_CPU_KILL_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* ANA_AC_PS_COMMON_PS_COMMON_CFG  t_sz:1 ga:50720, gw:88, ra:1, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_PS_COMMON_CFG __REG(VTSS_TO_ANA_AC,50720U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_PS_COMMON_CFG_SRC_LOOKUP_LPORT_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_PS_COMMON_CFG_SRC_LOOKUP_LPORT_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_AC_PS_COMMON_PS_COMMON_CFG_SRC_LOOKUP_LPORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_PS_COMMON_CFG_USE_PGID_AS_ISDX(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_PS_COMMON_CFG_USE_PGID_AS_ISDX    VTSS_BIT(4U)
#define VTSS_X_ANA_AC_PS_COMMON_PS_COMMON_CFG_USE_PGID_AS_ISDX(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_PS_COMMON_CFG_CSD_LOOKUP_SEL(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_ANA_AC_PS_COMMON_PS_COMMON_CFG_CSD_LOOKUP_SEL    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_ANA_AC_PS_COMMON_PS_COMMON_CFG_CSD_LOOKUP_SEL(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_ANA_AC_PS_COMMON_PS_COMMON_CFG_SFLOW_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_PS_COMMON_CFG_SFLOW_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_PS_COMMON_PS_COMMON_CFG_SFLOW_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_PS_COMMON_CFG_SRC_LOOKUP_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_PS_COMMON_CFG_SRC_LOOKUP_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_PS_COMMON_PS_COMMON_CFG_SRC_LOOKUP_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_PS_COMMON_SFLOW_CFG  t_sz:1 ga:50720, gw:88, ra:2, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_SFLOW_CFG __REG(VTSS_TO_ANA_AC,50720U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_SFLOW_CFG_SFLOW_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_ANA_AC_PS_COMMON_SFLOW_CFG_SFLOW_CPU_QU    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_ANA_AC_PS_COMMON_SFLOW_CFG_SFLOW_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

/* ANA_AC_PS_COMMON_SFLOW_RESET_CTRL  t_sz:1 ga:50720, gw:88, ra:3, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_SFLOW_RESET_CTRL __REG(VTSS_TO_ANA_AC,50720U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_SFLOW_RESET_CTRL_SFLOW_FRAME_RESET_SHOT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_SFLOW_RESET_CTRL_SFLOW_FRAME_RESET_SHOT    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_PS_COMMON_SFLOW_RESET_CTRL_SFLOW_FRAME_RESET_SHOT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_PS_COMMON_PHYS_SRC_AGGR_CFG  t_sz:1 ga:50720, gw:88, ra:4, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_PHYS_SRC_AGGR_CFG __REG(VTSS_TO_ANA_AC,50720U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_PHYS_SRC_AGGR_CFG_PHYS_SRC_AGGR_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_ANA_AC_PS_COMMON_PHYS_SRC_AGGR_CFG_PHYS_SRC_AGGR_MASK    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_ANA_AC_PS_COMMON_PHYS_SRC_AGGR_CFG_PHYS_SRC_AGGR_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* ANA_AC_PS_COMMON_STACK_CFG  t_sz:1 ga:50720, gw:88, ra:7, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_STACK_CFG __REG(VTSS_TO_ANA_AC,50720U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_STACK_CFG_STACK_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_ANA_AC_PS_COMMON_STACK_CFG_STACK_MASK    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_ANA_AC_PS_COMMON_STACK_CFG_STACK_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* ANA_AC_PS_COMMON_STACK_A_CFG  t_sz:1 ga:50720, gw:88, ra:10, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_STACK_A_CFG __REG(VTSS_TO_ANA_AC,50720U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_STACK_A_CFG_STACK_A_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_ANA_AC_PS_COMMON_STACK_A_CFG_STACK_A_MASK    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_ANA_AC_PS_COMMON_STACK_A_CFG_STACK_A_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* ANA_AC_PS_COMMON_OWN_UPSID  t_sz:1 ga:50720, gw:88, ra:13, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_OWN_UPSID __REG(VTSS_TO_ANA_AC,50720U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_OWN_UPSID_OWN_UPSID(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_ANA_AC_PS_COMMON_OWN_UPSID_OWN_UPSID    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_ANA_AC_PS_COMMON_OWN_UPSID_OWN_UPSID(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* ANA_AC_PS_COMMON_COMMON_VSTAX_CFG  t_sz:1 ga:50720, gw:88, ra:16, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG __REG(VTSS_TO_ANA_AC,50720U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_ISDX_STAT_DIS(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_ISDX_STAT_DIS    VTSS_BIT(25U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_ISDX_STAT_DIS(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_ALLOW_UPSID_CPU_OR_INT_PN_ENA(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_ALLOW_UPSID_CPU_OR_INT_PN_ENA    VTSS_BIT(24U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_ALLOW_UPSID_CPU_OR_INT_PN_ENA(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_ALL_FWD_LOGICAL_ENA(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_ALL_FWD_LOGICAL_ENA    VTSS_BIT(23U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_ALL_FWD_LOGICAL_ENA(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_MC_SRC_UPDATE_ENA(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_MC_SRC_UPDATE_ENA    VTSS_BIT(22U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_MC_SRC_UPDATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_UC_SRC_UPDATE_ENA(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_UC_SRC_UPDATE_ENA    VTSS_BIT(21U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_UC_SRC_UPDATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_MC_SRC_LRN_SKIP_ENA(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_MC_SRC_LRN_SKIP_ENA    VTSS_BIT(20U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_MC_SRC_LRN_SKIP_ENA(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_UC_SRC_LRN_SKIP_ENA(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_UC_SRC_LRN_SKIP_ENA    VTSS_BIT(19U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_UC_SRC_LRN_SKIP_ENA(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MC_ROUTE_TO_STACK_LINK_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,2U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MC_ROUTE_TO_STACK_LINK_ENA    VTSS_ENCODE_BITMASK(17U,2U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MC_ROUTE_TO_STACK_LINK_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,2U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_LOGICAL_LLOOKUP_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_LOGICAL_LLOOKUP_ENA    VTSS_BIT(16U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_LOGICAL_LLOOKUP_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_GLAG_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_GLAG_ENA    VTSS_BIT(15U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_GLAG_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_TTL_KEEP_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_TTL_KEEP_ENA    VTSS_BIT(14U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_TTL_KEEP_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_USE_CM_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_USE_CM_ENA    VTSS_BIT(13U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_USE_CM_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MC_LLOOKUP_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MC_LLOOKUP_ENA    VTSS_BIT(12U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MC_LLOOKUP_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MC_LLOOKUP_NON_FLOOD_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MC_LLOOKUP_NON_FLOOD_ENA    VTSS_BIT(11U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MC_LLOOKUP_NON_FLOOD_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_FWD_ERR_QU(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_FWD_ERR_QU    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_FWD_ERR_QU(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MISC_DSCP_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MISC_DSCP_ENA    VTSS_BIT(6U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MISC_DSCP_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MISC_ISDX_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MISC_ISDX_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MISC_ISDX_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

/* ANA_AC_PS_COMMON_COMMON_EQUAL_STACK_LINK_TTL_CFG  t_sz:1 ga:50720, gw:88, ra:17, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_COMMON_EQUAL_STACK_LINK_TTL_CFG __REG(VTSS_TO_ANA_AC,50720U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_EQUAL_STACK_LINK_TTL_CFG_VSTAX2_EQUAL_STACK_LINKS_FLOOD_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_EQUAL_STACK_LINK_TTL_CFG_VSTAX2_EQUAL_STACK_LINKS_FLOOD_ENA    VTSS_BIT(8U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_EQUAL_STACK_LINK_TTL_CFG_VSTAX2_EQUAL_STACK_LINKS_FLOOD_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_EQUAL_STACK_LINK_TTL_CFG_VSTAX2_EQUAL_STACK_LINK_TTL_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_EQUAL_STACK_LINK_TTL_CFG_VSTAX2_EQUAL_STACK_LINK_TTL_VAL    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_EQUAL_STACK_LINK_TTL_CFG_VSTAX2_EQUAL_STACK_LINK_TTL_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* ANA_AC_PS_COMMON_VSTAX_CTRL  t_sz:1 ga:50720, gw:88, ra:18, gc:1, rc:30  */
#define VTSS_ANA_AC_PS_COMMON_VSTAX_CTRL(ri) __REG(VTSS_TO_ANA_AC,50720U,0U,0U,ri,18U,1U,30U)

#define VTSS_F_ANA_AC_PS_COMMON_VSTAX_CTRL_VSTAX2_STACK_PORT_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_VSTAX_CTRL_VSTAX2_STACK_PORT_MODE    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_PS_COMMON_VSTAX_CTRL_VSTAX2_STACK_PORT_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_PS_COMMON_VSTAX_GMIRROR_CFG  t_sz:1 ga:50720, gw:88, ra:83, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_VSTAX_GMIRROR_CFG __REG(VTSS_TO_ANA_AC,50720U,0U,0U,0U,83U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_VSTAX_GMIRROR_CFG_GMIRROR_PORT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_ANA_AC_PS_COMMON_VSTAX_GMIRROR_CFG_GMIRROR_PORT_MASK    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_ANA_AC_PS_COMMON_VSTAX_GMIRROR_CFG_GMIRROR_PORT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* ANA_AC_PS_COMMON_CPU_CFG  t_sz:1 ga:50720, gw:88, ra:86, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_CPU_CFG __REG(VTSS_TO_ANA_AC,50720U,0U,0U,0U,86U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_CPU_CFG_ONE_CPU_COPY_ONLY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_PS_COMMON_CPU_CFG_ONE_CPU_COPY_ONLY_MASK    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_PS_COMMON_CPU_CFG_ONE_CPU_COPY_ONLY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_PS_COMMON_PS_DBG_CTRL  t_sz:1 ga:50720, gw:88, ra:87, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_PS_DBG_CTRL __REG(VTSS_TO_ANA_AC,50720U,0U,0U,0U,87U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_PS_DBG_CTRL_CPU_QU_ZERO_DST(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_ANA_AC_PS_COMMON_PS_DBG_CTRL_CPU_QU_ZERO_DST    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_ANA_AC_PS_COMMON_PS_DBG_CTRL_CPU_QU_ZERO_DST(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_ANA_AC_PS_COMMON_PS_DBG_CTRL_ZERO_DST_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_PS_DBG_CTRL_ZERO_DST_REDIR_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_PS_COMMON_PS_DBG_CTRL_ZERO_DST_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_MIRROR_PROBE_PROBE_CFG  t_sz:1 ga:50808, gw:8, ra:0, gc:3, rc:1  */
#define VTSS_ANA_AC_MIRROR_PROBE_PROBE_CFG(gi) __REG(VTSS_TO_ANA_AC,50808U,gi,8U,0U,0U,3U,1U)

#define VTSS_F_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_RX_CPU_AND_VD(x) VTSS_ENCODE_BITFIELD(x,27U,5U)
#define VTSS_M_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_RX_CPU_AND_VD    VTSS_ENCODE_BITMASK(27U,5U)
#define VTSS_X_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_RX_CPU_AND_VD(x) VTSS_EXTRACT_BITFIELD(x,27U,5U)

#define VTSS_F_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_CPU_SET(x) VTSS_ENCODE_BITFIELD(x,19U,8U)
#define VTSS_M_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_CPU_SET    VTSS_ENCODE_BITMASK(19U,8U)
#define VTSS_X_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_CPU_SET(x) VTSS_EXTRACT_BITFIELD(x,19U,8U)

#define VTSS_F_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_VID(x) VTSS_ENCODE_BITFIELD(x,6U,13U)
#define VTSS_M_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_VID    VTSS_ENCODE_BITMASK(6U,13U)
#define VTSS_X_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_VID(x) VTSS_EXTRACT_BITFIELD(x,6U,13U)

#define VTSS_F_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_VLAN_MODE(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_VLAN_MODE    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_VLAN_MODE(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_MAC_MODE(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_MAC_MODE    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_MAC_MODE(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_DIRECTION(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_DIRECTION    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_DIRECTION(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_AC_MIRROR_PROBE_PROBE_CFG2  t_sz:1 ga:50808, gw:8, ra:1, gc:3, rc:1  */
#define VTSS_ANA_AC_MIRROR_PROBE_PROBE_CFG2(gi) __REG(VTSS_TO_ANA_AC,50808U,gi,8U,0U,1U,3U,1U)

#define VTSS_F_ANA_AC_MIRROR_PROBE_PROBE_CFG2_PROBE_PHYS_RX_PORT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_MIRROR_PROBE_PROBE_CFG2_PROBE_PHYS_RX_PORT    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_MIRROR_PROBE_PROBE_CFG2_PROBE_PHYS_RX_PORT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_MIRROR_PROBE_PROBE_CFG2_MIRROR_CPU_INJECT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_MIRROR_PROBE_PROBE_CFG2_MIRROR_CPU_INJECT_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_MIRROR_PROBE_PROBE_CFG2_MIRROR_CPU_INJECT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_MIRROR_PROBE_PROBE_PORT_CFG  t_sz:1 ga:50808, gw:8, ra:2, gc:3, rc:1  */
#define VTSS_ANA_AC_MIRROR_PROBE_PROBE_PORT_CFG(gi) __REG(VTSS_TO_ANA_AC,50808U,gi,8U,0U,2U,3U,1U)

#define VTSS_F_ANA_AC_MIRROR_PROBE_PROBE_PORT_CFG_PROBE_PORT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_ANA_AC_MIRROR_PROBE_PROBE_PORT_CFG_PROBE_PORT_MASK    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_ANA_AC_MIRROR_PROBE_PROBE_PORT_CFG_PROBE_PORT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* ANA_AC_AGGR_AGGR_CFG  t_sz:1 ga:50560, gw:4, ra:0, gc:16, rc:1  */
#define VTSS_ANA_AC_AGGR_AGGR_CFG(gi) __REG(VTSS_TO_ANA_AC,50560U,gi,4U,0U,0U,16U,1U)

#define VTSS_F_ANA_AC_AGGR_AGGR_CFG_PORT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_ANA_AC_AGGR_AGGR_CFG_PORT_MASK    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_ANA_AC_AGGR_AGGR_CFG_PORT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* ANA_AC_SRC_SRC_CFG  t_sz:1 ga:50432, gw:1, ra:0, gc:67, rc:1  */
#define VTSS_ANA_AC_SRC_SRC_CFG(gi) __REG(VTSS_TO_ANA_AC,50432U,gi,1U,0U,0U,67U,1U)

#define VTSS_F_ANA_AC_SRC_SRC_CFG_PORT_MASK(x)   VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_ANA_AC_SRC_SRC_CFG_PORT_MASK      VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_ANA_AC_SRC_SRC_CFG_PORT_MASK(x)   VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* ANA_AC_SFLOW_SFLOW_CTRL  t_sz:1 ga:50624, gw:2, ra:0, gc:30, rc:1  */
#define VTSS_ANA_AC_SFLOW_SFLOW_CTRL(gi) __REG(VTSS_TO_ANA_AC,50624U,gi,2U,0U,0U,30U,1U)

#define VTSS_F_ANA_AC_SFLOW_SFLOW_CTRL_SFLOW_PRBS(x) VTSS_ENCODE_BITFIELD(x,17U,15U)
#define VTSS_M_ANA_AC_SFLOW_SFLOW_CTRL_SFLOW_PRBS    VTSS_ENCODE_BITMASK(17U,15U)
#define VTSS_X_ANA_AC_SFLOW_SFLOW_CTRL_SFLOW_PRBS(x) VTSS_EXTRACT_BITFIELD(x,17U,15U)

#define VTSS_F_ANA_AC_SFLOW_SFLOW_CTRL_SFLOW_DIR_SEL(x) VTSS_ENCODE_BITFIELD(x,15U,2U)
#define VTSS_M_ANA_AC_SFLOW_SFLOW_CTRL_SFLOW_DIR_SEL    VTSS_ENCODE_BITMASK(15U,2U)
#define VTSS_X_ANA_AC_SFLOW_SFLOW_CTRL_SFLOW_DIR_SEL(x) VTSS_EXTRACT_BITFIELD(x,15U,2U)

#define VTSS_F_ANA_AC_SFLOW_SFLOW_CTRL_SFLOW_SAMPLE_RATE(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_ANA_AC_SFLOW_SFLOW_CTRL_SFLOW_SAMPLE_RATE    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_ANA_AC_SFLOW_SFLOW_CTRL_SFLOW_SAMPLE_RATE(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* ANA_AC_SFLOW_SFLOW_CNT  t_sz:1 ga:50624, gw:2, ra:1, gc:30, rc:1  */
#define VTSS_ANA_AC_SFLOW_SFLOW_CNT(gi) __REG(VTSS_TO_ANA_AC,50624U,gi,2U,0U,1U,30U,1U)

#define VTSS_F_ANA_AC_SFLOW_SFLOW_CNT_SFLOW_SAMPLE_CNT(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_ANA_AC_SFLOW_SFLOW_CNT_SFLOW_SAMPLE_CNT    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_ANA_AC_SFLOW_SFLOW_CNT_SFLOW_SAMPLE_CNT(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_ANA_AC_SFLOW_SFLOW_CNT_SFLOW_FRAME_FWD_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_ANA_AC_SFLOW_SFLOW_CNT_SFLOW_FRAME_FWD_CNT    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_ANA_AC_SFLOW_SFLOW_CNT_SFLOW_FRAME_FWD_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* ANA_AC_UPSID_STACK_LINK_EQUAL_COST_CFG  t_sz:1 ga:36992, gw:4, ra:0, gc:32, rc:1  */
#define VTSS_ANA_AC_UPSID_STACK_LINK_EQUAL_COST_CFG(gi) __REG(VTSS_TO_ANA_AC,36992U,gi,4U,0U,0U,32U,1U)

#define VTSS_F_ANA_AC_UPSID_STACK_LINK_EQUAL_COST_CFG_STACK_LINK_EQUAL_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_UPSID_STACK_LINK_EQUAL_COST_CFG_STACK_LINK_EQUAL_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_UPSID_STACK_LINK_EQUAL_COST_CFG_STACK_LINK_EQUAL_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_UPSID_UPSID_CFG  t_sz:1 ga:36992, gw:4, ra:1, gc:32, rc:1  */
#define VTSS_ANA_AC_UPSID_UPSID_CFG(gi) __REG(VTSS_TO_ANA_AC,36992U,gi,4U,0U,1U,32U,1U)

#define VTSS_F_ANA_AC_UPSID_UPSID_CFG_UPSID_PORT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_ANA_AC_UPSID_UPSID_CFG_UPSID_PORT_MASK    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_ANA_AC_UPSID_UPSID_CFG_UPSID_PORT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* ANA_AC_GLAG_MBR_CNT_CFG  t_sz:1 ga:50272, gw:1, ra:0, gc:32, rc:1  */
#define VTSS_ANA_AC_GLAG_MBR_CNT_CFG(gi) __REG(VTSS_TO_ANA_AC,50272U,gi,1U,0U,0U,32U,1U)

#define VTSS_F_ANA_AC_GLAG_MBR_CNT_CFG_GLAG_MBR_CNT(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_ANA_AC_GLAG_MBR_CNT_CFG_GLAG_MBR_CNT    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_ANA_AC_GLAG_MBR_CNT_CFG_GLAG_MBR_CNT(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

/* ANA_AC_PGID_PGID_CFG  t_sz:1 ga:32768, gw:4, ra:0, gc:1054, rc:1  */
#define VTSS_ANA_AC_PGID_PGID_CFG(gi) __REG(VTSS_TO_ANA_AC,32768U,gi,4U,0U,0U,1054U,1U)

#define VTSS_F_ANA_AC_PGID_PGID_CFG_PORT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_ANA_AC_PGID_PGID_CFG_PORT_MASK    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_ANA_AC_PGID_PGID_CFG_PORT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* ANA_AC_PGID_PGID_MISC_CFG  t_sz:1 ga:32768, gw:4, ra:3, gc:1054, rc:1  */
#define VTSS_ANA_AC_PGID_PGID_MISC_CFG(gi) __REG(VTSS_TO_ANA_AC,32768U,gi,4U,0U,3U,1054U,1U)

#define VTSS_F_ANA_AC_PGID_PGID_MISC_CFG_OBEY_VLAN(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_AC_PGID_PGID_MISC_CFG_OBEY_VLAN    VTSS_BIT(7U)
#define VTSS_X_ANA_AC_PGID_PGID_MISC_CFG_OBEY_VLAN(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_AC_PGID_PGID_MISC_CFG_PGID_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_ANA_AC_PGID_PGID_MISC_CFG_PGID_CPU_QU    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_ANA_AC_PGID_PGID_MISC_CFG_PGID_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_ANA_AC_PGID_PGID_MISC_CFG_STACK_TYPE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_PGID_PGID_MISC_CFG_STACK_TYPE_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_PGID_PGID_MISC_CFG_STACK_TYPE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_PGID_PGID_MISC_CFG_PGID_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_PGID_PGID_MISC_CFG_PGID_CPU_COPY_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_PGID_PGID_MISC_CFG_PGID_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_CSD_CSD_CFG  t_sz:1 ga:0, gw:4, ra:0, gc:4096, rc:1  */
#define VTSS_ANA_AC_CSD_CSD_CFG(gi) __REG(VTSS_TO_ANA_AC,0U,gi,4U,0U,0U,4096U,1U)

#define VTSS_F_ANA_AC_CSD_CSD_CFG_PORT_MASK(x)   VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_ANA_AC_CSD_CSD_CFG_PORT_MASK      VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_ANA_AC_CSD_CSD_CFG_PORT_MASK(x)   VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* ANA_AC_LAG_RST_LAG_RST_CFG  t_sz:1 ga:50528, gw:4, ra:0, gc:8, rc:1  */
#define VTSS_ANA_AC_LAG_RST_LAG_RST_CFG(gi) __REG(VTSS_TO_ANA_AC,50528U,gi,4U,0U,0U,8U,1U)

#define VTSS_F_ANA_AC_LAG_RST_LAG_RST_CFG_PORT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_ANA_AC_LAG_RST_LAG_RST_CFG_PORT_MASK    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_ANA_AC_LAG_RST_LAG_RST_CFG_PORT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* ANA_AC_PS_STICKY_STICKY  t_sz:1 ga:50505, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_STICKY_STICKY __REG(VTSS_TO_ANA_AC,50505U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_ACL_CPU_DIS_STICKY(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_ACL_CPU_DIS_STICKY    VTSS_BIT(27U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_ACL_CPU_DIS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_FV_LAG_CONTRIB_STICKY(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_FV_LAG_CONTRIB_STICKY    VTSS_BIT(26U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_FV_LAG_CONTRIB_STICKY(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_CSD_CONTRIB_STICKY(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_CSD_CONTRIB_STICKY    VTSS_BIT(25U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_CSD_CONTRIB_STICKY(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_ACL_REDIR_STICKY(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_ACL_REDIR_STICKY    VTSS_BIT(24U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_ACL_REDIR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_PROBE_STICKY(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_PROBE_STICKY    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_PROBE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_ZERO_DST_STICKY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_ZERO_DST_STICKY    VTSS_BIT(17U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_ZERO_DST_STICKY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_FRAME_FWD_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_FRAME_FWD_STICKY    VTSS_BIT(16U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_FRAME_FWD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_SFLOW_CAND_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_SFLOW_CAND_STICKY    VTSS_BIT(15U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_SFLOW_CAND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_SFLOW_DST_SAMPLE_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_SFLOW_DST_SAMPLE_STICKY    VTSS_BIT(14U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_SFLOW_DST_SAMPLE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_SFLOW_SRC_SAMPLE_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_SFLOW_SRC_SAMPLE_STICKY    VTSS_BIT(13U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_SFLOW_SRC_SAMPLE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_SFLOW_SAMPLE_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_SFLOW_SAMPLE_STICKY    VTSS_BIT(12U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_SFLOW_SAMPLE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_GLAG_CONTRIB_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_GLAG_CONTRIB_STICKY    VTSS_BIT(9U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_GLAG_CONTRIB_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_SRC_CONTRIB_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_SRC_CONTRIB_STICKY    VTSS_BIT(8U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_SRC_CONTRIB_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_PGID_CPU_MASK_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_PGID_CPU_MASK_STICKY    VTSS_BIT(7U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_PGID_CPU_MASK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_NO_L2_L3_FWD_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_NO_L2_L3_FWD_STICKY    VTSS_BIT(6U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_NO_L2_L3_FWD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_IP6_MC_CTRL_FLOOD_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_IP6_MC_CTRL_FLOOD_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_IP6_MC_CTRL_FLOOD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_IP6_MC_DATA_FLOOD_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_IP6_MC_DATA_FLOOD_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_IP6_MC_DATA_FLOOD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_IP4_MC_CTRL_FLOOD_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_IP4_MC_CTRL_FLOOD_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_IP4_MC_CTRL_FLOOD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_IP4_MC_DATA_FLOOD_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_IP4_MC_DATA_FLOOD_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_IP4_MC_DATA_FLOOD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_L2_MC_FLOOD_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_L2_MC_FLOOD_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_L2_MC_FLOOD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_UC_FLOOD_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_UC_FLOOD_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_UC_FLOOD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_PS_STICKY_MASK_STICKY_MASK  t_sz:1 ga:50832, gw:16, ra:0, gc:4, rc:1  */
#define VTSS_ANA_AC_PS_STICKY_MASK_STICKY_MASK(gi) __REG(VTSS_TO_ANA_AC,50832U,gi,16U,0U,0U,4U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_ACL_CPU_DIS_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_ACL_CPU_DIS_STICKY_MASK    VTSS_BIT(27U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_ACL_CPU_DIS_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_FV_LAG_CONTRIB_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_FV_LAG_CONTRIB_STICKY_MASK    VTSS_BIT(26U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_FV_LAG_CONTRIB_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_CSD_CONTRIB_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_CSD_CONTRIB_STICKY_MASK    VTSS_BIT(25U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_CSD_CONTRIB_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_PROBE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_PROBE_STICKY_MASK    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_PROBE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_ZERO_DST_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_ZERO_DST_STICKY_MASK    VTSS_BIT(17U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_ZERO_DST_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_FRAME_FWD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_FRAME_FWD_STICKY_MASK    VTSS_BIT(16U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_FRAME_FWD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_CAND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_CAND_STICKY_MASK    VTSS_BIT(15U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_CAND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_DST_SAMPLE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_DST_SAMPLE_STICKY_MASK    VTSS_BIT(14U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_DST_SAMPLE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_SRC_SAMPLE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_SRC_SAMPLE_STICKY_MASK    VTSS_BIT(13U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_SRC_SAMPLE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_SAMPLE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_SAMPLE_STICKY_MASK    VTSS_BIT(12U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_SAMPLE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_GLAG_CONTRIB_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_GLAG_CONTRIB_STICKY_MASK    VTSS_BIT(9U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_GLAG_CONTRIB_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SRC_CONTRIB_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SRC_CONTRIB_STICKY_MASK    VTSS_BIT(8U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SRC_CONTRIB_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_PGID_CPU_MASK_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_PGID_CPU_MASK_STICKY_MASK    VTSS_BIT(7U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_PGID_CPU_MASK_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_NO_L2_L3_FWD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_NO_L2_L3_FWD_STICKY_MASK    VTSS_BIT(6U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_NO_L2_L3_FWD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP6_MC_CTRL_FLOOD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP6_MC_CTRL_FLOOD_STICKY_MASK    VTSS_BIT(5U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP6_MC_CTRL_FLOOD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP6_MC_DATA_FLOOD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP6_MC_DATA_FLOOD_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP6_MC_DATA_FLOOD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP4_MC_CTRL_FLOOD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP4_MC_CTRL_FLOOD_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP4_MC_CTRL_FLOOD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP4_MC_DATA_FLOOD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP4_MC_DATA_FLOOD_STICKY_MASK    VTSS_BIT(2U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP4_MC_DATA_FLOOD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_L2_MC_FLOOD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_L2_MC_FLOOD_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_L2_MC_FLOOD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_UC_FLOOD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_UC_FLOOD_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_UC_FLOOD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_FRER_GEN_FRER_GEN  t_sz:1 ga:37888, gw:1, ra:0, gc:1024, rc:1  */
#define VTSS_ANA_AC_FRER_GEN_FRER_GEN(gi) __REG(VTSS_TO_ANA_AC,37888U,gi,1U,0U,0U,1024U,1U)

#define VTSS_F_ANA_AC_FRER_GEN_FRER_GEN_RESET(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_FRER_GEN_FRER_GEN_RESET    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_FRER_GEN_FRER_GEN_RESET(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_FRER_GEN_FRER_GEN_ENABLE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_FRER_GEN_FRER_GEN_ENABLE    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_FRER_GEN_FRER_GEN_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_FRER_GEN_STATE_ACC_FRER_GEN_STATE_ACC  t_sz:1 ga:50506, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_FRER_GEN_STATE_ACC_FRER_GEN_STATE_ACC __REG(VTSS_TO_ANA_AC,50506U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_FRER_GEN_STATE_ACC_FRER_GEN_STATE_ACC_ADDR(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_ANA_AC_FRER_GEN_STATE_ACC_FRER_GEN_STATE_ACC_ADDR    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_ANA_AC_FRER_GEN_STATE_ACC_FRER_GEN_STATE_ACC_ADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* ANA_AC_FRER_GEN_STATE_FRER_GEN_STATE  t_sz:1 ga:50499, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_FRER_GEN_STATE_FRER_GEN_STATE __REG(VTSS_TO_ANA_AC,50499U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_FRER_GEN_STATE_FRER_GEN_STATE_SEQ_NO(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_AC_FRER_GEN_STATE_FRER_GEN_STATE_SEQ_NO    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_AC_FRER_GEN_STATE_FRER_GEN_STATE_SEQ_NO(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_AC_TSN_SF_TSN_SF  t_sz:1 ga:50507, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_TSN_SF_TSN_SF __REG(VTSS_TO_ANA_AC,50507U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_TSN_SF_TSN_SF_MAX_SDU_CNT_INCL_BLOCKED(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_AC_TSN_SF_TSN_SF_MAX_SDU_CNT_INCL_BLOCKED    VTSS_BIT(10U)
#define VTSS_X_ANA_AC_TSN_SF_TSN_SF_MAX_SDU_CNT_INCL_BLOCKED(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_AC_TSN_SF_TSN_SF_TSN_STREAM_BLOCK_OVERSIZE_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_AC_TSN_SF_TSN_SF_TSN_STREAM_BLOCK_OVERSIZE_STICKY    VTSS_BIT(9U)
#define VTSS_X_ANA_AC_TSN_SF_TSN_SF_TSN_STREAM_BLOCK_OVERSIZE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_AC_TSN_SF_TSN_SF_PORT_NUM(x)  VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_ANA_AC_TSN_SF_TSN_SF_PORT_NUM     VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_ANA_AC_TSN_SF_TSN_SF_PORT_NUM(x)  VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* ANA_AC_TSN_SF_CFG_TSN_SF_CFG  t_sz:1 ga:37120, gw:1, ra:0, gc:256, rc:1  */
#define VTSS_ANA_AC_TSN_SF_CFG_TSN_SF_CFG(gi) __REG(VTSS_TO_ANA_AC,37120U,gi,1U,0U,0U,256U,1U)

#define VTSS_F_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_POL_ON_EOF(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_POL_ON_EOF    VTSS_BIT(31U)
#define VTSS_X_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_POL_ON_EOF(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_SGID(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_SGID    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_SGID(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_MAX_SDU(x) VTSS_ENCODE_BITFIELD(x,2U,14U)
#define VTSS_M_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_MAX_SDU    VTSS_ENCODE_BITMASK(2U,14U)
#define VTSS_X_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_MAX_SDU(x) VTSS_EXTRACT_BITFIELD(x,2U,14U)

#define VTSS_F_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_STREAM_BLOCK_OVERSIZE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_STREAM_BLOCK_OVERSIZE_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_STREAM_BLOCK_OVERSIZE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_STREAM_BLOCK_OVERSIZE_STATE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_STREAM_BLOCK_OVERSIZE_STATE    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_STREAM_BLOCK_OVERSIZE_STATE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS  t_sz:1 ga:36984, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS __REG(VTSS_TO_ANA_AC,36984U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_FRM_LEN(x) VTSS_ENCODE_BITFIELD(x,12U,14U)
#define VTSS_M_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_FRM_LEN    VTSS_ENCODE_BITMASK(12U,14U)
#define VTSS_X_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_FRM_LEN(x) VTSS_EXTRACT_BITFIELD(x,12U,14U)

#define VTSS_F_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_DLB_DROP(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_DLB_DROP    VTSS_BIT(11U)
#define VTSS_X_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_DLB_DROP(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_TSN_SFID(x) VTSS_ENCODE_BITFIELD(x,1U,8U)
#define VTSS_M_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_TSN_SFID    VTSS_ENCODE_BITMASK(1U,8U)
#define VTSS_X_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_TSN_SFID(x) VTSS_EXTRACT_BITFIELD(x,1U,8U)

#define VTSS_F_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_TSTAMP_VLD(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_TSTAMP_VLD    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_TSTAMP_VLD(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_TSN_SF_STATUS_TSTAMP_LO  t_sz:1 ga:36984, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_ANA_AC_TSN_SF_STATUS_TSTAMP_LO __REG(VTSS_TO_ANA_AC,36984U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ANA_AC_TSN_SF_STATUS_TSTAMP_LO_TSTAMP_LO(x) (x)
#define VTSS_M_ANA_AC_TSN_SF_STATUS_TSTAMP_LO_TSTAMP_LO    0xffffffffU
#define VTSS_X_ANA_AC_TSN_SF_STATUS_TSTAMP_LO_TSTAMP_LO(x) (x)


/* ANA_AC_TSN_SF_STATUS_TSTAMP_HI  t_sz:1 ga:36984, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_ANA_AC_TSN_SF_STATUS_TSTAMP_HI __REG(VTSS_TO_ANA_AC,36984U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_ANA_AC_TSN_SF_STATUS_TSTAMP_HI_TSTAMP_HI(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_AC_TSN_SF_STATUS_TSTAMP_HI_TSTAMP_HI    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_AC_TSN_SF_STATUS_TSTAMP_HI_TSTAMP_HI(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_AC_SG_ACCESS_SG_ACCESS_CTRL  t_sz:1 ga:50508, gw:3, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_ACCESS_SG_ACCESS_CTRL __REG(VTSS_TO_ANA_AC,50508U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_SG_ACCESS_SG_ACCESS_CTRL_SGID(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_SG_ACCESS_SG_ACCESS_CTRL_SGID    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_SG_ACCESS_SG_ACCESS_CTRL_SGID(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

#define VTSS_F_ANA_AC_SG_ACCESS_SG_ACCESS_CTRL_CONFIG_CHANGE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_ANA_AC_SG_ACCESS_SG_ACCESS_CTRL_CONFIG_CHANGE    VTSS_BIT(28U)
#define VTSS_X_ANA_AC_SG_ACCESS_SG_ACCESS_CTRL_CONFIG_CHANGE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

/* ANA_AC_SG_ACCESS_SG_PTP_DOMAIN_CFG  t_sz:1 ga:50508, gw:3, ra:1, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_ACCESS_SG_PTP_DOMAIN_CFG __REG(VTSS_TO_ANA_AC,50508U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ANA_AC_SG_ACCESS_SG_PTP_DOMAIN_CFG_PTP_DOMAIN(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_AC_SG_ACCESS_SG_PTP_DOMAIN_CFG_PTP_DOMAIN    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_AC_SG_ACCESS_SG_PTP_DOMAIN_CFG_PTP_DOMAIN(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_AC_SG_ACCESS_SG_CYCLETIME_UPDATE_PERIOD  t_sz:1 ga:50508, gw:3, ra:2, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_ACCESS_SG_CYCLETIME_UPDATE_PERIOD __REG(VTSS_TO_ANA_AC,50508U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_ANA_AC_SG_ACCESS_SG_CYCLETIME_UPDATE_PERIOD_SG_CT_CLKS(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_AC_SG_ACCESS_SG_CYCLETIME_UPDATE_PERIOD_SG_CT_CLKS    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_AC_SG_ACCESS_SG_CYCLETIME_UPDATE_PERIOD_SG_CT_CLKS(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

#define VTSS_F_ANA_AC_SG_ACCESS_SG_CYCLETIME_UPDATE_PERIOD_SG_CT_UPDATE_ENA(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_ANA_AC_SG_ACCESS_SG_CYCLETIME_UPDATE_PERIOD_SG_CT_UPDATE_ENA    VTSS_BIT(31U)
#define VTSS_X_ANA_AC_SG_ACCESS_SG_CYCLETIME_UPDATE_PERIOD_SG_CT_UPDATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

/* ANA_AC_SG_CONFIG_SG_CONFIG_REG_1  t_sz:1 ga:50688, gw:32, ra:12, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_CONFIG_SG_CONFIG_REG_1 __REG(VTSS_TO_ANA_AC,50688U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_1_BASE_TIME_NSEC(x) (x)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_1_BASE_TIME_NSEC    0xffffffffU
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_1_BASE_TIME_NSEC(x) (x)


/* ANA_AC_SG_CONFIG_SG_CONFIG_REG_2  t_sz:1 ga:50688, gw:32, ra:13, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_CONFIG_SG_CONFIG_REG_2 __REG(VTSS_TO_ANA_AC,50688U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_2_BASE_TIME_SEC_LSB(x) (x)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_2_BASE_TIME_SEC_LSB    0xffffffffU
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_2_BASE_TIME_SEC_LSB(x) (x)


/* ANA_AC_SG_CONFIG_SG_CONFIG_REG_3  t_sz:1 ga:50688, gw:32, ra:14, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3 __REG(VTSS_TO_ANA_AC,50688U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_BASE_TIME_SEC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_BASE_TIME_SEC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_BASE_TIME_SEC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_LIST_LENGTH(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_LIST_LENGTH    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_LIST_LENGTH(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_GATE_ENABLE(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_GATE_ENABLE    VTSS_BIT(20U)
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_GATE_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INIT_IPS(x) VTSS_ENCODE_BITFIELD(x,21U,4U)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INIT_IPS    VTSS_ENCODE_BITMASK(21U,4U)
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INIT_IPS(x) VTSS_EXTRACT_BITFIELD(x,21U,4U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INIT_GATE_STATE(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INIT_GATE_STATE    VTSS_BIT(25U)
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INIT_GATE_STATE(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INVALID_RX_ENA(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INVALID_RX_ENA    VTSS_BIT(26U)
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INVALID_RX_ENA(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INVALID_RX(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INVALID_RX    VTSS_BIT(27U)
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INVALID_RX(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_OCTETS_EXCEEDED_ENA(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_OCTETS_EXCEEDED_ENA    VTSS_BIT(28U)
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_OCTETS_EXCEEDED_ENA(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_OCTETS_EXCEEDED(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_OCTETS_EXCEEDED    VTSS_BIT(29U)
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_OCTETS_EXCEEDED(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

/* ANA_AC_SG_CONFIG_SG_CONFIG_REG_4  t_sz:1 ga:50688, gw:32, ra:15, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_CONFIG_SG_CONFIG_REG_4 __REG(VTSS_TO_ANA_AC,50688U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_4_CYCLE_TIME(x) (x)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_4_CYCLE_TIME    0xffffffffU
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_4_CYCLE_TIME(x) (x)


/* ANA_AC_SG_CONFIG_SG_CONFIG_REG_5  t_sz:1 ga:50688, gw:32, ra:16, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_CONFIG_SG_CONFIG_REG_5 __REG(VTSS_TO_ANA_AC,50688U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_5_CYCLE_TIME_EXT(x) (x)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_5_CYCLE_TIME_EXT    0xffffffffU
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_5_CYCLE_TIME_EXT(x) (x)


/* ANA_AC_SG_CONFIG_SG_GCL_GS_CONFIG  t_sz:1 ga:50688, gw:32, ra:0, gc:1, rc:4  */
#define VTSS_ANA_AC_SG_CONFIG_SG_GCL_GS_CONFIG(ri) __REG(VTSS_TO_ANA_AC,50688U,0U,0U,ri,0U,1U,4U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_GCL_GS_CONFIG_IPS(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_GCL_GS_CONFIG_IPS    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_AC_SG_CONFIG_SG_GCL_GS_CONFIG_IPS(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_GCL_GS_CONFIG_GATE_STATE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_GCL_GS_CONFIG_GATE_STATE    VTSS_BIT(4U)
#define VTSS_X_ANA_AC_SG_CONFIG_SG_GCL_GS_CONFIG_GATE_STATE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* ANA_AC_SG_CONFIG_SG_GCL_TI_CONFIG  t_sz:1 ga:50688, gw:32, ra:4, gc:1, rc:4  */
#define VTSS_ANA_AC_SG_CONFIG_SG_GCL_TI_CONFIG(ri) __REG(VTSS_TO_ANA_AC,50688U,0U,0U,ri,4U,1U,4U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_GCL_TI_CONFIG_TIME_INTERVAL(x) (x)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_GCL_TI_CONFIG_TIME_INTERVAL    0xffffffffU
#define VTSS_X_ANA_AC_SG_CONFIG_SG_GCL_TI_CONFIG_TIME_INTERVAL(x) (x)


/* ANA_AC_SG_CONFIG_SG_GCL_OCT_CONFIG  t_sz:1 ga:50688, gw:32, ra:8, gc:1, rc:4  */
#define VTSS_ANA_AC_SG_CONFIG_SG_GCL_OCT_CONFIG(ri) __REG(VTSS_TO_ANA_AC,50688U,0U,0U,ri,8U,1U,4U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_GCL_OCT_CONFIG_INTERVAL_OCTET_MAX(x) (x)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_GCL_OCT_CONFIG_INTERVAL_OCTET_MAX    0xffffffffU
#define VTSS_X_ANA_AC_SG_CONFIG_SG_GCL_OCT_CONFIG_INTERVAL_OCTET_MAX(x) (x)


/* ANA_AC_SG_STATUS_SG_STATUS_REG_1  t_sz:1 ga:36988, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_STATUS_SG_STATUS_REG_1 __REG(VTSS_TO_ANA_AC,36988U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_SG_STATUS_SG_STATUS_REG_1_CFG_CHG_TIME_NSEC(x) (x)
#define VTSS_M_ANA_AC_SG_STATUS_SG_STATUS_REG_1_CFG_CHG_TIME_NSEC    0xffffffffU
#define VTSS_X_ANA_AC_SG_STATUS_SG_STATUS_REG_1_CFG_CHG_TIME_NSEC(x) (x)


/* ANA_AC_SG_STATUS_SG_STATUS_REG_2  t_sz:1 ga:36988, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_STATUS_SG_STATUS_REG_2 __REG(VTSS_TO_ANA_AC,36988U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ANA_AC_SG_STATUS_SG_STATUS_REG_2_CFG_CHG_TIME_SEC_LSB(x) (x)
#define VTSS_M_ANA_AC_SG_STATUS_SG_STATUS_REG_2_CFG_CHG_TIME_SEC_LSB    0xffffffffU
#define VTSS_X_ANA_AC_SG_STATUS_SG_STATUS_REG_2_CFG_CHG_TIME_SEC_LSB(x) (x)


/* ANA_AC_SG_STATUS_SG_STATUS_REG_3  t_sz:1 ga:36988, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_STATUS_SG_STATUS_REG_3 __REG(VTSS_TO_ANA_AC,36988U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_ANA_AC_SG_STATUS_SG_STATUS_REG_3_CFG_CHG_TIME_SEC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_AC_SG_STATUS_SG_STATUS_REG_3_CFG_CHG_TIME_SEC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_AC_SG_STATUS_SG_STATUS_REG_3_CFG_CHG_TIME_SEC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

#define VTSS_F_ANA_AC_SG_STATUS_SG_STATUS_REG_3_GATE_STATE(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_AC_SG_STATUS_SG_STATUS_REG_3_GATE_STATE    VTSS_BIT(16U)
#define VTSS_X_ANA_AC_SG_STATUS_SG_STATUS_REG_3_GATE_STATE(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_AC_SG_STATUS_SG_STATUS_REG_3_IPS(x) VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_ANA_AC_SG_STATUS_SG_STATUS_REG_3_IPS    VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_ANA_AC_SG_STATUS_SG_STATUS_REG_3_IPS(x) VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_ANA_AC_SG_STATUS_SG_STATUS_REG_3_CONFIG_PENDING(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_AC_SG_STATUS_SG_STATUS_REG_3_CONFIG_PENDING    VTSS_BIT(24U)
#define VTSS_X_ANA_AC_SG_STATUS_SG_STATUS_REG_3_CONFIG_PENDING(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_ANA_AC_SG_STATUS_SG_STATUS_REG_3_GCL_OCTET_INDEX(x) VTSS_ENCODE_BITFIELD(x,25U,3U)
#define VTSS_M_ANA_AC_SG_STATUS_SG_STATUS_REG_3_GCL_OCTET_INDEX    VTSS_ENCODE_BITMASK(25U,3U)
#define VTSS_X_ANA_AC_SG_STATUS_SG_STATUS_REG_3_GCL_OCTET_INDEX(x) VTSS_EXTRACT_BITFIELD(x,25U,3U)

/* ANA_AC_SG_STATUS_SG_STATUS_REG_4  t_sz:1 ga:36988, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_STATUS_SG_STATUS_REG_4 __REG(VTSS_TO_ANA_AC,36988U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_ANA_AC_SG_STATUS_SG_STATUS_REG_4_INTERVAL_OCTETS_LEFT(x) (x)
#define VTSS_M_ANA_AC_SG_STATUS_SG_STATUS_REG_4_INTERVAL_OCTETS_LEFT    0xffffffffU
#define VTSS_X_ANA_AC_SG_STATUS_SG_STATUS_REG_4_INTERVAL_OCTETS_LEFT(x) (x)


/* ANA_AC_SG_STATUS_STICKY_SG_STICKY  t_sz:1 ga:50511, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_STATUS_STICKY_SG_STICKY __REG(VTSS_TO_ANA_AC,50511U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_SG_STATUS_STICKY_SG_STICKY_INVALID_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_SG_STATUS_STICKY_SG_STICKY_INVALID_RX_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_SG_STATUS_STICKY_SG_STICKY_INVALID_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_ANA_AC_SG_STATUS_STICKY_SG_STICKY_OCTETS_EXCEEDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_SG_STATUS_STICKY_SG_STICKY_OCTETS_EXCEEDED_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_SG_STATUS_STICKY_SG_STICKY_OCTETS_EXCEEDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* ANA_AC_STAT_GLOBAL_CFG_PORT_STAT_GLOBAL_EVENT_MASK  t_sz:1 ga:50512, gw:5, ra:0, gc:1, rc:4  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_PORT_STAT_GLOBAL_EVENT_MASK(ri) __REG(VTSS_TO_ANA_AC,50512U,0U,0U,ri,0U,1U,4U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_PORT_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,17U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_PORT_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK    VTSS_ENCODE_BITMASK(0U,17U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_PORT_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,17U)

/* ANA_AC_STAT_GLOBAL_CFG_PORT_STAT_RESET  t_sz:1 ga:50512, gw:5, ra:4, gc:1, rc:1  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_PORT_STAT_RESET __REG(VTSS_TO_ANA_AC,50512U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_PORT_STAT_RESET_RESET(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_PORT_STAT_RESET_RESET    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_PORT_STAT_RESET_RESET(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_STAT_CNT_CFG_PORT_STAT_EVENTS_STICKY  t_sz:1 ga:51200, gw:16, ra:0, gc:35, rc:1  */
#define VTSS_ANA_AC_STAT_CNT_CFG_PORT_STAT_EVENTS_STICKY(gi) __REG(VTSS_TO_ANA_AC,51200U,gi,16U,0U,0U,35U,1U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_PORT_STAT_EVENTS_STICKY_STICKY_BITS(x) VTSS_ENCODE_BITFIELD(x,0U,17U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_PORT_STAT_EVENTS_STICKY_STICKY_BITS    VTSS_ENCODE_BITMASK(0U,17U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_PORT_STAT_EVENTS_STICKY_STICKY_BITS(x) VTSS_EXTRACT_BITFIELD(x,0U,17U)

/* ANA_AC_STAT_CNT_CFG_PORT_STAT_CFG  t_sz:1 ga:51200, gw:16, ra:1, gc:35, rc:4  */
#define VTSS_ANA_AC_STAT_CNT_CFG_PORT_STAT_CFG(gi,ri) __REG(VTSS_TO_ANA_AC,51200U,gi,16U,ri,1U,35U,4U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_PORT_STAT_CFG_CFG_PRIO_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,8U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_PORT_STAT_CFG_CFG_PRIO_MASK    VTSS_ENCODE_BITMASK(4U,8U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_PORT_STAT_CFG_CFG_PRIO_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,8U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_PORT_STAT_CFG_CFG_CNT_FRM_TYPE(x) VTSS_ENCODE_BITFIELD(x,1U,3U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_PORT_STAT_CFG_CFG_CNT_FRM_TYPE    VTSS_ENCODE_BITMASK(1U,3U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_PORT_STAT_CFG_CFG_CNT_FRM_TYPE(x) VTSS_EXTRACT_BITFIELD(x,1U,3U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_PORT_STAT_CFG_CFG_CNT_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_PORT_STAT_CFG_CFG_CNT_BYTE    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_PORT_STAT_CFG_CFG_CNT_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_STAT_CNT_CFG_PORT_STAT_LSB_CNT  t_sz:1 ga:51200, gw:16, ra:5, gc:35, rc:4  */
#define VTSS_ANA_AC_STAT_CNT_CFG_PORT_STAT_LSB_CNT(gi,ri) __REG(VTSS_TO_ANA_AC,51200U,gi,16U,ri,5U,35U,4U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_PORT_STAT_LSB_CNT_LSB_CNT(x) (x)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_PORT_STAT_LSB_CNT_LSB_CNT    0xffffffffU
#define VTSS_X_ANA_AC_STAT_CNT_CFG_PORT_STAT_LSB_CNT_LSB_CNT(x) (x)


/* ANA_AC_STAT_CNT_CFG_PORT_STAT_MSB_CNT  t_sz:1 ga:51200, gw:16, ra:9, gc:35, rc:4  */
#define VTSS_ANA_AC_STAT_CNT_CFG_PORT_STAT_MSB_CNT(gi,ri) __REG(VTSS_TO_ANA_AC,51200U,gi,16U,ri,9U,35U,4U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_PORT_STAT_MSB_CNT_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_PORT_STAT_MSB_CNT_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_PORT_STAT_MSB_CNT_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_STAT_GLOBAL_CFG_ACL_GLOBAL_CNT_FRM_TYPE_CFG  t_sz:1 ga:50517, gw:6, ra:0, gc:1, rc:2  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_ACL_GLOBAL_CNT_FRM_TYPE_CFG(ri) __REG(VTSS_TO_ANA_AC,50517U,0U,0U,ri,0U,1U,2U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_ACL_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_ACL_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_ACL_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_AC_STAT_GLOBAL_CFG_ACL_STAT_GLOBAL_CFG  t_sz:1 ga:50517, gw:6, ra:2, gc:1, rc:2  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_ACL_STAT_GLOBAL_CFG(ri) __REG(VTSS_TO_ANA_AC,50517U,0U,0U,ri,2U,1U,2U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_ACL_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_ACL_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_ACL_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_STAT_GLOBAL_CFG_ACL_STAT_GLOBAL_EVENT_MASK  t_sz:1 ga:50517, gw:6, ra:4, gc:1, rc:2  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_ACL_STAT_GLOBAL_EVENT_MASK(ri) __REG(VTSS_TO_ANA_AC,50517U,0U,0U,ri,4U,1U,2U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_ACL_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_ACL_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_ACL_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ANA_AC_STAT_CNT_CFG_ACL_STAT_LSB_CNT  t_sz:1 ga:50304, gw:4, ra:0, gc:32, rc:2  */
#define VTSS_ANA_AC_STAT_CNT_CFG_ACL_STAT_LSB_CNT(gi,ri) __REG(VTSS_TO_ANA_AC,50304U,gi,4U,ri,0U,32U,2U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_ACL_STAT_LSB_CNT_LSB_CNT(x) (x)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_ACL_STAT_LSB_CNT_LSB_CNT    0xffffffffU
#define VTSS_X_ANA_AC_STAT_CNT_CFG_ACL_STAT_LSB_CNT_LSB_CNT(x) (x)


/* ANA_AC_STAT_CNT_CFG_ACL_STAT_MSB_CNT  t_sz:1 ga:50304, gw:4, ra:2, gc:32, rc:2  */
#define VTSS_ANA_AC_STAT_CNT_CFG_ACL_STAT_MSB_CNT(gi,ri) __REG(VTSS_TO_ANA_AC,50304U,gi,4U,ri,2U,32U,2U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_ACL_STAT_MSB_CNT_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_ACL_STAT_MSB_CNT_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_ACL_STAT_MSB_CNT_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_STAT_GLOBAL_CFG_QUEUE_GLOBAL_CNT_FRM_TYPE_CFG  t_sz:1 ga:50896, gw:6, ra:0, gc:1, rc:2  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_QUEUE_GLOBAL_CNT_FRM_TYPE_CFG(ri) __REG(VTSS_TO_ANA_AC,50896U,0U,0U,ri,0U,1U,2U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_QUEUE_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_QUEUE_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_QUEUE_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_AC_STAT_GLOBAL_CFG_QUEUE_STAT_GLOBAL_CFG  t_sz:1 ga:50896, gw:6, ra:2, gc:1, rc:2  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_QUEUE_STAT_GLOBAL_CFG(ri) __REG(VTSS_TO_ANA_AC,50896U,0U,0U,ri,2U,1U,2U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_QUEUE_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_QUEUE_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_QUEUE_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_STAT_GLOBAL_CFG_QUEUE_STAT_GLOBAL_EVENT_MASK  t_sz:1 ga:50896, gw:6, ra:4, gc:1, rc:2  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_QUEUE_STAT_GLOBAL_EVENT_MASK(ri) __REG(VTSS_TO_ANA_AC,50896U,0U,0U,ri,4U,1U,2U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_QUEUE_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_QUEUE_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_QUEUE_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_AC_STAT_CNT_CFG_QUEUE_STAT_LSB_CNT  t_sz:1 ga:49152, gw:4, ra:0, gc:280, rc:2  */
#define VTSS_ANA_AC_STAT_CNT_CFG_QUEUE_STAT_LSB_CNT(gi,ri) __REG(VTSS_TO_ANA_AC,49152U,gi,4U,ri,0U,280U,2U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_QUEUE_STAT_LSB_CNT_LSB_CNT(x) (x)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_QUEUE_STAT_LSB_CNT_LSB_CNT    0xffffffffU
#define VTSS_X_ANA_AC_STAT_CNT_CFG_QUEUE_STAT_LSB_CNT_LSB_CNT(x) (x)


/* ANA_AC_STAT_CNT_CFG_QUEUE_STAT_MSB_CNT  t_sz:1 ga:49152, gw:4, ra:2, gc:280, rc:2  */
#define VTSS_ANA_AC_STAT_CNT_CFG_QUEUE_STAT_MSB_CNT(gi,ri) __REG(VTSS_TO_ANA_AC,49152U,gi,4U,ri,2U,280U,2U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_QUEUE_STAT_MSB_CNT_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_QUEUE_STAT_MSB_CNT_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_QUEUE_STAT_MSB_CNT_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_STAT_GLOBAL_CFG_ISDX_GLOBAL_CNT_FRM_TYPE_CFG  t_sz:1 ga:50902, gw:21, ra:0, gc:1, rc:7  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_ISDX_GLOBAL_CNT_FRM_TYPE_CFG(ri) __REG(VTSS_TO_ANA_AC,50902U,0U,0U,ri,0U,1U,7U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_ISDX_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_ISDX_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_ISDX_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_CFG  t_sz:1 ga:50902, gw:21, ra:7, gc:1, rc:7  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_CFG(ri) __REG(VTSS_TO_ANA_AC,50902U,0U,0U,ri,7U,1U,7U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_EVENT_MASK  t_sz:1 ga:50902, gw:21, ra:14, gc:1, rc:7  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_EVENT_MASK(ri) __REG(VTSS_TO_ANA_AC,50902U,0U,0U,ri,14U,1U,7U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* ANA_AC_STAT_CNT_CFG_ISDX_STAT_LSB_CNT  t_sz:1 ga:16384, gw:16, ra:0, gc:1024, rc:7  */
#define VTSS_ANA_AC_STAT_CNT_CFG_ISDX_STAT_LSB_CNT(gi,ri) __REG(VTSS_TO_ANA_AC,16384U,gi,16U,ri,0U,1024U,7U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_ISDX_STAT_LSB_CNT_LSB_CNT(x) (x)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_ISDX_STAT_LSB_CNT_LSB_CNT    0xffffffffU
#define VTSS_X_ANA_AC_STAT_CNT_CFG_ISDX_STAT_LSB_CNT_LSB_CNT(x) (x)


/* ANA_AC_STAT_CNT_CFG_ISDX_STAT_MSB_CNT  t_sz:1 ga:16384, gw:16, ra:7, gc:1024, rc:3  */
#define VTSS_ANA_AC_STAT_CNT_CFG_ISDX_STAT_MSB_CNT(gi,ri) __REG(VTSS_TO_ANA_AC,16384U,gi,16U,ri,7U,1024U,3U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_ISDX_STAT_MSB_CNT_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_ISDX_STAT_MSB_CNT_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_ISDX_STAT_MSB_CNT_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_STAT_GLOBAL_CFG_BDLB_GLOBAL_CNT_FRM_TYPE_CFG  t_sz:1 ga:50923, gw:6, ra:0, gc:1, rc:2  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_BDLB_GLOBAL_CNT_FRM_TYPE_CFG(ri) __REG(VTSS_TO_ANA_AC,50923U,0U,0U,ri,0U,1U,2U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_BDLB_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_BDLB_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_BDLB_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_AC_STAT_GLOBAL_CFG_BDLB_STAT_GLOBAL_CFG  t_sz:1 ga:50923, gw:6, ra:2, gc:1, rc:2  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_BDLB_STAT_GLOBAL_CFG(ri) __REG(VTSS_TO_ANA_AC,50923U,0U,0U,ri,2U,1U,2U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_BDLB_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_BDLB_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_BDLB_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_STAT_GLOBAL_CFG_BDLB_STAT_GLOBAL_EVENT_MASK  t_sz:1 ga:50923, gw:6, ra:4, gc:1, rc:2  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_BDLB_STAT_GLOBAL_EVENT_MASK(ri) __REG(VTSS_TO_ANA_AC,50923U,0U,0U,ri,4U,1U,2U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_BDLB_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_BDLB_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_BDLB_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_AC_STAT_CNT_CFG_BDLB_STAT_LSB_CNT  t_sz:1 ga:37376, gw:4, ra:0, gc:128, rc:2  */
#define VTSS_ANA_AC_STAT_CNT_CFG_BDLB_STAT_LSB_CNT(gi,ri) __REG(VTSS_TO_ANA_AC,37376U,gi,4U,ri,0U,128U,2U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_BDLB_STAT_LSB_CNT_LSB_CNT(x) (x)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_BDLB_STAT_LSB_CNT_LSB_CNT    0xffffffffU
#define VTSS_X_ANA_AC_STAT_CNT_CFG_BDLB_STAT_LSB_CNT_LSB_CNT(x) (x)


/* ANA_AC_STAT_CNT_CFG_BDLB_STAT_MSB_CNT  t_sz:1 ga:37376, gw:4, ra:2, gc:128, rc:2  */
#define VTSS_ANA_AC_STAT_CNT_CFG_BDLB_STAT_MSB_CNT(gi,ri) __REG(VTSS_TO_ANA_AC,37376U,gi,4U,ri,2U,128U,2U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_BDLB_STAT_MSB_CNT_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_BDLB_STAT_MSB_CNT_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_BDLB_STAT_MSB_CNT_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_STAT_GLOBAL_CFG_BUM_GLOBAL_CNT_FRM_TYPE_CFG  t_sz:1 ga:50929, gw:18, ra:0, gc:1, rc:6  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_BUM_GLOBAL_CNT_FRM_TYPE_CFG(ri) __REG(VTSS_TO_ANA_AC,50929U,0U,0U,ri,0U,1U,6U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_BUM_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_BUM_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_BUM_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_AC_STAT_GLOBAL_CFG_BUM_STAT_GLOBAL_CFG  t_sz:1 ga:50929, gw:18, ra:6, gc:1, rc:6  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_BUM_STAT_GLOBAL_CFG(ri) __REG(VTSS_TO_ANA_AC,50929U,0U,0U,ri,6U,1U,6U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_BUM_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_BUM_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_BUM_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_STAT_GLOBAL_CFG_BUM_STAT_GLOBAL_EVENT_MASK  t_sz:1 ga:50929, gw:18, ra:12, gc:1, rc:6  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_BUM_STAT_GLOBAL_EVENT_MASK(ri) __REG(VTSS_TO_ANA_AC,50929U,0U,0U,ri,12U,1U,6U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_BUM_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_BUM_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_BUM_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_AC_STAT_CNT_CFG_BUM_STAT_LSB_CNT  t_sz:1 ga:38912, gw:16, ra:0, gc:128, rc:6  */
#define VTSS_ANA_AC_STAT_CNT_CFG_BUM_STAT_LSB_CNT(gi,ri) __REG(VTSS_TO_ANA_AC,38912U,gi,16U,ri,0U,128U,6U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_BUM_STAT_LSB_CNT_LSB_CNT(x) (x)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_BUM_STAT_LSB_CNT_LSB_CNT    0xffffffffU
#define VTSS_X_ANA_AC_STAT_CNT_CFG_BUM_STAT_LSB_CNT_LSB_CNT(x) (x)


/* ANA_AC_STAT_CNT_CFG_BUM_STAT_MSB_CNT  t_sz:1 ga:38912, gw:16, ra:6, gc:128, rc:6  */
#define VTSS_ANA_AC_STAT_CNT_CFG_BUM_STAT_MSB_CNT(gi,ri) __REG(VTSS_TO_ANA_AC,38912U,gi,16U,ri,6U,128U,6U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_BUM_STAT_MSB_CNT_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_BUM_STAT_MSB_CNT_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_BUM_STAT_MSB_CNT_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_STAT_GLOBAL_CFG_IRLEG_GLOBAL_CNT_FRM_TYPE_CFG  t_sz:1 ga:50947, gw:24, ra:0, gc:1, rc:8  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_IRLEG_GLOBAL_CNT_FRM_TYPE_CFG(ri) __REG(VTSS_TO_ANA_AC,50947U,0U,0U,ri,0U,1U,8U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_IRLEG_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_IRLEG_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_IRLEG_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_AC_STAT_GLOBAL_CFG_IRLEG_STAT_GLOBAL_CFG  t_sz:1 ga:50947, gw:24, ra:8, gc:1, rc:8  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_IRLEG_STAT_GLOBAL_CFG(ri) __REG(VTSS_TO_ANA_AC,50947U,0U,0U,ri,8U,1U,8U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_IRLEG_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_IRLEG_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_IRLEG_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_STAT_GLOBAL_CFG_IRLEG_STAT_GLOBAL_EVENT_MASK  t_sz:1 ga:50947, gw:24, ra:16, gc:1, rc:8  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_IRLEG_STAT_GLOBAL_EVENT_MASK(ri) __REG(VTSS_TO_ANA_AC,50947U,0U,0U,ri,16U,1U,8U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_IRLEG_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_IRLEG_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_IRLEG_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* ANA_AC_STAT_CNT_CFG_IRLEG_STAT_LSB_CNT  t_sz:1 ga:40960, gw:16, ra:0, gc:256, rc:8  */
#define VTSS_ANA_AC_STAT_CNT_CFG_IRLEG_STAT_LSB_CNT(gi,ri) __REG(VTSS_TO_ANA_AC,40960U,gi,16U,ri,0U,256U,8U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_IRLEG_STAT_LSB_CNT_LSB_CNT(x) (x)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_IRLEG_STAT_LSB_CNT_LSB_CNT    0xffffffffU
#define VTSS_X_ANA_AC_STAT_CNT_CFG_IRLEG_STAT_LSB_CNT_LSB_CNT(x) (x)


/* ANA_AC_STAT_CNT_CFG_IRLEG_STAT_MSB_CNT  t_sz:1 ga:40960, gw:16, ra:8, gc:256, rc:8  */
#define VTSS_ANA_AC_STAT_CNT_CFG_IRLEG_STAT_MSB_CNT(gi,ri) __REG(VTSS_TO_ANA_AC,40960U,gi,16U,ri,8U,256U,8U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_IRLEG_STAT_MSB_CNT_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_IRLEG_STAT_MSB_CNT_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_IRLEG_STAT_MSB_CNT_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_STAT_GLOBAL_CFG_ERLEG_GLOBAL_CNT_FRM_TYPE_CFG  t_sz:1 ga:50971, gw:24, ra:0, gc:1, rc:8  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_ERLEG_GLOBAL_CNT_FRM_TYPE_CFG(ri) __REG(VTSS_TO_ANA_AC,50971U,0U,0U,ri,0U,1U,8U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_ERLEG_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_ERLEG_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_ERLEG_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_AC_STAT_GLOBAL_CFG_ERLEG_STAT_GLOBAL_CFG  t_sz:1 ga:50971, gw:24, ra:8, gc:1, rc:8  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_ERLEG_STAT_GLOBAL_CFG(ri) __REG(VTSS_TO_ANA_AC,50971U,0U,0U,ri,8U,1U,8U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_ERLEG_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_ERLEG_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_ERLEG_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_STAT_GLOBAL_CFG_ERLEG_STAT_GLOBAL_EVENT_MASK  t_sz:1 ga:50971, gw:24, ra:16, gc:1, rc:8  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_ERLEG_STAT_GLOBAL_EVENT_MASK(ri) __REG(VTSS_TO_ANA_AC,50971U,0U,0U,ri,16U,1U,8U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_ERLEG_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_ERLEG_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_ERLEG_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_AC_STAT_CNT_CFG_ERLEG_STAT_LSB_CNT  t_sz:1 ga:45056, gw:16, ra:0, gc:256, rc:8  */
#define VTSS_ANA_AC_STAT_CNT_CFG_ERLEG_STAT_LSB_CNT(gi,ri) __REG(VTSS_TO_ANA_AC,45056U,gi,16U,ri,0U,256U,8U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_ERLEG_STAT_LSB_CNT_LSB_CNT(x) (x)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_ERLEG_STAT_LSB_CNT_LSB_CNT    0xffffffffU
#define VTSS_X_ANA_AC_STAT_CNT_CFG_ERLEG_STAT_LSB_CNT_LSB_CNT(x) (x)


/* ANA_AC_STAT_CNT_CFG_ERLEG_STAT_MSB_CNT  t_sz:1 ga:45056, gw:16, ra:8, gc:256, rc:8  */
#define VTSS_ANA_AC_STAT_CNT_CFG_ERLEG_STAT_MSB_CNT(gi,ri) __REG(VTSS_TO_ANA_AC,45056U,gi,16U,ri,8U,256U,8U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_ERLEG_STAT_MSB_CNT_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_ERLEG_STAT_MSB_CNT_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_ERLEG_STAT_MSB_CNT_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_OAM_MOD_SRV_LM_CNT_LSB  t_sz:1 ga:2048, gw:1, ra:0, gc:256, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_SRV_LM_CNT_LSB(gi) __REG(VTSS_TO_ANA_AC_OAM_MOD,2048U,gi,1U,0U,0U,256U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_SRV_LM_CNT_LSB_SRV_LM_CNT_LSB(x) (x)
#define VTSS_M_ANA_AC_OAM_MOD_SRV_LM_CNT_LSB_SRV_LM_CNT_LSB    0xffffffffU
#define VTSS_X_ANA_AC_OAM_MOD_SRV_LM_CNT_LSB_SRV_LM_CNT_LSB(x) (x)


/* ANA_AC_OAM_MOD_PORT_LM_CNT_LSB  t_sz:1 ga:1024, gw:4, ra:0, gc:240, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_PORT_LM_CNT_LSB(gi) __REG(VTSS_TO_ANA_AC_OAM_MOD,1024U,gi,4U,0U,0U,240U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_PORT_LM_CNT_LSB_PORT_LM_CNT_LSB(x) (x)
#define VTSS_M_ANA_AC_OAM_MOD_PORT_LM_CNT_LSB_PORT_LM_CNT_LSB    0xffffffffU
#define VTSS_X_ANA_AC_OAM_MOD_PORT_LM_CNT_LSB_PORT_LM_CNT_LSB(x) (x)


/* ANA_AC_OAM_MOD_PORT_FRM_CNT_LSB  t_sz:1 ga:1024, gw:4, ra:1, gc:240, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_PORT_FRM_CNT_LSB(gi) __REG(VTSS_TO_ANA_AC_OAM_MOD,1024U,gi,4U,0U,1U,240U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_PORT_FRM_CNT_LSB_PORT_FRM_CNT_LSB(x) (x)
#define VTSS_M_ANA_AC_OAM_MOD_PORT_FRM_CNT_LSB_PORT_FRM_CNT_LSB    0xffffffffU
#define VTSS_X_ANA_AC_OAM_MOD_PORT_FRM_CNT_LSB_PORT_FRM_CNT_LSB(x) (x)


/* ANA_AC_OAM_MOD_PORT_BYTE_CNT_MSB  t_sz:1 ga:1024, gw:4, ra:2, gc:240, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_PORT_BYTE_CNT_MSB(gi) __REG(VTSS_TO_ANA_AC_OAM_MOD,1024U,gi,4U,0U,2U,240U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_PORT_BYTE_CNT_MSB_PORT_BYTE_CNT_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_OAM_MOD_PORT_BYTE_CNT_MSB_PORT_BYTE_CNT_MSB    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_OAM_MOD_PORT_BYTE_CNT_MSB_PORT_BYTE_CNT_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_OAM_MOD_PORT_BYTE_CNT_LSB  t_sz:1 ga:1024, gw:4, ra:3, gc:240, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_PORT_BYTE_CNT_LSB(gi) __REG(VTSS_TO_ANA_AC_OAM_MOD,1024U,gi,4U,0U,3U,240U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_PORT_BYTE_CNT_LSB_PORT_BYTE_CNT_LSB(x) (x)
#define VTSS_M_ANA_AC_OAM_MOD_PORT_BYTE_CNT_LSB_PORT_BYTE_CNT_LSB    0xffffffffU
#define VTSS_X_ANA_AC_OAM_MOD_PORT_BYTE_CNT_LSB_PORT_BYTE_CNT_LSB(x) (x)


/* ANA_AC_OAM_MOD_TEMP_CNT_REG  t_sz:1 ga:0, gw:8, ra:0, gc:125, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_TEMP_CNT_REG(gi) __REG(VTSS_TO_ANA_AC_OAM_MOD,0U,gi,8U,0U,0U,125U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_TEMP_CNT_REG_TEMP_CNT_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_AC_OAM_MOD_TEMP_CNT_REG_TEMP_CNT_VAL    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_AC_OAM_MOD_TEMP_CNT_REG_TEMP_CNT_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_AC_OAM_MOD_LM_CNT_FRAME  t_sz:1 ga:0, gw:8, ra:1, gc:125, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_LM_CNT_FRAME(gi) __REG(VTSS_TO_ANA_AC_OAM_MOD,0U,gi,8U,0U,1U,125U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_LM_CNT_FRAME_SRV_CNT_FRM(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_OAM_MOD_LM_CNT_FRAME_SRV_CNT_FRM    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_OAM_MOD_LM_CNT_FRAME_SRV_CNT_FRM(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_LM_CNT_FRAME_PATH_CNT_FRM(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_OAM_MOD_LM_CNT_FRAME_PATH_CNT_FRM    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_OAM_MOD_LM_CNT_FRAME_PATH_CNT_FRM(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_OAM_MOD_CCM_LM_INFO_REG  t_sz:1 ga:0, gw:8, ra:2, gc:125, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_CCM_LM_INFO_REG(gi) __REG(VTSS_TO_ANA_AC_OAM_MOD,0U,gi,8U,0U,2U,125U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_CCM_LM_INFO_REG_CCM_LM_INFO_VLD(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_AC_OAM_MOD_CCM_LM_INFO_REG_CCM_LM_INFO_VLD    VTSS_BIT(11U)
#define VTSS_X_ANA_AC_OAM_MOD_CCM_LM_INFO_REG_CCM_LM_INFO_VLD(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_CCM_LM_INFO_REG_CCM_LM_VOE_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_ANA_AC_OAM_MOD_CCM_LM_INFO_REG_CCM_LM_VOE_IDX    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_ANA_AC_OAM_MOD_CCM_LM_INFO_REG_CCM_LM_VOE_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* ANA_AC_OAM_MOD_CCM_LM_TX_B_REG  t_sz:1 ga:0, gw:8, ra:3, gc:125, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_CCM_LM_TX_B_REG(gi) __REG(VTSS_TO_ANA_AC_OAM_MOD,0U,gi,8U,0U,3U,125U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_CCM_LM_TX_B_REG_CCM_LM_TX_B(x) (x)
#define VTSS_M_ANA_AC_OAM_MOD_CCM_LM_TX_B_REG_CCM_LM_TX_B    0xffffffffU
#define VTSS_X_ANA_AC_OAM_MOD_CCM_LM_TX_B_REG_CCM_LM_TX_B(x) (x)


/* ANA_AC_OAM_MOD_CCM_LM_RX_B_REG  t_sz:1 ga:0, gw:8, ra:4, gc:125, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_CCM_LM_RX_B_REG(gi) __REG(VTSS_TO_ANA_AC_OAM_MOD,0U,gi,8U,0U,4U,125U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_CCM_LM_RX_B_REG_CCM_LM_RX_B(x) (x)
#define VTSS_M_ANA_AC_OAM_MOD_CCM_LM_RX_B_REG_CCM_LM_RX_B    0xffffffffU
#define VTSS_X_ANA_AC_OAM_MOD_CCM_LM_RX_B_REG_CCM_LM_RX_B(x) (x)


/* ANA_AC_OAM_MOD_DM_PTP_DOMAIN_CFG  t_sz:1 ga:2304, gw:72, ra:0, gc:1, rc:30  */
#define VTSS_ANA_AC_OAM_MOD_DM_PTP_DOMAIN_CFG(ri) __REG(VTSS_TO_ANA_AC_OAM_MOD,2304U,0U,0U,ri,0U,1U,30U)

#define VTSS_F_ANA_AC_OAM_MOD_DM_PTP_DOMAIN_CFG_PTP_DOMAIN(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_AC_OAM_MOD_DM_PTP_DOMAIN_CFG_PTP_DOMAIN    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_AC_OAM_MOD_DM_PTP_DOMAIN_CFG_PTP_DOMAIN(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_AC_OAM_MOD_PTP_NTP_OFFSET_CFG  t_sz:1 ga:2304, gw:72, ra:65, gc:1, rc:3  */
#define VTSS_ANA_AC_OAM_MOD_PTP_NTP_OFFSET_CFG(ri) __REG(VTSS_TO_ANA_AC_OAM_MOD,2304U,0U,0U,ri,65U,1U,3U)

#define VTSS_F_ANA_AC_OAM_MOD_PTP_NTP_OFFSET_CFG_PTP_NTP_OFFSET_CFG(x) (x)
#define VTSS_M_ANA_AC_OAM_MOD_PTP_NTP_OFFSET_CFG_PTP_NTP_OFFSET_CFG    0xffffffffU
#define VTSS_X_ANA_AC_OAM_MOD_PTP_NTP_OFFSET_CFG_PTP_NTP_OFFSET_CFG(x) (x)


/* ANA_AC_OAM_MOD_RD_LAST_PORT_LM_CNT_LSB  t_sz:1 ga:2304, gw:72, ra:68, gc:1, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_RD_LAST_PORT_LM_CNT_LSB __REG(VTSS_TO_ANA_AC_OAM_MOD,2304U,0U,0U,0U,68U,1U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_RD_LAST_PORT_LM_CNT_LSB_RD_LAST_PORT_LM_CNT_LSB(x) (x)
#define VTSS_M_ANA_AC_OAM_MOD_RD_LAST_PORT_LM_CNT_LSB_RD_LAST_PORT_LM_CNT_LSB    0xffffffffU
#define VTSS_X_ANA_AC_OAM_MOD_RD_LAST_PORT_LM_CNT_LSB_RD_LAST_PORT_LM_CNT_LSB(x) (x)


/* ANA_AC_OAM_MOD_RD_LAST_PORT_FRM_CNT_LSB  t_sz:1 ga:2304, gw:72, ra:69, gc:1, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_RD_LAST_PORT_FRM_CNT_LSB __REG(VTSS_TO_ANA_AC_OAM_MOD,2304U,0U,0U,0U,69U,1U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_RD_LAST_PORT_FRM_CNT_LSB_RD_LAST_PORT_FRM_CNT_LSB(x) (x)
#define VTSS_M_ANA_AC_OAM_MOD_RD_LAST_PORT_FRM_CNT_LSB_RD_LAST_PORT_FRM_CNT_LSB    0xffffffffU
#define VTSS_X_ANA_AC_OAM_MOD_RD_LAST_PORT_FRM_CNT_LSB_RD_LAST_PORT_FRM_CNT_LSB(x) (x)


/* ANA_AC_OAM_MOD_RD_LAST_PORT_BYTE_CNT_MSB  t_sz:1 ga:2304, gw:72, ra:70, gc:1, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_RD_LAST_PORT_BYTE_CNT_MSB __REG(VTSS_TO_ANA_AC_OAM_MOD,2304U,0U,0U,0U,70U,1U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_RD_LAST_PORT_BYTE_CNT_MSB_RD_LAST_PORT_BYTE_CNT_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_OAM_MOD_RD_LAST_PORT_BYTE_CNT_MSB_RD_LAST_PORT_BYTE_CNT_MSB    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_OAM_MOD_RD_LAST_PORT_BYTE_CNT_MSB_RD_LAST_PORT_BYTE_CNT_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_OAM_MOD_RD_LAST_PORT_BYTE_CNT_LSB  t_sz:1 ga:2304, gw:72, ra:71, gc:1, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_RD_LAST_PORT_BYTE_CNT_LSB __REG(VTSS_TO_ANA_AC_OAM_MOD,2304U,0U,0U,0U,71U,1U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_RD_LAST_PORT_BYTE_CNT_LSB_RD_LAST_PORT_BYTE_CNT_LSB(x) (x)
#define VTSS_M_ANA_AC_OAM_MOD_RD_LAST_PORT_BYTE_CNT_LSB_RD_LAST_PORT_BYTE_CNT_LSB    0xffffffffU
#define VTSS_X_ANA_AC_OAM_MOD_RD_LAST_PORT_BYTE_CNT_LSB_RD_LAST_PORT_BYTE_CNT_LSB(x) (x)


/* ANA_AC_POL_POL_ALL_CFG_POL_STORM_RATE_CFG  t_sz:1 ga:4376, gw:290, ra:0, gc:1, rc:8  */
#define VTSS_ANA_AC_POL_POL_ALL_CFG_POL_STORM_RATE_CFG(ri) __REG(VTSS_TO_ANA_AC_POL,4376U,0U,0U,ri,0U,1U,8U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STORM_RATE_CFG_STORM_RATE(x) VTSS_ENCODE_BITFIELD(x,0U,19U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STORM_RATE_CFG_STORM_RATE    VTSS_ENCODE_BITMASK(0U,19U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STORM_RATE_CFG_STORM_RATE(x) VTSS_EXTRACT_BITFIELD(x,0U,19U)

/* ANA_AC_POL_POL_ALL_CFG_POL_STORM_THRES_CFG  t_sz:1 ga:4376, gw:290, ra:8, gc:1, rc:8  */
#define VTSS_ANA_AC_POL_POL_ALL_CFG_POL_STORM_THRES_CFG(ri) __REG(VTSS_TO_ANA_AC_POL,4376U,0U,0U,ri,8U,1U,8U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STORM_THRES_CFG_STORM_THRES(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STORM_THRES_CFG_STORM_THRES    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STORM_THRES_CFG_STORM_THRES(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL  t_sz:1 ga:4376, gw:290, ra:16, gc:1, rc:8  */
#define VTSS_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL(ri) __REG(VTSS_TO_ANA_AC_POL,4376U,0U,0U,ri,16U,1U,8U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_FRAME_RATE_ENA(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_FRAME_RATE_ENA    VTSS_BIT(18U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_FRAME_RATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_CPU_QU_MASK(x) VTSS_ENCODE_BITFIELD(x,10U,8U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_CPU_QU_MASK    VTSS_ENCODE_BITMASK(10U,8U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_CPU_QU_MASK(x) VTSS_EXTRACT_BITFIELD(x,10U,8U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_LIMIT_NONCPU_TRAFFIC_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_LIMIT_NONCPU_TRAFFIC_ENA    VTSS_BIT(9U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_LIMIT_NONCPU_TRAFFIC_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_LIMIT_CPU_TRAFFIC_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_LIMIT_CPU_TRAFFIC_ENA    VTSS_BIT(8U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_LIMIT_CPU_TRAFFIC_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_TRAFFIC_TYPE_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_TRAFFIC_TYPE_MASK    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_TRAFFIC_TYPE_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_POL_POL_ALL_CFG_POL_ACL_RATE_CFG  t_sz:1 ga:4376, gw:290, ra:24, gc:1, rc:32  */
#define VTSS_ANA_AC_POL_POL_ALL_CFG_POL_ACL_RATE_CFG(ri) __REG(VTSS_TO_ANA_AC_POL,4376U,0U,0U,ri,24U,1U,32U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ACL_RATE_CFG_ACL_RATE(x) VTSS_ENCODE_BITFIELD(x,0U,19U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ACL_RATE_CFG_ACL_RATE    VTSS_ENCODE_BITMASK(0U,19U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ACL_RATE_CFG_ACL_RATE(x) VTSS_EXTRACT_BITFIELD(x,0U,19U)

/* ANA_AC_POL_POL_ALL_CFG_POL_ACL_THRES_CFG  t_sz:1 ga:4376, gw:290, ra:88, gc:1, rc:32  */
#define VTSS_ANA_AC_POL_POL_ALL_CFG_POL_ACL_THRES_CFG(ri) __REG(VTSS_TO_ANA_AC_POL,4376U,0U,0U,ri,88U,1U,32U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ACL_THRES_CFG_ACL_THRES(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ACL_THRES_CFG_ACL_THRES    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ACL_THRES_CFG_ACL_THRES(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL  t_sz:1 ga:4376, gw:290, ra:152, gc:1, rc:32  */
#define VTSS_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL(ri) __REG(VTSS_TO_ANA_AC_POL,4376U,0U,0U,ri,152U,1U,32U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_ACL_PIPELINE_PT(x) VTSS_ENCODE_BITFIELD(x,3U,5U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_ACL_PIPELINE_PT    VTSS_ENCODE_BITMASK(3U,5U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_ACL_PIPELINE_PT(x) VTSS_EXTRACT_BITFIELD(x,3U,5U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_DP_BYPASS_LVL(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_DP_BYPASS_LVL    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_DP_BYPASS_LVL(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_GAP_VALUE(x) VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_GAP_VALUE    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_GAP_VALUE(x) VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_ACL_TRAFFIC_TYPE_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_ACL_TRAFFIC_TYPE_MASK    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_ACL_TRAFFIC_TYPE_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_FRAME_RATE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_FRAME_RATE_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_FRAME_RATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_POL_POL_ALL_CFG_POL_PORT_FC_CFG  t_sz:1 ga:4376, gw:290, ra:216, gc:1, rc:35  */
#define VTSS_ANA_AC_POL_POL_ALL_CFG_POL_PORT_FC_CFG(ri) __REG(VTSS_TO_ANA_AC_POL,4376U,0U,0U,ri,216U,1U,35U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_PORT_FC_CFG_FC_STATE(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_PORT_FC_CFG_FC_STATE    VTSS_BIT(8U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_PORT_FC_CFG_FC_STATE(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_PORT_FC_CFG_FC_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_PORT_FC_CFG_FC_ENA    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_PORT_FC_CFG_FC_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG  t_sz:1 ga:4376, gw:290, ra:286, gc:1, rc:1  */
#define VTSS_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG __REG(VTSS_TO_ANA_AC_POL,4376U,0U,0U,0U,286U,1U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_DBG_DP_CHG_PRIO_ENA(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_DBG_DP_CHG_PRIO_ENA    VTSS_BIT(31U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_DBG_DP_CHG_PRIO_ENA(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_GAP_VALUE(x) VTSS_ENCODE_BITFIELD(x,24U,7U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_GAP_VALUE    VTSS_ENCODE_BITMASK(24U,7U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_GAP_VALUE(x) VTSS_EXTRACT_BITFIELD(x,24U,7U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_USE_SDLB_COLOR_ENA(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_USE_SDLB_COLOR_ENA    VTSS_BIT(20U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_USE_SDLB_COLOR_ENA(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_DP_TO_COLOR_MAP(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_DP_TO_COLOR_MAP    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_DP_TO_COLOR_MAP(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_POL_ON_EOF(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_POL_ON_EOF    VTSS_BIT(15U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_POL_ON_EOF(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PORT_FC_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PORT_FC_ENA    VTSS_BIT(14U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PORT_FC_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PORT_POL_IN_PARALLEL_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PORT_POL_IN_PARALLEL_ENA    VTSS_BIT(13U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PORT_POL_IN_PARALLEL_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_FORCE_CLOSE(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_FORCE_CLOSE    VTSS_BIT(12U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_FORCE_CLOSE(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_FORCE_OPEN(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_FORCE_OPEN    VTSS_BIT(11U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_FORCE_OPEN(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_FORCE_INIT(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_FORCE_INIT    VTSS_BIT(10U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_FORCE_INIT(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PRIO_FORCE_CLOSE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PRIO_FORCE_CLOSE    VTSS_BIT(9U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PRIO_FORCE_CLOSE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PRIO_FORCE_OPEN(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PRIO_FORCE_OPEN    VTSS_BIT(8U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PRIO_FORCE_OPEN(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PRIO_FORCE_INIT(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PRIO_FORCE_INIT    VTSS_BIT(7U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PRIO_FORCE_INIT(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_ACL_FORCE_CLOSE(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_ACL_FORCE_CLOSE    VTSS_BIT(6U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_ACL_FORCE_CLOSE(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_ACL_FORCE_OPEN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_ACL_FORCE_OPEN    VTSS_BIT(5U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_ACL_FORCE_OPEN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_ACL_FORCE_INIT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_ACL_FORCE_INIT    VTSS_BIT(4U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_ACL_FORCE_INIT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_FORCE_OPEN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_FORCE_OPEN    VTSS_BIT(3U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_FORCE_OPEN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_FORCE_CLOSE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_FORCE_CLOSE    VTSS_BIT(2U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_FORCE_CLOSE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_LPORT_POLICE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_LPORT_POLICE_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_LPORT_POLICE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_FORCE_INIT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_FORCE_INIT    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_FORCE_INIT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_POL_POL_ALL_CFG_POL_UPD_INT_CFG  t_sz:1 ga:4376, gw:290, ra:287, gc:1, rc:1  */
#define VTSS_ANA_AC_POL_POL_ALL_CFG_POL_UPD_INT_CFG __REG(VTSS_TO_ANA_AC_POL,4376U,0U,0U,0U,287U,1U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_UPD_INT_CFG_POL_UPD_INT(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_UPD_INT_CFG_POL_UPD_INT    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_UPD_INT_CFG_POL_UPD_INT(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* ANA_AC_POL_POL_ALL_CFG_POL_STICKY  t_sz:1 ga:4376, gw:290, ra:288, gc:1, rc:1  */
#define VTSS_ANA_AC_POL_POL_ALL_CFG_POL_STICKY __REG(VTSS_TO_ANA_AC_POL,4376U,0U,0U,0U,288U,1U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_STORM_ACTIVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,22U,8U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_STORM_ACTIVE_STICKY    VTSS_ENCODE_BITMASK(22U,8U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_STORM_ACTIVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,22U,8U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_STORM_DROP_FWD_STICKY(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_STORM_DROP_FWD_STICKY    VTSS_BIT(21U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_STORM_DROP_FWD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_STORM_DROP_CPU_STICKY(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_STORM_DROP_CPU_STICKY    VTSS_BIT(20U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_STORM_DROP_CPU_STICKY(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_DLB_PT_BYPASS_STICKY(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_DLB_PT_BYPASS_STICKY    VTSS_BIT(19U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_DLB_PT_BYPASS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_DLB_DROP_STICKY(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_DLB_DROP_STICKY    VTSS_BIT(18U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_DLB_DROP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_PT_BYPASS_STICKY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_PT_BYPASS_STICKY    VTSS_BIT(17U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_PT_BYPASS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_ACTIVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_ACTIVE_STICKY    VTSS_BIT(16U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_ACTIVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_DROP_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_DROP_STICKY    VTSS_BIT(15U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_DROP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_BYPASS_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_BYPASS_STICKY    VTSS_BIT(14U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_BYPASS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_PT_BYPASS_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_PT_BYPASS_STICKY    VTSS_BIT(13U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_PT_BYPASS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_ACTIVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_ACTIVE_STICKY    VTSS_BIT(12U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_ACTIVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_DROP_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_DROP_STICKY    VTSS_BIT(11U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_DROP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_BYPASS_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_BYPASS_STICKY    VTSS_BIT(10U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_BYPASS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_PT_BYPASS_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_PT_BYPASS_STICKY    VTSS_BIT(9U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_PT_BYPASS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_ACTIVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,4U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_ACTIVE_STICKY    VTSS_ENCODE_BITMASK(5U,4U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_ACTIVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,4U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_FC_CLEAR_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_FC_CLEAR_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_FC_CLEAR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_FC_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_FC_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_FC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_DROP_FWD_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_DROP_FWD_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_DROP_FWD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_DROP_CPU_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_DROP_CPU_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_DROP_CPU_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_BYPASS_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_BYPASS_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_BYPASS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_POL_POL_ALL_CFG_POL_STICKY1  t_sz:1 ga:4376, gw:290, ra:289, gc:1, rc:1  */
#define VTSS_ANA_AC_POL_POL_ALL_CFG_POL_STICKY1 __REG(VTSS_TO_ANA_AC_POL,4376U,0U,0U,0U,289U,1U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY1_POL_BUM_SLB_ACTIVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,3U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY1_POL_BUM_SLB_ACTIVE_STICKY    VTSS_ENCODE_BITMASK(2U,3U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY1_POL_BUM_SLB_ACTIVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,3U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY1_POL_BUM_SLB_DROP_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY1_POL_BUM_SLB_DROP_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY1_POL_BUM_SLB_DROP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY1_POL_BDLB_DROP_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY1_POL_BDLB_DROP_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY1_POL_BDLB_DROP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_0  t_sz:1 ga:0, gw:2048, ra:0, gc:1, rc:140  */
#define VTSS_ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_0(ri) __REG(VTSS_TO_ANA_AC_POL,0U,0U,0U,ri,0U,1U,140U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_0_PORT_THRES0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_0_PORT_THRES0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_0_PORT_THRES0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_1  t_sz:1 ga:0, gw:2048, ra:512, gc:1, rc:140  */
#define VTSS_ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_1(ri) __REG(VTSS_TO_ANA_AC_POL,0U,0U,0U,ri,512U,1U,140U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_1_PORT_THRES1(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_1_PORT_THRES1    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_1_PORT_THRES1(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_AC_POL_POL_PORT_CFG_POL_PORT_RATE_CFG  t_sz:1 ga:0, gw:2048, ra:1024, gc:1, rc:140  */
#define VTSS_ANA_AC_POL_POL_PORT_CFG_POL_PORT_RATE_CFG(ri) __REG(VTSS_TO_ANA_AC_POL,0U,0U,0U,ri,1024U,1U,140U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CFG_POL_PORT_RATE_CFG_PORT_RATE(x) VTSS_ENCODE_BITFIELD(x,0U,19U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CFG_POL_PORT_RATE_CFG_PORT_RATE    VTSS_ENCODE_BITMASK(0U,19U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CFG_POL_PORT_RATE_CFG_PORT_RATE(x) VTSS_EXTRACT_BITFIELD(x,0U,19U)

/* ANA_AC_POL_POL_PORT_CTRL_POL_PORT_GAP  t_sz:1 ga:4096, gw:8, ra:0, gc:35, rc:1  */
#define VTSS_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_GAP(gi) __REG(VTSS_TO_ANA_AC_POL,4096U,gi,8U,0U,0U,35U,1U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_GAP_PORT_PIPELINE_PT(x) VTSS_ENCODE_BITFIELD(x,7U,5U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_GAP_PORT_PIPELINE_PT    VTSS_ENCODE_BITMASK(7U,5U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_GAP_PORT_PIPELINE_PT(x) VTSS_EXTRACT_BITFIELD(x,7U,5U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_GAP_GAP_VALUE(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_GAP_GAP_VALUE    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_GAP_GAP_VALUE(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG  t_sz:1 ga:4096, gw:8, ra:1, gc:35, rc:4  */
#define VTSS_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG(gi,ri) __REG(VTSS_TO_ANA_AC_POL,4096U,gi,8U,ri,1U,35U,4U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_CPU_QU_MASK(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_CPU_QU_MASK    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_CPU_QU_MASK(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_SERVICE_BYPASS_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_SERVICE_BYPASS_ENA    VTSS_BIT(14U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_SERVICE_BYPASS_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_DP_BYPASS_LVL(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_DP_BYPASS_LVL    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_DP_BYPASS_LVL(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_FRAME_RATE_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_FRAME_RATE_ENA    VTSS_BIT(11U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_FRAME_RATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_LIMIT_NONCPU_TRAFFIC_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_LIMIT_NONCPU_TRAFFIC_ENA    VTSS_BIT(10U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_LIMIT_NONCPU_TRAFFIC_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_LIMIT_CPU_TRAFFIC_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_LIMIT_CPU_TRAFFIC_ENA    VTSS_BIT(9U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_LIMIT_CPU_TRAFFIC_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_TRAFFIC_TYPE_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_TRAFFIC_TYPE_MASK    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_TRAFFIC_TYPE_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_POL_PORT_PT_CTRL_ACTION_CTRL  t_sz:1 ga:4666, gw:5, ra:0, gc:40, rc:5  */
#define VTSS_ANA_AC_POL_PORT_PT_CTRL_ACTION_CTRL(gi,ri) __REG(VTSS_TO_ANA_AC_POL,4666U,gi,5U,ri,0U,40U,5U)

#define VTSS_F_ANA_AC_POL_PORT_PT_CTRL_ACTION_CTRL_PVOE_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_POL_PORT_PT_CTRL_ACTION_CTRL_PVOE_DIS    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_POL_PORT_PT_CTRL_ACTION_CTRL_PVOE_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_POL_PORT_PT_CTRL_ACTION_CTRL_PSTAT_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_POL_PORT_PT_CTRL_ACTION_CTRL_PSTAT_DIS    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_POL_PORT_PT_CTRL_ACTION_CTRL_PSTAT_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_POL_COMMON_BDLB_DLB_CTRL  t_sz:1 ga:4866, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_POL_COMMON_BDLB_DLB_CTRL __REG(VTSS_TO_ANA_AC_POL,4866U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_CLK_PERIOD_01NS(x) VTSS_ENCODE_BITFIELD(x,19U,8U)
#define VTSS_M_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_CLK_PERIOD_01NS    VTSS_ENCODE_BITMASK(19U,8U)
#define VTSS_X_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_CLK_PERIOD_01NS(x) VTSS_EXTRACT_BITFIELD(x,19U,8U)

#define VTSS_F_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_BASE_TICK_CNT(x) VTSS_ENCODE_BITFIELD(x,4U,15U)
#define VTSS_M_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_BASE_TICK_CNT    VTSS_ENCODE_BITMASK(4U,15U)
#define VTSS_X_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_BASE_TICK_CNT(x) VTSS_EXTRACT_BITFIELD(x,4U,15U)

#define VTSS_F_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_LEAK_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_LEAK_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_LEAK_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_DLB_ADD_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_DLB_ADD_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_DLB_ADD_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_POL_COMMON_BDLB_DLB_STICKY  t_sz:1 ga:4866, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_ANA_AC_POL_COMMON_BDLB_DLB_STICKY __REG(VTSS_TO_ANA_AC_POL,4866U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_LEAK_SCAN_COMPLETED_STICKY(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_LEAK_SCAN_COMPLETED_STICKY    VTSS_BIT(31U)
#define VTSS_X_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_LEAK_SCAN_COMPLETED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_LEAK_SCAN_STARTED_STICKY(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_LEAK_SCAN_STARTED_STICKY    VTSS_BIT(30U)
#define VTSS_X_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_LEAK_SCAN_STARTED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_LEAK_START_DELAYED_STICKY(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_LEAK_START_DELAYED_STICKY    VTSS_BIT(29U)
#define VTSS_X_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_LEAK_START_DELAYED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_PIR_EXCEEDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_PIR_EXCEEDED_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_PIR_EXCEEDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_CIR_EXCEEDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_CIR_EXCEEDED_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_CIR_EXCEEDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_CIR_PIR_OPEN_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_CIR_PIR_OPEN_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_CIR_PIR_OPEN_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_POL_BDLB_MISC_CFG  t_sz:1 ga:2048, gw:8, ra:0, gc:128, rc:1  */
#define VTSS_ANA_AC_POL_BDLB_MISC_CFG(gi) __REG(VTSS_TO_ANA_AC_POL,2048U,gi,8U,0U,0U,128U,1U)

#define VTSS_F_ANA_AC_POL_BDLB_MISC_CFG_EIR_INC_DP_VAL(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_ANA_AC_POL_BDLB_MISC_CFG_EIR_INC_DP_VAL    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_ANA_AC_POL_BDLB_MISC_CFG_EIR_INC_DP_VAL(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_ANA_AC_POL_BDLB_MISC_CFG_YELLOW_INC_DP_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_AC_POL_BDLB_MISC_CFG_YELLOW_INC_DP_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_AC_POL_BDLB_MISC_CFG_YELLOW_INC_DP_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_AC_POL_BDLB_MISC_CFG_DP_BYPASS_LVL(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_ANA_AC_POL_BDLB_MISC_CFG_DP_BYPASS_LVL    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_ANA_AC_POL_BDLB_MISC_CFG_DP_BYPASS_LVL(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_ANA_AC_POL_BDLB_MISC_CFG_FRAME_RATE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_POL_BDLB_MISC_CFG_FRAME_RATE_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_POL_BDLB_MISC_CFG_FRAME_RATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_POL_BDLB_DLB_CFG  t_sz:1 ga:2048, gw:8, ra:1, gc:128, rc:1  */
#define VTSS_ANA_AC_POL_BDLB_DLB_CFG(gi) __REG(VTSS_TO_ANA_AC_POL,2048U,gi,8U,0U,1U,128U,1U)

#define VTSS_F_ANA_AC_POL_BDLB_DLB_CFG_TIMESTAMP_VAL(x) VTSS_ENCODE_BITFIELD(x,17U,11U)
#define VTSS_M_ANA_AC_POL_BDLB_DLB_CFG_TIMESTAMP_VAL    VTSS_ENCODE_BITMASK(17U,11U)
#define VTSS_X_ANA_AC_POL_BDLB_DLB_CFG_TIMESTAMP_VAL(x) VTSS_EXTRACT_BITFIELD(x,17U,11U)

#define VTSS_F_ANA_AC_POL_BDLB_DLB_CFG_COUPLING_MODE(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_AC_POL_BDLB_DLB_CFG_COUPLING_MODE    VTSS_BIT(16U)
#define VTSS_X_ANA_AC_POL_BDLB_DLB_CFG_COUPLING_MODE(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_AC_POL_BDLB_DLB_CFG_COLOR_AWARE_LVL(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_ANA_AC_POL_BDLB_DLB_CFG_COLOR_AWARE_LVL    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_ANA_AC_POL_BDLB_DLB_CFG_COLOR_AWARE_LVL(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_ANA_AC_POL_BDLB_DLB_CFG_CIR_INC_DP_VAL(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_ANA_AC_POL_BDLB_DLB_CFG_CIR_INC_DP_VAL    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_ANA_AC_POL_BDLB_DLB_CFG_CIR_INC_DP_VAL(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_ANA_AC_POL_BDLB_DLB_CFG_TRAFFIC_TYPE_MASK(x) VTSS_ENCODE_BITFIELD(x,10U,2U)
#define VTSS_M_ANA_AC_POL_BDLB_DLB_CFG_TRAFFIC_TYPE_MASK    VTSS_ENCODE_BITMASK(10U,2U)
#define VTSS_X_ANA_AC_POL_BDLB_DLB_CFG_TRAFFIC_TYPE_MASK(x) VTSS_EXTRACT_BITFIELD(x,10U,2U)

#define VTSS_F_ANA_AC_POL_BDLB_DLB_CFG_ENCAP_DATA_DIS(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_AC_POL_BDLB_DLB_CFG_ENCAP_DATA_DIS    VTSS_BIT(9U)
#define VTSS_X_ANA_AC_POL_BDLB_DLB_CFG_ENCAP_DATA_DIS(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_AC_POL_BDLB_DLB_CFG_GAP_VAL(x) VTSS_ENCODE_BITFIELD(x,2U,7U)
#define VTSS_M_ANA_AC_POL_BDLB_DLB_CFG_GAP_VAL    VTSS_ENCODE_BITMASK(2U,7U)
#define VTSS_X_ANA_AC_POL_BDLB_DLB_CFG_GAP_VAL(x) VTSS_EXTRACT_BITFIELD(x,2U,7U)

#define VTSS_F_ANA_AC_POL_BDLB_DLB_CFG_TIMESCALE_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_AC_POL_BDLB_DLB_CFG_TIMESCALE_VAL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_AC_POL_BDLB_DLB_CFG_TIMESCALE_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_AC_POL_BDLB_LB_CFG  t_sz:1 ga:2048, gw:8, ra:2, gc:128, rc:2  */
#define VTSS_ANA_AC_POL_BDLB_LB_CFG(gi,ri) __REG(VTSS_TO_ANA_AC_POL,2048U,gi,8U,ri,2U,128U,2U)

#define VTSS_F_ANA_AC_POL_BDLB_LB_CFG_THRES_VAL(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_ANA_AC_POL_BDLB_LB_CFG_THRES_VAL    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_ANA_AC_POL_BDLB_LB_CFG_THRES_VAL(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_ANA_AC_POL_BDLB_LB_CFG_RATE_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_ANA_AC_POL_BDLB_LB_CFG_RATE_VAL    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_ANA_AC_POL_BDLB_LB_CFG_RATE_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* ANA_AC_POL_BDLB_LB_BUCKET_VAL  t_sz:1 ga:2048, gw:8, ra:4, gc:128, rc:2  */
#define VTSS_ANA_AC_POL_BDLB_LB_BUCKET_VAL(gi,ri) __REG(VTSS_TO_ANA_AC_POL,2048U,gi,8U,ri,4U,128U,2U)

#define VTSS_F_ANA_AC_POL_BDLB_LB_BUCKET_VAL_BUCKET_VAL(x) VTSS_ENCODE_BITFIELD(x,9U,19U)
#define VTSS_M_ANA_AC_POL_BDLB_LB_BUCKET_VAL_BUCKET_VAL    VTSS_ENCODE_BITMASK(9U,19U)
#define VTSS_X_ANA_AC_POL_BDLB_LB_BUCKET_VAL_BUCKET_VAL(x) VTSS_EXTRACT_BITFIELD(x,9U,19U)

#define VTSS_F_ANA_AC_POL_BDLB_LB_BUCKET_VAL_REM_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_ANA_AC_POL_BDLB_LB_BUCKET_VAL_REM_VAL    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_ANA_AC_POL_BDLB_LB_BUCKET_VAL_REM_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL  t_sz:1 ga:4868, gw:5, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL __REG(VTSS_TO_ANA_AC_POL,4868U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_CLK_PERIOD_01NS(x) VTSS_ENCODE_BITFIELD(x,19U,8U)
#define VTSS_M_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_CLK_PERIOD_01NS    VTSS_ENCODE_BITMASK(19U,8U)
#define VTSS_X_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_CLK_PERIOD_01NS(x) VTSS_EXTRACT_BITFIELD(x,19U,8U)

#define VTSS_F_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_BASE_TICK_CNT(x) VTSS_ENCODE_BITFIELD(x,4U,15U)
#define VTSS_M_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_BASE_TICK_CNT    VTSS_ENCODE_BITMASK(4U,15U)
#define VTSS_X_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_BASE_TICK_CNT(x) VTSS_EXTRACT_BITFIELD(x,4U,15U)

#define VTSS_F_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_LEAK_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_LEAK_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_LEAK_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_DLB_ADD_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_DLB_ADD_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_DLB_ADD_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_POL_COMMON_BUM_SLB_TRAFFIC_MASK_CFG  t_sz:1 ga:4868, gw:5, ra:1, gc:1, rc:3  */
#define VTSS_ANA_AC_POL_COMMON_BUM_SLB_TRAFFIC_MASK_CFG(ri) __REG(VTSS_TO_ANA_AC_POL,4868U,0U,0U,ri,1U,1U,3U)

#define VTSS_F_ANA_AC_POL_COMMON_BUM_SLB_TRAFFIC_MASK_CFG_TRAFFIC_TYPE_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_ANA_AC_POL_COMMON_BUM_SLB_TRAFFIC_MASK_CFG_TRAFFIC_TYPE_MASK    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_ANA_AC_POL_COMMON_BUM_SLB_TRAFFIC_MASK_CFG_TRAFFIC_TYPE_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY  t_sz:1 ga:4868, gw:5, ra:4, gc:1, rc:1  */
#define VTSS_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY __REG(VTSS_TO_ANA_AC_POL,4868U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_LEAK_SCAN_COMPLETED_STICKY(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_LEAK_SCAN_COMPLETED_STICKY    VTSS_BIT(31U)
#define VTSS_X_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_LEAK_SCAN_COMPLETED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_LEAK_SCAN_STARTED_STICKY(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_LEAK_SCAN_STARTED_STICKY    VTSS_BIT(30U)
#define VTSS_X_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_LEAK_SCAN_STARTED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_LEAK_START_DELAYED_STICKY(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_LEAK_START_DELAYED_STICKY    VTSS_BIT(29U)
#define VTSS_X_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_LEAK_START_DELAYED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_SLB_CLOSED_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_SLB_CLOSED_STICKY    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_SLB_CLOSED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_AC_POL_BUM_SLB_MISC_CFG  t_sz:1 ga:3072, gw:8, ra:0, gc:128, rc:1  */
#define VTSS_ANA_AC_POL_BUM_SLB_MISC_CFG(gi) __REG(VTSS_TO_ANA_AC_POL,3072U,gi,8U,0U,0U,128U,1U)

#define VTSS_F_ANA_AC_POL_BUM_SLB_MISC_CFG_FRAME_RATE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_POL_BUM_SLB_MISC_CFG_FRAME_RATE_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_POL_BUM_SLB_MISC_CFG_FRAME_RATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_POL_BUM_SLB_SLB_CFG  t_sz:1 ga:3072, gw:8, ra:1, gc:128, rc:1  */
#define VTSS_ANA_AC_POL_BUM_SLB_SLB_CFG(gi) __REG(VTSS_TO_ANA_AC_POL,3072U,gi,8U,0U,1U,128U,1U)

#define VTSS_F_ANA_AC_POL_BUM_SLB_SLB_CFG_TIMESTAMP_VAL(x) VTSS_ENCODE_BITFIELD(x,10U,11U)
#define VTSS_M_ANA_AC_POL_BUM_SLB_SLB_CFG_TIMESTAMP_VAL    VTSS_ENCODE_BITMASK(10U,11U)
#define VTSS_X_ANA_AC_POL_BUM_SLB_SLB_CFG_TIMESTAMP_VAL(x) VTSS_EXTRACT_BITFIELD(x,10U,11U)

#define VTSS_F_ANA_AC_POL_BUM_SLB_SLB_CFG_ENCAP_DATA_DIS(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_AC_POL_BUM_SLB_SLB_CFG_ENCAP_DATA_DIS    VTSS_BIT(9U)
#define VTSS_X_ANA_AC_POL_BUM_SLB_SLB_CFG_ENCAP_DATA_DIS(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_AC_POL_BUM_SLB_SLB_CFG_GAP_VAL(x) VTSS_ENCODE_BITFIELD(x,2U,7U)
#define VTSS_M_ANA_AC_POL_BUM_SLB_SLB_CFG_GAP_VAL    VTSS_ENCODE_BITMASK(2U,7U)
#define VTSS_X_ANA_AC_POL_BUM_SLB_SLB_CFG_GAP_VAL(x) VTSS_EXTRACT_BITFIELD(x,2U,7U)

#define VTSS_F_ANA_AC_POL_BUM_SLB_SLB_CFG_TIMESCALE_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_AC_POL_BUM_SLB_SLB_CFG_TIMESCALE_VAL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_AC_POL_BUM_SLB_SLB_CFG_TIMESCALE_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_AC_POL_BUM_SLB_LB_CFG  t_sz:1 ga:3072, gw:8, ra:2, gc:128, rc:3  */
#define VTSS_ANA_AC_POL_BUM_SLB_LB_CFG(gi,ri) __REG(VTSS_TO_ANA_AC_POL,3072U,gi,8U,ri,2U,128U,3U)

#define VTSS_F_ANA_AC_POL_BUM_SLB_LB_CFG_THRES_VAL(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_ANA_AC_POL_BUM_SLB_LB_CFG_THRES_VAL    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_ANA_AC_POL_BUM_SLB_LB_CFG_THRES_VAL(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_ANA_AC_POL_BUM_SLB_LB_CFG_RATE_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_ANA_AC_POL_BUM_SLB_LB_CFG_RATE_VAL    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_ANA_AC_POL_BUM_SLB_LB_CFG_RATE_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* ANA_AC_POL_BUM_SLB_LB_BUCKET_VAL  t_sz:1 ga:3072, gw:8, ra:5, gc:128, rc:3  */
#define VTSS_ANA_AC_POL_BUM_SLB_LB_BUCKET_VAL(gi,ri) __REG(VTSS_TO_ANA_AC_POL,3072U,gi,8U,ri,5U,128U,3U)

#define VTSS_F_ANA_AC_POL_BUM_SLB_LB_BUCKET_VAL_BUCKET_VAL(x) VTSS_ENCODE_BITFIELD(x,9U,19U)
#define VTSS_M_ANA_AC_POL_BUM_SLB_LB_BUCKET_VAL_BUCKET_VAL    VTSS_ENCODE_BITMASK(9U,19U)
#define VTSS_X_ANA_AC_POL_BUM_SLB_LB_BUCKET_VAL_BUCKET_VAL(x) VTSS_EXTRACT_BITFIELD(x,9U,19U)

#define VTSS_F_ANA_AC_POL_BUM_SLB_LB_BUCKET_VAL_REM_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_ANA_AC_POL_BUM_SLB_LB_BUCKET_VAL_REM_VAL    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_ANA_AC_POL_BUM_SLB_LB_BUCKET_VAL_REM_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* ANA_AC_SDLB_XLB_NEXT_TR_CTRL  t_sz:1 ga:7936, gw:11, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_SDLB_XLB_NEXT_TR_CTRL __REG(VTSS_TO_ANA_AC_SDLB,7936U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_SDLB_XLB_NEXT_TR_CTRL_XLB_NEXT_TR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_SDLB_XLB_NEXT_TR_CTRL_XLB_NEXT_TR_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_SDLB_XLB_NEXT_TR_CTRL_XLB_NEXT_TR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_SDLB_XLB_NEXT_TR_ORG  t_sz:1 ga:7936, gw:11, ra:1, gc:1, rc:1  */
#define VTSS_ANA_AC_SDLB_XLB_NEXT_TR_ORG __REG(VTSS_TO_ANA_AC_SDLB,7936U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ANA_AC_SDLB_XLB_NEXT_TR_ORG_LBSET_NEXT_TR_ORG(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_ANA_AC_SDLB_XLB_NEXT_TR_ORG_LBSET_NEXT_TR_ORG    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_ANA_AC_SDLB_XLB_NEXT_TR_ORG_LBSET_NEXT_TR_ORG(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* ANA_AC_SDLB_XLB_NEXT_TR_NEW  t_sz:1 ga:7936, gw:11, ra:2, gc:1, rc:1  */
#define VTSS_ANA_AC_SDLB_XLB_NEXT_TR_NEW __REG(VTSS_TO_ANA_AC_SDLB,7936U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_ANA_AC_SDLB_XLB_NEXT_TR_NEW_LBSET_NEXT_TR_NEW(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_ANA_AC_SDLB_XLB_NEXT_TR_NEW_LBSET_NEXT_TR_NEW    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_ANA_AC_SDLB_XLB_NEXT_TR_NEW_LBSET_NEXT_TR_NEW(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

#define VTSS_F_ANA_AC_SDLB_XLB_NEXT_TR_NEW_XLB_NEXT_TR_END(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_AC_SDLB_XLB_NEXT_TR_NEW_XLB_NEXT_TR_END    VTSS_BIT(24U)
#define VTSS_X_ANA_AC_SDLB_XLB_NEXT_TR_NEW_XLB_NEXT_TR_END(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

/* ANA_AC_SDLB_MISC_CTRL  t_sz:1 ga:7936, gw:11, ra:3, gc:1, rc:1  */
#define VTSS_ANA_AC_SDLB_MISC_CTRL __REG(VTSS_TO_ANA_AC_SDLB,7936U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_ANA_AC_SDLB_MISC_CTRL_PUP_IGNORE_INH_TOKENS_FIFO_WMARK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_AC_SDLB_MISC_CTRL_PUP_IGNORE_INH_TOKENS_FIFO_WMARK    VTSS_BIT(2U)
#define VTSS_X_ANA_AC_SDLB_MISC_CTRL_PUP_IGNORE_INH_TOKENS_FIFO_WMARK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

/* ANA_AC_SDLB_MISC_RATE_CTRL  t_sz:1 ga:7936, gw:11, ra:4, gc:1, rc:1  */
#define VTSS_ANA_AC_SDLB_MISC_RATE_CTRL __REG(VTSS_TO_ANA_AC_SDLB,7936U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_ANA_AC_SDLB_MISC_RATE_CTRL_FRM_RATE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_SDLB_MISC_RATE_CTRL_FRM_RATE_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_SDLB_MISC_RATE_CTRL_FRM_RATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_SDLB_MARK_ALL_FRMS_RED_SET  t_sz:1 ga:7936, gw:11, ra:5, gc:1, rc:1  */
#define VTSS_ANA_AC_SDLB_MARK_ALL_FRMS_RED_SET __REG(VTSS_TO_ANA_AC_SDLB,7936U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_ANA_AC_SDLB_MARK_ALL_FRMS_RED_SET_MARK_ALL_FRMS_RED_SET_LBSET(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_ANA_AC_SDLB_MARK_ALL_FRMS_RED_SET_MARK_ALL_FRMS_RED_SET_LBSET    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_ANA_AC_SDLB_MARK_ALL_FRMS_RED_SET_MARK_ALL_FRMS_RED_SET_LBSET(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

#define VTSS_F_ANA_AC_SDLB_MARK_ALL_FRMS_RED_SET_MARK_ALL_FRMS_RED_SET_VLD(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_AC_SDLB_MARK_ALL_FRMS_RED_SET_MARK_ALL_FRMS_RED_SET_VLD    VTSS_BIT(24U)
#define VTSS_X_ANA_AC_SDLB_MARK_ALL_FRMS_RED_SET_MARK_ALL_FRMS_RED_SET_VLD(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

/* ANA_AC_SDLB_MARK_ALL_FRMS_RED_CLR  t_sz:1 ga:7936, gw:11, ra:6, gc:1, rc:1  */
#define VTSS_ANA_AC_SDLB_MARK_ALL_FRMS_RED_CLR __REG(VTSS_TO_ANA_AC_SDLB,7936U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_ANA_AC_SDLB_MARK_ALL_FRMS_RED_CLR_MARK_ALL_FRMS_RED_CLR_LBSET(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_ANA_AC_SDLB_MARK_ALL_FRMS_RED_CLR_MARK_ALL_FRMS_RED_CLR_LBSET    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_ANA_AC_SDLB_MARK_ALL_FRMS_RED_CLR_MARK_ALL_FRMS_RED_CLR_LBSET(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

#define VTSS_F_ANA_AC_SDLB_MARK_ALL_FRMS_RED_CLR_MARK_ALL_FRMS_RED_CLR_VLD(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_AC_SDLB_MARK_ALL_FRMS_RED_CLR_MARK_ALL_FRMS_RED_CLR_VLD    VTSS_BIT(24U)
#define VTSS_X_ANA_AC_SDLB_MARK_ALL_FRMS_RED_CLR_MARK_ALL_FRMS_RED_CLR_VLD(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

/* ANA_AC_SDLB_WARN  t_sz:1 ga:7936, gw:11, ra:7, gc:1, rc:1  */
#define VTSS_ANA_AC_SDLB_WARN     __REG(VTSS_TO_ANA_AC_SDLB,7936U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_ANA_AC_SDLB_WARN_SUB_FIFO_WMARK_REACHED_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_SDLB_WARN_SUB_FIFO_WMARK_REACHED_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_SDLB_WARN_SUB_FIFO_WMARK_REACHED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_ANA_AC_SDLB_WARN_NEXT_TR_MATCH_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_SDLB_WARN_NEXT_TR_MATCH_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_SDLB_WARN_NEXT_TR_MATCH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_SDLB_WARN_INH_TOKENS_FIFO_WMARK_REACHED_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_AC_SDLB_WARN_INH_TOKENS_FIFO_WMARK_REACHED_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_AC_SDLB_WARN_INH_TOKENS_FIFO_WMARK_REACHED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_AC_SDLB_WARN_INH_TOKENS_FIFO_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_AC_SDLB_WARN_INH_TOKENS_FIFO_OFLW_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_AC_SDLB_WARN_INH_TOKENS_FIFO_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_AC_SDLB_WARN_PUP_TO_PUP_LBSET_COLLISION_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_AC_SDLB_WARN_PUP_TO_PUP_LBSET_COLLISION_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_AC_SDLB_WARN_PUP_TO_PUP_LBSET_COLLISION_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_AC_SDLB_WARN_PUP_TO_SUB_LBSET_COLLISION_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_AC_SDLB_WARN_PUP_TO_SUB_LBSET_COLLISION_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_AC_SDLB_WARN_PUP_TO_SUB_LBSET_COLLISION_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_AC_SDLB_WARN_SUB_SELECTED_BEFORE_PUP_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_AC_SDLB_WARN_SUB_SELECTED_BEFORE_PUP_STICKY    VTSS_BIT(6U)
#define VTSS_X_ANA_AC_SDLB_WARN_SUB_SELECTED_BEFORE_PUP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

/* ANA_AC_SDLB_FAIL  t_sz:1 ga:7936, gw:11, ra:8, gc:1, rc:1  */
#define VTSS_ANA_AC_SDLB_FAIL     __REG(VTSS_TO_ANA_AC_SDLB,7936U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_ANA_AC_SDLB_FAIL_SUB_FIFO_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_SDLB_FAIL_SUB_FIFO_OFLW_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_SDLB_FAIL_SUB_FIFO_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_ANA_AC_SDLB_FAIL_SUB_FIFO_UFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_SDLB_FAIL_SUB_FIFO_UFLW_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_SDLB_FAIL_SUB_FIFO_UFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_SDLB_FAIL_SUB_INFO_FIFO_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_AC_SDLB_FAIL_SUB_INFO_FIFO_OFLW_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_AC_SDLB_FAIL_SUB_INFO_FIFO_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_AC_SDLB_FAIL_SUB_INFO_FIFO_UFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_AC_SDLB_FAIL_SUB_INFO_FIFO_UFLW_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_AC_SDLB_FAIL_SUB_INFO_FIFO_UFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_AC_SDLB_FAIL_PND_PUP_QU_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_AC_SDLB_FAIL_PND_PUP_QU_OFLW_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_AC_SDLB_FAIL_PND_PUP_QU_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_AC_SDLB_FAIL_PND_PUP_QU_UFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_AC_SDLB_FAIL_PND_PUP_QU_UFLW_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_AC_SDLB_FAIL_PND_PUP_QU_UFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_AC_SDLB_FAIL_PRE_PUP_QU_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_AC_SDLB_FAIL_PRE_PUP_QU_OFLW_STICKY    VTSS_BIT(6U)
#define VTSS_X_ANA_AC_SDLB_FAIL_PRE_PUP_QU_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_AC_SDLB_FAIL_PRE_PUP_QU_UFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_AC_SDLB_FAIL_PRE_PUP_QU_UFLW_STICKY    VTSS_BIT(7U)
#define VTSS_X_ANA_AC_SDLB_FAIL_PRE_PUP_QU_UFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_AC_SDLB_FAIL_INH_TOKENS_FIFO_UFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_AC_SDLB_FAIL_INH_TOKENS_FIFO_UFLW_STICKY    VTSS_BIT(8U)
#define VTSS_X_ANA_AC_SDLB_FAIL_INH_TOKENS_FIFO_UFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

/* ANA_AC_SDLB_TBL_ACC_CTRL  t_sz:1 ga:7936, gw:11, ra:9, gc:1, rc:1  */
#define VTSS_ANA_AC_SDLB_TBL_ACC_CTRL __REG(VTSS_TO_ANA_AC_SDLB,7936U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_CMD(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_CMD    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_CMD(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

#define VTSS_F_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_CMD_EXEC(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_CMD_EXEC    VTSS_BIT(3U)
#define VTSS_X_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_CMD_EXEC(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_LBSET_ADDR(x) VTSS_ENCODE_BITFIELD(x,5U,9U)
#define VTSS_M_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_LBSET_ADDR    VTSS_ENCODE_BITMASK(5U,9U)
#define VTSS_X_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_LBSET_ADDR(x) VTSS_EXTRACT_BITFIELD(x,5U,9U)

#define VTSS_F_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_LB_IDX(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_LB_IDX    VTSS_BIT(4U)
#define VTSS_X_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_LB_IDX(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* ANA_AC_SDLB_TBL_ACC_VAL  t_sz:1 ga:7936, gw:11, ra:10, gc:1, rc:1  */
#define VTSS_ANA_AC_SDLB_TBL_ACC_VAL __REG(VTSS_TO_ANA_AC_SDLB,7936U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_ANA_AC_SDLB_TBL_ACC_VAL_TBL_ACC_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,26U)
#define VTSS_M_ANA_AC_SDLB_TBL_ACC_VAL_TBL_ACC_VAL    VTSS_ENCODE_BITMASK(0U,26U)
#define VTSS_X_ANA_AC_SDLB_TBL_ACC_VAL_TBL_ACC_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,26U)

/* ANA_AC_SDLB_XLB_START  t_sz:1 ga:7947, gw:6, ra:0, gc:5, rc:1  */
#define VTSS_ANA_AC_SDLB_XLB_START(gi) __REG(VTSS_TO_ANA_AC_SDLB,7947U,gi,6U,0U,0U,5U,1U)

#define VTSS_F_ANA_AC_SDLB_XLB_START_LBSET_START(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_ANA_AC_SDLB_XLB_START_LBSET_START    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_ANA_AC_SDLB_XLB_START_LBSET_START(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* ANA_AC_SDLB_PUP_INTERVAL  t_sz:1 ga:7947, gw:6, ra:1, gc:5, rc:1  */
#define VTSS_ANA_AC_SDLB_PUP_INTERVAL(gi) __REG(VTSS_TO_ANA_AC_SDLB,7947U,gi,6U,0U,1U,5U,1U)

#define VTSS_F_ANA_AC_SDLB_PUP_INTERVAL_PUP_INTERVAL(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_ANA_AC_SDLB_PUP_INTERVAL_PUP_INTERVAL    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_ANA_AC_SDLB_PUP_INTERVAL_PUP_INTERVAL(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* ANA_AC_SDLB_PUP_CTRL  t_sz:1 ga:7947, gw:6, ra:2, gc:5, rc:1  */
#define VTSS_ANA_AC_SDLB_PUP_CTRL(gi) __REG(VTSS_TO_ANA_AC_SDLB,7947U,gi,6U,0U,2U,5U,1U)

#define VTSS_F_ANA_AC_SDLB_PUP_CTRL_PUP_LB_DT(x) VTSS_ENCODE_BITFIELD(x,0U,19U)
#define VTSS_M_ANA_AC_SDLB_PUP_CTRL_PUP_LB_DT    VTSS_ENCODE_BITMASK(0U,19U)
#define VTSS_X_ANA_AC_SDLB_PUP_CTRL_PUP_LB_DT(x) VTSS_EXTRACT_BITFIELD(x,0U,19U)

#define VTSS_F_ANA_AC_SDLB_PUP_CTRL_PUP_ENA(x)   VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_AC_SDLB_PUP_CTRL_PUP_ENA      VTSS_BIT(24U)
#define VTSS_X_ANA_AC_SDLB_PUP_CTRL_PUP_ENA(x)   VTSS_EXTRACT_BITFIELD(x,24U,1U)

/* ANA_AC_SDLB_LBGRP_MISC  t_sz:1 ga:7947, gw:6, ra:3, gc:5, rc:1  */
#define VTSS_ANA_AC_SDLB_LBGRP_MISC(gi) __REG(VTSS_TO_ANA_AC_SDLB,7947U,gi,6U,0U,3U,5U,1U)

#define VTSS_F_ANA_AC_SDLB_LBGRP_MISC_THRES_SHIFT(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_ANA_AC_SDLB_LBGRP_MISC_THRES_SHIFT    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_ANA_AC_SDLB_LBGRP_MISC_THRES_SHIFT(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

/* ANA_AC_SDLB_FRM_RATE_TOKENS  t_sz:1 ga:7947, gw:6, ra:4, gc:5, rc:1  */
#define VTSS_ANA_AC_SDLB_FRM_RATE_TOKENS(gi) __REG(VTSS_TO_ANA_AC_SDLB,7947U,gi,6U,0U,4U,5U,1U)

#define VTSS_F_ANA_AC_SDLB_FRM_RATE_TOKENS_FRM_RATE_TOKENS(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_ANA_AC_SDLB_FRM_RATE_TOKENS_FRM_RATE_TOKENS    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_ANA_AC_SDLB_FRM_RATE_TOKENS_FRM_RATE_TOKENS(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* ANA_AC_SDLB_LBGRP_STATE_TBL  t_sz:1 ga:7947, gw:6, ra:5, gc:5, rc:1  */
#define VTSS_ANA_AC_SDLB_LBGRP_STATE_TBL(gi) __REG(VTSS_TO_ANA_AC_SDLB,7947U,gi,6U,0U,5U,5U,1U)

#define VTSS_F_ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_ONGOING(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_ONGOING    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_ONGOING(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_WAIT_ACK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_WAIT_ACK    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_WAIT_ACK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_LBSET_NEXT(x) VTSS_ENCODE_BITFIELD(x,16U,9U)
#define VTSS_M_ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_LBSET_NEXT    VTSS_ENCODE_BITMASK(16U,9U)
#define VTSS_X_ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_LBSET_NEXT(x) VTSS_EXTRACT_BITFIELD(x,16U,9U)

/* ANA_AC_SDLB_PUP_TOKENS  t_sz:1 ga:0, gw:16, ra:0, gc:496, rc:2  */
#define VTSS_ANA_AC_SDLB_PUP_TOKENS(gi,ri) __REG(VTSS_TO_ANA_AC_SDLB,0U,gi,16U,ri,0U,496U,2U)

#define VTSS_F_ANA_AC_SDLB_PUP_TOKENS_PUP_TOKENS(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_ANA_AC_SDLB_PUP_TOKENS_PUP_TOKENS    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_ANA_AC_SDLB_PUP_TOKENS_PUP_TOKENS(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* ANA_AC_SDLB_THRES  t_sz:1 ga:0, gw:16, ra:2, gc:496, rc:2  */
#define VTSS_ANA_AC_SDLB_THRES(gi,ri) __REG(VTSS_TO_ANA_AC_SDLB,0U,gi,16U,ri,2U,496U,2U)

#define VTSS_F_ANA_AC_SDLB_THRES_THRES(x)        VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_ANA_AC_SDLB_THRES_THRES           VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_ANA_AC_SDLB_THRES_THRES(x)        VTSS_EXTRACT_BITFIELD(x,0U,10U)

#define VTSS_F_ANA_AC_SDLB_THRES_THRES_HYS(x)    VTSS_ENCODE_BITFIELD(x,16U,10U)
#define VTSS_M_ANA_AC_SDLB_THRES_THRES_HYS       VTSS_ENCODE_BITMASK(16U,10U)
#define VTSS_X_ANA_AC_SDLB_THRES_THRES_HYS(x)    VTSS_EXTRACT_BITFIELD(x,16U,10U)

/* ANA_AC_SDLB_XLB_NEXT  t_sz:1 ga:0, gw:16, ra:4, gc:496, rc:1  */
#define VTSS_ANA_AC_SDLB_XLB_NEXT(gi) __REG(VTSS_TO_ANA_AC_SDLB,0U,gi,16U,0U,4U,496U,1U)

#define VTSS_F_ANA_AC_SDLB_XLB_NEXT_LBSET_NEXT(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_ANA_AC_SDLB_XLB_NEXT_LBSET_NEXT    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_ANA_AC_SDLB_XLB_NEXT_LBSET_NEXT(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

#define VTSS_F_ANA_AC_SDLB_XLB_NEXT_LBGRP(x)     VTSS_ENCODE_BITFIELD(x,24U,3U)
#define VTSS_M_ANA_AC_SDLB_XLB_NEXT_LBGRP        VTSS_ENCODE_BITMASK(24U,3U)
#define VTSS_X_ANA_AC_SDLB_XLB_NEXT_LBGRP(x)     VTSS_EXTRACT_BITFIELD(x,24U,3U)

/* ANA_AC_SDLB_INH_CTRL  t_sz:1 ga:0, gw:16, ra:5, gc:496, rc:2  */
#define VTSS_ANA_AC_SDLB_INH_CTRL(gi,ri) __REG(VTSS_TO_ANA_AC_SDLB,0U,gi,16U,ri,5U,496U,2U)

#define VTSS_F_ANA_AC_SDLB_INH_CTRL_PUP_TOKENS_MAX(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_ANA_AC_SDLB_INH_CTRL_PUP_TOKENS_MAX    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_ANA_AC_SDLB_INH_CTRL_PUP_TOKENS_MAX(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

#define VTSS_F_ANA_AC_SDLB_INH_CTRL_INH_MODE(x)  VTSS_ENCODE_BITFIELD(x,20U,2U)
#define VTSS_M_ANA_AC_SDLB_INH_CTRL_INH_MODE     VTSS_ENCODE_BITMASK(20U,2U)
#define VTSS_X_ANA_AC_SDLB_INH_CTRL_INH_MODE(x)  VTSS_EXTRACT_BITFIELD(x,20U,2U)

#define VTSS_F_ANA_AC_SDLB_INH_CTRL_INH_LB(x)    VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_AC_SDLB_INH_CTRL_INH_LB       VTSS_BIT(24U)
#define VTSS_X_ANA_AC_SDLB_INH_CTRL_INH_LB(x)    VTSS_EXTRACT_BITFIELD(x,24U,1U)

/* ANA_AC_SDLB_INH_LBSET_ADDR  t_sz:1 ga:0, gw:16, ra:7, gc:496, rc:1  */
#define VTSS_ANA_AC_SDLB_INH_LBSET_ADDR(gi) __REG(VTSS_TO_ANA_AC_SDLB,0U,gi,16U,0U,7U,496U,1U)

#define VTSS_F_ANA_AC_SDLB_INH_LBSET_ADDR_INH_LBSET_ADDR(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_ANA_AC_SDLB_INH_LBSET_ADDR_INH_LBSET_ADDR    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_ANA_AC_SDLB_INH_LBSET_ADDR_INH_LBSET_ADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* ANA_AC_SDLB_DLB_MISC  t_sz:1 ga:0, gw:16, ra:8, gc:496, rc:1  */
#define VTSS_ANA_AC_SDLB_DLB_MISC(gi) __REG(VTSS_TO_ANA_AC_SDLB,0U,gi,16U,0U,8U,496U,1U)

#define VTSS_F_ANA_AC_SDLB_DLB_MISC_DLB_FRM_RATE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_SDLB_DLB_MISC_DLB_FRM_RATE_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_SDLB_DLB_MISC_DLB_FRM_RATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_ANA_AC_SDLB_DLB_MISC_MARK_ALL_FRMS_RED_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_AC_SDLB_DLB_MISC_MARK_ALL_FRMS_RED_ENA    VTSS_BIT(6U)
#define VTSS_X_ANA_AC_SDLB_DLB_MISC_MARK_ALL_FRMS_RED_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_AC_SDLB_DLB_MISC_MARK_ALL_FRMS_RED_MODE(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_AC_SDLB_DLB_MISC_MARK_ALL_FRMS_RED_MODE    VTSS_BIT(7U)
#define VTSS_X_ANA_AC_SDLB_DLB_MISC_MARK_ALL_FRMS_RED_MODE(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_AC_SDLB_DLB_MISC_DLB_FRM_ADJ(x) VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_ANA_AC_SDLB_DLB_MISC_DLB_FRM_ADJ    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_ANA_AC_SDLB_DLB_MISC_DLB_FRM_ADJ(x) VTSS_EXTRACT_BITFIELD(x,8U,7U)

/* ANA_AC_SDLB_DLB_CFG  t_sz:1 ga:0, gw:16, ra:9, gc:496, rc:1  */
#define VTSS_ANA_AC_SDLB_DLB_CFG(gi) __REG(VTSS_TO_ANA_AC_SDLB,0U,gi,16U,0U,9U,496U,1U)

#define VTSS_F_ANA_AC_SDLB_DLB_CFG_EIR_INC_DP_VAL(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_ANA_AC_SDLB_DLB_CFG_EIR_INC_DP_VAL    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_ANA_AC_SDLB_DLB_CFG_EIR_INC_DP_VAL(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_ANA_AC_SDLB_DLB_CFG_DROP_ON_YELLOW_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_AC_SDLB_DLB_CFG_DROP_ON_YELLOW_ENA    VTSS_BIT(11U)
#define VTSS_X_ANA_AC_SDLB_DLB_CFG_DROP_ON_YELLOW_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_AC_SDLB_DLB_CFG_DP_BYPASS_LVL(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_ANA_AC_SDLB_DLB_CFG_DP_BYPASS_LVL    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_ANA_AC_SDLB_DLB_CFG_DP_BYPASS_LVL(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_ANA_AC_SDLB_DLB_CFG_HIER_DLB_DIS(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_AC_SDLB_DLB_CFG_HIER_DLB_DIS    VTSS_BIT(8U)
#define VTSS_X_ANA_AC_SDLB_DLB_CFG_HIER_DLB_DIS(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_AC_SDLB_DLB_CFG_ENCAP_DATA_DIS(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_AC_SDLB_DLB_CFG_ENCAP_DATA_DIS    VTSS_BIT(7U)
#define VTSS_X_ANA_AC_SDLB_DLB_CFG_ENCAP_DATA_DIS(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_AC_SDLB_DLB_CFG_COLOR_AWARE_LVL(x) VTSS_ENCODE_BITFIELD(x,5U,2U)
#define VTSS_M_ANA_AC_SDLB_DLB_CFG_COLOR_AWARE_LVL    VTSS_ENCODE_BITMASK(5U,2U)
#define VTSS_X_ANA_AC_SDLB_DLB_CFG_COLOR_AWARE_LVL(x) VTSS_EXTRACT_BITFIELD(x,5U,2U)

#define VTSS_F_ANA_AC_SDLB_DLB_CFG_CIR_INC_DP_VAL(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_ANA_AC_SDLB_DLB_CFG_CIR_INC_DP_VAL    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_ANA_AC_SDLB_DLB_CFG_CIR_INC_DP_VAL(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_ANA_AC_SDLB_DLB_CFG_DLB_MODE(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_AC_SDLB_DLB_CFG_DLB_MODE      VTSS_BIT(2U)
#define VTSS_X_ANA_AC_SDLB_DLB_CFG_DLB_MODE(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_AC_SDLB_DLB_CFG_TRAFFIC_TYPE_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_AC_SDLB_DLB_CFG_TRAFFIC_TYPE_MASK    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_AC_SDLB_DLB_CFG_TRAFFIC_TYPE_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_ACL_VCAP_S2_CFG  t_sz:1 ga:2048, gw:148, ra:0, gc:1, rc:35  */
#define VTSS_ANA_ACL_VCAP_S2_CFG(ri) __REG(VTSS_TO_ANA_ACL,2048U,0U,0U,ri,0U,1U,35U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_ROUTE_HANDLING_ENA(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_ROUTE_HANDLING_ENA    VTSS_BIT(28U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_ROUTE_HANDLING_ENA(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_OAM_ENA(x) VTSS_ENCODE_BITFIELD(x,26U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_OAM_ENA    VTSS_ENCODE_BITMASK(26U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_OAM_ENA(x) VTSS_EXTRACT_BITFIELD(x,26U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_OTHER_ENA(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_OTHER_ENA    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_OTHER_ENA(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_VID_ENA(x) VTSS_ENCODE_BITFIELD(x,22U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_VID_ENA    VTSS_ENCODE_BITMASK(22U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_VID_ENA(x) VTSS_EXTRACT_BITFIELD(x,22U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_STD_ENA(x) VTSS_ENCODE_BITFIELD(x,20U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_STD_ENA    VTSS_ENCODE_BITMASK(20U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_STD_ENA(x) VTSS_EXTRACT_BITFIELD(x,20U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_ENA(x) VTSS_ENCODE_BITFIELD(x,18U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_ENA    VTSS_ENCODE_BITMASK(18U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_ENA(x) VTSS_EXTRACT_BITFIELD(x,18U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP_7TUPLE_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP_7TUPLE_ENA    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP_7TUPLE_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_VID_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_VID_ENA    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_VID_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_TCPUDP_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_TCPUDP_ENA    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_TCPUDP_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_OTHER_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_OTHER_ENA    VTSS_ENCODE_BITMASK(10U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_OTHER_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_ARP_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_ARP_ENA    VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_ARP_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_MAC_SNAP_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_MAC_SNAP_ENA    VTSS_ENCODE_BITMASK(6U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_MAC_SNAP_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_MAC_LLC_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_MAC_LLC_ENA    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_MAC_LLC_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_ENA(x)    VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_ENA       VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_ENA(x)    VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ANA_ACL_SWAP_SIP  t_sz:1 ga:2048, gw:148, ra:70, gc:1, rc:32  */
#define VTSS_ANA_ACL_SWAP_SIP(ri) __REG(VTSS_TO_ANA_ACL,2048U,0U,0U,ri,70U,1U,32U)

#define VTSS_F_ANA_ACL_SWAP_SIP_SIP(x)           (x)
#define VTSS_M_ANA_ACL_SWAP_SIP_SIP              0xffffffffU
#define VTSS_X_ANA_ACL_SWAP_SIP_SIP(x)           (x)


/* ANA_ACL_PTP_MISC_CTRL  t_sz:1 ga:2048, gw:148, ra:102, gc:1, rc:1  */
#define VTSS_ANA_ACL_PTP_MISC_CTRL __REG(VTSS_TO_ANA_ACL,2048U,0U,0U,0U,102U,1U,1U)

#define VTSS_F_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REDIR_QU(x) VTSS_ENCODE_BITFIELD(x,7U,3U)
#define VTSS_M_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REDIR_QU    VTSS_ENCODE_BITMASK(7U,3U)
#define VTSS_X_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REDIR_QU(x) VTSS_EXTRACT_BITFIELD(x,7U,3U)

#define VTSS_F_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REDIR_TOO_BIG_REDIR(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REDIR_TOO_BIG_REDIR    VTSS_BIT(6U)
#define VTSS_X_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REDIR_TOO_BIG_REDIR(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REQ_MC_UPD_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REQ_MC_UPD_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REQ_MC_UPD_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REQ_CHG_LEN_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REQ_CHG_LEN_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REQ_CHG_LEN_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_IP6_SEL(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_IP6_SEL    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_IP6_SEL(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REQ_UDP_LEN52(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REQ_UDP_LEN52    VTSS_BIT(1U)
#define VTSS_X_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REQ_UDP_LEN52(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_ACL_PTP_MISC_CTRL_PTP_ALLOW_ACL_REW_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_ACL_PTP_MISC_CTRL_PTP_ALLOW_ACL_REW_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_ACL_PTP_MISC_CTRL_PTP_ALLOW_ACL_REW_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_ACL_SWAP_IP_CTRL  t_sz:1 ga:2048, gw:148, ra:103, gc:1, rc:1  */
#define VTSS_ANA_ACL_SWAP_IP_CTRL __REG(VTSS_TO_ANA_ACL,2048U,0U,0U,0U,103U,1U,1U)

#define VTSS_F_ANA_ACL_SWAP_IP_CTRL_DMAC_REPL_OFFSET_VAL(x) VTSS_ENCODE_BITFIELD(x,18U,6U)
#define VTSS_M_ANA_ACL_SWAP_IP_CTRL_DMAC_REPL_OFFSET_VAL    VTSS_ENCODE_BITMASK(18U,6U)
#define VTSS_X_ANA_ACL_SWAP_IP_CTRL_DMAC_REPL_OFFSET_VAL(x) VTSS_EXTRACT_BITFIELD(x,18U,6U)

#define VTSS_F_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP6_HOPC_VAL(x) VTSS_ENCODE_BITFIELD(x,10U,8U)
#define VTSS_M_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP6_HOPC_VAL    VTSS_ENCODE_BITMASK(10U,8U)
#define VTSS_X_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP6_HOPC_VAL(x) VTSS_EXTRACT_BITFIELD(x,10U,8U)

#define VTSS_F_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP4_TTL_VAL(x) VTSS_ENCODE_BITFIELD(x,2U,8U)
#define VTSS_M_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP4_TTL_VAL    VTSS_ENCODE_BITMASK(2U,8U)
#define VTSS_X_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP4_TTL_VAL(x) VTSS_EXTRACT_BITFIELD(x,2U,8U)

#define VTSS_F_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP6_HOPC_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP6_HOPC_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP6_HOPC_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP4_TTL_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP4_TTL_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP4_TTL_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_ACL_VCAP_S2_MISC_CTRL  t_sz:1 ga:2048, gw:148, ra:104, gc:1, rc:1  */
#define VTSS_ANA_ACL_VCAP_S2_MISC_CTRL __REG(VTSS_TO_ANA_ACL,2048U,0U,0U,0U,104U,1U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_MAPPED_PORT_ENA(x) VTSS_ENCODE_BITFIELD(x,24U,4U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_MAPPED_PORT_ENA    VTSS_ENCODE_BITMASK(24U,4U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_MAPPED_PORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,24U,4U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_AFFIX_OVERLOAD_ENA(x) VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_AFFIX_OVERLOAD_ENA    VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_AFFIX_OVERLOAD_ENA(x) VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_ISDX_OVERLOAD_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_ISDX_OVERLOAD_ENA    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_ISDX_OVERLOAD_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_PAG_FORCE_VID_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_PAG_FORCE_VID_ENA    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_PAG_FORCE_VID_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_VLAN_PIPELINE_ACT_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_VLAN_PIPELINE_ACT_ENA    VTSS_BIT(11U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_VLAN_PIPELINE_ACT_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_IGR_RLEG_STAT_MODE(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_IGR_RLEG_STAT_MODE    VTSS_BIT(10U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_IGR_RLEG_STAT_MODE(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_EGR_RLEG_STAT_MODE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_EGR_RLEG_STAT_MODE    VTSS_BIT(9U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_EGR_RLEG_STAT_MODE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_FORCE_ES0_VID_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_FORCE_ES0_VID_ENA    VTSS_BIT(8U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_FORCE_ES0_VID_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_UPDATE_CL_VID_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_UPDATE_CL_VID_ENA    VTSS_BIT(7U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_UPDATE_CL_VID_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_SEL(x) VTSS_ENCODE_BITFIELD(x,5U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_SEL    VTSS_ENCODE_BITMASK(5U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_SEL(x) VTSS_EXTRACT_BITFIELD(x,5U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_LBK_IGR_MASK_SEL3_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_LBK_IGR_MASK_SEL3_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_LBK_IGR_MASK_SEL3_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_MASQ_IGR_MASK_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_MASQ_IGR_MASK_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_MASQ_IGR_MASK_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_FP_VS2_IGR_MASK_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_FP_VS2_IGR_MASK_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_FP_VS2_IGR_MASK_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_VD_IGR_MASK_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_VD_IGR_MASK_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_VD_IGR_MASK_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_CPU_IGR_MASK_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_CPU_IGR_MASK_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_CPU_IGR_MASK_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_ACL_VCAP_S2_MISC_CTRL2  t_sz:1 ga:2048, gw:148, ra:105, gc:1, rc:1  */
#define VTSS_ANA_ACL_VCAP_S2_MISC_CTRL2 __REG(VTSS_TO_ANA_ACL,2048U,0U,0U,0U,105U,1U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL2_TWAMP_PIPELINE_PT(x) VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL2_TWAMP_PIPELINE_PT    VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL2_TWAMP_PIPELINE_PT(x) VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL2_EGR_ACTION_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL2_EGR_ACTION_ENA    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL2_EGR_ACTION_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL2_EGR_KEY_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL2_EGR_KEY_ENA    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL2_EGR_KEY_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ANA_ACL_VCAP_S2_RLEG_STAT  t_sz:1 ga:2048, gw:148, ra:106, gc:1, rc:4  */
#define VTSS_ANA_ACL_VCAP_S2_RLEG_STAT(ri) __REG(VTSS_TO_ANA_ACL,2048U,0U,0U,ri,106U,1U,4U)

#define VTSS_F_ANA_ACL_VCAP_S2_RLEG_STAT_IRLEG_STAT_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,7U)
#define VTSS_M_ANA_ACL_VCAP_S2_RLEG_STAT_IRLEG_STAT_MASK    VTSS_ENCODE_BITMASK(6U,7U)
#define VTSS_X_ANA_ACL_VCAP_S2_RLEG_STAT_IRLEG_STAT_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,7U)

#define VTSS_F_ANA_ACL_VCAP_S2_RLEG_STAT_ERLEG_STAT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_ACL_VCAP_S2_RLEG_STAT_ERLEG_STAT_MASK    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_ACL_VCAP_S2_RLEG_STAT_ERLEG_STAT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_ACL_VCAP_S2_FRAGMENT_CFG  t_sz:1 ga:2048, gw:148, ra:110, gc:1, rc:1  */
#define VTSS_ANA_ACL_VCAP_S2_FRAGMENT_CFG __REG(VTSS_TO_ANA_ACL,2048U,0U,0U,0U,110U,1U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_FRAGMENT_CFG_L4_MIN_LEN(x) VTSS_ENCODE_BITFIELD(x,5U,5U)
#define VTSS_M_ANA_ACL_VCAP_S2_FRAGMENT_CFG_L4_MIN_LEN    VTSS_ENCODE_BITMASK(5U,5U)
#define VTSS_X_ANA_ACL_VCAP_S2_FRAGMENT_CFG_L4_MIN_LEN(x) VTSS_EXTRACT_BITFIELD(x,5U,5U)

#define VTSS_F_ANA_ACL_VCAP_S2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES_DIS(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES_DIS    VTSS_BIT(4U)
#define VTSS_X_ANA_ACL_VCAP_S2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES_DIS(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_ACL_VCAP_S2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_ACL_VCAP_S2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ANA_ACL_VCAP_S2_RNG_CTRL  t_sz:1 ga:2048, gw:148, ra:111, gc:1, rc:16  */
#define VTSS_ANA_ACL_VCAP_S2_RNG_CTRL(ri) __REG(VTSS_TO_ANA_ACL,2048U,0U,0U,ri,111U,1U,16U)

#define VTSS_F_ANA_ACL_VCAP_S2_RNG_CTRL_RNG_TYPE_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_ACL_VCAP_S2_RNG_CTRL_RNG_TYPE_SEL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_ACL_VCAP_S2_RNG_CTRL_RNG_TYPE_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_ACL_VCAP_S2_RNG_VALUE_CFG  t_sz:1 ga:2048, gw:148, ra:127, gc:1, rc:16  */
#define VTSS_ANA_ACL_VCAP_S2_RNG_VALUE_CFG(ri) __REG(VTSS_TO_ANA_ACL,2048U,0U,0U,ri,127U,1U,16U)

#define VTSS_F_ANA_ACL_VCAP_S2_RNG_VALUE_CFG_RNG_MAX_VALUE(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_ANA_ACL_VCAP_S2_RNG_VALUE_CFG_RNG_MAX_VALUE    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_ANA_ACL_VCAP_S2_RNG_VALUE_CFG_RNG_MAX_VALUE(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_ANA_ACL_VCAP_S2_RNG_VALUE_CFG_RNG_MIN_VALUE(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_ACL_VCAP_S2_RNG_VALUE_CFG_RNG_MIN_VALUE    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_ACL_VCAP_S2_RNG_VALUE_CFG_RNG_MIN_VALUE(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_ACL_VCAP_S2_RNG_OFFSET_CFG  t_sz:1 ga:2048, gw:148, ra:143, gc:1, rc:1  */
#define VTSS_ANA_ACL_VCAP_S2_RNG_OFFSET_CFG __REG(VTSS_TO_ANA_ACL,2048U,0U,0U,0U,143U,1U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_RNG_OFFSET_CFG_RNG_OFFSET_POS(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_ACL_VCAP_S2_RNG_OFFSET_CFG_RNG_OFFSET_POS    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_ACL_VCAP_S2_RNG_OFFSET_CFG_RNG_OFFSET_POS(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_ACL_VOE_LOOPBACK_CFG  t_sz:1 ga:2048, gw:148, ra:144, gc:1, rc:1  */
#define VTSS_ANA_ACL_VOE_LOOPBACK_CFG __REG(VTSS_TO_ANA_ACL,2048U,0U,0U,0U,144U,1U,1U)

#define VTSS_F_ANA_ACL_VOE_LOOPBACK_CFG_VOE_LOOP_PPORT_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_ACL_VOE_LOOPBACK_CFG_VOE_LOOP_PPORT_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_ACL_VOE_LOOPBACK_CFG_VOE_LOOP_PPORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_ACL_VOE_LOOPBACK_CFG_VOE_LOOP_PGID_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_ACL_VOE_LOOPBACK_CFG_VOE_LOOP_PGID_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_ACL_VOE_LOOPBACK_CFG_VOE_LOOP_PGID_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_ACL_OWN_UPSID  t_sz:1 ga:2048, gw:148, ra:145, gc:1, rc:1  */
#define VTSS_ANA_ACL_OWN_UPSID    __REG(VTSS_TO_ANA_ACL,2048U,0U,0U,0U,145U,1U,1U)

#define VTSS_F_ANA_ACL_OWN_UPSID_OWN_UPSID(x)    VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_ANA_ACL_OWN_UPSID_OWN_UPSID       VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_ANA_ACL_OWN_UPSID_OWN_UPSID(x)    VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* ANA_ACL_PTP_CFG  t_sz:1 ga:2196, gw:3, ra:0, gc:35, rc:1  */
#define VTSS_ANA_ACL_PTP_CFG(gi)  __REG(VTSS_TO_ANA_ACL,2196U,gi,3U,0U,0U,35U,1U)

#define VTSS_F_ANA_ACL_PTP_CFG_PTP_PORT_NUM(x)   VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_ACL_PTP_CFG_PTP_PORT_NUM      VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_ACL_PTP_CFG_PTP_PORT_NUM(x)   VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_ACL_MAPPED_PORT_CFG  t_sz:1 ga:2196, gw:3, ra:1, gc:35, rc:1  */
#define VTSS_ANA_ACL_MAPPED_PORT_CFG(gi) __REG(VTSS_TO_ANA_ACL,2196U,gi,3U,0U,1U,35U,1U)

#define VTSS_F_ANA_ACL_MAPPED_PORT_CFG_PORT_NUM(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_ACL_MAPPED_PORT_CFG_PORT_NUM    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_ACL_MAPPED_PORT_CFG_PORT_NUM(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_ACL_MISC_CFG  t_sz:1 ga:2196, gw:3, ra:2, gc:35, rc:1  */
#define VTSS_ANA_ACL_MISC_CFG(gi) __REG(VTSS_TO_ANA_ACL,2196U,gi,3U,0U,2U,35U,1U)

#define VTSS_F_ANA_ACL_MISC_CFG_VLAN_PIPELINE_PT(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_ANA_ACL_MISC_CFG_VLAN_PIPELINE_PT    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_ANA_ACL_MISC_CFG_VLAN_PIPELINE_PT(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* ANA_ACL_VCAP_S2_KEY_SEL  t_sz:1 ga:2301, gw:4, ra:0, gc:99, rc:4  */
#define VTSS_ANA_ACL_VCAP_S2_KEY_SEL(gi,ri) __REG(VTSS_TO_ANA_ACL,2301U,gi,4U,ri,0U,99U,4U)

#define VTSS_F_ANA_ACL_VCAP_S2_KEY_SEL_ARP_7TUPLE_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_KEY_SEL_ARP_7TUPLE_ENA    VTSS_BIT(15U)
#define VTSS_X_ANA_ACL_VCAP_S2_KEY_SEL_ARP_7TUPLE_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_KEY_SEL_MAC_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_KEY_SEL_MAC_KEY_SEL    VTSS_BIT(14U)
#define VTSS_X_ANA_ACL_VCAP_S2_KEY_SEL_MAC_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_KEY_SEL_KEY_SEL_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_KEY_SEL_KEY_SEL_ENA    VTSS_BIT(13U)
#define VTSS_X_ANA_ACL_VCAP_S2_KEY_SEL_KEY_SEL_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_KEY_SEL_IGR_PORT_MASK_SEL(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_KEY_SEL_IGR_PORT_MASK_SEL    VTSS_BIT(12U)
#define VTSS_X_ANA_ACL_VCAP_S2_KEY_SEL_IGR_PORT_MASK_SEL(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_KEY_SEL_NON_ETH_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,10U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_KEY_SEL_NON_ETH_KEY_SEL    VTSS_ENCODE_BITMASK(10U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_KEY_SEL_NON_ETH_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,10U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_KEY_SEL_IP4_MC_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_KEY_SEL_IP4_MC_KEY_SEL    VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_KEY_SEL_IP4_MC_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_KEY_SEL_IP4_UC_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,6U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_KEY_SEL_IP4_UC_KEY_SEL    VTSS_ENCODE_BITMASK(6U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_KEY_SEL_IP4_UC_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,6U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_KEY_SEL_IP6_MC_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_ANA_ACL_VCAP_S2_KEY_SEL_IP6_MC_KEY_SEL    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_ANA_ACL_VCAP_S2_KEY_SEL_IP6_MC_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_ANA_ACL_VCAP_S2_KEY_SEL_IP6_UC_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_KEY_SEL_IP6_UC_KEY_SEL    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_KEY_SEL_IP6_UC_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_KEY_SEL_ARP_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_KEY_SEL_ARP_KEY_SEL    VTSS_BIT(0U)
#define VTSS_X_ANA_ACL_VCAP_S2_KEY_SEL_ARP_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_ACL_CNT_A  t_sz:1 ga:0, gw:1, ra:0, gc:1024, rc:1  */
#define VTSS_ANA_ACL_CNT_A(gi)    __REG(VTSS_TO_ANA_ACL,0U,gi,1U,0U,0U,1024U,1U)

#define VTSS_F_ANA_ACL_CNT_A_CNT(x)              (x)
#define VTSS_M_ANA_ACL_CNT_A_CNT                 0xffffffffU
#define VTSS_X_ANA_ACL_CNT_A_CNT(x)              (x)


/* ANA_ACL_CNT_B  t_sz:1 ga:1024, gw:1, ra:0, gc:1024, rc:1  */
#define VTSS_ANA_ACL_CNT_B(gi)    __REG(VTSS_TO_ANA_ACL,1024U,gi,1U,0U,0U,1024U,1U)

#define VTSS_F_ANA_ACL_CNT_B_CNT(x)              (x)
#define VTSS_M_ANA_ACL_CNT_B_CNT                 0xffffffffU
#define VTSS_X_ANA_ACL_CNT_B_CNT(x)              (x)


/* ANA_ACL_PTP_CLOCK_ID_MSB  t_sz:1 ga:2697, gw:4, ra:0, gc:4, rc:1  */
#define VTSS_ANA_ACL_PTP_CLOCK_ID_MSB(gi) __REG(VTSS_TO_ANA_ACL,2697U,gi,4U,0U,0U,4U,1U)

#define VTSS_F_ANA_ACL_PTP_CLOCK_ID_MSB_CLOCK_ID_MSB(x) (x)
#define VTSS_M_ANA_ACL_PTP_CLOCK_ID_MSB_CLOCK_ID_MSB    0xffffffffU
#define VTSS_X_ANA_ACL_PTP_CLOCK_ID_MSB_CLOCK_ID_MSB(x) (x)


/* ANA_ACL_PTP_CLOCK_ID_LSB  t_sz:1 ga:2697, gw:4, ra:1, gc:4, rc:1  */
#define VTSS_ANA_ACL_PTP_CLOCK_ID_LSB(gi) __REG(VTSS_TO_ANA_ACL,2697U,gi,4U,0U,1U,4U,1U)

#define VTSS_F_ANA_ACL_PTP_CLOCK_ID_LSB_CLOCK_ID_LSB(x) (x)
#define VTSS_M_ANA_ACL_PTP_CLOCK_ID_LSB_CLOCK_ID_LSB    0xffffffffU
#define VTSS_X_ANA_ACL_PTP_CLOCK_ID_LSB_CLOCK_ID_LSB(x) (x)


/* ANA_ACL_PTP_SRC_PORT_CFG  t_sz:1 ga:2697, gw:4, ra:2, gc:4, rc:1  */
#define VTSS_ANA_ACL_PTP_SRC_PORT_CFG(gi) __REG(VTSS_TO_ANA_ACL,2697U,gi,4U,0U,2U,4U,1U)

#define VTSS_F_ANA_ACL_PTP_SRC_PORT_CFG_PORT_NUM_SEL(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_ACL_PTP_SRC_PORT_CFG_PORT_NUM_SEL    VTSS_BIT(16U)
#define VTSS_X_ANA_ACL_PTP_SRC_PORT_CFG_PORT_NUM_SEL(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_ACL_PTP_SRC_PORT_CFG_PORT_NUM(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_ACL_PTP_SRC_PORT_CFG_PORT_NUM    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_ACL_PTP_SRC_PORT_CFG_PORT_NUM(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_ACL_PTP_MISC_CFG  t_sz:1 ga:2697, gw:4, ra:3, gc:4, rc:1  */
#define VTSS_ANA_ACL_PTP_MISC_CFG(gi) __REG(VTSS_TO_ANA_ACL,2697U,gi,4U,0U,3U,4U,1U)

#define VTSS_F_ANA_ACL_PTP_MISC_CFG_FLAG_FIELD_MASK(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_ANA_ACL_PTP_MISC_CFG_FLAG_FIELD_MASK    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_ANA_ACL_PTP_MISC_CFG_FLAG_FIELD_MASK(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_ANA_ACL_PTP_MISC_CFG_FLAG_FIELD(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_ACL_PTP_MISC_CFG_FLAG_FIELD    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_ACL_PTP_MISC_CFG_FLAG_FIELD(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_ACL_SEC_LOOKUP_STICKY  t_sz:1 ga:2713, gw:4, ra:0, gc:1, rc:4  */
#define VTSS_ANA_ACL_SEC_LOOKUP_STICKY(ri) __REG(VTSS_TO_ANA_ACL,2713U,0U,0U,ri,0U,1U,4U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_CLM_STICKY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_CLM_STICKY    VTSS_BIT(17U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_CLM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_IRLEG_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_IRLEG_STICKY    VTSS_BIT(16U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_IRLEG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_ERLEG_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_ERLEG_STICKY    VTSS_BIT(15U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_ERLEG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_PORT_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_PORT_STICKY    VTSS_BIT(14U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_PORT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_CUSTOM2_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_CUSTOM2_STICKY    VTSS_BIT(13U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_CUSTOM2_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_CUSTOM1_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_CUSTOM1_STICKY    VTSS_BIT(12U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_CUSTOM1_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_OAM_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_OAM_STICKY    VTSS_BIT(11U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_OAM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY    VTSS_BIT(10U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY    VTSS_BIT(9U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_TCPUDP_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_TCPUDP_STICKY    VTSS_BIT(8U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_TCPUDP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP_7TUPLE_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP_7TUPLE_STICKY    VTSS_BIT(7U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP_7TUPLE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY    VTSS_BIT(6U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_OTHER_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_OTHER_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_OTHER_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_ARP_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_ARP_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_ARP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_SNAP_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_SNAP_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_SNAP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_LLC_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_LLC_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_LLC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_CSC_CFG  t_sz:1 ga:16384, gw:128, ra:0, gc:35, rc:1  */
#define VTSS_ANA_CL_CSC_CFG(gi)   __REG(VTSS_TO_ANA_CL,16384U,gi,128U,0U,0U,35U,1U)

#define VTSS_F_ANA_CL_CSC_CFG_CSC_ENA(x)         VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_CSC_CFG_CSC_ENA            VTSS_BIT(5U)
#define VTSS_X_ANA_CL_CSC_CFG_CSC_ENA(x)         VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_CSC_CFG_CSC_TPID_AWARE_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_ANA_CL_CSC_CFG_CSC_TPID_AWARE_DIS    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_ANA_CL_CSC_CFG_CSC_TPID_AWARE_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* ANA_CL_FILTER_CTRL  t_sz:1 ga:16384, gw:128, ra:1, gc:35, rc:1  */
#define VTSS_ANA_CL_FILTER_CTRL(gi) __REG(VTSS_TO_ANA_CL,16384U,gi,128U,0U,1U,35U,1U)

#define VTSS_F_ANA_CL_FILTER_CTRL_FILTER_SMAC_MC_DIS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_FILTER_CTRL_FILTER_SMAC_MC_DIS    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_FILTER_CTRL_FILTER_SMAC_MC_DIS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_FILTER_CTRL_FILTER_NULL_MAC_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_FILTER_CTRL_FILTER_NULL_MAC_DIS    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_FILTER_CTRL_FILTER_NULL_MAC_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_FILTER_CTRL_FORCE_FCS_UPDATE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_FILTER_CTRL_FORCE_FCS_UPDATE_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_FILTER_CTRL_FORCE_FCS_UPDATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_VLAN_FILTER_CTRL  t_sz:1 ga:16384, gw:128, ra:2, gc:35, rc:3  */
#define VTSS_ANA_CL_VLAN_FILTER_CTRL(gi,ri) __REG(VTSS_TO_ANA_CL,16384U,gi,128U,ri,2U,35U,3U)

#define VTSS_F_ANA_CL_VLAN_FILTER_CTRL_TAG_REQUIRED_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_CTRL_TAG_REQUIRED_ENA    VTSS_BIT(10U)
#define VTSS_X_ANA_CL_VLAN_FILTER_CTRL_TAG_REQUIRED_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_CTRL_PRIO_CTAG_DIS(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_CTRL_PRIO_CTAG_DIS    VTSS_BIT(9U)
#define VTSS_X_ANA_CL_VLAN_FILTER_CTRL_PRIO_CTAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_CTRL_CTAG_DIS(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_CTRL_CTAG_DIS    VTSS_BIT(8U)
#define VTSS_X_ANA_CL_VLAN_FILTER_CTRL_CTAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_CTRL_PRIO_STAG_DIS(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_CTRL_PRIO_STAG_DIS    VTSS_BIT(7U)
#define VTSS_X_ANA_CL_VLAN_FILTER_CTRL_PRIO_STAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST1_STAG_DIS(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST1_STAG_DIS    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST1_STAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST2_STAG_DIS(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST2_STAG_DIS    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST2_STAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST3_STAG_DIS(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST3_STAG_DIS    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST3_STAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_CTRL_STAG_DIS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_CTRL_STAG_DIS    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_VLAN_FILTER_CTRL_STAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_CTRL_CUST1_STAG_DIS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_CTRL_CUST1_STAG_DIS    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_VLAN_FILTER_CTRL_CUST1_STAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_CTRL_CUST2_STAG_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_CTRL_CUST2_STAG_DIS    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_VLAN_FILTER_CTRL_CUST2_STAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_CTRL_CUST3_STAG_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_CTRL_CUST3_STAG_DIS    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_VLAN_FILTER_CTRL_CUST3_STAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_ETAG_FILTER_CTRL  t_sz:1 ga:16384, gw:128, ra:5, gc:35, rc:1  */
#define VTSS_ANA_CL_ETAG_FILTER_CTRL(gi) __REG(VTSS_TO_ANA_CL,16384U,gi,128U,0U,5U,35U,1U)

#define VTSS_F_ANA_CL_ETAG_FILTER_CTRL_ETAG_REQUIRED_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_ETAG_FILTER_CTRL_ETAG_REQUIRED_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_ETAG_FILTER_CTRL_ETAG_REQUIRED_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_ETAG_FILTER_CTRL_ETAG_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_ETAG_FILTER_CTRL_ETAG_DIS    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_ETAG_FILTER_CTRL_ETAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_STACKING_CTRL  t_sz:1 ga:16384, gw:128, ra:6, gc:35, rc:1  */
#define VTSS_ANA_CL_STACKING_CTRL(gi) __REG(VTSS_TO_ANA_CL,16384U,gi,128U,0U,6U,35U,1U)

#define VTSS_F_ANA_CL_STACKING_CTRL_IGR_DROP_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,8U)
#define VTSS_M_ANA_CL_STACKING_CTRL_IGR_DROP_ENA    VTSS_ENCODE_BITMASK(4U,8U)
#define VTSS_X_ANA_CL_STACKING_CTRL_IGR_DROP_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,8U)

#define VTSS_F_ANA_CL_STACKING_CTRL_VSTAX_ISDX_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_STACKING_CTRL_VSTAX_ISDX_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_STACKING_CTRL_VSTAX_ISDX_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_STACKING_CTRL_STACKING_AWARE_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_STACKING_CTRL_STACKING_AWARE_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_STACKING_CTRL_STACKING_AWARE_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_STACKING_CTRL_STACKING_NON_HEADER_DISCARD_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_STACKING_CTRL_STACKING_NON_HEADER_DISCARD_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_STACKING_CTRL_STACKING_NON_HEADER_DISCARD_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_STACKING_CTRL_STACKING_HEADER_DISCARD_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_STACKING_CTRL_STACKING_HEADER_DISCARD_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_STACKING_CTRL_STACKING_HEADER_DISCARD_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_VLAN_TPID_CTRL  t_sz:1 ga:16384, gw:128, ra:7, gc:35, rc:1  */
#define VTSS_ANA_CL_VLAN_TPID_CTRL(gi) __REG(VTSS_TO_ANA_CL,16384U,gi,128U,0U,7U,35U,1U)

#define VTSS_F_ANA_CL_VLAN_TPID_CTRL_BASIC_TPID_AWARE_DIS(x) VTSS_ENCODE_BITFIELD(x,4U,15U)
#define VTSS_M_ANA_CL_VLAN_TPID_CTRL_BASIC_TPID_AWARE_DIS    VTSS_ENCODE_BITMASK(4U,15U)
#define VTSS_X_ANA_CL_VLAN_TPID_CTRL_BASIC_TPID_AWARE_DIS(x) VTSS_EXTRACT_BITFIELD(x,4U,15U)

#define VTSS_F_ANA_CL_VLAN_TPID_CTRL_RT_TAG_CTRL(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_CL_VLAN_TPID_CTRL_RT_TAG_CTRL    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_CL_VLAN_TPID_CTRL_RT_TAG_CTRL(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ANA_CL_VLAN_CTRL  t_sz:1 ga:16384, gw:128, ra:8, gc:35, rc:1  */
#define VTSS_ANA_CL_VLAN_CTRL(gi) __REG(VTSS_TO_ANA_CL,16384U,gi,128U,0U,8U,35U,1U)

#define VTSS_F_ANA_CL_VLAN_CTRL_PORT_VOE_TPID_AWARE_DIS(x) VTSS_ENCODE_BITFIELD(x,26U,5U)
#define VTSS_M_ANA_CL_VLAN_CTRL_PORT_VOE_TPID_AWARE_DIS    VTSS_ENCODE_BITMASK(26U,5U)
#define VTSS_X_ANA_CL_VLAN_CTRL_PORT_VOE_TPID_AWARE_DIS(x) VTSS_EXTRACT_BITFIELD(x,26U,5U)

#define VTSS_F_ANA_CL_VLAN_CTRL_PORT_VOE_DEFAULT_PCP(x) VTSS_ENCODE_BITFIELD(x,23U,3U)
#define VTSS_M_ANA_CL_VLAN_CTRL_PORT_VOE_DEFAULT_PCP    VTSS_ENCODE_BITMASK(23U,3U)
#define VTSS_X_ANA_CL_VLAN_CTRL_PORT_VOE_DEFAULT_PCP(x) VTSS_EXTRACT_BITFIELD(x,23U,3U)

#define VTSS_F_ANA_CL_VLAN_CTRL_PORT_VOE_DEFAULT_DEI(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_ANA_CL_VLAN_CTRL_PORT_VOE_DEFAULT_DEI    VTSS_BIT(22U)
#define VTSS_X_ANA_CL_VLAN_CTRL_PORT_VOE_DEFAULT_DEI(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_ANA_CL_VLAN_CTRL_VLAN_PCP_DEI_TRANS_ENA(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_ANA_CL_VLAN_CTRL_VLAN_PCP_DEI_TRANS_ENA    VTSS_BIT(21U)
#define VTSS_X_ANA_CL_VLAN_CTRL_VLAN_PCP_DEI_TRANS_ENA(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_ANA_CL_VLAN_CTRL_VLAN_TAG_SEL(x)  VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_CL_VLAN_CTRL_VLAN_TAG_SEL     VTSS_BIT(20U)
#define VTSS_X_ANA_CL_VLAN_CTRL_VLAN_TAG_SEL(x)  VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_CL_VLAN_CTRL_VLAN_AWARE_ENA(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_ANA_CL_VLAN_CTRL_VLAN_AWARE_ENA    VTSS_BIT(19U)
#define VTSS_X_ANA_CL_VLAN_CTRL_VLAN_AWARE_ENA(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_ANA_CL_VLAN_CTRL_VLAN_POP_CNT(x)  VTSS_ENCODE_BITFIELD(x,17U,2U)
#define VTSS_M_ANA_CL_VLAN_CTRL_VLAN_POP_CNT     VTSS_ENCODE_BITMASK(17U,2U)
#define VTSS_X_ANA_CL_VLAN_CTRL_VLAN_POP_CNT(x)  VTSS_EXTRACT_BITFIELD(x,17U,2U)

#define VTSS_F_ANA_CL_VLAN_CTRL_PORT_TAG_TYPE(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_CL_VLAN_CTRL_PORT_TAG_TYPE    VTSS_BIT(16U)
#define VTSS_X_ANA_CL_VLAN_CTRL_PORT_TAG_TYPE(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_CL_VLAN_CTRL_PORT_PCP(x)      VTSS_ENCODE_BITFIELD(x,13U,3U)
#define VTSS_M_ANA_CL_VLAN_CTRL_PORT_PCP         VTSS_ENCODE_BITMASK(13U,3U)
#define VTSS_X_ANA_CL_VLAN_CTRL_PORT_PCP(x)      VTSS_EXTRACT_BITFIELD(x,13U,3U)

#define VTSS_F_ANA_CL_VLAN_CTRL_PORT_DEI(x)      VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_CL_VLAN_CTRL_PORT_DEI         VTSS_BIT(12U)
#define VTSS_X_ANA_CL_VLAN_CTRL_PORT_DEI(x)      VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_CL_VLAN_CTRL_PORT_VID(x)      VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_ANA_CL_VLAN_CTRL_PORT_VID         VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_ANA_CL_VLAN_CTRL_PORT_VID(x)      VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* ANA_CL_VLAN_CTRL_2  t_sz:1 ga:16384, gw:128, ra:9, gc:35, rc:1  */
#define VTSS_ANA_CL_VLAN_CTRL_2(gi) __REG(VTSS_TO_ANA_CL,16384U,gi,128U,0U,9U,35U,1U)

#define VTSS_F_ANA_CL_VLAN_CTRL_2_VLAN_PUSH_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_CL_VLAN_CTRL_2_VLAN_PUSH_CNT    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_CL_VLAN_CTRL_2_VLAN_PUSH_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_CL_PCP_DEI_TRANS_CFG  t_sz:1 ga:16384, gw:128, ra:10, gc:35, rc:16  */
#define VTSS_ANA_CL_PCP_DEI_TRANS_CFG(gi,ri) __REG(VTSS_TO_ANA_CL,16384U,gi,128U,ri,10U,35U,16U)

#define VTSS_F_ANA_CL_PCP_DEI_TRANS_CFG_DEI_TRANS_VAL(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_PCP_DEI_TRANS_CFG_DEI_TRANS_VAL    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_PCP_DEI_TRANS_CFG_DEI_TRANS_VAL(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_PCP_DEI_TRANS_CFG_PCP_TRANS_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_CL_PCP_DEI_TRANS_CFG_PCP_TRANS_VAL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_CL_PCP_DEI_TRANS_CFG_PCP_TRANS_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_CL_PORT_ID_CFG  t_sz:1 ga:16384, gw:128, ra:26, gc:35, rc:1  */
#define VTSS_ANA_CL_PORT_ID_CFG(gi) __REG(VTSS_TO_ANA_CL,16384U,gi,128U,0U,26U,35U,1U)

#define VTSS_F_ANA_CL_PORT_ID_CFG_UPDATE_IFH_SRC_PORT_MASQ_DIS(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_ANA_CL_PORT_ID_CFG_UPDATE_IFH_SRC_PORT_MASQ_DIS    VTSS_BIT(22U)
#define VTSS_X_ANA_CL_PORT_ID_CFG_UPDATE_IFH_SRC_PORT_MASQ_DIS(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_ANA_CL_PORT_ID_CFG_PAG_VAL(x)     VTSS_ENCODE_BITFIELD(x,14U,8U)
#define VTSS_M_ANA_CL_PORT_ID_CFG_PAG_VAL        VTSS_ENCODE_BITMASK(14U,8U)
#define VTSS_X_ANA_CL_PORT_ID_CFG_PAG_VAL(x)     VTSS_EXTRACT_BITFIELD(x,14U,8U)

#define VTSS_F_ANA_CL_PORT_ID_CFG_GLAG_NUM(x)    VTSS_ENCODE_BITFIELD(x,9U,5U)
#define VTSS_M_ANA_CL_PORT_ID_CFG_GLAG_NUM       VTSS_ENCODE_BITMASK(9U,5U)
#define VTSS_X_ANA_CL_PORT_ID_CFG_GLAG_NUM(x)    VTSS_EXTRACT_BITFIELD(x,9U,5U)

#define VTSS_F_ANA_CL_PORT_ID_CFG_PORT_IS_GLAG_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_CL_PORT_ID_CFG_PORT_IS_GLAG_ENA    VTSS_BIT(8U)
#define VTSS_X_ANA_CL_PORT_ID_CFG_PORT_IS_GLAG_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_CL_PORT_ID_CFG_UPDATE_IFH_SRC_PORT_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_PORT_ID_CFG_UPDATE_IFH_SRC_PORT_ENA    VTSS_BIT(7U)
#define VTSS_X_ANA_CL_PORT_ID_CFG_UPDATE_IFH_SRC_PORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_PORT_ID_CFG_LPORT_NUM(x)   VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_CL_PORT_ID_CFG_LPORT_NUM      VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_CL_PORT_ID_CFG_LPORT_NUM(x)   VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_CL_PCP_DEI_MAP_CFG  t_sz:1 ga:16384, gw:128, ra:27, gc:35, rc:16  */
#define VTSS_ANA_CL_PCP_DEI_MAP_CFG(gi,ri) __REG(VTSS_TO_ANA_CL,16384U,gi,128U,ri,27U,35U,16U)

#define VTSS_F_ANA_CL_PCP_DEI_MAP_CFG_PCP_DEI_DP_VAL(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_ANA_CL_PCP_DEI_MAP_CFG_PCP_DEI_DP_VAL    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_ANA_CL_PCP_DEI_MAP_CFG_PCP_DEI_DP_VAL(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_ANA_CL_PCP_DEI_MAP_CFG_PCP_DEI_QOS_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_CL_PCP_DEI_MAP_CFG_PCP_DEI_QOS_VAL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_CL_PCP_DEI_MAP_CFG_PCP_DEI_QOS_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_CL_QOS_CFG  t_sz:1 ga:16384, gw:128, ra:43, gc:35, rc:1  */
#define VTSS_ANA_CL_QOS_CFG(gi)   __REG(VTSS_TO_ANA_CL,16384U,gi,128U,0U,43U,35U,1U)

#define VTSS_F_ANA_CL_QOS_CFG_DEI_STAG_ONLY_ENA(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_CL_QOS_CFG_DEI_STAG_ONLY_ENA    VTSS_BIT(18U)
#define VTSS_X_ANA_CL_QOS_CFG_DEI_STAG_ONLY_ENA(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_CL_QOS_CFG_DEFAULT_COSID_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_CL_QOS_CFG_DEFAULT_COSID_ENA    VTSS_BIT(17U)
#define VTSS_X_ANA_CL_QOS_CFG_DEFAULT_COSID_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_CL_QOS_CFG_DEFAULT_COSID_VAL(x) VTSS_ENCODE_BITFIELD(x,14U,3U)
#define VTSS_M_ANA_CL_QOS_CFG_DEFAULT_COSID_VAL    VTSS_ENCODE_BITMASK(14U,3U)
#define VTSS_X_ANA_CL_QOS_CFG_DEFAULT_COSID_VAL(x) VTSS_EXTRACT_BITFIELD(x,14U,3U)

#define VTSS_F_ANA_CL_QOS_CFG_DSCP_REWR_MODE_SEL(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_ANA_CL_QOS_CFG_DSCP_REWR_MODE_SEL    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_ANA_CL_QOS_CFG_DSCP_REWR_MODE_SEL(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_ANA_CL_QOS_CFG_DSCP_TRANSLATE_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_CL_QOS_CFG_DSCP_TRANSLATE_ENA    VTSS_BIT(11U)
#define VTSS_X_ANA_CL_QOS_CFG_DSCP_TRANSLATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_CL_QOS_CFG_DSCP_KEEP_ENA(x)   VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_CL_QOS_CFG_DSCP_KEEP_ENA      VTSS_BIT(10U)
#define VTSS_X_ANA_CL_QOS_CFG_DSCP_KEEP_ENA(x)   VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_CL_QOS_CFG_KEEP_ENA(x)        VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_QOS_CFG_KEEP_ENA           VTSS_BIT(9U)
#define VTSS_X_ANA_CL_QOS_CFG_KEEP_ENA(x)        VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_QOS_CFG_PCP_DEI_DP_ENA(x)  VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_CL_QOS_CFG_PCP_DEI_DP_ENA     VTSS_BIT(8U)
#define VTSS_X_ANA_CL_QOS_CFG_PCP_DEI_DP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_CL_QOS_CFG_PCP_DEI_QOS_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_QOS_CFG_PCP_DEI_QOS_ENA    VTSS_BIT(7U)
#define VTSS_X_ANA_CL_QOS_CFG_PCP_DEI_QOS_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_QOS_CFG_DSCP_DP_ENA(x)     VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_QOS_CFG_DSCP_DP_ENA        VTSS_BIT(6U)
#define VTSS_X_ANA_CL_QOS_CFG_DSCP_DP_ENA(x)     VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_QOS_CFG_DSCP_QOS_ENA(x)    VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_QOS_CFG_DSCP_QOS_ENA       VTSS_BIT(5U)
#define VTSS_X_ANA_CL_QOS_CFG_DSCP_QOS_ENA(x)    VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_QOS_CFG_DEFAULT_DP_VAL(x)  VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_ANA_CL_QOS_CFG_DEFAULT_DP_VAL     VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_ANA_CL_QOS_CFG_DEFAULT_DP_VAL(x)  VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_ANA_CL_QOS_CFG_DEFAULT_QOS_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_CL_QOS_CFG_DEFAULT_QOS_VAL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_CL_QOS_CFG_DEFAULT_QOS_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_CL_MAP_CFG  t_sz:1 ga:16384, gw:128, ra:44, gc:35, rc:2  */
#define VTSS_ANA_CL_MAP_CFG(gi,ri) __REG(VTSS_TO_ANA_CL,16384U,gi,128U,ri,44U,35U,2U)

#define VTSS_F_ANA_CL_MAP_CFG_MAP_KEY(x)         VTSS_ENCODE_BITFIELD(x,9U,4U)
#define VTSS_M_ANA_CL_MAP_CFG_MAP_KEY            VTSS_ENCODE_BITMASK(9U,4U)
#define VTSS_X_ANA_CL_MAP_CFG_MAP_KEY(x)         VTSS_EXTRACT_BITFIELD(x,9U,4U)

#define VTSS_F_ANA_CL_MAP_CFG_MAP_IDX(x)         VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_ANA_CL_MAP_CFG_MAP_IDX            VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_ANA_CL_MAP_CFG_MAP_IDX(x)         VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* ANA_CL_CAPTURE_CFG  t_sz:1 ga:16384, gw:128, ra:46, gc:35, rc:1  */
#define VTSS_ANA_CL_CAPTURE_CFG(gi) __REG(VTSS_TO_ANA_CL,16384U,gi,128U,0U,46U,35U,1U)

#define VTSS_F_ANA_CL_CAPTURE_CFG_CAPTURE_TPID_AWARE_DIS(x) VTSS_ENCODE_BITFIELD(x,7U,5U)
#define VTSS_M_ANA_CL_CAPTURE_CFG_CAPTURE_TPID_AWARE_DIS    VTSS_ENCODE_BITMASK(7U,5U)
#define VTSS_X_ANA_CL_CAPTURE_CFG_CAPTURE_TPID_AWARE_DIS(x) VTSS_EXTRACT_BITFIELD(x,7U,5U)

#define VTSS_F_ANA_CL_CAPTURE_CFG_CPU_VRAP_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_CAPTURE_CFG_CPU_VRAP_REDIR_ENA    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_CAPTURE_CFG_CPU_VRAP_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_CAPTURE_CFG_IP6_ICMP_HOP_BY_HOP_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_CAPTURE_CFG_IP6_ICMP_HOP_BY_HOP_REDIR_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_CAPTURE_CFG_IP6_ICMP_HOP_BY_HOP_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_CAPTURE_CFG_IP6_HOP_BY_HOP_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_CAPTURE_CFG_IP6_HOP_BY_HOP_REDIR_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_CAPTURE_CFG_IP6_HOP_BY_HOP_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_CAPTURE_CFG_CPU_MLD_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_CAPTURE_CFG_CPU_MLD_REDIR_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_CAPTURE_CFG_CPU_MLD_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_CAPTURE_CFG_CPU_IP6_MC_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_CAPTURE_CFG_CPU_IP6_MC_COPY_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_CAPTURE_CFG_CPU_IP6_MC_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_CAPTURE_CFG_CPU_IP4_MC_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_CAPTURE_CFG_CPU_IP4_MC_COPY_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_CAPTURE_CFG_CPU_IP4_MC_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_CAPTURE_CFG_CPU_IGMP_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_CAPTURE_CFG_CPU_IGMP_REDIR_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_CAPTURE_CFG_CPU_IGMP_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_CAPTURE_Y1731_AG_CFG  t_sz:1 ga:16384, gw:128, ra:47, gc:35, rc:1  */
#define VTSS_ANA_CL_CAPTURE_Y1731_AG_CFG(gi) __REG(VTSS_TO_ANA_CL,16384U,gi,128U,0U,47U,35U,1U)

#define VTSS_F_ANA_CL_CAPTURE_Y1731_AG_CFG_CPU_Y1731_AG_REDIR_SEL(x) (x)
#define VTSS_M_ANA_CL_CAPTURE_Y1731_AG_CFG_CPU_Y1731_AG_REDIR_SEL    0xffffffffU
#define VTSS_X_ANA_CL_CAPTURE_Y1731_AG_CFG_CPU_Y1731_AG_REDIR_SEL(x) (x)


/* ANA_CL_CAPTURE_GXRP_CFG  t_sz:1 ga:16384, gw:128, ra:48, gc:35, rc:1  */
#define VTSS_ANA_CL_CAPTURE_GXRP_CFG(gi) __REG(VTSS_TO_ANA_CL,16384U,gi,128U,0U,48U,35U,1U)

#define VTSS_F_ANA_CL_CAPTURE_GXRP_CFG_CPU_GXRP_REDIR_SEL(x) (x)
#define VTSS_M_ANA_CL_CAPTURE_GXRP_CFG_CPU_GXRP_REDIR_SEL    0xffffffffU
#define VTSS_X_ANA_CL_CAPTURE_GXRP_CFG_CPU_GXRP_REDIR_SEL(x) (x)


/* ANA_CL_CAPTURE_BPDU_CFG  t_sz:1 ga:16384, gw:128, ra:49, gc:35, rc:1  */
#define VTSS_ANA_CL_CAPTURE_BPDU_CFG(gi) __REG(VTSS_TO_ANA_CL,16384U,gi,128U,0U,49U,35U,1U)

#define VTSS_F_ANA_CL_CAPTURE_BPDU_CFG_CPU_BPDU_REDIR_SEL(x) (x)
#define VTSS_M_ANA_CL_CAPTURE_BPDU_CFG_CPU_BPDU_REDIR_SEL    0xffffffffU
#define VTSS_X_ANA_CL_CAPTURE_BPDU_CFG_CPU_BPDU_REDIR_SEL(x) (x)


/* ANA_CL_ADV_CL_CFG_2  t_sz:1 ga:16384, gw:128, ra:50, gc:35, rc:6  */
#define VTSS_ANA_CL_ADV_CL_CFG_2(gi,ri) __REG(VTSS_TO_ANA_CL,16384U,gi,128U,ri,50U,35U,6U)

#define VTSS_F_ANA_CL_ADV_CL_CFG_2_USE_CL_TCI0_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_ADV_CL_CFG_2_USE_CL_TCI0_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_ADV_CL_CFG_2_USE_CL_TCI0_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_ADV_CL_CFG_2_USE_CL_DSCP_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_ADV_CL_CFG_2_USE_CL_DSCP_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_ADV_CL_CFG_2_USE_CL_DSCP_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_ADV_CL_CFG  t_sz:1 ga:16384, gw:128, ra:56, gc:35, rc:6  */
#define VTSS_ANA_CL_ADV_CL_CFG(gi,ri) __REG(VTSS_TO_ANA_CL,16384U,gi,128U,ri,56U,35U,6U)

#define VTSS_F_ANA_CL_ADV_CL_CFG_IP4_CLM_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,26U,5U)
#define VTSS_M_ANA_CL_ADV_CL_CFG_IP4_CLM_KEY_SEL    VTSS_ENCODE_BITMASK(26U,5U)
#define VTSS_X_ANA_CL_ADV_CL_CFG_IP4_CLM_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,26U,5U)

#define VTSS_F_ANA_CL_ADV_CL_CFG_IP6_CLM_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,21U,5U)
#define VTSS_M_ANA_CL_ADV_CL_CFG_IP6_CLM_KEY_SEL    VTSS_ENCODE_BITMASK(21U,5U)
#define VTSS_X_ANA_CL_ADV_CL_CFG_IP6_CLM_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,21U,5U)

#define VTSS_F_ANA_CL_ADV_CL_CFG_MPLS_UC_CLM_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,16U,5U)
#define VTSS_M_ANA_CL_ADV_CL_CFG_MPLS_UC_CLM_KEY_SEL    VTSS_ENCODE_BITMASK(16U,5U)
#define VTSS_X_ANA_CL_ADV_CL_CFG_MPLS_UC_CLM_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,16U,5U)

#define VTSS_F_ANA_CL_ADV_CL_CFG_MPLS_MC_CLM_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,11U,5U)
#define VTSS_M_ANA_CL_ADV_CL_CFG_MPLS_MC_CLM_KEY_SEL    VTSS_ENCODE_BITMASK(11U,5U)
#define VTSS_X_ANA_CL_ADV_CL_CFG_MPLS_MC_CLM_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,11U,5U)

#define VTSS_F_ANA_CL_ADV_CL_CFG_MLBS_CLM_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,6U,5U)
#define VTSS_M_ANA_CL_ADV_CL_CFG_MLBS_CLM_KEY_SEL    VTSS_ENCODE_BITMASK(6U,5U)
#define VTSS_X_ANA_CL_ADV_CL_CFG_MLBS_CLM_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,6U,5U)

#define VTSS_F_ANA_CL_ADV_CL_CFG_ETYPE_CLM_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,1U,5U)
#define VTSS_M_ANA_CL_ADV_CL_CFG_ETYPE_CLM_KEY_SEL    VTSS_ENCODE_BITMASK(1U,5U)
#define VTSS_X_ANA_CL_ADV_CL_CFG_ETYPE_CLM_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,1U,5U)

#define VTSS_F_ANA_CL_ADV_CL_CFG_LOOKUP_ENA(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_ADV_CL_CFG_LOOKUP_ENA      VTSS_BIT(0U)
#define VTSS_X_ANA_CL_ADV_CL_CFG_LOOKUP_ENA(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_ADV_PORT_RNG_CTRL  t_sz:1 ga:16384, gw:128, ra:62, gc:35, rc:8  */
#define VTSS_ANA_CL_ADV_PORT_RNG_CTRL(gi,ri) __REG(VTSS_TO_ANA_CL,16384U,gi,128U,ri,62U,35U,8U)

#define VTSS_F_ANA_CL_ADV_PORT_RNG_CTRL_RNG_TYPE_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_CL_ADV_PORT_RNG_CTRL_RNG_TYPE_SEL    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_CL_ADV_PORT_RNG_CTRL_RNG_TYPE_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ANA_CL_ADV_PORT_RNG_VALUE_CFG  t_sz:1 ga:16384, gw:128, ra:70, gc:35, rc:8  */
#define VTSS_ANA_CL_ADV_PORT_RNG_VALUE_CFG(gi,ri) __REG(VTSS_TO_ANA_CL,16384U,gi,128U,ri,70U,35U,8U)

#define VTSS_F_ANA_CL_ADV_PORT_RNG_VALUE_CFG_RNG_MAX_VALUE(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_ANA_CL_ADV_PORT_RNG_VALUE_CFG_RNG_MAX_VALUE    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_ANA_CL_ADV_PORT_RNG_VALUE_CFG_RNG_MAX_VALUE(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_ANA_CL_ADV_PORT_RNG_VALUE_CFG_RNG_MIN_VALUE(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_CL_ADV_PORT_RNG_VALUE_CFG_RNG_MIN_VALUE    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_CL_ADV_PORT_RNG_VALUE_CFG_RNG_MIN_VALUE(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_CL_OWN_UPSID  t_sz:1 ga:21760, gw:189, ra:0, gc:1, rc:1  */
#define VTSS_ANA_CL_OWN_UPSID     __REG(VTSS_TO_ANA_CL,21760U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_CL_OWN_UPSID_OWN_UPSID(x)     VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_ANA_CL_OWN_UPSID_OWN_UPSID        VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_ANA_CL_OWN_UPSID_OWN_UPSID(x)     VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* ANA_CL_AGGR_CFG  t_sz:1 ga:21760, gw:189, ra:3, gc:1, rc:1  */
#define VTSS_ANA_CL_AGGR_CFG      __REG(VTSS_TO_ANA_CL,21760U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_RT_UPD_VSTAX_AC_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_RT_UPD_VSTAX_AC_ENA    VTSS_BIT(14U)
#define VTSS_X_ANA_CL_AGGR_CFG_RT_UPD_VSTAX_AC_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_SHORT_AGGR_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_SHORT_AGGR_ENA    VTSS_BIT(13U)
#define VTSS_X_ANA_CL_AGGR_CFG_SHORT_AGGR_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_ISDX_ENA(x)  VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_ISDX_ENA     VTSS_BIT(12U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_ISDX_ENA(x)  VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_USE_VSTAX_AC_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_USE_VSTAX_AC_ENA    VTSS_BIT(11U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_USE_VSTAX_AC_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_DMAC_REVERSED_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_DMAC_REVERSED_ENA    VTSS_BIT(10U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_DMAC_REVERSED_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_RND_ENA(x)   VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_RND_ENA      VTSS_BIT(9U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_RND_ENA(x)   VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_IP6_DIP_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_IP6_DIP_ENA    VTSS_BIT(8U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_IP6_DIP_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_IP6_SIP_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_IP6_SIP_ENA    VTSS_BIT(7U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_IP6_SIP_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_IP6_FLOW_LBL_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_IP6_FLOW_LBL_ENA    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_IP6_FLOW_LBL_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_IP6_TCPUDP_PORT_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_IP6_TCPUDP_PORT_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_IP6_TCPUDP_PORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_IP4_TCPUDP_PORT_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_IP4_TCPUDP_PORT_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_IP4_TCPUDP_PORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_IP4_DIP_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_IP4_DIP_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_IP4_DIP_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_IP4_SIP_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_IP4_SIP_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_IP4_SIP_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_DMAC_ENA(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_DMAC_ENA     VTSS_BIT(1U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_DMAC_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_SMAC_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_SMAC_ENA     VTSS_BIT(0U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_SMAC_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_VLAN_STAG_CFG  t_sz:1 ga:21760, gw:189, ra:4, gc:1, rc:3  */
#define VTSS_ANA_CL_VLAN_STAG_CFG(ri) __REG(VTSS_TO_ANA_CL,21760U,0U,0U,ri,4U,1U,3U)

#define VTSS_F_ANA_CL_VLAN_STAG_CFG_STAG_ETYPE_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_CL_VLAN_STAG_CFG_STAG_ETYPE_VAL    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_CL_VLAN_STAG_CFG_STAG_ETYPE_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_CL_ETAG_CFG  t_sz:1 ga:21760, gw:189, ra:7, gc:1, rc:1  */
#define VTSS_ANA_CL_ETAG_CFG      __REG(VTSS_TO_ANA_CL,21760U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_ANA_CL_ETAG_CFG_ETAG_TPID_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_ETAG_CFG_ETAG_TPID_ENA     VTSS_BIT(0U)
#define VTSS_X_ANA_CL_ETAG_CFG_ETAG_TPID_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_RTAG_CFG  t_sz:1 ga:21760, gw:189, ra:8, gc:1, rc:1  */
#define VTSS_ANA_CL_RTAG_CFG      __REG(VTSS_TO_ANA_CL,21760U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_ANA_CL_RTAG_CFG_HSR_TPID_ENA(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_RTAG_CFG_HSR_TPID_ENA      VTSS_BIT(1U)
#define VTSS_X_ANA_CL_RTAG_CFG_HSR_TPID_ENA(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_RTAG_CFG_RTAG_TPID_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_RTAG_CFG_RTAG_TPID_ENA     VTSS_BIT(0U)
#define VTSS_X_ANA_CL_RTAG_CFG_RTAG_TPID_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_CPU_PROTO_QU_CFG  t_sz:1 ga:21760, gw:189, ra:9, gc:1, rc:1  */
#define VTSS_ANA_CL_CPU_PROTO_QU_CFG __REG(VTSS_TO_ANA_CL,21760U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_ANA_CL_CPU_PROTO_QU_CFG_CPU_VRAP_QU(x) VTSS_ENCODE_BITFIELD(x,15U,3U)
#define VTSS_M_ANA_CL_CPU_PROTO_QU_CFG_CPU_VRAP_QU    VTSS_ENCODE_BITMASK(15U,3U)
#define VTSS_X_ANA_CL_CPU_PROTO_QU_CFG_CPU_VRAP_QU(x) VTSS_EXTRACT_BITFIELD(x,15U,3U)

#define VTSS_F_ANA_CL_CPU_PROTO_QU_CFG_CPU_HOP_BY_HOP_ICMP_QU(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_ANA_CL_CPU_PROTO_QU_CFG_CPU_HOP_BY_HOP_ICMP_QU    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_ANA_CL_CPU_PROTO_QU_CFG_CPU_HOP_BY_HOP_ICMP_QU(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_ANA_CL_CPU_PROTO_QU_CFG_CPU_MLD_QU(x) VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_ANA_CL_CPU_PROTO_QU_CFG_CPU_MLD_QU    VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_ANA_CL_CPU_PROTO_QU_CFG_CPU_MLD_QU(x) VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_ANA_CL_CPU_PROTO_QU_CFG_CPU_IP6_MC_CTRL_QU(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_ANA_CL_CPU_PROTO_QU_CFG_CPU_IP6_MC_CTRL_QU    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_ANA_CL_CPU_PROTO_QU_CFG_CPU_IP6_MC_CTRL_QU(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_ANA_CL_CPU_PROTO_QU_CFG_CPU_IP4_MC_CTRL_QU(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_ANA_CL_CPU_PROTO_QU_CFG_CPU_IP4_MC_CTRL_QU    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_ANA_CL_CPU_PROTO_QU_CFG_CPU_IP4_MC_CTRL_QU(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_ANA_CL_CPU_PROTO_QU_CFG_CPU_IGMP_QU(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_CL_CPU_PROTO_QU_CFG_CPU_IGMP_QU    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_CL_CPU_PROTO_QU_CFG_CPU_IGMP_QU(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_CL_CPU_8021_QU_CFG  t_sz:1 ga:21760, gw:189, ra:10, gc:1, rc:16  */
#define VTSS_ANA_CL_CPU_8021_QU_CFG(ri) __REG(VTSS_TO_ANA_CL,21760U,0U,0U,ri,10U,1U,16U)

#define VTSS_F_ANA_CL_CPU_8021_QU_CFG_CPU_Y1731_AG_QU(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_ANA_CL_CPU_8021_QU_CFG_CPU_Y1731_AG_QU    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_ANA_CL_CPU_8021_QU_CFG_CPU_Y1731_AG_QU(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_ANA_CL_CPU_8021_QU_CFG_CPU_GXRP_QU(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_ANA_CL_CPU_8021_QU_CFG_CPU_GXRP_QU    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_ANA_CL_CPU_8021_QU_CFG_CPU_GXRP_QU(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_ANA_CL_CPU_8021_QU_CFG_CPU_BPDU_QU(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_CL_CPU_8021_QU_CFG_CPU_BPDU_QU    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_CL_CPU_8021_QU_CFG_CPU_BPDU_QU(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_CL_CPU_8021_QOS_CFG  t_sz:1 ga:21760, gw:189, ra:26, gc:1, rc:16  */
#define VTSS_ANA_CL_CPU_8021_QOS_CFG(ri) __REG(VTSS_TO_ANA_CL,21760U,0U,0U,ri,26U,1U,16U)

#define VTSS_F_ANA_CL_CPU_8021_QOS_CFG_Y1731_AG_QOS(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_ANA_CL_CPU_8021_QOS_CFG_Y1731_AG_QOS    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_ANA_CL_CPU_8021_QOS_CFG_Y1731_AG_QOS(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_ANA_CL_CPU_8021_QOS_CFG_GXRP_QOS(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_ANA_CL_CPU_8021_QOS_CFG_GXRP_QOS    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_ANA_CL_CPU_8021_QOS_CFG_GXRP_QOS(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_ANA_CL_CPU_8021_QOS_CFG_BPDU_QOS(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_CL_CPU_8021_QOS_CFG_BPDU_QOS    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_CL_CPU_8021_QOS_CFG_BPDU_QOS(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_CL_VRAP_CFG  t_sz:1 ga:21760, gw:189, ra:42, gc:1, rc:1  */
#define VTSS_ANA_CL_VRAP_CFG      __REG(VTSS_TO_ANA_CL,21760U,0U,0U,0U,42U,1U,1U)

#define VTSS_F_ANA_CL_VRAP_CFG_VRAP_VLAN_AWARE_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_CL_VRAP_CFG_VRAP_VLAN_AWARE_ENA    VTSS_BIT(12U)
#define VTSS_X_ANA_CL_VRAP_CFG_VRAP_VLAN_AWARE_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_CL_VRAP_CFG_VRAP_VID(x)       VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_ANA_CL_VRAP_CFG_VRAP_VID          VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_ANA_CL_VRAP_CFG_VRAP_VID(x)       VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* ANA_CL_VRAP_HDR_DATA  t_sz:1 ga:21760, gw:189, ra:43, gc:1, rc:1  */
#define VTSS_ANA_CL_VRAP_HDR_DATA __REG(VTSS_TO_ANA_CL,21760U,0U,0U,0U,43U,1U,1U)

#define VTSS_F_ANA_CL_VRAP_HDR_DATA_VRAP_HDR_DATA(x) (x)
#define VTSS_M_ANA_CL_VRAP_HDR_DATA_VRAP_HDR_DATA    0xffffffffU
#define VTSS_X_ANA_CL_VRAP_HDR_DATA_VRAP_HDR_DATA(x) (x)


/* ANA_CL_VRAP_HDR_MASK  t_sz:1 ga:21760, gw:189, ra:44, gc:1, rc:1  */
#define VTSS_ANA_CL_VRAP_HDR_MASK __REG(VTSS_TO_ANA_CL,21760U,0U,0U,0U,44U,1U,1U)

#define VTSS_F_ANA_CL_VRAP_HDR_MASK_VRAP_HDR_MASK(x) (x)
#define VTSS_M_ANA_CL_VRAP_HDR_MASK_VRAP_HDR_MASK    0xffffffffU
#define VTSS_X_ANA_CL_VRAP_HDR_MASK_VRAP_HDR_MASK(x) (x)


/* ANA_CL_ADV_RNG_CTRL  t_sz:1 ga:21760, gw:189, ra:45, gc:1, rc:8  */
#define VTSS_ANA_CL_ADV_RNG_CTRL(ri) __REG(VTSS_TO_ANA_CL,21760U,0U,0U,ri,45U,1U,8U)

#define VTSS_F_ANA_CL_ADV_RNG_CTRL_RNG_TYPE_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_CL_ADV_RNG_CTRL_RNG_TYPE_SEL    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_CL_ADV_RNG_CTRL_RNG_TYPE_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ANA_CL_ADV_RNG_VALUE_CFG  t_sz:1 ga:21760, gw:189, ra:53, gc:1, rc:8  */
#define VTSS_ANA_CL_ADV_RNG_VALUE_CFG(ri) __REG(VTSS_TO_ANA_CL,21760U,0U,0U,ri,53U,1U,8U)

#define VTSS_F_ANA_CL_ADV_RNG_VALUE_CFG_RNG_MAX_VALUE(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_ANA_CL_ADV_RNG_VALUE_CFG_RNG_MAX_VALUE    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_ANA_CL_ADV_RNG_VALUE_CFG_RNG_MAX_VALUE(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_ANA_CL_ADV_RNG_VALUE_CFG_RNG_MIN_VALUE(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_CL_ADV_RNG_VALUE_CFG_RNG_MIN_VALUE    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_CL_ADV_RNG_VALUE_CFG_RNG_MIN_VALUE(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_CL_COMMON_VSTAX_CFG  t_sz:1 ga:21760, gw:189, ra:61, gc:1, rc:1  */
#define VTSS_ANA_CL_COMMON_VSTAX_CFG __REG(VTSS_TO_ANA_CL,21760U,0U,0U,0U,61U,1U,1U)

#define VTSS_F_ANA_CL_COMMON_VSTAX_CFG_VSTAX2_MISC_DSCP_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_COMMON_VSTAX_CFG_VSTAX2_MISC_DSCP_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_COMMON_VSTAX_CFG_VSTAX2_MISC_DSCP_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_CLM_MISC_CTRL  t_sz:1 ga:21760, gw:189, ra:62, gc:1, rc:1  */
#define VTSS_ANA_CL_CLM_MISC_CTRL __REG(VTSS_TO_ANA_CL,21760U,0U,0U,0U,62U,1U,1U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_FORCE_CLASS_FOR_AFI_INJ_ENA(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_FORCE_CLASS_FOR_AFI_INJ_ENA    VTSS_BIT(23U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_FORCE_CLASS_FOR_AFI_INJ_ENA(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_CPU_COPY_PIPELINE_ACT_DIS(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_CPU_COPY_PIPELINE_ACT_DIS    VTSS_BIT(22U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_CPU_COPY_PIPELINE_ACT_DIS(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_FORCE_NO_CLM_FOR_BASIC_DIS(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_FORCE_NO_CLM_FOR_BASIC_DIS    VTSS_BIT(21U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_FORCE_NO_CLM_FOR_BASIC_DIS(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_CLM_GIDX_DEF_SEL(x) VTSS_ENCODE_BITFIELD(x,19U,2U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_CLM_GIDX_DEF_SEL    VTSS_ENCODE_BITMASK(19U,2U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_CLM_GIDX_DEF_SEL(x) VTSS_EXTRACT_BITFIELD(x,19U,2U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_FORCED_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,17U,2U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_FORCED_KEY_SEL    VTSS_ENCODE_BITMASK(17U,2U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_FORCED_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,17U,2U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_LBK_CLM_FORCE_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,6U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_LBK_CLM_FORCE_ENA    VTSS_ENCODE_BITMASK(11U,6U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_LBK_CLM_FORCE_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,6U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_IGR_PORT_CLM_FORCE_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,6U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_IGR_PORT_CLM_FORCE_ENA    VTSS_ENCODE_BITMASK(5U,6U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_IGR_PORT_CLM_FORCE_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,6U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_LBK_IGR_MASK_SEL3_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_LBK_IGR_MASK_SEL3_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_LBK_IGR_MASK_SEL3_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_MASQ_IGR_MASK_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_MASQ_IGR_MASK_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_MASQ_IGR_MASK_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_FP_VS2_IGR_MASK_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_FP_VS2_IGR_MASK_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_FP_VS2_IGR_MASK_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_VD_IGR_MASK_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_VD_IGR_MASK_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_VD_IGR_MASK_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_CPU_IGR_MASK_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_CPU_IGR_MASK_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_CPU_IGR_MASK_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_CLM_FRAGMENT_CFG  t_sz:1 ga:21760, gw:189, ra:63, gc:1, rc:1  */
#define VTSS_ANA_CL_CLM_FRAGMENT_CFG __REG(VTSS_TO_ANA_CL,21760U,0U,0U,0U,63U,1U,1U)

#define VTSS_F_ANA_CL_CLM_FRAGMENT_CFG_L4_MIN_LEN(x) VTSS_ENCODE_BITFIELD(x,5U,5U)
#define VTSS_M_ANA_CL_CLM_FRAGMENT_CFG_L4_MIN_LEN    VTSS_ENCODE_BITMASK(5U,5U)
#define VTSS_X_ANA_CL_CLM_FRAGMENT_CFG_L4_MIN_LEN(x) VTSS_EXTRACT_BITFIELD(x,5U,5U)

#define VTSS_F_ANA_CL_CLM_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES_DIS(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_CLM_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES_DIS    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_CLM_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES_DIS(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_CLM_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_CL_CLM_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_CL_CLM_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ANA_CL_DSCP_CFG  t_sz:1 ga:21760, gw:189, ra:64, gc:1, rc:64  */
#define VTSS_ANA_CL_DSCP_CFG(ri)  __REG(VTSS_TO_ANA_CL,21760U,0U,0U,ri,64U,1U,64U)

#define VTSS_F_ANA_CL_DSCP_CFG_DSCP_TRANSLATE_VAL(x) VTSS_ENCODE_BITFIELD(x,7U,6U)
#define VTSS_M_ANA_CL_DSCP_CFG_DSCP_TRANSLATE_VAL    VTSS_ENCODE_BITMASK(7U,6U)
#define VTSS_X_ANA_CL_DSCP_CFG_DSCP_TRANSLATE_VAL(x) VTSS_EXTRACT_BITFIELD(x,7U,6U)

#define VTSS_F_ANA_CL_DSCP_CFG_DSCP_QOS_VAL(x)   VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_ANA_CL_DSCP_CFG_DSCP_QOS_VAL      VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_ANA_CL_DSCP_CFG_DSCP_QOS_VAL(x)   VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_ANA_CL_DSCP_CFG_DSCP_DP_VAL(x)    VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_ANA_CL_DSCP_CFG_DSCP_DP_VAL       VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_ANA_CL_DSCP_CFG_DSCP_DP_VAL(x)    VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_ANA_CL_DSCP_CFG_DSCP_REWR_ENA(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_DSCP_CFG_DSCP_REWR_ENA     VTSS_BIT(1U)
#define VTSS_X_ANA_CL_DSCP_CFG_DSCP_REWR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_DSCP_CFG_DSCP_TRUST_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_DSCP_CFG_DSCP_TRUST_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_DSCP_CFG_DSCP_TRUST_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_QOS_MAP_CFG  t_sz:1 ga:21760, gw:189, ra:128, gc:1, rc:32  */
#define VTSS_ANA_CL_QOS_MAP_CFG(ri) __REG(VTSS_TO_ANA_CL,21760U,0U,0U,ri,128U,1U,32U)

#define VTSS_F_ANA_CL_QOS_MAP_CFG_DSCP_REWR_VAL(x) VTSS_ENCODE_BITFIELD(x,4U,6U)
#define VTSS_M_ANA_CL_QOS_MAP_CFG_DSCP_REWR_VAL    VTSS_ENCODE_BITMASK(4U,6U)
#define VTSS_X_ANA_CL_QOS_MAP_CFG_DSCP_REWR_VAL(x) VTSS_EXTRACT_BITFIELD(x,4U,6U)

/* ANA_CL_MPLS_RSV_LBL_CFG  t_sz:1 ga:21760, gw:189, ra:160, gc:1, rc:16  */
#define VTSS_ANA_CL_MPLS_RSV_LBL_CFG(ri) __REG(VTSS_TO_ANA_CL,21760U,0U,0U,ri,160U,1U,16U)

#define VTSS_F_ANA_CL_MPLS_RSV_LBL_CFG_RSVD_LBL_SKIP_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_MPLS_RSV_LBL_CFG_RSVD_LBL_SKIP_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_MPLS_RSV_LBL_CFG_RSVD_LBL_SKIP_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_CLM_KEY_CFG  t_sz:1 ga:21760, gw:189, ra:176, gc:1, rc:6  */
#define VTSS_ANA_CL_CLM_KEY_CFG(ri) __REG(VTSS_TO_ANA_CL,21760U,0U,0U,ri,176U,1U,6U)

#define VTSS_F_ANA_CL_CLM_KEY_CFG_CLM_TRI_VID_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_CLM_KEY_CFG_CLM_TRI_VID_SEL    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_CLM_KEY_CFG_CLM_TRI_VID_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_MPLS_MISC_CFG  t_sz:1 ga:21760, gw:189, ra:182, gc:1, rc:1  */
#define VTSS_ANA_CL_MPLS_MISC_CFG __REG(VTSS_TO_ANA_CL,21760U,0U,0U,0U,182U,1U,1U)

#define VTSS_F_ANA_CL_MPLS_MISC_CFG_CLM_RSVD_LBL_SKIP_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_CL_MPLS_MISC_CFG_CLM_RSVD_LBL_SKIP_ENA    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_CL_MPLS_MISC_CFG_CLM_RSVD_LBL_SKIP_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

#define VTSS_F_ANA_CL_MPLS_MISC_CFG_G8113_1_ACH_CH_TYPE(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_ANA_CL_MPLS_MISC_CFG_G8113_1_ACH_CH_TYPE    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_ANA_CL_MPLS_MISC_CFG_G8113_1_ACH_CH_TYPE(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

/* ANA_CL_MPLS_LM_CFG  t_sz:1 ga:21760, gw:189, ra:183, gc:1, rc:1  */
#define VTSS_ANA_CL_MPLS_LM_CFG   __REG(VTSS_TO_ANA_CL,21760U,0U,0U,0U,183U,1U,1U)

#define VTSS_F_ANA_CL_MPLS_LM_CFG_MPLS_PW_TERM_ERR_LM_CNT_DIS(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_MPLS_LM_CFG_MPLS_PW_TERM_ERR_LM_CNT_DIS    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_MPLS_LM_CFG_MPLS_PW_TERM_ERR_LM_CNT_DIS(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_MPLS_LM_CFG_MPLS_IP_ERR_LM_CNT_DIS(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_MPLS_LM_CFG_MPLS_IP_ERR_LM_CNT_DIS    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_MPLS_LM_CFG_MPLS_IP_ERR_LM_CNT_DIS(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_MPLS_LM_CFG_MPLS_COMMON_ERR_LM_CNT_DIS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_MPLS_LM_CFG_MPLS_COMMON_ERR_LM_CNT_DIS    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_MPLS_LM_CFG_MPLS_COMMON_ERR_LM_CNT_DIS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_MPLS_LM_CFG_MPLS_OAM_DEF_LM_CNT_DIS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_MPLS_LM_CFG_MPLS_OAM_DEF_LM_CNT_DIS    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_MPLS_LM_CFG_MPLS_OAM_DEF_LM_CNT_DIS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_MPLS_LM_CFG_MPLS_OAM_ERR_LM_CNT_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_MPLS_LM_CFG_MPLS_OAM_ERR_LM_CNT_DIS    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_MPLS_LM_CFG_MPLS_OAM_ERR_LM_CNT_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_MPLS_LM_CFG_MPLS_G8113_1_NON_OAM_LM_CNT_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_MPLS_LM_CFG_MPLS_G8113_1_NON_OAM_LM_CNT_DIS    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_MPLS_LM_CFG_MPLS_G8113_1_NON_OAM_LM_CNT_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_MPLS_CFG  t_sz:1 ga:21760, gw:189, ra:184, gc:1, rc:1  */
#define VTSS_ANA_CL_MPLS_CFG      __REG(VTSS_TO_ANA_CL,21760U,0U,0U,0U,184U,1U,1U)

#define VTSS_F_ANA_CL_MPLS_CFG_MPLS_OAM_KEEP_GAL_ENA(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_ANA_CL_MPLS_CFG_MPLS_OAM_KEEP_GAL_ENA    VTSS_BIT(31U)
#define VTSS_X_ANA_CL_MPLS_CFG_MPLS_OAM_KEEP_GAL_ENA(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_ANA_CL_MPLS_CFG_MPLS_SEL_TC_ONLY_ENA(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_ANA_CL_MPLS_CFG_MPLS_SEL_TC_ONLY_ENA    VTSS_BIT(30U)
#define VTSS_X_ANA_CL_MPLS_CFG_MPLS_SEL_TC_ONLY_ENA(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_IP_TRAFFIC_QU(x) VTSS_ENCODE_BITFIELD(x,27U,3U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_IP_TRAFFIC_QU    VTSS_ENCODE_BITMASK(27U,3U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_IP_TRAFFIC_QU(x) VTSS_EXTRACT_BITFIELD(x,27U,3U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_OAM_DEF_QU(x) VTSS_ENCODE_BITFIELD(x,24U,3U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_OAM_DEF_QU    VTSS_ENCODE_BITMASK(24U,3U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_OAM_DEF_QU(x) VTSS_EXTRACT_BITFIELD(x,24U,3U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_MIP_QU(x) VTSS_ENCODE_BITFIELD(x,21U,3U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_MIP_QU    VTSS_ENCODE_BITMASK(21U,3U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_MIP_QU(x) VTSS_EXTRACT_BITFIELD(x,21U,3U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_G8113_1_NON_OAM_QU(x) VTSS_ENCODE_BITFIELD(x,18U,3U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_G8113_1_NON_OAM_QU    VTSS_ENCODE_BITMASK(18U,3U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_G8113_1_NON_OAM_QU(x) VTSS_EXTRACT_BITFIELD(x,18U,3U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_G8113_1_NON_OAM_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_G8113_1_NON_OAM_ENA    VTSS_BIT(17U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_G8113_1_NON_OAM_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_OAM_MEP_ERR_QU(x) VTSS_ENCODE_BITFIELD(x,14U,3U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_OAM_MEP_ERR_QU    VTSS_ENCODE_BITMASK(14U,3U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_OAM_MEP_ERR_QU(x) VTSS_EXTRACT_BITFIELD(x,14U,3U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_OAM_MEP_ERR_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_OAM_MEP_ERR_ENA    VTSS_BIT(13U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_OAM_MEP_ERR_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_POP_ERR_QU(x) VTSS_ENCODE_BITFIELD(x,10U,3U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_POP_ERR_QU    VTSS_ENCODE_BITMASK(10U,3U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_POP_ERR_QU(x) VTSS_EXTRACT_BITFIELD(x,10U,3U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_POP_ERR_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_POP_ERR_ENA    VTSS_BIT(9U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_POP_ERR_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_SWAP_ERR_QU(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_SWAP_ERR_QU    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_SWAP_ERR_QU(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_SWAP_ERR_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_SWAP_ERR_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_SWAP_ERR_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_PW_TTL0_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_PW_TTL0_REDIR_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_PW_TTL0_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_PW_ERR_QU(x) VTSS_ENCODE_BITFIELD(x,1U,3U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_PW_ERR_QU    VTSS_ENCODE_BITMASK(1U,3U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_PW_ERR_QU(x) VTSS_EXTRACT_BITFIELD(x,1U,3U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_PW_ERR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_PW_ERR_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_PW_ERR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_OAM_CFG  t_sz:1 ga:21760, gw:189, ra:185, gc:1, rc:1  */
#define VTSS_ANA_CL_OAM_CFG       __REG(VTSS_TO_ANA_CL,21760U,0U,0U,0U,185U,1U,1U)

#define VTSS_F_ANA_CL_OAM_CFG_VCCV2_LABEL(x)     VTSS_ENCODE_BITFIELD(x,1U,4U)
#define VTSS_M_ANA_CL_OAM_CFG_VCCV2_LABEL        VTSS_ENCODE_BITMASK(1U,4U)
#define VTSS_X_ANA_CL_OAM_CFG_VCCV2_LABEL(x)     VTSS_EXTRACT_BITFIELD(x,1U,4U)

#define VTSS_F_ANA_CL_OAM_CFG_VCCV2_ENA(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_OAM_CFG_VCCV2_ENA          VTSS_BIT(0U)
#define VTSS_X_ANA_CL_OAM_CFG_VCCV2_ENA(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_MIP_CTRL  t_sz:1 ga:21760, gw:189, ra:186, gc:1, rc:1  */
#define VTSS_ANA_CL_MIP_CTRL      __REG(VTSS_TO_ANA_CL,21760U,0U,0U,0U,186U,1U,1U)

#define VTSS_F_ANA_CL_MIP_CTRL_MIP_CCM_HMO_SET_SHOT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_MIP_CTRL_MIP_CCM_HMO_SET_SHOT    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_MIP_CTRL_MIP_CCM_HMO_SET_SHOT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_MIP_CTRL_MIP_CCM_INTERVAL_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_CL_MIP_CTRL_MIP_CCM_INTERVAL_MASK    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_CL_MIP_CTRL_MIP_CCM_INTERVAL_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ANA_CL_GRE_MISC_CFG  t_sz:1 ga:21760, gw:189, ra:187, gc:1, rc:1  */
#define VTSS_ANA_CL_GRE_MISC_CFG  __REG(VTSS_TO_ANA_CL,21760U,0U,0U,0U,187U,1U,1U)

#define VTSS_F_ANA_CL_GRE_MISC_CFG_GRE_CHKSUM_SKIP(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_GRE_MISC_CFG_GRE_CHKSUM_SKIP    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_GRE_MISC_CFG_GRE_CHKSUM_SKIP(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_MISC_CFG  t_sz:1 ga:21760, gw:189, ra:188, gc:1, rc:1  */
#define VTSS_ANA_CL_MISC_CFG      __REG(VTSS_TO_ANA_CL,21760U,0U,0U,0U,188U,1U,1U)

#define VTSS_F_ANA_CL_MISC_CFG_UPDATE_DSCP_WITH_MEL_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_MISC_CFG_UPDATE_DSCP_WITH_MEL_ENA    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_MISC_CFG_UPDATE_DSCP_WITH_MEL_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_MISC_CFG_CSC_PIPELINE_PT(x) VTSS_ENCODE_BITFIELD(x,1U,5U)
#define VTSS_M_ANA_CL_MISC_CFG_CSC_PIPELINE_PT    VTSS_ENCODE_BITMASK(1U,5U)
#define VTSS_X_ANA_CL_MISC_CFG_CSC_PIPELINE_PT(x) VTSS_EXTRACT_BITFIELD(x,1U,5U)

#define VTSS_F_ANA_CL_MISC_CFG_CLR_L2_FOR_CW_IP_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_MISC_CFG_CLR_L2_FOR_CW_IP_DIS    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_MISC_CFG_CLR_L2_FOR_CW_IP_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_PROFILE_CFG  t_sz:1 ga:20864, gw:1, ra:0, gc:18, rc:1  */
#define VTSS_ANA_CL_PROFILE_CFG(gi) __REG(VTSS_TO_ANA_CL,20864U,gi,1U,0U,0U,18U,1U)

#define VTSS_F_ANA_CL_PROFILE_CFG_LM_CNT_DIS(x)  VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_ANA_CL_PROFILE_CFG_LM_CNT_DIS     VTSS_BIT(22U)
#define VTSS_X_ANA_CL_PROFILE_CFG_LM_CNT_DIS(x)  VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_ANA_CL_PROFILE_CFG_NORMALIZE_DIS(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_ANA_CL_PROFILE_CFG_NORMALIZE_DIS    VTSS_BIT(21U)
#define VTSS_X_ANA_CL_PROFILE_CFG_NORMALIZE_DIS(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_ANA_CL_PROFILE_CFG_CUSTOM_ACE_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,5U)
#define VTSS_M_ANA_CL_PROFILE_CFG_CUSTOM_ACE_ENA    VTSS_ENCODE_BITMASK(16U,5U)
#define VTSS_X_ANA_CL_PROFILE_CFG_CUSTOM_ACE_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,5U)

#define VTSS_F_ANA_CL_PROFILE_CFG_NXT_TYPE_AFTER_OFFSET(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_ANA_CL_PROFILE_CFG_NXT_TYPE_AFTER_OFFSET    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_ANA_CL_PROFILE_CFG_NXT_TYPE_AFTER_OFFSET(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_ANA_CL_PROFILE_CFG_NXT_NORM_W16_OFFSET(x) VTSS_ENCODE_BITFIELD(x,10U,4U)
#define VTSS_M_ANA_CL_PROFILE_CFG_NXT_NORM_W16_OFFSET    VTSS_ENCODE_BITMASK(10U,4U)
#define VTSS_X_ANA_CL_PROFILE_CFG_NXT_NORM_W16_OFFSET(x) VTSS_EXTRACT_BITFIELD(x,10U,4U)

#define VTSS_F_ANA_CL_PROFILE_CFG_NXT_KEY_TYPE(x) VTSS_ENCODE_BITFIELD(x,5U,5U)
#define VTSS_M_ANA_CL_PROFILE_CFG_NXT_KEY_TYPE    VTSS_ENCODE_BITMASK(5U,5U)
#define VTSS_X_ANA_CL_PROFILE_CFG_NXT_KEY_TYPE(x) VTSS_EXTRACT_BITFIELD(x,5U,5U)

#define VTSS_F_ANA_CL_PROFILE_CFG_FWD_SEL(x)     VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_ANA_CL_PROFILE_CFG_FWD_SEL        VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_ANA_CL_PROFILE_CFG_FWD_SEL(x)     VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_ANA_CL_PROFILE_CFG_CPU_QU(x)      VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_CL_PROFILE_CFG_CPU_QU         VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_CL_PROFILE_CFG_CPU_QU(x)      VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_CL_MIP_CFG  t_sz:1 ga:21504, gw:8, ra:0, gc:32, rc:1  */
#define VTSS_ANA_CL_MIP_CFG(gi)   __REG(VTSS_TO_ANA_CL,21504U,gi,8U,0U,0U,32U,1U)

#define VTSS_F_ANA_CL_MIP_CFG_MEL_VAL(x)         VTSS_ENCODE_BITFIELD(x,19U,3U)
#define VTSS_M_ANA_CL_MIP_CFG_MEL_VAL            VTSS_ENCODE_BITMASK(19U,3U)
#define VTSS_X_ANA_CL_MIP_CFG_MEL_VAL(x)         VTSS_EXTRACT_BITFIELD(x,19U,3U)

#define VTSS_F_ANA_CL_MIP_CFG_CCM_COPY_ENA(x)    VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_CL_MIP_CFG_CCM_COPY_ENA       VTSS_BIT(18U)
#define VTSS_X_ANA_CL_MIP_CFG_CCM_COPY_ENA(x)    VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_CL_MIP_CFG_LBM_REDIR_ENA(x)   VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_CL_MIP_CFG_LBM_REDIR_ENA      VTSS_BIT(17U)
#define VTSS_X_ANA_CL_MIP_CFG_LBM_REDIR_ENA(x)   VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_CL_MIP_CFG_LTM_REDIR_ENA(x)   VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_CL_MIP_CFG_LTM_REDIR_ENA      VTSS_BIT(16U)
#define VTSS_X_ANA_CL_MIP_CFG_LTM_REDIR_ENA(x)   VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_CL_MIP_CFG_RAPS_CFG(x)        VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_ANA_CL_MIP_CFG_RAPS_CFG           VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_ANA_CL_MIP_CFG_RAPS_CFG(x)        VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_ANA_CL_MIP_CFG_GENERIC_OPCODE_VAL(x) VTSS_ENCODE_BITFIELD(x,6U,8U)
#define VTSS_M_ANA_CL_MIP_CFG_GENERIC_OPCODE_VAL    VTSS_ENCODE_BITMASK(6U,8U)
#define VTSS_X_ANA_CL_MIP_CFG_GENERIC_OPCODE_VAL(x) VTSS_EXTRACT_BITFIELD(x,6U,8U)

#define VTSS_F_ANA_CL_MIP_CFG_GENERIC_OPCODE_CFG(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_ANA_CL_MIP_CFG_GENERIC_OPCODE_CFG    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_ANA_CL_MIP_CFG_GENERIC_OPCODE_CFG(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_ANA_CL_MIP_CFG_CPU_MIP_QU(x)      VTSS_ENCODE_BITFIELD(x,1U,3U)
#define VTSS_M_ANA_CL_MIP_CFG_CPU_MIP_QU         VTSS_ENCODE_BITMASK(1U,3U)
#define VTSS_X_ANA_CL_MIP_CFG_CPU_MIP_QU(x)      VTSS_EXTRACT_BITFIELD(x,1U,3U)

#define VTSS_F_ANA_CL_MIP_CFG_PIPELINE_PT(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_MIP_CFG_PIPELINE_PT        VTSS_BIT(0U)
#define VTSS_X_ANA_CL_MIP_CFG_PIPELINE_PT(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_CCM_HMO_CTRL  t_sz:1 ga:21504, gw:8, ra:1, gc:32, rc:1  */
#define VTSS_ANA_CL_CCM_HMO_CTRL(gi) __REG(VTSS_TO_ANA_CL,21504U,gi,8U,0U,1U,32U,1U)

#define VTSS_F_ANA_CL_CCM_HMO_CTRL_CCM_INTERVAL(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_ANA_CL_CCM_HMO_CTRL_CCM_INTERVAL    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_ANA_CL_CCM_HMO_CTRL_CCM_INTERVAL(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_ANA_CL_CCM_HMO_CTRL_CCM_COPY_ONCE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_CCM_HMO_CTRL_CCM_COPY_ONCE_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_CCM_HMO_CTRL_CCM_COPY_ONCE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_MIP_CL_VID_CTRL  t_sz:1 ga:21504, gw:8, ra:2, gc:32, rc:1  */
#define VTSS_ANA_CL_MIP_CL_VID_CTRL(gi) __REG(VTSS_TO_ANA_CL,21504U,gi,8U,0U,2U,32U,1U)

#define VTSS_F_ANA_CL_MIP_CL_VID_CTRL_VID_VAL(x) VTSS_ENCODE_BITFIELD(x,2U,12U)
#define VTSS_M_ANA_CL_MIP_CL_VID_CTRL_VID_VAL    VTSS_ENCODE_BITMASK(2U,12U)
#define VTSS_X_ANA_CL_MIP_CL_VID_CTRL_VID_VAL(x) VTSS_EXTRACT_BITFIELD(x,2U,12U)

#define VTSS_F_ANA_CL_MIP_CL_VID_CTRL_VID_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_CL_MIP_CL_VID_CTRL_VID_SEL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_CL_MIP_CL_VID_CTRL_VID_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_CL_LBM_MAC_HIGH  t_sz:1 ga:21504, gw:8, ra:3, gc:32, rc:1  */
#define VTSS_ANA_CL_LBM_MAC_HIGH(gi) __REG(VTSS_TO_ANA_CL,21504U,gi,8U,0U,3U,32U,1U)

#define VTSS_F_ANA_CL_LBM_MAC_HIGH_LBM_MAC_HIGH(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_CL_LBM_MAC_HIGH_LBM_MAC_HIGH    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_CL_LBM_MAC_HIGH_LBM_MAC_HIGH(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_CL_LBM_MAC_LOW  t_sz:1 ga:21504, gw:8, ra:4, gc:32, rc:1  */
#define VTSS_ANA_CL_LBM_MAC_LOW(gi) __REG(VTSS_TO_ANA_CL,21504U,gi,8U,0U,4U,32U,1U)

#define VTSS_F_ANA_CL_LBM_MAC_LOW_LBM_MAC_LOW(x) (x)
#define VTSS_M_ANA_CL_LBM_MAC_LOW_LBM_MAC_LOW    0xffffffffU
#define VTSS_X_ANA_CL_LBM_MAC_LOW_LBM_MAC_LOW(x) (x)


/* ANA_CL_L2CP_ENTRY_CFG  t_sz:1 ga:28672, gw:1, ra:0, gc:1472, rc:1  */
#define VTSS_ANA_CL_L2CP_ENTRY_CFG(gi) __REG(VTSS_TO_ANA_CL,28672U,gi,1U,0U,0U,1472U,1U)

#define VTSS_F_ANA_CL_L2CP_ENTRY_CFG_QOS_VAL(x)  VTSS_ENCODE_BITFIELD(x,10U,3U)
#define VTSS_M_ANA_CL_L2CP_ENTRY_CFG_QOS_VAL     VTSS_ENCODE_BITMASK(10U,3U)
#define VTSS_X_ANA_CL_L2CP_ENTRY_CFG_QOS_VAL(x)  VTSS_EXTRACT_BITFIELD(x,10U,3U)

#define VTSS_F_ANA_CL_L2CP_ENTRY_CFG_QOS_ENA(x)  VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_L2CP_ENTRY_CFG_QOS_ENA     VTSS_BIT(9U)
#define VTSS_X_ANA_CL_L2CP_ENTRY_CFG_QOS_ENA(x)  VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_L2CP_ENTRY_CFG_COSID_VAL(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_ANA_CL_L2CP_ENTRY_CFG_COSID_VAL    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_ANA_CL_L2CP_ENTRY_CFG_COSID_VAL(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_ANA_CL_L2CP_ENTRY_CFG_COSID_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_L2CP_ENTRY_CFG_COSID_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_L2CP_ENTRY_CFG_COSID_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_L2CP_ENTRY_CFG_CPU_FWD_CFG(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_ANA_CL_L2CP_ENTRY_CFG_CPU_FWD_CFG    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_ANA_CL_L2CP_ENTRY_CFG_CPU_FWD_CFG(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_ANA_CL_L2CP_ENTRY_CFG_CPU_L2CP_QU(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_CL_L2CP_ENTRY_CFG_CPU_L2CP_QU    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_CL_L2CP_ENTRY_CFG_CPU_L2CP_QU(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_CL_SET_CTRL  t_sz:1 ga:22528, gw:16, ra:0, gc:128, rc:1  */
#define VTSS_ANA_CL_SET_CTRL(gi)  __REG(VTSS_TO_ANA_CL,22528U,gi,16U,0U,0U,128U,1U)

#define VTSS_F_ANA_CL_SET_CTRL_PATH_ENA(x)       VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_SET_CTRL_PATH_ENA          VTSS_BIT(7U)
#define VTSS_X_ANA_CL_SET_CTRL_PATH_ENA(x)       VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_SET_CTRL_TC_ENA(x)         VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_SET_CTRL_TC_ENA            VTSS_BIT(6U)
#define VTSS_X_ANA_CL_SET_CTRL_TC_ENA(x)         VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_SET_CTRL_DP_ENA(x)         VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_SET_CTRL_DP_ENA            VTSS_BIT(5U)
#define VTSS_X_ANA_CL_SET_CTRL_DP_ENA(x)         VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_SET_CTRL_COSID_ENA(x)      VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_SET_CTRL_COSID_ENA         VTSS_BIT(4U)
#define VTSS_X_ANA_CL_SET_CTRL_COSID_ENA(x)      VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_SET_CTRL_QOS_ENA(x)        VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_SET_CTRL_QOS_ENA           VTSS_BIT(3U)
#define VTSS_X_ANA_CL_SET_CTRL_QOS_ENA(x)        VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_SET_CTRL_DEI_ENA(x)        VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_SET_CTRL_DEI_ENA           VTSS_BIT(2U)
#define VTSS_X_ANA_CL_SET_CTRL_DEI_ENA(x)        VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_SET_CTRL_PCP_ENA(x)        VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_SET_CTRL_PCP_ENA           VTSS_BIT(1U)
#define VTSS_X_ANA_CL_SET_CTRL_PCP_ENA(x)        VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_SET_CTRL_DSCP_ENA(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_SET_CTRL_DSCP_ENA          VTSS_BIT(0U)
#define VTSS_X_ANA_CL_SET_CTRL_DSCP_ENA(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_MAP_ENTRY  t_sz:1 ga:22528, gw:16, ra:1, gc:128, rc:8  */
#define VTSS_ANA_CL_MAP_ENTRY(gi,ri) __REG(VTSS_TO_ANA_CL,22528U,gi,16U,ri,1U,128U,8U)

#define VTSS_F_ANA_CL_MAP_ENTRY_FWD_DIS(x)       VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_ANA_CL_MAP_ENTRY_FWD_DIS          VTSS_BIT(25U)
#define VTSS_X_ANA_CL_MAP_ENTRY_FWD_DIS(x)       VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_ANA_CL_MAP_ENTRY_PATH_COLOR_VAL(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_CL_MAP_ENTRY_PATH_COLOR_VAL    VTSS_BIT(24U)
#define VTSS_X_ANA_CL_MAP_ENTRY_PATH_COLOR_VAL(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_ANA_CL_MAP_ENTRY_PATH_COSID_VAL(x) VTSS_ENCODE_BITFIELD(x,21U,3U)
#define VTSS_M_ANA_CL_MAP_ENTRY_PATH_COSID_VAL    VTSS_ENCODE_BITMASK(21U,3U)
#define VTSS_X_ANA_CL_MAP_ENTRY_PATH_COSID_VAL(x) VTSS_EXTRACT_BITFIELD(x,21U,3U)

#define VTSS_F_ANA_CL_MAP_ENTRY_TC_VAL(x)        VTSS_ENCODE_BITFIELD(x,18U,3U)
#define VTSS_M_ANA_CL_MAP_ENTRY_TC_VAL           VTSS_ENCODE_BITMASK(18U,3U)
#define VTSS_X_ANA_CL_MAP_ENTRY_TC_VAL(x)        VTSS_EXTRACT_BITFIELD(x,18U,3U)

#define VTSS_F_ANA_CL_MAP_ENTRY_DP_VAL(x)        VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_ANA_CL_MAP_ENTRY_DP_VAL           VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_ANA_CL_MAP_ENTRY_DP_VAL(x)        VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_ANA_CL_MAP_ENTRY_COSID_VAL(x)     VTSS_ENCODE_BITFIELD(x,13U,3U)
#define VTSS_M_ANA_CL_MAP_ENTRY_COSID_VAL        VTSS_ENCODE_BITMASK(13U,3U)
#define VTSS_X_ANA_CL_MAP_ENTRY_COSID_VAL(x)     VTSS_EXTRACT_BITFIELD(x,13U,3U)

#define VTSS_F_ANA_CL_MAP_ENTRY_QOS_VAL(x)       VTSS_ENCODE_BITFIELD(x,10U,3U)
#define VTSS_M_ANA_CL_MAP_ENTRY_QOS_VAL          VTSS_ENCODE_BITMASK(10U,3U)
#define VTSS_X_ANA_CL_MAP_ENTRY_QOS_VAL(x)       VTSS_EXTRACT_BITFIELD(x,10U,3U)

#define VTSS_F_ANA_CL_MAP_ENTRY_DEI_VAL(x)       VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_MAP_ENTRY_DEI_VAL          VTSS_BIT(9U)
#define VTSS_X_ANA_CL_MAP_ENTRY_DEI_VAL(x)       VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_MAP_ENTRY_PCP_VAL(x)       VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_ANA_CL_MAP_ENTRY_PCP_VAL          VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_ANA_CL_MAP_ENTRY_PCP_VAL(x)       VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_ANA_CL_MAP_ENTRY_DSCP_VAL(x)      VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_CL_MAP_ENTRY_DSCP_VAL         VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_CL_MAP_ENTRY_DSCP_VAL(x)      VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_CL_ISDX_CFG  t_sz:1 ga:24576, gw:4, ra:0, gc:1024, rc:1  */
#define VTSS_ANA_CL_ISDX_CFG(gi)  __REG(VTSS_TO_ANA_CL,24576U,gi,4U,0U,0U,1024U,1U)

#define VTSS_F_ANA_CL_ISDX_CFG_MIP_IDX(x)        VTSS_ENCODE_BITFIELD(x,14U,5U)
#define VTSS_M_ANA_CL_ISDX_CFG_MIP_IDX           VTSS_ENCODE_BITMASK(14U,5U)
#define VTSS_X_ANA_CL_ISDX_CFG_MIP_IDX(x)        VTSS_EXTRACT_BITFIELD(x,14U,5U)

#define VTSS_F_ANA_CL_ISDX_CFG_L2CP_IDX(x)       VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_ANA_CL_ISDX_CFG_L2CP_IDX          VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_ANA_CL_ISDX_CFG_L2CP_IDX(x)       VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_ANA_CL_ISDX_CFG_IGR_LPORT_NUM(x)  VTSS_ENCODE_BITFIELD(x,1U,6U)
#define VTSS_M_ANA_CL_ISDX_CFG_IGR_LPORT_NUM     VTSS_ENCODE_BITMASK(1U,6U)
#define VTSS_X_ANA_CL_ISDX_CFG_IGR_LPORT_NUM(x)  VTSS_EXTRACT_BITFIELD(x,1U,6U)

#define VTSS_F_ANA_CL_ISDX_CFG_IGR_LPORT_NUM_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_ISDX_CFG_IGR_LPORT_NUM_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_ISDX_CFG_IGR_LPORT_NUM_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_OAM_MEP_CFG  t_sz:1 ga:24576, gw:4, ra:1, gc:1024, rc:1  */
#define VTSS_ANA_CL_OAM_MEP_CFG(gi) __REG(VTSS_TO_ANA_CL,24576U,gi,4U,0U,1U,1024U,1U)

#define VTSS_F_ANA_CL_OAM_MEP_CFG_MEP_IDX(x)     VTSS_ENCODE_BITFIELD(x,2U,5U)
#define VTSS_M_ANA_CL_OAM_MEP_CFG_MEP_IDX        VTSS_ENCODE_BITMASK(2U,5U)
#define VTSS_X_ANA_CL_OAM_MEP_CFG_MEP_IDX(x)     VTSS_EXTRACT_BITFIELD(x,2U,5U)

#define VTSS_F_ANA_CL_OAM_MEP_CFG_MEP_IDX_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_OAM_MEP_CFG_MEP_IDX_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_OAM_MEP_CFG_MEP_IDX_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_OAM_MEP_CFG_INDEPENDENT_MEL_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_OAM_MEP_CFG_INDEPENDENT_MEL_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_OAM_MEP_CFG_INDEPENDENT_MEL_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_IPT  t_sz:1 ga:24576, gw:4, ra:2, gc:1024, rc:1  */
#define VTSS_ANA_CL_IPT(gi)       __REG(VTSS_TO_ANA_CL,24576U,gi,4U,0U,2U,1024U,1U)

#define VTSS_F_ANA_CL_IPT_IPT_CFG(x)             VTSS_ENCODE_BITFIELD(x,11U,2U)
#define VTSS_M_ANA_CL_IPT_IPT_CFG                VTSS_ENCODE_BITMASK(11U,2U)
#define VTSS_X_ANA_CL_IPT_IPT_CFG(x)             VTSS_EXTRACT_BITFIELD(x,11U,2U)

#define VTSS_F_ANA_CL_IPT_PROT_PIPELINE_PT(x)    VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_ANA_CL_IPT_PROT_PIPELINE_PT       VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_ANA_CL_IPT_PROT_PIPELINE_PT(x)    VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_ANA_CL_IPT_PPT_IDX(x)             VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_CL_IPT_PPT_IDX                VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_CL_IPT_PPT_IDX(x)             VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ANA_CL_PP_CFG  t_sz:1 ga:20882, gw:16, ra:0, gc:1, rc:1  */
#define VTSS_ANA_CL_PP_CFG        __REG(VTSS_TO_ANA_CL,20882U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_CL_PP_CFG_STATE(x)            (x)
#define VTSS_M_ANA_CL_PP_CFG_STATE               0xffffffffU
#define VTSS_X_ANA_CL_PP_CFG_STATE(x)            (x)


/* ANA_CL_LPM_AFFIX  t_sz:1 ga:20992, gw:4, ra:0, gc:127, rc:1  */
#define VTSS_ANA_CL_LPM_AFFIX(gi) __REG(VTSS_TO_ANA_CL,20992U,gi,4U,0U,0U,127U,1U)

#define VTSS_F_ANA_CL_LPM_AFFIX_LPM_AFFIX(x)     VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_ANA_CL_LPM_AFFIX_LPM_AFFIX        VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_ANA_CL_LPM_AFFIX_LPM_AFFIX(x)     VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* ANA_CL_VD2_CAPTURE_CFG  t_sz:1 ga:20992, gw:4, ra:1, gc:127, rc:1  */
#define VTSS_ANA_CL_VD2_CAPTURE_CFG(gi) __REG(VTSS_TO_ANA_CL,20992U,gi,4U,0U,1U,127U,1U)

#define VTSS_F_ANA_CL_VD2_CAPTURE_CFG_IP6_ICMP_HOP_BY_HOP_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_VD2_CAPTURE_CFG_IP6_ICMP_HOP_BY_HOP_REDIR_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_VD2_CAPTURE_CFG_IP6_ICMP_HOP_BY_HOP_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_VD2_CAPTURE_CFG_IP6_HOP_BY_HOP_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_VD2_CAPTURE_CFG_IP6_HOP_BY_HOP_REDIR_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_VD2_CAPTURE_CFG_IP6_HOP_BY_HOP_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_VD2_CAPTURE_CFG_CPU_MLD_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_VD2_CAPTURE_CFG_CPU_MLD_REDIR_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_VD2_CAPTURE_CFG_CPU_MLD_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_VD2_CAPTURE_CFG_CPU_IP6_MC_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_VD2_CAPTURE_CFG_CPU_IP6_MC_COPY_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_VD2_CAPTURE_CFG_CPU_IP6_MC_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_VD2_CAPTURE_CFG_CPU_IP4_MC_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_VD2_CAPTURE_CFG_CPU_IP4_MC_COPY_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_VD2_CAPTURE_CFG_CPU_IP4_MC_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_VD2_CAPTURE_CFG_CPU_IGMP_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_VD2_CAPTURE_CFG_CPU_IGMP_REDIR_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_VD2_CAPTURE_CFG_CPU_IGMP_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_VD2_QOS_CFG  t_sz:1 ga:20992, gw:4, ra:2, gc:127, rc:1  */
#define VTSS_ANA_CL_VD2_QOS_CFG(gi) __REG(VTSS_TO_ANA_CL,20992U,gi,4U,0U,2U,127U,1U)

#define VTSS_F_ANA_CL_VD2_QOS_CFG_DSCP_TRANSLATE_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_CL_VD2_QOS_CFG_DSCP_TRANSLATE_ENA    VTSS_BIT(8U)
#define VTSS_X_ANA_CL_VD2_QOS_CFG_DSCP_TRANSLATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_CL_VD2_QOS_CFG_DSCP_KEEP_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_VD2_QOS_CFG_DSCP_KEEP_ENA    VTSS_BIT(7U)
#define VTSS_X_ANA_CL_VD2_QOS_CFG_DSCP_KEEP_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_VD2_QOS_CFG_DSCP_DP_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_VD2_QOS_CFG_DSCP_DP_ENA    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_VD2_QOS_CFG_DSCP_DP_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_VD2_QOS_CFG_DSCP_QOS_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_VD2_QOS_CFG_DSCP_QOS_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_VD2_QOS_CFG_DSCP_QOS_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_VD2_QOS_CFG_DEFAULT_DP_VAL(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_ANA_CL_VD2_QOS_CFG_DEFAULT_DP_VAL    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_ANA_CL_VD2_QOS_CFG_DEFAULT_DP_VAL(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_ANA_CL_VD2_QOS_CFG_DEFAULT_QOS_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_CL_VD2_QOS_CFG_DEFAULT_QOS_VAL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_CL_VD2_QOS_CFG_DEFAULT_QOS_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_CL_CSC_DISC_CFG  t_sz:1 ga:0, gw:4, ra:0, gc:4096, rc:1  */
#define VTSS_ANA_CL_CSC_DISC_CFG(gi) __REG(VTSS_TO_ANA_CL,0U,gi,4U,0U,0U,4096U,1U)

#define VTSS_F_ANA_CL_CSC_DISC_CFG_CSC_PORT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_ANA_CL_CSC_DISC_CFG_CSC_PORT_MASK    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_ANA_CL_CSC_DISC_CFG_CSC_PORT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* ANA_CL_FILTER_STICKY  t_sz:1 ga:20898, gw:12, ra:0, gc:1, rc:1  */
#define VTSS_ANA_CL_FILTER_STICKY __REG(VTSS_TO_ANA_CL,20898U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_CL_FILTER_STICKY_STACKING_FILTER_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_FILTER_STICKY_STACKING_FILTER_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_FILTER_STICKY_STACKING_FILTER_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_FILTER_STICKY_BAD_MACS_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_FILTER_STICKY_BAD_MACS_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_FILTER_STICKY_BAD_MACS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_VLAN_FILTER_STICKY  t_sz:1 ga:20898, gw:12, ra:1, gc:1, rc:3  */
#define VTSS_ANA_CL_VLAN_FILTER_STICKY(ri) __REG(VTSS_TO_ANA_CL,20898U,0U,0U,ri,1U,1U,3U)

#define VTSS_F_ANA_CL_VLAN_FILTER_STICKY_FILTER_REQUIRED_TAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_STICKY_FILTER_REQUIRED_TAG_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_VLAN_FILTER_STICKY_FILTER_REQUIRED_TAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_STICKY_FILTER_PRIO_CTAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_STICKY_FILTER_PRIO_CTAG_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_VLAN_FILTER_STICKY_FILTER_PRIO_CTAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_STICKY_FILTER_CTAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_STICKY_FILTER_CTAG_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_VLAN_FILTER_STICKY_FILTER_CTAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_STICKY_FILTER_PRIO_STAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_STICKY_FILTER_PRIO_STAG_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_VLAN_FILTER_STICKY_FILTER_PRIO_STAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_STICKY_FILTER_STAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_STICKY_FILTER_STAG_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_VLAN_FILTER_STICKY_FILTER_STAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_ETAG_FILTER_STICKY  t_sz:1 ga:20898, gw:12, ra:4, gc:1, rc:1  */
#define VTSS_ANA_CL_ETAG_FILTER_STICKY __REG(VTSS_TO_ANA_CL,20898U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_ANA_CL_ETAG_FILTER_STICKY_FILTER_REQUIRED_ETAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_ETAG_FILTER_STICKY_FILTER_REQUIRED_ETAG_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_ETAG_FILTER_STICKY_FILTER_REQUIRED_ETAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_ETAG_FILTER_STICKY_FILTER_ETAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_ETAG_FILTER_STICKY_FILTER_ETAG_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_ETAG_FILTER_STICKY_FILTER_ETAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_CLASS_STICKY  t_sz:1 ga:20898, gw:12, ra:5, gc:1, rc:1  */
#define VTSS_ANA_CL_CLASS_STICKY  __REG(VTSS_TO_ANA_CL,20898U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_CSC_FILTER_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_CSC_FILTER_STICKY    VTSS_BIT(14U)
#define VTSS_X_ANA_CL_CLASS_STICKY_CSC_FILTER_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_CSC_CONV_ID_TAG_INVLD_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_CSC_CONV_ID_TAG_INVLD_STICKY    VTSS_BIT(13U)
#define VTSS_X_ANA_CL_CLASS_STICKY_CSC_CONV_ID_TAG_INVLD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_CSC_CONV_ID_TAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_CSC_CONV_ID_TAG_STICKY    VTSS_BIT(12U)
#define VTSS_X_ANA_CL_CLASS_STICKY_CSC_CONV_ID_TAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_CSC_CONV_ID_PRIO_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_CSC_CONV_ID_PRIO_STICKY    VTSS_BIT(11U)
#define VTSS_X_ANA_CL_CLASS_STICKY_CSC_CONV_ID_PRIO_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_CSC_CONV_ID_PORT_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_CSC_CONV_ID_PORT_STICKY    VTSS_BIT(10U)
#define VTSS_X_ANA_CL_CLASS_STICKY_CSC_CONV_ID_PORT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_DSCP_QOS_REWR_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_DSCP_QOS_REWR_STICKY    VTSS_BIT(9U)
#define VTSS_X_ANA_CL_CLASS_STICKY_DSCP_QOS_REWR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_DSCP_TRANSLATE_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_DSCP_TRANSLATE_STICKY    VTSS_BIT(8U)
#define VTSS_X_ANA_CL_CLASS_STICKY_DSCP_TRANSLATE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_VID_PORT_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_VID_PORT_STICKY    VTSS_BIT(7U)
#define VTSS_X_ANA_CL_CLASS_STICKY_VID_PORT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_VID_STACK_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_VID_STACK_STICKY    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_CLASS_STICKY_VID_STACK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_VID_TAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_VID_TAG_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_CLASS_STICKY_VID_TAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_QOS_PCP_DEI_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_QOS_PCP_DEI_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_CLASS_STICKY_QOS_PCP_DEI_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_QOS_DEFAULT_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_QOS_DEFAULT_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_CLASS_STICKY_QOS_DEFAULT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_QOS_DSCP_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_QOS_DSCP_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_CLASS_STICKY_QOS_DSCP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_QOS_STACK_TAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_QOS_STACK_TAG_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_CLASS_STICKY_QOS_STACK_TAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_CAT_STICKY  t_sz:1 ga:20898, gw:12, ra:6, gc:1, rc:1  */
#define VTSS_ANA_CL_CAT_STICKY    __REG(VTSS_TO_ANA_CL,20898U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_CAPTURE_TPID_DIS_STICKY(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_CAPTURE_TPID_DIS_STICKY    VTSS_BIT(20U)
#define VTSS_X_ANA_CL_CAT_STICKY_CAPTURE_TPID_DIS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_VSTAX2_TTL_ZERO_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_VSTAX2_TTL_ZERO_STICKY    VTSS_BIT(11U)
#define VTSS_X_ANA_CL_CAT_STICKY_VSTAX2_TTL_ZERO_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_VRAP_STICKY(x)  VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_VRAP_STICKY     VTSS_BIT(10U)
#define VTSS_X_ANA_CL_CAT_STICKY_VRAP_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_IGMP_STICKY(x)  VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_IGMP_STICKY     VTSS_BIT(9U)
#define VTSS_X_ANA_CL_CAT_STICKY_IGMP_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_AG_STICKY(x)    VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_AG_STICKY       VTSS_BIT(8U)
#define VTSS_X_ANA_CL_CAT_STICKY_AG_STICKY(x)    VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_BPDU_STICKY(x)  VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_BPDU_STICKY     VTSS_BIT(7U)
#define VTSS_X_ANA_CL_CAT_STICKY_BPDU_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_GXRP_STICKY(x)  VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_GXRP_STICKY     VTSS_BIT(6U)
#define VTSS_X_ANA_CL_CAT_STICKY_GXRP_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_IP6_MC_CTRL_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_IP6_MC_CTRL_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_CAT_STICKY_IP6_MC_CTRL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_IP4_MC_CTRL_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_IP4_MC_CTRL_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_CAT_STICKY_IP4_MC_CTRL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MLD_STICKY(x)   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MLD_STICKY      VTSS_BIT(3U)
#define VTSS_X_ANA_CL_CAT_STICKY_MLD_STICKY(x)   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_IP6_ICMP_HOP_BY_HOP_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_IP6_ICMP_HOP_BY_HOP_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_CAT_STICKY_IP6_ICMP_HOP_BY_HOP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_IP6_HOP_BY_HOP_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_IP6_HOP_BY_HOP_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_CAT_STICKY_IP6_HOP_BY_HOP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* ANA_CL_ADV_CL_MPLS_STICKY  t_sz:1 ga:20898, gw:12, ra:7, gc:1, rc:1  */
#define VTSS_ANA_CL_ADV_CL_MPLS_STICKY __REG(VTSS_TO_ANA_CL,20898U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_SEGMENT_OAM_STICKY(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_SEGMENT_OAM_STICKY    VTSS_BIT(27U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_SEGMENT_OAM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_RSVD_PROFILE_STICKY(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_RSVD_PROFILE_STICKY    VTSS_BIT(26U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_RSVD_PROFILE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_IP_PROFILE_STICKY(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_IP_PROFILE_STICKY    VTSS_BIT(25U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_IP_PROFILE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_IP_TRAFFIC_STICKY(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_IP_TRAFFIC_STICKY    VTSS_BIT(24U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_IP_TRAFFIC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_ERR_STICKY    VTSS_BIT(23U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_G8113_1_NON_OAM_STICKY(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_G8113_1_NON_OAM_STICKY    VTSS_BIT(22U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_G8113_1_NON_OAM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_DEF_OAM_STICKY(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_DEF_OAM_STICKY    VTSS_BIT(21U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_DEF_OAM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_MEP_OAM_STICKY(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_MEP_OAM_STICKY    VTSS_BIT(20U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_MEP_OAM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_POP_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_POP_ERR_STICKY    VTSS_BIT(19U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_POP_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_SWAP_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_SWAP_ERR_STICKY    VTSS_BIT(18U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_SWAP_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_RSV_XTR_STICKY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_RSV_XTR_STICKY    VTSS_BIT(17U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_RSV_XTR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_CW_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_CW_STICKY    VTSS_BIT(16U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_CW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_STICKY    VTSS_BIT(15U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_NO_HW_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_NO_HW_STICKY    VTSS_BIT(14U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_NO_HW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC1_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC1_STICKY    VTSS_BIT(13U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC1_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC2_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC2_STICKY    VTSS_BIT(12U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC2_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC3_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC3_STICKY    VTSS_BIT(11U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC3_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC4_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC4_STICKY    VTSS_BIT(10U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC4_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_LSP_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_LSP_STICKY    VTSS_BIT(9U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_LSP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_SEGMENT_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_SEGMENT_STICKY    VTSS_BIT(8U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_SEGMENT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC1_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC1_STICKY    VTSS_BIT(7U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC1_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC2_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC2_STICKY    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC2_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC3_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC3_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC3_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC4_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC4_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC4_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_ERR_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TOO_FEW_VLD_LABELS_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TOO_FEW_VLD_LABELS_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TOO_FEW_VLD_LABELS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_USE_TTL_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_USE_TTL_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_USE_TTL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_USE_TC_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_USE_TC_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_USE_TC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_ADV_CL_STICKY  t_sz:1 ga:20898, gw:12, ra:8, gc:1, rc:1  */
#define VTSS_ANA_CL_ADV_CL_STICKY __REG(VTSS_TO_ANA_CL,20898U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_MAX_W16_OFFSET_FAIL_STICKY(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_MAX_W16_OFFSET_FAIL_STICKY    VTSS_BIT(23U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_MAX_W16_OFFSET_FAIL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_VLAN_WAS_TAGGED_STICKY(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_VLAN_WAS_TAGGED_STICKY    VTSS_BIT(22U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_VLAN_WAS_TAGGED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_COSID_STICKY(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_COSID_STICKY    VTSS_BIT(21U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_COSID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_DSCP_STICKY(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_DSCP_STICKY    VTSS_BIT(20U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_DSCP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_QOS_STICKY(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_QOS_STICKY    VTSS_BIT(19U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_QOS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_DP_STICKY(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_DP_STICKY    VTSS_BIT(18U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_DP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_DEI_STICKY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_DEI_STICKY    VTSS_BIT(17U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_DEI_STICKY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_PCP_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_PCP_STICKY    VTSS_BIT(16U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_PCP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_XVID_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_XVID_STICKY    VTSS_BIT(15U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_XVID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_GVID_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_GVID_STICKY    VTSS_BIT(14U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_GVID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_VLAN_PUSHCNT_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_VLAN_PUSHCNT_STICKY    VTSS_BIT(13U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_VLAN_PUSHCNT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_VLAN_POPCNT_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_VLAN_POPCNT_STICKY    VTSS_BIT(12U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_VLAN_POPCNT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_TPID_SEL_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_TPID_SEL_STICKY    VTSS_BIT(11U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_TPID_SEL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_MAP_TBL_IDX0_UPDATED_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_MAP_TBL_IDX0_UPDATED_STICKY    VTSS_BIT(10U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_MAP_TBL_IDX0_UPDATED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_MAP_TBL_IDX1_UPDATED_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_MAP_TBL_IDX1_UPDATED_STICKY    VTSS_BIT(9U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_MAP_TBL_IDX1_UPDATED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_ISDX_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_ISDX_STICKY    VTSS_BIT(8U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_ISDX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_MASQ_INJ_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_MASQ_INJ_STICKY    VTSS_BIT(7U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_MASQ_INJ_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_GENERIC_IDX_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_GENERIC_IDX_STICKY    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_GENERIC_IDX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_KEY_TYPE_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_KEY_TYPE_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_KEY_TYPE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_TYPE_ETH_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_TYPE_ETH_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_TYPE_ETH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_TYPE_MPLS_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_TYPE_MPLS_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_TYPE_MPLS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_TYPE_CW_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_TYPE_CW_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_TYPE_CW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_NORMALIZE_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_NORMALIZE_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_NORMALIZE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_OFFSET_TOO_BIG_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_OFFSET_TOO_BIG_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_OFFSET_TOO_BIG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_MIP_STICKY  t_sz:1 ga:20898, gw:12, ra:9, gc:1, rc:1  */
#define VTSS_ANA_CL_MIP_STICKY    __REG(VTSS_TO_ANA_CL,20898U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MIP_MEL_CHK_FAIL_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MIP_MEL_CHK_FAIL_STICKY    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_MIP_STICKY_MIP_MEL_CHK_FAIL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MIP_LBM_DA_CHK_FAIL_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MIP_LBM_DA_CHK_FAIL_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_MIP_STICKY_MIP_LBM_DA_CHK_FAIL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MIP_GENERIC_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MIP_GENERIC_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_MIP_STICKY_MIP_GENERIC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MIP_RAPS_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MIP_RAPS_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_MIP_STICKY_MIP_RAPS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MIP_LTM_REDIR_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MIP_LTM_REDIR_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_MIP_STICKY_MIP_LTM_REDIR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MIP_LBM_REDIR_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MIP_LBM_REDIR_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_MIP_STICKY_MIP_LBM_REDIR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MIP_CCM_COPY_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MIP_CCM_COPY_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_MIP_STICKY_MIP_CCM_COPY_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_IP_HDR_CHK_STICKY  t_sz:1 ga:20898, gw:12, ra:10, gc:1, rc:1  */
#define VTSS_ANA_CL_IP_HDR_CHK_STICKY __REG(VTSS_TO_ANA_CL,20898U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_ANA_CL_IP_HDR_CHK_STICKY_IP_OPTIONS_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_IP_HDR_CHK_STICKY_IP_OPTIONS_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_IP_HDR_CHK_STICKY_IP_OPTIONS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_IP_HDR_CHK_STICKY_IP4_FRAGMENT_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_IP_HDR_CHK_STICKY_IP4_FRAGMENT_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_IP_HDR_CHK_STICKY_IP4_FRAGMENT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_IP_HDR_CHK_STICKY_IP4_LEN_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_IP_HDR_CHK_STICKY_IP4_LEN_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_IP_HDR_CHK_STICKY_IP4_LEN_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_IP_HDR_CHK_STICKY_IP4_CHKSUM_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_IP_HDR_CHK_STICKY_IP4_CHKSUM_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_IP_HDR_CHK_STICKY_IP4_CHKSUM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_GRE_HDR_CHK_STICKY  t_sz:1 ga:20898, gw:12, ra:11, gc:1, rc:1  */
#define VTSS_ANA_CL_GRE_HDR_CHK_STICKY __REG(VTSS_TO_ANA_CL,20898U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_ANA_CL_GRE_HDR_CHK_STICKY_GRE_CHKSUM_VLD_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_GRE_HDR_CHK_STICKY_GRE_CHKSUM_VLD_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_GRE_HDR_CHK_STICKY_GRE_CHKSUM_VLD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_GRE_HDR_CHK_STICKY_GRE_CHKSUM_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_GRE_HDR_CHK_STICKY_GRE_CHKSUM_ERR_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_GRE_HDR_CHK_STICKY_GRE_CHKSUM_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_FILTER_STICKY_MASK  t_sz:1 ga:20910, gw:10, ra:0, gc:4, rc:1  */
#define VTSS_ANA_CL_FILTER_STICKY_MASK(gi) __REG(VTSS_TO_ANA_CL,20910U,gi,10U,0U,0U,4U,1U)

#define VTSS_F_ANA_CL_FILTER_STICKY_MASK_STACKING_FILTER_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_FILTER_STICKY_MASK_STACKING_FILTER_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_FILTER_STICKY_MASK_STACKING_FILTER_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_FILTER_STICKY_MASK_BAD_MACS_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_FILTER_STICKY_MASK_BAD_MACS_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_FILTER_STICKY_MASK_BAD_MACS_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_VLAN_FILTER_STICKY_MASK  t_sz:1 ga:20910, gw:10, ra:1, gc:4, rc:3  */
#define VTSS_ANA_CL_VLAN_FILTER_STICKY_MASK(gi,ri) __REG(VTSS_TO_ANA_CL,20910U,gi,10U,ri,1U,4U,3U)

#define VTSS_F_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_REQUIRED_TAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_REQUIRED_TAG_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_REQUIRED_TAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_PRIO_CTAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_PRIO_CTAG_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_PRIO_CTAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_CTAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_CTAG_STICKY_MASK    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_CTAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_PRIO_STAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_PRIO_STAG_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_PRIO_STAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_STAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_STAG_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_STAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_ETAG_FILTER_STICKY_MASK  t_sz:1 ga:20910, gw:10, ra:4, gc:4, rc:1  */
#define VTSS_ANA_CL_ETAG_FILTER_STICKY_MASK(gi) __REG(VTSS_TO_ANA_CL,20910U,gi,10U,0U,4U,4U,1U)

#define VTSS_F_ANA_CL_ETAG_FILTER_STICKY_MASK_FILTER_REQUIRED_ETAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_ETAG_FILTER_STICKY_MASK_FILTER_REQUIRED_ETAG_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_ETAG_FILTER_STICKY_MASK_FILTER_REQUIRED_ETAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_ETAG_FILTER_STICKY_MASK_FILTER_ETAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_ETAG_FILTER_STICKY_MASK_FILTER_ETAG_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_ETAG_FILTER_STICKY_MASK_FILTER_ETAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_CLASS_STICKY_MASK  t_sz:1 ga:20910, gw:10, ra:5, gc:4, rc:1  */
#define VTSS_ANA_CL_CLASS_STICKY_MASK(gi) __REG(VTSS_TO_ANA_CL,20910U,gi,10U,0U,5U,4U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_CSC_FILTER_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_CSC_FILTER_STICKY_MASK    VTSS_BIT(14U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_CSC_FILTER_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_TAG_INVLD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_TAG_INVLD_STICKY_MASK    VTSS_BIT(13U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_TAG_INVLD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_TAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_TAG_STICKY_MASK    VTSS_BIT(12U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_TAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_PRIO_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_PRIO_STICKY_MASK    VTSS_BIT(11U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_PRIO_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_PORT_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_PORT_STICKY_MASK    VTSS_BIT(10U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_PORT_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_DSCP_QOS_REWR_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_DSCP_QOS_REWR_STICKY_MASK    VTSS_BIT(9U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_DSCP_QOS_REWR_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_DSCP_TRANSLATE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_DSCP_TRANSLATE_STICKY_MASK    VTSS_BIT(8U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_DSCP_TRANSLATE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_VID_PORT_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_VID_PORT_STICKY_MASK    VTSS_BIT(7U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_VID_PORT_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_VID_STACK_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_VID_STACK_STICKY_MASK    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_VID_STACK_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_VID_TAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_VID_TAG_STICKY_MASK    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_VID_TAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_QOS_PCP_DEI_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_QOS_PCP_DEI_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_QOS_PCP_DEI_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_QOS_DEFAULT_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_QOS_DEFAULT_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_QOS_DEFAULT_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_QOS_DSCP_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_QOS_DSCP_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_QOS_DSCP_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_QOS_STACK_TAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_QOS_STACK_TAG_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_QOS_STACK_TAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_CAT_STICKY_MASK  t_sz:1 ga:20910, gw:10, ra:6, gc:4, rc:1  */
#define VTSS_ANA_CL_CAT_STICKY_MASK(gi) __REG(VTSS_TO_ANA_CL,20910U,gi,10U,0U,6U,4U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_CAPTURE_TPID_DIS_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_CAPTURE_TPID_DIS_STICKY_MASK    VTSS_BIT(20U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_CAPTURE_TPID_DIS_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_VSTAX2_TTL_ZERO_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_VSTAX2_TTL_ZERO_STICKY_MASK    VTSS_BIT(11U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_VSTAX2_TTL_ZERO_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_VRAP_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_VRAP_STICKY_MASK    VTSS_BIT(10U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_VRAP_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_IGMP_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_IGMP_STICKY_MASK    VTSS_BIT(9U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_IGMP_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_AG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_AG_STICKY_MASK    VTSS_BIT(8U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_AG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_BPDU_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_BPDU_STICKY_MASK    VTSS_BIT(7U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_BPDU_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_GXRP_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_GXRP_STICKY_MASK    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_GXRP_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_IP6_MC_CTRL_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_IP6_MC_CTRL_STICKY_MASK    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_IP6_MC_CTRL_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_IP4_MC_CTRL_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_IP4_MC_CTRL_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_IP4_MC_CTRL_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_MLD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_MLD_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_MLD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_IP6_ICMP_HOP_BY_HOP_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_IP6_ICMP_HOP_BY_HOP_STICKY_MASK    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_IP6_ICMP_HOP_BY_HOP_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_IP6_HOP_BY_HOP_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_IP6_HOP_BY_HOP_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_IP6_HOP_BY_HOP_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* ANA_CL_MIP_STICKY_MASK  t_sz:1 ga:20910, gw:10, ra:7, gc:4, rc:1  */
#define VTSS_ANA_CL_MIP_STICKY_MASK(gi) __REG(VTSS_TO_ANA_CL,20910U,gi,10U,0U,7U,4U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MASK_MIP_MEL_CHK_FAIL_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MASK_MIP_MEL_CHK_FAIL_STICKY_MASK    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_MIP_STICKY_MASK_MIP_MEL_CHK_FAIL_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MASK_MIP_LBM_DA_CHK_FAIL_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MASK_MIP_LBM_DA_CHK_FAIL_STICKY_MASK    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_MIP_STICKY_MASK_MIP_LBM_DA_CHK_FAIL_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MASK_MIP_GENERIC_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MASK_MIP_GENERIC_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_MIP_STICKY_MASK_MIP_GENERIC_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MASK_MIP_RAPS_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MASK_MIP_RAPS_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_MIP_STICKY_MASK_MIP_RAPS_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MASK_MIP_LTM_REDIR_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MASK_MIP_LTM_REDIR_STICKY_MASK    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_MIP_STICKY_MASK_MIP_LTM_REDIR_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MASK_MIP_LBM_REDIR_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MASK_MIP_LBM_REDIR_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_MIP_STICKY_MASK_MIP_LBM_REDIR_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MASK_MIP_CCM_COPY_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MASK_MIP_CCM_COPY_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_MIP_STICKY_MASK_MIP_CCM_COPY_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_IP_HDR_CHK_STICKY_MASK  t_sz:1 ga:20910, gw:10, ra:8, gc:4, rc:1  */
#define VTSS_ANA_CL_IP_HDR_CHK_STICKY_MASK(gi) __REG(VTSS_TO_ANA_CL,20910U,gi,10U,0U,8U,4U,1U)

#define VTSS_F_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP_OPTIONS_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP_OPTIONS_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP_OPTIONS_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP4_FRAGMENT_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP4_FRAGMENT_STICKY_MASK    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP4_FRAGMENT_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP4_LEN_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP4_LEN_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP4_LEN_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP4_CHKSUM_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP4_CHKSUM_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP4_CHKSUM_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_GRE_HDR_CHK_STICKY_MASK  t_sz:1 ga:20910, gw:10, ra:9, gc:4, rc:1  */
#define VTSS_ANA_CL_GRE_HDR_CHK_STICKY_MASK(gi) __REG(VTSS_TO_ANA_CL,20910U,gi,10U,0U,9U,4U,1U)

#define VTSS_F_ANA_CL_GRE_HDR_CHK_STICKY_MASK_GRE_CHKSUM_VLD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_GRE_HDR_CHK_STICKY_MASK_GRE_CHKSUM_VLD_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_GRE_HDR_CHK_STICKY_MASK_GRE_CHKSUM_VLD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_GRE_HDR_CHK_STICKY_MASK_GRE_CHKSUM_ERR_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_GRE_HDR_CHK_STICKY_MASK_GRE_CHKSUM_ERR_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_GRE_HDR_CHK_STICKY_MASK_GRE_CHKSUM_ERR_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_FWD_CFG  t_sz:1 ga:140482, gw:178, ra:0, gc:1, rc:1  */
#define VTSS_ANA_L2_FWD_CFG       __REG(VTSS_TO_ANA_L2,140482U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_L2_FWD_CFG_MAC_TBL_SPLIT_SEL(x) VTSS_ENCODE_BITFIELD(x,20U,2U)
#define VTSS_M_ANA_L2_FWD_CFG_MAC_TBL_SPLIT_SEL    VTSS_ENCODE_BITMASK(20U,2U)
#define VTSS_X_ANA_L2_FWD_CFG_MAC_TBL_SPLIT_SEL(x) VTSS_EXTRACT_BITFIELD(x,20U,2U)

#define VTSS_F_ANA_L2_FWD_CFG_PORT_DEFAULT_BDLB_ENA(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_L2_FWD_CFG_PORT_DEFAULT_BDLB_ENA    VTSS_BIT(18U)
#define VTSS_X_ANA_L2_FWD_CFG_PORT_DEFAULT_BDLB_ENA(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_L2_FWD_CFG_QUEUE_DEFAULT_SDLB_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L2_FWD_CFG_QUEUE_DEFAULT_SDLB_ENA    VTSS_BIT(17U)
#define VTSS_X_ANA_L2_FWD_CFG_QUEUE_DEFAULT_SDLB_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L2_FWD_CFG_ISDX_LOOKUP_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L2_FWD_CFG_ISDX_LOOKUP_ENA    VTSS_BIT(16U)
#define VTSS_X_ANA_L2_FWD_CFG_ISDX_LOOKUP_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L2_FWD_CFG_CPU_DMAC_QU(x)     VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_ANA_L2_FWD_CFG_CPU_DMAC_QU        VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_ANA_L2_FWD_CFG_CPU_DMAC_QU(x)     VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_ANA_L2_FWD_CFG_LOOPBACK_ENA(x)    VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L2_FWD_CFG_LOOPBACK_ENA       VTSS_BIT(7U)
#define VTSS_X_ANA_L2_FWD_CFG_LOOPBACK_ENA(x)    VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L2_FWD_CFG_CPU_DMAC_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L2_FWD_CFG_CPU_DMAC_COPY_ENA    VTSS_BIT(6U)
#define VTSS_X_ANA_L2_FWD_CFG_CPU_DMAC_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L2_FWD_CFG_FILTER_MODE_SEL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L2_FWD_CFG_FILTER_MODE_SEL    VTSS_BIT(4U)
#define VTSS_X_ANA_L2_FWD_CFG_FILTER_MODE_SEL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L2_FWD_CFG_FLOOD_MIRROR_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L2_FWD_CFG_FLOOD_MIRROR_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_L2_FWD_CFG_FLOOD_MIRROR_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L2_FWD_CFG_FLOOD_IGNORE_VLAN_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L2_FWD_CFG_FLOOD_IGNORE_VLAN_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_L2_FWD_CFG_FLOOD_IGNORE_VLAN_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L2_FWD_CFG_FLOOD_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L2_FWD_CFG_FLOOD_CPU_COPY_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_L2_FWD_CFG_FLOOD_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L2_FWD_CFG_FWD_ENA(x)         VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_FWD_CFG_FWD_ENA            VTSS_BIT(0U)
#define VTSS_X_ANA_L2_FWD_CFG_FWD_ENA(x)         VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_LRN_CFG  t_sz:1 ga:140482, gw:178, ra:1, gc:1, rc:1  */
#define VTSS_ANA_L2_LRN_CFG       __REG(VTSS_TO_ANA_L2,140482U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_SEC_REDIR_ENA(x)   VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_SEC_REDIR_ENA      VTSS_BIT(26U)
#define VTSS_X_ANA_L2_LRN_CFG_SEC_REDIR_ENA(x)   VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_VSTAX_LRN_SKIP_ENA(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_VSTAX_LRN_SKIP_ENA    VTSS_BIT(25U)
#define VTSS_X_ANA_L2_LRN_CFG_VSTAX_LRN_SKIP_ENA(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_IGNORE_MCIDX_PORTMOVE_ENA(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_IGNORE_MCIDX_PORTMOVE_ENA    VTSS_BIT(24U)
#define VTSS_X_ANA_L2_LRN_CFG_IGNORE_MCIDX_PORTMOVE_ENA(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_CPU_FID_LIMIT_QU(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_ANA_L2_LRN_CFG_CPU_FID_LIMIT_QU    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_ANA_L2_LRN_CFG_CPU_FID_LIMIT_QU(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_ANA_L2_LRN_CFG_CPU_ISDX_LIMIT_QU(x) VTSS_ENCODE_BITFIELD(x,7U,3U)
#define VTSS_M_ANA_L2_LRN_CFG_CPU_ISDX_LIMIT_QU    VTSS_ENCODE_BITMASK(7U,3U)
#define VTSS_X_ANA_L2_LRN_CFG_CPU_ISDX_LIMIT_QU(x) VTSS_EXTRACT_BITFIELD(x,7U,3U)

#define VTSS_F_ANA_L2_LRN_CFG_AGED_BEFORE_NONAGED(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_AGED_BEFORE_NONAGED    VTSS_BIT(18U)
#define VTSS_X_ANA_L2_LRN_CFG_AGED_BEFORE_NONAGED(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_AGE_SIZE(x)        VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_AGE_SIZE           VTSS_BIT(17U)
#define VTSS_X_ANA_L2_LRN_CFG_AGE_SIZE(x)        VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_VSTAX_BASIC_LRN_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_VSTAX_BASIC_LRN_MODE_ENA    VTSS_BIT(16U)
#define VTSS_X_ANA_L2_LRN_CFG_VSTAX_BASIC_LRN_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_LRN_MOVE_CAM_ENTRY_BACK(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_LRN_MOVE_CAM_ENTRY_BACK    VTSS_BIT(15U)
#define VTSS_X_ANA_L2_LRN_CFG_LRN_MOVE_CAM_ENTRY_BACK(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_AUTO_LRN_USE_MAC_CAM_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_AUTO_LRN_USE_MAC_CAM_ENA    VTSS_BIT(14U)
#define VTSS_X_ANA_L2_LRN_CFG_AUTO_LRN_USE_MAC_CAM_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_AUTO_LRN_REPLACE_DIS(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_AUTO_LRN_REPLACE_DIS    VTSS_BIT(13U)
#define VTSS_X_ANA_L2_LRN_CFG_AUTO_LRN_REPLACE_DIS(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_CPU_LRN_USE_MAC_CAM_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_CPU_LRN_USE_MAC_CAM_ENA    VTSS_BIT(12U)
#define VTSS_X_ANA_L2_LRN_CFG_CPU_LRN_USE_MAC_CAM_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_CPU_LRN_QU(x)      VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_ANA_L2_LRN_CFG_CPU_LRN_QU         VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_ANA_L2_LRN_CFG_CPU_LRN_QU(x)      VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_ANA_L2_LRN_CFG_AGE_LOCKED_ENA(x)  VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_AGE_LOCKED_ENA     VTSS_BIT(3U)
#define VTSS_X_ANA_L2_LRN_CFG_AGE_LOCKED_ENA(x)  VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_LOCKED_PORTMOVE_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_LOCKED_PORTMOVE_COPY_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_L2_LRN_CFG_LOCKED_PORTMOVE_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_LOCKED_PORTMOVE_DETECT_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_LOCKED_PORTMOVE_DETECT_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_L2_LRN_CFG_LOCKED_PORTMOVE_DETECT_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_CPU_SMAC_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_CPU_SMAC_COPY_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L2_LRN_CFG_CPU_SMAC_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_FILTER_OTHER_CTRL  t_sz:1 ga:140482, gw:178, ra:2, gc:1, rc:1  */
#define VTSS_ANA_L2_FILTER_OTHER_CTRL __REG(VTSS_TO_ANA_L2,140482U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_ANA_L2_FILTER_OTHER_CTRL_FILTER_REMOTE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_FILTER_OTHER_CTRL_FILTER_REMOTE_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L2_FILTER_OTHER_CTRL_FILTER_REMOTE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_FILTER_LOCAL_CTRL  t_sz:1 ga:140482, gw:178, ra:3, gc:1, rc:1  */
#define VTSS_ANA_L2_FILTER_LOCAL_CTRL __REG(VTSS_TO_ANA_L2,140482U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_ANA_L2_FILTER_LOCAL_CTRL_FILTER_FRONTPORT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_ANA_L2_FILTER_LOCAL_CTRL_FILTER_FRONTPORT_ENA    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_ANA_L2_FILTER_LOCAL_CTRL_FILTER_FRONTPORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* ANA_L2_AUTO_LRN_CFG  t_sz:1 ga:140482, gw:178, ra:6, gc:1, rc:1  */
#define VTSS_ANA_L2_AUTO_LRN_CFG  __REG(VTSS_TO_ANA_L2,140482U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_ANA_L2_AUTO_LRN_CFG_AUTO_LRN_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_ANA_L2_AUTO_LRN_CFG_AUTO_LRN_ENA    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_ANA_L2_AUTO_LRN_CFG_AUTO_LRN_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* ANA_L2_LRN_SECUR_CFG  t_sz:1 ga:140482, gw:178, ra:9, gc:1, rc:1  */
#define VTSS_ANA_L2_LRN_SECUR_CFG __REG(VTSS_TO_ANA_L2,140482U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_ANA_L2_LRN_SECUR_CFG_DROP_UNKNOWN_SRC_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_ANA_L2_LRN_SECUR_CFG_DROP_UNKNOWN_SRC_ENA    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_ANA_L2_LRN_SECUR_CFG_DROP_UNKNOWN_SRC_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* ANA_L2_LRN_SECUR_LOCKED_CFG  t_sz:1 ga:140482, gw:178, ra:12, gc:1, rc:1  */
#define VTSS_ANA_L2_LRN_SECUR_LOCKED_CFG __REG(VTSS_TO_ANA_L2,140482U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_ANA_L2_LRN_SECUR_LOCKED_CFG_DROP_MOVED_LOCKED_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_ANA_L2_LRN_SECUR_LOCKED_CFG_DROP_MOVED_LOCKED_ENA    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_ANA_L2_LRN_SECUR_LOCKED_CFG_DROP_MOVED_LOCKED_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* ANA_L2_LRN_COPY_CFG  t_sz:1 ga:140482, gw:178, ra:15, gc:1, rc:1  */
#define VTSS_ANA_L2_LRN_COPY_CFG  __REG(VTSS_TO_ANA_L2,140482U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_ANA_L2_LRN_COPY_CFG_CPU_LRN_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_ANA_L2_LRN_COPY_CFG_CPU_LRN_COPY_ENA    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_ANA_L2_LRN_COPY_CFG_CPU_LRN_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* ANA_L2_PORT_DLB_CFG  t_sz:1 ga:140482, gw:178, ra:18, gc:1, rc:30  */
#define VTSS_ANA_L2_PORT_DLB_CFG(ri) __REG(VTSS_TO_ANA_L2,140482U,0U,0U,ri,18U,1U,30U)

#define VTSS_F_ANA_L2_PORT_DLB_CFG_QUEUE_DLB_IDX(x) VTSS_ENCODE_BITFIELD(x,10U,9U)
#define VTSS_M_ANA_L2_PORT_DLB_CFG_QUEUE_DLB_IDX    VTSS_ENCODE_BITMASK(10U,9U)
#define VTSS_X_ANA_L2_PORT_DLB_CFG_QUEUE_DLB_IDX(x) VTSS_EXTRACT_BITFIELD(x,10U,9U)

#define VTSS_F_ANA_L2_PORT_DLB_CFG_PORT_DLB_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_ANA_L2_PORT_DLB_CFG_PORT_DLB_IDX    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_ANA_L2_PORT_DLB_CFG_PORT_DLB_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* ANA_L2_PORT_ISDX_LIMIT_CFG  t_sz:1 ga:140482, gw:178, ra:83, gc:1, rc:30  */
#define VTSS_ANA_L2_PORT_ISDX_LIMIT_CFG(ri) __REG(VTSS_TO_ANA_L2,140482U,0U,0U,ri,83U,1U,30U)

#define VTSS_F_ANA_L2_PORT_ISDX_LIMIT_CFG_PORT_ISDX_LIMIT_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_L2_PORT_ISDX_LIMIT_CFG_PORT_ISDX_LIMIT_IDX    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_L2_PORT_ISDX_LIMIT_CFG_PORT_ISDX_LIMIT_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_L2_SCAN_FID_CTRL  t_sz:1 ga:140482, gw:178, ra:148, gc:1, rc:1  */
#define VTSS_ANA_L2_SCAN_FID_CTRL __REG(VTSS_TO_ANA_L2,140482U,0U,0U,0U,148U,1U,1U)

#define VTSS_F_ANA_L2_SCAN_FID_CTRL_SCAN_FID_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_SCAN_FID_CTRL_SCAN_FID_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L2_SCAN_FID_CTRL_SCAN_FID_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_SCAN_FID_CFG  t_sz:1 ga:140482, gw:178, ra:149, gc:1, rc:16  */
#define VTSS_ANA_L2_SCAN_FID_CFG(ri) __REG(VTSS_TO_ANA_L2,140482U,0U,0U,ri,149U,1U,16U)

#define VTSS_F_ANA_L2_SCAN_FID_CFG_SCAN_FID_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_ANA_L2_SCAN_FID_CFG_SCAN_FID_VAL    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_ANA_L2_SCAN_FID_CFG_SCAN_FID_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* ANA_L2_MOVELOG_STICKY  t_sz:1 ga:140482, gw:178, ra:165, gc:1, rc:1  */
#define VTSS_ANA_L2_MOVELOG_STICKY __REG(VTSS_TO_ANA_L2,140482U,0U,0U,0U,165U,1U,1U)

#define VTSS_F_ANA_L2_MOVELOG_STICKY_PORTMOVE_LOG_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_ANA_L2_MOVELOG_STICKY_PORTMOVE_LOG_STICKY    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_ANA_L2_MOVELOG_STICKY_PORTMOVE_LOG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* ANA_L2_OWN_UPSID  t_sz:1 ga:140482, gw:178, ra:168, gc:1, rc:1  */
#define VTSS_ANA_L2_OWN_UPSID     __REG(VTSS_TO_ANA_L2,140482U,0U,0U,0U,168U,1U,1U)

#define VTSS_F_ANA_L2_OWN_UPSID_OWN_UPSID(x)     VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_ANA_L2_OWN_UPSID_OWN_UPSID        VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_ANA_L2_OWN_UPSID_OWN_UPSID(x)     VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* ANA_L2_VSTAX_CTRL  t_sz:1 ga:140482, gw:178, ra:171, gc:1, rc:1  */
#define VTSS_ANA_L2_VSTAX_CTRL    __REG(VTSS_TO_ANA_L2,140482U,0U,0U,0U,171U,1U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_NXT_LRN_ALL_RT_ACL_ENA(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_NXT_LRN_ALL_RT_ACL_ENA    VTSS_BIT(25U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_NXT_LRN_ALL_RT_ACL_ENA(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_ACL_RT_ENA(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_ACL_RT_ENA    VTSS_BIT(24U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_ACL_RT_ENA(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_CPU_VSTAX_QU(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_CPU_VSTAX_QU    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_CPU_VSTAX_QU(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_UNEXP_DST_PORT_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_UNEXP_DST_PORT_ENA    VTSS_BIT(11U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_UNEXP_DST_PORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_NXT_LRN_ALL_FRONT_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_NXT_LRN_ALL_FRONT_ENA    VTSS_BIT(10U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_NXT_LRN_ALL_FRONT_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_REFRESH_STACK_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_REFRESH_STACK_ENA    VTSS_BIT(9U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_REFRESH_STACK_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_REFRESH_FRONT_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_REFRESH_FRONT_ENA    VTSS_BIT(8U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_REFRESH_FRONT_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_MOVE_STACK_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_MOVE_STACK_ENA    VTSS_BIT(7U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_MOVE_STACK_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_NEW_STACK_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_NEW_STACK_ENA    VTSS_BIT(6U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_NEW_STACK_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_MOVE_FRONT_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_MOVE_FRONT_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_MOVE_FRONT_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_NEW_FRONT_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_NEW_FRONT_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_NEW_FRONT_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_UNEXP_FLOOD_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_UNEXP_FLOOD_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_UNEXP_FLOOD_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_REFRESH_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_REFRESH_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_REFRESH_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_MOVE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_MOVE_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_MOVE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_NEW_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_NEW_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_NEW_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_INTR  t_sz:1 ga:140482, gw:178, ra:172, gc:1, rc:1  */
#define VTSS_ANA_L2_INTR          __REG(VTSS_TO_ANA_L2,140482U,0U,0U,0U,172U,1U,1U)

#define VTSS_F_ANA_L2_INTR_CHANGE2SW_INTR(x)     VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L2_INTR_CHANGE2SW_INTR        VTSS_BIT(7U)
#define VTSS_X_ANA_L2_INTR_CHANGE2SW_INTR(x)     VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L2_INTR_IP6PFX_VCAP_INTR(x)   VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L2_INTR_IP6PFX_VCAP_INTR      VTSS_BIT(6U)
#define VTSS_X_ANA_L2_INTR_IP6PFX_VCAP_INTR(x)   VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L2_INTR_SUPER_VCAP_INTR(x)    VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L2_INTR_SUPER_VCAP_INTR       VTSS_BIT(5U)
#define VTSS_X_ANA_L2_INTR_SUPER_VCAP_INTR(x)    VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L2_INTR_LRN_ACCESS_COMPLETE_INTR(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L2_INTR_LRN_ACCESS_COMPLETE_INTR    VTSS_BIT(4U)
#define VTSS_X_ANA_L2_INTR_LRN_ACCESS_COMPLETE_INTR(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L2_INTR_VCAP_S2_INTR(x)       VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L2_INTR_VCAP_S2_INTR          VTSS_BIT(3U)
#define VTSS_X_ANA_L2_INTR_VCAP_S2_INTR(x)       VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L2_INTR_PORT_LRN_LIMIT_INTR(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L2_INTR_PORT_LRN_LIMIT_INTR    VTSS_BIT(2U)
#define VTSS_X_ANA_L2_INTR_PORT_LRN_LIMIT_INTR(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L2_INTR_FID_LIMIT_INTR(x)     VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L2_INTR_FID_LIMIT_INTR        VTSS_BIT(1U)
#define VTSS_X_ANA_L2_INTR_FID_LIMIT_INTR(x)     VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L2_INTR_ISDX_LIMIT_INTR(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_INTR_ISDX_LIMIT_INTR       VTSS_BIT(0U)
#define VTSS_X_ANA_L2_INTR_ISDX_LIMIT_INTR(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_INTR_ENA  t_sz:1 ga:140482, gw:178, ra:173, gc:1, rc:1  */
#define VTSS_ANA_L2_INTR_ENA      __REG(VTSS_TO_ANA_L2,140482U,0U,0U,0U,173U,1U,1U)

#define VTSS_F_ANA_L2_INTR_ENA_CHANGE2SW_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L2_INTR_ENA_CHANGE2SW_INTR_ENA    VTSS_BIT(7U)
#define VTSS_X_ANA_L2_INTR_ENA_CHANGE2SW_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L2_INTR_ENA_IP6PFX_VCAP_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L2_INTR_ENA_IP6PFX_VCAP_INTR_ENA    VTSS_BIT(6U)
#define VTSS_X_ANA_L2_INTR_ENA_IP6PFX_VCAP_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L2_INTR_ENA_SUPER_VCAP_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L2_INTR_ENA_SUPER_VCAP_INTR_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_L2_INTR_ENA_SUPER_VCAP_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L2_INTR_ENA_LRN_ACCESS_COMPLETE_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L2_INTR_ENA_LRN_ACCESS_COMPLETE_INTR_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_L2_INTR_ENA_LRN_ACCESS_COMPLETE_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L2_INTR_ENA_VCAP_S2_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L2_INTR_ENA_VCAP_S2_INTR_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_L2_INTR_ENA_VCAP_S2_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L2_INTR_ENA_PORT_LRN_LIMIT_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L2_INTR_ENA_PORT_LRN_LIMIT_INTR_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_L2_INTR_ENA_PORT_LRN_LIMIT_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L2_INTR_ENA_FID_LIMIT_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L2_INTR_ENA_FID_LIMIT_INTR_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_L2_INTR_ENA_FID_LIMIT_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L2_INTR_ENA_ISDX_LIMIT_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_INTR_ENA_ISDX_LIMIT_INTR_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L2_INTR_ENA_ISDX_LIMIT_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_INTR_IDENT  t_sz:1 ga:140482, gw:178, ra:174, gc:1, rc:1  */
#define VTSS_ANA_L2_INTR_IDENT    __REG(VTSS_TO_ANA_L2,140482U,0U,0U,0U,174U,1U,1U)

#define VTSS_F_ANA_L2_INTR_IDENT_CHANGE2SW_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L2_INTR_IDENT_CHANGE2SW_INTR_IDENT    VTSS_BIT(7U)
#define VTSS_X_ANA_L2_INTR_IDENT_CHANGE2SW_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L2_INTR_IDENT_IP6PFX_VCAP_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L2_INTR_IDENT_IP6PFX_VCAP_INTR_IDENT    VTSS_BIT(6U)
#define VTSS_X_ANA_L2_INTR_IDENT_IP6PFX_VCAP_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L2_INTR_IDENT_SUPER_VCAP_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L2_INTR_IDENT_SUPER_VCAP_INTR_IDENT    VTSS_BIT(5U)
#define VTSS_X_ANA_L2_INTR_IDENT_SUPER_VCAP_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L2_INTR_IDENT_LRN_ACCESS_COMPLETE_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L2_INTR_IDENT_LRN_ACCESS_COMPLETE_INTR_IDENT    VTSS_BIT(4U)
#define VTSS_X_ANA_L2_INTR_IDENT_LRN_ACCESS_COMPLETE_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L2_INTR_IDENT_VCAP_S2_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L2_INTR_IDENT_VCAP_S2_INTR_IDENT    VTSS_BIT(3U)
#define VTSS_X_ANA_L2_INTR_IDENT_VCAP_S2_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L2_INTR_IDENT_PORT_LRN_LIMIT_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L2_INTR_IDENT_PORT_LRN_LIMIT_INTR_IDENT    VTSS_BIT(2U)
#define VTSS_X_ANA_L2_INTR_IDENT_PORT_LRN_LIMIT_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L2_INTR_IDENT_FID_LIMIT_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L2_INTR_IDENT_FID_LIMIT_INTR_IDENT    VTSS_BIT(1U)
#define VTSS_X_ANA_L2_INTR_IDENT_FID_LIMIT_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L2_INTR_IDENT_ISDX_LIMIT_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_INTR_IDENT_ISDX_LIMIT_INTR_IDENT    VTSS_BIT(0U)
#define VTSS_X_ANA_L2_INTR_IDENT_ISDX_LIMIT_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_LRN_SECUR_LOCKED_COPY_CFG  t_sz:1 ga:140482, gw:178, ra:175, gc:1, rc:1  */
#define VTSS_ANA_L2_LRN_SECUR_LOCKED_COPY_CFG __REG(VTSS_TO_ANA_L2,140482U,0U,0U,0U,175U,1U,1U)

#define VTSS_F_ANA_L2_LRN_SECUR_LOCKED_COPY_CFG_COPY_MOVED_LOCKED_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_ANA_L2_LRN_SECUR_LOCKED_COPY_CFG_COPY_MOVED_LOCKED_ENA    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_ANA_L2_LRN_SECUR_LOCKED_COPY_CFG_COPY_MOVED_LOCKED_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* ANA_L2_FID_LIMIT_STATUS  t_sz:1 ga:131072, gw:2, ra:0, gc:4608, rc:1  */
#define VTSS_ANA_L2_FID_LIMIT_STATUS(gi) __REG(VTSS_TO_ANA_L2,131072U,gi,2U,0U,0U,4608U,1U)

#define VTSS_F_ANA_L2_FID_LIMIT_STATUS_FID_LRN_LIMIT_EXCEEDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L2_FID_LIMIT_STATUS_FID_LRN_LIMIT_EXCEEDED_STICKY    VTSS_BIT(16U)
#define VTSS_X_ANA_L2_FID_LIMIT_STATUS_FID_LRN_LIMIT_EXCEEDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L2_FID_LIMIT_STATUS_FID_LRN_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_L2_FID_LIMIT_STATUS_FID_LRN_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_L2_FID_LIMIT_STATUS_FID_LRN_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_L2_FID_LIMIT_CTRL  t_sz:1 ga:131072, gw:2, ra:1, gc:4608, rc:1  */
#define VTSS_ANA_L2_FID_LIMIT_CTRL(gi) __REG(VTSS_TO_ANA_L2,131072U,gi,2U,0U,1U,4608U,1U)

#define VTSS_F_ANA_L2_FID_LIMIT_CTRL_FID_LIMIT_EXCEED_IRQ_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L2_FID_LIMIT_CTRL_FID_LIMIT_EXCEED_IRQ_ENA    VTSS_BIT(17U)
#define VTSS_X_ANA_L2_FID_LIMIT_CTRL_FID_LIMIT_EXCEED_IRQ_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L2_FID_LIMIT_CTRL_FID_LIMIT_EXCEED_SEL(x) VTSS_ENCODE_BITFIELD(x,15U,2U)
#define VTSS_M_ANA_L2_FID_LIMIT_CTRL_FID_LIMIT_EXCEED_SEL    VTSS_ENCODE_BITMASK(15U,2U)
#define VTSS_X_ANA_L2_FID_LIMIT_CTRL_FID_LIMIT_EXCEED_SEL(x) VTSS_EXTRACT_BITFIELD(x,15U,2U)

#define VTSS_F_ANA_L2_FID_LIMIT_CTRL_FID_LRN_CNT_LIMIT(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_ANA_L2_FID_LIMIT_CTRL_FID_LRN_CNT_LIMIT    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_ANA_L2_FID_LIMIT_CTRL_FID_LRN_CNT_LIMIT(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* ANA_L2_ISDX_LIMIT_STATUS  t_sz:1 ga:143360, gw:2, ra:0, gc:256, rc:1  */
#define VTSS_ANA_L2_ISDX_LIMIT_STATUS(gi) __REG(VTSS_TO_ANA_L2,143360U,gi,2U,0U,0U,256U,1U)

#define VTSS_F_ANA_L2_ISDX_LIMIT_STATUS_ISDX_LRN_LIMIT_EXCEEDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L2_ISDX_LIMIT_STATUS_ISDX_LRN_LIMIT_EXCEEDED_STICKY    VTSS_BIT(16U)
#define VTSS_X_ANA_L2_ISDX_LIMIT_STATUS_ISDX_LRN_LIMIT_EXCEEDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L2_ISDX_LIMIT_STATUS_ISDX_LRN_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_L2_ISDX_LIMIT_STATUS_ISDX_LRN_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_L2_ISDX_LIMIT_STATUS_ISDX_LRN_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_L2_ISDX_LIMIT_CTRL  t_sz:1 ga:143360, gw:2, ra:1, gc:256, rc:1  */
#define VTSS_ANA_L2_ISDX_LIMIT_CTRL(gi) __REG(VTSS_TO_ANA_L2,143360U,gi,2U,0U,1U,256U,1U)

#define VTSS_F_ANA_L2_ISDX_LIMIT_CTRL_ISDX_LIMIT_EXCEED_IRQ_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L2_ISDX_LIMIT_CTRL_ISDX_LIMIT_EXCEED_IRQ_ENA    VTSS_BIT(17U)
#define VTSS_X_ANA_L2_ISDX_LIMIT_CTRL_ISDX_LIMIT_EXCEED_IRQ_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L2_ISDX_LIMIT_CTRL_ISDX_LIMIT_EXCEED_SEL(x) VTSS_ENCODE_BITFIELD(x,15U,2U)
#define VTSS_M_ANA_L2_ISDX_LIMIT_CTRL_ISDX_LIMIT_EXCEED_SEL    VTSS_ENCODE_BITMASK(15U,2U)
#define VTSS_X_ANA_L2_ISDX_LIMIT_CTRL_ISDX_LIMIT_EXCEED_SEL(x) VTSS_EXTRACT_BITFIELD(x,15U,2U)

#define VTSS_F_ANA_L2_ISDX_LIMIT_CTRL_ISDX_LRN_CNT_LIMIT(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_ANA_L2_ISDX_LIMIT_CTRL_ISDX_LRN_CNT_LIMIT    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_ANA_L2_ISDX_LIMIT_CTRL_ISDX_LRN_CNT_LIMIT(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* ANA_L2_PORT_LIMIT_STATUS  t_sz:1 ga:140288, gw:2, ra:0, gc:62, rc:1  */
#define VTSS_ANA_L2_PORT_LIMIT_STATUS(gi) __REG(VTSS_TO_ANA_L2,140288U,gi,2U,0U,0U,62U,1U)

#define VTSS_F_ANA_L2_PORT_LIMIT_STATUS_PORT_LRN_LIMIT_EXCEEDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L2_PORT_LIMIT_STATUS_PORT_LRN_LIMIT_EXCEEDED_STICKY    VTSS_BIT(16U)
#define VTSS_X_ANA_L2_PORT_LIMIT_STATUS_PORT_LRN_LIMIT_EXCEEDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L2_PORT_LIMIT_STATUS_PORT_LRN_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_L2_PORT_LIMIT_STATUS_PORT_LRN_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_L2_PORT_LIMIT_STATUS_PORT_LRN_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_L2_PORT_LIMIT_CTRL  t_sz:1 ga:140288, gw:2, ra:1, gc:62, rc:1  */
#define VTSS_ANA_L2_PORT_LIMIT_CTRL(gi) __REG(VTSS_TO_ANA_L2,140288U,gi,2U,0U,1U,62U,1U)

#define VTSS_F_ANA_L2_PORT_LIMIT_CTRL_PORT_LIMIT_EXCEED_IRQ_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L2_PORT_LIMIT_CTRL_PORT_LIMIT_EXCEED_IRQ_ENA    VTSS_BIT(17U)
#define VTSS_X_ANA_L2_PORT_LIMIT_CTRL_PORT_LIMIT_EXCEED_IRQ_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L2_PORT_LIMIT_CTRL_PORT_LIMIT_EXCEED_SEL(x) VTSS_ENCODE_BITFIELD(x,15U,2U)
#define VTSS_M_ANA_L2_PORT_LIMIT_CTRL_PORT_LIMIT_EXCEED_SEL    VTSS_ENCODE_BITMASK(15U,2U)
#define VTSS_X_ANA_L2_PORT_LIMIT_CTRL_PORT_LIMIT_EXCEED_SEL(x) VTSS_EXTRACT_BITFIELD(x,15U,2U)

#define VTSS_F_ANA_L2_PORT_LIMIT_CTRL_PORT_LRN_CNT_LIMIT(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_ANA_L2_PORT_LIMIT_CTRL_PORT_LRN_CNT_LIMIT    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_ANA_L2_PORT_LIMIT_CTRL_PORT_LRN_CNT_LIMIT(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* ANA_L2_SERVICE_CTRL  t_sz:1 ga:0, gw:32, ra:0, gc:1024, rc:1  */
#define VTSS_ANA_L2_SERVICE_CTRL(gi) __REG(VTSS_TO_ANA_L2,0U,gi,32U,0U,0U,1024U,1U)

#define VTSS_F_ANA_L2_SERVICE_CTRL_LPORT_REMOVE_ENA(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_ANA_L2_SERVICE_CTRL_LPORT_REMOVE_ENA    VTSS_BIT(26U)
#define VTSS_X_ANA_L2_SERVICE_CTRL_LPORT_REMOVE_ENA(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_ANA_L2_SERVICE_CTRL_PORT_MASK_REPLACE_ENA(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_ANA_L2_SERVICE_CTRL_PORT_MASK_REPLACE_ENA    VTSS_BIT(25U)
#define VTSS_X_ANA_L2_SERVICE_CTRL_PORT_MASK_REPLACE_ENA(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_ANA_L2_SERVICE_CTRL_AGGR_VAL(x)   VTSS_ENCODE_BITFIELD(x,21U,4U)
#define VTSS_M_ANA_L2_SERVICE_CTRL_AGGR_VAL      VTSS_ENCODE_BITMASK(21U,4U)
#define VTSS_X_ANA_L2_SERVICE_CTRL_AGGR_VAL(x)   VTSS_EXTRACT_BITFIELD(x,21U,4U)

#define VTSS_F_ANA_L2_SERVICE_CTRL_SRC_MASK_DIS(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_L2_SERVICE_CTRL_SRC_MASK_DIS    VTSS_BIT(20U)
#define VTSS_X_ANA_L2_SERVICE_CTRL_SRC_MASK_DIS(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_L2_SERVICE_CTRL_AGGR_REPLACE_ENA(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_ANA_L2_SERVICE_CTRL_AGGR_REPLACE_ENA    VTSS_BIT(19U)
#define VTSS_X_ANA_L2_SERVICE_CTRL_AGGR_REPLACE_ENA(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_ANA_L2_SERVICE_CTRL_ES0_ISDX_KEY_ENA(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_L2_SERVICE_CTRL_ES0_ISDX_KEY_ENA    VTSS_BIT(18U)
#define VTSS_X_ANA_L2_SERVICE_CTRL_ES0_ISDX_KEY_ENA(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_L2_SERVICE_CTRL_CDA_FWD_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L2_SERVICE_CTRL_CDA_FWD_ENA    VTSS_BIT(17U)
#define VTSS_X_ANA_L2_SERVICE_CTRL_CDA_FWD_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L2_SERVICE_CTRL_ISDX_BASED_FWD_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L2_SERVICE_CTRL_ISDX_BASED_FWD_ENA    VTSS_BIT(16U)
#define VTSS_X_ANA_L2_SERVICE_CTRL_ISDX_BASED_FWD_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L2_SERVICE_CTRL_ISDX_BASED_SRC_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_L2_SERVICE_CTRL_ISDX_BASED_SRC_ENA    VTSS_BIT(15U)
#define VTSS_X_ANA_L2_SERVICE_CTRL_ISDX_BASED_SRC_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_L2_SERVICE_CTRL_FWD_TYPE(x)   VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_ANA_L2_SERVICE_CTRL_FWD_TYPE      VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_ANA_L2_SERVICE_CTRL_FWD_TYPE(x)   VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_ANA_L2_SERVICE_CTRL_FWD_ADDR(x)   VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_ANA_L2_SERVICE_CTRL_FWD_ADDR      VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_ANA_L2_SERVICE_CTRL_FWD_ADDR(x)   VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* ANA_L2_PORT_MASK_CFG  t_sz:1 ga:0, gw:32, ra:1, gc:1024, rc:1  */
#define VTSS_ANA_L2_PORT_MASK_CFG(gi) __REG(VTSS_TO_ANA_L2,0U,gi,32U,0U,1U,1024U,1U)

#define VTSS_F_ANA_L2_PORT_MASK_CFG_PORT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_ANA_L2_PORT_MASK_CFG_PORT_MASK    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_ANA_L2_PORT_MASK_CFG_PORT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* ANA_L2_QGRP_CFG  t_sz:1 ga:0, gw:32, ra:4, gc:1024, rc:1  */
#define VTSS_ANA_L2_QGRP_CFG(gi)  __REG(VTSS_TO_ANA_L2,0U,gi,32U,0U,4U,1024U,1U)

#define VTSS_F_ANA_L2_QGRP_CFG_QGRP_ENA(x)       VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_L2_QGRP_CFG_QGRP_ENA          VTSS_BIT(12U)
#define VTSS_X_ANA_L2_QGRP_CFG_QGRP_ENA(x)       VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_L2_QGRP_CFG_QGRP_IDX(x)       VTSS_ENCODE_BITFIELD(x,2U,7U)
#define VTSS_M_ANA_L2_QGRP_CFG_QGRP_IDX          VTSS_ENCODE_BITMASK(2U,7U)
#define VTSS_X_ANA_L2_QGRP_CFG_QGRP_IDX(x)       VTSS_EXTRACT_BITFIELD(x,2U,7U)

#define VTSS_F_ANA_L2_QGRP_CFG_QGRP_OAM_TYPE(x)  VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_L2_QGRP_CFG_QGRP_OAM_TYPE     VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_L2_QGRP_CFG_QGRP_OAM_TYPE(x)  VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_L2_MISC_CFG  t_sz:1 ga:0, gw:32, ra:5, gc:1024, rc:1  */
#define VTSS_ANA_L2_MISC_CFG(gi)  __REG(VTSS_TO_ANA_L2,0U,gi,32U,0U,5U,1024U,1U)

#define VTSS_F_ANA_L2_MISC_CFG_CT_DIS(x)         VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_ANA_L2_MISC_CFG_CT_DIS            VTSS_BIT(27U)
#define VTSS_X_ANA_L2_MISC_CFG_CT_DIS(x)         VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_ANA_L2_MISC_CFG_RSDX_DIS(x)       VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_ANA_L2_MISC_CFG_RSDX_DIS          VTSS_BIT(26U)
#define VTSS_X_ANA_L2_MISC_CFG_RSDX_DIS(x)       VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_ANA_L2_MISC_CFG_PIPELINE_PT(x)    VTSS_ENCODE_BITFIELD(x,21U,5U)
#define VTSS_M_ANA_L2_MISC_CFG_PIPELINE_PT       VTSS_ENCODE_BITMASK(21U,5U)
#define VTSS_X_ANA_L2_MISC_CFG_PIPELINE_PT(x)    VTSS_EXTRACT_BITFIELD(x,21U,5U)

#define VTSS_F_ANA_L2_MISC_CFG_BUM_SLB_ENA(x)    VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_L2_MISC_CFG_BUM_SLB_ENA       VTSS_BIT(20U)
#define VTSS_X_ANA_L2_MISC_CFG_BUM_SLB_ENA(x)    VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_L2_MISC_CFG_BUM_SLB_IDX(x)    VTSS_ENCODE_BITFIELD(x,10U,7U)
#define VTSS_M_ANA_L2_MISC_CFG_BUM_SLB_IDX       VTSS_ENCODE_BITMASK(10U,7U)
#define VTSS_X_ANA_L2_MISC_CFG_BUM_SLB_IDX(x)    VTSS_EXTRACT_BITFIELD(x,10U,7U)

#define VTSS_F_ANA_L2_MISC_CFG_BDLB_IDX(x)       VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_ANA_L2_MISC_CFG_BDLB_IDX          VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_ANA_L2_MISC_CFG_BDLB_IDX(x)       VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* ANA_L2_DLB_COS_CFG  t_sz:1 ga:0, gw:32, ra:6, gc:1024, rc:8  */
#define VTSS_ANA_L2_DLB_COS_CFG(gi,ri) __REG(VTSS_TO_ANA_L2,0U,gi,32U,ri,6U,1024U,8U)

#define VTSS_F_ANA_L2_DLB_COS_CFG_DLB_COS_OFFSET(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_L2_DLB_COS_CFG_DLB_COS_OFFSET    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_L2_DLB_COS_CFG_DLB_COS_OFFSET(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_L2_DLB_CFG  t_sz:1 ga:0, gw:32, ra:14, gc:1024, rc:1  */
#define VTSS_ANA_L2_DLB_CFG(gi)   __REG(VTSS_TO_ANA_L2,0U,gi,32U,0U,14U,1024U,1U)

#define VTSS_F_ANA_L2_DLB_CFG_DLB_IDX(x)         VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_ANA_L2_DLB_CFG_DLB_IDX            VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_ANA_L2_DLB_CFG_DLB_IDX(x)         VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* ANA_L2_ISDX_BASE_CFG  t_sz:1 ga:0, gw:32, ra:15, gc:1024, rc:1  */
#define VTSS_ANA_L2_ISDX_BASE_CFG(gi) __REG(VTSS_TO_ANA_L2,0U,gi,32U,0U,15U,1024U,1U)

#define VTSS_F_ANA_L2_ISDX_BASE_CFG_ISDX_BASE_ADDR(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_ANA_L2_ISDX_BASE_CFG_ISDX_BASE_ADDR    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_ANA_L2_ISDX_BASE_CFG_ISDX_BASE_ADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* ANA_L2_ISDX_COS_CFG  t_sz:1 ga:0, gw:32, ra:16, gc:1024, rc:8  */
#define VTSS_ANA_L2_ISDX_COS_CFG(gi,ri) __REG(VTSS_TO_ANA_L2,0U,gi,32U,ri,16U,1024U,8U)

#define VTSS_F_ANA_L2_ISDX_COS_CFG_ISDX_COS_OFFSET(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_L2_ISDX_COS_CFG_ISDX_COS_OFFSET    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_L2_ISDX_COS_CFG_ISDX_COS_OFFSET(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_L2_ISDX_LIMIT_CFG  t_sz:1 ga:0, gw:32, ra:24, gc:1024, rc:1  */
#define VTSS_ANA_L2_ISDX_LIMIT_CFG(gi) __REG(VTSS_TO_ANA_L2,0U,gi,32U,0U,24U,1024U,1U)

#define VTSS_F_ANA_L2_ISDX_LIMIT_CFG_ISDX_LIMIT_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_L2_ISDX_LIMIT_CFG_ISDX_LIMIT_IDX    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_L2_ISDX_LIMIT_CFG_ISDX_LIMIT_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_L2_TSN_CFG  t_sz:1 ga:0, gw:32, ra:25, gc:1024, rc:1  */
#define VTSS_ANA_L2_TSN_CFG(gi)   __REG(VTSS_TO_ANA_L2,0U,gi,32U,0U,25U,1024U,1U)

#define VTSS_F_ANA_L2_TSN_CFG_TSN_SFID(x)        VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_L2_TSN_CFG_TSN_SFID           VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_L2_TSN_CFG_TSN_SFID(x)        VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_L2_STICKY  t_sz:1 ga:140660, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_ANA_L2_STICKY        __REG(VTSS_TO_ANA_L2,140660U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_L2_STICKY_PMAC_ENTRY_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L2_STICKY_PMAC_ENTRY_FOUND_STICKY    VTSS_BIT(16U)
#define VTSS_X_ANA_L2_STICKY_PMAC_ENTRY_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L2_STICKY_AUTO_LRN_RATE_EXCEED_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_L2_STICKY_AUTO_LRN_RATE_EXCEED_STICKY    VTSS_BIT(15U)
#define VTSS_X_ANA_L2_STICKY_AUTO_LRN_RATE_EXCEED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_L2_STICKY_FWD_FLOOD_KILL_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_L2_STICKY_FWD_FLOOD_KILL_STICKY    VTSS_BIT(14U)
#define VTSS_X_ANA_L2_STICKY_FWD_FLOOD_KILL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_L2_STICKY_VLAN_IGNORE_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_L2_STICKY_VLAN_IGNORE_STICKY    VTSS_BIT(13U)
#define VTSS_X_ANA_L2_STICKY_VLAN_IGNORE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_L2_STICKY_SRC_IGNORE_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_L2_STICKY_SRC_IGNORE_STICKY    VTSS_BIT(12U)
#define VTSS_X_ANA_L2_STICKY_SRC_IGNORE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_L2_STICKY_LOCAL_TO_REMOTE_PORTMOVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_L2_STICKY_LOCAL_TO_REMOTE_PORTMOVE_STICKY    VTSS_BIT(11U)
#define VTSS_X_ANA_L2_STICKY_LOCAL_TO_REMOTE_PORTMOVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_L2_STICKY_REMOTE_TO_LOCAL_PORTMOVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_L2_STICKY_REMOTE_TO_LOCAL_PORTMOVE_STICKY    VTSS_BIT(10U)
#define VTSS_X_ANA_L2_STICKY_REMOTE_TO_LOCAL_PORTMOVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_L2_STICKY_REMOTE_TO_REMOTE_PORTMOVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_L2_STICKY_REMOTE_TO_REMOTE_PORTMOVE_STICKY    VTSS_BIT(9U)
#define VTSS_X_ANA_L2_STICKY_REMOTE_TO_REMOTE_PORTMOVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_L2_STICKY_GLOBAL_TO_GLOBAL_PORTMOVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_L2_STICKY_GLOBAL_TO_GLOBAL_PORTMOVE_STICKY    VTSS_BIT(8U)
#define VTSS_X_ANA_L2_STICKY_GLOBAL_TO_GLOBAL_PORTMOVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_L2_STICKY_GLOBAL_TO_LOCAL_PORTMOVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L2_STICKY_GLOBAL_TO_LOCAL_PORTMOVE_STICKY    VTSS_BIT(7U)
#define VTSS_X_ANA_L2_STICKY_GLOBAL_TO_LOCAL_PORTMOVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L2_STICKY_LOCAL_TO_GLOBAL_PORTMOVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L2_STICKY_LOCAL_TO_GLOBAL_PORTMOVE_STICKY    VTSS_BIT(6U)
#define VTSS_X_ANA_L2_STICKY_LOCAL_TO_GLOBAL_PORTMOVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L2_STICKY_LOCAL_TO_LOCAL_PORTMOVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L2_STICKY_LOCAL_TO_LOCAL_PORTMOVE_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_L2_STICKY_LOCAL_TO_LOCAL_PORTMOVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L2_STICKY_FWD_FLOOD_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L2_STICKY_FWD_FLOOD_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_L2_STICKY_FWD_FLOOD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L2_STICKY_FWD_ENTRY_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L2_STICKY_FWD_ENTRY_FOUND_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_L2_STICKY_FWD_ENTRY_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L2_STICKY_DROP_UNKNOWN_SRC_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L2_STICKY_DROP_UNKNOWN_SRC_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_L2_STICKY_DROP_UNKNOWN_SRC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L2_STICKY_LEARN_KNOWN_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L2_STICKY_LEARN_KNOWN_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_L2_STICKY_LEARN_KNOWN_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L2_STICKY_LEARN_UNKNOWN_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_STICKY_LEARN_UNKNOWN_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_L2_STICKY_LEARN_UNKNOWN_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_STICKY_MASK  t_sz:1 ga:140661, gw:1, ra:0, gc:4, rc:1  */
#define VTSS_ANA_L2_STICKY_MASK(gi) __REG(VTSS_TO_ANA_L2,140661U,gi,1U,0U,0U,4U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_PMAC_ENTRY_FOUND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_PMAC_ENTRY_FOUND_STICKY_MASK    VTSS_BIT(16U)
#define VTSS_X_ANA_L2_STICKY_MASK_PMAC_ENTRY_FOUND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_AUTO_LRN_RATE_EXCEED_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_AUTO_LRN_RATE_EXCEED_STICKY_MASK    VTSS_BIT(15U)
#define VTSS_X_ANA_L2_STICKY_MASK_AUTO_LRN_RATE_EXCEED_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_FWD_FLOOD_KILL_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_FWD_FLOOD_KILL_STICKY_MASK    VTSS_BIT(14U)
#define VTSS_X_ANA_L2_STICKY_MASK_FWD_FLOOD_KILL_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_VLAN_IGNORE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_VLAN_IGNORE_STICKY_MASK    VTSS_BIT(13U)
#define VTSS_X_ANA_L2_STICKY_MASK_VLAN_IGNORE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_SRC_IGNORE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_SRC_IGNORE_STICKY_MASK    VTSS_BIT(12U)
#define VTSS_X_ANA_L2_STICKY_MASK_SRC_IGNORE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_LOCAL_TO_REMOTE_PORTMOVE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_LOCAL_TO_REMOTE_PORTMOVE_STICKY_MASK    VTSS_BIT(11U)
#define VTSS_X_ANA_L2_STICKY_MASK_LOCAL_TO_REMOTE_PORTMOVE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_REMOTE_TO_LOCAL_PORTMOVE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_REMOTE_TO_LOCAL_PORTMOVE_STICKY_MASK    VTSS_BIT(10U)
#define VTSS_X_ANA_L2_STICKY_MASK_REMOTE_TO_LOCAL_PORTMOVE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_REMOTE_TO_REMOTE_PORTMOVE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_REMOTE_TO_REMOTE_PORTMOVE_STICKY_MASK    VTSS_BIT(9U)
#define VTSS_X_ANA_L2_STICKY_MASK_REMOTE_TO_REMOTE_PORTMOVE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_GLOBAL_TO_GLOBAL_PORTMOVE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_GLOBAL_TO_GLOBAL_PORTMOVE_STICKY_MASK    VTSS_BIT(8U)
#define VTSS_X_ANA_L2_STICKY_MASK_GLOBAL_TO_GLOBAL_PORTMOVE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_GLOBAL_TO_LOCAL_PORTMOVE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_GLOBAL_TO_LOCAL_PORTMOVE_STICKY_MASK    VTSS_BIT(7U)
#define VTSS_X_ANA_L2_STICKY_MASK_GLOBAL_TO_LOCAL_PORTMOVE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_LOCAL_TO_GLOBAL_PORTMOVE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_LOCAL_TO_GLOBAL_PORTMOVE_STICKY_MASK    VTSS_BIT(6U)
#define VTSS_X_ANA_L2_STICKY_MASK_LOCAL_TO_GLOBAL_PORTMOVE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_LOCAL_TO_LOCAL_PORTMOVE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_LOCAL_TO_LOCAL_PORTMOVE_STICKY_MASK    VTSS_BIT(5U)
#define VTSS_X_ANA_L2_STICKY_MASK_LOCAL_TO_LOCAL_PORTMOVE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_FWD_FLOOD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_FWD_FLOOD_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_ANA_L2_STICKY_MASK_FWD_FLOOD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_FWD_ENTRY_FOUND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_FWD_ENTRY_FOUND_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_ANA_L2_STICKY_MASK_FWD_ENTRY_FOUND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_DROP_UNKNOWN_SRC_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_DROP_UNKNOWN_SRC_STICKY_MASK    VTSS_BIT(2U)
#define VTSS_X_ANA_L2_STICKY_MASK_DROP_UNKNOWN_SRC_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_LEARN_KNOWN_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_LEARN_KNOWN_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_L2_STICKY_MASK_LEARN_KNOWN_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_LEARN_UNKNOWN_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_LEARN_UNKNOWN_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_L2_STICKY_MASK_LEARN_UNKNOWN_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_PMAC_ACCESS_CTRL  t_sz:1 ga:140665, gw:9, ra:0, gc:1, rc:1  */
#define VTSS_ANA_L2_PMAC_ACCESS_CTRL __REG(VTSS_TO_ANA_L2,140665U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_L2_PMAC_ACCESS_CTRL_PMAC_ACCESS_CMD(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_L2_PMAC_ACCESS_CTRL_PMAC_ACCESS_CMD    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_L2_PMAC_ACCESS_CTRL_PMAC_ACCESS_CMD(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_L2_PMAC_INDEX  t_sz:1 ga:140665, gw:9, ra:1, gc:1, rc:1  */
#define VTSS_ANA_L2_PMAC_INDEX    __REG(VTSS_TO_ANA_L2,140665U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ANA_L2_PMAC_INDEX_PMAC_INDEX(x)   VTSS_ENCODE_BITFIELD(x,0U,14U)
#define VTSS_M_ANA_L2_PMAC_INDEX_PMAC_INDEX      VTSS_ENCODE_BITMASK(0U,14U)
#define VTSS_X_ANA_L2_PMAC_INDEX_PMAC_INDEX(x)   VTSS_EXTRACT_BITFIELD(x,0U,14U)

/* ANA_L2_PMAC_ACCESS_CFG_2  t_sz:1 ga:140665, gw:9, ra:2, gc:1, rc:1  */
#define VTSS_ANA_L2_PMAC_ACCESS_CFG_2 __REG(VTSS_TO_ANA_L2,140665U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,18U,3U)
#define VTSS_M_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_CPU_QU    VTSS_ENCODE_BITMASK(18U,3U)
#define VTSS_X_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,18U,3U)

#define VTSS_F_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_CPU_COPY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_CPU_COPY    VTSS_BIT(17U)
#define VTSS_X_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_CPU_COPY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_VLAN_IGNORE(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_VLAN_IGNORE    VTSS_BIT(16U)
#define VTSS_X_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_VLAN_IGNORE(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_ADDR_TYPE(x) VTSS_ENCODE_BITFIELD(x,13U,3U)
#define VTSS_M_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_ADDR_TYPE    VTSS_ENCODE_BITMASK(13U,3U)
#define VTSS_X_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_ADDR_TYPE(x) VTSS_EXTRACT_BITFIELD(x,13U,3U)

#define VTSS_F_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_ADDR(x) VTSS_ENCODE_BITFIELD(x,1U,12U)
#define VTSS_M_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_ADDR    VTSS_ENCODE_BITMASK(1U,12U)
#define VTSS_X_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_ADDR(x) VTSS_EXTRACT_BITFIELD(x,1U,12U)

#define VTSS_F_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_VLD(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_VLD    VTSS_BIT(0U)
#define VTSS_X_ANA_L2_PMAC_ACCESS_CFG_2_PMAC_ENTRY_VLD(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_PMAC_CFG  t_sz:1 ga:140665, gw:9, ra:3, gc:1, rc:1  */
#define VTSS_ANA_L2_PMAC_CFG      __REG(VTSS_TO_ANA_L2,140665U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_ANA_L2_PMAC_CFG_PMAC_ENA(x)       VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_L2_PMAC_CFG_PMAC_ENA          VTSS_BIT(24U)
#define VTSS_X_ANA_L2_PMAC_CFG_PMAC_ENA(x)       VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_ANA_L2_PMAC_CFG_PMAC_OUI(x)       VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_ANA_L2_PMAC_CFG_PMAC_OUI          VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_ANA_L2_PMAC_CFG_PMAC_OUI(x)       VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* ANA_L2_PMAC_CFG_2  t_sz:1 ga:140665, gw:9, ra:4, gc:1, rc:1  */
#define VTSS_ANA_L2_PMAC_CFG_2    __REG(VTSS_TO_ANA_L2,140665U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_ANA_L2_PMAC_CFG_2_PMAC_CHK_DMAC_LSB_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_L2_PMAC_CFG_2_PMAC_CHK_DMAC_LSB_ENA    VTSS_BIT(12U)
#define VTSS_X_ANA_L2_PMAC_CFG_2_PMAC_CHK_DMAC_LSB_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_L2_PMAC_CFG_2_PMAC_DMAC_LSB(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_ANA_L2_PMAC_CFG_2_PMAC_DMAC_LSB    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_ANA_L2_PMAC_CFG_2_PMAC_DMAC_LSB(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* ANA_L2_PMAC_VLAN_CFG  t_sz:1 ga:140665, gw:9, ra:5, gc:1, rc:4  */
#define VTSS_ANA_L2_PMAC_VLAN_CFG(ri) __REG(VTSS_TO_ANA_L2,140665U,0U,0U,ri,5U,1U,4U)

#define VTSS_F_ANA_L2_PMAC_VLAN_CFG_PMAC_VLAN_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_L2_PMAC_VLAN_CFG_PMAC_VLAN_ENA    VTSS_BIT(13U)
#define VTSS_X_ANA_L2_PMAC_VLAN_CFG_PMAC_VLAN_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_L2_PMAC_VLAN_CFG_PMAC_VLAN(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_ANA_L2_PMAC_VLAN_CFG_PMAC_VLAN    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_ANA_L2_PMAC_VLAN_CFG_PMAC_VLAN(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* ANA_L3_MISC_CTRL  t_sz:1 ga:92688, gw:46, ra:0, gc:1, rc:1  */
#define VTSS_ANA_L3_MISC_CTRL     __REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_L3_MISC_CTRL_AC_UPDATE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_MISC_CTRL_AC_UPDATE_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_MISC_CTRL_AC_UPDATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_VLAN_CTRL  t_sz:1 ga:92688, gw:46, ra:1, gc:1, rc:1  */
#define VTSS_ANA_L3_VLAN_CTRL     __REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ANA_L3_VLAN_CTRL_VLAN_ENA(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_VLAN_CTRL_VLAN_ENA         VTSS_BIT(0U)
#define VTSS_X_ANA_L3_VLAN_CTRL_VLAN_ENA(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_L3_UC_ENA  t_sz:1 ga:92688, gw:46, ra:2, gc:1, rc:1  */
#define VTSS_ANA_L3_L3_UC_ENA     __REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_ANA_L3_L3_UC_ENA_L3_UC_ENA(x)     VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_ANA_L3_L3_UC_ENA_L3_UC_ENA        VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_ANA_L3_L3_UC_ENA_L3_UC_ENA(x)     VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* ANA_L3_L3_MC_ENA  t_sz:1 ga:92688, gw:46, ra:5, gc:1, rc:1  */
#define VTSS_ANA_L3_L3_MC_ENA     __REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_ANA_L3_L3_MC_ENA_L3_MC_ENA(x)     VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_ANA_L3_L3_MC_ENA_L3_MC_ENA        VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_ANA_L3_L3_MC_ENA_L3_MC_ENA(x)     VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* ANA_L3_SKIP_RLEG_DMAC_CHK  t_sz:1 ga:92688, gw:46, ra:8, gc:1, rc:1  */
#define VTSS_ANA_L3_SKIP_RLEG_DMAC_CHK __REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_ANA_L3_SKIP_RLEG_DMAC_CHK_SKIP_RLEG_DMAC_CHK(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_ANA_L3_SKIP_RLEG_DMAC_CHK_SKIP_RLEG_DMAC_CHK    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_ANA_L3_SKIP_RLEG_DMAC_CHK_SKIP_RLEG_DMAC_CHK(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* ANA_L3_PORT_FWD_CTRL  t_sz:1 ga:92688, gw:46, ra:11, gc:1, rc:1  */
#define VTSS_ANA_L3_PORT_FWD_CTRL __REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_ANA_L3_PORT_FWD_CTRL_PORT_FWD_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_ANA_L3_PORT_FWD_CTRL_PORT_FWD_ENA    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_ANA_L3_PORT_FWD_CTRL_PORT_FWD_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* ANA_L3_PORT_LRN_CTRL  t_sz:1 ga:92688, gw:46, ra:14, gc:1, rc:1  */
#define VTSS_ANA_L3_PORT_LRN_CTRL __REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_ANA_L3_PORT_LRN_CTRL_PORT_LRN_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_ANA_L3_PORT_LRN_CTRL_PORT_LRN_ENA    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_ANA_L3_PORT_LRN_CTRL_PORT_LRN_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* ANA_L3_VLAN_FILTER_CTRL  t_sz:1 ga:92688, gw:46, ra:17, gc:1, rc:1  */
#define VTSS_ANA_L3_VLAN_FILTER_CTRL __REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_ANA_L3_VLAN_FILTER_CTRL_VLAN_IGR_FILTER_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_ANA_L3_VLAN_FILTER_CTRL_VLAN_IGR_FILTER_ENA    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_ANA_L3_VLAN_FILTER_CTRL_VLAN_IGR_FILTER_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* ANA_L3_VLAN_ISOLATED_CFG  t_sz:1 ga:92688, gw:46, ra:20, gc:1, rc:1  */
#define VTSS_ANA_L3_VLAN_ISOLATED_CFG __REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_ANA_L3_VLAN_ISOLATED_CFG_VLAN_ISOLATED_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_ANA_L3_VLAN_ISOLATED_CFG_VLAN_ISOLATED_MASK    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_ANA_L3_VLAN_ISOLATED_CFG_VLAN_ISOLATED_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* ANA_L3_VLAN_COMMUNITY_CFG  t_sz:1 ga:92688, gw:46, ra:23, gc:1, rc:1  */
#define VTSS_ANA_L3_VLAN_COMMUNITY_CFG __REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,23U,1U,1U)

#define VTSS_F_ANA_L3_VLAN_COMMUNITY_CFG_VLAN_COMMUNITY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_ANA_L3_VLAN_COMMUNITY_CFG_VLAN_COMMUNITY_MASK    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_ANA_L3_VLAN_COMMUNITY_CFG_VLAN_COMMUNITY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* ANA_L3_ROUTING_CFG  t_sz:1 ga:92688, gw:46, ra:26, gc:1, rc:1  */
#define VTSS_ANA_L3_ROUTING_CFG   __REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,26U,1U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_L3_ENA_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_L3_ENA_MODE    VTSS_BIT(30U)
#define VTSS_X_ANA_L3_ROUTING_CFG_L3_ENA_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP6_MC_DIP_FWD_ENA(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP6_MC_DIP_FWD_ENA    VTSS_BIT(29U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP6_MC_DIP_FWD_ENA(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP4_MC_DIP_FWD_ENA(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP4_MC_DIP_FWD_ENA    VTSS_BIT(28U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP4_MC_DIP_FWD_ENA(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_RT_SMAC_UPDATE_ENA(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_RT_SMAC_UPDATE_ENA    VTSS_BIT(27U)
#define VTSS_X_ANA_L3_ROUTING_CFG_RT_SMAC_UPDATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_RLEG_NONIP_UC_REDIR_MODE(x) VTSS_ENCODE_BITFIELD(x,25U,2U)
#define VTSS_M_ANA_L3_ROUTING_CFG_RLEG_NONIP_UC_REDIR_MODE    VTSS_ENCODE_BITMASK(25U,2U)
#define VTSS_X_ANA_L3_ROUTING_CFG_RLEG_NONIP_UC_REDIR_MODE(x) VTSS_EXTRACT_BITFIELD(x,25U,2U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP6_LEN_REDIR(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP6_LEN_REDIR    VTSS_BIT(22U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP6_LEN_REDIR(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP4_LEN_REDIR(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP4_LEN_REDIR    VTSS_BIT(21U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP4_LEN_REDIR(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP6_L2_BC_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP6_L2_BC_COPY_ENA    VTSS_BIT(20U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP6_L2_BC_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP4_L2_BC_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP4_L2_BC_COPY_ENA    VTSS_BIT(19U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP4_L2_BC_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_RLEG_IP6_SIP_RPF_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_RLEG_IP6_SIP_RPF_REDIR_ENA    VTSS_BIT(18U)
#define VTSS_X_ANA_L3_ROUTING_CFG_RLEG_IP6_SIP_RPF_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_RLEG_IP4_SIP_RPF_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_RLEG_IP4_SIP_RPF_REDIR_ENA    VTSS_BIT(17U)
#define VTSS_X_ANA_L3_ROUTING_CFG_RLEG_IP4_SIP_RPF_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP6_DIP_ADDR_VIOLATION_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,2U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP6_DIP_ADDR_VIOLATION_REDIR_ENA    VTSS_ENCODE_BITMASK(15U,2U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP6_DIP_ADDR_VIOLATION_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,2U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP4_DIP_ADDR_VIOLATION_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,3U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP4_DIP_ADDR_VIOLATION_REDIR_ENA    VTSS_ENCODE_BITMASK(11U,3U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP4_DIP_ADDR_VIOLATION_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,3U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP6_SIP_ADDR_VIOLATION_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP6_SIP_ADDR_VIOLATION_REDIR_ENA    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP6_SIP_ADDR_VIOLATION_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP4_SIP_ADDR_VIOLATION_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP4_SIP_ADDR_VIOLATION_REDIR_ENA    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP4_SIP_ADDR_VIOLATION_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_ANA_L3_ROUTING_CFG_CPU_RLEG_IP_HDR_FAIL_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_CPU_RLEG_IP_HDR_FAIL_REDIR_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_L3_ROUTING_CFG_CPU_RLEG_IP_HDR_FAIL_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_CPU_IP6_HOPBYHOP_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_CPU_IP6_HOPBYHOP_REDIR_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_L3_ROUTING_CFG_CPU_IP6_HOPBYHOP_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_CPU_IP4_OPTIONS_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_CPU_IP4_OPTIONS_REDIR_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_L3_ROUTING_CFG_CPU_IP4_OPTIONS_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP6_HC_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP6_HC_REDIR_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP6_HC_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP4_TTL_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP4_TTL_REDIR_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP4_TTL_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_ROUTING_CFG2  t_sz:1 ga:92688, gw:46, ra:27, gc:1, rc:1  */
#define VTSS_ANA_L3_ROUTING_CFG2  __REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,27U,1U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG2_IP6_SIP_LOOKUP_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG2_IP6_SIP_LOOKUP_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_L3_ROUTING_CFG2_IP6_SIP_LOOKUP_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG2_IP4_SIP_LOOKUP_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG2_IP4_SIP_LOOKUP_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_L3_ROUTING_CFG2_IP4_SIP_LOOKUP_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG2_SIP_IP6PFX_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG2_SIP_IP6PFX_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_ROUTING_CFG2_SIP_IP6PFX_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG2_DIP_IP6PFX_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG2_DIP_IP6PFX_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_ROUTING_CFG2_DIP_IP6PFX_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG2_IP4_DECAP_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG2_IP4_DECAP_REDIR_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_L3_ROUTING_CFG2_IP4_DECAP_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

/* ANA_L3_RLEG_CFG_0  t_sz:1 ga:92688, gw:46, ra:28, gc:1, rc:1  */
#define VTSS_ANA_L3_RLEG_CFG_0    __REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,28U,1U,1U)

#define VTSS_F_ANA_L3_RLEG_CFG_0_RLEG_MAC_LSB(x) VTSS_ENCODE_BITFIELD(x,8U,24U)
#define VTSS_M_ANA_L3_RLEG_CFG_0_RLEG_MAC_LSB    VTSS_ENCODE_BITMASK(8U,24U)
#define VTSS_X_ANA_L3_RLEG_CFG_0_RLEG_MAC_LSB(x) VTSS_EXTRACT_BITFIELD(x,8U,24U)

/* ANA_L3_RLEG_CFG_1  t_sz:1 ga:92688, gw:46, ra:29, gc:1, rc:1  */
#define VTSS_ANA_L3_RLEG_CFG_1    __REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,29U,1U,1U)

#define VTSS_F_ANA_L3_RLEG_CFG_1_RLEG_MAC_TYPE_SEL(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_ANA_L3_RLEG_CFG_1_RLEG_MAC_TYPE_SEL    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_ANA_L3_RLEG_CFG_1_RLEG_MAC_TYPE_SEL(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_ANA_L3_RLEG_CFG_1_RLEG_MAC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_ANA_L3_RLEG_CFG_1_RLEG_MAC_MSB    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_ANA_L3_RLEG_CFG_1_RLEG_MAC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* ANA_L3_CPU_QU_CFG  t_sz:1 ga:92688, gw:46, ra:30, gc:1, rc:1  */
#define VTSS_ANA_L3_CPU_QU_CFG    __REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,30U,1U,1U)

#define VTSS_F_ANA_L3_CPU_QU_CFG_CPU_RLEG_QU(x)  VTSS_ENCODE_BITFIELD(x,28U,3U)
#define VTSS_M_ANA_L3_CPU_QU_CFG_CPU_RLEG_QU     VTSS_ENCODE_BITMASK(28U,3U)
#define VTSS_X_ANA_L3_CPU_QU_CFG_CPU_RLEG_QU(x)  VTSS_EXTRACT_BITFIELD(x,28U,3U)

#define VTSS_F_ANA_L3_CPU_QU_CFG_CPU_RLEG_IP_OPT_QU(x) VTSS_ENCODE_BITFIELD(x,24U,3U)
#define VTSS_M_ANA_L3_CPU_QU_CFG_CPU_RLEG_IP_OPT_QU    VTSS_ENCODE_BITMASK(24U,3U)
#define VTSS_X_ANA_L3_CPU_QU_CFG_CPU_RLEG_IP_OPT_QU(x) VTSS_EXTRACT_BITFIELD(x,24U,3U)

#define VTSS_F_ANA_L3_CPU_QU_CFG_CPU_RLEG_IP_HDR_FAIL_QU(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_ANA_L3_CPU_QU_CFG_CPU_RLEG_IP_HDR_FAIL_QU    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_ANA_L3_CPU_QU_CFG_CPU_RLEG_IP_HDR_FAIL_QU(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_ANA_L3_CPU_QU_CFG_CPU_SIP_RPF_QU(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_ANA_L3_CPU_QU_CFG_CPU_SIP_RPF_QU    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_ANA_L3_CPU_QU_CFG_CPU_SIP_RPF_QU(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_ANA_L3_CPU_QU_CFG_CPU_IP_LEN_QU(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_ANA_L3_CPU_QU_CFG_CPU_IP_LEN_QU    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_ANA_L3_CPU_QU_CFG_CPU_IP_LEN_QU(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_ANA_L3_CPU_QU_CFG_CPU_MC_FAIL_QU(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_ANA_L3_CPU_QU_CFG_CPU_MC_FAIL_QU    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_ANA_L3_CPU_QU_CFG_CPU_MC_FAIL_QU(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_ANA_L3_CPU_QU_CFG_CPU_UC_FAIL_QU(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_ANA_L3_CPU_QU_CFG_CPU_UC_FAIL_QU    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_ANA_L3_CPU_QU_CFG_CPU_UC_FAIL_QU(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_ANA_L3_CPU_QU_CFG_CPU_IP_TTL_FAIL_QU(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_L3_CPU_QU_CFG_CPU_IP_TTL_FAIL_QU    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_L3_CPU_QU_CFG_CPU_IP_TTL_FAIL_QU(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_L3_CPU_QU_CFG2  t_sz:1 ga:92688, gw:46, ra:31, gc:1, rc:1  */
#define VTSS_ANA_L3_CPU_QU_CFG2   __REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,31U,1U,1U)

#define VTSS_F_ANA_L3_CPU_QU_CFG2_CPU_IP_DECAP_QU(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_L3_CPU_QU_CFG2_CPU_IP_DECAP_QU    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_L3_CPU_QU_CFG2_CPU_IP_DECAP_QU(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_L3_VRRP_IP4_CFG_0  t_sz:1 ga:92688, gw:46, ra:32, gc:1, rc:1  */
#define VTSS_ANA_L3_VRRP_IP4_CFG_0 __REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,32U,1U,1U)

#define VTSS_F_ANA_L3_VRRP_IP4_CFG_0_VRRP_IP4_BASE_MAC_MID(x) VTSS_ENCODE_BITFIELD(x,8U,24U)
#define VTSS_M_ANA_L3_VRRP_IP4_CFG_0_VRRP_IP4_BASE_MAC_MID    VTSS_ENCODE_BITMASK(8U,24U)
#define VTSS_X_ANA_L3_VRRP_IP4_CFG_0_VRRP_IP4_BASE_MAC_MID(x) VTSS_EXTRACT_BITFIELD(x,8U,24U)

/* ANA_L3_VRRP_IP4_CFG_1  t_sz:1 ga:92688, gw:46, ra:33, gc:1, rc:1  */
#define VTSS_ANA_L3_VRRP_IP4_CFG_1 __REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,33U,1U,1U)

#define VTSS_F_ANA_L3_VRRP_IP4_CFG_1_VRRP_IP4_BASE_MAC_HIGH(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_L3_VRRP_IP4_CFG_1_VRRP_IP4_BASE_MAC_HIGH    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_L3_VRRP_IP4_CFG_1_VRRP_IP4_BASE_MAC_HIGH(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_L3_VRRP_IP6_CFG_0  t_sz:1 ga:92688, gw:46, ra:34, gc:1, rc:1  */
#define VTSS_ANA_L3_VRRP_IP6_CFG_0 __REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,34U,1U,1U)

#define VTSS_F_ANA_L3_VRRP_IP6_CFG_0_VRRP_IP6_BASE_MAC_MID(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_ANA_L3_VRRP_IP6_CFG_0_VRRP_IP6_BASE_MAC_MID    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_ANA_L3_VRRP_IP6_CFG_0_VRRP_IP6_BASE_MAC_MID(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* ANA_L3_VRRP_IP6_CFG_1  t_sz:1 ga:92688, gw:46, ra:35, gc:1, rc:1  */
#define VTSS_ANA_L3_VRRP_IP6_CFG_1 __REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,35U,1U,1U)

#define VTSS_F_ANA_L3_VRRP_IP6_CFG_1_VRRP_IP6_BASE_MAC_HIGH(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_L3_VRRP_IP6_CFG_1_VRRP_IP6_BASE_MAC_HIGH    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_L3_VRRP_IP6_CFG_1_VRRP_IP6_BASE_MAC_HIGH(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_L3_SIP_SECURE_ENA  t_sz:1 ga:92688, gw:46, ra:36, gc:1, rc:1  */
#define VTSS_ANA_L3_SIP_SECURE_ENA __REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,36U,1U,1U)

#define VTSS_F_ANA_L3_SIP_SECURE_ENA_SIP_CMP_ENA(x) (x)
#define VTSS_M_ANA_L3_SIP_SECURE_ENA_SIP_CMP_ENA    0xffffffffU
#define VTSS_X_ANA_L3_SIP_SECURE_ENA_SIP_CMP_ENA(x) (x)


/* ANA_L3_SIP_SECURE_ENA1  t_sz:1 ga:92688, gw:46, ra:37, gc:1, rc:1  */
#define VTSS_ANA_L3_SIP_SECURE_ENA1 __REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,37U,1U,1U)

#define VTSS_F_ANA_L3_SIP_SECURE_ENA1_SIP_CMP_ENA1(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_L3_SIP_SECURE_ENA1_SIP_CMP_ENA1    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_L3_SIP_SECURE_ENA1_SIP_CMP_ENA1(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_L3_DIP_SECURE_ENA  t_sz:1 ga:92688, gw:46, ra:39, gc:1, rc:1  */
#define VTSS_ANA_L3_DIP_SECURE_ENA __REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,39U,1U,1U)

#define VTSS_F_ANA_L3_DIP_SECURE_ENA_DIP_CMP_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_ANA_L3_DIP_SECURE_ENA_DIP_CMP_ENA    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_ANA_L3_DIP_SECURE_ENA_DIP_CMP_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* ANA_L3_SIP_RPF_ENA  t_sz:1 ga:92688, gw:46, ra:42, gc:1, rc:1  */
#define VTSS_ANA_L3_SIP_RPF_ENA   __REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,42U,1U,1U)

#define VTSS_F_ANA_L3_SIP_RPF_ENA_SIP_RPF_ENA(x) (x)
#define VTSS_M_ANA_L3_SIP_RPF_ENA_SIP_RPF_ENA    0xffffffffU
#define VTSS_X_ANA_L3_SIP_RPF_ENA_SIP_RPF_ENA(x) (x)


/* ANA_L3_SIP_RPF_ENA1  t_sz:1 ga:92688, gw:46, ra:43, gc:1, rc:1  */
#define VTSS_ANA_L3_SIP_RPF_ENA1  __REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,43U,1U,1U)

#define VTSS_F_ANA_L3_SIP_RPF_ENA1_SIP_RPF_ENA1(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_L3_SIP_RPF_ENA1_SIP_RPF_ENA1    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_L3_SIP_RPF_ENA1_SIP_RPF_ENA1(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_L3_SERVICE_CFG  t_sz:1 ga:92688, gw:46, ra:45, gc:1, rc:1  */
#define VTSS_ANA_L3_SERVICE_CFG   __REG(VTSS_TO_ANA_L3,92688U,0U,0U,0U,45U,1U,1U)

#define VTSS_F_ANA_L3_SERVICE_CFG_ISDX_FORCE_MC_EFID_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_SERVICE_CFG_ISDX_FORCE_MC_EFID_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_SERVICE_CFG_ISDX_FORCE_MC_EFID_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_VMID_CFG  t_sz:1 ga:0, gw:16, ra:0, gc:4608, rc:1  */
#define VTSS_ANA_L3_VMID_CFG(gi)  __REG(VTSS_TO_ANA_L3,0U,gi,16U,0U,0U,4608U,1U)

#define VTSS_F_ANA_L3_VMID_CFG_VMID(x)           VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_ANA_L3_VMID_CFG_VMID              VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_ANA_L3_VMID_CFG_VMID(x)           VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* ANA_L3_BUM_CFG  t_sz:1 ga:0, gw:16, ra:1, gc:4608, rc:1  */
#define VTSS_ANA_L3_BUM_CFG(gi)   __REG(VTSS_TO_ANA_L3,0U,gi,16U,0U,1U,4608U,1U)

#define VTSS_F_ANA_L3_BUM_CFG_BUM_SLB_IDX(x)     VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_ANA_L3_BUM_CFG_BUM_SLB_IDX        VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_ANA_L3_BUM_CFG_BUM_SLB_IDX(x)     VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* ANA_L3_VLAN_CFG  t_sz:1 ga:0, gw:16, ra:2, gc:4608, rc:1  */
#define VTSS_ANA_L3_VLAN_CFG(gi)  __REG(VTSS_TO_ANA_L3,0U,gi,16U,0U,2U,4608U,1U)

#define VTSS_F_ANA_L3_VLAN_CFG_VLAN_PGID_CPU_DIS(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_ANA_L3_VLAN_CFG_VLAN_PGID_CPU_DIS    VTSS_BIT(31U)
#define VTSS_X_ANA_L3_VLAN_CFG_VLAN_PGID_CPU_DIS(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_ANA_L3_VLAN_CFG_VLAN_MSTP_PTR(x)  VTSS_ENCODE_BITFIELD(x,24U,7U)
#define VTSS_M_ANA_L3_VLAN_CFG_VLAN_MSTP_PTR     VTSS_ENCODE_BITMASK(24U,7U)
#define VTSS_X_ANA_L3_VLAN_CFG_VLAN_MSTP_PTR(x)  VTSS_EXTRACT_BITFIELD(x,24U,7U)

#define VTSS_F_ANA_L3_VLAN_CFG_VLAN_FID(x)       VTSS_ENCODE_BITFIELD(x,8U,13U)
#define VTSS_M_ANA_L3_VLAN_CFG_VLAN_FID          VTSS_ENCODE_BITMASK(8U,13U)
#define VTSS_X_ANA_L3_VLAN_CFG_VLAN_FID(x)       VTSS_EXTRACT_BITFIELD(x,8U,13U)

#define VTSS_F_ANA_L3_VLAN_CFG_VLAN_IGR_FILTER_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L3_VLAN_CFG_VLAN_IGR_FILTER_ENA    VTSS_BIT(6U)
#define VTSS_X_ANA_L3_VLAN_CFG_VLAN_IGR_FILTER_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L3_VLAN_CFG_VLAN_SEC_FWD_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L3_VLAN_CFG_VLAN_SEC_FWD_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_L3_VLAN_CFG_VLAN_SEC_FWD_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L3_VLAN_CFG_VLAN_FLOOD_DIS(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L3_VLAN_CFG_VLAN_FLOOD_DIS    VTSS_BIT(4U)
#define VTSS_X_ANA_L3_VLAN_CFG_VLAN_FLOOD_DIS(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L3_VLAN_CFG_VLAN_LRN_DIS(x)   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_VLAN_CFG_VLAN_LRN_DIS      VTSS_BIT(3U)
#define VTSS_X_ANA_L3_VLAN_CFG_VLAN_LRN_DIS(x)   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_VLAN_CFG_VLAN_RLEG_ENA(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_VLAN_CFG_VLAN_RLEG_ENA     VTSS_BIT(2U)
#define VTSS_X_ANA_L3_VLAN_CFG_VLAN_RLEG_ENA(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_VLAN_CFG_VLAN_PRIVATE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_VLAN_CFG_VLAN_PRIVATE_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_VLAN_CFG_VLAN_PRIVATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_VLAN_CFG_VLAN_MIRROR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_VLAN_CFG_VLAN_MIRROR_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_VLAN_CFG_VLAN_MIRROR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_TUPE_CTRL  t_sz:1 ga:0, gw:16, ra:3, gc:4608, rc:1  */
#define VTSS_ANA_L3_TUPE_CTRL(gi) __REG(VTSS_TO_ANA_L3,0U,gi,16U,0U,3U,4608U,1U)

#define VTSS_F_ANA_L3_TUPE_CTRL_TUPE_CTRL(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_TUPE_CTRL_TUPE_CTRL        VTSS_BIT(0U)
#define VTSS_X_ANA_L3_TUPE_CTRL_TUPE_CTRL(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_VLAN_MASK_CFG  t_sz:1 ga:0, gw:16, ra:4, gc:4608, rc:1  */
#define VTSS_ANA_L3_VLAN_MASK_CFG(gi) __REG(VTSS_TO_ANA_L3,0U,gi,16U,0U,4U,4608U,1U)

#define VTSS_F_ANA_L3_VLAN_MASK_CFG_VLAN_PORT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_ANA_L3_VLAN_MASK_CFG_VLAN_PORT_MASK    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_ANA_L3_VLAN_MASK_CFG_VLAN_PORT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* ANA_L3_QGRP_CFG  t_sz:1 ga:0, gw:16, ra:7, gc:4608, rc:1  */
#define VTSS_ANA_L3_QGRP_CFG(gi)  __REG(VTSS_TO_ANA_L3,0U,gi,16U,0U,7U,4608U,1U)

#define VTSS_F_ANA_L3_QGRP_CFG_QGRP_IDX(x)       VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_ANA_L3_QGRP_CFG_QGRP_IDX          VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_ANA_L3_QGRP_CFG_QGRP_IDX(x)       VTSS_EXTRACT_BITFIELD(x,0U,7U)

#define VTSS_F_ANA_L3_QGRP_CFG_QGRP_OAM_TYPE(x)  VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_ANA_L3_QGRP_CFG_QGRP_OAM_TYPE     VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_ANA_L3_QGRP_CFG_QGRP_OAM_TYPE(x)  VTSS_EXTRACT_BITFIELD(x,12U,2U)

/* ANA_L3_MISC  t_sz:1 ga:0, gw:16, ra:8, gc:4608, rc:1  */
#define VTSS_ANA_L3_MISC(gi)      __REG(VTSS_TO_ANA_L3,0U,gi,16U,0U,8U,4608U,1U)

#define VTSS_F_ANA_L3_MISC_FV_LAG_IDX(x)         VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_L3_MISC_FV_LAG_IDX            VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_L3_MISC_FV_LAG_IDX(x)         VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_L3_MSTP_FWD_CFG  t_sz:1 ga:92160, gw:8, ra:0, gc:66, rc:1  */
#define VTSS_ANA_L3_MSTP_FWD_CFG(gi) __REG(VTSS_TO_ANA_L3,92160U,gi,8U,0U,0U,66U,1U)

#define VTSS_F_ANA_L3_MSTP_FWD_CFG_MSTP_FWD_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_ANA_L3_MSTP_FWD_CFG_MSTP_FWD_MASK    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_ANA_L3_MSTP_FWD_CFG_MSTP_FWD_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* ANA_L3_MSTP_LRN_CFG  t_sz:1 ga:92160, gw:8, ra:3, gc:66, rc:1  */
#define VTSS_ANA_L3_MSTP_LRN_CFG(gi) __REG(VTSS_TO_ANA_L3,92160U,gi,8U,0U,3U,66U,1U)

#define VTSS_F_ANA_L3_MSTP_LRN_CFG_MSTP_LRN_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_ANA_L3_MSTP_LRN_CFG_MSTP_LRN_MASK    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_ANA_L3_MSTP_LRN_CFG_MSTP_LRN_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* ANA_L3_RLEG_CTRL  t_sz:1 ga:90112, gw:16, ra:0, gc:127, rc:1  */
#define VTSS_ANA_L3_RLEG_CTRL(gi) __REG(VTSS_TO_ANA_L3,90112U,gi,16U,0U,0U,127U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_EVID(x)     VTSS_ENCODE_BITFIELD(x,19U,13U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_EVID        VTSS_ENCODE_BITMASK(19U,13U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_EVID(x)     VTSS_EXTRACT_BITFIELD(x,19U,13U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP6_STAT_IP_ONLY_ENA(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP6_STAT_IP_ONLY_ENA    VTSS_BIT(18U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP6_STAT_IP_ONLY_ENA(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP4_STAT_IP_ONLY_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP4_STAT_IP_ONLY_ENA    VTSS_BIT(17U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP4_STAT_IP_ONLY_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP6_SIP_RPF_MODE(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP6_SIP_RPF_MODE    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP6_SIP_RPF_MODE(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP4_SIP_RPF_MODE(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP4_SIP_RPF_MODE    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP4_SIP_RPF_MODE(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP6_TTL_DECR_DIS(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP6_TTL_DECR_DIS    VTSS_BIT(9U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP6_TTL_DECR_DIS(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP4_TTL_DECR_DIS(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP4_TTL_DECR_DIS    VTSS_BIT(8U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP4_TTL_DECR_DIS(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP6_UC_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP6_UC_ENA    VTSS_BIT(7U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP6_UC_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP4_UC_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP4_UC_ENA    VTSS_BIT(6U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP4_UC_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP6_MC_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP6_MC_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP6_MC_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP4_MC_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP4_MC_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP4_MC_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP6_ICMP_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP6_ICMP_REDIR_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP6_ICMP_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP4_ICMP_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP4_ICMP_REDIR_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP4_ICMP_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP6_VRID_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP6_VRID_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP6_VRID_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP4_VRID_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP4_VRID_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP4_VRID_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_VRRP_CFG  t_sz:1 ga:90112, gw:16, ra:1, gc:127, rc:4  */
#define VTSS_ANA_L3_VRRP_CFG(gi,ri) __REG(VTSS_TO_ANA_L3,90112U,gi,16U,ri,1U,127U,4U)

#define VTSS_F_ANA_L3_VRRP_CFG_RLEG_IP4_VRID(x)  VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_L3_VRRP_CFG_RLEG_IP4_VRID     VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_L3_VRRP_CFG_RLEG_IP4_VRID(x)  VTSS_EXTRACT_BITFIELD(x,0U,8U)

#define VTSS_F_ANA_L3_VRRP_CFG_RLEG_IP6_VRID(x)  VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_ANA_L3_VRRP_CFG_RLEG_IP6_VRID     VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_ANA_L3_VRRP_CFG_RLEG_IP6_VRID(x)  VTSS_EXTRACT_BITFIELD(x,8U,8U)

/* ANA_L3_VMID_MC  t_sz:1 ga:90112, gw:16, ra:5, gc:127, rc:1  */
#define VTSS_ANA_L3_VMID_MC(gi)   __REG(VTSS_TO_ANA_L3,90112U,gi,16U,0U,5U,127U,1U)

#define VTSS_F_ANA_L3_VMID_MC_RLEG_IP6_MC_DMAC_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L3_VMID_MC_RLEG_IP6_MC_DMAC_CHK_ENA    VTSS_BIT(17U)
#define VTSS_X_ANA_L3_VMID_MC_RLEG_IP6_MC_DMAC_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L3_VMID_MC_RLEG_IP4_MC_DMAC_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L3_VMID_MC_RLEG_IP4_MC_DMAC_CHK_ENA    VTSS_BIT(16U)
#define VTSS_X_ANA_L3_VMID_MC_RLEG_IP4_MC_DMAC_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L3_VMID_MC_RLEG_IP4_MC_TTL(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_L3_VMID_MC_RLEG_IP4_MC_TTL    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_L3_VMID_MC_RLEG_IP4_MC_TTL(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

#define VTSS_F_ANA_L3_VMID_MC_RLEG_IP6_MC_TTL(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_ANA_L3_VMID_MC_RLEG_IP6_MC_TTL    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_ANA_L3_VMID_MC_RLEG_IP6_MC_TTL(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

/* ANA_L3_SIP_RPF  t_sz:1 ga:90112, gw:16, ra:6, gc:127, rc:1  */
#define VTSS_ANA_L3_SIP_RPF(gi)   __REG(VTSS_TO_ANA_L3,90112U,gi,16U,0U,6U,127U,1U)

#define VTSS_F_ANA_L3_SIP_RPF_RLEG_RGID_MASK(x)  VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_L3_SIP_RPF_RLEG_RGID_MASK     VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_L3_SIP_RPF_RLEG_RGID_MASK(x)  VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_L3_MAX_LEN  t_sz:1 ga:90112, gw:16, ra:7, gc:127, rc:1  */
#define VTSS_ANA_L3_MAX_LEN(gi)   __REG(VTSS_TO_ANA_L3,90112U,gi,16U,0U,7U,127U,1U)

#define VTSS_F_ANA_L3_MAX_LEN_IP6_MAX_LEN(x)     VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_ANA_L3_MAX_LEN_IP6_MAX_LEN        VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_ANA_L3_MAX_LEN_IP6_MAX_LEN(x)     VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_ANA_L3_MAX_LEN_IP4_MAX_LEN(x)     VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_L3_MAX_LEN_IP4_MAX_LEN        VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_L3_MAX_LEN_IP4_MAX_LEN(x)     VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_L3_VMID_ENCAP  t_sz:1 ga:90112, gw:16, ra:8, gc:127, rc:1  */
#define VTSS_ANA_L3_VMID_ENCAP(gi) __REG(VTSS_TO_ANA_L3,90112U,gi,16U,0U,8U,127U,1U)

#define VTSS_F_ANA_L3_VMID_ENCAP_ENCAP_ID(x)     VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_L3_VMID_ENCAP_ENCAP_ID        VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_L3_VMID_ENCAP_ENCAP_ID(x)     VTSS_EXTRACT_BITFIELD(x,0U,8U)

#define VTSS_F_ANA_L3_VMID_ENCAP_DECAP_IP_ENCAP_TYPE(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_ANA_L3_VMID_ENCAP_DECAP_IP_ENCAP_TYPE    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_ANA_L3_VMID_ENCAP_DECAP_IP_ENCAP_TYPE(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_ANA_L3_VMID_ENCAP_DECAP_ENA(x)    VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_L3_VMID_ENCAP_DECAP_ENA       VTSS_BIT(15U)
#define VTSS_X_ANA_L3_VMID_ENCAP_DECAP_ENA(x)    VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_L3_VMID_ENCAP_DECAP_SIP_ID(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_ANA_L3_VMID_ENCAP_DECAP_SIP_ID    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_ANA_L3_VMID_ENCAP_DECAP_SIP_ID(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_ANA_L3_VMID_ENCAP_GRE_CHKSUM_SKIP(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_ANA_L3_VMID_ENCAP_GRE_CHKSUM_SKIP    VTSS_BIT(28U)
#define VTSS_X_ANA_L3_VMID_ENCAP_GRE_CHKSUM_SKIP(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

/* ANA_L3_VMID_MISC  t_sz:1 ga:90112, gw:16, ra:9, gc:127, rc:1  */
#define VTSS_ANA_L3_VMID_MISC(gi) __REG(VTSS_TO_ANA_L3,90112U,gi,16U,0U,9U,127U,1U)

#define VTSS_F_ANA_L3_VMID_MISC_IRLEG_S2_KEY_SEL_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_L3_VMID_MISC_IRLEG_S2_KEY_SEL_IDX    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_L3_VMID_MISC_IRLEG_S2_KEY_SEL_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

#define VTSS_F_ANA_L3_VMID_MISC_ERLEG_S2_KEY_SEL_IDX(x) VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_ANA_L3_VMID_MISC_ERLEG_S2_KEY_SEL_IDX    VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_ANA_L3_VMID_MISC_ERLEG_S2_KEY_SEL_IDX(x) VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_ANA_L3_VMID_MISC_RSDX(x)          VTSS_ENCODE_BITFIELD(x,16U,10U)
#define VTSS_M_ANA_L3_VMID_MISC_RSDX             VTSS_ENCODE_BITMASK(16U,10U)
#define VTSS_X_ANA_L3_VMID_MISC_RSDX(x)          VTSS_EXTRACT_BITFIELD(x,16U,10U)

/* ANA_L3_ARP_PTR_REMAP_CFG  t_sz:1 ga:92736, gw:1, ra:0, gc:64, rc:1  */
#define VTSS_ANA_L3_ARP_PTR_REMAP_CFG(gi) __REG(VTSS_TO_ANA_L3,92736U,gi,1U,0U,0U,64U,1U)

#define VTSS_F_ANA_L3_ARP_PTR_REMAP_CFG_ARP_PTR(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_ANA_L3_ARP_PTR_REMAP_CFG_ARP_PTR    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_ANA_L3_ARP_PTR_REMAP_CFG_ARP_PTR(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

#define VTSS_F_ANA_L3_ARP_PTR_REMAP_CFG_ECMP_CNT(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_ANA_L3_ARP_PTR_REMAP_CFG_ECMP_CNT    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_ANA_L3_ARP_PTR_REMAP_CFG_ECMP_CNT(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

/* ANA_L3_ARP_CFG_0  t_sz:1 ga:73728, gw:8, ra:0, gc:1024, rc:1  */
#define VTSS_ANA_L3_ARP_CFG_0(gi) __REG(VTSS_TO_ANA_L3,73728U,gi,8U,0U,0U,1024U,1U)

#define VTSS_F_ANA_L3_ARP_CFG_0_MAC_MSB(x)       VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_ANA_L3_ARP_CFG_0_MAC_MSB          VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_ANA_L3_ARP_CFG_0_MAC_MSB(x)       VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_ANA_L3_ARP_CFG_0_ARP_VMID(x)      VTSS_ENCODE_BITFIELD(x,7U,7U)
#define VTSS_M_ANA_L3_ARP_CFG_0_ARP_VMID         VTSS_ENCODE_BITMASK(7U,7U)
#define VTSS_X_ANA_L3_ARP_CFG_0_ARP_VMID(x)      VTSS_EXTRACT_BITFIELD(x,7U,7U)

#define VTSS_F_ANA_L3_ARP_CFG_0_ZERO_DMAC_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_ANA_L3_ARP_CFG_0_ZERO_DMAC_CPU_QU    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_ANA_L3_ARP_CFG_0_ZERO_DMAC_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_ANA_L3_ARP_CFG_0_SIP_RPF_ENA(x)   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_ARP_CFG_0_SIP_RPF_ENA      VTSS_BIT(3U)
#define VTSS_X_ANA_L3_ARP_CFG_0_SIP_RPF_ENA(x)   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_ARP_CFG_0_SECUR_MATCH_VMID_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_ARP_CFG_0_SECUR_MATCH_VMID_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_L3_ARP_CFG_0_SECUR_MATCH_VMID_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_ARP_CFG_0_SECUR_MATCH_MAC_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_ARP_CFG_0_SECUR_MATCH_MAC_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_ARP_CFG_0_SECUR_MATCH_MAC_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_ARP_CFG_0_ARP_ENA(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_ARP_CFG_0_ARP_ENA          VTSS_BIT(0U)
#define VTSS_X_ANA_L3_ARP_CFG_0_ARP_ENA(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_ARP_CFG_1  t_sz:1 ga:73728, gw:8, ra:1, gc:1024, rc:1  */
#define VTSS_ANA_L3_ARP_CFG_1(gi) __REG(VTSS_TO_ANA_L3,73728U,gi,8U,0U,1U,1024U,1U)

#define VTSS_F_ANA_L3_ARP_CFG_1_MAC_LSB(x)       (x)
#define VTSS_M_ANA_L3_ARP_CFG_1_MAC_LSB          0xffffffffU
#define VTSS_X_ANA_L3_ARP_CFG_1_MAC_LSB(x)       (x)


/* ANA_L3_ARP_CFG_2  t_sz:1 ga:73728, gw:8, ra:2, gc:1024, rc:1  */
#define VTSS_ANA_L3_ARP_CFG_2(gi) __REG(VTSS_TO_ANA_L3,73728U,gi,8U,0U,2U,1024U,1U)

#define VTSS_F_ANA_L3_ARP_CFG_2_L3_MAC_UPDATE_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_ARP_CFG_2_L3_MAC_UPDATE_DIS    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_ARP_CFG_2_L3_MAC_UPDATE_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_ARP_CFG_2_TTL_DECR_DIS(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_ARP_CFG_2_TTL_DECR_DIS     VTSS_BIT(0U)
#define VTSS_X_ANA_L3_ARP_CFG_2_TTL_DECR_DIS(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_ARP_ENCAP  t_sz:1 ga:73728, gw:8, ra:3, gc:1024, rc:1  */
#define VTSS_ANA_L3_ARP_ENCAP(gi) __REG(VTSS_TO_ANA_L3,73728U,gi,8U,0U,3U,1024U,1U)

#define VTSS_F_ANA_L3_ARP_ENCAP_ENCAP_ID(x)      VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_L3_ARP_ENCAP_ENCAP_ID         VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_L3_ARP_ENCAP_ENCAP_ID(x)      VTSS_EXTRACT_BITFIELD(x,0U,8U)

#define VTSS_F_ANA_L3_ARP_ENCAP_SIP_ID(x)        VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_ANA_L3_ARP_ENCAP_SIP_ID           VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_ANA_L3_ARP_ENCAP_SIP_ID(x)        VTSS_EXTRACT_BITFIELD(x,16U,8U)

/* ANA_L3_ARP_MISC  t_sz:1 ga:73728, gw:8, ra:4, gc:1024, rc:1  */
#define VTSS_ANA_L3_ARP_MISC(gi)  __REG(VTSS_TO_ANA_L3,73728U,gi,8U,0U,4U,1024U,1U)

#define VTSS_F_ANA_L3_ARP_MISC_TWAMP_ROUTING_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L3_ARP_MISC_TWAMP_ROUTING_ENA    VTSS_BIT(16U)
#define VTSS_X_ANA_L3_ARP_MISC_TWAMP_ROUTING_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L3_ARP_MISC_RSDX(x)           VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_ANA_L3_ARP_MISC_RSDX              VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_ANA_L3_ARP_MISC_RSDX(x)           VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* ANA_L3_EVMID_MASK_CFG  t_sz:1 ga:81920, gw:8, ra:0, gc:1024, rc:4  */
#define VTSS_ANA_L3_EVMID_MASK_CFG(gi,ri) __REG(VTSS_TO_ANA_L3,81920U,gi,8U,ri,0U,1024U,4U)

#define VTSS_F_ANA_L3_EVMID_MASK_CFG_EVMID_MASK(x) (x)
#define VTSS_M_ANA_L3_EVMID_MASK_CFG_EVMID_MASK    0xffffffffU
#define VTSS_X_ANA_L3_EVMID_MASK_CFG_EVMID_MASK(x) (x)


/* ANA_L3_L3MC_CTRL  t_sz:1 ga:81920, gw:8, ra:4, gc:1024, rc:1  */
#define VTSS_ANA_L3_L3MC_CTRL(gi) __REG(VTSS_TO_ANA_L3,81920U,gi,8U,0U,4U,1024U,1U)

#define VTSS_F_ANA_L3_L3MC_CTRL_L3_MAC_UPDATE_DIS(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_ANA_L3_L3MC_CTRL_L3_MAC_UPDATE_DIS    VTSS_BIT(27U)
#define VTSS_X_ANA_L3_L3MC_CTRL_L3_MAC_UPDATE_DIS(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_ANA_L3_L3MC_CTRL_TTL_DECR_DIS(x)  VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_ANA_L3_L3MC_CTRL_TTL_DECR_DIS     VTSS_BIT(26U)
#define VTSS_X_ANA_L3_L3MC_CTRL_TTL_DECR_DIS(x)  VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_ANA_L3_L3MC_CTRL_EVMID_MASK_MODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_ANA_L3_L3MC_CTRL_EVMID_MASK_MODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_ANA_L3_L3MC_CTRL_EVMID_MASK_MODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_ANA_L3_L3MC_CTRL_RPF_VMID(x)      VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_ANA_L3_L3MC_CTRL_RPF_VMID         VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_ANA_L3_L3MC_CTRL_RPF_VMID(x)      VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_ANA_L3_L3MC_CTRL_CPU_QU(x)        VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_ANA_L3_L3MC_CTRL_CPU_QU           VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_ANA_L3_L3MC_CTRL_CPU_QU(x)        VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_ANA_L3_L3MC_CTRL_CPU_REDIR_MODE(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_ANA_L3_L3MC_CTRL_CPU_REDIR_MODE    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_ANA_L3_L3MC_CTRL_CPU_REDIR_MODE(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_ANA_L3_L3MC_CTRL_RPF_CHK_ENA(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_L3MC_CTRL_RPF_CHK_ENA      VTSS_BIT(1U)
#define VTSS_X_ANA_L3_L3MC_CTRL_RPF_CHK_ENA(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_L3MC_CTRL_IPMC_TTL_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_L3MC_CTRL_IPMC_TTL_COPY_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_L3MC_CTRL_IPMC_TTL_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_L3MC_NEXT_PTR  t_sz:1 ga:81920, gw:8, ra:5, gc:1024, rc:1  */
#define VTSS_ANA_L3_L3MC_NEXT_PTR(gi) __REG(VTSS_TO_ANA_L3,81920U,gi,8U,0U,5U,1024U,1U)

#define VTSS_F_ANA_L3_L3MC_NEXT_PTR_L3MC_NEXT_PTR(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_ANA_L3_L3MC_NEXT_PTR_L3MC_NEXT_PTR    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_ANA_L3_L3MC_NEXT_PTR_L3MC_NEXT_PTR(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* ANA_L3_L3_LPM_REMAP_STICKY  t_sz:1 ga:92144, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_ANA_L3_L3_LPM_REMAP_STICKY __REG(VTSS_TO_ANA_L3,92144U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_VD2_FWD_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_VD2_FWD_FOUND_STICKY    VTSS_BIT(15U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_VD2_FWD_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_FOUND_STICKY    VTSS_BIT(14U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_ENCAP_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_ENCAP_FOUND_STICKY    VTSS_BIT(13U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_ENCAP_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_BAD_GRE_CHKSUM_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_BAD_GRE_CHKSUM_STICKY    VTSS_BIT(12U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_BAD_GRE_CHKSUM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_WRONG_IP_ENCAP_TYPE_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_WRONG_IP_ENCAP_TYPE_STICKY    VTSS_BIT(11U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_WRONG_IP_ENCAP_TYPE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_WRONG_SIP_ID_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_WRONG_SIP_ID_STICKY    VTSS_BIT(10U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_WRONG_SIP_ID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_BUT_NO_ENCAP_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_BUT_NO_ENCAP_STICKY    VTSS_BIT(9U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_BUT_NO_ENCAP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_WRONG_SIP_IP6PFX_ACTION_TYPE_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_WRONG_SIP_IP6PFX_ACTION_TYPE_STICKY    VTSS_BIT(8U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_WRONG_SIP_IP6PFX_ACTION_TYPE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_WRONG_DIP_IP6PFX_ACTION_TYPE_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_WRONG_DIP_IP6PFX_ACTION_TYPE_STICKY    VTSS_BIT(7U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_WRONG_DIP_IP6PFX_ACTION_TYPE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_SECUR_IP6_LPM_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_SECUR_IP6_LPM_FOUND_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_SECUR_IP6_LPM_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_SECUR_IP4_LPM_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_SECUR_IP4_LPM_FOUND_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_SECUR_IP4_LPM_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP6UC_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP6UC_FOUND_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP6UC_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP4UC_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP4UC_FOUND_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP4UC_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP6MC_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP6MC_FOUND_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP6MC_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP4MC_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP4MC_FOUND_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP4MC_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_VLAN_STICKY  t_sz:1 ga:92145, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_ANA_L3_VLAN_STICKY   __REG(VTSS_TO_ANA_L3,92145U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_L3_VLAN_STICKY_PORT_LRN_DENY_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L3_VLAN_STICKY_PORT_LRN_DENY_STICKY    VTSS_BIT(16U)
#define VTSS_X_ANA_L3_VLAN_STICKY_PORT_LRN_DENY_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L3_VLAN_STICKY_PORT_FWD_DENY_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_L3_VLAN_STICKY_PORT_FWD_DENY_STICKY    VTSS_BIT(15U)
#define VTSS_X_ANA_L3_VLAN_STICKY_PORT_FWD_DENY_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_L3_VLAN_STICKY_MSTP_FWD_ALLOWED_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L3_VLAN_STICKY_MSTP_FWD_ALLOWED_STICKY    VTSS_BIT(6U)
#define VTSS_X_ANA_L3_VLAN_STICKY_MSTP_FWD_ALLOWED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L3_VLAN_STICKY_MSTP_DISCARD_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L3_VLAN_STICKY_MSTP_DISCARD_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_L3_VLAN_STICKY_MSTP_DISCARD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L3_VLAN_STICKY_VLAN_LRN_DENY_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L3_VLAN_STICKY_VLAN_LRN_DENY_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_L3_VLAN_STICKY_VLAN_LRN_DENY_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L3_VLAN_STICKY_MSTP_LRN_DENY_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_VLAN_STICKY_MSTP_LRN_DENY_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_L3_VLAN_STICKY_MSTP_LRN_DENY_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_VLAN_STICKY_MSTP_LRN_ALLOWED_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_VLAN_STICKY_MSTP_LRN_ALLOWED_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_L3_VLAN_STICKY_MSTP_LRN_ALLOWED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_VLAN_STICKY_VLAN_LOOKUP_INVLD_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_VLAN_STICKY_VLAN_LOOKUP_INVLD_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_VLAN_STICKY_VLAN_LOOKUP_INVLD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_VLAN_STICKY_VLAN_IGR_FILTER_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_VLAN_STICKY_VLAN_IGR_FILTER_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_VLAN_STICKY_VLAN_IGR_FILTER_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_L3_ARP_IPMC_STICKY  t_sz:1 ga:92145, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_ANA_L3_L3_ARP_IPMC_STICKY __REG(VTSS_TO_ANA_L3,92145U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_VD0_SOF_CELL_SLOT_DIST_STICKY(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_VD0_SOF_CELL_SLOT_DIST_STICKY    VTSS_BIT(31U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_VD0_SOF_CELL_SLOT_DIST_STICKY(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_TOO_FEW_IPMC_COPIES_STICKY(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_TOO_FEW_IPMC_COPIES_STICKY    VTSS_BIT(30U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_TOO_FEW_IPMC_COPIES_STICKY(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_WRONG_SIP_LPM_ACTION_TYPE_STICKY(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_WRONG_SIP_LPM_ACTION_TYPE_STICKY    VTSS_BIT(29U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_WRONG_SIP_LPM_ACTION_TYPE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_WRONG_DIP_LPM_ACTION_TYPE_STICKY(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_WRONG_DIP_LPM_ACTION_TYPE_STICKY    VTSS_BIT(28U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_WRONG_DIP_LPM_ACTION_TYPE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_IP6_SIP_RPF_FILTER_STICKY(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_IP6_SIP_RPF_FILTER_STICKY    VTSS_BIT(27U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_IP6_SIP_RPF_FILTER_STICKY(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_IP4_SIP_RPF_FILTER_STICKY(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_IP4_SIP_RPF_FILTER_STICKY    VTSS_BIT(26U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_IP4_SIP_RPF_FILTER_STICKY(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_NO_MC_VMID_AVAIL_STICKY(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_NO_MC_VMID_AVAIL_STICKY    VTSS_BIT(25U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_NO_MC_VMID_AVAIL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_IP_MAX_LEN_EXCEEDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_IP_MAX_LEN_EXCEEDED_STICKY    VTSS_BIT(24U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_IP_MAX_LEN_EXCEEDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_ENTRY_NOT_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_ENTRY_NOT_FOUND_STICKY    VTSS_BIT(23U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_ENTRY_NOT_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_MC_LOOPED_CP_STICKY(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_MC_LOOPED_CP_STICKY    VTSS_BIT(22U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_MC_LOOPED_CP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_NO_MC_FWD_STICKY(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_NO_MC_FWD_STICKY    VTSS_BIT(21U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_NO_MC_FWD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_L3_MC_FWD_STICKY(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_L3_MC_FWD_STICKY    VTSS_BIT(20U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_L3_MC_FWD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_MC_RPF_FILTER_STICKY(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_MC_RPF_FILTER_STICKY    VTSS_BIT(19U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_MC_RPF_FILTER_STICKY(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_L2_MC_FWD_STICKY(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_L2_MC_FWD_STICKY    VTSS_BIT(18U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_L2_MC_FWD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_UC_ICMP_REDIR_STICKY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_UC_ICMP_REDIR_STICKY    VTSS_BIT(17U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_UC_ICMP_REDIR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_UC_ZERO_DMAC_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_UC_ZERO_DMAC_FOUND_STICKY    VTSS_BIT(16U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_UC_ZERO_DMAC_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_UC_TTL_FILTERING_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_UC_TTL_FILTERING_STICKY    VTSS_BIT(15U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_UC_TTL_FILTERING_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_UC_ENTRY_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_UC_ENTRY_FOUND_STICKY    VTSS_BIT(14U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_UC_ENTRY_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_TTL_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_TTL_STICKY    VTSS_BIT(13U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_TTL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP4_SIP_MATCH_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP4_SIP_MATCH_STICKY    VTSS_BIT(12U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP4_SIP_MATCH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP6_DIP_MATCH_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP6_DIP_MATCH_STICKY    VTSS_BIT(11U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP6_DIP_MATCH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP4_DIP_MATCH_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP4_DIP_MATCH_STICKY    VTSS_BIT(10U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP4_DIP_MATCH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP6_SIP_MATCH_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP6_SIP_MATCH_STICKY    VTSS_BIT(9U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP6_SIP_MATCH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_DIP_FAIL_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_DIP_FAIL_STICKY    VTSS_BIT(8U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_DIP_FAIL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_SIP_FAIL_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_SIP_FAIL_STICKY    VTSS_BIT(7U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_SIP_FAIL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_HIT_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_HIT_STICKY    VTSS_BIT(6U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_HIT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_UC_HIT_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_UC_HIT_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_UC_HIT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_IP_OPT_REDIR_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_IP_OPT_REDIR_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_IP_OPT_REDIR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_UC_IP_OPT_REDIR_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_UC_IP_OPT_REDIR_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_UC_IP_OPT_REDIR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_HDR_ERR_REDIR_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_HDR_ERR_REDIR_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_HDR_ERR_REDIR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_UC_HDR_ERR_REDIR_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_UC_HDR_ERR_REDIR_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_UC_HDR_ERR_REDIR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_NONIP_UC_REDIR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_NONIP_UC_REDIR_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_NONIP_UC_REDIR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_RLEG_STICKY_MASK  t_sz:1 ga:92800, gw:4, ra:0, gc:4, rc:1  */
#define VTSS_ANA_L3_RLEG_STICKY_MASK(gi) __REG(VTSS_TO_ANA_L3,92800U,gi,4U,0U,0U,4U,1U)

#define VTSS_F_ANA_L3_RLEG_STICKY_MASK_RLEG_UC_IP_OPT_REDIR_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L3_RLEG_STICKY_MASK_RLEG_UC_IP_OPT_REDIR_STICKY_MASK    VTSS_BIT(7U)
#define VTSS_X_ANA_L3_RLEG_STICKY_MASK_RLEG_UC_IP_OPT_REDIR_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L3_RLEG_STICKY_MASK_RLEG_UC_HIT_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L3_RLEG_STICKY_MASK_RLEG_UC_HIT_STICKY_MASK    VTSS_BIT(6U)
#define VTSS_X_ANA_L3_RLEG_STICKY_MASK_RLEG_UC_HIT_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L3_RLEG_STICKY_MASK_RLEG_UC_HDR_ERR_REDIR_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L3_RLEG_STICKY_MASK_RLEG_UC_HDR_ERR_REDIR_STICKY_MASK    VTSS_BIT(5U)
#define VTSS_X_ANA_L3_RLEG_STICKY_MASK_RLEG_UC_HDR_ERR_REDIR_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_TTL_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_TTL_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_TTL_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_IP_OPT_REDIR_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_IP_OPT_REDIR_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_IP_OPT_REDIR_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_HIT_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_HIT_STICKY_MASK    VTSS_BIT(2U)
#define VTSS_X_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_HIT_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_HDR_ERR_REDIR_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_HDR_ERR_REDIR_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_HDR_ERR_REDIR_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_RLEG_STICKY_MASK_RLEG_NONIP_UC_REDIR_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_RLEG_STICKY_MASK_RLEG_NONIP_UC_REDIR_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_RLEG_STICKY_MASK_RLEG_NONIP_UC_REDIR_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_ROUT_STICKY_MASK  t_sz:1 ga:92800, gw:4, ra:1, gc:4, rc:1  */
#define VTSS_ANA_L3_ROUT_STICKY_MASK(gi) __REG(VTSS_TO_ANA_L3,92800U,gi,4U,0U,1U,4U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_IP6_SIP_RPF_FILTER_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_IP6_SIP_RPF_FILTER_STICKY_MASK    VTSS_BIT(17U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_IP6_SIP_RPF_FILTER_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_IP4_SIP_RPF_FILTER_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_IP4_SIP_RPF_FILTER_STICKY_MASK    VTSS_BIT(16U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_IP4_SIP_RPF_FILTER_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_NO_MC_VMID_AVAIL_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_NO_MC_VMID_AVAIL_STICKY_MASK    VTSS_BIT(15U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_NO_MC_VMID_AVAIL_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_ENTRY_NOT_FOUND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_ENTRY_NOT_FOUND_STICKY_MASK    VTSS_BIT(14U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_ENTRY_NOT_FOUND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_MC_LOOPED_CP_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_MC_LOOPED_CP_STICKY_MASK    VTSS_BIT(13U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_MC_LOOPED_CP_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_UC_ZERO_DMAC_FOUND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_UC_ZERO_DMAC_FOUND_STICKY_MASK    VTSS_BIT(12U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_UC_ZERO_DMAC_FOUND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_UC_TTL_FILTERING_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_UC_TTL_FILTERING_STICKY_MASK    VTSS_BIT(11U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_UC_TTL_FILTERING_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_UC_ICMP_REDIR_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_UC_ICMP_REDIR_STICKY_MASK    VTSS_BIT(10U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_UC_ICMP_REDIR_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_UC_ENTRY_FOUND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_UC_ENTRY_FOUND_STICKY_MASK    VTSS_BIT(9U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_UC_ENTRY_FOUND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_NO_MC_FWD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_NO_MC_FWD_STICKY_MASK    VTSS_BIT(8U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_NO_MC_FWD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_L3_MC_FWD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_L3_MC_FWD_STICKY_MASK    VTSS_BIT(7U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_L3_MC_FWD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_MC_RPF_FILTER_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_MC_RPF_FILTER_STICKY_MASK    VTSS_BIT(6U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_MC_RPF_FILTER_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_L2_MC_FWD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_L2_MC_FWD_STICKY_MASK    VTSS_BIT(5U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_L2_MC_FWD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_IP_MAX_LEN_EXCEEDED_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_IP_MAX_LEN_EXCEEDED_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_IP_MAX_LEN_EXCEEDED_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_LPM_IP6UC_FOUND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_LPM_IP6UC_FOUND_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_LPM_IP6UC_FOUND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_LPM_IP4UC_FOUND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_LPM_IP4UC_FOUND_STICKY_MASK    VTSS_BIT(2U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_LPM_IP4UC_FOUND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_LPM_IP6MC_FOUND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_LPM_IP6MC_FOUND_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_LPM_IP6MC_FOUND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_LPM_IP4MC_FOUND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_LPM_IP4MC_FOUND_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_LPM_IP4MC_FOUND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_SECUR_STICKY_MASK  t_sz:1 ga:92800, gw:4, ra:2, gc:4, rc:1  */
#define VTSS_ANA_L3_SECUR_STICKY_MASK(gi) __REG(VTSS_TO_ANA_L3,92800U,gi,4U,0U,2U,4U,1U)

#define VTSS_F_ANA_L3_SECUR_STICKY_MASK_SECUR_IP6_DIP_MATCH_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L3_SECUR_STICKY_MASK_SECUR_IP6_DIP_MATCH_STICKY_MASK    VTSS_BIT(7U)
#define VTSS_X_ANA_L3_SECUR_STICKY_MASK_SECUR_IP6_DIP_MATCH_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L3_SECUR_STICKY_MASK_SECUR_IP4_SIP_MATCH_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L3_SECUR_STICKY_MASK_SECUR_IP4_SIP_MATCH_STICKY_MASK    VTSS_BIT(6U)
#define VTSS_X_ANA_L3_SECUR_STICKY_MASK_SECUR_IP4_SIP_MATCH_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L3_SECUR_STICKY_MASK_SECUR_SIP_FAIL_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L3_SECUR_STICKY_MASK_SECUR_SIP_FAIL_STICKY_MASK    VTSS_BIT(5U)
#define VTSS_X_ANA_L3_SECUR_STICKY_MASK_SECUR_SIP_FAIL_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L3_SECUR_STICKY_MASK_SECUR_IP6_SIP_MATCH_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L3_SECUR_STICKY_MASK_SECUR_IP6_SIP_MATCH_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_ANA_L3_SECUR_STICKY_MASK_SECUR_IP6_SIP_MATCH_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L3_SECUR_STICKY_MASK_SECUR_IP6_LPM_FOUND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_SECUR_STICKY_MASK_SECUR_IP6_LPM_FOUND_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_ANA_L3_SECUR_STICKY_MASK_SECUR_IP6_LPM_FOUND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_SECUR_STICKY_MASK_SECUR_IP4_DIP_MATCH_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_SECUR_STICKY_MASK_SECUR_IP4_DIP_MATCH_STICKY_MASK    VTSS_BIT(2U)
#define VTSS_X_ANA_L3_SECUR_STICKY_MASK_SECUR_IP4_DIP_MATCH_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_SECUR_STICKY_MASK_SECUR_IP4_LPM_FOUND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_SECUR_STICKY_MASK_SECUR_IP4_LPM_FOUND_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_SECUR_STICKY_MASK_SECUR_IP4_LPM_FOUND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_SECUR_STICKY_MASK_SECUR_DIP_FAIL_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_SECUR_STICKY_MASK_SECUR_DIP_FAIL_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_SECUR_STICKY_MASK_SECUR_DIP_FAIL_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_VLAN_MSTP_STICKY_MASK  t_sz:1 ga:92800, gw:4, ra:3, gc:4, rc:1  */
#define VTSS_ANA_L3_VLAN_MSTP_STICKY_MASK(gi) __REG(VTSS_TO_ANA_L3,92800U,gi,4U,0U,3U,4U,1U)

#define VTSS_F_ANA_L3_VLAN_MSTP_STICKY_MASK_PORT_LRN_DENY_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L3_VLAN_MSTP_STICKY_MASK_PORT_LRN_DENY_STICKY_MASK    VTSS_BIT(16U)
#define VTSS_X_ANA_L3_VLAN_MSTP_STICKY_MASK_PORT_LRN_DENY_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L3_VLAN_MSTP_STICKY_MASK_PORT_FWD_DENY_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_L3_VLAN_MSTP_STICKY_MASK_PORT_FWD_DENY_STICKY_MASK    VTSS_BIT(15U)
#define VTSS_X_ANA_L3_VLAN_MSTP_STICKY_MASK_PORT_FWD_DENY_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_FWD_ALLOWED_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_FWD_ALLOWED_STICKY_MASK    VTSS_BIT(6U)
#define VTSS_X_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_FWD_ALLOWED_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_DISCARD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_DISCARD_STICKY_MASK    VTSS_BIT(5U)
#define VTSS_X_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_DISCARD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L3_VLAN_MSTP_STICKY_MASK_VLAN_LRN_DENY_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L3_VLAN_MSTP_STICKY_MASK_VLAN_LRN_DENY_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_ANA_L3_VLAN_MSTP_STICKY_MASK_VLAN_LRN_DENY_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_LRN_DENY_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_LRN_DENY_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_LRN_DENY_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_LRN_ALLOWED_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_LRN_ALLOWED_STICKY_MASK    VTSS_BIT(2U)
#define VTSS_X_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_LRN_ALLOWED_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_VLAN_MSTP_STICKY_MASK_VLAN_LOOKUP_INVLD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_VLAN_MSTP_STICKY_MASK_VLAN_LOOKUP_INVLD_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_VLAN_MSTP_STICKY_MASK_VLAN_LOOKUP_INVLD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_VLAN_MSTP_STICKY_MASK_VLAN_IGR_FILTER_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_VLAN_MSTP_STICKY_MASK_VLAN_IGR_FILTER_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_VLAN_MSTP_STICKY_MASK_VLAN_IGR_FILTER_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ASM_RX_IN_BYTES_CNT  t_sz:1 ga:0, gw:128, ra:0, gc:30, rc:1  */
#define VTSS_ASM_RX_IN_BYTES_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,0U,30U,1U)

#define VTSS_F_ASM_RX_IN_BYTES_CNT_RX_IN_BYTES_CNT(x) (x)
#define VTSS_M_ASM_RX_IN_BYTES_CNT_RX_IN_BYTES_CNT    0xffffffffU
#define VTSS_X_ASM_RX_IN_BYTES_CNT_RX_IN_BYTES_CNT(x) (x)


/* ASM_RX_SYMBOL_ERR_CNT  t_sz:1 ga:0, gw:128, ra:1, gc:30, rc:1  */
#define VTSS_ASM_RX_SYMBOL_ERR_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,1U,30U,1U)

#define VTSS_F_ASM_RX_SYMBOL_ERR_CNT_RX_SYMBOL_ERR_CNT(x) (x)
#define VTSS_M_ASM_RX_SYMBOL_ERR_CNT_RX_SYMBOL_ERR_CNT    0xffffffffU
#define VTSS_X_ASM_RX_SYMBOL_ERR_CNT_RX_SYMBOL_ERR_CNT(x) (x)


/* ASM_RX_PAUSE_CNT  t_sz:1 ga:0, gw:128, ra:2, gc:30, rc:1  */
#define VTSS_ASM_RX_PAUSE_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,2U,30U,1U)

#define VTSS_F_ASM_RX_PAUSE_CNT_RX_PAUSE_CNT(x)  (x)
#define VTSS_M_ASM_RX_PAUSE_CNT_RX_PAUSE_CNT     0xffffffffU
#define VTSS_X_ASM_RX_PAUSE_CNT_RX_PAUSE_CNT(x)  (x)


/* ASM_RX_UNSUP_OPCODE_CNT  t_sz:1 ga:0, gw:128, ra:3, gc:30, rc:1  */
#define VTSS_ASM_RX_UNSUP_OPCODE_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,3U,30U,1U)

#define VTSS_F_ASM_RX_UNSUP_OPCODE_CNT_RX_UNSUP_OPCODE_CNT(x) (x)
#define VTSS_M_ASM_RX_UNSUP_OPCODE_CNT_RX_UNSUP_OPCODE_CNT    0xffffffffU
#define VTSS_X_ASM_RX_UNSUP_OPCODE_CNT_RX_UNSUP_OPCODE_CNT(x) (x)


/* ASM_RX_OK_BYTES_CNT  t_sz:1 ga:0, gw:128, ra:4, gc:30, rc:1  */
#define VTSS_ASM_RX_OK_BYTES_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,4U,30U,1U)

#define VTSS_F_ASM_RX_OK_BYTES_CNT_RX_OK_BYTES_CNT(x) (x)
#define VTSS_M_ASM_RX_OK_BYTES_CNT_RX_OK_BYTES_CNT    0xffffffffU
#define VTSS_X_ASM_RX_OK_BYTES_CNT_RX_OK_BYTES_CNT(x) (x)


/* ASM_RX_BAD_BYTES_CNT  t_sz:1 ga:0, gw:128, ra:5, gc:30, rc:1  */
#define VTSS_ASM_RX_BAD_BYTES_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,5U,30U,1U)

#define VTSS_F_ASM_RX_BAD_BYTES_CNT_RX_BAD_BYTES_CNT(x) (x)
#define VTSS_M_ASM_RX_BAD_BYTES_CNT_RX_BAD_BYTES_CNT    0xffffffffU
#define VTSS_X_ASM_RX_BAD_BYTES_CNT_RX_BAD_BYTES_CNT(x) (x)


/* ASM_RX_UC_CNT  t_sz:1 ga:0, gw:128, ra:6, gc:30, rc:1  */
#define VTSS_ASM_RX_UC_CNT(gi)    __REG(VTSS_TO_ASM,0U,gi,128U,0U,6U,30U,1U)

#define VTSS_F_ASM_RX_UC_CNT_RX_UC_CNT(x)        (x)
#define VTSS_M_ASM_RX_UC_CNT_RX_UC_CNT           0xffffffffU
#define VTSS_X_ASM_RX_UC_CNT_RX_UC_CNT(x)        (x)


/* ASM_RX_MC_CNT  t_sz:1 ga:0, gw:128, ra:7, gc:30, rc:1  */
#define VTSS_ASM_RX_MC_CNT(gi)    __REG(VTSS_TO_ASM,0U,gi,128U,0U,7U,30U,1U)

#define VTSS_F_ASM_RX_MC_CNT_RX_MC_CNT(x)        (x)
#define VTSS_M_ASM_RX_MC_CNT_RX_MC_CNT           0xffffffffU
#define VTSS_X_ASM_RX_MC_CNT_RX_MC_CNT(x)        (x)


/* ASM_RX_BC_CNT  t_sz:1 ga:0, gw:128, ra:8, gc:30, rc:1  */
#define VTSS_ASM_RX_BC_CNT(gi)    __REG(VTSS_TO_ASM,0U,gi,128U,0U,8U,30U,1U)

#define VTSS_F_ASM_RX_BC_CNT_RX_BC_CNT(x)        (x)
#define VTSS_M_ASM_RX_BC_CNT_RX_BC_CNT           0xffffffffU
#define VTSS_X_ASM_RX_BC_CNT_RX_BC_CNT(x)        (x)


/* ASM_RX_CRC_ERR_CNT  t_sz:1 ga:0, gw:128, ra:9, gc:30, rc:1  */
#define VTSS_ASM_RX_CRC_ERR_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,9U,30U,1U)

#define VTSS_F_ASM_RX_CRC_ERR_CNT_RX_CRC_ERR_CNT(x) (x)
#define VTSS_M_ASM_RX_CRC_ERR_CNT_RX_CRC_ERR_CNT    0xffffffffU
#define VTSS_X_ASM_RX_CRC_ERR_CNT_RX_CRC_ERR_CNT(x) (x)


/* ASM_RX_UNDERSIZE_CNT  t_sz:1 ga:0, gw:128, ra:10, gc:30, rc:1  */
#define VTSS_ASM_RX_UNDERSIZE_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,10U,30U,1U)

#define VTSS_F_ASM_RX_UNDERSIZE_CNT_RX_UNDERSIZE_CNT(x) (x)
#define VTSS_M_ASM_RX_UNDERSIZE_CNT_RX_UNDERSIZE_CNT    0xffffffffU
#define VTSS_X_ASM_RX_UNDERSIZE_CNT_RX_UNDERSIZE_CNT(x) (x)


/* ASM_RX_FRAGMENTS_CNT  t_sz:1 ga:0, gw:128, ra:11, gc:30, rc:1  */
#define VTSS_ASM_RX_FRAGMENTS_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,11U,30U,1U)

#define VTSS_F_ASM_RX_FRAGMENTS_CNT_RX_FRAGMENTS_CNT(x) (x)
#define VTSS_M_ASM_RX_FRAGMENTS_CNT_RX_FRAGMENTS_CNT    0xffffffffU
#define VTSS_X_ASM_RX_FRAGMENTS_CNT_RX_FRAGMENTS_CNT(x) (x)


/* ASM_RX_IN_RANGE_LEN_ERR_CNT  t_sz:1 ga:0, gw:128, ra:12, gc:30, rc:1  */
#define VTSS_ASM_RX_IN_RANGE_LEN_ERR_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,12U,30U,1U)

#define VTSS_F_ASM_RX_IN_RANGE_LEN_ERR_CNT_RX_IN_RANGE_LEN_ERR_CNT(x) (x)
#define VTSS_M_ASM_RX_IN_RANGE_LEN_ERR_CNT_RX_IN_RANGE_LEN_ERR_CNT    0xffffffffU
#define VTSS_X_ASM_RX_IN_RANGE_LEN_ERR_CNT_RX_IN_RANGE_LEN_ERR_CNT(x) (x)


/* ASM_RX_OUT_OF_RANGE_LEN_ERR_CNT  t_sz:1 ga:0, gw:128, ra:13, gc:30, rc:1  */
#define VTSS_ASM_RX_OUT_OF_RANGE_LEN_ERR_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,13U,30U,1U)

#define VTSS_F_ASM_RX_OUT_OF_RANGE_LEN_ERR_CNT_RX_OUT_OF_RANGE_LEN_ERR_CNT(x) (x)
#define VTSS_M_ASM_RX_OUT_OF_RANGE_LEN_ERR_CNT_RX_OUT_OF_RANGE_LEN_ERR_CNT    0xffffffffU
#define VTSS_X_ASM_RX_OUT_OF_RANGE_LEN_ERR_CNT_RX_OUT_OF_RANGE_LEN_ERR_CNT(x) (x)


/* ASM_RX_OVERSIZE_CNT  t_sz:1 ga:0, gw:128, ra:14, gc:30, rc:1  */
#define VTSS_ASM_RX_OVERSIZE_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,14U,30U,1U)

#define VTSS_F_ASM_RX_OVERSIZE_CNT_RX_OVERSIZE_CNT(x) (x)
#define VTSS_M_ASM_RX_OVERSIZE_CNT_RX_OVERSIZE_CNT    0xffffffffU
#define VTSS_X_ASM_RX_OVERSIZE_CNT_RX_OVERSIZE_CNT(x) (x)


/* ASM_RX_JABBERS_CNT  t_sz:1 ga:0, gw:128, ra:15, gc:30, rc:1  */
#define VTSS_ASM_RX_JABBERS_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,15U,30U,1U)

#define VTSS_F_ASM_RX_JABBERS_CNT_RX_JABBERS_CNT(x) (x)
#define VTSS_M_ASM_RX_JABBERS_CNT_RX_JABBERS_CNT    0xffffffffU
#define VTSS_X_ASM_RX_JABBERS_CNT_RX_JABBERS_CNT(x) (x)


/* ASM_RX_SIZE64_CNT  t_sz:1 ga:0, gw:128, ra:16, gc:30, rc:1  */
#define VTSS_ASM_RX_SIZE64_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,16U,30U,1U)

#define VTSS_F_ASM_RX_SIZE64_CNT_RX_SIZE64_CNT(x) (x)
#define VTSS_M_ASM_RX_SIZE64_CNT_RX_SIZE64_CNT    0xffffffffU
#define VTSS_X_ASM_RX_SIZE64_CNT_RX_SIZE64_CNT(x) (x)


/* ASM_RX_SIZE65TO127_CNT  t_sz:1 ga:0, gw:128, ra:17, gc:30, rc:1  */
#define VTSS_ASM_RX_SIZE65TO127_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,17U,30U,1U)

#define VTSS_F_ASM_RX_SIZE65TO127_CNT_RX_SIZE65TO127_CNT(x) (x)
#define VTSS_M_ASM_RX_SIZE65TO127_CNT_RX_SIZE65TO127_CNT    0xffffffffU
#define VTSS_X_ASM_RX_SIZE65TO127_CNT_RX_SIZE65TO127_CNT(x) (x)


/* ASM_RX_SIZE128TO255_CNT  t_sz:1 ga:0, gw:128, ra:18, gc:30, rc:1  */
#define VTSS_ASM_RX_SIZE128TO255_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,18U,30U,1U)

#define VTSS_F_ASM_RX_SIZE128TO255_CNT_RX_SIZE128TO255_CNT(x) (x)
#define VTSS_M_ASM_RX_SIZE128TO255_CNT_RX_SIZE128TO255_CNT    0xffffffffU
#define VTSS_X_ASM_RX_SIZE128TO255_CNT_RX_SIZE128TO255_CNT(x) (x)


/* ASM_RX_SIZE256TO511_CNT  t_sz:1 ga:0, gw:128, ra:19, gc:30, rc:1  */
#define VTSS_ASM_RX_SIZE256TO511_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,19U,30U,1U)

#define VTSS_F_ASM_RX_SIZE256TO511_CNT_RX_SIZE256TO511_CNT(x) (x)
#define VTSS_M_ASM_RX_SIZE256TO511_CNT_RX_SIZE256TO511_CNT    0xffffffffU
#define VTSS_X_ASM_RX_SIZE256TO511_CNT_RX_SIZE256TO511_CNT(x) (x)


/* ASM_RX_SIZE512TO1023_CNT  t_sz:1 ga:0, gw:128, ra:20, gc:30, rc:1  */
#define VTSS_ASM_RX_SIZE512TO1023_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,20U,30U,1U)

#define VTSS_F_ASM_RX_SIZE512TO1023_CNT_RX_SIZE512TO1023_CNT(x) (x)
#define VTSS_M_ASM_RX_SIZE512TO1023_CNT_RX_SIZE512TO1023_CNT    0xffffffffU
#define VTSS_X_ASM_RX_SIZE512TO1023_CNT_RX_SIZE512TO1023_CNT(x) (x)


/* ASM_RX_SIZE1024TO1518_CNT  t_sz:1 ga:0, gw:128, ra:21, gc:30, rc:1  */
#define VTSS_ASM_RX_SIZE1024TO1518_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,21U,30U,1U)

#define VTSS_F_ASM_RX_SIZE1024TO1518_CNT_RX_SIZE1024TO1518_CNT(x) (x)
#define VTSS_M_ASM_RX_SIZE1024TO1518_CNT_RX_SIZE1024TO1518_CNT    0xffffffffU
#define VTSS_X_ASM_RX_SIZE1024TO1518_CNT_RX_SIZE1024TO1518_CNT(x) (x)


/* ASM_RX_SIZE1519TOMAX_CNT  t_sz:1 ga:0, gw:128, ra:22, gc:30, rc:1  */
#define VTSS_ASM_RX_SIZE1519TOMAX_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,22U,30U,1U)

#define VTSS_F_ASM_RX_SIZE1519TOMAX_CNT_RX_SIZE1519TOMAX_CNT(x) (x)
#define VTSS_M_ASM_RX_SIZE1519TOMAX_CNT_RX_SIZE1519TOMAX_CNT    0xffffffffU
#define VTSS_X_ASM_RX_SIZE1519TOMAX_CNT_RX_SIZE1519TOMAX_CNT(x) (x)


/* ASM_RX_IPG_SHRINK_CNT  t_sz:1 ga:0, gw:128, ra:23, gc:30, rc:1  */
#define VTSS_ASM_RX_IPG_SHRINK_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,23U,30U,1U)

#define VTSS_F_ASM_RX_IPG_SHRINK_CNT_RX_IPG_SHRINK_CNT(x) (x)
#define VTSS_M_ASM_RX_IPG_SHRINK_CNT_RX_IPG_SHRINK_CNT    0xffffffffU
#define VTSS_X_ASM_RX_IPG_SHRINK_CNT_RX_IPG_SHRINK_CNT(x) (x)


/* ASM_TX_OUT_BYTES_CNT  t_sz:1 ga:0, gw:128, ra:24, gc:30, rc:1  */
#define VTSS_ASM_TX_OUT_BYTES_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,24U,30U,1U)

#define VTSS_F_ASM_TX_OUT_BYTES_CNT_TX_OUT_BYTES_CNT(x) (x)
#define VTSS_M_ASM_TX_OUT_BYTES_CNT_TX_OUT_BYTES_CNT    0xffffffffU
#define VTSS_X_ASM_TX_OUT_BYTES_CNT_TX_OUT_BYTES_CNT(x) (x)


/* ASM_TX_PAUSE_CNT  t_sz:1 ga:0, gw:128, ra:25, gc:30, rc:1  */
#define VTSS_ASM_TX_PAUSE_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,25U,30U,1U)

#define VTSS_F_ASM_TX_PAUSE_CNT_TX_PAUSE_CNT(x)  (x)
#define VTSS_M_ASM_TX_PAUSE_CNT_TX_PAUSE_CNT     0xffffffffU
#define VTSS_X_ASM_TX_PAUSE_CNT_TX_PAUSE_CNT(x)  (x)


/* ASM_TX_OK_BYTES_CNT  t_sz:1 ga:0, gw:128, ra:26, gc:30, rc:1  */
#define VTSS_ASM_TX_OK_BYTES_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,26U,30U,1U)

#define VTSS_F_ASM_TX_OK_BYTES_CNT_TX_OK_BYTES_CNT(x) (x)
#define VTSS_M_ASM_TX_OK_BYTES_CNT_TX_OK_BYTES_CNT    0xffffffffU
#define VTSS_X_ASM_TX_OK_BYTES_CNT_TX_OK_BYTES_CNT(x) (x)


/* ASM_TX_UC_CNT  t_sz:1 ga:0, gw:128, ra:27, gc:30, rc:1  */
#define VTSS_ASM_TX_UC_CNT(gi)    __REG(VTSS_TO_ASM,0U,gi,128U,0U,27U,30U,1U)

#define VTSS_F_ASM_TX_UC_CNT_TX_UC_CNT(x)        (x)
#define VTSS_M_ASM_TX_UC_CNT_TX_UC_CNT           0xffffffffU
#define VTSS_X_ASM_TX_UC_CNT_TX_UC_CNT(x)        (x)


/* ASM_TX_MC_CNT  t_sz:1 ga:0, gw:128, ra:28, gc:30, rc:1  */
#define VTSS_ASM_TX_MC_CNT(gi)    __REG(VTSS_TO_ASM,0U,gi,128U,0U,28U,30U,1U)

#define VTSS_F_ASM_TX_MC_CNT_TX_MC_CNT(x)        (x)
#define VTSS_M_ASM_TX_MC_CNT_TX_MC_CNT           0xffffffffU
#define VTSS_X_ASM_TX_MC_CNT_TX_MC_CNT(x)        (x)


/* ASM_TX_BC_CNT  t_sz:1 ga:0, gw:128, ra:29, gc:30, rc:1  */
#define VTSS_ASM_TX_BC_CNT(gi)    __REG(VTSS_TO_ASM,0U,gi,128U,0U,29U,30U,1U)

#define VTSS_F_ASM_TX_BC_CNT_TX_BC_CNT(x)        (x)
#define VTSS_M_ASM_TX_BC_CNT_TX_BC_CNT           0xffffffffU
#define VTSS_X_ASM_TX_BC_CNT_TX_BC_CNT(x)        (x)


/* ASM_TX_SIZE64_CNT  t_sz:1 ga:0, gw:128, ra:30, gc:30, rc:1  */
#define VTSS_ASM_TX_SIZE64_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,30U,30U,1U)

#define VTSS_F_ASM_TX_SIZE64_CNT_TX_SIZE64_CNT(x) (x)
#define VTSS_M_ASM_TX_SIZE64_CNT_TX_SIZE64_CNT    0xffffffffU
#define VTSS_X_ASM_TX_SIZE64_CNT_TX_SIZE64_CNT(x) (x)


/* ASM_TX_SIZE65TO127_CNT  t_sz:1 ga:0, gw:128, ra:31, gc:30, rc:1  */
#define VTSS_ASM_TX_SIZE65TO127_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,31U,30U,1U)

#define VTSS_F_ASM_TX_SIZE65TO127_CNT_TX_SIZE65TO127_CNT(x) (x)
#define VTSS_M_ASM_TX_SIZE65TO127_CNT_TX_SIZE65TO127_CNT    0xffffffffU
#define VTSS_X_ASM_TX_SIZE65TO127_CNT_TX_SIZE65TO127_CNT(x) (x)


/* ASM_TX_SIZE128TO255_CNT  t_sz:1 ga:0, gw:128, ra:32, gc:30, rc:1  */
#define VTSS_ASM_TX_SIZE128TO255_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,32U,30U,1U)

#define VTSS_F_ASM_TX_SIZE128TO255_CNT_TX_SIZE128TO255_CNT(x) (x)
#define VTSS_M_ASM_TX_SIZE128TO255_CNT_TX_SIZE128TO255_CNT    0xffffffffU
#define VTSS_X_ASM_TX_SIZE128TO255_CNT_TX_SIZE128TO255_CNT(x) (x)


/* ASM_TX_SIZE256TO511_CNT  t_sz:1 ga:0, gw:128, ra:33, gc:30, rc:1  */
#define VTSS_ASM_TX_SIZE256TO511_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,33U,30U,1U)

#define VTSS_F_ASM_TX_SIZE256TO511_CNT_TX_SIZE256TO511_CNT(x) (x)
#define VTSS_M_ASM_TX_SIZE256TO511_CNT_TX_SIZE256TO511_CNT    0xffffffffU
#define VTSS_X_ASM_TX_SIZE256TO511_CNT_TX_SIZE256TO511_CNT(x) (x)


/* ASM_TX_SIZE512TO1023_CNT  t_sz:1 ga:0, gw:128, ra:34, gc:30, rc:1  */
#define VTSS_ASM_TX_SIZE512TO1023_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,34U,30U,1U)

#define VTSS_F_ASM_TX_SIZE512TO1023_CNT_TX_SIZE512TO1023_CNT(x) (x)
#define VTSS_M_ASM_TX_SIZE512TO1023_CNT_TX_SIZE512TO1023_CNT    0xffffffffU
#define VTSS_X_ASM_TX_SIZE512TO1023_CNT_TX_SIZE512TO1023_CNT(x) (x)


/* ASM_TX_SIZE1024TO1518_CNT  t_sz:1 ga:0, gw:128, ra:35, gc:30, rc:1  */
#define VTSS_ASM_TX_SIZE1024TO1518_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,35U,30U,1U)

#define VTSS_F_ASM_TX_SIZE1024TO1518_CNT_TX_SIZE1024TO1518_CNT(x) (x)
#define VTSS_M_ASM_TX_SIZE1024TO1518_CNT_TX_SIZE1024TO1518_CNT    0xffffffffU
#define VTSS_X_ASM_TX_SIZE1024TO1518_CNT_TX_SIZE1024TO1518_CNT(x) (x)


/* ASM_TX_SIZE1519TOMAX_CNT  t_sz:1 ga:0, gw:128, ra:36, gc:30, rc:1  */
#define VTSS_ASM_TX_SIZE1519TOMAX_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,36U,30U,1U)

#define VTSS_F_ASM_TX_SIZE1519TOMAX_CNT_TX_SIZE1519TOMAX_CNT(x) (x)
#define VTSS_M_ASM_TX_SIZE1519TOMAX_CNT_TX_SIZE1519TOMAX_CNT    0xffffffffU
#define VTSS_X_ASM_TX_SIZE1519TOMAX_CNT_TX_SIZE1519TOMAX_CNT(x) (x)


/* ASM_RX_ALIGNMENT_LOST_CNT  t_sz:1 ga:0, gw:128, ra:37, gc:30, rc:1  */
#define VTSS_ASM_RX_ALIGNMENT_LOST_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,37U,30U,1U)

#define VTSS_F_ASM_RX_ALIGNMENT_LOST_CNT_RX_ALIGNMENT_LOST_CNT(x) (x)
#define VTSS_M_ASM_RX_ALIGNMENT_LOST_CNT_RX_ALIGNMENT_LOST_CNT    0xffffffffU
#define VTSS_X_ASM_RX_ALIGNMENT_LOST_CNT_RX_ALIGNMENT_LOST_CNT(x) (x)


/* ASM_RX_TAGGED_FRMS_CNT  t_sz:1 ga:0, gw:128, ra:38, gc:30, rc:1  */
#define VTSS_ASM_RX_TAGGED_FRMS_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,38U,30U,1U)

#define VTSS_F_ASM_RX_TAGGED_FRMS_CNT_RX_TAGGED_FRMS_CNT(x) (x)
#define VTSS_M_ASM_RX_TAGGED_FRMS_CNT_RX_TAGGED_FRMS_CNT    0xffffffffU
#define VTSS_X_ASM_RX_TAGGED_FRMS_CNT_RX_TAGGED_FRMS_CNT(x) (x)


/* ASM_RX_UNTAGGED_FRMS_CNT  t_sz:1 ga:0, gw:128, ra:39, gc:30, rc:1  */
#define VTSS_ASM_RX_UNTAGGED_FRMS_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,39U,30U,1U)

#define VTSS_F_ASM_RX_UNTAGGED_FRMS_CNT_RX_UNTAGGED_FRMS_CNT(x) (x)
#define VTSS_M_ASM_RX_UNTAGGED_FRMS_CNT_RX_UNTAGGED_FRMS_CNT    0xffffffffU
#define VTSS_X_ASM_RX_UNTAGGED_FRMS_CNT_RX_UNTAGGED_FRMS_CNT(x) (x)


/* ASM_TX_TAGGED_FRMS_CNT  t_sz:1 ga:0, gw:128, ra:40, gc:30, rc:1  */
#define VTSS_ASM_TX_TAGGED_FRMS_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,40U,30U,1U)

#define VTSS_F_ASM_TX_TAGGED_FRMS_CNT_TX_TAGGED_FRMS_CNT(x) (x)
#define VTSS_M_ASM_TX_TAGGED_FRMS_CNT_TX_TAGGED_FRMS_CNT    0xffffffffU
#define VTSS_X_ASM_TX_TAGGED_FRMS_CNT_TX_TAGGED_FRMS_CNT(x) (x)


/* ASM_TX_UNTAGGED_FRMS_CNT  t_sz:1 ga:0, gw:128, ra:41, gc:30, rc:1  */
#define VTSS_ASM_TX_UNTAGGED_FRMS_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,41U,30U,1U)

#define VTSS_F_ASM_TX_UNTAGGED_FRMS_CNT_TX_UNTAGGED_FRMS_CNT(x) (x)
#define VTSS_M_ASM_TX_UNTAGGED_FRMS_CNT_TX_UNTAGGED_FRMS_CNT    0xffffffffU
#define VTSS_X_ASM_TX_UNTAGGED_FRMS_CNT_TX_UNTAGGED_FRMS_CNT(x) (x)


/* ASM_PMAC_RX_SYMBOL_ERR_CNT  t_sz:1 ga:0, gw:128, ra:42, gc:30, rc:1  */
#define VTSS_ASM_PMAC_RX_SYMBOL_ERR_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,42U,30U,1U)

#define VTSS_F_ASM_PMAC_RX_SYMBOL_ERR_CNT_PMAC_RX_SYMBOL_ERR_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_SYMBOL_ERR_CNT_PMAC_RX_SYMBOL_ERR_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_SYMBOL_ERR_CNT_PMAC_RX_SYMBOL_ERR_CNT(x) (x)


/* ASM_PMAC_RX_PAUSE_CNT  t_sz:1 ga:0, gw:128, ra:43, gc:30, rc:1  */
#define VTSS_ASM_PMAC_RX_PAUSE_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,43U,30U,1U)

#define VTSS_F_ASM_PMAC_RX_PAUSE_CNT_PMAC_RX_PAUSE_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_PAUSE_CNT_PMAC_RX_PAUSE_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_PAUSE_CNT_PMAC_RX_PAUSE_CNT(x) (x)


/* ASM_PMAC_RX_UNSUP_OPCODE_CNT  t_sz:1 ga:0, gw:128, ra:44, gc:30, rc:1  */
#define VTSS_ASM_PMAC_RX_UNSUP_OPCODE_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,44U,30U,1U)

#define VTSS_F_ASM_PMAC_RX_UNSUP_OPCODE_CNT_PMAC_RX_UNSUP_OPCODE_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_UNSUP_OPCODE_CNT_PMAC_RX_UNSUP_OPCODE_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_UNSUP_OPCODE_CNT_PMAC_RX_UNSUP_OPCODE_CNT(x) (x)


/* ASM_PMAC_RX_OK_BYTES_CNT  t_sz:1 ga:0, gw:128, ra:45, gc:30, rc:1  */
#define VTSS_ASM_PMAC_RX_OK_BYTES_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,45U,30U,1U)

#define VTSS_F_ASM_PMAC_RX_OK_BYTES_CNT_PMAC_RX_OK_BYTES_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_OK_BYTES_CNT_PMAC_RX_OK_BYTES_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_OK_BYTES_CNT_PMAC_RX_OK_BYTES_CNT(x) (x)


/* ASM_PMAC_RX_BAD_BYTES_CNT  t_sz:1 ga:0, gw:128, ra:46, gc:30, rc:1  */
#define VTSS_ASM_PMAC_RX_BAD_BYTES_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,46U,30U,1U)

#define VTSS_F_ASM_PMAC_RX_BAD_BYTES_CNT_PMAC_RX_BAD_BYTES_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_BAD_BYTES_CNT_PMAC_RX_BAD_BYTES_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_BAD_BYTES_CNT_PMAC_RX_BAD_BYTES_CNT(x) (x)


/* ASM_PMAC_RX_UC_CNT  t_sz:1 ga:0, gw:128, ra:47, gc:30, rc:1  */
#define VTSS_ASM_PMAC_RX_UC_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,47U,30U,1U)

#define VTSS_F_ASM_PMAC_RX_UC_CNT_PMAC_RX_UC_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_UC_CNT_PMAC_RX_UC_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_UC_CNT_PMAC_RX_UC_CNT(x) (x)


/* ASM_PMAC_RX_MC_CNT  t_sz:1 ga:0, gw:128, ra:48, gc:30, rc:1  */
#define VTSS_ASM_PMAC_RX_MC_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,48U,30U,1U)

#define VTSS_F_ASM_PMAC_RX_MC_CNT_PMAC_RX_MC_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_MC_CNT_PMAC_RX_MC_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_MC_CNT_PMAC_RX_MC_CNT(x) (x)


/* ASM_PMAC_RX_BC_CNT  t_sz:1 ga:0, gw:128, ra:49, gc:30, rc:1  */
#define VTSS_ASM_PMAC_RX_BC_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,49U,30U,1U)

#define VTSS_F_ASM_PMAC_RX_BC_CNT_PMAC_RX_BC_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_BC_CNT_PMAC_RX_BC_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_BC_CNT_PMAC_RX_BC_CNT(x) (x)


/* ASM_PMAC_RX_CRC_ERR_CNT  t_sz:1 ga:0, gw:128, ra:50, gc:30, rc:1  */
#define VTSS_ASM_PMAC_RX_CRC_ERR_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,50U,30U,1U)

#define VTSS_F_ASM_PMAC_RX_CRC_ERR_CNT_PMAC_RX_CRC_ERR_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_CRC_ERR_CNT_PMAC_RX_CRC_ERR_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_CRC_ERR_CNT_PMAC_RX_CRC_ERR_CNT(x) (x)


/* ASM_PMAC_RX_UNDERSIZE_CNT  t_sz:1 ga:0, gw:128, ra:51, gc:30, rc:1  */
#define VTSS_ASM_PMAC_RX_UNDERSIZE_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,51U,30U,1U)

#define VTSS_F_ASM_PMAC_RX_UNDERSIZE_CNT_PMAC_RX_UNDERSIZE_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_UNDERSIZE_CNT_PMAC_RX_UNDERSIZE_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_UNDERSIZE_CNT_PMAC_RX_UNDERSIZE_CNT(x) (x)


/* ASM_PMAC_RX_FRAGMENTS_CNT  t_sz:1 ga:0, gw:128, ra:52, gc:30, rc:1  */
#define VTSS_ASM_PMAC_RX_FRAGMENTS_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,52U,30U,1U)

#define VTSS_F_ASM_PMAC_RX_FRAGMENTS_CNT_PMAC_RX_FRAGMENTS_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_FRAGMENTS_CNT_PMAC_RX_FRAGMENTS_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_FRAGMENTS_CNT_PMAC_RX_FRAGMENTS_CNT(x) (x)


/* ASM_PMAC_RX_IN_RANGE_LEN_ERR_CNT  t_sz:1 ga:0, gw:128, ra:53, gc:30, rc:1  */
#define VTSS_ASM_PMAC_RX_IN_RANGE_LEN_ERR_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,53U,30U,1U)

#define VTSS_F_ASM_PMAC_RX_IN_RANGE_LEN_ERR_CNT_PMAC_RX_IN_RANGE_LEN_ERR_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_IN_RANGE_LEN_ERR_CNT_PMAC_RX_IN_RANGE_LEN_ERR_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_IN_RANGE_LEN_ERR_CNT_PMAC_RX_IN_RANGE_LEN_ERR_CNT(x) (x)


/* ASM_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT  t_sz:1 ga:0, gw:128, ra:54, gc:30, rc:1  */
#define VTSS_ASM_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,54U,30U,1U)

#define VTSS_F_ASM_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT(x) (x)


/* ASM_PMAC_RX_OVERSIZE_CNT  t_sz:1 ga:0, gw:128, ra:55, gc:30, rc:1  */
#define VTSS_ASM_PMAC_RX_OVERSIZE_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,55U,30U,1U)

#define VTSS_F_ASM_PMAC_RX_OVERSIZE_CNT_PMAC_RX_OVERSIZE_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_OVERSIZE_CNT_PMAC_RX_OVERSIZE_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_OVERSIZE_CNT_PMAC_RX_OVERSIZE_CNT(x) (x)


/* ASM_PMAC_RX_JABBERS_CNT  t_sz:1 ga:0, gw:128, ra:56, gc:30, rc:1  */
#define VTSS_ASM_PMAC_RX_JABBERS_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,56U,30U,1U)

#define VTSS_F_ASM_PMAC_RX_JABBERS_CNT_PMAC_RX_JABBERS_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_JABBERS_CNT_PMAC_RX_JABBERS_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_JABBERS_CNT_PMAC_RX_JABBERS_CNT(x) (x)


/* ASM_PMAC_RX_SIZE64_CNT  t_sz:1 ga:0, gw:128, ra:57, gc:30, rc:1  */
#define VTSS_ASM_PMAC_RX_SIZE64_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,57U,30U,1U)

#define VTSS_F_ASM_PMAC_RX_SIZE64_CNT_PMAC_RX_SIZE64_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_SIZE64_CNT_PMAC_RX_SIZE64_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_SIZE64_CNT_PMAC_RX_SIZE64_CNT(x) (x)


/* ASM_PMAC_RX_SIZE65TO127_CNT  t_sz:1 ga:0, gw:128, ra:58, gc:30, rc:1  */
#define VTSS_ASM_PMAC_RX_SIZE65TO127_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,58U,30U,1U)

#define VTSS_F_ASM_PMAC_RX_SIZE65TO127_CNT_PMAC_RX_SIZE65TO127_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_SIZE65TO127_CNT_PMAC_RX_SIZE65TO127_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_SIZE65TO127_CNT_PMAC_RX_SIZE65TO127_CNT(x) (x)


/* ASM_PMAC_RX_SIZE128TO255_CNT  t_sz:1 ga:0, gw:128, ra:59, gc:30, rc:1  */
#define VTSS_ASM_PMAC_RX_SIZE128TO255_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,59U,30U,1U)

#define VTSS_F_ASM_PMAC_RX_SIZE128TO255_CNT_PMAC_RX_SIZE128TO255_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_SIZE128TO255_CNT_PMAC_RX_SIZE128TO255_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_SIZE128TO255_CNT_PMAC_RX_SIZE128TO255_CNT(x) (x)


/* ASM_PMAC_RX_SIZE256TO511_CNT  t_sz:1 ga:0, gw:128, ra:60, gc:30, rc:1  */
#define VTSS_ASM_PMAC_RX_SIZE256TO511_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,60U,30U,1U)

#define VTSS_F_ASM_PMAC_RX_SIZE256TO511_CNT_PMAC_RX_SIZE256TO511_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_SIZE256TO511_CNT_PMAC_RX_SIZE256TO511_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_SIZE256TO511_CNT_PMAC_RX_SIZE256TO511_CNT(x) (x)


/* ASM_PMAC_RX_SIZE512TO1023_CNT  t_sz:1 ga:0, gw:128, ra:61, gc:30, rc:1  */
#define VTSS_ASM_PMAC_RX_SIZE512TO1023_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,61U,30U,1U)

#define VTSS_F_ASM_PMAC_RX_SIZE512TO1023_CNT_PMAC_RX_SIZE512TO1023_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_SIZE512TO1023_CNT_PMAC_RX_SIZE512TO1023_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_SIZE512TO1023_CNT_PMAC_RX_SIZE512TO1023_CNT(x) (x)


/* ASM_PMAC_RX_SIZE1024TO1518_CNT  t_sz:1 ga:0, gw:128, ra:62, gc:30, rc:1  */
#define VTSS_ASM_PMAC_RX_SIZE1024TO1518_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,62U,30U,1U)

#define VTSS_F_ASM_PMAC_RX_SIZE1024TO1518_CNT_PMAC_RX_SIZE1024TO1518_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_SIZE1024TO1518_CNT_PMAC_RX_SIZE1024TO1518_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_SIZE1024TO1518_CNT_PMAC_RX_SIZE1024TO1518_CNT(x) (x)


/* ASM_PMAC_RX_SIZE1519TOMAX_CNT  t_sz:1 ga:0, gw:128, ra:63, gc:30, rc:1  */
#define VTSS_ASM_PMAC_RX_SIZE1519TOMAX_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,63U,30U,1U)

#define VTSS_F_ASM_PMAC_RX_SIZE1519TOMAX_CNT_PMAC_RX_SIZE1519TOMAX_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_SIZE1519TOMAX_CNT_PMAC_RX_SIZE1519TOMAX_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_SIZE1519TOMAX_CNT_PMAC_RX_SIZE1519TOMAX_CNT(x) (x)


/* ASM_PMAC_TX_PAUSE_CNT  t_sz:1 ga:0, gw:128, ra:64, gc:30, rc:1  */
#define VTSS_ASM_PMAC_TX_PAUSE_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,64U,30U,1U)

#define VTSS_F_ASM_PMAC_TX_PAUSE_CNT_PMAC_TX_PAUSE_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_PAUSE_CNT_PMAC_TX_PAUSE_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_PAUSE_CNT_PMAC_TX_PAUSE_CNT(x) (x)


/* ASM_PMAC_TX_OK_BYTES_CNT  t_sz:1 ga:0, gw:128, ra:65, gc:30, rc:1  */
#define VTSS_ASM_PMAC_TX_OK_BYTES_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,65U,30U,1U)

#define VTSS_F_ASM_PMAC_TX_OK_BYTES_CNT_PMAC_TX_OK_BYTES_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_OK_BYTES_CNT_PMAC_TX_OK_BYTES_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_OK_BYTES_CNT_PMAC_TX_OK_BYTES_CNT(x) (x)


/* ASM_PMAC_TX_UC_CNT  t_sz:1 ga:0, gw:128, ra:66, gc:30, rc:1  */
#define VTSS_ASM_PMAC_TX_UC_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,66U,30U,1U)

#define VTSS_F_ASM_PMAC_TX_UC_CNT_PMAC_TX_UC_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_UC_CNT_PMAC_TX_UC_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_UC_CNT_PMAC_TX_UC_CNT(x) (x)


/* ASM_PMAC_TX_MC_CNT  t_sz:1 ga:0, gw:128, ra:67, gc:30, rc:1  */
#define VTSS_ASM_PMAC_TX_MC_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,67U,30U,1U)

#define VTSS_F_ASM_PMAC_TX_MC_CNT_PMAC_TX_MC_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_MC_CNT_PMAC_TX_MC_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_MC_CNT_PMAC_TX_MC_CNT(x) (x)


/* ASM_PMAC_TX_BC_CNT  t_sz:1 ga:0, gw:128, ra:68, gc:30, rc:1  */
#define VTSS_ASM_PMAC_TX_BC_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,68U,30U,1U)

#define VTSS_F_ASM_PMAC_TX_BC_CNT_PMAC_TX_BC_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_BC_CNT_PMAC_TX_BC_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_BC_CNT_PMAC_TX_BC_CNT(x) (x)


/* ASM_PMAC_TX_SIZE64_CNT  t_sz:1 ga:0, gw:128, ra:69, gc:30, rc:1  */
#define VTSS_ASM_PMAC_TX_SIZE64_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,69U,30U,1U)

#define VTSS_F_ASM_PMAC_TX_SIZE64_CNT_PMAC_TX_SIZE64_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_SIZE64_CNT_PMAC_TX_SIZE64_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_SIZE64_CNT_PMAC_TX_SIZE64_CNT(x) (x)


/* ASM_PMAC_TX_SIZE65TO127_CNT  t_sz:1 ga:0, gw:128, ra:70, gc:30, rc:1  */
#define VTSS_ASM_PMAC_TX_SIZE65TO127_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,70U,30U,1U)

#define VTSS_F_ASM_PMAC_TX_SIZE65TO127_CNT_PMAC_TX_SIZE65TO127_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_SIZE65TO127_CNT_PMAC_TX_SIZE65TO127_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_SIZE65TO127_CNT_PMAC_TX_SIZE65TO127_CNT(x) (x)


/* ASM_PMAC_TX_SIZE128TO255_CNT  t_sz:1 ga:0, gw:128, ra:71, gc:30, rc:1  */
#define VTSS_ASM_PMAC_TX_SIZE128TO255_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,71U,30U,1U)

#define VTSS_F_ASM_PMAC_TX_SIZE128TO255_CNT_PMAC_TX_SIZE128TO255_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_SIZE128TO255_CNT_PMAC_TX_SIZE128TO255_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_SIZE128TO255_CNT_PMAC_TX_SIZE128TO255_CNT(x) (x)


/* ASM_PMAC_TX_SIZE256TO511_CNT  t_sz:1 ga:0, gw:128, ra:72, gc:30, rc:1  */
#define VTSS_ASM_PMAC_TX_SIZE256TO511_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,72U,30U,1U)

#define VTSS_F_ASM_PMAC_TX_SIZE256TO511_CNT_PMAC_TX_SIZE256TO511_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_SIZE256TO511_CNT_PMAC_TX_SIZE256TO511_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_SIZE256TO511_CNT_PMAC_TX_SIZE256TO511_CNT(x) (x)


/* ASM_PMAC_TX_SIZE512TO1023_CNT  t_sz:1 ga:0, gw:128, ra:73, gc:30, rc:1  */
#define VTSS_ASM_PMAC_TX_SIZE512TO1023_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,73U,30U,1U)

#define VTSS_F_ASM_PMAC_TX_SIZE512TO1023_CNT_PMAC_TX_SIZE512TO1023_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_SIZE512TO1023_CNT_PMAC_TX_SIZE512TO1023_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_SIZE512TO1023_CNT_PMAC_TX_SIZE512TO1023_CNT(x) (x)


/* ASM_PMAC_TX_SIZE1024TO1518_CNT  t_sz:1 ga:0, gw:128, ra:74, gc:30, rc:1  */
#define VTSS_ASM_PMAC_TX_SIZE1024TO1518_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,74U,30U,1U)

#define VTSS_F_ASM_PMAC_TX_SIZE1024TO1518_CNT_PMAC_TX_SIZE1024TO1518_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_SIZE1024TO1518_CNT_PMAC_TX_SIZE1024TO1518_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_SIZE1024TO1518_CNT_PMAC_TX_SIZE1024TO1518_CNT(x) (x)


/* ASM_PMAC_TX_SIZE1519TOMAX_CNT  t_sz:1 ga:0, gw:128, ra:75, gc:30, rc:1  */
#define VTSS_ASM_PMAC_TX_SIZE1519TOMAX_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,75U,30U,1U)

#define VTSS_F_ASM_PMAC_TX_SIZE1519TOMAX_CNT_PMAC_TX_SIZE1519TOMAX_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_SIZE1519TOMAX_CNT_PMAC_TX_SIZE1519TOMAX_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_SIZE1519TOMAX_CNT_PMAC_TX_SIZE1519TOMAX_CNT(x) (x)


/* ASM_PMAC_RX_ALIGNMENT_LOST_CNT  t_sz:1 ga:0, gw:128, ra:76, gc:30, rc:1  */
#define VTSS_ASM_PMAC_RX_ALIGNMENT_LOST_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,76U,30U,1U)

#define VTSS_F_ASM_PMAC_RX_ALIGNMENT_LOST_CNT_PMAC_RX_ALIGNMENT_LOST_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_ALIGNMENT_LOST_CNT_PMAC_RX_ALIGNMENT_LOST_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_ALIGNMENT_LOST_CNT_PMAC_RX_ALIGNMENT_LOST_CNT(x) (x)


/* ASM_MM_RX_ASSEMBLY_ERR_CNT  t_sz:1 ga:0, gw:128, ra:77, gc:30, rc:1  */
#define VTSS_ASM_MM_RX_ASSEMBLY_ERR_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,77U,30U,1U)

#define VTSS_F_ASM_MM_RX_ASSEMBLY_ERR_CNT_MM_RX_ASSEMBLY_ERR_CNT(x) (x)
#define VTSS_M_ASM_MM_RX_ASSEMBLY_ERR_CNT_MM_RX_ASSEMBLY_ERR_CNT    0xffffffffU
#define VTSS_X_ASM_MM_RX_ASSEMBLY_ERR_CNT_MM_RX_ASSEMBLY_ERR_CNT(x) (x)


/* ASM_MM_RX_SMD_ERR_CNT  t_sz:1 ga:0, gw:128, ra:78, gc:30, rc:1  */
#define VTSS_ASM_MM_RX_SMD_ERR_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,78U,30U,1U)

#define VTSS_F_ASM_MM_RX_SMD_ERR_CNT_MM_RX_SMD_ERR_CNT(x) (x)
#define VTSS_M_ASM_MM_RX_SMD_ERR_CNT_MM_RX_SMD_ERR_CNT    0xffffffffU
#define VTSS_X_ASM_MM_RX_SMD_ERR_CNT_MM_RX_SMD_ERR_CNT(x) (x)


/* ASM_MM_RX_ASSEMBLY_OK_CNT  t_sz:1 ga:0, gw:128, ra:79, gc:30, rc:1  */
#define VTSS_ASM_MM_RX_ASSEMBLY_OK_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,79U,30U,1U)

#define VTSS_F_ASM_MM_RX_ASSEMBLY_OK_CNT_MM_RX_ASSEMBLY_OK_CNT(x) (x)
#define VTSS_M_ASM_MM_RX_ASSEMBLY_OK_CNT_MM_RX_ASSEMBLY_OK_CNT    0xffffffffU
#define VTSS_X_ASM_MM_RX_ASSEMBLY_OK_CNT_MM_RX_ASSEMBLY_OK_CNT(x) (x)


/* ASM_MM_RX_MERGE_FRAG_CNT  t_sz:1 ga:0, gw:128, ra:80, gc:30, rc:1  */
#define VTSS_ASM_MM_RX_MERGE_FRAG_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,80U,30U,1U)

#define VTSS_F_ASM_MM_RX_MERGE_FRAG_CNT_MM_RX_MERGE_FRAG_CNT(x) (x)
#define VTSS_M_ASM_MM_RX_MERGE_FRAG_CNT_MM_RX_MERGE_FRAG_CNT    0xffffffffU
#define VTSS_X_ASM_MM_RX_MERGE_FRAG_CNT_MM_RX_MERGE_FRAG_CNT(x) (x)


/* ASM_MM_TX_PFRAGMENT_CNT  t_sz:1 ga:0, gw:128, ra:81, gc:30, rc:1  */
#define VTSS_ASM_MM_TX_PFRAGMENT_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,81U,30U,1U)

#define VTSS_F_ASM_MM_TX_PFRAGMENT_CNT_MM_TX_PFRAGMENT_CNT(x) (x)
#define VTSS_M_ASM_MM_TX_PFRAGMENT_CNT_MM_TX_PFRAGMENT_CNT    0xffffffffU
#define VTSS_X_ASM_MM_TX_PFRAGMENT_CNT_MM_TX_PFRAGMENT_CNT(x) (x)


/* ASM_TX_MULTI_COLL_CNT  t_sz:1 ga:0, gw:128, ra:82, gc:30, rc:1  */
#define VTSS_ASM_TX_MULTI_COLL_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,82U,30U,1U)

#define VTSS_F_ASM_TX_MULTI_COLL_CNT_TX_MULTI_COLL_CNT(x) (x)
#define VTSS_M_ASM_TX_MULTI_COLL_CNT_TX_MULTI_COLL_CNT    0xffffffffU
#define VTSS_X_ASM_TX_MULTI_COLL_CNT_TX_MULTI_COLL_CNT(x) (x)


/* ASM_TX_LATE_COLL_CNT  t_sz:1 ga:0, gw:128, ra:83, gc:30, rc:1  */
#define VTSS_ASM_TX_LATE_COLL_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,83U,30U,1U)

#define VTSS_F_ASM_TX_LATE_COLL_CNT_TX_LATE_COLL_CNT(x) (x)
#define VTSS_M_ASM_TX_LATE_COLL_CNT_TX_LATE_COLL_CNT    0xffffffffU
#define VTSS_X_ASM_TX_LATE_COLL_CNT_TX_LATE_COLL_CNT(x) (x)


/* ASM_TX_XCOLL_CNT  t_sz:1 ga:0, gw:128, ra:84, gc:30, rc:1  */
#define VTSS_ASM_TX_XCOLL_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,84U,30U,1U)

#define VTSS_F_ASM_TX_XCOLL_CNT_TX_XCOLL_CNT(x)  (x)
#define VTSS_M_ASM_TX_XCOLL_CNT_TX_XCOLL_CNT     0xffffffffU
#define VTSS_X_ASM_TX_XCOLL_CNT_TX_XCOLL_CNT(x)  (x)


/* ASM_TX_DEFER_CNT  t_sz:1 ga:0, gw:128, ra:85, gc:30, rc:1  */
#define VTSS_ASM_TX_DEFER_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,85U,30U,1U)

#define VTSS_F_ASM_TX_DEFER_CNT_TX_DEFER_CNT(x)  (x)
#define VTSS_M_ASM_TX_DEFER_CNT_TX_DEFER_CNT     0xffffffffU
#define VTSS_X_ASM_TX_DEFER_CNT_TX_DEFER_CNT(x)  (x)


/* ASM_TX_XDEFER_CNT  t_sz:1 ga:0, gw:128, ra:86, gc:30, rc:1  */
#define VTSS_ASM_TX_XDEFER_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,86U,30U,1U)

#define VTSS_F_ASM_TX_XDEFER_CNT_TX_XDEFER_CNT(x) (x)
#define VTSS_M_ASM_TX_XDEFER_CNT_TX_XDEFER_CNT    0xffffffffU
#define VTSS_X_ASM_TX_XDEFER_CNT_TX_XDEFER_CNT(x) (x)


/* ASM_TX_BACKOFF1_CNT  t_sz:1 ga:0, gw:128, ra:87, gc:30, rc:1  */
#define VTSS_ASM_TX_BACKOFF1_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,87U,30U,1U)

#define VTSS_F_ASM_TX_BACKOFF1_CNT_TX_BACKOFF1_CNT(x) (x)
#define VTSS_M_ASM_TX_BACKOFF1_CNT_TX_BACKOFF1_CNT    0xffffffffU
#define VTSS_X_ASM_TX_BACKOFF1_CNT_TX_BACKOFF1_CNT(x) (x)


/* ASM_TX_CSENSE_CNT  t_sz:1 ga:0, gw:128, ra:88, gc:30, rc:1  */
#define VTSS_ASM_TX_CSENSE_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,88U,30U,1U)

#define VTSS_F_ASM_TX_CSENSE_CNT_TX_CSENSE_CNT(x) (x)
#define VTSS_M_ASM_TX_CSENSE_CNT_TX_CSENSE_CNT    0xffffffffU
#define VTSS_X_ASM_TX_CSENSE_CNT_TX_CSENSE_CNT(x) (x)


/* ASM_RX_IN_BYTES_MSB_CNT  t_sz:1 ga:0, gw:128, ra:89, gc:30, rc:1  */
#define VTSS_ASM_RX_IN_BYTES_MSB_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,89U,30U,1U)

#define VTSS_F_ASM_RX_IN_BYTES_MSB_CNT_RX_IN_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ASM_RX_IN_BYTES_MSB_CNT_RX_IN_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ASM_RX_IN_BYTES_MSB_CNT_RX_IN_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ASM_RX_OK_BYTES_MSB_CNT  t_sz:1 ga:0, gw:128, ra:90, gc:30, rc:1  */
#define VTSS_ASM_RX_OK_BYTES_MSB_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,90U,30U,1U)

#define VTSS_F_ASM_RX_OK_BYTES_MSB_CNT_RX_OK_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ASM_RX_OK_BYTES_MSB_CNT_RX_OK_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ASM_RX_OK_BYTES_MSB_CNT_RX_OK_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ASM_PMAC_RX_OK_BYTES_MSB_CNT  t_sz:1 ga:0, gw:128, ra:91, gc:30, rc:1  */
#define VTSS_ASM_PMAC_RX_OK_BYTES_MSB_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,91U,30U,1U)

#define VTSS_F_ASM_PMAC_RX_OK_BYTES_MSB_CNT_PMAC_RX_OK_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ASM_PMAC_RX_OK_BYTES_MSB_CNT_PMAC_RX_OK_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ASM_PMAC_RX_OK_BYTES_MSB_CNT_PMAC_RX_OK_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ASM_RX_BAD_BYTES_MSB_CNT  t_sz:1 ga:0, gw:128, ra:92, gc:30, rc:1  */
#define VTSS_ASM_RX_BAD_BYTES_MSB_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,92U,30U,1U)

#define VTSS_F_ASM_RX_BAD_BYTES_MSB_CNT_RX_BAD_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ASM_RX_BAD_BYTES_MSB_CNT_RX_BAD_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ASM_RX_BAD_BYTES_MSB_CNT_RX_BAD_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ASM_PMAC_RX_BAD_BYTES_MSB_CNT  t_sz:1 ga:0, gw:128, ra:93, gc:30, rc:1  */
#define VTSS_ASM_PMAC_RX_BAD_BYTES_MSB_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,93U,30U,1U)

#define VTSS_F_ASM_PMAC_RX_BAD_BYTES_MSB_CNT_PMAC_RX_BAD_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ASM_PMAC_RX_BAD_BYTES_MSB_CNT_PMAC_RX_BAD_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ASM_PMAC_RX_BAD_BYTES_MSB_CNT_PMAC_RX_BAD_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ASM_TX_OUT_BYTES_MSB_CNT  t_sz:1 ga:0, gw:128, ra:94, gc:30, rc:1  */
#define VTSS_ASM_TX_OUT_BYTES_MSB_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,94U,30U,1U)

#define VTSS_F_ASM_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ASM_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ASM_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ASM_TX_OK_BYTES_MSB_CNT  t_sz:1 ga:0, gw:128, ra:95, gc:30, rc:1  */
#define VTSS_ASM_TX_OK_BYTES_MSB_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,95U,30U,1U)

#define VTSS_F_ASM_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ASM_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ASM_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ASM_PMAC_TX_OK_BYTES_MSB_CNT  t_sz:1 ga:0, gw:128, ra:96, gc:30, rc:1  */
#define VTSS_ASM_PMAC_TX_OK_BYTES_MSB_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,96U,30U,1U)

#define VTSS_F_ASM_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ASM_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ASM_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ASM_RX_SYNC_LOST_ERR_CNT  t_sz:1 ga:0, gw:128, ra:97, gc:30, rc:1  */
#define VTSS_ASM_RX_SYNC_LOST_ERR_CNT(gi) __REG(VTSS_TO_ASM,0U,gi,128U,0U,97U,30U,1U)

#define VTSS_F_ASM_RX_SYNC_LOST_ERR_CNT_RX_SYNC_LOST_ERR_CNT(x) (x)
#define VTSS_M_ASM_RX_SYNC_LOST_ERR_CNT_RX_SYNC_LOST_ERR_CNT    0xffffffffU
#define VTSS_X_ASM_RX_SYNC_LOST_ERR_CNT_RX_SYNC_LOST_ERR_CNT(x) (x)


/* ASM_STAT_CFG  t_sz:1 ga:4576, gw:273, ra:0, gc:1, rc:1  */
#define VTSS_ASM_STAT_CFG         __REG(VTSS_TO_ASM,4576U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ASM_STAT_CFG_STAT_CNT_CLR_SHOT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ASM_STAT_CFG_STAT_CNT_CLR_SHOT    VTSS_BIT(0U)
#define VTSS_X_ASM_STAT_CFG_STAT_CNT_CLR_SHOT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ASM_MAC_ADDR_HIGH_CFG  t_sz:1 ga:4576, gw:273, ra:1, gc:1, rc:32  */
#define VTSS_ASM_MAC_ADDR_HIGH_CFG(ri) __REG(VTSS_TO_ASM,4576U,0U,0U,ri,1U,1U,32U)

#define VTSS_F_ASM_MAC_ADDR_HIGH_CFG_MAC_ADDR_HIGH(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_ASM_MAC_ADDR_HIGH_CFG_MAC_ADDR_HIGH    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_ASM_MAC_ADDR_HIGH_CFG_MAC_ADDR_HIGH(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* ASM_MAC_ADDR_LOW_CFG  t_sz:1 ga:4576, gw:273, ra:68, gc:1, rc:32  */
#define VTSS_ASM_MAC_ADDR_LOW_CFG(ri) __REG(VTSS_TO_ASM,4576U,0U,0U,ri,68U,1U,32U)

#define VTSS_F_ASM_MAC_ADDR_LOW_CFG_MAC_ADDR_LOW(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_ASM_MAC_ADDR_LOW_CFG_MAC_ADDR_LOW    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_ASM_MAC_ADDR_LOW_CFG_MAC_ADDR_LOW(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* ASM_PORT_CFG  t_sz:1 ga:4576, gw:273, ra:135, gc:1, rc:32  */
#define VTSS_ASM_PORT_CFG(ri)     __REG(VTSS_TO_ASM,4576U,0U,0U,ri,135U,1U,32U)

#define VTSS_F_ASM_PORT_CFG_RB_ENA(x)            VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ASM_PORT_CFG_RB_ENA               VTSS_BIT(13U)
#define VTSS_X_ASM_PORT_CFG_RB_ENA(x)            VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ASM_PORT_CFG_CSC_STAT_DIS(x)      VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ASM_PORT_CFG_CSC_STAT_DIS         VTSS_BIT(12U)
#define VTSS_X_ASM_PORT_CFG_CSC_STAT_DIS(x)      VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ASM_PORT_CFG_HIH_AFTER_PREAMBLE_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ASM_PORT_CFG_HIH_AFTER_PREAMBLE_ENA    VTSS_BIT(11U)
#define VTSS_X_ASM_PORT_CFG_HIH_AFTER_PREAMBLE_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ASM_PORT_CFG_IGN_TAXI_ABORT_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ASM_PORT_CFG_IGN_TAXI_ABORT_ENA    VTSS_BIT(10U)
#define VTSS_X_ASM_PORT_CFG_IGN_TAXI_ABORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ASM_PORT_CFG_NO_PREAMBLE_ENA(x)   VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ASM_PORT_CFG_NO_PREAMBLE_ENA      VTSS_BIT(9U)
#define VTSS_X_ASM_PORT_CFG_NO_PREAMBLE_ENA(x)   VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ASM_PORT_CFG_SKIP_PREAMBLE_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ASM_PORT_CFG_SKIP_PREAMBLE_ENA    VTSS_BIT(8U)
#define VTSS_X_ASM_PORT_CFG_SKIP_PREAMBLE_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ASM_PORT_CFG_FRM_AGING_DIS(x)     VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ASM_PORT_CFG_FRM_AGING_DIS        VTSS_BIT(7U)
#define VTSS_X_ASM_PORT_CFG_FRM_AGING_DIS(x)     VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ASM_PORT_CFG_PAD_ENA(x)           VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ASM_PORT_CFG_PAD_ENA              VTSS_BIT(6U)
#define VTSS_X_ASM_PORT_CFG_PAD_ENA(x)           VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ASM_PORT_CFG_INJ_DISCARD_CFG(x)   VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_ASM_PORT_CFG_INJ_DISCARD_CFG      VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_ASM_PORT_CFG_INJ_DISCARD_CFG(x)   VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_ASM_PORT_CFG_INJ_FORMAT_CFG(x)    VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_ASM_PORT_CFG_INJ_FORMAT_CFG       VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_ASM_PORT_CFG_INJ_FORMAT_CFG(x)    VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_ASM_PORT_CFG_VSTAX2_AWR_ENA(x)    VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ASM_PORT_CFG_VSTAX2_AWR_ENA       VTSS_BIT(1U)
#define VTSS_X_ASM_PORT_CFG_VSTAX2_AWR_ENA(x)    VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ASM_PORT_CFG_PFRM_FLUSH(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ASM_PORT_CFG_PFRM_FLUSH           VTSS_BIT(0U)
#define VTSS_X_ASM_PORT_CFG_PFRM_FLUSH(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ASM_CPU_FC_CFG  t_sz:1 ga:4576, gw:273, ra:202, gc:1, rc:1  */
#define VTSS_ASM_CPU_FC_CFG       __REG(VTSS_TO_ASM,4576U,0U,0U,0U,202U,1U,1U)

#define VTSS_F_ASM_CPU_FC_CFG_CPU_FC_WM(x)       VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_ASM_CPU_FC_CFG_CPU_FC_WM          VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_ASM_CPU_FC_CFG_CPU_FC_WM(x)       VTSS_EXTRACT_BITFIELD(x,1U,2U)

/* ASM_PAUSE_CFG  t_sz:1 ga:4576, gw:273, ra:203, gc:1, rc:32  */
#define VTSS_ASM_PAUSE_CFG(ri)    __REG(VTSS_TO_ASM,4576U,0U,0U,ri,203U,1U,32U)

#define VTSS_F_ASM_PAUSE_CFG_ABORT_PAUSE_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ASM_PAUSE_CFG_ABORT_PAUSE_ENA     VTSS_BIT(0U)
#define VTSS_X_ASM_PAUSE_CFG_ABORT_PAUSE_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_ASM_PAUSE_CFG_ABORT_CTRL_ENA(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ASM_PAUSE_CFG_ABORT_CTRL_ENA      VTSS_BIT(1U)
#define VTSS_X_ASM_PAUSE_CFG_ABORT_CTRL_ENA(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* ASM_INJ_VLAN_CFG  t_sz:1 ga:4576, gw:273, ra:270, gc:1, rc:1  */
#define VTSS_ASM_INJ_VLAN_CFG     __REG(VTSS_TO_ASM,4576U,0U,0U,0U,270U,1U,1U)

#define VTSS_F_ASM_INJ_VLAN_CFG_INJ_VID_CFG(x)   VTSS_ENCODE_BITFIELD(x,16U,12U)
#define VTSS_M_ASM_INJ_VLAN_CFG_INJ_VID_CFG      VTSS_ENCODE_BITMASK(16U,12U)
#define VTSS_X_ASM_INJ_VLAN_CFG_INJ_VID_CFG(x)   VTSS_EXTRACT_BITFIELD(x,16U,12U)

#define VTSS_F_ASM_INJ_VLAN_CFG_INJ_TPID_CFG(x)  VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ASM_INJ_VLAN_CFG_INJ_TPID_CFG     VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ASM_INJ_VLAN_CFG_INJ_TPID_CFG(x)  VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ASM_TIME_TICK_CFG  t_sz:1 ga:4576, gw:273, ra:271, gc:1, rc:1  */
#define VTSS_ASM_TIME_TICK_CFG    __REG(VTSS_TO_ASM,4576U,0U,0U,0U,271U,1U,1U)

#define VTSS_F_ASM_TIME_TICK_CFG_TIME_TICK_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,23U)
#define VTSS_M_ASM_TIME_TICK_CFG_TIME_TICK_VAL    VTSS_ENCODE_BITMASK(0U,23U)
#define VTSS_X_ASM_TIME_TICK_CFG_TIME_TICK_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,23U)

/* ASM_FIFO_FULL_WM_CFG  t_sz:1 ga:4576, gw:273, ra:272, gc:1, rc:1  */
#define VTSS_ASM_FIFO_FULL_WM_CFG __REG(VTSS_TO_ASM,4576U,0U,0U,0U,272U,1U,1U)

#define VTSS_F_ASM_FIFO_FULL_WM_CFG_STOP_WM_EOF(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_ASM_FIFO_FULL_WM_CFG_STOP_WM_EOF    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_ASM_FIFO_FULL_WM_CFG_STOP_WM_EOF(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_ASM_FIFO_FULL_WM_CFG_STOP_WM_ALL(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ASM_FIFO_FULL_WM_CFG_STOP_WM_ALL    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ASM_FIFO_FULL_WM_CFG_STOP_WM_ALL(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ASM_DBG_CFG  t_sz:1 ga:3840, gw:20, ra:0, gc:1, rc:1  */
#define VTSS_ASM_DBG_CFG          __REG(VTSS_TO_ASM,3840U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ASM_DBG_CFG_IDLE_TO_VD(x)         VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ASM_DBG_CFG_IDLE_TO_VD            VTSS_BIT(2U)
#define VTSS_X_ASM_DBG_CFG_IDLE_TO_VD(x)         VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ASM_DBG_CFG_FIFO_RST(x)           VTSS_ENCODE_BITFIELD(x,3U,6U)
#define VTSS_M_ASM_DBG_CFG_FIFO_RST              VTSS_ENCODE_BITMASK(3U,6U)
#define VTSS_X_ASM_DBG_CFG_FIFO_RST(x)           VTSS_EXTRACT_BITFIELD(x,3U,6U)

#define VTSS_F_ASM_DBG_CFG_CELL_BUS_DIS(x)       VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ASM_DBG_CFG_CELL_BUS_DIS          VTSS_BIT(1U)
#define VTSS_X_ASM_DBG_CFG_CELL_BUS_DIS(x)       VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ASM_DBG_CFG_ABORT_DIS(x)          VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ASM_DBG_CFG_ABORT_DIS             VTSS_BIT(0U)
#define VTSS_X_ASM_DBG_CFG_ABORT_DIS(x)          VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ASM_ERR_STICKY  t_sz:1 ga:3840, gw:20, ra:1, gc:1, rc:6  */
#define VTSS_ASM_ERR_STICKY(ri)   __REG(VTSS_TO_ASM,3840U,0U,0U,ri,1U,1U,6U)

#define VTSS_F_ASM_ERR_STICKY_CALENDAR_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ASM_ERR_STICKY_CALENDAR_STICKY    VTSS_BIT(7U)
#define VTSS_X_ASM_ERR_STICKY_CALENDAR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ASM_ERR_STICKY_UNUSED_BYTES_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ASM_ERR_STICKY_UNUSED_BYTES_STICKY    VTSS_BIT(6U)
#define VTSS_X_ASM_ERR_STICKY_UNUSED_BYTES_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ASM_ERR_STICKY_FRAGMENT_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ASM_ERR_STICKY_FRAGMENT_STICKY    VTSS_BIT(5U)
#define VTSS_X_ASM_ERR_STICKY_FRAGMENT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ASM_ERR_STICKY_MISSING_EOF_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ASM_ERR_STICKY_MISSING_EOF_STICKY    VTSS_BIT(4U)
#define VTSS_X_ASM_ERR_STICKY_MISSING_EOF_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ASM_ERR_STICKY_INVLD_ABORT_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ASM_ERR_STICKY_INVLD_ABORT_STICKY    VTSS_BIT(3U)
#define VTSS_X_ASM_ERR_STICKY_INVLD_ABORT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ASM_ERR_STICKY_MISSING_SOF_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ASM_ERR_STICKY_MISSING_SOF_STICKY    VTSS_BIT(2U)
#define VTSS_X_ASM_ERR_STICKY_MISSING_SOF_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ASM_ERR_STICKY_MAIN_SM_INTRN_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ASM_ERR_STICKY_MAIN_SM_INTRN_ERR_STICKY    VTSS_BIT(1U)
#define VTSS_X_ASM_ERR_STICKY_MAIN_SM_INTRN_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ASM_ERR_STICKY_MAIN_SM_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ASM_ERR_STICKY_MAIN_SM_OFLW_STICKY    VTSS_BIT(0U)
#define VTSS_X_ASM_ERR_STICKY_MAIN_SM_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_ASM_ERR_STICKY_MAIN_SM_UFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ASM_ERR_STICKY_MAIN_SM_UFLW_STICKY    VTSS_BIT(8U)
#define VTSS_X_ASM_ERR_STICKY_MAIN_SM_UFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

/* ASM_PRE_CNT_OFLW_STICKY  t_sz:1 ga:3840, gw:20, ra:10, gc:1, rc:1  */
#define VTSS_ASM_PRE_CNT_OFLW_STICKY __REG(VTSS_TO_ASM,3840U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_ASM_PRE_CNT_OFLW_STICKY_UNSUP_OPCODE_PRE_CNT_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ASM_PRE_CNT_OFLW_STICKY_UNSUP_OPCODE_PRE_CNT_OFLW_STICKY    VTSS_BIT(1U)
#define VTSS_X_ASM_PRE_CNT_OFLW_STICKY_UNSUP_OPCODE_PRE_CNT_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ASM_PRE_CNT_OFLW_STICKY_PAUSE_FRM_PRE_CNT_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ASM_PRE_CNT_OFLW_STICKY_PAUSE_FRM_PRE_CNT_OFLW_STICKY    VTSS_BIT(0U)
#define VTSS_X_ASM_PRE_CNT_OFLW_STICKY_PAUSE_FRM_PRE_CNT_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ASM_CELLBUF_STAT  t_sz:1 ga:3840, gw:20, ra:11, gc:1, rc:6  */
#define VTSS_ASM_CELLBUF_STAT(ri) __REG(VTSS_TO_ASM,3840U,0U,0U,ri,11U,1U,6U)

#define VTSS_F_ASM_CELLBUF_STAT_CELLBUF_CNT(x)   VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_ASM_CELLBUF_STAT_CELLBUF_CNT      VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_ASM_CELLBUF_STAT_CELLBUF_CNT(x)   VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* ASM_PORT_STICKY  t_sz:1 ga:3860, gw:32, ra:0, gc:1, rc:32  */
#define VTSS_ASM_PORT_STICKY(ri)  __REG(VTSS_TO_ASM,3860U,0U,0U,ri,0U,1U,32U)

#define VTSS_F_ASM_PORT_STICKY_IFH_PREFIX_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ASM_PORT_STICKY_IFH_PREFIX_ERR_STICKY    VTSS_BIT(1U)
#define VTSS_X_ASM_PORT_STICKY_IFH_PREFIX_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ASM_PORT_STICKY_FRM_AGING_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ASM_PORT_STICKY_FRM_AGING_STICKY    VTSS_BIT(0U)
#define VTSS_X_ASM_PORT_STICKY_FRM_AGING_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ASM_PFC_CFG  t_sz:1 ga:4096, gw:16, ra:0, gc:30, rc:1  */
#define VTSS_ASM_PFC_CFG(gi)      __REG(VTSS_TO_ASM,4096U,gi,16U,0U,0U,30U,1U)

#define VTSS_F_ASM_PFC_CFG_RX_PFC_ENA(x)         VTSS_ENCODE_BITFIELD(x,3U,8U)
#define VTSS_M_ASM_PFC_CFG_RX_PFC_ENA            VTSS_ENCODE_BITMASK(3U,8U)
#define VTSS_X_ASM_PFC_CFG_RX_PFC_ENA(x)         VTSS_EXTRACT_BITFIELD(x,3U,8U)

#define VTSS_F_ASM_PFC_CFG_FC_LINK_SPEED(x)      VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ASM_PFC_CFG_FC_LINK_SPEED         VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ASM_PFC_CFG_FC_LINK_SPEED(x)      VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ASM_PFC_TIMER  t_sz:1 ga:4096, gw:16, ra:1, gc:30, rc:8  */
#define VTSS_ASM_PFC_TIMER(gi,ri) __REG(VTSS_TO_ASM,4096U,gi,16U,ri,1U,30U,8U)

#define VTSS_F_ASM_PFC_TIMER_PFC_TIMER_VAL(x)    VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ASM_PFC_TIMER_PFC_TIMER_VAL       VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ASM_PFC_TIMER_PFC_TIMER_VAL(x)    VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ASM_PFC_TIMER_MAX  t_sz:1 ga:3892, gw:7, ra:0, gc:1, rc:7  */
#define VTSS_ASM_PFC_TIMER_MAX(ri) __REG(VTSS_TO_ASM,3892U,0U,0U,ri,0U,1U,7U)

#define VTSS_F_ASM_PFC_TIMER_MAX_PFC_TIMER_MAX(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_ASM_PFC_TIMER_MAX_PFC_TIMER_MAX    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_ASM_PFC_TIMER_MAX_PFC_TIMER_MAX(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* ASM_VD_FC_WM  t_sz:1 ga:3899, gw:3, ra:0, gc:1, rc:3  */
#define VTSS_ASM_VD_FC_WM(ri)     __REG(VTSS_TO_ASM,3899U,0U,0U,ri,0U,1U,3U)

#define VTSS_F_ASM_VD_FC_WM_VD_FC_WM(x)          VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_ASM_VD_FC_WM_VD_FC_WM             VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_ASM_VD_FC_WM_VD_FC_WM(x)          VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* ASM_LBK_AGING_DIS  t_sz:1 ga:3902, gw:9, ra:0, gc:1, rc:3  */
#define VTSS_ASM_LBK_AGING_DIS(ri) __REG(VTSS_TO_ASM,3902U,0U,0U,ri,0U,1U,3U)

#define VTSS_F_ASM_LBK_AGING_DIS_LBK_AGING_DIS(x) (x)
#define VTSS_M_ASM_LBK_AGING_DIS_LBK_AGING_DIS    0xffffffffU
#define VTSS_X_ASM_LBK_AGING_DIS_LBK_AGING_DIS(x) (x)


/* ASM_LBK_FIFO_CFG  t_sz:1 ga:3902, gw:9, ra:5, gc:1, rc:4  */
#define VTSS_ASM_LBK_FIFO_CFG(ri) __REG(VTSS_TO_ASM,3902U,0U,0U,ri,5U,1U,4U)

#define VTSS_F_ASM_LBK_FIFO_CFG_FIFO_FLUSH(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ASM_LBK_FIFO_CFG_FIFO_FLUSH       VTSS_BIT(0U)
#define VTSS_X_ASM_LBK_FIFO_CFG_FIFO_FLUSH(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ASM_LBK_OVFLW_STICKY  t_sz:1 ga:3911, gw:10, ra:0, gc:1, rc:3  */
#define VTSS_ASM_LBK_OVFLW_STICKY(ri) __REG(VTSS_TO_ASM,3911U,0U,0U,ri,0U,1U,3U)

#define VTSS_F_ASM_LBK_OVFLW_STICKY_LBK_OVFLW_STICKY(x) (x)
#define VTSS_M_ASM_LBK_OVFLW_STICKY_LBK_OVFLW_STICKY    0xffffffffU
#define VTSS_X_ASM_LBK_OVFLW_STICKY_LBK_OVFLW_STICKY(x) (x)


/* ASM_LBK_AGING_STICKY  t_sz:1 ga:3911, gw:10, ra:5, gc:1, rc:3  */
#define VTSS_ASM_LBK_AGING_STICKY(ri) __REG(VTSS_TO_ASM,3911U,0U,0U,ri,5U,1U,3U)

#define VTSS_F_ASM_LBK_AGING_STICKY_LBK_AGING_STICKY(x) (x)
#define VTSS_M_ASM_LBK_AGING_STICKY_LBK_AGING_STICKY    0xffffffffU
#define VTSS_X_ASM_LBK_AGING_STICKY_LBK_AGING_STICKY(x) (x)


/* ASM_RAM_INIT  t_sz:1 ga:3921, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_ASM_RAM_INIT         __REG(VTSS_TO_ASM,3921U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ASM_RAM_INIT_RAM_TEST_OPT(x)      VTSS_ENCODE_BITFIELD(x,2U,3U)
#define VTSS_M_ASM_RAM_INIT_RAM_TEST_OPT         VTSS_ENCODE_BITMASK(2U,3U)
#define VTSS_X_ASM_RAM_INIT_RAM_TEST_OPT(x)      VTSS_EXTRACT_BITFIELD(x,2U,3U)

#define VTSS_F_ASM_RAM_INIT_RAM_INIT(x)          VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ASM_RAM_INIT_RAM_INIT             VTSS_BIT(1U)
#define VTSS_X_ASM_RAM_INIT_RAM_INIT(x)          VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ASM_RAM_INIT_RAM_CFG_HOOK(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ASM_RAM_INIT_RAM_CFG_HOOK         VTSS_BIT(0U)
#define VTSS_X_ASM_RAM_INIT_RAM_CFG_HOOK(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ASM_CM_ADDR  t_sz:1 ga:3922, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_ASM_CM_ADDR          __REG(VTSS_TO_ASM,3922U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ASM_CM_ADDR_CM_ADDR(x)            (x)
#define VTSS_M_ASM_CM_ADDR_CM_ADDR               0xffffffffU
#define VTSS_X_ASM_CM_ADDR_CM_ADDR(x)            (x)


/* ASM_CM_DATA_WR  t_sz:1 ga:3922, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_ASM_CM_DATA_WR       __REG(VTSS_TO_ASM,3922U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ASM_CM_DATA_WR_CM_DATA_WR(x)      (x)
#define VTSS_M_ASM_CM_DATA_WR_CM_DATA_WR         0xffffffffU
#define VTSS_X_ASM_CM_DATA_WR_CM_DATA_WR(x)      (x)


/* ASM_CM_DATA_RD  t_sz:1 ga:3922, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_ASM_CM_DATA_RD       __REG(VTSS_TO_ASM,3922U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_ASM_CM_DATA_RD_CM_DATA_RD(x)      (x)
#define VTSS_M_ASM_CM_DATA_RD_CM_DATA_RD         0xffffffffU
#define VTSS_X_ASM_CM_DATA_RD_CM_DATA_RD(x)      (x)


/* ASM_CM_OP  t_sz:1 ga:3922, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_ASM_CM_OP            __REG(VTSS_TO_ASM,3922U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_ASM_CM_OP_CM_OP(x)                VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ASM_CM_OP_CM_OP                   VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ASM_CM_OP_CM_OP(x)                VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* CHIP_TOP_SJTAG_MUX_CTRL  t_sz:1 ga:0, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_CHIP_TOP_SJTAG_MUX_CTRL __REG(VTSS_TO_CHIP_TOP,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CHIP_TOP_SJTAG_MUX_CTRL_HOLD_SET(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CHIP_TOP_SJTAG_MUX_CTRL_HOLD_SET    VTSS_BIT(2U)
#define VTSS_X_CHIP_TOP_SJTAG_MUX_CTRL_HOLD_SET(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CHIP_TOP_SJTAG_MUX_CTRL_HOLD_CLR(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CHIP_TOP_SJTAG_MUX_CTRL_HOLD_CLR    VTSS_BIT(1U)
#define VTSS_X_CHIP_TOP_SJTAG_MUX_CTRL_HOLD_CLR(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CHIP_TOP_SJTAG_MUX_CTRL_HOLD_STAT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CHIP_TOP_SJTAG_MUX_CTRL_HOLD_STAT    VTSS_BIT(0U)
#define VTSS_X_CHIP_TOP_SJTAG_MUX_CTRL_HOLD_STAT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CHIP_TOP_RESET_CFG  t_sz:1 ga:1, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_CHIP_TOP_RESET_CFG   __REG(VTSS_TO_CHIP_TOP,1U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CHIP_TOP_RESET_CFG_POWER_GOOD_STATUS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CHIP_TOP_RESET_CFG_POWER_GOOD_STATUS    VTSS_BIT(2U)
#define VTSS_X_CHIP_TOP_RESET_CFG_POWER_GOOD_STATUS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CHIP_TOP_RESET_CFG_OV_RST_ENA(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CHIP_TOP_RESET_CFG_OV_RST_ENA     VTSS_BIT(1U)
#define VTSS_X_CHIP_TOP_RESET_CFG_OV_RST_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CHIP_TOP_RESET_CFG_UV_RST_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CHIP_TOP_RESET_CFG_UV_RST_ENA     VTSS_BIT(0U)
#define VTSS_X_CHIP_TOP_RESET_CFG_UV_RST_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CHIP_TOP_MBIST_STAT  t_sz:1 ga:2, gw:21, ra:0, gc:1, rc:1  */
#define VTSS_CHIP_TOP_MBIST_STAT  __REG(VTSS_TO_CHIP_TOP,2U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CHIP_TOP_MBIST_STAT_MBIST_PASS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CHIP_TOP_MBIST_STAT_MBIST_PASS    VTSS_BIT(2U)
#define VTSS_X_CHIP_TOP_MBIST_STAT_MBIST_PASS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CHIP_TOP_MBIST_STAT_MBIST_DONE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CHIP_TOP_MBIST_STAT_MBIST_DONE    VTSS_BIT(1U)
#define VTSS_X_CHIP_TOP_MBIST_STAT_MBIST_DONE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CHIP_TOP_MBIST_STAT_MBIST_TIMED_OUT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CHIP_TOP_MBIST_STAT_MBIST_TIMED_OUT    VTSS_BIT(0U)
#define VTSS_X_CHIP_TOP_MBIST_STAT_MBIST_TIMED_OUT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CHIP_TOP_RB_MBIST_PASS  t_sz:1 ga:2, gw:21, ra:1, gc:1, rc:1  */
#define VTSS_CHIP_TOP_RB_MBIST_PASS __REG(VTSS_TO_CHIP_TOP,2U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_CHIP_TOP_RB_MBIST_PASS_RB_MBIST_PASS(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_CHIP_TOP_RB_MBIST_PASS_RB_MBIST_PASS    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_CHIP_TOP_RB_MBIST_PASS_RB_MBIST_PASS(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* CHIP_TOP_RB_MBIST_DONE  t_sz:1 ga:2, gw:21, ra:2, gc:1, rc:1  */
#define VTSS_CHIP_TOP_RB_MBIST_DONE __REG(VTSS_TO_CHIP_TOP,2U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_CHIP_TOP_RB_MBIST_DONE_RB_MBIST_DONE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_CHIP_TOP_RB_MBIST_DONE_RB_MBIST_DONE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_CHIP_TOP_RB_MBIST_DONE_RB_MBIST_DONE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* CHIP_TOP_ASM_MBIST_PASS  t_sz:1 ga:2, gw:21, ra:3, gc:1, rc:1  */
#define VTSS_CHIP_TOP_ASM_MBIST_PASS __REG(VTSS_TO_CHIP_TOP,2U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_CHIP_TOP_ASM_MBIST_PASS_ASM_MBIST_PASS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CHIP_TOP_ASM_MBIST_PASS_ASM_MBIST_PASS    VTSS_BIT(0U)
#define VTSS_X_CHIP_TOP_ASM_MBIST_PASS_ASM_MBIST_PASS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CHIP_TOP_ASM_MBIST_DONE  t_sz:1 ga:2, gw:21, ra:4, gc:1, rc:1  */
#define VTSS_CHIP_TOP_ASM_MBIST_DONE __REG(VTSS_TO_CHIP_TOP,2U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_CHIP_TOP_ASM_MBIST_DONE_ASM_MBIST_DONE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CHIP_TOP_ASM_MBIST_DONE_ASM_MBIST_DONE    VTSS_BIT(0U)
#define VTSS_X_CHIP_TOP_ASM_MBIST_DONE_ASM_MBIST_DONE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CHIP_TOP_QSYS_MBIST_PASS  t_sz:1 ga:2, gw:21, ra:5, gc:1, rc:1  */
#define VTSS_CHIP_TOP_QSYS_MBIST_PASS __REG(VTSS_TO_CHIP_TOP,2U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_CHIP_TOP_QSYS_MBIST_PASS_QSYS_MBIST_PASS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CHIP_TOP_QSYS_MBIST_PASS_QSYS_MBIST_PASS    VTSS_BIT(0U)
#define VTSS_X_CHIP_TOP_QSYS_MBIST_PASS_QSYS_MBIST_PASS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CHIP_TOP_QSYS_MBIST_DONE  t_sz:1 ga:2, gw:21, ra:6, gc:1, rc:1  */
#define VTSS_CHIP_TOP_QSYS_MBIST_DONE __REG(VTSS_TO_CHIP_TOP,2U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_CHIP_TOP_QSYS_MBIST_DONE_QSYS_MBIST_DONE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CHIP_TOP_QSYS_MBIST_DONE_QSYS_MBIST_DONE    VTSS_BIT(0U)
#define VTSS_X_CHIP_TOP_QSYS_MBIST_DONE_QSYS_MBIST_DONE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CHIP_TOP_PMEM_MBIST_PASS  t_sz:1 ga:2, gw:21, ra:7, gc:1, rc:1  */
#define VTSS_CHIP_TOP_PMEM_MBIST_PASS __REG(VTSS_TO_CHIP_TOP,2U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_CHIP_TOP_PMEM_MBIST_PASS_PMEM_MBIST_PASS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CHIP_TOP_PMEM_MBIST_PASS_PMEM_MBIST_PASS    VTSS_BIT(0U)
#define VTSS_X_CHIP_TOP_PMEM_MBIST_PASS_PMEM_MBIST_PASS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CHIP_TOP_PMEM_MBIST_DONE  t_sz:1 ga:2, gw:21, ra:8, gc:1, rc:1  */
#define VTSS_CHIP_TOP_PMEM_MBIST_DONE __REG(VTSS_TO_CHIP_TOP,2U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_CHIP_TOP_PMEM_MBIST_DONE_PMEM_MBIST_DONE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CHIP_TOP_PMEM_MBIST_DONE_PMEM_MBIST_DONE    VTSS_BIT(0U)
#define VTSS_X_CHIP_TOP_PMEM_MBIST_DONE_PMEM_MBIST_DONE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CHIP_TOP_VCAP_MBIST_PASS  t_sz:1 ga:2, gw:21, ra:9, gc:1, rc:1  */
#define VTSS_CHIP_TOP_VCAP_MBIST_PASS __REG(VTSS_TO_CHIP_TOP,2U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_CHIP_TOP_VCAP_MBIST_PASS_VCAP_MBIST_PASS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CHIP_TOP_VCAP_MBIST_PASS_VCAP_MBIST_PASS    VTSS_BIT(0U)
#define VTSS_X_CHIP_TOP_VCAP_MBIST_PASS_VCAP_MBIST_PASS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CHIP_TOP_VCAP_MBIST_DONE  t_sz:1 ga:2, gw:21, ra:10, gc:1, rc:1  */
#define VTSS_CHIP_TOP_VCAP_MBIST_DONE __REG(VTSS_TO_CHIP_TOP,2U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_CHIP_TOP_VCAP_MBIST_DONE_VCAP_MBIST_DONE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CHIP_TOP_VCAP_MBIST_DONE_VCAP_MBIST_DONE    VTSS_BIT(0U)
#define VTSS_X_CHIP_TOP_VCAP_MBIST_DONE_VCAP_MBIST_DONE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CHIP_TOP_ANA_CL32_MBIST_PASS  t_sz:1 ga:2, gw:21, ra:11, gc:1, rc:1  */
#define VTSS_CHIP_TOP_ANA_CL32_MBIST_PASS __REG(VTSS_TO_CHIP_TOP,2U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_CHIP_TOP_ANA_CL32_MBIST_PASS_ANA_CL32_MBIST_PASS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CHIP_TOP_ANA_CL32_MBIST_PASS_ANA_CL32_MBIST_PASS    VTSS_BIT(0U)
#define VTSS_X_CHIP_TOP_ANA_CL32_MBIST_PASS_ANA_CL32_MBIST_PASS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CHIP_TOP_ANA_CL32_MBIST_DONE  t_sz:1 ga:2, gw:21, ra:12, gc:1, rc:1  */
#define VTSS_CHIP_TOP_ANA_CL32_MBIST_DONE __REG(VTSS_TO_CHIP_TOP,2U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_CHIP_TOP_ANA_CL32_MBIST_DONE_ANA_CL32_MBIST_DONE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CHIP_TOP_ANA_CL32_MBIST_DONE_ANA_CL32_MBIST_DONE    VTSS_BIT(0U)
#define VTSS_X_CHIP_TOP_ANA_CL32_MBIST_DONE_ANA_CL32_MBIST_DONE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CHIP_TOP_ANA_AC_MBIST_PASS  t_sz:1 ga:2, gw:21, ra:13, gc:1, rc:1  */
#define VTSS_CHIP_TOP_ANA_AC_MBIST_PASS __REG(VTSS_TO_CHIP_TOP,2U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_CHIP_TOP_ANA_AC_MBIST_PASS_ANA_AC_MBIST_PASS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CHIP_TOP_ANA_AC_MBIST_PASS_ANA_AC_MBIST_PASS    VTSS_BIT(0U)
#define VTSS_X_CHIP_TOP_ANA_AC_MBIST_PASS_ANA_AC_MBIST_PASS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CHIP_TOP_ANA_AC_MBIST_DONE  t_sz:1 ga:2, gw:21, ra:14, gc:1, rc:1  */
#define VTSS_CHIP_TOP_ANA_AC_MBIST_DONE __REG(VTSS_TO_CHIP_TOP,2U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_CHIP_TOP_ANA_AC_MBIST_DONE_ANA_AC_MBIST_DONE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CHIP_TOP_ANA_AC_MBIST_DONE_ANA_AC_MBIST_DONE    VTSS_BIT(0U)
#define VTSS_X_CHIP_TOP_ANA_AC_MBIST_DONE_ANA_AC_MBIST_DONE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CHIP_TOP_DEVCPU_MBIST_PASS  t_sz:1 ga:2, gw:21, ra:15, gc:1, rc:1  */
#define VTSS_CHIP_TOP_DEVCPU_MBIST_PASS __REG(VTSS_TO_CHIP_TOP,2U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_CHIP_TOP_DEVCPU_MBIST_PASS_DEVCPU_MBIST_PASS(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_CHIP_TOP_DEVCPU_MBIST_PASS_DEVCPU_MBIST_PASS    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_CHIP_TOP_DEVCPU_MBIST_PASS_DEVCPU_MBIST_PASS(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* CHIP_TOP_DEVCPU_MBIST_DONE  t_sz:1 ga:2, gw:21, ra:16, gc:1, rc:1  */
#define VTSS_CHIP_TOP_DEVCPU_MBIST_DONE __REG(VTSS_TO_CHIP_TOP,2U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_CHIP_TOP_DEVCPU_MBIST_DONE_DEVCPU_MBIST_DONE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_CHIP_TOP_DEVCPU_MBIST_DONE_DEVCPU_MBIST_DONE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_CHIP_TOP_DEVCPU_MBIST_DONE_DEVCPU_MBIST_DONE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* CHIP_TOP_DDR_MBIST_PASS  t_sz:1 ga:2, gw:21, ra:17, gc:1, rc:1  */
#define VTSS_CHIP_TOP_DDR_MBIST_PASS __REG(VTSS_TO_CHIP_TOP,2U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_CHIP_TOP_DDR_MBIST_PASS_DDR_MBIST_PASS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CHIP_TOP_DDR_MBIST_PASS_DDR_MBIST_PASS    VTSS_BIT(0U)
#define VTSS_X_CHIP_TOP_DDR_MBIST_PASS_DDR_MBIST_PASS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CHIP_TOP_DDR_MBIST_DONE  t_sz:1 ga:2, gw:21, ra:18, gc:1, rc:1  */
#define VTSS_CHIP_TOP_DDR_MBIST_DONE __REG(VTSS_TO_CHIP_TOP,2U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_CHIP_TOP_DDR_MBIST_DONE_DDR_MBIST_DONE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CHIP_TOP_DDR_MBIST_DONE_DDR_MBIST_DONE    VTSS_BIT(0U)
#define VTSS_X_CHIP_TOP_DDR_MBIST_DONE_DDR_MBIST_DONE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CHIP_TOP_PROC_MBIST_PASS  t_sz:1 ga:2, gw:21, ra:19, gc:1, rc:1  */
#define VTSS_CHIP_TOP_PROC_MBIST_PASS __REG(VTSS_TO_CHIP_TOP,2U,0U,0U,0U,19U,1U,1U)

#define VTSS_F_CHIP_TOP_PROC_MBIST_PASS_PROC_MBIST_PASS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CHIP_TOP_PROC_MBIST_PASS_PROC_MBIST_PASS    VTSS_BIT(0U)
#define VTSS_X_CHIP_TOP_PROC_MBIST_PASS_PROC_MBIST_PASS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CHIP_TOP_PROC_MBIST_DONE  t_sz:1 ga:2, gw:21, ra:20, gc:1, rc:1  */
#define VTSS_CHIP_TOP_PROC_MBIST_DONE __REG(VTSS_TO_CHIP_TOP,2U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_CHIP_TOP_PROC_MBIST_DONE_PROC_MBIST_DONE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CHIP_TOP_PROC_MBIST_DONE_PROC_MBIST_DONE    VTSS_BIT(0U)
#define VTSS_X_CHIP_TOP_PROC_MBIST_DONE_PROC_MBIST_DONE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CHIP_TOP_HW_STAT  t_sz:1 ga:23, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_CHIP_TOP_HW_STAT     __REG(VTSS_TO_CHIP_TOP,23U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CHIP_TOP_HW_STAT_JTAG_SEL(x)      VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CHIP_TOP_HW_STAT_JTAG_SEL         VTSS_BIT(2U)
#define VTSS_X_CHIP_TOP_HW_STAT_JTAG_SEL(x)      VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CHIP_TOP_HW_STAT_REFCLK_SEL(x)    VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CHIP_TOP_HW_STAT_REFCLK_SEL       VTSS_BIT(1U)
#define VTSS_X_CHIP_TOP_HW_STAT_REFCLK_SEL(x)    VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CHIP_TOP_HW_STAT_PLL_NBYPASS(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CHIP_TOP_HW_STAT_PLL_NBYPASS      VTSS_BIT(0U)
#define VTSS_X_CHIP_TOP_HW_STAT_PLL_NBYPASS(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CHIP_TOP_OTP_CFG  t_sz:1 ga:24, gw:25, ra:0, gc:1, rc:1  */
#define VTSS_CHIP_TOP_OTP_CFG     __REG(VTSS_TO_CHIP_TOP,24U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CHIP_TOP_OTP_CFG_OTP_DIV(x)       VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_CHIP_TOP_OTP_CFG_OTP_DIV          VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_CHIP_TOP_OTP_CFG_OTP_DIV(x)       VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* CHIP_TOP_OTP_RCR  t_sz:1 ga:24, gw:25, ra:1, gc:1, rc:3  */
#define VTSS_CHIP_TOP_OTP_RCR(ri) __REG(VTSS_TO_CHIP_TOP,24U,0U,0U,ri,1U,1U,3U)

#define VTSS_F_CHIP_TOP_OTP_RCR_OTP_RCR(x)       (x)
#define VTSS_M_CHIP_TOP_OTP_RCR_OTP_RCR          0xffffffffU
#define VTSS_X_CHIP_TOP_OTP_RCR_OTP_RCR(x)       (x)


/* CHIP_TOP_OTP_MSC  t_sz:1 ga:24, gw:25, ra:4, gc:1, rc:4  */
#define VTSS_CHIP_TOP_OTP_MSC(ri) __REG(VTSS_TO_CHIP_TOP,24U,0U,0U,ri,4U,1U,4U)

#define VTSS_F_CHIP_TOP_OTP_MSC_OTP_MSC(x)       (x)
#define VTSS_M_CHIP_TOP_OTP_MSC_OTP_MSC          0xffffffffU
#define VTSS_X_CHIP_TOP_OTP_MSC_OTP_MSC(x)       (x)


/* CHIP_TOP_OTP_ID  t_sz:1 ga:24, gw:25, ra:8, gc:1, rc:1  */
#define VTSS_CHIP_TOP_OTP_ID      __REG(VTSS_TO_CHIP_TOP,24U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_CHIP_TOP_OTP_ID_OTP_ID(x)         (x)
#define VTSS_M_CHIP_TOP_OTP_ID_OTP_ID            0xffffffffU
#define VTSS_X_CHIP_TOP_OTP_ID_OTP_ID(x)         (x)


/* CHIP_TOP_OTP_PRD  t_sz:1 ga:24, gw:25, ra:17, gc:1, rc:8  */
#define VTSS_CHIP_TOP_OTP_PRD(ri) __REG(VTSS_TO_CHIP_TOP,24U,0U,0U,ri,17U,1U,8U)

#define VTSS_F_CHIP_TOP_OTP_PRD_OTP_PRD(x)       (x)
#define VTSS_M_CHIP_TOP_OTP_PRD_OTP_PRD          0xffffffffU
#define VTSS_X_CHIP_TOP_OTP_PRD_OTP_PRD(x)       (x)


/* CHIP_TOP_CPU_PLL_CFG  t_sz:1 ga:49, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_CHIP_TOP_CPU_PLL_CFG __REG(VTSS_TO_CHIP_TOP,49U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CHIP_TOP_CPU_PLL_CFG_DIVACK(x)    VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_CHIP_TOP_CPU_PLL_CFG_DIVACK       VTSS_BIT(27U)
#define VTSS_X_CHIP_TOP_CPU_PLL_CFG_DIVACK(x)    VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_CHIP_TOP_CPU_PLL_CFG_NEWDIV(x)    VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_CHIP_TOP_CPU_PLL_CFG_NEWDIV       VTSS_BIT(26U)
#define VTSS_X_CHIP_TOP_CPU_PLL_CFG_NEWDIV(x)    VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_CHIP_TOP_CPU_PLL_CFG_FILTER_RANGE(x) VTSS_ENCODE_BITFIELD(x,23U,3U)
#define VTSS_M_CHIP_TOP_CPU_PLL_CFG_FILTER_RANGE    VTSS_ENCODE_BITMASK(23U,3U)
#define VTSS_X_CHIP_TOP_CPU_PLL_CFG_FILTER_RANGE(x) VTSS_EXTRACT_BITFIELD(x,23U,3U)

#define VTSS_F_CHIP_TOP_CPU_PLL_CFG_DIVQ(x)      VTSS_ENCODE_BITFIELD(x,8U,15U)
#define VTSS_M_CHIP_TOP_CPU_PLL_CFG_DIVQ         VTSS_ENCODE_BITMASK(8U,15U)
#define VTSS_X_CHIP_TOP_CPU_PLL_CFG_DIVQ(x)      VTSS_EXTRACT_BITFIELD(x,8U,15U)

#define VTSS_F_CHIP_TOP_CPU_PLL_CFG_DIVR(x)      VTSS_ENCODE_BITFIELD(x,2U,6U)
#define VTSS_M_CHIP_TOP_CPU_PLL_CFG_DIVR         VTSS_ENCODE_BITMASK(2U,6U)
#define VTSS_X_CHIP_TOP_CPU_PLL_CFG_DIVR(x)      VTSS_EXTRACT_BITFIELD(x,2U,6U)

#define VTSS_F_CHIP_TOP_CPU_PLL_CFG_ENA_CFG(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CHIP_TOP_CPU_PLL_CFG_ENA_CFG      VTSS_BIT(1U)
#define VTSS_X_CHIP_TOP_CPU_PLL_CFG_ENA_CFG(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CHIP_TOP_CPU_PLL_CFG_LOCK_STAT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CHIP_TOP_CPU_PLL_CFG_LOCK_STAT    VTSS_BIT(0U)
#define VTSS_X_CHIP_TOP_CPU_PLL_CFG_LOCK_STAT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CHIP_TOP_CPU_PLL_FREQ_CFG  t_sz:1 ga:49, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_CHIP_TOP_CPU_PLL_FREQ_CFG __REG(VTSS_TO_CHIP_TOP,49U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_CHIP_TOP_CPU_PLL_FREQ_CFG_BYPASS_ENA(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_CHIP_TOP_CPU_PLL_FREQ_CFG_BYPASS_ENA    VTSS_BIT(31U)
#define VTSS_X_CHIP_TOP_CPU_PLL_FREQ_CFG_BYPASS_ENA(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_CHIP_TOP_CPU_PLL_FREQ_CFG_DIVFI(x) VTSS_ENCODE_BITFIELD(x,24U,7U)
#define VTSS_M_CHIP_TOP_CPU_PLL_FREQ_CFG_DIVFI    VTSS_ENCODE_BITMASK(24U,7U)
#define VTSS_X_CHIP_TOP_CPU_PLL_FREQ_CFG_DIVFI(x) VTSS_EXTRACT_BITFIELD(x,24U,7U)

#define VTSS_F_CHIP_TOP_CPU_PLL_FREQ_CFG_DIVFF(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_CHIP_TOP_CPU_PLL_FREQ_CFG_DIVFF    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_CHIP_TOP_CPU_PLL_FREQ_CFG_DIVFF(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* CHIP_TOP_DDR_PLL_CFG  t_sz:1 ga:51, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_CHIP_TOP_DDR_PLL_CFG __REG(VTSS_TO_CHIP_TOP,51U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CHIP_TOP_DDR_PLL_CFG_DIVACK(x)    VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_CHIP_TOP_DDR_PLL_CFG_DIVACK       VTSS_BIT(27U)
#define VTSS_X_CHIP_TOP_DDR_PLL_CFG_DIVACK(x)    VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_CHIP_TOP_DDR_PLL_CFG_NEWDIV(x)    VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_CHIP_TOP_DDR_PLL_CFG_NEWDIV       VTSS_BIT(26U)
#define VTSS_X_CHIP_TOP_DDR_PLL_CFG_NEWDIV(x)    VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_CHIP_TOP_DDR_PLL_CFG_FILTER_RANGE(x) VTSS_ENCODE_BITFIELD(x,23U,3U)
#define VTSS_M_CHIP_TOP_DDR_PLL_CFG_FILTER_RANGE    VTSS_ENCODE_BITMASK(23U,3U)
#define VTSS_X_CHIP_TOP_DDR_PLL_CFG_FILTER_RANGE(x) VTSS_EXTRACT_BITFIELD(x,23U,3U)

#define VTSS_F_CHIP_TOP_DDR_PLL_CFG_DIVQ(x)      VTSS_ENCODE_BITFIELD(x,8U,15U)
#define VTSS_M_CHIP_TOP_DDR_PLL_CFG_DIVQ         VTSS_ENCODE_BITMASK(8U,15U)
#define VTSS_X_CHIP_TOP_DDR_PLL_CFG_DIVQ(x)      VTSS_EXTRACT_BITFIELD(x,8U,15U)

#define VTSS_F_CHIP_TOP_DDR_PLL_CFG_DIVR(x)      VTSS_ENCODE_BITFIELD(x,2U,6U)
#define VTSS_M_CHIP_TOP_DDR_PLL_CFG_DIVR         VTSS_ENCODE_BITMASK(2U,6U)
#define VTSS_X_CHIP_TOP_DDR_PLL_CFG_DIVR(x)      VTSS_EXTRACT_BITFIELD(x,2U,6U)

#define VTSS_F_CHIP_TOP_DDR_PLL_CFG_ENA_CFG(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CHIP_TOP_DDR_PLL_CFG_ENA_CFG      VTSS_BIT(1U)
#define VTSS_X_CHIP_TOP_DDR_PLL_CFG_ENA_CFG(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CHIP_TOP_DDR_PLL_CFG_LOCK_STAT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CHIP_TOP_DDR_PLL_CFG_LOCK_STAT    VTSS_BIT(0U)
#define VTSS_X_CHIP_TOP_DDR_PLL_CFG_LOCK_STAT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CHIP_TOP_DDR_PLL_FREQ_CFG  t_sz:1 ga:51, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_CHIP_TOP_DDR_PLL_FREQ_CFG __REG(VTSS_TO_CHIP_TOP,51U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_CHIP_TOP_DDR_PLL_FREQ_CFG_BYPASS_ENA(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_CHIP_TOP_DDR_PLL_FREQ_CFG_BYPASS_ENA    VTSS_BIT(31U)
#define VTSS_X_CHIP_TOP_DDR_PLL_FREQ_CFG_BYPASS_ENA(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_CHIP_TOP_DDR_PLL_FREQ_CFG_DIVFI(x) VTSS_ENCODE_BITFIELD(x,24U,7U)
#define VTSS_M_CHIP_TOP_DDR_PLL_FREQ_CFG_DIVFI    VTSS_ENCODE_BITMASK(24U,7U)
#define VTSS_X_CHIP_TOP_DDR_PLL_FREQ_CFG_DIVFI(x) VTSS_EXTRACT_BITFIELD(x,24U,7U)

#define VTSS_F_CHIP_TOP_DDR_PLL_FREQ_CFG_DIVFF(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_CHIP_TOP_DDR_PLL_FREQ_CFG_DIVFF    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_CHIP_TOP_DDR_PLL_FREQ_CFG_DIVFF(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* CHIP_TOP_CORE_PLL_CFG  t_sz:1 ga:53, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_CHIP_TOP_CORE_PLL_CFG __REG(VTSS_TO_CHIP_TOP,53U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CHIP_TOP_CORE_PLL_CFG_REF_CLK_SEL(x) VTSS_ENCODE_BITFIELD(x,28U,2U)
#define VTSS_M_CHIP_TOP_CORE_PLL_CFG_REF_CLK_SEL    VTSS_ENCODE_BITMASK(28U,2U)
#define VTSS_X_CHIP_TOP_CORE_PLL_CFG_REF_CLK_SEL(x) VTSS_EXTRACT_BITFIELD(x,28U,2U)

#define VTSS_F_CHIP_TOP_CORE_PLL_CFG_DIVACK(x)   VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_CHIP_TOP_CORE_PLL_CFG_DIVACK      VTSS_BIT(27U)
#define VTSS_X_CHIP_TOP_CORE_PLL_CFG_DIVACK(x)   VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_CHIP_TOP_CORE_PLL_CFG_NEWDIV(x)   VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_CHIP_TOP_CORE_PLL_CFG_NEWDIV      VTSS_BIT(26U)
#define VTSS_X_CHIP_TOP_CORE_PLL_CFG_NEWDIV(x)   VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_CHIP_TOP_CORE_PLL_CFG_FILTER_RANGE(x) VTSS_ENCODE_BITFIELD(x,23U,3U)
#define VTSS_M_CHIP_TOP_CORE_PLL_CFG_FILTER_RANGE    VTSS_ENCODE_BITMASK(23U,3U)
#define VTSS_X_CHIP_TOP_CORE_PLL_CFG_FILTER_RANGE(x) VTSS_EXTRACT_BITFIELD(x,23U,3U)

#define VTSS_F_CHIP_TOP_CORE_PLL_CFG_DIVQ(x)     VTSS_ENCODE_BITFIELD(x,8U,15U)
#define VTSS_M_CHIP_TOP_CORE_PLL_CFG_DIVQ        VTSS_ENCODE_BITMASK(8U,15U)
#define VTSS_X_CHIP_TOP_CORE_PLL_CFG_DIVQ(x)     VTSS_EXTRACT_BITFIELD(x,8U,15U)

#define VTSS_F_CHIP_TOP_CORE_PLL_CFG_DIVR(x)     VTSS_ENCODE_BITFIELD(x,2U,6U)
#define VTSS_M_CHIP_TOP_CORE_PLL_CFG_DIVR        VTSS_ENCODE_BITMASK(2U,6U)
#define VTSS_X_CHIP_TOP_CORE_PLL_CFG_DIVR(x)     VTSS_EXTRACT_BITFIELD(x,2U,6U)

#define VTSS_F_CHIP_TOP_CORE_PLL_CFG_ENA_CFG(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CHIP_TOP_CORE_PLL_CFG_ENA_CFG     VTSS_BIT(1U)
#define VTSS_X_CHIP_TOP_CORE_PLL_CFG_ENA_CFG(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CHIP_TOP_CORE_PLL_CFG_LOCK_STAT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CHIP_TOP_CORE_PLL_CFG_LOCK_STAT    VTSS_BIT(0U)
#define VTSS_X_CHIP_TOP_CORE_PLL_CFG_LOCK_STAT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CHIP_TOP_CORE_PLL_FREQ_CFG  t_sz:1 ga:53, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_CHIP_TOP_CORE_PLL_FREQ_CFG __REG(VTSS_TO_CHIP_TOP,53U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_CHIP_TOP_CORE_PLL_FREQ_CFG_BYPASS_ENA(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_CHIP_TOP_CORE_PLL_FREQ_CFG_BYPASS_ENA    VTSS_BIT(31U)
#define VTSS_X_CHIP_TOP_CORE_PLL_FREQ_CFG_BYPASS_ENA(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_CHIP_TOP_CORE_PLL_FREQ_CFG_DIVFI(x) VTSS_ENCODE_BITFIELD(x,24U,7U)
#define VTSS_M_CHIP_TOP_CORE_PLL_FREQ_CFG_DIVFI    VTSS_ENCODE_BITMASK(24U,7U)
#define VTSS_X_CHIP_TOP_CORE_PLL_FREQ_CFG_DIVFI(x) VTSS_EXTRACT_BITFIELD(x,24U,7U)

#define VTSS_F_CHIP_TOP_CORE_PLL_FREQ_CFG_DIVFF(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_CHIP_TOP_CORE_PLL_FREQ_CFG_DIVFF    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_CHIP_TOP_CORE_PLL_FREQ_CFG_DIVFF(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* CHIP_TOP_RGMII_PLL_CFG  t_sz:1 ga:55, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_CHIP_TOP_RGMII_PLL_CFG __REG(VTSS_TO_CHIP_TOP,55U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CHIP_TOP_RGMII_PLL_CFG_DIVACK(x)  VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_CHIP_TOP_RGMII_PLL_CFG_DIVACK     VTSS_BIT(27U)
#define VTSS_X_CHIP_TOP_RGMII_PLL_CFG_DIVACK(x)  VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_CHIP_TOP_RGMII_PLL_CFG_NEWDIV(x)  VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_CHIP_TOP_RGMII_PLL_CFG_NEWDIV     VTSS_BIT(26U)
#define VTSS_X_CHIP_TOP_RGMII_PLL_CFG_NEWDIV(x)  VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_CHIP_TOP_RGMII_PLL_CFG_FILTER_RANGE(x) VTSS_ENCODE_BITFIELD(x,23U,3U)
#define VTSS_M_CHIP_TOP_RGMII_PLL_CFG_FILTER_RANGE    VTSS_ENCODE_BITMASK(23U,3U)
#define VTSS_X_CHIP_TOP_RGMII_PLL_CFG_FILTER_RANGE(x) VTSS_EXTRACT_BITFIELD(x,23U,3U)

#define VTSS_F_CHIP_TOP_RGMII_PLL_CFG_DIVQ(x)    VTSS_ENCODE_BITFIELD(x,8U,15U)
#define VTSS_M_CHIP_TOP_RGMII_PLL_CFG_DIVQ       VTSS_ENCODE_BITMASK(8U,15U)
#define VTSS_X_CHIP_TOP_RGMII_PLL_CFG_DIVQ(x)    VTSS_EXTRACT_BITFIELD(x,8U,15U)

#define VTSS_F_CHIP_TOP_RGMII_PLL_CFG_DIVR(x)    VTSS_ENCODE_BITFIELD(x,2U,6U)
#define VTSS_M_CHIP_TOP_RGMII_PLL_CFG_DIVR       VTSS_ENCODE_BITMASK(2U,6U)
#define VTSS_X_CHIP_TOP_RGMII_PLL_CFG_DIVR(x)    VTSS_EXTRACT_BITFIELD(x,2U,6U)

#define VTSS_F_CHIP_TOP_RGMII_PLL_CFG_ENA_CFG(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CHIP_TOP_RGMII_PLL_CFG_ENA_CFG    VTSS_BIT(1U)
#define VTSS_X_CHIP_TOP_RGMII_PLL_CFG_ENA_CFG(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CHIP_TOP_RGMII_PLL_CFG_LOCK_STAT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CHIP_TOP_RGMII_PLL_CFG_LOCK_STAT    VTSS_BIT(0U)
#define VTSS_X_CHIP_TOP_RGMII_PLL_CFG_LOCK_STAT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CHIP_TOP_RGMII_PLL_FREQ_CFG  t_sz:1 ga:55, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_CHIP_TOP_RGMII_PLL_FREQ_CFG __REG(VTSS_TO_CHIP_TOP,55U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_CHIP_TOP_RGMII_PLL_FREQ_CFG_BYPASS_ENA(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_CHIP_TOP_RGMII_PLL_FREQ_CFG_BYPASS_ENA    VTSS_BIT(31U)
#define VTSS_X_CHIP_TOP_RGMII_PLL_FREQ_CFG_BYPASS_ENA(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_CHIP_TOP_RGMII_PLL_FREQ_CFG_DIVFI(x) VTSS_ENCODE_BITFIELD(x,24U,7U)
#define VTSS_M_CHIP_TOP_RGMII_PLL_FREQ_CFG_DIVFI    VTSS_ENCODE_BITMASK(24U,7U)
#define VTSS_X_CHIP_TOP_RGMII_PLL_FREQ_CFG_DIVFI(x) VTSS_EXTRACT_BITFIELD(x,24U,7U)

#define VTSS_F_CHIP_TOP_RGMII_PLL_FREQ_CFG_DIVFF(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_CHIP_TOP_RGMII_PLL_FREQ_CFG_DIVFF    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_CHIP_TOP_RGMII_PLL_FREQ_CFG_DIVFF(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* CHIP_TOP_FX100_PLL_CFG  t_sz:1 ga:57, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_CHIP_TOP_FX100_PLL_CFG __REG(VTSS_TO_CHIP_TOP,57U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CHIP_TOP_FX100_PLL_CFG_DIVACK(x)  VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_CHIP_TOP_FX100_PLL_CFG_DIVACK     VTSS_BIT(27U)
#define VTSS_X_CHIP_TOP_FX100_PLL_CFG_DIVACK(x)  VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_CHIP_TOP_FX100_PLL_CFG_NEWDIV(x)  VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_CHIP_TOP_FX100_PLL_CFG_NEWDIV     VTSS_BIT(26U)
#define VTSS_X_CHIP_TOP_FX100_PLL_CFG_NEWDIV(x)  VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_CHIP_TOP_FX100_PLL_CFG_FILTER_RANGE(x) VTSS_ENCODE_BITFIELD(x,23U,3U)
#define VTSS_M_CHIP_TOP_FX100_PLL_CFG_FILTER_RANGE    VTSS_ENCODE_BITMASK(23U,3U)
#define VTSS_X_CHIP_TOP_FX100_PLL_CFG_FILTER_RANGE(x) VTSS_EXTRACT_BITFIELD(x,23U,3U)

#define VTSS_F_CHIP_TOP_FX100_PLL_CFG_DIVQ(x)    VTSS_ENCODE_BITFIELD(x,8U,15U)
#define VTSS_M_CHIP_TOP_FX100_PLL_CFG_DIVQ       VTSS_ENCODE_BITMASK(8U,15U)
#define VTSS_X_CHIP_TOP_FX100_PLL_CFG_DIVQ(x)    VTSS_EXTRACT_BITFIELD(x,8U,15U)

#define VTSS_F_CHIP_TOP_FX100_PLL_CFG_DIVR(x)    VTSS_ENCODE_BITFIELD(x,2U,6U)
#define VTSS_M_CHIP_TOP_FX100_PLL_CFG_DIVR       VTSS_ENCODE_BITMASK(2U,6U)
#define VTSS_X_CHIP_TOP_FX100_PLL_CFG_DIVR(x)    VTSS_EXTRACT_BITFIELD(x,2U,6U)

#define VTSS_F_CHIP_TOP_FX100_PLL_CFG_ENA_CFG(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CHIP_TOP_FX100_PLL_CFG_ENA_CFG    VTSS_BIT(1U)
#define VTSS_X_CHIP_TOP_FX100_PLL_CFG_ENA_CFG(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CHIP_TOP_FX100_PLL_CFG_LOCK_STAT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CHIP_TOP_FX100_PLL_CFG_LOCK_STAT    VTSS_BIT(0U)
#define VTSS_X_CHIP_TOP_FX100_PLL_CFG_LOCK_STAT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CHIP_TOP_FX100_PLL_FREQ_CFG  t_sz:1 ga:57, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_CHIP_TOP_FX100_PLL_FREQ_CFG __REG(VTSS_TO_CHIP_TOP,57U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_CHIP_TOP_FX100_PLL_FREQ_CFG_BYPASS_ENA(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_CHIP_TOP_FX100_PLL_FREQ_CFG_BYPASS_ENA    VTSS_BIT(31U)
#define VTSS_X_CHIP_TOP_FX100_PLL_FREQ_CFG_BYPASS_ENA(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_CHIP_TOP_FX100_PLL_FREQ_CFG_DIVFI(x) VTSS_ENCODE_BITFIELD(x,24U,7U)
#define VTSS_M_CHIP_TOP_FX100_PLL_FREQ_CFG_DIVFI    VTSS_ENCODE_BITMASK(24U,7U)
#define VTSS_X_CHIP_TOP_FX100_PLL_FREQ_CFG_DIVFI(x) VTSS_EXTRACT_BITFIELD(x,24U,7U)

#define VTSS_F_CHIP_TOP_FX100_PLL_FREQ_CFG_DIVFF(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_CHIP_TOP_FX100_PLL_FREQ_CFG_DIVFF    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_CHIP_TOP_FX100_PLL_FREQ_CFG_DIVFF(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* CHIP_TOP_SPARE_PLL_CFG  t_sz:1 ga:59, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_CHIP_TOP_SPARE_PLL_CFG __REG(VTSS_TO_CHIP_TOP,59U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CHIP_TOP_SPARE_PLL_CFG_ASSIGN_TO_CPU(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_CHIP_TOP_SPARE_PLL_CFG_ASSIGN_TO_CPU    VTSS_BIT(31U)
#define VTSS_X_CHIP_TOP_SPARE_PLL_CFG_ASSIGN_TO_CPU(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_CHIP_TOP_SPARE_PLL_CFG_ASSIGN_TO_CORE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_CHIP_TOP_SPARE_PLL_CFG_ASSIGN_TO_CORE    VTSS_BIT(30U)
#define VTSS_X_CHIP_TOP_SPARE_PLL_CFG_ASSIGN_TO_CORE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_CHIP_TOP_SPARE_PLL_CFG_REF_CLK_SEL(x) VTSS_ENCODE_BITFIELD(x,28U,2U)
#define VTSS_M_CHIP_TOP_SPARE_PLL_CFG_REF_CLK_SEL    VTSS_ENCODE_BITMASK(28U,2U)
#define VTSS_X_CHIP_TOP_SPARE_PLL_CFG_REF_CLK_SEL(x) VTSS_EXTRACT_BITFIELD(x,28U,2U)

#define VTSS_F_CHIP_TOP_SPARE_PLL_CFG_DIVACK(x)  VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_CHIP_TOP_SPARE_PLL_CFG_DIVACK     VTSS_BIT(27U)
#define VTSS_X_CHIP_TOP_SPARE_PLL_CFG_DIVACK(x)  VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_CHIP_TOP_SPARE_PLL_CFG_NEWDIV(x)  VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_CHIP_TOP_SPARE_PLL_CFG_NEWDIV     VTSS_BIT(26U)
#define VTSS_X_CHIP_TOP_SPARE_PLL_CFG_NEWDIV(x)  VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_CHIP_TOP_SPARE_PLL_CFG_FILTER_RANGE(x) VTSS_ENCODE_BITFIELD(x,23U,3U)
#define VTSS_M_CHIP_TOP_SPARE_PLL_CFG_FILTER_RANGE    VTSS_ENCODE_BITMASK(23U,3U)
#define VTSS_X_CHIP_TOP_SPARE_PLL_CFG_FILTER_RANGE(x) VTSS_EXTRACT_BITFIELD(x,23U,3U)

#define VTSS_F_CHIP_TOP_SPARE_PLL_CFG_DIVQ(x)    VTSS_ENCODE_BITFIELD(x,8U,15U)
#define VTSS_M_CHIP_TOP_SPARE_PLL_CFG_DIVQ       VTSS_ENCODE_BITMASK(8U,15U)
#define VTSS_X_CHIP_TOP_SPARE_PLL_CFG_DIVQ(x)    VTSS_EXTRACT_BITFIELD(x,8U,15U)

#define VTSS_F_CHIP_TOP_SPARE_PLL_CFG_DIVR(x)    VTSS_ENCODE_BITFIELD(x,2U,6U)
#define VTSS_M_CHIP_TOP_SPARE_PLL_CFG_DIVR       VTSS_ENCODE_BITMASK(2U,6U)
#define VTSS_X_CHIP_TOP_SPARE_PLL_CFG_DIVR(x)    VTSS_EXTRACT_BITFIELD(x,2U,6U)

#define VTSS_F_CHIP_TOP_SPARE_PLL_CFG_ENA_CFG(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CHIP_TOP_SPARE_PLL_CFG_ENA_CFG    VTSS_BIT(1U)
#define VTSS_X_CHIP_TOP_SPARE_PLL_CFG_ENA_CFG(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CHIP_TOP_SPARE_PLL_CFG_LOCK_STAT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CHIP_TOP_SPARE_PLL_CFG_LOCK_STAT    VTSS_BIT(0U)
#define VTSS_X_CHIP_TOP_SPARE_PLL_CFG_LOCK_STAT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CHIP_TOP_SPARE_PLL_FREQ_CFG  t_sz:1 ga:59, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_CHIP_TOP_SPARE_PLL_FREQ_CFG __REG(VTSS_TO_CHIP_TOP,59U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_CHIP_TOP_SPARE_PLL_FREQ_CFG_BYPASS_ENA(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_CHIP_TOP_SPARE_PLL_FREQ_CFG_BYPASS_ENA    VTSS_BIT(31U)
#define VTSS_X_CHIP_TOP_SPARE_PLL_FREQ_CFG_BYPASS_ENA(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_CHIP_TOP_SPARE_PLL_FREQ_CFG_DIVFI(x) VTSS_ENCODE_BITFIELD(x,24U,7U)
#define VTSS_M_CHIP_TOP_SPARE_PLL_FREQ_CFG_DIVFI    VTSS_ENCODE_BITMASK(24U,7U)
#define VTSS_X_CHIP_TOP_SPARE_PLL_FREQ_CFG_DIVFI(x) VTSS_EXTRACT_BITFIELD(x,24U,7U)

#define VTSS_F_CHIP_TOP_SPARE_PLL_FREQ_CFG_DIVFF(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_CHIP_TOP_SPARE_PLL_FREQ_CFG_DIVFF    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_CHIP_TOP_SPARE_PLL_FREQ_CFG_DIVFF(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* CHIP_TOP_PLL_CHK_CFG  t_sz:1 ga:61, gw:3, ra:0, gc:1, rc:1  */
#define VTSS_CHIP_TOP_PLL_CHK_CFG __REG(VTSS_TO_CHIP_TOP,61U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CHIP_TOP_PLL_CHK_CFG_TIME_BASE(x) VTSS_ENCODE_BITFIELD(x,13U,12U)
#define VTSS_M_CHIP_TOP_PLL_CHK_CFG_TIME_BASE    VTSS_ENCODE_BITMASK(13U,12U)
#define VTSS_X_CHIP_TOP_PLL_CHK_CFG_TIME_BASE(x) VTSS_EXTRACT_BITFIELD(x,13U,12U)

#define VTSS_F_CHIP_TOP_PLL_CHK_CFG_MEASURE_TIME(x) VTSS_ENCODE_BITFIELD(x,5U,8U)
#define VTSS_M_CHIP_TOP_PLL_CHK_CFG_MEASURE_TIME    VTSS_ENCODE_BITMASK(5U,8U)
#define VTSS_X_CHIP_TOP_PLL_CHK_CFG_MEASURE_TIME(x) VTSS_EXTRACT_BITFIELD(x,5U,8U)

#define VTSS_F_CHIP_TOP_PLL_CHK_CFG_START(x)     VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_CHIP_TOP_PLL_CHK_CFG_START        VTSS_BIT(4U)
#define VTSS_X_CHIP_TOP_PLL_CHK_CFG_START(x)     VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_CHIP_TOP_PLL_CHK_CFG_PLL_CHK_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_CHIP_TOP_PLL_CHK_CFG_PLL_CHK_SEL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_CHIP_TOP_PLL_CHK_CFG_PLL_CHK_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* CHIP_TOP_PLL_FREQ_CNT  t_sz:1 ga:61, gw:3, ra:1, gc:1, rc:1  */
#define VTSS_CHIP_TOP_PLL_FREQ_CNT __REG(VTSS_TO_CHIP_TOP,61U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_CHIP_TOP_PLL_FREQ_CNT_FREQ_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,17U)
#define VTSS_M_CHIP_TOP_PLL_FREQ_CNT_FREQ_CNT    VTSS_ENCODE_BITMASK(0U,17U)
#define VTSS_X_CHIP_TOP_PLL_FREQ_CNT_FREQ_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,17U)

/* CHIP_TOP_PLL_MONITOR  t_sz:1 ga:61, gw:3, ra:2, gc:1, rc:1  */
#define VTSS_CHIP_TOP_PLL_MONITOR __REG(VTSS_TO_CHIP_TOP,61U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_CHIP_TOP_PLL_MONITOR_CORE_PLL_BYPASS(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_CHIP_TOP_PLL_MONITOR_CORE_PLL_BYPASS    VTSS_BIT(10U)
#define VTSS_X_CHIP_TOP_PLL_MONITOR_CORE_PLL_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_CHIP_TOP_PLL_MONITOR_STATUS(x)    VTSS_ENCODE_BITFIELD(x,5U,5U)
#define VTSS_M_CHIP_TOP_PLL_MONITOR_STATUS       VTSS_ENCODE_BITMASK(5U,5U)
#define VTSS_X_CHIP_TOP_PLL_MONITOR_STATUS(x)    VTSS_EXTRACT_BITFIELD(x,5U,5U)

#define VTSS_F_CHIP_TOP_PLL_MONITOR_ENABLE(x)    VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_CHIP_TOP_PLL_MONITOR_ENABLE       VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_CHIP_TOP_PLL_MONITOR_ENABLE(x)    VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* CHIP_TOP_TEMP_SENSOR_CTRL  t_sz:1 ga:64, gw:3, ra:0, gc:1, rc:1  */
#define VTSS_CHIP_TOP_TEMP_SENSOR_CTRL __REG(VTSS_TO_CHIP_TOP,64U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CHIP_TOP_TEMP_SENSOR_CTRL_FORCE_TEMP_RD(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_CHIP_TOP_TEMP_SENSOR_CTRL_FORCE_TEMP_RD    VTSS_BIT(4U)
#define VTSS_X_CHIP_TOP_TEMP_SENSOR_CTRL_FORCE_TEMP_RD(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_CHIP_TOP_TEMP_SENSOR_CTRL_FORCE_RUN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_CHIP_TOP_TEMP_SENSOR_CTRL_FORCE_RUN    VTSS_BIT(3U)
#define VTSS_X_CHIP_TOP_TEMP_SENSOR_CTRL_FORCE_RUN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_CHIP_TOP_TEMP_SENSOR_CTRL_FORCE_NO_RST(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CHIP_TOP_TEMP_SENSOR_CTRL_FORCE_NO_RST    VTSS_BIT(2U)
#define VTSS_X_CHIP_TOP_TEMP_SENSOR_CTRL_FORCE_NO_RST(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CHIP_TOP_TEMP_SENSOR_CTRL_FORCE_POWER_UP(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CHIP_TOP_TEMP_SENSOR_CTRL_FORCE_POWER_UP    VTSS_BIT(1U)
#define VTSS_X_CHIP_TOP_TEMP_SENSOR_CTRL_FORCE_POWER_UP(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CHIP_TOP_TEMP_SENSOR_CTRL_FORCE_CLK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CHIP_TOP_TEMP_SENSOR_CTRL_FORCE_CLK    VTSS_BIT(0U)
#define VTSS_X_CHIP_TOP_TEMP_SENSOR_CTRL_FORCE_CLK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CHIP_TOP_TEMP_SENSOR_CFG  t_sz:1 ga:64, gw:3, ra:1, gc:1, rc:1  */
#define VTSS_CHIP_TOP_TEMP_SENSOR_CFG __REG(VTSS_TO_CHIP_TOP,64U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_CHIP_TOP_TEMP_SENSOR_CFG_CLK_CYCLES_1US(x) VTSS_ENCODE_BITFIELD(x,15U,9U)
#define VTSS_M_CHIP_TOP_TEMP_SENSOR_CFG_CLK_CYCLES_1US    VTSS_ENCODE_BITMASK(15U,9U)
#define VTSS_X_CHIP_TOP_TEMP_SENSOR_CFG_CLK_CYCLES_1US(x) VTSS_EXTRACT_BITFIELD(x,15U,9U)

#define VTSS_F_CHIP_TOP_TEMP_SENSOR_CFG_TRIM_VAL(x) VTSS_ENCODE_BITFIELD(x,11U,4U)
#define VTSS_M_CHIP_TOP_TEMP_SENSOR_CFG_TRIM_VAL    VTSS_ENCODE_BITMASK(11U,4U)
#define VTSS_X_CHIP_TOP_TEMP_SENSOR_CFG_TRIM_VAL(x) VTSS_EXTRACT_BITFIELD(x,11U,4U)

#define VTSS_F_CHIP_TOP_TEMP_SENSOR_CFG_CAL_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_CHIP_TOP_TEMP_SENSOR_CFG_CAL_ENA    VTSS_BIT(10U)
#define VTSS_X_CHIP_TOP_TEMP_SENSOR_CFG_CAL_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_CHIP_TOP_TEMP_SENSOR_CFG_PWR_UP_DELAY(x) VTSS_ENCODE_BITFIELD(x,3U,7U)
#define VTSS_M_CHIP_TOP_TEMP_SENSOR_CFG_PWR_UP_DELAY    VTSS_ENCODE_BITMASK(3U,7U)
#define VTSS_X_CHIP_TOP_TEMP_SENSOR_CFG_PWR_UP_DELAY(x) VTSS_EXTRACT_BITFIELD(x,3U,7U)

#define VTSS_F_CHIP_TOP_TEMP_SENSOR_CFG_START_CAPTURE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CHIP_TOP_TEMP_SENSOR_CFG_START_CAPTURE    VTSS_BIT(2U)
#define VTSS_X_CHIP_TOP_TEMP_SENSOR_CFG_START_CAPTURE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CHIP_TOP_TEMP_SENSOR_CFG_CONTINUOUS_MODE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CHIP_TOP_TEMP_SENSOR_CFG_CONTINUOUS_MODE    VTSS_BIT(1U)
#define VTSS_X_CHIP_TOP_TEMP_SENSOR_CFG_CONTINUOUS_MODE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CHIP_TOP_TEMP_SENSOR_CFG_SAMPLE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CHIP_TOP_TEMP_SENSOR_CFG_SAMPLE_ENA    VTSS_BIT(0U)
#define VTSS_X_CHIP_TOP_TEMP_SENSOR_CFG_SAMPLE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CHIP_TOP_TEMP_SENSOR_STAT  t_sz:1 ga:64, gw:3, ra:2, gc:1, rc:1  */
#define VTSS_CHIP_TOP_TEMP_SENSOR_STAT __REG(VTSS_TO_CHIP_TOP,64U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_CHIP_TOP_TEMP_SENSOR_STAT_TEMP_VALID(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_CHIP_TOP_TEMP_SENSOR_STAT_TEMP_VALID    VTSS_BIT(12U)
#define VTSS_X_CHIP_TOP_TEMP_SENSOR_STAT_TEMP_VALID(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_CHIP_TOP_TEMP_SENSOR_STAT_TEMP(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_CHIP_TOP_TEMP_SENSOR_STAT_TEMP    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_CHIP_TOP_TEMP_SENSOR_STAT_TEMP(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* DEV1G_DEV_RST_CTRL  t_sz:28 ga:0, gw:9, ra:0, gc:1, rc:1  */
#define VTSS_DEV1G_DEV_RST_CTRL(target) __REG(target,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV1G_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_DEV1G_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS    VTSS_BIT(23U)
#define VTSS_X_DEV1G_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_DEV1G_DEV_RST_CTRL_SPEED_SEL(x)   VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_DEV1G_DEV_RST_CTRL_SPEED_SEL      VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_DEV1G_DEV_RST_CTRL_SPEED_SEL(x)   VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_DEV1G_DEV_RST_CTRL_USX_PCS_TX_RST(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_DEV1G_DEV_RST_CTRL_USX_PCS_TX_RST    VTSS_BIT(17U)
#define VTSS_X_DEV1G_DEV_RST_CTRL_USX_PCS_TX_RST(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_DEV1G_DEV_RST_CTRL_USX_PCS_RX_RST(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_DEV1G_DEV_RST_CTRL_USX_PCS_RX_RST    VTSS_BIT(16U)
#define VTSS_X_DEV1G_DEV_RST_CTRL_USX_PCS_RX_RST(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_DEV1G_DEV_RST_CTRL_PCS_TX_RST(x)  VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEV1G_DEV_RST_CTRL_PCS_TX_RST     VTSS_BIT(12U)
#define VTSS_X_DEV1G_DEV_RST_CTRL_PCS_TX_RST(x)  VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEV1G_DEV_RST_CTRL_PCS_RX_RST(x)  VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_DEV_RST_CTRL_PCS_RX_RST     VTSS_BIT(8U)
#define VTSS_X_DEV1G_DEV_RST_CTRL_PCS_RX_RST(x)  VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_DEV_RST_CTRL_MAC_TX_RST(x)  VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_DEV_RST_CTRL_MAC_TX_RST     VTSS_BIT(4U)
#define VTSS_X_DEV1G_DEV_RST_CTRL_MAC_TX_RST(x)  VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_DEV_RST_CTRL_MAC_RX_RST(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_DEV_RST_CTRL_MAC_RX_RST     VTSS_BIT(0U)
#define VTSS_X_DEV1G_DEV_RST_CTRL_MAC_RX_RST(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_DEV_STICKY  t_sz:28 ga:0, gw:9, ra:1, gc:1, rc:1  */
#define VTSS_DEV1G_DEV_STICKY(target) __REG(target,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV1G_DEV_STICKY_RX_RADAPT_FIFO_OFLOW_STICKY(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_DEV1G_DEV_STICKY_RX_RADAPT_FIFO_OFLOW_STICKY    VTSS_BIT(18U)
#define VTSS_X_DEV1G_DEV_STICKY_RX_RADAPT_FIFO_OFLOW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_DEV1G_DEV_STICKY_RX_RADAPT_FIFO_UFLOW_STICKY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_DEV1G_DEV_STICKY_RX_RADAPT_FIFO_UFLOW_STICKY    VTSS_BIT(17U)
#define VTSS_X_DEV1G_DEV_STICKY_RX_RADAPT_FIFO_UFLOW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_DEV1G_DEV_STICKY_TX_RADAPT_FIFO_OFLOW_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_DEV1G_DEV_STICKY_TX_RADAPT_FIFO_OFLOW_STICKY    VTSS_BIT(16U)
#define VTSS_X_DEV1G_DEV_STICKY_TX_RADAPT_FIFO_OFLOW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_DEV1G_DEV_STICKY_TX_RADAPT_FIFO_UFLOW_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_DEV1G_DEV_STICKY_TX_RADAPT_FIFO_UFLOW_STICKY    VTSS_BIT(15U)
#define VTSS_X_DEV1G_DEV_STICKY_TX_RADAPT_FIFO_UFLOW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_DEV1G_DEV_STICKY_SD_STICKY(x)     VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_DEV1G_DEV_STICKY_SD_STICKY        VTSS_BIT(14U)
#define VTSS_X_DEV1G_DEV_STICKY_SD_STICKY(x)     VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_DEV1G_DEV_STICKY_TX_TAXI_PROT_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEV1G_DEV_STICKY_TX_TAXI_PROT_ERR_STICKY    VTSS_BIT(12U)
#define VTSS_X_DEV1G_DEV_STICKY_TX_TAXI_PROT_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEV1G_DEV_STICKY_PRE_CNT_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_DEV1G_DEV_STICKY_PRE_CNT_OFLW_STICKY    VTSS_BIT(11U)
#define VTSS_X_DEV1G_DEV_STICKY_PRE_CNT_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_DEV1G_DEV_STICKY_RX_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_DEV1G_DEV_STICKY_RX_OFLW_STICKY    VTSS_BIT(10U)
#define VTSS_X_DEV1G_DEV_STICKY_RX_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_DEV1G_DEV_STICKY_TX_EOF_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV1G_DEV_STICKY_TX_EOF_STICKY    VTSS_BIT(3U)
#define VTSS_X_DEV1G_DEV_STICKY_TX_EOF_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV1G_DEV_STICKY_TX_SOF_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV1G_DEV_STICKY_TX_SOF_STICKY    VTSS_BIT(2U)
#define VTSS_X_DEV1G_DEV_STICKY_TX_SOF_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV1G_DEV_STICKY_TX_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_DEV_STICKY_TX_OFLW_STICKY    VTSS_BIT(1U)
#define VTSS_X_DEV1G_DEV_STICKY_TX_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_DEV_STICKY_TX_UFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_DEV_STICKY_TX_UFLW_STICKY    VTSS_BIT(0U)
#define VTSS_X_DEV1G_DEV_STICKY_TX_UFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_DEV_DBG_CFG  t_sz:28 ga:0, gw:9, ra:2, gc:1, rc:1  */
#define VTSS_DEV1G_DEV_DBG_CFG(target) __REG(target,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV1G_DEV_DBG_CFG_PRE_CNT_OFLW_ID(x) VTSS_ENCODE_BITFIELD(x,24U,7U)
#define VTSS_M_DEV1G_DEV_DBG_CFG_PRE_CNT_OFLW_ID    VTSS_ENCODE_BITMASK(24U,7U)
#define VTSS_X_DEV1G_DEV_DBG_CFG_PRE_CNT_OFLW_ID(x) VTSS_EXTRACT_BITFIELD(x,24U,7U)

#define VTSS_F_DEV1G_DEV_DBG_CFG_TX_BUF_HIGH_WM(x) VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_DEV1G_DEV_DBG_CFG_TX_BUF_HIGH_WM    VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_DEV1G_DEV_DBG_CFG_TX_BUF_HIGH_WM(x) VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_DEV1G_DEV_DBG_CFG_FCS_UPDATE_CFG(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_DEV1G_DEV_DBG_CFG_FCS_UPDATE_CFG    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_DEV1G_DEV_DBG_CFG_FCS_UPDATE_CFG(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_DEV1G_DEV_DBG_CFG_IFG_LEN_DIS(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_DEV_DBG_CFG_IFG_LEN_DIS     VTSS_BIT(1U)
#define VTSS_X_DEV1G_DEV_DBG_CFG_IFG_LEN_DIS(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_DEV_DBG_CFG_BACKOFF_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_DEV_DBG_CFG_BACKOFF_CNT_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV1G_DEV_DBG_CFG_BACKOFF_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_DEV_PORT_PROTECT  t_sz:28 ga:0, gw:9, ra:3, gc:1, rc:1  */
#define VTSS_DEV1G_DEV_PORT_PROTECT(target) __REG(target,0U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV1G_DEV_PORT_PROTECT_PORT_PROTECT_ID(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_DEV1G_DEV_PORT_PROTECT_PORT_PROTECT_ID    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_DEV1G_DEV_PORT_PROTECT_PORT_PROTECT_ID(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_DEV1G_DEV_PORT_PROTECT_PORT_PROTECT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_DEV_PORT_PROTECT_PORT_PROTECT_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV1G_DEV_PORT_PROTECT_PORT_PROTECT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_DEV_LB_CFG  t_sz:28 ga:0, gw:9, ra:4, gc:1, rc:1  */
#define VTSS_DEV1G_DEV_LB_CFG(target) __REG(target,0U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEV1G_DEV_LB_CFG_TAXI_LB_ENA(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_DEV_LB_CFG_TAXI_LB_ENA      VTSS_BIT(0U)
#define VTSS_X_DEV1G_DEV_LB_CFG_TAXI_LB_ENA(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_USXGMII_TX_RADAPT_CFG  t_sz:28 ga:0, gw:9, ra:5, gc:1, rc:1  */
#define VTSS_DEV1G_USXGMII_TX_RADAPT_CFG(target) __REG(target,0U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEV1G_USXGMII_TX_RADAPT_CFG_TX_LF_GEN_DIS(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_DEV1G_USXGMII_TX_RADAPT_CFG_TX_LF_GEN_DIS    VTSS_BIT(31U)
#define VTSS_X_DEV1G_USXGMII_TX_RADAPT_CFG_TX_LF_GEN_DIS(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_DEV1G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_FIFO_FLUSH(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_DEV1G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_FIFO_FLUSH    VTSS_BIT(28U)
#define VTSS_X_DEV1G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_FIFO_FLUSH(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_DEV1G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_MIN_IFG(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_DEV1G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_MIN_IFG    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_DEV1G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_MIN_IFG(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_DEV1G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_ADD_LVL(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_DEV1G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_ADD_LVL    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_DEV1G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_ADD_LVL(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_DEV1G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_DROP_LVL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEV1G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_DROP_LVL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEV1G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_DROP_LVL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEV1G_USXGMII_GMII_XGMII_MAP_CFG  t_sz:28 ga:0, gw:9, ra:6, gc:1, rc:1  */
#define VTSS_DEV1G_USXGMII_GMII_XGMII_MAP_CFG(target) __REG(target,0U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEV1G_USXGMII_GMII_XGMII_MAP_CFG_LFS_MAX_NON_FAULT_SEQ(x) VTSS_ENCODE_BITFIELD(x,4U,7U)
#define VTSS_M_DEV1G_USXGMII_GMII_XGMII_MAP_CFG_LFS_MAX_NON_FAULT_SEQ    VTSS_ENCODE_BITMASK(4U,7U)
#define VTSS_X_DEV1G_USXGMII_GMII_XGMII_MAP_CFG_LFS_MAX_NON_FAULT_SEQ(x) VTSS_EXTRACT_BITFIELD(x,4U,7U)

#define VTSS_F_DEV1G_USXGMII_GMII_XGMII_MAP_CFG_LFS_MAX_FAULT_SEQ(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_DEV1G_USXGMII_GMII_XGMII_MAP_CFG_LFS_MAX_FAULT_SEQ    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_DEV1G_USXGMII_GMII_XGMII_MAP_CFG_LFS_MAX_FAULT_SEQ(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_DEV1G_USXGMII_GMII_XGMII_MAP_CFG_LFS_UNIDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_USXGMII_GMII_XGMII_MAP_CFG_LFS_UNIDIR_ENA    VTSS_BIT(1U)
#define VTSS_X_DEV1G_USXGMII_GMII_XGMII_MAP_CFG_LFS_UNIDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_USXGMII_GMII_XGMII_MAP_CFG_LFS_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_USXGMII_GMII_XGMII_MAP_CFG_LFS_MODE_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV1G_USXGMII_GMII_XGMII_MAP_CFG_LFS_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_USXGMII_RX_RADAPT_CFG  t_sz:28 ga:0, gw:9, ra:7, gc:1, rc:1  */
#define VTSS_DEV1G_USXGMII_RX_RADAPT_CFG(target) __REG(target,0U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_DEV1G_USXGMII_RX_RADAPT_CFG_RX_LF_GEN_DIS(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_DEV1G_USXGMII_RX_RADAPT_CFG_RX_LF_GEN_DIS    VTSS_BIT(31U)
#define VTSS_X_DEV1G_USXGMII_RX_RADAPT_CFG_RX_LF_GEN_DIS(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_DEV1G_USXGMII_RX_RADAPT_CFG_RX_RADAPT_FIFO_FLUSH(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_DEV1G_USXGMII_RX_RADAPT_CFG_RX_RADAPT_FIFO_FLUSH    VTSS_BIT(28U)
#define VTSS_X_DEV1G_USXGMII_RX_RADAPT_CFG_RX_RADAPT_FIFO_FLUSH(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_DEV1G_USXGMII_RX_RADAPT_CFG_RX_RADAPT_MIN_IFG(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_DEV1G_USXGMII_RX_RADAPT_CFG_RX_RADAPT_MIN_IFG    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_DEV1G_USXGMII_RX_RADAPT_CFG_RX_RADAPT_MIN_IFG(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_DEV1G_USXGMII_RX_RADAPT_CFG_RX_RADAPT_ADD_LVL(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_DEV1G_USXGMII_RX_RADAPT_CFG_RX_RADAPT_ADD_LVL    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_DEV1G_USXGMII_RX_RADAPT_CFG_RX_RADAPT_ADD_LVL(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_DEV1G_USXGMII_RX_RADAPT_CFG_RX_RADAPT_DROP_LVL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEV1G_USXGMII_RX_RADAPT_CFG_RX_RADAPT_DROP_LVL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEV1G_USXGMII_RX_RADAPT_CFG_RX_RADAPT_DROP_LVL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEV1G_EEE_CFG  t_sz:28 ga:0, gw:9, ra:8, gc:1, rc:1  */
#define VTSS_DEV1G_EEE_CFG(target) __REG(target,0U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_DEV1G_EEE_CFG_EEE_ENA(x)          VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_DEV1G_EEE_CFG_EEE_ENA             VTSS_BIT(22U)
#define VTSS_X_DEV1G_EEE_CFG_EEE_ENA(x)          VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_DEV1G_EEE_CFG_EEE_TIMER_AGE(x)    VTSS_ENCODE_BITFIELD(x,15U,7U)
#define VTSS_M_DEV1G_EEE_CFG_EEE_TIMER_AGE       VTSS_ENCODE_BITMASK(15U,7U)
#define VTSS_X_DEV1G_EEE_CFG_EEE_TIMER_AGE(x)    VTSS_EXTRACT_BITFIELD(x,15U,7U)

#define VTSS_F_DEV1G_EEE_CFG_EEE_TIMER_WAKEUP(x) VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_DEV1G_EEE_CFG_EEE_TIMER_WAKEUP    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_DEV1G_EEE_CFG_EEE_TIMER_WAKEUP(x) VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_DEV1G_EEE_CFG_EEE_TIMER_HOLDOFF(x) VTSS_ENCODE_BITFIELD(x,1U,7U)
#define VTSS_M_DEV1G_EEE_CFG_EEE_TIMER_HOLDOFF    VTSS_ENCODE_BITMASK(1U,7U)
#define VTSS_X_DEV1G_EEE_CFG_EEE_TIMER_HOLDOFF(x) VTSS_EXTRACT_BITFIELD(x,1U,7U)

#define VTSS_F_DEV1G_EEE_CFG_PORT_LPI(x)         VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_EEE_CFG_PORT_LPI            VTSS_BIT(0U)
#define VTSS_X_DEV1G_EEE_CFG_PORT_LPI(x)         VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_USXGMII_ANEG_CFG  t_sz:28 ga:9, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_DEV1G_USXGMII_ANEG_CFG(target) __REG(target,9U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV1G_USXGMII_ANEG_CFG_ADV_ABILITY(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEV1G_USXGMII_ANEG_CFG_ADV_ABILITY    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEV1G_USXGMII_ANEG_CFG_ADV_ABILITY(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DEV1G_USXGMII_ANEG_CFG_LINK_TIMER(x) VTSS_ENCODE_BITFIELD(x,4U,12U)
#define VTSS_M_DEV1G_USXGMII_ANEG_CFG_LINK_TIMER    VTSS_ENCODE_BITMASK(4U,12U)
#define VTSS_X_DEV1G_USXGMII_ANEG_CFG_LINK_TIMER(x) VTSS_EXTRACT_BITFIELD(x,4U,12U)

#define VTSS_F_DEV1G_USXGMII_ANEG_CFG_SW_RESOLVE_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV1G_USXGMII_ANEG_CFG_SW_RESOLVE_ENA    VTSS_BIT(3U)
#define VTSS_X_DEV1G_USXGMII_ANEG_CFG_SW_RESOLVE_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV1G_USXGMII_ANEG_CFG_BLK_LCK_HYS_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV1G_USXGMII_ANEG_CFG_BLK_LCK_HYS_ENA    VTSS_BIT(2U)
#define VTSS_X_DEV1G_USXGMII_ANEG_CFG_BLK_LCK_HYS_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV1G_USXGMII_ANEG_CFG_ANEG_RESTART_ONE_SHOT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_USXGMII_ANEG_CFG_ANEG_RESTART_ONE_SHOT    VTSS_BIT(1U)
#define VTSS_X_DEV1G_USXGMII_ANEG_CFG_ANEG_RESTART_ONE_SHOT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_USXGMII_ANEG_CFG_ANEG_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_USXGMII_ANEG_CFG_ANEG_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV1G_USXGMII_ANEG_CFG_ANEG_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_USXGMII_ANEG_STATUS  t_sz:28 ga:9, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_DEV1G_USXGMII_ANEG_STATUS(target) __REG(target,9U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV1G_USXGMII_ANEG_STATUS_LP_ADV_ABILITY(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEV1G_USXGMII_ANEG_STATUS_LP_ADV_ABILITY    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEV1G_USXGMII_ANEG_STATUS_LP_ADV_ABILITY(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DEV1G_USXGMII_ANEG_STATUS_LINK_DOWN_STATUS(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV1G_USXGMII_ANEG_STATUS_LINK_DOWN_STATUS    VTSS_BIT(5U)
#define VTSS_X_DEV1G_USXGMII_ANEG_STATUS_LINK_DOWN_STATUS(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV1G_USXGMII_ANEG_STATUS_PAGE_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_USXGMII_ANEG_STATUS_PAGE_RX_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV1G_USXGMII_ANEG_STATUS_PAGE_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_USXGMII_ANEG_STATUS_PR(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV1G_USXGMII_ANEG_STATUS_PR      VTSS_BIT(2U)
#define VTSS_X_DEV1G_USXGMII_ANEG_STATUS_PR(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV1G_USXGMII_ANEG_STATUS_ANEG_COMPLETE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_USXGMII_ANEG_STATUS_ANEG_COMPLETE    VTSS_BIT(0U)
#define VTSS_X_DEV1G_USXGMII_ANEG_STATUS_ANEG_COMPLETE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_USXGMII_PCS_SD_CFG  t_sz:28 ga:9, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_DEV1G_USXGMII_PCS_SD_CFG(target) __REG(target,9U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV1G_USXGMII_PCS_SD_CFG_SD_POL(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_USXGMII_PCS_SD_CFG_SD_POL    VTSS_BIT(1U)
#define VTSS_X_DEV1G_USXGMII_PCS_SD_CFG_SD_POL(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_USXGMII_PCS_SD_CFG_SD_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_USXGMII_PCS_SD_CFG_SD_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV1G_USXGMII_PCS_SD_CFG_SD_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_USXGMII_PCS_STATUS  t_sz:28 ga:9, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_DEV1G_USXGMII_PCS_STATUS(target) __REG(target,9U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV1G_USXGMII_PCS_STATUS_USXGMII_BLOCK_LOCK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_USXGMII_PCS_STATUS_USXGMII_BLOCK_LOCK    VTSS_BIT(0U)
#define VTSS_X_DEV1G_USXGMII_PCS_STATUS_USXGMII_BLOCK_LOCK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_MAC_ENA_CFG  t_sz:28 ga:13, gw:9, ra:0, gc:1, rc:1  */
#define VTSS_DEV1G_MAC_ENA_CFG(target) __REG(target,13U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV1G_MAC_ENA_CFG_RX_ENA(x)       VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_MAC_ENA_CFG_RX_ENA          VTSS_BIT(4U)
#define VTSS_X_DEV1G_MAC_ENA_CFG_RX_ENA(x)       VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_MAC_ENA_CFG_TX_ENA(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_MAC_ENA_CFG_TX_ENA          VTSS_BIT(0U)
#define VTSS_X_DEV1G_MAC_ENA_CFG_TX_ENA(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_MAC_MODE_CFG  t_sz:28 ga:13, gw:9, ra:1, gc:1, rc:1  */
#define VTSS_DEV1G_MAC_MODE_CFG(target) __REG(target,13U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV1G_MAC_MODE_CFG_FC_WORD_SYNC_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_MAC_MODE_CFG_FC_WORD_SYNC_ENA    VTSS_BIT(8U)
#define VTSS_X_DEV1G_MAC_MODE_CFG_FC_WORD_SYNC_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_MAC_MODE_CFG_GIGA_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_MAC_MODE_CFG_GIGA_MODE_ENA    VTSS_BIT(4U)
#define VTSS_X_DEV1G_MAC_MODE_CFG_GIGA_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_MAC_MODE_CFG_FDX_ENA(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_MAC_MODE_CFG_FDX_ENA        VTSS_BIT(0U)
#define VTSS_X_DEV1G_MAC_MODE_CFG_FDX_ENA(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_DEV1G_MAC_MODE_CFG_RX_RAW_ENA(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_MAC_MODE_CFG_RX_RAW_ENA     VTSS_BIT(1U)
#define VTSS_X_DEV1G_MAC_MODE_CFG_RX_RAW_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* DEV1G_MAC_MAXLEN_CFG  t_sz:28 ga:13, gw:9, ra:2, gc:1, rc:1  */
#define VTSS_DEV1G_MAC_MAXLEN_CFG(target) __REG(target,13U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV1G_MAC_MAXLEN_CFG_MAX_LEN(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEV1G_MAC_MAXLEN_CFG_MAX_LEN      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEV1G_MAC_MAXLEN_CFG_MAX_LEN(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEV1G_MAC_TAGS_CFG  t_sz:28 ga:13, gw:9, ra:3, gc:1, rc:1  */
#define VTSS_DEV1G_MAC_TAGS_CFG(target) __REG(target,13U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV1G_MAC_TAGS_CFG_TAG_ID(x)      VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEV1G_MAC_TAGS_CFG_TAG_ID         VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEV1G_MAC_TAGS_CFG_TAG_ID(x)      VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DEV1G_MAC_TAGS_CFG_VLAN_LEN_AWR_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV1G_MAC_TAGS_CFG_VLAN_LEN_AWR_ENA    VTSS_BIT(3U)
#define VTSS_X_DEV1G_MAC_TAGS_CFG_VLAN_LEN_AWR_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV1G_MAC_TAGS_CFG_PB_ENA(x)      VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_DEV1G_MAC_TAGS_CFG_PB_ENA         VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_DEV1G_MAC_TAGS_CFG_PB_ENA(x)      VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_DEV1G_MAC_TAGS_CFG_VLAN_AWR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_MAC_TAGS_CFG_VLAN_AWR_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV1G_MAC_TAGS_CFG_VLAN_AWR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_MAC_TAGS_CFG2  t_sz:28 ga:13, gw:9, ra:4, gc:1, rc:1  */
#define VTSS_DEV1G_MAC_TAGS_CFG2(target) __REG(target,13U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEV1G_MAC_TAGS_CFG2_TAG_ID3(x)    VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEV1G_MAC_TAGS_CFG2_TAG_ID3       VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEV1G_MAC_TAGS_CFG2_TAG_ID3(x)    VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DEV1G_MAC_TAGS_CFG2_TAG_ID2(x)    VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEV1G_MAC_TAGS_CFG2_TAG_ID2       VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEV1G_MAC_TAGS_CFG2_TAG_ID2(x)    VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEV1G_MAC_ADV_CHK_CFG  t_sz:28 ga:13, gw:9, ra:5, gc:1, rc:1  */
#define VTSS_DEV1G_MAC_ADV_CHK_CFG(target) __REG(target,13U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEV1G_MAC_ADV_CHK_CFG_LEN_DROP_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_MAC_ADV_CHK_CFG_LEN_DROP_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV1G_MAC_ADV_CHK_CFG_LEN_DROP_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_MAC_IFG_CFG  t_sz:28 ga:13, gw:9, ra:6, gc:1, rc:1  */
#define VTSS_DEV1G_MAC_IFG_CFG(target) __REG(target,13U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEV1G_MAC_IFG_CFG_RESTORE_OLD_IPG_CHECK(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_DEV1G_MAC_IFG_CFG_RESTORE_OLD_IPG_CHECK    VTSS_BIT(17U)
#define VTSS_X_DEV1G_MAC_IFG_CFG_RESTORE_OLD_IPG_CHECK(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_DEV1G_MAC_IFG_CFG_TX_IFG(x)       VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_DEV1G_MAC_IFG_CFG_TX_IFG          VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_DEV1G_MAC_IFG_CFG_TX_IFG(x)       VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_DEV1G_MAC_IFG_CFG_RX_IFG2(x)      VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_DEV1G_MAC_IFG_CFG_RX_IFG2         VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_DEV1G_MAC_IFG_CFG_RX_IFG2(x)      VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_DEV1G_MAC_IFG_CFG_RX_IFG1(x)      VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_DEV1G_MAC_IFG_CFG_RX_IFG1         VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_DEV1G_MAC_IFG_CFG_RX_IFG1(x)      VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* DEV1G_MAC_HDX_CFG  t_sz:28 ga:13, gw:9, ra:7, gc:1, rc:1  */
#define VTSS_DEV1G_MAC_HDX_CFG(target) __REG(target,13U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_DEV1G_MAC_HDX_CFG_BYPASS_COL_SYNC(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_DEV1G_MAC_HDX_CFG_BYPASS_COL_SYNC    VTSS_BIT(26U)
#define VTSS_X_DEV1G_MAC_HDX_CFG_BYPASS_COL_SYNC(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_DEV1G_MAC_HDX_CFG_SEED(x)         VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_DEV1G_MAC_HDX_CFG_SEED            VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_DEV1G_MAC_HDX_CFG_SEED(x)         VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_DEV1G_MAC_HDX_CFG_SEED_LOAD(x)    VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEV1G_MAC_HDX_CFG_SEED_LOAD       VTSS_BIT(12U)
#define VTSS_X_DEV1G_MAC_HDX_CFG_SEED_LOAD(x)    VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEV1G_MAC_HDX_CFG_RETRY_AFTER_EXC_COL_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_MAC_HDX_CFG_RETRY_AFTER_EXC_COL_ENA    VTSS_BIT(8U)
#define VTSS_X_DEV1G_MAC_HDX_CFG_RETRY_AFTER_EXC_COL_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_MAC_HDX_CFG_LATE_COL_POS(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_DEV1G_MAC_HDX_CFG_LATE_COL_POS    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_DEV1G_MAC_HDX_CFG_LATE_COL_POS(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* DEV1G_MAC_STICKY  t_sz:28 ga:13, gw:9, ra:8, gc:1, rc:1  */
#define VTSS_DEV1G_MAC_STICKY(target) __REG(target,13U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_DEV1G_MAC_STICKY_RX_IPG_SHRINK_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_DEV1G_MAC_STICKY_RX_IPG_SHRINK_STICKY    VTSS_BIT(9U)
#define VTSS_X_DEV1G_MAC_STICKY_RX_IPG_SHRINK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_DEV1G_MAC_STICKY_RX_PREAM_SHRINK_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_MAC_STICKY_RX_PREAM_SHRINK_STICKY    VTSS_BIT(8U)
#define VTSS_X_DEV1G_MAC_STICKY_RX_PREAM_SHRINK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_MAC_STICKY_RX_JUNK_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV1G_MAC_STICKY_RX_JUNK_STICKY    VTSS_BIT(5U)
#define VTSS_X_DEV1G_MAC_STICKY_RX_JUNK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV1G_MAC_STICKY_TX_RETRANSMIT_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_MAC_STICKY_TX_RETRANSMIT_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV1G_MAC_STICKY_TX_RETRANSMIT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_MAC_STICKY_TX_JAM_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV1G_MAC_STICKY_TX_JAM_STICKY    VTSS_BIT(3U)
#define VTSS_X_DEV1G_MAC_STICKY_TX_JAM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV1G_MAC_STICKY_TX_FIFO_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV1G_MAC_STICKY_TX_FIFO_OFLW_STICKY    VTSS_BIT(2U)
#define VTSS_X_DEV1G_MAC_STICKY_TX_FIFO_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV1G_MAC_STICKY_TX_ABORT_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_MAC_STICKY_TX_ABORT_STICKY    VTSS_BIT(0U)
#define VTSS_X_DEV1G_MAC_STICKY_TX_ABORT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_CFG  t_sz:28 ga:22, gw:17, ra:0, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_CFG(target) __REG(target,22U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_CFG_LINK_STATUS_TYPE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_PCS1G_CFG_LINK_STATUS_TYPE    VTSS_BIT(4U)
#define VTSS_X_DEV1G_PCS1G_CFG_LINK_STATUS_TYPE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_PCS1G_CFG_AN_LINK_CTRL_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_PCS1G_CFG_AN_LINK_CTRL_ENA    VTSS_BIT(1U)
#define VTSS_X_DEV1G_PCS1G_CFG_AN_LINK_CTRL_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_PCS1G_CFG_PCS_ENA(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_CFG_PCS_ENA           VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_CFG_PCS_ENA(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_MODE_CFG  t_sz:28 ga:22, gw:17, ra:1, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_MODE_CFG(target) __REG(target,22U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_MODE_CFG_UNIDIR_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_PCS1G_MODE_CFG_UNIDIR_MODE_ENA    VTSS_BIT(4U)
#define VTSS_X_DEV1G_PCS1G_MODE_CFG_UNIDIR_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_PCS1G_MODE_CFG_SAVE_PREAMBLE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_PCS1G_MODE_CFG_SAVE_PREAMBLE_ENA    VTSS_BIT(1U)
#define VTSS_X_DEV1G_PCS1G_MODE_CFG_SAVE_PREAMBLE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_PCS1G_MODE_CFG_SGMII_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_MODE_CFG_SGMII_MODE_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_MODE_CFG_SGMII_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_SD_CFG  t_sz:28 ga:22, gw:17, ra:2, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_SD_CFG(target) __REG(target,22U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_SD_CFG_SD_SEL(x)      VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_PCS1G_SD_CFG_SD_SEL         VTSS_BIT(8U)
#define VTSS_X_DEV1G_PCS1G_SD_CFG_SD_SEL(x)      VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_PCS1G_SD_CFG_SD_POL(x)      VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_PCS1G_SD_CFG_SD_POL         VTSS_BIT(4U)
#define VTSS_X_DEV1G_PCS1G_SD_CFG_SD_POL(x)      VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_PCS1G_SD_CFG_SD_ENA(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_SD_CFG_SD_ENA         VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_SD_CFG_SD_ENA(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_ANEG_CFG  t_sz:28 ga:22, gw:17, ra:3, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_ANEG_CFG(target) __REG(target,22U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_ANEG_CFG_ADV_ABILITY(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEV1G_PCS1G_ANEG_CFG_ADV_ABILITY    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEV1G_PCS1G_ANEG_CFG_ADV_ABILITY(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DEV1G_PCS1G_ANEG_CFG_SW_RESOLVE_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_PCS1G_ANEG_CFG_SW_RESOLVE_ENA    VTSS_BIT(8U)
#define VTSS_X_DEV1G_PCS1G_ANEG_CFG_SW_RESOLVE_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_PCS1G_ANEG_CFG_ANEG_RESTART_ONE_SHOT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_PCS1G_ANEG_CFG_ANEG_RESTART_ONE_SHOT    VTSS_BIT(1U)
#define VTSS_X_DEV1G_PCS1G_ANEG_CFG_ANEG_RESTART_ONE_SHOT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_PCS1G_ANEG_CFG_ANEG_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_ANEG_CFG_ANEG_ENA     VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_ANEG_CFG_ANEG_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_ANEG_NP_CFG  t_sz:28 ga:22, gw:17, ra:4, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_ANEG_NP_CFG(target) __REG(target,22U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_ANEG_NP_CFG_NP_TX(x)  VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEV1G_PCS1G_ANEG_NP_CFG_NP_TX     VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEV1G_PCS1G_ANEG_NP_CFG_NP_TX(x)  VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DEV1G_PCS1G_ANEG_NP_CFG_NP_LOADED_ONE_SHOT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_ANEG_NP_CFG_NP_LOADED_ONE_SHOT    VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_ANEG_NP_CFG_NP_LOADED_ONE_SHOT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_LB_CFG  t_sz:28 ga:22, gw:17, ra:5, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_LB_CFG(target) __REG(target,22U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_LB_CFG_RA_ENA(x)      VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_PCS1G_LB_CFG_RA_ENA         VTSS_BIT(4U)
#define VTSS_X_DEV1G_PCS1G_LB_CFG_RA_ENA(x)      VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_PCS1G_LB_CFG_GMII_PHY_LB_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_PCS1G_LB_CFG_GMII_PHY_LB_ENA    VTSS_BIT(1U)
#define VTSS_X_DEV1G_PCS1G_LB_CFG_GMII_PHY_LB_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_PCS1G_LB_CFG_TBI_HOST_LB_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_LB_CFG_TBI_HOST_LB_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_LB_CFG_TBI_HOST_LB_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_DBG_CFG  t_sz:28 ga:22, gw:17, ra:6, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_DBG_CFG(target) __REG(target,22U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_DBG_CFG_UDLT(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_DBG_CFG_UDLT          VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_DBG_CFG_UDLT(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_CDET_CFG  t_sz:28 ga:22, gw:17, ra:7, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_CDET_CFG(target) __REG(target,22U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_CDET_CFG_CDET_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_CDET_CFG_CDET_ENA     VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_CDET_CFG_CDET_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_ANEG_STATUS  t_sz:28 ga:22, gw:17, ra:8, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_ANEG_STATUS(target) __REG(target,22U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_ANEG_STATUS_LP_ADV_ABILITY(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEV1G_PCS1G_ANEG_STATUS_LP_ADV_ABILITY    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEV1G_PCS1G_ANEG_STATUS_LP_ADV_ABILITY(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DEV1G_PCS1G_ANEG_STATUS_PR(x)     VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_PCS1G_ANEG_STATUS_PR        VTSS_BIT(4U)
#define VTSS_X_DEV1G_PCS1G_ANEG_STATUS_PR(x)     VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_PCS1G_ANEG_STATUS_PAGE_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV1G_PCS1G_ANEG_STATUS_PAGE_RX_STICKY    VTSS_BIT(3U)
#define VTSS_X_DEV1G_PCS1G_ANEG_STATUS_PAGE_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV1G_PCS1G_ANEG_STATUS_ANEG_COMPLETE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_ANEG_STATUS_ANEG_COMPLETE    VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_ANEG_STATUS_ANEG_COMPLETE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_ANEG_NP_STATUS  t_sz:28 ga:22, gw:17, ra:9, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_ANEG_NP_STATUS(target) __REG(target,22U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_ANEG_NP_STATUS_LP_NP_RX(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEV1G_PCS1G_ANEG_NP_STATUS_LP_NP_RX    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEV1G_PCS1G_ANEG_NP_STATUS_LP_NP_RX(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

/* DEV1G_PCS1G_LINK_STATUS  t_sz:28 ga:22, gw:17, ra:10, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_LINK_STATUS(target) __REG(target,22U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_LINK_STATUS_DELAY_VAR(x) VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_DEV1G_PCS1G_LINK_STATUS_DELAY_VAR    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_DEV1G_PCS1G_LINK_STATUS_DELAY_VAR(x) VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_DEV1G_PCS1G_LINK_STATUS_SIGNAL_DETECT(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_PCS1G_LINK_STATUS_SIGNAL_DETECT    VTSS_BIT(8U)
#define VTSS_X_DEV1G_PCS1G_LINK_STATUS_SIGNAL_DETECT(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_PCS1G_LINK_STATUS_LINK_STATUS(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_PCS1G_LINK_STATUS_LINK_STATUS    VTSS_BIT(4U)
#define VTSS_X_DEV1G_PCS1G_LINK_STATUS_LINK_STATUS(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_PCS1G_LINK_STATUS_SYNC_STATUS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_LINK_STATUS_SYNC_STATUS    VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_LINK_STATUS_SYNC_STATUS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_LINK_DOWN_CNT  t_sz:28 ga:22, gw:17, ra:11, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_LINK_DOWN_CNT(target) __REG(target,22U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_LINK_DOWN_CNT_LINK_DOWN_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEV1G_PCS1G_LINK_DOWN_CNT_LINK_DOWN_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEV1G_PCS1G_LINK_DOWN_CNT_LINK_DOWN_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEV1G_PCS1G_STICKY  t_sz:28 ga:22, gw:17, ra:12, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_STICKY(target) __REG(target,22U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_STICKY_LINK_DOWN_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_PCS1G_STICKY_LINK_DOWN_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV1G_PCS1G_STICKY_LINK_DOWN_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_PCS1G_STICKY_OUT_OF_SYNC_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_STICKY_OUT_OF_SYNC_STICKY    VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_STICKY_OUT_OF_SYNC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_DEBUG_STATUS  t_sz:28 ga:22, gw:17, ra:13, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_DEBUG_STATUS(target) __REG(target,22U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_DEBUG_STATUS_XMIT_MODE(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_DEV1G_PCS1G_DEBUG_STATUS_XMIT_MODE    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_DEV1G_PCS1G_DEBUG_STATUS_XMIT_MODE(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

/* DEV1G_PCS1G_LPI_CFG  t_sz:28 ga:22, gw:17, ra:14, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_LPI_CFG(target) __REG(target,22U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_LPI_CFG_QSGMII_MS_SEL(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_DEV1G_PCS1G_LPI_CFG_QSGMII_MS_SEL    VTSS_BIT(20U)
#define VTSS_X_DEV1G_PCS1G_LPI_CFG_QSGMII_MS_SEL(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_DEV1G_PCS1G_LPI_CFG_RX_LPI_OUT_DIS(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_DEV1G_PCS1G_LPI_CFG_RX_LPI_OUT_DIS    VTSS_BIT(17U)
#define VTSS_X_DEV1G_PCS1G_LPI_CFG_RX_LPI_OUT_DIS(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_DEV1G_PCS1G_LPI_CFG_LPI_TESTMODE(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_DEV1G_PCS1G_LPI_CFG_LPI_TESTMODE    VTSS_BIT(16U)
#define VTSS_X_DEV1G_PCS1G_LPI_CFG_LPI_TESTMODE(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_DEV1G_PCS1G_LPI_CFG_TX_ASSERT_LPIDLE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_LPI_CFG_TX_ASSERT_LPIDLE    VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_LPI_CFG_TX_ASSERT_LPIDLE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_LPI_WAKE_ERROR_CNT  t_sz:28 ga:22, gw:17, ra:15, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_LPI_WAKE_ERROR_CNT(target) __REG(target,22U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_LPI_WAKE_ERROR_CNT_WAKE_ERROR_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEV1G_PCS1G_LPI_WAKE_ERROR_CNT_WAKE_ERROR_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEV1G_PCS1G_LPI_WAKE_ERROR_CNT_WAKE_ERROR_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEV1G_PCS1G_LPI_STATUS  t_sz:28 ga:22, gw:17, ra:16, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_LPI_STATUS(target) __REG(target,22U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_LPI_STATUS_RX_LPI_EVENT_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEV1G_PCS1G_LPI_STATUS_RX_LPI_EVENT_STICKY    VTSS_BIT(12U)
#define VTSS_X_DEV1G_PCS1G_LPI_STATUS_RX_LPI_EVENT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEV1G_PCS1G_LPI_STATUS_RX_QUIET(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_DEV1G_PCS1G_LPI_STATUS_RX_QUIET    VTSS_BIT(9U)
#define VTSS_X_DEV1G_PCS1G_LPI_STATUS_RX_QUIET(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_DEV1G_PCS1G_LPI_STATUS_RX_LPI_MODE(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_PCS1G_LPI_STATUS_RX_LPI_MODE    VTSS_BIT(8U)
#define VTSS_X_DEV1G_PCS1G_LPI_STATUS_RX_LPI_MODE(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_PCS1G_LPI_STATUS_TX_LPI_EVENT_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_PCS1G_LPI_STATUS_TX_LPI_EVENT_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV1G_PCS1G_LPI_STATUS_TX_LPI_EVENT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_PCS1G_LPI_STATUS_TX_QUIET(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_PCS1G_LPI_STATUS_TX_QUIET    VTSS_BIT(1U)
#define VTSS_X_DEV1G_PCS1G_LPI_STATUS_TX_QUIET(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_PCS1G_LPI_STATUS_TX_LPI_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_LPI_STATUS_TX_LPI_MODE    VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_LPI_STATUS_TX_LPI_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_TSTPAT_MODE_CFG  t_sz:28 ga:39, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_TSTPAT_MODE_CFG(target) __REG(target,39U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_TSTPAT_MODE_CFG_JTP_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEV1G_PCS1G_TSTPAT_MODE_CFG_JTP_SEL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEV1G_PCS1G_TSTPAT_MODE_CFG_JTP_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEV1G_PCS1G_TSTPAT_STATUS  t_sz:28 ga:39, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_TSTPAT_STATUS(target) __REG(target,39U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_TSTPAT_STATUS_JTP_ERR_CNT(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_DEV1G_PCS1G_TSTPAT_STATUS_JTP_ERR_CNT    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_DEV1G_PCS1G_TSTPAT_STATUS_JTP_ERR_CNT(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_DEV1G_PCS1G_TSTPAT_STATUS_JTP_ERR(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_PCS1G_TSTPAT_STATUS_JTP_ERR    VTSS_BIT(4U)
#define VTSS_X_DEV1G_PCS1G_TSTPAT_STATUS_JTP_ERR(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_PCS1G_TSTPAT_STATUS_JTP_LOCK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_TSTPAT_STATUS_JTP_LOCK    VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_TSTPAT_STATUS_JTP_LOCK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS_FX100_CFG  t_sz:28 ga:41, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_DEV1G_PCS_FX100_CFG(target) __REG(target,41U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_SD_SEL(x)     VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_SD_SEL        VTSS_BIT(26U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_SD_SEL(x)     VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_SD_POL(x)     VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_SD_POL        VTSS_BIT(25U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_SD_POL(x)     VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_SD_ENA(x)     VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_SD_ENA        VTSS_BIT(24U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_SD_ENA(x)     VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_LOOPBACK_ENA(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_LOOPBACK_ENA    VTSS_BIT(20U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_LOOPBACK_ENA(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_SWAP_MII_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_SWAP_MII_ENA    VTSS_BIT(16U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_SWAP_MII_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_RXBITSEL(x)   VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_RXBITSEL      VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_RXBITSEL(x)   VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_SIGDET_CFG(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_SIGDET_CFG    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_SIGDET_CFG(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_LINKHYST_TM_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_LINKHYST_TM_ENA    VTSS_BIT(8U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_LINKHYST_TM_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_LINKHYSTTIMER(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_LINKHYSTTIMER    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_LINKHYSTTIMER(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_UNIDIR_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_UNIDIR_MODE_ENA    VTSS_BIT(3U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_UNIDIR_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_FEFCHK_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_FEFCHK_ENA    VTSS_BIT(2U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_FEFCHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_FEFGEN_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_FEFGEN_ENA    VTSS_BIT(1U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_FEFGEN_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_PCS_ENA(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_PCS_ENA       VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_PCS_ENA(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS_FX100_STATUS  t_sz:28 ga:42, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_DEV1G_PCS_FX100_STATUS(target) __REG(target,42U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV1G_PCS_FX100_STATUS_EDGE_POS_PTP(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_DEV1G_PCS_FX100_STATUS_EDGE_POS_PTP    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_DEV1G_PCS_FX100_STATUS_EDGE_POS_PTP(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_DEV1G_PCS_FX100_STATUS_PCS_ERROR_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEV1G_PCS_FX100_STATUS_PCS_ERROR_STICKY    VTSS_BIT(7U)
#define VTSS_X_DEV1G_PCS_FX100_STATUS_PCS_ERROR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEV1G_PCS_FX100_STATUS_FEF_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEV1G_PCS_FX100_STATUS_FEF_FOUND_STICKY    VTSS_BIT(6U)
#define VTSS_X_DEV1G_PCS_FX100_STATUS_FEF_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEV1G_PCS_FX100_STATUS_SSD_ERROR_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV1G_PCS_FX100_STATUS_SSD_ERROR_STICKY    VTSS_BIT(5U)
#define VTSS_X_DEV1G_PCS_FX100_STATUS_SSD_ERROR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV1G_PCS_FX100_STATUS_SYNC_LOST_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_PCS_FX100_STATUS_SYNC_LOST_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV1G_PCS_FX100_STATUS_SYNC_LOST_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_PCS_FX100_STATUS_FEF_STATUS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV1G_PCS_FX100_STATUS_FEF_STATUS    VTSS_BIT(2U)
#define VTSS_X_DEV1G_PCS_FX100_STATUS_FEF_STATUS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV1G_PCS_FX100_STATUS_SIGNAL_DETECT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_PCS_FX100_STATUS_SIGNAL_DETECT    VTSS_BIT(1U)
#define VTSS_X_DEV1G_PCS_FX100_STATUS_SIGNAL_DETECT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_PCS_FX100_STATUS_SYNC_STATUS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS_FX100_STATUS_SYNC_STATUS    VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS_FX100_STATUS_SYNC_STATUS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PTP_CFG  t_sz:28 ga:43, gw:7, ra:0, gc:1, rc:1  */
#define VTSS_DEV1G_PTP_CFG(target) __REG(target,43U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV1G_PTP_CFG_PCH_ERR_MODE(x)     VTSS_ENCODE_BITFIELD(x,13U,2U)
#define VTSS_M_DEV1G_PTP_CFG_PCH_ERR_MODE        VTSS_ENCODE_BITMASK(13U,2U)
#define VTSS_X_DEV1G_PTP_CFG_PCH_ERR_MODE(x)     VTSS_EXTRACT_BITFIELD(x,13U,2U)

#define VTSS_F_DEV1G_PTP_CFG_PCH_SUB_PORT_ID(x)  VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_DEV1G_PTP_CFG_PCH_SUB_PORT_ID     VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_DEV1G_PTP_CFG_PCH_SUB_PORT_ID(x)  VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_DEV1G_PTP_CFG_PTP_ENA(x)          VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEV1G_PTP_CFG_PTP_ENA             VTSS_BIT(7U)
#define VTSS_X_DEV1G_PTP_CFG_PTP_ENA(x)          VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEV1G_PTP_CFG_PTP_DOM(x)          VTSS_ENCODE_BITFIELD(x,5U,2U)
#define VTSS_M_DEV1G_PTP_CFG_PTP_DOM             VTSS_ENCODE_BITMASK(5U,2U)
#define VTSS_X_DEV1G_PTP_CFG_PTP_DOM(x)          VTSS_EXTRACT_BITFIELD(x,5U,2U)

#define VTSS_F_DEV1G_PTP_CFG_PTP_PCH_TX_ENA(x)   VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_DEV1G_PTP_CFG_PTP_PCH_TX_ENA      VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_DEV1G_PTP_CFG_PTP_PCH_TX_ENA(x)   VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_DEV1G_PTP_CFG_PTP_PCH_RX_MODE(x)  VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEV1G_PTP_CFG_PTP_PCH_RX_MODE     VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEV1G_PTP_CFG_PTP_PCH_RX_MODE(x)  VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEV1G_PTP_RXDLY_CFG  t_sz:28 ga:43, gw:7, ra:1, gc:1, rc:1  */
#define VTSS_DEV1G_PTP_RXDLY_CFG(target) __REG(target,43U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV1G_PTP_RXDLY_CFG_PTP_RX_IO_DLY(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_DEV1G_PTP_RXDLY_CFG_PTP_RX_IO_DLY    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_DEV1G_PTP_RXDLY_CFG_PTP_RX_IO_DLY(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* DEV1G_PTP_TXDLY_CFG  t_sz:28 ga:43, gw:7, ra:2, gc:1, rc:1  */
#define VTSS_DEV1G_PTP_TXDLY_CFG(target) __REG(target,43U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV1G_PTP_TXDLY_CFG_PTP_TX_IO_DLY(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_DEV1G_PTP_TXDLY_CFG_PTP_TX_IO_DLY    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_DEV1G_PTP_TXDLY_CFG_PTP_TX_IO_DLY(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* DEV1G_PTP_PREDICT_CFG  t_sz:28 ga:43, gw:7, ra:3, gc:1, rc:1  */
#define VTSS_DEV1G_PTP_PREDICT_CFG(target) __REG(target,43U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV1G_PTP_PREDICT_CFG_PTP_PHASE_PREDICT_CFG(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_DEV1G_PTP_PREDICT_CFG_PTP_PHASE_PREDICT_CFG    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_DEV1G_PTP_PREDICT_CFG_PTP_PHASE_PREDICT_CFG(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* DEV1G_PTP_EVENTS  t_sz:28 ga:43, gw:7, ra:4, gc:1, rc:1  */
#define VTSS_DEV1G_PTP_EVENTS(target) __REG(target,43U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEV1G_PTP_EVENTS_PCH_SUB_PORT_ID_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV1G_PTP_EVENTS_PCH_SUB_PORT_ID_ERR_STICKY    VTSS_BIT(2U)
#define VTSS_X_DEV1G_PTP_EVENTS_PCH_SUB_PORT_ID_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV1G_PTP_EVENTS_PCH_CRC_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PTP_EVENTS_PCH_CRC_ERR_STICKY    VTSS_BIT(0U)
#define VTSS_X_DEV1G_PTP_EVENTS_PCH_CRC_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_DEV_TX_CFG  t_sz:28 ga:43, gw:7, ra:5, gc:1, rc:1  */
#define VTSS_DEV1G_DEV_TX_CFG(target) __REG(target,43U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEV1G_DEV_TX_CFG_DEV_TX_DLY(x)    VTSS_ENCODE_BITFIELD(x,14U,14U)
#define VTSS_M_DEV1G_DEV_TX_CFG_DEV_TX_DLY       VTSS_ENCODE_BITMASK(14U,14U)
#define VTSS_X_DEV1G_DEV_TX_CFG_DEV_TX_DLY(x)    VTSS_EXTRACT_BITFIELD(x,14U,14U)

#define VTSS_F_DEV1G_DEV_TX_CFG_DEV_TX_DLY_MON(x) VTSS_ENCODE_BITFIELD(x,0U,14U)
#define VTSS_M_DEV1G_DEV_TX_CFG_DEV_TX_DLY_MON    VTSS_ENCODE_BITMASK(0U,14U)
#define VTSS_X_DEV1G_DEV_TX_CFG_DEV_TX_DLY_MON(x) VTSS_EXTRACT_BITFIELD(x,0U,14U)

/* DEV1G_DEV_PFRAME_CFG  t_sz:28 ga:43, gw:7, ra:6, gc:1, rc:1  */
#define VTSS_DEV1G_DEV_PFRAME_CFG(target) __REG(target,43U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEV1G_DEV_PFRAME_CFG_DEV_FRAGMENT_IFG(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEV1G_DEV_PFRAME_CFG_DEV_FRAGMENT_IFG    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEV1G_DEV_PFRAME_CFG_DEV_FRAGMENT_IFG(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEV1G_PHAD_CTRL  t_sz:28 ga:50, gw:3, ra:0, gc:2, rc:1  */
#define VTSS_DEV1G_PHAD_CTRL(target,gi) __REG(target,50U,gi,3U,0U,0U,2U,1U)

#define VTSS_F_DEV1G_PHAD_CTRL_PHAD_LOCK(x)      VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_DEV1G_PHAD_CTRL_PHAD_LOCK         VTSS_BIT(18U)
#define VTSS_X_DEV1G_PHAD_CTRL_PHAD_LOCK(x)      VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_DEV1G_PHAD_CTRL_DIV_STATE(x)      VTSS_ENCODE_BITFIELD(x,15U,3U)
#define VTSS_M_DEV1G_PHAD_CTRL_DIV_STATE         VTSS_ENCODE_BITMASK(15U,3U)
#define VTSS_X_DEV1G_PHAD_CTRL_DIV_STATE(x)      VTSS_EXTRACT_BITFIELD(x,15U,3U)

#define VTSS_F_DEV1G_PHAD_CTRL_PHAD_ADJ(x)       VTSS_ENCODE_BITFIELD(x,13U,2U)
#define VTSS_M_DEV1G_PHAD_CTRL_PHAD_ADJ          VTSS_ENCODE_BITMASK(13U,2U)
#define VTSS_X_DEV1G_PHAD_CTRL_PHAD_ADJ(x)       VTSS_EXTRACT_BITFIELD(x,13U,2U)

#define VTSS_F_DEV1G_PHAD_CTRL_ERR_MAX_ENA(x)    VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEV1G_PHAD_CTRL_ERR_MAX_ENA       VTSS_BIT(12U)
#define VTSS_X_DEV1G_PHAD_CTRL_ERR_MAX_ENA(x)    VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEV1G_PHAD_CTRL_DIV_CFG(x)        VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_DEV1G_PHAD_CTRL_DIV_CFG           VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_DEV1G_PHAD_CTRL_DIV_CFG(x)        VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_DEV1G_PHAD_CTRL_TWEAKS(x)         VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_DEV1G_PHAD_CTRL_TWEAKS            VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_DEV1G_PHAD_CTRL_TWEAKS(x)         VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_DEV1G_PHAD_CTRL_PHAD_ENA(x)       VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV1G_PHAD_CTRL_PHAD_ENA          VTSS_BIT(5U)
#define VTSS_X_DEV1G_PHAD_CTRL_PHAD_ENA(x)       VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV1G_PHAD_CTRL_PHAD_MODE(x)      VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_PHAD_CTRL_PHAD_MODE         VTSS_BIT(4U)
#define VTSS_X_DEV1G_PHAD_CTRL_PHAD_MODE(x)      VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_PHAD_CTRL_PHAD_FAILED(x)    VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV1G_PHAD_CTRL_PHAD_FAILED       VTSS_BIT(3U)
#define VTSS_X_DEV1G_PHAD_CTRL_PHAD_FAILED(x)    VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV1G_PHAD_CTRL_LOCK_ACC(x)       VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEV1G_PHAD_CTRL_LOCK_ACC          VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEV1G_PHAD_CTRL_LOCK_ACC(x)       VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEV1G_PHAD_CYC_STAT  t_sz:28 ga:50, gw:3, ra:1, gc:2, rc:1  */
#define VTSS_DEV1G_PHAD_CYC_STAT(target,gi) __REG(target,50U,gi,3U,0U,1U,2U,1U)

#define VTSS_F_DEV1G_PHAD_CYC_STAT_PHAD_CYCLETIME(x) (x)
#define VTSS_M_DEV1G_PHAD_CYC_STAT_PHAD_CYCLETIME    0xffffffffU
#define VTSS_X_DEV1G_PHAD_CYC_STAT_PHAD_CYCLETIME(x) (x)


/* DEV1G_PHAD_ERR_STAT  t_sz:28 ga:50, gw:3, ra:2, gc:2, rc:1  */
#define VTSS_DEV1G_PHAD_ERR_STAT(target,gi) __REG(target,50U,gi,3U,0U,2U,2U,1U)

#define VTSS_F_DEV1G_PHAD_ERR_STAT_PHAD_ERR_STAT(x) VTSS_ENCODE_BITFIELD(x,0U,19U)
#define VTSS_M_DEV1G_PHAD_ERR_STAT_PHAD_ERR_STAT    VTSS_ENCODE_BITMASK(0U,19U)
#define VTSS_X_DEV1G_PHAD_ERR_STAT_PHAD_ERR_STAT(x) VTSS_EXTRACT_BITFIELD(x,0U,19U)

/* DEV1G_ENABLE_CONFIG  t_sz:28 ga:56, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_DEV1G_ENABLE_CONFIG(target) __REG(target,56U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV1G_ENABLE_CONFIG_MM_RX_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_ENABLE_CONFIG_MM_RX_ENA     VTSS_BIT(0U)
#define VTSS_X_DEV1G_ENABLE_CONFIG_MM_RX_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_DEV1G_ENABLE_CONFIG_MM_TX_ENA(x)  VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_ENABLE_CONFIG_MM_TX_ENA     VTSS_BIT(4U)
#define VTSS_X_DEV1G_ENABLE_CONFIG_MM_TX_ENA(x)  VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_ENABLE_CONFIG_KEEP_S_AFTER_D(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_ENABLE_CONFIG_KEEP_S_AFTER_D    VTSS_BIT(8U)
#define VTSS_X_DEV1G_ENABLE_CONFIG_KEEP_S_AFTER_D(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

/* DEV1G_VERIF_CONFIG  t_sz:28 ga:56, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_DEV1G_VERIF_CONFIG(target) __REG(target,56U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV1G_VERIF_CONFIG_PRM_VERIFY_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_VERIF_CONFIG_PRM_VERIFY_DIS    VTSS_BIT(0U)
#define VTSS_X_DEV1G_VERIF_CONFIG_PRM_VERIFY_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_DEV1G_VERIF_CONFIG_PRM_VERIFY_TIME(x) VTSS_ENCODE_BITFIELD(x,4U,8U)
#define VTSS_M_DEV1G_VERIF_CONFIG_PRM_VERIFY_TIME    VTSS_ENCODE_BITMASK(4U,8U)
#define VTSS_X_DEV1G_VERIF_CONFIG_PRM_VERIFY_TIME(x) VTSS_EXTRACT_BITFIELD(x,4U,8U)

#define VTSS_F_DEV1G_VERIF_CONFIG_VERIF_TIMER_UNITS(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_DEV1G_VERIF_CONFIG_VERIF_TIMER_UNITS    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_DEV1G_VERIF_CONFIG_VERIF_TIMER_UNITS(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

/* DEV1G_MM_STATUS  t_sz:28 ga:58, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_DEV1G_MM_STATUS(target) __REG(target,58U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV1G_MM_STATUS_PRMPT_ACTIVE_STATUS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_MM_STATUS_PRMPT_ACTIVE_STATUS    VTSS_BIT(0U)
#define VTSS_X_DEV1G_MM_STATUS_PRMPT_ACTIVE_STATUS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_DEV1G_MM_STATUS_PRMPT_ACTIVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_MM_STATUS_PRMPT_ACTIVE_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV1G_MM_STATUS_PRMPT_ACTIVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_MM_STATUS_PRMPT_VERIFY_STATE(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_DEV1G_MM_STATUS_PRMPT_VERIFY_STATE    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_DEV1G_MM_STATUS_PRMPT_VERIFY_STATE(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_DEV1G_MM_STATUS_UNEXP_RX_PFRM_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEV1G_MM_STATUS_UNEXP_RX_PFRM_STICKY    VTSS_BIT(12U)
#define VTSS_X_DEV1G_MM_STATUS_UNEXP_RX_PFRM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEV1G_MM_STATUS_UNEXP_TX_PFRM_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_DEV1G_MM_STATUS_UNEXP_TX_PFRM_STICKY    VTSS_BIT(16U)
#define VTSS_X_DEV1G_MM_STATUS_UNEXP_TX_PFRM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_DEV1G_MM_STATUS_MM_RX_FRAME_STATUS(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_DEV1G_MM_STATUS_MM_RX_FRAME_STATUS    VTSS_BIT(20U)
#define VTSS_X_DEV1G_MM_STATUS_MM_RX_FRAME_STATUS(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_DEV1G_MM_STATUS_MM_TX_FRAME_STATUS(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_DEV1G_MM_STATUS_MM_TX_FRAME_STATUS    VTSS_BIT(24U)
#define VTSS_X_DEV1G_MM_STATUS_MM_TX_FRAME_STATUS(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_DEV1G_MM_STATUS_MM_TX_PRMPT_STATUS(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_DEV1G_MM_STATUS_MM_TX_PRMPT_STATUS    VTSS_BIT(28U)
#define VTSS_X_DEV1G_MM_STATUS_MM_TX_PRMPT_STATUS(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

/* DEV1G_DEV1G_INTR_CFG  t_sz:28 ga:59, gw:3, ra:0, gc:1, rc:1  */
#define VTSS_DEV1G_DEV1G_INTR_CFG(target) __REG(target,59U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_CFG_FEF_FOUND_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_CFG_FEF_FOUND_INTR_ENA    VTSS_BIT(8U)
#define VTSS_X_DEV1G_DEV1G_INTR_CFG_FEF_FOUND_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_CFG_TX_LPI_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_CFG_TX_LPI_INTR_ENA    VTSS_BIT(6U)
#define VTSS_X_DEV1G_DEV1G_INTR_CFG_TX_LPI_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_CFG_RX_LPI_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_CFG_RX_LPI_INTR_ENA    VTSS_BIT(5U)
#define VTSS_X_DEV1G_DEV1G_INTR_CFG_RX_LPI_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_CFG_AN_PAGE_RX_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_CFG_AN_PAGE_RX_INTR_ENA    VTSS_BIT(4U)
#define VTSS_X_DEV1G_DEV1G_INTR_CFG_AN_PAGE_RX_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_CFG_AN_LINK_UP_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_CFG_AN_LINK_UP_INTR_ENA    VTSS_BIT(3U)
#define VTSS_X_DEV1G_DEV1G_INTR_CFG_AN_LINK_UP_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_CFG_AN_LINK_DOWN_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_CFG_AN_LINK_DOWN_INTR_ENA    VTSS_BIT(2U)
#define VTSS_X_DEV1G_DEV1G_INTR_CFG_AN_LINK_DOWN_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_CFG_LINK_UP_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_CFG_LINK_UP_INTR_ENA    VTSS_BIT(1U)
#define VTSS_X_DEV1G_DEV1G_INTR_CFG_LINK_UP_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_CFG_LINK_DOWN_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_CFG_LINK_DOWN_INTR_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV1G_DEV1G_INTR_CFG_LINK_DOWN_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_DEV1G_INTR  t_sz:28 ga:59, gw:3, ra:1, gc:1, rc:1  */
#define VTSS_DEV1G_DEV1G_INTR(target) __REG(target,59U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_FEF_FOUND_INTR_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_FEF_FOUND_INTR_STICKY    VTSS_BIT(8U)
#define VTSS_X_DEV1G_DEV1G_INTR_FEF_FOUND_INTR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_TX_LPI_INTR_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_TX_LPI_INTR_STICKY    VTSS_BIT(6U)
#define VTSS_X_DEV1G_DEV1G_INTR_TX_LPI_INTR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_RX_LPI_INTR_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_RX_LPI_INTR_STICKY    VTSS_BIT(5U)
#define VTSS_X_DEV1G_DEV1G_INTR_RX_LPI_INTR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_AN_PAGE_RX_INTR_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_AN_PAGE_RX_INTR_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV1G_DEV1G_INTR_AN_PAGE_RX_INTR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_AN_LINK_UP_INTR_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_AN_LINK_UP_INTR_STICKY    VTSS_BIT(3U)
#define VTSS_X_DEV1G_DEV1G_INTR_AN_LINK_UP_INTR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_AN_LINK_DOWN_INTR_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_AN_LINK_DOWN_INTR_STICKY    VTSS_BIT(2U)
#define VTSS_X_DEV1G_DEV1G_INTR_AN_LINK_DOWN_INTR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_LINK_UP_INTR_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_LINK_UP_INTR_STICKY    VTSS_BIT(1U)
#define VTSS_X_DEV1G_DEV1G_INTR_LINK_UP_INTR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_LINK_DOWN_INTR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_LINK_DOWN_INTR_STICKY    VTSS_BIT(0U)
#define VTSS_X_DEV1G_DEV1G_INTR_LINK_DOWN_INTR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_DEV1G_INTR_IDENT  t_sz:28 ga:59, gw:3, ra:2, gc:1, rc:1  */
#define VTSS_DEV1G_DEV1G_INTR_IDENT(target) __REG(target,59U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_IDENT_FEF_FOUND_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_IDENT_FEF_FOUND_INTR_IDENT    VTSS_BIT(8U)
#define VTSS_X_DEV1G_DEV1G_INTR_IDENT_FEF_FOUND_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_IDENT_TX_LPI_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_IDENT_TX_LPI_INTR_IDENT    VTSS_BIT(6U)
#define VTSS_X_DEV1G_DEV1G_INTR_IDENT_TX_LPI_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_IDENT_RX_LPI_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_IDENT_RX_LPI_INTR_IDENT    VTSS_BIT(5U)
#define VTSS_X_DEV1G_DEV1G_INTR_IDENT_RX_LPI_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_IDENT_AN_PAGE_RX_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_IDENT_AN_PAGE_RX_INTR_IDENT    VTSS_BIT(4U)
#define VTSS_X_DEV1G_DEV1G_INTR_IDENT_AN_PAGE_RX_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_IDENT_AN_LINK_UP_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_IDENT_AN_LINK_UP_INTR_IDENT    VTSS_BIT(3U)
#define VTSS_X_DEV1G_DEV1G_INTR_IDENT_AN_LINK_UP_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_IDENT_AN_LINK_DOWN_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_IDENT_AN_LINK_DOWN_INTR_IDENT    VTSS_BIT(2U)
#define VTSS_X_DEV1G_DEV1G_INTR_IDENT_AN_LINK_DOWN_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_IDENT_LINK_UP_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_IDENT_LINK_UP_INTR_IDENT    VTSS_BIT(1U)
#define VTSS_X_DEV1G_DEV1G_INTR_IDENT_LINK_UP_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_IDENT_LINK_DOWN_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_IDENT_LINK_DOWN_INTR_IDENT    VTSS_BIT(0U)
#define VTSS_X_DEV1G_DEV1G_INTR_IDENT_LINK_DOWN_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_INTR  t_sz:28 ga:62, gw:3, ra:0, gc:1, rc:1  */
#define VTSS_DEV1G_INTR(target)   __REG(target,62U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV1G_INTR_USXGMII_RADAPT_INTR(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_INTR_USXGMII_RADAPT_INTR    VTSS_BIT(8U)
#define VTSS_X_DEV1G_INTR_USXGMII_RADAPT_INTR(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_INTR_RX_LINK_INTR_STATE_INTR(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_INTR_RX_LINK_INTR_STATE_INTR    VTSS_BIT(4U)
#define VTSS_X_DEV1G_INTR_RX_LINK_INTR_STATE_INTR(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_INTR_RX_LOCAL_ERR_STATE_INTR(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV1G_INTR_RX_LOCAL_ERR_STATE_INTR    VTSS_BIT(3U)
#define VTSS_X_DEV1G_INTR_RX_LOCAL_ERR_STATE_INTR(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV1G_INTR_RX_REMOTE_ERR_STATE_INTR(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV1G_INTR_RX_REMOTE_ERR_STATE_INTR    VTSS_BIT(2U)
#define VTSS_X_DEV1G_INTR_RX_REMOTE_ERR_STATE_INTR(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV1G_INTR_TX_IDLE_SENT_INTR(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_INTR_TX_IDLE_SENT_INTR      VTSS_BIT(1U)
#define VTSS_X_DEV1G_INTR_TX_IDLE_SENT_INTR(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_INTR_TX_REMOTE_ERR_SENT_INTR(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_INTR_TX_REMOTE_ERR_SENT_INTR    VTSS_BIT(0U)
#define VTSS_X_DEV1G_INTR_TX_REMOTE_ERR_SENT_INTR(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_INTR_ENA  t_sz:28 ga:62, gw:3, ra:1, gc:1, rc:1  */
#define VTSS_DEV1G_INTR_ENA(target) __REG(target,62U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV1G_INTR_ENA_USXGMII_RADAPT_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_INTR_ENA_USXGMII_RADAPT_INTR_ENA    VTSS_BIT(8U)
#define VTSS_X_DEV1G_INTR_ENA_USXGMII_RADAPT_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_INTR_ENA_RX_LINK_INTR_STATE_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_INTR_ENA_RX_LINK_INTR_STATE_INTR_ENA    VTSS_BIT(4U)
#define VTSS_X_DEV1G_INTR_ENA_RX_LINK_INTR_STATE_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_INTR_ENA_RX_LOCAL_ERR_STATE_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV1G_INTR_ENA_RX_LOCAL_ERR_STATE_INTR_ENA    VTSS_BIT(3U)
#define VTSS_X_DEV1G_INTR_ENA_RX_LOCAL_ERR_STATE_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV1G_INTR_ENA_RX_REMOTE_ERR_STATE_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV1G_INTR_ENA_RX_REMOTE_ERR_STATE_INTR_ENA    VTSS_BIT(2U)
#define VTSS_X_DEV1G_INTR_ENA_RX_REMOTE_ERR_STATE_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV1G_INTR_ENA_TX_IDLE_SENT_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_INTR_ENA_TX_IDLE_SENT_INTR_ENA    VTSS_BIT(1U)
#define VTSS_X_DEV1G_INTR_ENA_TX_IDLE_SENT_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_INTR_ENA_TX_REMOTE_ERR_SENT_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_INTR_ENA_TX_REMOTE_ERR_SENT_INTR_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV1G_INTR_ENA_TX_REMOTE_ERR_SENT_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_INTR_IDENT  t_sz:28 ga:62, gw:3, ra:2, gc:1, rc:1  */
#define VTSS_DEV1G_INTR_IDENT(target) __REG(target,62U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV1G_INTR_IDENT_USXGMII_RADAPT_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_INTR_IDENT_USXGMII_RADAPT_INTR_IDENT    VTSS_BIT(8U)
#define VTSS_X_DEV1G_INTR_IDENT_USXGMII_RADAPT_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_INTR_IDENT_RX_LINK_INTR_STATE_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_INTR_IDENT_RX_LINK_INTR_STATE_INTR_IDENT    VTSS_BIT(4U)
#define VTSS_X_DEV1G_INTR_IDENT_RX_LINK_INTR_STATE_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_INTR_IDENT_RX_LOCAL_ERR_STATE_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV1G_INTR_IDENT_RX_LOCAL_ERR_STATE_INTR_IDENT    VTSS_BIT(3U)
#define VTSS_X_DEV1G_INTR_IDENT_RX_LOCAL_ERR_STATE_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV1G_INTR_IDENT_RX_REMOTE_ERR_STATE_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV1G_INTR_IDENT_RX_REMOTE_ERR_STATE_INTR_IDENT    VTSS_BIT(2U)
#define VTSS_X_DEV1G_INTR_IDENT_RX_REMOTE_ERR_STATE_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV1G_INTR_IDENT_TX_IDLE_SENT_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_INTR_IDENT_TX_IDLE_SENT_INTR_IDENT    VTSS_BIT(1U)
#define VTSS_X_DEV1G_INTR_IDENT_TX_IDLE_SENT_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_INTR_IDENT_TX_REMOTE_ERR_SENT_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_INTR_IDENT_TX_REMOTE_ERR_SENT_INTR_IDENT    VTSS_BIT(0U)
#define VTSS_X_DEV1G_INTR_IDENT_TX_REMOTE_ERR_SENT_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVRGMII_DEV_RST_CTRL  t_sz:2 ga:0, gw:9, ra:0, gc:1, rc:1  */
#define VTSS_DEVRGMII_DEV_RST_CTRL(target) __REG(target,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEVRGMII_DEV_RST_CTRL_SPEED_SEL(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_DEVRGMII_DEV_RST_CTRL_SPEED_SEL    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_DEVRGMII_DEV_RST_CTRL_SPEED_SEL(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_DEVRGMII_DEV_RST_CTRL_MAC_TX_RST(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEVRGMII_DEV_RST_CTRL_MAC_TX_RST    VTSS_BIT(4U)
#define VTSS_X_DEVRGMII_DEV_RST_CTRL_MAC_TX_RST(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEVRGMII_DEV_RST_CTRL_MAC_RX_RST(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVRGMII_DEV_RST_CTRL_MAC_RX_RST    VTSS_BIT(0U)
#define VTSS_X_DEVRGMII_DEV_RST_CTRL_MAC_RX_RST(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVRGMII_DEV_STICKY  t_sz:2 ga:0, gw:9, ra:1, gc:1, rc:1  */
#define VTSS_DEVRGMII_DEV_STICKY(target) __REG(target,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEVRGMII_DEV_STICKY_TX_TAXI_PROT_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEVRGMII_DEV_STICKY_TX_TAXI_PROT_ERR_STICKY    VTSS_BIT(12U)
#define VTSS_X_DEVRGMII_DEV_STICKY_TX_TAXI_PROT_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEVRGMII_DEV_STICKY_PRE_CNT_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_DEVRGMII_DEV_STICKY_PRE_CNT_OFLW_STICKY    VTSS_BIT(11U)
#define VTSS_X_DEVRGMII_DEV_STICKY_PRE_CNT_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_DEVRGMII_DEV_STICKY_RX_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_DEVRGMII_DEV_STICKY_RX_OFLW_STICKY    VTSS_BIT(10U)
#define VTSS_X_DEVRGMII_DEV_STICKY_RX_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_DEVRGMII_DEV_STICKY_TX_EOF_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEVRGMII_DEV_STICKY_TX_EOF_STICKY    VTSS_BIT(3U)
#define VTSS_X_DEVRGMII_DEV_STICKY_TX_EOF_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEVRGMII_DEV_STICKY_TX_SOF_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEVRGMII_DEV_STICKY_TX_SOF_STICKY    VTSS_BIT(2U)
#define VTSS_X_DEVRGMII_DEV_STICKY_TX_SOF_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEVRGMII_DEV_STICKY_TX_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEVRGMII_DEV_STICKY_TX_OFLW_STICKY    VTSS_BIT(1U)
#define VTSS_X_DEVRGMII_DEV_STICKY_TX_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEVRGMII_DEV_STICKY_TX_UFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVRGMII_DEV_STICKY_TX_UFLW_STICKY    VTSS_BIT(0U)
#define VTSS_X_DEVRGMII_DEV_STICKY_TX_UFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVRGMII_DEV_DBG_CFG  t_sz:2 ga:0, gw:9, ra:2, gc:1, rc:1  */
#define VTSS_DEVRGMII_DEV_DBG_CFG(target) __REG(target,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEVRGMII_DEV_DBG_CFG_PRE_CNT_OFLW_ID(x) VTSS_ENCODE_BITFIELD(x,24U,7U)
#define VTSS_M_DEVRGMII_DEV_DBG_CFG_PRE_CNT_OFLW_ID    VTSS_ENCODE_BITMASK(24U,7U)
#define VTSS_X_DEVRGMII_DEV_DBG_CFG_PRE_CNT_OFLW_ID(x) VTSS_EXTRACT_BITFIELD(x,24U,7U)

#define VTSS_F_DEVRGMII_DEV_DBG_CFG_TX_BUF_HIGH_WM(x) VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_DEVRGMII_DEV_DBG_CFG_TX_BUF_HIGH_WM    VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_DEVRGMII_DEV_DBG_CFG_TX_BUF_HIGH_WM(x) VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_DEVRGMII_DEV_DBG_CFG_FCS_UPDATE_CFG(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_DEVRGMII_DEV_DBG_CFG_FCS_UPDATE_CFG    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_DEVRGMII_DEV_DBG_CFG_FCS_UPDATE_CFG(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_DEVRGMII_DEV_DBG_CFG_IFG_LEN_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEVRGMII_DEV_DBG_CFG_IFG_LEN_DIS    VTSS_BIT(1U)
#define VTSS_X_DEVRGMII_DEV_DBG_CFG_IFG_LEN_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEVRGMII_DEV_DBG_CFG_BACKOFF_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVRGMII_DEV_DBG_CFG_BACKOFF_CNT_ENA    VTSS_BIT(0U)
#define VTSS_X_DEVRGMII_DEV_DBG_CFG_BACKOFF_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVRGMII_DEV_PORT_PROTECT  t_sz:2 ga:0, gw:9, ra:3, gc:1, rc:1  */
#define VTSS_DEVRGMII_DEV_PORT_PROTECT(target) __REG(target,0U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEVRGMII_DEV_PORT_PROTECT_PORT_PROTECT_ID(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_DEVRGMII_DEV_PORT_PROTECT_PORT_PROTECT_ID    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_DEVRGMII_DEV_PORT_PROTECT_PORT_PROTECT_ID(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_DEVRGMII_DEV_PORT_PROTECT_PORT_PROTECT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVRGMII_DEV_PORT_PROTECT_PORT_PROTECT_ENA    VTSS_BIT(0U)
#define VTSS_X_DEVRGMII_DEV_PORT_PROTECT_PORT_PROTECT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVRGMII_DEV_LB_CFG  t_sz:2 ga:0, gw:9, ra:4, gc:1, rc:1  */
#define VTSS_DEVRGMII_DEV_LB_CFG(target) __REG(target,0U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEVRGMII_DEV_LB_CFG_TAXI_LB_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVRGMII_DEV_LB_CFG_TAXI_LB_ENA    VTSS_BIT(0U)
#define VTSS_X_DEVRGMII_DEV_LB_CFG_TAXI_LB_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVRGMII_EEE_CFG  t_sz:2 ga:0, gw:9, ra:5, gc:1, rc:1  */
#define VTSS_DEVRGMII_EEE_CFG(target) __REG(target,0U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEVRGMII_EEE_CFG_EEE_ENA(x)       VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_DEVRGMII_EEE_CFG_EEE_ENA          VTSS_BIT(22U)
#define VTSS_X_DEVRGMII_EEE_CFG_EEE_ENA(x)       VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_DEVRGMII_EEE_CFG_EEE_TIMER_AGE(x) VTSS_ENCODE_BITFIELD(x,15U,7U)
#define VTSS_M_DEVRGMII_EEE_CFG_EEE_TIMER_AGE    VTSS_ENCODE_BITMASK(15U,7U)
#define VTSS_X_DEVRGMII_EEE_CFG_EEE_TIMER_AGE(x) VTSS_EXTRACT_BITFIELD(x,15U,7U)

#define VTSS_F_DEVRGMII_EEE_CFG_EEE_TIMER_WAKEUP(x) VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_DEVRGMII_EEE_CFG_EEE_TIMER_WAKEUP    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_DEVRGMII_EEE_CFG_EEE_TIMER_WAKEUP(x) VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_DEVRGMII_EEE_CFG_EEE_TIMER_HOLDOFF(x) VTSS_ENCODE_BITFIELD(x,1U,7U)
#define VTSS_M_DEVRGMII_EEE_CFG_EEE_TIMER_HOLDOFF    VTSS_ENCODE_BITMASK(1U,7U)
#define VTSS_X_DEVRGMII_EEE_CFG_EEE_TIMER_HOLDOFF(x) VTSS_EXTRACT_BITFIELD(x,1U,7U)

#define VTSS_F_DEVRGMII_EEE_CFG_PORT_LPI(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVRGMII_EEE_CFG_PORT_LPI         VTSS_BIT(0U)
#define VTSS_X_DEVRGMII_EEE_CFG_PORT_LPI(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVRGMII_RGMII_AC_TEST_MODE  t_sz:2 ga:0, gw:9, ra:6, gc:1, rc:1  */
#define VTSS_DEVRGMII_RGMII_AC_TEST_MODE(target) __REG(target,0U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEVRGMII_RGMII_AC_TEST_MODE_RGMII_AC_RX_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVRGMII_RGMII_AC_TEST_MODE_RGMII_AC_RX_ENA    VTSS_BIT(0U)
#define VTSS_X_DEVRGMII_RGMII_AC_TEST_MODE_RGMII_AC_RX_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_DEVRGMII_RGMII_AC_TEST_MODE_RGMII_AC_TX_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEVRGMII_RGMII_AC_TEST_MODE_RGMII_AC_TX_ENA    VTSS_BIT(1U)
#define VTSS_X_DEVRGMII_RGMII_AC_TEST_MODE_RGMII_AC_TX_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* DEVRGMII_RGMII_AC_TEST_STAT  t_sz:2 ga:0, gw:9, ra:7, gc:1, rc:1  */
#define VTSS_DEVRGMII_RGMII_AC_TEST_STAT(target) __REG(target,0U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_DEVRGMII_RGMII_AC_TEST_STAT_RGMII_AC_RX_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEVRGMII_RGMII_AC_TEST_STAT_RGMII_AC_RX_ERR_STICKY    VTSS_BIT(2U)
#define VTSS_X_DEVRGMII_RGMII_AC_TEST_STAT_RGMII_AC_RX_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

/* DEVRGMII_RGMII_AC_TEST_PATTERNS  t_sz:2 ga:0, gw:9, ra:8, gc:1, rc:1  */
#define VTSS_DEVRGMII_RGMII_AC_TEST_PATTERNS(target) __REG(target,0U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_DEVRGMII_RGMII_AC_TEST_PATTERNS_RGMII_AC_TXD_POS_PHASE1(x) VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_DEVRGMII_RGMII_AC_TEST_PATTERNS_RGMII_AC_TXD_POS_PHASE1    VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_DEVRGMII_RGMII_AC_TEST_PATTERNS_RGMII_AC_TXD_POS_PHASE1(x) VTSS_EXTRACT_BITFIELD(x,28U,4U)

#define VTSS_F_DEVRGMII_RGMII_AC_TEST_PATTERNS_RGMII_AC_TXD_NEG_PHASE1(x) VTSS_ENCODE_BITFIELD(x,24U,4U)
#define VTSS_M_DEVRGMII_RGMII_AC_TEST_PATTERNS_RGMII_AC_TXD_NEG_PHASE1    VTSS_ENCODE_BITMASK(24U,4U)
#define VTSS_X_DEVRGMII_RGMII_AC_TEST_PATTERNS_RGMII_AC_TXD_NEG_PHASE1(x) VTSS_EXTRACT_BITFIELD(x,24U,4U)

#define VTSS_F_DEVRGMII_RGMII_AC_TEST_PATTERNS_RGMII_AC_TXD_POS_PHASE2(x) VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_DEVRGMII_RGMII_AC_TEST_PATTERNS_RGMII_AC_TXD_POS_PHASE2    VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_DEVRGMII_RGMII_AC_TEST_PATTERNS_RGMII_AC_TXD_POS_PHASE2(x) VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_DEVRGMII_RGMII_AC_TEST_PATTERNS_RGMII_AC_TXD_NEG_PHASE2(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_DEVRGMII_RGMII_AC_TEST_PATTERNS_RGMII_AC_TXD_NEG_PHASE2    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_DEVRGMII_RGMII_AC_TEST_PATTERNS_RGMII_AC_TXD_NEG_PHASE2(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_DEVRGMII_RGMII_AC_TEST_PATTERNS_RGMII_AC_RXD_POS_PHASE1(x) VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_DEVRGMII_RGMII_AC_TEST_PATTERNS_RGMII_AC_RXD_POS_PHASE1    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_DEVRGMII_RGMII_AC_TEST_PATTERNS_RGMII_AC_RXD_POS_PHASE1(x) VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_DEVRGMII_RGMII_AC_TEST_PATTERNS_RGMII_AC_RXD_NEG_PHASE1(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_DEVRGMII_RGMII_AC_TEST_PATTERNS_RGMII_AC_RXD_NEG_PHASE1    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_DEVRGMII_RGMII_AC_TEST_PATTERNS_RGMII_AC_RXD_NEG_PHASE1(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_DEVRGMII_RGMII_AC_TEST_PATTERNS_RGMII_AC_RXD_POS_PHASE2(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_DEVRGMII_RGMII_AC_TEST_PATTERNS_RGMII_AC_RXD_POS_PHASE2    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_DEVRGMII_RGMII_AC_TEST_PATTERNS_RGMII_AC_RXD_POS_PHASE2(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_DEVRGMII_RGMII_AC_TEST_PATTERNS_RGMII_AC_RXD_NEG_PHASE2(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_DEVRGMII_RGMII_AC_TEST_PATTERNS_RGMII_AC_RXD_NEG_PHASE2    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_DEVRGMII_RGMII_AC_TEST_PATTERNS_RGMII_AC_RXD_NEG_PHASE2(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* DEVRGMII_MAC_ENA_CFG  t_sz:2 ga:9, gw:9, ra:0, gc:1, rc:1  */
#define VTSS_DEVRGMII_MAC_ENA_CFG(target) __REG(target,9U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEVRGMII_MAC_ENA_CFG_RX_ENA(x)    VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEVRGMII_MAC_ENA_CFG_RX_ENA       VTSS_BIT(4U)
#define VTSS_X_DEVRGMII_MAC_ENA_CFG_RX_ENA(x)    VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEVRGMII_MAC_ENA_CFG_TX_ENA(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVRGMII_MAC_ENA_CFG_TX_ENA       VTSS_BIT(0U)
#define VTSS_X_DEVRGMII_MAC_ENA_CFG_TX_ENA(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVRGMII_MAC_MODE_CFG  t_sz:2 ga:9, gw:9, ra:1, gc:1, rc:1  */
#define VTSS_DEVRGMII_MAC_MODE_CFG(target) __REG(target,9U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEVRGMII_MAC_MODE_CFG_FC_WORD_SYNC_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEVRGMII_MAC_MODE_CFG_FC_WORD_SYNC_ENA    VTSS_BIT(8U)
#define VTSS_X_DEVRGMII_MAC_MODE_CFG_FC_WORD_SYNC_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEVRGMII_MAC_MODE_CFG_GIGA_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEVRGMII_MAC_MODE_CFG_GIGA_MODE_ENA    VTSS_BIT(4U)
#define VTSS_X_DEVRGMII_MAC_MODE_CFG_GIGA_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEVRGMII_MAC_MODE_CFG_FDX_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVRGMII_MAC_MODE_CFG_FDX_ENA     VTSS_BIT(0U)
#define VTSS_X_DEVRGMII_MAC_MODE_CFG_FDX_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_DEVRGMII_MAC_MODE_CFG_RX_RAW_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEVRGMII_MAC_MODE_CFG_RX_RAW_ENA    VTSS_BIT(1U)
#define VTSS_X_DEVRGMII_MAC_MODE_CFG_RX_RAW_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* DEVRGMII_MAC_MAXLEN_CFG  t_sz:2 ga:9, gw:9, ra:2, gc:1, rc:1  */
#define VTSS_DEVRGMII_MAC_MAXLEN_CFG(target) __REG(target,9U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEVRGMII_MAC_MAXLEN_CFG_MAX_LEN(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEVRGMII_MAC_MAXLEN_CFG_MAX_LEN    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEVRGMII_MAC_MAXLEN_CFG_MAX_LEN(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEVRGMII_MAC_TAGS_CFG  t_sz:2 ga:9, gw:9, ra:3, gc:1, rc:1  */
#define VTSS_DEVRGMII_MAC_TAGS_CFG(target) __REG(target,9U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEVRGMII_MAC_TAGS_CFG_TAG_ID(x)   VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEVRGMII_MAC_TAGS_CFG_TAG_ID      VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEVRGMII_MAC_TAGS_CFG_TAG_ID(x)   VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DEVRGMII_MAC_TAGS_CFG_VLAN_LEN_AWR_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEVRGMII_MAC_TAGS_CFG_VLAN_LEN_AWR_ENA    VTSS_BIT(3U)
#define VTSS_X_DEVRGMII_MAC_TAGS_CFG_VLAN_LEN_AWR_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEVRGMII_MAC_TAGS_CFG_PB_ENA(x)   VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_DEVRGMII_MAC_TAGS_CFG_PB_ENA      VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_DEVRGMII_MAC_TAGS_CFG_PB_ENA(x)   VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_DEVRGMII_MAC_TAGS_CFG_VLAN_AWR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVRGMII_MAC_TAGS_CFG_VLAN_AWR_ENA    VTSS_BIT(0U)
#define VTSS_X_DEVRGMII_MAC_TAGS_CFG_VLAN_AWR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVRGMII_MAC_TAGS_CFG2  t_sz:2 ga:9, gw:9, ra:4, gc:1, rc:1  */
#define VTSS_DEVRGMII_MAC_TAGS_CFG2(target) __REG(target,9U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEVRGMII_MAC_TAGS_CFG2_TAG_ID3(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEVRGMII_MAC_TAGS_CFG2_TAG_ID3    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEVRGMII_MAC_TAGS_CFG2_TAG_ID3(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DEVRGMII_MAC_TAGS_CFG2_TAG_ID2(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEVRGMII_MAC_TAGS_CFG2_TAG_ID2    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEVRGMII_MAC_TAGS_CFG2_TAG_ID2(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEVRGMII_MAC_ADV_CHK_CFG  t_sz:2 ga:9, gw:9, ra:5, gc:1, rc:1  */
#define VTSS_DEVRGMII_MAC_ADV_CHK_CFG(target) __REG(target,9U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEVRGMII_MAC_ADV_CHK_CFG_LEN_DROP_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVRGMII_MAC_ADV_CHK_CFG_LEN_DROP_ENA    VTSS_BIT(0U)
#define VTSS_X_DEVRGMII_MAC_ADV_CHK_CFG_LEN_DROP_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVRGMII_MAC_IFG_CFG  t_sz:2 ga:9, gw:9, ra:6, gc:1, rc:1  */
#define VTSS_DEVRGMII_MAC_IFG_CFG(target) __REG(target,9U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEVRGMII_MAC_IFG_CFG_RESTORE_OLD_IPG_CHECK(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_DEVRGMII_MAC_IFG_CFG_RESTORE_OLD_IPG_CHECK    VTSS_BIT(17U)
#define VTSS_X_DEVRGMII_MAC_IFG_CFG_RESTORE_OLD_IPG_CHECK(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_DEVRGMII_MAC_IFG_CFG_TX_IFG(x)    VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_DEVRGMII_MAC_IFG_CFG_TX_IFG       VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_DEVRGMII_MAC_IFG_CFG_TX_IFG(x)    VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_DEVRGMII_MAC_IFG_CFG_RX_IFG2(x)   VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_DEVRGMII_MAC_IFG_CFG_RX_IFG2      VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_DEVRGMII_MAC_IFG_CFG_RX_IFG2(x)   VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_DEVRGMII_MAC_IFG_CFG_RX_IFG1(x)   VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_DEVRGMII_MAC_IFG_CFG_RX_IFG1      VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_DEVRGMII_MAC_IFG_CFG_RX_IFG1(x)   VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* DEVRGMII_MAC_HDX_CFG  t_sz:2 ga:9, gw:9, ra:7, gc:1, rc:1  */
#define VTSS_DEVRGMII_MAC_HDX_CFG(target) __REG(target,9U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_DEVRGMII_MAC_HDX_CFG_BYPASS_COL_SYNC(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_DEVRGMII_MAC_HDX_CFG_BYPASS_COL_SYNC    VTSS_BIT(26U)
#define VTSS_X_DEVRGMII_MAC_HDX_CFG_BYPASS_COL_SYNC(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_DEVRGMII_MAC_HDX_CFG_SEED(x)      VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_DEVRGMII_MAC_HDX_CFG_SEED         VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_DEVRGMII_MAC_HDX_CFG_SEED(x)      VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_DEVRGMII_MAC_HDX_CFG_SEED_LOAD(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEVRGMII_MAC_HDX_CFG_SEED_LOAD    VTSS_BIT(12U)
#define VTSS_X_DEVRGMII_MAC_HDX_CFG_SEED_LOAD(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEVRGMII_MAC_HDX_CFG_RETRY_AFTER_EXC_COL_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEVRGMII_MAC_HDX_CFG_RETRY_AFTER_EXC_COL_ENA    VTSS_BIT(8U)
#define VTSS_X_DEVRGMII_MAC_HDX_CFG_RETRY_AFTER_EXC_COL_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEVRGMII_MAC_HDX_CFG_LATE_COL_POS(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_DEVRGMII_MAC_HDX_CFG_LATE_COL_POS    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_DEVRGMII_MAC_HDX_CFG_LATE_COL_POS(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* DEVRGMII_MAC_STICKY  t_sz:2 ga:9, gw:9, ra:8, gc:1, rc:1  */
#define VTSS_DEVRGMII_MAC_STICKY(target) __REG(target,9U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_DEVRGMII_MAC_STICKY_RX_IPG_SHRINK_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_DEVRGMII_MAC_STICKY_RX_IPG_SHRINK_STICKY    VTSS_BIT(9U)
#define VTSS_X_DEVRGMII_MAC_STICKY_RX_IPG_SHRINK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_DEVRGMII_MAC_STICKY_RX_PREAM_SHRINK_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEVRGMII_MAC_STICKY_RX_PREAM_SHRINK_STICKY    VTSS_BIT(8U)
#define VTSS_X_DEVRGMII_MAC_STICKY_RX_PREAM_SHRINK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEVRGMII_MAC_STICKY_RX_JUNK_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEVRGMII_MAC_STICKY_RX_JUNK_STICKY    VTSS_BIT(5U)
#define VTSS_X_DEVRGMII_MAC_STICKY_RX_JUNK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEVRGMII_MAC_STICKY_TX_RETRANSMIT_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEVRGMII_MAC_STICKY_TX_RETRANSMIT_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEVRGMII_MAC_STICKY_TX_RETRANSMIT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEVRGMII_MAC_STICKY_TX_JAM_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEVRGMII_MAC_STICKY_TX_JAM_STICKY    VTSS_BIT(3U)
#define VTSS_X_DEVRGMII_MAC_STICKY_TX_JAM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEVRGMII_MAC_STICKY_TX_FIFO_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEVRGMII_MAC_STICKY_TX_FIFO_OFLW_STICKY    VTSS_BIT(2U)
#define VTSS_X_DEVRGMII_MAC_STICKY_TX_FIFO_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEVRGMII_MAC_STICKY_TX_ABORT_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVRGMII_MAC_STICKY_TX_ABORT_STICKY    VTSS_BIT(0U)
#define VTSS_X_DEVRGMII_MAC_STICKY_TX_ABORT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVRGMII_PTP_CFG  t_sz:2 ga:18, gw:7, ra:0, gc:1, rc:1  */
#define VTSS_DEVRGMII_PTP_CFG(target) __REG(target,18U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEVRGMII_PTP_CFG_PCH_ERR_MODE(x)  VTSS_ENCODE_BITFIELD(x,13U,2U)
#define VTSS_M_DEVRGMII_PTP_CFG_PCH_ERR_MODE     VTSS_ENCODE_BITMASK(13U,2U)
#define VTSS_X_DEVRGMII_PTP_CFG_PCH_ERR_MODE(x)  VTSS_EXTRACT_BITFIELD(x,13U,2U)

#define VTSS_F_DEVRGMII_PTP_CFG_PCH_SUB_PORT_ID(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_DEVRGMII_PTP_CFG_PCH_SUB_PORT_ID    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_DEVRGMII_PTP_CFG_PCH_SUB_PORT_ID(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_DEVRGMII_PTP_CFG_PTP_ENA(x)       VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEVRGMII_PTP_CFG_PTP_ENA          VTSS_BIT(7U)
#define VTSS_X_DEVRGMII_PTP_CFG_PTP_ENA(x)       VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEVRGMII_PTP_CFG_PTP_DOM(x)       VTSS_ENCODE_BITFIELD(x,5U,2U)
#define VTSS_M_DEVRGMII_PTP_CFG_PTP_DOM          VTSS_ENCODE_BITMASK(5U,2U)
#define VTSS_X_DEVRGMII_PTP_CFG_PTP_DOM(x)       VTSS_EXTRACT_BITFIELD(x,5U,2U)

#define VTSS_F_DEVRGMII_PTP_CFG_PTP_PCH_TX_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_DEVRGMII_PTP_CFG_PTP_PCH_TX_ENA    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_DEVRGMII_PTP_CFG_PTP_PCH_TX_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_DEVRGMII_PTP_CFG_PTP_PCH_RX_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEVRGMII_PTP_CFG_PTP_PCH_RX_MODE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEVRGMII_PTP_CFG_PTP_PCH_RX_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEVRGMII_PTP_RXDLY_CFG  t_sz:2 ga:18, gw:7, ra:1, gc:1, rc:1  */
#define VTSS_DEVRGMII_PTP_RXDLY_CFG(target) __REG(target,18U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEVRGMII_PTP_RXDLY_CFG_PTP_RX_IO_DLY(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_DEVRGMII_PTP_RXDLY_CFG_PTP_RX_IO_DLY    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_DEVRGMII_PTP_RXDLY_CFG_PTP_RX_IO_DLY(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* DEVRGMII_PTP_TXDLY_CFG  t_sz:2 ga:18, gw:7, ra:2, gc:1, rc:1  */
#define VTSS_DEVRGMII_PTP_TXDLY_CFG(target) __REG(target,18U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEVRGMII_PTP_TXDLY_CFG_PTP_TX_IO_DLY(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_DEVRGMII_PTP_TXDLY_CFG_PTP_TX_IO_DLY    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_DEVRGMII_PTP_TXDLY_CFG_PTP_TX_IO_DLY(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* DEVRGMII_PTP_PREDICT_CFG  t_sz:2 ga:18, gw:7, ra:3, gc:1, rc:1  */
#define VTSS_DEVRGMII_PTP_PREDICT_CFG(target) __REG(target,18U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEVRGMII_PTP_PREDICT_CFG_PTP_PHASE_PREDICT_CFG(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_DEVRGMII_PTP_PREDICT_CFG_PTP_PHASE_PREDICT_CFG    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_DEVRGMII_PTP_PREDICT_CFG_PTP_PHASE_PREDICT_CFG(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* DEVRGMII_PTP_EVENTS  t_sz:2 ga:18, gw:7, ra:4, gc:1, rc:1  */
#define VTSS_DEVRGMII_PTP_EVENTS(target) __REG(target,18U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEVRGMII_PTP_EVENTS_PCH_SUB_PORT_ID_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEVRGMII_PTP_EVENTS_PCH_SUB_PORT_ID_ERR_STICKY    VTSS_BIT(2U)
#define VTSS_X_DEVRGMII_PTP_EVENTS_PCH_SUB_PORT_ID_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEVRGMII_PTP_EVENTS_PCH_CRC_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVRGMII_PTP_EVENTS_PCH_CRC_ERR_STICKY    VTSS_BIT(0U)
#define VTSS_X_DEVRGMII_PTP_EVENTS_PCH_CRC_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVRGMII_DEV_TX_CFG  t_sz:2 ga:18, gw:7, ra:5, gc:1, rc:1  */
#define VTSS_DEVRGMII_DEV_TX_CFG(target) __REG(target,18U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEVRGMII_DEV_TX_CFG_DEV_TX_DLY(x) VTSS_ENCODE_BITFIELD(x,14U,14U)
#define VTSS_M_DEVRGMII_DEV_TX_CFG_DEV_TX_DLY    VTSS_ENCODE_BITMASK(14U,14U)
#define VTSS_X_DEVRGMII_DEV_TX_CFG_DEV_TX_DLY(x) VTSS_EXTRACT_BITFIELD(x,14U,14U)

#define VTSS_F_DEVRGMII_DEV_TX_CFG_DEV_TX_DLY_MON(x) VTSS_ENCODE_BITFIELD(x,0U,14U)
#define VTSS_M_DEVRGMII_DEV_TX_CFG_DEV_TX_DLY_MON    VTSS_ENCODE_BITMASK(0U,14U)
#define VTSS_X_DEVRGMII_DEV_TX_CFG_DEV_TX_DLY_MON(x) VTSS_EXTRACT_BITFIELD(x,0U,14U)

/* DEVRGMII_DEV_PFRAME_CFG  t_sz:2 ga:18, gw:7, ra:6, gc:1, rc:1  */
#define VTSS_DEVRGMII_DEV_PFRAME_CFG(target) __REG(target,18U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEVRGMII_DEV_PFRAME_CFG_DEV_FRAGMENT_IFG(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEVRGMII_DEV_PFRAME_CFG_DEV_FRAGMENT_IFG    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEVRGMII_DEV_PFRAME_CFG_DEV_FRAGMENT_IFG(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEVRGMII_PHAD_CTRL  t_sz:2 ga:25, gw:3, ra:0, gc:2, rc:1  */
#define VTSS_DEVRGMII_PHAD_CTRL(target,gi) __REG(target,25U,gi,3U,0U,0U,2U,1U)

#define VTSS_F_DEVRGMII_PHAD_CTRL_PHAD_LOCK(x)   VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_DEVRGMII_PHAD_CTRL_PHAD_LOCK      VTSS_BIT(18U)
#define VTSS_X_DEVRGMII_PHAD_CTRL_PHAD_LOCK(x)   VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_DEVRGMII_PHAD_CTRL_DIV_STATE(x)   VTSS_ENCODE_BITFIELD(x,15U,3U)
#define VTSS_M_DEVRGMII_PHAD_CTRL_DIV_STATE      VTSS_ENCODE_BITMASK(15U,3U)
#define VTSS_X_DEVRGMII_PHAD_CTRL_DIV_STATE(x)   VTSS_EXTRACT_BITFIELD(x,15U,3U)

#define VTSS_F_DEVRGMII_PHAD_CTRL_PHAD_ADJ(x)    VTSS_ENCODE_BITFIELD(x,13U,2U)
#define VTSS_M_DEVRGMII_PHAD_CTRL_PHAD_ADJ       VTSS_ENCODE_BITMASK(13U,2U)
#define VTSS_X_DEVRGMII_PHAD_CTRL_PHAD_ADJ(x)    VTSS_EXTRACT_BITFIELD(x,13U,2U)

#define VTSS_F_DEVRGMII_PHAD_CTRL_ERR_MAX_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEVRGMII_PHAD_CTRL_ERR_MAX_ENA    VTSS_BIT(12U)
#define VTSS_X_DEVRGMII_PHAD_CTRL_ERR_MAX_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEVRGMII_PHAD_CTRL_DIV_CFG(x)     VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_DEVRGMII_PHAD_CTRL_DIV_CFG        VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_DEVRGMII_PHAD_CTRL_DIV_CFG(x)     VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_DEVRGMII_PHAD_CTRL_TWEAKS(x)      VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_DEVRGMII_PHAD_CTRL_TWEAKS         VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_DEVRGMII_PHAD_CTRL_TWEAKS(x)      VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_DEVRGMII_PHAD_CTRL_PHAD_ENA(x)    VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEVRGMII_PHAD_CTRL_PHAD_ENA       VTSS_BIT(5U)
#define VTSS_X_DEVRGMII_PHAD_CTRL_PHAD_ENA(x)    VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEVRGMII_PHAD_CTRL_PHAD_MODE(x)   VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEVRGMII_PHAD_CTRL_PHAD_MODE      VTSS_BIT(4U)
#define VTSS_X_DEVRGMII_PHAD_CTRL_PHAD_MODE(x)   VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEVRGMII_PHAD_CTRL_PHAD_FAILED(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEVRGMII_PHAD_CTRL_PHAD_FAILED    VTSS_BIT(3U)
#define VTSS_X_DEVRGMII_PHAD_CTRL_PHAD_FAILED(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEVRGMII_PHAD_CTRL_LOCK_ACC(x)    VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEVRGMII_PHAD_CTRL_LOCK_ACC       VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEVRGMII_PHAD_CTRL_LOCK_ACC(x)    VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEVRGMII_PHAD_CYC_STAT  t_sz:2 ga:25, gw:3, ra:1, gc:2, rc:1  */
#define VTSS_DEVRGMII_PHAD_CYC_STAT(target,gi) __REG(target,25U,gi,3U,0U,1U,2U,1U)

#define VTSS_F_DEVRGMII_PHAD_CYC_STAT_PHAD_CYCLETIME(x) (x)
#define VTSS_M_DEVRGMII_PHAD_CYC_STAT_PHAD_CYCLETIME    0xffffffffU
#define VTSS_X_DEVRGMII_PHAD_CYC_STAT_PHAD_CYCLETIME(x) (x)


/* DEVRGMII_PHAD_ERR_STAT  t_sz:2 ga:25, gw:3, ra:2, gc:2, rc:1  */
#define VTSS_DEVRGMII_PHAD_ERR_STAT(target,gi) __REG(target,25U,gi,3U,0U,2U,2U,1U)

#define VTSS_F_DEVRGMII_PHAD_ERR_STAT_PHAD_ERR_STAT(x) VTSS_ENCODE_BITFIELD(x,0U,19U)
#define VTSS_M_DEVRGMII_PHAD_ERR_STAT_PHAD_ERR_STAT    VTSS_ENCODE_BITMASK(0U,19U)
#define VTSS_X_DEVRGMII_PHAD_ERR_STAT_PHAD_ERR_STAT(x) VTSS_EXTRACT_BITFIELD(x,0U,19U)

/* DEVRGMII_ENABLE_CONFIG  t_sz:2 ga:31, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_DEVRGMII_ENABLE_CONFIG(target) __REG(target,31U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEVRGMII_ENABLE_CONFIG_MM_RX_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVRGMII_ENABLE_CONFIG_MM_RX_ENA    VTSS_BIT(0U)
#define VTSS_X_DEVRGMII_ENABLE_CONFIG_MM_RX_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_DEVRGMII_ENABLE_CONFIG_MM_TX_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEVRGMII_ENABLE_CONFIG_MM_TX_ENA    VTSS_BIT(4U)
#define VTSS_X_DEVRGMII_ENABLE_CONFIG_MM_TX_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEVRGMII_ENABLE_CONFIG_KEEP_S_AFTER_D(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEVRGMII_ENABLE_CONFIG_KEEP_S_AFTER_D    VTSS_BIT(8U)
#define VTSS_X_DEVRGMII_ENABLE_CONFIG_KEEP_S_AFTER_D(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

/* DEVRGMII_VERIF_CONFIG  t_sz:2 ga:31, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_DEVRGMII_VERIF_CONFIG(target) __REG(target,31U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEVRGMII_VERIF_CONFIG_PRM_VERIFY_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVRGMII_VERIF_CONFIG_PRM_VERIFY_DIS    VTSS_BIT(0U)
#define VTSS_X_DEVRGMII_VERIF_CONFIG_PRM_VERIFY_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_DEVRGMII_VERIF_CONFIG_PRM_VERIFY_TIME(x) VTSS_ENCODE_BITFIELD(x,4U,8U)
#define VTSS_M_DEVRGMII_VERIF_CONFIG_PRM_VERIFY_TIME    VTSS_ENCODE_BITMASK(4U,8U)
#define VTSS_X_DEVRGMII_VERIF_CONFIG_PRM_VERIFY_TIME(x) VTSS_EXTRACT_BITFIELD(x,4U,8U)

#define VTSS_F_DEVRGMII_VERIF_CONFIG_VERIF_TIMER_UNITS(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_DEVRGMII_VERIF_CONFIG_VERIF_TIMER_UNITS    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_DEVRGMII_VERIF_CONFIG_VERIF_TIMER_UNITS(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

/* DEVRGMII_MM_STATUS  t_sz:2 ga:33, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_DEVRGMII_MM_STATUS(target) __REG(target,33U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEVRGMII_MM_STATUS_PRMPT_ACTIVE_STATUS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVRGMII_MM_STATUS_PRMPT_ACTIVE_STATUS    VTSS_BIT(0U)
#define VTSS_X_DEVRGMII_MM_STATUS_PRMPT_ACTIVE_STATUS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_DEVRGMII_MM_STATUS_PRMPT_ACTIVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEVRGMII_MM_STATUS_PRMPT_ACTIVE_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEVRGMII_MM_STATUS_PRMPT_ACTIVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEVRGMII_MM_STATUS_PRMPT_VERIFY_STATE(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_DEVRGMII_MM_STATUS_PRMPT_VERIFY_STATE    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_DEVRGMII_MM_STATUS_PRMPT_VERIFY_STATE(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_DEVRGMII_MM_STATUS_UNEXP_RX_PFRM_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEVRGMII_MM_STATUS_UNEXP_RX_PFRM_STICKY    VTSS_BIT(12U)
#define VTSS_X_DEVRGMII_MM_STATUS_UNEXP_RX_PFRM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEVRGMII_MM_STATUS_UNEXP_TX_PFRM_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_DEVRGMII_MM_STATUS_UNEXP_TX_PFRM_STICKY    VTSS_BIT(16U)
#define VTSS_X_DEVRGMII_MM_STATUS_UNEXP_TX_PFRM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_DEVRGMII_MM_STATUS_MM_RX_FRAME_STATUS(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_DEVRGMII_MM_STATUS_MM_RX_FRAME_STATUS    VTSS_BIT(20U)
#define VTSS_X_DEVRGMII_MM_STATUS_MM_RX_FRAME_STATUS(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_DEVRGMII_MM_STATUS_MM_TX_FRAME_STATUS(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_DEVRGMII_MM_STATUS_MM_TX_FRAME_STATUS    VTSS_BIT(24U)
#define VTSS_X_DEVRGMII_MM_STATUS_MM_TX_FRAME_STATUS(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_DEVRGMII_MM_STATUS_MM_TX_PRMPT_STATUS(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_DEVRGMII_MM_STATUS_MM_TX_PRMPT_STATUS    VTSS_BIT(28U)
#define VTSS_X_DEVRGMII_MM_STATUS_MM_TX_PRMPT_STATUS(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

/* DEV10G_MAC_ENA_CFG  t_sz:14 ga:0, gw:15, ra:0, gc:1, rc:1  */
#define VTSS_DEV10G_MAC_ENA_CFG(target) __REG(target,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV10G_MAC_ENA_CFG_RX_ENA(x)      VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_MAC_ENA_CFG_RX_ENA         VTSS_BIT(4U)
#define VTSS_X_DEV10G_MAC_ENA_CFG_RX_ENA(x)      VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_MAC_ENA_CFG_TX_ENA(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_MAC_ENA_CFG_TX_ENA         VTSS_BIT(0U)
#define VTSS_X_DEV10G_MAC_ENA_CFG_TX_ENA(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_MAC_MODE_CFG  t_sz:14 ga:0, gw:15, ra:1, gc:1, rc:1  */
#define VTSS_DEV10G_MAC_MODE_CFG(target) __REG(target,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV10G_MAC_MODE_CFG_TUNNEL_PAUSE_FRAMES(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_DEV10G_MAC_MODE_CFG_TUNNEL_PAUSE_FRAMES    VTSS_BIT(16U)
#define VTSS_X_DEV10G_MAC_MODE_CFG_TUNNEL_PAUSE_FRAMES(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_DEV10G_MAC_MODE_CFG_MAC_PREAMBLE_CFG(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_DEV10G_MAC_MODE_CFG_MAC_PREAMBLE_CFG    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_DEV10G_MAC_MODE_CFG_MAC_PREAMBLE_CFG(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_DEV10G_MAC_MODE_CFG_MAC_IPG_CFG(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV10G_MAC_MODE_CFG_MAC_IPG_CFG    VTSS_BIT(8U)
#define VTSS_X_DEV10G_MAC_MODE_CFG_MAC_IPG_CFG(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV10G_MAC_MODE_CFG_XGMII_GEN_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_MAC_MODE_CFG_XGMII_GEN_MODE_ENA    VTSS_BIT(4U)
#define VTSS_X_DEV10G_MAC_MODE_CFG_XGMII_GEN_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_MAC_MODE_CFG_HIH_CRC_CHECK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_MAC_MODE_CFG_HIH_CRC_CHECK    VTSS_BIT(0U)
#define VTSS_X_DEV10G_MAC_MODE_CFG_HIH_CRC_CHECK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_DEV10G_MAC_MODE_CFG_RX_RAW_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_MAC_MODE_CFG_RX_RAW_ENA    VTSS_BIT(1U)
#define VTSS_X_DEV10G_MAC_MODE_CFG_RX_RAW_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* DEV10G_MAC_MAXLEN_CFG  t_sz:14 ga:0, gw:15, ra:2, gc:1, rc:1  */
#define VTSS_DEV10G_MAC_MAXLEN_CFG(target) __REG(target,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV10G_MAC_MAXLEN_CFG_MAX_LEN_TAG_CHK(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_DEV10G_MAC_MAXLEN_CFG_MAX_LEN_TAG_CHK    VTSS_BIT(16U)
#define VTSS_X_DEV10G_MAC_MAXLEN_CFG_MAX_LEN_TAG_CHK(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_DEV10G_MAC_MAXLEN_CFG_MAX_LEN(x)  VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEV10G_MAC_MAXLEN_CFG_MAX_LEN     VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEV10G_MAC_MAXLEN_CFG_MAX_LEN(x)  VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEV10G_MAC_NUM_TAGS_CFG  t_sz:14 ga:0, gw:15, ra:3, gc:1, rc:1  */
#define VTSS_DEV10G_MAC_NUM_TAGS_CFG(target) __REG(target,0U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV10G_MAC_NUM_TAGS_CFG_NUM_TAGS(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_DEV10G_MAC_NUM_TAGS_CFG_NUM_TAGS    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_DEV10G_MAC_NUM_TAGS_CFG_NUM_TAGS(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* DEV10G_MAC_TAGS_CFG  t_sz:14 ga:0, gw:15, ra:4, gc:1, rc:3  */
#define VTSS_DEV10G_MAC_TAGS_CFG(target,ri) __REG(target,0U,0U,0U,ri,4U,1U,3U)

#define VTSS_F_DEV10G_MAC_TAGS_CFG_TAG_ID(x)     VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEV10G_MAC_TAGS_CFG_TAG_ID        VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEV10G_MAC_TAGS_CFG_TAG_ID(x)     VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DEV10G_MAC_TAGS_CFG_TAG_ENA(x)    VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_MAC_TAGS_CFG_TAG_ENA       VTSS_BIT(4U)
#define VTSS_X_DEV10G_MAC_TAGS_CFG_TAG_ENA(x)    VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* DEV10G_MAC_ADV_CHK_CFG  t_sz:14 ga:0, gw:15, ra:7, gc:1, rc:1  */
#define VTSS_DEV10G_MAC_ADV_CHK_CFG(target) __REG(target,0U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_DEV10G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_DEV10G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA    VTSS_BIT(24U)
#define VTSS_X_DEV10G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_DEV10G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_DEV10G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA    VTSS_BIT(20U)
#define VTSS_X_DEV10G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_DEV10G_MAC_ADV_CHK_CFG_SFD_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_DEV10G_MAC_ADV_CHK_CFG_SFD_CHK_ENA    VTSS_BIT(16U)
#define VTSS_X_DEV10G_MAC_ADV_CHK_CFG_SFD_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_DEV10G_MAC_ADV_CHK_CFG_PRM_SHK_CHK_DIS(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEV10G_MAC_ADV_CHK_CFG_PRM_SHK_CHK_DIS    VTSS_BIT(12U)
#define VTSS_X_DEV10G_MAC_ADV_CHK_CFG_PRM_SHK_CHK_DIS(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEV10G_MAC_ADV_CHK_CFG_PRM_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV10G_MAC_ADV_CHK_CFG_PRM_CHK_ENA    VTSS_BIT(8U)
#define VTSS_X_DEV10G_MAC_ADV_CHK_CFG_PRM_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV10G_MAC_ADV_CHK_CFG_OOR_ERR_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_MAC_ADV_CHK_CFG_OOR_ERR_ENA    VTSS_BIT(4U)
#define VTSS_X_DEV10G_MAC_ADV_CHK_CFG_OOR_ERR_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_MAC_ADV_CHK_CFG_INR_ERR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_MAC_ADV_CHK_CFG_INR_ERR_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV10G_MAC_ADV_CHK_CFG_INR_ERR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_MAC_LFS_CFG  t_sz:14 ga:0, gw:15, ra:8, gc:1, rc:1  */
#define VTSS_DEV10G_MAC_LFS_CFG(target) __REG(target,0U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_DEV10G_MAC_LFS_CFG_LFS_MAX_NON_FAULT_SEQ(x) VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_DEV10G_MAC_LFS_CFG_LFS_MAX_NON_FAULT_SEQ    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_DEV10G_MAC_LFS_CFG_LFS_MAX_NON_FAULT_SEQ(x) VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_DEV10G_MAC_LFS_CFG_LFS_MAX_FAULT_SEQ(x) VTSS_ENCODE_BITFIELD(x,5U,2U)
#define VTSS_M_DEV10G_MAC_LFS_CFG_LFS_MAX_FAULT_SEQ    VTSS_ENCODE_BITMASK(5U,2U)
#define VTSS_X_DEV10G_MAC_LFS_CFG_LFS_MAX_FAULT_SEQ(x) VTSS_EXTRACT_BITFIELD(x,5U,2U)

#define VTSS_F_DEV10G_MAC_LFS_CFG_LFS_UNIDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV10G_MAC_LFS_CFG_LFS_UNIDIR_ENA    VTSS_BIT(3U)
#define VTSS_X_DEV10G_MAC_LFS_CFG_LFS_UNIDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV10G_MAC_LFS_CFG_USE_LEADING_EDGE_DETECT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_MAC_LFS_CFG_USE_LEADING_EDGE_DETECT    VTSS_BIT(2U)
#define VTSS_X_DEV10G_MAC_LFS_CFG_USE_LEADING_EDGE_DETECT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV10G_MAC_LFS_CFG_SPURIOUS_Q_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_MAC_LFS_CFG_SPURIOUS_Q_DIS    VTSS_BIT(1U)
#define VTSS_X_DEV10G_MAC_LFS_CFG_SPURIOUS_Q_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_MAC_LFS_CFG_LFS_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_MAC_LFS_CFG_LFS_MODE_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV10G_MAC_LFS_CFG_LFS_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_MAC_LB_CFG  t_sz:14 ga:0, gw:15, ra:9, gc:1, rc:1  */
#define VTSS_DEV10G_MAC_LB_CFG(target) __REG(target,0U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_DEV10G_MAC_LB_CFG_XGMII_HOST_LB_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_MAC_LB_CFG_XGMII_HOST_LB_ENA    VTSS_BIT(4U)
#define VTSS_X_DEV10G_MAC_LB_CFG_XGMII_HOST_LB_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_MAC_LB_CFG_XGMII_PHY_LB_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_MAC_LB_CFG_XGMII_PHY_LB_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV10G_MAC_LB_CFG_XGMII_PHY_LB_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_MAC_RX_LANE_STICKY_0  t_sz:14 ga:0, gw:15, ra:10, gc:1, rc:1  */
#define VTSS_DEV10G_MAC_RX_LANE_STICKY_0(target) __REG(target,0U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_DEV10G_MAC_RX_LANE_STICKY_0_LANE3_STICKY(x) VTSS_ENCODE_BITFIELD(x,24U,7U)
#define VTSS_M_DEV10G_MAC_RX_LANE_STICKY_0_LANE3_STICKY    VTSS_ENCODE_BITMASK(24U,7U)
#define VTSS_X_DEV10G_MAC_RX_LANE_STICKY_0_LANE3_STICKY(x) VTSS_EXTRACT_BITFIELD(x,24U,7U)

#define VTSS_F_DEV10G_MAC_RX_LANE_STICKY_0_LANE2_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,7U)
#define VTSS_M_DEV10G_MAC_RX_LANE_STICKY_0_LANE2_STICKY    VTSS_ENCODE_BITMASK(16U,7U)
#define VTSS_X_DEV10G_MAC_RX_LANE_STICKY_0_LANE2_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,7U)

#define VTSS_F_DEV10G_MAC_RX_LANE_STICKY_0_LANE1_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_DEV10G_MAC_RX_LANE_STICKY_0_LANE1_STICKY    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_DEV10G_MAC_RX_LANE_STICKY_0_LANE1_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_DEV10G_MAC_RX_LANE_STICKY_0_LANE0_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_DEV10G_MAC_RX_LANE_STICKY_0_LANE0_STICKY    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_DEV10G_MAC_RX_LANE_STICKY_0_LANE0_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* DEV10G_MAC_RX_LANE_STICKY_1  t_sz:14 ga:0, gw:15, ra:11, gc:1, rc:1  */
#define VTSS_DEV10G_MAC_RX_LANE_STICKY_1(target) __REG(target,0U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_DEV10G_MAC_RX_LANE_STICKY_1_LANE7_STICKY(x) VTSS_ENCODE_BITFIELD(x,24U,7U)
#define VTSS_M_DEV10G_MAC_RX_LANE_STICKY_1_LANE7_STICKY    VTSS_ENCODE_BITMASK(24U,7U)
#define VTSS_X_DEV10G_MAC_RX_LANE_STICKY_1_LANE7_STICKY(x) VTSS_EXTRACT_BITFIELD(x,24U,7U)

#define VTSS_F_DEV10G_MAC_RX_LANE_STICKY_1_LANE6_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,7U)
#define VTSS_M_DEV10G_MAC_RX_LANE_STICKY_1_LANE6_STICKY    VTSS_ENCODE_BITMASK(16U,7U)
#define VTSS_X_DEV10G_MAC_RX_LANE_STICKY_1_LANE6_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,7U)

#define VTSS_F_DEV10G_MAC_RX_LANE_STICKY_1_LANE5_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_DEV10G_MAC_RX_LANE_STICKY_1_LANE5_STICKY    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_DEV10G_MAC_RX_LANE_STICKY_1_LANE5_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_DEV10G_MAC_RX_LANE_STICKY_1_LANE4_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_DEV10G_MAC_RX_LANE_STICKY_1_LANE4_STICKY    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_DEV10G_MAC_RX_LANE_STICKY_1_LANE4_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* DEV10G_MAC_TX_MONITOR_STICKY  t_sz:14 ga:0, gw:15, ra:12, gc:1, rc:1  */
#define VTSS_DEV10G_MAC_TX_MONITOR_STICKY(target) __REG(target,0U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_DEV10G_MAC_TX_MONITOR_STICKY_LOCAL_ERR_STATE_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_MAC_TX_MONITOR_STICKY_LOCAL_ERR_STATE_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV10G_MAC_TX_MONITOR_STICKY_LOCAL_ERR_STATE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_MAC_TX_MONITOR_STICKY_REMOTE_ERR_STATE_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV10G_MAC_TX_MONITOR_STICKY_REMOTE_ERR_STATE_STICKY    VTSS_BIT(3U)
#define VTSS_X_DEV10G_MAC_TX_MONITOR_STICKY_REMOTE_ERR_STATE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV10G_MAC_TX_MONITOR_STICKY_LINK_INTERRUPTION_STATE_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_MAC_TX_MONITOR_STICKY_LINK_INTERRUPTION_STATE_STICKY    VTSS_BIT(2U)
#define VTSS_X_DEV10G_MAC_TX_MONITOR_STICKY_LINK_INTERRUPTION_STATE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV10G_MAC_TX_MONITOR_STICKY_IDLE_STATE_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_MAC_TX_MONITOR_STICKY_IDLE_STATE_STICKY    VTSS_BIT(1U)
#define VTSS_X_DEV10G_MAC_TX_MONITOR_STICKY_IDLE_STATE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_MAC_TX_MONITOR_STICKY_DIS_STATE_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_MAC_TX_MONITOR_STICKY_DIS_STATE_STICKY    VTSS_BIT(0U)
#define VTSS_X_DEV10G_MAC_TX_MONITOR_STICKY_DIS_STATE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_MAC_STICKY  t_sz:14 ga:0, gw:15, ra:13, gc:1, rc:1  */
#define VTSS_DEV10G_MAC_STICKY(target) __REG(target,0U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_DEV10G_MAC_STICKY_RX_IPG_SHRINK_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_DEV10G_MAC_STICKY_RX_IPG_SHRINK_STICKY    VTSS_BIT(9U)
#define VTSS_X_DEV10G_MAC_STICKY_RX_IPG_SHRINK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_DEV10G_MAC_STICKY_RX_PREAM_SHRINK_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV10G_MAC_STICKY_RX_PREAM_SHRINK_STICKY    VTSS_BIT(8U)
#define VTSS_X_DEV10G_MAC_STICKY_RX_PREAM_SHRINK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV10G_MAC_STICKY_RX_PREAM_MISMATCH_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEV10G_MAC_STICKY_RX_PREAM_MISMATCH_STICKY    VTSS_BIT(7U)
#define VTSS_X_DEV10G_MAC_STICKY_RX_PREAM_MISMATCH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEV10G_MAC_STICKY_RX_PREAM_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEV10G_MAC_STICKY_RX_PREAM_ERR_STICKY    VTSS_BIT(6U)
#define VTSS_X_DEV10G_MAC_STICKY_RX_PREAM_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEV10G_MAC_STICKY_RX_NON_STD_PREAM_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV10G_MAC_STICKY_RX_NON_STD_PREAM_STICKY    VTSS_BIT(5U)
#define VTSS_X_DEV10G_MAC_STICKY_RX_NON_STD_PREAM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV10G_MAC_STICKY_RX_MPLS_MC_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_MAC_STICKY_RX_MPLS_MC_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV10G_MAC_STICKY_RX_MPLS_MC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_MAC_STICKY_RX_MPLS_UC_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV10G_MAC_STICKY_RX_MPLS_UC_STICKY    VTSS_BIT(3U)
#define VTSS_X_DEV10G_MAC_STICKY_RX_MPLS_UC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV10G_MAC_STICKY_RX_TAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_MAC_STICKY_RX_TAG_STICKY    VTSS_BIT(2U)
#define VTSS_X_DEV10G_MAC_STICKY_RX_TAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV10G_MAC_STICKY_TX_UFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_MAC_STICKY_TX_UFLW_STICKY    VTSS_BIT(1U)
#define VTSS_X_DEV10G_MAC_STICKY_TX_UFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_MAC_STICKY_TX_ABORT_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_MAC_STICKY_TX_ABORT_STICKY    VTSS_BIT(0U)
#define VTSS_X_DEV10G_MAC_STICKY_TX_ABORT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_PMAC_STICKY  t_sz:14 ga:0, gw:15, ra:14, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_STICKY(target) __REG(target,0U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_DEV10G_PMAC_STICKY_PMAC_RX_PREAM_SHRINK_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV10G_PMAC_STICKY_PMAC_RX_PREAM_SHRINK_STICKY    VTSS_BIT(8U)
#define VTSS_X_DEV10G_PMAC_STICKY_PMAC_RX_PREAM_SHRINK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV10G_PMAC_STICKY_PMAC_RX_PREAM_MISMATCH_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEV10G_PMAC_STICKY_PMAC_RX_PREAM_MISMATCH_STICKY    VTSS_BIT(7U)
#define VTSS_X_DEV10G_PMAC_STICKY_PMAC_RX_PREAM_MISMATCH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEV10G_PMAC_STICKY_PMAC_RX_PREAM_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEV10G_PMAC_STICKY_PMAC_RX_PREAM_ERR_STICKY    VTSS_BIT(6U)
#define VTSS_X_DEV10G_PMAC_STICKY_PMAC_RX_PREAM_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEV10G_PMAC_STICKY_PMAC_RX_NON_STD_PREAM_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV10G_PMAC_STICKY_PMAC_RX_NON_STD_PREAM_STICKY    VTSS_BIT(5U)
#define VTSS_X_DEV10G_PMAC_STICKY_PMAC_RX_NON_STD_PREAM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV10G_PMAC_STICKY_PMAC_RX_MPLS_MC_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_PMAC_STICKY_PMAC_RX_MPLS_MC_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV10G_PMAC_STICKY_PMAC_RX_MPLS_MC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_PMAC_STICKY_PMAC_RX_MPLS_UC_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV10G_PMAC_STICKY_PMAC_RX_MPLS_UC_STICKY    VTSS_BIT(3U)
#define VTSS_X_DEV10G_PMAC_STICKY_PMAC_RX_MPLS_UC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV10G_PMAC_STICKY_PMAC_TX_UFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_PMAC_STICKY_PMAC_TX_UFLW_STICKY    VTSS_BIT(1U)
#define VTSS_X_DEV10G_PMAC_STICKY_PMAC_TX_UFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_PMAC_STICKY_PMAC_TX_ABORT_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_PMAC_STICKY_PMAC_TX_ABORT_STICKY    VTSS_BIT(0U)
#define VTSS_X_DEV10G_PMAC_STICKY_PMAC_TX_ABORT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_RX_SYMBOL_ERR_CNT  t_sz:14 ga:15, gw:78, ra:0, gc:1, rc:1  */
#define VTSS_DEV10G_RX_SYMBOL_ERR_CNT(target) __REG(target,15U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV10G_RX_SYMBOL_ERR_CNT_RX_SYMBOL_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_RX_SYMBOL_ERR_CNT_RX_SYMBOL_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_SYMBOL_ERR_CNT_RX_SYMBOL_ERR_CNT(x) (x)


/* DEV10G_RX_PAUSE_CNT  t_sz:14 ga:15, gw:78, ra:1, gc:1, rc:1  */
#define VTSS_DEV10G_RX_PAUSE_CNT(target) __REG(target,15U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV10G_RX_PAUSE_CNT_RX_PAUSE_CNT(x) (x)
#define VTSS_M_DEV10G_RX_PAUSE_CNT_RX_PAUSE_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_PAUSE_CNT_RX_PAUSE_CNT(x) (x)


/* DEV10G_RX_UNSUP_OPCODE_CNT  t_sz:14 ga:15, gw:78, ra:2, gc:1, rc:1  */
#define VTSS_DEV10G_RX_UNSUP_OPCODE_CNT(target) __REG(target,15U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV10G_RX_UNSUP_OPCODE_CNT_RX_UNSUP_OPCODE_CNT(x) (x)
#define VTSS_M_DEV10G_RX_UNSUP_OPCODE_CNT_RX_UNSUP_OPCODE_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_UNSUP_OPCODE_CNT_RX_UNSUP_OPCODE_CNT(x) (x)


/* DEV10G_RX_UC_CNT  t_sz:14 ga:15, gw:78, ra:3, gc:1, rc:1  */
#define VTSS_DEV10G_RX_UC_CNT(target) __REG(target,15U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV10G_RX_UC_CNT_RX_UC_CNT(x)     (x)
#define VTSS_M_DEV10G_RX_UC_CNT_RX_UC_CNT        0xffffffffU
#define VTSS_X_DEV10G_RX_UC_CNT_RX_UC_CNT(x)     (x)


/* DEV10G_RX_MC_CNT  t_sz:14 ga:15, gw:78, ra:4, gc:1, rc:1  */
#define VTSS_DEV10G_RX_MC_CNT(target) __REG(target,15U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEV10G_RX_MC_CNT_RX_MC_CNT(x)     (x)
#define VTSS_M_DEV10G_RX_MC_CNT_RX_MC_CNT        0xffffffffU
#define VTSS_X_DEV10G_RX_MC_CNT_RX_MC_CNT(x)     (x)


/* DEV10G_RX_BC_CNT  t_sz:14 ga:15, gw:78, ra:5, gc:1, rc:1  */
#define VTSS_DEV10G_RX_BC_CNT(target) __REG(target,15U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEV10G_RX_BC_CNT_RX_BC_CNT(x)     (x)
#define VTSS_M_DEV10G_RX_BC_CNT_RX_BC_CNT        0xffffffffU
#define VTSS_X_DEV10G_RX_BC_CNT_RX_BC_CNT(x)     (x)


/* DEV10G_RX_CRC_ERR_CNT  t_sz:14 ga:15, gw:78, ra:6, gc:1, rc:1  */
#define VTSS_DEV10G_RX_CRC_ERR_CNT(target) __REG(target,15U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEV10G_RX_CRC_ERR_CNT_RX_CRC_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_RX_CRC_ERR_CNT_RX_CRC_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_CRC_ERR_CNT_RX_CRC_ERR_CNT(x) (x)


/* DEV10G_RX_UNDERSIZE_CNT  t_sz:14 ga:15, gw:78, ra:7, gc:1, rc:1  */
#define VTSS_DEV10G_RX_UNDERSIZE_CNT(target) __REG(target,15U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_DEV10G_RX_UNDERSIZE_CNT_RX_UNDERSIZE_CNT(x) (x)
#define VTSS_M_DEV10G_RX_UNDERSIZE_CNT_RX_UNDERSIZE_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_UNDERSIZE_CNT_RX_UNDERSIZE_CNT(x) (x)


/* DEV10G_RX_FRAGMENTS_CNT  t_sz:14 ga:15, gw:78, ra:8, gc:1, rc:1  */
#define VTSS_DEV10G_RX_FRAGMENTS_CNT(target) __REG(target,15U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_DEV10G_RX_FRAGMENTS_CNT_RX_FRAGMENTS_CNT(x) (x)
#define VTSS_M_DEV10G_RX_FRAGMENTS_CNT_RX_FRAGMENTS_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_FRAGMENTS_CNT_RX_FRAGMENTS_CNT(x) (x)


/* DEV10G_RX_IN_RANGE_LEN_ERR_CNT  t_sz:14 ga:15, gw:78, ra:9, gc:1, rc:1  */
#define VTSS_DEV10G_RX_IN_RANGE_LEN_ERR_CNT(target) __REG(target,15U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_DEV10G_RX_IN_RANGE_LEN_ERR_CNT_RX_IN_RANGE_LEN_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_RX_IN_RANGE_LEN_ERR_CNT_RX_IN_RANGE_LEN_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_IN_RANGE_LEN_ERR_CNT_RX_IN_RANGE_LEN_ERR_CNT(x) (x)


/* DEV10G_RX_OUT_OF_RANGE_LEN_ERR_CNT  t_sz:14 ga:15, gw:78, ra:10, gc:1, rc:1  */
#define VTSS_DEV10G_RX_OUT_OF_RANGE_LEN_ERR_CNT(target) __REG(target,15U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_DEV10G_RX_OUT_OF_RANGE_LEN_ERR_CNT_RX_OUT_OF_RANGE_LEN_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_RX_OUT_OF_RANGE_LEN_ERR_CNT_RX_OUT_OF_RANGE_LEN_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_OUT_OF_RANGE_LEN_ERR_CNT_RX_OUT_OF_RANGE_LEN_ERR_CNT(x) (x)


/* DEV10G_RX_OVERSIZE_CNT  t_sz:14 ga:15, gw:78, ra:11, gc:1, rc:1  */
#define VTSS_DEV10G_RX_OVERSIZE_CNT(target) __REG(target,15U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_DEV10G_RX_OVERSIZE_CNT_RX_OVERSIZE_CNT(x) (x)
#define VTSS_M_DEV10G_RX_OVERSIZE_CNT_RX_OVERSIZE_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_OVERSIZE_CNT_RX_OVERSIZE_CNT(x) (x)


/* DEV10G_RX_JABBERS_CNT  t_sz:14 ga:15, gw:78, ra:12, gc:1, rc:1  */
#define VTSS_DEV10G_RX_JABBERS_CNT(target) __REG(target,15U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_DEV10G_RX_JABBERS_CNT_RX_JABBERS_CNT(x) (x)
#define VTSS_M_DEV10G_RX_JABBERS_CNT_RX_JABBERS_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_JABBERS_CNT_RX_JABBERS_CNT(x) (x)


/* DEV10G_RX_SIZE64_CNT  t_sz:14 ga:15, gw:78, ra:13, gc:1, rc:1  */
#define VTSS_DEV10G_RX_SIZE64_CNT(target) __REG(target,15U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_DEV10G_RX_SIZE64_CNT_RX_SIZE64_CNT(x) (x)
#define VTSS_M_DEV10G_RX_SIZE64_CNT_RX_SIZE64_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_SIZE64_CNT_RX_SIZE64_CNT(x) (x)


/* DEV10G_RX_SIZE65TO127_CNT  t_sz:14 ga:15, gw:78, ra:14, gc:1, rc:1  */
#define VTSS_DEV10G_RX_SIZE65TO127_CNT(target) __REG(target,15U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_DEV10G_RX_SIZE65TO127_CNT_RX_SIZE65TO127_CNT(x) (x)
#define VTSS_M_DEV10G_RX_SIZE65TO127_CNT_RX_SIZE65TO127_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_SIZE65TO127_CNT_RX_SIZE65TO127_CNT(x) (x)


/* DEV10G_RX_SIZE128TO255_CNT  t_sz:14 ga:15, gw:78, ra:15, gc:1, rc:1  */
#define VTSS_DEV10G_RX_SIZE128TO255_CNT(target) __REG(target,15U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_DEV10G_RX_SIZE128TO255_CNT_RX_SIZE128TO255_CNT(x) (x)
#define VTSS_M_DEV10G_RX_SIZE128TO255_CNT_RX_SIZE128TO255_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_SIZE128TO255_CNT_RX_SIZE128TO255_CNT(x) (x)


/* DEV10G_RX_SIZE256TO511_CNT  t_sz:14 ga:15, gw:78, ra:16, gc:1, rc:1  */
#define VTSS_DEV10G_RX_SIZE256TO511_CNT(target) __REG(target,15U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_DEV10G_RX_SIZE256TO511_CNT_RX_SIZE256TO511_CNT(x) (x)
#define VTSS_M_DEV10G_RX_SIZE256TO511_CNT_RX_SIZE256TO511_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_SIZE256TO511_CNT_RX_SIZE256TO511_CNT(x) (x)


/* DEV10G_RX_SIZE512TO1023_CNT  t_sz:14 ga:15, gw:78, ra:17, gc:1, rc:1  */
#define VTSS_DEV10G_RX_SIZE512TO1023_CNT(target) __REG(target,15U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_DEV10G_RX_SIZE512TO1023_CNT_RX_SIZE512TO1023_CNT(x) (x)
#define VTSS_M_DEV10G_RX_SIZE512TO1023_CNT_RX_SIZE512TO1023_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_SIZE512TO1023_CNT_RX_SIZE512TO1023_CNT(x) (x)


/* DEV10G_RX_SIZE1024TO1518_CNT  t_sz:14 ga:15, gw:78, ra:18, gc:1, rc:1  */
#define VTSS_DEV10G_RX_SIZE1024TO1518_CNT(target) __REG(target,15U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_DEV10G_RX_SIZE1024TO1518_CNT_RX_SIZE1024TO1518_CNT(x) (x)
#define VTSS_M_DEV10G_RX_SIZE1024TO1518_CNT_RX_SIZE1024TO1518_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_SIZE1024TO1518_CNT_RX_SIZE1024TO1518_CNT(x) (x)


/* DEV10G_RX_SIZE1519TOMAX_CNT  t_sz:14 ga:15, gw:78, ra:19, gc:1, rc:1  */
#define VTSS_DEV10G_RX_SIZE1519TOMAX_CNT(target) __REG(target,15U,0U,0U,0U,19U,1U,1U)

#define VTSS_F_DEV10G_RX_SIZE1519TOMAX_CNT_RX_SIZE1519TOMAX_CNT(x) (x)
#define VTSS_M_DEV10G_RX_SIZE1519TOMAX_CNT_RX_SIZE1519TOMAX_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_SIZE1519TOMAX_CNT_RX_SIZE1519TOMAX_CNT(x) (x)


/* DEV10G_RX_IPG_SHRINK_CNT  t_sz:14 ga:15, gw:78, ra:20, gc:1, rc:1  */
#define VTSS_DEV10G_RX_IPG_SHRINK_CNT(target) __REG(target,15U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_DEV10G_RX_IPG_SHRINK_CNT_RX_IPG_SHRINK_CNT(x) (x)
#define VTSS_M_DEV10G_RX_IPG_SHRINK_CNT_RX_IPG_SHRINK_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_IPG_SHRINK_CNT_RX_IPG_SHRINK_CNT(x) (x)


/* DEV10G_TX_PAUSE_CNT  t_sz:14 ga:15, gw:78, ra:21, gc:1, rc:1  */
#define VTSS_DEV10G_TX_PAUSE_CNT(target) __REG(target,15U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_DEV10G_TX_PAUSE_CNT_TX_PAUSE_CNT(x) (x)
#define VTSS_M_DEV10G_TX_PAUSE_CNT_TX_PAUSE_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_PAUSE_CNT_TX_PAUSE_CNT(x) (x)


/* DEV10G_TX_UC_CNT  t_sz:14 ga:15, gw:78, ra:22, gc:1, rc:1  */
#define VTSS_DEV10G_TX_UC_CNT(target) __REG(target,15U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_DEV10G_TX_UC_CNT_TX_UC_CNT(x)     (x)
#define VTSS_M_DEV10G_TX_UC_CNT_TX_UC_CNT        0xffffffffU
#define VTSS_X_DEV10G_TX_UC_CNT_TX_UC_CNT(x)     (x)


/* DEV10G_TX_MC_CNT  t_sz:14 ga:15, gw:78, ra:23, gc:1, rc:1  */
#define VTSS_DEV10G_TX_MC_CNT(target) __REG(target,15U,0U,0U,0U,23U,1U,1U)

#define VTSS_F_DEV10G_TX_MC_CNT_TX_MC_CNT(x)     (x)
#define VTSS_M_DEV10G_TX_MC_CNT_TX_MC_CNT        0xffffffffU
#define VTSS_X_DEV10G_TX_MC_CNT_TX_MC_CNT(x)     (x)


/* DEV10G_TX_BC_CNT  t_sz:14 ga:15, gw:78, ra:24, gc:1, rc:1  */
#define VTSS_DEV10G_TX_BC_CNT(target) __REG(target,15U,0U,0U,0U,24U,1U,1U)

#define VTSS_F_DEV10G_TX_BC_CNT_TX_BC_CNT(x)     (x)
#define VTSS_M_DEV10G_TX_BC_CNT_TX_BC_CNT        0xffffffffU
#define VTSS_X_DEV10G_TX_BC_CNT_TX_BC_CNT(x)     (x)


/* DEV10G_TX_SIZE64_CNT  t_sz:14 ga:15, gw:78, ra:25, gc:1, rc:1  */
#define VTSS_DEV10G_TX_SIZE64_CNT(target) __REG(target,15U,0U,0U,0U,25U,1U,1U)

#define VTSS_F_DEV10G_TX_SIZE64_CNT_TX_SIZE64_CNT(x) (x)
#define VTSS_M_DEV10G_TX_SIZE64_CNT_TX_SIZE64_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_SIZE64_CNT_TX_SIZE64_CNT(x) (x)


/* DEV10G_TX_SIZE65TO127_CNT  t_sz:14 ga:15, gw:78, ra:26, gc:1, rc:1  */
#define VTSS_DEV10G_TX_SIZE65TO127_CNT(target) __REG(target,15U,0U,0U,0U,26U,1U,1U)

#define VTSS_F_DEV10G_TX_SIZE65TO127_CNT_TX_SIZE65TO127_CNT(x) (x)
#define VTSS_M_DEV10G_TX_SIZE65TO127_CNT_TX_SIZE65TO127_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_SIZE65TO127_CNT_TX_SIZE65TO127_CNT(x) (x)


/* DEV10G_TX_SIZE128TO255_CNT  t_sz:14 ga:15, gw:78, ra:27, gc:1, rc:1  */
#define VTSS_DEV10G_TX_SIZE128TO255_CNT(target) __REG(target,15U,0U,0U,0U,27U,1U,1U)

#define VTSS_F_DEV10G_TX_SIZE128TO255_CNT_TX_SIZE128TO255_CNT(x) (x)
#define VTSS_M_DEV10G_TX_SIZE128TO255_CNT_TX_SIZE128TO255_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_SIZE128TO255_CNT_TX_SIZE128TO255_CNT(x) (x)


/* DEV10G_TX_SIZE256TO511_CNT  t_sz:14 ga:15, gw:78, ra:28, gc:1, rc:1  */
#define VTSS_DEV10G_TX_SIZE256TO511_CNT(target) __REG(target,15U,0U,0U,0U,28U,1U,1U)

#define VTSS_F_DEV10G_TX_SIZE256TO511_CNT_TX_SIZE256TO511_CNT(x) (x)
#define VTSS_M_DEV10G_TX_SIZE256TO511_CNT_TX_SIZE256TO511_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_SIZE256TO511_CNT_TX_SIZE256TO511_CNT(x) (x)


/* DEV10G_TX_SIZE512TO1023_CNT  t_sz:14 ga:15, gw:78, ra:29, gc:1, rc:1  */
#define VTSS_DEV10G_TX_SIZE512TO1023_CNT(target) __REG(target,15U,0U,0U,0U,29U,1U,1U)

#define VTSS_F_DEV10G_TX_SIZE512TO1023_CNT_TX_SIZE512TO1023_CNT(x) (x)
#define VTSS_M_DEV10G_TX_SIZE512TO1023_CNT_TX_SIZE512TO1023_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_SIZE512TO1023_CNT_TX_SIZE512TO1023_CNT(x) (x)


/* DEV10G_TX_SIZE1024TO1518_CNT  t_sz:14 ga:15, gw:78, ra:30, gc:1, rc:1  */
#define VTSS_DEV10G_TX_SIZE1024TO1518_CNT(target) __REG(target,15U,0U,0U,0U,30U,1U,1U)

#define VTSS_F_DEV10G_TX_SIZE1024TO1518_CNT_TX_SIZE1024TO1518_CNT(x) (x)
#define VTSS_M_DEV10G_TX_SIZE1024TO1518_CNT_TX_SIZE1024TO1518_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_SIZE1024TO1518_CNT_TX_SIZE1024TO1518_CNT(x) (x)


/* DEV10G_TX_SIZE1519TOMAX_CNT  t_sz:14 ga:15, gw:78, ra:31, gc:1, rc:1  */
#define VTSS_DEV10G_TX_SIZE1519TOMAX_CNT(target) __REG(target,15U,0U,0U,0U,31U,1U,1U)

#define VTSS_F_DEV10G_TX_SIZE1519TOMAX_CNT_TX_SIZE1519TOMAX_CNT(x) (x)
#define VTSS_M_DEV10G_TX_SIZE1519TOMAX_CNT_TX_SIZE1519TOMAX_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_SIZE1519TOMAX_CNT_TX_SIZE1519TOMAX_CNT(x) (x)


/* DEV10G_RX_ALIGNMENT_LOST_CNT  t_sz:14 ga:15, gw:78, ra:32, gc:1, rc:1  */
#define VTSS_DEV10G_RX_ALIGNMENT_LOST_CNT(target) __REG(target,15U,0U,0U,0U,32U,1U,1U)

#define VTSS_F_DEV10G_RX_ALIGNMENT_LOST_CNT_RX_ALIGNMENT_LOST_CNT(x) (x)
#define VTSS_M_DEV10G_RX_ALIGNMENT_LOST_CNT_RX_ALIGNMENT_LOST_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_ALIGNMENT_LOST_CNT_RX_ALIGNMENT_LOST_CNT(x) (x)


/* DEV10G_RX_TAGGED_FRMS_CNT  t_sz:14 ga:15, gw:78, ra:33, gc:1, rc:1  */
#define VTSS_DEV10G_RX_TAGGED_FRMS_CNT(target) __REG(target,15U,0U,0U,0U,33U,1U,1U)

#define VTSS_F_DEV10G_RX_TAGGED_FRMS_CNT_RX_TAGGED_FRMS_CNT(x) (x)
#define VTSS_M_DEV10G_RX_TAGGED_FRMS_CNT_RX_TAGGED_FRMS_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_TAGGED_FRMS_CNT_RX_TAGGED_FRMS_CNT(x) (x)


/* DEV10G_RX_UNTAGGED_FRMS_CNT  t_sz:14 ga:15, gw:78, ra:34, gc:1, rc:1  */
#define VTSS_DEV10G_RX_UNTAGGED_FRMS_CNT(target) __REG(target,15U,0U,0U,0U,34U,1U,1U)

#define VTSS_F_DEV10G_RX_UNTAGGED_FRMS_CNT_RX_UNTAGGED_FRMS_CNT(x) (x)
#define VTSS_M_DEV10G_RX_UNTAGGED_FRMS_CNT_RX_UNTAGGED_FRMS_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_UNTAGGED_FRMS_CNT_RX_UNTAGGED_FRMS_CNT(x) (x)


/* DEV10G_TX_TAGGED_FRMS_CNT  t_sz:14 ga:15, gw:78, ra:35, gc:1, rc:1  */
#define VTSS_DEV10G_TX_TAGGED_FRMS_CNT(target) __REG(target,15U,0U,0U,0U,35U,1U,1U)

#define VTSS_F_DEV10G_TX_TAGGED_FRMS_CNT_TX_TAGGED_FRMS_CNT(x) (x)
#define VTSS_M_DEV10G_TX_TAGGED_FRMS_CNT_TX_TAGGED_FRMS_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_TAGGED_FRMS_CNT_TX_TAGGED_FRMS_CNT(x) (x)


/* DEV10G_TX_UNTAGGED_FRMS_CNT  t_sz:14 ga:15, gw:78, ra:36, gc:1, rc:1  */
#define VTSS_DEV10G_TX_UNTAGGED_FRMS_CNT(target) __REG(target,15U,0U,0U,0U,36U,1U,1U)

#define VTSS_F_DEV10G_TX_UNTAGGED_FRMS_CNT_TX_UNTAGGED_FRMS_CNT(x) (x)
#define VTSS_M_DEV10G_TX_UNTAGGED_FRMS_CNT_TX_UNTAGGED_FRMS_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_UNTAGGED_FRMS_CNT_TX_UNTAGGED_FRMS_CNT(x) (x)


/* DEV10G_PMAC_RX_SYMBOL_ERR_CNT  t_sz:14 ga:15, gw:78, ra:37, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_SYMBOL_ERR_CNT(target) __REG(target,15U,0U,0U,0U,37U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_SYMBOL_ERR_CNT_PMAC_RX_SYMBOL_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_SYMBOL_ERR_CNT_PMAC_RX_SYMBOL_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_SYMBOL_ERR_CNT_PMAC_RX_SYMBOL_ERR_CNT(x) (x)


/* DEV10G_PMAC_RX_PAUSE_CNT  t_sz:14 ga:15, gw:78, ra:38, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_PAUSE_CNT(target) __REG(target,15U,0U,0U,0U,38U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_PAUSE_CNT_PMAC_RX_PAUSE_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_PAUSE_CNT_PMAC_RX_PAUSE_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_PAUSE_CNT_PMAC_RX_PAUSE_CNT(x) (x)


/* DEV10G_PMAC_RX_UNSUP_OPCODE_CNT  t_sz:14 ga:15, gw:78, ra:39, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_UNSUP_OPCODE_CNT(target) __REG(target,15U,0U,0U,0U,39U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_UNSUP_OPCODE_CNT_PMAC_RX_UNSUP_OPCODE_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_UNSUP_OPCODE_CNT_PMAC_RX_UNSUP_OPCODE_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_UNSUP_OPCODE_CNT_PMAC_RX_UNSUP_OPCODE_CNT(x) (x)


/* DEV10G_PMAC_RX_UC_CNT  t_sz:14 ga:15, gw:78, ra:40, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_UC_CNT(target) __REG(target,15U,0U,0U,0U,40U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_UC_CNT_PMAC_RX_UC_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_UC_CNT_PMAC_RX_UC_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_UC_CNT_PMAC_RX_UC_CNT(x) (x)


/* DEV10G_PMAC_RX_MC_CNT  t_sz:14 ga:15, gw:78, ra:41, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_MC_CNT(target) __REG(target,15U,0U,0U,0U,41U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_MC_CNT_PMAC_RX_MC_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_MC_CNT_PMAC_RX_MC_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_MC_CNT_PMAC_RX_MC_CNT(x) (x)


/* DEV10G_PMAC_RX_BC_CNT  t_sz:14 ga:15, gw:78, ra:42, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_BC_CNT(target) __REG(target,15U,0U,0U,0U,42U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_BC_CNT_PMAC_RX_BC_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_BC_CNT_PMAC_RX_BC_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_BC_CNT_PMAC_RX_BC_CNT(x) (x)


/* DEV10G_PMAC_RX_CRC_ERR_CNT  t_sz:14 ga:15, gw:78, ra:43, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_CRC_ERR_CNT(target) __REG(target,15U,0U,0U,0U,43U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_CRC_ERR_CNT_PMAC_RX_CRC_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_CRC_ERR_CNT_PMAC_RX_CRC_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_CRC_ERR_CNT_PMAC_RX_CRC_ERR_CNT(x) (x)


/* DEV10G_PMAC_RX_UNDERSIZE_CNT  t_sz:14 ga:15, gw:78, ra:44, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_UNDERSIZE_CNT(target) __REG(target,15U,0U,0U,0U,44U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_UNDERSIZE_CNT_PMAC_RX_UNDERSIZE_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_UNDERSIZE_CNT_PMAC_RX_UNDERSIZE_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_UNDERSIZE_CNT_PMAC_RX_UNDERSIZE_CNT(x) (x)


/* DEV10G_PMAC_RX_FRAGMENTS_CNT  t_sz:14 ga:15, gw:78, ra:45, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_FRAGMENTS_CNT(target) __REG(target,15U,0U,0U,0U,45U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_FRAGMENTS_CNT_PMAC_RX_FRAGMENTS_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_FRAGMENTS_CNT_PMAC_RX_FRAGMENTS_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_FRAGMENTS_CNT_PMAC_RX_FRAGMENTS_CNT(x) (x)


/* DEV10G_PMAC_RX_IN_RANGE_LEN_ERR_CNT  t_sz:14 ga:15, gw:78, ra:46, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_IN_RANGE_LEN_ERR_CNT(target) __REG(target,15U,0U,0U,0U,46U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_IN_RANGE_LEN_ERR_CNT_PMAC_RX_IN_RANGE_LEN_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_IN_RANGE_LEN_ERR_CNT_PMAC_RX_IN_RANGE_LEN_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_IN_RANGE_LEN_ERR_CNT_PMAC_RX_IN_RANGE_LEN_ERR_CNT(x) (x)


/* DEV10G_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT  t_sz:14 ga:15, gw:78, ra:47, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT(target) __REG(target,15U,0U,0U,0U,47U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT(x) (x)


/* DEV10G_PMAC_RX_OVERSIZE_CNT  t_sz:14 ga:15, gw:78, ra:48, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_OVERSIZE_CNT(target) __REG(target,15U,0U,0U,0U,48U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_OVERSIZE_CNT_PMAC_RX_OVERSIZE_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_OVERSIZE_CNT_PMAC_RX_OVERSIZE_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_OVERSIZE_CNT_PMAC_RX_OVERSIZE_CNT(x) (x)


/* DEV10G_PMAC_RX_JABBERS_CNT  t_sz:14 ga:15, gw:78, ra:49, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_JABBERS_CNT(target) __REG(target,15U,0U,0U,0U,49U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_JABBERS_CNT_PMAC_RX_JABBERS_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_JABBERS_CNT_PMAC_RX_JABBERS_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_JABBERS_CNT_PMAC_RX_JABBERS_CNT(x) (x)


/* DEV10G_PMAC_RX_SIZE64_CNT  t_sz:14 ga:15, gw:78, ra:50, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_SIZE64_CNT(target) __REG(target,15U,0U,0U,0U,50U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_SIZE64_CNT_PMAC_RX_SIZE64_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_SIZE64_CNT_PMAC_RX_SIZE64_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_SIZE64_CNT_PMAC_RX_SIZE64_CNT(x) (x)


/* DEV10G_PMAC_RX_SIZE65TO127_CNT  t_sz:14 ga:15, gw:78, ra:51, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_SIZE65TO127_CNT(target) __REG(target,15U,0U,0U,0U,51U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_SIZE65TO127_CNT_PMAC_RX_SIZE65TO127_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_SIZE65TO127_CNT_PMAC_RX_SIZE65TO127_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_SIZE65TO127_CNT_PMAC_RX_SIZE65TO127_CNT(x) (x)


/* DEV10G_PMAC_RX_SIZE128TO255_CNT  t_sz:14 ga:15, gw:78, ra:52, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_SIZE128TO255_CNT(target) __REG(target,15U,0U,0U,0U,52U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_SIZE128TO255_CNT_PMAC_RX_SIZE128TO255_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_SIZE128TO255_CNT_PMAC_RX_SIZE128TO255_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_SIZE128TO255_CNT_PMAC_RX_SIZE128TO255_CNT(x) (x)


/* DEV10G_PMAC_RX_SIZE256TO511_CNT  t_sz:14 ga:15, gw:78, ra:53, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_SIZE256TO511_CNT(target) __REG(target,15U,0U,0U,0U,53U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_SIZE256TO511_CNT_PMAC_RX_SIZE256TO511_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_SIZE256TO511_CNT_PMAC_RX_SIZE256TO511_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_SIZE256TO511_CNT_PMAC_RX_SIZE256TO511_CNT(x) (x)


/* DEV10G_PMAC_RX_SIZE512TO1023_CNT  t_sz:14 ga:15, gw:78, ra:54, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_SIZE512TO1023_CNT(target) __REG(target,15U,0U,0U,0U,54U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_SIZE512TO1023_CNT_PMAC_RX_SIZE512TO1023_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_SIZE512TO1023_CNT_PMAC_RX_SIZE512TO1023_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_SIZE512TO1023_CNT_PMAC_RX_SIZE512TO1023_CNT(x) (x)


/* DEV10G_PMAC_RX_SIZE1024TO1518_CNT  t_sz:14 ga:15, gw:78, ra:55, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_SIZE1024TO1518_CNT(target) __REG(target,15U,0U,0U,0U,55U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_SIZE1024TO1518_CNT_PMAC_RX_SIZE1024TO1518_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_SIZE1024TO1518_CNT_PMAC_RX_SIZE1024TO1518_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_SIZE1024TO1518_CNT_PMAC_RX_SIZE1024TO1518_CNT(x) (x)


/* DEV10G_PMAC_RX_SIZE1519TOMAX_CNT  t_sz:14 ga:15, gw:78, ra:56, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_SIZE1519TOMAX_CNT(target) __REG(target,15U,0U,0U,0U,56U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_SIZE1519TOMAX_CNT_PMAC_RX_SIZE1519TOMAX_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_SIZE1519TOMAX_CNT_PMAC_RX_SIZE1519TOMAX_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_SIZE1519TOMAX_CNT_PMAC_RX_SIZE1519TOMAX_CNT(x) (x)


/* DEV10G_PMAC_TX_PAUSE_CNT  t_sz:14 ga:15, gw:78, ra:57, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_PAUSE_CNT(target) __REG(target,15U,0U,0U,0U,57U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_PAUSE_CNT_PMAC_TX_PAUSE_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_PAUSE_CNT_PMAC_TX_PAUSE_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_PAUSE_CNT_PMAC_TX_PAUSE_CNT(x) (x)


/* DEV10G_PMAC_TX_UC_CNT  t_sz:14 ga:15, gw:78, ra:58, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_UC_CNT(target) __REG(target,15U,0U,0U,0U,58U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_UC_CNT_PMAC_TX_UC_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_UC_CNT_PMAC_TX_UC_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_UC_CNT_PMAC_TX_UC_CNT(x) (x)


/* DEV10G_PMAC_TX_MC_CNT  t_sz:14 ga:15, gw:78, ra:59, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_MC_CNT(target) __REG(target,15U,0U,0U,0U,59U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_MC_CNT_PMAC_TX_MC_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_MC_CNT_PMAC_TX_MC_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_MC_CNT_PMAC_TX_MC_CNT(x) (x)


/* DEV10G_PMAC_TX_BC_CNT  t_sz:14 ga:15, gw:78, ra:60, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_BC_CNT(target) __REG(target,15U,0U,0U,0U,60U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_BC_CNT_PMAC_TX_BC_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_BC_CNT_PMAC_TX_BC_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_BC_CNT_PMAC_TX_BC_CNT(x) (x)


/* DEV10G_PMAC_TX_SIZE64_CNT  t_sz:14 ga:15, gw:78, ra:61, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_SIZE64_CNT(target) __REG(target,15U,0U,0U,0U,61U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_SIZE64_CNT_PMAC_TX_SIZE64_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_SIZE64_CNT_PMAC_TX_SIZE64_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_SIZE64_CNT_PMAC_TX_SIZE64_CNT(x) (x)


/* DEV10G_PMAC_TX_SIZE65TO127_CNT  t_sz:14 ga:15, gw:78, ra:62, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_SIZE65TO127_CNT(target) __REG(target,15U,0U,0U,0U,62U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_SIZE65TO127_CNT_PMAC_TX_SIZE65TO127_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_SIZE65TO127_CNT_PMAC_TX_SIZE65TO127_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_SIZE65TO127_CNT_PMAC_TX_SIZE65TO127_CNT(x) (x)


/* DEV10G_PMAC_TX_SIZE128TO255_CNT  t_sz:14 ga:15, gw:78, ra:63, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_SIZE128TO255_CNT(target) __REG(target,15U,0U,0U,0U,63U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_SIZE128TO255_CNT_PMAC_TX_SIZE128TO255_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_SIZE128TO255_CNT_PMAC_TX_SIZE128TO255_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_SIZE128TO255_CNT_PMAC_TX_SIZE128TO255_CNT(x) (x)


/* DEV10G_PMAC_TX_SIZE256TO511_CNT  t_sz:14 ga:15, gw:78, ra:64, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_SIZE256TO511_CNT(target) __REG(target,15U,0U,0U,0U,64U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_SIZE256TO511_CNT_PMAC_TX_SIZE256TO511_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_SIZE256TO511_CNT_PMAC_TX_SIZE256TO511_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_SIZE256TO511_CNT_PMAC_TX_SIZE256TO511_CNT(x) (x)


/* DEV10G_PMAC_TX_SIZE512TO1023_CNT  t_sz:14 ga:15, gw:78, ra:65, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_SIZE512TO1023_CNT(target) __REG(target,15U,0U,0U,0U,65U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_SIZE512TO1023_CNT_PMAC_TX_SIZE512TO1023_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_SIZE512TO1023_CNT_PMAC_TX_SIZE512TO1023_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_SIZE512TO1023_CNT_PMAC_TX_SIZE512TO1023_CNT(x) (x)


/* DEV10G_PMAC_TX_SIZE1024TO1518_CNT  t_sz:14 ga:15, gw:78, ra:66, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_SIZE1024TO1518_CNT(target) __REG(target,15U,0U,0U,0U,66U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_SIZE1024TO1518_CNT_PMAC_TX_SIZE1024TO1518_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_SIZE1024TO1518_CNT_PMAC_TX_SIZE1024TO1518_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_SIZE1024TO1518_CNT_PMAC_TX_SIZE1024TO1518_CNT(x) (x)


/* DEV10G_PMAC_TX_SIZE1519TOMAX_CNT  t_sz:14 ga:15, gw:78, ra:67, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_SIZE1519TOMAX_CNT(target) __REG(target,15U,0U,0U,0U,67U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_SIZE1519TOMAX_CNT_PMAC_TX_SIZE1519TOMAX_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_SIZE1519TOMAX_CNT_PMAC_TX_SIZE1519TOMAX_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_SIZE1519TOMAX_CNT_PMAC_TX_SIZE1519TOMAX_CNT(x) (x)


/* DEV10G_PMAC_RX_ALIGNMENT_LOST_CNT  t_sz:14 ga:15, gw:78, ra:68, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_ALIGNMENT_LOST_CNT(target) __REG(target,15U,0U,0U,0U,68U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_ALIGNMENT_LOST_CNT_PMAC_RX_ALIGNMENT_LOST_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_ALIGNMENT_LOST_CNT_PMAC_RX_ALIGNMENT_LOST_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_ALIGNMENT_LOST_CNT_PMAC_RX_ALIGNMENT_LOST_CNT(x) (x)


/* DEV10G_MM_RX_ASSEMBLY_ERR_CNT  t_sz:14 ga:15, gw:78, ra:69, gc:1, rc:1  */
#define VTSS_DEV10G_MM_RX_ASSEMBLY_ERR_CNT(target) __REG(target,15U,0U,0U,0U,69U,1U,1U)

#define VTSS_F_DEV10G_MM_RX_ASSEMBLY_ERR_CNT_MM_RX_ASSEMBLY_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_MM_RX_ASSEMBLY_ERR_CNT_MM_RX_ASSEMBLY_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_MM_RX_ASSEMBLY_ERR_CNT_MM_RX_ASSEMBLY_ERR_CNT(x) (x)


/* DEV10G_MM_RX_SMD_ERR_CNT  t_sz:14 ga:15, gw:78, ra:70, gc:1, rc:1  */
#define VTSS_DEV10G_MM_RX_SMD_ERR_CNT(target) __REG(target,15U,0U,0U,0U,70U,1U,1U)

#define VTSS_F_DEV10G_MM_RX_SMD_ERR_CNT_MM_RX_SMD_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_MM_RX_SMD_ERR_CNT_MM_RX_SMD_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_MM_RX_SMD_ERR_CNT_MM_RX_SMD_ERR_CNT(x) (x)


/* DEV10G_MM_RX_ASSEMBLY_OK_CNT  t_sz:14 ga:15, gw:78, ra:71, gc:1, rc:1  */
#define VTSS_DEV10G_MM_RX_ASSEMBLY_OK_CNT(target) __REG(target,15U,0U,0U,0U,71U,1U,1U)

#define VTSS_F_DEV10G_MM_RX_ASSEMBLY_OK_CNT_MM_RX_ASSEMBLY_OK_CNT(x) (x)
#define VTSS_M_DEV10G_MM_RX_ASSEMBLY_OK_CNT_MM_RX_ASSEMBLY_OK_CNT    0xffffffffU
#define VTSS_X_DEV10G_MM_RX_ASSEMBLY_OK_CNT_MM_RX_ASSEMBLY_OK_CNT(x) (x)


/* DEV10G_MM_RX_MERGE_FRAG_CNT  t_sz:14 ga:15, gw:78, ra:72, gc:1, rc:1  */
#define VTSS_DEV10G_MM_RX_MERGE_FRAG_CNT(target) __REG(target,15U,0U,0U,0U,72U,1U,1U)

#define VTSS_F_DEV10G_MM_RX_MERGE_FRAG_CNT_MM_RX_MERGE_FRAG_CNT(x) (x)
#define VTSS_M_DEV10G_MM_RX_MERGE_FRAG_CNT_MM_RX_MERGE_FRAG_CNT    0xffffffffU
#define VTSS_X_DEV10G_MM_RX_MERGE_FRAG_CNT_MM_RX_MERGE_FRAG_CNT(x) (x)


/* DEV10G_MM_TX_PFRAGMENT_CNT  t_sz:14 ga:15, gw:78, ra:73, gc:1, rc:1  */
#define VTSS_DEV10G_MM_TX_PFRAGMENT_CNT(target) __REG(target,15U,0U,0U,0U,73U,1U,1U)

#define VTSS_F_DEV10G_MM_TX_PFRAGMENT_CNT_MM_TX_PFRAGMENT_CNT(x) (x)
#define VTSS_M_DEV10G_MM_TX_PFRAGMENT_CNT_MM_TX_PFRAGMENT_CNT    0xffffffffU
#define VTSS_X_DEV10G_MM_TX_PFRAGMENT_CNT_MM_TX_PFRAGMENT_CNT(x) (x)


/* DEV10G_RX_HIH_CKSM_ERR_CNT  t_sz:14 ga:15, gw:78, ra:74, gc:1, rc:1  */
#define VTSS_DEV10G_RX_HIH_CKSM_ERR_CNT(target) __REG(target,15U,0U,0U,0U,74U,1U,1U)

#define VTSS_F_DEV10G_RX_HIH_CKSM_ERR_CNT_RX_HIH_CKSM_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_RX_HIH_CKSM_ERR_CNT_RX_HIH_CKSM_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_HIH_CKSM_ERR_CNT_RX_HIH_CKSM_ERR_CNT(x) (x)


/* DEV10G_RX_XGMII_PROT_ERR_CNT  t_sz:14 ga:15, gw:78, ra:75, gc:1, rc:1  */
#define VTSS_DEV10G_RX_XGMII_PROT_ERR_CNT(target) __REG(target,15U,0U,0U,0U,75U,1U,1U)

#define VTSS_F_DEV10G_RX_XGMII_PROT_ERR_CNT_RX_XGMII_PROT_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_RX_XGMII_PROT_ERR_CNT_RX_XGMII_PROT_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_XGMII_PROT_ERR_CNT_RX_XGMII_PROT_ERR_CNT(x) (x)


/* DEV10G_PMAC_RX_HIH_CKSM_ERR_CNT  t_sz:14 ga:15, gw:78, ra:76, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_HIH_CKSM_ERR_CNT(target) __REG(target,15U,0U,0U,0U,76U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_HIH_CKSM_ERR_CNT_PMAC_RX_HIH_CKSM_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_HIH_CKSM_ERR_CNT_PMAC_RX_HIH_CKSM_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_HIH_CKSM_ERR_CNT_PMAC_RX_HIH_CKSM_ERR_CNT(x) (x)


/* DEV10G_PMAC_RX_XGMII_PROT_ERR_CNT  t_sz:14 ga:15, gw:78, ra:77, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_XGMII_PROT_ERR_CNT(target) __REG(target,15U,0U,0U,0U,77U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_XGMII_PROT_ERR_CNT_PMAC_RX_XGMII_PROT_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_XGMII_PROT_ERR_CNT_PMAC_RX_XGMII_PROT_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_XGMII_PROT_ERR_CNT_PMAC_RX_XGMII_PROT_ERR_CNT(x) (x)


/* DEV10G_RX_IN_BYTES_CNT  t_sz:14 ga:93, gw:16, ra:0, gc:1, rc:1  */
#define VTSS_DEV10G_RX_IN_BYTES_CNT(target) __REG(target,93U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV10G_RX_IN_BYTES_CNT_RX_IN_BYTES_CNT(x) (x)
#define VTSS_M_DEV10G_RX_IN_BYTES_CNT_RX_IN_BYTES_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_IN_BYTES_CNT_RX_IN_BYTES_CNT(x) (x)


/* DEV10G_RX_IN_BYTES_MSB_CNT  t_sz:14 ga:93, gw:16, ra:1, gc:1, rc:1  */
#define VTSS_DEV10G_RX_IN_BYTES_MSB_CNT(target) __REG(target,93U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV10G_RX_IN_BYTES_MSB_CNT_RX_IN_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEV10G_RX_IN_BYTES_MSB_CNT_RX_IN_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEV10G_RX_IN_BYTES_MSB_CNT_RX_IN_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEV10G_RX_OK_BYTES_CNT  t_sz:14 ga:93, gw:16, ra:2, gc:1, rc:1  */
#define VTSS_DEV10G_RX_OK_BYTES_CNT(target) __REG(target,93U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV10G_RX_OK_BYTES_CNT_RX_OK_BYTES_CNT(x) (x)
#define VTSS_M_DEV10G_RX_OK_BYTES_CNT_RX_OK_BYTES_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_OK_BYTES_CNT_RX_OK_BYTES_CNT(x) (x)


/* DEV10G_RX_OK_BYTES_MSB_CNT  t_sz:14 ga:93, gw:16, ra:3, gc:1, rc:1  */
#define VTSS_DEV10G_RX_OK_BYTES_MSB_CNT(target) __REG(target,93U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV10G_RX_OK_BYTES_MSB_CNT_RX_OK_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEV10G_RX_OK_BYTES_MSB_CNT_RX_OK_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEV10G_RX_OK_BYTES_MSB_CNT_RX_OK_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEV10G_RX_BAD_BYTES_CNT  t_sz:14 ga:93, gw:16, ra:4, gc:1, rc:1  */
#define VTSS_DEV10G_RX_BAD_BYTES_CNT(target) __REG(target,93U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEV10G_RX_BAD_BYTES_CNT_RX_BAD_BYTES_CNT(x) (x)
#define VTSS_M_DEV10G_RX_BAD_BYTES_CNT_RX_BAD_BYTES_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_BAD_BYTES_CNT_RX_BAD_BYTES_CNT(x) (x)


/* DEV10G_RX_BAD_BYTES_MSB_CNT  t_sz:14 ga:93, gw:16, ra:5, gc:1, rc:1  */
#define VTSS_DEV10G_RX_BAD_BYTES_MSB_CNT(target) __REG(target,93U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEV10G_RX_BAD_BYTES_MSB_CNT_RX_BAD_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEV10G_RX_BAD_BYTES_MSB_CNT_RX_BAD_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEV10G_RX_BAD_BYTES_MSB_CNT_RX_BAD_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEV10G_TX_OUT_BYTES_CNT  t_sz:14 ga:93, gw:16, ra:6, gc:1, rc:1  */
#define VTSS_DEV10G_TX_OUT_BYTES_CNT(target) __REG(target,93U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEV10G_TX_OUT_BYTES_CNT_TX_OUT_BYTES_CNT(x) (x)
#define VTSS_M_DEV10G_TX_OUT_BYTES_CNT_TX_OUT_BYTES_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_OUT_BYTES_CNT_TX_OUT_BYTES_CNT(x) (x)


/* DEV10G_TX_OUT_BYTES_MSB_CNT  t_sz:14 ga:93, gw:16, ra:7, gc:1, rc:1  */
#define VTSS_DEV10G_TX_OUT_BYTES_MSB_CNT(target) __REG(target,93U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_DEV10G_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEV10G_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEV10G_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEV10G_TX_OK_BYTES_CNT  t_sz:14 ga:93, gw:16, ra:8, gc:1, rc:1  */
#define VTSS_DEV10G_TX_OK_BYTES_CNT(target) __REG(target,93U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_DEV10G_TX_OK_BYTES_CNT_TX_OK_BYTES_CNT(x) (x)
#define VTSS_M_DEV10G_TX_OK_BYTES_CNT_TX_OK_BYTES_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_OK_BYTES_CNT_TX_OK_BYTES_CNT(x) (x)


/* DEV10G_TX_OK_BYTES_MSB_CNT  t_sz:14 ga:93, gw:16, ra:9, gc:1, rc:1  */
#define VTSS_DEV10G_TX_OK_BYTES_MSB_CNT(target) __REG(target,93U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_DEV10G_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEV10G_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEV10G_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEV10G_PMAC_RX_OK_BYTES_CNT  t_sz:14 ga:93, gw:16, ra:10, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_OK_BYTES_CNT(target) __REG(target,93U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_OK_BYTES_CNT_PMAC_RX_OK_BYTES_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_OK_BYTES_CNT_PMAC_RX_OK_BYTES_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_OK_BYTES_CNT_PMAC_RX_OK_BYTES_CNT(x) (x)


/* DEV10G_PMAC_RX_OK_BYTES_MSB_CNT  t_sz:14 ga:93, gw:16, ra:11, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_OK_BYTES_MSB_CNT(target) __REG(target,93U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_OK_BYTES_MSB_CNT_PMAC_RX_OK_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEV10G_PMAC_RX_OK_BYTES_MSB_CNT_PMAC_RX_OK_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEV10G_PMAC_RX_OK_BYTES_MSB_CNT_PMAC_RX_OK_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEV10G_PMAC_RX_BAD_BYTES_CNT  t_sz:14 ga:93, gw:16, ra:12, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_BAD_BYTES_CNT(target) __REG(target,93U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_BAD_BYTES_CNT_PMAC_RX_BAD_BYTES_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_BAD_BYTES_CNT_PMAC_RX_BAD_BYTES_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_BAD_BYTES_CNT_PMAC_RX_BAD_BYTES_CNT(x) (x)


/* DEV10G_PMAC_RX_BAD_BYTES_MSB_CNT  t_sz:14 ga:93, gw:16, ra:13, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_BAD_BYTES_MSB_CNT(target) __REG(target,93U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_BAD_BYTES_MSB_CNT_PMAC_RX_BAD_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEV10G_PMAC_RX_BAD_BYTES_MSB_CNT_PMAC_RX_BAD_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEV10G_PMAC_RX_BAD_BYTES_MSB_CNT_PMAC_RX_BAD_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEV10G_PMAC_TX_OK_BYTES_CNT  t_sz:14 ga:93, gw:16, ra:14, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_OK_BYTES_CNT(target) __REG(target,93U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_OK_BYTES_CNT_PMAC_TX_OK_BYTES_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_OK_BYTES_CNT_PMAC_TX_OK_BYTES_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_OK_BYTES_CNT_PMAC_TX_OK_BYTES_CNT(x) (x)


/* DEV10G_PMAC_TX_OK_BYTES_MSB_CNT  t_sz:14 ga:93, gw:16, ra:15, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_OK_BYTES_MSB_CNT(target) __REG(target,93U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEV10G_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEV10G_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEV10G_DEV_RST_CTRL  t_sz:14 ga:109, gw:13, ra:0, gc:1, rc:1  */
#define VTSS_DEV10G_DEV_RST_CTRL(target) __REG(target,109U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV10G_DEV_RST_CTRL_PARDET_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_DEV10G_DEV_RST_CTRL_PARDET_MODE_ENA    VTSS_BIT(28U)
#define VTSS_X_DEV10G_DEV_RST_CTRL_PARDET_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_DEV10G_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_DEV10G_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS    VTSS_BIT(27U)
#define VTSS_X_DEV10G_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_DEV10G_DEV_RST_CTRL_MUXED_USXGMII_NETWORK_PORTS(x) VTSS_ENCODE_BITFIELD(x,25U,2U)
#define VTSS_M_DEV10G_DEV_RST_CTRL_MUXED_USXGMII_NETWORK_PORTS    VTSS_ENCODE_BITMASK(25U,2U)
#define VTSS_X_DEV10G_DEV_RST_CTRL_MUXED_USXGMII_NETWORK_PORTS(x) VTSS_EXTRACT_BITFIELD(x,25U,2U)

#define VTSS_F_DEV10G_DEV_RST_CTRL_SERDES_SPEED_SEL(x) VTSS_ENCODE_BITFIELD(x,23U,2U)
#define VTSS_M_DEV10G_DEV_RST_CTRL_SERDES_SPEED_SEL    VTSS_ENCODE_BITMASK(23U,2U)
#define VTSS_X_DEV10G_DEV_RST_CTRL_SERDES_SPEED_SEL(x) VTSS_EXTRACT_BITFIELD(x,23U,2U)

#define VTSS_F_DEV10G_DEV_RST_CTRL_SPEED_SEL(x)  VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_DEV10G_DEV_RST_CTRL_SPEED_SEL     VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_DEV10G_DEV_RST_CTRL_SPEED_SEL(x)  VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_DEV10G_DEV_RST_CTRL_PCS_TX_RST(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEV10G_DEV_RST_CTRL_PCS_TX_RST    VTSS_BIT(12U)
#define VTSS_X_DEV10G_DEV_RST_CTRL_PCS_TX_RST(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEV10G_DEV_RST_CTRL_PCS_RX_RST(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV10G_DEV_RST_CTRL_PCS_RX_RST    VTSS_BIT(8U)
#define VTSS_X_DEV10G_DEV_RST_CTRL_PCS_RX_RST(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV10G_DEV_RST_CTRL_MAC_TX_RST(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_DEV_RST_CTRL_MAC_TX_RST    VTSS_BIT(4U)
#define VTSS_X_DEV10G_DEV_RST_CTRL_MAC_TX_RST(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_DEV_RST_CTRL_MAC_RX_RST(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_DEV_RST_CTRL_MAC_RX_RST    VTSS_BIT(0U)
#define VTSS_X_DEV10G_DEV_RST_CTRL_MAC_RX_RST(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_DEV_PORT_PROTECT  t_sz:14 ga:109, gw:13, ra:1, gc:1, rc:1  */
#define VTSS_DEV10G_DEV_PORT_PROTECT(target) __REG(target,109U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV10G_DEV_PORT_PROTECT_PORT_PROTECT_ID(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_DEV10G_DEV_PORT_PROTECT_PORT_PROTECT_ID    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_DEV10G_DEV_PORT_PROTECT_PORT_PROTECT_ID(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_DEV10G_DEV_PORT_PROTECT_PORT_PROTECT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_DEV_PORT_PROTECT_PORT_PROTECT_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV10G_DEV_PORT_PROTECT_PORT_PROTECT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_DEV_LB_CFG  t_sz:14 ga:109, gw:13, ra:2, gc:1, rc:1  */
#define VTSS_DEV10G_DEV_LB_CFG(target) __REG(target,109U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV10G_DEV_LB_CFG_TAXI_PHY_LB_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_DEV_LB_CFG_TAXI_PHY_LB_ENA    VTSS_BIT(4U)
#define VTSS_X_DEV10G_DEV_LB_CFG_TAXI_PHY_LB_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_DEV_LB_CFG_TAXI_HOST_LB_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_DEV_LB_CFG_TAXI_HOST_LB_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV10G_DEV_LB_CFG_TAXI_HOST_LB_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_USXGMII_TX_RADAPT_CFG  t_sz:14 ga:109, gw:13, ra:3, gc:1, rc:1  */
#define VTSS_DEV10G_USXGMII_TX_RADAPT_CFG(target) __REG(target,109U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV10G_USXGMII_TX_RADAPT_CFG_TX_LF_GEN_DIS(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_DEV10G_USXGMII_TX_RADAPT_CFG_TX_LF_GEN_DIS    VTSS_BIT(31U)
#define VTSS_X_DEV10G_USXGMII_TX_RADAPT_CFG_TX_LF_GEN_DIS(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_FIFO_FLUSH(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_FIFO_FLUSH    VTSS_BIT(28U)
#define VTSS_X_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_FIFO_FLUSH(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_MIN_IFG(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_MIN_IFG    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_MIN_IFG(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_ADD_LVL(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_ADD_LVL    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_ADD_LVL(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_DROP_LVL(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_DROP_LVL    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_DROP_LVL(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* DEV10G_DEV_MISC_CFG  t_sz:14 ga:109, gw:13, ra:4, gc:1, rc:1  */
#define VTSS_DEV10G_DEV_MISC_CFG(target) __REG(target,109U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEV10G_DEV_MISC_CFG_TX_FCS_UPDATE_SEL(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_DEV10G_DEV_MISC_CFG_TX_FCS_UPDATE_SEL    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_DEV10G_DEV_MISC_CFG_TX_FCS_UPDATE_SEL(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_DEV10G_DEV_MISC_CFG_RX_RESYNC_MAX_FILL_LVL_CLR(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_DEV10G_DEV_MISC_CFG_RX_RESYNC_MAX_FILL_LVL_CLR    VTSS_BIT(13U)
#define VTSS_X_DEV10G_DEV_MISC_CFG_RX_RESYNC_MAX_FILL_LVL_CLR(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

/* DEV10G_PTP_STAMPER_CFG  t_sz:14 ga:109, gw:13, ra:5, gc:1, rc:1  */
#define VTSS_DEV10G_PTP_STAMPER_CFG(target) __REG(target,109U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEV10G_PTP_STAMPER_CFG_PTP_TX_SFT_VAL(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_DEV10G_PTP_STAMPER_CFG_PTP_TX_SFT_VAL    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_DEV10G_PTP_STAMPER_CFG_PTP_TX_SFT_VAL(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_DEV10G_PTP_STAMPER_CFG_PTP_RX_SFT_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_DEV10G_PTP_STAMPER_CFG_PTP_RX_SFT_VAL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_DEV10G_PTP_STAMPER_CFG_PTP_RX_SFT_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* DEV10G_DEV_STICKY  t_sz:14 ga:109, gw:13, ra:6, gc:1, rc:1  */
#define VTSS_DEV10G_DEV_STICKY(target) __REG(target,109U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEV10G_DEV_STICKY_RX_RESYNC_FIFO_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEV10G_DEV_STICKY_RX_RESYNC_FIFO_OFLW_STICKY    VTSS_BIT(12U)
#define VTSS_X_DEV10G_DEV_STICKY_RX_RESYNC_FIFO_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEV10G_DEV_STICKY_RX_SOF_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_DEV10G_DEV_STICKY_RX_SOF_STICKY    VTSS_BIT(10U)
#define VTSS_X_DEV10G_DEV_STICKY_RX_SOF_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_DEV10G_DEV_STICKY_RX_EOF_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV10G_DEV_STICKY_RX_EOF_STICKY    VTSS_BIT(8U)
#define VTSS_X_DEV10G_DEV_STICKY_RX_EOF_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV10G_DEV_STICKY_TX_EOF_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV10G_DEV_STICKY_TX_EOF_STICKY    VTSS_BIT(5U)
#define VTSS_X_DEV10G_DEV_STICKY_TX_EOF_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV10G_DEV_STICKY_TX_SOF_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_DEV_STICKY_TX_SOF_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV10G_DEV_STICKY_TX_SOF_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_DEV_STICKY_TX_RADAPT_FIFO_UFLOW_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV10G_DEV_STICKY_TX_RADAPT_FIFO_UFLOW_STICKY    VTSS_BIT(3U)
#define VTSS_X_DEV10G_DEV_STICKY_TX_RADAPT_FIFO_UFLOW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV10G_DEV_STICKY_TX_RADAPT_FIFO_OFLOW_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_DEV_STICKY_TX_RADAPT_FIFO_OFLOW_STICKY    VTSS_BIT(2U)
#define VTSS_X_DEV10G_DEV_STICKY_TX_RADAPT_FIFO_OFLOW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

/* DEV10G_INTR  t_sz:14 ga:109, gw:13, ra:7, gc:1, rc:1  */
#define VTSS_DEV10G_INTR(target)  __REG(target,109U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_DEV10G_INTR_AN_PAGE_RX_INTR(x)    VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_DEV10G_INTR_AN_PAGE_RX_INTR       VTSS_BIT(11U)
#define VTSS_X_DEV10G_INTR_AN_PAGE_RX_INTR(x)    VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_DEV10G_INTR_AN_LINK_UP_INTR(x)    VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_DEV10G_INTR_AN_LINK_UP_INTR       VTSS_BIT(10U)
#define VTSS_X_DEV10G_INTR_AN_LINK_UP_INTR(x)    VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_DEV10G_INTR_AN_LINK_DWN_INTR(x)   VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_DEV10G_INTR_AN_LINK_DWN_INTR      VTSS_BIT(9U)
#define VTSS_X_DEV10G_INTR_AN_LINK_DWN_INTR(x)   VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_DEV10G_INTR_USXGMII_RADAPT_INTR(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV10G_INTR_USXGMII_RADAPT_INTR    VTSS_BIT(8U)
#define VTSS_X_DEV10G_INTR_USXGMII_RADAPT_INTR(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV10G_INTR_SD10G_BR_INTR(x)      VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEV10G_INTR_SD10G_BR_INTR         VTSS_BIT(7U)
#define VTSS_X_DEV10G_INTR_SD10G_BR_INTR(x)      VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEV10G_INTR_SD10G_SSF_INTR(x)     VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEV10G_INTR_SD10G_SSF_INTR        VTSS_BIT(6U)
#define VTSS_X_DEV10G_INTR_SD10G_SSF_INTR(x)     VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEV10G_INTR_SD10G_KR_INTR(x)      VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV10G_INTR_SD10G_KR_INTR         VTSS_BIT(5U)
#define VTSS_X_DEV10G_INTR_SD10G_KR_INTR(x)      VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV10G_INTR_PCS_BR_INTR(x)        VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_INTR_PCS_BR_INTR           VTSS_BIT(4U)
#define VTSS_X_DEV10G_INTR_PCS_BR_INTR(x)        VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_INTR_TX_LPI_INTR(x)        VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV10G_INTR_TX_LPI_INTR           VTSS_BIT(3U)
#define VTSS_X_DEV10G_INTR_TX_LPI_INTR(x)        VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV10G_INTR_RX_LPI_INTR(x)        VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_INTR_RX_LPI_INTR           VTSS_BIT(2U)
#define VTSS_X_DEV10G_INTR_RX_LPI_INTR(x)        VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV10G_INTR_LINK_UP_INTR(x)       VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_INTR_LINK_UP_INTR          VTSS_BIT(1U)
#define VTSS_X_DEV10G_INTR_LINK_UP_INTR(x)       VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_INTR_LINK_DWN_INTR(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_INTR_LINK_DWN_INTR         VTSS_BIT(0U)
#define VTSS_X_DEV10G_INTR_LINK_DWN_INTR(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_INTR_ENA  t_sz:14 ga:109, gw:13, ra:8, gc:1, rc:1  */
#define VTSS_DEV10G_INTR_ENA(target) __REG(target,109U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_DEV10G_INTR_ENA_AN_PAGE_RX_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_DEV10G_INTR_ENA_AN_PAGE_RX_INTR_ENA    VTSS_BIT(11U)
#define VTSS_X_DEV10G_INTR_ENA_AN_PAGE_RX_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_DEV10G_INTR_ENA_AN_LINK_UP_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_DEV10G_INTR_ENA_AN_LINK_UP_INTR_ENA    VTSS_BIT(10U)
#define VTSS_X_DEV10G_INTR_ENA_AN_LINK_UP_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_DEV10G_INTR_ENA_AN_LINK_DWN_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_DEV10G_INTR_ENA_AN_LINK_DWN_INTR_ENA    VTSS_BIT(9U)
#define VTSS_X_DEV10G_INTR_ENA_AN_LINK_DWN_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_DEV10G_INTR_ENA_USXGMII_RADAPT_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV10G_INTR_ENA_USXGMII_RADAPT_INTR_ENA    VTSS_BIT(8U)
#define VTSS_X_DEV10G_INTR_ENA_USXGMII_RADAPT_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV10G_INTR_ENA_SD10G_BR_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEV10G_INTR_ENA_SD10G_BR_INTR_ENA    VTSS_BIT(7U)
#define VTSS_X_DEV10G_INTR_ENA_SD10G_BR_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEV10G_INTR_ENA_SD10G_SSF_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEV10G_INTR_ENA_SD10G_SSF_INTR_ENA    VTSS_BIT(6U)
#define VTSS_X_DEV10G_INTR_ENA_SD10G_SSF_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEV10G_INTR_ENA_SD10G_KR_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV10G_INTR_ENA_SD10G_KR_INTR_ENA    VTSS_BIT(5U)
#define VTSS_X_DEV10G_INTR_ENA_SD10G_KR_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV10G_INTR_ENA_PCS_BR_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_INTR_ENA_PCS_BR_INTR_ENA    VTSS_BIT(4U)
#define VTSS_X_DEV10G_INTR_ENA_PCS_BR_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_INTR_ENA_TX_LPI_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV10G_INTR_ENA_TX_LPI_INTR_ENA    VTSS_BIT(3U)
#define VTSS_X_DEV10G_INTR_ENA_TX_LPI_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV10G_INTR_ENA_RX_LPI_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_INTR_ENA_RX_LPI_INTR_ENA    VTSS_BIT(2U)
#define VTSS_X_DEV10G_INTR_ENA_RX_LPI_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV10G_INTR_ENA_LINK_UP_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_INTR_ENA_LINK_UP_INTR_ENA    VTSS_BIT(1U)
#define VTSS_X_DEV10G_INTR_ENA_LINK_UP_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_INTR_ENA_LINK_DWN_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_INTR_ENA_LINK_DWN_INTR_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV10G_INTR_ENA_LINK_DWN_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_INTR_IDENT  t_sz:14 ga:109, gw:13, ra:9, gc:1, rc:1  */
#define VTSS_DEV10G_INTR_IDENT(target) __REG(target,109U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_AN_PAGE_RX_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_AN_PAGE_RX_INTR_IDENT    VTSS_BIT(11U)
#define VTSS_X_DEV10G_INTR_IDENT_AN_PAGE_RX_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_AN_LINK_UP_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_AN_LINK_UP_INTR_IDENT    VTSS_BIT(10U)
#define VTSS_X_DEV10G_INTR_IDENT_AN_LINK_UP_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_AN_LINK_DWN_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_AN_LINK_DWN_INTR_IDENT    VTSS_BIT(9U)
#define VTSS_X_DEV10G_INTR_IDENT_AN_LINK_DWN_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_USXGMII_RADAPT_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_USXGMII_RADAPT_INTR_IDENT    VTSS_BIT(8U)
#define VTSS_X_DEV10G_INTR_IDENT_USXGMII_RADAPT_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_SD10G_BR_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_SD10G_BR_INTR_IDENT    VTSS_BIT(7U)
#define VTSS_X_DEV10G_INTR_IDENT_SD10G_BR_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_SD10G_SSF_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_SD10G_SSF_INTR_IDENT    VTSS_BIT(6U)
#define VTSS_X_DEV10G_INTR_IDENT_SD10G_SSF_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_SD10G_KR_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_SD10G_KR_INTR_IDENT    VTSS_BIT(5U)
#define VTSS_X_DEV10G_INTR_IDENT_SD10G_KR_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_PCS_BR_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_PCS_BR_INTR_IDENT    VTSS_BIT(4U)
#define VTSS_X_DEV10G_INTR_IDENT_PCS_BR_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_TX_LPI_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_TX_LPI_INTR_IDENT    VTSS_BIT(3U)
#define VTSS_X_DEV10G_INTR_IDENT_TX_LPI_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_RX_LPI_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_RX_LPI_INTR_IDENT    VTSS_BIT(2U)
#define VTSS_X_DEV10G_INTR_IDENT_RX_LPI_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_LINK_UP_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_LINK_UP_INTR_IDENT    VTSS_BIT(1U)
#define VTSS_X_DEV10G_INTR_IDENT_LINK_UP_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_LINK_DWN_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_LINK_DWN_INTR_IDENT    VTSS_BIT(0U)
#define VTSS_X_DEV10G_INTR_IDENT_LINK_DWN_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_DEV_RX_STATUS  t_sz:14 ga:109, gw:13, ra:10, gc:1, rc:1  */
#define VTSS_DEV10G_DEV_RX_STATUS(target) __REG(target,109U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_DEV10G_DEV_RX_STATUS_RX_RESYNC_MAX_FILL_LVL(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_DEV10G_DEV_RX_STATUS_RX_RESYNC_MAX_FILL_LVL    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_DEV10G_DEV_RX_STATUS_RX_RESYNC_MAX_FILL_LVL(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* DEV10G_EEE_CFG  t_sz:14 ga:109, gw:13, ra:11, gc:1, rc:1  */
#define VTSS_DEV10G_EEE_CFG(target) __REG(target,109U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_DEV10G_EEE_CFG_EEE_ENA(x)         VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_DEV10G_EEE_CFG_EEE_ENA            VTSS_BIT(22U)
#define VTSS_X_DEV10G_EEE_CFG_EEE_ENA(x)         VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_DEV10G_EEE_CFG_EEE_TIMER_AGE(x)   VTSS_ENCODE_BITFIELD(x,15U,7U)
#define VTSS_M_DEV10G_EEE_CFG_EEE_TIMER_AGE      VTSS_ENCODE_BITMASK(15U,7U)
#define VTSS_X_DEV10G_EEE_CFG_EEE_TIMER_AGE(x)   VTSS_EXTRACT_BITFIELD(x,15U,7U)

#define VTSS_F_DEV10G_EEE_CFG_EEE_TIMER_WAKEUP(x) VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_DEV10G_EEE_CFG_EEE_TIMER_WAKEUP    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_DEV10G_EEE_CFG_EEE_TIMER_WAKEUP(x) VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_DEV10G_EEE_CFG_EEE_TIMER_HOLDOFF(x) VTSS_ENCODE_BITFIELD(x,1U,7U)
#define VTSS_M_DEV10G_EEE_CFG_EEE_TIMER_HOLDOFF    VTSS_ENCODE_BITMASK(1U,7U)
#define VTSS_X_DEV10G_EEE_CFG_EEE_TIMER_HOLDOFF(x) VTSS_EXTRACT_BITFIELD(x,1U,7U)

#define VTSS_F_DEV10G_EEE_CFG_PORT_LPI(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_EEE_CFG_PORT_LPI           VTSS_BIT(0U)
#define VTSS_X_DEV10G_EEE_CFG_PORT_LPI(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_PFC_PAUSE_MODE_CTRL  t_sz:14 ga:109, gw:13, ra:12, gc:1, rc:1  */
#define VTSS_DEV10G_PFC_PAUSE_MODE_CTRL(target) __REG(target,109U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_DEV10G_PFC_PAUSE_MODE_CTRL_PFC_PAUSE_MODE_SELECT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_PFC_PAUSE_MODE_CTRL_PFC_PAUSE_MODE_SELECT    VTSS_BIT(0U)
#define VTSS_X_DEV10G_PFC_PAUSE_MODE_CTRL_PFC_PAUSE_MODE_SELECT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_PCS25G_CFG  t_sz:14 ga:122, gw:8, ra:0, gc:1, rc:1  */
#define VTSS_DEV10G_PCS25G_CFG(target) __REG(target,122U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV10G_PCS25G_CFG_PCS25G_ENA(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_PCS25G_CFG_PCS25G_ENA      VTSS_BIT(0U)
#define VTSS_X_DEV10G_PCS25G_CFG_PCS25G_ENA(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_PCS25G_SD_CFG  t_sz:14 ga:122, gw:8, ra:1, gc:1, rc:1  */
#define VTSS_DEV10G_PCS25G_SD_CFG(target) __REG(target,122U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV10G_PCS25G_SD_CFG_SD_SEL(x)    VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV10G_PCS25G_SD_CFG_SD_SEL       VTSS_BIT(8U)
#define VTSS_X_DEV10G_PCS25G_SD_CFG_SD_SEL(x)    VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV10G_PCS25G_SD_CFG_SD_POL(x)    VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_PCS25G_SD_CFG_SD_POL       VTSS_BIT(4U)
#define VTSS_X_DEV10G_PCS25G_SD_CFG_SD_POL(x)    VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_PCS25G_SD_CFG_SD_ENA(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_PCS25G_SD_CFG_SD_ENA       VTSS_BIT(0U)
#define VTSS_X_DEV10G_PCS25G_SD_CFG_SD_ENA(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_PCS25G_STATUS  t_sz:14 ga:122, gw:8, ra:2, gc:1, rc:1  */
#define VTSS_DEV10G_PCS25G_STATUS(target) __REG(target,122U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV10G_PCS25G_STATUS_ALIGN_DONE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_PCS25G_STATUS_ALIGN_DONE    VTSS_BIT(0U)
#define VTSS_X_DEV10G_PCS25G_STATUS_ALIGN_DONE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_DEV10G_PCS25G_STATUS_BLOCK_LOCK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_PCS25G_STATUS_BLOCK_LOCK    VTSS_BIT(1U)
#define VTSS_X_DEV10G_PCS25G_STATUS_BLOCK_LOCK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_PCS25G_STATUS_HI_BER(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_PCS25G_STATUS_HI_BER       VTSS_BIT(2U)
#define VTSS_X_DEV10G_PCS25G_STATUS_HI_BER(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

/* DEV10G_PCS25G_FEC74_CFG  t_sz:14 ga:122, gw:8, ra:3, gc:1, rc:1  */
#define VTSS_DEV10G_PCS25G_FEC74_CFG(target) __REG(target,122U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV10G_PCS25G_FEC74_CFG_FEC74_ENA_RX(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_PCS25G_FEC74_CFG_FEC74_ENA_RX    VTSS_BIT(0U)
#define VTSS_X_DEV10G_PCS25G_FEC74_CFG_FEC74_ENA_RX(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_DEV10G_PCS25G_FEC74_CFG_FEC74_ENA_TX(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_PCS25G_FEC74_CFG_FEC74_ENA_TX    VTSS_BIT(1U)
#define VTSS_X_DEV10G_PCS25G_FEC74_CFG_FEC74_ENA_TX(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_PCS25G_FEC74_CFG_FEC74_ERR_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_PCS25G_FEC74_CFG_FEC74_ERR_ENA    VTSS_BIT(2U)
#define VTSS_X_DEV10G_PCS25G_FEC74_CFG_FEC74_ERR_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

/* DEV10G_PCS25G_FEC74_STATUS  t_sz:14 ga:122, gw:8, ra:4, gc:1, rc:1  */
#define VTSS_DEV10G_PCS25G_FEC74_STATUS(target) __REG(target,122U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEV10G_PCS25G_FEC74_STATUS_FEC74_LOCKED(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_PCS25G_FEC74_STATUS_FEC74_LOCKED    VTSS_BIT(0U)
#define VTSS_X_DEV10G_PCS25G_FEC74_STATUS_FEC74_LOCKED(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_PCS25G_FEC74_CERR_CNT  t_sz:14 ga:122, gw:8, ra:5, gc:1, rc:1  */
#define VTSS_DEV10G_PCS25G_FEC74_CERR_CNT(target) __REG(target,122U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEV10G_PCS25G_FEC74_CERR_CNT_FEC74_CERR_CNT(x) (x)
#define VTSS_M_DEV10G_PCS25G_FEC74_CERR_CNT_FEC74_CERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_PCS25G_FEC74_CERR_CNT_FEC74_CERR_CNT(x) (x)


/* DEV10G_PCS25G_FEC74_NCERR_CNT  t_sz:14 ga:122, gw:8, ra:6, gc:1, rc:1  */
#define VTSS_DEV10G_PCS25G_FEC74_NCERR_CNT(target) __REG(target,122U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEV10G_PCS25G_FEC74_NCERR_CNT_FEC74_NCERR_CNT(x) (x)
#define VTSS_M_DEV10G_PCS25G_FEC74_NCERR_CNT_FEC74_NCERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_PCS25G_FEC74_NCERR_CNT_FEC74_NCERR_CNT(x) (x)


/* DEV10G_PCS25G_RSFEC_CFG  t_sz:14 ga:122, gw:8, ra:7, gc:1, rc:1  */
#define VTSS_DEV10G_PCS25G_RSFEC_CFG(target) __REG(target,122U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_DEV10G_PCS25G_RSFEC_CFG_FEC91_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_PCS25G_RSFEC_CFG_FEC91_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV10G_PCS25G_RSFEC_CFG_FEC91_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_DEV10G_PCS25G_RSFEC_CFG_FEC91_RADAPT_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_PCS25G_RSFEC_CFG_FEC91_RADAPT_ENA    VTSS_BIT(1U)
#define VTSS_X_DEV10G_PCS25G_RSFEC_CFG_FEC91_RADAPT_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* DEV10G_ENABLE_CONFIG  t_sz:14 ga:130, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_DEV10G_ENABLE_CONFIG(target) __REG(target,130U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV10G_ENABLE_CONFIG_MM_RX_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_ENABLE_CONFIG_MM_RX_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV10G_ENABLE_CONFIG_MM_RX_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_DEV10G_ENABLE_CONFIG_MM_TX_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_ENABLE_CONFIG_MM_TX_ENA    VTSS_BIT(4U)
#define VTSS_X_DEV10G_ENABLE_CONFIG_MM_TX_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_ENABLE_CONFIG_KEEP_S_AFTER_D(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV10G_ENABLE_CONFIG_KEEP_S_AFTER_D    VTSS_BIT(8U)
#define VTSS_X_DEV10G_ENABLE_CONFIG_KEEP_S_AFTER_D(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

/* DEV10G_VERIF_CONFIG  t_sz:14 ga:130, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_DEV10G_VERIF_CONFIG(target) __REG(target,130U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV10G_VERIF_CONFIG_PRM_VERIFY_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_VERIF_CONFIG_PRM_VERIFY_DIS    VTSS_BIT(0U)
#define VTSS_X_DEV10G_VERIF_CONFIG_PRM_VERIFY_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_DEV10G_VERIF_CONFIG_PRM_VERIFY_TIME(x) VTSS_ENCODE_BITFIELD(x,4U,8U)
#define VTSS_M_DEV10G_VERIF_CONFIG_PRM_VERIFY_TIME    VTSS_ENCODE_BITMASK(4U,8U)
#define VTSS_X_DEV10G_VERIF_CONFIG_PRM_VERIFY_TIME(x) VTSS_EXTRACT_BITFIELD(x,4U,8U)

#define VTSS_F_DEV10G_VERIF_CONFIG_VERIF_TIMER_UNITS(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_DEV10G_VERIF_CONFIG_VERIF_TIMER_UNITS    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_DEV10G_VERIF_CONFIG_VERIF_TIMER_UNITS(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

/* DEV10G_MM_STATUS  t_sz:14 ga:132, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_DEV10G_MM_STATUS(target) __REG(target,132U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV10G_MM_STATUS_PRMPT_ACTIVE_STATUS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_MM_STATUS_PRMPT_ACTIVE_STATUS    VTSS_BIT(0U)
#define VTSS_X_DEV10G_MM_STATUS_PRMPT_ACTIVE_STATUS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_DEV10G_MM_STATUS_PRMPT_ACTIVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_MM_STATUS_PRMPT_ACTIVE_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV10G_MM_STATUS_PRMPT_ACTIVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_MM_STATUS_PRMPT_VERIFY_STATE(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_DEV10G_MM_STATUS_PRMPT_VERIFY_STATE    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_DEV10G_MM_STATUS_PRMPT_VERIFY_STATE(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_DEV10G_MM_STATUS_UNEXP_RX_PFRM_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEV10G_MM_STATUS_UNEXP_RX_PFRM_STICKY    VTSS_BIT(12U)
#define VTSS_X_DEV10G_MM_STATUS_UNEXP_RX_PFRM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEV10G_MM_STATUS_UNEXP_TX_PFRM_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_DEV10G_MM_STATUS_UNEXP_TX_PFRM_STICKY    VTSS_BIT(16U)
#define VTSS_X_DEV10G_MM_STATUS_UNEXP_TX_PFRM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_DEV10G_MM_STATUS_MM_RX_FRAME_STATUS(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_DEV10G_MM_STATUS_MM_RX_FRAME_STATUS    VTSS_BIT(20U)
#define VTSS_X_DEV10G_MM_STATUS_MM_RX_FRAME_STATUS(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_DEV10G_MM_STATUS_MM_TX_FRAME_STATUS(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_DEV10G_MM_STATUS_MM_TX_FRAME_STATUS    VTSS_BIT(24U)
#define VTSS_X_DEV10G_MM_STATUS_MM_TX_FRAME_STATUS(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_DEV10G_MM_STATUS_MM_TX_PRMPT_STATUS(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_DEV10G_MM_STATUS_MM_TX_PRMPT_STATUS    VTSS_BIT(28U)
#define VTSS_X_DEV10G_MM_STATUS_MM_TX_PRMPT_STATUS(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

/* DEV10G_USXGMII_ANEG_CFG  t_sz:14 ga:133, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_DEV10G_USXGMII_ANEG_CFG(target) __REG(target,133U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV10G_USXGMII_ANEG_CFG_ADV_ABILITY(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEV10G_USXGMII_ANEG_CFG_ADV_ABILITY    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEV10G_USXGMII_ANEG_CFG_ADV_ABILITY(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DEV10G_USXGMII_ANEG_CFG_LINK_TIMER(x) VTSS_ENCODE_BITFIELD(x,4U,12U)
#define VTSS_M_DEV10G_USXGMII_ANEG_CFG_LINK_TIMER    VTSS_ENCODE_BITMASK(4U,12U)
#define VTSS_X_DEV10G_USXGMII_ANEG_CFG_LINK_TIMER(x) VTSS_EXTRACT_BITFIELD(x,4U,12U)

#define VTSS_F_DEV10G_USXGMII_ANEG_CFG_SW_RESOLVE_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV10G_USXGMII_ANEG_CFG_SW_RESOLVE_ENA    VTSS_BIT(3U)
#define VTSS_X_DEV10G_USXGMII_ANEG_CFG_SW_RESOLVE_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV10G_USXGMII_ANEG_CFG_BLK_LCK_HYS_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_USXGMII_ANEG_CFG_BLK_LCK_HYS_ENA    VTSS_BIT(2U)
#define VTSS_X_DEV10G_USXGMII_ANEG_CFG_BLK_LCK_HYS_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV10G_USXGMII_ANEG_CFG_ANEG_RESTART_ONE_SHOT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_USXGMII_ANEG_CFG_ANEG_RESTART_ONE_SHOT    VTSS_BIT(1U)
#define VTSS_X_DEV10G_USXGMII_ANEG_CFG_ANEG_RESTART_ONE_SHOT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_USXGMII_ANEG_CFG_ANEG_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_USXGMII_ANEG_CFG_ANEG_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV10G_USXGMII_ANEG_CFG_ANEG_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_USXGMII_ANEG_STATUS  t_sz:14 ga:133, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_DEV10G_USXGMII_ANEG_STATUS(target) __REG(target,133U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV10G_USXGMII_ANEG_STATUS_LP_ADV_ABILITY(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEV10G_USXGMII_ANEG_STATUS_LP_ADV_ABILITY    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEV10G_USXGMII_ANEG_STATUS_LP_ADV_ABILITY(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DEV10G_USXGMII_ANEG_STATUS_LINK_DOWN_STATUS(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV10G_USXGMII_ANEG_STATUS_LINK_DOWN_STATUS    VTSS_BIT(5U)
#define VTSS_X_DEV10G_USXGMII_ANEG_STATUS_LINK_DOWN_STATUS(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV10G_USXGMII_ANEG_STATUS_PAGE_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_USXGMII_ANEG_STATUS_PAGE_RX_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV10G_USXGMII_ANEG_STATUS_PAGE_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_USXGMII_ANEG_STATUS_PR(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_USXGMII_ANEG_STATUS_PR     VTSS_BIT(2U)
#define VTSS_X_DEV10G_USXGMII_ANEG_STATUS_PR(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV10G_USXGMII_ANEG_STATUS_ANEG_COMPLETE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_USXGMII_ANEG_STATUS_ANEG_COMPLETE    VTSS_BIT(0U)
#define VTSS_X_DEV10G_USXGMII_ANEG_STATUS_ANEG_COMPLETE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_USXGMII_PCS_SD_CFG  t_sz:14 ga:133, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_DEV10G_USXGMII_PCS_SD_CFG(target) __REG(target,133U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV10G_USXGMII_PCS_SD_CFG_SD_POL(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_USXGMII_PCS_SD_CFG_SD_POL    VTSS_BIT(1U)
#define VTSS_X_DEV10G_USXGMII_PCS_SD_CFG_SD_POL(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_USXGMII_PCS_SD_CFG_SD_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_USXGMII_PCS_SD_CFG_SD_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV10G_USXGMII_PCS_SD_CFG_SD_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_USXGMII_PCS_STATUS  t_sz:14 ga:133, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_DEV10G_USXGMII_PCS_STATUS(target) __REG(target,133U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV10G_USXGMII_PCS_STATUS_USXGMII_BLOCK_LOCK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_USXGMII_PCS_STATUS_USXGMII_BLOCK_LOCK    VTSS_BIT(0U)
#define VTSS_X_DEV10G_USXGMII_PCS_STATUS_USXGMII_BLOCK_LOCK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_PTP_CFG  t_sz:14 ga:137, gw:7, ra:0, gc:1, rc:1  */
#define VTSS_DEV10G_PTP_CFG(target) __REG(target,137U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV10G_PTP_CFG_PCH_ERR_MODE(x)    VTSS_ENCODE_BITFIELD(x,13U,2U)
#define VTSS_M_DEV10G_PTP_CFG_PCH_ERR_MODE       VTSS_ENCODE_BITMASK(13U,2U)
#define VTSS_X_DEV10G_PTP_CFG_PCH_ERR_MODE(x)    VTSS_EXTRACT_BITFIELD(x,13U,2U)

#define VTSS_F_DEV10G_PTP_CFG_PCH_SUB_PORT_ID(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_DEV10G_PTP_CFG_PCH_SUB_PORT_ID    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_DEV10G_PTP_CFG_PCH_SUB_PORT_ID(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_DEV10G_PTP_CFG_PTP_ENA(x)         VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEV10G_PTP_CFG_PTP_ENA            VTSS_BIT(7U)
#define VTSS_X_DEV10G_PTP_CFG_PTP_ENA(x)         VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEV10G_PTP_CFG_PTP_DOM(x)         VTSS_ENCODE_BITFIELD(x,5U,2U)
#define VTSS_M_DEV10G_PTP_CFG_PTP_DOM            VTSS_ENCODE_BITMASK(5U,2U)
#define VTSS_X_DEV10G_PTP_CFG_PTP_DOM(x)         VTSS_EXTRACT_BITFIELD(x,5U,2U)

#define VTSS_F_DEV10G_PTP_CFG_PTP_PCH_TX_ENA(x)  VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_DEV10G_PTP_CFG_PTP_PCH_TX_ENA     VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_DEV10G_PTP_CFG_PTP_PCH_TX_ENA(x)  VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_DEV10G_PTP_CFG_PTP_PCH_RX_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEV10G_PTP_CFG_PTP_PCH_RX_MODE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEV10G_PTP_CFG_PTP_PCH_RX_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEV10G_PTP_RXDLY_CFG  t_sz:14 ga:137, gw:7, ra:1, gc:1, rc:1  */
#define VTSS_DEV10G_PTP_RXDLY_CFG(target) __REG(target,137U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV10G_PTP_RXDLY_CFG_PTP_RX_IO_DLY(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_DEV10G_PTP_RXDLY_CFG_PTP_RX_IO_DLY    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_DEV10G_PTP_RXDLY_CFG_PTP_RX_IO_DLY(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* DEV10G_PTP_TXDLY_CFG  t_sz:14 ga:137, gw:7, ra:2, gc:1, rc:1  */
#define VTSS_DEV10G_PTP_TXDLY_CFG(target) __REG(target,137U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV10G_PTP_TXDLY_CFG_PTP_TX_IO_DLY(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_DEV10G_PTP_TXDLY_CFG_PTP_TX_IO_DLY    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_DEV10G_PTP_TXDLY_CFG_PTP_TX_IO_DLY(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* DEV10G_PTP_PREDICT_CFG  t_sz:14 ga:137, gw:7, ra:3, gc:1, rc:1  */
#define VTSS_DEV10G_PTP_PREDICT_CFG(target) __REG(target,137U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV10G_PTP_PREDICT_CFG_PTP_PHASE_PREDICT_CFG(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_DEV10G_PTP_PREDICT_CFG_PTP_PHASE_PREDICT_CFG    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_DEV10G_PTP_PREDICT_CFG_PTP_PHASE_PREDICT_CFG(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* DEV10G_PTP_EVENTS  t_sz:14 ga:137, gw:7, ra:4, gc:1, rc:1  */
#define VTSS_DEV10G_PTP_EVENTS(target) __REG(target,137U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEV10G_PTP_EVENTS_PCH_SUB_PORT_ID_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_PTP_EVENTS_PCH_SUB_PORT_ID_ERR_STICKY    VTSS_BIT(2U)
#define VTSS_X_DEV10G_PTP_EVENTS_PCH_SUB_PORT_ID_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV10G_PTP_EVENTS_PCH_CRC_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_PTP_EVENTS_PCH_CRC_ERR_STICKY    VTSS_BIT(0U)
#define VTSS_X_DEV10G_PTP_EVENTS_PCH_CRC_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_DEV_TX_CFG  t_sz:14 ga:137, gw:7, ra:5, gc:1, rc:1  */
#define VTSS_DEV10G_DEV_TX_CFG(target) __REG(target,137U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEV10G_DEV_TX_CFG_DEV_TX_DLY(x)   VTSS_ENCODE_BITFIELD(x,14U,14U)
#define VTSS_M_DEV10G_DEV_TX_CFG_DEV_TX_DLY      VTSS_ENCODE_BITMASK(14U,14U)
#define VTSS_X_DEV10G_DEV_TX_CFG_DEV_TX_DLY(x)   VTSS_EXTRACT_BITFIELD(x,14U,14U)

#define VTSS_F_DEV10G_DEV_TX_CFG_DEV_TX_DLY_MON(x) VTSS_ENCODE_BITFIELD(x,0U,14U)
#define VTSS_M_DEV10G_DEV_TX_CFG_DEV_TX_DLY_MON    VTSS_ENCODE_BITMASK(0U,14U)
#define VTSS_X_DEV10G_DEV_TX_CFG_DEV_TX_DLY_MON(x) VTSS_EXTRACT_BITFIELD(x,0U,14U)

/* DEV10G_DEV_PFRAME_CFG  t_sz:14 ga:137, gw:7, ra:6, gc:1, rc:1  */
#define VTSS_DEV10G_DEV_PFRAME_CFG(target) __REG(target,137U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEV10G_DEV_PFRAME_CFG_DEV_FRAGMENT_IFG(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEV10G_DEV_PFRAME_CFG_DEV_FRAGMENT_IFG    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEV10G_DEV_PFRAME_CFG_DEV_FRAGMENT_IFG(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEV10G_PHAD_CTRL  t_sz:14 ga:144, gw:3, ra:0, gc:2, rc:1  */
#define VTSS_DEV10G_PHAD_CTRL(target,gi) __REG(target,144U,gi,3U,0U,0U,2U,1U)

#define VTSS_F_DEV10G_PHAD_CTRL_PHAD_LOCK(x)     VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_DEV10G_PHAD_CTRL_PHAD_LOCK        VTSS_BIT(18U)
#define VTSS_X_DEV10G_PHAD_CTRL_PHAD_LOCK(x)     VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_DEV10G_PHAD_CTRL_DIV_STATE(x)     VTSS_ENCODE_BITFIELD(x,15U,3U)
#define VTSS_M_DEV10G_PHAD_CTRL_DIV_STATE        VTSS_ENCODE_BITMASK(15U,3U)
#define VTSS_X_DEV10G_PHAD_CTRL_DIV_STATE(x)     VTSS_EXTRACT_BITFIELD(x,15U,3U)

#define VTSS_F_DEV10G_PHAD_CTRL_PHAD_ADJ(x)      VTSS_ENCODE_BITFIELD(x,13U,2U)
#define VTSS_M_DEV10G_PHAD_CTRL_PHAD_ADJ         VTSS_ENCODE_BITMASK(13U,2U)
#define VTSS_X_DEV10G_PHAD_CTRL_PHAD_ADJ(x)      VTSS_EXTRACT_BITFIELD(x,13U,2U)

#define VTSS_F_DEV10G_PHAD_CTRL_ERR_MAX_ENA(x)   VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEV10G_PHAD_CTRL_ERR_MAX_ENA      VTSS_BIT(12U)
#define VTSS_X_DEV10G_PHAD_CTRL_ERR_MAX_ENA(x)   VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEV10G_PHAD_CTRL_DIV_CFG(x)       VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_DEV10G_PHAD_CTRL_DIV_CFG          VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_DEV10G_PHAD_CTRL_DIV_CFG(x)       VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_DEV10G_PHAD_CTRL_TWEAKS(x)        VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_DEV10G_PHAD_CTRL_TWEAKS           VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_DEV10G_PHAD_CTRL_TWEAKS(x)        VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_DEV10G_PHAD_CTRL_PHAD_ENA(x)      VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV10G_PHAD_CTRL_PHAD_ENA         VTSS_BIT(5U)
#define VTSS_X_DEV10G_PHAD_CTRL_PHAD_ENA(x)      VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV10G_PHAD_CTRL_PHAD_MODE(x)     VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_PHAD_CTRL_PHAD_MODE        VTSS_BIT(4U)
#define VTSS_X_DEV10G_PHAD_CTRL_PHAD_MODE(x)     VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_PHAD_CTRL_PHAD_FAILED(x)   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV10G_PHAD_CTRL_PHAD_FAILED      VTSS_BIT(3U)
#define VTSS_X_DEV10G_PHAD_CTRL_PHAD_FAILED(x)   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV10G_PHAD_CTRL_LOCK_ACC(x)      VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEV10G_PHAD_CTRL_LOCK_ACC         VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEV10G_PHAD_CTRL_LOCK_ACC(x)      VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEV10G_PHAD_CYC_STAT  t_sz:14 ga:144, gw:3, ra:1, gc:2, rc:1  */
#define VTSS_DEV10G_PHAD_CYC_STAT(target,gi) __REG(target,144U,gi,3U,0U,1U,2U,1U)

#define VTSS_F_DEV10G_PHAD_CYC_STAT_PHAD_CYCLETIME(x) (x)
#define VTSS_M_DEV10G_PHAD_CYC_STAT_PHAD_CYCLETIME    0xffffffffU
#define VTSS_X_DEV10G_PHAD_CYC_STAT_PHAD_CYCLETIME(x) (x)


/* DEV10G_PHAD_ERR_STAT  t_sz:14 ga:144, gw:3, ra:2, gc:2, rc:1  */
#define VTSS_DEV10G_PHAD_ERR_STAT(target,gi) __REG(target,144U,gi,3U,0U,2U,2U,1U)

#define VTSS_F_DEV10G_PHAD_ERR_STAT_PHAD_ERR_STAT(x) VTSS_ENCODE_BITFIELD(x,0U,19U)
#define VTSS_M_DEV10G_PHAD_ERR_STAT_PHAD_ERR_STAT    VTSS_ENCODE_BITMASK(0U,19U)
#define VTSS_X_DEV10G_PHAD_ERR_STAT_PHAD_ERR_STAT(x) VTSS_EXTRACT_BITFIELD(x,0U,19U)

/* PCS_10GBASE_R_PCS_CFG  t_sz:14 ga:0, gw:14, ra:0, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_PCS_CFG(target) __REG(target,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_PCS_ENA(x)  VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_PCS_ENA     VTSS_BIT(31U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_PCS_ENA(x)  VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_PMA_LOOPBACK_ENA(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_PMA_LOOPBACK_ENA    VTSS_BIT(30U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_PMA_LOOPBACK_ENA(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_SH_CNT_MAX(x) VTSS_ENCODE_BITFIELD(x,24U,6U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_SH_CNT_MAX    VTSS_ENCODE_BITMASK(24U,6U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_SH_CNT_MAX(x) VTSS_EXTRACT_BITFIELD(x,24U,6U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_RX_DATA_FLIP(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_RX_DATA_FLIP    VTSS_BIT(18U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_RX_DATA_FLIP(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_RESYNC_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_RESYNC_ENA    VTSS_BIT(15U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_RESYNC_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_LF_GEN_DIS(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_LF_GEN_DIS    VTSS_BIT(14U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_LF_GEN_DIS(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_RX_TEST_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_RX_TEST_MODE    VTSS_BIT(13U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_RX_TEST_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_RX_SCR_DISABLE(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_RX_SCR_DISABLE    VTSS_BIT(12U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_RX_SCR_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_TX_DATA_FLIP(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_TX_DATA_FLIP    VTSS_BIT(7U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_TX_DATA_FLIP(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_AN_LINK_CTRL_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_AN_LINK_CTRL_ENA    VTSS_BIT(6U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_AN_LINK_CTRL_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_TX_TEST_MODE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_TX_TEST_MODE    VTSS_BIT(4U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_TX_TEST_MODE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_TX_SCR_DISABLE(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_TX_SCR_DISABLE    VTSS_BIT(3U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_TX_SCR_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

/* PCS_10GBASE_R_PCS_SD_CFG  t_sz:14 ga:0, gw:14, ra:1, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_PCS_SD_CFG(target) __REG(target,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_SD_CFG_SD_SEL(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_SD_CFG_SD_SEL    VTSS_BIT(8U)
#define VTSS_X_PCS_10GBASE_R_PCS_SD_CFG_SD_SEL(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_SD_CFG_SD_POL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_SD_CFG_SD_POL    VTSS_BIT(4U)
#define VTSS_X_PCS_10GBASE_R_PCS_SD_CFG_SD_POL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_SD_CFG_SD_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_SD_CFG_SD_ENA    VTSS_BIT(0U)
#define VTSS_X_PCS_10GBASE_R_PCS_SD_CFG_SD_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS_10GBASE_R_TX_SEEDA_MSB  t_sz:14 ga:0, gw:14, ra:2, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TX_SEEDA_MSB(target) __REG(target,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TX_SEEDA_MSB_TX_SEEDA_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,26U)
#define VTSS_M_PCS_10GBASE_R_TX_SEEDA_MSB_TX_SEEDA_MSB    VTSS_ENCODE_BITMASK(0U,26U)
#define VTSS_X_PCS_10GBASE_R_TX_SEEDA_MSB_TX_SEEDA_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,26U)

/* PCS_10GBASE_R_TX_SEEDA_LSB  t_sz:14 ga:0, gw:14, ra:3, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TX_SEEDA_LSB(target) __REG(target,0U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TX_SEEDA_LSB_TX_SEEDA_LSB(x) (x)
#define VTSS_M_PCS_10GBASE_R_TX_SEEDA_LSB_TX_SEEDA_LSB    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_TX_SEEDA_LSB_TX_SEEDA_LSB(x) (x)


/* PCS_10GBASE_R_TX_SEEDB_MSB  t_sz:14 ga:0, gw:14, ra:4, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TX_SEEDB_MSB(target) __REG(target,0U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TX_SEEDB_MSB_TX_SEEDB_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,26U)
#define VTSS_M_PCS_10GBASE_R_TX_SEEDB_MSB_TX_SEEDB_MSB    VTSS_ENCODE_BITMASK(0U,26U)
#define VTSS_X_PCS_10GBASE_R_TX_SEEDB_MSB_TX_SEEDB_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,26U)

/* PCS_10GBASE_R_TX_SEEDB_LSB  t_sz:14 ga:0, gw:14, ra:5, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TX_SEEDB_LSB(target) __REG(target,0U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TX_SEEDB_LSB_TX_SEEDB_LSB(x) (x)
#define VTSS_M_PCS_10GBASE_R_TX_SEEDB_LSB_TX_SEEDB_LSB    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_TX_SEEDB_LSB_TX_SEEDB_LSB(x) (x)


/* PCS_10GBASE_R_RX_PRBS31_INIT  t_sz:14 ga:0, gw:14, ra:6, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_PRBS31_INIT(target) __REG(target,0U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_PRBS31_INIT_RX_PRBS31_INIT(x) VTSS_ENCODE_BITFIELD(x,0U,31U)
#define VTSS_M_PCS_10GBASE_R_RX_PRBS31_INIT_RX_PRBS31_INIT    VTSS_ENCODE_BITMASK(0U,31U)
#define VTSS_X_PCS_10GBASE_R_RX_PRBS31_INIT_RX_PRBS31_INIT(x) VTSS_EXTRACT_BITFIELD(x,0U,31U)

/* PCS_10GBASE_R_TX_DATAPAT_MSB  t_sz:14 ga:0, gw:14, ra:7, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TX_DATAPAT_MSB(target) __REG(target,0U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TX_DATAPAT_MSB_TX_DATAPAT_MSB(x) (x)
#define VTSS_M_PCS_10GBASE_R_TX_DATAPAT_MSB_TX_DATAPAT_MSB    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_TX_DATAPAT_MSB_TX_DATAPAT_MSB(x) (x)


/* PCS_10GBASE_R_TX_DATAPAT_LSB  t_sz:14 ga:0, gw:14, ra:8, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TX_DATAPAT_LSB(target) __REG(target,0U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TX_DATAPAT_LSB_TX_DATAPAT_LSB(x) (x)
#define VTSS_M_PCS_10GBASE_R_TX_DATAPAT_LSB_TX_DATAPAT_LSB    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_TX_DATAPAT_LSB_TX_DATAPAT_LSB(x) (x)


/* PCS_10GBASE_R_RX_DATAPAT_MSB  t_sz:14 ga:0, gw:14, ra:9, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_DATAPAT_MSB(target) __REG(target,0U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_DATAPAT_MSB_RX_DATAPAT_MSB(x) (x)
#define VTSS_M_PCS_10GBASE_R_RX_DATAPAT_MSB_RX_DATAPAT_MSB    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_RX_DATAPAT_MSB_RX_DATAPAT_MSB(x) (x)


/* PCS_10GBASE_R_RX_DATAPAT_LSB  t_sz:14 ga:0, gw:14, ra:10, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_DATAPAT_LSB(target) __REG(target,0U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_DATAPAT_LSB_RX_DATAPAT_LSB(x) (x)
#define VTSS_M_PCS_10GBASE_R_RX_DATAPAT_LSB_RX_DATAPAT_LSB    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_RX_DATAPAT_LSB_RX_DATAPAT_LSB(x) (x)


/* PCS_10GBASE_R_TEST_CFG  t_sz:14 ga:0, gw:14, ra:11, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TEST_CFG(target) __REG(target,0U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TEST_CFG_RX_DSBL_INV(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PCS_10GBASE_R_TEST_CFG_RX_DSBL_INV    VTSS_BIT(18U)
#define VTSS_X_PCS_10GBASE_R_TEST_CFG_RX_DSBL_INV(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PCS_10GBASE_R_TEST_CFG_RX_TESTPAT_SEL(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_PCS_10GBASE_R_TEST_CFG_RX_TESTPAT_SEL    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_PCS_10GBASE_R_TEST_CFG_RX_TESTPAT_SEL(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_PCS_10GBASE_R_TEST_CFG_TX_DSBL_INV(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCS_10GBASE_R_TEST_CFG_TX_DSBL_INV    VTSS_BIT(5U)
#define VTSS_X_PCS_10GBASE_R_TEST_CFG_TX_DSBL_INV(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCS_10GBASE_R_TEST_CFG_TX_SQPW_4B(x) VTSS_ENCODE_BITFIELD(x,2U,3U)
#define VTSS_M_PCS_10GBASE_R_TEST_CFG_TX_SQPW_4B    VTSS_ENCODE_BITMASK(2U,3U)
#define VTSS_X_PCS_10GBASE_R_TEST_CFG_TX_SQPW_4B(x) VTSS_EXTRACT_BITFIELD(x,2U,3U)

#define VTSS_F_PCS_10GBASE_R_TEST_CFG_TX_TESTPAT_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCS_10GBASE_R_TEST_CFG_TX_TESTPAT_SEL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCS_10GBASE_R_TEST_CFG_TX_TESTPAT_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCS_10GBASE_R_PCS_INTR_MASK  t_sz:14 ga:0, gw:14, ra:12, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_PCS_INTR_MASK(target) __REG(target,0U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_MASK_RX_FSET_FIFO_FULL_MASK(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_MASK_RX_FSET_FIFO_FULL_MASK    VTSS_BIT(12U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_MASK_RX_FSET_FIFO_FULL_MASK(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_MASK_RX_FSET_MASK(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_MASK_RX_FSET_MASK    VTSS_BIT(11U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_MASK_RX_FSET_MASK(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_MASK_XGMII_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_MASK_XGMII_ERR_MASK    VTSS_BIT(10U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_MASK_XGMII_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_MASK_RX_OSET_FIFO_FULL_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_MASK_RX_OSET_FIFO_FULL_MASK    VTSS_BIT(6U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_MASK_RX_OSET_FIFO_FULL_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_MASK_RX_OSET_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_MASK_RX_OSET_MASK    VTSS_BIT(5U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_MASK_RX_OSET_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_MASK_C64B66B_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_MASK_C64B66B_ERR_MASK    VTSS_BIT(4U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_MASK_C64B66B_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_MASK_LOCK_CHANGED_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_MASK_LOCK_CHANGED_MASK    VTSS_BIT(3U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_MASK_LOCK_CHANGED_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_MASK_RX_HI_BER_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_MASK_RX_HI_BER_MASK    VTSS_BIT(0U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_MASK_RX_HI_BER_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS_10GBASE_R_TIMER_125  t_sz:14 ga:0, gw:14, ra:13, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TIMER_125(target) __REG(target,0U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TIMER_125_TIMER_125(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS_10GBASE_R_TIMER_125_TIMER_125    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS_10GBASE_R_TIMER_125_TIMER_125(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS_10GBASE_R_PCS_INTR_STAT  t_sz:14 ga:14, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_PCS_INTR_STAT(target) __REG(target,14U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_STAT_RX_FSET_FIFO_FULL_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_STAT_RX_FSET_FIFO_FULL_STICKY    VTSS_BIT(12U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_STAT_RX_FSET_FIFO_FULL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_STAT_RX_FSET_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_STAT_RX_FSET_STICKY    VTSS_BIT(11U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_STAT_RX_FSET_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_STAT_XGMII_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_STAT_XGMII_ERR_STICKY    VTSS_BIT(10U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_STAT_XGMII_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_STAT_RX_OSET_FIFO_FULL_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_STAT_RX_OSET_FIFO_FULL_STICKY    VTSS_BIT(6U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_STAT_RX_OSET_FIFO_FULL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_STAT_RX_OSET_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_STAT_RX_OSET_STICKY    VTSS_BIT(5U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_STAT_RX_OSET_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_STAT_C64B66B_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_STAT_C64B66B_ERR_STICKY    VTSS_BIT(4U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_STAT_C64B66B_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_STAT_LOCK_CHANGED_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_STAT_LOCK_CHANGED_STICKY    VTSS_BIT(3U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_STAT_LOCK_CHANGED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_STAT_RX_HI_BER_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_STAT_RX_HI_BER_STICKY    VTSS_BIT(0U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_STAT_RX_HI_BER_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS_10GBASE_R_PCS_STATUS  t_sz:14 ga:14, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_PCS_STATUS(target) __REG(target,14U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_STATUS_TESTPAT_MATCH(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_STATUS_TESTPAT_MATCH    VTSS_BIT(4U)
#define VTSS_X_PCS_10GBASE_R_PCS_STATUS_TESTPAT_MATCH(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_STATUS_RX_BLOCK_LOCK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_STATUS_RX_BLOCK_LOCK    VTSS_BIT(3U)
#define VTSS_X_PCS_10GBASE_R_PCS_STATUS_RX_BLOCK_LOCK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_STATUS_RX_HI_BER(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_STATUS_RX_HI_BER    VTSS_BIT(0U)
#define VTSS_X_PCS_10GBASE_R_PCS_STATUS_RX_HI_BER(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS_10GBASE_R_TEST_ERR_CNT  t_sz:14 ga:16, gw:10, ra:0, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TEST_ERR_CNT(target) __REG(target,16U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TEST_ERR_CNT_TEST_ERR_CNT(x) (x)
#define VTSS_M_PCS_10GBASE_R_TEST_ERR_CNT_TEST_ERR_CNT    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_TEST_ERR_CNT_TEST_ERR_CNT(x) (x)


/* PCS_10GBASE_R_TX_ERRBLK_CNT  t_sz:14 ga:16, gw:10, ra:1, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TX_ERRBLK_CNT(target) __REG(target,16U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TX_ERRBLK_CNT_TX_ERRBLK_CNT(x) (x)
#define VTSS_M_PCS_10GBASE_R_TX_ERRBLK_CNT_TX_ERRBLK_CNT    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_TX_ERRBLK_CNT_TX_ERRBLK_CNT(x) (x)


/* PCS_10GBASE_R_TX_CHARERR_CNT  t_sz:14 ga:16, gw:10, ra:2, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TX_CHARERR_CNT(target) __REG(target,16U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TX_CHARERR_CNT_TX_CHARERR_CNT(x) (x)
#define VTSS_M_PCS_10GBASE_R_TX_CHARERR_CNT_TX_CHARERR_CNT    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_TX_CHARERR_CNT_TX_CHARERR_CNT(x) (x)


/* PCS_10GBASE_R_RX_BER_CNT  t_sz:14 ga:16, gw:10, ra:3, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_BER_CNT(target) __REG(target,16U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_BER_CNT_RX_BER_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCS_10GBASE_R_RX_BER_CNT_RX_BER_CNT    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCS_10GBASE_R_RX_BER_CNT_RX_BER_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCS_10GBASE_R_RX_ERRBLK_CNT  t_sz:14 ga:16, gw:10, ra:4, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_ERRBLK_CNT(target) __REG(target,16U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_ERRBLK_CNT_RX_ERRBLK_CNT(x) (x)
#define VTSS_M_PCS_10GBASE_R_RX_ERRBLK_CNT_RX_ERRBLK_CNT    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_RX_ERRBLK_CNT_RX_ERRBLK_CNT(x) (x)


/* PCS_10GBASE_R_RX_CHARERR_CNT  t_sz:14 ga:16, gw:10, ra:5, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_CHARERR_CNT(target) __REG(target,16U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_CHARERR_CNT_RX_CHARERR_CNT(x) (x)
#define VTSS_M_PCS_10GBASE_R_RX_CHARERR_CNT_RX_CHARERR_CNT    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_RX_CHARERR_CNT_RX_CHARERR_CNT(x) (x)


/* PCS_10GBASE_R_RX_OSET_FIFO_STAT  t_sz:14 ga:16, gw:10, ra:6, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_OSET_FIFO_STAT(target) __REG(target,16U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_OSET_FIFO_STAT_RX_OSET_FIFO_FULL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS_10GBASE_R_RX_OSET_FIFO_STAT_RX_OSET_FIFO_FULL    VTSS_BIT(4U)
#define VTSS_X_PCS_10GBASE_R_RX_OSET_FIFO_STAT_RX_OSET_FIFO_FULL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_OSET_FIFO_STAT_RX_OSET_FIFO_NUM(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_PCS_10GBASE_R_RX_OSET_FIFO_STAT_RX_OSET_FIFO_NUM    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_PCS_10GBASE_R_RX_OSET_FIFO_STAT_RX_OSET_FIFO_NUM(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* PCS_10GBASE_R_RX_OSET_FIFO_DATA  t_sz:14 ga:16, gw:10, ra:7, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_OSET_FIFO_DATA(target) __REG(target,16U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_OSET_FIFO_DATA_RX_OSET_FIFO_DATA(x) VTSS_ENCODE_BITFIELD(x,8U,24U)
#define VTSS_M_PCS_10GBASE_R_RX_OSET_FIFO_DATA_RX_OSET_FIFO_DATA    VTSS_ENCODE_BITMASK(8U,24U)
#define VTSS_X_PCS_10GBASE_R_RX_OSET_FIFO_DATA_RX_OSET_FIFO_DATA(x) VTSS_EXTRACT_BITFIELD(x,8U,24U)

/* PCS_10GBASE_R_RX_FSET_FIFO_STAT  t_sz:14 ga:16, gw:10, ra:8, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_FSET_FIFO_STAT(target) __REG(target,16U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_FSET_FIFO_STAT_RX_FSET_FIFO_FULL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS_10GBASE_R_RX_FSET_FIFO_STAT_RX_FSET_FIFO_FULL    VTSS_BIT(4U)
#define VTSS_X_PCS_10GBASE_R_RX_FSET_FIFO_STAT_RX_FSET_FIFO_FULL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_FSET_FIFO_STAT_RX_FSET_FIFO_NUM(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_PCS_10GBASE_R_RX_FSET_FIFO_STAT_RX_FSET_FIFO_NUM    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_PCS_10GBASE_R_RX_FSET_FIFO_STAT_RX_FSET_FIFO_NUM(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* PCS_10GBASE_R_RX_FSET_FIFO_DATA  t_sz:14 ga:16, gw:10, ra:9, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_FSET_FIFO_DATA(target) __REG(target,16U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_FSET_FIFO_DATA_RX_FSET_FIFO_DATA(x) VTSS_ENCODE_BITFIELD(x,8U,24U)
#define VTSS_M_PCS_10GBASE_R_RX_FSET_FIFO_DATA_RX_FSET_FIFO_DATA    VTSS_ENCODE_BITMASK(8U,24U)
#define VTSS_X_PCS_10GBASE_R_RX_FSET_FIFO_DATA_RX_FSET_FIFO_DATA(x) VTSS_EXTRACT_BITFIELD(x,8U,24U)

/* PCS_10GBASE_R_KR_FEC_CFG  t_sz:14 ga:26, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_KR_FEC_CFG(target) __REG(target,26U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_CFG_ENABLE_ERROR_INDICATION(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_CFG_ENABLE_ERROR_INDICATION    VTSS_BIT(16U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_CFG_ENABLE_ERROR_INDICATION(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_CFG_RESET_MONITOR_COUNTERS(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_CFG_RESET_MONITOR_COUNTERS    VTSS_BIT(12U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_CFG_RESET_MONITOR_COUNTERS(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_CFG_TX_DATA_FLIP(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_CFG_TX_DATA_FLIP    VTSS_BIT(8U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_CFG_TX_DATA_FLIP(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_CFG_RX_DATA_FLIP(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_CFG_RX_DATA_FLIP    VTSS_BIT(4U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_CFG_RX_DATA_FLIP(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_CFG_AN_FEC_CTRL_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_CFG_AN_FEC_CTRL_ENA    VTSS_BIT(2U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_CFG_AN_FEC_CTRL_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_CFG_FEC_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_CFG_FEC_ENA    VTSS_BIT(0U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_CFG_FEC_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS_10GBASE_R_FIXED_ERROR_COUNT_THRESHOLD  t_sz:14 ga:27, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_FIXED_ERROR_COUNT_THRESHOLD(target) __REG(target,27U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_FIXED_ERROR_COUNT_THRESHOLD_FIXED_ERROR_COUNT_THRESHOLD(x) (x)
#define VTSS_M_PCS_10GBASE_R_FIXED_ERROR_COUNT_THRESHOLD_FIXED_ERROR_COUNT_THRESHOLD    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_FIXED_ERROR_COUNT_THRESHOLD_FIXED_ERROR_COUNT_THRESHOLD(x) (x)


/* PCS_10GBASE_R_UNFIXABLE_ERROR_COUNT_THRESHOLD  t_sz:14 ga:27, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_UNFIXABLE_ERROR_COUNT_THRESHOLD(target) __REG(target,27U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_UNFIXABLE_ERROR_COUNT_THRESHOLD_UNFIXABLE_ERROR_COUNT_THRESHOLD(x) (x)
#define VTSS_M_PCS_10GBASE_R_UNFIXABLE_ERROR_COUNT_THRESHOLD_UNFIXABLE_ERROR_COUNT_THRESHOLD    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_UNFIXABLE_ERROR_COUNT_THRESHOLD_UNFIXABLE_ERROR_COUNT_THRESHOLD(x) (x)


/* PCS_10GBASE_R_KR_FEC_CORRECTED  t_sz:14 ga:29, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_KR_FEC_CORRECTED(target) __REG(target,29U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_CORRECTED_FEC_CORRECTED_BLOCKS(x) (x)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_CORRECTED_FEC_CORRECTED_BLOCKS    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_KR_FEC_CORRECTED_FEC_CORRECTED_BLOCKS(x) (x)


/* PCS_10GBASE_R_KR_FEC_UNCORRECTED  t_sz:14 ga:29, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_KR_FEC_UNCORRECTED(target) __REG(target,29U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_UNCORRECTED_FEC_UNCORRECTED_BLOCKS(x) (x)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_UNCORRECTED_FEC_UNCORRECTED_BLOCKS    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_KR_FEC_UNCORRECTED_FEC_UNCORRECTED_BLOCKS(x) (x)


/* PCS_10GBASE_R_KR_FEC_STICKY  t_sz:14 ga:31, gw:3, ra:0, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_KR_FEC_STICKY(target) __REG(target,31U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_STICKY_FEC_FIXED_ERROR_COUNT_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_STICKY_FEC_FIXED_ERROR_COUNT_STICKY    VTSS_BIT(8U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_STICKY_FEC_FIXED_ERROR_COUNT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_STICKY_FEC_UNFIXABLE_ERROR_COUNT_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_STICKY_FEC_UNFIXABLE_ERROR_COUNT_STICKY    VTSS_BIT(4U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_STICKY_FEC_UNFIXABLE_ERROR_COUNT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_STICKY_FEC_FRAME_LOCK_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_STICKY_FEC_FRAME_LOCK_STICKY    VTSS_BIT(0U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_STICKY_FEC_FRAME_LOCK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS_10GBASE_R_KR_FEC_STICKY_MASK  t_sz:14 ga:31, gw:3, ra:1, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_KR_FEC_STICKY_MASK(target) __REG(target,31U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_STICKY_MASK_FEC_FIXED_ERROR_COUNT_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_STICKY_MASK_FEC_FIXED_ERROR_COUNT_STICKY_MASK    VTSS_BIT(8U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_STICKY_MASK_FEC_FIXED_ERROR_COUNT_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_STICKY_MASK_FEC_UNFIXABLE_ERROR_COUNT_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_STICKY_MASK_FEC_UNFIXABLE_ERROR_COUNT_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_STICKY_MASK_FEC_UNFIXABLE_ERROR_COUNT_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_STICKY_MASK_FEC_FRAME_LOCK_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_STICKY_MASK_FEC_FRAME_LOCK_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_STICKY_MASK_FEC_FRAME_LOCK_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS_10GBASE_R_KR_FEC_STATUS  t_sz:14 ga:31, gw:3, ra:2, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_KR_FEC_STATUS(target) __REG(target,31U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_STATUS_FEC_RX_SHIFT_CNT(x) VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_STATUS_FEC_RX_SHIFT_CNT    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_STATUS_FEC_RX_SHIFT_CNT(x) VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_STATUS_FEC_FIXED_ERROR_COUNT_ERROR_STATUS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_STATUS_FEC_FIXED_ERROR_COUNT_ERROR_STATUS    VTSS_BIT(1U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_STATUS_FEC_FIXED_ERROR_COUNT_ERROR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_STATUS_FEC_UNFIXABLE_ERROR_COUNT_ERROR_STATUS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_STATUS_FEC_UNFIXABLE_ERROR_COUNT_ERROR_STATUS    VTSS_BIT(0U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_STATUS_FEC_UNFIXABLE_ERROR_COUNT_ERROR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS_10GBASE_R_KR_FEC_CAPABILITY  t_sz:14 ga:34, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_KR_FEC_CAPABILITY(target) __REG(target,34U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_CAPABILITY_FEC_CAPABLE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_CAPABILITY_FEC_CAPABLE    VTSS_BIT(0U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_CAPABILITY_FEC_CAPABLE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS_10GBASE_R_ONE_US_TIMER_REG  t_sz:14 ga:35, gw:7, ra:0, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_ONE_US_TIMER_REG(target) __REG(target,35U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_ONE_US_TIMER_REG_ONE_US_TIMER(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_PCS_10GBASE_R_ONE_US_TIMER_REG_ONE_US_TIMER    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_PCS_10GBASE_R_ONE_US_TIMER_REG_ONE_US_TIMER(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* PCS_10GBASE_R_TX_TS_TIMER_REG  t_sz:14 ga:35, gw:7, ra:1, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TX_TS_TIMER_REG(target) __REG(target,35U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TX_TS_TIMER_REG_TX_TS_TIMER(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_PCS_10GBASE_R_TX_TS_TIMER_REG_TX_TS_TIMER    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_PCS_10GBASE_R_TX_TS_TIMER_REG_TX_TS_TIMER(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* PCS_10GBASE_R_TX_TQ_TIMER_REG  t_sz:14 ga:35, gw:7, ra:2, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TX_TQ_TIMER_REG(target) __REG(target,35U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TX_TQ_TIMER_REG_TX_TQ_TIMER(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_PCS_10GBASE_R_TX_TQ_TIMER_REG_TX_TQ_TIMER    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_PCS_10GBASE_R_TX_TQ_TIMER_REG_TX_TQ_TIMER(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* PCS_10GBASE_R_TX_TW_TIMER_REG  t_sz:14 ga:35, gw:7, ra:3, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TX_TW_TIMER_REG(target) __REG(target,35U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TX_TW_TIMER_REG_TX_TW_TIMER(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_PCS_10GBASE_R_TX_TW_TIMER_REG_TX_TW_TIMER    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_PCS_10GBASE_R_TX_TW_TIMER_REG_TX_TW_TIMER(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* PCS_10GBASE_R_RX_TQ_TIMER_REG  t_sz:14 ga:35, gw:7, ra:4, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_TQ_TIMER_REG(target) __REG(target,35U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_TQ_TIMER_REG_RX_TQ_TIMER(x) VTSS_ENCODE_BITFIELD(x,0U,21U)
#define VTSS_M_PCS_10GBASE_R_RX_TQ_TIMER_REG_RX_TQ_TIMER    VTSS_ENCODE_BITMASK(0U,21U)
#define VTSS_X_PCS_10GBASE_R_RX_TQ_TIMER_REG_RX_TQ_TIMER(x) VTSS_EXTRACT_BITFIELD(x,0U,21U)

/* PCS_10GBASE_R_RX_TW_TIMER_REG  t_sz:14 ga:35, gw:7, ra:5, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_TW_TIMER_REG(target) __REG(target,35U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_TW_TIMER_REG_RX_TW_TIMER(x) VTSS_ENCODE_BITFIELD(x,0U,21U)
#define VTSS_M_PCS_10GBASE_R_RX_TW_TIMER_REG_RX_TW_TIMER    VTSS_ENCODE_BITMASK(0U,21U)
#define VTSS_X_PCS_10GBASE_R_RX_TW_TIMER_REG_RX_TW_TIMER(x) VTSS_EXTRACT_BITFIELD(x,0U,21U)

/* PCS_10GBASE_R_RX_WF_TIMER_REG  t_sz:14 ga:35, gw:7, ra:6, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_WF_TIMER_REG(target) __REG(target,35U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_WF_TIMER_REG_RX_WF_TIMER(x) VTSS_ENCODE_BITFIELD(x,0U,21U)
#define VTSS_M_PCS_10GBASE_R_RX_WF_TIMER_REG_RX_WF_TIMER    VTSS_ENCODE_BITMASK(0U,21U)
#define VTSS_X_PCS_10GBASE_R_RX_WF_TIMER_REG_RX_WF_TIMER(x) VTSS_EXTRACT_BITFIELD(x,0U,21U)

/* PCS_10GBASE_R_WAKE_ERR_CNT  t_sz:14 ga:42, gw:3, ra:0, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_WAKE_ERR_CNT(target) __REG(target,42U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_WAKE_ERR_CNT_WAKE_ERR_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS_10GBASE_R_WAKE_ERR_CNT_WAKE_ERR_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS_10GBASE_R_WAKE_ERR_CNT_WAKE_ERR_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS_10GBASE_R_EEE_STATUS  t_sz:14 ga:42, gw:3, ra:1, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_EEE_STATUS(target) __REG(target,42U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_EEE_STATUS_CLOCK_STOP_CAPABLE(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCS_10GBASE_R_EEE_STATUS_CLOCK_STOP_CAPABLE    VTSS_BIT(6U)
#define VTSS_X_PCS_10GBASE_R_EEE_STATUS_CLOCK_STOP_CAPABLE(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCS_10GBASE_R_EEE_STATUS_RX_LPI_INDICATION(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCS_10GBASE_R_EEE_STATUS_RX_LPI_INDICATION    VTSS_BIT(8U)
#define VTSS_X_PCS_10GBASE_R_EEE_STATUS_RX_LPI_INDICATION(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCS_10GBASE_R_EEE_STATUS_TX_LPI_INDICATION(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PCS_10GBASE_R_EEE_STATUS_TX_LPI_INDICATION    VTSS_BIT(9U)
#define VTSS_X_PCS_10GBASE_R_EEE_STATUS_TX_LPI_INDICATION(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_PCS_10GBASE_R_EEE_STATUS_RX_LPI_RECEIVED(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCS_10GBASE_R_EEE_STATUS_RX_LPI_RECEIVED    VTSS_BIT(10U)
#define VTSS_X_PCS_10GBASE_R_EEE_STATUS_RX_LPI_RECEIVED(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCS_10GBASE_R_EEE_STATUS_TX_LPI_RECEIVED(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_PCS_10GBASE_R_EEE_STATUS_TX_LPI_RECEIVED    VTSS_BIT(11U)
#define VTSS_X_PCS_10GBASE_R_EEE_STATUS_TX_LPI_RECEIVED(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

/* PCS_10GBASE_R_EEE_INTR_MASK  t_sz:14 ga:42, gw:3, ra:2, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_EEE_INTR_MASK(target) __REG(target,42U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_EEE_INTR_MASK_RX_LPI_RECEIVED_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS_10GBASE_R_EEE_INTR_MASK_RX_LPI_RECEIVED_MASK    VTSS_BIT(0U)
#define VTSS_X_PCS_10GBASE_R_EEE_INTR_MASK_RX_LPI_RECEIVED_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_PCS_10GBASE_R_EEE_INTR_MASK_TX_LPI_RECEIVED_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS_10GBASE_R_EEE_INTR_MASK_TX_LPI_RECEIVED_MASK    VTSS_BIT(4U)
#define VTSS_X_PCS_10GBASE_R_EEE_INTR_MASK_TX_LPI_RECEIVED_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* DEVCPU_GCB_CHIP_ID  t_sz:1 ga:0, gw:45, ra:0, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_CHIP_ID   __REG(VTSS_TO_DEVCPU_GCB,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEVCPU_GCB_CHIP_ID_REV_ID(x)      VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_DEVCPU_GCB_CHIP_ID_REV_ID         VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_DEVCPU_GCB_CHIP_ID_REV_ID(x)      VTSS_EXTRACT_BITFIELD(x,28U,4U)

#define VTSS_F_DEVCPU_GCB_CHIP_ID_PART_ID(x)     VTSS_ENCODE_BITFIELD(x,12U,16U)
#define VTSS_M_DEVCPU_GCB_CHIP_ID_PART_ID        VTSS_ENCODE_BITMASK(12U,16U)
#define VTSS_X_DEVCPU_GCB_CHIP_ID_PART_ID(x)     VTSS_EXTRACT_BITFIELD(x,12U,16U)

#define VTSS_F_DEVCPU_GCB_CHIP_ID_MFG_ID(x)      VTSS_ENCODE_BITFIELD(x,1U,11U)
#define VTSS_M_DEVCPU_GCB_CHIP_ID_MFG_ID         VTSS_ENCODE_BITMASK(1U,11U)
#define VTSS_X_DEVCPU_GCB_CHIP_ID_MFG_ID(x)      VTSS_EXTRACT_BITFIELD(x,1U,11U)

#define VTSS_F_DEVCPU_GCB_CHIP_ID_ONE(x)         VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_GCB_CHIP_ID_ONE            VTSS_BIT(0U)
#define VTSS_X_DEVCPU_GCB_CHIP_ID_ONE(x)         VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_GCB_GPR  t_sz:1 ga:0, gw:45, ra:2, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPR       __REG(VTSS_TO_DEVCPU_GCB,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPR_GPR(x)             (x)
#define VTSS_M_DEVCPU_GCB_GPR_GPR                0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPR_GPR(x)             (x)


/* DEVCPU_GCB_SOFT_RST  t_sz:1 ga:0, gw:45, ra:3, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_SOFT_RST  __REG(VTSS_TO_DEVCPU_GCB,0U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEVCPU_GCB_SOFT_RST_SOFT_SWC_RST(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEVCPU_GCB_SOFT_RST_SOFT_SWC_RST    VTSS_BIT(1U)
#define VTSS_X_DEVCPU_GCB_SOFT_RST_SOFT_SWC_RST(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEVCPU_GCB_SOFT_RST_SOFT_CHIP_RST(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_GCB_SOFT_RST_SOFT_CHIP_RST    VTSS_BIT(0U)
#define VTSS_X_DEVCPU_GCB_SOFT_RST_SOFT_CHIP_RST(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_GCB_HW_SGPIO_TO_SD_MAP_CFG  t_sz:1 ga:0, gw:45, ra:5, gc:1, rc:30  */
#define VTSS_DEVCPU_GCB_HW_SGPIO_TO_SD_MAP_CFG(ri) __REG(VTSS_TO_DEVCPU_GCB,0U,0U,0U,ri,5U,1U,30U)

#define VTSS_F_DEVCPU_GCB_HW_SGPIO_TO_SD_MAP_CFG_SGPIO_TO_SD_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_DEVCPU_GCB_HW_SGPIO_TO_SD_MAP_CFG_SGPIO_TO_SD_SEL    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_DEVCPU_GCB_HW_SGPIO_TO_SD_MAP_CFG_SGPIO_TO_SD_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* DEVCPU_GCB_HW_SGPIO_TO_SERDES_SD_MAP_CFG  t_sz:1 ga:0, gw:45, ra:35, gc:1, rc:10  */
#define VTSS_DEVCPU_GCB_HW_SGPIO_TO_SERDES_SD_MAP_CFG(ri) __REG(VTSS_TO_DEVCPU_GCB,0U,0U,0U,ri,35U,1U,10U)

#define VTSS_F_DEVCPU_GCB_HW_SGPIO_TO_SERDES_SD_MAP_CFG_SGPIO_TO_SERDES_SD_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_DEVCPU_GCB_HW_SGPIO_TO_SERDES_SD_MAP_CFG_SGPIO_TO_SERDES_SD_SEL    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_DEVCPU_GCB_HW_SGPIO_TO_SERDES_SD_MAP_CFG_SGPIO_TO_SERDES_SD_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* DEVCPU_GCB_BUILDID  t_sz:1 ga:0, gw:45, ra:1, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_BUILDID   __REG(VTSS_TO_DEVCPU_GCB,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEVCPU_GCB_BUILDID_BUILDID(x)     (x)
#define VTSS_M_DEVCPU_GCB_BUILDID_BUILDID        0xffffffffU
#define VTSS_X_DEVCPU_GCB_BUILDID_BUILDID(x)     (x)


/* DEVCPU_GCB_IF_CTRL  t_sz:1 ga:45, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_IF_CTRL   __REG(VTSS_TO_DEVCPU_GCB,45U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEVCPU_GCB_IF_CTRL_IF_CTRL(x)     VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_DEVCPU_GCB_IF_CTRL_IF_CTRL        VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_DEVCPU_GCB_IF_CTRL_IF_CTRL(x)     VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* DEVCPU_GCB_IF_CFGSTAT  t_sz:1 ga:45, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_IF_CFGSTAT __REG(VTSS_TO_DEVCPU_GCB,45U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEVCPU_GCB_IF_CFGSTAT_IF_STAT(x)  VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_DEVCPU_GCB_IF_CFGSTAT_IF_STAT     VTSS_BIT(16U)
#define VTSS_X_DEVCPU_GCB_IF_CFGSTAT_IF_STAT(x)  VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_DEVCPU_GCB_IF_CFGSTAT_IF_CFG(x)   VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_DEVCPU_GCB_IF_CFGSTAT_IF_CFG      VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_DEVCPU_GCB_IF_CFGSTAT_IF_CFG(x)   VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* DEVCPU_GCB_SW_INTR  t_sz:1 ga:47, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_SW_INTR   __REG(VTSS_TO_DEVCPU_GCB,47U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEVCPU_GCB_SW_INTR_SW1_INTR(x)    VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEVCPU_GCB_SW_INTR_SW1_INTR       VTSS_BIT(1U)
#define VTSS_X_DEVCPU_GCB_SW_INTR_SW1_INTR(x)    VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEVCPU_GCB_SW_INTR_SW0_INTR(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_GCB_SW_INTR_SW0_INTR       VTSS_BIT(0U)
#define VTSS_X_DEVCPU_GCB_SW_INTR_SW0_INTR(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_GCB_VA_CTRL  t_sz:1 ga:48, gw:5, ra:0, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_VA_CTRL   __REG(VTSS_TO_DEVCPU_GCB,48U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEVCPU_GCB_VA_CTRL_VA_SIZE(x)     VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_DEVCPU_GCB_VA_CTRL_VA_SIZE        VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_DEVCPU_GCB_VA_CTRL_VA_SIZE(x)     VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_DEVCPU_GCB_VA_CTRL_VA_ERR(x)      VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_DEVCPU_GCB_VA_CTRL_VA_ERR         VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_DEVCPU_GCB_VA_CTRL_VA_ERR(x)      VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_DEVCPU_GCB_VA_CTRL_VA_BUSY_RD(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEVCPU_GCB_VA_CTRL_VA_BUSY_RD     VTSS_BIT(1U)
#define VTSS_X_DEVCPU_GCB_VA_CTRL_VA_BUSY_RD(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEVCPU_GCB_VA_CTRL_VA_BUSY(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_GCB_VA_CTRL_VA_BUSY        VTSS_BIT(0U)
#define VTSS_X_DEVCPU_GCB_VA_CTRL_VA_BUSY(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_GCB_VA_ADDR  t_sz:1 ga:48, gw:5, ra:1, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_VA_ADDR   __REG(VTSS_TO_DEVCPU_GCB,48U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEVCPU_GCB_VA_ADDR_VA_ADDR(x)     (x)
#define VTSS_M_DEVCPU_GCB_VA_ADDR_VA_ADDR        0xffffffffU
#define VTSS_X_DEVCPU_GCB_VA_ADDR_VA_ADDR(x)     (x)


/* DEVCPU_GCB_VA_DATA  t_sz:1 ga:48, gw:5, ra:2, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_VA_DATA   __REG(VTSS_TO_DEVCPU_GCB,48U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEVCPU_GCB_VA_DATA_VA_DATA(x)     (x)
#define VTSS_M_DEVCPU_GCB_VA_DATA_VA_DATA        0xffffffffU
#define VTSS_X_DEVCPU_GCB_VA_DATA_VA_DATA(x)     (x)


/* DEVCPU_GCB_VA_DATA_INCR  t_sz:1 ga:48, gw:5, ra:3, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_VA_DATA_INCR __REG(VTSS_TO_DEVCPU_GCB,48U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEVCPU_GCB_VA_DATA_INCR_VA_DATA_INCR(x) (x)
#define VTSS_M_DEVCPU_GCB_VA_DATA_INCR_VA_DATA_INCR    0xffffffffU
#define VTSS_X_DEVCPU_GCB_VA_DATA_INCR_VA_DATA_INCR(x) (x)


/* DEVCPU_GCB_VA_DATA_INERT  t_sz:1 ga:48, gw:5, ra:4, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_VA_DATA_INERT __REG(VTSS_TO_DEVCPU_GCB,48U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEVCPU_GCB_VA_DATA_INERT_VA_DATA_INERT(x) (x)
#define VTSS_M_DEVCPU_GCB_VA_DATA_INERT_VA_DATA_INERT    0xffffffffU
#define VTSS_X_DEVCPU_GCB_VA_DATA_INERT_VA_DATA_INERT(x) (x)


/* DEVCPU_GCB_GPIO_OUT_SET  t_sz:1 ga:53, gw:53, ra:0, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_OUT_SET __REG(VTSS_TO_DEVCPU_GCB,53U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_OUT_SET_G_OUT_SET(x) (x)
#define VTSS_M_DEVCPU_GCB_GPIO_OUT_SET_G_OUT_SET    0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_OUT_SET_G_OUT_SET(x) (x)


/* DEVCPU_GCB_GPIO_OUT_SET1  t_sz:1 ga:53, gw:53, ra:1, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_OUT_SET1 __REG(VTSS_TO_DEVCPU_GCB,53U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_OUT_SET1_G_OUT_SET1(x) (x)
#define VTSS_M_DEVCPU_GCB_GPIO_OUT_SET1_G_OUT_SET1    0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_OUT_SET1_G_OUT_SET1(x) (x)


/* DEVCPU_GCB_GPIO_OUT_SET2  t_sz:1 ga:53, gw:53, ra:2, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_OUT_SET2 __REG(VTSS_TO_DEVCPU_GCB,53U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_OUT_SET2_G_OUT_SET2(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEVCPU_GCB_GPIO_OUT_SET2_G_OUT_SET2    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEVCPU_GCB_GPIO_OUT_SET2_G_OUT_SET2(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEVCPU_GCB_GPIO_OUT_CLR  t_sz:1 ga:53, gw:53, ra:3, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_OUT_CLR __REG(VTSS_TO_DEVCPU_GCB,53U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_OUT_CLR_G_OUT_CLR(x) (x)
#define VTSS_M_DEVCPU_GCB_GPIO_OUT_CLR_G_OUT_CLR    0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_OUT_CLR_G_OUT_CLR(x) (x)


/* DEVCPU_GCB_GPIO_OUT_CLR1  t_sz:1 ga:53, gw:53, ra:4, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_OUT_CLR1 __REG(VTSS_TO_DEVCPU_GCB,53U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_OUT_CLR1_G_OUT_CLR1(x) (x)
#define VTSS_M_DEVCPU_GCB_GPIO_OUT_CLR1_G_OUT_CLR1    0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_OUT_CLR1_G_OUT_CLR1(x) (x)


/* DEVCPU_GCB_GPIO_OUT_CLR2  t_sz:1 ga:53, gw:53, ra:5, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_OUT_CLR2 __REG(VTSS_TO_DEVCPU_GCB,53U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_OUT_CLR2_G_OUT_CLR2(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEVCPU_GCB_GPIO_OUT_CLR2_G_OUT_CLR2    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEVCPU_GCB_GPIO_OUT_CLR2_G_OUT_CLR2(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEVCPU_GCB_GPIO_OUT  t_sz:1 ga:53, gw:53, ra:6, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_OUT  __REG(VTSS_TO_DEVCPU_GCB,53U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_OUT_G_OUT(x)      (x)
#define VTSS_M_DEVCPU_GCB_GPIO_OUT_G_OUT         0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_OUT_G_OUT(x)      (x)


/* DEVCPU_GCB_GPIO_OUT1  t_sz:1 ga:53, gw:53, ra:7, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_OUT1 __REG(VTSS_TO_DEVCPU_GCB,53U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_OUT1_G_OUT1(x)    (x)
#define VTSS_M_DEVCPU_GCB_GPIO_OUT1_G_OUT1       0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_OUT1_G_OUT1(x)    (x)


/* DEVCPU_GCB_GPIO_OUT2  t_sz:1 ga:53, gw:53, ra:8, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_OUT2 __REG(VTSS_TO_DEVCPU_GCB,53U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_OUT2_G_OUT2(x)    VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEVCPU_GCB_GPIO_OUT2_G_OUT2       VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEVCPU_GCB_GPIO_OUT2_G_OUT2(x)    VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEVCPU_GCB_GPIO_IN  t_sz:1 ga:53, gw:53, ra:9, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_IN   __REG(VTSS_TO_DEVCPU_GCB,53U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_IN_G_IN(x)        (x)
#define VTSS_M_DEVCPU_GCB_GPIO_IN_G_IN           0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_IN_G_IN(x)        (x)


/* DEVCPU_GCB_GPIO_IN1  t_sz:1 ga:53, gw:53, ra:10, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_IN1  __REG(VTSS_TO_DEVCPU_GCB,53U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_IN1_G_IN1(x)      (x)
#define VTSS_M_DEVCPU_GCB_GPIO_IN1_G_IN1         0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_IN1_G_IN1(x)      (x)


/* DEVCPU_GCB_GPIO_IN2  t_sz:1 ga:53, gw:53, ra:11, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_IN2  __REG(VTSS_TO_DEVCPU_GCB,53U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_IN2_G_IN2(x)      VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEVCPU_GCB_GPIO_IN2_G_IN2         VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEVCPU_GCB_GPIO_IN2_G_IN2(x)      VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEVCPU_GCB_GPIO_OE  t_sz:1 ga:53, gw:53, ra:12, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_OE   __REG(VTSS_TO_DEVCPU_GCB,53U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_OE_G_OE(x)        (x)
#define VTSS_M_DEVCPU_GCB_GPIO_OE_G_OE           0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_OE_G_OE(x)        (x)


/* DEVCPU_GCB_GPIO_OE1  t_sz:1 ga:53, gw:53, ra:13, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_OE1  __REG(VTSS_TO_DEVCPU_GCB,53U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_OE1_G_OE1(x)      (x)
#define VTSS_M_DEVCPU_GCB_GPIO_OE1_G_OE1         0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_OE1_G_OE1(x)      (x)


/* DEVCPU_GCB_GPIO_OE2  t_sz:1 ga:53, gw:53, ra:14, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_OE2  __REG(VTSS_TO_DEVCPU_GCB,53U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_OE2_G_OE2(x)      VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEVCPU_GCB_GPIO_OE2_G_OE2         VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEVCPU_GCB_GPIO_OE2_G_OE2(x)      VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEVCPU_GCB_GPIO_INTR  t_sz:1 ga:53, gw:53, ra:15, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_INTR __REG(VTSS_TO_DEVCPU_GCB,53U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_INTR_G_INTR(x)    (x)
#define VTSS_M_DEVCPU_GCB_GPIO_INTR_G_INTR       0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_INTR_G_INTR(x)    (x)


/* DEVCPU_GCB_GPIO_INTR1  t_sz:1 ga:53, gw:53, ra:16, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_INTR1 __REG(VTSS_TO_DEVCPU_GCB,53U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_INTR1_G_INTR1(x)  (x)
#define VTSS_M_DEVCPU_GCB_GPIO_INTR1_G_INTR1     0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_INTR1_G_INTR1(x)  (x)


/* DEVCPU_GCB_GPIO_INTR2  t_sz:1 ga:53, gw:53, ra:17, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_INTR2 __REG(VTSS_TO_DEVCPU_GCB,53U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_INTR2_G_INTR2(x)  VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEVCPU_GCB_GPIO_INTR2_G_INTR2     VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEVCPU_GCB_GPIO_INTR2_G_INTR2(x)  VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEVCPU_GCB_GPIO_INTR_ENA  t_sz:1 ga:53, gw:53, ra:18, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_INTR_ENA __REG(VTSS_TO_DEVCPU_GCB,53U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_INTR_ENA_G_INTR_ENA(x) (x)
#define VTSS_M_DEVCPU_GCB_GPIO_INTR_ENA_G_INTR_ENA    0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_INTR_ENA_G_INTR_ENA(x) (x)


/* DEVCPU_GCB_GPIO_INTR_ENA1  t_sz:1 ga:53, gw:53, ra:19, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_INTR_ENA1 __REG(VTSS_TO_DEVCPU_GCB,53U,0U,0U,0U,19U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_INTR_ENA1_G_INTR_ENA1(x) (x)
#define VTSS_M_DEVCPU_GCB_GPIO_INTR_ENA1_G_INTR_ENA1    0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_INTR_ENA1_G_INTR_ENA1(x) (x)


/* DEVCPU_GCB_GPIO_INTR_ENA2  t_sz:1 ga:53, gw:53, ra:20, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_INTR_ENA2 __REG(VTSS_TO_DEVCPU_GCB,53U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_INTR_ENA2_G_INTR_ENA2(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEVCPU_GCB_GPIO_INTR_ENA2_G_INTR_ENA2    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEVCPU_GCB_GPIO_INTR_ENA2_G_INTR_ENA2(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEVCPU_GCB_GPIO_INTR_IDENT  t_sz:1 ga:53, gw:53, ra:21, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_INTR_IDENT __REG(VTSS_TO_DEVCPU_GCB,53U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_INTR_IDENT_G_INTR_IDENT(x) (x)
#define VTSS_M_DEVCPU_GCB_GPIO_INTR_IDENT_G_INTR_IDENT    0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_INTR_IDENT_G_INTR_IDENT(x) (x)


/* DEVCPU_GCB_GPIO_INTR_IDENT1  t_sz:1 ga:53, gw:53, ra:22, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_INTR_IDENT1 __REG(VTSS_TO_DEVCPU_GCB,53U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_INTR_IDENT1_G_INTR_IDENT1(x) (x)
#define VTSS_M_DEVCPU_GCB_GPIO_INTR_IDENT1_G_INTR_IDENT1    0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_INTR_IDENT1_G_INTR_IDENT1(x) (x)


/* DEVCPU_GCB_GPIO_INTR_IDENT2  t_sz:1 ga:53, gw:53, ra:23, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_INTR_IDENT2 __REG(VTSS_TO_DEVCPU_GCB,53U,0U,0U,0U,23U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_INTR_IDENT2_G_INTR_IDENT2(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEVCPU_GCB_GPIO_INTR_IDENT2_G_INTR_IDENT2    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEVCPU_GCB_GPIO_INTR_IDENT2_G_INTR_IDENT2(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEVCPU_GCB_GPIO_ALT  t_sz:1 ga:53, gw:53, ra:24, gc:1, rc:3  */
#define VTSS_DEVCPU_GCB_GPIO_ALT(ri) __REG(VTSS_TO_DEVCPU_GCB,53U,0U,0U,ri,24U,1U,3U)

#define VTSS_F_DEVCPU_GCB_GPIO_ALT_G_ALT(x)      (x)
#define VTSS_M_DEVCPU_GCB_GPIO_ALT_G_ALT         0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_ALT_G_ALT(x)      (x)


/* DEVCPU_GCB_GPIO_ALT1  t_sz:1 ga:53, gw:53, ra:27, gc:1, rc:3  */
#define VTSS_DEVCPU_GCB_GPIO_ALT1(ri) __REG(VTSS_TO_DEVCPU_GCB,53U,0U,0U,ri,27U,1U,3U)

#define VTSS_F_DEVCPU_GCB_GPIO_ALT1_G_ALT1(x)    (x)
#define VTSS_M_DEVCPU_GCB_GPIO_ALT1_G_ALT1       0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_ALT1_G_ALT1(x)    (x)


/* DEVCPU_GCB_GPIO_ALT2  t_sz:1 ga:53, gw:53, ra:30, gc:1, rc:3  */
#define VTSS_DEVCPU_GCB_GPIO_ALT2(ri) __REG(VTSS_TO_DEVCPU_GCB,53U,0U,0U,ri,30U,1U,3U)

#define VTSS_F_DEVCPU_GCB_GPIO_ALT2_G_ALT2(x)    VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEVCPU_GCB_GPIO_ALT2_G_ALT2       VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEVCPU_GCB_GPIO_ALT2_G_ALT2(x)    VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEVCPU_GCB_GPIO_SD_DEV_MAP  t_sz:1 ga:53, gw:53, ra:33, gc:1, rc:10  */
#define VTSS_DEVCPU_GCB_GPIO_SD_DEV_MAP(ri) __REG(VTSS_TO_DEVCPU_GCB,53U,0U,0U,ri,33U,1U,10U)

#define VTSS_F_DEVCPU_GCB_GPIO_SD_DEV_MAP_G_SD_DEV_MAP(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_DEVCPU_GCB_GPIO_SD_DEV_MAP_G_SD_DEV_MAP    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_DEVCPU_GCB_GPIO_SD_DEV_MAP_G_SD_DEV_MAP(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* DEVCPU_GCB_GPIO_SD_SERDES_MAP  t_sz:1 ga:53, gw:53, ra:43, gc:1, rc:10  */
#define VTSS_DEVCPU_GCB_GPIO_SD_SERDES_MAP(ri) __REG(VTSS_TO_DEVCPU_GCB,53U,0U,0U,ri,43U,1U,10U)

#define VTSS_F_DEVCPU_GCB_GPIO_SD_SERDES_MAP_G_SD_SERDES_MAP(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_DEVCPU_GCB_GPIO_SD_SERDES_MAP_G_SD_SERDES_MAP    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_DEVCPU_GCB_GPIO_SD_SERDES_MAP_G_SD_SERDES_MAP(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* DEVCPU_GCB_MII_STATUS  t_sz:1 ga:106, gw:9, ra:0, gc:2, rc:1  */
#define VTSS_DEVCPU_GCB_MII_STATUS(gi) __REG(VTSS_TO_DEVCPU_GCB,106U,gi,9U,0U,0U,2U,1U)

#define VTSS_F_DEVCPU_GCB_MII_STATUS_MIIM_STAT_BUSY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEVCPU_GCB_MII_STATUS_MIIM_STAT_BUSY    VTSS_BIT(3U)
#define VTSS_X_DEVCPU_GCB_MII_STATUS_MIIM_STAT_BUSY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEVCPU_GCB_MII_STATUS_MIIM_STAT_OPR_PEND(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEVCPU_GCB_MII_STATUS_MIIM_STAT_OPR_PEND    VTSS_BIT(2U)
#define VTSS_X_DEVCPU_GCB_MII_STATUS_MIIM_STAT_OPR_PEND(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEVCPU_GCB_MII_STATUS_MIIM_STAT_PENDING_RD(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEVCPU_GCB_MII_STATUS_MIIM_STAT_PENDING_RD    VTSS_BIT(1U)
#define VTSS_X_DEVCPU_GCB_MII_STATUS_MIIM_STAT_PENDING_RD(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEVCPU_GCB_MII_STATUS_MIIM_STAT_PENDING_WR(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_GCB_MII_STATUS_MIIM_STAT_PENDING_WR    VTSS_BIT(0U)
#define VTSS_X_DEVCPU_GCB_MII_STATUS_MIIM_STAT_PENDING_WR(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_DEVCPU_GCB_MII_STATUS_MIIM_SCAN_COMPLETE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEVCPU_GCB_MII_STATUS_MIIM_SCAN_COMPLETE    VTSS_BIT(4U)
#define VTSS_X_DEVCPU_GCB_MII_STATUS_MIIM_SCAN_COMPLETE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* DEVCPU_GCB_MII_CFG_7226  t_sz:1 ga:106, gw:9, ra:1, gc:2, rc:1  */
#define VTSS_DEVCPU_GCB_MII_CFG_7226(gi) __REG(VTSS_TO_DEVCPU_GCB,106U,gi,9U,0U,1U,2U,1U)

#define VTSS_F_DEVCPU_GCB_MII_CFG_7226_MIIM_7226_CFG_FIELD(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_DEVCPU_GCB_MII_CFG_7226_MIIM_7226_CFG_FIELD    VTSS_BIT(9U)
#define VTSS_X_DEVCPU_GCB_MII_CFG_7226_MIIM_7226_CFG_FIELD(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

/* DEVCPU_GCB_MII_CMD  t_sz:1 ga:106, gw:9, ra:2, gc:2, rc:1  */
#define VTSS_DEVCPU_GCB_MII_CMD(gi) __REG(VTSS_TO_DEVCPU_GCB,106U,gi,9U,0U,2U,2U,1U)

#define VTSS_F_DEVCPU_GCB_MII_CMD_MIIM_CMD_VLD(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_DEVCPU_GCB_MII_CMD_MIIM_CMD_VLD    VTSS_BIT(31U)
#define VTSS_X_DEVCPU_GCB_MII_CMD_MIIM_CMD_VLD(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_DEVCPU_GCB_MII_CMD_MIIM_CMD_PHYAD(x) VTSS_ENCODE_BITFIELD(x,25U,5U)
#define VTSS_M_DEVCPU_GCB_MII_CMD_MIIM_CMD_PHYAD    VTSS_ENCODE_BITMASK(25U,5U)
#define VTSS_X_DEVCPU_GCB_MII_CMD_MIIM_CMD_PHYAD(x) VTSS_EXTRACT_BITFIELD(x,25U,5U)

#define VTSS_F_DEVCPU_GCB_MII_CMD_MIIM_CMD_REGAD(x) VTSS_ENCODE_BITFIELD(x,20U,5U)
#define VTSS_M_DEVCPU_GCB_MII_CMD_MIIM_CMD_REGAD    VTSS_ENCODE_BITMASK(20U,5U)
#define VTSS_X_DEVCPU_GCB_MII_CMD_MIIM_CMD_REGAD(x) VTSS_EXTRACT_BITFIELD(x,20U,5U)

#define VTSS_F_DEVCPU_GCB_MII_CMD_MIIM_CMD_WRDATA(x) VTSS_ENCODE_BITFIELD(x,4U,16U)
#define VTSS_M_DEVCPU_GCB_MII_CMD_MIIM_CMD_WRDATA    VTSS_ENCODE_BITMASK(4U,16U)
#define VTSS_X_DEVCPU_GCB_MII_CMD_MIIM_CMD_WRDATA(x) VTSS_EXTRACT_BITFIELD(x,4U,16U)

#define VTSS_F_DEVCPU_GCB_MII_CMD_MIIM_CMD_SINGLE_SCAN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEVCPU_GCB_MII_CMD_MIIM_CMD_SINGLE_SCAN    VTSS_BIT(3U)
#define VTSS_X_DEVCPU_GCB_MII_CMD_MIIM_CMD_SINGLE_SCAN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEVCPU_GCB_MII_CMD_MIIM_CMD_OPR_FIELD(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_DEVCPU_GCB_MII_CMD_MIIM_CMD_OPR_FIELD    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_DEVCPU_GCB_MII_CMD_MIIM_CMD_OPR_FIELD(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_DEVCPU_GCB_MII_CMD_MIIM_CMD_SCAN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_GCB_MII_CMD_MIIM_CMD_SCAN    VTSS_BIT(0U)
#define VTSS_X_DEVCPU_GCB_MII_CMD_MIIM_CMD_SCAN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_GCB_MII_DATA  t_sz:1 ga:106, gw:9, ra:3, gc:2, rc:1  */
#define VTSS_DEVCPU_GCB_MII_DATA(gi) __REG(VTSS_TO_DEVCPU_GCB,106U,gi,9U,0U,3U,2U,1U)

#define VTSS_F_DEVCPU_GCB_MII_DATA_MIIM_DATA_SUCCESS(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_DEVCPU_GCB_MII_DATA_MIIM_DATA_SUCCESS    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_DEVCPU_GCB_MII_DATA_MIIM_DATA_SUCCESS(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_DEVCPU_GCB_MII_DATA_MIIM_DATA_RDDATA(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEVCPU_GCB_MII_DATA_MIIM_DATA_RDDATA    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEVCPU_GCB_MII_DATA_MIIM_DATA_RDDATA(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEVCPU_GCB_MII_CFG  t_sz:1 ga:106, gw:9, ra:4, gc:2, rc:1  */
#define VTSS_DEVCPU_GCB_MII_CFG(gi) __REG(VTSS_TO_DEVCPU_GCB,106U,gi,9U,0U,4U,2U,1U)

#define VTSS_F_DEVCPU_GCB_MII_CFG_DEADLOCK_FIX_DIS(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_DEVCPU_GCB_MII_CFG_DEADLOCK_FIX_DIS    VTSS_BIT(11U)
#define VTSS_X_DEVCPU_GCB_MII_CFG_DEADLOCK_FIX_DIS(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_DEVCPU_GCB_MII_CFG_MIIM_CFG_PRESCALE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEVCPU_GCB_MII_CFG_MIIM_CFG_PRESCALE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEVCPU_GCB_MII_CFG_MIIM_CFG_PRESCALE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

#define VTSS_F_DEVCPU_GCB_MII_CFG_MIIM_ST_CFG_FIELD(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_DEVCPU_GCB_MII_CFG_MIIM_ST_CFG_FIELD    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_DEVCPU_GCB_MII_CFG_MIIM_ST_CFG_FIELD(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_DEVCPU_GCB_MII_CFG_MIIM_CFG_DBG(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEVCPU_GCB_MII_CFG_MIIM_CFG_DBG    VTSS_BIT(8U)
#define VTSS_X_DEVCPU_GCB_MII_CFG_MIIM_CFG_DBG(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

/* DEVCPU_GCB_MII_SCAN_0  t_sz:1 ga:106, gw:9, ra:5, gc:2, rc:1  */
#define VTSS_DEVCPU_GCB_MII_SCAN_0(gi) __REG(VTSS_TO_DEVCPU_GCB,106U,gi,9U,0U,5U,2U,1U)

#define VTSS_F_DEVCPU_GCB_MII_SCAN_0_MIIM_SCAN_PHYADHI(x) VTSS_ENCODE_BITFIELD(x,5U,5U)
#define VTSS_M_DEVCPU_GCB_MII_SCAN_0_MIIM_SCAN_PHYADHI    VTSS_ENCODE_BITMASK(5U,5U)
#define VTSS_X_DEVCPU_GCB_MII_SCAN_0_MIIM_SCAN_PHYADHI(x) VTSS_EXTRACT_BITFIELD(x,5U,5U)

#define VTSS_F_DEVCPU_GCB_MII_SCAN_0_MIIM_SCAN_PHYADLO(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_DEVCPU_GCB_MII_SCAN_0_MIIM_SCAN_PHYADLO    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_DEVCPU_GCB_MII_SCAN_0_MIIM_SCAN_PHYADLO(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* DEVCPU_GCB_MII_SCAN_1  t_sz:1 ga:106, gw:9, ra:6, gc:2, rc:1  */
#define VTSS_DEVCPU_GCB_MII_SCAN_1(gi) __REG(VTSS_TO_DEVCPU_GCB,106U,gi,9U,0U,6U,2U,1U)

#define VTSS_F_DEVCPU_GCB_MII_SCAN_1_MIIM_SCAN_MASK(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEVCPU_GCB_MII_SCAN_1_MIIM_SCAN_MASK    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEVCPU_GCB_MII_SCAN_1_MIIM_SCAN_MASK(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DEVCPU_GCB_MII_SCAN_1_MIIM_SCAN_EXPECT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEVCPU_GCB_MII_SCAN_1_MIIM_SCAN_EXPECT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEVCPU_GCB_MII_SCAN_1_MIIM_SCAN_EXPECT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEVCPU_GCB_MII_SCAN_LAST_RSLTS  t_sz:1 ga:106, gw:9, ra:7, gc:2, rc:1  */
#define VTSS_DEVCPU_GCB_MII_SCAN_LAST_RSLTS(gi) __REG(VTSS_TO_DEVCPU_GCB,106U,gi,9U,0U,7U,2U,1U)

#define VTSS_F_DEVCPU_GCB_MII_SCAN_LAST_RSLTS_MIIM_LAST_RSLT(x) (x)
#define VTSS_M_DEVCPU_GCB_MII_SCAN_LAST_RSLTS_MIIM_LAST_RSLT    0xffffffffU
#define VTSS_X_DEVCPU_GCB_MII_SCAN_LAST_RSLTS_MIIM_LAST_RSLT(x) (x)


/* DEVCPU_GCB_MII_SCAN_LAST_RSLTS_VLD  t_sz:1 ga:106, gw:9, ra:8, gc:2, rc:1  */
#define VTSS_DEVCPU_GCB_MII_SCAN_LAST_RSLTS_VLD(gi) __REG(VTSS_TO_DEVCPU_GCB,106U,gi,9U,0U,8U,2U,1U)

#define VTSS_F_DEVCPU_GCB_MII_SCAN_LAST_RSLTS_VLD_MIIM_LAST_RSLT_VLD(x) (x)
#define VTSS_M_DEVCPU_GCB_MII_SCAN_LAST_RSLTS_VLD_MIIM_LAST_RSLT_VLD    0xffffffffU
#define VTSS_X_DEVCPU_GCB_MII_SCAN_LAST_RSLTS_VLD_MIIM_LAST_RSLT_VLD(x) (x)


/* DEVCPU_GCB_MII_SCAN_RSLTS_STICKY  t_sz:1 ga:124, gw:2, ra:0, gc:1, rc:2  */
#define VTSS_DEVCPU_GCB_MII_SCAN_RSLTS_STICKY(ri) __REG(VTSS_TO_DEVCPU_GCB,124U,0U,0U,ri,0U,1U,2U)

#define VTSS_F_DEVCPU_GCB_MII_SCAN_RSLTS_STICKY_MIIM_SCAN_RSLTS_STICKY(x) (x)
#define VTSS_M_DEVCPU_GCB_MII_SCAN_RSLTS_STICKY_MIIM_SCAN_RSLTS_STICKY    0xffffffffU
#define VTSS_X_DEVCPU_GCB_MII_SCAN_RSLTS_STICKY_MIIM_SCAN_RSLTS_STICKY(x) (x)


/* DEVCPU_GCB_CS0  t_sz:1 ga:126, gw:8, ra:0, gc:1, rc:4  */
#define VTSS_DEVCPU_GCB_CS0(ri)   __REG(VTSS_TO_DEVCPU_GCB,126U,0U,0U,ri,0U,1U,4U)

#define VTSS_F_DEVCPU_GCB_CS0_MASK0(x)           VTSS_ENCODE_BITFIELD(x,0U,21U)
#define VTSS_M_DEVCPU_GCB_CS0_MASK0              VTSS_ENCODE_BITMASK(0U,21U)
#define VTSS_X_DEVCPU_GCB_CS0_MASK0(x)           VTSS_EXTRACT_BITFIELD(x,0U,21U)

/* DEVCPU_GCB_CS1  t_sz:1 ga:126, gw:8, ra:4, gc:1, rc:4  */
#define VTSS_DEVCPU_GCB_CS1(ri)   __REG(VTSS_TO_DEVCPU_GCB,126U,0U,0U,ri,4U,1U,4U)

#define VTSS_F_DEVCPU_GCB_CS1_MASK1(x)           VTSS_ENCODE_BITFIELD(x,0U,21U)
#define VTSS_M_DEVCPU_GCB_CS1_MASK1              VTSS_ENCODE_BITMASK(0U,21U)
#define VTSS_X_DEVCPU_GCB_CS1_MASK1(x)           VTSS_EXTRACT_BITFIELD(x,0U,21U)

/* DEVCPU_GCB_ROSC_CFG  t_sz:1 ga:134, gw:6, ra:0, gc:1, rc:4  */
#define VTSS_DEVCPU_GCB_ROSC_CFG(ri) __REG(VTSS_TO_DEVCPU_GCB,134U,0U,0U,ri,0U,1U,4U)

#define VTSS_F_DEVCPU_GCB_ROSC_CFG_ROSC_MODE(x)  VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_DEVCPU_GCB_ROSC_CFG_ROSC_MODE     VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_DEVCPU_GCB_ROSC_CFG_ROSC_MODE(x)  VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_DEVCPU_GCB_ROSC_CFG_ROSC_ENA(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_GCB_ROSC_CFG_ROSC_ENA      VTSS_BIT(0U)
#define VTSS_X_DEVCPU_GCB_ROSC_CFG_ROSC_ENA(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_GCB_ROSC_MEASURE_CFG  t_sz:1 ga:134, gw:6, ra:4, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_ROSC_MEASURE_CFG __REG(VTSS_TO_DEVCPU_GCB,134U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEVCPU_GCB_ROSC_MEASURE_CFG_TIME_BASE(x) VTSS_ENCODE_BITFIELD(x,13U,12U)
#define VTSS_M_DEVCPU_GCB_ROSC_MEASURE_CFG_TIME_BASE    VTSS_ENCODE_BITMASK(13U,12U)
#define VTSS_X_DEVCPU_GCB_ROSC_MEASURE_CFG_TIME_BASE(x) VTSS_EXTRACT_BITFIELD(x,13U,12U)

#define VTSS_F_DEVCPU_GCB_ROSC_MEASURE_CFG_MEASURE_TIME(x) VTSS_ENCODE_BITFIELD(x,5U,8U)
#define VTSS_M_DEVCPU_GCB_ROSC_MEASURE_CFG_MEASURE_TIME    VTSS_ENCODE_BITMASK(5U,8U)
#define VTSS_X_DEVCPU_GCB_ROSC_MEASURE_CFG_MEASURE_TIME(x) VTSS_EXTRACT_BITFIELD(x,5U,8U)

#define VTSS_F_DEVCPU_GCB_ROSC_MEASURE_CFG_START(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEVCPU_GCB_ROSC_MEASURE_CFG_START    VTSS_BIT(4U)
#define VTSS_X_DEVCPU_GCB_ROSC_MEASURE_CFG_START(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEVCPU_GCB_ROSC_MEASURE_CFG_ROSC_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_DEVCPU_GCB_ROSC_MEASURE_CFG_ROSC_SEL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_DEVCPU_GCB_ROSC_MEASURE_CFG_ROSC_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* DEVCPU_GCB_ROSC_FREQ_CNT  t_sz:1 ga:134, gw:6, ra:5, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_ROSC_FREQ_CNT __REG(VTSS_TO_DEVCPU_GCB,134U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEVCPU_GCB_ROSC_FREQ_CNT_FREQ_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,17U)
#define VTSS_M_DEVCPU_GCB_ROSC_FREQ_CNT_FREQ_CNT    VTSS_ENCODE_BITMASK(0U,17U)
#define VTSS_X_DEVCPU_GCB_ROSC_FREQ_CNT_FREQ_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,17U)

/* DEVCPU_GCB_SIO_INPUT_DATA  t_sz:1 ga:140, gw:70, ra:0, gc:1, rc:4  */
#define VTSS_DEVCPU_GCB_SIO_INPUT_DATA(ri) __REG(VTSS_TO_DEVCPU_GCB,140U,0U,0U,ri,0U,1U,4U)

#define VTSS_F_DEVCPU_GCB_SIO_INPUT_DATA_SIO_INPUT_DATA(x) (x)
#define VTSS_M_DEVCPU_GCB_SIO_INPUT_DATA_SIO_INPUT_DATA    0xffffffffU
#define VTSS_X_DEVCPU_GCB_SIO_INPUT_DATA_SIO_INPUT_DATA(x) (x)


/* DEVCPU_GCB_SIO_CFG  t_sz:1 ga:140, gw:70, ra:4, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_SIO_CFG   __REG(VTSS_TO_DEVCPU_GCB,140U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEVCPU_GCB_SIO_CFG_SIO_PWM_WINDOW(x) VTSS_ENCODE_BITFIELD(x,20U,8U)
#define VTSS_M_DEVCPU_GCB_SIO_CFG_SIO_PWM_WINDOW    VTSS_ENCODE_BITMASK(20U,8U)
#define VTSS_X_DEVCPU_GCB_SIO_CFG_SIO_PWM_WINDOW(x) VTSS_EXTRACT_BITFIELD(x,20U,8U)

#define VTSS_F_DEVCPU_GCB_SIO_CFG_SIO_REDUCED_GAP(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_DEVCPU_GCB_SIO_CFG_SIO_REDUCED_GAP    VTSS_BIT(19U)
#define VTSS_X_DEVCPU_GCB_SIO_CFG_SIO_REDUCED_GAP(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_DEVCPU_GCB_SIO_CFG_SIO_BMODE_1(x) VTSS_ENCODE_BITFIELD(x,17U,2U)
#define VTSS_M_DEVCPU_GCB_SIO_CFG_SIO_BMODE_1    VTSS_ENCODE_BITMASK(17U,2U)
#define VTSS_X_DEVCPU_GCB_SIO_CFG_SIO_BMODE_1(x) VTSS_EXTRACT_BITFIELD(x,17U,2U)

#define VTSS_F_DEVCPU_GCB_SIO_CFG_SIO_BMODE_0(x) VTSS_ENCODE_BITFIELD(x,15U,2U)
#define VTSS_M_DEVCPU_GCB_SIO_CFG_SIO_BMODE_0    VTSS_ENCODE_BITMASK(15U,2U)
#define VTSS_X_DEVCPU_GCB_SIO_CFG_SIO_BMODE_0(x) VTSS_EXTRACT_BITFIELD(x,15U,2U)

#define VTSS_F_DEVCPU_GCB_SIO_CFG_SIO_BLINK_RESET(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_DEVCPU_GCB_SIO_CFG_SIO_BLINK_RESET    VTSS_BIT(14U)
#define VTSS_X_DEVCPU_GCB_SIO_CFG_SIO_BLINK_RESET(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_DEVCPU_GCB_SIO_CFG_SIO_BURST_GAP_DIS(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_DEVCPU_GCB_SIO_CFG_SIO_BURST_GAP_DIS    VTSS_BIT(13U)
#define VTSS_X_DEVCPU_GCB_SIO_CFG_SIO_BURST_GAP_DIS(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_DEVCPU_GCB_SIO_CFG_SIO_BURST_GAP(x) VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_DEVCPU_GCB_SIO_CFG_SIO_BURST_GAP    VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_DEVCPU_GCB_SIO_CFG_SIO_BURST_GAP(x) VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_DEVCPU_GCB_SIO_CFG_SIO_SINGLE_SHOT(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEVCPU_GCB_SIO_CFG_SIO_SINGLE_SHOT    VTSS_BIT(7U)
#define VTSS_X_DEVCPU_GCB_SIO_CFG_SIO_SINGLE_SHOT(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEVCPU_GCB_SIO_CFG_SIO_AUTO_REPEAT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEVCPU_GCB_SIO_CFG_SIO_AUTO_REPEAT    VTSS_BIT(6U)
#define VTSS_X_DEVCPU_GCB_SIO_CFG_SIO_AUTO_REPEAT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEVCPU_GCB_SIO_CFG_SIO_LD_POLARITY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEVCPU_GCB_SIO_CFG_SIO_LD_POLARITY    VTSS_BIT(5U)
#define VTSS_X_DEVCPU_GCB_SIO_CFG_SIO_LD_POLARITY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEVCPU_GCB_SIO_CFG_SIO_PORT_WIDTH(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_DEVCPU_GCB_SIO_CFG_SIO_PORT_WIDTH    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_DEVCPU_GCB_SIO_CFG_SIO_PORT_WIDTH(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_DEVCPU_GCB_SIO_CFG_SIO_REVERSE_OUTPUT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEVCPU_GCB_SIO_CFG_SIO_REVERSE_OUTPUT    VTSS_BIT(2U)
#define VTSS_X_DEVCPU_GCB_SIO_CFG_SIO_REVERSE_OUTPUT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEVCPU_GCB_SIO_CFG_SIO_REVERSE_INPUT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEVCPU_GCB_SIO_CFG_SIO_REVERSE_INPUT    VTSS_BIT(1U)
#define VTSS_X_DEVCPU_GCB_SIO_CFG_SIO_REVERSE_INPUT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEVCPU_GCB_SIO_CFG_SIO_GLOB_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_GCB_SIO_CFG_SIO_GLOB_INTR_ENA    VTSS_BIT(0U)
#define VTSS_X_DEVCPU_GCB_SIO_CFG_SIO_GLOB_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_GCB_SIO_CLOCK  t_sz:1 ga:140, gw:70, ra:5, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_SIO_CLOCK __REG(VTSS_TO_DEVCPU_GCB,140U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEVCPU_GCB_SIO_CLOCK_SIO_CLK_FREQ(x) VTSS_ENCODE_BITFIELD(x,8U,12U)
#define VTSS_M_DEVCPU_GCB_SIO_CLOCK_SIO_CLK_FREQ    VTSS_ENCODE_BITMASK(8U,12U)
#define VTSS_X_DEVCPU_GCB_SIO_CLOCK_SIO_CLK_FREQ(x) VTSS_EXTRACT_BITFIELD(x,8U,12U)

#define VTSS_F_DEVCPU_GCB_SIO_CLOCK_SYS_CLK_PERIOD(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEVCPU_GCB_SIO_CLOCK_SYS_CLK_PERIOD    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEVCPU_GCB_SIO_CLOCK_SYS_CLK_PERIOD(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEVCPU_GCB_SIO_PORT_CFG  t_sz:1 ga:140, gw:70, ra:6, gc:1, rc:32  */
#define VTSS_DEVCPU_GCB_SIO_PORT_CFG(ri) __REG(VTSS_TO_DEVCPU_GCB,140U,0U,0U,ri,6U,1U,32U)

#define VTSS_F_DEVCPU_GCB_SIO_PORT_CFG_BIT_SOURCE(x) VTSS_ENCODE_BITFIELD(x,12U,12U)
#define VTSS_M_DEVCPU_GCB_SIO_PORT_CFG_BIT_SOURCE    VTSS_ENCODE_BITMASK(12U,12U)
#define VTSS_X_DEVCPU_GCB_SIO_PORT_CFG_BIT_SOURCE(x) VTSS_EXTRACT_BITFIELD(x,12U,12U)

#define VTSS_F_DEVCPU_GCB_SIO_PORT_CFG_PWM_SOURCE(x) VTSS_ENCODE_BITFIELD(x,4U,8U)
#define VTSS_M_DEVCPU_GCB_SIO_PORT_CFG_PWM_SOURCE    VTSS_ENCODE_BITMASK(4U,8U)
#define VTSS_X_DEVCPU_GCB_SIO_PORT_CFG_PWM_SOURCE(x) VTSS_EXTRACT_BITFIELD(x,4U,8U)

#define VTSS_F_DEVCPU_GCB_SIO_PORT_CFG_BIT_POLARITY(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_DEVCPU_GCB_SIO_PORT_CFG_BIT_POLARITY    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_DEVCPU_GCB_SIO_PORT_CFG_BIT_POLARITY(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* DEVCPU_GCB_SIO_PORT_ENA  t_sz:1 ga:140, gw:70, ra:38, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_SIO_PORT_ENA __REG(VTSS_TO_DEVCPU_GCB,140U,0U,0U,0U,38U,1U,1U)

#define VTSS_F_DEVCPU_GCB_SIO_PORT_ENA_SIO_PORT_ENA(x) (x)
#define VTSS_M_DEVCPU_GCB_SIO_PORT_ENA_SIO_PORT_ENA    0xffffffffU
#define VTSS_X_DEVCPU_GCB_SIO_PORT_ENA_SIO_PORT_ENA(x) (x)


/* DEVCPU_GCB_SIO_PWM_CFG  t_sz:1 ga:140, gw:70, ra:39, gc:1, rc:3  */
#define VTSS_DEVCPU_GCB_SIO_PWM_CFG(ri) __REG(VTSS_TO_DEVCPU_GCB,140U,0U,0U,ri,39U,1U,3U)

#define VTSS_F_DEVCPU_GCB_SIO_PWM_CFG_PWM_DUTY_CYCLE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEVCPU_GCB_SIO_PWM_CFG_PWM_DUTY_CYCLE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEVCPU_GCB_SIO_PWM_CFG_PWM_DUTY_CYCLE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEVCPU_GCB_SIO_INTR_POL  t_sz:1 ga:140, gw:70, ra:42, gc:1, rc:4  */
#define VTSS_DEVCPU_GCB_SIO_INTR_POL(ri) __REG(VTSS_TO_DEVCPU_GCB,140U,0U,0U,ri,42U,1U,4U)

#define VTSS_F_DEVCPU_GCB_SIO_INTR_POL_SIO_INTR_POL(x) (x)
#define VTSS_M_DEVCPU_GCB_SIO_INTR_POL_SIO_INTR_POL    0xffffffffU
#define VTSS_X_DEVCPU_GCB_SIO_INTR_POL_SIO_INTR_POL(x) (x)


/* DEVCPU_GCB_SIO_INTR_RAW  t_sz:1 ga:140, gw:70, ra:46, gc:1, rc:4  */
#define VTSS_DEVCPU_GCB_SIO_INTR_RAW(ri) __REG(VTSS_TO_DEVCPU_GCB,140U,0U,0U,ri,46U,1U,4U)

#define VTSS_F_DEVCPU_GCB_SIO_INTR_RAW_SIO_INTR_RAW(x) (x)
#define VTSS_M_DEVCPU_GCB_SIO_INTR_RAW_SIO_INTR_RAW    0xffffffffU
#define VTSS_X_DEVCPU_GCB_SIO_INTR_RAW_SIO_INTR_RAW(x) (x)


/* DEVCPU_GCB_SIO_INTR_TRIGGER0  t_sz:1 ga:140, gw:70, ra:50, gc:1, rc:4  */
#define VTSS_DEVCPU_GCB_SIO_INTR_TRIGGER0(ri) __REG(VTSS_TO_DEVCPU_GCB,140U,0U,0U,ri,50U,1U,4U)

#define VTSS_F_DEVCPU_GCB_SIO_INTR_TRIGGER0_SIO_INTR_TRIGGER0(x) (x)
#define VTSS_M_DEVCPU_GCB_SIO_INTR_TRIGGER0_SIO_INTR_TRIGGER0    0xffffffffU
#define VTSS_X_DEVCPU_GCB_SIO_INTR_TRIGGER0_SIO_INTR_TRIGGER0(x) (x)


/* DEVCPU_GCB_SIO_INTR_TRIGGER1  t_sz:1 ga:140, gw:70, ra:54, gc:1, rc:4  */
#define VTSS_DEVCPU_GCB_SIO_INTR_TRIGGER1(ri) __REG(VTSS_TO_DEVCPU_GCB,140U,0U,0U,ri,54U,1U,4U)

#define VTSS_F_DEVCPU_GCB_SIO_INTR_TRIGGER1_SIO_INTR_TRIGGER1(x) (x)
#define VTSS_M_DEVCPU_GCB_SIO_INTR_TRIGGER1_SIO_INTR_TRIGGER1    0xffffffffU
#define VTSS_X_DEVCPU_GCB_SIO_INTR_TRIGGER1_SIO_INTR_TRIGGER1(x) (x)


/* DEVCPU_GCB_SIO_INTR  t_sz:1 ga:140, gw:70, ra:58, gc:1, rc:4  */
#define VTSS_DEVCPU_GCB_SIO_INTR(ri) __REG(VTSS_TO_DEVCPU_GCB,140U,0U,0U,ri,58U,1U,4U)

#define VTSS_F_DEVCPU_GCB_SIO_INTR_SIO_INTR(x)   (x)
#define VTSS_M_DEVCPU_GCB_SIO_INTR_SIO_INTR      0xffffffffU
#define VTSS_X_DEVCPU_GCB_SIO_INTR_SIO_INTR(x)   (x)


/* DEVCPU_GCB_SIO_INTR_ENA  t_sz:1 ga:140, gw:70, ra:62, gc:1, rc:4  */
#define VTSS_DEVCPU_GCB_SIO_INTR_ENA(ri) __REG(VTSS_TO_DEVCPU_GCB,140U,0U,0U,ri,62U,1U,4U)

#define VTSS_F_DEVCPU_GCB_SIO_INTR_ENA_SIO_INTR_ENA(x) (x)
#define VTSS_M_DEVCPU_GCB_SIO_INTR_ENA_SIO_INTR_ENA    0xffffffffU
#define VTSS_X_DEVCPU_GCB_SIO_INTR_ENA_SIO_INTR_ENA(x) (x)


/* DEVCPU_GCB_SIO_INTR_IDENT  t_sz:1 ga:140, gw:70, ra:66, gc:1, rc:4  */
#define VTSS_DEVCPU_GCB_SIO_INTR_IDENT(ri) __REG(VTSS_TO_DEVCPU_GCB,140U,0U,0U,ri,66U,1U,4U)

#define VTSS_F_DEVCPU_GCB_SIO_INTR_IDENT_SIO_INTR_IDENT(x) (x)
#define VTSS_M_DEVCPU_GCB_SIO_INTR_IDENT_SIO_INTR_IDENT    0xffffffffU
#define VTSS_X_DEVCPU_GCB_SIO_INTR_IDENT_SIO_INTR_IDENT(x) (x)


/* DEVCPU_GCB_FAN_CFG  t_sz:1 ga:210, gw:3, ra:0, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_FAN_CFG   __REG(VTSS_TO_DEVCPU_GCB,210U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEVCPU_GCB_FAN_CFG_DUTY_CYCLE(x)  VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_DEVCPU_GCB_FAN_CFG_DUTY_CYCLE     VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_DEVCPU_GCB_FAN_CFG_DUTY_CYCLE(x)  VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_DEVCPU_GCB_FAN_CFG_INV_POL(x)     VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEVCPU_GCB_FAN_CFG_INV_POL        VTSS_BIT(3U)
#define VTSS_X_DEVCPU_GCB_FAN_CFG_INV_POL(x)     VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEVCPU_GCB_FAN_CFG_GATE_ENA(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEVCPU_GCB_FAN_CFG_GATE_ENA       VTSS_BIT(2U)
#define VTSS_X_DEVCPU_GCB_FAN_CFG_GATE_ENA(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEVCPU_GCB_FAN_CFG_PWM_OPEN_COL_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEVCPU_GCB_FAN_CFG_PWM_OPEN_COL_ENA    VTSS_BIT(1U)
#define VTSS_X_DEVCPU_GCB_FAN_CFG_PWM_OPEN_COL_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEVCPU_GCB_FAN_CFG_FAN_STAT_CFG(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_GCB_FAN_CFG_FAN_STAT_CFG    VTSS_BIT(0U)
#define VTSS_X_DEVCPU_GCB_FAN_CFG_FAN_STAT_CFG(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_GCB_PWM_FREQ  t_sz:1 ga:210, gw:3, ra:1, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_PWM_FREQ  __REG(VTSS_TO_DEVCPU_GCB,210U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEVCPU_GCB_PWM_FREQ_CLK_CYCLES_10US(x) VTSS_ENCODE_BITFIELD(x,16U,12U)
#define VTSS_M_DEVCPU_GCB_PWM_FREQ_CLK_CYCLES_10US    VTSS_ENCODE_BITMASK(16U,12U)
#define VTSS_X_DEVCPU_GCB_PWM_FREQ_CLK_CYCLES_10US(x) VTSS_EXTRACT_BITFIELD(x,16U,12U)

#define VTSS_F_DEVCPU_GCB_PWM_FREQ_PWM_FREQ(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEVCPU_GCB_PWM_FREQ_PWM_FREQ      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEVCPU_GCB_PWM_FREQ_PWM_FREQ(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEVCPU_GCB_FAN_CNT  t_sz:1 ga:210, gw:3, ra:2, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_FAN_CNT   __REG(VTSS_TO_DEVCPU_GCB,210U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEVCPU_GCB_FAN_CNT_FAN_CNT(x)     VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEVCPU_GCB_FAN_CNT_FAN_CNT        VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEVCPU_GCB_FAN_CNT_FAN_CNT(x)     VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEVCPU_GCB_MEMITGR_CTRL  t_sz:1 ga:213, gw:6, ra:0, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_MEMITGR_CTRL __REG(VTSS_TO_DEVCPU_GCB,213U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_CTRL_ACTIVATE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_CTRL_ACTIVATE    VTSS_BIT(0U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_CTRL_ACTIVATE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_GCB_MEMITGR_STAT  t_sz:1 ga:213, gw:6, ra:1, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_MEMITGR_STAT __REG(VTSS_TO_DEVCPU_GCB,213U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_STAT_INDICATION_OVF(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_STAT_INDICATION_OVF    VTSS_BIT(5U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_STAT_INDICATION_OVF(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_STAT_INDICATION(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_STAT_INDICATION    VTSS_BIT(4U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_STAT_INDICATION(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_STAT_MODE_LISTEN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_STAT_MODE_LISTEN    VTSS_BIT(3U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_STAT_MODE_LISTEN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_STAT_MODE_DETECT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_STAT_MODE_DETECT    VTSS_BIT(2U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_STAT_MODE_DETECT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_STAT_MODE_IDLE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_STAT_MODE_IDLE    VTSS_BIT(1U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_STAT_MODE_IDLE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_STAT_MODE_BUSY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_STAT_MODE_BUSY    VTSS_BIT(0U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_STAT_MODE_BUSY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_GCB_MEMITGR_INFO  t_sz:1 ga:213, gw:6, ra:2, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_MEMITGR_INFO __REG(VTSS_TO_DEVCPU_GCB,213U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_INFO_MEM_ERR(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_INFO_MEM_ERR    VTSS_BIT(31U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_INFO_MEM_ERR(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_INFO_MEM_COR(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_INFO_MEM_COR    VTSS_BIT(30U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_INFO_MEM_COR(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_INFO_MEM_ERR_OVF(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_INFO_MEM_ERR_OVF    VTSS_BIT(29U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_INFO_MEM_ERR_OVF(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_INFO_MEM_COR_OVF(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_INFO_MEM_COR_OVF    VTSS_BIT(28U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_INFO_MEM_COR_OVF(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_INFO_MEM_ADDR(x) VTSS_ENCODE_BITFIELD(x,0U,28U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_INFO_MEM_ADDR    VTSS_ENCODE_BITMASK(0U,28U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_INFO_MEM_ADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,28U)

/* DEVCPU_GCB_MEMITGR_IDX  t_sz:1 ga:213, gw:6, ra:3, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_MEMITGR_IDX __REG(VTSS_TO_DEVCPU_GCB,213U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_IDX_MEM_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_IDX_MEM_IDX    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_IDX_MEM_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEVCPU_GCB_MEMITGR_DIV  t_sz:1 ga:213, gw:6, ra:4, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_MEMITGR_DIV __REG(VTSS_TO_DEVCPU_GCB,213U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_DIV_MEM_DIV(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_DIV_MEM_DIV    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_DIV_MEM_DIV(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEVCPU_GCB_MEMITGR_DBG  t_sz:1 ga:213, gw:6, ra:5, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_MEMITGR_DBG __REG(VTSS_TO_DEVCPU_GCB,213U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_DBG_MEM_DIV_SENSE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_DBG_MEM_DIV_SENSE    VTSS_BIT(9U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_DBG_MEM_DIV_SENSE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_DBG_FORCE_INTR(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_DBG_FORCE_INTR    VTSS_BIT(8U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_DBG_FORCE_INTR(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_DBG_SYNC_IN(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_DBG_SYNC_IN    VTSS_BIT(7U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_DBG_SYNC_IN(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_DBG_ENA_IN(x)  VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_DBG_ENA_IN     VTSS_BIT(6U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_DBG_ENA_IN(x)  VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_DBG_DATA_IN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_DBG_DATA_IN    VTSS_BIT(5U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_DBG_DATA_IN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_DBG_INTR_IN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_DBG_INTR_IN    VTSS_BIT(4U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_DBG_INTR_IN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_DBG_SYNC_OUT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_DBG_SYNC_OUT    VTSS_BIT(3U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_DBG_SYNC_OUT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_DBG_ENA_OUT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_DBG_ENA_OUT    VTSS_BIT(2U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_DBG_ENA_OUT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_DBG_FORCE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_DBG_FORCE_ENA    VTSS_BIT(1U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_DBG_FORCE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_DBG_DETECT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_DBG_DETECT_ENA    VTSS_BIT(0U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_DBG_DETECT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_GCB_VRAP_ACCESS_STAT  t_sz:1 ga:219, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_VRAP_ACCESS_STAT __REG(VTSS_TO_DEVCPU_GCB,219U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEVCPU_GCB_VRAP_ACCESS_STAT_FRM_RECV_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEVCPU_GCB_VRAP_ACCESS_STAT_FRM_RECV_STICKY    VTSS_BIT(3U)
#define VTSS_X_DEVCPU_GCB_VRAP_ACCESS_STAT_FRM_RECV_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEVCPU_GCB_VRAP_ACCESS_STAT_CMD_INVALID_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEVCPU_GCB_VRAP_ACCESS_STAT_CMD_INVALID_STICKY    VTSS_BIT(2U)
#define VTSS_X_DEVCPU_GCB_VRAP_ACCESS_STAT_CMD_INVALID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEVCPU_GCB_VRAP_ACCESS_STAT_FRM_INVALID_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEVCPU_GCB_VRAP_ACCESS_STAT_FRM_INVALID_STICKY    VTSS_BIT(1U)
#define VTSS_X_DEVCPU_GCB_VRAP_ACCESS_STAT_FRM_INVALID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEVCPU_GCB_VRAP_ACCESS_STAT_REPLY_ABORT_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_GCB_VRAP_ACCESS_STAT_REPLY_ABORT_STICKY    VTSS_BIT(0U)
#define VTSS_X_DEVCPU_GCB_VRAP_ACCESS_STAT_REPLY_ABORT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_GCB_GPIO_CFG  t_sz:1 ga:220, gw:42, ra:0, gc:1, rc:42  */
#define VTSS_DEVCPU_GCB_GPIO_CFG(ri) __REG(VTSS_TO_DEVCPU_GCB,220U,0U,0U,ri,0U,1U,42U)

#define VTSS_F_DEVCPU_GCB_GPIO_CFG_HE(x)         VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEVCPU_GCB_GPIO_CFG_HE            VTSS_BIT(7U)
#define VTSS_X_DEVCPU_GCB_GPIO_CFG_HE(x)         VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_CFG_ST(x)         VTSS_ENCODE_BITFIELD(x,5U,2U)
#define VTSS_M_DEVCPU_GCB_GPIO_CFG_ST            VTSS_ENCODE_BITMASK(5U,2U)
#define VTSS_X_DEVCPU_GCB_GPIO_CFG_ST(x)         VTSS_EXTRACT_BITFIELD(x,5U,2U)

#define VTSS_F_DEVCPU_GCB_GPIO_CFG_SL(x)         VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEVCPU_GCB_GPIO_CFG_SL            VTSS_BIT(4U)
#define VTSS_X_DEVCPU_GCB_GPIO_CFG_SL(x)         VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_CFG_PU(x)         VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEVCPU_GCB_GPIO_CFG_PU            VTSS_BIT(3U)
#define VTSS_X_DEVCPU_GCB_GPIO_CFG_PU(x)         VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_CFG_PD(x)         VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEVCPU_GCB_GPIO_CFG_PD            VTSS_BIT(2U)
#define VTSS_X_DEVCPU_GCB_GPIO_CFG_PD(x)         VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_CFG_DS(x)         VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_DEVCPU_GCB_GPIO_CFG_DS            VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_DEVCPU_GCB_GPIO_CFG_DS(x)         VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* DEVCPU_GCB_PAD_CFG  t_sz:1 ga:262, gw:6, ra:0, gc:1, rc:6  */
#define VTSS_DEVCPU_GCB_PAD_CFG(ri) __REG(VTSS_TO_DEVCPU_GCB,262U,0U,0U,ri,0U,1U,6U)

#define VTSS_F_DEVCPU_GCB_PAD_CFG_HE(x)          VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEVCPU_GCB_PAD_CFG_HE             VTSS_BIT(7U)
#define VTSS_X_DEVCPU_GCB_PAD_CFG_HE(x)          VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEVCPU_GCB_PAD_CFG_ST(x)          VTSS_ENCODE_BITFIELD(x,5U,2U)
#define VTSS_M_DEVCPU_GCB_PAD_CFG_ST             VTSS_ENCODE_BITMASK(5U,2U)
#define VTSS_X_DEVCPU_GCB_PAD_CFG_ST(x)          VTSS_EXTRACT_BITFIELD(x,5U,2U)

#define VTSS_F_DEVCPU_GCB_PAD_CFG_SL(x)          VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEVCPU_GCB_PAD_CFG_SL             VTSS_BIT(4U)
#define VTSS_X_DEVCPU_GCB_PAD_CFG_SL(x)          VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEVCPU_GCB_PAD_CFG_PU(x)          VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEVCPU_GCB_PAD_CFG_PU             VTSS_BIT(3U)
#define VTSS_X_DEVCPU_GCB_PAD_CFG_PU(x)          VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEVCPU_GCB_PAD_CFG_PD(x)          VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEVCPU_GCB_PAD_CFG_PD             VTSS_BIT(2U)
#define VTSS_X_DEVCPU_GCB_PAD_CFG_PD(x)          VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEVCPU_GCB_PAD_CFG_DS(x)          VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_DEVCPU_GCB_PAD_CFG_DS             VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_DEVCPU_GCB_PAD_CFG_DS(x)          VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* DEVCPU_ORG_IF_CTRL  t_sz:3 ga:0, gw:18, ra:0, gc:1, rc:1  */
#define VTSS_DEVCPU_ORG_IF_CTRL(target) __REG(target,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEVCPU_ORG_IF_CTRL_IF_CTRL(x)     VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_DEVCPU_ORG_IF_CTRL_IF_CTRL        VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_DEVCPU_ORG_IF_CTRL_IF_CTRL(x)     VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* DEVCPU_ORG_IF_CFGSTAT  t_sz:3 ga:0, gw:18, ra:1, gc:1, rc:1  */
#define VTSS_DEVCPU_ORG_IF_CFGSTAT(target) __REG(target,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEVCPU_ORG_IF_CFGSTAT_IF_NUM(x)   VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_DEVCPU_ORG_IF_CFGSTAT_IF_NUM      VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_DEVCPU_ORG_IF_CFGSTAT_IF_NUM(x)   VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_DEVCPU_ORG_IF_CFGSTAT_IF_STAT(x)  VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_DEVCPU_ORG_IF_CFGSTAT_IF_STAT     VTSS_BIT(16U)
#define VTSS_X_DEVCPU_ORG_IF_CFGSTAT_IF_STAT(x)  VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_DEVCPU_ORG_IF_CFGSTAT_IF_CFG(x)   VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_DEVCPU_ORG_IF_CFGSTAT_IF_CFG      VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_DEVCPU_ORG_IF_CFGSTAT_IF_CFG(x)   VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* DEVCPU_ORG_ORG_CFG  t_sz:3 ga:0, gw:18, ra:2, gc:1, rc:1  */
#define VTSS_DEVCPU_ORG_ORG_CFG(target) __REG(target,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEVCPU_ORG_ORG_CFG_BLOCKING_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEVCPU_ORG_ORG_CFG_BLOCKING_ENA    VTSS_BIT(2U)
#define VTSS_X_DEVCPU_ORG_ORG_CFG_BLOCKING_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEVCPU_ORG_ORG_CFG_DROP_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEVCPU_ORG_ORG_CFG_DROP_MODE_ENA    VTSS_BIT(1U)
#define VTSS_X_DEVCPU_ORG_ORG_CFG_DROP_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEVCPU_ORG_ORG_CFG_FAST_WR(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_ORG_ORG_CFG_FAST_WR        VTSS_BIT(0U)
#define VTSS_X_DEVCPU_ORG_ORG_CFG_FAST_WR(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_ORG_ERR_CNTS  t_sz:3 ga:0, gw:18, ra:3, gc:1, rc:1  */
#define VTSS_DEVCPU_ORG_ERR_CNTS(target) __REG(target,0U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEVCPU_ORG_ERR_CNTS_ERR_TGT_BUSY(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_DEVCPU_ORG_ERR_CNTS_ERR_TGT_BUSY    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_DEVCPU_ORG_ERR_CNTS_ERR_TGT_BUSY(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_DEVCPU_ORG_ERR_CNTS_ERR_WD_DROP_ORG(x) VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_DEVCPU_ORG_ERR_CNTS_ERR_WD_DROP_ORG    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_DEVCPU_ORG_ERR_CNTS_ERR_WD_DROP_ORG(x) VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_DEVCPU_ORG_ERR_CNTS_ERR_WD_DROP(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_DEVCPU_ORG_ERR_CNTS_ERR_WD_DROP    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_DEVCPU_ORG_ERR_CNTS_ERR_WD_DROP(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_DEVCPU_ORG_ERR_CNTS_ERR_NO_ACTION(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_DEVCPU_ORG_ERR_CNTS_ERR_NO_ACTION    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_DEVCPU_ORG_ERR_CNTS_ERR_NO_ACTION(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_DEVCPU_ORG_ERR_CNTS_ERR_UTM(x)    VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_DEVCPU_ORG_ERR_CNTS_ERR_UTM       VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_DEVCPU_ORG_ERR_CNTS_ERR_UTM(x)    VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* DEVCPU_ORG_TIMEOUT_CFG  t_sz:3 ga:0, gw:18, ra:4, gc:1, rc:1  */
#define VTSS_DEVCPU_ORG_TIMEOUT_CFG(target) __REG(target,0U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEVCPU_ORG_TIMEOUT_CFG_TIMEOUT_CFG(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_DEVCPU_ORG_TIMEOUT_CFG_TIMEOUT_CFG    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_DEVCPU_ORG_TIMEOUT_CFG_TIMEOUT_CFG(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* DEVCPU_ORG_GPR  t_sz:3 ga:0, gw:18, ra:5, gc:1, rc:1  */
#define VTSS_DEVCPU_ORG_GPR(target) __REG(target,0U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEVCPU_ORG_GPR_GPR(x)             (x)
#define VTSS_M_DEVCPU_ORG_GPR_GPR                0xffffffffU
#define VTSS_X_DEVCPU_ORG_GPR_GPR(x)             (x)


/* DEVCPU_ORG_MAILBOX_SET  t_sz:3 ga:0, gw:18, ra:6, gc:1, rc:1  */
#define VTSS_DEVCPU_ORG_MAILBOX_SET(target) __REG(target,0U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEVCPU_ORG_MAILBOX_SET_MAILBOX_SET(x) (x)
#define VTSS_M_DEVCPU_ORG_MAILBOX_SET_MAILBOX_SET    0xffffffffU
#define VTSS_X_DEVCPU_ORG_MAILBOX_SET_MAILBOX_SET(x) (x)


/* DEVCPU_ORG_MAILBOX_CLR  t_sz:3 ga:0, gw:18, ra:7, gc:1, rc:1  */
#define VTSS_DEVCPU_ORG_MAILBOX_CLR(target) __REG(target,0U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_DEVCPU_ORG_MAILBOX_CLR_MAILBOX_CLR(x) (x)
#define VTSS_M_DEVCPU_ORG_MAILBOX_CLR_MAILBOX_CLR    0xffffffffU
#define VTSS_X_DEVCPU_ORG_MAILBOX_CLR_MAILBOX_CLR(x) (x)


/* DEVCPU_ORG_MAILBOX  t_sz:3 ga:0, gw:18, ra:8, gc:1, rc:1  */
#define VTSS_DEVCPU_ORG_MAILBOX(target) __REG(target,0U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_DEVCPU_ORG_MAILBOX_MAILBOX(x)     (x)
#define VTSS_M_DEVCPU_ORG_MAILBOX_MAILBOX        0xffffffffU
#define VTSS_X_DEVCPU_ORG_MAILBOX_MAILBOX(x)     (x)


/* DEVCPU_ORG_SEMA_CFG  t_sz:3 ga:0, gw:18, ra:9, gc:1, rc:1  */
#define VTSS_DEVCPU_ORG_SEMA_CFG(target) __REG(target,0U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_DEVCPU_ORG_SEMA_CFG_SEMA_INTR_POL(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEVCPU_ORG_SEMA_CFG_SEMA_INTR_POL    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEVCPU_ORG_SEMA_CFG_SEMA_INTR_POL(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEVCPU_ORG_SEMA  t_sz:3 ga:0, gw:18, ra:10, gc:1, rc:8  */
#define VTSS_DEVCPU_ORG_SEMA(target,ri) __REG(target,0U,0U,0U,ri,10U,1U,8U)

#define VTSS_F_DEVCPU_ORG_SEMA_SEMA(x)           VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_ORG_SEMA_SEMA              VTSS_BIT(0U)
#define VTSS_X_DEVCPU_ORG_SEMA_SEMA(x)           VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_PTP_PTP_PIN_INTR  t_sz:1 ga:128, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_PIN_INTR __REG(VTSS_TO_DEVCPU_PTP,128U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_PIN_INTR_INTR_PTP(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEVCPU_PTP_PTP_PIN_INTR_INTR_PTP    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEVCPU_PTP_PTP_PIN_INTR_INTR_PTP(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEVCPU_PTP_PTP_PIN_INTR_ENA  t_sz:1 ga:128, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_PIN_INTR_ENA __REG(VTSS_TO_DEVCPU_PTP,128U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_PIN_INTR_ENA_INTR_PTP_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEVCPU_PTP_PTP_PIN_INTR_ENA_INTR_PTP_ENA    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEVCPU_PTP_PTP_PIN_INTR_ENA_INTR_PTP_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEVCPU_PTP_PTP_INTR_IDENT  t_sz:1 ga:128, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_INTR_IDENT __REG(VTSS_TO_DEVCPU_PTP,128U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_INTR_IDENT_INTR_PTP_IDENT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEVCPU_PTP_PTP_INTR_IDENT_INTR_PTP_IDENT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEVCPU_PTP_PTP_INTR_IDENT_INTR_PTP_IDENT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEVCPU_PTP_PTP_DOM_CFG  t_sz:1 ga:128, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_DOM_CFG __REG(VTSS_TO_DEVCPU_PTP,128U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_DOM_CFG_PTP_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_DEVCPU_PTP_PTP_DOM_CFG_PTP_ENA    VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_DEVCPU_PTP_PTP_DOM_CFG_PTP_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_DEVCPU_PTP_PTP_DOM_CFG_PTP_HOLD(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_DEVCPU_PTP_PTP_DOM_CFG_PTP_HOLD    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_DEVCPU_PTP_PTP_DOM_CFG_PTP_HOLD(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_DEVCPU_PTP_PTP_DOM_CFG_PTP_TOD_FREEZE(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_DEVCPU_PTP_PTP_DOM_CFG_PTP_TOD_FREEZE    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_DEVCPU_PTP_PTP_DOM_CFG_PTP_TOD_FREEZE(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_DEVCPU_PTP_PTP_DOM_CFG_PTP_CLKCFG_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEVCPU_PTP_PTP_DOM_CFG_PTP_CLKCFG_DIS    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEVCPU_PTP_PTP_DOM_CFG_PTP_CLKCFG_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEVCPU_PTP_CLK_PER_CFG  t_sz:1 ga:132, gw:7, ra:0, gc:3, rc:2  */
#define VTSS_DEVCPU_PTP_CLK_PER_CFG(gi,ri) __REG(VTSS_TO_DEVCPU_PTP,132U,gi,7U,ri,0U,3U,2U)

#define VTSS_F_DEVCPU_PTP_CLK_PER_CFG_CLK_PER_VAL(x) (x)
#define VTSS_M_DEVCPU_PTP_CLK_PER_CFG_CLK_PER_VAL    0xffffffffU
#define VTSS_X_DEVCPU_PTP_CLK_PER_CFG_CLK_PER_VAL(x) (x)


/* DEVCPU_PTP_PTP_CUR_NSEC  t_sz:1 ga:132, gw:7, ra:2, gc:3, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_CUR_NSEC(gi) __REG(VTSS_TO_DEVCPU_PTP,132U,gi,7U,0U,2U,3U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_CUR_NSEC_PTP_CUR_NSEC(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_DEVCPU_PTP_PTP_CUR_NSEC_PTP_CUR_NSEC    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_DEVCPU_PTP_PTP_CUR_NSEC_PTP_CUR_NSEC(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* DEVCPU_PTP_PTP_CUR_NSEC_FRAC  t_sz:1 ga:132, gw:7, ra:3, gc:3, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_CUR_NSEC_FRAC(gi) __REG(VTSS_TO_DEVCPU_PTP,132U,gi,7U,0U,3U,3U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_CUR_NSEC_FRAC_PTP_CUR_NSEC_FRAC(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEVCPU_PTP_PTP_CUR_NSEC_FRAC_PTP_CUR_NSEC_FRAC    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEVCPU_PTP_PTP_CUR_NSEC_FRAC_PTP_CUR_NSEC_FRAC(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEVCPU_PTP_PTP_CUR_SEC_LSB  t_sz:1 ga:132, gw:7, ra:4, gc:3, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_CUR_SEC_LSB(gi) __REG(VTSS_TO_DEVCPU_PTP,132U,gi,7U,0U,4U,3U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_CUR_SEC_LSB_PTP_CUR_SEC_LSB(x) (x)
#define VTSS_M_DEVCPU_PTP_PTP_CUR_SEC_LSB_PTP_CUR_SEC_LSB    0xffffffffU
#define VTSS_X_DEVCPU_PTP_PTP_CUR_SEC_LSB_PTP_CUR_SEC_LSB(x) (x)


/* DEVCPU_PTP_PTP_CUR_SEC_MSB  t_sz:1 ga:132, gw:7, ra:5, gc:3, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_CUR_SEC_MSB(gi) __REG(VTSS_TO_DEVCPU_PTP,132U,gi,7U,0U,5U,3U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_CUR_SEC_MSB_PTP_CUR_SEC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEVCPU_PTP_PTP_CUR_SEC_MSB_PTP_CUR_SEC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEVCPU_PTP_PTP_CUR_SEC_MSB_PTP_CUR_SEC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEVCPU_PTP_NTP_CUR_NSEC  t_sz:1 ga:132, gw:7, ra:6, gc:3, rc:1  */
#define VTSS_DEVCPU_PTP_NTP_CUR_NSEC(gi) __REG(VTSS_TO_DEVCPU_PTP,132U,gi,7U,0U,6U,3U,1U)

#define VTSS_F_DEVCPU_PTP_NTP_CUR_NSEC_NTP_CUR_NSEC(x) (x)
#define VTSS_M_DEVCPU_PTP_NTP_CUR_NSEC_NTP_CUR_NSEC    0xffffffffU
#define VTSS_X_DEVCPU_PTP_NTP_CUR_NSEC_NTP_CUR_NSEC(x) (x)


/* DEVCPU_PTP_PTP_PIN_CFG  t_sz:1 ga:0, gw:16, ra:0, gc:8, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_PIN_CFG(gi) __REG(VTSS_TO_DEVCPU_PTP,0U,gi,16U,0U,0U,8U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_ACTION(x) VTSS_ENCODE_BITFIELD(x,27U,3U)
#define VTSS_M_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_ACTION    VTSS_ENCODE_BITMASK(27U,3U)
#define VTSS_X_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_ACTION(x) VTSS_EXTRACT_BITFIELD(x,27U,3U)

#define VTSS_F_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_SYNC(x) VTSS_ENCODE_BITFIELD(x,25U,2U)
#define VTSS_M_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_SYNC    VTSS_ENCODE_BITMASK(25U,2U)
#define VTSS_X_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_SYNC(x) VTSS_EXTRACT_BITFIELD(x,25U,2U)

#define VTSS_F_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_INV_POL(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_INV_POL    VTSS_BIT(24U)
#define VTSS_X_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_INV_POL(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_SELECT(x) VTSS_ENCODE_BITFIELD(x,21U,3U)
#define VTSS_M_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_SELECT    VTSS_ENCODE_BITMASK(21U,3U)
#define VTSS_X_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_SELECT(x) VTSS_EXTRACT_BITFIELD(x,21U,3U)

#define VTSS_F_DEVCPU_PTP_PTP_PIN_CFG_PTP_CLK_SELECT(x) VTSS_ENCODE_BITFIELD(x,18U,3U)
#define VTSS_M_DEVCPU_PTP_PTP_PIN_CFG_PTP_CLK_SELECT    VTSS_ENCODE_BITMASK(18U,3U)
#define VTSS_X_DEVCPU_PTP_PTP_PIN_CFG_PTP_CLK_SELECT(x) VTSS_EXTRACT_BITFIELD(x,18U,3U)

#define VTSS_F_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_DOM(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_DOM    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_DOM(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_OPT(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_OPT    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_OPT(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_EMBEDDED_CLK(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_EMBEDDED_CLK    VTSS_BIT(13U)
#define VTSS_X_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_EMBEDDED_CLK(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_OUTP_OFS(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_OUTP_OFS    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_OUTP_OFS(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* DEVCPU_PTP_PTP_TOD_SEC_MSB  t_sz:1 ga:0, gw:16, ra:1, gc:8, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_TOD_SEC_MSB(gi) __REG(VTSS_TO_DEVCPU_PTP,0U,gi,16U,0U,1U,8U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_TOD_SEC_MSB_PTP_TOD_SEC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEVCPU_PTP_PTP_TOD_SEC_MSB_PTP_TOD_SEC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEVCPU_PTP_PTP_TOD_SEC_MSB_PTP_TOD_SEC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEVCPU_PTP_PTP_TOD_SEC_LSB  t_sz:1 ga:0, gw:16, ra:2, gc:8, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_TOD_SEC_LSB(gi) __REG(VTSS_TO_DEVCPU_PTP,0U,gi,16U,0U,2U,8U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_TOD_SEC_LSB_PTP_TOD_SEC_LSB(x) (x)
#define VTSS_M_DEVCPU_PTP_PTP_TOD_SEC_LSB_PTP_TOD_SEC_LSB    0xffffffffU
#define VTSS_X_DEVCPU_PTP_PTP_TOD_SEC_LSB_PTP_TOD_SEC_LSB(x) (x)


/* DEVCPU_PTP_PTP_TOD_NSEC  t_sz:1 ga:0, gw:16, ra:3, gc:8, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_TOD_NSEC(gi) __REG(VTSS_TO_DEVCPU_PTP,0U,gi,16U,0U,3U,8U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_TOD_NSEC_PTP_TOD_NSEC(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_DEVCPU_PTP_PTP_TOD_NSEC_PTP_TOD_NSEC    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_DEVCPU_PTP_PTP_TOD_NSEC_PTP_TOD_NSEC(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* DEVCPU_PTP_PTP_TOD_NSEC_FRAC  t_sz:1 ga:0, gw:16, ra:4, gc:8, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_TOD_NSEC_FRAC(gi) __REG(VTSS_TO_DEVCPU_PTP,0U,gi,16U,0U,4U,8U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_TOD_NSEC_FRAC_PTP_TOD_NSEC_FRAC(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEVCPU_PTP_PTP_TOD_NSEC_FRAC_PTP_TOD_NSEC_FRAC    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEVCPU_PTP_PTP_TOD_NSEC_FRAC_PTP_TOD_NSEC_FRAC(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEVCPU_PTP_NTP_NSEC  t_sz:1 ga:0, gw:16, ra:5, gc:8, rc:1  */
#define VTSS_DEVCPU_PTP_NTP_NSEC(gi) __REG(VTSS_TO_DEVCPU_PTP,0U,gi,16U,0U,5U,8U,1U)

#define VTSS_F_DEVCPU_PTP_NTP_NSEC_NTP_NSEC(x)   (x)
#define VTSS_M_DEVCPU_PTP_NTP_NSEC_NTP_NSEC      0xffffffffU
#define VTSS_X_DEVCPU_PTP_NTP_NSEC_NTP_NSEC(x)   (x)


/* DEVCPU_PTP_PIN_WF_HIGH_PERIOD  t_sz:1 ga:0, gw:16, ra:6, gc:8, rc:1  */
#define VTSS_DEVCPU_PTP_PIN_WF_HIGH_PERIOD(gi) __REG(VTSS_TO_DEVCPU_PTP,0U,gi,16U,0U,6U,8U,1U)

#define VTSS_F_DEVCPU_PTP_PIN_WF_HIGH_PERIOD_PIN_WFH(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_DEVCPU_PTP_PIN_WF_HIGH_PERIOD_PIN_WFH    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_DEVCPU_PTP_PIN_WF_HIGH_PERIOD_PIN_WFH(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* DEVCPU_PTP_PIN_WF_LOW_PERIOD  t_sz:1 ga:0, gw:16, ra:7, gc:8, rc:1  */
#define VTSS_DEVCPU_PTP_PIN_WF_LOW_PERIOD(gi) __REG(VTSS_TO_DEVCPU_PTP,0U,gi,16U,0U,7U,8U,1U)

#define VTSS_F_DEVCPU_PTP_PIN_WF_LOW_PERIOD_PIN_WFL(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_DEVCPU_PTP_PIN_WF_LOW_PERIOD_PIN_WFL    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_DEVCPU_PTP_PIN_WF_LOW_PERIOD_PIN_WFL(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* DEVCPU_PTP_PIN_IOBOUNCH_DELAY  t_sz:1 ga:0, gw:16, ra:8, gc:8, rc:1  */
#define VTSS_DEVCPU_PTP_PIN_IOBOUNCH_DELAY(gi) __REG(VTSS_TO_DEVCPU_PTP,0U,gi,16U,0U,8U,8U,1U)

#define VTSS_F_DEVCPU_PTP_PIN_IOBOUNCH_DELAY_PIN_IOBOUNCH_VAL(x) VTSS_ENCODE_BITFIELD(x,3U,16U)
#define VTSS_M_DEVCPU_PTP_PIN_IOBOUNCH_DELAY_PIN_IOBOUNCH_VAL    VTSS_ENCODE_BITMASK(3U,16U)
#define VTSS_X_DEVCPU_PTP_PIN_IOBOUNCH_DELAY_PIN_IOBOUNCH_VAL(x) VTSS_EXTRACT_BITFIELD(x,3U,16U)

#define VTSS_F_DEVCPU_PTP_PIN_IOBOUNCH_DELAY_PIN_IOBOUNCH_CFG(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEVCPU_PTP_PIN_IOBOUNCH_DELAY_PIN_IOBOUNCH_CFG    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEVCPU_PTP_PIN_IOBOUNCH_DELAY_PIN_IOBOUNCH_CFG(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEVCPU_PTP_PTP_TWOSTEP_CTRL  t_sz:1 ga:153, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_TWOSTEP_CTRL __REG(VTSS_TO_DEVCPU_PTP,153U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_TWOSTEP_CTRL_PTP_OVWR_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEVCPU_PTP_PTP_TWOSTEP_CTRL_PTP_OVWR_ENA    VTSS_BIT(12U)
#define VTSS_X_DEVCPU_PTP_PTP_TWOSTEP_CTRL_PTP_OVWR_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_TWOSTEP_CTRL_PTP_NXT(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_DEVCPU_PTP_PTP_TWOSTEP_CTRL_PTP_NXT    VTSS_BIT(11U)
#define VTSS_X_DEVCPU_PTP_PTP_TWOSTEP_CTRL_PTP_NXT(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_TWOSTEP_CTRL_PTP_VLD(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_DEVCPU_PTP_PTP_TWOSTEP_CTRL_PTP_VLD    VTSS_BIT(10U)
#define VTSS_X_DEVCPU_PTP_PTP_TWOSTEP_CTRL_PTP_VLD(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_TWOSTEP_CTRL_STAMP_TX(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_DEVCPU_PTP_PTP_TWOSTEP_CTRL_STAMP_TX    VTSS_BIT(9U)
#define VTSS_X_DEVCPU_PTP_PTP_TWOSTEP_CTRL_STAMP_TX(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_TWOSTEP_CTRL_STAMP_PORT(x) VTSS_ENCODE_BITFIELD(x,1U,8U)
#define VTSS_M_DEVCPU_PTP_PTP_TWOSTEP_CTRL_STAMP_PORT    VTSS_ENCODE_BITMASK(1U,8U)
#define VTSS_X_DEVCPU_PTP_PTP_TWOSTEP_CTRL_STAMP_PORT(x) VTSS_EXTRACT_BITFIELD(x,1U,8U)

#define VTSS_F_DEVCPU_PTP_PTP_TWOSTEP_CTRL_PTP_OVFL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_PTP_PTP_TWOSTEP_CTRL_PTP_OVFL    VTSS_BIT(0U)
#define VTSS_X_DEVCPU_PTP_PTP_TWOSTEP_CTRL_PTP_OVFL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_PTP_PTP_TWOSTEP_STAMP_NSEC  t_sz:1 ga:153, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_TWOSTEP_STAMP_NSEC __REG(VTSS_TO_DEVCPU_PTP,153U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_TWOSTEP_STAMP_NSEC_STAMP_NSEC(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_DEVCPU_PTP_PTP_TWOSTEP_STAMP_NSEC_STAMP_NSEC    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_DEVCPU_PTP_PTP_TWOSTEP_STAMP_NSEC_STAMP_NSEC(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* DEVCPU_PTP_PTP_TWOSTEP_STAMP_SUBNS  t_sz:1 ga:153, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_TWOSTEP_STAMP_SUBNS __REG(VTSS_TO_DEVCPU_PTP,153U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_TWOSTEP_STAMP_SUBNS_STAMP_SUB_NSEC(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEVCPU_PTP_PTP_TWOSTEP_STAMP_SUBNS_STAMP_SUB_NSEC    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEVCPU_PTP_PTP_TWOSTEP_STAMP_SUBNS_STAMP_SUB_NSEC(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEVCPU_PTP_PTP_WRP  t_sz:1 ga:153, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_WRP   __REG(VTSS_TO_DEVCPU_PTP,153U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_WRP_PTP_WRP(x)     VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEVCPU_PTP_PTP_WRP_PTP_WRP        VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEVCPU_PTP_PTP_WRP_PTP_WRP(x)     VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEVCPU_PTP_PHAD_CTRL  t_sz:1 ga:157, gw:3, ra:0, gc:8, rc:1  */
#define VTSS_DEVCPU_PTP_PHAD_CTRL(gi) __REG(VTSS_TO_DEVCPU_PTP,157U,gi,3U,0U,0U,8U,1U)

#define VTSS_F_DEVCPU_PTP_PHAD_CTRL_PHAD_LOCK(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_DEVCPU_PTP_PHAD_CTRL_PHAD_LOCK    VTSS_BIT(18U)
#define VTSS_X_DEVCPU_PTP_PHAD_CTRL_PHAD_LOCK(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_DEVCPU_PTP_PHAD_CTRL_DIV_STATE(x) VTSS_ENCODE_BITFIELD(x,15U,3U)
#define VTSS_M_DEVCPU_PTP_PHAD_CTRL_DIV_STATE    VTSS_ENCODE_BITMASK(15U,3U)
#define VTSS_X_DEVCPU_PTP_PHAD_CTRL_DIV_STATE(x) VTSS_EXTRACT_BITFIELD(x,15U,3U)

#define VTSS_F_DEVCPU_PTP_PHAD_CTRL_PHAD_ADJ(x)  VTSS_ENCODE_BITFIELD(x,13U,2U)
#define VTSS_M_DEVCPU_PTP_PHAD_CTRL_PHAD_ADJ     VTSS_ENCODE_BITMASK(13U,2U)
#define VTSS_X_DEVCPU_PTP_PHAD_CTRL_PHAD_ADJ(x)  VTSS_EXTRACT_BITFIELD(x,13U,2U)

#define VTSS_F_DEVCPU_PTP_PHAD_CTRL_ERR_MAX_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEVCPU_PTP_PHAD_CTRL_ERR_MAX_ENA    VTSS_BIT(12U)
#define VTSS_X_DEVCPU_PTP_PHAD_CTRL_ERR_MAX_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEVCPU_PTP_PHAD_CTRL_DIV_CFG(x)   VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_DEVCPU_PTP_PHAD_CTRL_DIV_CFG      VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_DEVCPU_PTP_PHAD_CTRL_DIV_CFG(x)   VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_DEVCPU_PTP_PHAD_CTRL_TWEAKS(x)    VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_DEVCPU_PTP_PHAD_CTRL_TWEAKS       VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_DEVCPU_PTP_PHAD_CTRL_TWEAKS(x)    VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_DEVCPU_PTP_PHAD_CTRL_PHAD_ENA(x)  VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEVCPU_PTP_PHAD_CTRL_PHAD_ENA     VTSS_BIT(5U)
#define VTSS_X_DEVCPU_PTP_PHAD_CTRL_PHAD_ENA(x)  VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEVCPU_PTP_PHAD_CTRL_PHAD_MODE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEVCPU_PTP_PHAD_CTRL_PHAD_MODE    VTSS_BIT(4U)
#define VTSS_X_DEVCPU_PTP_PHAD_CTRL_PHAD_MODE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEVCPU_PTP_PHAD_CTRL_PHAD_FAILED(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEVCPU_PTP_PHAD_CTRL_PHAD_FAILED    VTSS_BIT(3U)
#define VTSS_X_DEVCPU_PTP_PHAD_CTRL_PHAD_FAILED(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEVCPU_PTP_PHAD_CTRL_LOCK_ACC(x)  VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEVCPU_PTP_PHAD_CTRL_LOCK_ACC     VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEVCPU_PTP_PHAD_CTRL_LOCK_ACC(x)  VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEVCPU_PTP_PHAD_CYC_STAT  t_sz:1 ga:157, gw:3, ra:1, gc:8, rc:1  */
#define VTSS_DEVCPU_PTP_PHAD_CYC_STAT(gi) __REG(VTSS_TO_DEVCPU_PTP,157U,gi,3U,0U,1U,8U,1U)

#define VTSS_F_DEVCPU_PTP_PHAD_CYC_STAT_PHAD_CYCLETIME(x) (x)
#define VTSS_M_DEVCPU_PTP_PHAD_CYC_STAT_PHAD_CYCLETIME    0xffffffffU
#define VTSS_X_DEVCPU_PTP_PHAD_CYC_STAT_PHAD_CYCLETIME(x) (x)


/* DEVCPU_PTP_PHAD_ERR_STAT  t_sz:1 ga:157, gw:3, ra:2, gc:8, rc:1  */
#define VTSS_DEVCPU_PTP_PHAD_ERR_STAT(gi) __REG(VTSS_TO_DEVCPU_PTP,157U,gi,3U,0U,2U,8U,1U)

#define VTSS_F_DEVCPU_PTP_PHAD_ERR_STAT_PHAD_ERR_STAT(x) VTSS_ENCODE_BITFIELD(x,0U,19U)
#define VTSS_M_DEVCPU_PTP_PHAD_ERR_STAT_PHAD_ERR_STAT    VTSS_ENCODE_BITMASK(0U,19U)
#define VTSS_X_DEVCPU_PTP_PHAD_ERR_STAT_PHAD_ERR_STAT(x) VTSS_EXTRACT_BITFIELD(x,0U,19U)

/* DEVCPU_QS_XTR_GRP_CFG  t_sz:1 ga:0, gw:9, ra:0, gc:1, rc:2  */
#define VTSS_DEVCPU_QS_XTR_GRP_CFG(ri) __REG(VTSS_TO_DEVCPU_QS,0U,0U,0U,ri,0U,1U,2U)

#define VTSS_F_DEVCPU_QS_XTR_GRP_CFG_MODE(x)     VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_DEVCPU_QS_XTR_GRP_CFG_MODE        VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_DEVCPU_QS_XTR_GRP_CFG_MODE(x)     VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_DEVCPU_QS_XTR_GRP_CFG_STATUS_WORD_POS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEVCPU_QS_XTR_GRP_CFG_STATUS_WORD_POS    VTSS_BIT(1U)
#define VTSS_X_DEVCPU_QS_XTR_GRP_CFG_STATUS_WORD_POS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEVCPU_QS_XTR_GRP_CFG_BYTE_SWAP(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_QS_XTR_GRP_CFG_BYTE_SWAP    VTSS_BIT(0U)
#define VTSS_X_DEVCPU_QS_XTR_GRP_CFG_BYTE_SWAP(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_QS_XTR_RD  t_sz:1 ga:0, gw:9, ra:2, gc:1, rc:2  */
#define VTSS_DEVCPU_QS_XTR_RD(ri) __REG(VTSS_TO_DEVCPU_QS,0U,0U,0U,ri,2U,1U,2U)

#define VTSS_F_DEVCPU_QS_XTR_RD_DATA(x)          (x)
#define VTSS_M_DEVCPU_QS_XTR_RD_DATA             0xffffffffU
#define VTSS_X_DEVCPU_QS_XTR_RD_DATA(x)          (x)


/* DEVCPU_QS_XTR_FRM_PRUNING  t_sz:1 ga:0, gw:9, ra:4, gc:1, rc:2  */
#define VTSS_DEVCPU_QS_XTR_FRM_PRUNING(ri) __REG(VTSS_TO_DEVCPU_QS,0U,0U,0U,ri,4U,1U,2U)

#define VTSS_F_DEVCPU_QS_XTR_FRM_PRUNING_PRUNE_SIZE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEVCPU_QS_XTR_FRM_PRUNING_PRUNE_SIZE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEVCPU_QS_XTR_FRM_PRUNING_PRUNE_SIZE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEVCPU_QS_XTR_FLUSH  t_sz:1 ga:0, gw:9, ra:6, gc:1, rc:1  */
#define VTSS_DEVCPU_QS_XTR_FLUSH  __REG(VTSS_TO_DEVCPU_QS,0U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEVCPU_QS_XTR_FLUSH_FLUSH(x)      VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_DEVCPU_QS_XTR_FLUSH_FLUSH         VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_DEVCPU_QS_XTR_FLUSH_FLUSH(x)      VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* DEVCPU_QS_XTR_DATA_PRESENT  t_sz:1 ga:0, gw:9, ra:7, gc:1, rc:1  */
#define VTSS_DEVCPU_QS_XTR_DATA_PRESENT __REG(VTSS_TO_DEVCPU_QS,0U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_DEVCPU_QS_XTR_DATA_PRESENT_DATA_PRESENT(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_DEVCPU_QS_XTR_DATA_PRESENT_DATA_PRESENT    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_DEVCPU_QS_XTR_DATA_PRESENT_DATA_PRESENT(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* DEVCPU_QS_XTR_CFG  t_sz:1 ga:0, gw:9, ra:8, gc:1, rc:1  */
#define VTSS_DEVCPU_QS_XTR_CFG    __REG(VTSS_TO_DEVCPU_QS,0U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_DEVCPU_QS_XTR_CFG_DP_WM(x)        VTSS_ENCODE_BITFIELD(x,7U,5U)
#define VTSS_M_DEVCPU_QS_XTR_CFG_DP_WM           VTSS_ENCODE_BITMASK(7U,5U)
#define VTSS_X_DEVCPU_QS_XTR_CFG_DP_WM(x)        VTSS_EXTRACT_BITFIELD(x,7U,5U)

#define VTSS_F_DEVCPU_QS_XTR_CFG_SCH_WM(x)       VTSS_ENCODE_BITFIELD(x,2U,5U)
#define VTSS_M_DEVCPU_QS_XTR_CFG_SCH_WM          VTSS_ENCODE_BITMASK(2U,5U)
#define VTSS_X_DEVCPU_QS_XTR_CFG_SCH_WM(x)       VTSS_EXTRACT_BITFIELD(x,2U,5U)

#define VTSS_F_DEVCPU_QS_XTR_CFG_OFLW_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_DEVCPU_QS_XTR_CFG_OFLW_ERR_STICKY    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_DEVCPU_QS_XTR_CFG_OFLW_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* DEVCPU_QS_INJ_GRP_CFG  t_sz:1 ga:9, gw:10, ra:0, gc:1, rc:2  */
#define VTSS_DEVCPU_QS_INJ_GRP_CFG(ri) __REG(VTSS_TO_DEVCPU_QS,9U,0U,0U,ri,0U,1U,2U)

#define VTSS_F_DEVCPU_QS_INJ_GRP_CFG_MODE(x)     VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_DEVCPU_QS_INJ_GRP_CFG_MODE        VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_DEVCPU_QS_INJ_GRP_CFG_MODE(x)     VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_DEVCPU_QS_INJ_GRP_CFG_BYTE_SWAP(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_QS_INJ_GRP_CFG_BYTE_SWAP    VTSS_BIT(0U)
#define VTSS_X_DEVCPU_QS_INJ_GRP_CFG_BYTE_SWAP(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_QS_INJ_WR  t_sz:1 ga:9, gw:10, ra:2, gc:1, rc:2  */
#define VTSS_DEVCPU_QS_INJ_WR(ri) __REG(VTSS_TO_DEVCPU_QS,9U,0U,0U,ri,2U,1U,2U)

#define VTSS_F_DEVCPU_QS_INJ_WR_DATA(x)          (x)
#define VTSS_M_DEVCPU_QS_INJ_WR_DATA             0xffffffffU
#define VTSS_X_DEVCPU_QS_INJ_WR_DATA(x)          (x)


/* DEVCPU_QS_INJ_CTRL  t_sz:1 ga:9, gw:10, ra:4, gc:1, rc:2  */
#define VTSS_DEVCPU_QS_INJ_CTRL(ri) __REG(VTSS_TO_DEVCPU_QS,9U,0U,0U,ri,4U,1U,2U)

#define VTSS_F_DEVCPU_QS_INJ_CTRL_GAP_SIZE(x)    VTSS_ENCODE_BITFIELD(x,21U,4U)
#define VTSS_M_DEVCPU_QS_INJ_CTRL_GAP_SIZE       VTSS_ENCODE_BITMASK(21U,4U)
#define VTSS_X_DEVCPU_QS_INJ_CTRL_GAP_SIZE(x)    VTSS_EXTRACT_BITFIELD(x,21U,4U)

#define VTSS_F_DEVCPU_QS_INJ_CTRL_ABORT(x)       VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_DEVCPU_QS_INJ_CTRL_ABORT          VTSS_BIT(20U)
#define VTSS_X_DEVCPU_QS_INJ_CTRL_ABORT(x)       VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_DEVCPU_QS_INJ_CTRL_EOF(x)         VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_DEVCPU_QS_INJ_CTRL_EOF            VTSS_BIT(19U)
#define VTSS_X_DEVCPU_QS_INJ_CTRL_EOF(x)         VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_DEVCPU_QS_INJ_CTRL_SOF(x)         VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_DEVCPU_QS_INJ_CTRL_SOF            VTSS_BIT(18U)
#define VTSS_X_DEVCPU_QS_INJ_CTRL_SOF(x)         VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_DEVCPU_QS_INJ_CTRL_VLD_BYTES(x)   VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_DEVCPU_QS_INJ_CTRL_VLD_BYTES      VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_DEVCPU_QS_INJ_CTRL_VLD_BYTES(x)   VTSS_EXTRACT_BITFIELD(x,16U,2U)

/* DEVCPU_QS_INJ_STATUS  t_sz:1 ga:9, gw:10, ra:6, gc:1, rc:1  */
#define VTSS_DEVCPU_QS_INJ_STATUS __REG(VTSS_TO_DEVCPU_QS,9U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEVCPU_QS_INJ_STATUS_WMARK_REACHED(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_DEVCPU_QS_INJ_STATUS_WMARK_REACHED    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_DEVCPU_QS_INJ_STATUS_WMARK_REACHED(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_DEVCPU_QS_INJ_STATUS_FIFO_RDY(x)  VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_DEVCPU_QS_INJ_STATUS_FIFO_RDY     VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_DEVCPU_QS_INJ_STATUS_FIFO_RDY(x)  VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_DEVCPU_QS_INJ_STATUS_INJ_IN_PROGRESS(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_DEVCPU_QS_INJ_STATUS_INJ_IN_PROGRESS    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_DEVCPU_QS_INJ_STATUS_INJ_IN_PROGRESS(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* DEVCPU_QS_INJ_ERR  t_sz:1 ga:9, gw:10, ra:7, gc:1, rc:2  */
#define VTSS_DEVCPU_QS_INJ_ERR(ri) __REG(VTSS_TO_DEVCPU_QS,9U,0U,0U,ri,7U,1U,2U)

#define VTSS_F_DEVCPU_QS_INJ_ERR_ABORT_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEVCPU_QS_INJ_ERR_ABORT_ERR_STICKY    VTSS_BIT(1U)
#define VTSS_X_DEVCPU_QS_INJ_ERR_ABORT_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEVCPU_QS_INJ_ERR_WR_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_QS_INJ_ERR_WR_ERR_STICKY    VTSS_BIT(0U)
#define VTSS_X_DEVCPU_QS_INJ_ERR_WR_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_QS_VTSS_DBG  t_sz:1 ga:9, gw:10, ra:9, gc:1, rc:1  */
#define VTSS_DEVCPU_QS_VTSS_DBG   __REG(VTSS_TO_DEVCPU_QS,9U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_DEVCPU_QS_VTSS_DBG_FRM_CNT(x)     VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_DEVCPU_QS_VTSS_DBG_FRM_CNT        VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_DEVCPU_QS_VTSS_DBG_FRM_CNT(x)     VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* DSM_RAM_INIT  t_sz:1 ga:0, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_DSM_RAM_INIT         __REG(VTSS_TO_DSM,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DSM_RAM_INIT_RAM_TEST_OPT(x)      VTSS_ENCODE_BITFIELD(x,2U,3U)
#define VTSS_M_DSM_RAM_INIT_RAM_TEST_OPT         VTSS_ENCODE_BITMASK(2U,3U)
#define VTSS_X_DSM_RAM_INIT_RAM_TEST_OPT(x)      VTSS_EXTRACT_BITFIELD(x,2U,3U)

#define VTSS_F_DSM_RAM_INIT_RAM_INIT(x)          VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DSM_RAM_INIT_RAM_INIT             VTSS_BIT(1U)
#define VTSS_X_DSM_RAM_INIT_RAM_INIT(x)          VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DSM_RAM_INIT_RAM_CFG_HOOK(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DSM_RAM_INIT_RAM_CFG_HOOK         VTSS_BIT(0U)
#define VTSS_X_DSM_RAM_INIT_RAM_CFG_HOOK(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DSM_CM_ADDR  t_sz:1 ga:1, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_DSM_CM_ADDR          __REG(VTSS_TO_DSM,1U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DSM_CM_ADDR_CM_ADDR(x)            (x)
#define VTSS_M_DSM_CM_ADDR_CM_ADDR               0xffffffffU
#define VTSS_X_DSM_CM_ADDR_CM_ADDR(x)            (x)


/* DSM_CM_DATA_WR  t_sz:1 ga:1, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_DSM_CM_DATA_WR       __REG(VTSS_TO_DSM,1U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DSM_CM_DATA_WR_CM_DATA_WR(x)      (x)
#define VTSS_M_DSM_CM_DATA_WR_CM_DATA_WR         0xffffffffU
#define VTSS_X_DSM_CM_DATA_WR_CM_DATA_WR(x)      (x)


/* DSM_CM_DATA_RD  t_sz:1 ga:1, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_DSM_CM_DATA_RD       __REG(VTSS_TO_DSM,1U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DSM_CM_DATA_RD_CM_DATA_RD(x)      (x)
#define VTSS_M_DSM_CM_DATA_RD_CM_DATA_RD         0xffffffffU
#define VTSS_X_DSM_CM_DATA_RD_CM_DATA_RD(x)      (x)


/* DSM_CM_OP  t_sz:1 ga:1, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_DSM_CM_OP            __REG(VTSS_TO_DSM,1U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DSM_CM_OP_CM_OP(x)                VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_DSM_CM_OP_CM_OP                   VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_DSM_CM_OP_CM_OP(x)                VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* DSM_BUF_CFG  t_sz:1 ga:5, gw:882, ra:0, gc:1, rc:32  */
#define VTSS_DSM_BUF_CFG(ri)      __REG(VTSS_TO_DSM,5U,0U,0U,ri,0U,1U,32U)

#define VTSS_F_DSM_BUF_CFG_TX_FORCE_STOPPED(x)   VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_DSM_BUF_CFG_TX_FORCE_STOPPED      VTSS_BIT(15U)
#define VTSS_X_DSM_BUF_CFG_TX_FORCE_STOPPED(x)   VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_DSM_BUF_CFG_TX_FORCE_STOP(x)      VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_DSM_BUF_CFG_TX_FORCE_STOP         VTSS_BIT(14U)
#define VTSS_X_DSM_BUF_CFG_TX_FORCE_STOP(x)      VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_DSM_BUF_CFG_CSC_STAT_DIS(x)       VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_DSM_BUF_CFG_CSC_STAT_DIS          VTSS_BIT(13U)
#define VTSS_X_DSM_BUF_CFG_CSC_STAT_DIS(x)       VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_DSM_BUF_CFG_AGING_ENA(x)          VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DSM_BUF_CFG_AGING_ENA             VTSS_BIT(12U)
#define VTSS_X_DSM_BUF_CFG_AGING_ENA(x)          VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DSM_BUF_CFG_UNDERFLOW_WATCHDOG_DIS(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_DSM_BUF_CFG_UNDERFLOW_WATCHDOG_DIS    VTSS_BIT(11U)
#define VTSS_X_DSM_BUF_CFG_UNDERFLOW_WATCHDOG_DIS(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_DSM_BUF_CFG_UNDERFLOW_WATCHDOG_TIMEOUT(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_DSM_BUF_CFG_UNDERFLOW_WATCHDOG_TIMEOUT    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_DSM_BUF_CFG_UNDERFLOW_WATCHDOG_TIMEOUT(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* DSM_RATE_CTRL  t_sz:1 ga:5, gw:882, ra:67, gc:1, rc:32  */
#define VTSS_DSM_RATE_CTRL(ri)    __REG(VTSS_TO_DSM,5U,0U,0U,ri,67U,1U,32U)

#define VTSS_F_DSM_RATE_CTRL_FRM_GAP_COMP(x)     VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_DSM_RATE_CTRL_FRM_GAP_COMP        VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_DSM_RATE_CTRL_FRM_GAP_COMP(x)     VTSS_EXTRACT_BITFIELD(x,24U,8U)

/* DSM_IPG_SHRINK_CFG  t_sz:1 ga:5, gw:882, ra:134, gc:1, rc:32  */
#define VTSS_DSM_IPG_SHRINK_CFG(ri) __REG(VTSS_TO_DSM,5U,0U,0U,ri,134U,1U,32U)

#define VTSS_F_DSM_IPG_SHRINK_CFG_IPG_PREAM_SHRINK_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DSM_IPG_SHRINK_CFG_IPG_PREAM_SHRINK_ENA    VTSS_BIT(1U)
#define VTSS_X_DSM_IPG_SHRINK_CFG_IPG_PREAM_SHRINK_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DSM_IPG_SHRINK_CFG_IPG_SHRINK_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DSM_IPG_SHRINK_CFG_IPG_SHRINK_ENA    VTSS_BIT(0U)
#define VTSS_X_DSM_IPG_SHRINK_CFG_IPG_SHRINK_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DSM_CLR_BUF  t_sz:1 ga:5, gw:882, ra:201, gc:1, rc:3  */
#define VTSS_DSM_CLR_BUF(ri)      __REG(VTSS_TO_DSM,5U,0U,0U,ri,201U,1U,3U)

#define VTSS_F_DSM_CLR_BUF_CLR_BUF(x)            (x)
#define VTSS_M_DSM_CLR_BUF_CLR_BUF               0xffffffffU
#define VTSS_X_DSM_CLR_BUF_CLR_BUF(x)            (x)


/* DSM_SCH_STOP_WM_CFG  t_sz:1 ga:5, gw:882, ra:206, gc:1, rc:32  */
#define VTSS_DSM_SCH_STOP_WM_CFG(ri) __REG(VTSS_TO_DSM,5U,0U,0U,ri,206U,1U,32U)

#define VTSS_F_DSM_SCH_STOP_WM_CFG_SCH_STOP_WM(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_DSM_SCH_STOP_WM_CFG_SCH_STOP_WM    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_DSM_SCH_STOP_WM_CFG_SCH_STOP_WM(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* DSM_TX_START_WM_CFG  t_sz:1 ga:5, gw:882, ra:273, gc:1, rc:32  */
#define VTSS_DSM_TX_START_WM_CFG(ri) __REG(VTSS_TO_DSM,5U,0U,0U,ri,273U,1U,32U)

#define VTSS_F_DSM_TX_START_WM_CFG_TX_START_WM(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_DSM_TX_START_WM_CFG_TX_START_WM    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_DSM_TX_START_WM_CFG_TX_START_WM(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* DSM_DEV_TX_STOP_WM_CFG  t_sz:1 ga:5, gw:882, ra:340, gc:1, rc:32  */
#define VTSS_DSM_DEV_TX_STOP_WM_CFG(ri) __REG(VTSS_TO_DSM,5U,0U,0U,ri,340U,1U,32U)

#define VTSS_F_DSM_DEV_TX_STOP_WM_CFG_FAST_STARTUP_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_DSM_DEV_TX_STOP_WM_CFG_FAST_STARTUP_ENA    VTSS_BIT(9U)
#define VTSS_X_DSM_DEV_TX_STOP_WM_CFG_FAST_STARTUP_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_DSM_DEV_TX_STOP_WM_CFG_DEV10G_SHADOW_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DSM_DEV_TX_STOP_WM_CFG_DEV10G_SHADOW_ENA    VTSS_BIT(8U)
#define VTSS_X_DSM_DEV_TX_STOP_WM_CFG_DEV10G_SHADOW_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DSM_DEV_TX_STOP_WM_CFG_DEV_TX_STOP_WM(x) VTSS_ENCODE_BITFIELD(x,1U,7U)
#define VTSS_M_DSM_DEV_TX_STOP_WM_CFG_DEV_TX_STOP_WM    VTSS_ENCODE_BITMASK(1U,7U)
#define VTSS_X_DSM_DEV_TX_STOP_WM_CFG_DEV_TX_STOP_WM(x) VTSS_EXTRACT_BITFIELD(x,1U,7U)

#define VTSS_F_DSM_DEV_TX_STOP_WM_CFG_DEV_TX_CNT_CLR(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DSM_DEV_TX_STOP_WM_CFG_DEV_TX_CNT_CLR    VTSS_BIT(0U)
#define VTSS_X_DSM_DEV_TX_STOP_WM_CFG_DEV_TX_CNT_CLR(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DSM_RX_PAUSE_CFG  t_sz:1 ga:5, gw:882, ra:407, gc:1, rc:32  */
#define VTSS_DSM_RX_PAUSE_CFG(ri) __REG(VTSS_TO_DSM,5U,0U,0U,ri,407U,1U,32U)

#define VTSS_F_DSM_RX_PAUSE_CFG_RX_PAUSE_EN(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DSM_RX_PAUSE_CFG_RX_PAUSE_EN      VTSS_BIT(1U)
#define VTSS_X_DSM_RX_PAUSE_CFG_RX_PAUSE_EN(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DSM_RX_PAUSE_CFG_FC_OBEY_LOCAL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DSM_RX_PAUSE_CFG_FC_OBEY_LOCAL    VTSS_BIT(0U)
#define VTSS_X_DSM_RX_PAUSE_CFG_FC_OBEY_LOCAL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DSM_ETH_FC_CFG  t_sz:1 ga:5, gw:882, ra:474, gc:1, rc:32  */
#define VTSS_DSM_ETH_FC_CFG(ri)   __REG(VTSS_TO_DSM,5U,0U,0U,ri,474U,1U,32U)

#define VTSS_F_DSM_ETH_FC_CFG_FC_ANA_ENA(x)      VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DSM_ETH_FC_CFG_FC_ANA_ENA         VTSS_BIT(1U)
#define VTSS_X_DSM_ETH_FC_CFG_FC_ANA_ENA(x)      VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DSM_ETH_FC_CFG_FC_QS_ENA(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DSM_ETH_FC_CFG_FC_QS_ENA          VTSS_BIT(0U)
#define VTSS_X_DSM_ETH_FC_CFG_FC_QS_ENA(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DSM_ETH_PFC_CFG  t_sz:1 ga:5, gw:882, ra:541, gc:1, rc:32  */
#define VTSS_DSM_ETH_PFC_CFG(ri)  __REG(VTSS_TO_DSM,5U,0U,0U,ri,541U,1U,32U)

#define VTSS_F_DSM_ETH_PFC_CFG_PFC_MIN_UPDATE_TIME(x) VTSS_ENCODE_BITFIELD(x,2U,15U)
#define VTSS_M_DSM_ETH_PFC_CFG_PFC_MIN_UPDATE_TIME    VTSS_ENCODE_BITMASK(2U,15U)
#define VTSS_X_DSM_ETH_PFC_CFG_PFC_MIN_UPDATE_TIME(x) VTSS_EXTRACT_BITFIELD(x,2U,15U)

#define VTSS_F_DSM_ETH_PFC_CFG_PFC_XOFF_MIN_UPDATE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DSM_ETH_PFC_CFG_PFC_XOFF_MIN_UPDATE_ENA    VTSS_BIT(1U)
#define VTSS_X_DSM_ETH_PFC_CFG_PFC_XOFF_MIN_UPDATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DSM_ETH_PFC_CFG_PFC_ENA(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DSM_ETH_PFC_CFG_PFC_ENA           VTSS_BIT(0U)
#define VTSS_X_DSM_ETH_PFC_CFG_PFC_ENA(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DSM_MAC_CFG  t_sz:1 ga:5, gw:882, ra:608, gc:1, rc:32  */
#define VTSS_DSM_MAC_CFG(ri)      __REG(VTSS_TO_DSM,5U,0U,0U,ri,608U,1U,32U)

#define VTSS_F_DSM_MAC_CFG_TX_PAUSE_VAL(x)       VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DSM_MAC_CFG_TX_PAUSE_VAL          VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DSM_MAC_CFG_TX_PAUSE_VAL(x)       VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DSM_MAC_CFG_HDX_BACKPREASSURE(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DSM_MAC_CFG_HDX_BACKPREASSURE     VTSS_BIT(2U)
#define VTSS_X_DSM_MAC_CFG_HDX_BACKPREASSURE(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DSM_MAC_CFG_SEND_PAUSE_FRM_TWICE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DSM_MAC_CFG_SEND_PAUSE_FRM_TWICE    VTSS_BIT(1U)
#define VTSS_X_DSM_MAC_CFG_SEND_PAUSE_FRM_TWICE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DSM_MAC_CFG_TX_PAUSE_XON_XOFF(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DSM_MAC_CFG_TX_PAUSE_XON_XOFF     VTSS_BIT(0U)
#define VTSS_X_DSM_MAC_CFG_TX_PAUSE_XON_XOFF(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DSM_MAC_ADDR_BASE_HIGH_CFG  t_sz:1 ga:5, gw:882, ra:675, gc:1, rc:30  */
#define VTSS_DSM_MAC_ADDR_BASE_HIGH_CFG(ri) __REG(VTSS_TO_DSM,5U,0U,0U,ri,675U,1U,30U)

#define VTSS_F_DSM_MAC_ADDR_BASE_HIGH_CFG_MAC_ADDR_HIGH(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_DSM_MAC_ADDR_BASE_HIGH_CFG_MAC_ADDR_HIGH    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_DSM_MAC_ADDR_BASE_HIGH_CFG_MAC_ADDR_HIGH(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* DSM_MAC_ADDR_BASE_LOW_CFG  t_sz:1 ga:5, gw:882, ra:740, gc:1, rc:30  */
#define VTSS_DSM_MAC_ADDR_BASE_LOW_CFG(ri) __REG(VTSS_TO_DSM,5U,0U,0U,ri,740U,1U,30U)

#define VTSS_F_DSM_MAC_ADDR_BASE_LOW_CFG_MAC_ADDR_LOW(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_DSM_MAC_ADDR_BASE_LOW_CFG_MAC_ADDR_LOW    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_DSM_MAC_ADDR_BASE_LOW_CFG_MAC_ADDR_LOW(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* DSM_DBG_CTRL  t_sz:1 ga:5, gw:882, ra:805, gc:1, rc:1  */
#define VTSS_DSM_DBG_CTRL         __REG(VTSS_TO_DSM,5U,0U,0U,0U,805U,1U,1U)

#define VTSS_F_DSM_DBG_CTRL_DBG_EVENT_CTRL(x)    VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DSM_DBG_CTRL_DBG_EVENT_CTRL       VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DSM_DBG_CTRL_DBG_EVENT_CTRL(x)    VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DSM_TAXI_CAL_CFG  t_sz:1 ga:5, gw:882, ra:806, gc:1, rc:6  */
#define VTSS_DSM_TAXI_CAL_CFG(ri) __REG(VTSS_TO_DSM,5U,0U,0U,ri,806U,1U,6U)

#define VTSS_F_DSM_TAXI_CAL_CFG_CAL_SEL_STAT(x)  VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_DSM_TAXI_CAL_CFG_CAL_SEL_STAT     VTSS_BIT(23U)
#define VTSS_X_DSM_TAXI_CAL_CFG_CAL_SEL_STAT(x)  VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_DSM_TAXI_CAL_CFG_CAL_SWITCH(x)    VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_DSM_TAXI_CAL_CFG_CAL_SWITCH       VTSS_BIT(22U)
#define VTSS_X_DSM_TAXI_CAL_CFG_CAL_SWITCH(x)    VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_DSM_TAXI_CAL_CFG_CAL_PGM_SEL(x)   VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_DSM_TAXI_CAL_CFG_CAL_PGM_SEL      VTSS_BIT(21U)
#define VTSS_X_DSM_TAXI_CAL_CFG_CAL_PGM_SEL(x)   VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_DSM_TAXI_CAL_CFG_CAL_IDX(x)       VTSS_ENCODE_BITFIELD(x,15U,6U)
#define VTSS_M_DSM_TAXI_CAL_CFG_CAL_IDX          VTSS_ENCODE_BITMASK(15U,6U)
#define VTSS_X_DSM_TAXI_CAL_CFG_CAL_IDX(x)       VTSS_EXTRACT_BITFIELD(x,15U,6U)

#define VTSS_F_DSM_TAXI_CAL_CFG_CAL_CUR_LEN(x)   VTSS_ENCODE_BITFIELD(x,9U,6U)
#define VTSS_M_DSM_TAXI_CAL_CFG_CAL_CUR_LEN      VTSS_ENCODE_BITMASK(9U,6U)
#define VTSS_X_DSM_TAXI_CAL_CFG_CAL_CUR_LEN(x)   VTSS_EXTRACT_BITFIELD(x,9U,6U)

#define VTSS_F_DSM_TAXI_CAL_CFG_CAL_CUR_VAL(x)   VTSS_ENCODE_BITFIELD(x,5U,4U)
#define VTSS_M_DSM_TAXI_CAL_CFG_CAL_CUR_VAL      VTSS_ENCODE_BITMASK(5U,4U)
#define VTSS_X_DSM_TAXI_CAL_CFG_CAL_CUR_VAL(x)   VTSS_EXTRACT_BITFIELD(x,5U,4U)

#define VTSS_F_DSM_TAXI_CAL_CFG_CAL_PGM_VAL(x)   VTSS_ENCODE_BITFIELD(x,1U,4U)
#define VTSS_M_DSM_TAXI_CAL_CFG_CAL_PGM_VAL      VTSS_ENCODE_BITMASK(1U,4U)
#define VTSS_X_DSM_TAXI_CAL_CFG_CAL_PGM_VAL(x)   VTSS_EXTRACT_BITFIELD(x,1U,4U)

#define VTSS_F_DSM_TAXI_CAL_CFG_CAL_PGM_ENA(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DSM_TAXI_CAL_CFG_CAL_PGM_ENA      VTSS_BIT(0U)
#define VTSS_X_DSM_TAXI_CAL_CFG_CAL_PGM_ENA(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DSM_PREEMPT_CFG  t_sz:1 ga:5, gw:882, ra:815, gc:1, rc:32  */
#define VTSS_DSM_PREEMPT_CFG(ri)  __REG(VTSS_TO_DSM,5U,0U,0U,ri,815U,1U,32U)

#define VTSS_F_DSM_PREEMPT_CFG_P_MIN_SIZE(x)     VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_DSM_PREEMPT_CFG_P_MIN_SIZE        VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_DSM_PREEMPT_CFG_P_MIN_SIZE(x)     VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* DSM_AGED_FRMS  t_sz:1 ga:887, gw:282, ra:0, gc:1, rc:65  */
#define VTSS_DSM_AGED_FRMS(ri)    __REG(VTSS_TO_DSM,887U,0U,0U,ri,0U,1U,65U)

#define VTSS_F_DSM_AGED_FRMS_AGED_FRMS_CNT(x)    (x)
#define VTSS_M_DSM_AGED_FRMS_AGED_FRMS_CNT       0xffffffffU
#define VTSS_X_DSM_AGED_FRMS_AGED_FRMS_CNT(x)    (x)


/* DSM_CELL_BUS_STICKY  t_sz:1 ga:887, gw:282, ra:135, gc:1, rc:1  */
#define VTSS_DSM_CELL_BUS_STICKY  __REG(VTSS_TO_DSM,887U,0U,0U,0U,135U,1U,1U)

#define VTSS_F_DSM_CELL_BUS_STICKY_CELL_BUS_MISSING_SOF_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DSM_CELL_BUS_STICKY_CELL_BUS_MISSING_SOF_STICKY    VTSS_BIT(1U)
#define VTSS_X_DSM_CELL_BUS_STICKY_CELL_BUS_MISSING_SOF_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DSM_CELL_BUS_STICKY_CELL_BUS_MISSING_EOF_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DSM_CELL_BUS_STICKY_CELL_BUS_MISSING_EOF_STICKY    VTSS_BIT(0U)
#define VTSS_X_DSM_CELL_BUS_STICKY_CELL_BUS_MISSING_EOF_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DSM_BUF_OFLW_STICKY  t_sz:1 ga:887, gw:282, ra:136, gc:1, rc:3  */
#define VTSS_DSM_BUF_OFLW_STICKY(ri) __REG(VTSS_TO_DSM,887U,0U,0U,ri,136U,1U,3U)

#define VTSS_F_DSM_BUF_OFLW_STICKY_BUF_OFLW_STICKY(x) (x)
#define VTSS_M_DSM_BUF_OFLW_STICKY_BUF_OFLW_STICKY    0xffffffffU
#define VTSS_X_DSM_BUF_OFLW_STICKY_BUF_OFLW_STICKY(x) (x)


/* DSM_BUF_UFLW_STICKY  t_sz:1 ga:887, gw:282, ra:141, gc:1, rc:3  */
#define VTSS_DSM_BUF_UFLW_STICKY(ri) __REG(VTSS_TO_DSM,887U,0U,0U,ri,141U,1U,3U)

#define VTSS_F_DSM_BUF_UFLW_STICKY_BUF_UFLW_STICKY(x) (x)
#define VTSS_M_DSM_BUF_UFLW_STICKY_BUF_UFLW_STICKY    0xffffffffU
#define VTSS_X_DSM_BUF_UFLW_STICKY_BUF_UFLW_STICKY(x) (x)


/* DSM_PRE_CNT_OFLW_STICKY  t_sz:1 ga:887, gw:282, ra:146, gc:1, rc:1  */
#define VTSS_DSM_PRE_CNT_OFLW_STICKY __REG(VTSS_TO_DSM,887U,0U,0U,0U,146U,1U,1U)

#define VTSS_F_DSM_PRE_CNT_OFLW_STICKY_PRE_CNT_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DSM_PRE_CNT_OFLW_STICKY_PRE_CNT_OFLW_STICKY    VTSS_BIT(8U)
#define VTSS_X_DSM_PRE_CNT_OFLW_STICKY_PRE_CNT_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

/* DSM_BUF_MAX_FILL  t_sz:1 ga:887, gw:282, ra:147, gc:1, rc:65  */
#define VTSS_DSM_BUF_MAX_FILL(ri) __REG(VTSS_TO_DSM,887U,0U,0U,ri,147U,1U,65U)

#define VTSS_F_DSM_BUF_MAX_FILL_MAX_FILL(x)      VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_DSM_BUF_MAX_FILL_MAX_FILL         VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_DSM_BUF_MAX_FILL_MAX_FILL(x)      VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* DSM_TX_RATE_LIMIT_MODE  t_sz:1 ga:1169, gw:202, ra:0, gc:1, rc:32  */
#define VTSS_DSM_TX_RATE_LIMIT_MODE(ri) __REG(VTSS_TO_DSM,1169U,0U,0U,ri,0U,1U,32U)

#define VTSS_F_DSM_TX_RATE_LIMIT_MODE_IPG_SCALE_VAL(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_DSM_TX_RATE_LIMIT_MODE_IPG_SCALE_VAL    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_DSM_TX_RATE_LIMIT_MODE_IPG_SCALE_VAL(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_DSM_TX_RATE_LIMIT_MODE_PAYLOAD_CFG(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_DSM_TX_RATE_LIMIT_MODE_PAYLOAD_CFG    VTSS_BIT(9U)
#define VTSS_X_DSM_TX_RATE_LIMIT_MODE_PAYLOAD_CFG(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_DSM_TX_RATE_LIMIT_MODE_PAYLOAD_PREAM_CFG(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DSM_TX_RATE_LIMIT_MODE_PAYLOAD_PREAM_CFG    VTSS_BIT(8U)
#define VTSS_X_DSM_TX_RATE_LIMIT_MODE_PAYLOAD_PREAM_CFG(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_ACCUM_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_ACCUM_MODE_ENA    VTSS_BIT(4U)
#define VTSS_X_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_ACCUM_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DSM_TX_RATE_LIMIT_MODE_TX_RATE_IPG_PPM_ADAPT_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DSM_TX_RATE_LIMIT_MODE_TX_RATE_IPG_PPM_ADAPT_ENA    VTSS_BIT(3U)
#define VTSS_X_DSM_TX_RATE_LIMIT_MODE_TX_RATE_IPG_PPM_ADAPT_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_FRAME_RATE_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_FRAME_RATE_ENA    VTSS_BIT(2U)
#define VTSS_X_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_FRAME_RATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_PAYLOAD_RATE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_PAYLOAD_RATE_ENA    VTSS_BIT(1U)
#define VTSS_X_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_PAYLOAD_RATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_FRAME_OVERHEAD_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_FRAME_OVERHEAD_ENA    VTSS_BIT(0U)
#define VTSS_X_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_FRAME_OVERHEAD_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DSM_TX_IPG_STRETCH_RATIO_CFG  t_sz:1 ga:1169, gw:202, ra:67, gc:1, rc:32  */
#define VTSS_DSM_TX_IPG_STRETCH_RATIO_CFG(ri) __REG(VTSS_TO_DSM,1169U,0U,0U,ri,67U,1U,32U)

#define VTSS_F_DSM_TX_IPG_STRETCH_RATIO_CFG_TX_FINE_IPG_STRETCH_RATIO(x) VTSS_ENCODE_BITFIELD(x,0U,19U)
#define VTSS_M_DSM_TX_IPG_STRETCH_RATIO_CFG_TX_FINE_IPG_STRETCH_RATIO    VTSS_ENCODE_BITMASK(0U,19U)
#define VTSS_X_DSM_TX_IPG_STRETCH_RATIO_CFG_TX_FINE_IPG_STRETCH_RATIO(x) VTSS_EXTRACT_BITFIELD(x,0U,19U)

/* DSM_TX_FRAME_RATE_START_CFG  t_sz:1 ga:1169, gw:202, ra:134, gc:1, rc:32  */
#define VTSS_DSM_TX_FRAME_RATE_START_CFG(ri) __REG(VTSS_TO_DSM,1169U,0U,0U,ri,134U,1U,32U)

#define VTSS_F_DSM_TX_FRAME_RATE_START_CFG_TX_FRAME_RATE_START(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DSM_TX_FRAME_RATE_START_CFG_TX_FRAME_RATE_START    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DSM_TX_FRAME_RATE_START_CFG_TX_FRAME_RATE_START(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DSM_TX_RATE_LIMIT_HDR_CFG  t_sz:1 ga:1169, gw:202, ra:201, gc:1, rc:1  */
#define VTSS_DSM_TX_RATE_LIMIT_HDR_CFG __REG(VTSS_TO_DSM,1169U,0U,0U,0U,201U,1U,1U)

#define VTSS_F_DSM_TX_RATE_LIMIT_HDR_CFG_TX_RATE_LIMIT_HDR_SIZE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_DSM_TX_RATE_LIMIT_HDR_CFG_TX_RATE_LIMIT_HDR_SIZE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_DSM_TX_RATE_LIMIT_HDR_CFG_TX_RATE_LIMIT_HDR_SIZE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* DSM_TX_RATE_LIMIT_STICKY  t_sz:1 ga:1371, gw:3, ra:0, gc:1, rc:1  */
#define VTSS_DSM_TX_RATE_LIMIT_STICKY __REG(VTSS_TO_DSM,1371U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DSM_TX_RATE_LIMIT_STICKY_TX_RATE_LIMIT_STICKY(x) (x)
#define VTSS_M_DSM_TX_RATE_LIMIT_STICKY_TX_RATE_LIMIT_STICKY    0xffffffffU
#define VTSS_X_DSM_TX_RATE_LIMIT_STICKY_TX_RATE_LIMIT_STICKY(x) (x)


/* EACL_OPTIONS  t_sz:1 ga:9352, gw:54, ra:0, gc:1, rc:1  */
#define VTSS_EACL_OPTIONS         __REG(VTSS_TO_EACL,9352U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_EACL_OPTIONS_ALLOW_FWD_AT_INVALID_SOF_DATA(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_EACL_OPTIONS_ALLOW_FWD_AT_INVALID_SOF_DATA    VTSS_BIT(19U)
#define VTSS_X_EACL_OPTIONS_ALLOW_FWD_AT_INVALID_SOF_DATA(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_EACL_OPTIONS_COPY_QUEUE_NUM_SRC_PORT_SEL(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_EACL_OPTIONS_COPY_QUEUE_NUM_SRC_PORT_SEL    VTSS_BIT(18U)
#define VTSS_X_EACL_OPTIONS_COPY_QUEUE_NUM_SRC_PORT_SEL(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_EACL_OPTIONS_INCLUDE_SRC_PORT_IN_COPY_QUEUE_NUM(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_EACL_OPTIONS_INCLUDE_SRC_PORT_IN_COPY_QUEUE_NUM    VTSS_BIT(17U)
#define VTSS_X_EACL_OPTIONS_INCLUDE_SRC_PORT_IN_COPY_QUEUE_NUM(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_EACL_OPTIONS_COPY_QUEUE_NUM_PRIO_SEL(x) VTSS_ENCODE_BITFIELD(x,15U,2U)
#define VTSS_M_EACL_OPTIONS_COPY_QUEUE_NUM_PRIO_SEL    VTSS_ENCODE_BITMASK(15U,2U)
#define VTSS_X_EACL_OPTIONS_COPY_QUEUE_NUM_PRIO_SEL(x) VTSS_EXTRACT_BITFIELD(x,15U,2U)

#define VTSS_F_EACL_OPTIONS_INCLUDE_PRIO_IN_COPY_QUEUE_NUM(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_EACL_OPTIONS_INCLUDE_PRIO_IN_COPY_QUEUE_NUM    VTSS_BIT(14U)
#define VTSS_X_EACL_OPTIONS_INCLUDE_PRIO_IN_COPY_QUEUE_NUM(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_EACL_OPTIONS_KEEP_ORIGINAL_MAC_ADDR(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_EACL_OPTIONS_KEEP_ORIGINAL_MAC_ADDR    VTSS_BIT(13U)
#define VTSS_X_EACL_OPTIONS_KEEP_ORIGINAL_MAC_ADDR(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_EACL_OPTIONS_ES2_COSID_SRC_SEL(x) VTSS_ENCODE_BITFIELD(x,11U,2U)
#define VTSS_M_EACL_OPTIONS_ES2_COSID_SRC_SEL    VTSS_ENCODE_BITMASK(11U,2U)
#define VTSS_X_EACL_OPTIONS_ES2_COSID_SRC_SEL(x) VTSS_EXTRACT_BITFIELD(x,11U,2U)

#define VTSS_F_EACL_OPTIONS_ES2_PCP_SRC_SEL(x)   VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_EACL_OPTIONS_ES2_PCP_SRC_SEL      VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_EACL_OPTIONS_ES2_PCP_SRC_SEL(x)   VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_EACL_OPTIONS_USE_CELL_BUS_IGR_PORT_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_EACL_OPTIONS_USE_CELL_BUS_IGR_PORT_NUM    VTSS_BIT(8U)
#define VTSS_X_EACL_OPTIONS_USE_CELL_BUS_IGR_PORT_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_EACL_OPTIONS_SINGLE_CYCLE_FWD_STATS_FIFO_THRES(x) VTSS_ENCODE_BITFIELD(x,3U,5U)
#define VTSS_M_EACL_OPTIONS_SINGLE_CYCLE_FWD_STATS_FIFO_THRES    VTSS_ENCODE_BITMASK(3U,5U)
#define VTSS_X_EACL_OPTIONS_SINGLE_CYCLE_FWD_STATS_FIFO_THRES(x) VTSS_EXTRACT_BITFIELD(x,3U,5U)

#define VTSS_F_EACL_OPTIONS_SINGLE_CYCLE_FWD_DEFAULT_SEL(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_EACL_OPTIONS_SINGLE_CYCLE_FWD_DEFAULT_SEL    VTSS_BIT(2U)
#define VTSS_X_EACL_OPTIONS_SINGLE_CYCLE_FWD_DEFAULT_SEL(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_EACL_OPTIONS_FORCE_SINGLE_CYCLE_FWD(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_OPTIONS_FORCE_SINGLE_CYCLE_FWD    VTSS_BIT(1U)
#define VTSS_X_EACL_OPTIONS_FORCE_SINGLE_CYCLE_FWD(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_OPTIONS_VIRT_INT_NUM_MATCH_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_OPTIONS_VIRT_INT_NUM_MATCH_DIS    VTSS_BIT(0U)
#define VTSS_X_EACL_OPTIONS_VIRT_INT_NUM_MATCH_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_TPID_CFG  t_sz:1 ga:9352, gw:54, ra:1, gc:1, rc:3  */
#define VTSS_EACL_TPID_CFG(ri)    __REG(VTSS_TO_EACL,9352U,0U,0U,ri,1U,1U,3U)

#define VTSS_F_EACL_TPID_CFG_TPID_VAL(x)         VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_EACL_TPID_CFG_TPID_VAL            VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_EACL_TPID_CFG_TPID_VAL(x)         VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* EACL_ETAG_CFG  t_sz:1 ga:9352, gw:54, ra:4, gc:1, rc:1  */
#define VTSS_EACL_ETAG_CFG        __REG(VTSS_TO_EACL,9352U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_EACL_ETAG_CFG_ETAG_TPID_ENA(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_ETAG_CFG_ETAG_TPID_ENA       VTSS_BIT(0U)
#define VTSS_X_EACL_ETAG_CFG_ETAG_TPID_ENA(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_RTAG_CFG  t_sz:1 ga:9352, gw:54, ra:5, gc:1, rc:1  */
#define VTSS_EACL_RTAG_CFG        __REG(VTSS_TO_EACL,9352U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_EACL_RTAG_CFG_HSR_TPID_ENA(x)     VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_RTAG_CFG_HSR_TPID_ENA        VTSS_BIT(1U)
#define VTSS_X_EACL_RTAG_CFG_HSR_TPID_ENA(x)     VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_RTAG_CFG_RTAG_TPID_ENA(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_RTAG_CFG_RTAG_TPID_ENA       VTSS_BIT(0U)
#define VTSS_X_EACL_RTAG_CFG_RTAG_TPID_ENA(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_ES2_CTRL  t_sz:1 ga:9352, gw:54, ra:6, gc:1, rc:1  */
#define VTSS_EACL_ES2_CTRL        __REG(VTSS_TO_EACL,9352U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_EACL_ES2_CTRL_VSTAX2_MISC_ISDX_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_EACL_ES2_CTRL_VSTAX2_MISC_ISDX_ENA    VTSS_BIT(16U)
#define VTSS_X_EACL_ES2_CTRL_VSTAX2_MISC_ISDX_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_EACL_ES2_CTRL_ACTION_REW_CMD_SEL(x) VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_EACL_ES2_CTRL_ACTION_REW_CMD_SEL    VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_EACL_ES2_CTRL_ACTION_REW_CMD_SEL(x) VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_EACL_ES2_CTRL_ACTION_REDIR_DISCARD_SEL(x) VTSS_ENCODE_BITFIELD(x,6U,2U)
#define VTSS_M_EACL_ES2_CTRL_ACTION_REDIR_DISCARD_SEL    VTSS_ENCODE_BITMASK(6U,2U)
#define VTSS_X_EACL_ES2_CTRL_ACTION_REDIR_DISCARD_SEL(x) VTSS_EXTRACT_BITFIELD(x,6U,2U)

#define VTSS_F_EACL_ES2_CTRL_ACTION_REDIR_COPY_SEL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_EACL_ES2_CTRL_ACTION_REDIR_COPY_SEL    VTSS_BIT(4U)
#define VTSS_X_EACL_ES2_CTRL_ACTION_REDIR_COPY_SEL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_EACL_ES2_CTRL_ACTION_CPU_COPY_SEL(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_EACL_ES2_CTRL_ACTION_CPU_COPY_SEL    VTSS_BIT(3U)
#define VTSS_X_EACL_ES2_CTRL_ACTION_CPU_COPY_SEL(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_EACL_ES2_CTRL_ES2_IGR_PORT_BY_RT_FWD(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_EACL_ES2_CTRL_ES2_IGR_PORT_BY_RT_FWD    VTSS_BIT(2U)
#define VTSS_X_EACL_ES2_CTRL_ES2_IGR_PORT_BY_RT_FWD(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_EACL_ES2_CTRL_ES2_IGR_PORT_BY_RLEG(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_ES2_CTRL_ES2_IGR_PORT_BY_RLEG    VTSS_BIT(1U)
#define VTSS_X_EACL_ES2_CTRL_ES2_IGR_PORT_BY_RLEG(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* EACL_DP_MAP  t_sz:1 ga:9352, gw:54, ra:7, gc:1, rc:1  */
#define VTSS_EACL_DP_MAP          __REG(VTSS_TO_EACL,9352U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_EACL_DP_MAP_DP(x)                 VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_EACL_DP_MAP_DP                    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_EACL_DP_MAP_DP(x)                 VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* EACL_GCPU_CFG  t_sz:1 ga:9352, gw:54, ra:8, gc:1, rc:8  */
#define VTSS_EACL_GCPU_CFG(ri)    __REG(VTSS_TO_EACL,9352U,0U,0U,ri,8U,1U,8U)

#define VTSS_F_EACL_GCPU_CFG_GCPU_DO_NOT_REW(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_GCPU_CFG_GCPU_DO_NOT_REW     VTSS_BIT(0U)
#define VTSS_X_EACL_GCPU_CFG_GCPU_DO_NOT_REW(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_RLEG_CFG_0  t_sz:1 ga:9352, gw:54, ra:16, gc:1, rc:1  */
#define VTSS_EACL_RLEG_CFG_0      __REG(VTSS_TO_EACL,9352U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_EACL_RLEG_CFG_0_RLEG_MAC_LSB(x)   VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_EACL_RLEG_CFG_0_RLEG_MAC_LSB      VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_EACL_RLEG_CFG_0_RLEG_MAC_LSB(x)   VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* EACL_RLEG_CFG_1  t_sz:1 ga:9352, gw:54, ra:17, gc:1, rc:1  */
#define VTSS_EACL_RLEG_CFG_1      __REG(VTSS_TO_EACL,9352U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_EACL_RLEG_CFG_1_RLEG_MAC_TYPE_SEL(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_EACL_RLEG_CFG_1_RLEG_MAC_TYPE_SEL    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_EACL_RLEG_CFG_1_RLEG_MAC_TYPE_SEL(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_EACL_RLEG_CFG_1_RLEG_MAC_MSB(x)   VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_EACL_RLEG_CFG_1_RLEG_MAC_MSB      VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_EACL_RLEG_CFG_1_RLEG_MAC_MSB(x)   VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* EACL_VCAP_ES2_FRAGMENT_CFG  t_sz:1 ga:9352, gw:54, ra:18, gc:1, rc:1  */
#define VTSS_EACL_VCAP_ES2_FRAGMENT_CFG __REG(VTSS_TO_EACL,9352U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_EACL_VCAP_ES2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES_DIS(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_EACL_VCAP_ES2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES_DIS    VTSS_BIT(4U)
#define VTSS_X_EACL_VCAP_ES2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES_DIS(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_EACL_VCAP_ES2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_EACL_VCAP_ES2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_EACL_VCAP_ES2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* EACL_VCAP_ES2_RNG_CTRL  t_sz:1 ga:9352, gw:54, ra:19, gc:1, rc:16  */
#define VTSS_EACL_VCAP_ES2_RNG_CTRL(ri) __REG(VTSS_TO_EACL,9352U,0U,0U,ri,19U,1U,16U)

#define VTSS_F_EACL_VCAP_ES2_RNG_CTRL_RNG_TYPE_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_EACL_VCAP_ES2_RNG_CTRL_RNG_TYPE_SEL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_EACL_VCAP_ES2_RNG_CTRL_RNG_TYPE_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* EACL_VCAP_ES2_RNG_VALUE_CFG  t_sz:1 ga:9352, gw:54, ra:35, gc:1, rc:16  */
#define VTSS_EACL_VCAP_ES2_RNG_VALUE_CFG(ri) __REG(VTSS_TO_EACL,9352U,0U,0U,ri,35U,1U,16U)

#define VTSS_F_EACL_VCAP_ES2_RNG_VALUE_CFG_RNG_MAX_VALUE(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_EACL_VCAP_ES2_RNG_VALUE_CFG_RNG_MAX_VALUE    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_EACL_VCAP_ES2_RNG_VALUE_CFG_RNG_MAX_VALUE(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_EACL_VCAP_ES2_RNG_VALUE_CFG_RNG_MIN_VALUE(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_EACL_VCAP_ES2_RNG_VALUE_CFG_RNG_MIN_VALUE    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_EACL_VCAP_ES2_RNG_VALUE_CFG_RNG_MIN_VALUE(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* EACL_INTR  t_sz:1 ga:9352, gw:54, ra:51, gc:1, rc:1  */
#define VTSS_EACL_INTR            __REG(VTSS_TO_EACL,9352U,0U,0U,0U,51U,1U,1U)

#define VTSS_F_EACL_INTR_INVLD_SOF_PTR_DISCARD_INTR(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_INTR_INVLD_SOF_PTR_DISCARD_INTR    VTSS_BIT(1U)
#define VTSS_X_EACL_INTR_INVLD_SOF_PTR_DISCARD_INTR(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_INTR_VCAP_ES2_INTR(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_INTR_VCAP_ES2_INTR           VTSS_BIT(0U)
#define VTSS_X_EACL_INTR_VCAP_ES2_INTR(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_INTR_ENA  t_sz:1 ga:9352, gw:54, ra:52, gc:1, rc:1  */
#define VTSS_EACL_INTR_ENA        __REG(VTSS_TO_EACL,9352U,0U,0U,0U,52U,1U,1U)

#define VTSS_F_EACL_INTR_ENA_INVLD_SOF_PTR_DISCARD_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_INTR_ENA_INVLD_SOF_PTR_DISCARD_INTR_ENA    VTSS_BIT(1U)
#define VTSS_X_EACL_INTR_ENA_INVLD_SOF_PTR_DISCARD_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_INTR_ENA_VCAP_ES2_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_INTR_ENA_VCAP_ES2_INTR_ENA    VTSS_BIT(0U)
#define VTSS_X_EACL_INTR_ENA_VCAP_ES2_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_INTR_IDENT  t_sz:1 ga:9352, gw:54, ra:53, gc:1, rc:1  */
#define VTSS_EACL_INTR_IDENT      __REG(VTSS_TO_EACL,9352U,0U,0U,0U,53U,1U,1U)

#define VTSS_F_EACL_INTR_IDENT_INVLD_SOF_PTR_DISCARD_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_INTR_IDENT_INVLD_SOF_PTR_DISCARD_INTR_IDENT    VTSS_BIT(1U)
#define VTSS_X_EACL_INTR_IDENT_INVLD_SOF_PTR_DISCARD_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_INTR_IDENT_VCAP_ES2_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_INTR_IDENT_VCAP_ES2_INTR_IDENT    VTSS_BIT(0U)
#define VTSS_X_EACL_INTR_IDENT_VCAP_ES2_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_IF_MAP_TBL  t_sz:1 ga:6144, gw:1, ra:0, gc:1120, rc:1  */
#define VTSS_EACL_IF_MAP_TBL(gi)  __REG(VTSS_TO_EACL,6144U,gi,1U,0U,0U,1120U,1U)

#define VTSS_F_EACL_IF_MAP_TBL_ACL_GRP_ID(x)     VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_EACL_IF_MAP_TBL_ACL_GRP_ID        VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_EACL_IF_MAP_TBL_ACL_GRP_ID(x)     VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_EACL_IF_MAP_TBL_VIRT_IF_NUM_VLD(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_EACL_IF_MAP_TBL_VIRT_IF_NUM_VLD    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_EACL_IF_MAP_TBL_VIRT_IF_NUM_VLD(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_EACL_IF_MAP_TBL_VIRT_IF_NUM(x)    VTSS_ENCODE_BITFIELD(x,7U,5U)
#define VTSS_M_EACL_IF_MAP_TBL_VIRT_IF_NUM       VTSS_ENCODE_BITMASK(7U,5U)
#define VTSS_X_EACL_IF_MAP_TBL_VIRT_IF_NUM(x)    VTSS_EXTRACT_BITFIELD(x,7U,5U)

#define VTSS_F_EACL_IF_MAP_TBL_PHYS_PORT_NUM(x)  VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_EACL_IF_MAP_TBL_PHYS_PORT_NUM     VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_EACL_IF_MAP_TBL_PHYS_PORT_NUM(x)  VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* EACL_VCAP_ES2_KEY_SEL  t_sz:1 ga:9216, gw:2, ra:0, gc:68, rc:2  */
#define VTSS_EACL_VCAP_ES2_KEY_SEL(gi,ri) __REG(VTSS_TO_EACL,9216U,gi,2U,ri,0U,68U,2U)

#define VTSS_F_EACL_VCAP_ES2_KEY_SEL_ARP_7TUPLE_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_EACL_VCAP_ES2_KEY_SEL_ARP_7TUPLE_ENA    VTSS_BIT(9U)
#define VTSS_X_EACL_VCAP_ES2_KEY_SEL_ARP_7TUPLE_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_EACL_VCAP_ES2_KEY_SEL_MAC_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_EACL_VCAP_ES2_KEY_SEL_MAC_KEY_SEL    VTSS_BIT(8U)
#define VTSS_X_EACL_VCAP_ES2_KEY_SEL_MAC_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_EACL_VCAP_ES2_KEY_SEL_IP6_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_EACL_VCAP_ES2_KEY_SEL_IP6_KEY_SEL    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_EACL_VCAP_ES2_KEY_SEL_IP6_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_EACL_VCAP_ES2_KEY_SEL_IP4_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,2U,3U)
#define VTSS_M_EACL_VCAP_ES2_KEY_SEL_IP4_KEY_SEL    VTSS_ENCODE_BITMASK(2U,3U)
#define VTSS_X_EACL_VCAP_ES2_KEY_SEL_IP4_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,2U,3U)

#define VTSS_F_EACL_VCAP_ES2_KEY_SEL_ARP_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_VCAP_ES2_KEY_SEL_ARP_KEY_SEL    VTSS_BIT(1U)
#define VTSS_X_EACL_VCAP_ES2_KEY_SEL_ARP_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_VCAP_ES2_KEY_SEL_KEY_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_VCAP_ES2_KEY_SEL_KEY_ENA     VTSS_BIT(0U)
#define VTSS_X_EACL_VCAP_ES2_KEY_SEL_KEY_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_ES2_CNT  t_sz:1 ga:7680, gw:1, ra:0, gc:512, rc:1  */
#define VTSS_EACL_ES2_CNT(gi)     __REG(VTSS_TO_EACL,7680U,gi,1U,0U,0U,512U,1U)

#define VTSS_F_EACL_ES2_CNT_CNT(x)               (x)
#define VTSS_M_EACL_ES2_CNT_CNT                  0xffffffffU
#define VTSS_X_EACL_ES2_CNT_CNT(x)               (x)


/* EACL_POL_EACL_RATE_CFG  t_sz:1 ga:9600, gw:195, ra:0, gc:1, rc:32  */
#define VTSS_EACL_POL_EACL_RATE_CFG(ri) __REG(VTSS_TO_EACL,9600U,0U,0U,ri,0U,1U,32U)

#define VTSS_F_EACL_POL_EACL_RATE_CFG_EACL_RATE(x) VTSS_ENCODE_BITFIELD(x,0U,19U)
#define VTSS_M_EACL_POL_EACL_RATE_CFG_EACL_RATE    VTSS_ENCODE_BITMASK(0U,19U)
#define VTSS_X_EACL_POL_EACL_RATE_CFG_EACL_RATE(x) VTSS_EXTRACT_BITFIELD(x,0U,19U)

/* EACL_POL_EACL_THRES_CFG  t_sz:1 ga:9600, gw:195, ra:64, gc:1, rc:32  */
#define VTSS_EACL_POL_EACL_THRES_CFG(ri) __REG(VTSS_TO_EACL,9600U,0U,0U,ri,64U,1U,32U)

#define VTSS_F_EACL_POL_EACL_THRES_CFG_EACL_THRES(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_EACL_POL_EACL_THRES_CFG_EACL_THRES    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_EACL_POL_EACL_THRES_CFG_EACL_THRES(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* EACL_POL_EACL_CTRL  t_sz:1 ga:9600, gw:195, ra:128, gc:1, rc:32  */
#define VTSS_EACL_POL_EACL_CTRL(ri) __REG(VTSS_TO_EACL,9600U,0U,0U,ri,128U,1U,32U)

#define VTSS_F_EACL_POL_EACL_CTRL_DP_BYPASS_LVL(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_EACL_POL_EACL_CTRL_DP_BYPASS_LVL    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_EACL_POL_EACL_CTRL_DP_BYPASS_LVL(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_EACL_POL_EACL_CTRL_GAP_VALUE(x)   VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_EACL_POL_EACL_CTRL_GAP_VALUE      VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_EACL_POL_EACL_CTRL_GAP_VALUE(x)   VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_EACL_POL_EACL_CTRL_EACL_TRAFFIC_TYPE_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_EACL_POL_EACL_CTRL_EACL_TRAFFIC_TYPE_MASK    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_EACL_POL_EACL_CTRL_EACL_TRAFFIC_TYPE_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_EACL_POL_EACL_CTRL_FRAME_RATE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_POL_EACL_CTRL_FRAME_RATE_ENA    VTSS_BIT(0U)
#define VTSS_X_EACL_POL_EACL_CTRL_FRAME_RATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_POL_EACL_CFG  t_sz:1 ga:9600, gw:195, ra:192, gc:1, rc:1  */
#define VTSS_EACL_POL_EACL_CFG    __REG(VTSS_TO_EACL,9600U,0U,0U,0U,192U,1U,1U)

#define VTSS_F_EACL_POL_EACL_CFG_EACL_CNT_MARKED_AS_DROPPED(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_EACL_POL_EACL_CFG_EACL_CNT_MARKED_AS_DROPPED    VTSS_BIT(5U)
#define VTSS_X_EACL_POL_EACL_CFG_EACL_CNT_MARKED_AS_DROPPED(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_EACL_POL_EACL_CFG_EACL_ALLOW_FP_COPY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_EACL_POL_EACL_CFG_EACL_ALLOW_FP_COPY    VTSS_BIT(4U)
#define VTSS_X_EACL_POL_EACL_CFG_EACL_ALLOW_FP_COPY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_EACL_POL_EACL_CFG_EACL_ALLOW_CPU_COPY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_EACL_POL_EACL_CFG_EACL_ALLOW_CPU_COPY    VTSS_BIT(3U)
#define VTSS_X_EACL_POL_EACL_CFG_EACL_ALLOW_CPU_COPY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_EACL_POL_EACL_CFG_EACL_FORCE_CLOSE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_EACL_POL_EACL_CFG_EACL_FORCE_CLOSE    VTSS_BIT(2U)
#define VTSS_X_EACL_POL_EACL_CFG_EACL_FORCE_CLOSE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_EACL_POL_EACL_CFG_EACL_FORCE_OPEN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_POL_EACL_CFG_EACL_FORCE_OPEN    VTSS_BIT(1U)
#define VTSS_X_EACL_POL_EACL_CFG_EACL_FORCE_OPEN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_POL_EACL_CFG_EACL_FORCE_INIT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_POL_EACL_CFG_EACL_FORCE_INIT    VTSS_BIT(0U)
#define VTSS_X_EACL_POL_EACL_CFG_EACL_FORCE_INIT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_POL_UPD_INT_CFG  t_sz:1 ga:9600, gw:195, ra:193, gc:1, rc:1  */
#define VTSS_EACL_POL_UPD_INT_CFG __REG(VTSS_TO_EACL,9600U,0U,0U,0U,193U,1U,1U)

#define VTSS_F_EACL_POL_UPD_INT_CFG_POL_UPD_INT(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_EACL_POL_UPD_INT_CFG_POL_UPD_INT    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_EACL_POL_UPD_INT_CFG_POL_UPD_INT(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* EACL_POL_EACL_STICKY  t_sz:1 ga:9600, gw:195, ra:194, gc:1, rc:1  */
#define VTSS_EACL_POL_EACL_STICKY __REG(VTSS_TO_EACL,9600U,0U,0U,0U,194U,1U,1U)

#define VTSS_F_EACL_POL_EACL_STICKY_POL_EACL_ACTIVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_EACL_POL_EACL_STICKY_POL_EACL_ACTIVE_STICKY    VTSS_BIT(3U)
#define VTSS_X_EACL_POL_EACL_STICKY_POL_EACL_ACTIVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_EACL_POL_EACL_STICKY_POL_EACL_REMARK_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_EACL_POL_EACL_STICKY_POL_EACL_REMARK_STICKY    VTSS_BIT(2U)
#define VTSS_X_EACL_POL_EACL_STICKY_POL_EACL_REMARK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_EACL_POL_EACL_STICKY_POL_EACL_DROP_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_POL_EACL_STICKY_POL_EACL_DROP_STICKY    VTSS_BIT(1U)
#define VTSS_X_EACL_POL_EACL_STICKY_POL_EACL_DROP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_POL_EACL_STICKY_POL_EACL_BYPASS_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_POL_EACL_STICKY_POL_EACL_BYPASS_STICKY    VTSS_BIT(0U)
#define VTSS_X_EACL_POL_EACL_STICKY_POL_EACL_BYPASS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_SEC_LOOKUP_STICKY  t_sz:1 ga:7268, gw:2, ra:0, gc:1, rc:2  */
#define VTSS_EACL_SEC_LOOKUP_STICKY(ri) __REG(VTSS_TO_EACL,7268U,0U,0U,ri,0U,1U,2U)

#define VTSS_F_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP_7TUPLE_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP_7TUPLE_STICKY    VTSS_BIT(7U)
#define VTSS_X_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP_7TUPLE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY    VTSS_BIT(6U)
#define VTSS_X_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY    VTSS_BIT(5U)
#define VTSS_X_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY    VTSS_BIT(4U)
#define VTSS_X_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY    VTSS_BIT(3U)
#define VTSS_X_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_OTHER_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_OTHER_STICKY    VTSS_BIT(2U)
#define VTSS_X_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_OTHER_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_ARP_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_ARP_STICKY    VTSS_BIT(1U)
#define VTSS_X_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_ARP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY    VTSS_BIT(0U)
#define VTSS_X_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_DBG_STICKY  t_sz:1 ga:7270, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_EACL_DBG_STICKY      __REG(VTSS_TO_EACL,7270U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_EACL_DBG_STICKY_POL_STATS_FIFO_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_DBG_STICKY_POL_STATS_FIFO_OFLW_STICKY    VTSS_BIT(1U)
#define VTSS_X_EACL_DBG_STICKY_POL_STATS_FIFO_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_DBG_STICKY_POL_STATS_FIFO_TRESH_REACHED_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_DBG_STICKY_POL_STATS_FIFO_TRESH_REACHED_STICKY    VTSS_BIT(0U)
#define VTSS_X_EACL_DBG_STICKY_POL_STATS_FIFO_TRESH_REACHED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_FRER_FIRST_MEMBER  t_sz:1 ga:0, gw:4, ra:0, gc:1024, rc:1  */
#define VTSS_EACL_FRER_FIRST_MEMBER(gi) __REG(VTSS_TO_EACL,0U,gi,4U,0U,0U,1024U,1U)

#define VTSS_F_EACL_FRER_FIRST_MEMBER_FRER_FIRST_MEMBER(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_EACL_FRER_FIRST_MEMBER_FRER_FIRST_MEMBER    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_EACL_FRER_FIRST_MEMBER_FRER_FIRST_MEMBER(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* EACL_FRER_EGR_PORT  t_sz:1 ga:0, gw:4, ra:1, gc:1024, rc:2  */
#define VTSS_EACL_FRER_EGR_PORT(gi,ri) __REG(VTSS_TO_EACL,0U,gi,4U,ri,1U,1024U,2U)

#define VTSS_F_EACL_FRER_EGR_PORT_FRER_EGR_PORT0(x) VTSS_ENCODE_BITFIELD(x,21U,5U)
#define VTSS_M_EACL_FRER_EGR_PORT_FRER_EGR_PORT0    VTSS_ENCODE_BITMASK(21U,5U)
#define VTSS_X_EACL_FRER_EGR_PORT_FRER_EGR_PORT0(x) VTSS_EXTRACT_BITFIELD(x,21U,5U)

#define VTSS_F_EACL_FRER_EGR_PORT_FRER_EGR_PORT1(x) VTSS_ENCODE_BITFIELD(x,14U,5U)
#define VTSS_M_EACL_FRER_EGR_PORT_FRER_EGR_PORT1    VTSS_ENCODE_BITMASK(14U,5U)
#define VTSS_X_EACL_FRER_EGR_PORT_FRER_EGR_PORT1(x) VTSS_EXTRACT_BITFIELD(x,14U,5U)

#define VTSS_F_EACL_FRER_EGR_PORT_FRER_EGR_PORT2(x) VTSS_ENCODE_BITFIELD(x,7U,5U)
#define VTSS_M_EACL_FRER_EGR_PORT_FRER_EGR_PORT2    VTSS_ENCODE_BITMASK(7U,5U)
#define VTSS_X_EACL_FRER_EGR_PORT_FRER_EGR_PORT2(x) VTSS_EXTRACT_BITFIELD(x,7U,5U)

#define VTSS_F_EACL_FRER_EGR_PORT_FRER_EGR_PORT3(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_EACL_FRER_EGR_PORT_FRER_EGR_PORT3    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_EACL_FRER_EGR_PORT_FRER_EGR_PORT3(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* EACL_FRER_CFG  t_sz:1 ga:7271, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_EACL_FRER_CFG        __REG(VTSS_TO_EACL,7271U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_EACL_FRER_CFG_WATCHDOG_PRESCALER(x) VTSS_ENCODE_BITFIELD(x,10U,16U)
#define VTSS_M_EACL_FRER_CFG_WATCHDOG_PRESCALER    VTSS_ENCODE_BITMASK(10U,16U)
#define VTSS_X_EACL_FRER_CFG_WATCHDOG_PRESCALER(x) VTSS_EXTRACT_BITFIELD(x,10U,16U)

#define VTSS_F_EACL_FRER_CFG_ADDR(x)             VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_EACL_FRER_CFG_ADDR                VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_EACL_FRER_CFG_ADDR(x)             VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* EACL_FRER_CFG_COMPOUND  t_sz:1 ga:7296, gw:1, ra:0, gc:128, rc:1  */
#define VTSS_EACL_FRER_CFG_COMPOUND(gi) __REG(VTSS_TO_EACL,7296U,gi,1U,0U,0U,128U,1U)

#define VTSS_F_EACL_FRER_CFG_COMPOUND_TAKE_NO_SEQUENCE(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_EACL_FRER_CFG_COMPOUND_TAKE_NO_SEQUENCE    VTSS_BIT(20U)
#define VTSS_X_EACL_FRER_CFG_COMPOUND_TAKE_NO_SEQUENCE(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_EACL_FRER_CFG_COMPOUND_VECTOR_ALGORITHM(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_EACL_FRER_CFG_COMPOUND_VECTOR_ALGORITHM    VTSS_BIT(19U)
#define VTSS_X_EACL_FRER_CFG_COMPOUND_VECTOR_ALGORITHM(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_EACL_FRER_CFG_COMPOUND_HISTORY_LENGTH(x) VTSS_ENCODE_BITFIELD(x,14U,5U)
#define VTSS_M_EACL_FRER_CFG_COMPOUND_HISTORY_LENGTH    VTSS_ENCODE_BITMASK(14U,5U)
#define VTSS_X_EACL_FRER_CFG_COMPOUND_HISTORY_LENGTH(x) VTSS_EXTRACT_BITFIELD(x,14U,5U)

#define VTSS_F_EACL_FRER_CFG_COMPOUND_RESET_TICKS(x) VTSS_ENCODE_BITFIELD(x,2U,12U)
#define VTSS_M_EACL_FRER_CFG_COMPOUND_RESET_TICKS    VTSS_ENCODE_BITMASK(2U,12U)
#define VTSS_X_EACL_FRER_CFG_COMPOUND_RESET_TICKS(x) VTSS_EXTRACT_BITFIELD(x,2U,12U)

#define VTSS_F_EACL_FRER_CFG_COMPOUND_RESET(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_FRER_CFG_COMPOUND_RESET      VTSS_BIT(1U)
#define VTSS_X_EACL_FRER_CFG_COMPOUND_RESET(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_FRER_CFG_COMPOUND_ENABLE(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_FRER_CFG_COMPOUND_ENABLE     VTSS_BIT(0U)
#define VTSS_X_EACL_FRER_CFG_COMPOUND_ENABLE(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_FRER_CFG_MEMBER  t_sz:1 ga:7424, gw:1, ra:0, gc:256, rc:1  */
#define VTSS_EACL_FRER_CFG_MEMBER(gi) __REG(VTSS_TO_EACL,7424U,gi,1U,0U,0U,256U,1U)

#define VTSS_F_EACL_FRER_CFG_MEMBER_TAKE_NO_SEQUENCE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_EACL_FRER_CFG_MEMBER_TAKE_NO_SEQUENCE    VTSS_BIT(29U)
#define VTSS_X_EACL_FRER_CFG_MEMBER_TAKE_NO_SEQUENCE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_EACL_FRER_CFG_MEMBER_VECTOR_ALGORITHM(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_EACL_FRER_CFG_MEMBER_VECTOR_ALGORITHM    VTSS_BIT(28U)
#define VTSS_X_EACL_FRER_CFG_MEMBER_VECTOR_ALGORITHM(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_EACL_FRER_CFG_MEMBER_HISTORY_LENGTH(x) VTSS_ENCODE_BITFIELD(x,23U,5U)
#define VTSS_M_EACL_FRER_CFG_MEMBER_HISTORY_LENGTH    VTSS_ENCODE_BITMASK(23U,5U)
#define VTSS_X_EACL_FRER_CFG_MEMBER_HISTORY_LENGTH(x) VTSS_EXTRACT_BITFIELD(x,23U,5U)

#define VTSS_F_EACL_FRER_CFG_MEMBER_RESET_TICKS(x) VTSS_ENCODE_BITFIELD(x,11U,12U)
#define VTSS_M_EACL_FRER_CFG_MEMBER_RESET_TICKS    VTSS_ENCODE_BITMASK(11U,12U)
#define VTSS_X_EACL_FRER_CFG_MEMBER_RESET_TICKS(x) VTSS_EXTRACT_BITFIELD(x,11U,12U)

#define VTSS_F_EACL_FRER_CFG_MEMBER_RESET(x)     VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_EACL_FRER_CFG_MEMBER_RESET        VTSS_BIT(10U)
#define VTSS_X_EACL_FRER_CFG_MEMBER_RESET(x)     VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_EACL_FRER_CFG_MEMBER_ENABLE(x)    VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_EACL_FRER_CFG_MEMBER_ENABLE       VTSS_BIT(9U)
#define VTSS_X_EACL_FRER_CFG_MEMBER_ENABLE(x)    VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_EACL_FRER_CFG_MEMBER_COMPOUND_HANDLE(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_EACL_FRER_CFG_MEMBER_COMPOUND_HANDLE    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_EACL_FRER_CFG_MEMBER_COMPOUND_HANDLE(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* EACL_FRER_STA_COMPOUND  t_sz:1 ga:7264, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_EACL_FRER_STA_COMPOUND __REG(VTSS_TO_EACL,7264U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_EACL_FRER_STA_COMPOUND_SEQ_NO(x)  VTSS_ENCODE_BITFIELD(x,13U,16U)
#define VTSS_M_EACL_FRER_STA_COMPOUND_SEQ_NO     VTSS_ENCODE_BITMASK(13U,16U)
#define VTSS_X_EACL_FRER_STA_COMPOUND_SEQ_NO(x)  VTSS_EXTRACT_BITFIELD(x,13U,16U)

#define VTSS_F_EACL_FRER_STA_COMPOUND_TICKS(x)   VTSS_ENCODE_BITFIELD(x,1U,12U)
#define VTSS_M_EACL_FRER_STA_COMPOUND_TICKS      VTSS_ENCODE_BITMASK(1U,12U)
#define VTSS_X_EACL_FRER_STA_COMPOUND_TICKS(x)   VTSS_EXTRACT_BITFIELD(x,1U,12U)

#define VTSS_F_EACL_FRER_STA_COMPOUND_TAKE_ANY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_FRER_STA_COMPOUND_TAKE_ANY    VTSS_BIT(0U)
#define VTSS_X_EACL_FRER_STA_COMPOUND_TAKE_ANY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_FRER_HST_COMPOUND  t_sz:1 ga:7264, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_EACL_FRER_HST_COMPOUND __REG(VTSS_TO_EACL,7264U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_EACL_FRER_HST_COMPOUND_HISTORY(x) (x)
#define VTSS_M_EACL_FRER_HST_COMPOUND_HISTORY    0xffffffffU
#define VTSS_X_EACL_FRER_HST_COMPOUND_HISTORY(x) (x)


/* EACL_FRER_STA_MEMBER  t_sz:1 ga:7266, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_EACL_FRER_STA_MEMBER __REG(VTSS_TO_EACL,7266U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_EACL_FRER_STA_MEMBER_SEQ_NO(x)    VTSS_ENCODE_BITFIELD(x,13U,16U)
#define VTSS_M_EACL_FRER_STA_MEMBER_SEQ_NO       VTSS_ENCODE_BITMASK(13U,16U)
#define VTSS_X_EACL_FRER_STA_MEMBER_SEQ_NO(x)    VTSS_EXTRACT_BITFIELD(x,13U,16U)

#define VTSS_F_EACL_FRER_STA_MEMBER_TICKS(x)     VTSS_ENCODE_BITFIELD(x,1U,12U)
#define VTSS_M_EACL_FRER_STA_MEMBER_TICKS        VTSS_ENCODE_BITMASK(1U,12U)
#define VTSS_X_EACL_FRER_STA_MEMBER_TICKS(x)     VTSS_EXTRACT_BITFIELD(x,1U,12U)

#define VTSS_F_EACL_FRER_STA_MEMBER_TAKE_ANY(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_FRER_STA_MEMBER_TAKE_ANY     VTSS_BIT(0U)
#define VTSS_X_EACL_FRER_STA_MEMBER_TAKE_ANY(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_FRER_HST_MEMBER  t_sz:1 ga:7266, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_EACL_FRER_HST_MEMBER __REG(VTSS_TO_EACL,7266U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_EACL_FRER_HST_MEMBER_HISTORY(x)   (x)
#define VTSS_M_EACL_FRER_HST_MEMBER_HISTORY      0xffffffffU
#define VTSS_X_EACL_FRER_HST_MEMBER_HISTORY(x)   (x)


/* EACL_CNT_COMPOUND_RESETS  t_sz:1 ga:8192, gw:8, ra:0, gc:128, rc:1  */
#define VTSS_EACL_CNT_COMPOUND_RESETS(gi) __REG(VTSS_TO_EACL,8192U,gi,8U,0U,0U,128U,1U)

#define VTSS_F_EACL_CNT_COMPOUND_RESETS_CNT_RESETS(x) (x)
#define VTSS_M_EACL_CNT_COMPOUND_RESETS_CNT_RESETS    0xffffffffU
#define VTSS_X_EACL_CNT_COMPOUND_RESETS_CNT_RESETS(x) (x)


/* EACL_CNT_COMPOUND_TAGLESS  t_sz:1 ga:8192, gw:8, ra:1, gc:128, rc:1  */
#define VTSS_EACL_CNT_COMPOUND_TAGLESS(gi) __REG(VTSS_TO_EACL,8192U,gi,8U,0U,1U,128U,1U)

#define VTSS_F_EACL_CNT_COMPOUND_TAGLESS_CNT_TAGLESS(x) (x)
#define VTSS_M_EACL_CNT_COMPOUND_TAGLESS_CNT_TAGLESS    0xffffffffU
#define VTSS_X_EACL_CNT_COMPOUND_TAGLESS_CNT_TAGLESS(x) (x)


/* EACL_CNT_COMPOUND_PASSED  t_sz:1 ga:8192, gw:8, ra:2, gc:128, rc:1  */
#define VTSS_EACL_CNT_COMPOUND_PASSED(gi) __REG(VTSS_TO_EACL,8192U,gi,8U,0U,2U,128U,1U)

#define VTSS_F_EACL_CNT_COMPOUND_PASSED_CNT_PASSED(x) (x)
#define VTSS_M_EACL_CNT_COMPOUND_PASSED_CNT_PASSED    0xffffffffU
#define VTSS_X_EACL_CNT_COMPOUND_PASSED_CNT_PASSED(x) (x)


/* EACL_CNT_COMPOUND_DISCARDED  t_sz:1 ga:8192, gw:8, ra:3, gc:128, rc:1  */
#define VTSS_EACL_CNT_COMPOUND_DISCARDED(gi) __REG(VTSS_TO_EACL,8192U,gi,8U,0U,3U,128U,1U)

#define VTSS_F_EACL_CNT_COMPOUND_DISCARDED_CNT_DISCARDED(x) (x)
#define VTSS_M_EACL_CNT_COMPOUND_DISCARDED_CNT_DISCARDED    0xffffffffU
#define VTSS_X_EACL_CNT_COMPOUND_DISCARDED_CNT_DISCARDED(x) (x)


/* EACL_CNT_COMPOUND_OUTOFORDER  t_sz:1 ga:8192, gw:8, ra:4, gc:128, rc:1  */
#define VTSS_EACL_CNT_COMPOUND_OUTOFORDER(gi) __REG(VTSS_TO_EACL,8192U,gi,8U,0U,4U,128U,1U)

#define VTSS_F_EACL_CNT_COMPOUND_OUTOFORDER_CNT_OUTOFORDER(x) (x)
#define VTSS_M_EACL_CNT_COMPOUND_OUTOFORDER_CNT_OUTOFORDER    0xffffffffU
#define VTSS_X_EACL_CNT_COMPOUND_OUTOFORDER_CNT_OUTOFORDER(x) (x)


/* EACL_CNT_COMPOUND_ROGUE  t_sz:1 ga:8192, gw:8, ra:5, gc:128, rc:1  */
#define VTSS_EACL_CNT_COMPOUND_ROGUE(gi) __REG(VTSS_TO_EACL,8192U,gi,8U,0U,5U,128U,1U)

#define VTSS_F_EACL_CNT_COMPOUND_ROGUE_CNT_ROGUE(x) (x)
#define VTSS_M_EACL_CNT_COMPOUND_ROGUE_CNT_ROGUE    0xffffffffU
#define VTSS_X_EACL_CNT_COMPOUND_ROGUE_CNT_ROGUE(x) (x)


/* EACL_CNT_COMPOUND_LOST  t_sz:1 ga:8192, gw:8, ra:6, gc:128, rc:1  */
#define VTSS_EACL_CNT_COMPOUND_LOST(gi) __REG(VTSS_TO_EACL,8192U,gi,8U,0U,6U,128U,1U)

#define VTSS_F_EACL_CNT_COMPOUND_LOST_CNT_LOST(x) (x)
#define VTSS_M_EACL_CNT_COMPOUND_LOST_CNT_LOST    0xffffffffU
#define VTSS_X_EACL_CNT_COMPOUND_LOST_CNT_LOST(x) (x)


/* EACL_CNT_MEMBER_RESETS  t_sz:1 ga:4096, gw:8, ra:0, gc:256, rc:1  */
#define VTSS_EACL_CNT_MEMBER_RESETS(gi) __REG(VTSS_TO_EACL,4096U,gi,8U,0U,0U,256U,1U)

#define VTSS_F_EACL_CNT_MEMBER_RESETS_CNT_RESETS(x) (x)
#define VTSS_M_EACL_CNT_MEMBER_RESETS_CNT_RESETS    0xffffffffU
#define VTSS_X_EACL_CNT_MEMBER_RESETS_CNT_RESETS(x) (x)


/* EACL_CNT_MEMBER_TAGLESS  t_sz:1 ga:4096, gw:8, ra:1, gc:256, rc:1  */
#define VTSS_EACL_CNT_MEMBER_TAGLESS(gi) __REG(VTSS_TO_EACL,4096U,gi,8U,0U,1U,256U,1U)

#define VTSS_F_EACL_CNT_MEMBER_TAGLESS_CNT_TAGLESS(x) (x)
#define VTSS_M_EACL_CNT_MEMBER_TAGLESS_CNT_TAGLESS    0xffffffffU
#define VTSS_X_EACL_CNT_MEMBER_TAGLESS_CNT_TAGLESS(x) (x)


/* EACL_CNT_MEMBER_PASSED  t_sz:1 ga:4096, gw:8, ra:2, gc:256, rc:1  */
#define VTSS_EACL_CNT_MEMBER_PASSED(gi) __REG(VTSS_TO_EACL,4096U,gi,8U,0U,2U,256U,1U)

#define VTSS_F_EACL_CNT_MEMBER_PASSED_CNT_PASSED(x) (x)
#define VTSS_M_EACL_CNT_MEMBER_PASSED_CNT_PASSED    0xffffffffU
#define VTSS_X_EACL_CNT_MEMBER_PASSED_CNT_PASSED(x) (x)


/* EACL_CNT_MEMBER_DISCARDED  t_sz:1 ga:4096, gw:8, ra:3, gc:256, rc:1  */
#define VTSS_EACL_CNT_MEMBER_DISCARDED(gi) __REG(VTSS_TO_EACL,4096U,gi,8U,0U,3U,256U,1U)

#define VTSS_F_EACL_CNT_MEMBER_DISCARDED_CNT_DISCARDED(x) (x)
#define VTSS_M_EACL_CNT_MEMBER_DISCARDED_CNT_DISCARDED    0xffffffffU
#define VTSS_X_EACL_CNT_MEMBER_DISCARDED_CNT_DISCARDED(x) (x)


/* EACL_CNT_MEMBER_OUTOFORDER  t_sz:1 ga:4096, gw:8, ra:4, gc:256, rc:1  */
#define VTSS_EACL_CNT_MEMBER_OUTOFORDER(gi) __REG(VTSS_TO_EACL,4096U,gi,8U,0U,4U,256U,1U)

#define VTSS_F_EACL_CNT_MEMBER_OUTOFORDER_CNT_OUTOFORDER(x) (x)
#define VTSS_M_EACL_CNT_MEMBER_OUTOFORDER_CNT_OUTOFORDER    0xffffffffU
#define VTSS_X_EACL_CNT_MEMBER_OUTOFORDER_CNT_OUTOFORDER(x) (x)


/* EACL_CNT_MEMBER_ROGUE  t_sz:1 ga:4096, gw:8, ra:5, gc:256, rc:1  */
#define VTSS_EACL_CNT_MEMBER_ROGUE(gi) __REG(VTSS_TO_EACL,4096U,gi,8U,0U,5U,256U,1U)

#define VTSS_F_EACL_CNT_MEMBER_ROGUE_CNT_ROGUE(x) (x)
#define VTSS_M_EACL_CNT_MEMBER_ROGUE_CNT_ROGUE    0xffffffffU
#define VTSS_X_EACL_CNT_MEMBER_ROGUE_CNT_ROGUE(x) (x)


/* EACL_CNT_MEMBER_LOST  t_sz:1 ga:4096, gw:8, ra:6, gc:256, rc:1  */
#define VTSS_EACL_CNT_MEMBER_LOST(gi) __REG(VTSS_TO_EACL,4096U,gi,8U,0U,6U,256U,1U)

#define VTSS_F_EACL_CNT_MEMBER_LOST_CNT_LOST(x)  (x)
#define VTSS_M_EACL_CNT_MEMBER_LOST_CNT_LOST     0xffffffffU
#define VTSS_X_EACL_CNT_MEMBER_LOST_CNT_LOST(x)  (x)


/* EACL_GLOBAL_CNT_FRM_TYPE_CFG  t_sz:1 ga:7272, gw:6, ra:0, gc:1, rc:2  */
#define VTSS_EACL_GLOBAL_CNT_FRM_TYPE_CFG(ri) __REG(VTSS_TO_EACL,7272U,0U,0U,ri,0U,1U,2U)

#define VTSS_F_EACL_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_EACL_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_EACL_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* EACL_STAT_GLOBAL_CFG  t_sz:1 ga:7272, gw:6, ra:2, gc:1, rc:2  */
#define VTSS_EACL_STAT_GLOBAL_CFG(ri) __REG(VTSS_TO_EACL,7272U,0U,0U,ri,2U,1U,2U)

#define VTSS_F_EACL_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE    VTSS_BIT(0U)
#define VTSS_X_EACL_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_STAT_GLOBAL_EVENT_MASK  t_sz:1 ga:7272, gw:6, ra:4, gc:1, rc:2  */
#define VTSS_EACL_STAT_GLOBAL_EVENT_MASK(ri) __REG(VTSS_TO_EACL,7272U,0U,0U,ri,4U,1U,2U)

#define VTSS_F_EACL_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_EACL_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_EACL_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* EACL_STAT_LSB_CNT  t_sz:1 ga:9472, gw:4, ra:0, gc:32, rc:2  */
#define VTSS_EACL_STAT_LSB_CNT(gi,ri) __REG(VTSS_TO_EACL,9472U,gi,4U,ri,0U,32U,2U)

#define VTSS_F_EACL_STAT_LSB_CNT_LSB_CNT(x)      (x)
#define VTSS_M_EACL_STAT_LSB_CNT_LSB_CNT         0xffffffffU
#define VTSS_X_EACL_STAT_LSB_CNT_LSB_CNT(x)      (x)


/* EACL_STAT_MSB_CNT  t_sz:1 ga:9472, gw:4, ra:2, gc:32, rc:2  */
#define VTSS_EACL_STAT_MSB_CNT(gi,ri) __REG(VTSS_TO_EACL,9472U,gi,4U,ri,2U,32U,2U)

#define VTSS_F_EACL_STAT_MSB_CNT_MSB_CNT(x)      VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_EACL_STAT_MSB_CNT_MSB_CNT         VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_EACL_STAT_MSB_CNT_MSB_CNT(x)      VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* EACL_RAM_INIT  t_sz:1 ga:7278, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_EACL_RAM_INIT        __REG(VTSS_TO_EACL,7278U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_EACL_RAM_INIT_RAM_TEST_OPT(x)     VTSS_ENCODE_BITFIELD(x,2U,3U)
#define VTSS_M_EACL_RAM_INIT_RAM_TEST_OPT        VTSS_ENCODE_BITMASK(2U,3U)
#define VTSS_X_EACL_RAM_INIT_RAM_TEST_OPT(x)     VTSS_EXTRACT_BITFIELD(x,2U,3U)

#define VTSS_F_EACL_RAM_INIT_RAM_INIT(x)         VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_RAM_INIT_RAM_INIT            VTSS_BIT(1U)
#define VTSS_X_EACL_RAM_INIT_RAM_INIT(x)         VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_RAM_INIT_RAM_CFG_HOOK(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_RAM_INIT_RAM_CFG_HOOK        VTSS_BIT(0U)
#define VTSS_X_EACL_RAM_INIT_RAM_CFG_HOOK(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_CM_ADDR  t_sz:1 ga:7279, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_EACL_CM_ADDR         __REG(VTSS_TO_EACL,7279U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_EACL_CM_ADDR_CM_ADDR(x)           (x)
#define VTSS_M_EACL_CM_ADDR_CM_ADDR              0xffffffffU
#define VTSS_X_EACL_CM_ADDR_CM_ADDR(x)           (x)


/* EACL_CM_DATA_WR  t_sz:1 ga:7279, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_EACL_CM_DATA_WR      __REG(VTSS_TO_EACL,7279U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_EACL_CM_DATA_WR_CM_DATA_WR(x)     (x)
#define VTSS_M_EACL_CM_DATA_WR_CM_DATA_WR        0xffffffffU
#define VTSS_X_EACL_CM_DATA_WR_CM_DATA_WR(x)     (x)


/* EACL_CM_DATA_RD  t_sz:1 ga:7279, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_EACL_CM_DATA_RD      __REG(VTSS_TO_EACL,7279U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_EACL_CM_DATA_RD_CM_DATA_RD(x)     (x)
#define VTSS_M_EACL_CM_DATA_RD_CM_DATA_RD        0xffffffffU
#define VTSS_X_EACL_CM_DATA_RD_CM_DATA_RD(x)     (x)


/* EACL_CM_OP  t_sz:1 ga:7279, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_EACL_CM_OP           __REG(VTSS_TO_EACL,7279U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_EACL_CM_OP_CM_OP(x)               VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_EACL_CM_OP_CM_OP                  VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_EACL_CM_OP_CM_OP(x)               VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* HSCH_HSCH_L0_CFG  t_sz:1 ga:10240, gw:1, ra:0, gc:1120, rc:1  */
#define VTSS_HSCH_HSCH_L0_CFG(gi) __REG(VTSS_TO_HSCH,10240U,gi,1U,0U,0U,1120U,1U)

#define VTSS_F_HSCH_HSCH_L0_CFG_NEXT_LAYER(x)    VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_HSCH_HSCH_L0_CFG_NEXT_LAYER       VTSS_BIT(21U)
#define VTSS_X_HSCH_HSCH_L0_CFG_NEXT_LAYER(x)    VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_HSCH_HSCH_L0_CFG_NEXT_IDX(x)      VTSS_ENCODE_BITFIELD(x,14U,6U)
#define VTSS_M_HSCH_HSCH_L0_CFG_NEXT_IDX         VTSS_ENCODE_BITMASK(14U,6U)
#define VTSS_X_HSCH_HSCH_L0_CFG_NEXT_IDX(x)      VTSS_EXTRACT_BITFIELD(x,14U,6U)

#define VTSS_F_HSCH_HSCH_L0_CFG_NEXT_INP(x)      VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_HSCH_HSCH_L0_CFG_NEXT_INP         VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_HSCH_HSCH_L0_CFG_NEXT_INP(x)      VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_HSCH_HSCH_L0_CFG_P_QUEUES(x)      VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_HSCH_HSCH_L0_CFG_P_QUEUES         VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_HSCH_HSCH_L0_CFG_P_QUEUES(x)      VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* HSCH_HSCH_L1_CFG  t_sz:1 ga:9024, gw:1, ra:0, gc:35, rc:1  */
#define VTSS_HSCH_HSCH_L1_CFG(gi) __REG(VTSS_TO_HSCH,9024U,gi,1U,0U,0U,35U,1U)

#define VTSS_F_HSCH_HSCH_L1_CFG_NEXT_IDX(x)      VTSS_ENCODE_BITFIELD(x,4U,6U)
#define VTSS_M_HSCH_HSCH_L1_CFG_NEXT_IDX         VTSS_ENCODE_BITMASK(4U,6U)
#define VTSS_X_HSCH_HSCH_L1_CFG_NEXT_IDX(x)      VTSS_EXTRACT_BITFIELD(x,4U,6U)

#define VTSS_F_HSCH_HSCH_L1_CFG_NEXT_INP(x)      VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_HSCH_HSCH_L1_CFG_NEXT_INP         VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_HSCH_HSCH_L1_CFG_NEXT_INP(x)      VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* HSCH_CIR_CFG  t_sz:1 ga:0, gw:8, ra:0, gc:1120, rc:1  */
#define VTSS_HSCH_CIR_CFG(gi)     __REG(VTSS_TO_HSCH,0U,gi,8U,0U,0U,1120U,1U)

#define VTSS_F_HSCH_CIR_CFG_CIR_RATE(x)          VTSS_ENCODE_BITFIELD(x,6U,17U)
#define VTSS_M_HSCH_CIR_CFG_CIR_RATE             VTSS_ENCODE_BITMASK(6U,17U)
#define VTSS_X_HSCH_CIR_CFG_CIR_RATE(x)          VTSS_EXTRACT_BITFIELD(x,6U,17U)

#define VTSS_F_HSCH_CIR_CFG_CIR_BURST(x)         VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_HSCH_CIR_CFG_CIR_BURST            VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_HSCH_CIR_CFG_CIR_BURST(x)         VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* HSCH_EIR_CFG  t_sz:1 ga:0, gw:8, ra:1, gc:1120, rc:1  */
#define VTSS_HSCH_EIR_CFG(gi)     __REG(VTSS_TO_HSCH,0U,gi,8U,0U,1U,1120U,1U)

#define VTSS_F_HSCH_EIR_CFG_EIR_RATE(x)          VTSS_ENCODE_BITFIELD(x,6U,17U)
#define VTSS_M_HSCH_EIR_CFG_EIR_RATE             VTSS_ENCODE_BITMASK(6U,17U)
#define VTSS_X_HSCH_EIR_CFG_EIR_RATE(x)          VTSS_EXTRACT_BITFIELD(x,6U,17U)

#define VTSS_F_HSCH_EIR_CFG_EIR_BURST(x)         VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_HSCH_EIR_CFG_EIR_BURST            VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_HSCH_EIR_CFG_EIR_BURST(x)         VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* HSCH_SE_CFG  t_sz:1 ga:0, gw:8, ra:2, gc:1120, rc:1  */
#define VTSS_HSCH_SE_CFG(gi)      __REG(VTSS_TO_HSCH,0U,gi,8U,0U,2U,1120U,1U)

#define VTSS_F_HSCH_SE_CFG_SE_DWRR_CNT(x)        VTSS_ENCODE_BITFIELD(x,6U,5U)
#define VTSS_M_HSCH_SE_CFG_SE_DWRR_CNT           VTSS_ENCODE_BITMASK(6U,5U)
#define VTSS_X_HSCH_SE_CFG_SE_DWRR_CNT(x)        VTSS_EXTRACT_BITFIELD(x,6U,5U)

#define VTSS_F_HSCH_SE_CFG_SE_AVB_ENA(x)         VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_HSCH_SE_CFG_SE_AVB_ENA            VTSS_BIT(5U)
#define VTSS_X_HSCH_SE_CFG_SE_AVB_ENA(x)         VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_HSCH_SE_CFG_SE_FRM_MODE(x)        VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_HSCH_SE_CFG_SE_FRM_MODE           VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_HSCH_SE_CFG_SE_FRM_MODE(x)        VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_HSCH_SE_CFG_SE_DWRR_FRM_MODE(x)   VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_HSCH_SE_CFG_SE_DWRR_FRM_MODE      VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_HSCH_SE_CFG_SE_DWRR_FRM_MODE(x)   VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_HSCH_SE_CFG_SE_STOP(x)            VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSCH_SE_CFG_SE_STOP               VTSS_BIT(0U)
#define VTSS_X_HSCH_SE_CFG_SE_STOP(x)            VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSCH_SE_CONNECT  t_sz:1 ga:0, gw:8, ra:3, gc:1120, rc:1  */
#define VTSS_HSCH_SE_CONNECT(gi)  __REG(VTSS_TO_HSCH,0U,gi,8U,0U,3U,1120U,1U)

#define VTSS_F_HSCH_SE_CONNECT_SE_LEAK_LINK(x)   VTSS_ENCODE_BITFIELD(x,0U,14U)
#define VTSS_M_HSCH_SE_CONNECT_SE_LEAK_LINK      VTSS_ENCODE_BITMASK(0U,14U)
#define VTSS_X_HSCH_SE_CONNECT_SE_LEAK_LINK(x)   VTSS_EXTRACT_BITFIELD(x,0U,14U)

/* HSCH_SE_DLB_SENSE  t_sz:1 ga:0, gw:8, ra:4, gc:1120, rc:1  */
#define VTSS_HSCH_SE_DLB_SENSE(gi) __REG(VTSS_TO_HSCH,0U,gi,8U,0U,4U,1120U,1U)

#define VTSS_F_HSCH_SE_DLB_SENSE_SE_DLB_PRIO(x)  VTSS_ENCODE_BITFIELD(x,10U,3U)
#define VTSS_M_HSCH_SE_DLB_SENSE_SE_DLB_PRIO     VTSS_ENCODE_BITMASK(10U,3U)
#define VTSS_X_HSCH_SE_DLB_SENSE_SE_DLB_PRIO(x)  VTSS_EXTRACT_BITFIELD(x,10U,3U)

#define VTSS_F_HSCH_SE_DLB_SENSE_SE_DLB_DPORT(x) VTSS_ENCODE_BITFIELD(x,3U,6U)
#define VTSS_M_HSCH_SE_DLB_SENSE_SE_DLB_DPORT    VTSS_ENCODE_BITMASK(3U,6U)
#define VTSS_X_HSCH_SE_DLB_SENSE_SE_DLB_DPORT(x) VTSS_EXTRACT_BITFIELD(x,3U,6U)

#define VTSS_F_HSCH_SE_DLB_SENSE_SE_DLB_SE_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_HSCH_SE_DLB_SENSE_SE_DLB_SE_ENA    VTSS_BIT(2U)
#define VTSS_X_HSCH_SE_DLB_SENSE_SE_DLB_SE_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_HSCH_SE_DLB_SENSE_SE_DLB_PRIO_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_HSCH_SE_DLB_SENSE_SE_DLB_PRIO_ENA    VTSS_BIT(1U)
#define VTSS_X_HSCH_SE_DLB_SENSE_SE_DLB_PRIO_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_HSCH_SE_DLB_SENSE_SE_DLB_DPORT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSCH_SE_DLB_SENSE_SE_DLB_DPORT_ENA    VTSS_BIT(0U)
#define VTSS_X_HSCH_SE_DLB_SENSE_SE_DLB_DPORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSCH_CIR_STATE  t_sz:1 ga:16384, gw:4, ra:0, gc:1120, rc:1  */
#define VTSS_HSCH_CIR_STATE(gi)   __REG(VTSS_TO_HSCH,16384U,gi,4U,0U,0U,1120U,1U)

#define VTSS_F_HSCH_CIR_STATE_CIR_LVL(x)         VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_HSCH_CIR_STATE_CIR_LVL            VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_HSCH_CIR_STATE_CIR_LVL(x)         VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* HSCH_EIR_STATE  t_sz:1 ga:16384, gw:4, ra:1, gc:1120, rc:1  */
#define VTSS_HSCH_EIR_STATE(gi)   __REG(VTSS_TO_HSCH,16384U,gi,4U,0U,1U,1120U,1U)

#define VTSS_F_HSCH_EIR_STATE_EIR_LVL(x)         VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_HSCH_EIR_STATE_EIR_LVL            VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_HSCH_EIR_STATE_EIR_LVL(x)         VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* HSCH_SE_STATE  t_sz:1 ga:16384, gw:4, ra:2, gc:1120, rc:1  */
#define VTSS_HSCH_SE_STATE(gi)    __REG(VTSS_TO_HSCH,16384U,gi,4U,0U,2U,1120U,1U)

#define VTSS_F_HSCH_SE_STATE_REP_CLOSED(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSCH_SE_STATE_REP_CLOSED          VTSS_BIT(0U)
#define VTSS_X_HSCH_SE_STATE_REP_CLOSED(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSCH_QSHP_CIR_CFG  t_sz:1 ga:8960, gw:2, ra:0, gc:32, rc:1  */
#define VTSS_HSCH_QSHP_CIR_CFG(gi) __REG(VTSS_TO_HSCH,8960U,gi,2U,0U,0U,32U,1U)

#define VTSS_F_HSCH_QSHP_CIR_CFG_CIR_RATE(x)     VTSS_ENCODE_BITFIELD(x,6U,17U)
#define VTSS_M_HSCH_QSHP_CIR_CFG_CIR_RATE        VTSS_ENCODE_BITMASK(6U,17U)
#define VTSS_X_HSCH_QSHP_CIR_CFG_CIR_RATE(x)     VTSS_EXTRACT_BITFIELD(x,6U,17U)

#define VTSS_F_HSCH_QSHP_CIR_CFG_CIR_BURST(x)    VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_HSCH_QSHP_CIR_CFG_CIR_BURST       VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_HSCH_QSHP_CIR_CFG_CIR_BURST(x)    VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* HSCH_QSHP_CFG  t_sz:1 ga:8960, gw:2, ra:1, gc:32, rc:1  */
#define VTSS_HSCH_QSHP_CFG(gi)    __REG(VTSS_TO_HSCH,8960U,gi,2U,0U,1U,32U,1U)

#define VTSS_F_HSCH_QSHP_CFG_SE_FRM_MODE(x)      VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_HSCH_QSHP_CFG_SE_FRM_MODE         VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_HSCH_QSHP_CFG_SE_FRM_MODE(x)      VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* HSCH_QSHP_ALLOC_CFG  t_sz:1 ga:12288, gw:2, ra:0, gc:1120, rc:1  */
#define VTSS_HSCH_QSHP_ALLOC_CFG(gi) __REG(VTSS_TO_HSCH,12288U,gi,2U,0U,0U,1120U,1U)

#define VTSS_F_HSCH_QSHP_ALLOC_CFG_QSHP_MIN(x)   VTSS_ENCODE_BITFIELD(x,21U,5U)
#define VTSS_M_HSCH_QSHP_ALLOC_CFG_QSHP_MIN      VTSS_ENCODE_BITMASK(21U,5U)
#define VTSS_X_HSCH_QSHP_ALLOC_CFG_QSHP_MIN(x)   VTSS_EXTRACT_BITFIELD(x,21U,5U)

#define VTSS_F_HSCH_QSHP_ALLOC_CFG_QSHP_MAX(x)   VTSS_ENCODE_BITFIELD(x,14U,5U)
#define VTSS_M_HSCH_QSHP_ALLOC_CFG_QSHP_MAX      VTSS_ENCODE_BITMASK(14U,5U)
#define VTSS_X_HSCH_QSHP_ALLOC_CFG_QSHP_MAX(x)   VTSS_EXTRACT_BITFIELD(x,14U,5U)

#define VTSS_F_HSCH_QSHP_ALLOC_CFG_QSHP_BASE(x)  VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_HSCH_QSHP_ALLOC_CFG_QSHP_BASE     VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_HSCH_QSHP_ALLOC_CFG_QSHP_BASE(x)  VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* HSCH_QSHP_CONNECT  t_sz:1 ga:12288, gw:2, ra:1, gc:1120, rc:1  */
#define VTSS_HSCH_QSHP_CONNECT(gi) __REG(VTSS_TO_HSCH,12288U,gi,2U,0U,1U,1120U,1U)

#define VTSS_F_HSCH_QSHP_CONNECT_SE_LEAK_LINK(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_HSCH_QSHP_CONNECT_SE_LEAK_LINK    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_HSCH_QSHP_CONNECT_SE_LEAK_LINK(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* HSCH_QSHP_CIR_STATE  t_sz:1 ga:9088, gw:1, ra:0, gc:32, rc:1  */
#define VTSS_HSCH_QSHP_CIR_STATE(gi) __REG(VTSS_TO_HSCH,9088U,gi,1U,0U,0U,32U,1U)

#define VTSS_F_HSCH_QSHP_CIR_STATE_CIR_LVL(x)    VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_HSCH_QSHP_CIR_STATE_CIR_LVL       VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_HSCH_QSHP_CIR_STATE_CIR_LVL(x)    VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* HSCH_INP_STATE  t_sz:1 ga:9059, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_HSCH_INP_STATE       __REG(VTSS_TO_HSCH,9059U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_HSCH_INP_STATE_INP_STATE(x)       (x)
#define VTSS_M_HSCH_INP_STATE_INP_STATE          0xffffffffU
#define VTSS_X_HSCH_INP_STATE_INP_STATE(x)       (x)


/* HSCH_DWRR_ENTRY  t_sz:1 ga:9120, gw:1, ra:0, gc:32, rc:1  */
#define VTSS_HSCH_DWRR_ENTRY(gi)  __REG(VTSS_TO_HSCH,9120U,gi,1U,0U,0U,32U,1U)

#define VTSS_F_HSCH_DWRR_ENTRY_DWRR_COST(x)      VTSS_ENCODE_BITFIELD(x,20U,5U)
#define VTSS_M_HSCH_DWRR_ENTRY_DWRR_COST         VTSS_ENCODE_BITMASK(20U,5U)
#define VTSS_X_HSCH_DWRR_ENTRY_DWRR_COST(x)      VTSS_EXTRACT_BITFIELD(x,20U,5U)

#define VTSS_F_HSCH_DWRR_ENTRY_DWRR_BALANCE(x)   VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_HSCH_DWRR_ENTRY_DWRR_BALANCE      VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_HSCH_DWRR_ENTRY_DWRR_BALANCE(x)   VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* HSCH_HSCH_MISC_CFG  t_sz:1 ga:9152, gw:162, ra:0, gc:1, rc:1  */
#define VTSS_HSCH_HSCH_MISC_CFG   __REG(VTSS_TO_HSCH,9152U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_HSCH_HSCH_MISC_CFG_LEAK_DIS(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSCH_HSCH_MISC_CFG_LEAK_DIS       VTSS_BIT(0U)
#define VTSS_X_HSCH_HSCH_MISC_CFG_LEAK_DIS(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSCH_HSCH_MISC_PORT_CFG  t_sz:1 ga:9152, gw:162, ra:1, gc:1, rc:35  */
#define VTSS_HSCH_HSCH_MISC_PORT_CFG(ri) __REG(VTSS_TO_HSCH,9152U,0U,0U,ri,1U,1U,35U)

#define VTSS_F_HSCH_HSCH_MISC_PORT_CFG_FRM_ADJ(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_HSCH_HSCH_MISC_PORT_CFG_FRM_ADJ    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_HSCH_HSCH_MISC_PORT_CFG_FRM_ADJ(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* HSCH_HSCH_CFG_CFG  t_sz:1 ga:9152, gw:162, ra:71, gc:1, rc:1  */
#define VTSS_HSCH_HSCH_CFG_CFG    __REG(VTSS_TO_HSCH,9152U,0U,0U,0U,71U,1U,1U)

#define VTSS_F_HSCH_HSCH_CFG_CFG_CFG_SE_IDX(x)   VTSS_ENCODE_BITFIELD(x,14U,11U)
#define VTSS_M_HSCH_HSCH_CFG_CFG_CFG_SE_IDX      VTSS_ENCODE_BITMASK(14U,11U)
#define VTSS_X_HSCH_HSCH_CFG_CFG_CFG_SE_IDX(x)   VTSS_EXTRACT_BITFIELD(x,14U,11U)

#define VTSS_F_HSCH_HSCH_CFG_CFG_HSCH_LAYER(x)   VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_HSCH_HSCH_CFG_CFG_HSCH_LAYER      VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_HSCH_HSCH_CFG_CFG_HSCH_LAYER(x)   VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_HSCH_HSCH_CFG_CFG_CSR_GRANT(x)    VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_HSCH_HSCH_CFG_CFG_CSR_GRANT       VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_HSCH_HSCH_CFG_CFG_CSR_GRANT(x)    VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* HSCH_PFC_CFG  t_sz:1 ga:9152, gw:162, ra:72, gc:1, rc:30  */
#define VTSS_HSCH_PFC_CFG(ri)     __REG(VTSS_TO_HSCH,9152U,0U,0U,ri,72U,1U,30U)

#define VTSS_F_HSCH_PFC_CFG_PFC_LAYER(x)         VTSS_ENCODE_BITFIELD(x,7U,2U)
#define VTSS_M_HSCH_PFC_CFG_PFC_LAYER            VTSS_ENCODE_BITMASK(7U,2U)
#define VTSS_X_HSCH_PFC_CFG_PFC_LAYER(x)         VTSS_EXTRACT_BITFIELD(x,7U,2U)

#define VTSS_F_HSCH_PFC_CFG_PFC_SE(x)            VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_HSCH_PFC_CFG_PFC_SE               VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_HSCH_PFC_CFG_PFC_SE(x)            VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* HSCH_HSCH_LARGE_ENA  t_sz:1 ga:9152, gw:162, ra:137, gc:1, rc:8  */
#define VTSS_HSCH_HSCH_LARGE_ENA(ri) __REG(VTSS_TO_HSCH,9152U,0U,0U,ri,137U,1U,8U)

#define VTSS_F_HSCH_HSCH_LARGE_ENA_HSCH_LARGE_ENA(x) (x)
#define VTSS_M_HSCH_HSCH_LARGE_ENA_HSCH_LARGE_ENA    0xffffffffU
#define VTSS_X_HSCH_HSCH_LARGE_ENA_HSCH_LARGE_ENA(x) (x)


/* HSCH_EVENTS_CORE  t_sz:1 ga:9152, gw:162, ra:157, gc:1, rc:1  */
#define VTSS_HSCH_EVENTS_CORE     __REG(VTSS_TO_HSCH,9152U,0U,0U,0U,157U,1U,1U)

#define VTSS_F_HSCH_EVENTS_CORE_EV_HSCH(x)       VTSS_ENCODE_BITFIELD(x,6U,7U)
#define VTSS_M_HSCH_EVENTS_CORE_EV_HSCH          VTSS_ENCODE_BITMASK(6U,7U)
#define VTSS_X_HSCH_EVENTS_CORE_EV_HSCH(x)       VTSS_EXTRACT_BITFIELD(x,6U,7U)

#define VTSS_F_HSCH_EVENTS_CORE_EV_FRD(x)        VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_HSCH_EVENTS_CORE_EV_FRD           VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_HSCH_EVENTS_CORE_EV_FRD(x)        VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* HSCH_DEBUG_CTRL  t_sz:1 ga:9152, gw:162, ra:158, gc:1, rc:1  */
#define VTSS_HSCH_DEBUG_CTRL      __REG(VTSS_TO_HSCH,9152U,0U,0U,0U,158U,1U,1U)

#define VTSS_F_HSCH_DEBUG_CTRL_PORT_KICK(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSCH_DEBUG_CTRL_PORT_KICK         VTSS_BIT(0U)
#define VTSS_X_HSCH_DEBUG_CTRL_PORT_KICK(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSCH_HSCH_UPDATE_STAT  t_sz:1 ga:9152, gw:162, ra:159, gc:1, rc:1  */
#define VTSS_HSCH_HSCH_UPDATE_STAT __REG(VTSS_TO_HSCH,9152U,0U,0U,0U,159U,1U,1U)

#define VTSS_F_HSCH_HSCH_UPDATE_STAT_HSCH_UPDATE_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_HSCH_HSCH_UPDATE_STAT_HSCH_UPDATE_CNT    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_HSCH_HSCH_UPDATE_STAT_HSCH_UPDATE_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* HSCH_HSCH_FORCE_CTRL  t_sz:1 ga:9152, gw:162, ra:161, gc:1, rc:1  */
#define VTSS_HSCH_HSCH_FORCE_CTRL __REG(VTSS_TO_HSCH,9152U,0U,0U,0U,161U,1U,1U)

#define VTSS_F_HSCH_HSCH_FORCE_CTRL_HFORCE_LAYER(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_HSCH_HSCH_FORCE_CTRL_HFORCE_LAYER    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_HSCH_HSCH_FORCE_CTRL_HFORCE_LAYER(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_HSCH_HSCH_FORCE_CTRL_HFORCE_SE_IDX(x) VTSS_ENCODE_BITFIELD(x,1U,11U)
#define VTSS_M_HSCH_HSCH_FORCE_CTRL_HFORCE_SE_IDX    VTSS_ENCODE_BITMASK(1U,11U)
#define VTSS_X_HSCH_HSCH_FORCE_CTRL_HFORCE_SE_IDX(x) VTSS_EXTRACT_BITFIELD(x,1U,11U)

#define VTSS_F_HSCH_HSCH_FORCE_CTRL_HFORCE_1SHOT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSCH_HSCH_FORCE_CTRL_HFORCE_1SHOT    VTSS_BIT(0U)
#define VTSS_X_HSCH_HSCH_FORCE_CTRL_HFORCE_1SHOT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSCH_HSCH_TIMER_CFG  t_sz:1 ga:9314, gw:8, ra:0, gc:4, rc:4  */
#define VTSS_HSCH_HSCH_TIMER_CFG(gi,ri) __REG(VTSS_TO_HSCH,9314U,gi,8U,ri,0U,4U,4U)

#define VTSS_F_HSCH_HSCH_TIMER_CFG_LEAK_TIME(x)  VTSS_ENCODE_BITFIELD(x,0U,18U)
#define VTSS_M_HSCH_HSCH_TIMER_CFG_LEAK_TIME     VTSS_ENCODE_BITMASK(0U,18U)
#define VTSS_X_HSCH_HSCH_TIMER_CFG_LEAK_TIME(x)  VTSS_EXTRACT_BITFIELD(x,0U,18U)

/* HSCH_HSCH_LEAK_CFG  t_sz:1 ga:9314, gw:8, ra:4, gc:4, rc:4  */
#define VTSS_HSCH_HSCH_LEAK_CFG(gi,ri) __REG(VTSS_TO_HSCH,9314U,gi,8U,ri,4U,4U,4U)

#define VTSS_F_HSCH_HSCH_LEAK_CFG_LEAK_FIRST(x)  VTSS_ENCODE_BITFIELD(x,1U,14U)
#define VTSS_M_HSCH_HSCH_LEAK_CFG_LEAK_FIRST     VTSS_ENCODE_BITMASK(1U,14U)
#define VTSS_X_HSCH_HSCH_LEAK_CFG_LEAK_FIRST(x)  VTSS_EXTRACT_BITFIELD(x,1U,14U)

#define VTSS_F_HSCH_HSCH_LEAK_CFG_LEAK_ERR(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSCH_HSCH_LEAK_CFG_LEAK_ERR       VTSS_BIT(0U)
#define VTSS_X_HSCH_HSCH_LEAK_CFG_LEAK_ERR(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSCH_EQ_STAT  t_sz:1 ga:9346, gw:78, ra:0, gc:1, rc:1  */
#define VTSS_HSCH_EQ_STAT         __REG(VTSS_TO_HSCH,9346U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_HSCH_EQ_STAT_FP_FREE_CNT(x)       VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_HSCH_EQ_STAT_FP_FREE_CNT          VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_HSCH_EQ_STAT_FP_FREE_CNT(x)       VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* HSCH_FLUSH_CTRL  t_sz:1 ga:9346, gw:78, ra:1, gc:1, rc:1  */
#define VTSS_HSCH_FLUSH_CTRL      __REG(VTSS_TO_HSCH,9346U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_HSCH_FLUSH_CTRL_FLUSH_ENA(x)      VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_HSCH_FLUSH_CTRL_FLUSH_ENA         VTSS_BIT(27U)
#define VTSS_X_HSCH_FLUSH_CTRL_FLUSH_ENA(x)      VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_HSCH_FLUSH_CTRL_FLUSH_SRC(x)      VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_HSCH_FLUSH_CTRL_FLUSH_SRC         VTSS_BIT(26U)
#define VTSS_X_HSCH_FLUSH_CTRL_FLUSH_SRC(x)      VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_HSCH_FLUSH_CTRL_FLUSH_DST(x)      VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_HSCH_FLUSH_CTRL_FLUSH_DST         VTSS_BIT(25U)
#define VTSS_X_HSCH_FLUSH_CTRL_FLUSH_DST(x)      VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_HSCH_FLUSH_CTRL_FLUSH_PORT(x)     VTSS_ENCODE_BITFIELD(x,18U,6U)
#define VTSS_M_HSCH_FLUSH_CTRL_FLUSH_PORT        VTSS_ENCODE_BITMASK(18U,6U)
#define VTSS_X_HSCH_FLUSH_CTRL_FLUSH_PORT(x)     VTSS_EXTRACT_BITFIELD(x,18U,6U)

#define VTSS_F_HSCH_FLUSH_CTRL_FLUSH_QUEUE(x)    VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_HSCH_FLUSH_CTRL_FLUSH_QUEUE       VTSS_BIT(17U)
#define VTSS_X_HSCH_FLUSH_CTRL_FLUSH_QUEUE(x)    VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_HSCH_FLUSH_CTRL_FLUSH_SE(x)       VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_HSCH_FLUSH_CTRL_FLUSH_SE          VTSS_BIT(16U)
#define VTSS_X_HSCH_FLUSH_CTRL_FLUSH_SE(x)       VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_HSCH_FLUSH_CTRL_FLUSH_HIER(x)     VTSS_ENCODE_BITFIELD(x,0U,14U)
#define VTSS_M_HSCH_FLUSH_CTRL_FLUSH_HIER        VTSS_ENCODE_BITMASK(0U,14U)
#define VTSS_X_HSCH_FLUSH_CTRL_FLUSH_HIER(x)     VTSS_EXTRACT_BITFIELD(x,0U,14U)

/* HSCH_PORT_MODE  t_sz:1 ga:9346, gw:78, ra:2, gc:1, rc:35  */
#define VTSS_HSCH_PORT_MODE(ri)   __REG(VTSS_TO_HSCH,9346U,0U,0U,ri,2U,1U,35U)

#define VTSS_F_HSCH_PORT_MODE_DEQUEUE_DIS(x)     VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_HSCH_PORT_MODE_DEQUEUE_DIS        VTSS_BIT(4U)
#define VTSS_X_HSCH_PORT_MODE_DEQUEUE_DIS(x)     VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_HSCH_PORT_MODE_AGE_DIS(x)         VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_HSCH_PORT_MODE_AGE_DIS            VTSS_BIT(3U)
#define VTSS_X_HSCH_PORT_MODE_AGE_DIS(x)         VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_HSCH_PORT_MODE_TRUNC_ENA(x)       VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_HSCH_PORT_MODE_TRUNC_ENA          VTSS_BIT(2U)
#define VTSS_X_HSCH_PORT_MODE_TRUNC_ENA(x)       VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_HSCH_PORT_MODE_EIR_REMARK_ENA(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_HSCH_PORT_MODE_EIR_REMARK_ENA     VTSS_BIT(1U)
#define VTSS_X_HSCH_PORT_MODE_EIR_REMARK_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_HSCH_PORT_MODE_CPU_PRIO_MODE(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSCH_PORT_MODE_CPU_PRIO_MODE      VTSS_BIT(0U)
#define VTSS_X_HSCH_PORT_MODE_CPU_PRIO_MODE(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSCH_OUTB_SHARE_ENA  t_sz:1 ga:9346, gw:78, ra:72, gc:1, rc:5  */
#define VTSS_HSCH_OUTB_SHARE_ENA(ri) __REG(VTSS_TO_HSCH,9346U,0U,0U,ri,72U,1U,5U)

#define VTSS_F_HSCH_OUTB_SHARE_ENA_OUTB_SHARE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_HSCH_OUTB_SHARE_ENA_OUTB_SHARE_ENA    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_HSCH_OUTB_SHARE_ENA_OUTB_SHARE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* HSCH_OUTB_CPU_SHARE_ENA  t_sz:1 ga:9346, gw:78, ra:77, gc:1, rc:1  */
#define VTSS_HSCH_OUTB_CPU_SHARE_ENA __REG(VTSS_TO_HSCH,9346U,0U,0U,0U,77U,1U,1U)

#define VTSS_F_HSCH_OUTB_CPU_SHARE_ENA_OUTB_CPU_SHARE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSCH_OUTB_CPU_SHARE_ENA_OUTB_CPU_SHARE_ENA    VTSS_BIT(0U)
#define VTSS_X_HSCH_OUTB_CPU_SHARE_ENA_OUTB_CPU_SHARE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSCH_MMGT  t_sz:1 ga:9065, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_HSCH_MMGT            __REG(VTSS_TO_HSCH,9065U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_HSCH_MMGT_RELCNT(x)               VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_HSCH_MMGT_RELCNT                  VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_HSCH_MMGT_RELCNT(x)               VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_HSCH_MMGT_FREECNT(x)              VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_HSCH_MMGT_FREECNT                 VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_HSCH_MMGT_FREECNT(x)              VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* HSCH_MMGT_FAST  t_sz:1 ga:9065, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_HSCH_MMGT_FAST       __REG(VTSS_TO_HSCH,9065U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_HSCH_MMGT_FAST_FREEVLD(x)         VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_HSCH_MMGT_FAST_FREEVLD            VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_HSCH_MMGT_FAST_FREEVLD(x)         VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_HSCH_MMGT_FAST_RELVLD(x)          VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_HSCH_MMGT_FAST_RELVLD             VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_HSCH_MMGT_FAST_RELVLD(x)          VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* HSCH_RESET_CFG  t_sz:1 ga:9065, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_HSCH_RESET_CFG       __REG(VTSS_TO_HSCH,9065U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_HSCH_RESET_CFG_CORE_ENA(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSCH_RESET_CFG_CORE_ENA           VTSS_BIT(0U)
#define VTSS_X_HSCH_RESET_CFG_CORE_ENA(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSCH_PMEM_SIZE  t_sz:1 ga:9065, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_HSCH_PMEM_SIZE       __REG(VTSS_TO_HSCH,9065U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_HSCH_PMEM_SIZE_PMEM_SIZE(x)       VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_HSCH_PMEM_SIZE_PMEM_SIZE          VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_HSCH_PMEM_SIZE_PMEM_SIZE(x)       VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* HSCH_TAS_CFG_CTRL  t_sz:1 ga:9424, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_HSCH_TAS_CFG_CTRL    __REG(VTSS_TO_HSCH,9424U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_HSCH_TAS_CFG_CTRL_LIST_NUM_MAX(x) VTSS_ENCODE_BITFIELD(x,22U,6U)
#define VTSS_M_HSCH_TAS_CFG_CTRL_LIST_NUM_MAX    VTSS_ENCODE_BITMASK(22U,6U)
#define VTSS_X_HSCH_TAS_CFG_CTRL_LIST_NUM_MAX(x) VTSS_EXTRACT_BITFIELD(x,22U,6U)

#define VTSS_F_HSCH_TAS_CFG_CTRL_LIST_NUM(x)     VTSS_ENCODE_BITFIELD(x,15U,6U)
#define VTSS_M_HSCH_TAS_CFG_CTRL_LIST_NUM        VTSS_ENCODE_BITMASK(15U,6U)
#define VTSS_X_HSCH_TAS_CFG_CTRL_LIST_NUM(x)     VTSS_EXTRACT_BITFIELD(x,15U,6U)

#define VTSS_F_HSCH_TAS_CFG_CTRL_ALWAYS_GUARD_BAND_SCH_Q(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_HSCH_TAS_CFG_CTRL_ALWAYS_GUARD_BAND_SCH_Q    VTSS_BIT(14U)
#define VTSS_X_HSCH_TAS_CFG_CTRL_ALWAYS_GUARD_BAND_SCH_Q(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_HSCH_TAS_CFG_CTRL_GCL_ENTRY_NUM(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_HSCH_TAS_CFG_CTRL_GCL_ENTRY_NUM    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_HSCH_TAS_CFG_CTRL_GCL_ENTRY_NUM(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* HSCH_TAS_GATE_STATE_CTRL  t_sz:1 ga:9424, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_HSCH_TAS_GATE_STATE_CTRL __REG(VTSS_TO_HSCH,9424U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_HSCH_TAS_GATE_STATE_CTRL_HSCH_POS(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_HSCH_TAS_GATE_STATE_CTRL_HSCH_POS    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_HSCH_TAS_GATE_STATE_CTRL_HSCH_POS(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* HSCH_TAS_STATEMACHINE_CFG  t_sz:1 ga:9424, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_HSCH_TAS_STATEMACHINE_CFG __REG(VTSS_TO_HSCH,9424U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_HSCH_TAS_STATEMACHINE_CFG_TAS_CBSHP_ADJ(x) VTSS_ENCODE_BITFIELD(x,18U,12U)
#define VTSS_M_HSCH_TAS_STATEMACHINE_CFG_TAS_CBSHP_ADJ    VTSS_ENCODE_BITMASK(18U,12U)
#define VTSS_X_HSCH_TAS_STATEMACHINE_CFG_TAS_CBSHP_ADJ(x) VTSS_EXTRACT_BITFIELD(x,18U,12U)

#define VTSS_F_HSCH_TAS_STATEMACHINE_CFG_TAS_PIPE_DLY_NS(x) VTSS_ENCODE_BITFIELD(x,8U,10U)
#define VTSS_M_HSCH_TAS_STATEMACHINE_CFG_TAS_PIPE_DLY_NS    VTSS_ENCODE_BITMASK(8U,10U)
#define VTSS_X_HSCH_TAS_STATEMACHINE_CFG_TAS_PIPE_DLY_NS(x) VTSS_EXTRACT_BITFIELD(x,8U,10U)

#define VTSS_F_HSCH_TAS_STATEMACHINE_CFG_REVISIT_DLY(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_HSCH_TAS_STATEMACHINE_CFG_REVISIT_DLY    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_HSCH_TAS_STATEMACHINE_CFG_REVISIT_DLY(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* HSCH_TAS_CFG_CTRL2  t_sz:1 ga:9424, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_HSCH_TAS_CFG_CTRL2   __REG(VTSS_TO_HSCH,9424U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_HSCH_TAS_CFG_CTRL2_MINIMUM_GB_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_HSCH_TAS_CFG_CTRL2_MINIMUM_GB_VAL    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_HSCH_TAS_CFG_CTRL2_MINIMUM_GB_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* HSCH_TAS_QMAXSDU_CFG  t_sz:1 ga:9428, gw:17, ra:0, gc:30, rc:8  */
#define VTSS_HSCH_TAS_QMAXSDU_CFG(gi,ri) __REG(VTSS_TO_HSCH,9428U,gi,17U,ri,0U,30U,8U)

#define VTSS_F_HSCH_TAS_QMAXSDU_CFG_QMAXSDU_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_HSCH_TAS_QMAXSDU_CFG_QMAXSDU_VAL    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_HSCH_TAS_QMAXSDU_CFG_QMAXSDU_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* HSCH_TAS_PROFILE_CONFIG  t_sz:1 ga:9428, gw:17, ra:8, gc:30, rc:1  */
#define VTSS_HSCH_TAS_PROFILE_CONFIG(gi) __REG(VTSS_TO_HSCH,9428U,gi,17U,0U,8U,30U,1U)

#define VTSS_F_HSCH_TAS_PROFILE_CONFIG_HOLDADVANCE(x) VTSS_ENCODE_BITFIELD(x,19U,8U)
#define VTSS_M_HSCH_TAS_PROFILE_CONFIG_HOLDADVANCE    VTSS_ENCODE_BITMASK(19U,8U)
#define VTSS_X_HSCH_TAS_PROFILE_CONFIG_HOLDADVANCE(x) VTSS_EXTRACT_BITFIELD(x,19U,8U)

#define VTSS_F_HSCH_TAS_PROFILE_CONFIG_TAS_PORT_DLY(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_HSCH_TAS_PROFILE_CONFIG_TAS_PORT_DLY    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_HSCH_TAS_PROFILE_CONFIG_TAS_PORT_DLY(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_HSCH_TAS_PROFILE_CONFIG_TAS_CLOSE_DLY(x) VTSS_ENCODE_BITFIELD(x,13U,3U)
#define VTSS_M_HSCH_TAS_PROFILE_CONFIG_TAS_CLOSE_DLY    VTSS_ENCODE_BITMASK(13U,3U)
#define VTSS_X_HSCH_TAS_PROFILE_CONFIG_TAS_CLOSE_DLY(x) VTSS_EXTRACT_BITFIELD(x,13U,3U)

#define VTSS_F_HSCH_TAS_PROFILE_CONFIG_TAS_CBSHP_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,2U)
#define VTSS_M_HSCH_TAS_PROFILE_CONFIG_TAS_CBSHP_ENA    VTSS_ENCODE_BITMASK(11U,2U)
#define VTSS_X_HSCH_TAS_PROFILE_CONFIG_TAS_CBSHP_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,2U)

#define VTSS_F_HSCH_TAS_PROFILE_CONFIG_LINK_SPEED(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_HSCH_TAS_PROFILE_CONFIG_LINK_SPEED    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_HSCH_TAS_PROFILE_CONFIG_LINK_SPEED(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_HSCH_TAS_PROFILE_CONFIG_SCH_TRAFFIC_QUEUES(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_HSCH_TAS_PROFILE_CONFIG_SCH_TRAFFIC_QUEUES    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_HSCH_TAS_PROFILE_CONFIG_SCH_TRAFFIC_QUEUES(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* HSCH_QMAXSDU_DISC_CFG  t_sz:1 ga:9428, gw:17, ra:9, gc:30, rc:8  */
#define VTSS_HSCH_QMAXSDU_DISC_CFG(gi,ri) __REG(VTSS_TO_HSCH,9428U,gi,17U,ri,9U,30U,8U)

#define VTSS_F_HSCH_QMAXSDU_DISC_CFG_QMAXSDU_LSB(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_HSCH_QMAXSDU_DISC_CFG_QMAXSDU_LSB    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_HSCH_QMAXSDU_DISC_CFG_QMAXSDU_LSB(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

#define VTSS_F_HSCH_QMAXSDU_DISC_CFG_QMAXSDU_DISC_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_HSCH_QMAXSDU_DISC_CFG_QMAXSDU_DISC_ENA    VTSS_BIT(8U)
#define VTSS_X_HSCH_QMAXSDU_DISC_CFG_QMAXSDU_DISC_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

/* HSCH_TAS_BASE_TIME_NSEC  t_sz:1 ga:9072, gw:16, ra:0, gc:1, rc:1  */
#define VTSS_HSCH_TAS_BASE_TIME_NSEC __REG(VTSS_TO_HSCH,9072U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_HSCH_TAS_BASE_TIME_NSEC_BASE_TIME_NSEC(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_HSCH_TAS_BASE_TIME_NSEC_BASE_TIME_NSEC    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_HSCH_TAS_BASE_TIME_NSEC_BASE_TIME_NSEC(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* HSCH_TAS_BASE_TIME_SEC_LSB  t_sz:1 ga:9072, gw:16, ra:1, gc:1, rc:1  */
#define VTSS_HSCH_TAS_BASE_TIME_SEC_LSB __REG(VTSS_TO_HSCH,9072U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_HSCH_TAS_BASE_TIME_SEC_LSB_BASE_TIME_SEC_LSB(x) (x)
#define VTSS_M_HSCH_TAS_BASE_TIME_SEC_LSB_BASE_TIME_SEC_LSB    0xffffffffU
#define VTSS_X_HSCH_TAS_BASE_TIME_SEC_LSB_BASE_TIME_SEC_LSB(x) (x)


/* HSCH_TAS_BASE_TIME_SEC_MSB  t_sz:1 ga:9072, gw:16, ra:2, gc:1, rc:1  */
#define VTSS_HSCH_TAS_BASE_TIME_SEC_MSB __REG(VTSS_TO_HSCH,9072U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_HSCH_TAS_BASE_TIME_SEC_MSB_BASE_TIME_SEC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_HSCH_TAS_BASE_TIME_SEC_MSB_BASE_TIME_SEC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_HSCH_TAS_BASE_TIME_SEC_MSB_BASE_TIME_SEC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* HSCH_TAS_NEXT_OPER_TIME_NSEC  t_sz:1 ga:9072, gw:16, ra:3, gc:1, rc:1  */
#define VTSS_HSCH_TAS_NEXT_OPER_TIME_NSEC __REG(VTSS_TO_HSCH,9072U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_HSCH_TAS_NEXT_OPER_TIME_NSEC_NEXT_OPER_TIME_NSEC(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_HSCH_TAS_NEXT_OPER_TIME_NSEC_NEXT_OPER_TIME_NSEC    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_HSCH_TAS_NEXT_OPER_TIME_NSEC_NEXT_OPER_TIME_NSEC(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* HSCH_TAS_NEXT_OPER_TIME_SEC_LSB  t_sz:1 ga:9072, gw:16, ra:4, gc:1, rc:1  */
#define VTSS_HSCH_TAS_NEXT_OPER_TIME_SEC_LSB __REG(VTSS_TO_HSCH,9072U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_HSCH_TAS_NEXT_OPER_TIME_SEC_LSB_NEXT_OPER_TIME_SEC_LSB(x) (x)
#define VTSS_M_HSCH_TAS_NEXT_OPER_TIME_SEC_LSB_NEXT_OPER_TIME_SEC_LSB    0xffffffffU
#define VTSS_X_HSCH_TAS_NEXT_OPER_TIME_SEC_LSB_NEXT_OPER_TIME_SEC_LSB(x) (x)


/* HSCH_TAS_NEXT_OPER_TIME_SEC_MSB  t_sz:1 ga:9072, gw:16, ra:5, gc:1, rc:1  */
#define VTSS_HSCH_TAS_NEXT_OPER_TIME_SEC_MSB __REG(VTSS_TO_HSCH,9072U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_HSCH_TAS_NEXT_OPER_TIME_SEC_MSB_NEXT_OPER_TIME_SEC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_HSCH_TAS_NEXT_OPER_TIME_SEC_MSB_NEXT_OPER_TIME_SEC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_HSCH_TAS_NEXT_OPER_TIME_SEC_MSB_NEXT_OPER_TIME_SEC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* HSCH_TAS_CYCLE_TIME_CFG  t_sz:1 ga:9072, gw:16, ra:6, gc:1, rc:1  */
#define VTSS_HSCH_TAS_CYCLE_TIME_CFG __REG(VTSS_TO_HSCH,9072U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_HSCH_TAS_CYCLE_TIME_CFG_CYCLE_TIME(x) (x)
#define VTSS_M_HSCH_TAS_CYCLE_TIME_CFG_CYCLE_TIME    0xffffffffU
#define VTSS_X_HSCH_TAS_CYCLE_TIME_CFG_CYCLE_TIME(x) (x)


/* HSCH_TAS_STARTUP_CFG  t_sz:1 ga:9072, gw:16, ra:7, gc:1, rc:1  */
#define VTSS_HSCH_TAS_STARTUP_CFG __REG(VTSS_TO_HSCH,9072U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_HSCH_TAS_STARTUP_CFG_STARTUP_TIME(x) VTSS_ENCODE_BITFIELD(x,0U,22U)
#define VTSS_M_HSCH_TAS_STARTUP_CFG_STARTUP_TIME    VTSS_ENCODE_BITMASK(0U,22U)
#define VTSS_X_HSCH_TAS_STARTUP_CFG_STARTUP_TIME(x) VTSS_EXTRACT_BITFIELD(x,0U,22U)

#define VTSS_F_HSCH_TAS_STARTUP_CFG_OBSOLETE_IDX(x) VTSS_ENCODE_BITFIELD(x,23U,6U)
#define VTSS_M_HSCH_TAS_STARTUP_CFG_OBSOLETE_IDX    VTSS_ENCODE_BITMASK(23U,6U)
#define VTSS_X_HSCH_TAS_STARTUP_CFG_OBSOLETE_IDX(x) VTSS_EXTRACT_BITFIELD(x,23U,6U)

#define VTSS_F_HSCH_TAS_STARTUP_CFG_STARTUP_ERROR(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_HSCH_TAS_STARTUP_CFG_STARTUP_ERROR    VTSS_BIT(22U)
#define VTSS_X_HSCH_TAS_STARTUP_CFG_STARTUP_ERROR(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

/* HSCH_TAS_LIST_CFG  t_sz:1 ga:9072, gw:16, ra:8, gc:1, rc:1  */
#define VTSS_HSCH_TAS_LIST_CFG    __REG(VTSS_TO_HSCH,9072U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_HSCH_TAS_LIST_CFG_LIST_HSCH_POS(x) VTSS_ENCODE_BITFIELD(x,21U,11U)
#define VTSS_M_HSCH_TAS_LIST_CFG_LIST_HSCH_POS    VTSS_ENCODE_BITMASK(21U,11U)
#define VTSS_X_HSCH_TAS_LIST_CFG_LIST_HSCH_POS(x) VTSS_EXTRACT_BITFIELD(x,21U,11U)

#define VTSS_F_HSCH_TAS_LIST_CFG_LIST_PORT_NUM(x) VTSS_ENCODE_BITFIELD(x,16U,5U)
#define VTSS_M_HSCH_TAS_LIST_CFG_LIST_PORT_NUM    VTSS_ENCODE_BITMASK(16U,5U)
#define VTSS_X_HSCH_TAS_LIST_CFG_LIST_PORT_NUM(x) VTSS_EXTRACT_BITFIELD(x,16U,5U)

#define VTSS_F_HSCH_TAS_LIST_CFG_LIST_TOD_DOM(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_HSCH_TAS_LIST_CFG_LIST_TOD_DOM    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_HSCH_TAS_LIST_CFG_LIST_TOD_DOM(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_HSCH_TAS_LIST_CFG_LIST_BASE_ADDR(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_HSCH_TAS_LIST_CFG_LIST_BASE_ADDR    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_HSCH_TAS_LIST_CFG_LIST_BASE_ADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* HSCH_TAS_LIST_STATE  t_sz:1 ga:9072, gw:16, ra:9, gc:1, rc:1  */
#define VTSS_HSCH_TAS_LIST_STATE  __REG(VTSS_TO_HSCH,9072U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_HSCH_TAS_LIST_STATE_LIST_STATE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_HSCH_TAS_LIST_STATE_LIST_STATE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_HSCH_TAS_LIST_STATE_LIST_STATE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* HSCH_TAS_LIST_STATE_INT  t_sz:1 ga:9072, gw:16, ra:10, gc:1, rc:1  */
#define VTSS_HSCH_TAS_LIST_STATE_INT __REG(VTSS_TO_HSCH,9072U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_HSCH_TAS_LIST_STATE_INT_CYC_TIME_REMAIN(x) (x)
#define VTSS_M_HSCH_TAS_LIST_STATE_INT_CYC_TIME_REMAIN    0xffffffffU
#define VTSS_X_HSCH_TAS_LIST_STATE_INT_CYC_TIME_REMAIN(x) (x)


/* HSCH_TAS_LIST_PTR_STATE  t_sz:1 ga:9072, gw:16, ra:11, gc:1, rc:1  */
#define VTSS_HSCH_TAS_LIST_PTR_STATE __REG(VTSS_TO_HSCH,9072U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_HSCH_TAS_LIST_PTR_STATE_CUR_PTR(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_HSCH_TAS_LIST_PTR_STATE_CUR_PTR    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_HSCH_TAS_LIST_PTR_STATE_CUR_PTR(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* HSCH_TAS_GCL_CTRL_CFG  t_sz:1 ga:9060, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_HSCH_TAS_GCL_CTRL_CFG __REG(VTSS_TO_HSCH,9060U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_HSCH_TAS_GCL_CTRL_CFG_GATE_STATE(x) VTSS_ENCODE_BITFIELD(x,20U,8U)
#define VTSS_M_HSCH_TAS_GCL_CTRL_CFG_GATE_STATE    VTSS_ENCODE_BITMASK(20U,8U)
#define VTSS_X_HSCH_TAS_GCL_CTRL_CFG_GATE_STATE(x) VTSS_EXTRACT_BITFIELD(x,20U,8U)

#define VTSS_F_HSCH_TAS_GCL_CTRL_CFG_OP_TYPE(x)  VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_HSCH_TAS_GCL_CTRL_CFG_OP_TYPE     VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_HSCH_TAS_GCL_CTRL_CFG_OP_TYPE(x)  VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* HSCH_TAS_GCL_TIME_CFG  t_sz:1 ga:9060, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_HSCH_TAS_GCL_TIME_CFG __REG(VTSS_TO_HSCH,9060U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_HSCH_TAS_GCL_TIME_CFG_TIME_INTERVAL(x) (x)
#define VTSS_M_HSCH_TAS_GCL_TIME_CFG_TIME_INTERVAL    0xffffffffU
#define VTSS_X_HSCH_TAS_GCL_TIME_CFG_TIME_INTERVAL(x) (x)


/* HSCH_TAS_GCL_CTRL_CFG2  t_sz:1 ga:9060, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_HSCH_TAS_GCL_CTRL_CFG2 __REG(VTSS_TO_HSCH,9060U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_HSCH_TAS_GCL_CTRL_CFG2_NEXT_GCL(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_HSCH_TAS_GCL_CTRL_CFG2_NEXT_GCL    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_HSCH_TAS_GCL_CTRL_CFG2_NEXT_GCL(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* HSCH_TAS_GATE_STATE  t_sz:1 ga:9064, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_HSCH_TAS_GATE_STATE  __REG(VTSS_TO_HSCH,9064U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_HSCH_TAS_GATE_STATE_TAS_GATE_STATE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_HSCH_TAS_GATE_STATE_TAS_GATE_STATE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_HSCH_TAS_GATE_STATE_TAS_GATE_STATE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* HSIOWRAP_GPIO_CFG  t_sz:1 ga:0, gw:25, ra:0, gc:1, rc:25  */
#define VTSS_HSIOWRAP_GPIO_CFG(ri) __REG(VTSS_TO_HSIO_WRAP,0U,0U,0U,ri,0U,1U,25U)

#define VTSS_F_HSIOWRAP_GPIO_CFG_HE(x)           VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_HSIOWRAP_GPIO_CFG_HE              VTSS_BIT(7U)
#define VTSS_X_HSIOWRAP_GPIO_CFG_HE(x)           VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_HSIOWRAP_GPIO_CFG_ST(x)           VTSS_ENCODE_BITFIELD(x,5U,2U)
#define VTSS_M_HSIOWRAP_GPIO_CFG_ST              VTSS_ENCODE_BITMASK(5U,2U)
#define VTSS_X_HSIOWRAP_GPIO_CFG_ST(x)           VTSS_EXTRACT_BITFIELD(x,5U,2U)

#define VTSS_F_HSIOWRAP_GPIO_CFG_SL(x)           VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_HSIOWRAP_GPIO_CFG_SL              VTSS_BIT(4U)
#define VTSS_X_HSIOWRAP_GPIO_CFG_SL(x)           VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_HSIOWRAP_GPIO_CFG_PU(x)           VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_HSIOWRAP_GPIO_CFG_PU              VTSS_BIT(3U)
#define VTSS_X_HSIOWRAP_GPIO_CFG_PU(x)           VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_HSIOWRAP_GPIO_CFG_PD(x)           VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_HSIOWRAP_GPIO_CFG_PD              VTSS_BIT(2U)
#define VTSS_X_HSIOWRAP_GPIO_CFG_PD(x)           VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_HSIOWRAP_GPIO_CFG_DS(x)           VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_HSIOWRAP_GPIO_CFG_DS              VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_HSIOWRAP_GPIO_CFG_DS(x)           VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* HSIOWRAP_SYNC_ETH_CFG  t_sz:1 ga:25, gw:4, ra:0, gc:1, rc:4  */
#define VTSS_HSIOWRAP_SYNC_ETH_CFG(ri) __REG(VTSS_TO_HSIO_WRAP,25U,0U,0U,ri,0U,1U,4U)

#define VTSS_F_HSIOWRAP_SYNC_ETH_CFG_SEL_RECO_CLK_SRC(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_HSIOWRAP_SYNC_ETH_CFG_SEL_RECO_CLK_SRC    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_HSIOWRAP_SYNC_ETH_CFG_SEL_RECO_CLK_SRC(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

#define VTSS_F_HSIOWRAP_SYNC_ETH_CFG_SEL_RECO_CLK_DIV(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_HSIOWRAP_SYNC_ETH_CFG_SEL_RECO_CLK_DIV    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_HSIOWRAP_SYNC_ETH_CFG_SEL_RECO_CLK_DIV(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_HSIOWRAP_SYNC_ETH_CFG_RECO_CLK_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_HSIOWRAP_SYNC_ETH_CFG_RECO_CLK_ENA    VTSS_BIT(12U)
#define VTSS_X_HSIOWRAP_SYNC_ETH_CFG_RECO_CLK_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

/* HSIOWRAP_XMII_CFG  t_sz:1 ga:29, gw:5, ra:0, gc:2, rc:1  */
#define VTSS_HSIOWRAP_XMII_CFG(gi) __REG(VTSS_TO_HSIO_WRAP,29U,gi,5U,0U,0U,2U,1U)

#define VTSS_F_HSIOWRAP_XMII_CFG_GPIO_XMII_CFG(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_HSIOWRAP_XMII_CFG_GPIO_XMII_CFG    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_HSIOWRAP_XMII_CFG_GPIO_XMII_CFG(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_HSIOWRAP_XMII_CFG_MM_RX_ENA(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSIOWRAP_XMII_CFG_MM_RX_ENA       VTSS_BIT(0U)
#define VTSS_X_HSIOWRAP_XMII_CFG_MM_RX_ENA(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSIOWRAP_RGMII_CFG  t_sz:1 ga:29, gw:5, ra:1, gc:2, rc:1  */
#define VTSS_HSIOWRAP_RGMII_CFG(gi) __REG(VTSS_TO_HSIO_WRAP,29U,gi,5U,0U,1U,2U,1U)

#define VTSS_F_HSIOWRAP_RGMII_CFG_IB_RX_LINK_STATUS(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_HSIOWRAP_RGMII_CFG_IB_RX_LINK_STATUS    VTSS_BIT(15U)
#define VTSS_X_HSIOWRAP_RGMII_CFG_IB_RX_LINK_STATUS(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_HSIOWRAP_RGMII_CFG_IB_RX_DUPLEX(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_HSIOWRAP_RGMII_CFG_IB_RX_DUPLEX    VTSS_BIT(14U)
#define VTSS_X_HSIOWRAP_RGMII_CFG_IB_RX_DUPLEX(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_HSIOWRAP_RGMII_CFG_IB_RX_SPEED(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_HSIOWRAP_RGMII_CFG_IB_RX_SPEED    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_HSIOWRAP_RGMII_CFG_IB_RX_SPEED(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_HSIOWRAP_RGMII_CFG_IB_TX_LINK_STATUS(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_HSIOWRAP_RGMII_CFG_IB_TX_LINK_STATUS    VTSS_BIT(11U)
#define VTSS_X_HSIOWRAP_RGMII_CFG_IB_TX_LINK_STATUS(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_HSIOWRAP_RGMII_CFG_IB_TX_FDX(x)   VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_HSIOWRAP_RGMII_CFG_IB_TX_FDX      VTSS_BIT(10U)
#define VTSS_X_HSIOWRAP_RGMII_CFG_IB_TX_FDX(x)   VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_HSIOWRAP_RGMII_CFG_IB_TX_MII_SPD(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_HSIOWRAP_RGMII_CFG_IB_TX_MII_SPD    VTSS_BIT(9U)
#define VTSS_X_HSIOWRAP_RGMII_CFG_IB_TX_MII_SPD(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_HSIOWRAP_RGMII_CFG_IB_TX_SPD_1G(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_HSIOWRAP_RGMII_CFG_IB_TX_SPD_1G    VTSS_BIT(8U)
#define VTSS_X_HSIOWRAP_RGMII_CFG_IB_TX_SPD_1G(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_HSIOWRAP_RGMII_CFG_IB_TX_ENA(x)   VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_HSIOWRAP_RGMII_CFG_IB_TX_ENA      VTSS_BIT(7U)
#define VTSS_X_HSIOWRAP_RGMII_CFG_IB_TX_ENA(x)   VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_HSIOWRAP_RGMII_CFG_IB_RX_ENA(x)   VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_HSIOWRAP_RGMII_CFG_IB_RX_ENA      VTSS_BIT(6U)
#define VTSS_X_HSIOWRAP_RGMII_CFG_IB_RX_ENA(x)   VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_HSIOWRAP_RGMII_CFG_IB_ENA(x)      VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_HSIOWRAP_RGMII_CFG_IB_ENA         VTSS_BIT(5U)
#define VTSS_X_HSIOWRAP_RGMII_CFG_IB_ENA(x)      VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_HSIOWRAP_RGMII_CFG_TX_CLK_CFG(x)  VTSS_ENCODE_BITFIELD(x,2U,3U)
#define VTSS_M_HSIOWRAP_RGMII_CFG_TX_CLK_CFG     VTSS_ENCODE_BITMASK(2U,3U)
#define VTSS_X_HSIOWRAP_RGMII_CFG_TX_CLK_CFG(x)  VTSS_EXTRACT_BITFIELD(x,2U,3U)

#define VTSS_F_HSIOWRAP_RGMII_CFG_RGMII_TX_RST(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_HSIOWRAP_RGMII_CFG_RGMII_TX_RST    VTSS_BIT(1U)
#define VTSS_X_HSIOWRAP_RGMII_CFG_RGMII_TX_RST(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_HSIOWRAP_RGMII_CFG_RGMII_RX_RST(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSIOWRAP_RGMII_CFG_RGMII_RX_RST    VTSS_BIT(0U)
#define VTSS_X_HSIOWRAP_RGMII_CFG_RGMII_RX_RST(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSIOWRAP_RMII_CFG  t_sz:1 ga:29, gw:5, ra:2, gc:2, rc:1  */
#define VTSS_HSIOWRAP_RMII_CFG(gi) __REG(VTSS_TO_HSIO_WRAP,29U,gi,5U,0U,2U,2U,1U)

#define VTSS_F_HSIOWRAP_RMII_CFG_RMII_REF_CLK_SEL(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_HSIOWRAP_RMII_CFG_RMII_REF_CLK_SEL    VTSS_BIT(6U)
#define VTSS_X_HSIOWRAP_RMII_CFG_RMII_REF_CLK_SEL(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_HSIOWRAP_RMII_CFG_RMII_CFG_TX_EDGE(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_HSIOWRAP_RMII_CFG_RMII_CFG_TX_EDGE    VTSS_BIT(5U)
#define VTSS_X_HSIOWRAP_RMII_CFG_RMII_CFG_TX_EDGE(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_HSIOWRAP_RMII_CFG_RMII_FDX_CFG(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_HSIOWRAP_RMII_CFG_RMII_FDX_CFG    VTSS_BIT(4U)
#define VTSS_X_HSIOWRAP_RMII_CFG_RMII_FDX_CFG(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_HSIOWRAP_RMII_CFG_RMII_SPEED_CFG(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_HSIOWRAP_RMII_CFG_RMII_SPEED_CFG    VTSS_BIT(3U)
#define VTSS_X_HSIOWRAP_RMII_CFG_RMII_SPEED_CFG(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_HSIOWRAP_RMII_CFG_RMII_TX_RST(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_HSIOWRAP_RMII_CFG_RMII_TX_RST     VTSS_BIT(2U)
#define VTSS_X_HSIOWRAP_RMII_CFG_RMII_TX_RST(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_HSIOWRAP_RMII_CFG_RMII_RX_RST(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_HSIOWRAP_RMII_CFG_RMII_RX_RST     VTSS_BIT(1U)
#define VTSS_X_HSIOWRAP_RMII_CFG_RMII_RX_RST(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_HSIOWRAP_RMII_CFG_RMII_ENA(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSIOWRAP_RMII_CFG_RMII_ENA        VTSS_BIT(0U)
#define VTSS_X_HSIOWRAP_RMII_CFG_RMII_ENA(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSIOWRAP_DLL_CFG  t_sz:1 ga:29, gw:5, ra:3, gc:2, rc:2  */
#define VTSS_HSIOWRAP_DLL_CFG(gi,ri) __REG(VTSS_TO_HSIO_WRAP,29U,gi,5U,ri,3U,2U,2U)

#define VTSS_F_HSIOWRAP_DLL_CFG_DLL_ENA(x)       VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_HSIOWRAP_DLL_CFG_DLL_ENA          VTSS_BIT(19U)
#define VTSS_X_HSIOWRAP_DLL_CFG_DLL_ENA(x)       VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_HSIOWRAP_DLL_CFG_DLL_CLK_ENA(x)   VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_HSIOWRAP_DLL_CFG_DLL_CLK_ENA      VTSS_BIT(18U)
#define VTSS_X_HSIOWRAP_DLL_CFG_DLL_CLK_ENA(x)   VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_HSIOWRAP_DLL_CFG_DLL_CLK_SEL(x)   VTSS_ENCODE_BITFIELD(x,15U,3U)
#define VTSS_M_HSIOWRAP_DLL_CFG_DLL_CLK_SEL      VTSS_ENCODE_BITMASK(15U,3U)
#define VTSS_X_HSIOWRAP_DLL_CFG_DLL_CLK_SEL(x)   VTSS_EXTRACT_BITFIELD(x,15U,3U)

#define VTSS_F_HSIOWRAP_DLL_CFG_TAP_SEL(x)       VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_HSIOWRAP_DLL_CFG_TAP_SEL          VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_HSIOWRAP_DLL_CFG_TAP_SEL(x)       VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_HSIOWRAP_DLL_CFG_TAP_ADJ(x)       VTSS_ENCODE_BITFIELD(x,1U,7U)
#define VTSS_M_HSIOWRAP_DLL_CFG_TAP_ADJ          VTSS_ENCODE_BITMASK(1U,7U)
#define VTSS_X_HSIOWRAP_DLL_CFG_TAP_ADJ(x)       VTSS_EXTRACT_BITFIELD(x,1U,7U)

#define VTSS_F_HSIOWRAP_DLL_CFG_DLL_RST(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSIOWRAP_DLL_CFG_DLL_RST          VTSS_BIT(0U)
#define VTSS_X_HSIOWRAP_DLL_CFG_DLL_RST(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* LRN_COMMON_ACCESS_CTRL  t_sz:1 ga:0, gw:18, ra:0, gc:1, rc:1  */
#define VTSS_LRN_COMMON_ACCESS_CTRL __REG(VTSS_TO_LRN,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_COL(x) VTSS_ENCODE_BITFIELD(x,20U,2U)
#define VTSS_M_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_COL    VTSS_ENCODE_BITMASK(20U,2U)
#define VTSS_X_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_COL(x) VTSS_EXTRACT_BITFIELD(x,20U,2U)

#define VTSS_F_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_TYPE(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_TYPE    VTSS_BIT(19U)
#define VTSS_X_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_TYPE(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_ROW(x) VTSS_ENCODE_BITFIELD(x,5U,13U)
#define VTSS_M_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_ROW    VTSS_ENCODE_BITMASK(5U,13U)
#define VTSS_X_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_ROW(x) VTSS_EXTRACT_BITFIELD(x,5U,13U)

#define VTSS_F_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_CMD(x) VTSS_ENCODE_BITFIELD(x,1U,4U)
#define VTSS_M_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_CMD    VTSS_ENCODE_BITMASK(1U,4U)
#define VTSS_X_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_CMD(x) VTSS_EXTRACT_BITFIELD(x,1U,4U)

#define VTSS_F_LRN_COMMON_ACCESS_CTRL_MAC_TABLE_ACCESS_SHOT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_LRN_COMMON_ACCESS_CTRL_MAC_TABLE_ACCESS_SHOT    VTSS_BIT(0U)
#define VTSS_X_LRN_COMMON_ACCESS_CTRL_MAC_TABLE_ACCESS_SHOT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* LRN_MAC_ACCESS_CFG_0  t_sz:1 ga:0, gw:18, ra:1, gc:1, rc:1  */
#define VTSS_LRN_MAC_ACCESS_CFG_0 __REG(VTSS_TO_LRN,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_0_MAC_ENTRY_FID(x) VTSS_ENCODE_BITFIELD(x,16U,13U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_0_MAC_ENTRY_FID    VTSS_ENCODE_BITMASK(16U,13U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_0_MAC_ENTRY_FID(x) VTSS_EXTRACT_BITFIELD(x,16U,13U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_0_MAC_ENTRY_MAC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_0_MAC_ENTRY_MAC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_0_MAC_ENTRY_MAC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* LRN_MAC_ACCESS_CFG_1  t_sz:1 ga:0, gw:18, ra:2, gc:1, rc:1  */
#define VTSS_LRN_MAC_ACCESS_CFG_1 __REG(VTSS_TO_LRN,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_1_MAC_ENTRY_MAC_LSB(x) (x)
#define VTSS_M_LRN_MAC_ACCESS_CFG_1_MAC_ENTRY_MAC_LSB    0xffffffffU
#define VTSS_X_LRN_MAC_ACCESS_CFG_1_MAC_ENTRY_MAC_LSB(x) (x)


/* LRN_MAC_ACCESS_CFG_2  t_sz:1 ga:0, gw:18, ra:3, gc:1, rc:1  */
#define VTSS_LRN_MAC_ACCESS_CFG_2 __REG(VTSS_TO_LRN,0U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_CHANGE2SW(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_CHANGE2SW    VTSS_BIT(29U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_CHANGE2SW(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_SRC_KILL_FWD(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_SRC_KILL_FWD    VTSS_BIT(28U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_SRC_KILL_FWD(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_NXT_LRN_ALL(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_NXT_LRN_ALL    VTSS_BIT(27U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_NXT_LRN_ALL(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,24U,3U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_CPU_QU    VTSS_ENCODE_BITMASK(24U,3U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,24U,3U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_CPU_COPY(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_CPU_COPY    VTSS_BIT(23U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_CPU_COPY(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_VLAN_IGNORE(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_VLAN_IGNORE    VTSS_BIT(22U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_VLAN_IGNORE(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_MIRROR(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_MIRROR    VTSS_BIT(21U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_MIRROR(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_AGE_FLAG(x) VTSS_ENCODE_BITFIELD(x,19U,2U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_AGE_FLAG    VTSS_ENCODE_BITMASK(19U,2U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_AGE_FLAG(x) VTSS_EXTRACT_BITFIELD(x,19U,2U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_AGE_INTERVAL(x) VTSS_ENCODE_BITFIELD(x,17U,2U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_AGE_INTERVAL    VTSS_ENCODE_BITMASK(17U,2U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_AGE_INTERVAL(x) VTSS_EXTRACT_BITFIELD(x,17U,2U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_LOCKED(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_LOCKED    VTSS_BIT(16U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_LOCKED(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_VLD(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_VLD    VTSS_BIT(15U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_VLD(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_ADDR_TYPE(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_ADDR_TYPE    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_ADDR_TYPE(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_ADDR(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_ADDR    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_ADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* LRN_MAC_ACCESS_CFG_3  t_sz:1 ga:0, gw:18, ra:4, gc:1, rc:1  */
#define VTSS_LRN_MAC_ACCESS_CFG_3 __REG(VTSS_TO_LRN,0U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_3_MAC_ENTRY_ISDX_LIMIT_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_3_MAC_ENTRY_ISDX_LIMIT_IDX    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_3_MAC_ENTRY_ISDX_LIMIT_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* LRN_SCAN_NEXT_CFG  t_sz:1 ga:0, gw:18, ra:5, gc:1, rc:1  */
#define VTSS_LRN_SCAN_NEXT_CFG    __REG(VTSS_TO_LRN,0U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_CHANGE2SW_FILTER_ENA(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_CHANGE2SW_FILTER_ENA    VTSS_BIT(22U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_CHANGE2SW_FILTER_ENA(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_SCAN_AGE_FLAG_UPDATE_SEL(x) VTSS_ENCODE_BITFIELD(x,19U,3U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_SCAN_AGE_FLAG_UPDATE_SEL    VTSS_ENCODE_BITMASK(19U,3U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_SCAN_AGE_FLAG_UPDATE_SEL(x) VTSS_EXTRACT_BITFIELD(x,19U,3U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_SCAN_NXT_LRN_ALL_UPDATE_SEL(x) VTSS_ENCODE_BITFIELD(x,17U,2U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_SCAN_NXT_LRN_ALL_UPDATE_SEL    VTSS_ENCODE_BITMASK(17U,2U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_SCAN_NXT_LRN_ALL_UPDATE_SEL(x) VTSS_EXTRACT_BITFIELD(x,17U,2U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_SCAN_AGE_FILTER_SEL(x) VTSS_ENCODE_BITFIELD(x,15U,2U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_SCAN_AGE_FILTER_SEL    VTSS_ENCODE_BITMASK(15U,2U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_SCAN_AGE_FILTER_SEL(x) VTSS_EXTRACT_BITFIELD(x,15U,2U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_SCAN_NEXT_MOVE_FOUND_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_SCAN_NEXT_MOVE_FOUND_ENA    VTSS_BIT(14U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_SCAN_NEXT_MOVE_FOUND_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_NXT_LRN_ALL_FILTER_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_NXT_LRN_ALL_FILTER_ENA    VTSS_BIT(13U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_NXT_LRN_ALL_FILTER_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_SCAN_USE_PORT_FILTER_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_SCAN_USE_PORT_FILTER_ENA    VTSS_BIT(12U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_SCAN_USE_PORT_FILTER_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_SCAN_NEXT_REMOVE_FOUND_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_SCAN_NEXT_REMOVE_FOUND_ENA    VTSS_BIT(11U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_SCAN_NEXT_REMOVE_FOUND_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_SCAN_NEXT_UNTIL_FOUND_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_SCAN_NEXT_UNTIL_FOUND_ENA    VTSS_BIT(10U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_SCAN_NEXT_UNTIL_FOUND_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_SCAN_NEXT_INC_AGE_BITS_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_SCAN_NEXT_INC_AGE_BITS_ENA    VTSS_BIT(9U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_SCAN_NEXT_INC_AGE_BITS_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_SCAN_NEXT_AGED_ONLY_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_SCAN_NEXT_AGED_ONLY_ENA    VTSS_BIT(8U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_SCAN_NEXT_AGED_ONLY_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_SCAN_NEXT_IGNORE_LOCKED_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_SCAN_NEXT_IGNORE_LOCKED_ENA    VTSS_BIT(7U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_SCAN_NEXT_IGNORE_LOCKED_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_SCAN_AGE_INTERVAL_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,4U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_SCAN_AGE_INTERVAL_MASK    VTSS_ENCODE_BITMASK(3U,4U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_SCAN_AGE_INTERVAL_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,4U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_ISDX_LIMIT_IDX_FILTER_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_ISDX_LIMIT_IDX_FILTER_ENA    VTSS_BIT(2U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_ISDX_LIMIT_IDX_FILTER_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_FID_FILTER_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_FID_FILTER_ENA    VTSS_BIT(1U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_FID_FILTER_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_ADDR_FILTER_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_ADDR_FILTER_ENA    VTSS_BIT(0U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_ADDR_FILTER_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* LRN_SCAN_NEXT_CFG_1  t_sz:1 ga:0, gw:18, ra:6, gc:1, rc:1  */
#define VTSS_LRN_SCAN_NEXT_CFG_1  __REG(VTSS_TO_LRN,0U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_1_PORT_MOVE_NEW_ADDR(x) VTSS_ENCODE_BITFIELD(x,16U,15U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_1_PORT_MOVE_NEW_ADDR    VTSS_ENCODE_BITMASK(16U,15U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_1_PORT_MOVE_NEW_ADDR(x) VTSS_EXTRACT_BITFIELD(x,16U,15U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_1_SCAN_ENTRY_ADDR_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_1_SCAN_ENTRY_ADDR_MASK    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_1_SCAN_ENTRY_ADDR_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* LRN_SCAN_LAST_ROW_CFG  t_sz:1 ga:0, gw:18, ra:7, gc:1, rc:1  */
#define VTSS_LRN_SCAN_LAST_ROW_CFG __REG(VTSS_TO_LRN,0U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_LRN_SCAN_LAST_ROW_CFG_SCAN_LAST_ROW(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_LRN_SCAN_LAST_ROW_CFG_SCAN_LAST_ROW    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_LRN_SCAN_LAST_ROW_CFG_SCAN_LAST_ROW(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* LRN_SCAN_NEXT_CNT  t_sz:1 ga:0, gw:18, ra:8, gc:1, rc:1  */
#define VTSS_LRN_SCAN_NEXT_CNT    __REG(VTSS_TO_LRN,0U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CNT_SCAN_NEXT_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_LRN_SCAN_NEXT_CNT_SCAN_NEXT_CNT    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_LRN_SCAN_NEXT_CNT_SCAN_NEXT_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* LRN_AUTOAGE_CFG  t_sz:1 ga:0, gw:18, ra:9, gc:1, rc:4  */
#define VTSS_LRN_AUTOAGE_CFG(ri)  __REG(VTSS_TO_LRN,0U,0U,0U,ri,9U,1U,4U)

#define VTSS_F_LRN_AUTOAGE_CFG_UNIT_SIZE(x)      VTSS_ENCODE_BITFIELD(x,28U,2U)
#define VTSS_M_LRN_AUTOAGE_CFG_UNIT_SIZE         VTSS_ENCODE_BITMASK(28U,2U)
#define VTSS_X_LRN_AUTOAGE_CFG_UNIT_SIZE(x)      VTSS_EXTRACT_BITFIELD(x,28U,2U)

#define VTSS_F_LRN_AUTOAGE_CFG_PERIOD_VAL(x)     VTSS_ENCODE_BITFIELD(x,0U,28U)
#define VTSS_M_LRN_AUTOAGE_CFG_PERIOD_VAL        VTSS_ENCODE_BITMASK(0U,28U)
#define VTSS_X_LRN_AUTOAGE_CFG_PERIOD_VAL(x)     VTSS_EXTRACT_BITFIELD(x,0U,28U)

/* LRN_AUTOAGE_CFG_1  t_sz:1 ga:0, gw:18, ra:13, gc:1, rc:1  */
#define VTSS_LRN_AUTOAGE_CFG_1    __REG(VTSS_TO_LRN,0U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_LRN_AUTOAGE_CFG_1_PAUSE_AUTO_AGE_ENA(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_LRN_AUTOAGE_CFG_1_PAUSE_AUTO_AGE_ENA    VTSS_BIT(25U)
#define VTSS_X_LRN_AUTOAGE_CFG_1_PAUSE_AUTO_AGE_ENA(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_LRN_AUTOAGE_CFG_1_CELLS_BETWEEN_ENTRY_SCAN(x) VTSS_ENCODE_BITFIELD(x,15U,10U)
#define VTSS_M_LRN_AUTOAGE_CFG_1_CELLS_BETWEEN_ENTRY_SCAN    VTSS_ENCODE_BITMASK(15U,10U)
#define VTSS_X_LRN_AUTOAGE_CFG_1_CELLS_BETWEEN_ENTRY_SCAN(x) VTSS_EXTRACT_BITFIELD(x,15U,10U)

#define VTSS_F_LRN_AUTOAGE_CFG_1_CLK_PERIOD_01NS(x) VTSS_ENCODE_BITFIELD(x,7U,8U)
#define VTSS_M_LRN_AUTOAGE_CFG_1_CLK_PERIOD_01NS    VTSS_ENCODE_BITMASK(7U,8U)
#define VTSS_X_LRN_AUTOAGE_CFG_1_CLK_PERIOD_01NS(x) VTSS_EXTRACT_BITFIELD(x,7U,8U)

#define VTSS_F_LRN_AUTOAGE_CFG_1_USE_PORT_FILTER_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_LRN_AUTOAGE_CFG_1_USE_PORT_FILTER_ENA    VTSS_BIT(6U)
#define VTSS_X_LRN_AUTOAGE_CFG_1_USE_PORT_FILTER_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_LRN_AUTOAGE_CFG_1_FORCE_HW_SCAN_SHOT(x) VTSS_ENCODE_BITFIELD(x,2U,4U)
#define VTSS_M_LRN_AUTOAGE_CFG_1_FORCE_HW_SCAN_SHOT    VTSS_ENCODE_BITMASK(2U,4U)
#define VTSS_X_LRN_AUTOAGE_CFG_1_FORCE_HW_SCAN_SHOT(x) VTSS_EXTRACT_BITFIELD(x,2U,4U)

#define VTSS_F_LRN_AUTOAGE_CFG_1_FORCE_HW_SCAN_STOP_SHOT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_LRN_AUTOAGE_CFG_1_FORCE_HW_SCAN_STOP_SHOT    VTSS_BIT(1U)
#define VTSS_X_LRN_AUTOAGE_CFG_1_FORCE_HW_SCAN_STOP_SHOT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_LRN_AUTOAGE_CFG_1_FORCE_IDLE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_LRN_AUTOAGE_CFG_1_FORCE_IDLE_ENA    VTSS_BIT(0U)
#define VTSS_X_LRN_AUTOAGE_CFG_1_FORCE_IDLE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* LRN_AUTOAGE_CFG_2  t_sz:1 ga:0, gw:18, ra:14, gc:1, rc:1  */
#define VTSS_LRN_AUTOAGE_CFG_2    __REG(VTSS_TO_LRN,0U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_LRN_AUTOAGE_CFG_2_NEXT_ROW(x)     VTSS_ENCODE_BITFIELD(x,4U,13U)
#define VTSS_M_LRN_AUTOAGE_CFG_2_NEXT_ROW        VTSS_ENCODE_BITMASK(4U,13U)
#define VTSS_X_LRN_AUTOAGE_CFG_2_NEXT_ROW(x)     VTSS_EXTRACT_BITFIELD(x,4U,13U)

#define VTSS_F_LRN_AUTOAGE_CFG_2_SCAN_ONGOING_STATUS(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_LRN_AUTOAGE_CFG_2_SCAN_ONGOING_STATUS    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_LRN_AUTOAGE_CFG_2_SCAN_ONGOING_STATUS(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* LRN_AUTO_LRN_CFG  t_sz:1 ga:0, gw:18, ra:15, gc:1, rc:1  */
#define VTSS_LRN_AUTO_LRN_CFG     __REG(VTSS_TO_LRN,0U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_LRN_AUTO_LRN_CFG_AUTO_LRN_SRC_KILL_FWD(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_LRN_AUTO_LRN_CFG_AUTO_LRN_SRC_KILL_FWD    VTSS_BIT(9U)
#define VTSS_X_LRN_AUTO_LRN_CFG_AUTO_LRN_SRC_KILL_FWD(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_LRN_AUTO_LRN_CFG_AUTO_LRN_IGNORE_VLAN(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_LRN_AUTO_LRN_CFG_AUTO_LRN_IGNORE_VLAN    VTSS_BIT(8U)
#define VTSS_X_LRN_AUTO_LRN_CFG_AUTO_LRN_IGNORE_VLAN(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_LRN_AUTO_LRN_CFG_AUTO_LRN_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_LRN_AUTO_LRN_CFG_AUTO_LRN_CPU_QU    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_LRN_AUTO_LRN_CFG_AUTO_LRN_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_LRN_AUTO_LRN_CFG_AUTO_LRN_CPU_COPY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_LRN_AUTO_LRN_CFG_AUTO_LRN_CPU_COPY    VTSS_BIT(4U)
#define VTSS_X_LRN_AUTO_LRN_CFG_AUTO_LRN_CPU_COPY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_LRN_AUTO_LRN_CFG_AUTO_LRN_MIRROR(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_LRN_AUTO_LRN_CFG_AUTO_LRN_MIRROR    VTSS_BIT(3U)
#define VTSS_X_LRN_AUTO_LRN_CFG_AUTO_LRN_MIRROR(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_LRN_AUTO_LRN_CFG_AUTO_AGE_INTERVAL(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_LRN_AUTO_LRN_CFG_AUTO_AGE_INTERVAL    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_LRN_AUTO_LRN_CFG_AUTO_AGE_INTERVAL(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_LRN_AUTO_LRN_CFG_AUTO_LRN_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_LRN_AUTO_LRN_CFG_AUTO_LRN_ENA     VTSS_BIT(0U)
#define VTSS_X_LRN_AUTO_LRN_CFG_AUTO_LRN_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* LRN_EVENT_STICKY  t_sz:1 ga:0, gw:18, ra:16, gc:1, rc:1  */
#define VTSS_LRN_EVENT_STICKY     __REG(VTSS_TO_LRN,0U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTOAGE_SCAN_COMPLETED_STICKY(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTOAGE_SCAN_COMPLETED_STICKY    VTSS_BIT(30U)
#define VTSS_X_LRN_EVENT_STICKY_AUTOAGE_SCAN_COMPLETED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTOAGE_SCAN_STARTED_STICKY(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTOAGE_SCAN_STARTED_STICKY    VTSS_BIT(29U)
#define VTSS_X_LRN_EVENT_STICKY_AUTOAGE_SCAN_STARTED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTOAGE_START_DELAYED_STICKY(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTOAGE_START_DELAYED_STICKY    VTSS_BIT(28U)
#define VTSS_X_LRN_EVENT_STICKY_AUTOAGE_START_DELAYED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_LRN_EVENT_STICKY_LRN_QUEUE_OVERFLOW_STICKY(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_LRN_EVENT_STICKY_LRN_QUEUE_OVERFLOW_STICKY    VTSS_BIT(27U)
#define VTSS_X_LRN_EVENT_STICKY_LRN_QUEUE_OVERFLOW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_LRN_EVENT_STICKY_LRN_QUEUE_DATA_AVAIL_STICKY(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_LRN_EVENT_STICKY_LRN_QUEUE_DATA_AVAIL_STICKY    VTSS_BIT(26U)
#define VTSS_X_LRN_EVENT_STICKY_LRN_QUEUE_DATA_AVAIL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_LRN_FID_LIMIT_EXCEEDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_LRN_FID_LIMIT_EXCEEDED_STICKY    VTSS_BIT(25U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_LRN_FID_LIMIT_EXCEEDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_LRN_ISDX_LIMIT_EXCEEDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_LRN_ISDX_LIMIT_EXCEEDED_STICKY    VTSS_BIT(24U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_LRN_ISDX_LIMIT_EXCEEDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTOAGE_AGED_STICKY(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTOAGE_AGED_STICKY    VTSS_BIT(23U)
#define VTSS_X_LRN_EVENT_STICKY_AUTOAGE_AGED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTOAGE_REMOVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTOAGE_REMOVE_STICKY    VTSS_BIT(22U)
#define VTSS_X_LRN_EVENT_STICKY_AUTOAGE_REMOVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_LRN_EVENT_STICKY_ROW_WITH_SCAN_ENTRY_STICKY(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_LRN_EVENT_STICKY_ROW_WITH_SCAN_ENTRY_STICKY    VTSS_BIT(21U)
#define VTSS_X_LRN_EVENT_STICKY_ROW_WITH_SCAN_ENTRY_STICKY(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_LRN_EVENT_STICKY_SCAN_REMOVED_STICKY(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_LRN_EVENT_STICKY_SCAN_REMOVED_STICKY    VTSS_BIT(20U)
#define VTSS_X_LRN_EVENT_STICKY_SCAN_REMOVED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTO_LRN_FID_LIMIT_EXCEEDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTO_LRN_FID_LIMIT_EXCEEDED_STICKY    VTSS_BIT(19U)
#define VTSS_X_LRN_EVENT_STICKY_AUTO_LRN_FID_LIMIT_EXCEEDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTO_LRN_ISDX_LIMIT_EXCEEDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTO_LRN_ISDX_LIMIT_EXCEEDED_STICKY    VTSS_BIT(18U)
#define VTSS_X_LRN_EVENT_STICKY_AUTO_LRN_ISDX_LIMIT_EXCEEDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTO_LRN_FAILED_STICKY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTO_LRN_FAILED_STICKY    VTSS_BIT(17U)
#define VTSS_X_LRN_EVENT_STICKY_AUTO_LRN_FAILED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTO_LRN_INSERT_CAM_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTO_LRN_INSERT_CAM_STICKY    VTSS_BIT(16U)
#define VTSS_X_LRN_EVENT_STICKY_AUTO_LRN_INSERT_CAM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTO_LRN_INSERT_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTO_LRN_INSERT_STICKY    VTSS_BIT(15U)
#define VTSS_X_LRN_EVENT_STICKY_AUTO_LRN_INSERT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTO_LRN_REFRESH_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTO_LRN_REFRESH_STICKY    VTSS_BIT(14U)
#define VTSS_X_LRN_EVENT_STICKY_AUTO_LRN_REFRESH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTO_LRN_REPLACE_FAILED_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTO_LRN_REPLACE_FAILED_STICKY    VTSS_BIT(13U)
#define VTSS_X_LRN_EVENT_STICKY_AUTO_LRN_REPLACE_FAILED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTO_LRN_REPLACE_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTO_LRN_REPLACE_STICKY    VTSS_BIT(12U)
#define VTSS_X_LRN_EVENT_STICKY_AUTO_LRN_REPLACE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_LRN_EVENT_STICKY_LRN_MOVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_LRN_EVENT_STICKY_LRN_MOVE_STICKY    VTSS_BIT(11U)
#define VTSS_X_LRN_EVENT_STICKY_LRN_MOVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_READ_DIRECT_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_READ_DIRECT_STICKY    VTSS_BIT(10U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_READ_DIRECT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_WRITE_DIRECT_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_WRITE_DIRECT_STICKY    VTSS_BIT(9U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_WRITE_DIRECT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_LOOKUP_FAILED_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_LOOKUP_FAILED_STICKY    VTSS_BIT(8U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_LOOKUP_FAILED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_LOOKUP_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_LOOKUP_STICKY    VTSS_BIT(7U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_LOOKUP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_UNLEARN_FAILED_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_UNLEARN_FAILED_STICKY    VTSS_BIT(6U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_UNLEARN_FAILED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_UNLEARN_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_UNLEARN_STICKY    VTSS_BIT(5U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_UNLEARN_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_LRN_REPLACE_FAILED_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_LRN_REPLACE_FAILED_STICKY    VTSS_BIT(4U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_LRN_REPLACE_FAILED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_LRN_REFRESH_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_LRN_REFRESH_STICKY    VTSS_BIT(3U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_LRN_REFRESH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_LRN_REPLACE_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_LRN_REPLACE_STICKY    VTSS_BIT(2U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_LRN_REPLACE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_LRN_INSERT_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_LRN_INSERT_STICKY    VTSS_BIT(1U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_LRN_INSERT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_LRN_FAILED_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_LRN_FAILED_STICKY    VTSS_BIT(0U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_LRN_FAILED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* LRN_LATEST_POS_STATUS  t_sz:1 ga:0, gw:18, ra:17, gc:1, rc:1  */
#define VTSS_LRN_LATEST_POS_STATUS __REG(VTSS_TO_LRN,0U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_LRN_LATEST_POS_STATUS_SCAN_NEXT_STATUS(x) VTSS_ENCODE_BITFIELD(x,18U,4U)
#define VTSS_M_LRN_LATEST_POS_STATUS_SCAN_NEXT_STATUS    VTSS_ENCODE_BITMASK(18U,4U)
#define VTSS_X_LRN_LATEST_POS_STATUS_SCAN_NEXT_STATUS(x) VTSS_EXTRACT_BITFIELD(x,18U,4U)

#define VTSS_F_LRN_LATEST_POS_STATUS_LATEST_TYPE(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_LRN_LATEST_POS_STATUS_LATEST_TYPE    VTSS_BIT(24U)
#define VTSS_X_LRN_LATEST_POS_STATUS_LATEST_TYPE(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_LRN_LATEST_POS_STATUS_LATEST_ROW(x) VTSS_ENCODE_BITFIELD(x,4U,13U)
#define VTSS_M_LRN_LATEST_POS_STATUS_LATEST_ROW    VTSS_ENCODE_BITMASK(4U,13U)
#define VTSS_X_LRN_LATEST_POS_STATUS_LATEST_ROW(x) VTSS_EXTRACT_BITFIELD(x,4U,13U)

#define VTSS_F_LRN_LATEST_POS_STATUS_LATEST_COL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_LRN_LATEST_POS_STATUS_LATEST_COL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_LRN_LATEST_POS_STATUS_LATEST_COL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PORT_CONF_DEV5G_MODES  t_sz:1 ga:0, gw:6, ra:0, gc:1, rc:1  */
#define VTSS_PORT_CONF_DEV5G_MODES __REG(VTSS_TO_PORT_CONF,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PORT_CONF_DEV5G_MODES_DEV5G_D9_MODE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PORT_CONF_DEV5G_MODES_DEV5G_D9_MODE    VTSS_BIT(9U)
#define VTSS_X_PORT_CONF_DEV5G_MODES_DEV5G_D9_MODE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_PORT_CONF_DEV5G_MODES_DEV5G_D13_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PORT_CONF_DEV5G_MODES_DEV5G_D13_MODE    VTSS_BIT(13U)
#define VTSS_X_PORT_CONF_DEV5G_MODES_DEV5G_D13_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PORT_CONF_DEV5G_MODES_DEV5G_D17_MODE(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_PORT_CONF_DEV5G_MODES_DEV5G_D17_MODE    VTSS_BIT(17U)
#define VTSS_X_PORT_CONF_DEV5G_MODES_DEV5G_D17_MODE(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_PORT_CONF_DEV5G_MODES_DEV5G_D21_MODE(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PORT_CONF_DEV5G_MODES_DEV5G_D21_MODE    VTSS_BIT(21U)
#define VTSS_X_PORT_CONF_DEV5G_MODES_DEV5G_D21_MODE(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

/* PORT_CONF_DEV10G_MODES  t_sz:1 ga:0, gw:6, ra:1, gc:1, rc:1  */
#define VTSS_PORT_CONF_DEV10G_MODES __REG(VTSS_TO_PORT_CONF,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PORT_CONF_DEV10G_MODES_DEV10G_D0_MODE(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PORT_CONF_DEV10G_MODES_DEV10G_D0_MODE    VTSS_BIT(12U)
#define VTSS_X_PORT_CONF_DEV10G_MODES_DEV10G_D0_MODE(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PORT_CONF_DEV10G_MODES_DEV10G_D4_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PORT_CONF_DEV10G_MODES_DEV10G_D4_MODE    VTSS_BIT(13U)
#define VTSS_X_PORT_CONF_DEV10G_MODES_DEV10G_D4_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PORT_CONF_DEV10G_MODES_DEV10G_D8_MODE(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PORT_CONF_DEV10G_MODES_DEV10G_D8_MODE    VTSS_BIT(14U)
#define VTSS_X_PORT_CONF_DEV10G_MODES_DEV10G_D8_MODE(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PORT_CONF_DEV10G_MODES_DEV10G_D12_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PORT_CONF_DEV10G_MODES_DEV10G_D12_MODE    VTSS_BIT(0U)
#define VTSS_X_PORT_CONF_DEV10G_MODES_DEV10G_D12_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_PORT_CONF_DEV10G_MODES_DEV10G_D16_MODE(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PORT_CONF_DEV10G_MODES_DEV10G_D16_MODE    VTSS_BIT(16U)
#define VTSS_X_PORT_CONF_DEV10G_MODES_DEV10G_D16_MODE(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PORT_CONF_DEV10G_MODES_DEV10G_D20_MODE(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PORT_CONF_DEV10G_MODES_DEV10G_D20_MODE    VTSS_BIT(20U)
#define VTSS_X_PORT_CONF_DEV10G_MODES_DEV10G_D20_MODE(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PORT_CONF_DEV10G_MODES_DEV10G_D24_MODE(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_PORT_CONF_DEV10G_MODES_DEV10G_D24_MODE    VTSS_BIT(24U)
#define VTSS_X_PORT_CONF_DEV10G_MODES_DEV10G_D24_MODE(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_PORT_CONF_DEV10G_MODES_DEV10G_D25_MODE(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_PORT_CONF_DEV10G_MODES_DEV10G_D25_MODE    VTSS_BIT(25U)
#define VTSS_X_PORT_CONF_DEV10G_MODES_DEV10G_D25_MODE(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_PORT_CONF_DEV10G_MODES_DEV10G_D26_MODE(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_PORT_CONF_DEV10G_MODES_DEV10G_D26_MODE    VTSS_BIT(26U)
#define VTSS_X_PORT_CONF_DEV10G_MODES_DEV10G_D26_MODE(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_PORT_CONF_DEV10G_MODES_DEV10G_D27_MODE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PORT_CONF_DEV10G_MODES_DEV10G_D27_MODE    VTSS_BIT(27U)
#define VTSS_X_PORT_CONF_DEV10G_MODES_DEV10G_D27_MODE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

/* PORT_CONF_QSGMII_ENA  t_sz:1 ga:0, gw:6, ra:3, gc:1, rc:1  */
#define VTSS_PORT_CONF_QSGMII_ENA __REG(VTSS_TO_PORT_CONF,0U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_PORT_CONF_QSGMII_ENA_QSGMII_ENA_0(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PORT_CONF_QSGMII_ENA_QSGMII_ENA_0    VTSS_BIT(0U)
#define VTSS_X_PORT_CONF_QSGMII_ENA_QSGMII_ENA_0(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_PORT_CONF_QSGMII_ENA_QSGMII_ENA_1(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PORT_CONF_QSGMII_ENA_QSGMII_ENA_1    VTSS_BIT(1U)
#define VTSS_X_PORT_CONF_QSGMII_ENA_QSGMII_ENA_1(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PORT_CONF_QSGMII_ENA_QSGMII_ENA_2(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PORT_CONF_QSGMII_ENA_QSGMII_ENA_2    VTSS_BIT(2U)
#define VTSS_X_PORT_CONF_QSGMII_ENA_QSGMII_ENA_2(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PORT_CONF_QSGMII_ENA_QSGMII_ENA_3(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PORT_CONF_QSGMII_ENA_QSGMII_ENA_3    VTSS_BIT(3U)
#define VTSS_X_PORT_CONF_QSGMII_ENA_QSGMII_ENA_3(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PORT_CONF_QSGMII_ENA_QSGMII_ENA_4(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PORT_CONF_QSGMII_ENA_QSGMII_ENA_4    VTSS_BIT(4U)
#define VTSS_X_PORT_CONF_QSGMII_ENA_QSGMII_ENA_4(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PORT_CONF_QSGMII_ENA_QSGMII_ENA_5(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PORT_CONF_QSGMII_ENA_QSGMII_ENA_5    VTSS_BIT(5U)
#define VTSS_X_PORT_CONF_QSGMII_ENA_QSGMII_ENA_5(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

/* PORT_CONF_USXGMII_ENA  t_sz:1 ga:0, gw:6, ra:5, gc:1, rc:1  */
#define VTSS_PORT_CONF_USXGMII_ENA __REG(VTSS_TO_PORT_CONF,0U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_0(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_0    VTSS_BIT(0U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_0(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_1(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_1    VTSS_BIT(1U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_1(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_2(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_2    VTSS_BIT(2U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_2(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_3(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_3    VTSS_BIT(3U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_3(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_4(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_4    VTSS_BIT(4U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_4(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_5(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_5    VTSS_BIT(5U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_5(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_6(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_6    VTSS_BIT(6U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_6(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_7(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_7    VTSS_BIT(7U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_7(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_8(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_8    VTSS_BIT(8U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_8(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_9(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_9    VTSS_BIT(9U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_9(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

/* PORT_CONF_QSGMII_CFG  t_sz:1 ga:6, gw:2, ra:0, gc:6, rc:1  */
#define VTSS_PORT_CONF_QSGMII_CFG(gi) __REG(VTSS_TO_PORT_CONF,6U,gi,2U,0U,0U,6U,1U)

#define VTSS_F_PORT_CONF_QSGMII_CFG_FLIP_LANES(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PORT_CONF_QSGMII_CFG_FLIP_LANES    VTSS_BIT(7U)
#define VTSS_X_PORT_CONF_QSGMII_CFG_FLIP_LANES(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PORT_CONF_QSGMII_CFG_SHYST_DIS(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PORT_CONF_QSGMII_CFG_SHYST_DIS    VTSS_BIT(6U)
#define VTSS_X_PORT_CONF_QSGMII_CFG_SHYST_DIS(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PORT_CONF_QSGMII_CFG_E_DET_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PORT_CONF_QSGMII_CFG_E_DET_ENA    VTSS_BIT(5U)
#define VTSS_X_PORT_CONF_QSGMII_CFG_E_DET_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PORT_CONF_QSGMII_CFG_USE_I1_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PORT_CONF_QSGMII_CFG_USE_I1_ENA    VTSS_BIT(4U)
#define VTSS_X_PORT_CONF_QSGMII_CFG_USE_I1_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* PORT_CONF_QSGMII_STAT  t_sz:1 ga:6, gw:2, ra:1, gc:6, rc:1  */
#define VTSS_PORT_CONF_QSGMII_STAT(gi) __REG(VTSS_TO_PORT_CONF,6U,gi,2U,0U,1U,6U,1U)

#define VTSS_F_PORT_CONF_QSGMII_STAT_DELAY_VAR(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_PORT_CONF_QSGMII_STAT_DELAY_VAR    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_PORT_CONF_QSGMII_STAT_DELAY_VAR(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

#define VTSS_F_PORT_CONF_QSGMII_STAT_SYNC_STAT_PORTS(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_PORT_CONF_QSGMII_STAT_SYNC_STAT_PORTS    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_PORT_CONF_QSGMII_STAT_SYNC_STAT_PORTS(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_PORT_CONF_QSGMII_STAT_SYNC_STAT(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PORT_CONF_QSGMII_STAT_SYNC_STAT    VTSS_BIT(16U)
#define VTSS_X_PORT_CONF_QSGMII_STAT_SYNC_STAT(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

/* PORT_CONF_USXGMII_CFG  t_sz:1 ga:18, gw:3, ra:0, gc:10, rc:1  */
#define VTSS_PORT_CONF_USXGMII_CFG(gi) __REG(VTSS_TO_PORT_CONF,18U,gi,3U,0U,0U,10U,1U)

#define VTSS_F_PORT_CONF_USXGMII_CFG_FLIP_PORT_03(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PORT_CONF_USXGMII_CFG_FLIP_PORT_03    VTSS_BIT(27U)
#define VTSS_X_PORT_CONF_USXGMII_CFG_FLIP_PORT_03(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PORT_CONF_USXGMII_CFG_FLIP_PORT_12(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_PORT_CONF_USXGMII_CFG_FLIP_PORT_12    VTSS_BIT(26U)
#define VTSS_X_PORT_CONF_USXGMII_CFG_FLIP_PORT_12(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_PORT_CONF_USXGMII_CFG_TX_FLIP_DATA(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_PORT_CONF_USXGMII_CFG_TX_FLIP_DATA    VTSS_BIT(25U)
#define VTSS_X_PORT_CONF_USXGMII_CFG_TX_FLIP_DATA(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_PORT_CONF_USXGMII_CFG_RX_FLIP_DATA(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_PORT_CONF_USXGMII_CFG_RX_FLIP_DATA    VTSS_BIT(24U)
#define VTSS_X_PORT_CONF_USXGMII_CFG_RX_FLIP_DATA(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_PORT_CONF_USXGMII_CFG_SH_CNT_MAX(x) VTSS_ENCODE_BITFIELD(x,16U,7U)
#define VTSS_M_PORT_CONF_USXGMII_CFG_SH_CNT_MAX    VTSS_ENCODE_BITMASK(16U,7U)
#define VTSS_X_PORT_CONF_USXGMII_CFG_SH_CNT_MAX(x) VTSS_EXTRACT_BITFIELD(x,16U,7U)

#define VTSS_F_PORT_CONF_USXGMII_CFG_BYPASS_SCRAM(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PORT_CONF_USXGMII_CFG_BYPASS_SCRAM    VTSS_BIT(9U)
#define VTSS_X_PORT_CONF_USXGMII_CFG_BYPASS_SCRAM(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_PORT_CONF_USXGMII_CFG_BYPASS_DESCRAM(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PORT_CONF_USXGMII_CFG_BYPASS_DESCRAM    VTSS_BIT(8U)
#define VTSS_X_PORT_CONF_USXGMII_CFG_BYPASS_DESCRAM(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PORT_CONF_USXGMII_CFG_OOS_IDLE_GEN(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PORT_CONF_USXGMII_CFG_OOS_IDLE_GEN    VTSS_BIT(7U)
#define VTSS_X_PORT_CONF_USXGMII_CFG_OOS_IDLE_GEN(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PORT_CONF_USXGMII_CFG_TX_ENA(x)   VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PORT_CONF_USXGMII_CFG_TX_ENA      VTSS_BIT(5U)
#define VTSS_X_PORT_CONF_USXGMII_CFG_TX_ENA(x)   VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PORT_CONF_USXGMII_CFG_RX_ENA(x)   VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PORT_CONF_USXGMII_CFG_RX_ENA      VTSS_BIT(4U)
#define VTSS_X_PORT_CONF_USXGMII_CFG_RX_ENA(x)   VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PORT_CONF_USXGMII_CFG_NUM_PORTS(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PORT_CONF_USXGMII_CFG_NUM_PORTS    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PORT_CONF_USXGMII_CFG_NUM_PORTS(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PORT_CONF_USXGMII_AM_CFG  t_sz:1 ga:18, gw:3, ra:1, gc:10, rc:1  */
#define VTSS_PORT_CONF_USXGMII_AM_CFG(gi) __REG(VTSS_TO_PORT_CONF,18U,gi,3U,0U,1U,10U,1U)

#define VTSS_F_PORT_CONF_USXGMII_AM_CFG_AM_SRC_CFG(x) VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_PORT_CONF_USXGMII_AM_CFG_AM_SRC_CFG    VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_PORT_CONF_USXGMII_AM_CFG_AM_SRC_CFG(x) VTSS_EXTRACT_BITFIELD(x,28U,4U)

#define VTSS_F_PORT_CONF_USXGMII_AM_CFG_FIRST_PORT(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PORT_CONF_USXGMII_AM_CFG_FIRST_PORT    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PORT_CONF_USXGMII_AM_CFG_FIRST_PORT(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PORT_CONF_USXGMII_AM_CFG_AM_DISTANCE(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PORT_CONF_USXGMII_AM_CFG_AM_DISTANCE    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PORT_CONF_USXGMII_AM_CFG_AM_DISTANCE(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PORT_CONF_USXGMII_LFRF_SEQ  t_sz:1 ga:18, gw:3, ra:2, gc:10, rc:1  */
#define VTSS_PORT_CONF_USXGMII_LFRF_SEQ(gi) __REG(VTSS_TO_PORT_CONF,18U,gi,3U,0U,2U,10U,1U)

#define VTSS_F_PORT_CONF_USXGMII_LFRF_SEQ_LF_RF_SEQ_LEN(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_PORT_CONF_USXGMII_LFRF_SEQ_LF_RF_SEQ_LEN    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_PORT_CONF_USXGMII_LFRF_SEQ_LF_RF_SEQ_LEN(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* PORT_CONF_USXGMII_RX_STATUS  t_sz:1 ga:48, gw:2, ra:0, gc:10, rc:1  */
#define VTSS_PORT_CONF_USXGMII_RX_STATUS(gi) __REG(VTSS_TO_PORT_CONF,48U,gi,2U,0U,0U,10U,1U)

#define VTSS_F_PORT_CONF_USXGMII_RX_STATUS_SYNC_STAT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PORT_CONF_USXGMII_RX_STATUS_SYNC_STAT    VTSS_BIT(1U)
#define VTSS_X_PORT_CONF_USXGMII_RX_STATUS_SYNC_STAT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PORT_CONF_USXGMII_RX_STATUS_BLOCK_LOCK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PORT_CONF_USXGMII_RX_STATUS_BLOCK_LOCK    VTSS_BIT(0U)
#define VTSS_X_PORT_CONF_USXGMII_RX_STATUS_BLOCK_LOCK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PORT_CONF_USXGMII_RX_ERR_STATUS  t_sz:1 ga:48, gw:2, ra:1, gc:10, rc:1  */
#define VTSS_PORT_CONF_USXGMII_RX_ERR_STATUS(gi) __REG(VTSS_TO_PORT_CONF,48U,gi,2U,0U,1U,10U,1U)

#define VTSS_F_PORT_CONF_USXGMII_RX_ERR_STATUS_CWM_PORTNO_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PORT_CONF_USXGMII_RX_ERR_STATUS_CWM_PORTNO_ERR_STICKY    VTSS_BIT(3U)
#define VTSS_X_PORT_CONF_USXGMII_RX_ERR_STATUS_CWM_PORTNO_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PORT_CONF_USXGMII_RX_ERR_STATUS_SYNC_LOST_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PORT_CONF_USXGMII_RX_ERR_STATUS_SYNC_LOST_STICKY    VTSS_BIT(1U)
#define VTSS_X_PORT_CONF_USXGMII_RX_ERR_STATUS_SYNC_LOST_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PORT_CONF_USXGMII_RX_ERR_STATUS_BLOCK_LOCK_LOST_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PORT_CONF_USXGMII_RX_ERR_STATUS_BLOCK_LOCK_LOST_STICKY    VTSS_BIT(0U)
#define VTSS_X_PORT_CONF_USXGMII_RX_ERR_STATUS_BLOCK_LOCK_LOST_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QFWD_SWITCH_PORT_MODE  t_sz:1 ga:0, gw:85, ra:0, gc:1, rc:35  */
#define VTSS_QFWD_SWITCH_PORT_MODE(ri) __REG(VTSS_TO_QFWD,0U,0U,0U,ri,0U,1U,35U)

#define VTSS_F_QFWD_SWITCH_PORT_MODE_PORT_ENA(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_QFWD_SWITCH_PORT_MODE_PORT_ENA    VTSS_BIT(19U)
#define VTSS_X_QFWD_SWITCH_PORT_MODE_PORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_QFWD_SWITCH_PORT_MODE_FWD_URGENCY(x) VTSS_ENCODE_BITFIELD(x,10U,9U)
#define VTSS_M_QFWD_SWITCH_PORT_MODE_FWD_URGENCY    VTSS_ENCODE_BITMASK(10U,9U)
#define VTSS_X_QFWD_SWITCH_PORT_MODE_FWD_URGENCY(x) VTSS_EXTRACT_BITFIELD(x,10U,9U)

#define VTSS_F_QFWD_SWITCH_PORT_MODE_YEL_RSRVD(x) VTSS_ENCODE_BITFIELD(x,6U,4U)
#define VTSS_M_QFWD_SWITCH_PORT_MODE_YEL_RSRVD    VTSS_ENCODE_BITMASK(6U,4U)
#define VTSS_X_QFWD_SWITCH_PORT_MODE_YEL_RSRVD(x) VTSS_EXTRACT_BITFIELD(x,6U,4U)

#define VTSS_F_QFWD_SWITCH_PORT_MODE_INGRESS_DROP_MODE(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_QFWD_SWITCH_PORT_MODE_INGRESS_DROP_MODE    VTSS_BIT(5U)
#define VTSS_X_QFWD_SWITCH_PORT_MODE_INGRESS_DROP_MODE(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_QFWD_SWITCH_PORT_MODE_IGR_NO_SHARING(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_QFWD_SWITCH_PORT_MODE_IGR_NO_SHARING    VTSS_BIT(4U)
#define VTSS_X_QFWD_SWITCH_PORT_MODE_IGR_NO_SHARING(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_QFWD_SWITCH_PORT_MODE_EGR_NO_SHARING(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_QFWD_SWITCH_PORT_MODE_EGR_NO_SHARING    VTSS_BIT(3U)
#define VTSS_X_QFWD_SWITCH_PORT_MODE_EGR_NO_SHARING(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_QFWD_SWITCH_PORT_MODE_EGRESS_DROP_MODE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_QFWD_SWITCH_PORT_MODE_EGRESS_DROP_MODE    VTSS_BIT(2U)
#define VTSS_X_QFWD_SWITCH_PORT_MODE_EGRESS_DROP_MODE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_QFWD_SWITCH_PORT_MODE_EGRESS_RSRV_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_QFWD_SWITCH_PORT_MODE_EGRESS_RSRV_DIS    VTSS_BIT(1U)
#define VTSS_X_QFWD_SWITCH_PORT_MODE_EGRESS_RSRV_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_QFWD_SWITCH_PORT_MODE_LEARNALL_MORE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QFWD_SWITCH_PORT_MODE_LEARNALL_MORE    VTSS_BIT(0U)
#define VTSS_X_QFWD_SWITCH_PORT_MODE_LEARNALL_MORE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QFWD_FWD_CTRL  t_sz:1 ga:0, gw:85, ra:70, gc:1, rc:1  */
#define VTSS_QFWD_FWD_CTRL        __REG(VTSS_TO_QFWD,0U,0U,0U,0U,70U,1U,1U)

#define VTSS_F_QFWD_FWD_CTRL_FWD_AFI_HANDSHAKE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_QFWD_FWD_CTRL_FWD_AFI_HANDSHAKE    VTSS_BIT(1U)
#define VTSS_X_QFWD_FWD_CTRL_FWD_AFI_HANDSHAKE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_QFWD_FWD_CTRL_FWD_ONECYC_ENA(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QFWD_FWD_CTRL_FWD_ONECYC_ENA      VTSS_BIT(0U)
#define VTSS_X_QFWD_FWD_CTRL_FWD_ONECYC_ENA(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QFWD_FRAME_COPY_CFG  t_sz:1 ga:0, gw:85, ra:71, gc:1, rc:12  */
#define VTSS_QFWD_FRAME_COPY_CFG(ri) __REG(VTSS_TO_QFWD,0U,0U,0U,ri,71U,1U,12U)

#define VTSS_F_QFWD_FRAME_COPY_CFG_FRMC_PORT_VAL(x) VTSS_ENCODE_BITFIELD(x,6U,6U)
#define VTSS_M_QFWD_FRAME_COPY_CFG_FRMC_PORT_VAL    VTSS_ENCODE_BITMASK(6U,6U)
#define VTSS_X_QFWD_FRAME_COPY_CFG_FRMC_PORT_VAL(x) VTSS_EXTRACT_BITFIELD(x,6U,6U)

#define VTSS_F_QFWD_FRAME_COPY_CFG_FRMC_QOS_VAL(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_QFWD_FRAME_COPY_CFG_FRMC_QOS_VAL    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_QFWD_FRAME_COPY_CFG_FRMC_QOS_VAL(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_QFWD_FRAME_COPY_CFG_FRMC_QOS_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_QFWD_FRAME_COPY_CFG_FRMC_QOS_ENA    VTSS_BIT(2U)
#define VTSS_X_QFWD_FRAME_COPY_CFG_FRMC_QOS_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_QFWD_FRAME_COPY_CFG_FRMC_SP_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_QFWD_FRAME_COPY_CFG_FRMC_SP_ENA    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_QFWD_FRAME_COPY_CFG_FRMC_SP_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* QFWD_FWD_PRESS_DROP_CNT  t_sz:1 ga:0, gw:85, ra:83, gc:1, rc:1  */
#define VTSS_QFWD_FWD_PRESS_DROP_CNT __REG(VTSS_TO_QFWD,0U,0U,0U,0U,83U,1U,1U)

#define VTSS_F_QFWD_FWD_PRESS_DROP_CNT_FWD_PRESS_DROP_CNT(x) (x)
#define VTSS_M_QFWD_FWD_PRESS_DROP_CNT_FWD_PRESS_DROP_CNT    0xffffffffU
#define VTSS_X_QFWD_FWD_PRESS_DROP_CNT_FWD_PRESS_DROP_CNT(x) (x)


/* QFWD_AFWD_PRESS_DROP_CNT  t_sz:1 ga:0, gw:85, ra:84, gc:1, rc:1  */
#define VTSS_QFWD_AFWD_PRESS_DROP_CNT __REG(VTSS_TO_QFWD,0U,0U,0U,0U,84U,1U,1U)

#define VTSS_F_QFWD_AFWD_PRESS_DROP_CNT_AFWD_PRESS_DROP_CNT(x) (x)
#define VTSS_M_QFWD_AFWD_PRESS_DROP_CNT_AFWD_PRESS_DROP_CNT    0xffffffffU
#define VTSS_X_QFWD_AFWD_PRESS_DROP_CNT_AFWD_PRESS_DROP_CNT(x) (x)


/* QRES_WRED_PROFILE  t_sz:1 ga:20480, gw:1, ra:0, gc:72, rc:1  */
#define VTSS_QRES_WRED_PROFILE(gi) __REG(VTSS_TO_QRES,20480U,gi,1U,0U,0U,72U,1U)

#define VTSS_F_QRES_WRED_PROFILE_WM_RED_LOW(x)   VTSS_ENCODE_BITFIELD(x,11U,10U)
#define VTSS_M_QRES_WRED_PROFILE_WM_RED_LOW      VTSS_ENCODE_BITMASK(11U,10U)
#define VTSS_X_QRES_WRED_PROFILE_WM_RED_LOW(x)   VTSS_EXTRACT_BITFIELD(x,11U,10U)

#define VTSS_F_QRES_WRED_PROFILE_WM_RED_HIGH(x)  VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_QRES_WRED_PROFILE_WM_RED_HIGH     VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_QRES_WRED_PROFILE_WM_RED_HIGH(x)  VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* QRES_WRED_GROUP  t_sz:1 ga:20552, gw:72, ra:0, gc:1, rc:35  */
#define VTSS_QRES_WRED_GROUP(ri)  __REG(VTSS_TO_QRES,20552U,0U,0U,ri,0U,1U,35U)

#define VTSS_F_QRES_WRED_GROUP_WRED_GROUP(x)     VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_QRES_WRED_GROUP_WRED_GROUP        VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_QRES_WRED_GROUP_WRED_GROUP(x)     VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* QRES_RES_QOS_MODE  t_sz:1 ga:20552, gw:72, ra:70, gc:1, rc:1  */
#define VTSS_QRES_RES_QOS_MODE    __REG(VTSS_TO_QRES,20552U,0U,0U,0U,70U,1U,1U)

#define VTSS_F_QRES_RES_QOS_MODE_RES_QOS_RSRVD(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_QRES_RES_QOS_MODE_RES_QOS_RSRVD    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_QRES_RES_QOS_MODE_RES_QOS_RSRVD(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* QRES_RES_DLB_OFFSET  t_sz:1 ga:20552, gw:72, ra:71, gc:1, rc:1  */
#define VTSS_QRES_RES_DLB_OFFSET  __REG(VTSS_TO_QRES,20552U,0U,0U,0U,71U,1U,1U)

#define VTSS_F_QRES_RES_DLB_OFFSET_RES_DLB_OFFS_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_QRES_RES_DLB_OFFSET_RES_DLB_OFFS_VAL    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_QRES_RES_DLB_OFFSET_RES_DLB_OFFS_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* QRES_RES_CFG  t_sz:1 ga:0, gw:4, ra:0, gc:5120, rc:1  */
#define VTSS_QRES_RES_CFG(gi)     __REG(VTSS_TO_QRES,0U,gi,4U,0U,0U,5120U,1U)

#define VTSS_F_QRES_RES_CFG_WM_HIGH(x)           VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_QRES_RES_CFG_WM_HIGH              VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_QRES_RES_CFG_WM_HIGH(x)           VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* QRES_RES_STAT  t_sz:1 ga:0, gw:4, ra:1, gc:5120, rc:1  */
#define VTSS_QRES_RES_STAT(gi)    __REG(VTSS_TO_QRES,0U,gi,4U,0U,1U,5120U,1U)

#define VTSS_F_QRES_RES_STAT_MAXUSE(x)           VTSS_ENCODE_BITFIELD(x,0U,19U)
#define VTSS_M_QRES_RES_STAT_MAXUSE              VTSS_ENCODE_BITMASK(0U,19U)
#define VTSS_X_QRES_RES_STAT_MAXUSE(x)           VTSS_EXTRACT_BITFIELD(x,0U,19U)

/* QRES_RES_STAT_CUR  t_sz:1 ga:0, gw:4, ra:2, gc:5120, rc:1  */
#define VTSS_QRES_RES_STAT_CUR(gi) __REG(VTSS_TO_QRES,0U,gi,4U,0U,2U,5120U,1U)

#define VTSS_F_QRES_RES_STAT_CUR_INUSE(x)        VTSS_ENCODE_BITFIELD(x,0U,19U)
#define VTSS_M_QRES_RES_STAT_CUR_INUSE           VTSS_ENCODE_BITMASK(0U,19U)
#define VTSS_X_QRES_RES_STAT_CUR_INUSE(x)        VTSS_EXTRACT_BITFIELD(x,0U,19U)

/* QSYS_EEE_CFG  t_sz:1 ga:0, gw:135, ra:0, gc:1, rc:30  */
#define VTSS_QSYS_EEE_CFG(ri)     __REG(VTSS_TO_QSYS,0U,0U,0U,ri,0U,1U,30U)

#define VTSS_F_QSYS_EEE_CFG_EEE_FAST_QUEUES(x)   VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_QSYS_EEE_CFG_EEE_FAST_QUEUES      VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_QSYS_EEE_CFG_EEE_FAST_QUEUES(x)   VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* QSYS_EEE_THRES  t_sz:1 ga:0, gw:135, ra:65, gc:1, rc:1  */
#define VTSS_QSYS_EEE_THRES       __REG(VTSS_TO_QSYS,0U,0U,0U,0U,65U,1U,1U)

#define VTSS_F_QSYS_EEE_THRES_EEE_HIGH_BYTES(x)  VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_QSYS_EEE_THRES_EEE_HIGH_BYTES     VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_QSYS_EEE_THRES_EEE_HIGH_BYTES(x)  VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_QSYS_EEE_THRES_EEE_HIGH_FRAMES(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_QSYS_EEE_THRES_EEE_HIGH_FRAMES    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_QSYS_EEE_THRES_EEE_HIGH_FRAMES(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* QSYS_FRM_AGING  t_sz:1 ga:0, gw:135, ra:66, gc:1, rc:1  */
#define VTSS_QSYS_FRM_AGING       __REG(VTSS_TO_QSYS,0U,0U,0U,0U,66U,1U,1U)

#define VTSS_F_QSYS_FRM_AGING_MAX_AGE(x)         VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_QSYS_FRM_AGING_MAX_AGE            VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_QSYS_FRM_AGING_MAX_AGE(x)         VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* QSYS_DP_MAP  t_sz:1 ga:0, gw:135, ra:67, gc:1, rc:1  */
#define VTSS_QSYS_DP_MAP          __REG(VTSS_TO_QSYS,0U,0U,0U,0U,67U,1U,1U)

#define VTSS_F_QSYS_DP_MAP_DP(x)                 VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_QSYS_DP_MAP_DP                    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_QSYS_DP_MAP_DP(x)                 VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* QSYS_STAT_CFG  t_sz:1 ga:0, gw:135, ra:68, gc:1, rc:1  */
#define VTSS_QSYS_STAT_CFG        __REG(VTSS_TO_QSYS,0U,0U,0U,0U,68U,1U,1U)

#define VTSS_F_QSYS_STAT_CFG_STAT_RX_TAILDROP_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSYS_STAT_CFG_STAT_RX_TAILDROP_DIS    VTSS_BIT(0U)
#define VTSS_X_QSYS_STAT_CFG_STAT_RX_TAILDROP_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSYS_IQUEUE_CFG  t_sz:1 ga:0, gw:135, ra:69, gc:1, rc:30  */
#define VTSS_QSYS_IQUEUE_CFG(ri)  __REG(VTSS_TO_QSYS,0U,0U,0U,ri,69U,1U,30U)

#define VTSS_F_QSYS_IQUEUE_CFG_CT_ENA(x)         VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_QSYS_IQUEUE_CFG_CT_ENA            VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_QSYS_IQUEUE_CFG_CT_ENA(x)         VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* QSYS_DBG_UTIL  t_sz:1 ga:0, gw:135, ra:134, gc:1, rc:1  */
#define VTSS_QSYS_DBG_UTIL        __REG(VTSS_TO_QSYS,0U,0U,0U,0U,134U,1U,1U)

#define VTSS_F_QSYS_DBG_UTIL_DST_BY_MACADDR(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_QSYS_DBG_UTIL_DST_BY_MACADDR      VTSS_BIT(1U)
#define VTSS_X_QSYS_DBG_UTIL_DST_BY_MACADDR(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_QSYS_DBG_UTIL_REWCMD_BY_MACADDR(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSYS_DBG_UTIL_REWCMD_BY_MACADDR    VTSS_BIT(0U)
#define VTSS_X_QSYS_DBG_UTIL_REWCMD_BY_MACADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSYS_EVENTS_CORE  t_sz:1 ga:135, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_QSYS_EVENTS_CORE     __REG(VTSS_TO_QSYS,135U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_QSYS_EVENTS_CORE_EV_FWR(x)        VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_QSYS_EVENTS_CORE_EV_FWR           VTSS_BIT(3U)
#define VTSS_X_QSYS_EVENTS_CORE_EV_FWR(x)        VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_QSYS_EVENTS_CORE_EV_FDC(x)        VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_QSYS_EVENTS_CORE_EV_FDC           VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_QSYS_EVENTS_CORE_EV_FDC(x)        VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* QSYS_PAUSE_CFG  t_sz:1 ga:136, gw:247, ra:0, gc:1, rc:35  */
#define VTSS_QSYS_PAUSE_CFG(ri)   __REG(VTSS_TO_QSYS,136U,0U,0U,ri,0U,1U,35U)

#define VTSS_F_QSYS_PAUSE_CFG_PAUSE_START(x)     VTSS_ENCODE_BITFIELD(x,14U,11U)
#define VTSS_M_QSYS_PAUSE_CFG_PAUSE_START        VTSS_ENCODE_BITMASK(14U,11U)
#define VTSS_X_QSYS_PAUSE_CFG_PAUSE_START(x)     VTSS_EXTRACT_BITFIELD(x,14U,11U)

#define VTSS_F_QSYS_PAUSE_CFG_PAUSE_STOP(x)      VTSS_ENCODE_BITFIELD(x,2U,11U)
#define VTSS_M_QSYS_PAUSE_CFG_PAUSE_STOP         VTSS_ENCODE_BITMASK(2U,11U)
#define VTSS_X_QSYS_PAUSE_CFG_PAUSE_STOP(x)      VTSS_EXTRACT_BITFIELD(x,2U,11U)

#define VTSS_F_QSYS_PAUSE_CFG_PAUSE_ENA(x)       VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_QSYS_PAUSE_CFG_PAUSE_ENA          VTSS_BIT(1U)
#define VTSS_X_QSYS_PAUSE_CFG_PAUSE_ENA(x)       VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_QSYS_PAUSE_CFG_AGGRESSIVE_TAILDROP_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSYS_PAUSE_CFG_AGGRESSIVE_TAILDROP_ENA    VTSS_BIT(0U)
#define VTSS_X_QSYS_PAUSE_CFG_AGGRESSIVE_TAILDROP_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSYS_PAUSE_TOT_CFG  t_sz:1 ga:136, gw:247, ra:70, gc:1, rc:1  */
#define VTSS_QSYS_PAUSE_TOT_CFG   __REG(VTSS_TO_QSYS,136U,0U,0U,0U,70U,1U,1U)

#define VTSS_F_QSYS_PAUSE_TOT_CFG_PAUSE_TOT_START(x) VTSS_ENCODE_BITFIELD(x,12U,11U)
#define VTSS_M_QSYS_PAUSE_TOT_CFG_PAUSE_TOT_START    VTSS_ENCODE_BITMASK(12U,11U)
#define VTSS_X_QSYS_PAUSE_TOT_CFG_PAUSE_TOT_START(x) VTSS_EXTRACT_BITFIELD(x,12U,11U)

#define VTSS_F_QSYS_PAUSE_TOT_CFG_PAUSE_TOT_STOP(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_QSYS_PAUSE_TOT_CFG_PAUSE_TOT_STOP    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_QSYS_PAUSE_TOT_CFG_PAUSE_TOT_STOP(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* QSYS_ATOP  t_sz:1 ga:136, gw:247, ra:71, gc:1, rc:35  */
#define VTSS_QSYS_ATOP(ri)        __REG(VTSS_TO_QSYS,136U,0U,0U,ri,71U,1U,35U)

#define VTSS_F_QSYS_ATOP_ATOP(x)                 VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_QSYS_ATOP_ATOP                    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_QSYS_ATOP_ATOP(x)                 VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* QSYS_FWD_PRESSURE  t_sz:1 ga:136, gw:247, ra:141, gc:1, rc:35  */
#define VTSS_QSYS_FWD_PRESSURE(ri) __REG(VTSS_TO_QSYS,136U,0U,0U,ri,141U,1U,35U)

#define VTSS_F_QSYS_FWD_PRESSURE_FWD_PRESSURE(x) VTSS_ENCODE_BITFIELD(x,1U,11U)
#define VTSS_M_QSYS_FWD_PRESSURE_FWD_PRESSURE    VTSS_ENCODE_BITMASK(1U,11U)
#define VTSS_X_QSYS_FWD_PRESSURE_FWD_PRESSURE(x) VTSS_EXTRACT_BITFIELD(x,1U,11U)

#define VTSS_F_QSYS_FWD_PRESSURE_FWD_PRESSURE_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSYS_FWD_PRESSURE_FWD_PRESSURE_DIS    VTSS_BIT(0U)
#define VTSS_X_QSYS_FWD_PRESSURE_FWD_PRESSURE_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSYS_ATOP_TOT_CFG  t_sz:1 ga:136, gw:247, ra:211, gc:1, rc:1  */
#define VTSS_QSYS_ATOP_TOT_CFG    __REG(VTSS_TO_QSYS,136U,0U,0U,0U,211U,1U,1U)

#define VTSS_F_QSYS_ATOP_TOT_CFG_ATOP_TOT(x)     VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_QSYS_ATOP_TOT_CFG_ATOP_TOT        VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_QSYS_ATOP_TOT_CFG_ATOP_TOT(x)     VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* QSYS_PFC_CFG  t_sz:1 ga:136, gw:247, ra:212, gc:1, rc:35  */
#define VTSS_QSYS_PFC_CFG(ri)     __REG(VTSS_TO_QSYS,136U,0U,0U,ri,212U,1U,35U)

#define VTSS_F_QSYS_PFC_CFG_TX_PFC_ENA(x)        VTSS_ENCODE_BITFIELD(x,1U,8U)
#define VTSS_M_QSYS_PFC_CFG_TX_PFC_ENA           VTSS_ENCODE_BITMASK(1U,8U)
#define VTSS_X_QSYS_PFC_CFG_TX_PFC_ENA(x)        VTSS_EXTRACT_BITFIELD(x,1U,8U)

#define VTSS_F_QSYS_PFC_CFG_TX_PFC_MODE(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSYS_PFC_CFG_TX_PFC_MODE          VTSS_BIT(0U)
#define VTSS_X_QSYS_PFC_CFG_TX_PFC_MODE(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSYS_MMGT_PORT_VIEW  t_sz:1 ga:383, gw:12, ra:0, gc:1, rc:1  */
#define VTSS_QSYS_MMGT_PORT_VIEW  __REG(VTSS_TO_QSYS,383U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_QSYS_MMGT_PORT_VIEW_MMGT_PORT_VIEW(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_QSYS_MMGT_PORT_VIEW_MMGT_PORT_VIEW    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_QSYS_MMGT_PORT_VIEW_MMGT_PORT_VIEW(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* QSYS_MMGT_PORT_USE  t_sz:1 ga:383, gw:12, ra:1, gc:1, rc:1  */
#define VTSS_QSYS_MMGT_PORT_USE   __REG(VTSS_TO_QSYS,383U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_QSYS_MMGT_PORT_USE_MMGT_PORT_USE(x) VTSS_ENCODE_BITFIELD(x,0U,14U)
#define VTSS_M_QSYS_MMGT_PORT_USE_MMGT_PORT_USE    VTSS_ENCODE_BITMASK(0U,14U)
#define VTSS_X_QSYS_MMGT_PORT_USE_MMGT_PORT_USE(x) VTSS_EXTRACT_BITFIELD(x,0U,14U)

/* QSYS_MMGT_PRIO_USE  t_sz:1 ga:383, gw:12, ra:2, gc:1, rc:8  */
#define VTSS_QSYS_MMGT_PRIO_USE(ri) __REG(VTSS_TO_QSYS,383U,0U,0U,ri,2U,1U,8U)

#define VTSS_F_QSYS_MMGT_PRIO_USE_MMGT_PRIO_USE(x) VTSS_ENCODE_BITFIELD(x,0U,14U)
#define VTSS_M_QSYS_MMGT_PRIO_USE_MMGT_PRIO_USE    VTSS_ENCODE_BITMASK(0U,14U)
#define VTSS_X_QSYS_MMGT_PRIO_USE_MMGT_PRIO_USE(x) VTSS_EXTRACT_BITFIELD(x,0U,14U)

/* QSYS_MMGT_IQ_STAT  t_sz:1 ga:383, gw:12, ra:10, gc:1, rc:1  */
#define VTSS_QSYS_MMGT_IQ_STAT    __REG(VTSS_TO_QSYS,383U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_QSYS_MMGT_IQ_STAT_MMGT_IQ_SIZE(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_QSYS_MMGT_IQ_STAT_MMGT_IQ_SIZE    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_QSYS_MMGT_IQ_STAT_MMGT_IQ_SIZE(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* QSYS_MMGT_TAILDROP_CNT  t_sz:1 ga:383, gw:12, ra:11, gc:1, rc:1  */
#define VTSS_QSYS_MMGT_TAILDROP_CNT __REG(VTSS_TO_QSYS,383U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_QSYS_MMGT_TAILDROP_CNT_MMGT_TAILDROP_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_QSYS_MMGT_TAILDROP_CNT_MMGT_TAILDROP_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_QSYS_MMGT_TAILDROP_CNT_MMGT_TAILDROP_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* QSYS_SOFDATA_STAT_SHR  t_sz:1 ga:395, gw:146, ra:0, gc:1, rc:1  */
#define VTSS_QSYS_SOFDATA_STAT_SHR __REG(VTSS_TO_QSYS,395U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_QSYS_SOFDATA_STAT_SHR_SOFDATA_SHR_USE(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_QSYS_SOFDATA_STAT_SHR_SOFDATA_SHR_USE    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_QSYS_SOFDATA_STAT_SHR_SOFDATA_SHR_USE(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* QSYS_SOFDATA_STAT  t_sz:1 ga:395, gw:146, ra:1, gc:1, rc:35  */
#define VTSS_QSYS_SOFDATA_STAT(ri) __REG(VTSS_TO_QSYS,395U,0U,0U,ri,1U,1U,35U)

#define VTSS_F_QSYS_SOFDATA_STAT_SOFDATA_PORT_USE(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_QSYS_SOFDATA_STAT_SOFDATA_PORT_USE    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_QSYS_SOFDATA_STAT_SOFDATA_PORT_USE(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* QSYS_SOFDATA_CFG  t_sz:1 ga:395, gw:146, ra:71, gc:1, rc:35  */
#define VTSS_QSYS_SOFDATA_CFG(ri) __REG(VTSS_TO_QSYS,395U,0U,0U,ri,71U,1U,35U)

#define VTSS_F_QSYS_SOFDATA_CFG_SOFDATA_WM_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_QSYS_SOFDATA_CFG_SOFDATA_WM_SEL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_QSYS_SOFDATA_CFG_SOFDATA_WM_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* QSYS_SOFDATA_WM_VAL  t_sz:1 ga:395, gw:146, ra:141, gc:1, rc:5  */
#define VTSS_QSYS_SOFDATA_WM_VAL(ri) __REG(VTSS_TO_QSYS,395U,0U,0U,ri,141U,1U,5U)

#define VTSS_F_QSYS_SOFDATA_WM_VAL_SOFDATA_WM_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_QSYS_SOFDATA_WM_VAL_SOFDATA_WM_VAL    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_QSYS_SOFDATA_WM_VAL_SOFDATA_WM_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* QSYS_CAL_AUTO  t_sz:1 ga:541, gw:10, ra:0, gc:1, rc:4  */
#define VTSS_QSYS_CAL_AUTO(ri)    __REG(VTSS_TO_QSYS,541U,0U,0U,ri,0U,1U,4U)

#define VTSS_F_QSYS_CAL_AUTO_CAL_AUTO(x)         VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_QSYS_CAL_AUTO_CAL_AUTO            VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_QSYS_CAL_AUTO_CAL_AUTO(x)         VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* QSYS_CAL_SEQ  t_sz:1 ga:541, gw:10, ra:7, gc:1, rc:1  */
#define VTSS_QSYS_CAL_SEQ         __REG(VTSS_TO_QSYS,541U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_QSYS_CAL_SEQ_CAL_SEQ_LEN(x)       VTSS_ENCODE_BITFIELD(x,15U,11U)
#define VTSS_M_QSYS_CAL_SEQ_CAL_SEQ_LEN          VTSS_ENCODE_BITMASK(15U,11U)
#define VTSS_X_QSYS_CAL_SEQ_CAL_SEQ_LEN(x)       VTSS_EXTRACT_BITFIELD(x,15U,11U)

#define VTSS_F_QSYS_CAL_SEQ_CAL_SEQ_CUR_VAL(x)   VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_QSYS_CAL_SEQ_CAL_SEQ_CUR_VAL      VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_QSYS_CAL_SEQ_CAL_SEQ_CUR_VAL(x)   VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_QSYS_CAL_SEQ_CAL_SEQ_PGM_VAL(x)   VTSS_ENCODE_BITFIELD(x,1U,6U)
#define VTSS_M_QSYS_CAL_SEQ_CAL_SEQ_PGM_VAL      VTSS_ENCODE_BITMASK(1U,6U)
#define VTSS_X_QSYS_CAL_SEQ_CAL_SEQ_PGM_VAL(x)   VTSS_EXTRACT_BITFIELD(x,1U,6U)

#define VTSS_F_QSYS_CAL_SEQ_CAL_SEQ_PGM_ENA(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSYS_CAL_SEQ_CAL_SEQ_PGM_ENA      VTSS_BIT(0U)
#define VTSS_X_QSYS_CAL_SEQ_CAL_SEQ_PGM_ENA(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSYS_CAL_SEQ_SEL_CFG  t_sz:1 ga:541, gw:10, ra:8, gc:1, rc:1  */
#define VTSS_QSYS_CAL_SEQ_SEL_CFG __REG(VTSS_TO_QSYS,541U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_QSYS_CAL_SEQ_SEL_CFG_CAL_SEQ_FIRST(x) VTSS_ENCODE_BITFIELD(x,12U,11U)
#define VTSS_M_QSYS_CAL_SEQ_SEL_CFG_CAL_SEQ_FIRST    VTSS_ENCODE_BITMASK(12U,11U)
#define VTSS_X_QSYS_CAL_SEQ_SEL_CFG_CAL_SEQ_FIRST(x) VTSS_EXTRACT_BITFIELD(x,12U,11U)

#define VTSS_F_QSYS_CAL_SEQ_SEL_CFG_CAL_SEQ_LAST(x) VTSS_ENCODE_BITFIELD(x,1U,11U)
#define VTSS_M_QSYS_CAL_SEQ_SEL_CFG_CAL_SEQ_LAST    VTSS_ENCODE_BITMASK(1U,11U)
#define VTSS_X_QSYS_CAL_SEQ_SEL_CFG_CAL_SEQ_LAST(x) VTSS_EXTRACT_BITFIELD(x,1U,11U)

#define VTSS_F_QSYS_CAL_SEQ_SEL_CFG_CAL_SEQ_SWITCH(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSYS_CAL_SEQ_SEL_CFG_CAL_SEQ_SWITCH    VTSS_BIT(0U)
#define VTSS_X_QSYS_CAL_SEQ_SEL_CFG_CAL_SEQ_SWITCH(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSYS_CAL_CTRL  t_sz:1 ga:541, gw:10, ra:9, gc:1, rc:1  */
#define VTSS_QSYS_CAL_CTRL        __REG(VTSS_TO_QSYS,541U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_QSYS_CAL_CTRL_CAL_IDLE_RATE(x)    VTSS_ENCODE_BITFIELD(x,15U,6U)
#define VTSS_M_QSYS_CAL_CTRL_CAL_IDLE_RATE       VTSS_ENCODE_BITMASK(15U,6U)
#define VTSS_X_QSYS_CAL_CTRL_CAL_IDLE_RATE(x)    VTSS_EXTRACT_BITFIELD(x,15U,6U)

#define VTSS_F_QSYS_CAL_CTRL_CAL_MODE(x)         VTSS_ENCODE_BITFIELD(x,11U,4U)
#define VTSS_M_QSYS_CAL_CTRL_CAL_MODE            VTSS_ENCODE_BITMASK(11U,4U)
#define VTSS_X_QSYS_CAL_CTRL_CAL_MODE(x)         VTSS_EXTRACT_BITFIELD(x,11U,4U)

#define VTSS_F_QSYS_CAL_CTRL_CAL_AUTO_GRANT_RATE(x) VTSS_ENCODE_BITFIELD(x,1U,10U)
#define VTSS_M_QSYS_CAL_CTRL_CAL_AUTO_GRANT_RATE    VTSS_ENCODE_BITMASK(1U,10U)
#define VTSS_X_QSYS_CAL_CTRL_CAL_AUTO_GRANT_RATE(x) VTSS_EXTRACT_BITFIELD(x,1U,10U)

#define VTSS_F_QSYS_CAL_CTRL_CAL_AUTO_ERROR(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSYS_CAL_CTRL_CAL_AUTO_ERROR      VTSS_BIT(0U)
#define VTSS_X_QSYS_CAL_CTRL_CAL_AUTO_ERROR(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSYS_RAM_INIT  t_sz:1 ga:551, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_QSYS_RAM_INIT        __REG(VTSS_TO_QSYS,551U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_QSYS_RAM_INIT_RAM_TEST_OPT(x)     VTSS_ENCODE_BITFIELD(x,2U,3U)
#define VTSS_M_QSYS_RAM_INIT_RAM_TEST_OPT        VTSS_ENCODE_BITMASK(2U,3U)
#define VTSS_X_QSYS_RAM_INIT_RAM_TEST_OPT(x)     VTSS_EXTRACT_BITFIELD(x,2U,3U)

#define VTSS_F_QSYS_RAM_INIT_RAM_INIT(x)         VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_QSYS_RAM_INIT_RAM_INIT            VTSS_BIT(1U)
#define VTSS_X_QSYS_RAM_INIT_RAM_INIT(x)         VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_QSYS_RAM_INIT_RAM_CFG_HOOK(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSYS_RAM_INIT_RAM_CFG_HOOK        VTSS_BIT(0U)
#define VTSS_X_QSYS_RAM_INIT_RAM_CFG_HOOK(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSYS_CM_ADDR  t_sz:1 ga:552, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_QSYS_CM_ADDR         __REG(VTSS_TO_QSYS,552U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_QSYS_CM_ADDR_CM_ADDR(x)           (x)
#define VTSS_M_QSYS_CM_ADDR_CM_ADDR              0xffffffffU
#define VTSS_X_QSYS_CM_ADDR_CM_ADDR(x)           (x)


/* QSYS_CM_DATA_WR  t_sz:1 ga:552, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_QSYS_CM_DATA_WR      __REG(VTSS_TO_QSYS,552U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_QSYS_CM_DATA_WR_CM_DATA_WR(x)     (x)
#define VTSS_M_QSYS_CM_DATA_WR_CM_DATA_WR        0xffffffffU
#define VTSS_X_QSYS_CM_DATA_WR_CM_DATA_WR(x)     (x)


/* QSYS_CM_DATA_RD  t_sz:1 ga:552, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_QSYS_CM_DATA_RD      __REG(VTSS_TO_QSYS,552U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_QSYS_CM_DATA_RD_CM_DATA_RD(x)     (x)
#define VTSS_M_QSYS_CM_DATA_RD_CM_DATA_RD        0xffffffffU
#define VTSS_X_QSYS_CM_DATA_RD_CM_DATA_RD(x)     (x)


/* QSYS_CM_OP  t_sz:1 ga:552, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_QSYS_CM_OP           __REG(VTSS_TO_QSYS,552U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_QSYS_CM_OP_CM_OP(x)               VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_QSYS_CM_OP_CM_OP                  VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_QSYS_CM_OP_CM_OP(x)               VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_OWN_UPSID  t_sz:1 ga:24576, gw:308, ra:0, gc:1, rc:1  */
#define VTSS_REW_OWN_UPSID        __REG(VTSS_TO_REW,24576U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_REW_OWN_UPSID_OWN_UPSID(x)        VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_REW_OWN_UPSID_OWN_UPSID           VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_REW_OWN_UPSID_OWN_UPSID(x)        VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* REW_COMMON_CTRL  t_sz:1 ga:24576, gw:308, ra:3, gc:1, rc:1  */
#define VTSS_REW_COMMON_CTRL      __REG(VTSS_TO_REW,24576U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_REW_COMMON_CTRL_L3_CLR_VSTAX_DST_RSV(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_REW_COMMON_CTRL_L3_CLR_VSTAX_DST_RSV    VTSS_BIT(4U)
#define VTSS_X_REW_COMMON_CTRL_L3_CLR_VSTAX_DST_RSV(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_REW_COMMON_CTRL_INVLD_W16_POP_CNT_FRM_ABORT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_COMMON_CTRL_INVLD_W16_POP_CNT_FRM_ABORT    VTSS_BIT(3U)
#define VTSS_X_REW_COMMON_CTRL_INVLD_W16_POP_CNT_FRM_ABORT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_COMMON_CTRL_FRM_CLR_PAD_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_REW_COMMON_CTRL_FRM_CLR_PAD_ENA    VTSS_BIT(2U)
#define VTSS_X_REW_COMMON_CTRL_FRM_CLR_PAD_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_REW_COMMON_CTRL_RTAG_TPID_ENA(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_REW_COMMON_CTRL_RTAG_TPID_ENA     VTSS_BIT(1U)
#define VTSS_X_REW_COMMON_CTRL_RTAG_TPID_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_REW_COMMON_CTRL_ETAG_TPID_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_COMMON_CTRL_ETAG_TPID_ENA     VTSS_BIT(0U)
#define VTSS_X_REW_COMMON_CTRL_ETAG_TPID_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_IFH_CTRL  t_sz:1 ga:24576, gw:308, ra:4, gc:1, rc:30  */
#define VTSS_REW_IFH_CTRL(ri)     __REG(VTSS_TO_REW,24576U,0U,0U,ri,4U,1U,30U)

#define VTSS_F_REW_IFH_CTRL_KEEP_IFH_SEL(x)      VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_REW_IFH_CTRL_KEEP_IFH_SEL         VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_REW_IFH_CTRL_KEEP_IFH_SEL(x)      VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_IFH_CTRL_CPUVD  t_sz:1 ga:24576, gw:308, ra:69, gc:1, rc:1  */
#define VTSS_REW_IFH_CTRL_CPUVD   __REG(VTSS_TO_REW,24576U,0U,0U,0U,69U,1U,1U)

#define VTSS_F_REW_IFH_CTRL_CPUVD_KEEP_IFH_SEL_CPUVD(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_REW_IFH_CTRL_CPUVD_KEEP_IFH_SEL_CPUVD    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_REW_IFH_CTRL_CPUVD_KEEP_IFH_SEL_CPUVD(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* REW_PORT_CTRL  t_sz:1 ga:24576, gw:308, ra:70, gc:1, rc:35  */
#define VTSS_REW_PORT_CTRL(ri)    __REG(VTSS_TO_REW,24576U,0U,0U,ri,70U,1U,35U)

#define VTSS_F_REW_PORT_CTRL_ES0_LPORT_NUM(x)    VTSS_ENCODE_BITFIELD(x,25U,6U)
#define VTSS_M_REW_PORT_CTRL_ES0_LPORT_NUM       VTSS_ENCODE_BITMASK(25U,6U)
#define VTSS_X_REW_PORT_CTRL_ES0_LPORT_NUM(x)    VTSS_EXTRACT_BITFIELD(x,25U,6U)

#define VTSS_F_REW_PORT_CTRL_PORT_STAT_INNER_ENA(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_REW_PORT_CTRL_PORT_STAT_INNER_ENA    VTSS_BIT(24U)
#define VTSS_X_REW_PORT_CTRL_PORT_STAT_INNER_ENA(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_REW_PORT_CTRL_XTR_STAT_PIPELINE_PT(x) VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_REW_PORT_CTRL_XTR_STAT_PIPELINE_PT    VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_REW_PORT_CTRL_XTR_STAT_PIPELINE_PT(x) VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_REW_PORT_CTRL_INJ_STAT_PIPELINE_PT(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_REW_PORT_CTRL_INJ_STAT_PIPELINE_PT    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_REW_PORT_CTRL_INJ_STAT_PIPELINE_PT(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_REW_PORT_CTRL_VSTAX2_MISC_ISDX_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_REW_PORT_CTRL_VSTAX2_MISC_ISDX_ENA    VTSS_BIT(15U)
#define VTSS_X_REW_PORT_CTRL_VSTAX2_MISC_ISDX_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_REW_PORT_CTRL_PORT_VOE_TPID_AWARE_DIS(x) VTSS_ENCODE_BITFIELD(x,10U,5U)
#define VTSS_M_REW_PORT_CTRL_PORT_VOE_TPID_AWARE_DIS    VTSS_ENCODE_BITMASK(10U,5U)
#define VTSS_X_REW_PORT_CTRL_PORT_VOE_TPID_AWARE_DIS(x) VTSS_EXTRACT_BITFIELD(x,10U,5U)

#define VTSS_F_REW_PORT_CTRL_PORT_VOE_DEFAULT_PCP(x) VTSS_ENCODE_BITFIELD(x,7U,3U)
#define VTSS_M_REW_PORT_CTRL_PORT_VOE_DEFAULT_PCP    VTSS_ENCODE_BITMASK(7U,3U)
#define VTSS_X_REW_PORT_CTRL_PORT_VOE_DEFAULT_PCP(x) VTSS_EXTRACT_BITFIELD(x,7U,3U)

#define VTSS_F_REW_PORT_CTRL_PORT_VOE_DEFAULT_DEI(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_REW_PORT_CTRL_PORT_VOE_DEFAULT_DEI    VTSS_BIT(6U)
#define VTSS_X_REW_PORT_CTRL_PORT_VOE_DEFAULT_DEI(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_REW_PORT_CTRL_VSTAX2_MIRROR_OBEY_WAS_TAGGED(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_PORT_CTRL_VSTAX2_MIRROR_OBEY_WAS_TAGGED    VTSS_BIT(3U)
#define VTSS_X_REW_PORT_CTRL_VSTAX2_MIRROR_OBEY_WAS_TAGGED(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_PORT_CTRL_VSTAX_PAD_ENA(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_REW_PORT_CTRL_VSTAX_PAD_ENA       VTSS_BIT(2U)
#define VTSS_X_REW_PORT_CTRL_VSTAX_PAD_ENA(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_REW_PORT_CTRL_VSTAX_HDR_ENA(x)    VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_REW_PORT_CTRL_VSTAX_HDR_ENA       VTSS_BIT(1U)
#define VTSS_X_REW_PORT_CTRL_VSTAX_HDR_ENA(x)    VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_REW_PORT_CTRL_VSTAX_STACK_GRP_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_PORT_CTRL_VSTAX_STACK_GRP_SEL    VTSS_BIT(0U)
#define VTSS_X_REW_PORT_CTRL_VSTAX_STACK_GRP_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_RTAG_ETAG_CTRL  t_sz:1 ga:24576, gw:308, ra:140, gc:1, rc:35  */
#define VTSS_REW_RTAG_ETAG_CTRL(ri) __REG(VTSS_TO_REW,24576U,0U,0U,ri,140U,1U,35U)

#define VTSS_F_REW_RTAG_ETAG_CTRL_RB_ADD_HSR_TC0_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_REW_RTAG_ETAG_CTRL_RB_ADD_HSR_TC0_ENA    VTSS_BIT(11U)
#define VTSS_X_REW_RTAG_ETAG_CTRL_RB_ADD_HSR_TC0_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_REW_RTAG_ETAG_CTRL_RB_ENA(x)      VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_REW_RTAG_ETAG_CTRL_RB_ENA         VTSS_BIT(10U)
#define VTSS_X_REW_RTAG_ETAG_CTRL_RB_ENA(x)      VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_REW_RTAG_ETAG_CTRL_IPE_TBL(x)     VTSS_ENCODE_BITFIELD(x,3U,6U)
#define VTSS_M_REW_RTAG_ETAG_CTRL_IPE_TBL        VTSS_ENCODE_BITMASK(3U,6U)
#define VTSS_X_REW_RTAG_ETAG_CTRL_IPE_TBL(x)     VTSS_EXTRACT_BITFIELD(x,3U,6U)

#define VTSS_F_REW_RTAG_ETAG_CTRL_ES0_ISDX_KEY_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_REW_RTAG_ETAG_CTRL_ES0_ISDX_KEY_ENA    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_REW_RTAG_ETAG_CTRL_ES0_ISDX_KEY_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_REW_RTAG_ETAG_CTRL_KEEP_ETAG(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_RTAG_ETAG_CTRL_KEEP_ETAG      VTSS_BIT(0U)
#define VTSS_X_REW_RTAG_ETAG_CTRL_KEEP_ETAG(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_TPID_CFG  t_sz:1 ga:24576, gw:308, ra:210, gc:1, rc:3  */
#define VTSS_REW_TPID_CFG(ri)     __REG(VTSS_TO_REW,24576U,0U,0U,ri,210U,1U,3U)

#define VTSS_F_REW_TPID_CFG_TPID_VAL(x)          VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_TPID_CFG_TPID_VAL             VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_TPID_CFG_TPID_VAL(x)          VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_ES0_CTRL  t_sz:1 ga:24576, gw:308, ra:213, gc:1, rc:1  */
#define VTSS_REW_ES0_CTRL         __REG(VTSS_TO_REW,24576U,0U,0U,0U,213U,1U,1U)

#define VTSS_F_REW_ES0_CTRL_ES0_BY_RT_FWD(x)     VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_REW_ES0_CTRL_ES0_BY_RT_FWD        VTSS_BIT(5U)
#define VTSS_X_REW_ES0_CTRL_ES0_BY_RT_FWD(x)     VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_REW_ES0_CTRL_ES0_BY_RLEG(x)       VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_REW_ES0_CTRL_ES0_BY_RLEG          VTSS_BIT(4U)
#define VTSS_X_REW_ES0_CTRL_ES0_BY_RLEG(x)       VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_REW_ES0_CTRL_ES0_DPORT_ENA(x)     VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_ES0_CTRL_ES0_DPORT_ENA        VTSS_BIT(3U)
#define VTSS_X_REW_ES0_CTRL_ES0_DPORT_ENA(x)     VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_ES0_CTRL_ES0_FRM_LBK_CFG(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_REW_ES0_CTRL_ES0_FRM_LBK_CFG      VTSS_BIT(2U)
#define VTSS_X_REW_ES0_CTRL_ES0_FRM_LBK_CFG(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_REW_ES0_CTRL_ES0_VD2_ENCAP_ID_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_REW_ES0_CTRL_ES0_VD2_ENCAP_ID_ENA    VTSS_BIT(1U)
#define VTSS_X_REW_ES0_CTRL_ES0_VD2_ENCAP_ID_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_REW_ES0_CTRL_ES0_LU_ENA(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_ES0_CTRL_ES0_LU_ENA           VTSS_BIT(0U)
#define VTSS_X_REW_ES0_CTRL_ES0_LU_ENA(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_MIP_CTRL  t_sz:1 ga:24576, gw:308, ra:214, gc:1, rc:1  */
#define VTSS_REW_MIP_CTRL         __REG(VTSS_TO_REW,24576U,0U,0U,0U,214U,1U,1U)

#define VTSS_F_REW_MIP_CTRL_MIP_CCM_HMO_SET_SHOT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_REW_MIP_CTRL_MIP_CCM_HMO_SET_SHOT    VTSS_BIT(4U)
#define VTSS_X_REW_MIP_CTRL_MIP_CCM_HMO_SET_SHOT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_REW_MIP_CTRL_MIP_CCM_INTERVAL_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_REW_MIP_CTRL_MIP_CCM_INTERVAL_MASK    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_REW_MIP_CTRL_MIP_CCM_INTERVAL_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* REW_MIRROR_PROBE_CFG  t_sz:1 ga:24576, gw:308, ra:215, gc:1, rc:3  */
#define VTSS_REW_MIRROR_PROBE_CFG(ri) __REG(VTSS_TO_REW,24576U,0U,0U,ri,215U,1U,3U)

#define VTSS_F_REW_MIRROR_PROBE_CFG_MIRROR_TX_PORT(x) VTSS_ENCODE_BITFIELD(x,12U,6U)
#define VTSS_M_REW_MIRROR_PROBE_CFG_MIRROR_TX_PORT    VTSS_ENCODE_BITMASK(12U,6U)
#define VTSS_X_REW_MIRROR_PROBE_CFG_MIRROR_TX_PORT(x) VTSS_EXTRACT_BITFIELD(x,12U,6U)

#define VTSS_F_REW_MIRROR_PROBE_CFG_REMOTE_ENCAP_ID(x) VTSS_ENCODE_BITFIELD(x,2U,8U)
#define VTSS_M_REW_MIRROR_PROBE_CFG_REMOTE_ENCAP_ID    VTSS_ENCODE_BITMASK(2U,8U)
#define VTSS_X_REW_MIRROR_PROBE_CFG_REMOTE_ENCAP_ID(x) VTSS_EXTRACT_BITFIELD(x,2U,8U)

#define VTSS_F_REW_MIRROR_PROBE_CFG_REMOTE_MIRROR_CFG(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_REW_MIRROR_PROBE_CFG_REMOTE_MIRROR_CFG    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_REW_MIRROR_PROBE_CFG_REMOTE_MIRROR_CFG(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_MIRROR_TAG_A_CFG  t_sz:1 ga:24576, gw:308, ra:218, gc:1, rc:3  */
#define VTSS_REW_MIRROR_TAG_A_CFG(ri) __REG(VTSS_TO_REW,24576U,0U,0U,ri,218U,1U,3U)

#define VTSS_F_REW_MIRROR_TAG_A_CFG_TAG_A_TPID_SEL(x) VTSS_ENCODE_BITFIELD(x,17U,3U)
#define VTSS_M_REW_MIRROR_TAG_A_CFG_TAG_A_TPID_SEL    VTSS_ENCODE_BITMASK(17U,3U)
#define VTSS_X_REW_MIRROR_TAG_A_CFG_TAG_A_TPID_SEL(x) VTSS_EXTRACT_BITFIELD(x,17U,3U)

#define VTSS_F_REW_MIRROR_TAG_A_CFG_TAG_A_VID_VAL(x) VTSS_ENCODE_BITFIELD(x,5U,12U)
#define VTSS_M_REW_MIRROR_TAG_A_CFG_TAG_A_VID_VAL    VTSS_ENCODE_BITMASK(5U,12U)
#define VTSS_X_REW_MIRROR_TAG_A_CFG_TAG_A_VID_VAL(x) VTSS_EXTRACT_BITFIELD(x,5U,12U)

#define VTSS_F_REW_MIRROR_TAG_A_CFG_TAG_A_DEI_VAL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_REW_MIRROR_TAG_A_CFG_TAG_A_DEI_VAL    VTSS_BIT(4U)
#define VTSS_X_REW_MIRROR_TAG_A_CFG_TAG_A_DEI_VAL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_REW_MIRROR_TAG_A_CFG_TAG_A_PCP_SEL(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_MIRROR_TAG_A_CFG_TAG_A_PCP_SEL    VTSS_BIT(3U)
#define VTSS_X_REW_MIRROR_TAG_A_CFG_TAG_A_PCP_SEL(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_MIRROR_TAG_A_CFG_TAG_A_PCP_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_MIRROR_TAG_A_CFG_TAG_A_PCP_VAL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_MIRROR_TAG_A_CFG_TAG_A_PCP_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_MIRROR_TAG_B_CFG  t_sz:1 ga:24576, gw:308, ra:221, gc:1, rc:3  */
#define VTSS_REW_MIRROR_TAG_B_CFG(ri) __REG(VTSS_TO_REW,24576U,0U,0U,ri,221U,1U,3U)

#define VTSS_F_REW_MIRROR_TAG_B_CFG_TAG_B_TPID_SEL(x) VTSS_ENCODE_BITFIELD(x,17U,3U)
#define VTSS_M_REW_MIRROR_TAG_B_CFG_TAG_B_TPID_SEL    VTSS_ENCODE_BITMASK(17U,3U)
#define VTSS_X_REW_MIRROR_TAG_B_CFG_TAG_B_TPID_SEL(x) VTSS_EXTRACT_BITFIELD(x,17U,3U)

#define VTSS_F_REW_MIRROR_TAG_B_CFG_TAG_B_VID_VAL(x) VTSS_ENCODE_BITFIELD(x,5U,12U)
#define VTSS_M_REW_MIRROR_TAG_B_CFG_TAG_B_VID_VAL    VTSS_ENCODE_BITMASK(5U,12U)
#define VTSS_X_REW_MIRROR_TAG_B_CFG_TAG_B_VID_VAL(x) VTSS_EXTRACT_BITFIELD(x,5U,12U)

#define VTSS_F_REW_MIRROR_TAG_B_CFG_TAG_B_DEI_VAL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_REW_MIRROR_TAG_B_CFG_TAG_B_DEI_VAL    VTSS_BIT(4U)
#define VTSS_X_REW_MIRROR_TAG_B_CFG_TAG_B_DEI_VAL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_REW_MIRROR_TAG_B_CFG_TAG_B_PCP_SEL(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_MIRROR_TAG_B_CFG_TAG_B_PCP_SEL    VTSS_BIT(3U)
#define VTSS_X_REW_MIRROR_TAG_B_CFG_TAG_B_PCP_SEL(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_MIRROR_TAG_B_CFG_TAG_B_PCP_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_MIRROR_TAG_B_CFG_TAG_B_PCP_VAL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_MIRROR_TAG_B_CFG_TAG_B_PCP_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_DP_MAP  t_sz:1 ga:24576, gw:308, ra:224, gc:1, rc:1  */
#define VTSS_REW_DP_MAP           __REG(VTSS_TO_REW,24576U,0U,0U,0U,224U,1U,1U)

#define VTSS_F_REW_DP_MAP_DP(x)                  VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_REW_DP_MAP_DP                     VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_REW_DP_MAP_DP(x)                  VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* REW_DSCP_REMAP  t_sz:1 ga:24576, gw:308, ra:225, gc:1, rc:64  */
#define VTSS_REW_DSCP_REMAP(ri)   __REG(VTSS_TO_REW,24576U,0U,0U,ri,225U,1U,64U)

#define VTSS_F_REW_DSCP_REMAP_DSCP_REMAP(x)      VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_REW_DSCP_REMAP_DSCP_REMAP         VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_REW_DSCP_REMAP_DSCP_REMAP(x)      VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* REW_RLEG_CFG_0  t_sz:1 ga:24576, gw:308, ra:289, gc:1, rc:1  */
#define VTSS_REW_RLEG_CFG_0       __REG(VTSS_TO_REW,24576U,0U,0U,0U,289U,1U,1U)

#define VTSS_F_REW_RLEG_CFG_0_RLEG_MAC_LSB(x)    VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_REW_RLEG_CFG_0_RLEG_MAC_LSB       VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_REW_RLEG_CFG_0_RLEG_MAC_LSB(x)    VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* REW_RLEG_CFG_1  t_sz:1 ga:24576, gw:308, ra:290, gc:1, rc:1  */
#define VTSS_REW_RLEG_CFG_1       __REG(VTSS_TO_REW,24576U,0U,0U,0U,290U,1U,1U)

#define VTSS_F_REW_RLEG_CFG_1_RLEG_MAC_TYPE_SEL(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_REW_RLEG_CFG_1_RLEG_MAC_TYPE_SEL    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_REW_RLEG_CFG_1_RLEG_MAC_TYPE_SEL(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_REW_RLEG_CFG_1_RLEG_MAC_MSB(x)    VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_REW_RLEG_CFG_1_RLEG_MAC_MSB       VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_REW_RLEG_CFG_1_RLEG_MAC_MSB(x)    VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* REW_CNT_CTRL  t_sz:1 ga:24576, gw:308, ra:291, gc:1, rc:1  */
#define VTSS_REW_CNT_CTRL         __REG(VTSS_TO_REW,24576U,0U,0U,0U,291U,1U,1U)

#define VTSS_F_REW_CNT_CTRL_EVENT_CNT_PORT(x)    VTSS_ENCODE_BITFIELD(x,5U,6U)
#define VTSS_M_REW_CNT_CTRL_EVENT_CNT_PORT       VTSS_ENCODE_BITMASK(5U,6U)
#define VTSS_X_REW_CNT_CTRL_EVENT_CNT_PORT(x)    VTSS_EXTRACT_BITFIELD(x,5U,6U)

#define VTSS_F_REW_CNT_CTRL_EVENT_CNT_ALL(x)     VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_REW_CNT_CTRL_EVENT_CNT_ALL        VTSS_BIT(4U)
#define VTSS_X_REW_CNT_CTRL_EVENT_CNT_ALL(x)     VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_REW_CNT_CTRL_VSTAX_STAT_ESDX_DIS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_CNT_CTRL_VSTAX_STAT_ESDX_DIS    VTSS_BIT(3U)
#define VTSS_X_REW_CNT_CTRL_VSTAX_STAT_ESDX_DIS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_CNT_CTRL_STAT_CNT_FRM_ABORT_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_REW_CNT_CTRL_STAT_CNT_FRM_ABORT_ENA    VTSS_BIT(2U)
#define VTSS_X_REW_CNT_CTRL_STAT_CNT_FRM_ABORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_REW_CNT_CTRL_STAT_MODE(x)         VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_REW_CNT_CTRL_STAT_MODE            VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_REW_CNT_CTRL_STAT_MODE(x)         VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_STICKY_EVENT_COUNT  t_sz:1 ga:24576, gw:308, ra:292, gc:1, rc:1  */
#define VTSS_REW_STICKY_EVENT_COUNT __REG(VTSS_TO_REW,24576U,0U,0U,0U,292U,1U,1U)

#define VTSS_F_REW_STICKY_EVENT_COUNT_STICKY_EVENT_COUNTER(x) (x)
#define VTSS_M_REW_STICKY_EVENT_COUNT_STICKY_EVENT_COUNTER    0xffffffffU
#define VTSS_X_REW_STICKY_EVENT_COUNT_STICKY_EVENT_COUNTER(x) (x)


/* REW_STICKY_EVENT_CNT_MASK_CFG  t_sz:1 ga:24576, gw:308, ra:293, gc:1, rc:1  */
#define VTSS_REW_STICKY_EVENT_CNT_MASK_CFG __REG(VTSS_TO_REW,24576U,0U,0U,0U,293U,1U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_INVLD_W16_POP_CNT_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_INVLD_W16_POP_CNT_STICKY_MASK    VTSS_BIT(16U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_INVLD_W16_POP_CNT_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_INVLD_POP_CNT_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_INVLD_POP_CNT_STICKY_MASK    VTSS_BIT(15U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_INVLD_POP_CNT_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_REWRITE_OVERFLOW_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_REWRITE_OVERFLOW_STICKY_MASK    VTSS_BIT(14U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_REWRITE_OVERFLOW_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_UNTAGGED_VID0_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_UNTAGGED_VID0_STICKY_MASK    VTSS_BIT(13U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_UNTAGGED_VID0_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_PRIO_TAGGED_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_PRIO_TAGGED_STICKY_MASK    VTSS_BIT(12U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_PRIO_TAGGED_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_IP6_MC_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_IP6_MC_STICKY_MASK    VTSS_BIT(11U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_IP6_MC_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_IP4_MC_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_IP4_MC_STICKY_MASK    VTSS_BIT(10U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_IP4_MC_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_IP6_UC_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_IP6_UC_STICKY_MASK    VTSS_BIT(9U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_IP6_UC_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_IP4_UC_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_IP4_UC_STICKY_MASK    VTSS_BIT(8U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_IP4_UC_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_DSCP_REMAP_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_DSCP_REMAP_STICKY_MASK    VTSS_BIT(7U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_DSCP_REMAP_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_DSCP_REPLACE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_DSCP_REPLACE_STICKY_MASK    VTSS_BIT(6U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_DSCP_REPLACE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_INVLD_IFH_FOR_PTP_FRM_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_INVLD_IFH_FOR_PTP_FRM_STICKY_MASK    VTSS_BIT(5U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_INVLD_IFH_FOR_PTP_FRM_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_LINK_LAYER_ERROR_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_LINK_LAYER_ERROR_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_LINK_LAYER_ERROR_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_LINK_LAYER_ADDED_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_LINK_LAYER_ADDED_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_LINK_LAYER_ADDED_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_TAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_TAG_STICKY_MASK    VTSS_BIT(2U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_TAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_UNTAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_UNTAG_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_UNTAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_POP_CNT_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_POP_CNT_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_POP_CNT_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_STICKY_EVENT  t_sz:1 ga:24576, gw:308, ra:294, gc:1, rc:1  */
#define VTSS_REW_STICKY_EVENT     __REG(VTSS_TO_REW,24576U,0U,0U,0U,294U,1U,1U)

#define VTSS_F_REW_STICKY_EVENT_INVLD_W16_POP_CNT_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_REW_STICKY_EVENT_INVLD_W16_POP_CNT_STICKY    VTSS_BIT(16U)
#define VTSS_X_REW_STICKY_EVENT_INVLD_W16_POP_CNT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_REW_STICKY_EVENT_INVLD_POP_CNT_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_REW_STICKY_EVENT_INVLD_POP_CNT_STICKY    VTSS_BIT(15U)
#define VTSS_X_REW_STICKY_EVENT_INVLD_POP_CNT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_REW_STICKY_EVENT_REWRITE_OVERFLOW_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_REW_STICKY_EVENT_REWRITE_OVERFLOW_STICKY    VTSS_BIT(14U)
#define VTSS_X_REW_STICKY_EVENT_REWRITE_OVERFLOW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_REW_STICKY_EVENT_VLAN_UNTAGGED_VID0_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_REW_STICKY_EVENT_VLAN_UNTAGGED_VID0_STICKY    VTSS_BIT(13U)
#define VTSS_X_REW_STICKY_EVENT_VLAN_UNTAGGED_VID0_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_REW_STICKY_EVENT_VLAN_PRIO_TAGGED_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_REW_STICKY_EVENT_VLAN_PRIO_TAGGED_STICKY    VTSS_BIT(12U)
#define VTSS_X_REW_STICKY_EVENT_VLAN_PRIO_TAGGED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_REW_STICKY_EVENT_IP6_MC_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_REW_STICKY_EVENT_IP6_MC_STICKY    VTSS_BIT(11U)
#define VTSS_X_REW_STICKY_EVENT_IP6_MC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_REW_STICKY_EVENT_IP4_MC_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_REW_STICKY_EVENT_IP4_MC_STICKY    VTSS_BIT(10U)
#define VTSS_X_REW_STICKY_EVENT_IP4_MC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_REW_STICKY_EVENT_IP6_UC_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_REW_STICKY_EVENT_IP6_UC_STICKY    VTSS_BIT(9U)
#define VTSS_X_REW_STICKY_EVENT_IP6_UC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_REW_STICKY_EVENT_IP4_UC_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_REW_STICKY_EVENT_IP4_UC_STICKY    VTSS_BIT(8U)
#define VTSS_X_REW_STICKY_EVENT_IP4_UC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_REW_STICKY_EVENT_DSCP_REMAP_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_REW_STICKY_EVENT_DSCP_REMAP_STICKY    VTSS_BIT(7U)
#define VTSS_X_REW_STICKY_EVENT_DSCP_REMAP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_REW_STICKY_EVENT_DSCP_REPLACE_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_REW_STICKY_EVENT_DSCP_REPLACE_STICKY    VTSS_BIT(6U)
#define VTSS_X_REW_STICKY_EVENT_DSCP_REPLACE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_REW_STICKY_EVENT_INVLD_IFH_FOR_PTP_FRM_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_REW_STICKY_EVENT_INVLD_IFH_FOR_PTP_FRM_STICKY    VTSS_BIT(5U)
#define VTSS_X_REW_STICKY_EVENT_INVLD_IFH_FOR_PTP_FRM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_REW_STICKY_EVENT_LINK_LAYER_ERROR_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_REW_STICKY_EVENT_LINK_LAYER_ERROR_STICKY    VTSS_BIT(4U)
#define VTSS_X_REW_STICKY_EVENT_LINK_LAYER_ERROR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_REW_STICKY_EVENT_LINK_LAYER_ADDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_STICKY_EVENT_LINK_LAYER_ADDED_STICKY    VTSS_BIT(3U)
#define VTSS_X_REW_STICKY_EVENT_LINK_LAYER_ADDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_STICKY_EVENT_VLAN_TAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_REW_STICKY_EVENT_VLAN_TAG_STICKY    VTSS_BIT(2U)
#define VTSS_X_REW_STICKY_EVENT_VLAN_TAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_REW_STICKY_EVENT_VLAN_UNTAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_REW_STICKY_EVENT_VLAN_UNTAG_STICKY    VTSS_BIT(1U)
#define VTSS_X_REW_STICKY_EVENT_VLAN_UNTAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_REW_STICKY_EVENT_VLAN_POP_CNT_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_STICKY_EVENT_VLAN_POP_CNT_STICKY    VTSS_BIT(0U)
#define VTSS_X_REW_STICKY_EVENT_VLAN_POP_CNT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_GCPU_CFG  t_sz:1 ga:24576, gw:308, ra:295, gc:1, rc:8  */
#define VTSS_REW_GCPU_CFG(ri)     __REG(VTSS_TO_REW,24576U,0U,0U,ri,295U,1U,8U)

#define VTSS_F_REW_GCPU_CFG_GCPU_KEEP_IFH(x)     VTSS_ENCODE_BITFIELD(x,20U,2U)
#define VTSS_M_REW_GCPU_CFG_GCPU_KEEP_IFH        VTSS_ENCODE_BITMASK(20U,2U)
#define VTSS_X_REW_GCPU_CFG_GCPU_KEEP_IFH(x)     VTSS_EXTRACT_BITFIELD(x,20U,2U)

#define VTSS_F_REW_GCPU_CFG_GCPU_DO_NOT_REW(x)   VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_REW_GCPU_CFG_GCPU_DO_NOT_REW      VTSS_BIT(19U)
#define VTSS_X_REW_GCPU_CFG_GCPU_DO_NOT_REW(x)   VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_REW_GCPU_CFG_GCPU_TAG_SEL(x)      VTSS_ENCODE_BITFIELD(x,17U,2U)
#define VTSS_M_REW_GCPU_CFG_GCPU_TAG_SEL         VTSS_ENCODE_BITMASK(17U,2U)
#define VTSS_X_REW_GCPU_CFG_GCPU_TAG_SEL(x)      VTSS_EXTRACT_BITFIELD(x,17U,2U)

#define VTSS_F_REW_GCPU_CFG_GCPU_FWD_MODE(x)     VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_REW_GCPU_CFG_GCPU_FWD_MODE        VTSS_BIT(16U)
#define VTSS_X_REW_GCPU_CFG_GCPU_FWD_MODE(x)     VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_REW_GCPU_CFG_GCPU_UPSPN(x)        VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_REW_GCPU_CFG_GCPU_UPSPN           VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_REW_GCPU_CFG_GCPU_UPSPN(x)        VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_REW_GCPU_CFG_GCPU_UPSID(x)        VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_REW_GCPU_CFG_GCPU_UPSID           VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_REW_GCPU_CFG_GCPU_UPSID(x)        VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* REW_VSTAX_PORT_GRP_CFG  t_sz:1 ga:24576, gw:308, ra:303, gc:1, rc:2  */
#define VTSS_REW_VSTAX_PORT_GRP_CFG(ri) __REG(VTSS_TO_REW,24576U,0U,0U,ri,303U,1U,2U)

#define VTSS_F_REW_VSTAX_PORT_GRP_CFG_VSTAX_TTL(x) VTSS_ENCODE_BITFIELD(x,4U,5U)
#define VTSS_M_REW_VSTAX_PORT_GRP_CFG_VSTAX_TTL    VTSS_ENCODE_BITMASK(4U,5U)
#define VTSS_X_REW_VSTAX_PORT_GRP_CFG_VSTAX_TTL(x) VTSS_EXTRACT_BITFIELD(x,4U,5U)

#define VTSS_F_REW_VSTAX_PORT_GRP_CFG_VSTAX_LRN_ALL_HP_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_REW_VSTAX_PORT_GRP_CFG_VSTAX_LRN_ALL_HP_ENA    VTSS_BIT(1U)
#define VTSS_X_REW_VSTAX_PORT_GRP_CFG_VSTAX_LRN_ALL_HP_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_REW_VSTAX_PORT_GRP_CFG_VSTAX_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_VSTAX_PORT_GRP_CFG_VSTAX_MODE    VTSS_BIT(0U)
#define VTSS_X_REW_VSTAX_PORT_GRP_CFG_VSTAX_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_GCPU_TAG_CFG  t_sz:1 ga:24576, gw:308, ra:305, gc:1, rc:2  */
#define VTSS_REW_GCPU_TAG_CFG(ri) __REG(VTSS_TO_REW,24576U,0U,0U,ri,305U,1U,2U)

#define VTSS_F_REW_GCPU_TAG_CFG_TAG_TPID_SEL(x)  VTSS_ENCODE_BITFIELD(x,17U,3U)
#define VTSS_M_REW_GCPU_TAG_CFG_TAG_TPID_SEL     VTSS_ENCODE_BITMASK(17U,3U)
#define VTSS_X_REW_GCPU_TAG_CFG_TAG_TPID_SEL(x)  VTSS_EXTRACT_BITFIELD(x,17U,3U)

#define VTSS_F_REW_GCPU_TAG_CFG_TAG_VID_VAL(x)   VTSS_ENCODE_BITFIELD(x,5U,12U)
#define VTSS_M_REW_GCPU_TAG_CFG_TAG_VID_VAL      VTSS_ENCODE_BITMASK(5U,12U)
#define VTSS_X_REW_GCPU_TAG_CFG_TAG_VID_VAL(x)   VTSS_EXTRACT_BITFIELD(x,5U,12U)

#define VTSS_F_REW_GCPU_TAG_CFG_TAG_DEI_VAL(x)   VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_REW_GCPU_TAG_CFG_TAG_DEI_VAL      VTSS_BIT(4U)
#define VTSS_X_REW_GCPU_TAG_CFG_TAG_DEI_VAL(x)   VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_REW_GCPU_TAG_CFG_TAG_PCP_SEL(x)   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_GCPU_TAG_CFG_TAG_PCP_SEL      VTSS_BIT(3U)
#define VTSS_X_REW_GCPU_TAG_CFG_TAG_PCP_SEL(x)   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_GCPU_TAG_CFG_TAG_PCP_VAL(x)   VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_GCPU_TAG_CFG_TAG_PCP_VAL      VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_GCPU_TAG_CFG_TAG_PCP_VAL(x)   VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_MIP_STICKY_EVENT  t_sz:1 ga:24576, gw:308, ra:307, gc:1, rc:1  */
#define VTSS_REW_MIP_STICKY_EVENT __REG(VTSS_TO_REW,24576U,0U,0U,0U,307U,1U,1U)

#define VTSS_F_REW_MIP_STICKY_EVENT_MIP_CCM_COPY_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_REW_MIP_STICKY_EVENT_MIP_CCM_COPY_STICKY    VTSS_BIT(6U)
#define VTSS_X_REW_MIP_STICKY_EVENT_MIP_CCM_COPY_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_REW_MIP_STICKY_EVENT_MIP_LBM_REDIR_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_REW_MIP_STICKY_EVENT_MIP_LBM_REDIR_STICKY    VTSS_BIT(5U)
#define VTSS_X_REW_MIP_STICKY_EVENT_MIP_LBM_REDIR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_REW_MIP_STICKY_EVENT_MIP_LTM_REDIR_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_REW_MIP_STICKY_EVENT_MIP_LTM_REDIR_STICKY    VTSS_BIT(4U)
#define VTSS_X_REW_MIP_STICKY_EVENT_MIP_LTM_REDIR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_REW_MIP_STICKY_EVENT_MIP_RAPS_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_MIP_STICKY_EVENT_MIP_RAPS_STICKY    VTSS_BIT(3U)
#define VTSS_X_REW_MIP_STICKY_EVENT_MIP_RAPS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_MIP_STICKY_EVENT_MIP_GENERIC_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_REW_MIP_STICKY_EVENT_MIP_GENERIC_STICKY    VTSS_BIT(2U)
#define VTSS_X_REW_MIP_STICKY_EVENT_MIP_GENERIC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_REW_MIP_STICKY_EVENT_MIP_LBM_DA_CHK_FAIL_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_REW_MIP_STICKY_EVENT_MIP_LBM_DA_CHK_FAIL_STICKY    VTSS_BIT(1U)
#define VTSS_X_REW_MIP_STICKY_EVENT_MIP_LBM_DA_CHK_FAIL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_REW_MIP_STICKY_EVENT_MIP_MEL_CHK_FAIL_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_MIP_STICKY_EVENT_MIP_MEL_CHK_FAIL_STICKY    VTSS_BIT(0U)
#define VTSS_X_REW_MIP_STICKY_EVENT_MIP_MEL_CHK_FAIL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_MAP_VAL_A  t_sz:1 ga:16384, gw:2, ra:0, gc:1024, rc:1  */
#define VTSS_REW_MAP_VAL_A(gi)    __REG(VTSS_TO_REW,16384U,gi,2U,0U,0U,1024U,1U)

#define VTSS_F_REW_MAP_VAL_A_OAM_COLOR(x)        VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_REW_MAP_VAL_A_OAM_COLOR           VTSS_BIT(16U)
#define VTSS_X_REW_MAP_VAL_A_OAM_COLOR(x)        VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_REW_MAP_VAL_A_OAM_COSID(x)        VTSS_ENCODE_BITFIELD(x,13U,3U)
#define VTSS_M_REW_MAP_VAL_A_OAM_COSID           VTSS_ENCODE_BITMASK(13U,3U)
#define VTSS_X_REW_MAP_VAL_A_OAM_COSID(x)        VTSS_EXTRACT_BITFIELD(x,13U,3U)

#define VTSS_F_REW_MAP_VAL_A_TC_VAL(x)           VTSS_ENCODE_BITFIELD(x,10U,3U)
#define VTSS_M_REW_MAP_VAL_A_TC_VAL              VTSS_ENCODE_BITMASK(10U,3U)
#define VTSS_X_REW_MAP_VAL_A_TC_VAL(x)           VTSS_EXTRACT_BITFIELD(x,10U,3U)

#define VTSS_F_REW_MAP_VAL_A_DSCP_VAL(x)         VTSS_ENCODE_BITFIELD(x,4U,6U)
#define VTSS_M_REW_MAP_VAL_A_DSCP_VAL            VTSS_ENCODE_BITMASK(4U,6U)
#define VTSS_X_REW_MAP_VAL_A_DSCP_VAL(x)         VTSS_EXTRACT_BITFIELD(x,4U,6U)

#define VTSS_F_REW_MAP_VAL_A_DEI_VAL(x)          VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_MAP_VAL_A_DEI_VAL             VTSS_BIT(3U)
#define VTSS_X_REW_MAP_VAL_A_DEI_VAL(x)          VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_MAP_VAL_A_PCP_VAL(x)          VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_MAP_VAL_A_PCP_VAL             VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_MAP_VAL_A_PCP_VAL(x)          VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_MAP_LBL_A  t_sz:1 ga:16384, gw:2, ra:1, gc:1024, rc:1  */
#define VTSS_REW_MAP_LBL_A(gi)    __REG(VTSS_TO_REW,16384U,gi,2U,0U,1U,1024U,1U)

#define VTSS_F_REW_MAP_LBL_A_LABEL_VAL(x)        VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_REW_MAP_LBL_A_LABEL_VAL           VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_REW_MAP_LBL_A_LABEL_VAL(x)        VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* REW_MAP_VAL_B  t_sz:1 ga:18432, gw:2, ra:0, gc:1024, rc:1  */
#define VTSS_REW_MAP_VAL_B(gi)    __REG(VTSS_TO_REW,18432U,gi,2U,0U,0U,1024U,1U)

#define VTSS_F_REW_MAP_VAL_B_OAM_COLOR(x)        VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_REW_MAP_VAL_B_OAM_COLOR           VTSS_BIT(16U)
#define VTSS_X_REW_MAP_VAL_B_OAM_COLOR(x)        VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_REW_MAP_VAL_B_OAM_COSID(x)        VTSS_ENCODE_BITFIELD(x,13U,3U)
#define VTSS_M_REW_MAP_VAL_B_OAM_COSID           VTSS_ENCODE_BITMASK(13U,3U)
#define VTSS_X_REW_MAP_VAL_B_OAM_COSID(x)        VTSS_EXTRACT_BITFIELD(x,13U,3U)

#define VTSS_F_REW_MAP_VAL_B_TC_VAL(x)           VTSS_ENCODE_BITFIELD(x,10U,3U)
#define VTSS_M_REW_MAP_VAL_B_TC_VAL              VTSS_ENCODE_BITMASK(10U,3U)
#define VTSS_X_REW_MAP_VAL_B_TC_VAL(x)           VTSS_EXTRACT_BITFIELD(x,10U,3U)

#define VTSS_F_REW_MAP_VAL_B_DSCP_VAL(x)         VTSS_ENCODE_BITFIELD(x,4U,6U)
#define VTSS_M_REW_MAP_VAL_B_DSCP_VAL            VTSS_ENCODE_BITMASK(4U,6U)
#define VTSS_X_REW_MAP_VAL_B_DSCP_VAL(x)         VTSS_EXTRACT_BITFIELD(x,4U,6U)

#define VTSS_F_REW_MAP_VAL_B_DEI_VAL(x)          VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_MAP_VAL_B_DEI_VAL             VTSS_BIT(3U)
#define VTSS_X_REW_MAP_VAL_B_DEI_VAL(x)          VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_MAP_VAL_B_PCP_VAL(x)          VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_MAP_VAL_B_PCP_VAL             VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_MAP_VAL_B_PCP_VAL(x)          VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_MAP_LBL_B  t_sz:1 ga:18432, gw:2, ra:1, gc:1024, rc:1  */
#define VTSS_REW_MAP_LBL_B(gi)    __REG(VTSS_TO_REW,18432U,gi,2U,0U,1U,1024U,1U)

#define VTSS_F_REW_MAP_LBL_B_LABEL_VAL(x)        VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_REW_MAP_LBL_B_LABEL_VAL           VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_REW_MAP_LBL_B_LABEL_VAL(x)        VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* REW_PORT_VLAN_CFG  t_sz:1 ga:12288, gw:64, ra:0, gc:35, rc:1  */
#define VTSS_REW_PORT_VLAN_CFG(gi) __REG(VTSS_TO_REW,12288U,gi,64U,0U,0U,35U,1U)

#define VTSS_F_REW_PORT_VLAN_CFG_PORT_PCP(x)     VTSS_ENCODE_BITFIELD(x,13U,3U)
#define VTSS_M_REW_PORT_VLAN_CFG_PORT_PCP        VTSS_ENCODE_BITMASK(13U,3U)
#define VTSS_X_REW_PORT_VLAN_CFG_PORT_PCP(x)     VTSS_EXTRACT_BITFIELD(x,13U,3U)

#define VTSS_F_REW_PORT_VLAN_CFG_PORT_DEI(x)     VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_REW_PORT_VLAN_CFG_PORT_DEI        VTSS_BIT(12U)
#define VTSS_X_REW_PORT_VLAN_CFG_PORT_DEI(x)     VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_REW_PORT_VLAN_CFG_PORT_VID(x)     VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_REW_PORT_VLAN_CFG_PORT_VID        VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_REW_PORT_VLAN_CFG_PORT_VID(x)     VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* REW_PCP_MAP_DE0  t_sz:1 ga:12288, gw:64, ra:1, gc:35, rc:8  */
#define VTSS_REW_PCP_MAP_DE0(gi,ri) __REG(VTSS_TO_REW,12288U,gi,64U,ri,1U,35U,8U)

#define VTSS_F_REW_PCP_MAP_DE0_PCP_DE0(x)        VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_PCP_MAP_DE0_PCP_DE0           VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_PCP_MAP_DE0_PCP_DE0(x)        VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_PCP_MAP_DE1  t_sz:1 ga:12288, gw:64, ra:9, gc:35, rc:8  */
#define VTSS_REW_PCP_MAP_DE1(gi,ri) __REG(VTSS_TO_REW,12288U,gi,64U,ri,9U,35U,8U)

#define VTSS_F_REW_PCP_MAP_DE1_PCP_DE1(x)        VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_PCP_MAP_DE1_PCP_DE1           VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_PCP_MAP_DE1_PCP_DE1(x)        VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_DEI_MAP_DE0  t_sz:1 ga:12288, gw:64, ra:17, gc:35, rc:8  */
#define VTSS_REW_DEI_MAP_DE0(gi,ri) __REG(VTSS_TO_REW,12288U,gi,64U,ri,17U,35U,8U)

#define VTSS_F_REW_DEI_MAP_DE0_DEI_DE0(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_DEI_MAP_DE0_DEI_DE0           VTSS_BIT(0U)
#define VTSS_X_REW_DEI_MAP_DE0_DEI_DE0(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_DEI_MAP_DE1  t_sz:1 ga:12288, gw:64, ra:25, gc:35, rc:8  */
#define VTSS_REW_DEI_MAP_DE1(gi,ri) __REG(VTSS_TO_REW,12288U,gi,64U,ri,25U,35U,8U)

#define VTSS_F_REW_DEI_MAP_DE1_DEI_DE1(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_DEI_MAP_DE1_DEI_DE1           VTSS_BIT(0U)
#define VTSS_X_REW_DEI_MAP_DE1_DEI_DE1(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_TAG_CTRL  t_sz:1 ga:12288, gw:64, ra:33, gc:35, rc:1  */
#define VTSS_REW_TAG_CTRL(gi)     __REG(VTSS_TO_REW,12288U,gi,64U,0U,33U,35U,1U)

#define VTSS_F_REW_TAG_CTRL_TAG_CFG_OBEY_WAS_TAGGED(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_REW_TAG_CTRL_TAG_CFG_OBEY_WAS_TAGGED    VTSS_BIT(13U)
#define VTSS_X_REW_TAG_CTRL_TAG_CFG_OBEY_WAS_TAGGED(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_REW_TAG_CTRL_TAG_CFG(x)           VTSS_ENCODE_BITFIELD(x,11U,2U)
#define VTSS_M_REW_TAG_CTRL_TAG_CFG              VTSS_ENCODE_BITMASK(11U,2U)
#define VTSS_X_REW_TAG_CTRL_TAG_CFG(x)           VTSS_EXTRACT_BITFIELD(x,11U,2U)

#define VTSS_F_REW_TAG_CTRL_TAG_TPID_CFG(x)      VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_REW_TAG_CTRL_TAG_TPID_CFG         VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_REW_TAG_CTRL_TAG_TPID_CFG(x)      VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_REW_TAG_CTRL_TAG_VID_CFG(x)       VTSS_ENCODE_BITFIELD(x,6U,2U)
#define VTSS_M_REW_TAG_CTRL_TAG_VID_CFG          VTSS_ENCODE_BITMASK(6U,2U)
#define VTSS_X_REW_TAG_CTRL_TAG_VID_CFG(x)       VTSS_EXTRACT_BITFIELD(x,6U,2U)

#define VTSS_F_REW_TAG_CTRL_TAG_PCP_CFG(x)       VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_REW_TAG_CTRL_TAG_PCP_CFG          VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_REW_TAG_CTRL_TAG_PCP_CFG(x)       VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_REW_TAG_CTRL_TAG_DEI_CFG(x)       VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_TAG_CTRL_TAG_DEI_CFG          VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_TAG_CTRL_TAG_DEI_CFG(x)       VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_DSCP_MAP  t_sz:1 ga:12288, gw:64, ra:34, gc:35, rc:1  */
#define VTSS_REW_DSCP_MAP(gi)     __REG(VTSS_TO_REW,12288U,gi,64U,0U,34U,35U,1U)

#define VTSS_F_REW_DSCP_MAP_DSCP_UPDATE_ENA(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_REW_DSCP_MAP_DSCP_UPDATE_ENA      VTSS_BIT(1U)
#define VTSS_X_REW_DSCP_MAP_DSCP_UPDATE_ENA(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_REW_DSCP_MAP_DSCP_REMAP_ENA(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_DSCP_MAP_DSCP_REMAP_ENA       VTSS_BIT(0U)
#define VTSS_X_REW_DSCP_MAP_DSCP_REMAP_ENA(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_PTP_MODE_CFG  t_sz:1 ga:12288, gw:64, ra:35, gc:35, rc:2  */
#define VTSS_REW_PTP_MODE_CFG(gi,ri) __REG(VTSS_TO_REW,12288U,gi,64U,ri,35U,35U,2U)

#define VTSS_F_REW_PTP_MODE_CFG_PTP_MODE_VAL(x)  VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_REW_PTP_MODE_CFG_PTP_MODE_VAL     VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_REW_PTP_MODE_CFG_PTP_MODE_VAL(x)  VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_REW_PTP_MODE_CFG_PTP_DOM_VAL(x)   VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_REW_PTP_MODE_CFG_PTP_DOM_VAL      VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_REW_PTP_MODE_CFG_PTP_DOM_VAL(x)   VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_PTP_MISC_CFG  t_sz:1 ga:12288, gw:64, ra:37, gc:35, rc:1  */
#define VTSS_REW_PTP_MISC_CFG(gi) __REG(VTSS_TO_REW,12288U,gi,64U,0U,37U,35U,1U)

#define VTSS_F_REW_PTP_MISC_CFG_PTP_RB_DLY_SEL(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_REW_PTP_MISC_CFG_PTP_RB_DLY_SEL    VTSS_BIT(11U)
#define VTSS_X_REW_PTP_MISC_CFG_PTP_RB_DLY_SEL(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_REW_PTP_MISC_CFG_PTP_RB_PRP_LAN(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_REW_PTP_MISC_CFG_PTP_RB_PRP_LAN    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_REW_PTP_MISC_CFG_PTP_RB_PRP_LAN(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_REW_PTP_MISC_CFG_PTP_RB_TAG_DIS(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_REW_PTP_MISC_CFG_PTP_RB_TAG_DIS    VTSS_BIT(8U)
#define VTSS_X_REW_PTP_MISC_CFG_PTP_RB_TAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_REW_PTP_MISC_CFG_PTP_RB_ID_SEL(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_REW_PTP_MISC_CFG_PTP_RB_ID_SEL    VTSS_BIT(7U)
#define VTSS_X_REW_PTP_MISC_CFG_PTP_RB_ID_SEL(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_REW_PTP_MISC_CFG_PTP_OVFL_EGR_DIS(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_REW_PTP_MISC_CFG_PTP_OVFL_EGR_DIS    VTSS_BIT(6U)
#define VTSS_X_REW_PTP_MISC_CFG_PTP_OVFL_EGR_DIS(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_REW_PTP_MISC_CFG_PTP_OVFL_IGR_DIS(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_REW_PTP_MISC_CFG_PTP_OVFL_IGR_DIS    VTSS_BIT(5U)
#define VTSS_X_REW_PTP_MISC_CFG_PTP_OVFL_IGR_DIS(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_REW_PTP_MISC_CFG_PTP_UDP6_CSUM_DIS(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_REW_PTP_MISC_CFG_PTP_UDP6_CSUM_DIS    VTSS_BIT(4U)
#define VTSS_X_REW_PTP_MISC_CFG_PTP_UDP6_CSUM_DIS(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_REW_PTP_MISC_CFG_PTP_UDP4_CSUM_DIS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_PTP_MISC_CFG_PTP_UDP4_CSUM_DIS    VTSS_BIT(3U)
#define VTSS_X_REW_PTP_MISC_CFG_PTP_UDP4_CSUM_DIS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_PTP_MISC_CFG_PTP_RSRV_MOVEBACK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_REW_PTP_MISC_CFG_PTP_RSRV_MOVEBACK    VTSS_BIT(2U)
#define VTSS_X_REW_PTP_MISC_CFG_PTP_RSRV_MOVEBACK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_REW_PTP_MISC_CFG_PTP_SIGNATURE_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_REW_PTP_MISC_CFG_PTP_SIGNATURE_SEL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_REW_PTP_MISC_CFG_PTP_SIGNATURE_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_PTP_EDLY_CFG  t_sz:1 ga:12288, gw:64, ra:38, gc:35, rc:1  */
#define VTSS_REW_PTP_EDLY_CFG(gi) __REG(VTSS_TO_REW,12288U,gi,64U,0U,38U,35U,1U)

#define VTSS_F_REW_PTP_EDLY_CFG_PTP_EDLY_VAL(x)  (x)
#define VTSS_M_REW_PTP_EDLY_CFG_PTP_EDLY_VAL     0xffffffffU
#define VTSS_X_REW_PTP_EDLY_CFG_PTP_EDLY_VAL(x)  (x)


/* REW_PTP_EDLY_CFG1  t_sz:1 ga:12288, gw:64, ra:39, gc:35, rc:1  */
#define VTSS_REW_PTP_EDLY_CFG1(gi) __REG(VTSS_TO_REW,12288U,gi,64U,0U,39U,35U,1U)

#define VTSS_F_REW_PTP_EDLY_CFG1_PTP_EDLY_VAL1(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_REW_PTP_EDLY_CFG1_PTP_EDLY_VAL1    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_REW_PTP_EDLY_CFG1_PTP_EDLY_VAL1(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* REW_PTP_IDLY1_CFG  t_sz:1 ga:12288, gw:64, ra:40, gc:35, rc:1  */
#define VTSS_REW_PTP_IDLY1_CFG(gi) __REG(VTSS_TO_REW,12288U,gi,64U,0U,40U,35U,1U)

#define VTSS_F_REW_PTP_IDLY1_CFG_PTP_IDLY1_VAL(x) (x)
#define VTSS_M_REW_PTP_IDLY1_CFG_PTP_IDLY1_VAL    0xffffffffU
#define VTSS_X_REW_PTP_IDLY1_CFG_PTP_IDLY1_VAL(x) (x)


/* REW_PTP_IDLY1_CFG1  t_sz:1 ga:12288, gw:64, ra:41, gc:35, rc:1  */
#define VTSS_REW_PTP_IDLY1_CFG1(gi) __REG(VTSS_TO_REW,12288U,gi,64U,0U,41U,35U,1U)

#define VTSS_F_REW_PTP_IDLY1_CFG1_PTP_IDLY1_VAL1(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_REW_PTP_IDLY1_CFG1_PTP_IDLY1_VAL1    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_REW_PTP_IDLY1_CFG1_PTP_IDLY1_VAL1(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* REW_PTP_IDLY2_CFG  t_sz:1 ga:12288, gw:64, ra:42, gc:35, rc:1  */
#define VTSS_REW_PTP_IDLY2_CFG(gi) __REG(VTSS_TO_REW,12288U,gi,64U,0U,42U,35U,1U)

#define VTSS_F_REW_PTP_IDLY2_CFG_PTP_IDLY2_VAL(x) (x)
#define VTSS_M_REW_PTP_IDLY2_CFG_PTP_IDLY2_VAL    0xffffffffU
#define VTSS_X_REW_PTP_IDLY2_CFG_PTP_IDLY2_VAL(x) (x)


/* REW_PTP_IDLY2_CFG1  t_sz:1 ga:12288, gw:64, ra:43, gc:35, rc:1  */
#define VTSS_REW_PTP_IDLY2_CFG1(gi) __REG(VTSS_TO_REW,12288U,gi,64U,0U,43U,35U,1U)

#define VTSS_F_REW_PTP_IDLY2_CFG1_PTP_IDLY2_VAL1(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_REW_PTP_IDLY2_CFG1_PTP_IDLY2_VAL1    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_REW_PTP_IDLY2_CFG1_PTP_IDLY2_VAL1(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* REW_PTP_SMAC_LOW  t_sz:1 ga:12288, gw:64, ra:44, gc:35, rc:1  */
#define VTSS_REW_PTP_SMAC_LOW(gi) __REG(VTSS_TO_REW,12288U,gi,64U,0U,44U,35U,1U)

#define VTSS_F_REW_PTP_SMAC_LOW_PTP_SMAC_LOW(x)  (x)
#define VTSS_M_REW_PTP_SMAC_LOW_PTP_SMAC_LOW     0xffffffffU
#define VTSS_X_REW_PTP_SMAC_LOW_PTP_SMAC_LOW(x)  (x)


/* REW_PTP_SMAC_HIGH  t_sz:1 ga:12288, gw:64, ra:45, gc:35, rc:1  */
#define VTSS_REW_PTP_SMAC_HIGH(gi) __REG(VTSS_TO_REW,12288U,gi,64U,0U,45U,35U,1U)

#define VTSS_F_REW_PTP_SMAC_HIGH_PTP_SMAC_HIGH(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_PTP_SMAC_HIGH_PTP_SMAC_HIGH    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_PTP_SMAC_HIGH_PTP_SMAC_HIGH(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_MIP_CFG  t_sz:1 ga:14592, gw:8, ra:0, gc:32, rc:1  */
#define VTSS_REW_MIP_CFG(gi)      __REG(VTSS_TO_REW,14592U,gi,8U,0U,0U,32U,1U)

#define VTSS_F_REW_MIP_CFG_MEL_VAL(x)            VTSS_ENCODE_BITFIELD(x,19U,3U)
#define VTSS_M_REW_MIP_CFG_MEL_VAL               VTSS_ENCODE_BITMASK(19U,3U)
#define VTSS_X_REW_MIP_CFG_MEL_VAL(x)            VTSS_EXTRACT_BITFIELD(x,19U,3U)

#define VTSS_F_REW_MIP_CFG_CCM_COPY_ENA(x)       VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_REW_MIP_CFG_CCM_COPY_ENA          VTSS_BIT(18U)
#define VTSS_X_REW_MIP_CFG_CCM_COPY_ENA(x)       VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_REW_MIP_CFG_LBM_REDIR_ENA(x)      VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_REW_MIP_CFG_LBM_REDIR_ENA         VTSS_BIT(17U)
#define VTSS_X_REW_MIP_CFG_LBM_REDIR_ENA(x)      VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_REW_MIP_CFG_LTM_REDIR_ENA(x)      VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_REW_MIP_CFG_LTM_REDIR_ENA         VTSS_BIT(16U)
#define VTSS_X_REW_MIP_CFG_LTM_REDIR_ENA(x)      VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_REW_MIP_CFG_RAPS_CFG(x)           VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_REW_MIP_CFG_RAPS_CFG              VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_REW_MIP_CFG_RAPS_CFG(x)           VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_REW_MIP_CFG_GENERIC_OPCODE_VAL(x) VTSS_ENCODE_BITFIELD(x,6U,8U)
#define VTSS_M_REW_MIP_CFG_GENERIC_OPCODE_VAL    VTSS_ENCODE_BITMASK(6U,8U)
#define VTSS_X_REW_MIP_CFG_GENERIC_OPCODE_VAL(x) VTSS_EXTRACT_BITFIELD(x,6U,8U)

#define VTSS_F_REW_MIP_CFG_GENERIC_OPCODE_CFG(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_REW_MIP_CFG_GENERIC_OPCODE_CFG    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_REW_MIP_CFG_GENERIC_OPCODE_CFG(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_REW_MIP_CFG_CPU_MIP_QU(x)         VTSS_ENCODE_BITFIELD(x,1U,3U)
#define VTSS_M_REW_MIP_CFG_CPU_MIP_QU            VTSS_ENCODE_BITMASK(1U,3U)
#define VTSS_X_REW_MIP_CFG_CPU_MIP_QU(x)         VTSS_EXTRACT_BITFIELD(x,1U,3U)

#define VTSS_F_REW_MIP_CFG_PIPELINE_PT(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_MIP_CFG_PIPELINE_PT           VTSS_BIT(0U)
#define VTSS_X_REW_MIP_CFG_PIPELINE_PT(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_CCM_HMO_CTRL  t_sz:1 ga:14592, gw:8, ra:1, gc:32, rc:1  */
#define VTSS_REW_CCM_HMO_CTRL(gi) __REG(VTSS_TO_REW,14592U,gi,8U,0U,1U,32U,1U)

#define VTSS_F_REW_CCM_HMO_CTRL_CCM_INTERVAL(x)  VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_REW_CCM_HMO_CTRL_CCM_INTERVAL     VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_REW_CCM_HMO_CTRL_CCM_INTERVAL(x)  VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_REW_CCM_HMO_CTRL_CCM_COPY_ONCE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_CCM_HMO_CTRL_CCM_COPY_ONCE_ENA    VTSS_BIT(0U)
#define VTSS_X_REW_CCM_HMO_CTRL_CCM_COPY_ONCE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_MIP_VID_CTRL  t_sz:1 ga:14592, gw:8, ra:2, gc:32, rc:1  */
#define VTSS_REW_MIP_VID_CTRL(gi) __REG(VTSS_TO_REW,14592U,gi,8U,0U,2U,32U,1U)

#define VTSS_F_REW_MIP_VID_CTRL_VID_VAL(x)       VTSS_ENCODE_BITFIELD(x,2U,12U)
#define VTSS_M_REW_MIP_VID_CTRL_VID_VAL          VTSS_ENCODE_BITMASK(2U,12U)
#define VTSS_X_REW_MIP_VID_CTRL_VID_VAL(x)       VTSS_EXTRACT_BITFIELD(x,2U,12U)

#define VTSS_F_REW_MIP_VID_CTRL_VID_SEL(x)       VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_REW_MIP_VID_CTRL_VID_SEL          VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_REW_MIP_VID_CTRL_VID_SEL(x)       VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_LBM_MAC_HIGH  t_sz:1 ga:14592, gw:8, ra:3, gc:32, rc:1  */
#define VTSS_REW_LBM_MAC_HIGH(gi) __REG(VTSS_TO_REW,14592U,gi,8U,0U,3U,32U,1U)

#define VTSS_F_REW_LBM_MAC_HIGH_LBM_MAC_HIGH(x)  VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_LBM_MAC_HIGH_LBM_MAC_HIGH     VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_LBM_MAC_HIGH_LBM_MAC_HIGH(x)  VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_LBM_MAC_LOW  t_sz:1 ga:14592, gw:8, ra:4, gc:32, rc:1  */
#define VTSS_REW_LBM_MAC_LOW(gi)  __REG(VTSS_TO_REW,14592U,gi,8U,0U,4U,32U,1U)

#define VTSS_F_REW_LBM_MAC_LOW_LBM_MAC_LOW(x)    (x)
#define VTSS_M_REW_LBM_MAC_LOW_LBM_MAC_LOW       0xffffffffU
#define VTSS_X_REW_LBM_MAC_LOW_LBM_MAC_LOW(x)    (x)


/* REW_MAC_TBL_CFG  t_sz:1 ga:14848, gw:4, ra:0, gc:128, rc:1  */
#define VTSS_REW_MAC_TBL_CFG(gi)  __REG(VTSS_TO_REW,14848U,gi,4U,0U,0U,128U,1U)

#define VTSS_F_REW_MAC_TBL_CFG_MAC_REPL_OFFSET_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_REW_MAC_TBL_CFG_MAC_REPL_OFFSET_VAL    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_REW_MAC_TBL_CFG_MAC_REPL_OFFSET_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* REW_EACL_MAC_HIGH  t_sz:1 ga:14848, gw:4, ra:1, gc:128, rc:1  */
#define VTSS_REW_EACL_MAC_HIGH(gi) __REG(VTSS_TO_REW,14848U,gi,4U,0U,1U,128U,1U)

#define VTSS_F_REW_EACL_MAC_HIGH_EACL_MAC_HIGH(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_EACL_MAC_HIGH_EACL_MAC_HIGH    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_EACL_MAC_HIGH_EACL_MAC_HIGH(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_EACL_MAC_LOW  t_sz:1 ga:14848, gw:4, ra:2, gc:128, rc:1  */
#define VTSS_REW_EACL_MAC_LOW(gi) __REG(VTSS_TO_REW,14848U,gi,4U,0U,2U,128U,1U)

#define VTSS_F_REW_EACL_MAC_LOW_EACL_MAC_LOW(x)  (x)
#define VTSS_M_REW_EACL_MAC_LOW_EACL_MAC_LOW     0xffffffffU
#define VTSS_X_REW_EACL_MAC_LOW_EACL_MAC_LOW(x)  (x)


/* REW_COS_CTRL  t_sz:1 ga:8192, gw:4, ra:0, gc:1024, rc:3  */
#define VTSS_REW_COS_CTRL(gi,ri)  __REG(VTSS_TO_REW,8192U,gi,4U,ri,0U,1024U,3U)

#define VTSS_F_REW_COS_CTRL_COS_NXT(x)           VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_COS_CTRL_COS_NXT              VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_COS_CTRL_COS_NXT(x)           VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_PTP_MISC_CF_TOO_BIG_STICKY  t_sz:1 ga:23488, gw:10, ra:0, gc:1, rc:1  */
#define VTSS_REW_PTP_MISC_CF_TOO_BIG_STICKY __REG(VTSS_TO_REW,23488U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_REW_PTP_MISC_CF_TOO_BIG_STICKY_CF_TOO_BIG_STICKY(x) (x)
#define VTSS_M_REW_PTP_MISC_CF_TOO_BIG_STICKY_CF_TOO_BIG_STICKY    0xffffffffU
#define VTSS_X_REW_PTP_MISC_CF_TOO_BIG_STICKY_CF_TOO_BIG_STICKY(x) (x)


/* REW_PTP_MISC_CF_TOO_BIG_STICKY1  t_sz:1 ga:23488, gw:10, ra:1, gc:1, rc:1  */
#define VTSS_REW_PTP_MISC_CF_TOO_BIG_STICKY1 __REG(VTSS_TO_REW,23488U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_REW_PTP_MISC_CF_TOO_BIG_STICKY1_CF_TOO_BIG_STICKY1(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_PTP_MISC_CF_TOO_BIG_STICKY1_CF_TOO_BIG_STICKY1    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_PTP_MISC_CF_TOO_BIG_STICKY1_CF_TOO_BIG_STICKY1(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_PTP_MISC_PTP_RSRV_NOT_ZERO  t_sz:1 ga:23488, gw:10, ra:3, gc:1, rc:1  */
#define VTSS_REW_PTP_MISC_PTP_RSRV_NOT_ZERO __REG(VTSS_TO_REW,23488U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_REW_PTP_MISC_PTP_RSRV_NOT_ZERO_PTP_RSRV_NOT_ZERO(x) (x)
#define VTSS_M_REW_PTP_MISC_PTP_RSRV_NOT_ZERO_PTP_RSRV_NOT_ZERO    0xffffffffU
#define VTSS_X_REW_PTP_MISC_PTP_RSRV_NOT_ZERO_PTP_RSRV_NOT_ZERO(x) (x)


/* REW_PTP_MISC_PTP_RSRV_NOT_ZERO1  t_sz:1 ga:23488, gw:10, ra:4, gc:1, rc:1  */
#define VTSS_REW_PTP_MISC_PTP_RSRV_NOT_ZERO1 __REG(VTSS_TO_REW,23488U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_REW_PTP_MISC_PTP_RSRV_NOT_ZERO1_PTP_RSRV_NOT_ZERO1(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_PTP_MISC_PTP_RSRV_NOT_ZERO1_PTP_RSRV_NOT_ZERO1    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_PTP_MISC_PTP_RSRV_NOT_ZERO1_PTP_RSRV_NOT_ZERO1(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_PTP_MISC_PTP_GEN_STAMP_FMT  t_sz:1 ga:23488, gw:10, ra:6, gc:1, rc:4  */
#define VTSS_REW_PTP_MISC_PTP_GEN_STAMP_FMT(ri) __REG(VTSS_TO_REW,23488U,0U,0U,ri,6U,1U,4U)

#define VTSS_F_REW_PTP_MISC_PTP_GEN_STAMP_FMT_RT_OFS(x) VTSS_ENCODE_BITFIELD(x,2U,5U)
#define VTSS_M_REW_PTP_MISC_PTP_GEN_STAMP_FMT_RT_OFS    VTSS_ENCODE_BITMASK(2U,5U)
#define VTSS_X_REW_PTP_MISC_PTP_GEN_STAMP_FMT_RT_OFS(x) VTSS_EXTRACT_BITFIELD(x,2U,5U)

#define VTSS_F_REW_PTP_MISC_PTP_GEN_STAMP_FMT_RT_FMT(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_REW_PTP_MISC_PTP_GEN_STAMP_FMT_RT_FMT    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_REW_PTP_MISC_PTP_GEN_STAMP_FMT_RT_FMT(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_MPLS_ENCAP_CFG  t_sz:1 ga:0, gw:32, ra:0, gc:256, rc:1  */
#define VTSS_REW_MPLS_ENCAP_CFG(gi) __REG(VTSS_TO_REW,0U,gi,32U,0U,0U,256U,1U)

#define VTSS_F_REW_MPLS_ENCAP_CFG_ENCAP_TYPE(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_MPLS_ENCAP_CFG_ENCAP_TYPE     VTSS_BIT(0U)
#define VTSS_X_REW_MPLS_ENCAP_CFG_ENCAP_TYPE(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_LL_DMAC_MSB  t_sz:1 ga:0, gw:32, ra:1, gc:256, rc:1  */
#define VTSS_REW_LL_DMAC_MSB(gi)  __REG(VTSS_TO_REW,0U,gi,32U,0U,1U,256U,1U)

#define VTSS_F_REW_LL_DMAC_MSB_DMAC_MSB(x)       VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_LL_DMAC_MSB_DMAC_MSB          VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_LL_DMAC_MSB_DMAC_MSB(x)       VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_LL_DMAC_LSB  t_sz:1 ga:0, gw:32, ra:2, gc:256, rc:1  */
#define VTSS_REW_LL_DMAC_LSB(gi)  __REG(VTSS_TO_REW,0U,gi,32U,0U,2U,256U,1U)

#define VTSS_F_REW_LL_DMAC_LSB_DMAC_LSB(x)       (x)
#define VTSS_M_REW_LL_DMAC_LSB_DMAC_LSB          0xffffffffU
#define VTSS_X_REW_LL_DMAC_LSB_DMAC_LSB(x)       (x)


/* REW_LL_SMAC_MSB  t_sz:1 ga:0, gw:32, ra:3, gc:256, rc:1  */
#define VTSS_REW_LL_SMAC_MSB(gi)  __REG(VTSS_TO_REW,0U,gi,32U,0U,3U,256U,1U)

#define VTSS_F_REW_LL_SMAC_MSB_SMAC_MSB(x)       VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_LL_SMAC_MSB_SMAC_MSB          VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_LL_SMAC_MSB_SMAC_MSB(x)       VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_LL_SMAC_LSB  t_sz:1 ga:0, gw:32, ra:4, gc:256, rc:1  */
#define VTSS_REW_LL_SMAC_LSB(gi)  __REG(VTSS_TO_REW,0U,gi,32U,0U,4U,256U,1U)

#define VTSS_F_REW_LL_SMAC_LSB_SMAC_LSB(x)       (x)
#define VTSS_M_REW_LL_SMAC_LSB_SMAC_LSB          0xffffffffU
#define VTSS_X_REW_LL_SMAC_LSB_SMAC_LSB(x)       (x)


/* REW_LL_ETYPE  t_sz:1 ga:0, gw:32, ra:5, gc:256, rc:1  */
#define VTSS_REW_LL_ETYPE(gi)     __REG(VTSS_TO_REW,0U,gi,32U,0U,5U,256U,1U)

#define VTSS_F_REW_LL_ETYPE_ETYPE(x)             VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_LL_ETYPE_ETYPE                VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_LL_ETYPE_ETYPE(x)             VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_MPLS_LABEL_CFG  t_sz:1 ga:0, gw:32, ra:6, gc:256, rc:1  */
#define VTSS_REW_MPLS_LABEL_CFG(gi) __REG(VTSS_TO_REW,0U,gi,32U,0U,6U,256U,1U)

#define VTSS_F_REW_MPLS_LABEL_CFG_LABEL_CNT(x)   VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_REW_MPLS_LABEL_CFG_LABEL_CNT      VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_REW_MPLS_LABEL_CFG_LABEL_CNT(x)   VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_REW_MPLS_LABEL_CFG_CW_ENA(x)      VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_MPLS_LABEL_CFG_CW_ENA         VTSS_BIT(3U)
#define VTSS_X_REW_MPLS_LABEL_CFG_CW_ENA(x)      VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_MPLS_LABEL_CFG_LBL_SRC(x)     VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_MPLS_LABEL_CFG_LBL_SRC        VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_MPLS_LABEL_CFG_LBL_SRC(x)     VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_RSV_LABEL_CFG  t_sz:1 ga:0, gw:32, ra:7, gc:256, rc:1  */
#define VTSS_REW_RSV_LABEL_CFG(gi) __REG(VTSS_TO_REW,0U,gi,32U,0U,7U,256U,1U)

#define VTSS_F_REW_RSV_LABEL_CFG_RSV_TC_SEL(x)   VTSS_ENCODE_BITFIELD(x,2U,3U)
#define VTSS_M_REW_RSV_LABEL_CFG_RSV_TC_SEL      VTSS_ENCODE_BITMASK(2U,3U)
#define VTSS_X_REW_RSV_LABEL_CFG_RSV_TC_SEL(x)   VTSS_EXTRACT_BITFIELD(x,2U,3U)

#define VTSS_F_REW_RSV_LABEL_CFG_RSV_LBL_POS(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_REW_RSV_LABEL_CFG_RSV_LBL_POS     VTSS_BIT(1U)
#define VTSS_X_REW_RSV_LABEL_CFG_RSV_LBL_POS(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_REW_RSV_LABEL_CFG_RSV_LBL_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_RSV_LABEL_CFG_RSV_LBL_ENA     VTSS_BIT(0U)
#define VTSS_X_REW_RSV_LABEL_CFG_RSV_LBL_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_CW_VAL  t_sz:1 ga:0, gw:32, ra:8, gc:256, rc:1  */
#define VTSS_REW_CW_VAL(gi)       __REG(VTSS_TO_REW,0U,gi,32U,0U,8U,256U,1U)

#define VTSS_F_REW_CW_VAL_CW_VAL(x)              (x)
#define VTSS_M_REW_CW_VAL_CW_VAL                 0xffffffffU
#define VTSS_X_REW_CW_VAL_CW_VAL(x)              (x)


/* REW_LABEL_VAL  t_sz:1 ga:0, gw:32, ra:9, gc:256, rc:4  */
#define VTSS_REW_LABEL_VAL(gi,ri) __REG(VTSS_TO_REW,0U,gi,32U,ri,9U,256U,4U)

#define VTSS_F_REW_LABEL_VAL_LABEL_VAL(x)        VTSS_ENCODE_BITFIELD(x,12U,20U)
#define VTSS_M_REW_LABEL_VAL_LABEL_VAL           VTSS_ENCODE_BITMASK(12U,20U)
#define VTSS_X_REW_LABEL_VAL_LABEL_VAL(x)        VTSS_EXTRACT_BITFIELD(x,12U,20U)

#define VTSS_F_REW_LABEL_VAL_TC_VAL(x)           VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_REW_LABEL_VAL_TC_VAL              VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_REW_LABEL_VAL_TC_VAL(x)           VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_REW_LABEL_VAL_SBIT_VAL(x)         VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_REW_LABEL_VAL_SBIT_VAL            VTSS_BIT(8U)
#define VTSS_X_REW_LABEL_VAL_SBIT_VAL(x)         VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_REW_LABEL_VAL_TTL_VAL(x)          VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_REW_LABEL_VAL_TTL_VAL             VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_REW_LABEL_VAL_TTL_VAL(x)          VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* REW_RSV_LABEL_VAL  t_sz:1 ga:0, gw:32, ra:13, gc:256, rc:1  */
#define VTSS_REW_RSV_LABEL_VAL(gi) __REG(VTSS_TO_REW,0U,gi,32U,0U,13U,256U,1U)

#define VTSS_F_REW_RSV_LABEL_VAL_RSV_LBL_VAL(x)  VTSS_ENCODE_BITFIELD(x,12U,20U)
#define VTSS_M_REW_RSV_LABEL_VAL_RSV_LBL_VAL     VTSS_ENCODE_BITMASK(12U,20U)
#define VTSS_X_REW_RSV_LABEL_VAL_RSV_LBL_VAL(x)  VTSS_EXTRACT_BITFIELD(x,12U,20U)

#define VTSS_F_REW_RSV_LABEL_VAL_RSV_TC_VAL(x)   VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_REW_RSV_LABEL_VAL_RSV_TC_VAL      VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_REW_RSV_LABEL_VAL_RSV_TC_VAL(x)   VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_REW_RSV_LABEL_VAL_RSV_SBIT_VAL(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_REW_RSV_LABEL_VAL_RSV_SBIT_VAL    VTSS_BIT(8U)
#define VTSS_X_REW_RSV_LABEL_VAL_RSV_SBIT_VAL(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_REW_RSV_LABEL_VAL_RSV_TTL_VAL(x)  VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_REW_RSV_LABEL_VAL_RSV_TTL_VAL     VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_REW_RSV_LABEL_VAL_RSV_TTL_VAL(x)  VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* REW_MPLS_REMARK_CFG  t_sz:1 ga:0, gw:32, ra:14, gc:256, rc:4  */
#define VTSS_REW_MPLS_REMARK_CFG(gi,ri) __REG(VTSS_TO_REW,0U,gi,32U,ri,14U,256U,4U)

#define VTSS_F_REW_MPLS_REMARK_CFG_LBL_SEL(x)    VTSS_ENCODE_BITFIELD(x,7U,3U)
#define VTSS_M_REW_MPLS_REMARK_CFG_LBL_SEL       VTSS_ENCODE_BITMASK(7U,3U)
#define VTSS_X_REW_MPLS_REMARK_CFG_LBL_SEL(x)    VTSS_EXTRACT_BITFIELD(x,7U,3U)

#define VTSS_F_REW_MPLS_REMARK_CFG_TC_SEL(x)     VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_REW_MPLS_REMARK_CFG_TC_SEL        VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_REW_MPLS_REMARK_CFG_TC_SEL(x)     VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_REW_MPLS_REMARK_CFG_SBIT_SEL(x)   VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_REW_MPLS_REMARK_CFG_SBIT_SEL      VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_REW_MPLS_REMARK_CFG_SBIT_SEL(x)   VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_REW_MPLS_REMARK_CFG_TTL_SEL(x)    VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_REW_MPLS_REMARK_CFG_TTL_SEL       VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_REW_MPLS_REMARK_CFG_TTL_SEL(x)    VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_LL_TAG_CFG  t_sz:1 ga:0, gw:32, ra:18, gc:256, rc:1  */
#define VTSS_REW_LL_TAG_CFG(gi)   __REG(VTSS_TO_REW,0U,gi,32U,0U,18U,256U,1U)

#define VTSS_F_REW_LL_TAG_CFG_IFH_ENCAP_MODE(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_REW_LL_TAG_CFG_IFH_ENCAP_MODE     VTSS_BIT(2U)
#define VTSS_X_REW_LL_TAG_CFG_IFH_ENCAP_MODE(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_REW_LL_TAG_CFG_TAG_CFG(x)         VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_REW_LL_TAG_CFG_TAG_CFG            VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_REW_LL_TAG_CFG_TAG_CFG(x)         VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_LL_TAG_VAL  t_sz:1 ga:0, gw:32, ra:19, gc:256, rc:2  */
#define VTSS_REW_LL_TAG_VAL(gi,ri) __REG(VTSS_TO_REW,0U,gi,32U,ri,19U,256U,2U)

#define VTSS_F_REW_LL_TAG_VAL_TAG_VID_VAL(x)     VTSS_ENCODE_BITFIELD(x,4U,12U)
#define VTSS_M_REW_LL_TAG_VAL_TAG_VID_VAL        VTSS_ENCODE_BITMASK(4U,12U)
#define VTSS_X_REW_LL_TAG_VAL_TAG_VID_VAL(x)     VTSS_EXTRACT_BITFIELD(x,4U,12U)

#define VTSS_F_REW_LL_TAG_VAL_TAG_PCP_VAL(x)     VTSS_ENCODE_BITFIELD(x,1U,3U)
#define VTSS_M_REW_LL_TAG_VAL_TAG_PCP_VAL        VTSS_ENCODE_BITMASK(1U,3U)
#define VTSS_X_REW_LL_TAG_VAL_TAG_PCP_VAL(x)     VTSS_EXTRACT_BITFIELD(x,1U,3U)

#define VTSS_F_REW_LL_TAG_VAL_TAG_DEI_VAL(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_LL_TAG_VAL_TAG_DEI_VAL        VTSS_BIT(0U)
#define VTSS_X_REW_LL_TAG_VAL_TAG_DEI_VAL(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_REW_LL_TAG_VAL_TAG_TPID(x)        VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_REW_LL_TAG_VAL_TAG_TPID           VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_REW_LL_TAG_VAL_TAG_TPID(x)        VTSS_EXTRACT_BITFIELD(x,16U,16U)

/* REW_LL_TAG_REMARK_CFG  t_sz:1 ga:0, gw:32, ra:21, gc:256, rc:2  */
#define VTSS_REW_LL_TAG_REMARK_CFG(gi,ri) __REG(VTSS_TO_REW,0U,gi,32U,ri,21U,256U,2U)

#define VTSS_F_REW_LL_TAG_REMARK_CFG_TAG_VID_SEL(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_REW_LL_TAG_REMARK_CFG_TAG_VID_SEL    VTSS_BIT(7U)
#define VTSS_X_REW_LL_TAG_REMARK_CFG_TAG_VID_SEL(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_REW_LL_TAG_REMARK_CFG_TAG_PCP_SEL(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_REW_LL_TAG_REMARK_CFG_TAG_PCP_SEL    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_REW_LL_TAG_REMARK_CFG_TAG_PCP_SEL(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_REW_LL_TAG_REMARK_CFG_TAG_DEI_SEL(x) VTSS_ENCODE_BITFIELD(x,1U,3U)
#define VTSS_M_REW_LL_TAG_REMARK_CFG_TAG_DEI_SEL    VTSS_ENCODE_BITMASK(1U,3U)
#define VTSS_X_REW_LL_TAG_REMARK_CFG_TAG_DEI_SEL(x) VTSS_EXTRACT_BITFIELD(x,1U,3U)

#define VTSS_F_REW_LL_TAG_REMARK_CFG_TAG_TPID_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_LL_TAG_REMARK_CFG_TAG_TPID_SEL    VTSS_BIT(0U)
#define VTSS_X_REW_LL_TAG_REMARK_CFG_TAG_TPID_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_IPV4_ENCAP_CFG  t_sz:1 ga:20480, gw:8, ra:0, gc:256, rc:1  */
#define VTSS_REW_IPV4_ENCAP_CFG(gi) __REG(VTSS_TO_REW,20480U,gi,8U,0U,0U,256U,1U)

#define VTSS_F_REW_IPV4_ENCAP_CFG_ENCAP_TYPE(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_IPV4_ENCAP_CFG_ENCAP_TYPE     VTSS_BIT(0U)
#define VTSS_X_REW_IPV4_ENCAP_CFG_ENCAP_TYPE(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_IP_HDR_CFG  t_sz:1 ga:20480, gw:8, ra:1, gc:256, rc:1  */
#define VTSS_REW_IP_HDR_CFG(gi)   __REG(VTSS_TO_REW,20480U,gi,8U,0U,1U,256U,1U)

#define VTSS_F_REW_IP_HDR_CFG_IP_PROTOCOL(x)     VTSS_ENCODE_BITFIELD(x,20U,8U)
#define VTSS_M_REW_IP_HDR_CFG_IP_PROTOCOL        VTSS_ENCODE_BITMASK(20U,8U)
#define VTSS_X_REW_IP_HDR_CFG_IP_PROTOCOL(x)     VTSS_EXTRACT_BITFIELD(x,20U,8U)

#define VTSS_F_REW_IP_HDR_CFG_DF(x)              VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_REW_IP_HDR_CFG_DF                 VTSS_BIT(19U)
#define VTSS_X_REW_IP_HDR_CFG_DF(x)              VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_REW_IP_HDR_CFG_ECN(x)             VTSS_ENCODE_BITFIELD(x,17U,2U)
#define VTSS_M_REW_IP_HDR_CFG_ECN                VTSS_ENCODE_BITMASK(17U,2U)
#define VTSS_X_REW_IP_HDR_CFG_ECN(x)             VTSS_EXTRACT_BITFIELD(x,17U,2U)

#define VTSS_F_REW_IP_HDR_CFG_TTL(x)             VTSS_ENCODE_BITFIELD(x,9U,8U)
#define VTSS_M_REW_IP_HDR_CFG_TTL                VTSS_ENCODE_BITMASK(9U,8U)
#define VTSS_X_REW_IP_HDR_CFG_TTL(x)             VTSS_EXTRACT_BITFIELD(x,9U,8U)

#define VTSS_F_REW_IP_HDR_CFG_DSCP_VAL(x)        VTSS_ENCODE_BITFIELD(x,3U,6U)
#define VTSS_M_REW_IP_HDR_CFG_DSCP_VAL           VTSS_ENCODE_BITMASK(3U,6U)
#define VTSS_X_REW_IP_HDR_CFG_DSCP_VAL(x)        VTSS_EXTRACT_BITFIELD(x,3U,6U)

#define VTSS_F_REW_IP_HDR_CFG_DSCP_SEL(x)        VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_IP_HDR_CFG_DSCP_SEL           VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_IP_HDR_CFG_DSCP_SEL(x)        VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_GRE_PROTOCOL_CFG  t_sz:1 ga:20480, gw:8, ra:2, gc:256, rc:1  */
#define VTSS_REW_GRE_PROTOCOL_CFG(gi) __REG(VTSS_TO_REW,20480U,gi,8U,0U,2U,256U,1U)

#define VTSS_F_REW_GRE_PROTOCOL_CFG_GRE_ENA(x)   VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_REW_GRE_PROTOCOL_CFG_GRE_ENA      VTSS_BIT(16U)
#define VTSS_X_REW_GRE_PROTOCOL_CFG_GRE_ENA(x)   VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_REW_GRE_PROTOCOL_CFG_GRE_PROTOCOL_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_GRE_PROTOCOL_CFG_GRE_PROTOCOL_TYPE    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_GRE_PROTOCOL_CFG_GRE_PROTOCOL_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_SIP_CFG  t_sz:1 ga:20480, gw:8, ra:3, gc:256, rc:1  */
#define VTSS_REW_SIP_CFG(gi)      __REG(VTSS_TO_REW,20480U,gi,8U,0U,3U,256U,1U)

#define VTSS_F_REW_SIP_CFG_SIP(x)                (x)
#define VTSS_M_REW_SIP_CFG_SIP                   0xffffffffU
#define VTSS_X_REW_SIP_CFG_SIP(x)                (x)


/* REW_DIP_CFG  t_sz:1 ga:20480, gw:8, ra:4, gc:256, rc:1  */
#define VTSS_REW_DIP_CFG(gi)      __REG(VTSS_TO_REW,20480U,gi,8U,0U,4U,256U,1U)

#define VTSS_F_REW_DIP_CFG_DIP(x)                (x)
#define VTSS_M_REW_DIP_CFG_DIP                   0xffffffffU
#define VTSS_X_REW_DIP_CFG_DIP(x)                (x)


/* REW_IRLEG_CFG  t_sz:1 ga:20480, gw:8, ra:5, gc:256, rc:1  */
#define VTSS_REW_IRLEG_CFG(gi)    __REG(VTSS_TO_REW,20480U,gi,8U,0U,5U,256U,1U)

#define VTSS_F_REW_IRLEG_CFG_IRLEG(x)            VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_REW_IRLEG_CFG_IRLEG               VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_REW_IRLEG_CFG_IRLEG(x)            VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* REW_RLEG_CTRL  t_sz:1 ga:24192, gw:1, ra:0, gc:127, rc:1  */
#define VTSS_REW_RLEG_CTRL(gi)    __REG(VTSS_TO_REW,24192U,gi,1U,0U,0U,127U,1U)

#define VTSS_F_REW_RLEG_CTRL_DECAP_IRLEG(x)      VTSS_ENCODE_BITFIELD(x,13U,7U)
#define VTSS_M_REW_RLEG_CTRL_DECAP_IRLEG         VTSS_ENCODE_BITMASK(13U,7U)
#define VTSS_X_REW_RLEG_CTRL_DECAP_IRLEG(x)      VTSS_EXTRACT_BITFIELD(x,13U,7U)

#define VTSS_F_REW_RLEG_CTRL_RLEG_VSTAX2_WAS_TAGGED(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_REW_RLEG_CTRL_RLEG_VSTAX2_WAS_TAGGED    VTSS_BIT(12U)
#define VTSS_X_REW_RLEG_CTRL_RLEG_VSTAX2_WAS_TAGGED(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_REW_RLEG_CTRL_RLEG_EVID(x)        VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_REW_RLEG_CTRL_RLEG_EVID           VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_REW_RLEG_CTRL_RLEG_EVID(x)        VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* REW_PTP_SEQ_NO  t_sz:1 ga:15360, gw:1024, ra:0, gc:1, rc:1024  */
#define VTSS_REW_PTP_SEQ_NO(ri)   __REG(VTSS_TO_REW,15360U,0U,0U,ri,0U,1U,1024U)

#define VTSS_F_REW_PTP_SEQ_NO_PTP_SEQ_NO(x)      VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_PTP_SEQ_NO_PTP_SEQ_NO         VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_PTP_SEQ_NO_PTP_SEQ_NO(x)      VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_SRV_LM_CNT_LSB  t_sz:1 ga:24320, gw:1, ra:0, gc:256, rc:1  */
#define VTSS_REW_SRV_LM_CNT_LSB(gi) __REG(VTSS_TO_REW,24320U,gi,1U,0U,0U,256U,1U)

#define VTSS_F_REW_SRV_LM_CNT_LSB_SRV_LM_CNT_LSB(x) (x)
#define VTSS_M_REW_SRV_LM_CNT_LSB_SRV_LM_CNT_LSB    0xffffffffU
#define VTSS_X_REW_SRV_LM_CNT_LSB_SRV_LM_CNT_LSB(x) (x)


/* REW_PORT_LM_CNT_LSB  t_sz:1 ga:22528, gw:4, ra:0, gc:240, rc:1  */
#define VTSS_REW_PORT_LM_CNT_LSB(gi) __REG(VTSS_TO_REW,22528U,gi,4U,0U,0U,240U,1U)

#define VTSS_F_REW_PORT_LM_CNT_LSB_PORT_LM_CNT_LSB(x) (x)
#define VTSS_M_REW_PORT_LM_CNT_LSB_PORT_LM_CNT_LSB    0xffffffffU
#define VTSS_X_REW_PORT_LM_CNT_LSB_PORT_LM_CNT_LSB(x) (x)


/* REW_PORT_FRM_CNT_LSB  t_sz:1 ga:22528, gw:4, ra:1, gc:240, rc:1  */
#define VTSS_REW_PORT_FRM_CNT_LSB(gi) __REG(VTSS_TO_REW,22528U,gi,4U,0U,1U,240U,1U)

#define VTSS_F_REW_PORT_FRM_CNT_LSB_PORT_FRM_CNT_LSB(x) (x)
#define VTSS_M_REW_PORT_FRM_CNT_LSB_PORT_FRM_CNT_LSB    0xffffffffU
#define VTSS_X_REW_PORT_FRM_CNT_LSB_PORT_FRM_CNT_LSB(x) (x)


/* REW_PORT_BYTE_CNT_MSB  t_sz:1 ga:22528, gw:4, ra:2, gc:240, rc:1  */
#define VTSS_REW_PORT_BYTE_CNT_MSB(gi) __REG(VTSS_TO_REW,22528U,gi,4U,0U,2U,240U,1U)

#define VTSS_F_REW_PORT_BYTE_CNT_MSB_PORT_BYTE_CNT_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_REW_PORT_BYTE_CNT_MSB_PORT_BYTE_CNT_MSB    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_REW_PORT_BYTE_CNT_MSB_PORT_BYTE_CNT_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* REW_PORT_BYTE_CNT_LSB  t_sz:1 ga:22528, gw:4, ra:3, gc:240, rc:1  */
#define VTSS_REW_PORT_BYTE_CNT_LSB(gi) __REG(VTSS_TO_REW,22528U,gi,4U,0U,3U,240U,1U)

#define VTSS_F_REW_PORT_BYTE_CNT_LSB_PORT_BYTE_CNT_LSB(x) (x)
#define VTSS_M_REW_PORT_BYTE_CNT_LSB_PORT_BYTE_CNT_LSB    0xffffffffU
#define VTSS_X_REW_PORT_BYTE_CNT_LSB_PORT_BYTE_CNT_LSB(x) (x)


/* REW_TEMP_CNT_REG  t_sz:1 ga:23552, gw:8, ra:0, gc:65, rc:1  */
#define VTSS_REW_TEMP_CNT_REG(gi) __REG(VTSS_TO_REW,23552U,gi,8U,0U,0U,65U,1U)

#define VTSS_F_REW_TEMP_CNT_REG_TEMP_CNT_VAL(x)  VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_TEMP_CNT_REG_TEMP_CNT_VAL     VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_TEMP_CNT_REG_TEMP_CNT_VAL(x)  VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_LM_CNT_FRAME  t_sz:1 ga:23552, gw:8, ra:1, gc:65, rc:1  */
#define VTSS_REW_LM_CNT_FRAME(gi) __REG(VTSS_TO_REW,23552U,gi,8U,0U,1U,65U,1U)

#define VTSS_F_REW_LM_CNT_FRAME_SRV_CNT_FRM(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_REW_LM_CNT_FRAME_SRV_CNT_FRM      VTSS_BIT(1U)
#define VTSS_X_REW_LM_CNT_FRAME_SRV_CNT_FRM(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_REW_LM_CNT_FRAME_PATH_CNT_FRM(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_LM_CNT_FRAME_PATH_CNT_FRM     VTSS_BIT(0U)
#define VTSS_X_REW_LM_CNT_FRAME_PATH_CNT_FRM(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_CCM_LM_INFO_REG  t_sz:1 ga:23552, gw:8, ra:2, gc:65, rc:1  */
#define VTSS_REW_CCM_LM_INFO_REG(gi) __REG(VTSS_TO_REW,23552U,gi,8U,0U,2U,65U,1U)

#define VTSS_F_REW_CCM_LM_INFO_REG_CCM_LM_INFO_VLD(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_REW_CCM_LM_INFO_REG_CCM_LM_INFO_VLD    VTSS_BIT(11U)
#define VTSS_X_REW_CCM_LM_INFO_REG_CCM_LM_INFO_VLD(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_REW_CCM_LM_INFO_REG_CCM_LM_VOE_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_REW_CCM_LM_INFO_REG_CCM_LM_VOE_IDX    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_REW_CCM_LM_INFO_REG_CCM_LM_VOE_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* REW_CCM_LM_TX_B_REG  t_sz:1 ga:23552, gw:8, ra:3, gc:65, rc:1  */
#define VTSS_REW_CCM_LM_TX_B_REG(gi) __REG(VTSS_TO_REW,23552U,gi,8U,0U,3U,65U,1U)

#define VTSS_F_REW_CCM_LM_TX_B_REG_CCM_LM_TX_B(x) (x)
#define VTSS_M_REW_CCM_LM_TX_B_REG_CCM_LM_TX_B    0xffffffffU
#define VTSS_X_REW_CCM_LM_TX_B_REG_CCM_LM_TX_B(x) (x)


/* REW_CCM_LM_RX_B_REG  t_sz:1 ga:23552, gw:8, ra:4, gc:65, rc:1  */
#define VTSS_REW_CCM_LM_RX_B_REG(gi) __REG(VTSS_TO_REW,23552U,gi,8U,0U,4U,65U,1U)

#define VTSS_F_REW_CCM_LM_RX_B_REG_CCM_LM_RX_B(x) (x)
#define VTSS_M_REW_CCM_LM_RX_B_REG_CCM_LM_RX_B    0xffffffffU
#define VTSS_X_REW_CCM_LM_RX_B_REG_CCM_LM_RX_B(x) (x)


/* REW_DM_PTP_DOMAIN_CFG  t_sz:1 ga:24072, gw:72, ra:0, gc:1, rc:30  */
#define VTSS_REW_DM_PTP_DOMAIN_CFG(ri) __REG(VTSS_TO_REW,24072U,0U,0U,ri,0U,1U,30U)

#define VTSS_F_REW_DM_PTP_DOMAIN_CFG_PTP_DOMAIN(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_REW_DM_PTP_DOMAIN_CFG_PTP_DOMAIN    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_REW_DM_PTP_DOMAIN_CFG_PTP_DOMAIN(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_PTP_NTP_OFFSET_CFG  t_sz:1 ga:24072, gw:72, ra:65, gc:1, rc:3  */
#define VTSS_REW_PTP_NTP_OFFSET_CFG(ri) __REG(VTSS_TO_REW,24072U,0U,0U,ri,65U,1U,3U)

#define VTSS_F_REW_PTP_NTP_OFFSET_CFG_PTP_NTP_OFFSET_CFG(x) (x)
#define VTSS_M_REW_PTP_NTP_OFFSET_CFG_PTP_NTP_OFFSET_CFG    0xffffffffU
#define VTSS_X_REW_PTP_NTP_OFFSET_CFG_PTP_NTP_OFFSET_CFG(x) (x)


/* REW_RD_LAST_PORT_LM_CNT_LSB  t_sz:1 ga:24072, gw:72, ra:68, gc:1, rc:1  */
#define VTSS_REW_RD_LAST_PORT_LM_CNT_LSB __REG(VTSS_TO_REW,24072U,0U,0U,0U,68U,1U,1U)

#define VTSS_F_REW_RD_LAST_PORT_LM_CNT_LSB_RD_LAST_PORT_LM_CNT_LSB(x) (x)
#define VTSS_M_REW_RD_LAST_PORT_LM_CNT_LSB_RD_LAST_PORT_LM_CNT_LSB    0xffffffffU
#define VTSS_X_REW_RD_LAST_PORT_LM_CNT_LSB_RD_LAST_PORT_LM_CNT_LSB(x) (x)


/* REW_RD_LAST_PORT_FRM_CNT_LSB  t_sz:1 ga:24072, gw:72, ra:69, gc:1, rc:1  */
#define VTSS_REW_RD_LAST_PORT_FRM_CNT_LSB __REG(VTSS_TO_REW,24072U,0U,0U,0U,69U,1U,1U)

#define VTSS_F_REW_RD_LAST_PORT_FRM_CNT_LSB_RD_LAST_PORT_FRM_CNT_LSB(x) (x)
#define VTSS_M_REW_RD_LAST_PORT_FRM_CNT_LSB_RD_LAST_PORT_FRM_CNT_LSB    0xffffffffU
#define VTSS_X_REW_RD_LAST_PORT_FRM_CNT_LSB_RD_LAST_PORT_FRM_CNT_LSB(x) (x)


/* REW_RD_LAST_PORT_BYTE_CNT_MSB  t_sz:1 ga:24072, gw:72, ra:70, gc:1, rc:1  */
#define VTSS_REW_RD_LAST_PORT_BYTE_CNT_MSB __REG(VTSS_TO_REW,24072U,0U,0U,0U,70U,1U,1U)

#define VTSS_F_REW_RD_LAST_PORT_BYTE_CNT_MSB_RD_LAST_PORT_BYTE_CNT_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_REW_RD_LAST_PORT_BYTE_CNT_MSB_RD_LAST_PORT_BYTE_CNT_MSB    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_REW_RD_LAST_PORT_BYTE_CNT_MSB_RD_LAST_PORT_BYTE_CNT_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* REW_RD_LAST_PORT_BYTE_CNT_LSB  t_sz:1 ga:24072, gw:72, ra:71, gc:1, rc:1  */
#define VTSS_REW_RD_LAST_PORT_BYTE_CNT_LSB __REG(VTSS_TO_REW,24072U,0U,0U,0U,71U,1U,1U)

#define VTSS_F_REW_RD_LAST_PORT_BYTE_CNT_LSB_RD_LAST_PORT_BYTE_CNT_LSB(x) (x)
#define VTSS_M_REW_RD_LAST_PORT_BYTE_CNT_LSB_RD_LAST_PORT_BYTE_CNT_LSB    0xffffffffU
#define VTSS_X_REW_RD_LAST_PORT_BYTE_CNT_LSB_RD_LAST_PORT_BYTE_CNT_LSB(x) (x)


/* REW_RAM_INIT  t_sz:1 ga:23498, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_REW_RAM_INIT         __REG(VTSS_TO_REW,23498U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_REW_RAM_INIT_RAM_TEST_OPT(x)      VTSS_ENCODE_BITFIELD(x,2U,3U)
#define VTSS_M_REW_RAM_INIT_RAM_TEST_OPT         VTSS_ENCODE_BITMASK(2U,3U)
#define VTSS_X_REW_RAM_INIT_RAM_TEST_OPT(x)      VTSS_EXTRACT_BITFIELD(x,2U,3U)

#define VTSS_F_REW_RAM_INIT_RAM_INIT(x)          VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_REW_RAM_INIT_RAM_INIT             VTSS_BIT(1U)
#define VTSS_X_REW_RAM_INIT_RAM_INIT(x)          VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_REW_RAM_INIT_RAM_CFG_HOOK(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_RAM_INIT_RAM_CFG_HOOK         VTSS_BIT(0U)
#define VTSS_X_REW_RAM_INIT_RAM_CFG_HOOK(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_CM_ADDR  t_sz:1 ga:23499, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_REW_CM_ADDR          __REG(VTSS_TO_REW,23499U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_REW_CM_ADDR_CM_ADDR(x)            (x)
#define VTSS_M_REW_CM_ADDR_CM_ADDR               0xffffffffU
#define VTSS_X_REW_CM_ADDR_CM_ADDR(x)            (x)


/* REW_CM_DATA_WR  t_sz:1 ga:23499, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_REW_CM_DATA_WR       __REG(VTSS_TO_REW,23499U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_REW_CM_DATA_WR_CM_DATA_WR(x)      (x)
#define VTSS_M_REW_CM_DATA_WR_CM_DATA_WR         0xffffffffU
#define VTSS_X_REW_CM_DATA_WR_CM_DATA_WR(x)      (x)


/* REW_CM_DATA_RD  t_sz:1 ga:23499, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_REW_CM_DATA_RD       __REG(VTSS_TO_REW,23499U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_REW_CM_DATA_RD_CM_DATA_RD(x)      (x)
#define VTSS_M_REW_CM_DATA_RD_CM_DATA_RD         0xffffffffU
#define VTSS_X_REW_CM_DATA_RD_CM_DATA_RD(x)      (x)


/* REW_CM_OP  t_sz:1 ga:23499, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_REW_CM_OP            __REG(VTSS_TO_REW,23499U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_REW_CM_OP_CM_OP(x)                VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_REW_CM_OP_CM_OP                   VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_REW_CM_OP_CM_OP(x)                VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_GM_ITS  t_sz:1 ga:14528, gw:16, ra:0, gc:4, rc:1  */
#define VTSS_REW_GM_ITS(gi)       __REG(VTSS_TO_REW,14528U,gi,16U,0U,0U,4U,1U)

#define VTSS_F_REW_GM_ITS_GM_ITS(x)              (x)
#define VTSS_M_REW_GM_ITS_GM_ITS                 0xffffffffU
#define VTSS_X_REW_GM_ITS_GM_ITS(x)              (x)


/* REW_GM_IORG_SEC_MSB  t_sz:1 ga:14528, gw:16, ra:1, gc:4, rc:1  */
#define VTSS_REW_GM_IORG_SEC_MSB(gi) __REG(VTSS_TO_REW,14528U,gi,16U,0U,1U,4U,1U)

#define VTSS_F_REW_GM_IORG_SEC_MSB_GM_IORG_SEC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_GM_IORG_SEC_MSB_GM_IORG_SEC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_GM_IORG_SEC_MSB_GM_IORG_SEC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_GM_IORG_SEC_LSB  t_sz:1 ga:14528, gw:16, ra:2, gc:4, rc:1  */
#define VTSS_REW_GM_IORG_SEC_LSB(gi) __REG(VTSS_TO_REW,14528U,gi,16U,0U,2U,4U,1U)

#define VTSS_F_REW_GM_IORG_SEC_LSB_GM_IORG_SEC_LSB(x) (x)
#define VTSS_M_REW_GM_IORG_SEC_LSB_GM_IORG_SEC_LSB    0xffffffffU
#define VTSS_X_REW_GM_IORG_SEC_LSB_GM_IORG_SEC_LSB(x) (x)


/* REW_GM_IORG_NSEC  t_sz:1 ga:14528, gw:16, ra:3, gc:4, rc:1  */
#define VTSS_REW_GM_IORG_NSEC(gi) __REG(VTSS_TO_REW,14528U,gi,16U,0U,3U,4U,1U)

#define VTSS_F_REW_GM_IORG_NSEC_GM_IORG_NSEC(x)  (x)
#define VTSS_M_REW_GM_IORG_NSEC_GM_IORG_NSEC     0xffffffffU
#define VTSS_X_REW_GM_IORG_NSEC_GM_IORG_NSEC(x)  (x)


/* REW_GM_ICF_MSB  t_sz:1 ga:14528, gw:16, ra:4, gc:4, rc:1  */
#define VTSS_REW_GM_ICF_MSB(gi)   __REG(VTSS_TO_REW,14528U,gi,16U,0U,4U,4U,1U)

#define VTSS_F_REW_GM_ICF_MSB_GM_ICF_MSB(x)      (x)
#define VTSS_M_REW_GM_ICF_MSB_GM_ICF_MSB         0xffffffffU
#define VTSS_X_REW_GM_ICF_MSB_GM_ICF_MSB(x)      (x)


/* REW_GM_ICF_LSB  t_sz:1 ga:14528, gw:16, ra:5, gc:4, rc:1  */
#define VTSS_REW_GM_ICF_LSB(gi)   __REG(VTSS_TO_REW,14528U,gi,16U,0U,5U,4U,1U)

#define VTSS_F_REW_GM_ICF_LSB_GM_ICF_LSB(x)      (x)
#define VTSS_M_REW_GM_ICF_LSB_GM_ICF_LSB         0xffffffffU
#define VTSS_X_REW_GM_ICF_LSB_GM_ICF_LSB(x)      (x)


/* REW_GM_ICF_SUB  t_sz:1 ga:14528, gw:16, ra:6, gc:4, rc:1  */
#define VTSS_REW_GM_ICF_SUB(gi)   __REG(VTSS_TO_REW,14528U,gi,16U,0U,6U,4U,1U)

#define VTSS_F_REW_GM_ICF_SUB_GM_ICF_SUB(x)      VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_GM_ICF_SUB_GM_ICF_SUB         VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_GM_ICF_SUB_GM_ICF_SUB(x)      VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_GM_RATERATIO  t_sz:1 ga:14528, gw:16, ra:7, gc:4, rc:1  */
#define VTSS_REW_GM_RATERATIO(gi) __REG(VTSS_TO_REW,14528U,gi,16U,0U,7U,4U,1U)

#define VTSS_F_REW_GM_RATERATIO_GM_RATERATIO(x)  (x)
#define VTSS_M_REW_GM_RATERATIO_GM_RATERATIO     0xffffffffU
#define VTSS_X_REW_GM_RATERATIO_GM_RATERATIO(x)  (x)


/* REW_PTP_CLOCK_ID_MSB  t_sz:1 ga:14528, gw:16, ra:8, gc:4, rc:1  */
#define VTSS_REW_PTP_CLOCK_ID_MSB(gi) __REG(VTSS_TO_REW,14528U,gi,16U,0U,8U,4U,1U)

#define VTSS_F_REW_PTP_CLOCK_ID_MSB_CLOCK_ID_MSB(x) (x)
#define VTSS_M_REW_PTP_CLOCK_ID_MSB_CLOCK_ID_MSB    0xffffffffU
#define VTSS_X_REW_PTP_CLOCK_ID_MSB_CLOCK_ID_MSB(x) (x)


/* REW_PTP_CLOCK_ID_LSB  t_sz:1 ga:14528, gw:16, ra:9, gc:4, rc:1  */
#define VTSS_REW_PTP_CLOCK_ID_LSB(gi) __REG(VTSS_TO_REW,14528U,gi,16U,0U,9U,4U,1U)

#define VTSS_F_REW_PTP_CLOCK_ID_LSB_CLOCK_ID_LSB(x) (x)
#define VTSS_M_REW_PTP_CLOCK_ID_LSB_CLOCK_ID_LSB    0xffffffffU
#define VTSS_X_REW_PTP_CLOCK_ID_LSB_CLOCK_ID_LSB(x) (x)


/* REW_PTP_SRC_PORT_CFG  t_sz:1 ga:14528, gw:16, ra:10, gc:4, rc:1  */
#define VTSS_REW_PTP_SRC_PORT_CFG(gi) __REG(VTSS_TO_REW,14528U,gi,16U,0U,10U,4U,1U)

#define VTSS_F_REW_PTP_SRC_PORT_CFG_PORT_NUM_SEL(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_REW_PTP_SRC_PORT_CFG_PORT_NUM_SEL    VTSS_BIT(16U)
#define VTSS_X_REW_PTP_SRC_PORT_CFG_PORT_NUM_SEL(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_REW_PTP_SRC_PORT_CFG_PORT_NUM(x)  VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_PTP_SRC_PORT_CFG_PORT_NUM     VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_PTP_SRC_PORT_CFG_PORT_NUM(x)  VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_GM_DELAY  t_sz:1 ga:14528, gw:16, ra:11, gc:4, rc:1  */
#define VTSS_REW_GM_DELAY(gi)     __REG(VTSS_TO_REW,14528U,gi,16U,0U,11U,4U,1U)

#define VTSS_F_REW_GM_DELAY_GM_PEER_DELAY(x)     (x)
#define VTSS_M_REW_GM_DELAY_GM_PEER_DELAY        0xffffffffU
#define VTSS_X_REW_GM_DELAY_GM_PEER_DELAY(x)     (x)


/* REW_GPTP_NRR_CFG  t_sz:1 ga:24884, gw:64, ra:0, gc:1, rc:32  */
#define VTSS_REW_GPTP_NRR_CFG(ri) __REG(VTSS_TO_REW,24884U,0U,0U,ri,0U,1U,32U)

#define VTSS_F_REW_GPTP_NRR_CFG_GPTP_NRR_CFG(x)  (x)
#define VTSS_M_REW_GPTP_NRR_CFG_GPTP_NRR_CFG     0xffffffffU
#define VTSS_X_REW_GPTP_NRR_CFG_GPTP_NRR_CFG(x)  (x)


/* REW_GPTP_PORTID_CFG  t_sz:1 ga:24884, gw:64, ra:32, gc:1, rc:32  */
#define VTSS_REW_GPTP_PORTID_CFG(ri) __REG(VTSS_TO_REW,24884U,0U,0U,ri,32U,1U,32U)

#define VTSS_F_REW_GPTP_PORTID_CFG_GPTP_PORTID_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_GPTP_PORTID_CFG_GPTP_PORTID_VAL    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_GPTP_PORTID_CFG_GPTP_PORTID_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* RB_TAXI_IF_CFG  t_sz:5 ga:0, gw:34, ra:0, gc:1, rc:1  */
#define VTSS_RB_TAXI_IF_CFG(target) __REG(target,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_RB_TAXI_IF_CFG_LREB_NEXT(x)       VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_RB_TAXI_IF_CFG_LREB_NEXT          VTSS_BIT(17U)
#define VTSS_X_RB_TAXI_IF_CFG_LREB_NEXT(x)       VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_RB_TAXI_IF_CFG_LREA_NEXT(x)       VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_RB_TAXI_IF_CFG_LREA_NEXT          VTSS_BIT(16U)
#define VTSS_X_RB_TAXI_IF_CFG_LREA_NEXT(x)       VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_RB_TAXI_IF_CFG_LREB_PORT_NO(x)    VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_RB_TAXI_IF_CFG_LREB_PORT_NO       VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_RB_TAXI_IF_CFG_LREB_PORT_NO(x)    VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_RB_TAXI_IF_CFG_LREA_PORT_NO(x)    VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_RB_TAXI_IF_CFG_LREA_PORT_NO       VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_RB_TAXI_IF_CFG_LREA_PORT_NO(x)    VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_RB_TAXI_IF_CFG_LREB_STOP_WM(x)    VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_RB_TAXI_IF_CFG_LREB_STOP_WM       VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_RB_TAXI_IF_CFG_LREB_STOP_WM(x)    VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_RB_TAXI_IF_CFG_LREA_STOP_WM(x)    VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_RB_TAXI_IF_CFG_LREA_STOP_WM       VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_RB_TAXI_IF_CFG_LREA_STOP_WM(x)    VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* RB_QSYS_CFG  t_sz:5 ga:0, gw:34, ra:1, gc:1, rc:1  */
#define VTSS_RB_QSYS_CFG(target)  __REG(target,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_RB_QSYS_CFG_QUE_CT_ENA(x)         VTSS_ENCODE_BITFIELD(x,26U,6U)
#define VTSS_M_RB_QSYS_CFG_QUE_CT_ENA            VTSS_ENCODE_BITMASK(26U,6U)
#define VTSS_X_RB_QSYS_CFG_QUE_CT_ENA(x)         VTSS_EXTRACT_BITFIELD(x,26U,6U)

#define VTSS_F_RB_QSYS_CFG_QUE_EXPAND_ENA(x)     VTSS_ENCODE_BITFIELD(x,20U,6U)
#define VTSS_M_RB_QSYS_CFG_QUE_EXPAND_ENA        VTSS_ENCODE_BITMASK(20U,6U)
#define VTSS_X_RB_QSYS_CFG_QUE_EXPAND_ENA(x)     VTSS_EXTRACT_BITFIELD(x,20U,6U)

#define VTSS_F_RB_QSYS_CFG_QUE_PREAMBLE_PASS_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,6U)
#define VTSS_M_RB_QSYS_CFG_QUE_PREAMBLE_PASS_ENA    VTSS_ENCODE_BITMASK(14U,6U)
#define VTSS_X_RB_QSYS_CFG_QUE_PREAMBLE_PASS_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,6U)

#define VTSS_F_RB_QSYS_CFG_QUE_DROP_STICKY(x)    VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_RB_QSYS_CFG_QUE_DROP_STICKY       VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_RB_QSYS_CFG_QUE_DROP_STICKY(x)    VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_RB_QSYS_CFG_IL_CT_SUSP_WM(x)      VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_RB_QSYS_CFG_IL_CT_SUSP_WM         VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_RB_QSYS_CFG_IL_CT_SUSP_WM(x)      VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_RB_QSYS_CFG_IL_DSM_STOP_WM(x)     VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_RB_QSYS_CFG_IL_DSM_STOP_WM        VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_RB_QSYS_CFG_IL_DSM_STOP_WM(x)     VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* RB_CPU_CFG  t_sz:5 ga:0, gw:34, ra:2, gc:1, rc:1  */
#define VTSS_RB_CPU_CFG(target)   __REG(target,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_RB_CPU_CFG_DUPL_DISC_CPU_ENA(x)   VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_RB_CPU_CFG_DUPL_DISC_CPU_ENA      VTSS_BIT(15U)
#define VTSS_X_RB_CPU_CFG_DUPL_DISC_CPU_ENA(x)   VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_RB_CPU_CFG_MODE_T_CPUQ(x)         VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_RB_CPU_CFG_MODE_T_CPUQ            VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_RB_CPU_CFG_MODE_T_CPUQ(x)         VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_RB_CPU_CFG_SPV_CPUQ(x)            VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_RB_CPU_CFG_SPV_CPUQ               VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_RB_CPU_CFG_SPV_CPUQ(x)            VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_RB_CPU_CFG_HSR_CPUQ(x)            VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_RB_CPU_CFG_HSR_CPUQ               VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_RB_CPU_CFG_HSR_CPUQ(x)            VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_RB_CPU_CFG_BPDU_CPUQ(x)           VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_RB_CPU_CFG_BPDU_CPUQ              VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_RB_CPU_CFG_BPDU_CPUQ(x)           VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_RB_CPU_CFG_LOCAL_CPUQ(x)          VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_RB_CPU_CFG_LOCAL_CPUQ             VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_RB_CPU_CFG_LOCAL_CPUQ(x)          VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* RB_NETID_CFG  t_sz:5 ga:0, gw:34, ra:3, gc:1, rc:1  */
#define VTSS_RB_NETID_CFG(target) __REG(target,0U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_RB_NETID_CFG_NETID_HOST_TBL_DIS(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_RB_NETID_CFG_NETID_HOST_TBL_DIS    VTSS_BIT(12U)
#define VTSS_X_RB_NETID_CFG_NETID_HOST_TBL_DIS(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_RB_NETID_CFG_NETID_FILTER_ENA(x)  VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_RB_NETID_CFG_NETID_FILTER_ENA     VTSS_BIT(11U)
#define VTSS_X_RB_NETID_CFG_NETID_FILTER_ENA(x)  VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_RB_NETID_CFG_NETID_MASK(x)        VTSS_ENCODE_BITFIELD(x,3U,8U)
#define VTSS_M_RB_NETID_CFG_NETID_MASK           VTSS_ENCODE_BITMASK(3U,8U)
#define VTSS_X_RB_NETID_CFG_NETID_MASK(x)        VTSS_EXTRACT_BITFIELD(x,3U,8U)

#define VTSS_F_RB_NETID_CFG_RING_NETID(x)        VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_RB_NETID_CFG_RING_NETID           VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_RB_NETID_CFG_RING_NETID(x)        VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* RB_RB_CFG  t_sz:5 ga:0, gw:34, ra:4, gc:1, rc:1  */
#define VTSS_RB_RB_CFG(target)    __REG(target,0U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_RB_RB_CFG_LOCAL_SRC_PATHID_ENA(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_RB_RB_CFG_LOCAL_SRC_PATHID_ENA    VTSS_BIT(27U)
#define VTSS_X_RB_RB_CFG_LOCAL_SRC_PATHID_ENA(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_RB_RB_CFG_KEEP_PRP_ALL_ENA(x)     VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_RB_RB_CFG_KEEP_PRP_ALL_ENA        VTSS_BIT(26U)
#define VTSS_X_RB_RB_CFG_KEEP_PRP_ALL_ENA(x)     VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_RB_RB_CFG_FILTER_HOST_TBL_DIS(x)  VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_RB_RB_CFG_FILTER_HOST_TBL_DIS     VTSS_BIT(25U)
#define VTSS_X_RB_RB_CFG_FILTER_HOST_TBL_DIS(x)  VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_RB_RB_CFG_REWRITE_REDIR_ENA(x)    VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_RB_RB_CFG_REWRITE_REDIR_ENA       VTSS_BIT(24U)
#define VTSS_X_RB_RB_CFG_REWRITE_REDIR_ENA(x)    VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_RB_RB_CFG_ABORT_DISC_ENA(x)       VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_RB_RB_CFG_ABORT_DISC_ENA          VTSS_BIT(23U)
#define VTSS_X_RB_RB_CFG_ABORT_DISC_ENA(x)       VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_RB_RB_CFG_DEFAULT_FWD_MASK(x)     VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_RB_RB_CFG_DEFAULT_FWD_MASK        VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_RB_RB_CFG_DEFAULT_FWD_MASK(x)     VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_RB_RB_CFG_RCT_MISSING_DISC_ENA(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_RB_RB_CFG_RCT_MISSING_DISC_ENA    VTSS_BIT(19U)
#define VTSS_X_RB_RB_CFG_RCT_MISSING_DISC_ENA(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_RB_RB_CFG_RCT_VALIDATE_ENA(x)     VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_RB_RB_CFG_RCT_VALIDATE_ENA        VTSS_BIT(18U)
#define VTSS_X_RB_RB_CFG_RCT_VALIDATE_ENA(x)     VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_RB_RB_CFG_DAN_DETECT_ENA(x)       VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_RB_RB_CFG_DAN_DETECT_ENA          VTSS_BIT(17U)
#define VTSS_X_RB_RB_CFG_DAN_DETECT_ENA(x)       VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_RB_RB_CFG_HSR_SEQNO_ENA(x)        VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_RB_RB_CFG_HSR_SEQNO_ENA           VTSS_BIT(16U)
#define VTSS_X_RB_RB_CFG_HSR_SEQNO_ENA(x)        VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_RB_RB_CFG_IRI_ENA(x)              VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_RB_RB_CFG_IRI_ENA                 VTSS_BIT(15U)
#define VTSS_X_RB_RB_CFG_IRI_ENA(x)              VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_RB_RB_CFG_PTP_AWARE_SEL(x)        VTSS_ENCODE_BITFIELD(x,13U,2U)
#define VTSS_M_RB_RB_CFG_PTP_AWARE_SEL           VTSS_ENCODE_BITMASK(13U,2U)
#define VTSS_X_RB_RB_CFG_PTP_AWARE_SEL(x)        VTSS_EXTRACT_BITFIELD(x,13U,2U)

#define VTSS_F_RB_RB_CFG_KEEP_INT_ENA(x)         VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_RB_RB_CFG_KEEP_INT_ENA            VTSS_BIT(12U)
#define VTSS_X_RB_RB_CFG_KEEP_INT_ENA(x)         VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_RB_RB_CFG_HSR_TAG_SEL(x)          VTSS_ENCODE_BITFIELD(x,10U,2U)
#define VTSS_M_RB_RB_CFG_HSR_TAG_SEL             VTSS_ENCODE_BITMASK(10U,2U)
#define VTSS_X_RB_RB_CFG_HSR_TAG_SEL(x)          VTSS_EXTRACT_BITFIELD(x,10U,2U)

#define VTSS_F_RB_RB_CFG_ACCEPT_LANID_ERR_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_RB_RB_CFG_ACCEPT_LANID_ERR_ENA    VTSS_BIT(9U)
#define VTSS_X_RB_RB_CFG_ACCEPT_LANID_ERR_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_RB_RB_CFG_LOCAL_DST_REDIR_ENA(x)  VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_RB_RB_CFG_LOCAL_DST_REDIR_ENA     VTSS_BIT(8U)
#define VTSS_X_RB_RB_CFG_LOCAL_DST_REDIR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_RB_RB_CFG_KEEP_PRP_ENA(x)         VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_RB_RB_CFG_KEEP_PRP_ENA            VTSS_BIT(7U)
#define VTSS_X_RB_RB_CFG_KEEP_PRP_ENA(x)         VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_RB_RB_CFG_ACCEPT_MODE_ENA(x)      VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_RB_RB_CFG_ACCEPT_MODE_ENA         VTSS_BIT(6U)
#define VTSS_X_RB_RB_CFG_ACCEPT_MODE_ENA(x)      VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_RB_RB_CFG_FWD_MODE_T_ENA(x)       VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_RB_RB_CFG_FWD_MODE_T_ENA          VTSS_BIT(4U)
#define VTSS_X_RB_RB_CFG_FWD_MODE_T_ENA(x)       VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_RB_RB_CFG_RB_MODE(x)              VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_RB_RB_CFG_RB_MODE                 VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_RB_RB_CFG_RB_MODE(x)              VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_RB_RB_CFG_RB_ENA(x)               VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_RB_RB_CFG_RB_ENA                  VTSS_BIT(0U)
#define VTSS_X_RB_RB_CFG_RB_ENA(x)               VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* RB_TPID_CFG  t_sz:5 ga:0, gw:34, ra:5, gc:1, rc:3  */
#define VTSS_RB_TPID_CFG(target,ri) __REG(target,0U,0U,0U,ri,5U,1U,3U)

#define VTSS_F_RB_TPID_CFG_TPID_VAL(x)           VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_RB_TPID_CFG_TPID_VAL              VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_RB_TPID_CFG_TPID_VAL(x)           VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* RB_SPV_CFG  t_sz:5 ga:0, gw:34, ra:8, gc:1, rc:1  */
#define VTSS_RB_SPV_CFG(target)   __REG(target,0U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_RB_SPV_CFG_DMAC_ENA(x)            VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_RB_SPV_CFG_DMAC_ENA               VTSS_BIT(20U)
#define VTSS_X_RB_SPV_CFG_DMAC_ENA(x)            VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_RB_SPV_CFG_HSR_SPV_INT_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,18U,2U)
#define VTSS_M_RB_SPV_CFG_HSR_SPV_INT_FWD_SEL    VTSS_ENCODE_BITMASK(18U,2U)
#define VTSS_X_RB_SPV_CFG_HSR_SPV_INT_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,18U,2U)

#define VTSS_F_RB_SPV_CFG_HSR_MAC_LSB(x)         VTSS_ENCODE_BITFIELD(x,10U,8U)
#define VTSS_M_RB_SPV_CFG_HSR_MAC_LSB            VTSS_ENCODE_BITMASK(10U,8U)
#define VTSS_X_RB_SPV_CFG_HSR_MAC_LSB(x)         VTSS_EXTRACT_BITFIELD(x,10U,8U)

#define VTSS_F_RB_SPV_CFG_PRP_SPV_INT_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_RB_SPV_CFG_PRP_SPV_INT_FWD_SEL    VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_RB_SPV_CFG_PRP_SPV_INT_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_RB_SPV_CFG_PRP_MAC_LSB(x)         VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_RB_SPV_CFG_PRP_MAC_LSB            VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_RB_SPV_CFG_PRP_MAC_LSB(x)         VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* RB_PTP_DATA  t_sz:5 ga:0, gw:34, ra:9, gc:1, rc:16  */
#define VTSS_RB_PTP_DATA(target,ri) __REG(target,0U,0U,0U,ri,9U,1U,16U)

#define VTSS_F_RB_PTP_DATA_PTP_DATA(x)           (x)
#define VTSS_M_RB_PTP_DATA_PTP_DATA              0xffffffffU
#define VTSS_X_RB_PTP_DATA_PTP_DATA(x)           (x)


/* RB_PTP_FILTER_CFG  t_sz:5 ga:0, gw:34, ra:25, gc:1, rc:8  */
#define VTSS_RB_PTP_FILTER_CFG(target,ri) __REG(target,0U,0U,0U,ri,25U,1U,8U)

#define VTSS_F_RB_PTP_FILTER_CFG_PTP_HSR_SEL(x)  VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_RB_PTP_FILTER_CFG_PTP_HSR_SEL     VTSS_BIT(6U)
#define VTSS_X_RB_PTP_FILTER_CFG_PTP_HSR_SEL(x)  VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_RB_PTP_FILTER_CFG_PTP_VID_SEL(x)  VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_RB_PTP_FILTER_CFG_PTP_VID_SEL     VTSS_BIT(5U)
#define VTSS_X_RB_PTP_FILTER_CFG_PTP_VID_SEL(x)  VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_RB_PTP_FILTER_CFG_PTP_FILTER_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_RB_PTP_FILTER_CFG_PTP_FILTER_SEL    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_RB_PTP_FILTER_CFG_PTP_FILTER_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* RB_PTP_MISC_CFG  t_sz:5 ga:0, gw:34, ra:33, gc:1, rc:1  */
#define VTSS_RB_PTP_MISC_CFG(target) __REG(target,0U,0U,0U,0U,33U,1U,1U)

#define VTSS_F_RB_PTP_MISC_CFG_PTP_RCT_DIS(x)    VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_RB_PTP_MISC_CFG_PTP_RCT_DIS       VTSS_BIT(4U)
#define VTSS_X_RB_PTP_MISC_CFG_PTP_RCT_DIS(x)    VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_RB_PTP_MISC_CFG_PTP_REDIR_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_RB_PTP_MISC_CFG_PTP_REDIR_INT_ENA    VTSS_BIT(3U)
#define VTSS_X_RB_PTP_MISC_CFG_PTP_REDIR_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_RB_PTP_MISC_CFG_PTP_DUPL_DISC_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_RB_PTP_MISC_CFG_PTP_DUPL_DISC_DIS    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_RB_PTP_MISC_CFG_PTP_DUPL_DISC_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* RB_TBL_CFG  t_sz:5 ga:34, gw:6, ra:0, gc:3, rc:1  */
#define VTSS_RB_TBL_CFG(target,gi) __REG(target,34U,gi,6U,0U,0U,3U,1U)

#define VTSS_F_RB_TBL_CFG_CLR_AGE_FLAG_DIS(x)    VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_RB_TBL_CFG_CLR_AGE_FLAG_DIS       VTSS_BIT(14U)
#define VTSS_X_RB_TBL_CFG_CLR_AGE_FLAG_DIS(x)    VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_RB_TBL_CFG_USE_PORTMASK_ENA(x)    VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_RB_TBL_CFG_USE_PORTMASK_ENA       VTSS_BIT(13U)
#define VTSS_X_RB_TBL_CFG_USE_PORTMASK_ENA(x)    VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_RB_TBL_CFG_ADD_PORTMASK_ENA(x)    VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_RB_TBL_CFG_ADD_PORTMASK_ENA       VTSS_BIT(12U)
#define VTSS_X_RB_TBL_CFG_ADD_PORTMASK_ENA(x)    VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_RB_TBL_CFG_HOST_PROXY_DAN(x)      VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_RB_TBL_CFG_HOST_PROXY_DAN         VTSS_BIT(11U)
#define VTSS_X_RB_TBL_CFG_HOST_PROXY_DAN(x)      VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_RB_TBL_CFG_DUPL_DISC_ENA(x)       VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_RB_TBL_CFG_DUPL_DISC_ENA          VTSS_BIT(10U)
#define VTSS_X_RB_TBL_CFG_DUPL_DISC_ENA(x)       VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_RB_TBL_CFG_HOST_LOCKED(x)         VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_RB_TBL_CFG_HOST_LOCKED            VTSS_BIT(9U)
#define VTSS_X_RB_TBL_CFG_HOST_LOCKED(x)         VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_RB_TBL_CFG_HOST_TYPE(x)           VTSS_ENCODE_BITFIELD(x,7U,2U)
#define VTSS_M_RB_TBL_CFG_HOST_TYPE              VTSS_ENCODE_BITMASK(7U,2U)
#define VTSS_X_RB_TBL_CFG_HOST_TYPE(x)           VTSS_EXTRACT_BITFIELD(x,7U,2U)

#define VTSS_F_RB_TBL_CFG_HOST_AGE_INTERVAL(x)   VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_RB_TBL_CFG_HOST_AGE_INTERVAL      VTSS_BIT(6U)
#define VTSS_X_RB_TBL_CFG_HOST_AGE_INTERVAL(x)   VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_RB_TBL_CFG_UPD_DISC_TBL_SRC_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_RB_TBL_CFG_UPD_DISC_TBL_SRC_ENA    VTSS_BIT(5U)
#define VTSS_X_RB_TBL_CFG_UPD_DISC_TBL_SRC_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_RB_TBL_CFG_UPD_DISC_TBL_ENA(x)    VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_RB_TBL_CFG_UPD_DISC_TBL_ENA       VTSS_BIT(4U)
#define VTSS_X_RB_TBL_CFG_UPD_DISC_TBL_ENA(x)    VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_RB_TBL_CFG_UPD_HOST_TBL_ENA(x)    VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_RB_TBL_CFG_UPD_HOST_TBL_ENA       VTSS_BIT(3U)
#define VTSS_X_RB_TBL_CFG_UPD_HOST_TBL_ENA(x)    VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_RB_TBL_CFG_UPD_SEQ_NUM_ENA(x)     VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_RB_TBL_CFG_UPD_SEQ_NUM_ENA        VTSS_BIT(2U)
#define VTSS_X_RB_TBL_CFG_UPD_SEQ_NUM_ENA(x)     VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_RB_TBL_CFG_NEW_HOST_TBL_DIS(x)    VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_RB_TBL_CFG_NEW_HOST_TBL_DIS       VTSS_BIT(1U)
#define VTSS_X_RB_TBL_CFG_NEW_HOST_TBL_DIS(x)    VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_RB_TBL_CFG_SPV_HOST_TBL_DIS(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_RB_TBL_CFG_SPV_HOST_TBL_DIS       VTSS_BIT(0U)
#define VTSS_X_RB_TBL_CFG_SPV_HOST_TBL_DIS(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* RB_BPDU_CFG  t_sz:5 ga:34, gw:6, ra:1, gc:3, rc:1  */
#define VTSS_RB_BPDU_CFG(target,gi) __REG(target,34U,gi,6U,0U,1U,3U,1U)

#define VTSS_F_RB_BPDU_CFG_BPDU_REDIR_ENA(x)     VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_RB_BPDU_CFG_BPDU_REDIR_ENA        VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_RB_BPDU_CFG_BPDU_REDIR_ENA(x)     VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* RB_FWD_CFG  t_sz:5 ga:34, gw:6, ra:2, gc:3, rc:1  */
#define VTSS_RB_FWD_CFG(target,gi) __REG(target,34U,gi,6U,0U,2U,3U,1U)

#define VTSS_F_RB_FWD_CFG_FLD_DST_FWD_MASK(x)    VTSS_ENCODE_BITFIELD(x,21U,3U)
#define VTSS_M_RB_FWD_CFG_FLD_DST_FWD_MASK       VTSS_ENCODE_BITMASK(21U,3U)
#define VTSS_X_RB_FWD_CFG_FLD_DST_FWD_MASK(x)    VTSS_EXTRACT_BITFIELD(x,21U,3U)

#define VTSS_F_RB_FWD_CFG_SRC_FWD_MASK(x)        VTSS_ENCODE_BITFIELD(x,18U,3U)
#define VTSS_M_RB_FWD_CFG_SRC_FWD_MASK           VTSS_ENCODE_BITMASK(18U,3U)
#define VTSS_X_RB_FWD_CFG_SRC_FWD_MASK(x)        VTSS_EXTRACT_BITFIELD(x,18U,3U)

#define VTSS_F_RB_FWD_CFG_PROXY_DST_FWD_MASK(x)  VTSS_ENCODE_BITFIELD(x,15U,3U)
#define VTSS_M_RB_FWD_CFG_PROXY_DST_FWD_MASK     VTSS_ENCODE_BITMASK(15U,3U)
#define VTSS_X_RB_FWD_CFG_PROXY_DST_FWD_MASK(x)  VTSS_EXTRACT_BITFIELD(x,15U,3U)

#define VTSS_F_RB_FWD_CFG_LOCAL_DST_FWD_MASK(x)  VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_RB_FWD_CFG_LOCAL_DST_FWD_MASK     VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_RB_FWD_CFG_LOCAL_DST_FWD_MASK(x)  VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_RB_FWD_CFG_NODE_DST_FWD_MASK(x)   VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_RB_FWD_CFG_NODE_DST_FWD_MASK      VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_RB_FWD_CFG_NODE_DST_FWD_MASK(x)   VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_RB_FWD_CFG_PROXY_SRC_FWD_MASK(x)  VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_RB_FWD_CFG_PROXY_SRC_FWD_MASK     VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_RB_FWD_CFG_PROXY_SRC_FWD_MASK(x)  VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_RB_FWD_CFG_LOCAL_SRC_FWD_MASK(x)  VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_RB_FWD_CFG_LOCAL_SRC_FWD_MASK     VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_RB_FWD_CFG_LOCAL_SRC_FWD_MASK(x)  VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_RB_FWD_CFG_NODE_SRC_FWD_MASK(x)   VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_RB_FWD_CFG_NODE_SRC_FWD_MASK      VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_RB_FWD_CFG_NODE_SRC_FWD_MASK(x)   VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* RB_PORT_CFG  t_sz:5 ga:34, gw:6, ra:3, gc:3, rc:1  */
#define VTSS_RB_PORT_CFG(target,gi) __REG(target,34U,gi,6U,0U,3U,3U,1U)

#define VTSS_F_RB_PORT_CFG_HSR_VLAN_CFG(x)       VTSS_ENCODE_BITFIELD(x,23U,2U)
#define VTSS_M_RB_PORT_CFG_HSR_VLAN_CFG          VTSS_ENCODE_BITMASK(23U,2U)
#define VTSS_X_RB_PORT_CFG_HSR_VLAN_CFG(x)       VTSS_EXTRACT_BITFIELD(x,23U,2U)

#define VTSS_F_RB_PORT_CFG_CT_EGR_ENA(x)         VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_RB_PORT_CFG_CT_EGR_ENA            VTSS_BIT(22U)
#define VTSS_X_RB_PORT_CFG_CT_EGR_ENA(x)         VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_RB_PORT_CFG_CT_IGR_ENA(x)         VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_RB_PORT_CFG_CT_IGR_ENA            VTSS_BIT(21U)
#define VTSS_X_RB_PORT_CFG_CT_IGR_ENA(x)         VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_RB_PORT_CFG_TAG_MODE(x)           VTSS_ENCODE_BITFIELD(x,19U,2U)
#define VTSS_M_RB_PORT_CFG_TAG_MODE              VTSS_ENCODE_BITMASK(19U,2U)
#define VTSS_X_RB_PORT_CFG_TAG_MODE(x)           VTSS_EXTRACT_BITFIELD(x,19U,2U)

#define VTSS_F_RB_PORT_CFG_HSR_LSDU_ERR_INT_DISC_ENA(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_RB_PORT_CFG_HSR_LSDU_ERR_INT_DISC_ENA    VTSS_BIT(18U)
#define VTSS_X_RB_PORT_CFG_HSR_LSDU_ERR_INT_DISC_ENA(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_RB_PORT_CFG_HSR_FILTER_CFG(x)     VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_RB_PORT_CFG_HSR_FILTER_CFG        VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_RB_PORT_CFG_HSR_FILTER_CFG(x)     VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_RB_PORT_CFG_HSR_SPV_FWD_SEL(x)    VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_RB_PORT_CFG_HSR_SPV_FWD_SEL       VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_RB_PORT_CFG_HSR_SPV_FWD_SEL(x)    VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_RB_PORT_CFG_PRP_SPV_FWD_SEL(x)    VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_RB_PORT_CFG_PRP_SPV_FWD_SEL       VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_RB_PORT_CFG_PRP_SPV_FWD_SEL(x)    VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_RB_PORT_CFG_TRANS_NETID(x)        VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_RB_PORT_CFG_TRANS_NETID           VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_RB_PORT_CFG_TRANS_NETID(x)        VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_RB_PORT_CFG_TRANS_NETID_SEL(x)    VTSS_ENCODE_BITFIELD(x,7U,2U)
#define VTSS_M_RB_PORT_CFG_TRANS_NETID_SEL       VTSS_ENCODE_BITMASK(7U,2U)
#define VTSS_X_RB_PORT_CFG_TRANS_NETID_SEL(x)    VTSS_EXTRACT_BITFIELD(x,7U,2U)

#define VTSS_F_RB_PORT_CFG_NETID(x)              VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_RB_PORT_CFG_NETID                 VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_RB_PORT_CFG_NETID(x)              VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_RB_PORT_CFG_RING_LANID(x)         VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_RB_PORT_CFG_RING_LANID            VTSS_BIT(3U)
#define VTSS_X_RB_PORT_CFG_RING_LANID(x)         VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_RB_PORT_CFG_LANID(x)              VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_RB_PORT_CFG_LANID                 VTSS_BIT(2U)
#define VTSS_X_RB_PORT_CFG_LANID(x)              VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_RB_PORT_CFG_HSR_AWARE_ENA(x)      VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_RB_PORT_CFG_HSR_AWARE_ENA         VTSS_BIT(1U)
#define VTSS_X_RB_PORT_CFG_HSR_AWARE_ENA(x)      VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_RB_PORT_CFG_PRP_AWARE_ENA(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_RB_PORT_CFG_PRP_AWARE_ENA         VTSS_BIT(0U)
#define VTSS_X_RB_PORT_CFG_PRP_AWARE_ENA(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* RB_PTP_CFG  t_sz:5 ga:34, gw:6, ra:4, gc:3, rc:1  */
#define VTSS_RB_PTP_CFG(target,gi) __REG(target,34U,gi,6U,0U,4U,3U,1U)

#define VTSS_F_RB_PTP_CFG_PTP_ENA(x)             VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_RB_PTP_CFG_PTP_ENA                VTSS_BIT(0U)
#define VTSS_X_RB_PTP_CFG_PTP_ENA(x)             VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* RB_STICKY  t_sz:5 ga:34, gw:6, ra:5, gc:3, rc:1  */
#define VTSS_RB_STICKY(target,gi) __REG(target,34U,gi,6U,0U,5U,3U,1U)

#define VTSS_F_RB_STICKY_RCT_MISSING_DISC_STICKY(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_RB_STICKY_RCT_MISSING_DISC_STICKY    VTSS_BIT(24U)
#define VTSS_X_RB_STICKY_RCT_MISSING_DISC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_RB_STICKY_RCT_MISSING_STICKY(x)   VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_RB_STICKY_RCT_MISSING_STICKY      VTSS_BIT(23U)
#define VTSS_X_RB_STICKY_RCT_MISSING_STICKY(x)   VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_RB_STICKY_HSR_VLAN_FAIL_STICKY(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_RB_STICKY_HSR_VLAN_FAIL_STICKY    VTSS_BIT(22U)
#define VTSS_X_RB_STICKY_HSR_VLAN_FAIL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_RB_STICKY_PTP_INT_STICKY(x)       VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_RB_STICKY_PTP_INT_STICKY          VTSS_BIT(21U)
#define VTSS_X_RB_STICKY_PTP_INT_STICKY(x)       VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_RB_STICKY_PTP_ETH_STICKY(x)       VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_RB_STICKY_PTP_ETH_STICKY          VTSS_BIT(20U)
#define VTSS_X_RB_STICKY_PTP_ETH_STICKY(x)       VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_RB_STICKY_PTP_IP4_STICKY(x)       VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_RB_STICKY_PTP_IP4_STICKY          VTSS_BIT(19U)
#define VTSS_X_RB_STICKY_PTP_IP4_STICKY(x)       VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_RB_STICKY_PTP_IP6_STICKY(x)       VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_RB_STICKY_PTP_IP6_STICKY          VTSS_BIT(18U)
#define VTSS_X_RB_STICKY_PTP_IP6_STICKY(x)       VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_RB_STICKY_HSR_LSDU_ERR_STICKY(x)  VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_RB_STICKY_HSR_LSDU_ERR_STICKY     VTSS_BIT(17U)
#define VTSS_X_RB_STICKY_HSR_LSDU_ERR_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_RB_STICKY_MODE_T_STICKY(x)        VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_RB_STICKY_MODE_T_STICKY           VTSS_BIT(16U)
#define VTSS_X_RB_STICKY_MODE_T_STICKY(x)        VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_RB_STICKY_SEQUENCE_STICKY(x)      VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_RB_STICKY_SEQUENCE_STICKY         VTSS_BIT(15U)
#define VTSS_X_RB_STICKY_SEQUENCE_STICKY(x)      VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_RB_STICKY_PRP_ACCEPT_STICKY(x)    VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_RB_STICKY_PRP_ACCEPT_STICKY       VTSS_BIT(14U)
#define VTSS_X_RB_STICKY_PRP_ACCEPT_STICKY(x)    VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_RB_STICKY_PRP_SAN_LAN_MISMATCH_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_RB_STICKY_PRP_SAN_LAN_MISMATCH_STICKY    VTSS_BIT(13U)
#define VTSS_X_RB_STICKY_PRP_SAN_LAN_MISMATCH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_RB_STICKY_PRP_DAN_FWD_STICKY(x)   VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_RB_STICKY_PRP_DAN_FWD_STICKY      VTSS_BIT(12U)
#define VTSS_X_RB_STICKY_PRP_DAN_FWD_STICKY(x)   VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_RB_STICKY_PRP_SAN_FWD_STICKY(x)   VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_RB_STICKY_PRP_SAN_FWD_STICKY      VTSS_BIT(11U)
#define VTSS_X_RB_STICKY_PRP_SAN_FWD_STICKY(x)   VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_RB_STICKY_FILTERING_STICKY(x)     VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_RB_STICKY_FILTERING_STICKY        VTSS_BIT(10U)
#define VTSS_X_RB_STICKY_FILTERING_STICKY(x)     VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_RB_STICKY_FORWARDING_STICKY(x)    VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_RB_STICKY_FORWARDING_STICKY       VTSS_BIT(9U)
#define VTSS_X_RB_STICKY_FORWARDING_STICKY(x)    VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_RB_STICKY_HSR_DUPL_DISC_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_RB_STICKY_HSR_DUPL_DISC_STICKY    VTSS_BIT(8U)
#define VTSS_X_RB_STICKY_HSR_DUPL_DISC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_RB_STICKY_PRP_DUPL_DISC_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_RB_STICKY_PRP_DUPL_DISC_STICKY    VTSS_BIT(7U)
#define VTSS_X_RB_STICKY_PRP_DUPL_DISC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_RB_STICKY_NETID_INT_STICKY(x)     VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_RB_STICKY_NETID_INT_STICKY        VTSS_BIT(6U)
#define VTSS_X_RB_STICKY_NETID_INT_STICKY(x)     VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_RB_STICKY_LOCAL_DST_REDIR_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_RB_STICKY_LOCAL_DST_REDIR_STICKY    VTSS_BIT(5U)
#define VTSS_X_RB_STICKY_LOCAL_DST_REDIR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_RB_STICKY_HSR_FILTER_STICKY(x)    VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_RB_STICKY_HSR_FILTER_STICKY       VTSS_BIT(4U)
#define VTSS_X_RB_STICKY_HSR_FILTER_STICKY(x)    VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_RB_STICKY_BPDU_FILTER_STICKY(x)   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_RB_STICKY_BPDU_FILTER_STICKY      VTSS_BIT(3U)
#define VTSS_X_RB_STICKY_BPDU_FILTER_STICKY(x)   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_RB_STICKY_HSR_TAG_STICKY(x)       VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_RB_STICKY_HSR_TAG_STICKY          VTSS_BIT(2U)
#define VTSS_X_RB_STICKY_HSR_TAG_STICKY(x)       VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_RB_STICKY_PRP_TRAILER_STICKY(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_RB_STICKY_PRP_TRAILER_STICKY      VTSS_BIT(1U)
#define VTSS_X_RB_STICKY_PRP_TRAILER_STICKY(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_RB_STICKY_PRP_LANID_MISMATCH_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_RB_STICKY_PRP_LANID_MISMATCH_STICKY    VTSS_BIT(0U)
#define VTSS_X_RB_STICKY_PRP_LANID_MISMATCH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* RB_CNT_TX_TAG  t_sz:5 ga:52, gw:11, ra:0, gc:3, rc:1  */
#define VTSS_RB_CNT_TX_TAG(target,gi) __REG(target,52U,gi,11U,0U,0U,3U,1U)

#define VTSS_F_RB_CNT_TX_TAG_CNT_TX_TAG(x)       (x)
#define VTSS_M_RB_CNT_TX_TAG_CNT_TX_TAG          0xffffffffU
#define VTSS_X_RB_CNT_TX_TAG_CNT_TX_TAG(x)       (x)


/* RB_CNT_TX_UNT  t_sz:5 ga:52, gw:11, ra:1, gc:3, rc:1  */
#define VTSS_RB_CNT_TX_UNT(target,gi) __REG(target,52U,gi,11U,0U,1U,3U,1U)

#define VTSS_F_RB_CNT_TX_UNT_CNT_TX_UNT(x)       (x)
#define VTSS_M_RB_CNT_TX_UNT_CNT_TX_UNT          0xffffffffU
#define VTSS_X_RB_CNT_TX_UNT_CNT_TX_UNT(x)       (x)


/* RB_CNT_TX_LL  t_sz:5 ga:52, gw:11, ra:2, gc:3, rc:1  */
#define VTSS_RB_CNT_TX_LL(target,gi) __REG(target,52U,gi,11U,0U,2U,3U,1U)

#define VTSS_F_RB_CNT_TX_LL_CNT_TX_LL(x)         (x)
#define VTSS_M_RB_CNT_TX_LL_CNT_TX_LL            0xffffffffU
#define VTSS_X_RB_CNT_TX_LL_CNT_TX_LL(x)         (x)


/* RB_CNT_RX_TAG  t_sz:5 ga:52, gw:11, ra:3, gc:3, rc:1  */
#define VTSS_RB_CNT_RX_TAG(target,gi) __REG(target,52U,gi,11U,0U,3U,3U,1U)

#define VTSS_F_RB_CNT_RX_TAG_CNT_RX_TAG(x)       (x)
#define VTSS_M_RB_CNT_RX_TAG_CNT_RX_TAG          0xffffffffU
#define VTSS_X_RB_CNT_RX_TAG_CNT_RX_TAG(x)       (x)


/* RB_CNT_RX_UNT  t_sz:5 ga:52, gw:11, ra:4, gc:3, rc:1  */
#define VTSS_RB_CNT_RX_UNT(target,gi) __REG(target,52U,gi,11U,0U,4U,3U,1U)

#define VTSS_F_RB_CNT_RX_UNT_CNT_RX_UNT(x)       (x)
#define VTSS_M_RB_CNT_RX_UNT_CNT_RX_UNT          0xffffffffU
#define VTSS_X_RB_CNT_RX_UNT_CNT_RX_UNT(x)       (x)


/* RB_CNT_RX_LL  t_sz:5 ga:52, gw:11, ra:5, gc:3, rc:1  */
#define VTSS_RB_CNT_RX_LL(target,gi) __REG(target,52U,gi,11U,0U,5U,3U,1U)

#define VTSS_F_RB_CNT_RX_LL_CNT_RX_LL(x)         (x)
#define VTSS_M_RB_CNT_RX_LL_CNT_RX_LL            0xffffffffU
#define VTSS_X_RB_CNT_RX_LL_CNT_RX_LL(x)         (x)


/* RB_CNT_RX_WRONG_LAN  t_sz:5 ga:52, gw:11, ra:6, gc:3, rc:1  */
#define VTSS_RB_CNT_RX_WRONG_LAN(target,gi) __REG(target,52U,gi,11U,0U,6U,3U,1U)

#define VTSS_F_RB_CNT_RX_WRONG_LAN_CNT_RX_WRONG_LAN(x) (x)
#define VTSS_M_RB_CNT_RX_WRONG_LAN_CNT_RX_WRONG_LAN    0xffffffffU
#define VTSS_X_RB_CNT_RX_WRONG_LAN_CNT_RX_WRONG_LAN(x) (x)


/* RB_CNT_RX_OWN  t_sz:5 ga:52, gw:11, ra:7, gc:3, rc:1  */
#define VTSS_RB_CNT_RX_OWN(target,gi) __REG(target,52U,gi,11U,0U,7U,3U,1U)

#define VTSS_F_RB_CNT_RX_OWN_CNT_RX_OWN(x)       (x)
#define VTSS_M_RB_CNT_RX_OWN_CNT_RX_OWN          0xffffffffU
#define VTSS_X_RB_CNT_RX_OWN_CNT_RX_OWN(x)       (x)


/* RB_CNT_DUPL_ZERO  t_sz:5 ga:52, gw:11, ra:8, gc:3, rc:1  */
#define VTSS_RB_CNT_DUPL_ZERO(target,gi) __REG(target,52U,gi,11U,0U,8U,3U,1U)

#define VTSS_F_RB_CNT_DUPL_ZERO_CNT_DUPL_ZERO(x) (x)
#define VTSS_M_RB_CNT_DUPL_ZERO_CNT_DUPL_ZERO    0xffffffffU
#define VTSS_X_RB_CNT_DUPL_ZERO_CNT_DUPL_ZERO(x) (x)


/* RB_CNT_DUPL_ONE  t_sz:5 ga:52, gw:11, ra:9, gc:3, rc:1  */
#define VTSS_RB_CNT_DUPL_ONE(target,gi) __REG(target,52U,gi,11U,0U,9U,3U,1U)

#define VTSS_F_RB_CNT_DUPL_ONE_CNT_DUPL_ONE(x)   (x)
#define VTSS_M_RB_CNT_DUPL_ONE_CNT_DUPL_ONE      0xffffffffU
#define VTSS_X_RB_CNT_DUPL_ONE_CNT_DUPL_ONE(x)   (x)


/* RB_CNT_DUPL_TWO  t_sz:5 ga:52, gw:11, ra:10, gc:3, rc:1  */
#define VTSS_RB_CNT_DUPL_TWO(target,gi) __REG(target,52U,gi,11U,0U,10U,3U,1U)

#define VTSS_F_RB_CNT_DUPL_TWO_CNT_DUPL_TWO(x)   (x)
#define VTSS_M_RB_CNT_DUPL_TWO_CNT_DUPL_TWO      0xffffffffU
#define VTSS_X_RB_CNT_DUPL_TWO_CNT_DUPL_TWO(x)   (x)


/* RB_HOST_ACCESS_CTRL  t_sz:5 ga:85, gw:16, ra:0, gc:1, rc:1  */
#define VTSS_RB_HOST_ACCESS_CTRL(target) __REG(target,85U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_RB_HOST_ACCESS_CTRL_CPU_ACCESS_DIRECT_COL(x) VTSS_ENCODE_BITFIELD(x,17U,2U)
#define VTSS_M_RB_HOST_ACCESS_CTRL_CPU_ACCESS_DIRECT_COL    VTSS_ENCODE_BITMASK(17U,2U)
#define VTSS_X_RB_HOST_ACCESS_CTRL_CPU_ACCESS_DIRECT_COL(x) VTSS_EXTRACT_BITFIELD(x,17U,2U)

#define VTSS_F_RB_HOST_ACCESS_CTRL_CPU_ACCESS_DIRECT_ROW(x) VTSS_ENCODE_BITFIELD(x,7U,10U)
#define VTSS_M_RB_HOST_ACCESS_CTRL_CPU_ACCESS_DIRECT_ROW    VTSS_ENCODE_BITMASK(7U,10U)
#define VTSS_X_RB_HOST_ACCESS_CTRL_CPU_ACCESS_DIRECT_ROW(x) VTSS_EXTRACT_BITFIELD(x,7U,10U)

#define VTSS_F_RB_HOST_ACCESS_CTRL_CPU_ACCESS_CMD(x) VTSS_ENCODE_BITFIELD(x,3U,4U)
#define VTSS_M_RB_HOST_ACCESS_CTRL_CPU_ACCESS_CMD    VTSS_ENCODE_BITMASK(3U,4U)
#define VTSS_X_RB_HOST_ACCESS_CTRL_CPU_ACCESS_CMD(x) VTSS_EXTRACT_BITFIELD(x,3U,4U)

#define VTSS_F_RB_HOST_ACCESS_CTRL_CPU_ACCESS_LEARN_SEQNO(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_RB_HOST_ACCESS_CTRL_CPU_ACCESS_LEARN_SEQNO    VTSS_BIT(2U)
#define VTSS_X_RB_HOST_ACCESS_CTRL_CPU_ACCESS_LEARN_SEQNO(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_RB_HOST_ACCESS_CTRL_CPU_ACCESS_LEARN_STATS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_RB_HOST_ACCESS_CTRL_CPU_ACCESS_LEARN_STATS    VTSS_BIT(1U)
#define VTSS_X_RB_HOST_ACCESS_CTRL_CPU_ACCESS_LEARN_STATS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_RB_HOST_ACCESS_CTRL_HOST_TABLE_ACCESS_SHOT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_RB_HOST_ACCESS_CTRL_HOST_TABLE_ACCESS_SHOT    VTSS_BIT(0U)
#define VTSS_X_RB_HOST_ACCESS_CTRL_HOST_TABLE_ACCESS_SHOT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* RB_HOST_ACCESS_CFG_0  t_sz:5 ga:85, gw:16, ra:1, gc:1, rc:1  */
#define VTSS_RB_HOST_ACCESS_CFG_0(target) __REG(target,85U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_RB_HOST_ACCESS_CFG_0_HOST_ENTRY_SEQ_NO(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_RB_HOST_ACCESS_CFG_0_HOST_ENTRY_SEQ_NO    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_RB_HOST_ACCESS_CFG_0_HOST_ENTRY_SEQ_NO(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_RB_HOST_ACCESS_CFG_0_HOST_ENTRY_MAC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_RB_HOST_ACCESS_CFG_0_HOST_ENTRY_MAC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_RB_HOST_ACCESS_CFG_0_HOST_ENTRY_MAC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* RB_HOST_ACCESS_CFG_1  t_sz:5 ga:85, gw:16, ra:2, gc:1, rc:1  */
#define VTSS_RB_HOST_ACCESS_CFG_1(target) __REG(target,85U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_RB_HOST_ACCESS_CFG_1_HOST_ENTRY_MAC_LSB(x) (x)
#define VTSS_M_RB_HOST_ACCESS_CFG_1_HOST_ENTRY_MAC_LSB    0xffffffffU
#define VTSS_X_RB_HOST_ACCESS_CFG_1_HOST_ENTRY_MAC_LSB(x) (x)


/* RB_HOST_ACCESS_CFG_2  t_sz:5 ga:85, gw:16, ra:3, gc:1, rc:1  */
#define VTSS_RB_HOST_ACCESS_CFG_2(target) __REG(target,85U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_SPARE(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_SPARE    VTSS_BIT(22U)
#define VTSS_X_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_SPARE(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_RCT_MISSING(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_RCT_MISSING    VTSS_BIT(21U)
#define VTSS_X_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_RCT_MISSING(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_PROXY_DAN(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_PROXY_DAN    VTSS_BIT(20U)
#define VTSS_X_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_PROXY_DAN(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_RCT_VALID_1(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_RCT_VALID_1    VTSS_BIT(19U)
#define VTSS_X_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_RCT_VALID_1(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_RCT_VALID_0(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_RCT_VALID_0    VTSS_BIT(18U)
#define VTSS_X_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_RCT_VALID_0(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_AGE_FLAG_2(x) VTSS_ENCODE_BITFIELD(x,15U,3U)
#define VTSS_M_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_AGE_FLAG_2    VTSS_ENCODE_BITMASK(15U,3U)
#define VTSS_X_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_AGE_FLAG_2(x) VTSS_EXTRACT_BITFIELD(x,15U,3U)

#define VTSS_F_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_AGE_FLAG_1(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_AGE_FLAG_1    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_AGE_FLAG_1(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_AGE_FLAG_0(x) VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_AGE_FLAG_0    VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_AGE_FLAG_0(x) VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_AGE_INTERVAL(x) VTSS_ENCODE_BITFIELD(x,7U,2U)
#define VTSS_M_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_AGE_INTERVAL    VTSS_ENCODE_BITMASK(7U,2U)
#define VTSS_X_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_AGE_INTERVAL(x) VTSS_EXTRACT_BITFIELD(x,7U,2U)

#define VTSS_F_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_LOCKED(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_LOCKED    VTSS_BIT(6U)
#define VTSS_X_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_LOCKED(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_VLD(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_VLD    VTSS_BIT(5U)
#define VTSS_X_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_VLD(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_TYPE(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_TYPE    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_TYPE(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_PORTMASK(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_PORTMASK    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_RB_HOST_ACCESS_CFG_2_HOST_ENTRY_PORTMASK(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* RB_HOST_ACCESS_STAT_0  t_sz:5 ga:85, gw:16, ra:4, gc:1, rc:1  */
#define VTSS_RB_HOST_ACCESS_STAT_0(target) __REG(target,85U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_RB_HOST_ACCESS_STAT_0_CNT_RX_0(x) (x)
#define VTSS_M_RB_HOST_ACCESS_STAT_0_CNT_RX_0    0xffffffffU
#define VTSS_X_RB_HOST_ACCESS_STAT_0_CNT_RX_0(x) (x)


/* RB_HOST_ACCESS_STAT_1  t_sz:5 ga:85, gw:16, ra:5, gc:1, rc:1  */
#define VTSS_RB_HOST_ACCESS_STAT_1(target) __REG(target,85U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_RB_HOST_ACCESS_STAT_1_CNT_RX_1(x) (x)
#define VTSS_M_RB_HOST_ACCESS_STAT_1_CNT_RX_1    0xffffffffU
#define VTSS_X_RB_HOST_ACCESS_STAT_1_CNT_RX_1(x) (x)


/* RB_HOST_ACCESS_STAT_2  t_sz:5 ga:85, gw:16, ra:6, gc:1, rc:1  */
#define VTSS_RB_HOST_ACCESS_STAT_2(target) __REG(target,85U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_RB_HOST_ACCESS_STAT_2_CNT_RX_2(x) (x)
#define VTSS_M_RB_HOST_ACCESS_STAT_2_CNT_RX_2    0xffffffffU
#define VTSS_X_RB_HOST_ACCESS_STAT_2_CNT_RX_2(x) (x)


/* RB_HOST_ACCESS_STAT_3  t_sz:5 ga:85, gw:16, ra:7, gc:1, rc:1  */
#define VTSS_RB_HOST_ACCESS_STAT_3(target) __REG(target,85U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_RB_HOST_ACCESS_STAT_3_CNT_RX_WRONG_LAN_2(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_RB_HOST_ACCESS_STAT_3_CNT_RX_WRONG_LAN_2    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_RB_HOST_ACCESS_STAT_3_CNT_RX_WRONG_LAN_2(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_RB_HOST_ACCESS_STAT_3_CNT_RX_WRONG_LAN_1(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_RB_HOST_ACCESS_STAT_3_CNT_RX_WRONG_LAN_1    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_RB_HOST_ACCESS_STAT_3_CNT_RX_WRONG_LAN_1(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_RB_HOST_ACCESS_STAT_3_CNT_RX_WRONG_LAN_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_RB_HOST_ACCESS_STAT_3_CNT_RX_WRONG_LAN_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_RB_HOST_ACCESS_STAT_3_CNT_RX_WRONG_LAN_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* RB_HOST_AUTOAGE_CFG  t_sz:5 ga:85, gw:16, ra:8, gc:1, rc:2  */
#define VTSS_RB_HOST_AUTOAGE_CFG(target,ri) __REG(target,85U,0U,0U,ri,8U,1U,2U)

#define VTSS_F_RB_HOST_AUTOAGE_CFG_UNIT_SIZE(x)  VTSS_ENCODE_BITFIELD(x,30U,2U)
#define VTSS_M_RB_HOST_AUTOAGE_CFG_UNIT_SIZE     VTSS_ENCODE_BITMASK(30U,2U)
#define VTSS_X_RB_HOST_AUTOAGE_CFG_UNIT_SIZE(x)  VTSS_EXTRACT_BITFIELD(x,30U,2U)

#define VTSS_F_RB_HOST_AUTOAGE_CFG_PERIOD_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_RB_HOST_AUTOAGE_CFG_PERIOD_VAL    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_RB_HOST_AUTOAGE_CFG_PERIOD_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* RB_HOST_AUTOAGE_CFG_1  t_sz:5 ga:85, gw:16, ra:10, gc:1, rc:2  */
#define VTSS_RB_HOST_AUTOAGE_CFG_1(target,ri) __REG(target,85U,0U,0U,ri,10U,1U,2U)

#define VTSS_F_RB_HOST_AUTOAGE_CFG_1_AUTOAGE_INTERVAL_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_RB_HOST_AUTOAGE_CFG_1_AUTOAGE_INTERVAL_ENA    VTSS_BIT(1U)
#define VTSS_X_RB_HOST_AUTOAGE_CFG_1_AUTOAGE_INTERVAL_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_RB_HOST_AUTOAGE_CFG_1_FORCE_HW_SCAN_SHOT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_RB_HOST_AUTOAGE_CFG_1_FORCE_HW_SCAN_SHOT    VTSS_BIT(0U)
#define VTSS_X_RB_HOST_AUTOAGE_CFG_1_FORCE_HW_SCAN_SHOT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* RB_HOST_AUTOAGE_CFG_2  t_sz:5 ga:85, gw:16, ra:12, gc:1, rc:2  */
#define VTSS_RB_HOST_AUTOAGE_CFG_2(target,ri) __REG(target,85U,0U,0U,ri,12U,1U,2U)

#define VTSS_F_RB_HOST_AUTOAGE_CFG_2_NEXT_AGED_ROW(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_RB_HOST_AUTOAGE_CFG_2_NEXT_AGED_ROW    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_RB_HOST_AUTOAGE_CFG_2_NEXT_AGED_ROW(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* RB_HOST_EVENT_STICKY  t_sz:5 ga:85, gw:16, ra:14, gc:1, rc:1  */
#define VTSS_RB_HOST_EVENT_STICKY(target) __REG(target,85U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_RB_HOST_EVENT_STICKY_AUTOAGE_SCAN_COMPLETED_STICKY(x) VTSS_ENCODE_BITFIELD(x,21U,2U)
#define VTSS_M_RB_HOST_EVENT_STICKY_AUTOAGE_SCAN_COMPLETED_STICKY    VTSS_ENCODE_BITMASK(21U,2U)
#define VTSS_X_RB_HOST_EVENT_STICKY_AUTOAGE_SCAN_COMPLETED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,21U,2U)

#define VTSS_F_RB_HOST_EVENT_STICKY_AUTOAGE_SCAN_STARTED_STICKY(x) VTSS_ENCODE_BITFIELD(x,19U,2U)
#define VTSS_M_RB_HOST_EVENT_STICKY_AUTOAGE_SCAN_STARTED_STICKY    VTSS_ENCODE_BITMASK(19U,2U)
#define VTSS_X_RB_HOST_EVENT_STICKY_AUTOAGE_SCAN_STARTED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,19U,2U)

#define VTSS_F_RB_HOST_EVENT_STICKY_AUTOAGE_START_DELAYED_STICKY(x) VTSS_ENCODE_BITFIELD(x,17U,2U)
#define VTSS_M_RB_HOST_EVENT_STICKY_AUTOAGE_START_DELAYED_STICKY    VTSS_ENCODE_BITMASK(17U,2U)
#define VTSS_X_RB_HOST_EVENT_STICKY_AUTOAGE_START_DELAYED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,17U,2U)

#define VTSS_F_RB_HOST_EVENT_STICKY_AUTOAGE_AGED_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_RB_HOST_EVENT_STICKY_AUTOAGE_AGED_STICKY    VTSS_BIT(16U)
#define VTSS_X_RB_HOST_EVENT_STICKY_AUTOAGE_AGED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_RB_HOST_EVENT_STICKY_AUTOAGE_REMOVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_RB_HOST_EVENT_STICKY_AUTOAGE_REMOVE_STICKY    VTSS_BIT(15U)
#define VTSS_X_RB_HOST_EVENT_STICKY_AUTOAGE_REMOVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_RB_HOST_EVENT_STICKY_AUTO_LRN_FAILED_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_RB_HOST_EVENT_STICKY_AUTO_LRN_FAILED_STICKY    VTSS_BIT(14U)
#define VTSS_X_RB_HOST_EVENT_STICKY_AUTO_LRN_FAILED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_RB_HOST_EVENT_STICKY_AUTO_LRN_INSERT_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_RB_HOST_EVENT_STICKY_AUTO_LRN_INSERT_STICKY    VTSS_BIT(13U)
#define VTSS_X_RB_HOST_EVENT_STICKY_AUTO_LRN_INSERT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_RB_HOST_EVENT_STICKY_AUTO_LRN_REFRESH_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_RB_HOST_EVENT_STICKY_AUTO_LRN_REFRESH_STICKY    VTSS_BIT(12U)
#define VTSS_X_RB_HOST_EVENT_STICKY_AUTO_LRN_REFRESH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_RB_HOST_EVENT_STICKY_AUTO_LRN_REPLACE_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_RB_HOST_EVENT_STICKY_AUTO_LRN_REPLACE_STICKY    VTSS_BIT(11U)
#define VTSS_X_RB_HOST_EVENT_STICKY_AUTO_LRN_REPLACE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_RB_HOST_EVENT_STICKY_CPU_READ_DIRECT_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_RB_HOST_EVENT_STICKY_CPU_READ_DIRECT_STICKY    VTSS_BIT(10U)
#define VTSS_X_RB_HOST_EVENT_STICKY_CPU_READ_DIRECT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_RB_HOST_EVENT_STICKY_CPU_WRITE_DIRECT_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_RB_HOST_EVENT_STICKY_CPU_WRITE_DIRECT_STICKY    VTSS_BIT(9U)
#define VTSS_X_RB_HOST_EVENT_STICKY_CPU_WRITE_DIRECT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_RB_HOST_EVENT_STICKY_CPU_LOOKUP_FAILED_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_RB_HOST_EVENT_STICKY_CPU_LOOKUP_FAILED_STICKY    VTSS_BIT(8U)
#define VTSS_X_RB_HOST_EVENT_STICKY_CPU_LOOKUP_FAILED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_RB_HOST_EVENT_STICKY_CPU_LOOKUP_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_RB_HOST_EVENT_STICKY_CPU_LOOKUP_STICKY    VTSS_BIT(7U)
#define VTSS_X_RB_HOST_EVENT_STICKY_CPU_LOOKUP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_RB_HOST_EVENT_STICKY_CPU_UNLRN_FAILED_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_RB_HOST_EVENT_STICKY_CPU_UNLRN_FAILED_STICKY    VTSS_BIT(6U)
#define VTSS_X_RB_HOST_EVENT_STICKY_CPU_UNLRN_FAILED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_RB_HOST_EVENT_STICKY_CPU_UNLRN_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_RB_HOST_EVENT_STICKY_CPU_UNLRN_STICKY    VTSS_BIT(5U)
#define VTSS_X_RB_HOST_EVENT_STICKY_CPU_UNLRN_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_RB_HOST_EVENT_STICKY_CPU_LRN_REFRESH_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_RB_HOST_EVENT_STICKY_CPU_LRN_REFRESH_STICKY    VTSS_BIT(4U)
#define VTSS_X_RB_HOST_EVENT_STICKY_CPU_LRN_REFRESH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_RB_HOST_EVENT_STICKY_CPU_LRN_REPLACE_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_RB_HOST_EVENT_STICKY_CPU_LRN_REPLACE_STICKY    VTSS_BIT(3U)
#define VTSS_X_RB_HOST_EVENT_STICKY_CPU_LRN_REPLACE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_RB_HOST_EVENT_STICKY_CPU_LRN_REPLACE_FAILED_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_RB_HOST_EVENT_STICKY_CPU_LRN_REPLACE_FAILED_STICKY    VTSS_BIT(2U)
#define VTSS_X_RB_HOST_EVENT_STICKY_CPU_LRN_REPLACE_FAILED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_RB_HOST_EVENT_STICKY_CPU_LRN_INSERT_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_RB_HOST_EVENT_STICKY_CPU_LRN_INSERT_STICKY    VTSS_BIT(1U)
#define VTSS_X_RB_HOST_EVENT_STICKY_CPU_LRN_INSERT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_RB_HOST_EVENT_STICKY_CPU_LRN_FAILED_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_RB_HOST_EVENT_STICKY_CPU_LRN_FAILED_STICKY    VTSS_BIT(0U)
#define VTSS_X_RB_HOST_EVENT_STICKY_CPU_LRN_FAILED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* RB_HOST_LATEST_POS_STATUS  t_sz:5 ga:85, gw:16, ra:15, gc:1, rc:1  */
#define VTSS_RB_HOST_LATEST_POS_STATUS(target) __REG(target,85U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_RB_HOST_LATEST_POS_STATUS_LATEST_ROW(x) VTSS_ENCODE_BITFIELD(x,4U,10U)
#define VTSS_M_RB_HOST_LATEST_POS_STATUS_LATEST_ROW    VTSS_ENCODE_BITMASK(4U,10U)
#define VTSS_X_RB_HOST_LATEST_POS_STATUS_LATEST_ROW(x) VTSS_EXTRACT_BITFIELD(x,4U,10U)

#define VTSS_F_RB_HOST_LATEST_POS_STATUS_LATEST_COL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_RB_HOST_LATEST_POS_STATUS_LATEST_COL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_RB_HOST_LATEST_POS_STATUS_LATEST_COL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* RB_DISC_ACCESS_CTRL  t_sz:5 ga:101, gw:9, ra:0, gc:1, rc:1  */
#define VTSS_RB_DISC_ACCESS_CTRL(target) __REG(target,101U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_RB_DISC_ACCESS_CTRL_CPU_ACCESS_DIRECT_COL(x) VTSS_ENCODE_BITFIELD(x,19U,3U)
#define VTSS_M_RB_DISC_ACCESS_CTRL_CPU_ACCESS_DIRECT_COL    VTSS_ENCODE_BITMASK(19U,3U)
#define VTSS_X_RB_DISC_ACCESS_CTRL_CPU_ACCESS_DIRECT_COL(x) VTSS_EXTRACT_BITFIELD(x,19U,3U)

#define VTSS_F_RB_DISC_ACCESS_CTRL_CPU_ACCESS_DIRECT_ROW(x) VTSS_ENCODE_BITFIELD(x,11U,8U)
#define VTSS_M_RB_DISC_ACCESS_CTRL_CPU_ACCESS_DIRECT_ROW    VTSS_ENCODE_BITMASK(11U,8U)
#define VTSS_X_RB_DISC_ACCESS_CTRL_CPU_ACCESS_DIRECT_ROW(x) VTSS_EXTRACT_BITFIELD(x,11U,8U)

#define VTSS_F_RB_DISC_ACCESS_CTRL_CPU_ACCESS_CMD(x) VTSS_ENCODE_BITFIELD(x,7U,4U)
#define VTSS_M_RB_DISC_ACCESS_CTRL_CPU_ACCESS_CMD    VTSS_ENCODE_BITMASK(7U,4U)
#define VTSS_X_RB_DISC_ACCESS_CTRL_CPU_ACCESS_CMD(x) VTSS_EXTRACT_BITFIELD(x,7U,4U)

#define VTSS_F_RB_DISC_ACCESS_CTRL_CPU_ACCESS_LEARN_SEQNO(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_RB_DISC_ACCESS_CTRL_CPU_ACCESS_LEARN_SEQNO    VTSS_BIT(6U)
#define VTSS_X_RB_DISC_ACCESS_CTRL_CPU_ACCESS_LEARN_SEQNO(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_RB_DISC_ACCESS_CTRL_DISC_TABLE_ACCESS_SHOT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_RB_DISC_ACCESS_CTRL_DISC_TABLE_ACCESS_SHOT    VTSS_BIT(5U)
#define VTSS_X_RB_DISC_ACCESS_CTRL_DISC_TABLE_ACCESS_SHOT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_RB_DISC_ACCESS_CTRL_AUTOLRN_REPLACE_RULE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_RB_DISC_ACCESS_CTRL_AUTOLRN_REPLACE_RULE_ENA    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_RB_DISC_ACCESS_CTRL_AUTOLRN_REPLACE_RULE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* RB_DISC_ACCESS_CFG_0  t_sz:5 ga:101, gw:9, ra:1, gc:1, rc:1  */
#define VTSS_RB_DISC_ACCESS_CFG_0(target) __REG(target,101U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_RB_DISC_ACCESS_CFG_0_DISC_ENTRY_SEQ_NO(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_RB_DISC_ACCESS_CFG_0_DISC_ENTRY_SEQ_NO    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_RB_DISC_ACCESS_CFG_0_DISC_ENTRY_SEQ_NO(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_RB_DISC_ACCESS_CFG_0_DISC_ENTRY_SMAC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_RB_DISC_ACCESS_CFG_0_DISC_ENTRY_SMAC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_RB_DISC_ACCESS_CFG_0_DISC_ENTRY_SMAC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* RB_DISC_ACCESS_CFG_1  t_sz:5 ga:101, gw:9, ra:2, gc:1, rc:1  */
#define VTSS_RB_DISC_ACCESS_CFG_1(target) __REG(target,101U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_RB_DISC_ACCESS_CFG_1_DISC_ENTRY_SMAC_LSB(x) (x)
#define VTSS_M_RB_DISC_ACCESS_CFG_1_DISC_ENTRY_SMAC_LSB    0xffffffffU
#define VTSS_X_RB_DISC_ACCESS_CFG_1_DISC_ENTRY_SMAC_LSB(x) (x)


/* RB_DISC_ACCESS_CFG_2  t_sz:5 ga:101, gw:9, ra:3, gc:1, rc:1  */
#define VTSS_RB_DISC_ACCESS_CFG_2(target) __REG(target,101U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_RB_DISC_ACCESS_CFG_2_DISC_CNT_2(x) VTSS_ENCODE_BITFIELD(x,11U,2U)
#define VTSS_M_RB_DISC_ACCESS_CFG_2_DISC_CNT_2    VTSS_ENCODE_BITMASK(11U,2U)
#define VTSS_X_RB_DISC_ACCESS_CFG_2_DISC_CNT_2(x) VTSS_EXTRACT_BITFIELD(x,11U,2U)

#define VTSS_F_RB_DISC_ACCESS_CFG_2_DISC_CNT_1(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_RB_DISC_ACCESS_CFG_2_DISC_CNT_1    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_RB_DISC_ACCESS_CFG_2_DISC_CNT_1(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_RB_DISC_ACCESS_CFG_2_DISC_CNT_0(x) VTSS_ENCODE_BITFIELD(x,7U,2U)
#define VTSS_M_RB_DISC_ACCESS_CFG_2_DISC_CNT_0    VTSS_ENCODE_BITMASK(7U,2U)
#define VTSS_X_RB_DISC_ACCESS_CFG_2_DISC_CNT_0(x) VTSS_EXTRACT_BITFIELD(x,7U,2U)

#define VTSS_F_RB_DISC_ACCESS_CFG_2_DISC_ENTRY_AGE_FLAG(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_RB_DISC_ACCESS_CFG_2_DISC_ENTRY_AGE_FLAG    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_RB_DISC_ACCESS_CFG_2_DISC_ENTRY_AGE_FLAG(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_RB_DISC_ACCESS_CFG_2_DISC_ENTRY_PORTMASK(x) VTSS_ENCODE_BITFIELD(x,1U,3U)
#define VTSS_M_RB_DISC_ACCESS_CFG_2_DISC_ENTRY_PORTMASK    VTSS_ENCODE_BITMASK(1U,3U)
#define VTSS_X_RB_DISC_ACCESS_CFG_2_DISC_ENTRY_PORTMASK(x) VTSS_EXTRACT_BITFIELD(x,1U,3U)

#define VTSS_F_RB_DISC_ACCESS_CFG_2_DISC_ENTRY_VLD(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_RB_DISC_ACCESS_CFG_2_DISC_ENTRY_VLD    VTSS_BIT(0U)
#define VTSS_X_RB_DISC_ACCESS_CFG_2_DISC_ENTRY_VLD(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* RB_DISC_AUTOAGE_CFG  t_sz:5 ga:101, gw:9, ra:4, gc:1, rc:1  */
#define VTSS_RB_DISC_AUTOAGE_CFG(target) __REG(target,101U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_RB_DISC_AUTOAGE_CFG_UNIT_SIZE(x)  VTSS_ENCODE_BITFIELD(x,30U,2U)
#define VTSS_M_RB_DISC_AUTOAGE_CFG_UNIT_SIZE     VTSS_ENCODE_BITMASK(30U,2U)
#define VTSS_X_RB_DISC_AUTOAGE_CFG_UNIT_SIZE(x)  VTSS_EXTRACT_BITFIELD(x,30U,2U)

#define VTSS_F_RB_DISC_AUTOAGE_CFG_PERIOD_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_RB_DISC_AUTOAGE_CFG_PERIOD_VAL    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_RB_DISC_AUTOAGE_CFG_PERIOD_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* RB_DISC_AUTOAGE_CFG_1  t_sz:5 ga:101, gw:9, ra:5, gc:1, rc:1  */
#define VTSS_RB_DISC_AUTOAGE_CFG_1(target) __REG(target,101U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_RB_DISC_AUTOAGE_CFG_1_AUTOAGE_INTERVAL_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_RB_DISC_AUTOAGE_CFG_1_AUTOAGE_INTERVAL_ENA    VTSS_BIT(1U)
#define VTSS_X_RB_DISC_AUTOAGE_CFG_1_AUTOAGE_INTERVAL_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_RB_DISC_AUTOAGE_CFG_1_FORCE_HW_SCAN_SHOT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_RB_DISC_AUTOAGE_CFG_1_FORCE_HW_SCAN_SHOT    VTSS_BIT(0U)
#define VTSS_X_RB_DISC_AUTOAGE_CFG_1_FORCE_HW_SCAN_SHOT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* RB_DISC_AUTOAGE_CFG_2  t_sz:5 ga:101, gw:9, ra:6, gc:1, rc:1  */
#define VTSS_RB_DISC_AUTOAGE_CFG_2(target) __REG(target,101U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_RB_DISC_AUTOAGE_CFG_2_NEXT_AGED_ROW(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_RB_DISC_AUTOAGE_CFG_2_NEXT_AGED_ROW    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_RB_DISC_AUTOAGE_CFG_2_NEXT_AGED_ROW(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* RB_DISC_EVENT_STICKY  t_sz:5 ga:101, gw:9, ra:7, gc:1, rc:1  */
#define VTSS_RB_DISC_EVENT_STICKY(target) __REG(target,101U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_RB_DISC_EVENT_STICKY_AUTOAGE_SCAN_COMPLETED_STICKY(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_RB_DISC_EVENT_STICKY_AUTOAGE_SCAN_COMPLETED_STICKY    VTSS_BIT(23U)
#define VTSS_X_RB_DISC_EVENT_STICKY_AUTOAGE_SCAN_COMPLETED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_RB_DISC_EVENT_STICKY_AUTOAGE_SCAN_STARTED_STICKY(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_RB_DISC_EVENT_STICKY_AUTOAGE_SCAN_STARTED_STICKY    VTSS_BIT(22U)
#define VTSS_X_RB_DISC_EVENT_STICKY_AUTOAGE_SCAN_STARTED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_RB_DISC_EVENT_STICKY_AUTOAGE_START_DELAYED_STICKY(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_RB_DISC_EVENT_STICKY_AUTOAGE_START_DELAYED_STICKY    VTSS_BIT(21U)
#define VTSS_X_RB_DISC_EVENT_STICKY_AUTOAGE_START_DELAYED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_RB_DISC_EVENT_STICKY_AUTOAGE_AGED_STICKY(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_RB_DISC_EVENT_STICKY_AUTOAGE_AGED_STICKY    VTSS_BIT(20U)
#define VTSS_X_RB_DISC_EVENT_STICKY_AUTOAGE_AGED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_RB_DISC_EVENT_STICKY_AUTOAGE_REMOVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_RB_DISC_EVENT_STICKY_AUTOAGE_REMOVE_STICKY    VTSS_BIT(19U)
#define VTSS_X_RB_DISC_EVENT_STICKY_AUTOAGE_REMOVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_RB_DISC_EVENT_STICKY_AUTO_LRN_FAILED_STICKY(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_RB_DISC_EVENT_STICKY_AUTO_LRN_FAILED_STICKY    VTSS_BIT(18U)
#define VTSS_X_RB_DISC_EVENT_STICKY_AUTO_LRN_FAILED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_RB_DISC_EVENT_STICKY_AUTO_LRN_INSERT_STICKY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_RB_DISC_EVENT_STICKY_AUTO_LRN_INSERT_STICKY    VTSS_BIT(17U)
#define VTSS_X_RB_DISC_EVENT_STICKY_AUTO_LRN_INSERT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_RB_DISC_EVENT_STICKY_AUTO_LRN_REFRESH_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_RB_DISC_EVENT_STICKY_AUTO_LRN_REFRESH_STICKY    VTSS_BIT(16U)
#define VTSS_X_RB_DISC_EVENT_STICKY_AUTO_LRN_REFRESH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_RB_DISC_EVENT_STICKY_AUTO_LRN_REPLACE_FAILED_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_RB_DISC_EVENT_STICKY_AUTO_LRN_REPLACE_FAILED_STICKY    VTSS_BIT(15U)
#define VTSS_X_RB_DISC_EVENT_STICKY_AUTO_LRN_REPLACE_FAILED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_RB_DISC_EVENT_STICKY_AUTO_LRN_REPLACE_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_RB_DISC_EVENT_STICKY_AUTO_LRN_REPLACE_STICKY    VTSS_BIT(14U)
#define VTSS_X_RB_DISC_EVENT_STICKY_AUTO_LRN_REPLACE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_RB_DISC_EVENT_STICKY_AUTO_LRN_REPLACE_ACTION_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,3U)
#define VTSS_M_RB_DISC_EVENT_STICKY_AUTO_LRN_REPLACE_ACTION_STICKY    VTSS_ENCODE_BITMASK(11U,3U)
#define VTSS_X_RB_DISC_EVENT_STICKY_AUTO_LRN_REPLACE_ACTION_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,3U)

#define VTSS_F_RB_DISC_EVENT_STICKY_CPU_READ_DIRECT_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_RB_DISC_EVENT_STICKY_CPU_READ_DIRECT_STICKY    VTSS_BIT(10U)
#define VTSS_X_RB_DISC_EVENT_STICKY_CPU_READ_DIRECT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_RB_DISC_EVENT_STICKY_CPU_WRITE_DIRECT_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_RB_DISC_EVENT_STICKY_CPU_WRITE_DIRECT_STICKY    VTSS_BIT(9U)
#define VTSS_X_RB_DISC_EVENT_STICKY_CPU_WRITE_DIRECT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_RB_DISC_EVENT_STICKY_CPU_LOOKUP_FAILED_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_RB_DISC_EVENT_STICKY_CPU_LOOKUP_FAILED_STICKY    VTSS_BIT(8U)
#define VTSS_X_RB_DISC_EVENT_STICKY_CPU_LOOKUP_FAILED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_RB_DISC_EVENT_STICKY_CPU_LOOKUP_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_RB_DISC_EVENT_STICKY_CPU_LOOKUP_STICKY    VTSS_BIT(7U)
#define VTSS_X_RB_DISC_EVENT_STICKY_CPU_LOOKUP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_RB_DISC_EVENT_STICKY_CPU_UNLRN_FAILED_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_RB_DISC_EVENT_STICKY_CPU_UNLRN_FAILED_STICKY    VTSS_BIT(6U)
#define VTSS_X_RB_DISC_EVENT_STICKY_CPU_UNLRN_FAILED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_RB_DISC_EVENT_STICKY_CPU_UNLRN_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_RB_DISC_EVENT_STICKY_CPU_UNLRN_STICKY    VTSS_BIT(5U)
#define VTSS_X_RB_DISC_EVENT_STICKY_CPU_UNLRN_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_RB_DISC_EVENT_STICKY_CPU_LRN_REPLACE_FAILED_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_RB_DISC_EVENT_STICKY_CPU_LRN_REPLACE_FAILED_STICKY    VTSS_BIT(4U)
#define VTSS_X_RB_DISC_EVENT_STICKY_CPU_LRN_REPLACE_FAILED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_RB_DISC_EVENT_STICKY_CPU_LRN_REFRESH_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_RB_DISC_EVENT_STICKY_CPU_LRN_REFRESH_STICKY    VTSS_BIT(3U)
#define VTSS_X_RB_DISC_EVENT_STICKY_CPU_LRN_REFRESH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_RB_DISC_EVENT_STICKY_CPU_LRN_REPLACE_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_RB_DISC_EVENT_STICKY_CPU_LRN_REPLACE_STICKY    VTSS_BIT(2U)
#define VTSS_X_RB_DISC_EVENT_STICKY_CPU_LRN_REPLACE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_RB_DISC_EVENT_STICKY_CPU_LRN_INSERT_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_RB_DISC_EVENT_STICKY_CPU_LRN_INSERT_STICKY    VTSS_BIT(1U)
#define VTSS_X_RB_DISC_EVENT_STICKY_CPU_LRN_INSERT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_RB_DISC_EVENT_STICKY_CPU_LRN_FAILED_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_RB_DISC_EVENT_STICKY_CPU_LRN_FAILED_STICKY    VTSS_BIT(0U)
#define VTSS_X_RB_DISC_EVENT_STICKY_CPU_LRN_FAILED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* RB_DISC_LATEST_POS_STATUS  t_sz:5 ga:101, gw:9, ra:8, gc:1, rc:1  */
#define VTSS_RB_DISC_LATEST_POS_STATUS(target) __REG(target,101U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_RB_DISC_LATEST_POS_STATUS_LATEST_ROW(x) VTSS_ENCODE_BITFIELD(x,4U,8U)
#define VTSS_M_RB_DISC_LATEST_POS_STATUS_LATEST_ROW    VTSS_ENCODE_BITMASK(4U,8U)
#define VTSS_X_RB_DISC_LATEST_POS_STATUS_LATEST_ROW(x) VTSS_EXTRACT_BITFIELD(x,4U,8U)

#define VTSS_F_RB_DISC_LATEST_POS_STATUS_LATEST_COL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_RB_DISC_LATEST_POS_STATUS_LATEST_COL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_RB_DISC_LATEST_POS_STATUS_LATEST_COL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD10G_CMU_TARGET_CMU_00  t_sz:6 ga:0, gw:5, ra:0, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_00(target) __REG(target,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_00_R_HWT_SIMULATION_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_00_R_HWT_SIMULATION_MODE    VTSS_BIT(0U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_00_R_HWT_SIMULATION_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_00_CFG_PLL_LOL_SET(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_00_CFG_PLL_LOL_SET    VTSS_BIT(1U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_00_CFG_PLL_LOL_SET(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_00_CFG_PLL_LOS_SET(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_00_CFG_PLL_LOS_SET    VTSS_BIT(2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_00_CFG_PLL_LOS_SET(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_00_CFG_PLL_TP_SEL_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_00_CFG_PLL_TP_SEL_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_00_CFG_PLL_TP_SEL_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

/* SD10G_CMU_TARGET_CMU_05  t_sz:6 ga:5, gw:18, ra:0, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_05(target) __REG(target,5U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_05_CFG_REFCK_TERM_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_05_CFG_REFCK_TERM_EN    VTSS_BIT(0U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_05_CFG_REFCK_TERM_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_05_CFG_BIAS_TP_SEL_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_05_CFG_BIAS_TP_SEL_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_05_CFG_BIAS_TP_SEL_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

/* SD10G_CMU_TARGET_CMU_06  t_sz:6 ga:5, gw:18, ra:1, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_06(target) __REG(target,5U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_06_CFG_DISLOS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_06_CFG_DISLOS    VTSS_BIT(0U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_06_CFG_DISLOS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_06_CFG_DISLOL(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_06_CFG_DISLOL    VTSS_BIT(1U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_06_CFG_DISLOL(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_06_CFG_DCLOL(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_06_CFG_DCLOL    VTSS_BIT(2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_06_CFG_DCLOL(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_06_CFG_FORCE_RX_FILT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_06_CFG_FORCE_RX_FILT    VTSS_BIT(3U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_06_CFG_FORCE_RX_FILT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_06_CFG_CTRL_LOGIC_PD(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_06_CFG_CTRL_LOGIC_PD    VTSS_BIT(4U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_06_CFG_CTRL_LOGIC_PD(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_06_CFG_VCO_PD(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_06_CFG_VCO_PD    VTSS_BIT(5U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_06_CFG_VCO_PD(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_06_CFG_VCO_CAL_RESETN(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_06_CFG_VCO_CAL_RESETN    VTSS_BIT(6U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_06_CFG_VCO_CAL_RESETN(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_06_CFG_VCO_CAL_BYP(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_06_CFG_VCO_CAL_BYP    VTSS_BIT(7U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_06_CFG_VCO_CAL_BYP(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

/* SD10G_CMU_TARGET_CMU_07  t_sz:6 ga:5, gw:18, ra:2, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_07(target) __REG(target,5U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_07_CFG_VCO_BYP_CTUNE_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_07_CFG_VCO_BYP_CTUNE_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_07_CFG_VCO_BYP_CTUNE_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_07_CFG_VCO_START_CODE_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_07_CFG_VCO_START_CODE_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_07_CFG_VCO_START_CODE_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

/* SD10G_CMU_TARGET_CMU_08  t_sz:6 ga:5, gw:18, ra:3, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_08(target) __REG(target,5U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_08_CFG_VFILT2PAD(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_08_CFG_VFILT2PAD    VTSS_BIT(0U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_08_CFG_VFILT2PAD(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_08_CFG_EN_DUMMY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_08_CFG_EN_DUMMY    VTSS_BIT(1U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_08_CFG_EN_DUMMY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_08_CFG_CK_TREE_PD(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_08_CFG_CK_TREE_PD    VTSS_BIT(2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_08_CFG_CK_TREE_PD(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_08_CFG_RST_TREE_PD_MAN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_08_CFG_RST_TREE_PD_MAN    VTSS_BIT(3U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_08_CFG_RST_TREE_PD_MAN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_08_CFG_RST_TREE_PD_MAN_EN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_08_CFG_RST_TREE_PD_MAN_EN    VTSS_BIT(4U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_08_CFG_RST_TREE_PD_MAN_EN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* SD10G_CMU_TARGET_CMU_09  t_sz:6 ga:5, gw:18, ra:4, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_09(target) __REG(target,5U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_09_CFG_EN_TX_CK_UP(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_09_CFG_EN_TX_CK_UP    VTSS_BIT(0U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_09_CFG_EN_TX_CK_UP(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_09_CFG_EN_TX_CK_DN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_09_CFG_EN_TX_CK_DN    VTSS_BIT(1U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_09_CFG_EN_TX_CK_DN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_09_CFG_SW_8G(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_09_CFG_SW_8G    VTSS_BIT(4U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_09_CFG_SW_8G(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_09_CFG_SW_10G(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_09_CFG_SW_10G    VTSS_BIT(5U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_09_CFG_SW_10G(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

/* SD10G_CMU_TARGET_CMU_0A  t_sz:6 ga:5, gw:18, ra:5, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_0A(target) __REG(target,5U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_0A_CFG_VCO_DIV_MODE_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_0A_CFG_VCO_DIV_MODE_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_0A_CFG_VCO_DIV_MODE_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD10G_CMU_TARGET_CMU_0B  t_sz:6 ga:5, gw:18, ra:6, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_0B(target) __REG(target,5U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_0B_CFG_I_VCO_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_0B_CFG_I_VCO_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_0B_CFG_I_VCO_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_0B_CFG_ICP_BASE_SEL_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_0B_CFG_ICP_BASE_SEL_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_0B_CFG_ICP_BASE_SEL_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

/* SD10G_CMU_TARGET_CMU_0C  t_sz:6 ga:5, gw:18, ra:7, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_0C(target) __REG(target,5U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_0C_CFG_ICP_SEL_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_0C_CFG_ICP_SEL_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_0C_CFG_ICP_SEL_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_0C_CFG_RSEL_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_0C_CFG_RSEL_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_0C_CFG_RSEL_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

/* SD10G_CMU_TARGET_CMU_0D  t_sz:6 ga:5, gw:18, ra:8, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_0D(target) __REG(target,5U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_0D_CFG_PD_DIV64(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_0D_CFG_PD_DIV64    VTSS_BIT(0U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_0D_CFG_PD_DIV64(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_0D_CFG_PD_DIV66(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_0D_CFG_PD_DIV66    VTSS_BIT(1U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_0D_CFG_PD_DIV66(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_0D_CFG_PMA_TX_CK_PD(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_0D_CFG_PMA_TX_CK_PD    VTSS_BIT(2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_0D_CFG_PMA_TX_CK_PD(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_0D_CFG_JC_BYP(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_0D_CFG_JC_BYP    VTSS_BIT(3U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_0D_CFG_JC_BYP(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_0D_CFG_REFCK_PD(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_0D_CFG_REFCK_PD    VTSS_BIT(4U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_0D_CFG_REFCK_PD(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* SD10G_CMU_TARGET_CMU_0E  t_sz:6 ga:5, gw:18, ra:9, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_0E(target) __REG(target,5U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_0E_CFG_IPLL_DN_RESETB_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_0E_CFG_IPLL_DN_RESETB_BASE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_0E_CFG_IPLL_DN_RESETB_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_0E_CFG_IPLL_DN_TREE_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_0E_CFG_IPLL_DN_TREE_BASE_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_0E_CFG_IPLL_DN_TREE_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

/* SD10G_CMU_TARGET_CMU_0F  t_sz:6 ga:5, gw:18, ra:10, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_0F(target) __REG(target,5U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_0F_CFG_IPLL_UP_RESETB_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_0F_CFG_IPLL_UP_RESETB_BASE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_0F_CFG_IPLL_UP_RESETB_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_0F_CFG_IPLL_UP_TREE_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_0F_CFG_IPLL_UP_TREE_BASE_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_0F_CFG_IPLL_UP_TREE_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

/* SD10G_CMU_TARGET_CMU_10  t_sz:6 ga:5, gw:18, ra:11, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_10(target) __REG(target,5U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_10_CFG_IPLL_RESETB_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_10_CFG_IPLL_RESETB_BASE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_10_CFG_IPLL_RESETB_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_10_CFG_IPLL_TREE_BASE(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_10_CFG_IPLL_TREE_BASE    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_10_CFG_IPLL_TREE_BASE(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

/* SD10G_CMU_TARGET_CMU_11  t_sz:6 ga:5, gw:18, ra:12, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_11(target) __REG(target,5U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_11_CFG_IPLL_IC500U_CLOCK_TREE_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_11_CFG_IPLL_IC500U_CLOCK_TREE_BASE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_11_CFG_IPLL_IC500U_CLOCK_TREE_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD10G_CMU_TARGET_CMU_12  t_sz:6 ga:5, gw:18, ra:13, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_12(target) __REG(target,5U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_12_CFG_ITX_VC_DRIVER_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_12_CFG_ITX_VC_DRIVER_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_12_CFG_ITX_VC_DRIVER_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_12_CFG_ITX_VC_BUF_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_12_CFG_ITX_VC_BUF_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_12_CFG_ITX_VC_BUF_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

/* SD10G_CMU_TARGET_CMU_13  t_sz:6 ga:5, gw:18, ra:14, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_13(target) __REG(target,5U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_13_CFG_IBIAS_VC_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_13_CFG_IBIAS_VC_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_13_CFG_IBIAS_VC_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_CMU_TARGET_CMU_14  t_sz:6 ga:5, gw:18, ra:15, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_14(target) __REG(target,5U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_14_CFG_IBIAS_PD(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_14_CFG_IBIAS_PD    VTSS_BIT(0U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_14_CFG_IBIAS_PD(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_14_CFG_IBIAS_EN_EXTVBG(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_14_CFG_IBIAS_EN_EXTVBG    VTSS_BIT(1U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_14_CFG_IBIAS_EN_EXTVBG(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* SD10G_CMU_TARGET_CMU_15  t_sz:6 ga:5, gw:18, ra:16, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_15(target) __REG(target,5U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_15_CFG_SEL_DIV_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_15_CFG_SEL_DIV_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_15_CFG_SEL_DIV_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD10G_CMU_TARGET_CMU_17  t_sz:6 ga:23, gw:3, ra:0, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_17(target) __REG(target,23U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_17_CFG_VC_REFP_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_17_CFG_VC_REFP_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_17_CFG_VC_REFP_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_17_CFG_VC_REFN_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_17_CFG_VC_REFN_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_17_CFG_VC_REFN_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

/* SD10G_CMU_TARGET_CMU_1A  t_sz:6 ga:26, gw:5, ra:0, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_1A(target) __REG(target,26U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_1A_CFG_REFCK_R_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_1A_CFG_REFCK_R_EN    VTSS_BIT(0U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_1A_CFG_REFCK_R_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_CMU_TARGET_CMU_1B  t_sz:6 ga:26, gw:5, ra:1, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_1B(target) __REG(target,26U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_1B_CFG_RESERVE_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_1B_CFG_RESERVE_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_1B_CFG_RESERVE_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_CMU_TARGET_CMU_1C  t_sz:6 ga:26, gw:5, ra:2, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_1C(target) __REG(target,26U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_1C_CFG_RESERVE_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_1C_CFG_RESERVE_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_1C_CFG_RESERVE_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_CMU_TARGET_CMU_1F  t_sz:6 ga:31, gw:17, ra:0, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_1F(target) __REG(target,31U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_1F_CFG_BIAS_DN_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_1F_CFG_BIAS_DN_EN    VTSS_BIT(0U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_1F_CFG_BIAS_DN_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_1F_CFG_BIAS_UP_EN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_1F_CFG_BIAS_UP_EN    VTSS_BIT(1U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_1F_CFG_BIAS_UP_EN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_1F_CFG_IC2IP_N(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_1F_CFG_IC2IP_N    VTSS_BIT(2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_1F_CFG_IC2IP_N(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_1F_CFG_VTUNE_SEL(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_1F_CFG_VTUNE_SEL    VTSS_BIT(3U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_1F_CFG_VTUNE_SEL(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

/* SD10G_CMU_TARGET_CMU_20  t_sz:6 ga:31, gw:17, ra:1, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_20(target) __REG(target,31U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_20_CFG_LINK_BUF_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_20_CFG_LINK_BUF_EN    VTSS_BIT(0U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_20_CFG_LINK_BUF_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_CMU_TARGET_CMU_21  t_sz:6 ga:31, gw:17, ra:2, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_21(target) __REG(target,31U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_21_CFG_REFCK_BCNTMAXVAL_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_21_CFG_REFCK_BCNTMAXVAL_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_21_CFG_REFCK_BCNTMAXVAL_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD10G_CMU_TARGET_CMU_22  t_sz:6 ga:31, gw:17, ra:3, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_22(target) __REG(target,31U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_22_CFG_REFCK_SSC_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_22_CFG_REFCK_SSC_EN    VTSS_BIT(0U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_22_CFG_REFCK_SSC_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_22_CFG_REFCK_CENTER_SPREADING(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_22_CFG_REFCK_CENTER_SPREADING    VTSS_BIT(1U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_22_CFG_REFCK_CENTER_SPREADING(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_22_CFG_REFCK_SSC_RTL_CLK_SEL(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_22_CFG_REFCK_SSC_RTL_CLK_SEL    VTSS_BIT(2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_22_CFG_REFCK_SSC_RTL_CLK_SEL(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_22_CFG_REFCK_SSC_RESETB(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_22_CFG_REFCK_SSC_RESETB    VTSS_BIT(3U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_22_CFG_REFCK_SSC_RESETB(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

/* SD10G_CMU_TARGET_CMU_23  t_sz:6 ga:31, gw:17, ra:4, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_23(target) __REG(target,31U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_23_CFG_REFCK_MCNTMAXVAL_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_23_CFG_REFCK_MCNTMAXVAL_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_23_CFG_REFCK_MCNTMAXVAL_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD10G_CMU_TARGET_CMU_24  t_sz:6 ga:31, gw:17, ra:5, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_24(target) __REG(target,31U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_24_CFG_REFCK_NCNTMAXVAL_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_24_CFG_REFCK_NCNTMAXVAL_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_24_CFG_REFCK_NCNTMAXVAL_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_CMU_TARGET_CMU_25  t_sz:6 ga:31, gw:17, ra:6, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_25(target) __REG(target,31U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_25_CFG_REFCK_NCNTMAXVAL_10_8(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_25_CFG_REFCK_NCNTMAXVAL_10_8    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_25_CFG_REFCK_NCNTMAXVAL_10_8(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD10G_CMU_TARGET_CMU_26  t_sz:6 ga:31, gw:17, ra:7, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_26(target) __REG(target,31U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_26_CFG_REFCK_SSC_PI_BW_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_26_CFG_REFCK_SSC_PI_BW_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_26_CFG_REFCK_SSC_PI_BW_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_26_CFG_REFCK_SSC_PI_STEP_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_26_CFG_REFCK_SSC_PI_STEP_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_26_CFG_REFCK_SSC_PI_STEP_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

/* SD10G_CMU_TARGET_CMU_30  t_sz:6 ga:48, gw:18, ra:0, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_30(target) __REG(target,48U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_30_R_PLL_DLOL_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_30_R_PLL_DLOL_EN    VTSS_BIT(0U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_30_R_PLL_DLOL_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_CMU_TARGET_CMU_31  t_sz:6 ga:48, gw:18, ra:1, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_31(target) __REG(target,48U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_31_R_PLL_LOL_DEASSERT_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_31_R_PLL_LOL_DEASSERT_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_31_R_PLL_LOL_DEASSERT_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_CMU_TARGET_CMU_32  t_sz:6 ga:48, gw:18, ra:2, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_32(target) __REG(target,48U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_32_R_PLL_LOL_DEASSERT_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_32_R_PLL_LOL_DEASSERT_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_32_R_PLL_LOL_DEASSERT_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_CMU_TARGET_CMU_33  t_sz:6 ga:48, gw:18, ra:3, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_33(target) __REG(target,48U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_33_R_PLL_LOL_ASSERT_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_33_R_PLL_LOL_ASSERT_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_33_R_PLL_LOL_ASSERT_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_CMU_TARGET_CMU_34  t_sz:6 ga:48, gw:18, ra:4, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_34(target) __REG(target,48U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_34_R_PLL_LOL_ASSERT_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_34_R_PLL_LOL_ASSERT_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_34_R_PLL_LOL_ASSERT_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_CMU_TARGET_CMU_35  t_sz:6 ga:48, gw:18, ra:5, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_35(target) __REG(target,48U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_35_R_PLL_LOL_DF1_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_35_R_PLL_LOL_DF1_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_35_R_PLL_LOL_DF1_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_CMU_TARGET_CMU_36  t_sz:6 ga:48, gw:18, ra:6, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_36(target) __REG(target,48U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_36_R_PLL_LOL_DF1_9_8(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_36_R_PLL_LOL_DF1_9_8    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_36_R_PLL_LOL_DF1_9_8(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD10G_CMU_TARGET_CMU_37  t_sz:6 ga:48, gw:18, ra:7, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_37(target) __REG(target,48U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_37_R_PLL_LOL_DF2_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_37_R_PLL_LOL_DF2_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_37_R_PLL_LOL_DF2_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_CMU_TARGET_CMU_38  t_sz:6 ga:48, gw:18, ra:8, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_38(target) __REG(target,48U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_38_R_PLL_LOL_DF2_9_8(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_38_R_PLL_LOL_DF2_9_8    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_38_R_PLL_LOL_DF2_9_8(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD10G_CMU_TARGET_CMU_42  t_sz:6 ga:66, gw:158, ra:0, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_42(target) __REG(target,66U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_42_R_LOL_RESET(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_42_R_LOL_RESET    VTSS_BIT(0U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_42_R_LOL_RESET(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_CMU_TARGET_CMU_43  t_sz:6 ga:66, gw:158, ra:1, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_43(target) __REG(target,66U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_43_R_TIME_PLL2CDR_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_43_R_TIME_PLL2CDR_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_43_R_TIME_PLL2CDR_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD10G_CMU_TARGET_CMU_44  t_sz:6 ga:66, gw:158, ra:2, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_44(target) __REG(target,66U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_44_R_PLL_RSTN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_44_R_PLL_RSTN    VTSS_BIT(0U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_44_R_PLL_RSTN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_44_R_CK_RESETB(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_44_R_CK_RESETB    VTSS_BIT(1U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_44_R_CK_RESETB(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* SD10G_CMU_TARGET_CMU_45  t_sz:6 ga:66, gw:158, ra:3, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_45(target) __REG(target,66U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_45_R_EN_RATECHG_CTRL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_45_R_EN_RATECHG_CTRL    VTSS_BIT(0U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_45_R_EN_RATECHG_CTRL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_45_R_DWIDTHCTRL_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_45_R_DWIDTHCTRL_FROM_HWT    VTSS_BIT(1U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_45_R_DWIDTHCTRL_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_45_RESERVED(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_45_RESERVED    VTSS_BIT(2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_45_RESERVED(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_45_R_REFCK_SSC_EN_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_45_R_REFCK_SSC_EN_FROM_HWT    VTSS_BIT(3U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_45_R_REFCK_SSC_EN_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_45_RESERVED_2(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_45_RESERVED_2    VTSS_BIT(4U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_45_RESERVED_2(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_45_R_LINK_BUF_EN_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_45_R_LINK_BUF_EN_FROM_HWT    VTSS_BIT(5U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_45_R_LINK_BUF_EN_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_45_R_BIAS_EN_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_45_R_BIAS_EN_FROM_HWT    VTSS_BIT(6U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_45_R_BIAS_EN_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_45_R_AUTO_RST_TREE_PD_MAN(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_45_R_AUTO_RST_TREE_PD_MAN    VTSS_BIT(7U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_45_R_AUTO_RST_TREE_PD_MAN(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

/* SD10G_CMU_TARGET_CMU_46  t_sz:6 ga:66, gw:158, ra:4, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_46(target) __REG(target,66U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_46_R_DBG_SEL_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_46_R_DBG_SEL_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_46_R_DBG_SEL_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD10G_CMU_TARGET_CMU_47  t_sz:6 ga:66, gw:158, ra:5, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_47(target) __REG(target,66U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_47_R_PCS2PMA_PHYMODE_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_47_R_PCS2PMA_PHYMODE_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_47_R_PCS2PMA_PHYMODE_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD10G_CMU_TARGET_CMU_E0  t_sz:6 ga:224, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_E0(target) __REG(target,224U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_E0_READ_VCO_CTUNE_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_E0_READ_VCO_CTUNE_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_E0_READ_VCO_CTUNE_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_E0_PLL_LOL_UDL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_E0_PLL_LOL_UDL    VTSS_BIT(4U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_E0_PLL_LOL_UDL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* SD10G_CMU_TARGET_CMU_E1  t_sz:6 ga:224, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_E1(target) __REG(target,224U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_E1_CFG_COMMON_STATUS_RESERVE_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_E1_CFG_COMMON_STATUS_RESERVE_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_E1_CFG_COMMON_STATUS_RESERVE_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD_CMU_TERM_TARGET_SD_CMU_CFG  t_sz:1 ga:0, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_SD_CMU_TERM_TARGET_SD_CMU_CFG __REG(VTSS_TO_SD_CMU_CFG_0,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD_CMU_TERM_TARGET_SD_CMU_CFG_CMU_RST(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD_CMU_TERM_TARGET_SD_CMU_CFG_CMU_RST    VTSS_BIT(0U)
#define VTSS_X_SD_CMU_TERM_TARGET_SD_CMU_CFG_CMU_RST(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD_CMU_TERM_TARGET_SD_CMU_CFG_EXT_CFG_RST(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD_CMU_TERM_TARGET_SD_CMU_CFG_EXT_CFG_RST    VTSS_BIT(1U)
#define VTSS_X_SD_CMU_TERM_TARGET_SD_CMU_CFG_EXT_CFG_RST(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* SD_CMU_TERM_TARGET_SD_CMU_STAT  t_sz:1 ga:0, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_SD_CMU_TERM_TARGET_SD_CMU_STAT __REG(VTSS_TO_SD_CMU_CFG_0,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD_CMU_TERM_TARGET_SD_CMU_STAT_DBG_OBS(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SD_CMU_TERM_TARGET_SD_CMU_STAT_DBG_OBS    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SD_CMU_TERM_TARGET_SD_CMU_STAT_DBG_OBS(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

/* SD_CMU_TERM_TARGET_SD_EXTCFG_CFG  t_sz:1 ga:2, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_SD_CMU_TERM_TARGET_SD_EXTCFG_CFG __REG(VTSS_TO_SD_CMU_CFG_0,2U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD_CMU_TERM_TARGET_SD_EXTCFG_CFG_CLK_DIV(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD_CMU_TERM_TARGET_SD_EXTCFG_CFG_CLK_DIV    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD_CMU_TERM_TARGET_SD_EXTCFG_CFG_CLK_DIV(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

#define VTSS_F_SD_CMU_TERM_TARGET_SD_EXTCFG_CFG_WS_SETUP_WR(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD_CMU_TERM_TARGET_SD_EXTCFG_CFG_WS_SETUP_WR    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD_CMU_TERM_TARGET_SD_EXTCFG_CFG_WS_SETUP_WR(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD_CMU_TERM_TARGET_SD_EXTCFG_CFG_WS_EXEC_WR(x) VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_SD_CMU_TERM_TARGET_SD_EXTCFG_CFG_WS_EXEC_WR    VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_SD_CMU_TERM_TARGET_SD_EXTCFG_CFG_WS_EXEC_WR(x) VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_SD_CMU_TERM_TARGET_SD_EXTCFG_CFG_WS_HOLD_WR(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_SD_CMU_TERM_TARGET_SD_EXTCFG_CFG_WS_HOLD_WR    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_SD_CMU_TERM_TARGET_SD_EXTCFG_CFG_WS_HOLD_WR(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_SD_CMU_TERM_TARGET_SD_EXTCFG_CFG_WS_EXEC_RD(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_SD_CMU_TERM_TARGET_SD_EXTCFG_CFG_WS_EXEC_RD    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_SD_CMU_TERM_TARGET_SD_EXTCFG_CFG_WS_EXEC_RD(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

/* SD_CMU_TERM_TARGET_LCPLL_CFG  t_sz:1 ga:3, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_SD_CMU_TERM_TARGET_LCPLL_CFG __REG(VTSS_TO_SD_CMU_CFG_0,3U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD_CMU_TERM_TARGET_LCPLL_CFG_LCPLL_REFCLK_TERM_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD_CMU_TERM_TARGET_LCPLL_CFG_LCPLL_REFCLK_TERM_ENA    VTSS_BIT(0U)
#define VTSS_X_SD_CMU_TERM_TARGET_LCPLL_CFG_LCPLL_REFCLK_TERM_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD_CMU_NONTERM_TARGET_SD_CMU_CFG  t_sz:5 ga:0, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_SD_CMU_NONTERM_TARGET_SD_CMU_CFG(target) __REG(target,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD_CMU_NONTERM_TARGET_SD_CMU_CFG_CMU_RST(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD_CMU_NONTERM_TARGET_SD_CMU_CFG_CMU_RST    VTSS_BIT(0U)
#define VTSS_X_SD_CMU_NONTERM_TARGET_SD_CMU_CFG_CMU_RST(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD_CMU_NONTERM_TARGET_SD_CMU_CFG_EXT_CFG_RST(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD_CMU_NONTERM_TARGET_SD_CMU_CFG_EXT_CFG_RST    VTSS_BIT(1U)
#define VTSS_X_SD_CMU_NONTERM_TARGET_SD_CMU_CFG_EXT_CFG_RST(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* SD_CMU_NONTERM_TARGET_SD_CMU_STAT  t_sz:5 ga:0, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_SD_CMU_NONTERM_TARGET_SD_CMU_STAT(target) __REG(target,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD_CMU_NONTERM_TARGET_SD_CMU_STAT_DBG_OBS(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SD_CMU_NONTERM_TARGET_SD_CMU_STAT_DBG_OBS    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SD_CMU_NONTERM_TARGET_SD_CMU_STAT_DBG_OBS(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

/* SD_CMU_NONTERM_TARGET_SD_EXTCFG_CFG  t_sz:5 ga:2, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_SD_CMU_NONTERM_TARGET_SD_EXTCFG_CFG(target) __REG(target,2U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD_CMU_NONTERM_TARGET_SD_EXTCFG_CFG_CLK_DIV(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD_CMU_NONTERM_TARGET_SD_EXTCFG_CFG_CLK_DIV    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD_CMU_NONTERM_TARGET_SD_EXTCFG_CFG_CLK_DIV(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

#define VTSS_F_SD_CMU_NONTERM_TARGET_SD_EXTCFG_CFG_WS_SETUP_WR(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD_CMU_NONTERM_TARGET_SD_EXTCFG_CFG_WS_SETUP_WR    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD_CMU_NONTERM_TARGET_SD_EXTCFG_CFG_WS_SETUP_WR(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD_CMU_NONTERM_TARGET_SD_EXTCFG_CFG_WS_EXEC_WR(x) VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_SD_CMU_NONTERM_TARGET_SD_EXTCFG_CFG_WS_EXEC_WR    VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_SD_CMU_NONTERM_TARGET_SD_EXTCFG_CFG_WS_EXEC_WR(x) VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_SD_CMU_NONTERM_TARGET_SD_EXTCFG_CFG_WS_HOLD_WR(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_SD_CMU_NONTERM_TARGET_SD_EXTCFG_CFG_WS_HOLD_WR    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_SD_CMU_NONTERM_TARGET_SD_EXTCFG_CFG_WS_HOLD_WR(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_SD_CMU_NONTERM_TARGET_SD_EXTCFG_CFG_WS_EXEC_RD(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_SD_CMU_NONTERM_TARGET_SD_EXTCFG_CFG_WS_EXEC_RD    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_SD_CMU_NONTERM_TARGET_SD_EXTCFG_CFG_WS_EXEC_RD(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

/* SD_CMU_NONTERM_TARGET_LCPLL_CFG  t_sz:5 ga:3, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_SD_CMU_NONTERM_TARGET_LCPLL_CFG(target) __REG(target,3U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD_CMU_NONTERM_TARGET_LCPLL_CFG_LCPLL_REFCLK_TERM_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD_CMU_NONTERM_TARGET_LCPLL_CFG_LCPLL_REFCLK_TERM_ENA    VTSS_BIT(0U)
#define VTSS_X_SD_CMU_NONTERM_TARGET_LCPLL_CFG_LCPLL_REFCLK_TERM_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_00  t_sz:10 ga:0, gw:72, ra:0, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_00(target) __REG(target,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_00_R_SIMULATION_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_00_R_SIMULATION_MODE    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_00_R_SIMULATION_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_01  t_sz:10 ga:0, gw:72, ra:1, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_01(target) __REG(target,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_01_CFG_PMA_TX_CK_BITWIDTH_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_01_CFG_PMA_TX_CK_BITWIDTH_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_01_CFG_PMA_TX_CK_BITWIDTH_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_01_CFG_RXDET_EN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_01_CFG_RXDET_EN    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_01_CFG_RXDET_EN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_01_CFG_RXDET_STR(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_01_CFG_RXDET_STR    VTSS_BIT(5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_01_CFG_RXDET_STR(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

/* SD10G_LANE_TARGET_LANE_02  t_sz:10 ga:0, gw:72, ra:2, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_02(target) __REG(target,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_02_CFG_EN_ADV(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_02_CFG_EN_ADV    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_02_CFG_EN_ADV(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_02_CFG_EN_MAIN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_02_CFG_EN_MAIN    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_02_CFG_EN_MAIN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_02_CFG_EN_DLY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_02_CFG_EN_DLY    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_02_CFG_EN_DLY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_02_CFG_EN_DLY2(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_02_CFG_EN_DLY2    VTSS_BIT(3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_02_CFG_EN_DLY2(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_02_CFG_TAP_ADV_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_02_CFG_TAP_ADV_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_02_CFG_TAP_ADV_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

/* SD10G_LANE_TARGET_LANE_03  t_sz:10 ga:0, gw:72, ra:3, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_03(target) __REG(target,0U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_03_CFG_TAP_MAIN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_03_CFG_TAP_MAIN    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_03_CFG_TAP_MAIN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_04  t_sz:10 ga:0, gw:72, ra:4, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_04(target) __REG(target,0U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_04_CFG_TAP_DLY_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_04_CFG_TAP_DLY_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_04_CFG_TAP_DLY_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD10G_LANE_TARGET_LANE_05  t_sz:10 ga:0, gw:72, ra:5, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_05(target) __REG(target,0U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_05_CFG_TAP_DLY2_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_05_CFG_TAP_DLY2_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_05_CFG_TAP_DLY2_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_LANE_TARGET_LANE_06  t_sz:10 ga:0, gw:72, ra:6, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_06(target) __REG(target,0U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_06_CFG_PD_DRIVER(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_06_CFG_PD_DRIVER    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_06_CFG_PD_DRIVER(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_06_CFG_PD_CLK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_06_CFG_PD_CLK    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_06_CFG_PD_CLK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_06_CFG_PD_CML(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_06_CFG_PD_CML    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_06_CFG_PD_CML(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_06_CFG_TX2RX_LP_EN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_06_CFG_TX2RX_LP_EN    VTSS_BIT(3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_06_CFG_TX2RX_LP_EN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_06_CFG_RX2TX_LP_EN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_06_CFG_RX2TX_LP_EN    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_06_CFG_RX2TX_LP_EN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_06_CFG_EN_PREEMPH(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_06_CFG_EN_PREEMPH    VTSS_BIT(5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_06_CFG_EN_PREEMPH(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

/* SD10G_LANE_TARGET_LANE_07  t_sz:10 ga:0, gw:72, ra:7, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_07(target) __REG(target,0U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_07_CFG_RX_REG_BYP(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_07_CFG_RX_REG_BYP    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_07_CFG_RX_REG_BYP(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_07_CFG_RX_REG_PU(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_07_CFG_RX_REG_PU    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_07_CFG_RX_REG_PU(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_07_CFG_RX_REG_VSEL_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_07_CFG_RX_REG_VSEL_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_07_CFG_RX_REG_VSEL_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

/* SD10G_LANE_TARGET_LANE_08  t_sz:10 ga:0, gw:72, ra:8, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_08(target) __REG(target,0U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_08_CFG_BYP_OC_CLK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_08_CFG_BYP_OC_CLK    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_08_CFG_BYP_OC_CLK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_08_CFG_CTLE_NEGC(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_08_CFG_CTLE_NEGC    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_08_CFG_CTLE_NEGC(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

/* SD10G_LANE_TARGET_LANE_09  t_sz:10 ga:0, gw:72, ra:9, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_09(target) __REG(target,0U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_09_CFG_EN_HYS_SQ(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_09_CFG_EN_HYS_SQ    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_09_CFG_EN_HYS_SQ(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_09_CFG_IP_RX_LS_SEL_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_09_CFG_IP_RX_LS_SEL_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_09_CFG_IP_RX_LS_SEL_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

/* SD10G_LANE_TARGET_LANE_0A  t_sz:10 ga:0, gw:72, ra:10, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_0A(target) __REG(target,0U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0A_CFG_LANE_ID_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0A_CFG_LANE_ID_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0A_CFG_LANE_ID_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD10G_LANE_TARGET_LANE_0B  t_sz:10 ga:0, gw:72, ra:11, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_0B(target) __REG(target,0U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0B_CFG_EQ_RES_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0B_CFG_EQ_RES_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0B_CFG_EQ_RES_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0B_CFG_PD_CTLE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0B_CFG_PD_CTLE    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0B_CFG_PD_CTLE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0B_CFG_CTLE_TP_EN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0B_CFG_CTLE_TP_EN    VTSS_BIT(5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0B_CFG_CTLE_TP_EN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0B_CFG_RESETB_OSCAL_AFE(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0B_CFG_RESETB_OSCAL_AFE    VTSS_BIT(6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0B_CFG_RESETB_OSCAL_AFE(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0B_CFG_RESETB_OSCAL_SQ(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0B_CFG_RESETB_OSCAL_SQ    VTSS_BIT(7U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0B_CFG_RESETB_OSCAL_SQ(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

/* SD10G_LANE_TARGET_LANE_0C  t_sz:10 ga:0, gw:72, ra:12, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_0C(target) __REG(target,0U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0C_CFG_OSCAL_AFE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0C_CFG_OSCAL_AFE    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0C_CFG_OSCAL_AFE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0C_CFG_OSCAL_SQ(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0C_CFG_OSCAL_SQ    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0C_CFG_OSCAL_SQ(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0C_CFG_OSDAC_2X_AFE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0C_CFG_OSDAC_2X_AFE    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0C_CFG_OSDAC_2X_AFE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0C_CFG_OSDAC_2X_SQ(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0C_CFG_OSDAC_2X_SQ    VTSS_BIT(3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0C_CFG_OSDAC_2X_SQ(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0C_CFG_PD_OSDAC_AFE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0C_CFG_PD_OSDAC_AFE    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0C_CFG_PD_OSDAC_AFE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0C_CFG_PD_OSDAC_SQ(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0C_CFG_PD_OSDAC_SQ    VTSS_BIT(5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0C_CFG_PD_OSDAC_SQ(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0C_CFG_PD_RX_LS(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0C_CFG_PD_RX_LS    VTSS_BIT(6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0C_CFG_PD_RX_LS(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0C_CFG_RX_PCIE_GEN12(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0C_CFG_RX_PCIE_GEN12    VTSS_BIT(7U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0C_CFG_RX_PCIE_GEN12(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

/* SD10G_LANE_TARGET_LANE_0D  t_sz:10 ga:0, gw:72, ra:13, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_0D(target) __REG(target,0U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0D_CFG_CTLE_M_THR_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0D_CFG_CTLE_M_THR_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0D_CFG_CTLE_M_THR_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0D_CFG_EQR_BYP(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0D_CFG_EQR_BYP    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0D_CFG_EQR_BYP(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* SD10G_LANE_TARGET_LANE_0E  t_sz:10 ga:0, gw:72, ra:14, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_0E(target) __REG(target,0U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0E_CFG_EQC_FORCE_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0E_CFG_EQC_FORCE_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0E_CFG_EQC_FORCE_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0E_CFG_RXLB_EN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0E_CFG_RXLB_EN    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0E_CFG_RXLB_EN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0E_CFG_TXLB_EN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0E_CFG_TXLB_EN    VTSS_BIT(5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0E_CFG_TXLB_EN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0E_CFG_SUM_SETCM_EN(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0E_CFG_SUM_SETCM_EN    VTSS_BIT(6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0E_CFG_SUM_SETCM_EN(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

/* SD10G_LANE_TARGET_LANE_0F  t_sz:10 ga:0, gw:72, ra:15, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_0F(target) __REG(target,0U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0F_R_CDR_M_GEN1_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0F_R_CDR_M_GEN1_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0F_R_CDR_M_GEN1_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_10  t_sz:10 ga:0, gw:72, ra:16, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_10(target) __REG(target,0U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_10_R_CDR_M_GEN2_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_10_R_CDR_M_GEN2_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_10_R_CDR_M_GEN2_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_11  t_sz:10 ga:0, gw:72, ra:17, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_11(target) __REG(target,0U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_11_R_CDR_M_GEN3_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_11_R_CDR_M_GEN3_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_11_R_CDR_M_GEN3_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_12  t_sz:10 ga:0, gw:72, ra:18, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_12(target) __REG(target,0U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_12_R_CDR_M_GEN4_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_12_R_CDR_M_GEN4_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_12_R_CDR_M_GEN4_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_13  t_sz:10 ga:0, gw:72, ra:19, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_13(target) __REG(target,0U,0U,0U,0U,19U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_13_CFG_DCDR_PD(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_13_CFG_DCDR_PD    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_13_CFG_DCDR_PD(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_13_CFG_PHID_1T(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_13_CFG_PHID_1T    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_13_CFG_PHID_1T(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_13_CFG_CDRCK_EN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_13_CFG_CDRCK_EN    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_13_CFG_CDRCK_EN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

/* SD10G_LANE_TARGET_LANE_14  t_sz:10 ga:0, gw:72, ra:20, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_14(target) __REG(target,0U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_14_CFG_PI_EXT_DAC_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_14_CFG_PI_EXT_DAC_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_14_CFG_PI_EXT_DAC_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_15  t_sz:10 ga:0, gw:72, ra:21, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_15(target) __REG(target,0U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_15_CFG_PI_EXT_DAC_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_15_CFG_PI_EXT_DAC_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_15_CFG_PI_EXT_DAC_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_16  t_sz:10 ga:0, gw:72, ra:22, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_16(target) __REG(target,0U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_16_CFG_PI_EXT_DAC_23_16(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_16_CFG_PI_EXT_DAC_23_16    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_16_CFG_PI_EXT_DAC_23_16(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_17  t_sz:10 ga:0, gw:72, ra:23, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_17(target) __REG(target,0U,0U,0U,0U,23U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_17_CFG_PI_EXT_DAC_30_24(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_17_CFG_PI_EXT_DAC_30_24    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_17_CFG_PI_EXT_DAC_30_24(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SD10G_LANE_TARGET_LANE_18  t_sz:10 ga:0, gw:72, ra:24, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_18(target) __REG(target,0U,0U,0U,0U,24U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_18_CFG_PI_EXT_OVR(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_18_CFG_PI_EXT_OVR    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_18_CFG_PI_EXT_OVR(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_18_CFG_PI_HOLD(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_18_CFG_PI_HOLD    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_18_CFG_PI_HOLD(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_18_CFG_PI_OFFSET_DIR(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_18_CFG_PI_OFFSET_DIR    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_18_CFG_PI_OFFSET_DIR(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_18_CFG_PI_OFFSET_SET(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_18_CFG_PI_OFFSET_SET    VTSS_BIT(3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_18_CFG_PI_OFFSET_SET(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_18_CFG_PI_EXT_QRT_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_18_CFG_PI_EXT_QRT_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_18_CFG_PI_EXT_QRT_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

/* SD10G_LANE_TARGET_LANE_19  t_sz:10 ga:0, gw:72, ra:25, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_19(target) __REG(target,0U,0U,0U,0U,25U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_19_CFG_PI_OFFSET_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_19_CFG_PI_OFFSET_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_19_CFG_PI_OFFSET_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SD10G_LANE_TARGET_LANE_1A  t_sz:10 ga:0, gw:72, ra:26, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_1A(target) __REG(target,0U,0U,0U,0U,26U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_1A_CFG_PI_R_SCAN_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_1A_CFG_PI_R_SCAN_EN    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_1A_CFG_PI_R_SCAN_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_1A_CFG_PI_EN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_1A_CFG_PI_EN    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_1A_CFG_PI_EN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_1A_CFG_PI_DFE_EN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_1A_CFG_PI_DFE_EN    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_1A_CFG_PI_DFE_EN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_1A_CFG_PI_STEPS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_1A_CFG_PI_STEPS    VTSS_BIT(3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_1A_CFG_PI_STEPS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_1A_CFG_PI_FLOOP_STEPS_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_1A_CFG_PI_FLOOP_STEPS_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_1A_CFG_PI_FLOOP_STEPS_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

/* SD10G_LANE_TARGET_LANE_1B  t_sz:10 ga:0, gw:72, ra:27, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_1B(target) __REG(target,0U,0U,0U,0U,27U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_1B_CFG_VCM_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_1B_CFG_VCM_SEL    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_1B_CFG_VCM_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_1C  t_sz:10 ga:0, gw:72, ra:28, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_1C(target) __REG(target,0U,0U,0U,0U,28U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_1C_CFG_DFEDIG_BYP_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_1C_CFG_DFEDIG_BYP_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_1C_CFG_DFEDIG_BYP_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SD10G_LANE_TARGET_LANE_1D  t_sz:10 ga:0, gw:72, ra:29, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_1D(target) __REG(target,0U,0U,0U,0U,29U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_1D_CFG_DFE_BYP_H1_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_1D_CFG_DFE_BYP_H1_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_1D_CFG_DFE_BYP_H1_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD10G_LANE_TARGET_LANE_1E  t_sz:10 ga:0, gw:72, ra:30, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_1E(target) __REG(target,0U,0U,0U,0U,30U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_1E_CFG_DFE_BYP_H2_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_1E_CFG_DFE_BYP_H2_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_1E_CFG_DFE_BYP_H2_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD10G_LANE_TARGET_LANE_1F  t_sz:10 ga:0, gw:72, ra:31, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_1F(target) __REG(target,0U,0U,0U,0U,31U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_1F_CFG_DFE_BYP_H3_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_1F_CFG_DFE_BYP_H3_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_1F_CFG_DFE_BYP_H3_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_1F_CFG_DFE_BYP_H4_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_1F_CFG_DFE_BYP_H4_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_1F_CFG_DFE_BYP_H4_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

/* SD10G_LANE_TARGET_LANE_20  t_sz:10 ga:0, gw:72, ra:32, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_20(target) __REG(target,0U,0U,0U,0U,32U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_20_CFG_DFE_BYP_H5_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_20_CFG_DFE_BYP_H5_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_20_CFG_DFE_BYP_H5_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_LANE_TARGET_LANE_21  t_sz:10 ga:0, gw:72, ra:33, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_21(target) __REG(target,0U,0U,0U,0U,33U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_21_CFG_DFE_DLEV_6_0(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_21_CFG_DFE_DLEV_6_0    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_21_CFG_DFE_DLEV_6_0(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SD10G_LANE_TARGET_LANE_22  t_sz:10 ga:0, gw:72, ra:34, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_22(target) __REG(target,0U,0U,0U,0U,34U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_22_CFG_DFETAP_EN_5_1(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_22_CFG_DFETAP_EN_5_1    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_22_CFG_DFETAP_EN_5_1(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD10G_LANE_TARGET_LANE_23  t_sz:10 ga:0, gw:72, ra:35, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_23(target) __REG(target,0U,0U,0U,0U,35U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_23_CFG_DFE_PD(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_23_CFG_DFE_PD    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_23_CFG_DFE_PD(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_23_CFG_EN_DFEDIG(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_23_CFG_EN_DFEDIG    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_23_CFG_EN_DFEDIG(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_23_CFG_DFECK_EN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_23_CFG_DFECK_EN    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_23_CFG_DFECK_EN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_23_CFG_ERRAMP_PD(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_23_CFG_ERRAMP_PD    VTSS_BIT(3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_23_CFG_ERRAMP_PD(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_23_CFG_DFEDIG_M_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_23_CFG_DFEDIG_M_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_23_CFG_DFEDIG_M_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

/* SD10G_LANE_TARGET_LANE_24  t_sz:10 ga:0, gw:72, ra:36, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_24(target) __REG(target,0U,0U,0U,0U,36U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_24_CFG_PI_BW_GEN1_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_24_CFG_PI_BW_GEN1_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_24_CFG_PI_BW_GEN1_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_24_CFG_PI_BW_GEN2_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_24_CFG_PI_BW_GEN2_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_24_CFG_PI_BW_GEN2_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

/* SD10G_LANE_TARGET_LANE_25  t_sz:10 ga:0, gw:72, ra:37, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_25(target) __REG(target,0U,0U,0U,0U,37U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_25_CFG_PI_BW_GEN3_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_25_CFG_PI_BW_GEN3_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_25_CFG_PI_BW_GEN3_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_25_CFG_PI_BW_GEN4_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_25_CFG_PI_BW_GEN4_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_25_CFG_PI_BW_GEN4_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

/* SD10G_LANE_TARGET_LANE_26  t_sz:10 ga:0, gw:72, ra:38, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_26(target) __REG(target,0U,0U,0U,0U,38U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_26_CFG_ISCAN_EXT_DAC_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_26_CFG_ISCAN_EXT_DAC_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_26_CFG_ISCAN_EXT_DAC_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_27  t_sz:10 ga:0, gw:72, ra:39, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_27(target) __REG(target,0U,0U,0U,0U,39U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_27_CFG_ISCAN_EXT_DAC_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_27_CFG_ISCAN_EXT_DAC_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_27_CFG_ISCAN_EXT_DAC_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_28  t_sz:10 ga:0, gw:72, ra:40, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_28(target) __REG(target,0U,0U,0U,0U,40U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_28_CFG_ISCAN_EXT_DAC_23_16(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_28_CFG_ISCAN_EXT_DAC_23_16    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_28_CFG_ISCAN_EXT_DAC_23_16(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_29  t_sz:10 ga:0, gw:72, ra:41, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_29(target) __REG(target,0U,0U,0U,0U,41U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_29_CFG_ISCAN_EXT_DAC_30_24(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_29_CFG_ISCAN_EXT_DAC_30_24    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_29_CFG_ISCAN_EXT_DAC_30_24(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SD10G_LANE_TARGET_LANE_2A  t_sz:10 ga:0, gw:72, ra:42, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_2A(target) __REG(target,0U,0U,0U,0U,42U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_2A_CFG_ISCAN_EXT_OVR(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_2A_CFG_ISCAN_EXT_OVR    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_2A_CFG_ISCAN_EXT_OVR(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_2A_CFG_ISCAN_EXT_QRT_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_2A_CFG_ISCAN_EXT_QRT_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_2A_CFG_ISCAN_EXT_QRT_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

/* SD10G_LANE_TARGET_LANE_2B  t_sz:10 ga:0, gw:72, ra:43, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_2B(target) __REG(target,0U,0U,0U,0U,43U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_2B_CFG_ISCAN_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_2B_CFG_ISCAN_EN    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_2B_CFG_ISCAN_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_2B_CFG_ISCAN_SEL(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_2B_CFG_ISCAN_SEL    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_2B_CFG_ISCAN_SEL(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_2B_CFG_ISCAN_RSTN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_2B_CFG_ISCAN_RSTN    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_2B_CFG_ISCAN_RSTN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_2B_CFG_ISCAN_STEPSIZE(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_2B_CFG_ISCAN_STEPSIZE    VTSS_BIT(3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_2B_CFG_ISCAN_STEPSIZE(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_2B_CFG_FOM_SEL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_2B_CFG_FOM_SEL    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_2B_CFG_FOM_SEL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_2B_CFG_ADD_VOLT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_2B_CFG_ADD_VOLT    VTSS_BIT(5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_2B_CFG_ADD_VOLT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_2B_CFG_MAN_VOLT_EN(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_2B_CFG_MAN_VOLT_EN    VTSS_BIT(6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_2B_CFG_MAN_VOLT_EN(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

/* SD10G_LANE_TARGET_LANE_2C  t_sz:10 ga:0, gw:72, ra:44, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_2C(target) __REG(target,0U,0U,0U,0U,44U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_2C_CFG_COMP_NUM_SEL_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_2C_CFG_COMP_NUM_SEL_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_2C_CFG_COMP_NUM_SEL_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_2C_CFG_OS_MAN_EN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_2C_CFG_OS_MAN_EN    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_2C_CFG_OS_MAN_EN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_2C_CFG_R_OFFSET_DIR(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_2C_CFG_R_OFFSET_DIR    VTSS_BIT(5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_2C_CFG_R_OFFSET_DIR(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

/* SD10G_LANE_TARGET_LANE_2D  t_sz:10 ga:0, gw:72, ra:45, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_2D(target) __REG(target,0U,0U,0U,0U,45U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_2D_CFG_MAN_VOLT_SEL_6_0(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_2D_CFG_MAN_VOLT_SEL_6_0    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_2D_CFG_MAN_VOLT_SEL_6_0(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SD10G_LANE_TARGET_LANE_2E  t_sz:10 ga:0, gw:72, ra:46, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_2E(target) __REG(target,0U,0U,0U,0U,46U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_2E_CFG_OS_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_2E_CFG_OS_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_2E_CFG_OS_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SD10G_LANE_TARGET_LANE_2F  t_sz:10 ga:0, gw:72, ra:47, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_2F(target) __REG(target,0U,0U,0U,0U,47U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_2F_CFG_VGA_CP_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_2F_CFG_VGA_CP_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_2F_CFG_VGA_CP_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_2F_CFG_VGA_CTRL_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_2F_CFG_VGA_CTRL_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_2F_CFG_VGA_CTRL_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

/* SD10G_LANE_TARGET_LANE_30  t_sz:10 ga:0, gw:72, ra:48, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_30(target) __REG(target,0U,0U,0U,0U,48U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_30_CFG_SUMMER_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_30_CFG_SUMMER_EN    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_30_CFG_SUMMER_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_30_CFG_RXDIV_SEL_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_30_CFG_RXDIV_SEL_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_30_CFG_RXDIV_SEL_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

/* SD10G_LANE_TARGET_LANE_31  t_sz:10 ga:0, gw:72, ra:49, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_31(target) __REG(target,0U,0U,0U,0U,49U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_31_CFG_PI_RSTN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_31_CFG_PI_RSTN    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_31_CFG_PI_RSTN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_31_CFG_CDR_RSTN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_31_CFG_CDR_RSTN    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_31_CFG_CDR_RSTN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_31_CFG_RSTN_DFEDIG(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_31_CFG_RSTN_DFEDIG    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_31_CFG_RSTN_DFEDIG(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_31_CFG_CTLE_RSTN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_31_CFG_CTLE_RSTN    VTSS_BIT(3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_31_CFG_CTLE_RSTN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_31_CFG_RSTN_DIV5_8(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_31_CFG_RSTN_DIV5_8    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_31_CFG_RSTN_DIV5_8(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_31_CFG_R50_EN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_31_CFG_R50_EN    VTSS_BIT(5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_31_CFG_R50_EN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

/* SD10G_LANE_TARGET_LANE_32  t_sz:10 ga:0, gw:72, ra:50, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_32(target) __REG(target,0U,0U,0U,0U,50U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_32_CFG_ITX_IPCLK_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_32_CFG_ITX_IPCLK_BASE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_32_CFG_ITX_IPCLK_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_32_CFG_ITX_IPCML_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_32_CFG_ITX_IPCML_BASE_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_32_CFG_ITX_IPCML_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

/* SD10G_LANE_TARGET_LANE_33  t_sz:10 ga:0, gw:72, ra:51, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_33(target) __REG(target,0U,0U,0U,0U,51U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_33_CFG_ITX_IPDRIVER_BASE_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_33_CFG_ITX_IPDRIVER_BASE_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_33_CFG_ITX_IPDRIVER_BASE_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_33_CFG_ITX_IPPREEMP_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_33_CFG_ITX_IPPREEMP_BASE_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_33_CFG_ITX_IPPREEMP_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

/* SD10G_LANE_TARGET_LANE_34  t_sz:10 ga:0, gw:72, ra:52, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_34(target) __REG(target,0U,0U,0U,0U,52U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_34_CFG_RXTERM_PD(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_34_CFG_RXTERM_PD    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_34_CFG_RXTERM_PD(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_34_CFG_PD_SQ(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_34_CFG_PD_SQ    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_34_CFG_PD_SQ(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_34_CFG_DIS_SQ(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_34_CFG_DIS_SQ    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_34_CFG_DIS_SQ(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_34_CFG_HIZ(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_34_CFG_HIZ    VTSS_BIT(3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_34_CFG_HIZ(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

/* SD10G_LANE_TARGET_LANE_35  t_sz:10 ga:0, gw:72, ra:53, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_35(target) __REG(target,0U,0U,0U,0U,53U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_35_CFG_TXRATE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_35_CFG_TXRATE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_35_CFG_TXRATE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_35_CFG_RXRATE_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_35_CFG_RXRATE_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_35_CFG_RXRATE_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

/* SD10G_LANE_TARGET_LANE_36  t_sz:10 ga:0, gw:72, ra:54, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_36(target) __REG(target,0U,0U,0U,0U,54U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_36_CFG_PREDRV_SLEWRATE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_36_CFG_PREDRV_SLEWRATE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_36_CFG_PREDRV_SLEWRATE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_36_CFG_EID_LP(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_36_CFG_EID_LP    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_36_CFG_EID_LP(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_36_CFG_EN_PREDRV_EMPH(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_36_CFG_EN_PREDRV_EMPH    VTSS_BIT(5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_36_CFG_EN_PREDRV_EMPH(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_36_CFG_PRBS_SEL(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_36_CFG_PRBS_SEL    VTSS_BIT(6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_36_CFG_PRBS_SEL(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_36_CFG_PRBS_SETB(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_36_CFG_PRBS_SETB    VTSS_BIT(7U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_36_CFG_PRBS_SETB(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

/* SD10G_LANE_TARGET_LANE_37  t_sz:10 ga:0, gw:72, ra:55, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_37(target) __REG(target,0U,0U,0U,0U,55U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_37_CFG_RXDET_COMP_PD(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_37_CFG_RXDET_COMP_PD    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_37_CFG_RXDET_COMP_PD(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_37_CFG_PD_RX_CKTREE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_37_CFG_PD_RX_CKTREE    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_37_CFG_PD_RX_CKTREE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_37_CFG_TXSWING_HALF(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_37_CFG_TXSWING_HALF    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_37_CFG_TXSWING_HALF(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_37_CFG_IP_PRE_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_37_CFG_IP_PRE_BASE_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_37_CFG_IP_PRE_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

/* SD10G_LANE_TARGET_LANE_38  t_sz:10 ga:0, gw:72, ra:56, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_38(target) __REG(target,0U,0U,0U,0U,56U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_38_CFG_TACC_SEL_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_38_CFG_TACC_SEL_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_38_CFG_TACC_SEL_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_38_CFG_RXFILT_Z_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_38_CFG_RXFILT_Z_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_38_CFG_RXFILT_Z_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

/* SD10G_LANE_TARGET_LANE_39  t_sz:10 ga:0, gw:72, ra:57, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_39(target) __REG(target,0U,0U,0U,0U,57U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_39_CFG_RXFILT_Y_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_39_CFG_RXFILT_Y_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_39_CFG_RXFILT_Y_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_39_CFG_RX_SSC_LH(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_39_CFG_RX_SSC_LH    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_39_CFG_RX_SSC_LH(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* SD10G_LANE_TARGET_LANE_3A  t_sz:10 ga:0, gw:72, ra:58, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_3A(target) __REG(target,0U,0U,0U,0U,58U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_3A_CFG_MP_MIN_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_3A_CFG_MP_MIN_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_3A_CFG_MP_MIN_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_3A_CFG_MP_MAX_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_3A_CFG_MP_MAX_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_3A_CFG_MP_MAX_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

/* SD10G_LANE_TARGET_LANE_3B  t_sz:10 ga:0, gw:72, ra:59, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_3B(target) __REG(target,0U,0U,0U,0U,59U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_3B_CFG_MF_MIN_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_3B_CFG_MF_MIN_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_3B_CFG_MF_MIN_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_3B_CFG_MF_MAX_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_3B_CFG_MF_MAX_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_3B_CFG_MF_MAX_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

/* SD10G_LANE_TARGET_LANE_3C  t_sz:10 ga:0, gw:72, ra:60, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_3C(target) __REG(target,0U,0U,0U,0U,60U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_3C_CFG_DIS_ACC(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_3C_CFG_DIS_ACC    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_3C_CFG_DIS_ACC(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_3C_CFG_DIS_2NDORDER(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_3C_CFG_DIS_2NDORDER    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_3C_CFG_DIS_2NDORDER(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* SD10G_LANE_TARGET_LANE_3D  t_sz:10 ga:0, gw:72, ra:61, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_3D(target) __REG(target,0U,0U,0U,0U,61U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_3D_CFG_ACC_THR_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_3D_CFG_ACC_THR_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_3D_CFG_ACC_THR_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD10G_LANE_TARGET_LANE_3E  t_sz:10 ga:0, gw:72, ra:62, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_3E(target) __REG(target,0U,0U,0U,0U,62U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_3E_CFG_OC_BYP_CODE_AFE_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_3E_CFG_OC_BYP_CODE_AFE_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_3E_CFG_OC_BYP_CODE_AFE_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_3E_CFG_OC_BYP_AFE(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_3E_CFG_OC_BYP_AFE    VTSS_BIT(6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_3E_CFG_OC_BYP_AFE(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

/* SD10G_LANE_TARGET_LANE_3F  t_sz:10 ga:0, gw:72, ra:63, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_3F(target) __REG(target,0U,0U,0U,0U,63U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_3F_CFG_OC_BYP_CODE_SQ_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_3F_CFG_OC_BYP_CODE_SQ_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_3F_CFG_OC_BYP_CODE_SQ_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_3F_CFG_OC_BYP_SQ(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_3F_CFG_OC_BYP_SQ    VTSS_BIT(6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_3F_CFG_OC_BYP_SQ(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

/* SD10G_LANE_TARGET_LANE_40  t_sz:10 ga:0, gw:72, ra:64, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_40(target) __REG(target,0U,0U,0U,0U,64U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_40_CFG_LANE_RESERVE_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_40_CFG_LANE_RESERVE_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_40_CFG_LANE_RESERVE_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_41  t_sz:10 ga:0, gw:72, ra:65, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_41(target) __REG(target,0U,0U,0U,0U,65U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_41_CFG_LANE_RESERVE_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_41_CFG_LANE_RESERVE_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_41_CFG_LANE_RESERVE_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_42  t_sz:10 ga:0, gw:72, ra:66, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_42(target) __REG(target,0U,0U,0U,0U,66U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_42_CFG_CDR_KF_GEN1_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_42_CFG_CDR_KF_GEN1_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_42_CFG_CDR_KF_GEN1_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_42_CFG_CDR_KF_GEN2_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_42_CFG_CDR_KF_GEN2_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_42_CFG_CDR_KF_GEN2_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

/* SD10G_LANE_TARGET_LANE_43  t_sz:10 ga:0, gw:72, ra:67, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_43(target) __REG(target,0U,0U,0U,0U,67U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_43_CFG_CDR_KF_GEN3_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_43_CFG_CDR_KF_GEN3_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_43_CFG_CDR_KF_GEN3_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_43_CFG_CDR_KF_GEN4_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_43_CFG_CDR_KF_GEN4_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_43_CFG_CDR_KF_GEN4_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

/* SD10G_LANE_TARGET_LANE_48  t_sz:10 ga:72, gw:10, ra:0, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_48(target) __REG(target,72U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_48_CFG_ALOS_THR_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_48_CFG_ALOS_THR_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_48_CFG_ALOS_THR_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_48_CFG_AUX_RXCK_SEL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_48_CFG_AUX_RXCK_SEL    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_48_CFG_AUX_RXCK_SEL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_48_CFG_CLK_ENQ(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_48_CFG_CLK_ENQ    VTSS_BIT(5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_48_CFG_CLK_ENQ(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

/* SD10G_LANE_TARGET_LANE_49  t_sz:10 ga:72, gw:10, ra:1, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_49(target) __REG(target,72U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_49_CFG_CROSS_MARGIN_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_49_CFG_CROSS_MARGIN_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_49_CFG_CROSS_MARGIN_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_49_CFG_FIGMERIT_SEL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_49_CFG_FIGMERIT_SEL    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_49_CFG_FIGMERIT_SEL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* SD10G_LANE_TARGET_LANE_4A  t_sz:10 ga:72, gw:10, ra:2, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_4A(target) __REG(target,72U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_4A_CFG_RX_SP_CTLE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_4A_CFG_RX_SP_CTLE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_4A_CFG_RX_SP_CTLE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD10G_LANE_TARGET_LANE_4B  t_sz:10 ga:72, gw:10, ra:3, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_4B(target) __REG(target,72U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_4B_CFG_CENTER_SPREADING(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_4B_CFG_CENTER_SPREADING    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_4B_CFG_CENTER_SPREADING(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_4C  t_sz:10 ga:72, gw:10, ra:4, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_4C(target) __REG(target,72U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_4C_CFG_MCNTMAXVAL_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_4C_CFG_MCNTMAXVAL_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_4C_CFG_MCNTMAXVAL_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD10G_LANE_TARGET_LANE_4D  t_sz:10 ga:72, gw:10, ra:5, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_4D(target) __REG(target,72U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_4D_CFG_NCNTMAXVAL_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_4D_CFG_NCNTMAXVAL_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_4D_CFG_NCNTMAXVAL_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_4E  t_sz:10 ga:72, gw:10, ra:6, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_4E(target) __REG(target,72U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_4E_CFG_NCNTMAXVAL_10_8(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_4E_CFG_NCNTMAXVAL_10_8    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_4E_CFG_NCNTMAXVAL_10_8(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD10G_LANE_TARGET_LANE_4F  t_sz:10 ga:72, gw:10, ra:7, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_4F(target) __REG(target,72U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_4F_CFG_SSC_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_4F_CFG_SSC_EN    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_4F_CFG_SSC_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_4F_CFG_SSC_PI_BW_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_4F_CFG_SSC_PI_BW_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_4F_CFG_SSC_PI_BW_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

/* SD10G_LANE_TARGET_LANE_50  t_sz:10 ga:72, gw:10, ra:8, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_50(target) __REG(target,72U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_50_CFG_SSC_PI_STEP_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_50_CFG_SSC_PI_STEP_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_50_CFG_SSC_PI_STEP_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_50_CFG_SSC_RESETB(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_50_CFG_SSC_RESETB    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_50_CFG_SSC_RESETB(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_50_CFG_SSC_RTL_CLK_SEL(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_50_CFG_SSC_RTL_CLK_SEL    VTSS_BIT(5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_50_CFG_SSC_RTL_CLK_SEL(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_50_CFG_AUX_TXCK_SEL(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_50_CFG_AUX_TXCK_SEL    VTSS_BIT(6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_50_CFG_AUX_TXCK_SEL(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_50_CFG_JT_EN(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_50_CFG_JT_EN    VTSS_BIT(7U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_50_CFG_JT_EN(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

/* SD10G_LANE_TARGET_LANE_52  t_sz:10 ga:82, gw:6, ra:0, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_52(target) __REG(target,82U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_52_CFG_IBIAS_TUNE_RESERVE_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_52_CFG_IBIAS_TUNE_RESERVE_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_52_CFG_IBIAS_TUNE_RESERVE_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SD10G_LANE_TARGET_LANE_58  t_sz:10 ga:88, gw:28, ra:0, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_58(target) __REG(target,88U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_58_CFG_TX_RSTB_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_58_CFG_TX_RSTB_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_58_CFG_TX_RSTB_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_59  t_sz:10 ga:88, gw:28, ra:1, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_59(target) __REG(target,88U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_59_CFG_TX_RSTB_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_59_CFG_TX_RSTB_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_59_CFG_TX_RSTB_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_5A  t_sz:10 ga:88, gw:28, ra:2, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_5A(target) __REG(target,88U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_5A_CFG_TX_SETB_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_5A_CFG_TX_SETB_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_5A_CFG_TX_SETB_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_5B  t_sz:10 ga:88, gw:28, ra:3, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_5B(target) __REG(target,88U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_5B_CFG_TX_SETB_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_5B_CFG_TX_SETB_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_5B_CFG_TX_SETB_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_74  t_sz:10 ga:116, gw:28, ra:0, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_74(target) __REG(target,116U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_74_R_BIST_TIMER_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_74_R_BIST_TIMER_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_74_R_BIST_TIMER_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_75  t_sz:10 ga:116, gw:28, ra:1, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_75(target) __REG(target,116U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_75_R_BIST_TIMER_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_75_R_BIST_TIMER_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_75_R_BIST_TIMER_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_76  t_sz:10 ga:116, gw:28, ra:2, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_76(target) __REG(target,116U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_76_R_BIST_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_76_R_BIST_EN    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_76_R_BIST_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_76_R_BIST_ERRINJEC(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_76_R_BIST_ERRINJEC    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_76_R_BIST_ERRINJEC(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_76_R_FREE_RUN_MODE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_76_R_FREE_RUN_MODE    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_76_R_FREE_RUN_MODE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_76_R_BIST_MODE_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_76_R_BIST_MODE_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_76_R_BIST_MODE_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

/* SD10G_LANE_TARGET_LANE_77  t_sz:10 ga:116, gw:28, ra:3, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_77(target) __REG(target,116U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_77_R_BIST_CHK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_77_R_BIST_CHK    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_77_R_BIST_CHK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_77_R_BIST_CHK_ZERO(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_77_R_BIST_CHK_ZERO    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_77_R_BIST_CHK_ZERO(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_77_R_BIST_ERRSTOP(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_77_R_BIST_ERRSTOP    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_77_R_BIST_ERRSTOP(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_77_R_BIST_RXERR_LBK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_77_R_BIST_RXERR_LBK    VTSS_BIT(3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_77_R_BIST_RXERR_LBK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

/* SD10G_LANE_TARGET_LANE_78  t_sz:10 ga:116, gw:28, ra:4, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_78(target) __REG(target,116U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_78_R_TIME_DEASSERT_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_78_R_TIME_DEASSERT_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_78_R_TIME_DEASSERT_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_79  t_sz:10 ga:116, gw:28, ra:5, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_79(target) __REG(target,116U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_79_R_TIME_DEASSERT_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_79_R_TIME_DEASSERT_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_79_R_TIME_DEASSERT_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_7A  t_sz:10 ga:116, gw:28, ra:6, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_7A(target) __REG(target,116U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_7A_R_TIME_ASSERT_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_7A_R_TIME_ASSERT_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_7A_R_TIME_ASSERT_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_7B  t_sz:10 ga:116, gw:28, ra:7, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_7B(target) __REG(target,116U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_7B_R_TIME_ASSERT_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_7B_R_TIME_ASSERT_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_7B_R_TIME_ASSERT_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_7C  t_sz:10 ga:116, gw:28, ra:8, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_7C(target) __REG(target,116U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_7C_R_DLOL_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_7C_R_DLOL_EN    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_7C_R_DLOL_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_7D  t_sz:10 ga:116, gw:28, ra:9, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_7D(target) __REG(target,116U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_7D_R_DEASSERT_PPM_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_7D_R_DEASSERT_PPM_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_7D_R_DEASSERT_PPM_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_7E  t_sz:10 ga:116, gw:28, ra:10, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_7E(target) __REG(target,116U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_7E_R_DEASSERT_PPM_9_8(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_7E_R_DEASSERT_PPM_9_8    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_7E_R_DEASSERT_PPM_9_8(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD10G_LANE_TARGET_LANE_7F  t_sz:10 ga:116, gw:28, ra:11, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_7F(target) __REG(target,116U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_7F_R_ASSERT_PPM_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_7F_R_ASSERT_PPM_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_7F_R_ASSERT_PPM_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_80  t_sz:10 ga:116, gw:28, ra:12, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_80(target) __REG(target,116U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_80_R_ASSERT_PPM_9_8(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_80_R_ASSERT_PPM_9_8    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_80_R_ASSERT_PPM_9_8(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD10G_LANE_TARGET_LANE_81  t_sz:10 ga:116, gw:28, ra:13, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_81(target) __REG(target,116U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_81_R_DLOS_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_81_R_DLOS_EN    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_81_R_DLOS_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_81_R_LOS_CKONE_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_81_R_LOS_CKONE_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_81_R_LOS_CKONE_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

/* SD10G_LANE_TARGET_LANE_82  t_sz:10 ga:116, gw:28, ra:14, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_82(target) __REG(target,116U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_82_R_TIME_LOS_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_82_R_TIME_LOS_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_82_R_TIME_LOS_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_82_R_ALOS_EN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_82_R_ALOS_EN    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_82_R_ALOS_EN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_82_R_LOL_RESET(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_82_R_LOL_RESET    VTSS_BIT(5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_82_R_LOL_RESET(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_82_R_TX_RSTN(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_82_R_TX_RSTN    VTSS_BIT(6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_82_R_TX_RSTN(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_82_R_RX_RSTN(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_82_R_RX_RSTN    VTSS_BIT(7U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_82_R_RX_RSTN(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

/* SD10G_LANE_TARGET_LANE_83  t_sz:10 ga:116, gw:28, ra:15, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_83(target) __REG(target,116U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_83_R_TX_BIT_REVERSE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_83_R_TX_BIT_REVERSE    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_83_R_TX_BIT_REVERSE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_83_R_TX_POL_INV(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_83_R_TX_POL_INV    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_83_R_TX_POL_INV(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_83_R_RX_BIT_REVERSE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_83_R_RX_BIT_REVERSE    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_83_R_RX_BIT_REVERSE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_83_R_RX_POL_INV(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_83_R_RX_POL_INV    VTSS_BIT(3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_83_R_RX_POL_INV(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_83_R_DFE_RSTN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_83_R_DFE_RSTN    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_83_R_DFE_RSTN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_83_R_CDR_RSTN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_83_R_CDR_RSTN    VTSS_BIT(5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_83_R_CDR_RSTN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_83_R_CTLE_RSTN(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_83_R_CTLE_RSTN    VTSS_BIT(6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_83_R_CTLE_RSTN(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

/* SD10G_LANE_TARGET_LANE_84  t_sz:10 ga:116, gw:28, ra:16, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_84(target) __REG(target,116U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_84_R_TXEI(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_84_R_TXEI    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_84_R_TXEI(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_84_R_LOL_CLR(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_84_R_LOL_CLR    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_84_R_LOL_CLR(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* SD10G_LANE_TARGET_LANE_85  t_sz:10 ga:116, gw:28, ra:17, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_85(target) __REG(target,116U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_85_R_RESERVE_0_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_85_R_RESERVE_0_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_85_R_RESERVE_0_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_86  t_sz:10 ga:116, gw:28, ra:18, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_86(target) __REG(target,116U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_86_R_RESERVE_0_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_86_R_RESERVE_0_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_86_R_RESERVE_0_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_87  t_sz:10 ga:116, gw:28, ra:19, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_87(target) __REG(target,116U,0U,0U,0U,19U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_87_R_RESERVE_1_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_87_R_RESERVE_1_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_87_R_RESERVE_1_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_88  t_sz:10 ga:116, gw:28, ra:20, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_88(target) __REG(target,116U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_88_R_RESERVE_1_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_88_R_RESERVE_1_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_88_R_RESERVE_1_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_90  t_sz:10 ga:144, gw:16, ra:0, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_90(target) __REG(target,144U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_90_R_TIME_CDR2TXRX_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_90_R_TIME_CDR2TXRX_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_90_R_TIME_CDR2TXRX_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_90_R_TIME_CTLE2DFE_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_90_R_TIME_CTLE2DFE_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_90_R_TIME_CTLE2DFE_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

/* SD10G_LANE_TARGET_LANE_91  t_sz:10 ga:144, gw:16, ra:1, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_91(target) __REG(target,144U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_91_R_LBSLV_IN_PMAD(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_91_R_LBSLV_IN_PMAD    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_91_R_LBSLV_IN_PMAD(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_91_R_MULTI_LANE_MODE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_91_R_MULTI_LANE_MODE    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_91_R_MULTI_LANE_MODE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_91_R_MASK_EI_SOURCE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_91_R_MASK_EI_SOURCE    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_91_R_MASK_EI_SOURCE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_91_R_DISABLE_EI_FILTER(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_91_R_DISABLE_EI_FILTER    VTSS_BIT(3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_91_R_DISABLE_EI_FILTER(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_91_R_RXEI_FILTER_FACTOR_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_91_R_RXEI_FILTER_FACTOR_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_91_R_RXEI_FILTER_FACTOR_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

/* SD10G_LANE_TARGET_LANE_92  t_sz:10 ga:144, gw:16, ra:2, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_92(target) __REG(target,144U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_92_R_TXEI_DLY_SEL_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_92_R_TXEI_DLY_SEL_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_92_R_TXEI_DLY_SEL_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_92_R_TXEI_ADV_SEL_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_92_R_TXEI_ADV_SEL_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_92_R_TXEI_ADV_SEL_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

/* SD10G_LANE_TARGET_LANE_93  t_sz:10 ga:144, gw:16, ra:3, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_93(target) __REG(target,144U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_93_R_RXEI_FIFO_RST_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_93_R_RXEI_FIFO_RST_EN    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_93_R_RXEI_FIFO_RST_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_93_R_DWIDTHCTRL_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_93_R_DWIDTHCTRL_FROM_HWT    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_93_R_DWIDTHCTRL_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_93_R_DIS_RESTORE_DFE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_93_R_DIS_RESTORE_DFE    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_93_R_DIS_RESTORE_DFE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_93_R_EN_RATECHG_CTRL(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_93_R_EN_RATECHG_CTRL    VTSS_BIT(3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_93_R_EN_RATECHG_CTRL(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_93_R_REG_MANUAL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_93_R_REG_MANUAL    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_93_R_REG_MANUAL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_93_R_AUXCKSEL_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_93_R_AUXCKSEL_FROM_HWT    VTSS_BIT(5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_93_R_AUXCKSEL_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_93_R_LANE_ID_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_93_R_LANE_ID_FROM_HWT    VTSS_BIT(6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_93_R_LANE_ID_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_93_R_RX_PCIE_GEN12_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_93_R_RX_PCIE_GEN12_FROM_HWT    VTSS_BIT(7U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_93_R_RX_PCIE_GEN12_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

/* SD10G_LANE_TARGET_LANE_94  t_sz:10 ga:144, gw:16, ra:4, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_94(target) __REG(target,144U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_94_R_DWIDTHCTRL_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_94_R_DWIDTHCTRL_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_94_R_DWIDTHCTRL_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_94_R_ISCAN_REG(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_94_R_ISCAN_REG    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_94_R_ISCAN_REG(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_94_R_TXEQ_REG(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_94_R_TXEQ_REG    VTSS_BIT(5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_94_R_TXEQ_REG(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_94_R_MISC_REG(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_94_R_MISC_REG    VTSS_BIT(6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_94_R_MISC_REG(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_94_R_SWING_REG(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_94_R_SWING_REG    VTSS_BIT(7U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_94_R_SWING_REG(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

/* SD10G_LANE_TARGET_LANE_95  t_sz:10 ga:144, gw:16, ra:5, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_95(target) __REG(target,144U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_95_R_DBG_SEL_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_95_R_DBG_SEL_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_95_R_DBG_SEL_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD10G_LANE_TARGET_LANE_96  t_sz:10 ga:144, gw:16, ra:6, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_96(target) __REG(target,144U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_96_R_BIST_PATTERN_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_96_R_BIST_PATTERN_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_96_R_BIST_PATTERN_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_97  t_sz:10 ga:144, gw:16, ra:7, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_97(target) __REG(target,144U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_97_R_BIST_PATTERN_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_97_R_BIST_PATTERN_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_97_R_BIST_PATTERN_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_98  t_sz:10 ga:144, gw:16, ra:8, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_98(target) __REG(target,144U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_98_R_BIST_PATTERN_23_16(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_98_R_BIST_PATTERN_23_16    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_98_R_BIST_PATTERN_23_16(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_99  t_sz:10 ga:144, gw:16, ra:9, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_99(target) __REG(target,144U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_99_R_BIST_PATTERN_31_24(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_99_R_BIST_PATTERN_31_24    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_99_R_BIST_PATTERN_31_24(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_9A  t_sz:10 ga:144, gw:16, ra:10, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_9A(target) __REG(target,144U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_9A_R_BIST_PATTERN_39_32(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_9A_R_BIST_PATTERN_39_32    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_9A_R_BIST_PATTERN_39_32(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_9B  t_sz:10 ga:144, gw:16, ra:11, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_9B(target) __REG(target,144U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_9B_R_BIST_PATTERN_47_40(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_9B_R_BIST_PATTERN_47_40    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_9B_R_BIST_PATTERN_47_40(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_9C  t_sz:10 ga:144, gw:16, ra:12, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_9C(target) __REG(target,144U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_9C_R_BIST_PATTERN_55_48(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_9C_R_BIST_PATTERN_55_48    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_9C_R_BIST_PATTERN_55_48(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_9D  t_sz:10 ga:144, gw:16, ra:13, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_9D(target) __REG(target,144U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_9D_R_BIST_PATTERN_63_56(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_9D_R_BIST_PATTERN_63_56    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_9D_R_BIST_PATTERN_63_56(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_9E  t_sz:10 ga:144, gw:16, ra:14, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_9E(target) __REG(target,144U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_9E_R_RXEQ_REG(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_9E_R_RXEQ_REG    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_9E_R_RXEQ_REG(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_9E_R_AUTO_RST_TREE_PD_MAN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_9E_R_AUTO_RST_TREE_PD_MAN    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_9E_R_AUTO_RST_TREE_PD_MAN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_9E_R_EN_AUTO_CDR_RSTN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_9E_R_EN_AUTO_CDR_RSTN    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_9E_R_EN_AUTO_CDR_RSTN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

/* SD10G_LANE_TARGET_LANE_A0  t_sz:10 ga:160, gw:32, ra:0, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_A0(target) __REG(target,160U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_A0_R_DWF_TX_DIV_MODE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_A0_R_DWF_TX_DIV_MODE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_A0_R_DWF_TX_DIV_MODE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_A0_R_TXFIFO_INI_RDPTR_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_A0_R_TXFIFO_INI_RDPTR_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_A0_R_TXFIFO_INI_RDPTR_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

/* SD10G_LANE_TARGET_LANE_A1  t_sz:10 ga:160, gw:32, ra:1, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_A1(target) __REG(target,160U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_A1_R_PMA_TXCK_DIV_SEL_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_A1_R_PMA_TXCK_DIV_SEL_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_A1_R_PMA_TXCK_DIV_SEL_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_A1_R_SSC_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_A1_R_SSC_FROM_HWT    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_A1_R_SSC_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_A1_R_CDR_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_A1_R_CDR_FROM_HWT    VTSS_BIT(5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_A1_R_CDR_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_A1_R_PCLK_GATING_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_A1_R_PCLK_GATING_FROM_HWT    VTSS_BIT(6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_A1_R_PCLK_GATING_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_A1_R_PCLK_GATING(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_A1_R_PCLK_GATING    VTSS_BIT(7U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_A1_R_PCLK_GATING(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

/* SD10G_LANE_TARGET_LANE_A2  t_sz:10 ga:160, gw:32, ra:2, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_A2(target) __REG(target,160U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_A2_R_PCS2PMA_PHYMODE_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_A2_R_PCS2PMA_PHYMODE_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_A2_R_PCS2PMA_PHYMODE_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD10G_LANE_TARGET_LANE_A3  t_sz:10 ga:160, gw:32, ra:3, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_A3(target) __REG(target,160U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_A3_R_DEASSERT_PPM_SSC_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_A3_R_DEASSERT_PPM_SSC_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_A3_R_DEASSERT_PPM_SSC_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_A4  t_sz:10 ga:160, gw:32, ra:4, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_A4(target) __REG(target,160U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_A4_R_DASSERT_PPM_SSC_11_8(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_A4_R_DASSERT_PPM_SSC_11_8    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_A4_R_DASSERT_PPM_SSC_11_8(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_LANE_TARGET_LANE_A5  t_sz:10 ga:160, gw:32, ra:5, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_A5(target) __REG(target,160U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_A5_R_ASSERT_PPM_SSC_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_A5_R_ASSERT_PPM_SSC_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_A5_R_ASSERT_PPM_SSC_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_A6  t_sz:10 ga:160, gw:32, ra:6, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_A6(target) __REG(target,160U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_A6_R_ASSERT_PPM_SSC_11_8(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_A6_R_ASSERT_PPM_SSC_11_8    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_A6_R_ASSERT_PPM_SSC_11_8(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_LANE_TARGET_LANE_C0  t_sz:10 ga:192, gw:16, ra:0, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_C0(target) __REG(target,192U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_C0_PI_DAC_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_C0_PI_DAC_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_C0_PI_DAC_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_C1  t_sz:10 ga:192, gw:16, ra:1, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_C1(target) __REG(target,192U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_C1_PI_DAC_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_C1_PI_DAC_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_C1_PI_DAC_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_C2  t_sz:10 ga:192, gw:16, ra:2, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_C2(target) __REG(target,192U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_C2_PI_DAC_23_16(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_C2_PI_DAC_23_16    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_C2_PI_DAC_23_16(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_C3  t_sz:10 ga:192, gw:16, ra:3, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_C3(target) __REG(target,192U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_C3_PI_DAC_30_24(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_C3_PI_DAC_30_24    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_C3_PI_DAC_30_24(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SD10G_LANE_TARGET_LANE_C4  t_sz:10 ga:192, gw:16, ra:4, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_C4(target) __REG(target,192U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_C4_PI_QRT_CODE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_C4_PI_QRT_CODE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_C4_PI_QRT_CODE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_C4_VGAR_CODE_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_C4_VGAR_CODE_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_C4_VGAR_CODE_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

/* SD10G_LANE_TARGET_LANE_C5  t_sz:10 ga:192, gw:16, ra:5, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_C5(target) __REG(target,192U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_C5_H1_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_C5_H1_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_C5_H1_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD10G_LANE_TARGET_LANE_C6  t_sz:10 ga:192, gw:16, ra:6, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_C6(target) __REG(target,192U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_C6_H2_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_C6_H2_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_C6_H2_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD10G_LANE_TARGET_LANE_C7  t_sz:10 ga:192, gw:16, ra:7, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_C7(target) __REG(target,192U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_C7_H3_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_C7_H3_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_C7_H3_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_LANE_TARGET_LANE_C8  t_sz:10 ga:192, gw:16, ra:8, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_C8(target) __REG(target,192U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_C8_H4_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_C8_H4_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_C8_H4_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_LANE_TARGET_LANE_C9  t_sz:10 ga:192, gw:16, ra:9, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_C9(target) __REG(target,192U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_C9_H5_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_C9_H5_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_C9_H5_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_LANE_TARGET_LANE_CA  t_sz:10 ga:192, gw:16, ra:10, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_CA(target) __REG(target,192U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_CA_DLEV_6_0(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_CA_DLEV_6_0    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_CA_DLEV_6_0(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SD10G_LANE_TARGET_LANE_CB  t_sz:10 ga:192, gw:16, ra:11, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_CB(target) __REG(target,192U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_CB_OSDAC_CODE_AFE_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_CB_OSDAC_CODE_AFE_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_CB_OSDAC_CODE_AFE_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_CB_CALEND_AFE(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_CB_CALEND_AFE    VTSS_BIT(6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_CB_CALEND_AFE(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

/* SD10G_LANE_TARGET_LANE_CC  t_sz:10 ga:192, gw:16, ra:12, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_CC(target) __REG(target,192U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_CC_OSDAC_CODE_SQ_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_CC_OSDAC_CODE_SQ_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_CC_OSDAC_CODE_SQ_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_CC_CALEND_SQ(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_CC_CALEND_SQ    VTSS_BIT(6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_CC_CALEND_SQ(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

/* SD10G_LANE_TARGET_LANE_CD  t_sz:10 ga:192, gw:16, ra:13, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_CD(target) __REG(target,192U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_CD_CFG_STATUS_RESERVE_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_CD_CFG_STATUS_RESERVE_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_CD_CFG_STATUS_RESERVE_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_LANE_TARGET_LANE_D0  t_sz:10 ga:208, gw:21, ra:0, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_D0(target) __REG(target,208U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_D0_FAST_EYE_SCAN_FAIL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_D0_FAST_EYE_SCAN_FAIL    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_D0_FAST_EYE_SCAN_FAIL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_D0_ISCAN_DONE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_D0_ISCAN_DONE    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_D0_ISCAN_DONE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* SD10G_LANE_TARGET_LANE_D1  t_sz:10 ga:208, gw:21, ra:1, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_D1(target) __REG(target,208U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_D1_ISCAN_RESULTS_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_D1_ISCAN_RESULTS_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_D1_ISCAN_RESULTS_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_D2  t_sz:10 ga:208, gw:21, ra:2, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_D2(target) __REG(target,208U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_D2_ISCAN_RESULTS_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_D2_ISCAN_RESULTS_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_D2_ISCAN_RESULTS_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_D3  t_sz:10 ga:208, gw:21, ra:3, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_D3(target) __REG(target,208U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_D3_ISCAN_RESULTS_23_16(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_D3_ISCAN_RESULTS_23_16    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_D3_ISCAN_RESULTS_23_16(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_D4  t_sz:10 ga:208, gw:21, ra:4, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_D4(target) __REG(target,208U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_D4_ISCAN_RESULTS_31_24(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_D4_ISCAN_RESULTS_31_24    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_D4_ISCAN_RESULTS_31_24(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_D5  t_sz:10 ga:208, gw:21, ra:5, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_D5(target) __REG(target,208U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_D5_ISCAN_RESULTS_39_32(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_D5_ISCAN_RESULTS_39_32    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_D5_ISCAN_RESULTS_39_32(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_D6  t_sz:10 ga:208, gw:21, ra:6, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_D6(target) __REG(target,208U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_D6_ISCAN_RESULTS_47_40(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_D6_ISCAN_RESULTS_47_40    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_D6_ISCAN_RESULTS_47_40(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_D7  t_sz:10 ga:208, gw:21, ra:7, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_D7(target) __REG(target,208U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_D7_ISCAN_RESULTS_55_48(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_D7_ISCAN_RESULTS_55_48    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_D7_ISCAN_RESULTS_55_48(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_D8  t_sz:10 ga:208, gw:21, ra:8, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_D8(target) __REG(target,208U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_D8_ISCAN_RESULTS_63_56(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_D8_ISCAN_RESULTS_63_56    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_D8_ISCAN_RESULTS_63_56(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_D9  t_sz:10 ga:208, gw:21, ra:9, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_D9(target) __REG(target,208U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_D9_ISCAN_RESULTS_64(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_D9_ISCAN_RESULTS_64    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_D9_ISCAN_RESULTS_64(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_DA  t_sz:10 ga:208, gw:21, ra:10, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_DA(target) __REG(target,208U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_DA_ISACN_RESULT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_DA_ISACN_RESULT    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_DA_ISACN_RESULT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_DB  t_sz:10 ga:208, gw:21, ra:11, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_DB(target) __REG(target,208U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_DB_ISACN_VOLT_STAT_6_0(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_DB_ISACN_VOLT_STAT_6_0    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_DB_ISACN_VOLT_STAT_6_0(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SD10G_LANE_TARGET_LANE_DC  t_sz:10 ga:208, gw:21, ra:12, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_DC(target) __REG(target,208U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_DC_ISCAN_ERR_CNT_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_DC_ISCAN_ERR_CNT_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_DC_ISCAN_ERR_CNT_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_DD  t_sz:10 ga:208, gw:21, ra:13, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_DD(target) __REG(target,208U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_DD_ISCAN_ERR_CNT_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_DD_ISCAN_ERR_CNT_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_DD_ISCAN_ERR_CNT_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_DE  t_sz:10 ga:208, gw:21, ra:14, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_DE(target) __REG(target,208U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_DE_EQC_CODE_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_DE_EQC_CODE_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_DE_EQC_CODE_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_LANE_TARGET_LANE_DF  t_sz:10 ga:208, gw:21, ra:15, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_DF(target) __REG(target,208U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_DF_LOL_UDL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_DF_LOL_UDL    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_DF_LOL_UDL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_DF_LOL(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_DF_LOL     VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_DF_LOL(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_DF_PMA2PCS_RXEI_FILTERED(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_DF_PMA2PCS_RXEI_FILTERED    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_DF_PMA2PCS_RXEI_FILTERED(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_DF_SQUELCH(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_DF_SQUELCH    VTSS_BIT(3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_DF_SQUELCH(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

/* SD10G_LANE_TARGET_LANE_E0  t_sz:10 ga:208, gw:21, ra:16, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_E0(target) __REG(target,208U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_E0_BIST_RUN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_E0_BIST_RUN    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_E0_BIST_RUN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_E0_BIST_OK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_E0_BIST_OK    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_E0_BIST_OK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_E0_BIST_ERR(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_E0_BIST_ERR    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_E0_BIST_ERR(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_E0_BIST_DONE(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_E0_BIST_DONE    VTSS_BIT(3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_E0_BIST_DONE(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

/* SD10G_LANE_TARGET_LANE_E1  t_sz:10 ga:208, gw:21, ra:17, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_E1(target) __REG(target,208U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_E1_BIST_ERR_CNT_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_E1_BIST_ERR_CNT_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_E1_BIST_ERR_CNT_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_E2  t_sz:10 ga:208, gw:21, ra:18, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_E2(target) __REG(target,208U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_E2_BIST_ERR_CNT_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_E2_BIST_ERR_CNT_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_E2_BIST_ERR_CNT_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_E3  t_sz:10 ga:208, gw:21, ra:19, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_E3(target) __REG(target,208U,0U,0U,0U,19U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_E3_BIST_ERR_CNT_23_16(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_E3_BIST_ERR_CNT_23_16    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_E3_BIST_ERR_CNT_23_16(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_E4  t_sz:10 ga:208, gw:21, ra:20, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_E4(target) __REG(target,208U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_E4_BIST_ERR_CNT_31_24(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_E4_BIST_ERR_CNT_31_24    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_E4_BIST_ERR_CNT_31_24(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* IP_KRANEG_KR_PMD_CTRL  t_sz:10 ga:406, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_KR_PMD_CTRL(target) __REG(target,406U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_KR_PMD_CTRL_TR_ENABLE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_IP_KRANEG_KR_PMD_CTRL_TR_ENABLE    VTSS_BIT(1U)
#define VTSS_X_IP_KRANEG_KR_PMD_CTRL_TR_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_IP_KRANEG_KR_PMD_CTRL_TR_RESTART(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_IP_KRANEG_KR_PMD_CTRL_TR_RESTART    VTSS_BIT(0U)
#define VTSS_X_IP_KRANEG_KR_PMD_CTRL_TR_RESTART(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* IP_KRANEG_KR_PMD_STS  t_sz:10 ga:407, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_KR_PMD_STS(target) __REG(target,407U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_KR_PMD_STS_TR_FAIL(x)   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_IP_KRANEG_KR_PMD_STS_TR_FAIL      VTSS_BIT(3U)
#define VTSS_X_IP_KRANEG_KR_PMD_STS_TR_FAIL(x)   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_IP_KRANEG_KR_PMD_STS_STPROT(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_IP_KRANEG_KR_PMD_STS_STPROT       VTSS_BIT(2U)
#define VTSS_X_IP_KRANEG_KR_PMD_STS_STPROT(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_IP_KRANEG_KR_PMD_STS_FRLOCK(x)    VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_IP_KRANEG_KR_PMD_STS_FRLOCK       VTSS_BIT(1U)
#define VTSS_X_IP_KRANEG_KR_PMD_STS_FRLOCK(x)    VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_IP_KRANEG_KR_PMD_STS_RCVR_RDY(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_IP_KRANEG_KR_PMD_STS_RCVR_RDY     VTSS_BIT(0U)
#define VTSS_X_IP_KRANEG_KR_PMD_STS_RCVR_RDY(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* IP_KRANEG_LP_COEF_UPD  t_sz:10 ga:408, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LP_COEF_UPD(target) __REG(target,408U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_LP_COEF_UPD_LPCOEF(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_LP_COEF_UPD_LPCOEF      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_LP_COEF_UPD_LPCOEF(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_LP_STS_RPT  t_sz:10 ga:409, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LP_STS_RPT(target) __REG(target,409U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_LP_STS_RPT_LPSTAT(x)    VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_LP_STS_RPT_LPSTAT       VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_LP_STS_RPT_LPSTAT(x)    VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_LD_COEF_UPD  t_sz:10 ga:410, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LD_COEF_UPD(target) __REG(target,410U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_LD_COEF_UPD_LDCOEF(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_LD_COEF_UPD_LDCOEF      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_LD_COEF_UPD_LDCOEF(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_LD_STS_RPT  t_sz:10 ga:411, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LD_STS_RPT(target) __REG(target,411U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_LD_STS_RPT_LDSTAT(x)    VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_LD_STS_RPT_LDSTAT       VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_LD_STS_RPT_LDSTAT(x)    VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_CLK_EN  t_sz:10 ga:4352, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_CLK_EN(target) __REG(target,4352U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_CLK_EN_CLK_GBOX_ENABLE(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_IP_KRANEG_CLK_EN_CLK_GBOX_ENABLE    VTSS_BIT(5U)
#define VTSS_X_IP_KRANEG_CLK_EN_CLK_GBOX_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_IP_KRANEG_CLK_EN_CLK_CSR_ENABLE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_IP_KRANEG_CLK_EN_CLK_CSR_ENABLE    VTSS_BIT(4U)
#define VTSS_X_IP_KRANEG_CLK_EN_CLK_CSR_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_IP_KRANEG_CLK_EN_CLK_TX64_ENABLE(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_IP_KRANEG_CLK_EN_CLK_TX64_ENABLE    VTSS_BIT(3U)
#define VTSS_X_IP_KRANEG_CLK_EN_CLK_TX64_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_IP_KRANEG_CLK_EN_CLK_RX64_ENABLE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_IP_KRANEG_CLK_EN_CLK_RX64_ENABLE    VTSS_BIT(2U)
#define VTSS_X_IP_KRANEG_CLK_EN_CLK_RX64_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_IP_KRANEG_CLK_EN_CLK_SYNC8B10B_ENABLE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_IP_KRANEG_CLK_EN_CLK_SYNC8B10B_ENABLE    VTSS_BIT(1U)
#define VTSS_X_IP_KRANEG_CLK_EN_CLK_SYNC8B10B_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_IP_KRANEG_CLK_EN_CLK_SYNC10G_ENABLE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_IP_KRANEG_CLK_EN_CLK_SYNC10G_ENABLE    VTSS_BIT(0U)
#define VTSS_X_IP_KRANEG_CLK_EN_CLK_SYNC10G_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* IP_KRANEG_TMR_HOLD  t_sz:10 ga:4353, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_TMR_HOLD(target) __REG(target,4353U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_TMR_HOLD_TMR_HOLD(x)    VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_IP_KRANEG_TMR_HOLD_TMR_HOLD       VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_IP_KRANEG_TMR_HOLD_TMR_HOLD(x)    VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* IP_KRANEG_TR_CFG0  t_sz:10 ga:4354, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_TR_CFG0(target) __REG(target,4354U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_TR_CFG0_REM_RDY_THRESH(x) VTSS_ENCODE_BITFIELD(x,24U,4U)
#define VTSS_M_IP_KRANEG_TR_CFG0_REM_RDY_THRESH    VTSS_ENCODE_BITMASK(24U,4U)
#define VTSS_X_IP_KRANEG_TR_CFG0_REM_RDY_THRESH(x) VTSS_EXTRACT_BITFIELD(x,24U,4U)

#define VTSS_F_IP_KRANEG_TR_CFG0_LPSVLD_INT_CFG(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_IP_KRANEG_TR_CFG0_LPSVLD_INT_CFG    VTSS_BIT(20U)
#define VTSS_X_IP_KRANEG_TR_CFG0_LPSVLD_INT_CFG(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_IP_KRANEG_TR_CFG0_PRBS_SEL(x)     VTSS_ENCODE_BITFIELD(x,17U,3U)
#define VTSS_M_IP_KRANEG_TR_CFG0_PRBS_SEL        VTSS_ENCODE_BITMASK(17U,3U)
#define VTSS_X_IP_KRANEG_TR_CFG0_PRBS_SEL(x)     VTSS_EXTRACT_BITFIELD(x,17U,3U)

#define VTSS_F_IP_KRANEG_TR_CFG0_PRBS_SEED(x)    VTSS_ENCODE_BITFIELD(x,6U,11U)
#define VTSS_M_IP_KRANEG_TR_CFG0_PRBS_SEED       VTSS_ENCODE_BITMASK(6U,11U)
#define VTSS_X_IP_KRANEG_TR_CFG0_PRBS_SEED(x)    VTSS_EXTRACT_BITFIELD(x,6U,11U)

#define VTSS_F_IP_KRANEG_TR_CFG0_RX_INV(x)       VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_IP_KRANEG_TR_CFG0_RX_INV          VTSS_BIT(1U)
#define VTSS_X_IP_KRANEG_TR_CFG0_RX_INV(x)       VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_IP_KRANEG_TR_CFG0_TX_INV(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_IP_KRANEG_TR_CFG0_TX_INV          VTSS_BIT(0U)
#define VTSS_X_IP_KRANEG_TR_CFG0_TX_INV(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* IP_KRANEG_FRCNT_BER  t_sz:10 ga:4355, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_FRCNT_BER(target) __REG(target,4355U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_FRCNT_BER_FRCNT_BER(x)  VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_FRCNT_BER_FRCNT_BER     VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_FRCNT_BER_FRCNT_BER(x)  VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_TR_FRSENT  t_sz:10 ga:4356, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_TR_FRSENT(target) __REG(target,4356U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_TR_FRSENT_FRSENT(x)     (x)
#define VTSS_M_IP_KRANEG_TR_FRSENT_FRSENT        0xffffffffU
#define VTSS_X_IP_KRANEG_TR_FRSENT_FRSENT(x)     (x)


/* IP_KRANEG_TR_ERRCNT  t_sz:10 ga:4357, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_TR_ERRCNT(target) __REG(target,4357U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_TR_ERRCNT_ERRCNT(x)     VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_TR_ERRCNT_ERRCNT        VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_TR_ERRCNT_ERRCNT(x)     VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_AN_CFG0  t_sz:10 ga:0, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_AN_CFG0(target) __REG(target,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_AN_CFG0_AN_RESET(x)     VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_IP_KRANEG_AN_CFG0_AN_RESET        VTSS_BIT(15U)
#define VTSS_X_IP_KRANEG_AN_CFG0_AN_RESET(x)     VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_IP_KRANEG_AN_CFG0_NPCTL(x)        VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_IP_KRANEG_AN_CFG0_NPCTL           VTSS_BIT(13U)
#define VTSS_X_IP_KRANEG_AN_CFG0_NPCTL(x)        VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_IP_KRANEG_AN_CFG0_AN_ENABLE(x)    VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_IP_KRANEG_AN_CFG0_AN_ENABLE       VTSS_BIT(12U)
#define VTSS_X_IP_KRANEG_AN_CFG0_AN_ENABLE(x)    VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_IP_KRANEG_AN_CFG0_AN_RESTART(x)   VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_IP_KRANEG_AN_CFG0_AN_RESTART      VTSS_BIT(9U)
#define VTSS_X_IP_KRANEG_AN_CFG0_AN_RESTART(x)   VTSS_EXTRACT_BITFIELD(x,9U,1U)

/* IP_KRANEG_AN_STS0  t_sz:10 ga:1, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_AN_STS0(target) __REG(target,1U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_AN_STS0_PARDETFLT(x)    VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_IP_KRANEG_AN_STS0_PARDETFLT       VTSS_BIT(9U)
#define VTSS_X_IP_KRANEG_AN_STS0_PARDETFLT(x)    VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_IP_KRANEG_AN_STS0_NPSTAT(x)       VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_IP_KRANEG_AN_STS0_NPSTAT          VTSS_BIT(7U)
#define VTSS_X_IP_KRANEG_AN_STS0_NPSTAT(x)       VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_IP_KRANEG_AN_STS0_PG_RCVD(x)      VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_IP_KRANEG_AN_STS0_PG_RCVD         VTSS_BIT(6U)
#define VTSS_X_IP_KRANEG_AN_STS0_PG_RCVD(x)      VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_IP_KRANEG_AN_STS0_AN_COMPLETE(x)  VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_IP_KRANEG_AN_STS0_AN_COMPLETE     VTSS_BIT(5U)
#define VTSS_X_IP_KRANEG_AN_STS0_AN_COMPLETE(x)  VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_IP_KRANEG_AN_STS0_REM_FLT(x)      VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_IP_KRANEG_AN_STS0_REM_FLT         VTSS_BIT(4U)
#define VTSS_X_IP_KRANEG_AN_STS0_REM_FLT(x)      VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_IP_KRANEG_AN_STS0_AN_ABLE(x)      VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_IP_KRANEG_AN_STS0_AN_ABLE         VTSS_BIT(3U)
#define VTSS_X_IP_KRANEG_AN_STS0_AN_ABLE(x)      VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_IP_KRANEG_AN_STS0_LINKSTAT(x)     VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_IP_KRANEG_AN_STS0_LINKSTAT        VTSS_BIT(2U)
#define VTSS_X_IP_KRANEG_AN_STS0_LINKSTAT(x)     VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_IP_KRANEG_AN_STS0_AN_LP_ABLE(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_IP_KRANEG_AN_STS0_AN_LP_ABLE      VTSS_BIT(0U)
#define VTSS_X_IP_KRANEG_AN_STS0_AN_LP_ABLE(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* IP_KRANEG_LD_ADV0  t_sz:10 ga:16, gw:3, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LD_ADV0(target) __REG(target,16U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_LD_ADV0_ADV0(x)         VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_LD_ADV0_ADV0            VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_LD_ADV0_ADV0(x)         VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_LD_ADV1  t_sz:10 ga:16, gw:3, ra:1, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LD_ADV1(target) __REG(target,16U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_IP_KRANEG_LD_ADV1_ADV1(x)         VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_LD_ADV1_ADV1            VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_LD_ADV1_ADV1(x)         VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_LD_ADV2  t_sz:10 ga:16, gw:3, ra:2, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LD_ADV2(target) __REG(target,16U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_IP_KRANEG_LD_ADV2_ADV2(x)         VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_LD_ADV2_ADV2            VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_LD_ADV2_ADV2(x)         VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_LP_BP0  t_sz:10 ga:19, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LP_BP0(target) __REG(target,19U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_LP_BP0_ADV0(x)          VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_LP_BP0_ADV0             VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_LP_BP0_ADV0(x)          VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_LP_BP1  t_sz:10 ga:20, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LP_BP1(target) __REG(target,20U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_LP_BP1_ADV1(x)          VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_LP_BP1_ADV1             VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_LP_BP1_ADV1(x)          VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_LP_BP2  t_sz:10 ga:21, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LP_BP2(target) __REG(target,21U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_LP_BP2_ADV2(x)          VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_LP_BP2_ADV2             VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_LP_BP2_ADV2(x)          VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_LD_NP0  t_sz:10 ga:22, gw:3, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LD_NP0(target) __REG(target,22U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_LD_NP0_NP0(x)           VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_LD_NP0_NP0              VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_LD_NP0_NP0(x)           VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_LD_NP1  t_sz:10 ga:22, gw:3, ra:1, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LD_NP1(target) __REG(target,22U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_IP_KRANEG_LD_NP1_NP1(x)           VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_LD_NP1_NP1              VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_LD_NP1_NP1(x)           VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_LD_NP2  t_sz:10 ga:22, gw:3, ra:2, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LD_NP2(target) __REG(target,22U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_IP_KRANEG_LD_NP2_NP2(x)           VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_LD_NP2_NP2              VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_LD_NP2_NP2(x)           VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_LP_NP0  t_sz:10 ga:25, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LP_NP0(target) __REG(target,25U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_LP_NP0_NP0(x)           VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_LP_NP0_NP0              VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_LP_NP0_NP0(x)           VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_LP_NP1  t_sz:10 ga:25, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LP_NP1(target) __REG(target,25U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_IP_KRANEG_LP_NP1_NP1(x)           VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_LP_NP1_NP1              VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_LP_NP1_NP1(x)           VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_LP_NP2  t_sz:10 ga:25, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LP_NP2(target) __REG(target,25U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_IP_KRANEG_LP_NP2_NP2(x)           VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_LP_NP2_NP2              VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_LP_NP2_NP2(x)           VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_BP_ETH_STS  t_sz:10 ga:48, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_BP_ETH_STS(target) __REG(target,48U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_BP_ETH_STS_AN_NEG_5G_KR(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_IP_KRANEG_BP_ETH_STS_AN_NEG_5G_KR    VTSS_BIT(15U)
#define VTSS_X_IP_KRANEG_BP_ETH_STS_AN_NEG_5G_KR(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_IP_KRANEG_BP_ETH_STS_AN_NEG_2P5G_KX(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_IP_KRANEG_BP_ETH_STS_AN_NEG_2P5G_KX    VTSS_BIT(14U)
#define VTSS_X_IP_KRANEG_BP_ETH_STS_AN_NEG_2P5G_KX(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_IP_KRANEG_BP_ETH_STS_AN_NEG_25G_KR(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_IP_KRANEG_BP_ETH_STS_AN_NEG_25G_KR    VTSS_BIT(13U)
#define VTSS_X_IP_KRANEG_BP_ETH_STS_AN_NEG_25G_KR(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_IP_KRANEG_BP_ETH_STS_AN_NEG_25G_KR_S(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_IP_KRANEG_BP_ETH_STS_AN_NEG_25G_KR_S    VTSS_BIT(12U)
#define VTSS_X_IP_KRANEG_BP_ETH_STS_AN_NEG_25G_KR_S(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_IP_KRANEG_BP_ETH_STS_AN_NEG_100G_CR4(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_IP_KRANEG_BP_ETH_STS_AN_NEG_100G_CR4    VTSS_BIT(11U)
#define VTSS_X_IP_KRANEG_BP_ETH_STS_AN_NEG_100G_CR4(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_IP_KRANEG_BP_ETH_STS_AN_NEG_100G_KR4(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_IP_KRANEG_BP_ETH_STS_AN_NEG_100G_KR4    VTSS_BIT(10U)
#define VTSS_X_IP_KRANEG_BP_ETH_STS_AN_NEG_100G_KR4(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_IP_KRANEG_BP_ETH_STS_AN_NEG_100G_KP4(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_IP_KRANEG_BP_ETH_STS_AN_NEG_100G_KP4    VTSS_BIT(9U)
#define VTSS_X_IP_KRANEG_BP_ETH_STS_AN_NEG_100G_KP4(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_IP_KRANEG_BP_ETH_STS_AN_NEG_100G_CR10(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_IP_KRANEG_BP_ETH_STS_AN_NEG_100G_CR10    VTSS_BIT(8U)
#define VTSS_X_IP_KRANEG_BP_ETH_STS_AN_NEG_100G_CR10(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_IP_KRANEG_BP_ETH_STS_AN_NEG_RS_FEC(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_IP_KRANEG_BP_ETH_STS_AN_NEG_RS_FEC    VTSS_BIT(7U)
#define VTSS_X_IP_KRANEG_BP_ETH_STS_AN_NEG_RS_FEC(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_IP_KRANEG_BP_ETH_STS_AN_NEG_40G_CR4(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_IP_KRANEG_BP_ETH_STS_AN_NEG_40G_CR4    VTSS_BIT(6U)
#define VTSS_X_IP_KRANEG_BP_ETH_STS_AN_NEG_40G_CR4(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_IP_KRANEG_BP_ETH_STS_AN_NEG_40G_KR4(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_IP_KRANEG_BP_ETH_STS_AN_NEG_40G_KR4    VTSS_BIT(5U)
#define VTSS_X_IP_KRANEG_BP_ETH_STS_AN_NEG_40G_KR4(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_IP_KRANEG_BP_ETH_STS_AN_NEG_R_FEC(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_IP_KRANEG_BP_ETH_STS_AN_NEG_R_FEC    VTSS_BIT(4U)
#define VTSS_X_IP_KRANEG_BP_ETH_STS_AN_NEG_R_FEC(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_IP_KRANEG_BP_ETH_STS_AN_NEG_10G_KR(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_IP_KRANEG_BP_ETH_STS_AN_NEG_10G_KR    VTSS_BIT(3U)
#define VTSS_X_IP_KRANEG_BP_ETH_STS_AN_NEG_10G_KR(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_IP_KRANEG_BP_ETH_STS_AN_NEG_10G_KX4(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_IP_KRANEG_BP_ETH_STS_AN_NEG_10G_KX4    VTSS_BIT(2U)
#define VTSS_X_IP_KRANEG_BP_ETH_STS_AN_NEG_10G_KX4(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_IP_KRANEG_BP_ETH_STS_AN_NEG_1G_KX(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_IP_KRANEG_BP_ETH_STS_AN_NEG_1G_KX    VTSS_BIT(1U)
#define VTSS_X_IP_KRANEG_BP_ETH_STS_AN_NEG_1G_KX(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_IP_KRANEG_BP_ETH_STS_AN_BP_ABLE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_IP_KRANEG_BP_ETH_STS_AN_BP_ABLE    VTSS_BIT(0U)
#define VTSS_X_IP_KRANEG_BP_ETH_STS_AN_BP_ABLE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* IP_KRANEG_AN_CFG1  t_sz:10 ga:4096, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_AN_CFG1(target) __REG(target,4096U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_AN_CFG1_FW_RSFEC_ENA(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_IP_KRANEG_AN_CFG1_FW_RSFEC_ENA    VTSS_BIT(25U)
#define VTSS_X_IP_KRANEG_AN_CFG1_FW_RSFEC_ENA(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_IP_KRANEG_AN_CFG1_FW_RFEC_ENA(x)  VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_IP_KRANEG_AN_CFG1_FW_RFEC_ENA     VTSS_BIT(24U)
#define VTSS_X_IP_KRANEG_AN_CFG1_FW_RFEC_ENA(x)  VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_IP_KRANEG_AN_CFG1_FW_HCD(x)       VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_IP_KRANEG_AN_CFG1_FW_HCD          VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_IP_KRANEG_AN_CFG1_FW_HCD(x)       VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_IP_KRANEG_AN_CFG1_FW_RESOLVE_ENA(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_IP_KRANEG_AN_CFG1_FW_RESOLVE_ENA    VTSS_BIT(19U)
#define VTSS_X_IP_KRANEG_AN_CFG1_FW_RESOLVE_ENA(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_IP_KRANEG_AN_CFG1_ACK_FIN_PAGE_CNT(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_IP_KRANEG_AN_CFG1_ACK_FIN_PAGE_CNT    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_IP_KRANEG_AN_CFG1_ACK_FIN_PAGE_CNT(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_IP_KRANEG_AN_CFG1_RCV_16B_FOR_5G(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_IP_KRANEG_AN_CFG1_RCV_16B_FOR_5G    VTSS_BIT(14U)
#define VTSS_X_IP_KRANEG_AN_CFG1_RCV_16B_FOR_5G(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_IP_KRANEG_AN_CFG1_TMR_DVDR(x)     VTSS_ENCODE_BITFIELD(x,10U,4U)
#define VTSS_M_IP_KRANEG_AN_CFG1_TMR_DVDR        VTSS_ENCODE_BITMASK(10U,4U)
#define VTSS_X_IP_KRANEG_AN_CFG1_TMR_DVDR(x)     VTSS_EXTRACT_BITFIELD(x,10U,4U)

#define VTSS_F_IP_KRANEG_AN_CFG1_ABDET_CLR(x)    VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_IP_KRANEG_AN_CFG1_ABDET_CLR       VTSS_BIT(9U)
#define VTSS_X_IP_KRANEG_AN_CFG1_ABDET_CLR(x)    VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_IP_KRANEG_AN_CFG1_AN_SM_HIST_CLR(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_IP_KRANEG_AN_CFG1_AN_SM_HIST_CLR    VTSS_BIT(8U)
#define VTSS_X_IP_KRANEG_AN_CFG1_AN_SM_HIST_CLR(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_IP_KRANEG_AN_CFG1_TR_DISABLE(x)   VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_IP_KRANEG_AN_CFG1_TR_DISABLE      VTSS_BIT(6U)
#define VTSS_X_IP_KRANEG_AN_CFG1_TR_DISABLE(x)   VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_IP_KRANEG_AN_CFG1_SYNC10G_SEL(x)  VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_IP_KRANEG_AN_CFG1_SYNC10G_SEL     VTSS_BIT(5U)
#define VTSS_X_IP_KRANEG_AN_CFG1_SYNC10G_SEL(x)  VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_IP_KRANEG_AN_CFG1_SYNC8B10B_SEL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_IP_KRANEG_AN_CFG1_SYNC8B10B_SEL    VTSS_BIT(4U)
#define VTSS_X_IP_KRANEG_AN_CFG1_SYNC8B10B_SEL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_IP_KRANEG_AN_CFG1_RATE(x)         VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_IP_KRANEG_AN_CFG1_RATE            VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_IP_KRANEG_AN_CFG1_RATE(x)         VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* IP_KRANEG_BL_TMR  t_sz:10 ga:4112, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_BL_TMR(target) __REG(target,4112U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_BL_TMR_TMR(x)           (x)
#define VTSS_M_IP_KRANEG_BL_TMR_TMR              0xffffffffU
#define VTSS_X_IP_KRANEG_BL_TMR_TMR(x)           (x)


/* IP_KRANEG_AW_TMR  t_sz:10 ga:4114, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_AW_TMR(target) __REG(target,4114U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_AW_TMR_TMR(x)           (x)
#define VTSS_M_IP_KRANEG_AW_TMR_TMR              0xffffffffU
#define VTSS_X_IP_KRANEG_AW_TMR_TMR(x)           (x)


/* IP_KRANEG_LF_TMR  t_sz:10 ga:4116, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LF_TMR(target) __REG(target,4116U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_LF_TMR_TMR(x)           (x)
#define VTSS_M_IP_KRANEG_LF_TMR_TMR              0xffffffffU
#define VTSS_X_IP_KRANEG_LF_TMR_TMR(x)           (x)


/* IP_KRANEG_FR_TMR  t_sz:10 ga:4118, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_FR_TMR(target) __REG(target,4118U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_FR_TMR_TMR(x)           (x)
#define VTSS_M_IP_KRANEG_FR_TMR_TMR              0xffffffffU
#define VTSS_X_IP_KRANEG_FR_TMR_TMR(x)           (x)


/* IP_KRANEG_LP_TMR  t_sz:10 ga:4120, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LP_TMR(target) __REG(target,4120U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_LP_TMR_TMR(x)           (x)
#define VTSS_M_IP_KRANEG_LP_TMR_TMR              0xffffffffU
#define VTSS_X_IP_KRANEG_LP_TMR_TMR(x)           (x)


/* IP_KRANEG_TR_TMR  t_sz:10 ga:4122, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_TR_TMR(target) __REG(target,4122U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_TR_TMR_TMR(x)           (x)
#define VTSS_M_IP_KRANEG_TR_TMR_TMR              0xffffffffU
#define VTSS_X_IP_KRANEG_TR_TMR_TMR(x)           (x)


/* IP_KRANEG_PD_TMR  t_sz:10 ga:4124, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_PD_TMR(target) __REG(target,4124U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_PD_TMR_TMR(x)           (x)
#define VTSS_M_IP_KRANEG_PD_TMR_TMR              0xffffffffU
#define VTSS_X_IP_KRANEG_PD_TMR_TMR(x)           (x)


/* IP_KRANEG_WT_TMR  t_sz:10 ga:4132, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_WT_TMR(target) __REG(target,4132U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_WT_TMR_TMR(x)           VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_WT_TMR_TMR              VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_WT_TMR_TMR(x)           VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_MW_TMR  t_sz:10 ga:4134, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_MW_TMR(target) __REG(target,4134U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_MW_TMR_TMR(x)           (x)
#define VTSS_M_IP_KRANEG_MW_TMR_TMR              0xffffffffU
#define VTSS_X_IP_KRANEG_MW_TMR_TMR(x)           (x)


/* IP_KRANEG_GEN0_TMR  t_sz:10 ga:4136, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_GEN0_TMR(target) __REG(target,4136U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_GEN0_TMR_TMR(x)         (x)
#define VTSS_M_IP_KRANEG_GEN0_TMR_TMR            0xffffffffU
#define VTSS_X_IP_KRANEG_GEN0_TMR_TMR(x)         (x)


/* IP_KRANEG_GEN1_TMR  t_sz:10 ga:4138, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_GEN1_TMR(target) __REG(target,4138U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_GEN1_TMR_TMR(x)         (x)
#define VTSS_M_IP_KRANEG_GEN1_TMR_TMR            0xffffffffU
#define VTSS_X_IP_KRANEG_GEN1_TMR_TMR(x)         (x)


/* IP_KRANEG_AN_HIST  t_sz:10 ga:4144, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_AN_HIST(target) __REG(target,4144U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_AN_HIST_AN_SM_HIST(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_AN_HIST_AN_SM_HIST      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_AN_HIST_AN_SM_HIST(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_AN_SM  t_sz:10 ga:4145, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_AN_SM(target) __REG(target,4145U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_AN_SM_ABDET_CNT(x)      VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_IP_KRANEG_AN_SM_ABDET_CNT         VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_IP_KRANEG_AN_SM_ABDET_CNT(x)      VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_IP_KRANEG_AN_SM_AN_SM(x)          VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_IP_KRANEG_AN_SM_AN_SM             VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_IP_KRANEG_AN_SM_AN_SM(x)          VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* IP_KRANEG_AN_STS1  t_sz:10 ga:4146, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_AN_STS1(target) __REG(target,4146U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_AN_STS1_KR_ACTV(x)      VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_IP_KRANEG_AN_STS1_KR_ACTV         VTSS_BIT(8U)
#define VTSS_X_IP_KRANEG_AN_STS1_KR_ACTV(x)      VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_IP_KRANEG_AN_STS1_SYNC8B10B(x)    VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_IP_KRANEG_AN_STS1_SYNC8B10B       VTSS_BIT(7U)
#define VTSS_X_IP_KRANEG_AN_STS1_SYNC8B10B(x)    VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_IP_KRANEG_AN_STS1_SYNC10G(x)      VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_IP_KRANEG_AN_STS1_SYNC10G         VTSS_BIT(6U)
#define VTSS_X_IP_KRANEG_AN_STS1_SYNC10G(x)      VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_IP_KRANEG_AN_STS1_NONCE_MATCH(x)  VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_IP_KRANEG_AN_STS1_NONCE_MATCH     VTSS_BIT(5U)
#define VTSS_X_IP_KRANEG_AN_STS1_NONCE_MATCH(x)  VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_IP_KRANEG_AN_STS1_INCP_LINK(x)    VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_IP_KRANEG_AN_STS1_INCP_LINK       VTSS_BIT(4U)
#define VTSS_X_IP_KRANEG_AN_STS1_INCP_LINK(x)    VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_IP_KRANEG_AN_STS1_LINK_HCD(x)     VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_IP_KRANEG_AN_STS1_LINK_HCD        VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_IP_KRANEG_AN_STS1_LINK_HCD(x)     VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* IP_KRANEG_FW_MSG  t_sz:10 ga:4160, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_FW_MSG(target) __REG(target,4160U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_FW_MSG_FW_RESOLVE_DONE(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_IP_KRANEG_FW_MSG_FW_RESOLVE_DONE    VTSS_BIT(5U)
#define VTSS_X_IP_KRANEG_FW_MSG_FW_RESOLVE_DONE(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_IP_KRANEG_FW_MSG_TR_DONE(x)       VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_IP_KRANEG_FW_MSG_TR_DONE          VTSS_BIT(4U)
#define VTSS_X_IP_KRANEG_FW_MSG_TR_DONE(x)       VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_IP_KRANEG_FW_MSG_LDCOEF_VLD(x)    VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_IP_KRANEG_FW_MSG_LDCOEF_VLD       VTSS_BIT(3U)
#define VTSS_X_IP_KRANEG_FW_MSG_LDCOEF_VLD(x)    VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_IP_KRANEG_FW_MSG_LDSTAT_VLD(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_IP_KRANEG_FW_MSG_LDSTAT_VLD       VTSS_BIT(2U)
#define VTSS_X_IP_KRANEG_FW_MSG_LDSTAT_VLD(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_IP_KRANEG_FW_MSG_NP_LOADED(x)     VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_IP_KRANEG_FW_MSG_NP_LOADED        VTSS_BIT(1U)
#define VTSS_X_IP_KRANEG_FW_MSG_NP_LOADED(x)     VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_IP_KRANEG_FW_MSG_RATE_DONE(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_IP_KRANEG_FW_MSG_RATE_DONE        VTSS_BIT(0U)
#define VTSS_X_IP_KRANEG_FW_MSG_RATE_DONE(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* IP_KRANEG_FW_REQ  t_sz:10 ga:4161, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_FW_REQ(target) __REG(target,4161U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_FW_REQ_BER_EN(x)        VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_IP_KRANEG_FW_REQ_BER_EN           VTSS_BIT(12U)
#define VTSS_X_IP_KRANEG_FW_REQ_BER_EN(x)        VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_IP_KRANEG_FW_REQ_GEN1_TMR_START(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_IP_KRANEG_FW_REQ_GEN1_TMR_START    VTSS_BIT(11U)
#define VTSS_X_IP_KRANEG_FW_REQ_GEN1_TMR_START(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_IP_KRANEG_FW_REQ_GEN0_TMR_START(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_IP_KRANEG_FW_REQ_GEN0_TMR_START    VTSS_BIT(10U)
#define VTSS_X_IP_KRANEG_FW_REQ_GEN0_TMR_START(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_IP_KRANEG_FW_REQ_WT_START(x)      VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_IP_KRANEG_FW_REQ_WT_START         VTSS_BIT(9U)
#define VTSS_X_IP_KRANEG_FW_REQ_WT_START(x)      VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_IP_KRANEG_FW_REQ_MW_START(x)      VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_IP_KRANEG_FW_REQ_MW_START         VTSS_BIT(8U)
#define VTSS_X_IP_KRANEG_FW_REQ_MW_START(x)      VTSS_EXTRACT_BITFIELD(x,8U,1U)

/* IP_KRANEG_IRQ_VEC  t_sz:10 ga:4162, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_IRQ_VEC(target) __REG(target,4162U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_NP_REQ(x)       VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_NP_REQ          VTSS_BIT(31U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_NP_REQ(x)       VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_ACK_FIN(x)      VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_ACK_FIN         VTSS_BIT(30U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_ACK_FIN(x)      VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_KR_ACTV(x)      VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_KR_ACTV         VTSS_BIT(29U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_KR_ACTV(x)      VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_LPSVALID(x)     VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_LPSVALID        VTSS_BIT(28U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_LPSVALID(x)     VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_LPCVALID(x)     VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_LPCVALID        VTSS_BIT(27U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_LPCVALID(x)     VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_WT_DONE(x)      VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_WT_DONE         VTSS_BIT(26U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_WT_DONE(x)      VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_MW_DONE(x)      VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_MW_DONE         VTSS_BIT(25U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_MW_DONE(x)      VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_BER_BUSY_0(x)   VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_BER_BUSY_0      VTSS_BIT(24U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_BER_BUSY_0(x)   VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_BER_BUSY_1(x)   VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_BER_BUSY_1      VTSS_BIT(23U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_BER_BUSY_1(x)   VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_REM_RDY_0(x)    VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_REM_RDY_0       VTSS_BIT(22U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_REM_RDY_0(x)    VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_REM_RDY_1(x)    VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_REM_RDY_1       VTSS_BIT(21U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_REM_RDY_1(x)    VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_FRLOCK_0(x)     VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_FRLOCK_0        VTSS_BIT(20U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_FRLOCK_0(x)     VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_FRLOCK_1(x)     VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_FRLOCK_1        VTSS_BIT(19U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_FRLOCK_1(x)     VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_DME_VIOL_0(x)   VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_DME_VIOL_0      VTSS_BIT(18U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_DME_VIOL_0(x)   VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_DME_VIOL_1(x)   VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_DME_VIOL_1      VTSS_BIT(17U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_DME_VIOL_1(x)   VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_AN_XMIT_DISABLE(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_AN_XMIT_DISABLE    VTSS_BIT(16U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_AN_XMIT_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_AN_TRAIN(x)     VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_AN_TRAIN        VTSS_BIT(15U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_AN_TRAIN(x)     VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_AN_RATE_DET(x)  VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_AN_RATE_DET     VTSS_BIT(14U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_AN_RATE_DET(x)  VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_CMPL_ACK(x)     VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_CMPL_ACK        VTSS_BIT(13U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_CMPL_ACK(x)     VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_AN_GOOD(x)      VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_AN_GOOD         VTSS_BIT(12U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_AN_GOOD(x)      VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_LINK_FAIL(x)    VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_LINK_FAIL       VTSS_BIT(11U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_LINK_FAIL(x)    VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_ABD_FAIL(x)     VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_ABD_FAIL        VTSS_BIT(10U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_ABD_FAIL(x)     VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_ACK_FAIL(x)     VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_ACK_FAIL        VTSS_BIT(9U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_ACK_FAIL(x)     VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_NP_FAIL(x)      VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_NP_FAIL         VTSS_BIT(8U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_NP_FAIL(x)      VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_NP_RX(x)        VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_NP_RX           VTSS_BIT(7U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_NP_RX(x)        VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_INCP_LINK(x)    VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_INCP_LINK       VTSS_BIT(6U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_INCP_LINK(x)    VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_GEN0_DONE(x)    VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_GEN0_DONE       VTSS_BIT(5U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_GEN0_DONE(x)    VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_GEN1_DONE(x)    VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_GEN1_DONE       VTSS_BIT(4U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_GEN1_DONE(x)    VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_AN_RATE(x)      VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_AN_RATE         VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_AN_RATE(x)      VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* IP_KRANEG_IRQ_MASK  t_sz:10 ga:4163, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_IRQ_MASK(target) __REG(target,4163U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_NP_REQ(x)      VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_NP_REQ         VTSS_BIT(31U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_NP_REQ(x)      VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_ACK_FIN(x)     VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_ACK_FIN        VTSS_BIT(30U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_ACK_FIN(x)     VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_KR_ACTV(x)     VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_KR_ACTV        VTSS_BIT(29U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_KR_ACTV(x)     VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_LPSVALID(x)    VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_LPSVALID       VTSS_BIT(28U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_LPSVALID(x)    VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_LPCVALID(x)    VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_LPCVALID       VTSS_BIT(27U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_LPCVALID(x)    VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_WT_DONE(x)     VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_WT_DONE        VTSS_BIT(26U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_WT_DONE(x)     VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_MW_DONE(x)     VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_MW_DONE        VTSS_BIT(25U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_MW_DONE(x)     VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_BER_BUSY_0(x)  VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_BER_BUSY_0     VTSS_BIT(24U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_BER_BUSY_0(x)  VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_BER_BUSY_1(x)  VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_BER_BUSY_1     VTSS_BIT(23U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_BER_BUSY_1(x)  VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_REM_RDY_0(x)   VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_REM_RDY_0      VTSS_BIT(22U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_REM_RDY_0(x)   VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_REM_RDY_1(x)   VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_REM_RDY_1      VTSS_BIT(21U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_REM_RDY_1(x)   VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_FRLOCK_0(x)    VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_FRLOCK_0       VTSS_BIT(20U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_FRLOCK_0(x)    VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_FRLOCK_1(x)    VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_FRLOCK_1       VTSS_BIT(19U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_FRLOCK_1(x)    VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_DME_VIOL_0(x)  VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_DME_VIOL_0     VTSS_BIT(18U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_DME_VIOL_0(x)  VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_DME_VIOL_1(x)  VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_DME_VIOL_1     VTSS_BIT(17U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_DME_VIOL_1(x)  VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_AN_XMIT_DISABLE(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_AN_XMIT_DISABLE    VTSS_BIT(16U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_AN_XMIT_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_AN_TRAIN(x)    VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_AN_TRAIN       VTSS_BIT(15U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_AN_TRAIN(x)    VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_AN_RATE_DET(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_AN_RATE_DET    VTSS_BIT(14U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_AN_RATE_DET(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_CMPL_ACK(x)    VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_CMPL_ACK       VTSS_BIT(13U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_CMPL_ACK(x)    VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_AN_GOOD(x)     VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_AN_GOOD        VTSS_BIT(12U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_AN_GOOD(x)     VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_LINK_FAIL(x)   VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_LINK_FAIL      VTSS_BIT(11U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_LINK_FAIL(x)   VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_ABD_FAIL(x)    VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_ABD_FAIL       VTSS_BIT(10U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_ABD_FAIL(x)    VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_ACK_FAIL(x)    VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_ACK_FAIL       VTSS_BIT(9U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_ACK_FAIL(x)    VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_NP_FAIL(x)     VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_NP_FAIL        VTSS_BIT(8U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_NP_FAIL(x)     VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_NP_RX(x)       VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_NP_RX          VTSS_BIT(7U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_NP_RX(x)       VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_INCP_LINK(x)   VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_INCP_LINK      VTSS_BIT(6U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_INCP_LINK(x)   VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_GEN0_DONE(x)   VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_GEN0_DONE      VTSS_BIT(5U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_GEN0_DONE(x)   VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_GEN1_DONE(x)   VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_GEN1_DONE      VTSS_BIT(4U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_GEN1_DONE(x)   VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_AN_RATE(x)     VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_AN_RATE        VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_AN_RATE(x)     VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD_LANE_TARGET_SD_SER_RST  t_sz:10 ga:0, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_SD_SER_RST(target) __REG(target,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_SER_RST_SER_RST(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD_LANE_TARGET_SD_SER_RST_SER_RST    VTSS_BIT(0U)
#define VTSS_X_SD_LANE_TARGET_SD_SER_RST_SER_RST(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD_LANE_TARGET_SD_DES_RST  t_sz:10 ga:0, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_SD_DES_RST(target) __REG(target,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_DES_RST_DES_RST(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD_LANE_TARGET_SD_DES_RST_DES_RST    VTSS_BIT(0U)
#define VTSS_X_SD_LANE_TARGET_SD_DES_RST_DES_RST(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD_LANE_TARGET_SD_LANE_CFG  t_sz:10 ga:2, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_SD_LANE_CFG(target) __REG(target,2U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_LANE_CFG_MACRO_RST(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD_LANE_TARGET_SD_LANE_CFG_MACRO_RST    VTSS_BIT(0U)
#define VTSS_X_SD_LANE_TARGET_SD_LANE_CFG_MACRO_RST(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_LANE_CFG_EXT_CFG_RST(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD_LANE_TARGET_SD_LANE_CFG_EXT_CFG_RST    VTSS_BIT(1U)
#define VTSS_X_SD_LANE_TARGET_SD_LANE_CFG_EXT_CFG_RST(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_LANE_CFG_TX_REF_SEL(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD_LANE_TARGET_SD_LANE_CFG_TX_REF_SEL    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD_LANE_TARGET_SD_LANE_CFG_TX_REF_SEL(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD_LANE_TARGET_SD_LANE_CFG_RX_REF_SEL(x) VTSS_ENCODE_BITFIELD(x,6U,2U)
#define VTSS_M_SD_LANE_TARGET_SD_LANE_CFG_RX_REF_SEL    VTSS_ENCODE_BITMASK(6U,2U)
#define VTSS_X_SD_LANE_TARGET_SD_LANE_CFG_RX_REF_SEL(x) VTSS_EXTRACT_BITFIELD(x,6U,2U)

#define VTSS_F_SD_LANE_TARGET_SD_LANE_CFG_LANE_RST(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_SD_LANE_TARGET_SD_LANE_CFG_LANE_RST    VTSS_BIT(8U)
#define VTSS_X_SD_LANE_TARGET_SD_LANE_CFG_LANE_RST(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_LANE_CFG_LANE_TX_RST(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_SD_LANE_TARGET_SD_LANE_CFG_LANE_TX_RST    VTSS_BIT(9U)
#define VTSS_X_SD_LANE_TARGET_SD_LANE_CFG_LANE_TX_RST(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_LANE_CFG_LANE_RX_RST(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_SD_LANE_TARGET_SD_LANE_CFG_LANE_RX_RST    VTSS_BIT(10U)
#define VTSS_X_SD_LANE_TARGET_SD_LANE_CFG_LANE_RX_RST(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

/* SD_LANE_TARGET_SD_LANE_STAT  t_sz:10 ga:2, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_SD_LANE_STAT(target) __REG(target,2U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_LANE_STAT_PMA_RST_DONE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD_LANE_TARGET_SD_LANE_STAT_PMA_RST_DONE    VTSS_BIT(0U)
#define VTSS_X_SD_LANE_TARGET_SD_LANE_STAT_PMA_RST_DONE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_LANE_STAT_DFE_RST_DONE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD_LANE_TARGET_SD_LANE_STAT_DFE_RST_DONE    VTSS_BIT(1U)
#define VTSS_X_SD_LANE_TARGET_SD_LANE_STAT_DFE_RST_DONE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_LANE_STAT_DBG_OBS(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SD_LANE_TARGET_SD_LANE_STAT_DBG_OBS    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SD_LANE_TARGET_SD_LANE_STAT_DBG_OBS(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

/* SD_LANE_TARGET_SD_CFG  t_sz:10 ga:4, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_SD_CFG(target) __REG(target,4U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_CFG_SD_ENA(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD_LANE_TARGET_SD_CFG_SD_ENA      VTSS_BIT(0U)
#define VTSS_X_SD_LANE_TARGET_SD_CFG_SD_ENA(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_CFG_SD_POL(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD_LANE_TARGET_SD_CFG_SD_POL      VTSS_BIT(1U)
#define VTSS_X_SD_LANE_TARGET_SD_CFG_SD_POL(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_CFG_SD_SEL(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD_LANE_TARGET_SD_CFG_SD_SEL      VTSS_BIT(2U)
#define VTSS_X_SD_LANE_TARGET_SD_CFG_SD_SEL(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

/* SD_LANE_TARGET_SD_CLK_GATE  t_sz:10 ga:5, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_SD_CLK_GATE(target) __REG(target,5U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_CLK_GATE_SD_CLK_GATE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD_LANE_TARGET_SD_CLK_GATE_SD_CLK_GATE    VTSS_BIT(0U)
#define VTSS_X_SD_LANE_TARGET_SD_CLK_GATE_SD_CLK_GATE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD_LANE_TARGET_NORMAL_MODE  t_sz:10 ga:6, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_NORMAL_MODE(target) __REG(target,6U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_NORMAL_MODE_NORMAL_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,25U)
#define VTSS_M_SD_LANE_TARGET_NORMAL_MODE_NORMAL_MODE    VTSS_ENCODE_BITMASK(0U,25U)
#define VTSS_X_SD_LANE_TARGET_NORMAL_MODE_NORMAL_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,25U)

/* SD_LANE_TARGET_QUIET_MODE_6G  t_sz:10 ga:6, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_QUIET_MODE_6G(target) __REG(target,6U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_QUIET_MODE_6G_QUIET_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,25U)
#define VTSS_M_SD_LANE_TARGET_QUIET_MODE_6G_QUIET_MODE    VTSS_ENCODE_BITMASK(0U,25U)
#define VTSS_X_SD_LANE_TARGET_QUIET_MODE_6G_QUIET_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,25U)

/* SD_LANE_TARGET_SD_KR_ANEG_MODE  t_sz:10 ga:8, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_SD_KR_ANEG_MODE(target) __REG(target,8U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_KR_ANEG_MODE_TX_ANEG_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD_LANE_TARGET_SD_KR_ANEG_MODE_TX_ANEG_MODE    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD_LANE_TARGET_SD_KR_ANEG_MODE_TX_ANEG_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD_LANE_TARGET_SD_EXTCFG_CFG  t_sz:10 ga:9, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_SD_EXTCFG_CFG(target) __REG(target,9U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_EXTCFG_CFG_CLK_DIV(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD_LANE_TARGET_SD_EXTCFG_CFG_CLK_DIV    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD_LANE_TARGET_SD_EXTCFG_CFG_CLK_DIV(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

#define VTSS_F_SD_LANE_TARGET_SD_EXTCFG_CFG_WS_SETUP_WR(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD_LANE_TARGET_SD_EXTCFG_CFG_WS_SETUP_WR    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD_LANE_TARGET_SD_EXTCFG_CFG_WS_SETUP_WR(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD_LANE_TARGET_SD_EXTCFG_CFG_WS_EXEC_WR(x) VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_SD_LANE_TARGET_SD_EXTCFG_CFG_WS_EXEC_WR    VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_SD_LANE_TARGET_SD_EXTCFG_CFG_WS_EXEC_WR(x) VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_SD_LANE_TARGET_SD_EXTCFG_CFG_WS_HOLD_WR(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_SD_LANE_TARGET_SD_EXTCFG_CFG_WS_HOLD_WR    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_SD_LANE_TARGET_SD_EXTCFG_CFG_WS_HOLD_WR(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_SD_LANE_TARGET_SD_EXTCFG_CFG_WS_EXEC_RD(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_SD_LANE_TARGET_SD_EXTCFG_CFG_WS_EXEC_RD    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_SD_LANE_TARGET_SD_EXTCFG_CFG_WS_EXEC_RD(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

/* SD_LANE_TARGET_SD_DELAY_CFG  t_sz:10 ga:10, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_SD_DELAY_CFG(target) __REG(target,10U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_DELAY_CFG_SAMPLE_TIME(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD_LANE_TARGET_SD_DELAY_CFG_SAMPLE_TIME    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD_LANE_TARGET_SD_DELAY_CFG_SAMPLE_TIME(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD_LANE_TARGET_SD_DELAY_VAR  t_sz:10 ga:10, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_SD_DELAY_VAR(target) __REG(target,10U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_DELAY_VAR_RX_DELAY_VAR(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SD_LANE_TARGET_SD_DELAY_VAR_RX_DELAY_VAR    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SD_LANE_TARGET_SD_DELAY_VAR_RX_DELAY_VAR(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

#define VTSS_F_SD_LANE_TARGET_SD_DELAY_VAR_TX_DELAY_VAR(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SD_LANE_TARGET_SD_DELAY_VAR_TX_DELAY_VAR    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SD_LANE_TARGET_SD_DELAY_VAR_TX_DELAY_VAR(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

/* SD_LANE_TARGET_SYNC_ETH_SD_CFG  t_sz:10 ga:12, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_SYNC_ETH_SD_CFG(target) __REG(target,12U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_SYNC_ETH_SD_CFG_SD_AUTO_SQUELCH_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD_LANE_TARGET_SYNC_ETH_SD_CFG_SD_AUTO_SQUELCH_ENA    VTSS_BIT(0U)
#define VTSS_X_SD_LANE_TARGET_SYNC_ETH_SD_CFG_SD_AUTO_SQUELCH_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD_LANE_TARGET_SYNC_ETH_SD_CFG_SD_LINK_STAT_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD_LANE_TARGET_SYNC_ETH_SD_CFG_SD_LINK_STAT_ENA    VTSS_BIT(1U)
#define VTSS_X_SD_LANE_TARGET_SYNC_ETH_SD_CFG_SD_LINK_STAT_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD_LANE_TARGET_SYNC_ETH_SD_CFG_SD_RECO_CLK_DIV(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD_LANE_TARGET_SYNC_ETH_SD_CFG_SD_RECO_CLK_DIV    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD_LANE_TARGET_SYNC_ETH_SD_CFG_SD_RECO_CLK_DIV(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD_LANE_TARGET_SYNC_ETH_SD_CFG_SD_LOL_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD_LANE_TARGET_SYNC_ETH_SD_CFG_SD_LOL_ENA    VTSS_BIT(6U)
#define VTSS_X_SD_LANE_TARGET_SYNC_ETH_SD_CFG_SD_LOL_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD_LANE_TARGET_SYNC_ETH_SD_CFG_SD_LOL_POL(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SD_LANE_TARGET_SYNC_ETH_SD_CFG_SD_LOL_POL    VTSS_BIT(7U)
#define VTSS_X_SD_LANE_TARGET_SYNC_ETH_SD_CFG_SD_LOL_POL(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

/* SD_LANE_TARGET_KR_DATA_CFG  t_sz:10 ga:13, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_KR_DATA_CFG(target) __REG(target,13U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_KR_DATA_CFG_REVERT_10B(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD_LANE_TARGET_KR_DATA_CFG_REVERT_10B    VTSS_BIT(0U)
#define VTSS_X_SD_LANE_TARGET_KR_DATA_CFG_REVERT_10B(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD_LANE_TARGET_KR_DATA_CFG_REVERT_64B_TX(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD_LANE_TARGET_KR_DATA_CFG_REVERT_64B_TX    VTSS_BIT(1U)
#define VTSS_X_SD_LANE_TARGET_KR_DATA_CFG_REVERT_64B_TX(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD_LANE_TARGET_KR_DATA_CFG_REVERT_64B_RX(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD_LANE_TARGET_KR_DATA_CFG_REVERT_64B_RX    VTSS_BIT(2U)
#define VTSS_X_SD_LANE_TARGET_KR_DATA_CFG_REVERT_64B_RX(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

/* SD_LANE_TARGET_MISC  t_sz:10 ga:14, gw:14, ra:0, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_MISC(target) __REG(target,14U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_MISC_SD_125_RST_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD_LANE_TARGET_MISC_SD_125_RST_DIS    VTSS_BIT(0U)
#define VTSS_X_SD_LANE_TARGET_MISC_SD_125_RST_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD_LANE_TARGET_MISC_RX_ENA(x)     VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD_LANE_TARGET_MISC_RX_ENA        VTSS_BIT(1U)
#define VTSS_X_SD_LANE_TARGET_MISC_RX_ENA(x)     VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD_LANE_TARGET_MISC_MUX_ENA(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD_LANE_TARGET_MISC_MUX_ENA       VTSS_BIT(2U)
#define VTSS_X_SD_LANE_TARGET_MISC_MUX_ENA(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD_LANE_TARGET_MISC_FX_RX_CLK_CYCLE_LEN(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_SD_LANE_TARGET_MISC_FX_RX_CLK_CYCLE_LEN    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_SD_LANE_TARGET_MISC_FX_RX_CLK_CYCLE_LEN(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

/* SD_LANE_TARGET_STICKY_BITS  t_sz:10 ga:14, gw:14, ra:1, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_STICKY_BITS(target) __REG(target,14U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_STICKY_BITS_FIFO_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD_LANE_TARGET_STICKY_BITS_FIFO_OFLW_STICKY    VTSS_BIT(0U)
#define VTSS_X_SD_LANE_TARGET_STICKY_BITS_FIFO_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD_LANE_TARGET_STICKY_BITS_FIFO_UFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD_LANE_TARGET_STICKY_BITS_FIFO_UFLW_STICKY    VTSS_BIT(1U)
#define VTSS_X_SD_LANE_TARGET_STICKY_BITS_FIFO_UFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD_LANE_TARGET_STICKY_BITS_CLK_SHORTENED_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD_LANE_TARGET_STICKY_BITS_CLK_SHORTENED_STICKY    VTSS_BIT(2U)
#define VTSS_X_SD_LANE_TARGET_STICKY_BITS_CLK_SHORTENED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD_LANE_TARGET_STICKY_BITS_CLK_EXTENDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD_LANE_TARGET_STICKY_BITS_CLK_EXTENDED_STICKY    VTSS_BIT(3U)
#define VTSS_X_SD_LANE_TARGET_STICKY_BITS_CLK_EXTENDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

/* SD_LANE_TARGET_EDGE_CFG  t_sz:10 ga:14, gw:14, ra:2, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_EDGE_CFG(target) __REG(target,14U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_EDGE_CFG_PTR_DIR_SUM_ABS_THRES(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD_LANE_TARGET_EDGE_CFG_PTR_DIR_SUM_ABS_THRES    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD_LANE_TARGET_EDGE_CFG_PTR_DIR_SUM_ABS_THRES(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

#define VTSS_F_SD_LANE_TARGET_EDGE_CFG_DIST_EDGE_TO_VAL(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_SD_LANE_TARGET_EDGE_CFG_DIST_EDGE_TO_VAL    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_SD_LANE_TARGET_EDGE_CFG_DIST_EDGE_TO_VAL(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

/* SD_LANE_TARGET_LOCK_PERIOD  t_sz:10 ga:14, gw:14, ra:3, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_LOCK_PERIOD(target) __REG(target,14U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_LOCK_PERIOD_LOCK_PERIOD_LEN(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SD_LANE_TARGET_LOCK_PERIOD_LOCK_PERIOD_LEN    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SD_LANE_TARGET_LOCK_PERIOD_LOCK_PERIOD_LEN(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

#define VTSS_F_SD_LANE_TARGET_LOCK_PERIOD_IN_LOCK(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_SD_LANE_TARGET_LOCK_PERIOD_IN_LOCK    VTSS_BIT(31U)
#define VTSS_X_SD_LANE_TARGET_LOCK_PERIOD_IN_LOCK(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

/* SD_LANE_TARGET_LOCK_PERIOD_PTR_ADJ_SUM_ABS_THRES  t_sz:10 ga:14, gw:14, ra:4, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_LOCK_PERIOD_PTR_ADJ_SUM_ABS_THRES(target) __REG(target,14U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_LOCK_PERIOD_PTR_ADJ_SUM_ABS_THRES_LOCK_PERIOD_PTR_ADJ_SUM_ABS_THRES(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD_LANE_TARGET_LOCK_PERIOD_PTR_ADJ_SUM_ABS_THRES_LOCK_PERIOD_PTR_ADJ_SUM_ABS_THRES    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD_LANE_TARGET_LOCK_PERIOD_PTR_ADJ_SUM_ABS_THRES_LOCK_PERIOD_PTR_ADJ_SUM_ABS_THRES(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD_LANE_TARGET_LOCK_PERIOD_PTR_ADJ_CNT_THRES  t_sz:10 ga:14, gw:14, ra:5, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_LOCK_PERIOD_PTR_ADJ_CNT_THRES(target) __REG(target,14U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_LOCK_PERIOD_PTR_ADJ_CNT_THRES_LOCK_PERIOD_PTR_ADJ_CNT_THRES(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_SD_LANE_TARGET_LOCK_PERIOD_PTR_ADJ_CNT_THRES_LOCK_PERIOD_PTR_ADJ_CNT_THRES    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_SD_LANE_TARGET_LOCK_PERIOD_PTR_ADJ_CNT_THRES_LOCK_PERIOD_PTR_ADJ_CNT_THRES(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* SD_LANE_TARGET_FILTER_CFG  t_sz:10 ga:14, gw:14, ra:6, gc:1, rc:2  */
#define VTSS_SD_LANE_TARGET_FILTER_CFG(target,ri) __REG(target,14U,0U,0U,ri,6U,1U,2U)

#define VTSS_F_SD_LANE_TARGET_FILTER_CFG_FILTER_PATTERN(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_SD_LANE_TARGET_FILTER_CFG_FILTER_PATTERN    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_SD_LANE_TARGET_FILTER_CFG_FILTER_PATTERN(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

#define VTSS_F_SD_LANE_TARGET_FILTER_CFG_FILTER_MASK(x) VTSS_ENCODE_BITFIELD(x,12U,9U)
#define VTSS_M_SD_LANE_TARGET_FILTER_CFG_FILTER_MASK    VTSS_ENCODE_BITMASK(12U,9U)
#define VTSS_X_SD_LANE_TARGET_FILTER_CFG_FILTER_MASK(x) VTSS_EXTRACT_BITFIELD(x,12U,9U)

#define VTSS_F_SD_LANE_TARGET_FILTER_CFG_FILTER_ENA(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_SD_LANE_TARGET_FILTER_CFG_FILTER_ENA    VTSS_BIT(24U)
#define VTSS_X_SD_LANE_TARGET_FILTER_CFG_FILTER_ENA(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_SD_LANE_TARGET_FILTER_CFG_FILTER_INV_ENA(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_SD_LANE_TARGET_FILTER_CFG_FILTER_INV_ENA    VTSS_BIT(25U)
#define VTSS_X_SD_LANE_TARGET_FILTER_CFG_FILTER_INV_ENA(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_SD_LANE_TARGET_FILTER_CFG_FILTER_BIT_IDX_INV(x) VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_SD_LANE_TARGET_FILTER_CFG_FILTER_BIT_IDX_INV    VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_SD_LANE_TARGET_FILTER_CFG_FILTER_BIT_IDX_INV(x) VTSS_EXTRACT_BITFIELD(x,28U,4U)

/* SD_LANE_TARGET_M_CTRL  t_sz:10 ga:14, gw:14, ra:8, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_M_CTRL(target) __REG(target,14U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_M_CTRL_M_START(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD_LANE_TARGET_M_CTRL_M_START     VTSS_BIT(0U)
#define VTSS_X_SD_LANE_TARGET_M_CTRL_M_START(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_SD_LANE_TARGET_M_CTRL_M_DONE(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD_LANE_TARGET_M_CTRL_M_DONE      VTSS_BIT(1U)
#define VTSS_X_SD_LANE_TARGET_M_CTRL_M_DONE(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD_LANE_TARGET_M_CTRL_M_LATCH(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD_LANE_TARGET_M_CTRL_M_LATCH     VTSS_BIT(2U)
#define VTSS_X_SD_LANE_TARGET_M_CTRL_M_LATCH(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD_LANE_TARGET_M_CTRL_M_PERIOD_LEN_TYPE(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD_LANE_TARGET_M_CTRL_M_PERIOD_LEN_TYPE    VTSS_BIT(3U)
#define VTSS_X_SD_LANE_TARGET_M_CTRL_M_PERIOD_LEN_TYPE(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD_LANE_TARGET_M_CTRL_M_PERIOD_LEN(x) VTSS_ENCODE_BITFIELD(x,8U,20U)
#define VTSS_M_SD_LANE_TARGET_M_CTRL_M_PERIOD_LEN    VTSS_ENCODE_BITMASK(8U,20U)
#define VTSS_X_SD_LANE_TARGET_M_CTRL_M_PERIOD_LEN(x) VTSS_EXTRACT_BITFIELD(x,8U,20U)

/* SD_LANE_TARGET_M_STAT_MISC  t_sz:10 ga:14, gw:14, ra:9, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_M_STAT_MISC(target) __REG(target,14U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_M_STAT_MISC_M_RIS_EDGE_PTR_ADJ_SUM(x) VTSS_ENCODE_BITFIELD(x,0U,22U)
#define VTSS_M_SD_LANE_TARGET_M_STAT_MISC_M_RIS_EDGE_PTR_ADJ_SUM    VTSS_ENCODE_BITMASK(0U,22U)
#define VTSS_X_SD_LANE_TARGET_M_STAT_MISC_M_RIS_EDGE_PTR_ADJ_SUM(x) VTSS_EXTRACT_BITFIELD(x,0U,22U)

#define VTSS_F_SD_LANE_TARGET_M_STAT_MISC_M_LOCK_CNT(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SD_LANE_TARGET_M_STAT_MISC_M_LOCK_CNT    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SD_LANE_TARGET_M_STAT_MISC_M_LOCK_CNT(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

/* SD_LANE_TARGET_M_STAT_SD_ONE_CNT  t_sz:10 ga:14, gw:14, ra:10, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_M_STAT_SD_ONE_CNT(target) __REG(target,14U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_M_STAT_SD_ONE_CNT_M_SD_ONE_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SD_LANE_TARGET_M_STAT_SD_ONE_CNT_M_SD_ONE_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SD_LANE_TARGET_M_STAT_SD_ONE_CNT_M_SD_ONE_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SD_LANE_TARGET_M_STAT_FX_ONE_CNT  t_sz:10 ga:14, gw:14, ra:11, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_M_STAT_FX_ONE_CNT(target) __REG(target,14U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_M_STAT_FX_ONE_CNT_M_FX_ONE_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_SD_LANE_TARGET_M_STAT_FX_ONE_CNT_M_FX_ONE_CNT    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_SD_LANE_TARGET_M_STAT_FX_ONE_CNT_M_FX_ONE_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* SD_LANE_TARGET_M_STAT_FILTER_MATCH_CNT  t_sz:10 ga:14, gw:14, ra:12, gc:1, rc:2  */
#define VTSS_SD_LANE_TARGET_M_STAT_FILTER_MATCH_CNT(target,ri) __REG(target,14U,0U,0U,ri,12U,1U,2U)

#define VTSS_F_SD_LANE_TARGET_M_STAT_FILTER_MATCH_CNT_M_FILTER_MATCH_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SD_LANE_TARGET_M_STAT_FILTER_MATCH_CNT_M_FILTER_MATCH_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SD_LANE_TARGET_M_STAT_FILTER_MATCH_CNT_M_FILTER_MATCH_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_ES0_VCAP_UPDATE_CTRL  t_sz:1 ga:0, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES0_VCAP_UPDATE_CTRL __REG(VTSS_TO_VCAP_ES0,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_CMD(x) VTSS_ENCODE_BITFIELD(x,22U,3U)
#define VTSS_M_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_CMD    VTSS_ENCODE_BITMASK(22U,3U)
#define VTSS_X_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_CMD(x) VTSS_EXTRACT_BITFIELD(x,22U,3U)

#define VTSS_F_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS    VTSS_BIT(21U)
#define VTSS_X_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS    VTSS_BIT(20U)
#define VTSS_X_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS    VTSS_BIT(19U)
#define VTSS_X_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_ADDR(x) VTSS_ENCODE_BITFIELD(x,3U,16U)
#define VTSS_M_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_ADDR    VTSS_ENCODE_BITMASK(3U,16U)
#define VTSS_X_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_ADDR(x) VTSS_EXTRACT_BITFIELD(x,3U,16U)

#define VTSS_F_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_SHOT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_SHOT    VTSS_BIT(2U)
#define VTSS_X_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_SHOT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES0_VCAP_UPDATE_CTRL_CLEAR_CACHE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES0_VCAP_UPDATE_CTRL_CLEAR_CACHE    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES0_VCAP_UPDATE_CTRL_CLEAR_CACHE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES0_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_VCAP_MV_CFG  t_sz:1 ga:0, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES0_VCAP_MV_CFG __REG(VTSS_TO_VCAP_ES0,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES0_VCAP_MV_CFG_MV_NUM_POS(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VCAP_ES0_VCAP_MV_CFG_MV_NUM_POS    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VCAP_ES0_VCAP_MV_CFG_MV_NUM_POS(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VCAP_ES0_VCAP_MV_CFG_MV_SIZE(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_ES0_VCAP_MV_CFG_MV_SIZE      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_ES0_VCAP_MV_CFG_MV_SIZE(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_ES0_VCAP_ENTRY_DAT  t_sz:1 ga:2, gw:226, ra:0, gc:1, rc:64  */
#define VTSS_VCAP_ES0_VCAP_ENTRY_DAT(ri) __REG(VTSS_TO_VCAP_ES0,2U,0U,0U,ri,0U,1U,64U)

#define VTSS_F_VCAP_ES0_VCAP_ENTRY_DAT_ENTRY_DAT(x) (x)
#define VTSS_M_VCAP_ES0_VCAP_ENTRY_DAT_ENTRY_DAT    0xffffffffU
#define VTSS_X_VCAP_ES0_VCAP_ENTRY_DAT_ENTRY_DAT(x) (x)


/* VCAP_ES0_VCAP_MASK_DAT  t_sz:1 ga:2, gw:226, ra:64, gc:1, rc:64  */
#define VTSS_VCAP_ES0_VCAP_MASK_DAT(ri) __REG(VTSS_TO_VCAP_ES0,2U,0U,0U,ri,64U,1U,64U)

#define VTSS_F_VCAP_ES0_VCAP_MASK_DAT_MASK_DAT(x) (x)
#define VTSS_M_VCAP_ES0_VCAP_MASK_DAT_MASK_DAT    0xffffffffU
#define VTSS_X_VCAP_ES0_VCAP_MASK_DAT_MASK_DAT(x) (x)


/* VCAP_ES0_VCAP_ACTION_DAT  t_sz:1 ga:2, gw:226, ra:128, gc:1, rc:64  */
#define VTSS_VCAP_ES0_VCAP_ACTION_DAT(ri) __REG(VTSS_TO_VCAP_ES0,2U,0U,0U,ri,128U,1U,64U)

#define VTSS_F_VCAP_ES0_VCAP_ACTION_DAT_ACTION_DAT(x) (x)
#define VTSS_M_VCAP_ES0_VCAP_ACTION_DAT_ACTION_DAT    0xffffffffU
#define VTSS_X_VCAP_ES0_VCAP_ACTION_DAT_ACTION_DAT(x) (x)


/* VCAP_ES0_VCAP_CNT_DAT  t_sz:1 ga:2, gw:226, ra:192, gc:1, rc:32  */
#define VTSS_VCAP_ES0_VCAP_CNT_DAT(ri) __REG(VTSS_TO_VCAP_ES0,2U,0U,0U,ri,192U,1U,32U)

#define VTSS_F_VCAP_ES0_VCAP_CNT_DAT_CNT_DAT(x)  (x)
#define VTSS_M_VCAP_ES0_VCAP_CNT_DAT_CNT_DAT     0xffffffffU
#define VTSS_X_VCAP_ES0_VCAP_CNT_DAT_CNT_DAT(x)  (x)


/* VCAP_ES0_VCAP_CNT_FW_DAT  t_sz:1 ga:2, gw:226, ra:224, gc:1, rc:1  */
#define VTSS_VCAP_ES0_VCAP_CNT_FW_DAT __REG(VTSS_TO_VCAP_ES0,2U,0U,0U,0U,224U,1U,1U)

#define VTSS_F_VCAP_ES0_VCAP_CNT_FW_DAT_CNT_FW_DAT(x) (x)
#define VTSS_M_VCAP_ES0_VCAP_CNT_FW_DAT_CNT_FW_DAT    0xffffffffU
#define VTSS_X_VCAP_ES0_VCAP_CNT_FW_DAT_CNT_FW_DAT(x) (x)


/* VCAP_ES0_VCAP_TG_DAT  t_sz:1 ga:2, gw:226, ra:225, gc:1, rc:1  */
#define VTSS_VCAP_ES0_VCAP_TG_DAT __REG(VTSS_TO_VCAP_ES0,2U,0U,0U,0U,225U,1U,1U)

#define VTSS_F_VCAP_ES0_VCAP_TG_DAT_TG_DAT(x)    (x)
#define VTSS_M_VCAP_ES0_VCAP_TG_DAT_TG_DAT       0xffffffffU
#define VTSS_X_VCAP_ES0_VCAP_TG_DAT_TG_DAT(x)    (x)


/* VCAP_ES0_VCAP_CORE_IDX  t_sz:1 ga:228, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES0_VCAP_CORE_IDX __REG(VTSS_TO_VCAP_ES0,228U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES0_VCAP_CORE_IDX_CORE_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_VCAP_ES0_VCAP_CORE_IDX_CORE_IDX    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_VCAP_ES0_VCAP_CORE_IDX_CORE_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* VCAP_ES0_VCAP_CORE_MAP  t_sz:1 ga:228, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES0_VCAP_CORE_MAP __REG(VTSS_TO_VCAP_ES0,228U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES0_VCAP_CORE_MAP_CORE_MAP(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VCAP_ES0_VCAP_CORE_MAP_CORE_MAP    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VCAP_ES0_VCAP_CORE_MAP_CORE_MAP(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VCAP_ES0_VCAP_STICKY  t_sz:1 ga:230, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES0_VCAP_STICKY __REG(VTSS_TO_VCAP_ES0,230U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES0_VCAP_STICKY_VCAP_ROW_DELETED_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_VCAP_STICKY_VCAP_ROW_DELETED_STICKY    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_VCAP_STICKY_VCAP_ROW_DELETED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_VCAP_VER  t_sz:1 ga:231, gw:10, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES0_VCAP_VER    __REG(VTSS_TO_VCAP_ES0,231U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES0_VCAP_VER_VCAP_VER(x)     (x)
#define VTSS_M_VCAP_ES0_VCAP_VER_VCAP_VER        0xffffffffU
#define VTSS_X_VCAP_ES0_VCAP_VER_VCAP_VER(x)     (x)


/* VCAP_ES0_ENTRY_WIDTH  t_sz:1 ga:231, gw:10, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES0_ENTRY_WIDTH __REG(VTSS_TO_VCAP_ES0,231U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES0_ENTRY_WIDTH_ENTRY_WIDTH(x) (x)
#define VTSS_M_VCAP_ES0_ENTRY_WIDTH_ENTRY_WIDTH    0xffffffffU
#define VTSS_X_VCAP_ES0_ENTRY_WIDTH_ENTRY_WIDTH(x) (x)


/* VCAP_ES0_ENTRY_CNT  t_sz:1 ga:231, gw:10, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_ES0_ENTRY_CNT   __REG(VTSS_TO_VCAP_ES0,231U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_ES0_ENTRY_CNT_ENTRY_CNT(x)   (x)
#define VTSS_M_VCAP_ES0_ENTRY_CNT_ENTRY_CNT      0xffffffffU
#define VTSS_X_VCAP_ES0_ENTRY_CNT_ENTRY_CNT(x)   (x)


/* VCAP_ES0_ENTRY_SWCNT  t_sz:1 ga:231, gw:10, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_ES0_ENTRY_SWCNT __REG(VTSS_TO_VCAP_ES0,231U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_ES0_ENTRY_SWCNT_ENTRY_SWCNT(x) (x)
#define VTSS_M_VCAP_ES0_ENTRY_SWCNT_ENTRY_SWCNT    0xffffffffU
#define VTSS_X_VCAP_ES0_ENTRY_SWCNT_ENTRY_SWCNT(x) (x)


/* VCAP_ES0_ENTRY_TG_WIDTH  t_sz:1 ga:231, gw:10, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_ES0_ENTRY_TG_WIDTH __REG(VTSS_TO_VCAP_ES0,231U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_ES0_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH(x) (x)
#define VTSS_M_VCAP_ES0_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH    0xffffffffU
#define VTSS_X_VCAP_ES0_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH(x) (x)


/* VCAP_ES0_ACTION_DEF_CNT  t_sz:1 ga:231, gw:10, ra:5, gc:1, rc:1  */
#define VTSS_VCAP_ES0_ACTION_DEF_CNT __REG(VTSS_TO_VCAP_ES0,231U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_VCAP_ES0_ACTION_DEF_CNT_ACTION_DEF_CNT(x) (x)
#define VTSS_M_VCAP_ES0_ACTION_DEF_CNT_ACTION_DEF_CNT    0xffffffffU
#define VTSS_X_VCAP_ES0_ACTION_DEF_CNT_ACTION_DEF_CNT(x) (x)


/* VCAP_ES0_ACTION_WIDTH  t_sz:1 ga:231, gw:10, ra:6, gc:1, rc:1  */
#define VTSS_VCAP_ES0_ACTION_WIDTH __REG(VTSS_TO_VCAP_ES0,231U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_VCAP_ES0_ACTION_WIDTH_ACTION_WIDTH(x) (x)
#define VTSS_M_VCAP_ES0_ACTION_WIDTH_ACTION_WIDTH    0xffffffffU
#define VTSS_X_VCAP_ES0_ACTION_WIDTH_ACTION_WIDTH(x) (x)


/* VCAP_ES0_CNT_WIDTH  t_sz:1 ga:231, gw:10, ra:7, gc:1, rc:1  */
#define VTSS_VCAP_ES0_CNT_WIDTH   __REG(VTSS_TO_VCAP_ES0,231U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_VCAP_ES0_CNT_WIDTH_CNT_WIDTH(x)   (x)
#define VTSS_M_VCAP_ES0_CNT_WIDTH_CNT_WIDTH      0xffffffffU
#define VTSS_X_VCAP_ES0_CNT_WIDTH_CNT_WIDTH(x)   (x)


/* VCAP_ES0_CORE_CNT  t_sz:1 ga:231, gw:10, ra:8, gc:1, rc:1  */
#define VTSS_VCAP_ES0_CORE_CNT    __REG(VTSS_TO_VCAP_ES0,231U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_VCAP_ES0_CORE_CNT_CORE_CNT(x)     (x)
#define VTSS_M_VCAP_ES0_CORE_CNT_CORE_CNT        0xffffffffU
#define VTSS_X_VCAP_ES0_CORE_CNT_CORE_CNT(x)     (x)


/* VCAP_ES0_IF_CNT  t_sz:1 ga:231, gw:10, ra:9, gc:1, rc:1  */
#define VTSS_VCAP_ES0_IF_CNT      __REG(VTSS_TO_VCAP_ES0,231U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_VCAP_ES0_IF_CNT_IF_CNT(x)         (x)
#define VTSS_M_VCAP_ES0_IF_CNT_IF_CNT            0xffffffffU
#define VTSS_X_VCAP_ES0_IF_CNT_IF_CNT(x)         (x)


/* VCAP_ES0_TCAM_CFG  t_sz:1 ga:241, gw:29, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES0_TCAM_CFG    __REG(VTSS_TO_VCAP_ES0,241U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES0_TCAM_CFG_TCAM_HCG_DIS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_ES0_TCAM_CFG_TCAM_HCG_DIS    VTSS_BIT(3U)
#define VTSS_X_VCAP_ES0_TCAM_CFG_TCAM_HCG_DIS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_ES0_TCAM_CFG_TCAM_CG_DIS(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES0_TCAM_CFG_TCAM_CG_DIS     VTSS_BIT(2U)
#define VTSS_X_VCAP_ES0_TCAM_CFG_TCAM_CG_DIS(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES0_TCAM_CFG_TCAM_STCMP(x)   VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VCAP_ES0_TCAM_CFG_TCAM_STCMP      VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VCAP_ES0_TCAM_CFG_TCAM_STCMP(x)   VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VCAP_ES0_TCAM_CTRL  t_sz:1 ga:241, gw:29, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES0_TCAM_CTRL   __REG(VTSS_TO_VCAP_ES0,241U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES0_TCAM_CTRL_TCAM_RST_SHOT(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VCAP_ES0_TCAM_CTRL_TCAM_RST_SHOT    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VCAP_ES0_TCAM_CTRL_TCAM_RST_SHOT(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VCAP_ES0_TCAM_CTRL_TCAM_SD(x)     VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_ES0_TCAM_CTRL_TCAM_SD        VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_ES0_TCAM_CTRL_TCAM_SD(x)     VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_ES0_BIST_CTRL  t_sz:1 ga:241, gw:29, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_ES0_BIST_CTRL   __REG(VTSS_TO_VCAP_ES0,241U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_ES0_BIST_CTRL_BIST_RUN(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES0_BIST_CTRL_BIST_RUN       VTSS_BIT(2U)
#define VTSS_X_VCAP_ES0_BIST_CTRL_BIST_RUN(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES0_BIST_CTRL_BIST_RUN_FOREVER(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES0_BIST_CTRL_BIST_RUN_FOREVER    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES0_BIST_CTRL_BIST_RUN_FOREVER(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES0_BIST_CTRL_BIST_RESUME_SHOT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_BIST_CTRL_BIST_RESUME_SHOT    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_BIST_CTRL_BIST_RESUME_SHOT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_BIST_CFG  t_sz:1 ga:241, gw:29, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_ES0_BIST_CFG    __REG(VTSS_TO_VCAP_ES0,241U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_ES0_BIST_CFG_BIST_REPAIR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES0_BIST_CFG_BIST_REPAIR_ENA    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES0_BIST_CFG_BIST_REPAIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES0_BIST_CFG_BIST_RETENT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_BIST_CFG_BIST_RETENT_ENA    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_BIST_CFG_BIST_RETENT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_BIST_STAT  t_sz:1 ga:241, gw:29, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_ES0_BIST_STAT   __REG(VTSS_TO_VCAP_ES0,241U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_ES0_BIST_STAT_BIST_PASS(x)   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_ES0_BIST_STAT_BIST_PASS      VTSS_BIT(3U)
#define VTSS_X_VCAP_ES0_BIST_STAT_BIST_PASS(x)   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_ES0_BIST_STAT_BIST_FAIL(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES0_BIST_STAT_BIST_FAIL      VTSS_BIT(2U)
#define VTSS_X_VCAP_ES0_BIST_STAT_BIST_FAIL(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES0_BIST_STAT_BIST_PAUSED(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES0_BIST_STAT_BIST_PAUSED    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES0_BIST_STAT_BIST_PAUSED(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES0_BIST_STAT_BIST_DONE(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_BIST_STAT_BIST_DONE      VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_BIST_STAT_BIST_DONE(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_BIST_FAIL_STAT  t_sz:1 ga:241, gw:29, ra:5, gc:1, rc:16  */
#define VTSS_VCAP_ES0_BIST_FAIL_STAT(ri) __REG(VTSS_TO_VCAP_ES0,241U,0U,0U,ri,5U,1U,16U)

#define VTSS_F_VCAP_ES0_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL(x) (x)
#define VTSS_M_VCAP_ES0_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL    0xffffffffU
#define VTSS_X_VCAP_ES0_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL(x) (x)


/* VCAP_ES0_BIST_DIAG_CTRL  t_sz:1 ga:241, gw:29, ra:21, gc:1, rc:1  */
#define VTSS_VCAP_ES0_BIST_DIAG_CTRL __REG(VTSS_TO_VCAP_ES0,241U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_IDX(x) VTSS_ENCODE_BITFIELD(x,7U,6U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_IDX    VTSS_ENCODE_BITMASK(7U,6U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_IDX(x) VTSS_EXTRACT_BITFIELD(x,7U,6U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_SHOT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_SHOT    VTSS_BIT(6U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_SHOT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT    VTSS_BIT(5U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* VCAP_ES0_BIST_DIAG_STAT  t_sz:1 ga:241, gw:29, ra:22, gc:1, rc:1  */
#define VTSS_VCAP_ES0_BIST_DIAG_STAT __REG(VTSS_TO_VCAP_ES0,241U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ(x) VTSS_ENCODE_BITFIELD(x,18U,8U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ    VTSS_ENCODE_BITMASK(18U,8U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ(x) VTSS_EXTRACT_BITFIELD(x,18U,8U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR(x) VTSS_ENCODE_BITFIELD(x,10U,8U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR    VTSS_ENCODE_BITMASK(10U,8U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR(x) VTSS_EXTRACT_BITFIELD(x,10U,8U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL    VTSS_BIT(9U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL    VTSS_BIT(8U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL    VTSS_BIT(7U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL    VTSS_BIT(6U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL    VTSS_BIT(5U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL    VTSS_BIT(4U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL    VTSS_BIT(3U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL    VTSS_BIT(2U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_PASS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_PASS    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_PASS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_FAIL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_FAIL    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_FAIL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_BIST_DIAG_BITMAPA_STAT  t_sz:1 ga:241, gw:29, ra:23, gc:1, rc:2  */
#define VTSS_VCAP_ES0_BIST_DIAG_BITMAPA_STAT(ri) __REG(VTSS_TO_VCAP_ES0,241U,0U,0U,ri,23U,1U,2U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA(x) (x)
#define VTSS_M_VCAP_ES0_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA    0xffffffffU
#define VTSS_X_VCAP_ES0_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA(x) (x)


/* VCAP_ES0_BIST_DIAG_BITMAPB_STAT  t_sz:1 ga:241, gw:29, ra:25, gc:1, rc:2  */
#define VTSS_VCAP_ES0_BIST_DIAG_BITMAPB_STAT(ri) __REG(VTSS_TO_VCAP_ES0,241U,0U,0U,ri,25U,1U,2U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB(x) (x)
#define VTSS_M_VCAP_ES0_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB    0xffffffffU
#define VTSS_X_VCAP_ES0_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB(x) (x)


/* VCAP_ES0_RCR_CTRL  t_sz:1 ga:241, gw:29, ra:27, gc:1, rc:1  */
#define VTSS_VCAP_ES0_RCR_CTRL    __REG(VTSS_TO_VCAP_ES0,241U,0U,0U,0U,27U,1U,1U)

#define VTSS_F_VCAP_ES0_RCR_CTRL_RCR_OPR(x)      VTSS_ENCODE_BITFIELD(x,21U,2U)
#define VTSS_M_VCAP_ES0_RCR_CTRL_RCR_OPR         VTSS_ENCODE_BITMASK(21U,2U)
#define VTSS_X_VCAP_ES0_RCR_CTRL_RCR_OPR(x)      VTSS_EXTRACT_BITFIELD(x,21U,2U)

#define VTSS_F_VCAP_ES0_RCR_CTRL_RCR_IDX(x)      VTSS_ENCODE_BITFIELD(x,15U,6U)
#define VTSS_M_VCAP_ES0_RCR_CTRL_RCR_IDX         VTSS_ENCODE_BITMASK(15U,6U)
#define VTSS_X_VCAP_ES0_RCR_CTRL_RCR_IDX(x)      VTSS_EXTRACT_BITFIELD(x,15U,6U)

#define VTSS_F_VCAP_ES0_RCR_CTRL_RCR_DATA(x)     VTSS_ENCODE_BITFIELD(x,1U,14U)
#define VTSS_M_VCAP_ES0_RCR_CTRL_RCR_DATA        VTSS_ENCODE_BITMASK(1U,14U)
#define VTSS_X_VCAP_ES0_RCR_CTRL_RCR_DATA(x)     VTSS_EXTRACT_BITFIELD(x,1U,14U)

#define VTSS_F_VCAP_ES0_RCR_CTRL_RCR_SHOT(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_RCR_CTRL_RCR_SHOT        VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_RCR_CTRL_RCR_SHOT(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_RCR_STAT  t_sz:1 ga:241, gw:29, ra:28, gc:1, rc:1  */
#define VTSS_VCAP_ES0_RCR_STAT    __REG(VTSS_TO_VCAP_ES0,241U,0U,0U,0U,28U,1U,1U)

#define VTSS_F_VCAP_ES0_RCR_STAT_RCR_BUSY(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_RCR_STAT_RCR_BUSY        VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_RCR_STAT_RCR_BUSY(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_ECC_CTRL  t_sz:1 ga:270, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES0_ECC_CTRL    __REG(VTSS_TO_VCAP_ES0,270U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES0_ECC_CTRL_AUTO_INVALIDATE_DIS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES0_ECC_CTRL_AUTO_INVALIDATE_DIS    VTSS_BIT(2U)
#define VTSS_X_VCAP_ES0_ECC_CTRL_AUTO_INVALIDATE_DIS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES0_ECC_CTRL_LOCAL_MEMITGR_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES0_ECC_CTRL_LOCAL_MEMITGR_DIS    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES0_ECC_CTRL_LOCAL_MEMITGR_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES0_ECC_CTRL_ECC_CHK_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_ECC_CTRL_ECC_CHK_ENA     VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_ECC_CTRL_ECC_CHK_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_ECC_STAT  t_sz:1 ga:270, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES0_ECC_STAT    __REG(VTSS_TO_VCAP_ES0,270U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES0_ECC_STAT_BLK_DLY_TOO_SMALL(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES0_ECC_STAT_BLK_DLY_TOO_SMALL    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES0_ECC_STAT_BLK_DLY_TOO_SMALL(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES0_ECC_STAT_BLK_DONE(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_ECC_STAT_BLK_DONE        VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_ECC_STAT_BLK_DONE(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_ECC_BLK_DLY  t_sz:1 ga:270, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_ES0_ECC_BLK_DLY __REG(VTSS_TO_VCAP_ES0,270U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_ES0_ECC_BLK_DLY_BLK_DLY(x)   (x)
#define VTSS_M_VCAP_ES0_ECC_BLK_DLY_BLK_DLY      0xffffffffU
#define VTSS_X_VCAP_ES0_ECC_BLK_DLY_BLK_DLY(x)   (x)


/* VCAP_ES0_ECC_INV  t_sz:1 ga:270, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_ES0_ECC_INV     __REG(VTSS_TO_VCAP_ES0,270U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_ES0_ECC_INV_INV_ADDR(x)      VTSS_ENCODE_BITFIELD(x,2U,16U)
#define VTSS_M_VCAP_ES0_ECC_INV_INV_ADDR         VTSS_ENCODE_BITMASK(2U,16U)
#define VTSS_X_VCAP_ES0_ECC_INV_INV_ADDR(x)      VTSS_EXTRACT_BITFIELD(x,2U,16U)

#define VTSS_F_VCAP_ES0_ECC_INV_INV(x)           VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES0_ECC_INV_INV              VTSS_BIT(1U)
#define VTSS_X_VCAP_ES0_ECC_INV_INV(x)           VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES0_ECC_INV_INV_ALL(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_ECC_INV_INV_ALL          VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_ECC_INV_INV_ALL(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_MEMITGR_CTRL  t_sz:1 ga:274, gw:6, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES0_MEMITGR_CTRL __REG(VTSS_TO_VCAP_ES0,274U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_CTRL_ACTIVATE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_CTRL_ACTIVATE    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_MEMITGR_CTRL_ACTIVATE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_MEMITGR_STAT  t_sz:1 ga:274, gw:6, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES0_MEMITGR_STAT __REG(VTSS_TO_VCAP_ES0,274U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_STAT_INDICATION_OVF(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_STAT_INDICATION_OVF    VTSS_BIT(5U)
#define VTSS_X_VCAP_ES0_MEMITGR_STAT_INDICATION_OVF(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_STAT_INDICATION(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_STAT_INDICATION    VTSS_BIT(4U)
#define VTSS_X_VCAP_ES0_MEMITGR_STAT_INDICATION(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_STAT_MODE_LISTEN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_STAT_MODE_LISTEN    VTSS_BIT(3U)
#define VTSS_X_VCAP_ES0_MEMITGR_STAT_MODE_LISTEN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_STAT_MODE_DETECT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_STAT_MODE_DETECT    VTSS_BIT(2U)
#define VTSS_X_VCAP_ES0_MEMITGR_STAT_MODE_DETECT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_STAT_MODE_IDLE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_STAT_MODE_IDLE    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES0_MEMITGR_STAT_MODE_IDLE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_STAT_MODE_BUSY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_STAT_MODE_BUSY    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_MEMITGR_STAT_MODE_BUSY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_MEMITGR_INFO  t_sz:1 ga:274, gw:6, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_ES0_MEMITGR_INFO __REG(VTSS_TO_VCAP_ES0,274U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_INFO_MEM_ERR(x)  VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_INFO_MEM_ERR     VTSS_BIT(31U)
#define VTSS_X_VCAP_ES0_MEMITGR_INFO_MEM_ERR(x)  VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_INFO_MEM_COR(x)  VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_INFO_MEM_COR     VTSS_BIT(30U)
#define VTSS_X_VCAP_ES0_MEMITGR_INFO_MEM_COR(x)  VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_INFO_MEM_ERR_OVF(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_INFO_MEM_ERR_OVF    VTSS_BIT(29U)
#define VTSS_X_VCAP_ES0_MEMITGR_INFO_MEM_ERR_OVF(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_INFO_MEM_COR_OVF(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_INFO_MEM_COR_OVF    VTSS_BIT(28U)
#define VTSS_X_VCAP_ES0_MEMITGR_INFO_MEM_COR_OVF(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_INFO_MEM_ADDR(x) VTSS_ENCODE_BITFIELD(x,0U,28U)
#define VTSS_M_VCAP_ES0_MEMITGR_INFO_MEM_ADDR    VTSS_ENCODE_BITMASK(0U,28U)
#define VTSS_X_VCAP_ES0_MEMITGR_INFO_MEM_ADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,28U)

/* VCAP_ES0_MEMITGR_IDX  t_sz:1 ga:274, gw:6, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_ES0_MEMITGR_IDX __REG(VTSS_TO_VCAP_ES0,274U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_IDX_MEM_IDX(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_ES0_MEMITGR_IDX_MEM_IDX      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_ES0_MEMITGR_IDX_MEM_IDX(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_ES0_MEMITGR_DIV  t_sz:1 ga:274, gw:6, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_ES0_MEMITGR_DIV __REG(VTSS_TO_VCAP_ES0,274U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_DIV_MEM_DIV(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_ES0_MEMITGR_DIV_MEM_DIV      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_ES0_MEMITGR_DIV_MEM_DIV(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_ES0_MEMITGR_DBG  t_sz:1 ga:274, gw:6, ra:5, gc:1, rc:1  */
#define VTSS_VCAP_ES0_MEMITGR_DBG __REG(VTSS_TO_VCAP_ES0,274U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_DBG_MEM_DIV_SENSE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_DBG_MEM_DIV_SENSE    VTSS_BIT(9U)
#define VTSS_X_VCAP_ES0_MEMITGR_DBG_MEM_DIV_SENSE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_DBG_FORCE_INTR(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_DBG_FORCE_INTR    VTSS_BIT(8U)
#define VTSS_X_VCAP_ES0_MEMITGR_DBG_FORCE_INTR(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_DBG_SYNC_IN(x)   VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_DBG_SYNC_IN      VTSS_BIT(7U)
#define VTSS_X_VCAP_ES0_MEMITGR_DBG_SYNC_IN(x)   VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_DBG_ENA_IN(x)    VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_DBG_ENA_IN       VTSS_BIT(6U)
#define VTSS_X_VCAP_ES0_MEMITGR_DBG_ENA_IN(x)    VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_DBG_DATA_IN(x)   VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_DBG_DATA_IN      VTSS_BIT(5U)
#define VTSS_X_VCAP_ES0_MEMITGR_DBG_DATA_IN(x)   VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_DBG_INTR_IN(x)   VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_DBG_INTR_IN      VTSS_BIT(4U)
#define VTSS_X_VCAP_ES0_MEMITGR_DBG_INTR_IN(x)   VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_DBG_SYNC_OUT(x)  VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_DBG_SYNC_OUT     VTSS_BIT(3U)
#define VTSS_X_VCAP_ES0_MEMITGR_DBG_SYNC_OUT(x)  VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_DBG_ENA_OUT(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_DBG_ENA_OUT      VTSS_BIT(2U)
#define VTSS_X_VCAP_ES0_MEMITGR_DBG_ENA_OUT(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_DBG_FORCE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_DBG_FORCE_ENA    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES0_MEMITGR_DBG_FORCE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_DBG_DETECT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_DBG_DETECT_ENA    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_MEMITGR_DBG_DETECT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_VCAP_UPDATE_CTRL  t_sz:1 ga:0, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES2_VCAP_UPDATE_CTRL __REG(VTSS_TO_VCAP_ES2,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_CMD(x) VTSS_ENCODE_BITFIELD(x,22U,3U)
#define VTSS_M_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_CMD    VTSS_ENCODE_BITMASK(22U,3U)
#define VTSS_X_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_CMD(x) VTSS_EXTRACT_BITFIELD(x,22U,3U)

#define VTSS_F_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS    VTSS_BIT(21U)
#define VTSS_X_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS    VTSS_BIT(20U)
#define VTSS_X_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS    VTSS_BIT(19U)
#define VTSS_X_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_ADDR(x) VTSS_ENCODE_BITFIELD(x,3U,16U)
#define VTSS_M_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_ADDR    VTSS_ENCODE_BITMASK(3U,16U)
#define VTSS_X_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_ADDR(x) VTSS_EXTRACT_BITFIELD(x,3U,16U)

#define VTSS_F_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_SHOT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_SHOT    VTSS_BIT(2U)
#define VTSS_X_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_SHOT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES2_VCAP_UPDATE_CTRL_CLEAR_CACHE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES2_VCAP_UPDATE_CTRL_CLEAR_CACHE    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES2_VCAP_UPDATE_CTRL_CLEAR_CACHE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES2_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_VCAP_MV_CFG  t_sz:1 ga:0, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES2_VCAP_MV_CFG __REG(VTSS_TO_VCAP_ES2,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES2_VCAP_MV_CFG_MV_NUM_POS(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VCAP_ES2_VCAP_MV_CFG_MV_NUM_POS    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VCAP_ES2_VCAP_MV_CFG_MV_NUM_POS(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VCAP_ES2_VCAP_MV_CFG_MV_SIZE(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_ES2_VCAP_MV_CFG_MV_SIZE      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_ES2_VCAP_MV_CFG_MV_SIZE(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_ES2_VCAP_ENTRY_DAT  t_sz:1 ga:2, gw:226, ra:0, gc:1, rc:64  */
#define VTSS_VCAP_ES2_VCAP_ENTRY_DAT(ri) __REG(VTSS_TO_VCAP_ES2,2U,0U,0U,ri,0U,1U,64U)

#define VTSS_F_VCAP_ES2_VCAP_ENTRY_DAT_ENTRY_DAT(x) (x)
#define VTSS_M_VCAP_ES2_VCAP_ENTRY_DAT_ENTRY_DAT    0xffffffffU
#define VTSS_X_VCAP_ES2_VCAP_ENTRY_DAT_ENTRY_DAT(x) (x)


/* VCAP_ES2_VCAP_MASK_DAT  t_sz:1 ga:2, gw:226, ra:64, gc:1, rc:64  */
#define VTSS_VCAP_ES2_VCAP_MASK_DAT(ri) __REG(VTSS_TO_VCAP_ES2,2U,0U,0U,ri,64U,1U,64U)

#define VTSS_F_VCAP_ES2_VCAP_MASK_DAT_MASK_DAT(x) (x)
#define VTSS_M_VCAP_ES2_VCAP_MASK_DAT_MASK_DAT    0xffffffffU
#define VTSS_X_VCAP_ES2_VCAP_MASK_DAT_MASK_DAT(x) (x)


/* VCAP_ES2_VCAP_ACTION_DAT  t_sz:1 ga:2, gw:226, ra:128, gc:1, rc:64  */
#define VTSS_VCAP_ES2_VCAP_ACTION_DAT(ri) __REG(VTSS_TO_VCAP_ES2,2U,0U,0U,ri,128U,1U,64U)

#define VTSS_F_VCAP_ES2_VCAP_ACTION_DAT_ACTION_DAT(x) (x)
#define VTSS_M_VCAP_ES2_VCAP_ACTION_DAT_ACTION_DAT    0xffffffffU
#define VTSS_X_VCAP_ES2_VCAP_ACTION_DAT_ACTION_DAT(x) (x)


/* VCAP_ES2_VCAP_CNT_DAT  t_sz:1 ga:2, gw:226, ra:192, gc:1, rc:32  */
#define VTSS_VCAP_ES2_VCAP_CNT_DAT(ri) __REG(VTSS_TO_VCAP_ES2,2U,0U,0U,ri,192U,1U,32U)

#define VTSS_F_VCAP_ES2_VCAP_CNT_DAT_CNT_DAT(x)  (x)
#define VTSS_M_VCAP_ES2_VCAP_CNT_DAT_CNT_DAT     0xffffffffU
#define VTSS_X_VCAP_ES2_VCAP_CNT_DAT_CNT_DAT(x)  (x)


/* VCAP_ES2_VCAP_CNT_FW_DAT  t_sz:1 ga:2, gw:226, ra:224, gc:1, rc:1  */
#define VTSS_VCAP_ES2_VCAP_CNT_FW_DAT __REG(VTSS_TO_VCAP_ES2,2U,0U,0U,0U,224U,1U,1U)

#define VTSS_F_VCAP_ES2_VCAP_CNT_FW_DAT_CNT_FW_DAT(x) (x)
#define VTSS_M_VCAP_ES2_VCAP_CNT_FW_DAT_CNT_FW_DAT    0xffffffffU
#define VTSS_X_VCAP_ES2_VCAP_CNT_FW_DAT_CNT_FW_DAT(x) (x)


/* VCAP_ES2_VCAP_TG_DAT  t_sz:1 ga:2, gw:226, ra:225, gc:1, rc:1  */
#define VTSS_VCAP_ES2_VCAP_TG_DAT __REG(VTSS_TO_VCAP_ES2,2U,0U,0U,0U,225U,1U,1U)

#define VTSS_F_VCAP_ES2_VCAP_TG_DAT_TG_DAT(x)    (x)
#define VTSS_M_VCAP_ES2_VCAP_TG_DAT_TG_DAT       0xffffffffU
#define VTSS_X_VCAP_ES2_VCAP_TG_DAT_TG_DAT(x)    (x)


/* VCAP_ES2_VCAP_CORE_IDX  t_sz:1 ga:228, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES2_VCAP_CORE_IDX __REG(VTSS_TO_VCAP_ES2,228U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES2_VCAP_CORE_IDX_CORE_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_VCAP_ES2_VCAP_CORE_IDX_CORE_IDX    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_VCAP_ES2_VCAP_CORE_IDX_CORE_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* VCAP_ES2_VCAP_CORE_MAP  t_sz:1 ga:228, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES2_VCAP_CORE_MAP __REG(VTSS_TO_VCAP_ES2,228U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES2_VCAP_CORE_MAP_CORE_MAP(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VCAP_ES2_VCAP_CORE_MAP_CORE_MAP    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VCAP_ES2_VCAP_CORE_MAP_CORE_MAP(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VCAP_ES2_VCAP_STICKY  t_sz:1 ga:230, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES2_VCAP_STICKY __REG(VTSS_TO_VCAP_ES2,230U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES2_VCAP_STICKY_VCAP_ROW_DELETED_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_VCAP_STICKY_VCAP_ROW_DELETED_STICKY    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_VCAP_STICKY_VCAP_ROW_DELETED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_VCAP_VER  t_sz:1 ga:231, gw:10, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES2_VCAP_VER    __REG(VTSS_TO_VCAP_ES2,231U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES2_VCAP_VER_VCAP_VER(x)     (x)
#define VTSS_M_VCAP_ES2_VCAP_VER_VCAP_VER        0xffffffffU
#define VTSS_X_VCAP_ES2_VCAP_VER_VCAP_VER(x)     (x)


/* VCAP_ES2_ENTRY_WIDTH  t_sz:1 ga:231, gw:10, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES2_ENTRY_WIDTH __REG(VTSS_TO_VCAP_ES2,231U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES2_ENTRY_WIDTH_ENTRY_WIDTH(x) (x)
#define VTSS_M_VCAP_ES2_ENTRY_WIDTH_ENTRY_WIDTH    0xffffffffU
#define VTSS_X_VCAP_ES2_ENTRY_WIDTH_ENTRY_WIDTH(x) (x)


/* VCAP_ES2_ENTRY_CNT  t_sz:1 ga:231, gw:10, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_ES2_ENTRY_CNT   __REG(VTSS_TO_VCAP_ES2,231U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_ES2_ENTRY_CNT_ENTRY_CNT(x)   (x)
#define VTSS_M_VCAP_ES2_ENTRY_CNT_ENTRY_CNT      0xffffffffU
#define VTSS_X_VCAP_ES2_ENTRY_CNT_ENTRY_CNT(x)   (x)


/* VCAP_ES2_ENTRY_SWCNT  t_sz:1 ga:231, gw:10, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_ES2_ENTRY_SWCNT __REG(VTSS_TO_VCAP_ES2,231U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_ES2_ENTRY_SWCNT_ENTRY_SWCNT(x) (x)
#define VTSS_M_VCAP_ES2_ENTRY_SWCNT_ENTRY_SWCNT    0xffffffffU
#define VTSS_X_VCAP_ES2_ENTRY_SWCNT_ENTRY_SWCNT(x) (x)


/* VCAP_ES2_ENTRY_TG_WIDTH  t_sz:1 ga:231, gw:10, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_ES2_ENTRY_TG_WIDTH __REG(VTSS_TO_VCAP_ES2,231U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_ES2_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH(x) (x)
#define VTSS_M_VCAP_ES2_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH    0xffffffffU
#define VTSS_X_VCAP_ES2_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH(x) (x)


/* VCAP_ES2_ACTION_DEF_CNT  t_sz:1 ga:231, gw:10, ra:5, gc:1, rc:1  */
#define VTSS_VCAP_ES2_ACTION_DEF_CNT __REG(VTSS_TO_VCAP_ES2,231U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_VCAP_ES2_ACTION_DEF_CNT_ACTION_DEF_CNT(x) (x)
#define VTSS_M_VCAP_ES2_ACTION_DEF_CNT_ACTION_DEF_CNT    0xffffffffU
#define VTSS_X_VCAP_ES2_ACTION_DEF_CNT_ACTION_DEF_CNT(x) (x)


/* VCAP_ES2_ACTION_WIDTH  t_sz:1 ga:231, gw:10, ra:6, gc:1, rc:1  */
#define VTSS_VCAP_ES2_ACTION_WIDTH __REG(VTSS_TO_VCAP_ES2,231U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_VCAP_ES2_ACTION_WIDTH_ACTION_WIDTH(x) (x)
#define VTSS_M_VCAP_ES2_ACTION_WIDTH_ACTION_WIDTH    0xffffffffU
#define VTSS_X_VCAP_ES2_ACTION_WIDTH_ACTION_WIDTH(x) (x)


/* VCAP_ES2_CNT_WIDTH  t_sz:1 ga:231, gw:10, ra:7, gc:1, rc:1  */
#define VTSS_VCAP_ES2_CNT_WIDTH   __REG(VTSS_TO_VCAP_ES2,231U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_VCAP_ES2_CNT_WIDTH_CNT_WIDTH(x)   (x)
#define VTSS_M_VCAP_ES2_CNT_WIDTH_CNT_WIDTH      0xffffffffU
#define VTSS_X_VCAP_ES2_CNT_WIDTH_CNT_WIDTH(x)   (x)


/* VCAP_ES2_CORE_CNT  t_sz:1 ga:231, gw:10, ra:8, gc:1, rc:1  */
#define VTSS_VCAP_ES2_CORE_CNT    __REG(VTSS_TO_VCAP_ES2,231U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_VCAP_ES2_CORE_CNT_CORE_CNT(x)     (x)
#define VTSS_M_VCAP_ES2_CORE_CNT_CORE_CNT        0xffffffffU
#define VTSS_X_VCAP_ES2_CORE_CNT_CORE_CNT(x)     (x)


/* VCAP_ES2_IF_CNT  t_sz:1 ga:231, gw:10, ra:9, gc:1, rc:1  */
#define VTSS_VCAP_ES2_IF_CNT      __REG(VTSS_TO_VCAP_ES2,231U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_VCAP_ES2_IF_CNT_IF_CNT(x)         (x)
#define VTSS_M_VCAP_ES2_IF_CNT_IF_CNT            0xffffffffU
#define VTSS_X_VCAP_ES2_IF_CNT_IF_CNT(x)         (x)


/* VCAP_ES2_TCAM_CFG  t_sz:1 ga:241, gw:29, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES2_TCAM_CFG    __REG(VTSS_TO_VCAP_ES2,241U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES2_TCAM_CFG_TCAM_HCG_DIS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_ES2_TCAM_CFG_TCAM_HCG_DIS    VTSS_BIT(3U)
#define VTSS_X_VCAP_ES2_TCAM_CFG_TCAM_HCG_DIS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_ES2_TCAM_CFG_TCAM_CG_DIS(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES2_TCAM_CFG_TCAM_CG_DIS     VTSS_BIT(2U)
#define VTSS_X_VCAP_ES2_TCAM_CFG_TCAM_CG_DIS(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES2_TCAM_CFG_TCAM_STCMP(x)   VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VCAP_ES2_TCAM_CFG_TCAM_STCMP      VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VCAP_ES2_TCAM_CFG_TCAM_STCMP(x)   VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VCAP_ES2_TCAM_CTRL  t_sz:1 ga:241, gw:29, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES2_TCAM_CTRL   __REG(VTSS_TO_VCAP_ES2,241U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES2_TCAM_CTRL_TCAM_RST_SHOT(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VCAP_ES2_TCAM_CTRL_TCAM_RST_SHOT    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VCAP_ES2_TCAM_CTRL_TCAM_RST_SHOT(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VCAP_ES2_TCAM_CTRL_TCAM_SD(x)     VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_ES2_TCAM_CTRL_TCAM_SD        VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_ES2_TCAM_CTRL_TCAM_SD(x)     VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_ES2_BIST_CTRL  t_sz:1 ga:241, gw:29, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_ES2_BIST_CTRL   __REG(VTSS_TO_VCAP_ES2,241U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_ES2_BIST_CTRL_BIST_RUN(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES2_BIST_CTRL_BIST_RUN       VTSS_BIT(2U)
#define VTSS_X_VCAP_ES2_BIST_CTRL_BIST_RUN(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES2_BIST_CTRL_BIST_RUN_FOREVER(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES2_BIST_CTRL_BIST_RUN_FOREVER    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES2_BIST_CTRL_BIST_RUN_FOREVER(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES2_BIST_CTRL_BIST_RESUME_SHOT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_BIST_CTRL_BIST_RESUME_SHOT    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_BIST_CTRL_BIST_RESUME_SHOT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_BIST_CFG  t_sz:1 ga:241, gw:29, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_ES2_BIST_CFG    __REG(VTSS_TO_VCAP_ES2,241U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_ES2_BIST_CFG_BIST_REPAIR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES2_BIST_CFG_BIST_REPAIR_ENA    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES2_BIST_CFG_BIST_REPAIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES2_BIST_CFG_BIST_RETENT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_BIST_CFG_BIST_RETENT_ENA    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_BIST_CFG_BIST_RETENT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_BIST_STAT  t_sz:1 ga:241, gw:29, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_ES2_BIST_STAT   __REG(VTSS_TO_VCAP_ES2,241U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_ES2_BIST_STAT_BIST_PASS(x)   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_ES2_BIST_STAT_BIST_PASS      VTSS_BIT(3U)
#define VTSS_X_VCAP_ES2_BIST_STAT_BIST_PASS(x)   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_ES2_BIST_STAT_BIST_FAIL(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES2_BIST_STAT_BIST_FAIL      VTSS_BIT(2U)
#define VTSS_X_VCAP_ES2_BIST_STAT_BIST_FAIL(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES2_BIST_STAT_BIST_PAUSED(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES2_BIST_STAT_BIST_PAUSED    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES2_BIST_STAT_BIST_PAUSED(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES2_BIST_STAT_BIST_DONE(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_BIST_STAT_BIST_DONE      VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_BIST_STAT_BIST_DONE(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_BIST_FAIL_STAT  t_sz:1 ga:241, gw:29, ra:5, gc:1, rc:16  */
#define VTSS_VCAP_ES2_BIST_FAIL_STAT(ri) __REG(VTSS_TO_VCAP_ES2,241U,0U,0U,ri,5U,1U,16U)

#define VTSS_F_VCAP_ES2_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL(x) (x)
#define VTSS_M_VCAP_ES2_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL    0xffffffffU
#define VTSS_X_VCAP_ES2_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL(x) (x)


/* VCAP_ES2_BIST_DIAG_CTRL  t_sz:1 ga:241, gw:29, ra:21, gc:1, rc:1  */
#define VTSS_VCAP_ES2_BIST_DIAG_CTRL __REG(VTSS_TO_VCAP_ES2,241U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_IDX(x) VTSS_ENCODE_BITFIELD(x,7U,6U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_IDX    VTSS_ENCODE_BITMASK(7U,6U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_IDX(x) VTSS_EXTRACT_BITFIELD(x,7U,6U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_SHOT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_SHOT    VTSS_BIT(6U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_SHOT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT    VTSS_BIT(5U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* VCAP_ES2_BIST_DIAG_STAT  t_sz:1 ga:241, gw:29, ra:22, gc:1, rc:1  */
#define VTSS_VCAP_ES2_BIST_DIAG_STAT __REG(VTSS_TO_VCAP_ES2,241U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ(x) VTSS_ENCODE_BITFIELD(x,18U,8U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ    VTSS_ENCODE_BITMASK(18U,8U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ(x) VTSS_EXTRACT_BITFIELD(x,18U,8U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR(x) VTSS_ENCODE_BITFIELD(x,10U,8U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR    VTSS_ENCODE_BITMASK(10U,8U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR(x) VTSS_EXTRACT_BITFIELD(x,10U,8U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL    VTSS_BIT(9U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL    VTSS_BIT(8U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL    VTSS_BIT(7U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL    VTSS_BIT(6U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL    VTSS_BIT(5U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL    VTSS_BIT(4U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL    VTSS_BIT(3U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL    VTSS_BIT(2U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_PASS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_PASS    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_PASS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_FAIL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_FAIL    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_FAIL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_BIST_DIAG_BITMAPA_STAT  t_sz:1 ga:241, gw:29, ra:23, gc:1, rc:2  */
#define VTSS_VCAP_ES2_BIST_DIAG_BITMAPA_STAT(ri) __REG(VTSS_TO_VCAP_ES2,241U,0U,0U,ri,23U,1U,2U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA(x) (x)
#define VTSS_M_VCAP_ES2_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA    0xffffffffU
#define VTSS_X_VCAP_ES2_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA(x) (x)


/* VCAP_ES2_BIST_DIAG_BITMAPB_STAT  t_sz:1 ga:241, gw:29, ra:25, gc:1, rc:2  */
#define VTSS_VCAP_ES2_BIST_DIAG_BITMAPB_STAT(ri) __REG(VTSS_TO_VCAP_ES2,241U,0U,0U,ri,25U,1U,2U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB(x) (x)
#define VTSS_M_VCAP_ES2_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB    0xffffffffU
#define VTSS_X_VCAP_ES2_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB(x) (x)


/* VCAP_ES2_RCR_CTRL  t_sz:1 ga:241, gw:29, ra:27, gc:1, rc:1  */
#define VTSS_VCAP_ES2_RCR_CTRL    __REG(VTSS_TO_VCAP_ES2,241U,0U,0U,0U,27U,1U,1U)

#define VTSS_F_VCAP_ES2_RCR_CTRL_RCR_OPR(x)      VTSS_ENCODE_BITFIELD(x,21U,2U)
#define VTSS_M_VCAP_ES2_RCR_CTRL_RCR_OPR         VTSS_ENCODE_BITMASK(21U,2U)
#define VTSS_X_VCAP_ES2_RCR_CTRL_RCR_OPR(x)      VTSS_EXTRACT_BITFIELD(x,21U,2U)

#define VTSS_F_VCAP_ES2_RCR_CTRL_RCR_IDX(x)      VTSS_ENCODE_BITFIELD(x,15U,6U)
#define VTSS_M_VCAP_ES2_RCR_CTRL_RCR_IDX         VTSS_ENCODE_BITMASK(15U,6U)
#define VTSS_X_VCAP_ES2_RCR_CTRL_RCR_IDX(x)      VTSS_EXTRACT_BITFIELD(x,15U,6U)

#define VTSS_F_VCAP_ES2_RCR_CTRL_RCR_DATA(x)     VTSS_ENCODE_BITFIELD(x,1U,14U)
#define VTSS_M_VCAP_ES2_RCR_CTRL_RCR_DATA        VTSS_ENCODE_BITMASK(1U,14U)
#define VTSS_X_VCAP_ES2_RCR_CTRL_RCR_DATA(x)     VTSS_EXTRACT_BITFIELD(x,1U,14U)

#define VTSS_F_VCAP_ES2_RCR_CTRL_RCR_SHOT(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_RCR_CTRL_RCR_SHOT        VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_RCR_CTRL_RCR_SHOT(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_RCR_STAT  t_sz:1 ga:241, gw:29, ra:28, gc:1, rc:1  */
#define VTSS_VCAP_ES2_RCR_STAT    __REG(VTSS_TO_VCAP_ES2,241U,0U,0U,0U,28U,1U,1U)

#define VTSS_F_VCAP_ES2_RCR_STAT_RCR_BUSY(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_RCR_STAT_RCR_BUSY        VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_RCR_STAT_RCR_BUSY(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_ECC_CTRL  t_sz:1 ga:270, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES2_ECC_CTRL    __REG(VTSS_TO_VCAP_ES2,270U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES2_ECC_CTRL_AUTO_INVALIDATE_DIS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES2_ECC_CTRL_AUTO_INVALIDATE_DIS    VTSS_BIT(2U)
#define VTSS_X_VCAP_ES2_ECC_CTRL_AUTO_INVALIDATE_DIS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES2_ECC_CTRL_LOCAL_MEMITGR_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES2_ECC_CTRL_LOCAL_MEMITGR_DIS    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES2_ECC_CTRL_LOCAL_MEMITGR_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES2_ECC_CTRL_ECC_CHK_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_ECC_CTRL_ECC_CHK_ENA     VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_ECC_CTRL_ECC_CHK_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_ECC_STAT  t_sz:1 ga:270, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES2_ECC_STAT    __REG(VTSS_TO_VCAP_ES2,270U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES2_ECC_STAT_BLK_DLY_TOO_SMALL(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES2_ECC_STAT_BLK_DLY_TOO_SMALL    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES2_ECC_STAT_BLK_DLY_TOO_SMALL(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES2_ECC_STAT_BLK_DONE(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_ECC_STAT_BLK_DONE        VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_ECC_STAT_BLK_DONE(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_ECC_BLK_DLY  t_sz:1 ga:270, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_ES2_ECC_BLK_DLY __REG(VTSS_TO_VCAP_ES2,270U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_ES2_ECC_BLK_DLY_BLK_DLY(x)   (x)
#define VTSS_M_VCAP_ES2_ECC_BLK_DLY_BLK_DLY      0xffffffffU
#define VTSS_X_VCAP_ES2_ECC_BLK_DLY_BLK_DLY(x)   (x)


/* VCAP_ES2_ECC_INV  t_sz:1 ga:270, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_ES2_ECC_INV     __REG(VTSS_TO_VCAP_ES2,270U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_ES2_ECC_INV_INV_ADDR(x)      VTSS_ENCODE_BITFIELD(x,2U,16U)
#define VTSS_M_VCAP_ES2_ECC_INV_INV_ADDR         VTSS_ENCODE_BITMASK(2U,16U)
#define VTSS_X_VCAP_ES2_ECC_INV_INV_ADDR(x)      VTSS_EXTRACT_BITFIELD(x,2U,16U)

#define VTSS_F_VCAP_ES2_ECC_INV_INV(x)           VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES2_ECC_INV_INV              VTSS_BIT(1U)
#define VTSS_X_VCAP_ES2_ECC_INV_INV(x)           VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES2_ECC_INV_INV_ALL(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_ECC_INV_INV_ALL          VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_ECC_INV_INV_ALL(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_MEMITGR_CTRL  t_sz:1 ga:274, gw:6, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES2_MEMITGR_CTRL __REG(VTSS_TO_VCAP_ES2,274U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_CTRL_ACTIVATE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_CTRL_ACTIVATE    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_MEMITGR_CTRL_ACTIVATE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_MEMITGR_STAT  t_sz:1 ga:274, gw:6, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES2_MEMITGR_STAT __REG(VTSS_TO_VCAP_ES2,274U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_STAT_INDICATION_OVF(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_STAT_INDICATION_OVF    VTSS_BIT(5U)
#define VTSS_X_VCAP_ES2_MEMITGR_STAT_INDICATION_OVF(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_STAT_INDICATION(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_STAT_INDICATION    VTSS_BIT(4U)
#define VTSS_X_VCAP_ES2_MEMITGR_STAT_INDICATION(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_STAT_MODE_LISTEN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_STAT_MODE_LISTEN    VTSS_BIT(3U)
#define VTSS_X_VCAP_ES2_MEMITGR_STAT_MODE_LISTEN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_STAT_MODE_DETECT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_STAT_MODE_DETECT    VTSS_BIT(2U)
#define VTSS_X_VCAP_ES2_MEMITGR_STAT_MODE_DETECT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_STAT_MODE_IDLE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_STAT_MODE_IDLE    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES2_MEMITGR_STAT_MODE_IDLE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_STAT_MODE_BUSY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_STAT_MODE_BUSY    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_MEMITGR_STAT_MODE_BUSY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_MEMITGR_INFO  t_sz:1 ga:274, gw:6, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_ES2_MEMITGR_INFO __REG(VTSS_TO_VCAP_ES2,274U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_INFO_MEM_ERR(x)  VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_INFO_MEM_ERR     VTSS_BIT(31U)
#define VTSS_X_VCAP_ES2_MEMITGR_INFO_MEM_ERR(x)  VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_INFO_MEM_COR(x)  VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_INFO_MEM_COR     VTSS_BIT(30U)
#define VTSS_X_VCAP_ES2_MEMITGR_INFO_MEM_COR(x)  VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_INFO_MEM_ERR_OVF(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_INFO_MEM_ERR_OVF    VTSS_BIT(29U)
#define VTSS_X_VCAP_ES2_MEMITGR_INFO_MEM_ERR_OVF(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_INFO_MEM_COR_OVF(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_INFO_MEM_COR_OVF    VTSS_BIT(28U)
#define VTSS_X_VCAP_ES2_MEMITGR_INFO_MEM_COR_OVF(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_INFO_MEM_ADDR(x) VTSS_ENCODE_BITFIELD(x,0U,28U)
#define VTSS_M_VCAP_ES2_MEMITGR_INFO_MEM_ADDR    VTSS_ENCODE_BITMASK(0U,28U)
#define VTSS_X_VCAP_ES2_MEMITGR_INFO_MEM_ADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,28U)

/* VCAP_ES2_MEMITGR_IDX  t_sz:1 ga:274, gw:6, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_ES2_MEMITGR_IDX __REG(VTSS_TO_VCAP_ES2,274U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_IDX_MEM_IDX(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_ES2_MEMITGR_IDX_MEM_IDX      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_ES2_MEMITGR_IDX_MEM_IDX(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_ES2_MEMITGR_DIV  t_sz:1 ga:274, gw:6, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_ES2_MEMITGR_DIV __REG(VTSS_TO_VCAP_ES2,274U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_DIV_MEM_DIV(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_ES2_MEMITGR_DIV_MEM_DIV      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_ES2_MEMITGR_DIV_MEM_DIV(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_ES2_MEMITGR_DBG  t_sz:1 ga:274, gw:6, ra:5, gc:1, rc:1  */
#define VTSS_VCAP_ES2_MEMITGR_DBG __REG(VTSS_TO_VCAP_ES2,274U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_DBG_MEM_DIV_SENSE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_DBG_MEM_DIV_SENSE    VTSS_BIT(9U)
#define VTSS_X_VCAP_ES2_MEMITGR_DBG_MEM_DIV_SENSE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_DBG_FORCE_INTR(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_DBG_FORCE_INTR    VTSS_BIT(8U)
#define VTSS_X_VCAP_ES2_MEMITGR_DBG_FORCE_INTR(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_DBG_SYNC_IN(x)   VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_DBG_SYNC_IN      VTSS_BIT(7U)
#define VTSS_X_VCAP_ES2_MEMITGR_DBG_SYNC_IN(x)   VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_DBG_ENA_IN(x)    VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_DBG_ENA_IN       VTSS_BIT(6U)
#define VTSS_X_VCAP_ES2_MEMITGR_DBG_ENA_IN(x)    VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_DBG_DATA_IN(x)   VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_DBG_DATA_IN      VTSS_BIT(5U)
#define VTSS_X_VCAP_ES2_MEMITGR_DBG_DATA_IN(x)   VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_DBG_INTR_IN(x)   VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_DBG_INTR_IN      VTSS_BIT(4U)
#define VTSS_X_VCAP_ES2_MEMITGR_DBG_INTR_IN(x)   VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_DBG_SYNC_OUT(x)  VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_DBG_SYNC_OUT     VTSS_BIT(3U)
#define VTSS_X_VCAP_ES2_MEMITGR_DBG_SYNC_OUT(x)  VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_DBG_ENA_OUT(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_DBG_ENA_OUT      VTSS_BIT(2U)
#define VTSS_X_VCAP_ES2_MEMITGR_DBG_ENA_OUT(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_DBG_FORCE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_DBG_FORCE_ENA    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES2_MEMITGR_DBG_FORCE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_DBG_DETECT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_DBG_DETECT_ENA    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_MEMITGR_DBG_DETECT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_VCAP_UPDATE_CTRL  t_sz:1 ga:0, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_VCAP_UPDATE_CTRL __REG(VTSS_TO_VCAP_IP6PFX,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_CMD(x) VTSS_ENCODE_BITFIELD(x,22U,3U)
#define VTSS_M_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_CMD    VTSS_ENCODE_BITMASK(22U,3U)
#define VTSS_X_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_CMD(x) VTSS_EXTRACT_BITFIELD(x,22U,3U)

#define VTSS_F_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS    VTSS_BIT(21U)
#define VTSS_X_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS    VTSS_BIT(20U)
#define VTSS_X_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS    VTSS_BIT(19U)
#define VTSS_X_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_ADDR(x) VTSS_ENCODE_BITFIELD(x,3U,16U)
#define VTSS_M_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_ADDR    VTSS_ENCODE_BITMASK(3U,16U)
#define VTSS_X_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_ADDR(x) VTSS_EXTRACT_BITFIELD(x,3U,16U)

#define VTSS_F_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_SHOT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_SHOT    VTSS_BIT(2U)
#define VTSS_X_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_SHOT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_UPDATE_CTRL_CLEAR_CACHE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_IP6PFX_VCAP_UPDATE_CTRL_CLEAR_CACHE    VTSS_BIT(1U)
#define VTSS_X_VCAP_IP6PFX_VCAP_UPDATE_CTRL_CLEAR_CACHE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN    VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_VCAP_MV_CFG  t_sz:1 ga:0, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_VCAP_MV_CFG __REG(VTSS_TO_VCAP_IP6PFX,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_MV_CFG_MV_NUM_POS(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VCAP_IP6PFX_VCAP_MV_CFG_MV_NUM_POS    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VCAP_IP6PFX_VCAP_MV_CFG_MV_NUM_POS(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VCAP_IP6PFX_VCAP_MV_CFG_MV_SIZE(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_IP6PFX_VCAP_MV_CFG_MV_SIZE    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_IP6PFX_VCAP_MV_CFG_MV_SIZE(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_IP6PFX_VCAP_ENTRY_DAT  t_sz:1 ga:2, gw:226, ra:0, gc:1, rc:64  */
#define VTSS_VCAP_IP6PFX_VCAP_ENTRY_DAT(ri) __REG(VTSS_TO_VCAP_IP6PFX,2U,0U,0U,ri,0U,1U,64U)

#define VTSS_F_VCAP_IP6PFX_VCAP_ENTRY_DAT_ENTRY_DAT(x) (x)
#define VTSS_M_VCAP_IP6PFX_VCAP_ENTRY_DAT_ENTRY_DAT    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_VCAP_ENTRY_DAT_ENTRY_DAT(x) (x)


/* VCAP_IP6PFX_VCAP_MASK_DAT  t_sz:1 ga:2, gw:226, ra:64, gc:1, rc:64  */
#define VTSS_VCAP_IP6PFX_VCAP_MASK_DAT(ri) __REG(VTSS_TO_VCAP_IP6PFX,2U,0U,0U,ri,64U,1U,64U)

#define VTSS_F_VCAP_IP6PFX_VCAP_MASK_DAT_MASK_DAT(x) (x)
#define VTSS_M_VCAP_IP6PFX_VCAP_MASK_DAT_MASK_DAT    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_VCAP_MASK_DAT_MASK_DAT(x) (x)


/* VCAP_IP6PFX_VCAP_ACTION_DAT  t_sz:1 ga:2, gw:226, ra:128, gc:1, rc:64  */
#define VTSS_VCAP_IP6PFX_VCAP_ACTION_DAT(ri) __REG(VTSS_TO_VCAP_IP6PFX,2U,0U,0U,ri,128U,1U,64U)

#define VTSS_F_VCAP_IP6PFX_VCAP_ACTION_DAT_ACTION_DAT(x) (x)
#define VTSS_M_VCAP_IP6PFX_VCAP_ACTION_DAT_ACTION_DAT    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_VCAP_ACTION_DAT_ACTION_DAT(x) (x)


/* VCAP_IP6PFX_VCAP_CNT_DAT  t_sz:1 ga:2, gw:226, ra:192, gc:1, rc:32  */
#define VTSS_VCAP_IP6PFX_VCAP_CNT_DAT(ri) __REG(VTSS_TO_VCAP_IP6PFX,2U,0U,0U,ri,192U,1U,32U)

#define VTSS_F_VCAP_IP6PFX_VCAP_CNT_DAT_CNT_DAT(x) (x)
#define VTSS_M_VCAP_IP6PFX_VCAP_CNT_DAT_CNT_DAT    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_VCAP_CNT_DAT_CNT_DAT(x) (x)


/* VCAP_IP6PFX_VCAP_CNT_FW_DAT  t_sz:1 ga:2, gw:226, ra:224, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_VCAP_CNT_FW_DAT __REG(VTSS_TO_VCAP_IP6PFX,2U,0U,0U,0U,224U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_CNT_FW_DAT_CNT_FW_DAT(x) (x)
#define VTSS_M_VCAP_IP6PFX_VCAP_CNT_FW_DAT_CNT_FW_DAT    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_VCAP_CNT_FW_DAT_CNT_FW_DAT(x) (x)


/* VCAP_IP6PFX_VCAP_TG_DAT  t_sz:1 ga:2, gw:226, ra:225, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_VCAP_TG_DAT __REG(VTSS_TO_VCAP_IP6PFX,2U,0U,0U,0U,225U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_TG_DAT_TG_DAT(x) (x)
#define VTSS_M_VCAP_IP6PFX_VCAP_TG_DAT_TG_DAT    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_VCAP_TG_DAT_TG_DAT(x) (x)


/* VCAP_IP6PFX_VCAP_CORE_IDX  t_sz:1 ga:228, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_VCAP_CORE_IDX __REG(VTSS_TO_VCAP_IP6PFX,228U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_CORE_IDX_CORE_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_VCAP_IP6PFX_VCAP_CORE_IDX_CORE_IDX    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_VCAP_IP6PFX_VCAP_CORE_IDX_CORE_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* VCAP_IP6PFX_VCAP_CORE_MAP  t_sz:1 ga:228, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_VCAP_CORE_MAP __REG(VTSS_TO_VCAP_IP6PFX,228U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_CORE_MAP_CORE_MAP(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VCAP_IP6PFX_VCAP_CORE_MAP_CORE_MAP    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VCAP_IP6PFX_VCAP_CORE_MAP_CORE_MAP(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VCAP_IP6PFX_VCAP_STICKY  t_sz:1 ga:230, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_VCAP_STICKY __REG(VTSS_TO_VCAP_IP6PFX,230U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_STICKY_VCAP_ROW_DELETED_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_VCAP_STICKY_VCAP_ROW_DELETED_STICKY    VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_VCAP_STICKY_VCAP_ROW_DELETED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_VCAP_VER  t_sz:1 ga:231, gw:10, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_VCAP_VER __REG(VTSS_TO_VCAP_IP6PFX,231U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_VER_VCAP_VER(x)  (x)
#define VTSS_M_VCAP_IP6PFX_VCAP_VER_VCAP_VER     0xffffffffU
#define VTSS_X_VCAP_IP6PFX_VCAP_VER_VCAP_VER(x)  (x)


/* VCAP_IP6PFX_ENTRY_WIDTH  t_sz:1 ga:231, gw:10, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_ENTRY_WIDTH __REG(VTSS_TO_VCAP_IP6PFX,231U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ENTRY_WIDTH_ENTRY_WIDTH(x) (x)
#define VTSS_M_VCAP_IP6PFX_ENTRY_WIDTH_ENTRY_WIDTH    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_ENTRY_WIDTH_ENTRY_WIDTH(x) (x)


/* VCAP_IP6PFX_ENTRY_CNT  t_sz:1 ga:231, gw:10, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_ENTRY_CNT __REG(VTSS_TO_VCAP_IP6PFX,231U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ENTRY_CNT_ENTRY_CNT(x) (x)
#define VTSS_M_VCAP_IP6PFX_ENTRY_CNT_ENTRY_CNT    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_ENTRY_CNT_ENTRY_CNT(x) (x)


/* VCAP_IP6PFX_ENTRY_SWCNT  t_sz:1 ga:231, gw:10, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_ENTRY_SWCNT __REG(VTSS_TO_VCAP_IP6PFX,231U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ENTRY_SWCNT_ENTRY_SWCNT(x) (x)
#define VTSS_M_VCAP_IP6PFX_ENTRY_SWCNT_ENTRY_SWCNT    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_ENTRY_SWCNT_ENTRY_SWCNT(x) (x)


/* VCAP_IP6PFX_ENTRY_TG_WIDTH  t_sz:1 ga:231, gw:10, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_ENTRY_TG_WIDTH __REG(VTSS_TO_VCAP_IP6PFX,231U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH(x) (x)
#define VTSS_M_VCAP_IP6PFX_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH(x) (x)


/* VCAP_IP6PFX_ACTION_DEF_CNT  t_sz:1 ga:231, gw:10, ra:5, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_ACTION_DEF_CNT __REG(VTSS_TO_VCAP_IP6PFX,231U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ACTION_DEF_CNT_ACTION_DEF_CNT(x) (x)
#define VTSS_M_VCAP_IP6PFX_ACTION_DEF_CNT_ACTION_DEF_CNT    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_ACTION_DEF_CNT_ACTION_DEF_CNT(x) (x)


/* VCAP_IP6PFX_ACTION_WIDTH  t_sz:1 ga:231, gw:10, ra:6, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_ACTION_WIDTH __REG(VTSS_TO_VCAP_IP6PFX,231U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ACTION_WIDTH_ACTION_WIDTH(x) (x)
#define VTSS_M_VCAP_IP6PFX_ACTION_WIDTH_ACTION_WIDTH    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_ACTION_WIDTH_ACTION_WIDTH(x) (x)


/* VCAP_IP6PFX_CNT_WIDTH  t_sz:1 ga:231, gw:10, ra:7, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_CNT_WIDTH __REG(VTSS_TO_VCAP_IP6PFX,231U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_CNT_WIDTH_CNT_WIDTH(x) (x)
#define VTSS_M_VCAP_IP6PFX_CNT_WIDTH_CNT_WIDTH    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_CNT_WIDTH_CNT_WIDTH(x) (x)


/* VCAP_IP6PFX_CORE_CNT  t_sz:1 ga:231, gw:10, ra:8, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_CORE_CNT __REG(VTSS_TO_VCAP_IP6PFX,231U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_CORE_CNT_CORE_CNT(x)  (x)
#define VTSS_M_VCAP_IP6PFX_CORE_CNT_CORE_CNT     0xffffffffU
#define VTSS_X_VCAP_IP6PFX_CORE_CNT_CORE_CNT(x)  (x)


/* VCAP_IP6PFX_IF_CNT  t_sz:1 ga:231, gw:10, ra:9, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_IF_CNT   __REG(VTSS_TO_VCAP_IP6PFX,231U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_IF_CNT_IF_CNT(x)      (x)
#define VTSS_M_VCAP_IP6PFX_IF_CNT_IF_CNT         0xffffffffU
#define VTSS_X_VCAP_IP6PFX_IF_CNT_IF_CNT(x)      (x)


/* VCAP_IP6PFX_TCAM_CFG  t_sz:1 ga:241, gw:29, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_TCAM_CFG __REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_TCAM_CFG_TCAM_HCG_DIS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_IP6PFX_TCAM_CFG_TCAM_HCG_DIS    VTSS_BIT(3U)
#define VTSS_X_VCAP_IP6PFX_TCAM_CFG_TCAM_HCG_DIS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_IP6PFX_TCAM_CFG_TCAM_CG_DIS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_IP6PFX_TCAM_CFG_TCAM_CG_DIS    VTSS_BIT(2U)
#define VTSS_X_VCAP_IP6PFX_TCAM_CFG_TCAM_CG_DIS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_IP6PFX_TCAM_CFG_TCAM_STCMP(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VCAP_IP6PFX_TCAM_CFG_TCAM_STCMP    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VCAP_IP6PFX_TCAM_CFG_TCAM_STCMP(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VCAP_IP6PFX_TCAM_CTRL  t_sz:1 ga:241, gw:29, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_TCAM_CTRL __REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_TCAM_CTRL_TCAM_RST_SHOT(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VCAP_IP6PFX_TCAM_CTRL_TCAM_RST_SHOT    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VCAP_IP6PFX_TCAM_CTRL_TCAM_RST_SHOT(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VCAP_IP6PFX_TCAM_CTRL_TCAM_SD(x)  VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_IP6PFX_TCAM_CTRL_TCAM_SD     VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_IP6PFX_TCAM_CTRL_TCAM_SD(x)  VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_IP6PFX_BIST_CTRL  t_sz:1 ga:241, gw:29, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_BIST_CTRL __REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_CTRL_BIST_RUN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_CTRL_BIST_RUN    VTSS_BIT(2U)
#define VTSS_X_VCAP_IP6PFX_BIST_CTRL_BIST_RUN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_CTRL_BIST_RUN_FOREVER(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_CTRL_BIST_RUN_FOREVER    VTSS_BIT(1U)
#define VTSS_X_VCAP_IP6PFX_BIST_CTRL_BIST_RUN_FOREVER(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_CTRL_BIST_RESUME_SHOT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_CTRL_BIST_RESUME_SHOT    VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_BIST_CTRL_BIST_RESUME_SHOT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_BIST_CFG  t_sz:1 ga:241, gw:29, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_BIST_CFG __REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_CFG_BIST_REPAIR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_CFG_BIST_REPAIR_ENA    VTSS_BIT(1U)
#define VTSS_X_VCAP_IP6PFX_BIST_CFG_BIST_REPAIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_CFG_BIST_RETENT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_CFG_BIST_RETENT_ENA    VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_BIST_CFG_BIST_RETENT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_BIST_STAT  t_sz:1 ga:241, gw:29, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_BIST_STAT __REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_STAT_BIST_PASS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_STAT_BIST_PASS    VTSS_BIT(3U)
#define VTSS_X_VCAP_IP6PFX_BIST_STAT_BIST_PASS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_STAT_BIST_FAIL(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_STAT_BIST_FAIL    VTSS_BIT(2U)
#define VTSS_X_VCAP_IP6PFX_BIST_STAT_BIST_FAIL(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_STAT_BIST_PAUSED(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_STAT_BIST_PAUSED    VTSS_BIT(1U)
#define VTSS_X_VCAP_IP6PFX_BIST_STAT_BIST_PAUSED(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_STAT_BIST_DONE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_STAT_BIST_DONE    VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_BIST_STAT_BIST_DONE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_BIST_FAIL_STAT  t_sz:1 ga:241, gw:29, ra:5, gc:1, rc:16  */
#define VTSS_VCAP_IP6PFX_BIST_FAIL_STAT(ri) __REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,ri,5U,1U,16U)

#define VTSS_F_VCAP_IP6PFX_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL(x) (x)
#define VTSS_M_VCAP_IP6PFX_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL(x) (x)


/* VCAP_IP6PFX_BIST_DIAG_CTRL  t_sz:1 ga:241, gw:29, ra:21, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_BIST_DIAG_CTRL __REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_IDX(x) VTSS_ENCODE_BITFIELD(x,7U,6U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_IDX    VTSS_ENCODE_BITMASK(7U,6U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_IDX(x) VTSS_EXTRACT_BITFIELD(x,7U,6U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_SHOT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_SHOT    VTSS_BIT(6U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_SHOT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT    VTSS_BIT(5U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* VCAP_IP6PFX_BIST_DIAG_STAT  t_sz:1 ga:241, gw:29, ra:22, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_BIST_DIAG_STAT __REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ(x) VTSS_ENCODE_BITFIELD(x,18U,8U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ    VTSS_ENCODE_BITMASK(18U,8U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ(x) VTSS_EXTRACT_BITFIELD(x,18U,8U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR(x) VTSS_ENCODE_BITFIELD(x,10U,8U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR    VTSS_ENCODE_BITMASK(10U,8U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR(x) VTSS_EXTRACT_BITFIELD(x,10U,8U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL    VTSS_BIT(9U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL    VTSS_BIT(8U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL    VTSS_BIT(7U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL    VTSS_BIT(6U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL    VTSS_BIT(5U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL    VTSS_BIT(4U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL    VTSS_BIT(3U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL    VTSS_BIT(2U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_PASS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_PASS    VTSS_BIT(1U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_PASS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_FAIL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_FAIL    VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_FAIL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_BIST_DIAG_BITMAPA_STAT  t_sz:1 ga:241, gw:29, ra:23, gc:1, rc:2  */
#define VTSS_VCAP_IP6PFX_BIST_DIAG_BITMAPA_STAT(ri) __REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,ri,23U,1U,2U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA(x) (x)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA(x) (x)


/* VCAP_IP6PFX_BIST_DIAG_BITMAPB_STAT  t_sz:1 ga:241, gw:29, ra:25, gc:1, rc:2  */
#define VTSS_VCAP_IP6PFX_BIST_DIAG_BITMAPB_STAT(ri) __REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,ri,25U,1U,2U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB(x) (x)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB(x) (x)


/* VCAP_IP6PFX_RCR_CTRL  t_sz:1 ga:241, gw:29, ra:27, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_RCR_CTRL __REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,0U,27U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_RCR_CTRL_RCR_OPR(x)   VTSS_ENCODE_BITFIELD(x,21U,2U)
#define VTSS_M_VCAP_IP6PFX_RCR_CTRL_RCR_OPR      VTSS_ENCODE_BITMASK(21U,2U)
#define VTSS_X_VCAP_IP6PFX_RCR_CTRL_RCR_OPR(x)   VTSS_EXTRACT_BITFIELD(x,21U,2U)

#define VTSS_F_VCAP_IP6PFX_RCR_CTRL_RCR_IDX(x)   VTSS_ENCODE_BITFIELD(x,15U,6U)
#define VTSS_M_VCAP_IP6PFX_RCR_CTRL_RCR_IDX      VTSS_ENCODE_BITMASK(15U,6U)
#define VTSS_X_VCAP_IP6PFX_RCR_CTRL_RCR_IDX(x)   VTSS_EXTRACT_BITFIELD(x,15U,6U)

#define VTSS_F_VCAP_IP6PFX_RCR_CTRL_RCR_DATA(x)  VTSS_ENCODE_BITFIELD(x,1U,14U)
#define VTSS_M_VCAP_IP6PFX_RCR_CTRL_RCR_DATA     VTSS_ENCODE_BITMASK(1U,14U)
#define VTSS_X_VCAP_IP6PFX_RCR_CTRL_RCR_DATA(x)  VTSS_EXTRACT_BITFIELD(x,1U,14U)

#define VTSS_F_VCAP_IP6PFX_RCR_CTRL_RCR_SHOT(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_RCR_CTRL_RCR_SHOT     VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_RCR_CTRL_RCR_SHOT(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_RCR_STAT  t_sz:1 ga:241, gw:29, ra:28, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_RCR_STAT __REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,0U,28U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_RCR_STAT_RCR_BUSY(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_RCR_STAT_RCR_BUSY     VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_RCR_STAT_RCR_BUSY(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_ECC_CTRL  t_sz:1 ga:270, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_ECC_CTRL __REG(VTSS_TO_VCAP_IP6PFX,270U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ECC_CTRL_AUTO_INVALIDATE_DIS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_IP6PFX_ECC_CTRL_AUTO_INVALIDATE_DIS    VTSS_BIT(2U)
#define VTSS_X_VCAP_IP6PFX_ECC_CTRL_AUTO_INVALIDATE_DIS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_IP6PFX_ECC_CTRL_LOCAL_MEMITGR_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_IP6PFX_ECC_CTRL_LOCAL_MEMITGR_DIS    VTSS_BIT(1U)
#define VTSS_X_VCAP_IP6PFX_ECC_CTRL_LOCAL_MEMITGR_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ECC_CTRL_ECC_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_ECC_CTRL_ECC_CHK_ENA    VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_ECC_CTRL_ECC_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_ECC_STAT  t_sz:1 ga:270, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_ECC_STAT __REG(VTSS_TO_VCAP_IP6PFX,270U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ECC_STAT_BLK_DLY_TOO_SMALL(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_IP6PFX_ECC_STAT_BLK_DLY_TOO_SMALL    VTSS_BIT(1U)
#define VTSS_X_VCAP_IP6PFX_ECC_STAT_BLK_DLY_TOO_SMALL(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ECC_STAT_BLK_DONE(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_ECC_STAT_BLK_DONE     VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_ECC_STAT_BLK_DONE(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_ECC_BLK_DLY  t_sz:1 ga:270, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_ECC_BLK_DLY __REG(VTSS_TO_VCAP_IP6PFX,270U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ECC_BLK_DLY_BLK_DLY(x) (x)
#define VTSS_M_VCAP_IP6PFX_ECC_BLK_DLY_BLK_DLY    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_ECC_BLK_DLY_BLK_DLY(x) (x)


/* VCAP_IP6PFX_ECC_INV  t_sz:1 ga:270, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_ECC_INV  __REG(VTSS_TO_VCAP_IP6PFX,270U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ECC_INV_INV_ADDR(x)   VTSS_ENCODE_BITFIELD(x,2U,16U)
#define VTSS_M_VCAP_IP6PFX_ECC_INV_INV_ADDR      VTSS_ENCODE_BITMASK(2U,16U)
#define VTSS_X_VCAP_IP6PFX_ECC_INV_INV_ADDR(x)   VTSS_EXTRACT_BITFIELD(x,2U,16U)

#define VTSS_F_VCAP_IP6PFX_ECC_INV_INV(x)        VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_IP6PFX_ECC_INV_INV           VTSS_BIT(1U)
#define VTSS_X_VCAP_IP6PFX_ECC_INV_INV(x)        VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ECC_INV_INV_ALL(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_ECC_INV_INV_ALL       VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_ECC_INV_INV_ALL(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_MEMITGR_CTRL  t_sz:1 ga:274, gw:6, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_MEMITGR_CTRL __REG(VTSS_TO_VCAP_IP6PFX,274U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_CTRL_ACTIVATE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_CTRL_ACTIVATE    VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_CTRL_ACTIVATE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_MEMITGR_STAT  t_sz:1 ga:274, gw:6, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_MEMITGR_STAT __REG(VTSS_TO_VCAP_IP6PFX,274U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_STAT_INDICATION_OVF(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_STAT_INDICATION_OVF    VTSS_BIT(5U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_STAT_INDICATION_OVF(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_STAT_INDICATION(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_STAT_INDICATION    VTSS_BIT(4U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_STAT_INDICATION(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_STAT_MODE_LISTEN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_STAT_MODE_LISTEN    VTSS_BIT(3U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_STAT_MODE_LISTEN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_STAT_MODE_DETECT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_STAT_MODE_DETECT    VTSS_BIT(2U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_STAT_MODE_DETECT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_STAT_MODE_IDLE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_STAT_MODE_IDLE    VTSS_BIT(1U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_STAT_MODE_IDLE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_STAT_MODE_BUSY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_STAT_MODE_BUSY    VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_STAT_MODE_BUSY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_MEMITGR_INFO  t_sz:1 ga:274, gw:6, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_MEMITGR_INFO __REG(VTSS_TO_VCAP_IP6PFX,274U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_INFO_MEM_ERR(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_INFO_MEM_ERR    VTSS_BIT(31U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_INFO_MEM_ERR(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_INFO_MEM_COR(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_INFO_MEM_COR    VTSS_BIT(30U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_INFO_MEM_COR(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_INFO_MEM_ERR_OVF(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_INFO_MEM_ERR_OVF    VTSS_BIT(29U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_INFO_MEM_ERR_OVF(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_INFO_MEM_COR_OVF(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_INFO_MEM_COR_OVF    VTSS_BIT(28U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_INFO_MEM_COR_OVF(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_INFO_MEM_ADDR(x) VTSS_ENCODE_BITFIELD(x,0U,28U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_INFO_MEM_ADDR    VTSS_ENCODE_BITMASK(0U,28U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_INFO_MEM_ADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,28U)

/* VCAP_IP6PFX_MEMITGR_IDX  t_sz:1 ga:274, gw:6, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_MEMITGR_IDX __REG(VTSS_TO_VCAP_IP6PFX,274U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_IDX_MEM_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_IDX_MEM_IDX    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_IDX_MEM_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_IP6PFX_MEMITGR_DIV  t_sz:1 ga:274, gw:6, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_MEMITGR_DIV __REG(VTSS_TO_VCAP_IP6PFX,274U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_DIV_MEM_DIV(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_DIV_MEM_DIV    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_DIV_MEM_DIV(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_IP6PFX_MEMITGR_DBG  t_sz:1 ga:274, gw:6, ra:5, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_MEMITGR_DBG __REG(VTSS_TO_VCAP_IP6PFX,274U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_DBG_MEM_DIV_SENSE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_DBG_MEM_DIV_SENSE    VTSS_BIT(9U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_DBG_MEM_DIV_SENSE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_DBG_FORCE_INTR(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_DBG_FORCE_INTR    VTSS_BIT(8U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_DBG_FORCE_INTR(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_DBG_SYNC_IN(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_DBG_SYNC_IN    VTSS_BIT(7U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_DBG_SYNC_IN(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_DBG_ENA_IN(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_DBG_ENA_IN    VTSS_BIT(6U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_DBG_ENA_IN(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_DBG_DATA_IN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_DBG_DATA_IN    VTSS_BIT(5U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_DBG_DATA_IN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_DBG_INTR_IN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_DBG_INTR_IN    VTSS_BIT(4U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_DBG_INTR_IN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_DBG_SYNC_OUT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_DBG_SYNC_OUT    VTSS_BIT(3U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_DBG_SYNC_OUT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_DBG_ENA_OUT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_DBG_ENA_OUT    VTSS_BIT(2U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_DBG_ENA_OUT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_DBG_FORCE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_DBG_FORCE_ENA    VTSS_BIT(1U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_DBG_FORCE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_DBG_DETECT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_DBG_DETECT_ENA    VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_DBG_DETECT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_VCAP_UPDATE_CTRL  t_sz:1 ga:0, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_VCAP_UPDATE_CTRL __REG(VTSS_TO_VCAP_SUPER,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_CMD(x) VTSS_ENCODE_BITFIELD(x,22U,3U)
#define VTSS_M_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_CMD    VTSS_ENCODE_BITMASK(22U,3U)
#define VTSS_X_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_CMD(x) VTSS_EXTRACT_BITFIELD(x,22U,3U)

#define VTSS_F_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS    VTSS_BIT(21U)
#define VTSS_X_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS    VTSS_BIT(20U)
#define VTSS_X_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS    VTSS_BIT(19U)
#define VTSS_X_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_ADDR(x) VTSS_ENCODE_BITFIELD(x,3U,16U)
#define VTSS_M_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_ADDR    VTSS_ENCODE_BITMASK(3U,16U)
#define VTSS_X_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_ADDR(x) VTSS_EXTRACT_BITFIELD(x,3U,16U)

#define VTSS_F_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_SHOT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_SHOT    VTSS_BIT(2U)
#define VTSS_X_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_SHOT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_UPDATE_CTRL_CLEAR_CACHE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_SUPER_VCAP_UPDATE_CTRL_CLEAR_CACHE    VTSS_BIT(1U)
#define VTSS_X_VCAP_SUPER_VCAP_UPDATE_CTRL_CLEAR_CACHE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN    VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_VCAP_MV_CFG  t_sz:1 ga:0, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_VCAP_MV_CFG __REG(VTSS_TO_VCAP_SUPER,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_MV_CFG_MV_NUM_POS(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VCAP_SUPER_VCAP_MV_CFG_MV_NUM_POS    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VCAP_SUPER_VCAP_MV_CFG_MV_NUM_POS(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VCAP_SUPER_VCAP_MV_CFG_MV_SIZE(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_SUPER_VCAP_MV_CFG_MV_SIZE    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_SUPER_VCAP_MV_CFG_MV_SIZE(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_SUPER_VCAP_ENTRY_DAT  t_sz:1 ga:2, gw:226, ra:0, gc:1, rc:64  */
#define VTSS_VCAP_SUPER_VCAP_ENTRY_DAT(ri) __REG(VTSS_TO_VCAP_SUPER,2U,0U,0U,ri,0U,1U,64U)

#define VTSS_F_VCAP_SUPER_VCAP_ENTRY_DAT_ENTRY_DAT(x) (x)
#define VTSS_M_VCAP_SUPER_VCAP_ENTRY_DAT_ENTRY_DAT    0xffffffffU
#define VTSS_X_VCAP_SUPER_VCAP_ENTRY_DAT_ENTRY_DAT(x) (x)


/* VCAP_SUPER_VCAP_MASK_DAT  t_sz:1 ga:2, gw:226, ra:64, gc:1, rc:64  */
#define VTSS_VCAP_SUPER_VCAP_MASK_DAT(ri) __REG(VTSS_TO_VCAP_SUPER,2U,0U,0U,ri,64U,1U,64U)

#define VTSS_F_VCAP_SUPER_VCAP_MASK_DAT_MASK_DAT(x) (x)
#define VTSS_M_VCAP_SUPER_VCAP_MASK_DAT_MASK_DAT    0xffffffffU
#define VTSS_X_VCAP_SUPER_VCAP_MASK_DAT_MASK_DAT(x) (x)


/* VCAP_SUPER_VCAP_ACTION_DAT  t_sz:1 ga:2, gw:226, ra:128, gc:1, rc:64  */
#define VTSS_VCAP_SUPER_VCAP_ACTION_DAT(ri) __REG(VTSS_TO_VCAP_SUPER,2U,0U,0U,ri,128U,1U,64U)

#define VTSS_F_VCAP_SUPER_VCAP_ACTION_DAT_ACTION_DAT(x) (x)
#define VTSS_M_VCAP_SUPER_VCAP_ACTION_DAT_ACTION_DAT    0xffffffffU
#define VTSS_X_VCAP_SUPER_VCAP_ACTION_DAT_ACTION_DAT(x) (x)


/* VCAP_SUPER_VCAP_CNT_DAT  t_sz:1 ga:2, gw:226, ra:192, gc:1, rc:32  */
#define VTSS_VCAP_SUPER_VCAP_CNT_DAT(ri) __REG(VTSS_TO_VCAP_SUPER,2U,0U,0U,ri,192U,1U,32U)

#define VTSS_F_VCAP_SUPER_VCAP_CNT_DAT_CNT_DAT(x) (x)
#define VTSS_M_VCAP_SUPER_VCAP_CNT_DAT_CNT_DAT    0xffffffffU
#define VTSS_X_VCAP_SUPER_VCAP_CNT_DAT_CNT_DAT(x) (x)


/* VCAP_SUPER_VCAP_CNT_FW_DAT  t_sz:1 ga:2, gw:226, ra:224, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_VCAP_CNT_FW_DAT __REG(VTSS_TO_VCAP_SUPER,2U,0U,0U,0U,224U,1U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_CNT_FW_DAT_CNT_FW_DAT(x) (x)
#define VTSS_M_VCAP_SUPER_VCAP_CNT_FW_DAT_CNT_FW_DAT    0xffffffffU
#define VTSS_X_VCAP_SUPER_VCAP_CNT_FW_DAT_CNT_FW_DAT(x) (x)


/* VCAP_SUPER_VCAP_TG_DAT  t_sz:1 ga:2, gw:226, ra:225, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_VCAP_TG_DAT __REG(VTSS_TO_VCAP_SUPER,2U,0U,0U,0U,225U,1U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_TG_DAT_TG_DAT(x)  (x)
#define VTSS_M_VCAP_SUPER_VCAP_TG_DAT_TG_DAT     0xffffffffU
#define VTSS_X_VCAP_SUPER_VCAP_TG_DAT_TG_DAT(x)  (x)


/* VCAP_SUPER_VCAP_CORE_IDX  t_sz:1 ga:228, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_VCAP_CORE_IDX __REG(VTSS_TO_VCAP_SUPER,228U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_CORE_IDX_CORE_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_VCAP_SUPER_VCAP_CORE_IDX_CORE_IDX    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_VCAP_SUPER_VCAP_CORE_IDX_CORE_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* VCAP_SUPER_VCAP_CORE_MAP  t_sz:1 ga:228, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_VCAP_CORE_MAP __REG(VTSS_TO_VCAP_SUPER,228U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_CORE_MAP_CORE_MAP(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VCAP_SUPER_VCAP_CORE_MAP_CORE_MAP    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VCAP_SUPER_VCAP_CORE_MAP_CORE_MAP(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VCAP_SUPER_VCAP_STICKY  t_sz:1 ga:230, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_VCAP_STICKY __REG(VTSS_TO_VCAP_SUPER,230U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_STICKY_VCAP_ROW_DELETED_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_VCAP_STICKY_VCAP_ROW_DELETED_STICKY    VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_VCAP_STICKY_VCAP_ROW_DELETED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_VCAP_VER  t_sz:1 ga:231, gw:10, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_VCAP_VER  __REG(VTSS_TO_VCAP_SUPER,231U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_VER_VCAP_VER(x)   (x)
#define VTSS_M_VCAP_SUPER_VCAP_VER_VCAP_VER      0xffffffffU
#define VTSS_X_VCAP_SUPER_VCAP_VER_VCAP_VER(x)   (x)


/* VCAP_SUPER_ENTRY_WIDTH  t_sz:1 ga:231, gw:10, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_ENTRY_WIDTH __REG(VTSS_TO_VCAP_SUPER,231U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_SUPER_ENTRY_WIDTH_ENTRY_WIDTH(x) (x)
#define VTSS_M_VCAP_SUPER_ENTRY_WIDTH_ENTRY_WIDTH    0xffffffffU
#define VTSS_X_VCAP_SUPER_ENTRY_WIDTH_ENTRY_WIDTH(x) (x)


/* VCAP_SUPER_ENTRY_CNT  t_sz:1 ga:231, gw:10, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_ENTRY_CNT __REG(VTSS_TO_VCAP_SUPER,231U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_SUPER_ENTRY_CNT_ENTRY_CNT(x) (x)
#define VTSS_M_VCAP_SUPER_ENTRY_CNT_ENTRY_CNT    0xffffffffU
#define VTSS_X_VCAP_SUPER_ENTRY_CNT_ENTRY_CNT(x) (x)


/* VCAP_SUPER_ENTRY_SWCNT  t_sz:1 ga:231, gw:10, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_ENTRY_SWCNT __REG(VTSS_TO_VCAP_SUPER,231U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_SUPER_ENTRY_SWCNT_ENTRY_SWCNT(x) (x)
#define VTSS_M_VCAP_SUPER_ENTRY_SWCNT_ENTRY_SWCNT    0xffffffffU
#define VTSS_X_VCAP_SUPER_ENTRY_SWCNT_ENTRY_SWCNT(x) (x)


/* VCAP_SUPER_ENTRY_TG_WIDTH  t_sz:1 ga:231, gw:10, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_ENTRY_TG_WIDTH __REG(VTSS_TO_VCAP_SUPER,231U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_SUPER_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH(x) (x)
#define VTSS_M_VCAP_SUPER_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH    0xffffffffU
#define VTSS_X_VCAP_SUPER_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH(x) (x)


/* VCAP_SUPER_ACTION_DEF_CNT  t_sz:1 ga:231, gw:10, ra:5, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_ACTION_DEF_CNT __REG(VTSS_TO_VCAP_SUPER,231U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_VCAP_SUPER_ACTION_DEF_CNT_ACTION_DEF_CNT(x) (x)
#define VTSS_M_VCAP_SUPER_ACTION_DEF_CNT_ACTION_DEF_CNT    0xffffffffU
#define VTSS_X_VCAP_SUPER_ACTION_DEF_CNT_ACTION_DEF_CNT(x) (x)


/* VCAP_SUPER_ACTION_WIDTH  t_sz:1 ga:231, gw:10, ra:6, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_ACTION_WIDTH __REG(VTSS_TO_VCAP_SUPER,231U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_VCAP_SUPER_ACTION_WIDTH_ACTION_WIDTH(x) (x)
#define VTSS_M_VCAP_SUPER_ACTION_WIDTH_ACTION_WIDTH    0xffffffffU
#define VTSS_X_VCAP_SUPER_ACTION_WIDTH_ACTION_WIDTH(x) (x)


/* VCAP_SUPER_CNT_WIDTH  t_sz:1 ga:231, gw:10, ra:7, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_CNT_WIDTH __REG(VTSS_TO_VCAP_SUPER,231U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_VCAP_SUPER_CNT_WIDTH_CNT_WIDTH(x) (x)
#define VTSS_M_VCAP_SUPER_CNT_WIDTH_CNT_WIDTH    0xffffffffU
#define VTSS_X_VCAP_SUPER_CNT_WIDTH_CNT_WIDTH(x) (x)


/* VCAP_SUPER_CORE_CNT  t_sz:1 ga:231, gw:10, ra:8, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_CORE_CNT  __REG(VTSS_TO_VCAP_SUPER,231U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_VCAP_SUPER_CORE_CNT_CORE_CNT(x)   (x)
#define VTSS_M_VCAP_SUPER_CORE_CNT_CORE_CNT      0xffffffffU
#define VTSS_X_VCAP_SUPER_CORE_CNT_CORE_CNT(x)   (x)


/* VCAP_SUPER_IF_CNT  t_sz:1 ga:231, gw:10, ra:9, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_IF_CNT    __REG(VTSS_TO_VCAP_SUPER,231U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_VCAP_SUPER_IF_CNT_IF_CNT(x)       (x)
#define VTSS_M_VCAP_SUPER_IF_CNT_IF_CNT          0xffffffffU
#define VTSS_X_VCAP_SUPER_IF_CNT_IF_CNT(x)       (x)


/* VCAP_SUPER_TCAM_CFG  t_sz:1 ga:241, gw:29, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_TCAM_CFG  __REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_SUPER_TCAM_CFG_TCAM_HCG_DIS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_SUPER_TCAM_CFG_TCAM_HCG_DIS    VTSS_BIT(3U)
#define VTSS_X_VCAP_SUPER_TCAM_CFG_TCAM_HCG_DIS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_SUPER_TCAM_CFG_TCAM_CG_DIS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_SUPER_TCAM_CFG_TCAM_CG_DIS    VTSS_BIT(2U)
#define VTSS_X_VCAP_SUPER_TCAM_CFG_TCAM_CG_DIS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_SUPER_TCAM_CFG_TCAM_STCMP(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VCAP_SUPER_TCAM_CFG_TCAM_STCMP    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VCAP_SUPER_TCAM_CFG_TCAM_STCMP(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VCAP_SUPER_TCAM_CTRL  t_sz:1 ga:241, gw:29, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_TCAM_CTRL __REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_SUPER_TCAM_CTRL_TCAM_RST_SHOT(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VCAP_SUPER_TCAM_CTRL_TCAM_RST_SHOT    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VCAP_SUPER_TCAM_CTRL_TCAM_RST_SHOT(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VCAP_SUPER_TCAM_CTRL_TCAM_SD(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_SUPER_TCAM_CTRL_TCAM_SD      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_SUPER_TCAM_CTRL_TCAM_SD(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_SUPER_BIST_CTRL  t_sz:1 ga:241, gw:29, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_BIST_CTRL __REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_SUPER_BIST_CTRL_BIST_RUN(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_SUPER_BIST_CTRL_BIST_RUN     VTSS_BIT(2U)
#define VTSS_X_VCAP_SUPER_BIST_CTRL_BIST_RUN(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_SUPER_BIST_CTRL_BIST_RUN_FOREVER(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_SUPER_BIST_CTRL_BIST_RUN_FOREVER    VTSS_BIT(1U)
#define VTSS_X_VCAP_SUPER_BIST_CTRL_BIST_RUN_FOREVER(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_SUPER_BIST_CTRL_BIST_RESUME_SHOT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_BIST_CTRL_BIST_RESUME_SHOT    VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_BIST_CTRL_BIST_RESUME_SHOT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_BIST_CFG  t_sz:1 ga:241, gw:29, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_BIST_CFG  __REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_SUPER_BIST_CFG_BIST_REPAIR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_SUPER_BIST_CFG_BIST_REPAIR_ENA    VTSS_BIT(1U)
#define VTSS_X_VCAP_SUPER_BIST_CFG_BIST_REPAIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_SUPER_BIST_CFG_BIST_RETENT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_BIST_CFG_BIST_RETENT_ENA    VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_BIST_CFG_BIST_RETENT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_BIST_STAT  t_sz:1 ga:241, gw:29, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_BIST_STAT __REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_SUPER_BIST_STAT_BIST_PASS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_SUPER_BIST_STAT_BIST_PASS    VTSS_BIT(3U)
#define VTSS_X_VCAP_SUPER_BIST_STAT_BIST_PASS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_SUPER_BIST_STAT_BIST_FAIL(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_SUPER_BIST_STAT_BIST_FAIL    VTSS_BIT(2U)
#define VTSS_X_VCAP_SUPER_BIST_STAT_BIST_FAIL(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_SUPER_BIST_STAT_BIST_PAUSED(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_SUPER_BIST_STAT_BIST_PAUSED    VTSS_BIT(1U)
#define VTSS_X_VCAP_SUPER_BIST_STAT_BIST_PAUSED(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_SUPER_BIST_STAT_BIST_DONE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_BIST_STAT_BIST_DONE    VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_BIST_STAT_BIST_DONE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_BIST_FAIL_STAT  t_sz:1 ga:241, gw:29, ra:5, gc:1, rc:16  */
#define VTSS_VCAP_SUPER_BIST_FAIL_STAT(ri) __REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,ri,5U,1U,16U)

#define VTSS_F_VCAP_SUPER_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL(x) (x)
#define VTSS_M_VCAP_SUPER_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL    0xffffffffU
#define VTSS_X_VCAP_SUPER_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL(x) (x)


/* VCAP_SUPER_BIST_DIAG_CTRL  t_sz:1 ga:241, gw:29, ra:21, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_BIST_DIAG_CTRL __REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_IDX(x) VTSS_ENCODE_BITFIELD(x,7U,6U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_IDX    VTSS_ENCODE_BITMASK(7U,6U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_IDX(x) VTSS_EXTRACT_BITFIELD(x,7U,6U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_SHOT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_SHOT    VTSS_BIT(6U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_SHOT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT    VTSS_BIT(5U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* VCAP_SUPER_BIST_DIAG_STAT  t_sz:1 ga:241, gw:29, ra:22, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_BIST_DIAG_STAT __REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ(x) VTSS_ENCODE_BITFIELD(x,18U,8U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ    VTSS_ENCODE_BITMASK(18U,8U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ(x) VTSS_EXTRACT_BITFIELD(x,18U,8U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR(x) VTSS_ENCODE_BITFIELD(x,10U,8U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR    VTSS_ENCODE_BITMASK(10U,8U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR(x) VTSS_EXTRACT_BITFIELD(x,10U,8U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL    VTSS_BIT(9U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL    VTSS_BIT(8U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL    VTSS_BIT(7U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL    VTSS_BIT(6U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL    VTSS_BIT(5U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL    VTSS_BIT(4U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL    VTSS_BIT(3U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL    VTSS_BIT(2U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_PASS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_PASS    VTSS_BIT(1U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_PASS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_FAIL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_FAIL    VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_FAIL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_BIST_DIAG_BITMAPA_STAT  t_sz:1 ga:241, gw:29, ra:23, gc:1, rc:2  */
#define VTSS_VCAP_SUPER_BIST_DIAG_BITMAPA_STAT(ri) __REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,ri,23U,1U,2U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA(x) (x)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA    0xffffffffU
#define VTSS_X_VCAP_SUPER_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA(x) (x)


/* VCAP_SUPER_BIST_DIAG_BITMAPB_STAT  t_sz:1 ga:241, gw:29, ra:25, gc:1, rc:2  */
#define VTSS_VCAP_SUPER_BIST_DIAG_BITMAPB_STAT(ri) __REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,ri,25U,1U,2U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB(x) (x)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB    0xffffffffU
#define VTSS_X_VCAP_SUPER_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB(x) (x)


/* VCAP_SUPER_RCR_CTRL  t_sz:1 ga:241, gw:29, ra:27, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_RCR_CTRL  __REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,0U,27U,1U,1U)

#define VTSS_F_VCAP_SUPER_RCR_CTRL_RCR_OPR(x)    VTSS_ENCODE_BITFIELD(x,21U,2U)
#define VTSS_M_VCAP_SUPER_RCR_CTRL_RCR_OPR       VTSS_ENCODE_BITMASK(21U,2U)
#define VTSS_X_VCAP_SUPER_RCR_CTRL_RCR_OPR(x)    VTSS_EXTRACT_BITFIELD(x,21U,2U)

#define VTSS_F_VCAP_SUPER_RCR_CTRL_RCR_IDX(x)    VTSS_ENCODE_BITFIELD(x,15U,6U)
#define VTSS_M_VCAP_SUPER_RCR_CTRL_RCR_IDX       VTSS_ENCODE_BITMASK(15U,6U)
#define VTSS_X_VCAP_SUPER_RCR_CTRL_RCR_IDX(x)    VTSS_EXTRACT_BITFIELD(x,15U,6U)

#define VTSS_F_VCAP_SUPER_RCR_CTRL_RCR_DATA(x)   VTSS_ENCODE_BITFIELD(x,1U,14U)
#define VTSS_M_VCAP_SUPER_RCR_CTRL_RCR_DATA      VTSS_ENCODE_BITMASK(1U,14U)
#define VTSS_X_VCAP_SUPER_RCR_CTRL_RCR_DATA(x)   VTSS_EXTRACT_BITFIELD(x,1U,14U)

#define VTSS_F_VCAP_SUPER_RCR_CTRL_RCR_SHOT(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_RCR_CTRL_RCR_SHOT      VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_RCR_CTRL_RCR_SHOT(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_RCR_STAT  t_sz:1 ga:241, gw:29, ra:28, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_RCR_STAT  __REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,0U,28U,1U,1U)

#define VTSS_F_VCAP_SUPER_RCR_STAT_RCR_BUSY(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_RCR_STAT_RCR_BUSY      VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_RCR_STAT_RCR_BUSY(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_ECC_CTRL  t_sz:1 ga:270, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_ECC_CTRL  __REG(VTSS_TO_VCAP_SUPER,270U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_SUPER_ECC_CTRL_AUTO_INVALIDATE_DIS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_SUPER_ECC_CTRL_AUTO_INVALIDATE_DIS    VTSS_BIT(2U)
#define VTSS_X_VCAP_SUPER_ECC_CTRL_AUTO_INVALIDATE_DIS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_SUPER_ECC_CTRL_LOCAL_MEMITGR_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_SUPER_ECC_CTRL_LOCAL_MEMITGR_DIS    VTSS_BIT(1U)
#define VTSS_X_VCAP_SUPER_ECC_CTRL_LOCAL_MEMITGR_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_SUPER_ECC_CTRL_ECC_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_ECC_CTRL_ECC_CHK_ENA    VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_ECC_CTRL_ECC_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_ECC_STAT  t_sz:1 ga:270, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_ECC_STAT  __REG(VTSS_TO_VCAP_SUPER,270U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_SUPER_ECC_STAT_BLK_DLY_TOO_SMALL(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_SUPER_ECC_STAT_BLK_DLY_TOO_SMALL    VTSS_BIT(1U)
#define VTSS_X_VCAP_SUPER_ECC_STAT_BLK_DLY_TOO_SMALL(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_SUPER_ECC_STAT_BLK_DONE(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_ECC_STAT_BLK_DONE      VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_ECC_STAT_BLK_DONE(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_ECC_BLK_DLY  t_sz:1 ga:270, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_ECC_BLK_DLY __REG(VTSS_TO_VCAP_SUPER,270U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_SUPER_ECC_BLK_DLY_BLK_DLY(x) (x)
#define VTSS_M_VCAP_SUPER_ECC_BLK_DLY_BLK_DLY    0xffffffffU
#define VTSS_X_VCAP_SUPER_ECC_BLK_DLY_BLK_DLY(x) (x)


/* VCAP_SUPER_ECC_INV  t_sz:1 ga:270, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_ECC_INV   __REG(VTSS_TO_VCAP_SUPER,270U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_SUPER_ECC_INV_INV_ADDR(x)    VTSS_ENCODE_BITFIELD(x,2U,16U)
#define VTSS_M_VCAP_SUPER_ECC_INV_INV_ADDR       VTSS_ENCODE_BITMASK(2U,16U)
#define VTSS_X_VCAP_SUPER_ECC_INV_INV_ADDR(x)    VTSS_EXTRACT_BITFIELD(x,2U,16U)

#define VTSS_F_VCAP_SUPER_ECC_INV_INV(x)         VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_SUPER_ECC_INV_INV            VTSS_BIT(1U)
#define VTSS_X_VCAP_SUPER_ECC_INV_INV(x)         VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_SUPER_ECC_INV_INV_ALL(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_ECC_INV_INV_ALL        VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_ECC_INV_INV_ALL(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_MEMITGR_CTRL  t_sz:1 ga:274, gw:6, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_MEMITGR_CTRL __REG(VTSS_TO_VCAP_SUPER,274U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_CTRL_ACTIVATE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_CTRL_ACTIVATE    VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_MEMITGR_CTRL_ACTIVATE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_MEMITGR_STAT  t_sz:1 ga:274, gw:6, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_MEMITGR_STAT __REG(VTSS_TO_VCAP_SUPER,274U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_STAT_INDICATION_OVF(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_STAT_INDICATION_OVF    VTSS_BIT(5U)
#define VTSS_X_VCAP_SUPER_MEMITGR_STAT_INDICATION_OVF(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_STAT_INDICATION(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_STAT_INDICATION    VTSS_BIT(4U)
#define VTSS_X_VCAP_SUPER_MEMITGR_STAT_INDICATION(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_STAT_MODE_LISTEN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_STAT_MODE_LISTEN    VTSS_BIT(3U)
#define VTSS_X_VCAP_SUPER_MEMITGR_STAT_MODE_LISTEN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_STAT_MODE_DETECT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_STAT_MODE_DETECT    VTSS_BIT(2U)
#define VTSS_X_VCAP_SUPER_MEMITGR_STAT_MODE_DETECT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_STAT_MODE_IDLE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_STAT_MODE_IDLE    VTSS_BIT(1U)
#define VTSS_X_VCAP_SUPER_MEMITGR_STAT_MODE_IDLE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_STAT_MODE_BUSY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_STAT_MODE_BUSY    VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_MEMITGR_STAT_MODE_BUSY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_MEMITGR_INFO  t_sz:1 ga:274, gw:6, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_MEMITGR_INFO __REG(VTSS_TO_VCAP_SUPER,274U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_INFO_MEM_ERR(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_INFO_MEM_ERR    VTSS_BIT(31U)
#define VTSS_X_VCAP_SUPER_MEMITGR_INFO_MEM_ERR(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_INFO_MEM_COR(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_INFO_MEM_COR    VTSS_BIT(30U)
#define VTSS_X_VCAP_SUPER_MEMITGR_INFO_MEM_COR(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_INFO_MEM_ERR_OVF(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_INFO_MEM_ERR_OVF    VTSS_BIT(29U)
#define VTSS_X_VCAP_SUPER_MEMITGR_INFO_MEM_ERR_OVF(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_INFO_MEM_COR_OVF(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_INFO_MEM_COR_OVF    VTSS_BIT(28U)
#define VTSS_X_VCAP_SUPER_MEMITGR_INFO_MEM_COR_OVF(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_INFO_MEM_ADDR(x) VTSS_ENCODE_BITFIELD(x,0U,28U)
#define VTSS_M_VCAP_SUPER_MEMITGR_INFO_MEM_ADDR    VTSS_ENCODE_BITMASK(0U,28U)
#define VTSS_X_VCAP_SUPER_MEMITGR_INFO_MEM_ADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,28U)

/* VCAP_SUPER_MEMITGR_IDX  t_sz:1 ga:274, gw:6, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_MEMITGR_IDX __REG(VTSS_TO_VCAP_SUPER,274U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_IDX_MEM_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_SUPER_MEMITGR_IDX_MEM_IDX    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_SUPER_MEMITGR_IDX_MEM_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_SUPER_MEMITGR_DIV  t_sz:1 ga:274, gw:6, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_MEMITGR_DIV __REG(VTSS_TO_VCAP_SUPER,274U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_DIV_MEM_DIV(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_SUPER_MEMITGR_DIV_MEM_DIV    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_SUPER_MEMITGR_DIV_MEM_DIV(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_SUPER_MEMITGR_DBG  t_sz:1 ga:274, gw:6, ra:5, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_MEMITGR_DBG __REG(VTSS_TO_VCAP_SUPER,274U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_DBG_MEM_DIV_SENSE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_DBG_MEM_DIV_SENSE    VTSS_BIT(9U)
#define VTSS_X_VCAP_SUPER_MEMITGR_DBG_MEM_DIV_SENSE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_DBG_FORCE_INTR(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_DBG_FORCE_INTR    VTSS_BIT(8U)
#define VTSS_X_VCAP_SUPER_MEMITGR_DBG_FORCE_INTR(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_DBG_SYNC_IN(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_DBG_SYNC_IN    VTSS_BIT(7U)
#define VTSS_X_VCAP_SUPER_MEMITGR_DBG_SYNC_IN(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_DBG_ENA_IN(x)  VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_DBG_ENA_IN     VTSS_BIT(6U)
#define VTSS_X_VCAP_SUPER_MEMITGR_DBG_ENA_IN(x)  VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_DBG_DATA_IN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_DBG_DATA_IN    VTSS_BIT(5U)
#define VTSS_X_VCAP_SUPER_MEMITGR_DBG_DATA_IN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_DBG_INTR_IN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_DBG_INTR_IN    VTSS_BIT(4U)
#define VTSS_X_VCAP_SUPER_MEMITGR_DBG_INTR_IN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_DBG_SYNC_OUT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_DBG_SYNC_OUT    VTSS_BIT(3U)
#define VTSS_X_VCAP_SUPER_MEMITGR_DBG_SYNC_OUT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_DBG_ENA_OUT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_DBG_ENA_OUT    VTSS_BIT(2U)
#define VTSS_X_VCAP_SUPER_MEMITGR_DBG_ENA_OUT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_DBG_FORCE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_DBG_FORCE_ENA    VTSS_BIT(1U)
#define VTSS_X_VCAP_SUPER_MEMITGR_DBG_FORCE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_DBG_DETECT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_DBG_DETECT_ENA    VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_MEMITGR_DBG_DETECT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_RAM_INIT  t_sz:1 ga:280, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_RAM_INIT  __REG(VTSS_TO_VCAP_SUPER,280U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_SUPER_RAM_INIT_RAM_TEST_OPT(x) VTSS_ENCODE_BITFIELD(x,2U,3U)
#define VTSS_M_VCAP_SUPER_RAM_INIT_RAM_TEST_OPT    VTSS_ENCODE_BITMASK(2U,3U)
#define VTSS_X_VCAP_SUPER_RAM_INIT_RAM_TEST_OPT(x) VTSS_EXTRACT_BITFIELD(x,2U,3U)

#define VTSS_F_VCAP_SUPER_RAM_INIT_RAM_INIT(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_SUPER_RAM_INIT_RAM_INIT      VTSS_BIT(1U)
#define VTSS_X_VCAP_SUPER_RAM_INIT_RAM_INIT(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_SUPER_RAM_INIT_RAM_CFG_HOOK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_RAM_INIT_RAM_CFG_HOOK    VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_RAM_INIT_RAM_CFG_HOOK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_CM_ADDR  t_sz:1 ga:281, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_CM_ADDR   __REG(VTSS_TO_VCAP_SUPER,281U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_SUPER_CM_ADDR_CM_ADDR(x)     (x)
#define VTSS_M_VCAP_SUPER_CM_ADDR_CM_ADDR        0xffffffffU
#define VTSS_X_VCAP_SUPER_CM_ADDR_CM_ADDR(x)     (x)


/* VCAP_SUPER_CM_DATA_WR  t_sz:1 ga:281, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_CM_DATA_WR __REG(VTSS_TO_VCAP_SUPER,281U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_SUPER_CM_DATA_WR_CM_DATA_WR(x) (x)
#define VTSS_M_VCAP_SUPER_CM_DATA_WR_CM_DATA_WR    0xffffffffU
#define VTSS_X_VCAP_SUPER_CM_DATA_WR_CM_DATA_WR(x) (x)


/* VCAP_SUPER_CM_DATA_RD  t_sz:1 ga:281, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_CM_DATA_RD __REG(VTSS_TO_VCAP_SUPER,281U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_SUPER_CM_DATA_RD_CM_DATA_RD(x) (x)
#define VTSS_M_VCAP_SUPER_CM_DATA_RD_CM_DATA_RD    0xffffffffU
#define VTSS_X_VCAP_SUPER_CM_DATA_RD_CM_DATA_RD(x) (x)


/* VCAP_SUPER_CM_OP  t_sz:1 ga:281, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_CM_OP     __REG(VTSS_TO_VCAP_SUPER,281U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_SUPER_CM_OP_CM_OP(x)         VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VCAP_SUPER_CM_OP_CM_OP            VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VCAP_SUPER_CM_OP_CM_OP(x)         VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VOP_VOP_CTRL  t_sz:1 ga:13694, gw:123, ra:0, gc:1, rc:1  */
#define VTSS_VOP_VOP_CTRL         __REG(VTSS_TO_VOP,13694U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VOP_VOP_CTRL_CCM_LM_UPD_RSV_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_VOP_CTRL_CCM_LM_UPD_RSV_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_VOP_CTRL_CCM_LM_UPD_RSV_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_VOP_CTRL_LMR_UPD_RXFCL_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_VOP_CTRL_LMR_UPD_RXFCL_ENA    VTSS_BIT(10U)
#define VTSS_X_VOP_VOP_CTRL_LMR_UPD_RXFCL_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_VOP_CTRL_LOC_SCAN_ENA(x)      VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_VOP_CTRL_LOC_SCAN_ENA         VTSS_BIT(1U)
#define VTSS_X_VOP_VOP_CTRL_LOC_SCAN_ENA(x)      VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_VOP_CTRL_VOP_ENA(x)           VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_VOP_CTRL_VOP_ENA              VTSS_BIT(0U)
#define VTSS_X_VOP_VOP_CTRL_VOP_ENA(x)           VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_VOP_VOP_CTRL_CCM_RX_SRC_PORT_DETECT_CNT(x) VTSS_ENCODE_BITFIELD(x,7U,3U)
#define VTSS_M_VOP_VOP_CTRL_CCM_RX_SRC_PORT_DETECT_CNT    VTSS_ENCODE_BITMASK(7U,3U)
#define VTSS_X_VOP_VOP_CTRL_CCM_RX_SRC_PORT_DETECT_CNT(x) VTSS_EXTRACT_BITFIELD(x,7U,3U)

#define VTSS_F_VOP_VOP_CTRL_G_8113_1_MEL_CHK_DIS(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_VOP_CTRL_G_8113_1_MEL_CHK_DIS    VTSS_BIT(6U)
#define VTSS_X_VOP_VOP_CTRL_G_8113_1_MEL_CHK_DIS(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_VOP_CTRL_G_8113_1_MEP_SCENARIO(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_VOP_VOP_CTRL_G_8113_1_MEP_SCENARIO    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_VOP_VOP_CTRL_G_8113_1_MEP_SCENARIO(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_VOP_VOP_CTRL_G_8113_1_CNT_LBR_RX_ERROR_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_VOP_CTRL_G_8113_1_CNT_LBR_RX_ERROR_ENA    VTSS_BIT(3U)
#define VTSS_X_VOP_VOP_CTRL_G_8113_1_CNT_LBR_RX_ERROR_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_VOP_CTRL_G_8113_1_LBK_INDC_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_VOP_CTRL_G_8113_1_LBK_INDC_CHK_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_VOP_CTRL_G_8113_1_LBK_INDC_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

/* VOP_CPU_EXTR_CFG  t_sz:1 ga:13694, gw:123, ra:1, gc:1, rc:1  */
#define VTSS_VOP_CPU_EXTR_CFG     __REG(VTSS_TO_VOP,13694U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VOP_CPU_EXTR_CFG_DEF_COPY_QU(x)   VTSS_ENCODE_BITFIELD(x,15U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_DEF_COPY_QU      VTSS_ENCODE_BITMASK(15U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_DEF_COPY_QU(x)   VTSS_EXTRACT_BITFIELD(x,15U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_CPU_ERR_QU(x)    VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_CPU_ERR_QU       VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_CPU_ERR_QU(x)    VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_LMM_CPU_QU(x)    VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_LMM_CPU_QU       VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_LMM_CPU_QU(x)    VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_LMR_CPU_QU(x)    VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_LMR_CPU_QU       VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_LMR_CPU_QU(x)    VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_DMM_CPU_QU(x)    VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_DMM_CPU_QU       VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_DMM_CPU_QU(x)    VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_DMR_CPU_QU(x)    VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_DMR_CPU_QU       VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_DMR_CPU_QU(x)    VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CPU_EXTR_CFG_1  t_sz:1 ga:13694, gw:123, ra:2, gc:1, rc:1  */
#define VTSS_VOP_CPU_EXTR_CFG_1   __REG(VTSS_TO_VOP,13694U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VOP_CPU_EXTR_CFG_1_CCM_CPU_QU(x)  VTSS_ENCODE_BITFIELD(x,15U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_1_CCM_CPU_QU     VTSS_ENCODE_BITMASK(15U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_1_CCM_CPU_QU(x)  VTSS_EXTRACT_BITFIELD(x,15U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_1_CCM_LM_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_1_CCM_LM_CPU_QU    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_1_CCM_LM_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_1_LBM_CPU_QU(x)  VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_1_LBM_CPU_QU     VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_1_LBM_CPU_QU(x)  VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_1_LBR_CPU_QU(x)  VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_1_LBR_CPU_QU     VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_1_LBR_CPU_QU(x)  VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_1_TST_CPU_QU(x)  VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_1_TST_CPU_QU     VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_1_TST_CPU_QU(x)  VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_1_LT_CPU_QU(x)   VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_1_LT_CPU_QU      VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_1_LT_CPU_QU(x)   VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CPU_EXTR_CFG_2  t_sz:1 ga:13694, gw:123, ra:3, gc:1, rc:1  */
#define VTSS_VOP_CPU_EXTR_CFG_2   __REG(VTSS_TO_VOP,13694U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VOP_CPU_EXTR_CFG_2_AIS_CPU_QU(x)  VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_2_AIS_CPU_QU     VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_2_AIS_CPU_QU(x)  VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_2_LCK_CPU_QU(x)  VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_2_LCK_CPU_QU     VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_2_LCK_CPU_QU(x)  VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_2_CSF_CPU_QU(x)  VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_2_CSF_CPU_QU     VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_2_CSF_CPU_QU(x)  VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CPU_EXTR_MPLS  t_sz:1 ga:13694, gw:123, ra:4, gc:1, rc:1  */
#define VTSS_VOP_CPU_EXTR_MPLS    __REG(VTSS_TO_VOP,13694U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VOP_CPU_EXTR_MPLS_BFD_CC_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CPU_EXTR_MPLS_BFD_CC_CPU_QU    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CPU_EXTR_MPLS_BFD_CC_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CPU_EXTR_MPLS_BFD_CV_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CPU_EXTR_MPLS_BFD_CV_CPU_QU    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CPU_EXTR_MPLS_BFD_CV_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CPU_EXTR_L3  t_sz:1 ga:13694, gw:123, ra:5, gc:1, rc:1  */
#define VTSS_VOP_CPU_EXTR_L3      __REG(VTSS_TO_VOP,13694U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_VOP_CPU_EXTR_L3_TCP_CPU_QU(x)     VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CPU_EXTR_L3_TCP_CPU_QU        VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CPU_EXTR_L3_TCP_CPU_QU(x)     VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CPU_EXTR_L3_TWAMP_CPU_QU(x)   VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CPU_EXTR_L3_TWAMP_CPU_QU      VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CPU_EXTR_L3_TWAMP_CPU_QU(x)   VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_VERSION_CTRL  t_sz:1 ga:13694, gw:123, ra:6, gc:1, rc:1  */
#define VTSS_VOP_VERSION_CTRL     __REG(VTSS_TO_VOP,13694U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_VOP_VERSION_CTRL_CCM_VERSION(x)   VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_VOP_VERSION_CTRL_CCM_VERSION      VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_VOP_VERSION_CTRL_CCM_VERSION(x)   VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_VOP_VERSION_CTRL_LM_VERSION(x)    VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_VOP_VERSION_CTRL_LM_VERSION       VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_VOP_VERSION_CTRL_LM_VERSION(x)    VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_VOP_VERSION_CTRL_DM_VERSION(x)    VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_VOP_VERSION_CTRL_DM_VERSION       VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_VOP_VERSION_CTRL_DM_VERSION(x)    VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_VOP_VERSION_CTRL_SDM_VERSION(x)   VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_VOP_VERSION_CTRL_SDM_VERSION      VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_VOP_VERSION_CTRL_SDM_VERSION(x)   VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* VOP_VERSION_CTRL_2  t_sz:1 ga:13694, gw:123, ra:7, gc:1, rc:1  */
#define VTSS_VOP_VERSION_CTRL_2   __REG(VTSS_TO_VOP,13694U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_VOP_VERSION_CTRL_2_TST_VERSION(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_VOP_VERSION_CTRL_2_TST_VERSION    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_VOP_VERSION_CTRL_2_TST_VERSION(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_VOP_VERSION_CTRL_2_LB_VERSION(x)  VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_VOP_VERSION_CTRL_2_LB_VERSION     VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_VOP_VERSION_CTRL_2_LB_VERSION(x)  VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_VOP_VERSION_CTRL_2_SL_VERSION(x)  VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_VOP_VERSION_CTRL_2_SL_VERSION     VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_VOP_VERSION_CTRL_2_SL_VERSION(x)  VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_VOP_VERSION_CTRL_2_SL1_VERSION(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_VOP_VERSION_CTRL_2_SL1_VERSION    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_VOP_VERSION_CTRL_2_SL1_VERSION(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* VOP_VERSION_CTRL_3  t_sz:1 ga:13694, gw:123, ra:8, gc:1, rc:1  */
#define VTSS_VOP_VERSION_CTRL_3   __REG(VTSS_TO_VOP,13694U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_VOP_VERSION_CTRL_3_AIS_VERSION(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_VOP_VERSION_CTRL_3_AIS_VERSION    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_VOP_VERSION_CTRL_3_AIS_VERSION(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_VOP_VERSION_CTRL_3_LCK_VERSION(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_VOP_VERSION_CTRL_3_LCK_VERSION    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_VOP_VERSION_CTRL_3_LCK_VERSION(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_VOP_VERSION_CTRL_3_CSF_VERSION(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_VOP_VERSION_CTRL_3_CSF_VERSION    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_VOP_VERSION_CTRL_3_CSF_VERSION(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* VOP_VERSION_CTRL_MPLS  t_sz:1 ga:13694, gw:123, ra:9, gc:1, rc:1  */
#define VTSS_VOP_VERSION_CTRL_MPLS __REG(VTSS_TO_VOP,13694U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_VOP_VERSION_CTRL_MPLS_BFD_VERSION(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_VERSION_CTRL_MPLS_BFD_VERSION    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_VERSION_CTRL_MPLS_BFD_VERSION(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_OAM_GENERIC_CFG  t_sz:1 ga:13694, gw:123, ra:10, gc:1, rc:16  */
#define VTSS_VOP_OAM_GENERIC_CFG(ri) __REG(VTSS_TO_VOP,13694U,0U,0U,ri,10U,1U,16U)

#define VTSS_F_VOP_OAM_GENERIC_CFG_GENERIC_OPCODE_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_VOP_OAM_GENERIC_CFG_GENERIC_OPCODE_VAL    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_VOP_OAM_GENERIC_CFG_GENERIC_OPCODE_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

#define VTSS_F_VOP_OAM_GENERIC_CFG_GENERIC_OPCODE_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_VOP_OAM_GENERIC_CFG_GENERIC_OPCODE_CPU_QU    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_VOP_OAM_GENERIC_CFG_GENERIC_OPCODE_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_VOP_OAM_GENERIC_CFG_GENERIC_DMAC_CHK_DIS(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_VOP_OAM_GENERIC_CFG_GENERIC_DMAC_CHK_DIS    VTSS_BIT(17U)
#define VTSS_X_VOP_OAM_GENERIC_CFG_GENERIC_DMAC_CHK_DIS(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_VOP_OAM_GENERIC_CFG_GENERIC_BLK_SERVER_ENA(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_VOP_OAM_GENERIC_CFG_GENERIC_BLK_SERVER_ENA    VTSS_BIT(18U)
#define VTSS_X_VOP_OAM_GENERIC_CFG_GENERIC_BLK_SERVER_ENA(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_VOP_OAM_GENERIC_CFG_GENERIC_BLK_CLIENT_ENA(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_VOP_OAM_GENERIC_CFG_GENERIC_BLK_CLIENT_ENA    VTSS_BIT(19U)
#define VTSS_X_VOP_OAM_GENERIC_CFG_GENERIC_BLK_CLIENT_ENA(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

/* VOP_MPLS_GENERIC_CODEPOINT  t_sz:1 ga:13694, gw:123, ra:26, gc:1, rc:16  */
#define VTSS_VOP_MPLS_GENERIC_CODEPOINT(ri) __REG(VTSS_TO_VOP,13694U,0U,0U,ri,26U,1U,16U)

#define VTSS_F_VOP_MPLS_GENERIC_CODEPOINT_GENERIC_CODEPOINT_VAL(x) VTSS_ENCODE_BITFIELD(x,11U,16U)
#define VTSS_M_VOP_MPLS_GENERIC_CODEPOINT_GENERIC_CODEPOINT_VAL    VTSS_ENCODE_BITMASK(11U,16U)
#define VTSS_X_VOP_MPLS_GENERIC_CODEPOINT_GENERIC_CODEPOINT_VAL(x) VTSS_EXTRACT_BITFIELD(x,11U,16U)

#define VTSS_F_VOP_MPLS_GENERIC_CODEPOINT_GENERIC_CODEPOINT_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_VOP_MPLS_GENERIC_CODEPOINT_GENERIC_CODEPOINT_CPU_QU    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_VOP_MPLS_GENERIC_CODEPOINT_GENERIC_CODEPOINT_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

/* VOP_SAM_SEQ_TS_CFG  t_sz:1 ga:13694, gw:123, ra:42, gc:1, rc:1  */
#define VTSS_VOP_SAM_SEQ_TS_CFG   __REG(VTSS_TO_VOP,13694U,0U,0U,0U,42U,1U,1U)

#define VTSS_F_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_TXTSF(x) VTSS_ENCODE_BITFIELD(x,21U,7U)
#define VTSS_M_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_TXTSF    VTSS_ENCODE_BITMASK(21U,7U)
#define VTSS_X_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_TXTSF(x) VTSS_EXTRACT_BITFIELD(x,21U,7U)

#define VTSS_F_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_RXTSF(x) VTSS_ENCODE_BITFIELD(x,14U,7U)
#define VTSS_M_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_RXTSF    VTSS_ENCODE_BITMASK(14U,7U)
#define VTSS_X_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_RXTSF(x) VTSS_EXTRACT_BITFIELD(x,14U,7U)

#define VTSS_F_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_TXTSB(x) VTSS_ENCODE_BITFIELD(x,7U,7U)
#define VTSS_M_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_TXTSB    VTSS_ENCODE_BITMASK(7U,7U)
#define VTSS_X_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_TXTSB(x) VTSS_EXTRACT_BITFIELD(x,7U,7U)

#define VTSS_F_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_RXTSB(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_RXTSB    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_RXTSB(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* VOP_SAM_SEQ_TS_CFG_2  t_sz:1 ga:13694, gw:123, ra:43, gc:1, rc:1  */
#define VTSS_VOP_SAM_SEQ_TS_CFG_2 __REG(VTSS_TO_VOP,13694U,0U,0U,0U,43U,1U,1U)

#define VTSS_F_VOP_SAM_SEQ_TS_CFG_2_SAM_SEQ_OFFSET_TS_UDP_CHKSUM(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_SAM_SEQ_TS_CFG_2_SAM_SEQ_OFFSET_TS_UDP_CHKSUM    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_SAM_SEQ_TS_CFG_2_SAM_SEQ_OFFSET_TS_UDP_CHKSUM(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_LOC_CTRL  t_sz:1 ga:13694, gw:123, ra:44, gc:1, rc:1  */
#define VTSS_VOP_LOC_CTRL         __REG(VTSS_TO_VOP,13694U,0U,0U,0U,44U,1U,1U)

#define VTSS_F_VOP_LOC_CTRL_LOC_SPACE_BETWEEN_ENTRY_SCAN(x) VTSS_ENCODE_BITFIELD(x,29U,2U)
#define VTSS_M_VOP_LOC_CTRL_LOC_SPACE_BETWEEN_ENTRY_SCAN    VTSS_ENCODE_BITMASK(29U,2U)
#define VTSS_X_VOP_LOC_CTRL_LOC_SPACE_BETWEEN_ENTRY_SCAN(x) VTSS_EXTRACT_BITFIELD(x,29U,2U)

#define VTSS_F_VOP_LOC_CTRL_LOC_FORCE_HW_SCAN_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,29U)
#define VTSS_M_VOP_LOC_CTRL_LOC_FORCE_HW_SCAN_ENA    VTSS_ENCODE_BITMASK(0U,29U)
#define VTSS_X_VOP_LOC_CTRL_LOC_FORCE_HW_SCAN_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,29U)

/* VOP_LOC_PERIOD_CFG  t_sz:1 ga:13694, gw:123, ra:45, gc:1, rc:27  */
#define VTSS_VOP_LOC_PERIOD_CFG(ri) __REG(VTSS_TO_VOP,13694U,0U,0U,ri,45U,1U,27U)

#define VTSS_F_VOP_LOC_PERIOD_CFG_LOC_PERIOD_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,31U)
#define VTSS_M_VOP_LOC_PERIOD_CFG_LOC_PERIOD_VAL    VTSS_ENCODE_BITMASK(0U,31U)
#define VTSS_X_VOP_LOC_PERIOD_CFG_LOC_PERIOD_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,31U)

/* VOP_HMO_PERIOD_CFG  t_sz:1 ga:13694, gw:123, ra:72, gc:1, rc:2  */
#define VTSS_VOP_HMO_PERIOD_CFG(ri) __REG(VTSS_TO_VOP,13694U,0U,0U,ri,72U,1U,2U)

#define VTSS_F_VOP_HMO_PERIOD_CFG_HMO_PERIOD_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,31U)
#define VTSS_M_VOP_HMO_PERIOD_CFG_HMO_PERIOD_VAL    VTSS_ENCODE_BITMASK(0U,31U)
#define VTSS_X_VOP_HMO_PERIOD_CFG_HMO_PERIOD_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,31U)

/* VOP_HMO_FORCE_SLOT_CFG  t_sz:1 ga:13694, gw:123, ra:74, gc:1, rc:2  */
#define VTSS_VOP_HMO_FORCE_SLOT_CFG(ri) __REG(VTSS_TO_VOP,13694U,0U,0U,ri,74U,1U,2U)

#define VTSS_F_VOP_HMO_FORCE_SLOT_CFG_HMO_FORCE_SLOT(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_HMO_FORCE_SLOT_CFG_HMO_FORCE_SLOT    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_HMO_FORCE_SLOT_CFG_HMO_FORCE_SLOT(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_HMO_TIMER_CFG  t_sz:1 ga:13694, gw:123, ra:76, gc:1, rc:1  */
#define VTSS_VOP_HMO_TIMER_CFG    __REG(VTSS_TO_VOP,13694U,0U,0U,0U,76U,1U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_RX_CCM_NXT_TIMER(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_RX_CCM_NXT_TIMER    VTSS_BIT(12U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_RX_CCM_NXT_TIMER(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_CCM_RX_TLV_NON_ZERO_TIMER(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_CCM_RX_TLV_NON_ZERO_TIMER    VTSS_BIT(11U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_CCM_RX_TLV_NON_ZERO_TIMER(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_CCM_RX_BAD_NXT_TIMER(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_CCM_RX_BAD_NXT_TIMER    VTSS_BIT(10U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_CCM_RX_BAD_NXT_TIMER(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_RX_TEST_FRM_NXT_TIMER(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_RX_TEST_FRM_NXT_TIMER    VTSS_BIT(9U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_RX_TEST_FRM_NXT_TIMER(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_EXTRACT_PEER_RX_TIMER(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_EXTRACT_PEER_RX_TIMER    VTSS_BIT(8U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_EXTRACT_PEER_RX_TIMER(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_AIS_RX_BAD_NXT_TIMER(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_AIS_RX_BAD_NXT_TIMER    VTSS_BIT(7U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_AIS_RX_BAD_NXT_TIMER(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_AIS_RX_FRM_NXT_TIMER(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_AIS_RX_FRM_NXT_TIMER    VTSS_BIT(6U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_AIS_RX_FRM_NXT_TIMER(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_LCK_RX_BAD_NXT_TIMER(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_LCK_RX_BAD_NXT_TIMER    VTSS_BIT(5U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_LCK_RX_BAD_NXT_TIMER(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_LCK_RX_FRM_NXT_TIMER(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_LCK_RX_FRM_NXT_TIMER    VTSS_BIT(4U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_LCK_RX_FRM_NXT_TIMER(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_CSF_RX_BAD_NXT_TIMER(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_CSF_RX_BAD_NXT_TIMER    VTSS_BIT(3U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_CSF_RX_BAD_NXT_TIMER(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_CSF_RX_FRM_NXT_TIMER(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_CSF_RX_FRM_NXT_TIMER    VTSS_BIT(2U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_CSF_RX_FRM_NXT_TIMER(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_TWAMP_RX_NXT_TIMER(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_TWAMP_RX_NXT_TIMER    VTSS_BIT(1U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_TWAMP_RX_NXT_TIMER(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_TWAMP_RX_BAD_NXT_TIMER(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_TWAMP_RX_BAD_NXT_TIMER    VTSS_BIT(0U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_TWAMP_RX_BAD_NXT_TIMER(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_LOC_SCAN_STICKY  t_sz:1 ga:13694, gw:123, ra:77, gc:1, rc:1  */
#define VTSS_VOP_LOC_SCAN_STICKY  __REG(VTSS_TO_VOP,13694U,0U,0U,0U,77U,1U,1U)

#define VTSS_F_VOP_LOC_SCAN_STICKY_LOC_SCAN_ONGOING_STATUS(x) VTSS_ENCODE_BITFIELD(x,3U,29U)
#define VTSS_M_VOP_LOC_SCAN_STICKY_LOC_SCAN_ONGOING_STATUS    VTSS_ENCODE_BITMASK(3U,29U)
#define VTSS_X_VOP_LOC_SCAN_STICKY_LOC_SCAN_ONGOING_STATUS(x) VTSS_EXTRACT_BITFIELD(x,3U,29U)

#define VTSS_F_VOP_LOC_SCAN_STICKY_LOC_SCAN_COMPLETED_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_LOC_SCAN_STICKY_LOC_SCAN_COMPLETED_STICKY    VTSS_BIT(2U)
#define VTSS_X_VOP_LOC_SCAN_STICKY_LOC_SCAN_COMPLETED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_LOC_SCAN_STICKY_LOC_SCAN_STARTED_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_LOC_SCAN_STICKY_LOC_SCAN_STARTED_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_LOC_SCAN_STICKY_LOC_SCAN_STARTED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_LOC_SCAN_STICKY_LOC_SCAN_START_DELAYED_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_LOC_SCAN_STICKY_LOC_SCAN_START_DELAYED_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_LOC_SCAN_STICKY_LOC_SCAN_START_DELAYED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MASTER_INTR_CTRL  t_sz:1 ga:13694, gw:123, ra:78, gc:1, rc:1  */
#define VTSS_VOP_MASTER_INTR_CTRL __REG(VTSS_TO_VOP,13694U,0U,0U,0U,78U,1U,1U)

#define VTSS_F_VOP_MASTER_INTR_CTRL_OAM_MEP_INTR(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_MASTER_INTR_CTRL_OAM_MEP_INTR    VTSS_BIT(8U)
#define VTSS_X_VOP_MASTER_INTR_CTRL_OAM_MEP_INTR(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_MASTER_INTR_CTRL_OAM_MEP_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_VOP_MASTER_INTR_CTRL_OAM_MEP_INTR_ENA    VTSS_BIT(25U)
#define VTSS_X_VOP_MASTER_INTR_CTRL_OAM_MEP_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

/* VOP_VOE32_INTR  t_sz:1 ga:13694, gw:123, ra:79, gc:1, rc:1  */
#define VTSS_VOP_VOE32_INTR       __REG(VTSS_TO_VOP,13694U,0U,0U,0U,79U,1U,1U)

#define VTSS_F_VOP_VOE32_INTR_VOE32_INTR(x)      VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VOP_VOE32_INTR_VOE32_INTR         VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VOP_VOE32_INTR_VOE32_INTR(x)      VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VOP_INTR  t_sz:1 ga:13694, gw:123, ra:81, gc:1, rc:2  */
#define VTSS_VOP_INTR(ri)         __REG(VTSS_TO_VOP,13694U,0U,0U,ri,81U,1U,2U)

#define VTSS_F_VOP_INTR_VOE_INTR(x)              (x)
#define VTSS_M_VOP_INTR_VOE_INTR                 0xffffffffU
#define VTSS_X_VOP_INTR_VOE_INTR(x)              (x)


/* VOP_COMMON_MEP_MC_MAC_LSB  t_sz:1 ga:13694, gw:123, ra:116, gc:1, rc:1  */
#define VTSS_VOP_COMMON_MEP_MC_MAC_LSB __REG(VTSS_TO_VOP,13694U,0U,0U,0U,116U,1U,1U)

#define VTSS_F_VOP_COMMON_MEP_MC_MAC_LSB_MEP_MC_MAC_LSB(x) VTSS_ENCODE_BITFIELD(x,3U,28U)
#define VTSS_M_VOP_COMMON_MEP_MC_MAC_LSB_MEP_MC_MAC_LSB    VTSS_ENCODE_BITMASK(3U,28U)
#define VTSS_X_VOP_COMMON_MEP_MC_MAC_LSB_MEP_MC_MAC_LSB(x) VTSS_EXTRACT_BITFIELD(x,3U,28U)

/* VOP_COMMON_MEP_MC_MAC_MSB  t_sz:1 ga:13694, gw:123, ra:117, gc:1, rc:1  */
#define VTSS_VOP_COMMON_MEP_MC_MAC_MSB __REG(VTSS_TO_VOP,13694U,0U,0U,0U,117U,1U,1U)

#define VTSS_F_VOP_COMMON_MEP_MC_MAC_MSB_MEP_MC_MAC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_COMMON_MEP_MC_MAC_MSB_MEP_MC_MAC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_COMMON_MEP_MC_MAC_MSB_MEP_MC_MAC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_LOC_CTRL_2  t_sz:1 ga:13694, gw:123, ra:118, gc:1, rc:1  */
#define VTSS_VOP_LOC_CTRL_2       __REG(VTSS_TO_VOP,13694U,0U,0U,0U,118U,1U,1U)

#define VTSS_F_VOP_LOC_CTRL_2_LOC_BASE_TICK_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_VOP_LOC_CTRL_2_LOC_BASE_TICK_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_VOP_LOC_CTRL_2_LOC_BASE_TICK_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* VOP_CPU_EXTR_MRP  t_sz:1 ga:13694, gw:123, ra:119, gc:1, rc:1  */
#define VTSS_VOP_CPU_EXTR_MRP     __REG(VTSS_TO_VOP,13694U,0U,0U,0U,119U,1U,1U)

#define VTSS_F_VOP_CPU_EXTR_MRP_REM_CPU_QU(x)    VTSS_ENCODE_BITFIELD(x,18U,3U)
#define VTSS_M_VOP_CPU_EXTR_MRP_REM_CPU_QU       VTSS_ENCODE_BITMASK(18U,3U)
#define VTSS_X_VOP_CPU_EXTR_MRP_REM_CPU_QU(x)    VTSS_EXTRACT_BITFIELD(x,18U,3U)

#define VTSS_F_VOP_CPU_EXTR_MRP_OWN_CPU_QU(x)    VTSS_ENCODE_BITFIELD(x,15U,3U)
#define VTSS_M_VOP_CPU_EXTR_MRP_OWN_CPU_QU       VTSS_ENCODE_BITMASK(15U,3U)
#define VTSS_X_VOP_CPU_EXTR_MRP_OWN_CPU_QU(x)    VTSS_EXTRACT_BITFIELD(x,15U,3U)

#define VTSS_F_VOP_CPU_EXTR_MRP_MRP_OTHER_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_VOP_CPU_EXTR_MRP_MRP_OTHER_CPU_QU    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_VOP_CPU_EXTR_MRP_MRP_OTHER_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_VOP_CPU_EXTR_MRP_MRP_TST_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_VOP_CPU_EXTR_MRP_MRP_TST_CPU_QU    VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_VOP_CPU_EXTR_MRP_MRP_TST_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_VOP_CPU_EXTR_MRP_MRP_CTRL_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_VOP_CPU_EXTR_MRP_MRP_CTRL_CPU_QU    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_VOP_CPU_EXTR_MRP_MRP_CTRL_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_VOP_CPU_EXTR_MRP_MRP_ITST_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CPU_EXTR_MRP_MRP_ITST_CPU_QU    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CPU_EXTR_MRP_MRP_ITST_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CPU_EXTR_MRP_MRP_ICTRL_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CPU_EXTR_MRP_MRP_ICTRL_CPU_QU    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CPU_EXTR_MRP_MRP_ICTRL_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CPU_EXTR_DLR  t_sz:1 ga:13694, gw:123, ra:120, gc:1, rc:1  */
#define VTSS_VOP_CPU_EXTR_DLR     __REG(VTSS_TO_VOP,13694U,0U,0U,0U,120U,1U,1U)

#define VTSS_F_VOP_CPU_EXTR_DLR_NEW_CPU_QU(x)    VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_VOP_CPU_EXTR_DLR_NEW_CPU_QU       VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_VOP_CPU_EXTR_DLR_NEW_CPU_QU(x)    VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_VOP_CPU_EXTR_DLR_ACT_CPU_QU(x)    VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_VOP_CPU_EXTR_DLR_ACT_CPU_QU       VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_VOP_CPU_EXTR_DLR_ACT_CPU_QU(x)    VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_VOP_CPU_EXTR_DLR_DLR_ADV_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_VOP_CPU_EXTR_DLR_DLR_ADV_CPU_QU    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_VOP_CPU_EXTR_DLR_DLR_ADV_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_VOP_CPU_EXTR_DLR_DLR_BCN_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CPU_EXTR_DLR_DLR_BCN_CPU_QU    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CPU_EXTR_DLR_DLR_BCN_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CPU_EXTR_DLR_DLR_OTHER_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CPU_EXTR_DLR_DLR_OTHER_CPU_QU    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CPU_EXTR_DLR_DLR_OTHER_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_TICK_CFG  t_sz:1 ga:13694, gw:123, ra:121, gc:1, rc:1  */
#define VTSS_VOP_TICK_CFG         __REG(VTSS_TO_VOP,13694U,0U,0U,0U,121U,1U,1U)

#define VTSS_F_VOP_TICK_CFG_TICK_CNT(x)          VTSS_ENCODE_BITFIELD(x,0U,19U)
#define VTSS_M_VOP_TICK_CFG_TICK_CNT             VTSS_ENCODE_BITMASK(0U,19U)
#define VTSS_X_VOP_TICK_CFG_TICK_CNT(x)          VTSS_EXTRACT_BITFIELD(x,0U,19U)

/* VOP_MRP_TS_CFG  t_sz:1 ga:13694, gw:123, ra:122, gc:1, rc:1  */
#define VTSS_VOP_MRP_TS_CFG       __REG(VTSS_TO_VOP,13694U,0U,0U,0U,122U,1U,1U)

#define VTSS_F_VOP_MRP_TS_CFG_MRP_TS(x)          (x)
#define VTSS_M_VOP_MRP_TS_CFG_MRP_TS             0xffffffffU
#define VTSS_X_VOP_MRP_TS_CFG_MRP_TS(x)          (x)


/* VOP_VOE_MISC_CONFIG  t_sz:1 ga:13504, gw:1, ra:0, gc:62, rc:1  */
#define VTSS_VOP_VOE_MISC_CONFIG(gi) __REG(VTSS_TO_VOP,13504U,gi,1U,0U,0U,62U,1U)

#define VTSS_F_VOP_VOE_MISC_CONFIG_VOE_ENA(x)    VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_VOP_VOE_MISC_CONFIG_VOE_ENA       VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_VOP_VOE_MISC_CONFIG_VOE_ENA(x)    VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_VOP_VOE_MISC_CONFIG_LM_CNT_BYTE(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_VOE_MISC_CONFIG_LM_CNT_BYTE    VTSS_BIT(3U)
#define VTSS_X_VOP_VOE_MISC_CONFIG_LM_CNT_BYTE(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_VOE_MISC_CONFIG_SL_ENA(x)     VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_VOE_MISC_CONFIG_SL_ENA        VTSS_BIT(2U)
#define VTSS_X_VOP_VOE_MISC_CONFIG_SL_ENA(x)     VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_VOE_MISC_CONFIG_BLK_ENA(x)    VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VOP_VOE_MISC_CONFIG_BLK_ENA       VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VOP_VOE_MISC_CONFIG_BLK_ENA(x)    VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VOP_VOE_COMMON_CFG  t_sz:1 ga:0, gw:64, ra:0, gc:62, rc:1  */
#define VTSS_VOP_VOE_COMMON_CFG(gi) __REG(VTSS_TO_VOP,0U,gi,64U,0U,0U,62U,1U)

#define VTSS_F_VOP_VOE_COMMON_CFG_UPMEP_ENA(x)   VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_VOE_COMMON_CFG_UPMEP_ENA      VTSS_BIT(13U)
#define VTSS_X_VOP_VOE_COMMON_CFG_UPMEP_ENA(x)   VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_VOE_COMMON_CFG_VOE_IS_PATH(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_VOE_COMMON_CFG_VOE_IS_PATH    VTSS_BIT(12U)
#define VTSS_X_VOP_VOE_COMMON_CFG_VOE_IS_PATH(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_VOE_COMMON_CFG_PATH_VOE_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_VOE_COMMON_CFG_PATH_VOE_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_VOE_COMMON_CFG_PATH_VOE_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_VOE_COMMON_CFG_PATH_VOEID(x)  VTSS_ENCODE_BITFIELD(x,1U,5U)
#define VTSS_M_VOP_VOE_COMMON_CFG_PATH_VOEID     VTSS_ENCODE_BITMASK(1U,5U)
#define VTSS_X_VOP_VOE_COMMON_CFG_PATH_VOEID(x)  VTSS_EXTRACT_BITFIELD(x,1U,5U)

#define VTSS_F_VOP_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_VOE_CTRL  t_sz:1 ga:0, gw:64, ra:1, gc:62, rc:1  */
#define VTSS_VOP_VOE_CTRL(gi)     __REG(VTSS_TO_VOP,0U,gi,64U,0U,1U,62U,1U)

#define VTSS_F_VOP_VOE_CTRL_MEL_VAL(x)           VTSS_ENCODE_BITFIELD(x,7U,3U)
#define VTSS_M_VOP_VOE_CTRL_MEL_VAL              VTSS_ENCODE_BITMASK(7U,3U)
#define VTSS_X_VOP_VOE_CTRL_MEL_VAL(x)           VTSS_EXTRACT_BITFIELD(x,7U,3U)

#define VTSS_F_VOP_VOE_CTRL_G_8113_1_ENA(x)      VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_VOE_CTRL_G_8113_1_ENA         VTSS_BIT(6U)
#define VTSS_X_VOP_VOE_CTRL_G_8113_1_ENA(x)      VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_VOE_CTRL_RX_DMAC_CHK_SEL(x)   VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_VOP_VOE_CTRL_RX_DMAC_CHK_SEL      VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_VOP_VOE_CTRL_RX_DMAC_CHK_SEL(x)   VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_VOP_VOE_CTRL_VERIFY_VERSION_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_VOE_CTRL_VERIFY_VERSION_ENA    VTSS_BIT(3U)
#define VTSS_X_VOP_VOE_CTRL_VERIFY_VERSION_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_VOE_CTRL_EXTERN_DM_TSTAMP(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_VOE_CTRL_EXTERN_DM_TSTAMP     VTSS_BIT(2U)
#define VTSS_X_VOP_VOE_CTRL_EXTERN_DM_TSTAMP(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_VOE_CTRL_BLOCK_MEL_HIGH_RX(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_VOE_CTRL_BLOCK_MEL_HIGH_RX    VTSS_BIT(1U)
#define VTSS_X_VOP_VOE_CTRL_BLOCK_MEL_HIGH_RX(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_VOE_CTRL_SAT_TEST_VOE(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_VOE_CTRL_SAT_TEST_VOE         VTSS_BIT(0U)
#define VTSS_X_VOP_VOE_CTRL_SAT_TEST_VOE(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_VOE_MEPID_CFG  t_sz:1 ga:0, gw:64, ra:2, gc:62, rc:1  */
#define VTSS_VOP_VOE_MEPID_CFG(gi) __REG(VTSS_TO_VOP,0U,gi,64U,0U,2U,62U,1U)

#define VTSS_F_VOP_VOE_MEPID_CFG_VOE_MEPID(x)    VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_VOE_MEPID_CFG_VOE_MEPID       VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_VOE_MEPID_CFG_VOE_MEPID(x)    VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_PEER_MEPID_CFG  t_sz:1 ga:0, gw:64, ra:3, gc:62, rc:1  */
#define VTSS_VOP_PEER_MEPID_CFG(gi) __REG(VTSS_TO_VOP,0U,gi,64U,0U,3U,62U,1U)

#define VTSS_F_VOP_PEER_MEPID_CFG_PEER_MEPID(x)  VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_PEER_MEPID_CFG_PEER_MEPID     VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_PEER_MEPID_CFG_PEER_MEPID(x)  VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_SAM_COSID_SEQ_CFG  t_sz:1 ga:0, gw:64, ra:4, gc:62, rc:1  */
#define VTSS_VOP_SAM_COSID_SEQ_CFG(gi) __REG(VTSS_TO_VOP,0U,gi,64U,0U,4U,62U,1U)

#define VTSS_F_VOP_SAM_COSID_SEQ_CFG_PER_COSID_LBM(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_SAM_COSID_SEQ_CFG_PER_COSID_LBM    VTSS_BIT(6U)
#define VTSS_X_VOP_SAM_COSID_SEQ_CFG_PER_COSID_LBM(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_SAM_COSID_SEQ_CFG_PER_COSID_CCM(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_SAM_COSID_SEQ_CFG_PER_COSID_CCM    VTSS_BIT(5U)
#define VTSS_X_VOP_SAM_COSID_SEQ_CFG_PER_COSID_CCM(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_SAM_COSID_SEQ_CFG_PER_COSID_CNT_SET(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_VOP_SAM_COSID_SEQ_CFG_PER_COSID_CNT_SET    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_VOP_SAM_COSID_SEQ_CFG_PER_COSID_CNT_SET(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* VOP_SAM_NON_OAM_SEQ_CFG  t_sz:1 ga:0, gw:64, ra:5, gc:62, rc:1  */
#define VTSS_VOP_SAM_NON_OAM_SEQ_CFG(gi) __REG(VTSS_TO_VOP,0U,gi,64U,0U,5U,62U,1U)

#define VTSS_F_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_INIT(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_INIT    VTSS_BIT(15U)
#define VTSS_X_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_INIT(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_RESP(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_RESP    VTSS_BIT(14U)
#define VTSS_X_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_RESP(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_OFFSET_SEQ_NO(x) VTSS_ENCODE_BITFIELD(x,7U,7U)
#define VTSS_M_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_OFFSET_SEQ_NO    VTSS_ENCODE_BITMASK(7U,7U)
#define VTSS_X_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_OFFSET_SEQ_NO(x) VTSS_EXTRACT_BITFIELD(x,7U,7U)

#define VTSS_F_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_FORMAT_SEQ_NO(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_FORMAT_SEQ_NO    VTSS_BIT(6U)
#define VTSS_X_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_FORMAT_SEQ_NO(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_UPD_CHKSUM(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_UPD_CHKSUM    VTSS_BIT(5U)
#define VTSS_X_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_UPD_CHKSUM(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_RX_ERR_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_RX_ERR_CNT_ENA    VTSS_BIT(4U)
#define VTSS_X_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_RX_ERR_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_ENA    VTSS_BIT(3U)
#define VTSS_X_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_FORMAT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_FORMAT    VTSS_BIT(2U)
#define VTSS_X_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_FORMAT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_UPD_CHKSUM(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_UPD_CHKSUM    VTSS_BIT(1U)
#define VTSS_X_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_UPD_CHKSUM(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_PORT_REF(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_PORT_REF    VTSS_BIT(0U)
#define VTSS_X_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_PORT_REF(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_OAM_CPU_COPY_CTRL  t_sz:1 ga:0, gw:64, ra:6, gc:62, rc:1  */
#define VTSS_VOP_OAM_CPU_COPY_CTRL(gi) __REG(VTSS_TO_VOP,0U,gi,64U,0U,6U,62U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_UNK_OPCODE_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_UNK_OPCODE_CPU_COPY_ENA    VTSS_BIT(16U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_UNK_OPCODE_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_LTM_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_LTM_CPU_COPY_ENA    VTSS_BIT(15U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_LTM_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_LTR_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_LTR_CPU_COPY_ENA    VTSS_BIT(14U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_LTR_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_LMM_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_LMM_CPU_COPY_ENA    VTSS_BIT(13U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_LMM_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_LMR_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_LMR_CPU_COPY_ENA    VTSS_BIT(12U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_LMR_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_TST_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_TST_CPU_COPY_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_TST_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_LBM_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_LBM_CPU_COPY_ENA    VTSS_BIT(10U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_LBM_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_LBR_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_LBR_CPU_COPY_ENA    VTSS_BIT(9U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_LBR_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_DMM_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_DMM_CPU_COPY_ENA    VTSS_BIT(8U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_DMM_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_DMR_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_DMR_CPU_COPY_ENA    VTSS_BIT(7U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_DMR_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_SDM_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_SDM_CPU_COPY_ENA    VTSS_BIT(6U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_SDM_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_CCM_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_CCM_CPU_COPY_ENA    VTSS_BIT(5U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_CCM_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_CCM_LM_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_CCM_LM_CPU_COPY_ENA    VTSS_BIT(4U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_CCM_LM_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_PDU_ERR_EXTRACT_CCM_ONLY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_PDU_ERR_EXTRACT_CCM_ONLY    VTSS_BIT(3U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_PDU_ERR_EXTRACT_CCM_ONLY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_AIS_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_AIS_CPU_COPY_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_AIS_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_LCK_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_LCK_CPU_COPY_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_LCK_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_CSF_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_CSF_CPU_COPY_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_CSF_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_OAM_CPU_COPY_CTRL_2  t_sz:1 ga:0, gw:64, ra:7, gc:62, rc:1  */
#define VTSS_VOP_OAM_CPU_COPY_CTRL_2(gi) __REG(VTSS_TO_VOP,0U,gi,64U,0U,7U,62U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_2_GENERIC_COPY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_2_GENERIC_COPY_MASK    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_2_GENERIC_COPY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_PDU_VOE_PASS  t_sz:1 ga:0, gw:64, ra:8, gc:62, rc:1  */
#define VTSS_VOP_PDU_VOE_PASS(gi) __REG(VTSS_TO_VOP,0U,gi,64U,0U,8U,62U,1U)

#define VTSS_F_VOP_PDU_VOE_PASS_GENERIC_VOE_PASS_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_PDU_VOE_PASS_GENERIC_VOE_PASS_ENA    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_PDU_VOE_PASS_GENERIC_VOE_PASS_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_OAM_CNT_OAM_CTRL  t_sz:1 ga:0, gw:64, ra:9, gc:62, rc:1  */
#define VTSS_VOP_OAM_CNT_OAM_CTRL(gi) __REG(VTSS_TO_VOP,0U,gi,64U,0U,9U,62U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_GENERIC_OAM_CNT_MASK(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_GENERIC_OAM_CNT_MASK    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_GENERIC_OAM_CNT_MASK(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_UNK_OPCODE_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_UNK_OPCODE_OAM_CNT_ENA    VTSS_BIT(15U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_UNK_OPCODE_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_LTM_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_LTM_OAM_CNT_ENA    VTSS_BIT(14U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_LTM_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_LTR_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_LTR_OAM_CNT_ENA    VTSS_BIT(13U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_LTR_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_LMM_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_LMM_OAM_CNT_ENA    VTSS_BIT(12U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_LMM_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_LMR_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_LMR_OAM_CNT_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_LMR_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_LBM_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_LBM_OAM_CNT_ENA    VTSS_BIT(10U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_LBM_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_TST_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_TST_OAM_CNT_ENA    VTSS_BIT(9U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_TST_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_LBR_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_LBR_OAM_CNT_ENA    VTSS_BIT(8U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_LBR_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_DMM_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_DMM_OAM_CNT_ENA    VTSS_BIT(7U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_DMM_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_DMR_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_DMR_OAM_CNT_ENA    VTSS_BIT(6U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_DMR_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_SDM_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_SDM_OAM_CNT_ENA    VTSS_BIT(5U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_SDM_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_CCM_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_CCM_OAM_CNT_ENA    VTSS_BIT(4U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_CCM_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_CCM_LM_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_CCM_LM_OAM_CNT_ENA    VTSS_BIT(3U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_CCM_LM_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_AIS_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_AIS_OAM_CNT_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_AIS_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_LCK_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_LCK_OAM_CNT_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_LCK_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_CSF_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_CSF_OAM_CNT_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_CSF_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_OAM_CNT_DATA_CTRL  t_sz:1 ga:0, gw:64, ra:10, gc:62, rc:1  */
#define VTSS_VOP_OAM_CNT_DATA_CTRL(gi) __REG(VTSS_TO_VOP,0U,gi,64U,0U,10U,62U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_GENERIC_DATA_CNT_MASK(x) VTSS_ENCODE_BITFIELD(x,15U,16U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_GENERIC_DATA_CNT_MASK    VTSS_ENCODE_BITMASK(15U,16U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_GENERIC_DATA_CNT_MASK(x) VTSS_EXTRACT_BITFIELD(x,15U,16U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_UNK_OPCODE_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_UNK_OPCODE_DATA_CNT_ENA    VTSS_BIT(14U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_UNK_OPCODE_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_LTM_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_LTM_DATA_CNT_ENA    VTSS_BIT(13U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_LTM_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_LTR_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_LTR_DATA_CNT_ENA    VTSS_BIT(12U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_LTR_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_LMM_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_LMM_DATA_CNT_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_LMM_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_LMR_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_LMR_DATA_CNT_ENA    VTSS_BIT(10U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_LMR_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_LBM_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_LBM_DATA_CNT_ENA    VTSS_BIT(9U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_LBM_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_TST_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_TST_DATA_CNT_ENA    VTSS_BIT(8U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_TST_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_LBR_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_LBR_DATA_CNT_ENA    VTSS_BIT(7U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_LBR_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_DMM_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_DMM_DATA_CNT_ENA    VTSS_BIT(6U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_DMM_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_DMR_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_DMR_DATA_CNT_ENA    VTSS_BIT(5U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_DMR_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_SDM_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_SDM_DATA_CNT_ENA    VTSS_BIT(4U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_SDM_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_CCM_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_CCM_DATA_CNT_ENA    VTSS_BIT(3U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_CCM_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_AIS_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_AIS_DATA_CNT_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_AIS_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_LCK_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_LCK_DATA_CNT_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_LCK_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_CSF_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_CSF_DATA_CNT_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_CSF_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_OAM_CNT_DATA_CTRL_2  t_sz:1 ga:0, gw:64, ra:11, gc:62, rc:1  */
#define VTSS_VOP_OAM_CNT_DATA_CTRL_2(gi) __REG(VTSS_TO_VOP,0U,gi,64U,0U,11U,62U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_2_MEL_LOW_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_2_MEL_LOW_DATA_CNT_ENA    VTSS_BIT(3U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_2_MEL_LOW_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_2_CCM_MEL_LOW_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_2_CCM_MEL_LOW_DATA_CNT_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_2_CCM_MEL_LOW_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_2_DMAC_FAIL_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_2_DMAC_FAIL_DATA_CNT_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_2_DMAC_FAIL_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_2_VER_FAIL_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_2_VER_FAIL_DATA_CNT_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_2_VER_FAIL_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MEP_UC_MAC_LSB  t_sz:1 ga:0, gw:64, ra:12, gc:62, rc:1  */
#define VTSS_VOP_MEP_UC_MAC_LSB(gi) __REG(VTSS_TO_VOP,0U,gi,64U,0U,12U,62U,1U)

#define VTSS_F_VOP_MEP_UC_MAC_LSB_MEP_UC_MAC_LSB(x) (x)
#define VTSS_M_VOP_MEP_UC_MAC_LSB_MEP_UC_MAC_LSB    0xffffffffU
#define VTSS_X_VOP_MEP_UC_MAC_LSB_MEP_UC_MAC_LSB(x) (x)


/* VOP_MEP_UC_MAC_MSB  t_sz:1 ga:0, gw:64, ra:13, gc:62, rc:1  */
#define VTSS_VOP_MEP_UC_MAC_MSB(gi) __REG(VTSS_TO_VOP,0U,gi,64U,0U,13U,62U,1U)

#define VTSS_F_VOP_MEP_UC_MAC_MSB_MEP_UC_MAC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_MEP_UC_MAC_MSB_MEP_UC_MAC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_MEP_UC_MAC_MSB_MEP_UC_MAC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_OAM_HW_CTRL  t_sz:1 ga:0, gw:64, ra:14, gc:62, rc:1  */
#define VTSS_VOP_OAM_HW_CTRL(gi)  __REG(VTSS_TO_VOP,0U,gi,64U,0U,14U,62U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_LMM_ENA(x)        VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_LMM_ENA           VTSS_BIT(11U)
#define VTSS_X_VOP_OAM_HW_CTRL_LMM_ENA(x)        VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_LMR_ENA(x)        VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_LMR_ENA           VTSS_BIT(10U)
#define VTSS_X_VOP_OAM_HW_CTRL_LMR_ENA(x)        VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_TST_ENA(x)        VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_TST_ENA           VTSS_BIT(9U)
#define VTSS_X_VOP_OAM_HW_CTRL_TST_ENA(x)        VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_TST_TLV_CRC_VERIFY_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_TST_TLV_CRC_VERIFY_ENA    VTSS_BIT(8U)
#define VTSS_X_VOP_OAM_HW_CTRL_TST_TLV_CRC_VERIFY_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_LBM_ENA(x)        VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_LBM_ENA           VTSS_BIT(7U)
#define VTSS_X_VOP_OAM_HW_CTRL_LBM_ENA(x)        VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_LBR_ENA(x)        VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_LBR_ENA           VTSS_BIT(6U)
#define VTSS_X_VOP_OAM_HW_CTRL_LBR_ENA(x)        VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_LBR_TLV_CRC_VERIFY_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_LBR_TLV_CRC_VERIFY_ENA    VTSS_BIT(5U)
#define VTSS_X_VOP_OAM_HW_CTRL_LBR_TLV_CRC_VERIFY_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_DMM_ENA(x)        VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_DMM_ENA           VTSS_BIT(4U)
#define VTSS_X_VOP_OAM_HW_CTRL_DMM_ENA(x)        VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_DMR_ENA(x)        VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_DMR_ENA           VTSS_BIT(3U)
#define VTSS_X_VOP_OAM_HW_CTRL_DMR_ENA(x)        VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_SDM_ENA(x)        VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_SDM_ENA           VTSS_BIT(2U)
#define VTSS_X_VOP_OAM_HW_CTRL_SDM_ENA(x)        VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_CCM_ENA(x)        VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_CCM_ENA           VTSS_BIT(1U)
#define VTSS_X_VOP_OAM_HW_CTRL_CCM_ENA(x)        VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_CCM_LM_ENA(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_CCM_LM_ENA        VTSS_BIT(0U)
#define VTSS_X_VOP_OAM_HW_CTRL_CCM_LM_ENA(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_LOOPBACK_ENA  t_sz:1 ga:0, gw:64, ra:15, gc:62, rc:1  */
#define VTSS_VOP_LOOPBACK_ENA(gi) __REG(VTSS_TO_VOP,0U,gi,64U,0U,15U,62U,1U)

#define VTSS_F_VOP_LOOPBACK_ENA_LB_LBM_ENA(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_LOOPBACK_ENA_LB_LBM_ENA       VTSS_BIT(2U)
#define VTSS_X_VOP_LOOPBACK_ENA_LB_LBM_ENA(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_LOOPBACK_ENA_LB_LMM_ENA(x)    VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_LOOPBACK_ENA_LB_LMM_ENA       VTSS_BIT(1U)
#define VTSS_X_VOP_LOOPBACK_ENA_LB_LMM_ENA(x)    VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_LOOPBACK_ENA_LB_DMM_ENA(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_LOOPBACK_ENA_LB_DMM_ENA       VTSS_BIT(0U)
#define VTSS_X_VOP_LOOPBACK_ENA_LB_DMM_ENA(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_LOOPBACK_CFG  t_sz:1 ga:0, gw:64, ra:16, gc:62, rc:1  */
#define VTSS_VOP_LOOPBACK_CFG(gi) __REG(VTSS_TO_VOP,0U,gi,64U,0U,16U,62U,1U)

#define VTSS_F_VOP_LOOPBACK_CFG_LB_ES0_ISDX_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_LOOPBACK_CFG_LB_ES0_ISDX_ENA    VTSS_BIT(13U)
#define VTSS_X_VOP_LOOPBACK_CFG_LB_ES0_ISDX_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_LOOPBACK_CFG_LB_ISDX(x)       VTSS_ENCODE_BITFIELD(x,1U,10U)
#define VTSS_M_VOP_LOOPBACK_CFG_LB_ISDX          VTSS_ENCODE_BITMASK(1U,10U)
#define VTSS_X_VOP_LOOPBACK_CFG_LB_ISDX(x)       VTSS_EXTRACT_BITFIELD(x,1U,10U)

#define VTSS_F_VOP_LOOPBACK_CFG_CLEAR_DP_ON_LOOP(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_LOOPBACK_CFG_CLEAR_DP_ON_LOOP    VTSS_BIT(0U)
#define VTSS_X_VOP_LOOPBACK_CFG_CLEAR_DP_ON_LOOP(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_TX_TRANSID_UPDATE  t_sz:1 ga:0, gw:64, ra:17, gc:62, rc:1  */
#define VTSS_VOP_TX_TRANSID_UPDATE(gi) __REG(VTSS_TO_VOP,0U,gi,64U,0U,17U,62U,1U)

#define VTSS_F_VOP_TX_TRANSID_UPDATE_LBM_UPDATE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_TX_TRANSID_UPDATE_LBM_UPDATE_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_TX_TRANSID_UPDATE_LBM_UPDATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_TX_TRANSID_UPDATE_TST_UPDATE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_TX_TRANSID_UPDATE_TST_UPDATE_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_TX_TRANSID_UPDATE_TST_UPDATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CCM_CFG  t_sz:1 ga:0, gw:64, ra:18, gc:62, rc:1  */
#define VTSS_VOP_CCM_CFG(gi)      __REG(VTSS_TO_VOP,0U,gi,64U,0U,18U,62U,1U)

#define VTSS_F_VOP_CCM_CFG_CCM_LM_PERIOD(x)      VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_VOP_CCM_CFG_CCM_LM_PERIOD         VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_VOP_CCM_CFG_CCM_LM_PERIOD(x)      VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_VOP_CCM_CFG_CCM_SEQ_UPD_ENA(x)    VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_CCM_CFG_CCM_SEQ_UPD_ENA       VTSS_BIT(11U)
#define VTSS_X_VOP_CCM_CFG_CCM_SEQ_UPD_ENA(x)    VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_CCM_CFG_CCM_RX_SEQ_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_CCM_CFG_CCM_RX_SEQ_CHK_ENA    VTSS_BIT(10U)
#define VTSS_X_VOP_CCM_CFG_CCM_RX_SEQ_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_CCM_CFG_CCM_PRIO(x)           VTSS_ENCODE_BITFIELD(x,7U,3U)
#define VTSS_M_VOP_CCM_CFG_CCM_PRIO              VTSS_ENCODE_BITMASK(7U,3U)
#define VTSS_X_VOP_CCM_CFG_CCM_PRIO(x)           VTSS_EXTRACT_BITFIELD(x,7U,3U)

#define VTSS_F_VOP_CCM_CFG_CCM_PERIOD(x)         VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_VOP_CCM_CFG_CCM_PERIOD            VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_VOP_CCM_CFG_CCM_PERIOD(x)         VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_VOP_CCM_CFG_CCM_MEGID_CHK_ENA(x)  VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CCM_CFG_CCM_MEGID_CHK_ENA     VTSS_BIT(3U)
#define VTSS_X_VOP_CCM_CFG_CCM_MEGID_CHK_ENA(x)  VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CCM_CFG_CCM_MEPID_CHK_ENA(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_CCM_CFG_CCM_MEPID_CHK_ENA     VTSS_BIT(2U)
#define VTSS_X_VOP_CCM_CFG_CCM_MEPID_CHK_ENA(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_CCM_CFG_CCM_PERIOD_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_CCM_CFG_CCM_PERIOD_CHK_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_CCM_CFG_CCM_PERIOD_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_CCM_CFG_CCM_RX_DMAC_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_CCM_CFG_CCM_RX_DMAC_CHK_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_CCM_CFG_CCM_RX_DMAC_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CCM_MEGID_CFG  t_sz:1 ga:0, gw:64, ra:19, gc:62, rc:12  */
#define VTSS_VOP_CCM_MEGID_CFG(gi,ri) __REG(VTSS_TO_VOP,0U,gi,64U,ri,19U,62U,12U)

#define VTSS_F_VOP_CCM_MEGID_CFG_CCM_MEGID(x)    (x)
#define VTSS_M_VOP_CCM_MEGID_CFG_CCM_MEGID       0xffffffffU
#define VTSS_X_VOP_CCM_MEGID_CFG_CCM_MEGID(x)    (x)


/* VOP_SLM_CONFIG  t_sz:1 ga:0, gw:64, ra:31, gc:62, rc:1  */
#define VTSS_VOP_SLM_CONFIG(gi)   __REG(VTSS_TO_VOP,0U,gi,64U,0U,31U,62U,1U)

#define VTSS_F_VOP_SLM_CONFIG_SLM_PRIO(x)        VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_SLM_CONFIG_SLM_PRIO           VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_SLM_CONFIG_SLM_PRIO(x)        VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_SLM_TEST_ID  t_sz:1 ga:0, gw:64, ra:32, gc:62, rc:1  */
#define VTSS_VOP_SLM_TEST_ID(gi)  __REG(VTSS_TO_VOP,0U,gi,64U,0U,32U,62U,1U)

#define VTSS_F_VOP_SLM_TEST_ID_SLM_TEST_ID(x)    (x)
#define VTSS_M_VOP_SLM_TEST_ID_SLM_TEST_ID       0xffffffffU
#define VTSS_X_VOP_SLM_TEST_ID_SLM_TEST_ID(x)    (x)


/* VOP_SLM_PEER_LIST  t_sz:1 ga:0, gw:64, ra:33, gc:62, rc:8  */
#define VTSS_VOP_SLM_PEER_LIST(gi,ri) __REG(VTSS_TO_VOP,0U,gi,64U,ri,33U,62U,8U)

#define VTSS_F_VOP_SLM_PEER_LIST_SLM_PEER_MEPID(x) VTSS_ENCODE_BITFIELD(x,1U,13U)
#define VTSS_M_VOP_SLM_PEER_LIST_SLM_PEER_MEPID    VTSS_ENCODE_BITMASK(1U,13U)
#define VTSS_X_VOP_SLM_PEER_LIST_SLM_PEER_MEPID(x) VTSS_EXTRACT_BITFIELD(x,1U,13U)

#define VTSS_F_VOP_SLM_PEER_LIST_SLM_PEER_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_SLM_PEER_LIST_SLM_PEER_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_SLM_PEER_LIST_SLM_PEER_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_G_8113_1_CFG  t_sz:1 ga:0, gw:64, ra:41, gc:62, rc:1  */
#define VTSS_VOP_G_8113_1_CFG(gi) __REG(VTSS_TO_VOP,0U,gi,64U,0U,41U,62U,1U)

#define VTSS_F_VOP_G_8113_1_CFG_G_8113_1_INITIATOR_FUNCTION(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_VOP_G_8113_1_CFG_G_8113_1_INITIATOR_FUNCTION    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_VOP_G_8113_1_CFG_G_8113_1_INITIATOR_FUNCTION(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_VOP_G_8113_1_CFG_G_8113_1_LBX_MEXID_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_G_8113_1_CFG_G_8113_1_LBX_MEXID_CHK_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_G_8113_1_CFG_G_8113_1_LBX_MEXID_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_G_8113_1_REMOTE_MIPID  t_sz:1 ga:0, gw:64, ra:42, gc:62, rc:1  */
#define VTSS_VOP_G_8113_1_REMOTE_MIPID(gi) __REG(VTSS_TO_VOP,0U,gi,64U,0U,42U,62U,1U)

#define VTSS_F_VOP_G_8113_1_REMOTE_MIPID_G_8113_1_REMOTE_MIPID(x) (x)
#define VTSS_M_VOP_G_8113_1_REMOTE_MIPID_G_8113_1_REMOTE_MIPID    0xffffffffU
#define VTSS_X_VOP_G_8113_1_REMOTE_MIPID_G_8113_1_REMOTE_MIPID(x) (x)


/* VOP_G_8113_1_REMOTE_MIPID1  t_sz:1 ga:0, gw:64, ra:43, gc:62, rc:1  */
#define VTSS_VOP_G_8113_1_REMOTE_MIPID1(gi) __REG(VTSS_TO_VOP,0U,gi,64U,0U,43U,62U,1U)

#define VTSS_F_VOP_G_8113_1_REMOTE_MIPID1_G_8113_1_REMOTE_MIPID1(x) (x)
#define VTSS_M_VOP_G_8113_1_REMOTE_MIPID1_G_8113_1_REMOTE_MIPID1    0xffffffffU
#define VTSS_X_VOP_G_8113_1_REMOTE_MIPID1_G_8113_1_REMOTE_MIPID1(x) (x)


/* VOP_G_8113_1_REMOTE_MIPID2  t_sz:1 ga:0, gw:64, ra:44, gc:62, rc:1  */
#define VTSS_VOP_G_8113_1_REMOTE_MIPID2(gi) __REG(VTSS_TO_VOP,0U,gi,64U,0U,44U,62U,1U)

#define VTSS_F_VOP_G_8113_1_REMOTE_MIPID2_G_8113_1_REMOTE_MIPID2(x) (x)
#define VTSS_M_VOP_G_8113_1_REMOTE_MIPID2_G_8113_1_REMOTE_MIPID2    0xffffffffU
#define VTSS_X_VOP_G_8113_1_REMOTE_MIPID2_G_8113_1_REMOTE_MIPID2(x) (x)


/* VOP_G_8113_1_REMOTE_MIPID3  t_sz:1 ga:0, gw:64, ra:45, gc:62, rc:1  */
#define VTSS_VOP_G_8113_1_REMOTE_MIPID3(gi) __REG(VTSS_TO_VOP,0U,gi,64U,0U,45U,62U,1U)

#define VTSS_F_VOP_G_8113_1_REMOTE_MIPID3_G_8113_1_REMOTE_MIPID3(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_G_8113_1_REMOTE_MIPID3_G_8113_1_REMOTE_MIPID3    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_G_8113_1_REMOTE_MIPID3_G_8113_1_REMOTE_MIPID3(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_RX_SEL_OAM_CNT  t_sz:1 ga:4096, gw:64, ra:0, gc:62, rc:1  */
#define VTSS_VOP_RX_SEL_OAM_CNT(gi) __REG(VTSS_TO_VOP,4096U,gi,64U,0U,0U,62U,1U)

#define VTSS_F_VOP_RX_SEL_OAM_CNT_RX_SEL_OAM_FRM_CNT(x) (x)
#define VTSS_M_VOP_RX_SEL_OAM_CNT_RX_SEL_OAM_FRM_CNT    0xffffffffU
#define VTSS_X_VOP_RX_SEL_OAM_CNT_RX_SEL_OAM_FRM_CNT(x) (x)


/* VOP_RX_OAM_FRM_CNT  t_sz:1 ga:4096, gw:64, ra:1, gc:62, rc:1  */
#define VTSS_VOP_RX_OAM_FRM_CNT(gi) __REG(VTSS_TO_VOP,4096U,gi,64U,0U,1U,62U,1U)

#define VTSS_F_VOP_RX_OAM_FRM_CNT_RX_OAM_FRM_CNT(x) (x)
#define VTSS_M_VOP_RX_OAM_FRM_CNT_RX_OAM_FRM_CNT    0xffffffffU
#define VTSS_X_VOP_RX_OAM_FRM_CNT_RX_OAM_FRM_CNT(x) (x)


/* VOP_TX_SEL_OAM_CNT  t_sz:1 ga:4096, gw:64, ra:2, gc:62, rc:1  */
#define VTSS_VOP_TX_SEL_OAM_CNT(gi) __REG(VTSS_TO_VOP,4096U,gi,64U,0U,2U,62U,1U)

#define VTSS_F_VOP_TX_SEL_OAM_CNT_TX_SEL_OAM_FRM_CNT(x) (x)
#define VTSS_M_VOP_TX_SEL_OAM_CNT_TX_SEL_OAM_FRM_CNT    0xffffffffU
#define VTSS_X_VOP_TX_SEL_OAM_CNT_TX_SEL_OAM_FRM_CNT(x) (x)


/* VOP_TX_OAM_FRM_CNT  t_sz:1 ga:4096, gw:64, ra:3, gc:62, rc:1  */
#define VTSS_VOP_TX_OAM_FRM_CNT(gi) __REG(VTSS_TO_VOP,4096U,gi,64U,0U,3U,62U,1U)

#define VTSS_F_VOP_TX_OAM_FRM_CNT_TX_OAM_FRM_CNT(x) (x)
#define VTSS_M_VOP_TX_OAM_FRM_CNT_TX_OAM_FRM_CNT    0xffffffffU
#define VTSS_X_VOP_TX_OAM_FRM_CNT_TX_OAM_FRM_CNT(x) (x)


/* VOP_CCM_RX_FRM_CNT  t_sz:1 ga:4096, gw:64, ra:4, gc:62, rc:1  */
#define VTSS_VOP_CCM_RX_FRM_CNT(gi) __REG(VTSS_TO_VOP,4096U,gi,64U,0U,4U,62U,1U)

#define VTSS_F_VOP_CCM_RX_FRM_CNT_CCM_RX_VLD_FC_CNT(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VOP_CCM_RX_FRM_CNT_CCM_RX_VLD_FC_CNT    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VOP_CCM_RX_FRM_CNT_CCM_RX_VLD_FC_CNT(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VOP_CCM_RX_FRM_CNT_CCM_RX_INVLD_FC_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_CCM_RX_FRM_CNT_CCM_RX_INVLD_FC_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_CCM_RX_FRM_CNT_CCM_RX_INVLD_FC_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_CCM_TX_SEQ_CFG  t_sz:1 ga:4096, gw:64, ra:5, gc:62, rc:1  */
#define VTSS_VOP_CCM_TX_SEQ_CFG(gi) __REG(VTSS_TO_VOP,4096U,gi,64U,0U,5U,62U,1U)

#define VTSS_F_VOP_CCM_TX_SEQ_CFG_CCM_TX_SEQ(x)  (x)
#define VTSS_M_VOP_CCM_TX_SEQ_CFG_CCM_TX_SEQ     0xffffffffU
#define VTSS_X_VOP_CCM_TX_SEQ_CFG_CCM_TX_SEQ(x)  (x)


/* VOP_CCM_RX_SEQ_CFG  t_sz:1 ga:4096, gw:64, ra:6, gc:62, rc:1  */
#define VTSS_VOP_CCM_RX_SEQ_CFG(gi) __REG(VTSS_TO_VOP,4096U,gi,64U,0U,6U,62U,1U)

#define VTSS_F_VOP_CCM_RX_SEQ_CFG_CCM_RX_SEQ(x)  (x)
#define VTSS_M_VOP_CCM_RX_SEQ_CFG_CCM_RX_SEQ     0xffffffffU
#define VTSS_X_VOP_CCM_RX_SEQ_CFG_CCM_RX_SEQ(x)  (x)


/* VOP_CCM_RX_WARNING  t_sz:1 ga:4096, gw:64, ra:7, gc:62, rc:1  */
#define VTSS_VOP_CCM_RX_WARNING(gi) __REG(VTSS_TO_VOP,4096U,gi,64U,0U,7U,62U,1U)

#define VTSS_F_VOP_CCM_RX_WARNING_CCM_RX_SEQNO_ERR_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_CCM_RX_WARNING_CCM_RX_SEQNO_ERR_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_CCM_RX_WARNING_CCM_RX_SEQNO_ERR_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_CCM_ERR  t_sz:1 ga:4096, gw:64, ra:8, gc:62, rc:1  */
#define VTSS_VOP_CCM_ERR(gi)      __REG(VTSS_TO_VOP,4096U,gi,64U,0U,8U,62U,1U)

#define VTSS_F_VOP_CCM_ERR_CCM_RX_MEL_ERR_CNT(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VOP_CCM_ERR_CCM_RX_MEL_ERR_CNT    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VOP_CCM_ERR_CCM_RX_MEL_ERR_CNT(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VOP_CCM_ERR_CCM_RX_PERIOD_ERR_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_CCM_ERR_CCM_RX_PERIOD_ERR_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_CCM_ERR_CCM_RX_PERIOD_ERR_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_CCM_RX_ERR_1  t_sz:1 ga:4096, gw:64, ra:9, gc:62, rc:1  */
#define VTSS_VOP_CCM_RX_ERR_1(gi) __REG(VTSS_TO_VOP,4096U,gi,64U,0U,9U,62U,1U)

#define VTSS_F_VOP_CCM_RX_ERR_1_CCM_RX_MEGID_ERR_CNT(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VOP_CCM_RX_ERR_1_CCM_RX_MEGID_ERR_CNT    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VOP_CCM_RX_ERR_1_CCM_RX_MEGID_ERR_CNT(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VOP_CCM_RX_ERR_1_CCM_RX_MEPID_ERR_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_CCM_RX_ERR_1_CCM_RX_MEPID_ERR_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_CCM_RX_ERR_1_CCM_RX_MEPID_ERR_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_LBM_TX_TRANSID_CFG  t_sz:1 ga:4096, gw:64, ra:10, gc:62, rc:1  */
#define VTSS_VOP_LBM_TX_TRANSID_CFG(gi) __REG(VTSS_TO_VOP,4096U,gi,64U,0U,10U,62U,1U)

#define VTSS_F_VOP_LBM_TX_TRANSID_CFG_LBM_TX_TRANSID(x) (x)
#define VTSS_M_VOP_LBM_TX_TRANSID_CFG_LBM_TX_TRANSID    0xffffffffU
#define VTSS_X_VOP_LBM_TX_TRANSID_CFG_LBM_TX_TRANSID(x) (x)


/* VOP_LBR_TX_FRM_CNT  t_sz:1 ga:4096, gw:64, ra:11, gc:62, rc:1  */
#define VTSS_VOP_LBR_TX_FRM_CNT(gi) __REG(VTSS_TO_VOP,4096U,gi,64U,0U,11U,62U,1U)

#define VTSS_F_VOP_LBR_TX_FRM_CNT_LBR_TX_FRM_CNT(x) (x)
#define VTSS_M_VOP_LBR_TX_FRM_CNT_LBR_TX_FRM_CNT    0xffffffffU
#define VTSS_X_VOP_LBR_TX_FRM_CNT_LBR_TX_FRM_CNT(x) (x)


/* VOP_LBR_RX_TRANSID_CFG  t_sz:1 ga:4096, gw:64, ra:12, gc:62, rc:1  */
#define VTSS_VOP_LBR_RX_TRANSID_CFG(gi) __REG(VTSS_TO_VOP,4096U,gi,64U,0U,12U,62U,1U)

#define VTSS_F_VOP_LBR_RX_TRANSID_CFG_LBR_RX_TRANSID(x) (x)
#define VTSS_M_VOP_LBR_RX_TRANSID_CFG_LBR_RX_TRANSID    0xffffffffU
#define VTSS_X_VOP_LBR_RX_TRANSID_CFG_LBR_RX_TRANSID(x) (x)


/* VOP_LBR_RX_FRM_CNT  t_sz:1 ga:4096, gw:64, ra:13, gc:62, rc:1  */
#define VTSS_VOP_LBR_RX_FRM_CNT(gi) __REG(VTSS_TO_VOP,4096U,gi,64U,0U,13U,62U,1U)

#define VTSS_F_VOP_LBR_RX_FRM_CNT_LBR_RX_FRM_CNT(x) (x)
#define VTSS_M_VOP_LBR_RX_FRM_CNT_LBR_RX_FRM_CNT    0xffffffffU
#define VTSS_X_VOP_LBR_RX_FRM_CNT_LBR_RX_FRM_CNT(x) (x)


/* VOP_LBR_RX_TRANSID_ERR_CNT  t_sz:1 ga:4096, gw:64, ra:14, gc:62, rc:1  */
#define VTSS_VOP_LBR_RX_TRANSID_ERR_CNT(gi) __REG(VTSS_TO_VOP,4096U,gi,64U,0U,14U,62U,1U)

#define VTSS_F_VOP_LBR_RX_TRANSID_ERR_CNT_LBR_RX_TRANSID_ERR_CNT(x) (x)
#define VTSS_M_VOP_LBR_RX_TRANSID_ERR_CNT_LBR_RX_TRANSID_ERR_CNT    0xffffffffU
#define VTSS_X_VOP_LBR_RX_TRANSID_ERR_CNT_LBR_RX_TRANSID_ERR_CNT(x) (x)


/* VOP_DM_PDU_CNT  t_sz:1 ga:4096, gw:64, ra:15, gc:62, rc:1  */
#define VTSS_VOP_DM_PDU_CNT(gi)   __REG(VTSS_TO_VOP,4096U,gi,64U,0U,15U,62U,1U)

#define VTSS_F_VOP_DM_PDU_CNT_DMM_TX_PDU_CNT(x)  VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_VOP_DM_PDU_CNT_DMM_TX_PDU_CNT     VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_VOP_DM_PDU_CNT_DMM_TX_PDU_CNT(x)  VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_VOP_DM_PDU_CNT_DMM_RX_PDU_CNT(x)  VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_VOP_DM_PDU_CNT_DMM_RX_PDU_CNT     VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_VOP_DM_PDU_CNT_DMM_RX_PDU_CNT(x)  VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_VOP_DM_PDU_CNT_DMR_TX_PDU_CNT(x)  VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_VOP_DM_PDU_CNT_DMR_TX_PDU_CNT     VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_VOP_DM_PDU_CNT_DMR_TX_PDU_CNT(x)  VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_VOP_DM_PDU_CNT_DMR_RX_PDU_CNT(x)  VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_VOP_DM_PDU_CNT_DMR_RX_PDU_CNT     VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_VOP_DM_PDU_CNT_DMR_RX_PDU_CNT(x)  VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* VOP_LM_PDU_CNT  t_sz:1 ga:4096, gw:64, ra:16, gc:62, rc:1  */
#define VTSS_VOP_LM_PDU_CNT(gi)   __REG(VTSS_TO_VOP,4096U,gi,64U,0U,16U,62U,1U)

#define VTSS_F_VOP_LM_PDU_CNT_LMM_TX_PDU_CNT(x)  VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_VOP_LM_PDU_CNT_LMM_TX_PDU_CNT     VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_VOP_LM_PDU_CNT_LMM_TX_PDU_CNT(x)  VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_VOP_LM_PDU_CNT_LMM_RX_PDU_CNT(x)  VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_VOP_LM_PDU_CNT_LMM_RX_PDU_CNT     VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_VOP_LM_PDU_CNT_LMM_RX_PDU_CNT(x)  VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_VOP_LM_PDU_CNT_LMR_TX_PDU_CNT(x)  VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_VOP_LM_PDU_CNT_LMR_TX_PDU_CNT     VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_VOP_LM_PDU_CNT_LMR_TX_PDU_CNT(x)  VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_VOP_LM_PDU_CNT_LMR_RX_PDU_CNT(x)  VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_VOP_LM_PDU_CNT_LMR_RX_PDU_CNT     VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_VOP_LM_PDU_CNT_LMR_RX_PDU_CNT(x)  VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* VOP_TX_OAM_DISCARD  t_sz:1 ga:4096, gw:64, ra:17, gc:62, rc:1  */
#define VTSS_VOP_TX_OAM_DISCARD(gi) __REG(VTSS_TO_VOP,4096U,gi,64U,0U,17U,62U,1U)

#define VTSS_F_VOP_TX_OAM_DISCARD_TX_FRM_DISCARD_CNT(x) (x)
#define VTSS_M_VOP_TX_OAM_DISCARD_TX_FRM_DISCARD_CNT    0xffffffffU
#define VTSS_X_VOP_TX_OAM_DISCARD_TX_FRM_DISCARD_CNT(x) (x)


/* VOP_RX_OAM_DISCARD  t_sz:1 ga:4096, gw:64, ra:18, gc:62, rc:1  */
#define VTSS_VOP_RX_OAM_DISCARD(gi) __REG(VTSS_TO_VOP,4096U,gi,64U,0U,18U,62U,1U)

#define VTSS_F_VOP_RX_OAM_DISCARD_RX_FRM_DISCARD_CNT(x) (x)
#define VTSS_M_VOP_RX_OAM_DISCARD_RX_FRM_DISCARD_CNT    0xffffffffU
#define VTSS_X_VOP_RX_OAM_DISCARD_RX_FRM_DISCARD_CNT(x) (x)


/* VOP_PDU_EXTRACT  t_sz:1 ga:4096, gw:64, ra:19, gc:62, rc:1  */
#define VTSS_VOP_PDU_EXTRACT(gi)  __REG(VTSS_TO_VOP,4096U,gi,64U,0U,19U,62U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_EXTRACT_HIT_ME_ONCE(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_EXTRACT_HIT_ME_ONCE    VTSS_BIT(23U)
#define VTSS_X_VOP_PDU_EXTRACT_EXTRACT_HIT_ME_ONCE(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_CCM_ZERO_PERIOD_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_CCM_ZERO_PERIOD_RX_ERR_EXTR    VTSS_BIT(22U)
#define VTSS_X_VOP_PDU_EXTRACT_CCM_ZERO_PERIOD_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_RX_MEL_LOW_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_RX_MEL_LOW_ERR_EXTR    VTSS_BIT(21U)
#define VTSS_X_VOP_PDU_EXTRACT_RX_MEL_LOW_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_RX_MEL_HIGH_BLOCK_EXTR(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_RX_MEL_HIGH_BLOCK_EXTR    VTSS_BIT(20U)
#define VTSS_X_VOP_PDU_EXTRACT_RX_MEL_HIGH_BLOCK_EXTR(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_DMAC_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_DMAC_RX_ERR_EXTR    VTSS_BIT(19U)
#define VTSS_X_VOP_PDU_EXTRACT_DMAC_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_PDU_VERSION_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_PDU_VERSION_RX_ERR_EXTR    VTSS_BIT(18U)
#define VTSS_X_VOP_PDU_EXTRACT_PDU_VERSION_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_CCM_MEGID_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_CCM_MEGID_RX_ERR_EXTR    VTSS_BIT(17U)
#define VTSS_X_VOP_PDU_EXTRACT_CCM_MEGID_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_CCM_MEPID_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_CCM_MEPID_RX_ERR_EXTR    VTSS_BIT(16U)
#define VTSS_X_VOP_PDU_EXTRACT_CCM_MEPID_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_CCM_PERIOD_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_CCM_PERIOD_RX_ERR_EXTR    VTSS_BIT(15U)
#define VTSS_X_VOP_PDU_EXTRACT_CCM_PERIOD_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_CCM_PRIO_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_CCM_PRIO_RX_ERR_EXTR    VTSS_BIT(14U)
#define VTSS_X_VOP_PDU_EXTRACT_CCM_PRIO_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_CCM_RX_TLV_NON_ZERO_EXTR(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_CCM_RX_TLV_NON_ZERO_EXTR    VTSS_BIT(13U)
#define VTSS_X_VOP_PDU_EXTRACT_CCM_RX_TLV_NON_ZERO_EXTR(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_CCM_RX_CCM_NXT_EXTR(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_CCM_RX_CCM_NXT_EXTR    VTSS_BIT(12U)
#define VTSS_X_VOP_PDU_EXTRACT_CCM_RX_CCM_NXT_EXTR(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_RX_TEST_FRM_NXT_EXTR(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_RX_TEST_FRM_NXT_EXTR    VTSS_BIT(11U)
#define VTSS_X_VOP_PDU_EXTRACT_RX_TEST_FRM_NXT_EXTR(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_TX_BLOCK_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_TX_BLOCK_ERR_EXTR    VTSS_BIT(10U)
#define VTSS_X_VOP_PDU_EXTRACT_TX_BLOCK_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_SAM_RX_SEQ_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_SAM_RX_SEQ_ERR_EXTR    VTSS_BIT(9U)
#define VTSS_X_VOP_PDU_EXTRACT_SAM_RX_SEQ_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_SL_ERR_EXTR(x)    VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_SL_ERR_EXTR       VTSS_BIT(8U)
#define VTSS_X_VOP_PDU_EXTRACT_SL_ERR_EXTR(x)    VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_AIS_ERR_EXTR(x)   VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_AIS_ERR_EXTR      VTSS_BIT(7U)
#define VTSS_X_VOP_PDU_EXTRACT_AIS_ERR_EXTR(x)   VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_AIS_RX_FRM_NXT_EXTR(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_AIS_RX_FRM_NXT_EXTR    VTSS_BIT(6U)
#define VTSS_X_VOP_PDU_EXTRACT_AIS_RX_FRM_NXT_EXTR(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_LCK_ERR_EXTR(x)   VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_LCK_ERR_EXTR      VTSS_BIT(5U)
#define VTSS_X_VOP_PDU_EXTRACT_LCK_ERR_EXTR(x)   VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_LCK_RX_FRM_NXT_EXTR(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_LCK_RX_FRM_NXT_EXTR    VTSS_BIT(4U)
#define VTSS_X_VOP_PDU_EXTRACT_LCK_RX_FRM_NXT_EXTR(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_CSF_ERR_EXTR(x)   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_CSF_ERR_EXTR      VTSS_BIT(3U)
#define VTSS_X_VOP_PDU_EXTRACT_CSF_ERR_EXTR(x)   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_CSF_RX_FRM_NXT_EXTR(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_CSF_RX_FRM_NXT_EXTR    VTSS_BIT(2U)
#define VTSS_X_VOP_PDU_EXTRACT_CSF_RX_FRM_NXT_EXTR(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_G_8113_1_LBM_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_G_8113_1_LBM_RX_ERR_EXTR    VTSS_BIT(1U)
#define VTSS_X_VOP_PDU_EXTRACT_G_8113_1_LBM_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_G_8113_1_LBR_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_G_8113_1_LBR_RX_ERR_EXTR    VTSS_BIT(0U)
#define VTSS_X_VOP_PDU_EXTRACT_G_8113_1_LBR_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_AUTO_HIT_ME_ONCE  t_sz:1 ga:4096, gw:64, ra:20, gc:62, rc:1  */
#define VTSS_VOP_AUTO_HIT_ME_ONCE(gi) __REG(VTSS_TO_VOP,4096U,gi,64U,0U,20U,62U,1U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_SLOT(x)  VTSS_ENCODE_BITFIELD(x,26U,3U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_SLOT     VTSS_ENCODE_BITMASK(26U,3U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_SLOT(x)  VTSS_EXTRACT_BITFIELD(x,26U,3U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_CCM_RX_CCM_NXT(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_CCM_RX_CCM_NXT    VTSS_BIT(25U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_CCM_RX_CCM_NXT(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_CCM_RX_TLV_NON_ZERO(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_CCM_RX_TLV_NON_ZERO    VTSS_BIT(24U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_CCM_RX_TLV_NON_ZERO(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_CCM_RX_BAD_NXT(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_CCM_RX_BAD_NXT    VTSS_BIT(23U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_CCM_RX_BAD_NXT(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_RX_TEST_FRM_NXT(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_RX_TEST_FRM_NXT    VTSS_BIT(22U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_RX_TEST_FRM_NXT(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_EXTRACT_PEER_RX_SLM(x) VTSS_ENCODE_BITFIELD(x,14U,8U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_EXTRACT_PEER_RX_SLM    VTSS_ENCODE_BITMASK(14U,8U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_EXTRACT_PEER_RX_SLM(x) VTSS_EXTRACT_BITFIELD(x,14U,8U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_EXTRACT_PEER_RX_SLR(x) VTSS_ENCODE_BITFIELD(x,6U,8U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_EXTRACT_PEER_RX_SLR    VTSS_ENCODE_BITMASK(6U,8U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_EXTRACT_PEER_RX_SLR(x) VTSS_EXTRACT_BITFIELD(x,6U,8U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_AIS_RX_BAD_NXT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_AIS_RX_BAD_NXT    VTSS_BIT(5U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_AIS_RX_BAD_NXT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_AIS_RX_FRM_NXT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_AIS_RX_FRM_NXT    VTSS_BIT(4U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_AIS_RX_FRM_NXT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_LCK_RX_BAD_NXT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_LCK_RX_BAD_NXT    VTSS_BIT(3U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_LCK_RX_BAD_NXT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_LCK_RX_FRM_NXT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_LCK_RX_FRM_NXT    VTSS_BIT(2U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_LCK_RX_FRM_NXT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_CSF_RX_BAD_NXT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_CSF_RX_BAD_NXT    VTSS_BIT(1U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_CSF_RX_BAD_NXT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_CSF_RX_FRM_NXT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_CSF_RX_FRM_NXT    VTSS_BIT(0U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_CSF_RX_FRM_NXT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_SYNLM_EXTRACT  t_sz:1 ga:4096, gw:64, ra:21, gc:62, rc:1  */
#define VTSS_VOP_SYNLM_EXTRACT(gi) __REG(VTSS_TO_VOP,4096U,gi,64U,0U,21U,62U,1U)

#define VTSS_F_VOP_SYNLM_EXTRACT_EXTRACT_HMO(x)  VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_VOP_SYNLM_EXTRACT_EXTRACT_HMO     VTSS_BIT(16U)
#define VTSS_X_VOP_SYNLM_EXTRACT_EXTRACT_HMO(x)  VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_VOP_SYNLM_EXTRACT_EXTRACT_PEER_RX_SLM(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_VOP_SYNLM_EXTRACT_EXTRACT_PEER_RX_SLM    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_VOP_SYNLM_EXTRACT_EXTRACT_PEER_RX_SLM(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_VOP_SYNLM_EXTRACT_EXTRACT_PEER_RX_SLR(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_VOP_SYNLM_EXTRACT_EXTRACT_PEER_RX_SLR    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_VOP_SYNLM_EXTRACT_EXTRACT_PEER_RX_SLR(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* VOP_OAM_TX_STICKY  t_sz:1 ga:4096, gw:64, ra:22, gc:62, rc:1  */
#define VTSS_VOP_OAM_TX_STICKY(gi) __REG(VTSS_TO_VOP,4096U,gi,64U,0U,22U,62U,1U)

#define VTSS_F_VOP_OAM_TX_STICKY_TX_BLOCK_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_OAM_TX_STICKY_TX_BLOCK_ERR_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_OAM_TX_STICKY_TX_BLOCK_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_OAM_TX_STICKY_TX_SLM_PRIO_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_OAM_TX_STICKY_TX_SLM_PRIO_ERR_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_OAM_TX_STICKY_TX_SLM_PRIO_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_OAM_RX_STICKY  t_sz:1 ga:4096, gw:64, ra:23, gc:62, rc:1  */
#define VTSS_VOP_OAM_RX_STICKY(gi) __REG(VTSS_TO_VOP,4096U,gi,64U,0U,23U,62U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_UNK_OPCODE_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_UNK_OPCODE_RX_STICKY    VTSS_BIT(26U)
#define VTSS_X_VOP_OAM_RX_STICKY_UNK_OPCODE_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_LTM_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_LTM_RX_STICKY    VTSS_BIT(25U)
#define VTSS_X_VOP_OAM_RX_STICKY_LTM_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_LTR_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_LTR_RX_STICKY    VTSS_BIT(24U)
#define VTSS_X_VOP_OAM_RX_STICKY_LTR_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_LMM_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_LMM_RX_STICKY    VTSS_BIT(23U)
#define VTSS_X_VOP_OAM_RX_STICKY_LMM_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_LMR_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_LMR_RX_STICKY    VTSS_BIT(22U)
#define VTSS_X_VOP_OAM_RX_STICKY_LMR_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_TST_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_TST_RX_STICKY    VTSS_BIT(21U)
#define VTSS_X_VOP_OAM_RX_STICKY_TST_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_LBM_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_LBM_RX_STICKY    VTSS_BIT(20U)
#define VTSS_X_VOP_OAM_RX_STICKY_LBM_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_LBR_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_LBR_RX_STICKY    VTSS_BIT(19U)
#define VTSS_X_VOP_OAM_RX_STICKY_LBR_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_DMM_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_DMM_RX_STICKY    VTSS_BIT(18U)
#define VTSS_X_VOP_OAM_RX_STICKY_DMM_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_DMR_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_DMR_RX_STICKY    VTSS_BIT(17U)
#define VTSS_X_VOP_OAM_RX_STICKY_DMR_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_SDM_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_SDM_RX_STICKY    VTSS_BIT(16U)
#define VTSS_X_VOP_OAM_RX_STICKY_SDM_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_CCM_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_CCM_RX_STICKY    VTSS_BIT(15U)
#define VTSS_X_VOP_OAM_RX_STICKY_CCM_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_CCM_LM_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_CCM_LM_RX_STICKY    VTSS_BIT(14U)
#define VTSS_X_VOP_OAM_RX_STICKY_CCM_LM_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_SLM_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_SLM_RX_STICKY    VTSS_BIT(13U)
#define VTSS_X_VOP_OAM_RX_STICKY_SLM_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_SLR_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_SLR_RX_STICKY    VTSS_BIT(12U)
#define VTSS_X_VOP_OAM_RX_STICKY_SLR_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_SL1_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_SL1_RX_STICKY    VTSS_BIT(11U)
#define VTSS_X_VOP_OAM_RX_STICKY_SL1_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_AIS_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_AIS_RX_STICKY    VTSS_BIT(10U)
#define VTSS_X_VOP_OAM_RX_STICKY_AIS_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_LCK_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_LCK_RX_STICKY    VTSS_BIT(9U)
#define VTSS_X_VOP_OAM_RX_STICKY_LCK_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_CSF_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_CSF_RX_STICKY    VTSS_BIT(8U)
#define VTSS_X_VOP_OAM_RX_STICKY_CSF_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_NON_OAM_SEQ_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_NON_OAM_SEQ_RX_STICKY    VTSS_BIT(7U)
#define VTSS_X_VOP_OAM_RX_STICKY_NON_OAM_SEQ_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_LBR_TRANSID_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_LBR_TRANSID_ERR_STICKY    VTSS_BIT(6U)
#define VTSS_X_VOP_OAM_RX_STICKY_LBR_TRANSID_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_DMAC_RX_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_DMAC_RX_ERR_STICKY    VTSS_BIT(5U)
#define VTSS_X_VOP_OAM_RX_STICKY_DMAC_RX_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_PDU_VERSION_RX_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_PDU_VERSION_RX_ERR_STICKY    VTSS_BIT(4U)
#define VTSS_X_VOP_OAM_RX_STICKY_PDU_VERSION_RX_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_CCM_RX_TLV_NON_ZERO_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_CCM_RX_TLV_NON_ZERO_STICKY    VTSS_BIT(3U)
#define VTSS_X_VOP_OAM_RX_STICKY_CCM_RX_TLV_NON_ZERO_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_CCM_RX_SEQ_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_CCM_RX_SEQ_ERR_STICKY    VTSS_BIT(2U)
#define VTSS_X_VOP_OAM_RX_STICKY_CCM_RX_SEQ_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_RX_MEL_LOW_BLOCK_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_RX_MEL_LOW_BLOCK_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_OAM_RX_STICKY_RX_MEL_LOW_BLOCK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_RX_MEL_HIGH_BLOCK_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_RX_MEL_HIGH_BLOCK_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_OAM_RX_STICKY_RX_MEL_HIGH_BLOCK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_OAM_RX_STICKY2  t_sz:1 ga:4096, gw:64, ra:24, gc:62, rc:1  */
#define VTSS_VOP_OAM_RX_STICKY2(gi) __REG(VTSS_TO_VOP,4096U,gi,64U,0U,24U,62U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY2_GENERIC_RX_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,8U,16U)
#define VTSS_M_VOP_OAM_RX_STICKY2_GENERIC_RX_STICKY_MASK    VTSS_ENCODE_BITMASK(8U,16U)
#define VTSS_X_VOP_OAM_RX_STICKY2_GENERIC_RX_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,8U,16U)

#define VTSS_F_VOP_OAM_RX_STICKY2_RX_SLM_TESTID_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY2_RX_SLM_TESTID_ERR_STICKY    VTSS_BIT(7U)
#define VTSS_X_VOP_OAM_RX_STICKY2_RX_SLM_TESTID_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY2_RX_SLM_PRIO_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY2_RX_SLM_PRIO_ERR_STICKY    VTSS_BIT(6U)
#define VTSS_X_VOP_OAM_RX_STICKY2_RX_SLM_PRIO_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY2_RX_SLM_MEPID_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY2_RX_SLM_MEPID_ERR_STICKY    VTSS_BIT(5U)
#define VTSS_X_VOP_OAM_RX_STICKY2_RX_SLM_MEPID_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY2_RX_INI_ILLEGAL_MEPID_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY2_RX_INI_ILLEGAL_MEPID_STICKY    VTSS_BIT(4U)
#define VTSS_X_VOP_OAM_RX_STICKY2_RX_INI_ILLEGAL_MEPID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY2_G_8113_1_LBX_RX_MISSING_TLV_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY2_G_8113_1_LBX_RX_MISSING_TLV_STICKY    VTSS_BIT(3U)
#define VTSS_X_VOP_OAM_RX_STICKY2_G_8113_1_LBX_RX_MISSING_TLV_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY2_G_8113_1_LBX_RX_ILLEGAL_SUBTYPE_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY2_G_8113_1_LBX_RX_ILLEGAL_SUBTYPE_STICKY    VTSS_BIT(2U)
#define VTSS_X_VOP_OAM_RX_STICKY2_G_8113_1_LBX_RX_ILLEGAL_SUBTYPE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY2_G_8113_1_LBX_RX_ILLEGAL_MEXID_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY2_G_8113_1_LBX_RX_ILLEGAL_MEXID_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_OAM_RX_STICKY2_G_8113_1_LBX_RX_ILLEGAL_MEXID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY2_G_8113_1_LBR_RX_ILL_LBK_IND_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY2_G_8113_1_LBR_RX_ILL_LBK_IND_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_OAM_RX_STICKY2_G_8113_1_LBR_RX_ILL_LBK_IND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CCM_STAT  t_sz:1 ga:4096, gw:64, ra:25, gc:62, rc:1  */
#define VTSS_VOP_CCM_STAT(gi)     __REG(VTSS_TO_VOP,4096U,gi,64U,0U,25U,62U,1U)

#define VTSS_F_VOP_CCM_STAT_CCM_LM_INSERT_NXT(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_VOP_CCM_STAT_CCM_LM_INSERT_NXT    VTSS_BIT(22U)
#define VTSS_X_VOP_CCM_STAT_CCM_LM_INSERT_NXT(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_VOP_CCM_STAT_CCM_TX_RDI(x)        VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_VOP_CCM_STAT_CCM_TX_RDI           VTSS_BIT(21U)
#define VTSS_X_VOP_CCM_STAT_CCM_TX_RDI(x)        VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_VOP_CCM_STAT_CCM_MISS_CNT(x)      VTSS_ENCODE_BITFIELD(x,18U,3U)
#define VTSS_M_VOP_CCM_STAT_CCM_MISS_CNT         VTSS_ENCODE_BITMASK(18U,3U)
#define VTSS_X_VOP_CCM_STAT_CCM_MISS_CNT(x)      VTSS_EXTRACT_BITFIELD(x,18U,3U)

#define VTSS_F_VOP_CCM_STAT_CCM_RX_MEL_LOW_MISS_CNT(x) VTSS_ENCODE_BITFIELD(x,15U,3U)
#define VTSS_M_VOP_CCM_STAT_CCM_RX_MEL_LOW_MISS_CNT    VTSS_ENCODE_BITMASK(15U,3U)
#define VTSS_X_VOP_CCM_STAT_CCM_RX_MEL_LOW_MISS_CNT(x) VTSS_EXTRACT_BITFIELD(x,15U,3U)

#define VTSS_F_VOP_CCM_STAT_CCM_UNEXP_MEGID_MISS_CNT(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_VOP_CCM_STAT_CCM_UNEXP_MEGID_MISS_CNT    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_VOP_CCM_STAT_CCM_UNEXP_MEGID_MISS_CNT(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_VOP_CCM_STAT_CCM_UNEXP_MEPID_MISS_CNT(x) VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_VOP_CCM_STAT_CCM_UNEXP_MEPID_MISS_CNT    VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_VOP_CCM_STAT_CCM_UNEXP_MEPID_MISS_CNT(x) VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_VOP_CCM_STAT_CCM_UNEXP_PERIOD_MISS_CNT(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_VOP_CCM_STAT_CCM_UNEXP_PERIOD_MISS_CNT    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_VOP_CCM_STAT_CCM_UNEXP_PERIOD_MISS_CNT(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_VOP_CCM_STAT_CCM_UNEXP_PRIO_MISS_CNT(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CCM_STAT_CCM_UNEXP_PRIO_MISS_CNT    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CCM_STAT_CCM_UNEXP_PRIO_MISS_CNT(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CCM_STAT_CCM_RX_SRC_PORT_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CCM_STAT_CCM_RX_SRC_PORT_CNT    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CCM_STAT_CCM_RX_SRC_PORT_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CCM_STAT_2  t_sz:1 ga:4096, gw:64, ra:26, gc:62, rc:1  */
#define VTSS_VOP_CCM_STAT_2(gi)   __REG(VTSS_TO_VOP,4096U,gi,64U,0U,26U,62U,1U)

#define VTSS_F_VOP_CCM_STAT_2_CCM_RX_MEL_LOW_PERIOD(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_VOP_CCM_STAT_2_CCM_RX_MEL_LOW_PERIOD    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_VOP_CCM_STAT_2_CCM_RX_MEL_LOW_PERIOD(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_VOP_CCM_STAT_2_CCM_UNEXP_MEGID_PERIOD(x) VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_VOP_CCM_STAT_2_CCM_UNEXP_MEGID_PERIOD    VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_VOP_CCM_STAT_2_CCM_UNEXP_MEGID_PERIOD(x) VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_VOP_CCM_STAT_2_CCM_UNEXP_MEPID_PERIOD(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_VOP_CCM_STAT_2_CCM_UNEXP_MEPID_PERIOD    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_VOP_CCM_STAT_2_CCM_UNEXP_MEPID_PERIOD(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_VOP_CCM_STAT_2_CCM_UNEXP_PERIOD_PERIOD(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CCM_STAT_2_CCM_UNEXP_PERIOD_PERIOD    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CCM_STAT_2_CCM_UNEXP_PERIOD_PERIOD(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CCM_STAT_2_CCM_UNEXP_PRIO_PERIOD(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CCM_STAT_2_CCM_UNEXP_PRIO_PERIOD    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CCM_STAT_2_CCM_UNEXP_PRIO_PERIOD(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CCM_RX_LAST  t_sz:1 ga:4096, gw:64, ra:27, gc:62, rc:1  */
#define VTSS_VOP_CCM_RX_LAST(gi)  __REG(VTSS_TO_VOP,4096U,gi,64U,0U,27U,62U,1U)

#define VTSS_F_VOP_CCM_RX_LAST_CCM_ZERO_PERIOD_ERR(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_CCM_RX_LAST_CCM_ZERO_PERIOD_ERR    VTSS_BIT(5U)
#define VTSS_X_VOP_CCM_RX_LAST_CCM_ZERO_PERIOD_ERR(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_CCM_RX_LAST_CCM_RX_MEL_LOW_DEFECT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_CCM_RX_LAST_CCM_RX_MEL_LOW_DEFECT    VTSS_BIT(0U)
#define VTSS_X_VOP_CCM_RX_LAST_CCM_RX_MEL_LOW_DEFECT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_VOP_CCM_RX_LAST_CCM_UNEXP_MEGID_DEFECT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_CCM_RX_LAST_CCM_UNEXP_MEGID_DEFECT    VTSS_BIT(1U)
#define VTSS_X_VOP_CCM_RX_LAST_CCM_UNEXP_MEGID_DEFECT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_CCM_RX_LAST_CCM_UNEXP_MEPID_DEFECT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_CCM_RX_LAST_CCM_UNEXP_MEPID_DEFECT    VTSS_BIT(2U)
#define VTSS_X_VOP_CCM_RX_LAST_CCM_UNEXP_MEPID_DEFECT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_CCM_RX_LAST_CCM_UNEXP_PERIOD_DEFECT(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_CCM_RX_LAST_CCM_UNEXP_PERIOD_DEFECT    VTSS_BIT(7U)
#define VTSS_X_VOP_CCM_RX_LAST_CCM_UNEXP_PERIOD_DEFECT(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_CCM_RX_LAST_CCM_UNEXP_PRIO_DEFECT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_CCM_RX_LAST_CCM_UNEXP_PRIO_DEFECT    VTSS_BIT(6U)
#define VTSS_X_VOP_CCM_RX_LAST_CCM_UNEXP_PRIO_DEFECT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_CCM_RX_LAST_CCM_LOC_DEFECT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CCM_RX_LAST_CCM_LOC_DEFECT    VTSS_BIT(3U)
#define VTSS_X_VOP_CCM_RX_LAST_CCM_LOC_DEFECT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CCM_RX_LAST_CCM_RX_RDI(x)     VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_CCM_RX_LAST_CCM_RX_RDI        VTSS_BIT(4U)
#define VTSS_X_VOP_CCM_RX_LAST_CCM_RX_RDI(x)     VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_CCM_RX_LAST_CCM_RX_SRC_PORT(x) VTSS_ENCODE_BITFIELD(x,13U,5U)
#define VTSS_M_VOP_CCM_RX_LAST_CCM_RX_SRC_PORT    VTSS_ENCODE_BITMASK(13U,5U)
#define VTSS_X_VOP_CCM_RX_LAST_CCM_RX_SRC_PORT(x) VTSS_EXTRACT_BITFIELD(x,13U,5U)

#define VTSS_F_VOP_CCM_RX_LAST_TLV_PORT_STATUS(x) VTSS_ENCODE_BITFIELD(x,11U,2U)
#define VTSS_M_VOP_CCM_RX_LAST_TLV_PORT_STATUS    VTSS_ENCODE_BITMASK(11U,2U)
#define VTSS_X_VOP_CCM_RX_LAST_TLV_PORT_STATUS(x) VTSS_EXTRACT_BITFIELD(x,11U,2U)

#define VTSS_F_VOP_CCM_RX_LAST_TLV_INTERFACE_STATUS(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_VOP_CCM_RX_LAST_TLV_INTERFACE_STATUS    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_VOP_CCM_RX_LAST_TLV_INTERFACE_STATUS(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

/* VOP_AIS_STAT  t_sz:1 ga:4096, gw:64, ra:28, gc:62, rc:1  */
#define VTSS_VOP_AIS_STAT(gi)     __REG(VTSS_TO_VOP,4096U,gi,64U,0U,28U,62U,1U)

#define VTSS_F_VOP_AIS_STAT_AIS_MISS_CNT(x)      VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_AIS_STAT_AIS_MISS_CNT         VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_AIS_STAT_AIS_MISS_CNT(x)      VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_AIS_STAT_AIS_PERIOD(x)        VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_AIS_STAT_AIS_PERIOD           VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_AIS_STAT_AIS_PERIOD(x)        VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_AIS_RX_LAST  t_sz:1 ga:4096, gw:64, ra:29, gc:62, rc:1  */
#define VTSS_VOP_AIS_RX_LAST(gi)  __REG(VTSS_TO_VOP,4096U,gi,64U,0U,29U,62U,1U)

#define VTSS_F_VOP_AIS_RX_LAST_AIS_ZERO_PERIOD_ERR(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_AIS_RX_LAST_AIS_ZERO_PERIOD_ERR    VTSS_BIT(1U)
#define VTSS_X_VOP_AIS_RX_LAST_AIS_ZERO_PERIOD_ERR(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_AIS_RX_LAST_AIS_DEFECT(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_AIS_RX_LAST_AIS_DEFECT        VTSS_BIT(0U)
#define VTSS_X_VOP_AIS_RX_LAST_AIS_DEFECT(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_LCK_STAT  t_sz:1 ga:4096, gw:64, ra:30, gc:62, rc:1  */
#define VTSS_VOP_LCK_STAT(gi)     __REG(VTSS_TO_VOP,4096U,gi,64U,0U,30U,62U,1U)

#define VTSS_F_VOP_LCK_STAT_LCK_MISS_CNT(x)      VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_LCK_STAT_LCK_MISS_CNT         VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_LCK_STAT_LCK_MISS_CNT(x)      VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_LCK_STAT_LCK_PERIOD(x)        VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_LCK_STAT_LCK_PERIOD           VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_LCK_STAT_LCK_PERIOD(x)        VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_LCK_RX_LAST  t_sz:1 ga:4096, gw:64, ra:31, gc:62, rc:1  */
#define VTSS_VOP_LCK_RX_LAST(gi)  __REG(VTSS_TO_VOP,4096U,gi,64U,0U,31U,62U,1U)

#define VTSS_F_VOP_LCK_RX_LAST_LCK_ZERO_PERIOD_ERR(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_LCK_RX_LAST_LCK_ZERO_PERIOD_ERR    VTSS_BIT(1U)
#define VTSS_X_VOP_LCK_RX_LAST_LCK_ZERO_PERIOD_ERR(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_LCK_RX_LAST_LCK_DEFECT(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_LCK_RX_LAST_LCK_DEFECT        VTSS_BIT(0U)
#define VTSS_X_VOP_LCK_RX_LAST_LCK_DEFECT(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CSF_STAT  t_sz:1 ga:4096, gw:64, ra:32, gc:62, rc:1  */
#define VTSS_VOP_CSF_STAT(gi)     __REG(VTSS_TO_VOP,4096U,gi,64U,0U,32U,62U,1U)

#define VTSS_F_VOP_CSF_STAT_CSF_MISS_CNT(x)      VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CSF_STAT_CSF_MISS_CNT         VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CSF_STAT_CSF_MISS_CNT(x)      VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CSF_STAT_CSF_PERIOD(x)        VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CSF_STAT_CSF_PERIOD           VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CSF_STAT_CSF_PERIOD(x)        VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CSF_RX_LAST  t_sz:1 ga:4096, gw:64, ra:33, gc:62, rc:1  */
#define VTSS_VOP_CSF_RX_LAST(gi)  __REG(VTSS_TO_VOP,4096U,gi,64U,0U,33U,62U,1U)

#define VTSS_F_VOP_CSF_RX_LAST_CSF_ZERO_PERIOD_ERR(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_CSF_RX_LAST_CSF_ZERO_PERIOD_ERR    VTSS_BIT(5U)
#define VTSS_X_VOP_CSF_RX_LAST_CSF_ZERO_PERIOD_ERR(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_CSF_RX_LAST_CSF_DEFECT(x)     VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_CSF_RX_LAST_CSF_DEFECT        VTSS_BIT(4U)
#define VTSS_X_VOP_CSF_RX_LAST_CSF_DEFECT(x)     VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_CSF_RX_LAST_CSF_INVLD_CSF_TYPE_ERR(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CSF_RX_LAST_CSF_INVLD_CSF_TYPE_ERR    VTSS_BIT(3U)
#define VTSS_X_VOP_CSF_RX_LAST_CSF_INVLD_CSF_TYPE_ERR(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CSF_RX_LAST_CSF_RX_CSF_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CSF_RX_LAST_CSF_RX_CSF_TYPE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CSF_RX_LAST_CSF_RX_CSF_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_INTR_STICKY  t_sz:1 ga:4096, gw:64, ra:34, gc:62, rc:1  */
#define VTSS_VOP_INTR_STICKY(gi)  __REG(VTSS_TO_VOP,4096U,gi,64U,0U,34U,62U,1U)

#define VTSS_F_VOP_INTR_STICKY_CCM_ZERO_PERIOD_RX_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_INTR_STICKY_CCM_ZERO_PERIOD_RX_ERR_STICKY    VTSS_BIT(7U)
#define VTSS_X_VOP_INTR_STICKY_CCM_ZERO_PERIOD_RX_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_INTR_STICKY_CCM_RX_MEL_LOW_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_INTR_STICKY_CCM_RX_MEL_LOW_STICKY    VTSS_BIT(6U)
#define VTSS_X_VOP_INTR_STICKY_CCM_RX_MEL_LOW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_INTR_STICKY_CCM_UNEXP_MEGID_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_INTR_STICKY_CCM_UNEXP_MEGID_STICKY    VTSS_BIT(5U)
#define VTSS_X_VOP_INTR_STICKY_CCM_UNEXP_MEGID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_INTR_STICKY_CCM_UNEXP_MEPID_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_INTR_STICKY_CCM_UNEXP_MEPID_STICKY    VTSS_BIT(4U)
#define VTSS_X_VOP_INTR_STICKY_CCM_UNEXP_MEPID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_INTR_STICKY_CCM_UNEXP_PERIOD_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_INTR_STICKY_CCM_UNEXP_PERIOD_STICKY    VTSS_BIT(3U)
#define VTSS_X_VOP_INTR_STICKY_CCM_UNEXP_PERIOD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_INTR_STICKY_CCM_UNEXP_PRIO_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_INTR_STICKY_CCM_UNEXP_PRIO_STICKY    VTSS_BIT(2U)
#define VTSS_X_VOP_INTR_STICKY_CCM_UNEXP_PRIO_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_INTR_STICKY_CCM_LOC_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_INTR_STICKY_CCM_LOC_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_INTR_STICKY_CCM_LOC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_INTR_STICKY_CCM_RX_RDI_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_INTR_STICKY_CCM_RX_RDI_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_INTR_STICKY_CCM_RX_RDI_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_VOP_INTR_STICKY_CCM_RX_SRC_PORT_DETECT_STICKY(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_VOP_INTR_STICKY_CCM_RX_SRC_PORT_DETECT_STICKY    VTSS_BIT(18U)
#define VTSS_X_VOP_INTR_STICKY_CCM_RX_SRC_PORT_DETECT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_VOP_INTR_STICKY_TLV_PORT_STATUS_STICKY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_VOP_INTR_STICKY_TLV_PORT_STATUS_STICKY    VTSS_BIT(17U)
#define VTSS_X_VOP_INTR_STICKY_TLV_PORT_STATUS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_VOP_INTR_STICKY_TLV_INTERFACE_STATUS_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_VOP_INTR_STICKY_TLV_INTERFACE_STATUS_STICKY    VTSS_BIT(16U)
#define VTSS_X_VOP_INTR_STICKY_TLV_INTERFACE_STATUS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_VOP_INTR_STICKY_AIS_ZERO_PERIOD_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_INTR_STICKY_AIS_ZERO_PERIOD_STICKY    VTSS_BIT(15U)
#define VTSS_X_VOP_INTR_STICKY_AIS_ZERO_PERIOD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_INTR_STICKY_AIS_STICKY(x)     VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_INTR_STICKY_AIS_STICKY        VTSS_BIT(14U)
#define VTSS_X_VOP_INTR_STICKY_AIS_STICKY(x)     VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_INTR_STICKY_LCK_ZERO_PERIOD_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_INTR_STICKY_LCK_ZERO_PERIOD_STICKY    VTSS_BIT(13U)
#define VTSS_X_VOP_INTR_STICKY_LCK_ZERO_PERIOD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_INTR_STICKY_LCK_STICKY(x)     VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_INTR_STICKY_LCK_STICKY        VTSS_BIT(12U)
#define VTSS_X_VOP_INTR_STICKY_LCK_STICKY(x)     VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_INTR_STICKY_CSF_ZERO_PERIOD_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_INTR_STICKY_CSF_ZERO_PERIOD_STICKY    VTSS_BIT(11U)
#define VTSS_X_VOP_INTR_STICKY_CSF_ZERO_PERIOD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_INTR_STICKY_CSF_STICKY(x)     VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_INTR_STICKY_CSF_STICKY        VTSS_BIT(10U)
#define VTSS_X_VOP_INTR_STICKY_CSF_STICKY(x)     VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_INTR_STICKY_CSF_RX_CSF_TYPE_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_INTR_STICKY_CSF_RX_CSF_TYPE_STICKY    VTSS_BIT(9U)
#define VTSS_X_VOP_INTR_STICKY_CSF_RX_CSF_TYPE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_INTR_STICKY_CSF_INVLD_CSF_TYPE_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_INTR_STICKY_CSF_INVLD_CSF_TYPE_STICKY    VTSS_BIT(8U)
#define VTSS_X_VOP_INTR_STICKY_CSF_INVLD_CSF_TYPE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

/* VOP_INTR_ENA  t_sz:1 ga:4096, gw:64, ra:35, gc:62, rc:1  */
#define VTSS_VOP_INTR_ENA(gi)     __REG(VTSS_TO_VOP,4096U,gi,64U,0U,35U,62U,1U)

#define VTSS_F_VOP_INTR_ENA_CCM_ZERO_PERIOD_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_INTR_ENA_CCM_ZERO_PERIOD_INTR_ENA    VTSS_BIT(5U)
#define VTSS_X_VOP_INTR_ENA_CCM_ZERO_PERIOD_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_INTR_ENA_CCM_RX_MEL_LOW_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_INTR_ENA_CCM_RX_MEL_LOW_INTR_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_INTR_ENA_CCM_RX_MEL_LOW_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

#define VTSS_F_VOP_INTR_ENA_CCM_UNEXP_MEGID_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_INTR_ENA_CCM_UNEXP_MEGID_INTR_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_INTR_ENA_CCM_UNEXP_MEGID_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_INTR_ENA_CCM_UNEXP_MEPID_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_INTR_ENA_CCM_UNEXP_MEPID_INTR_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_INTR_ENA_CCM_UNEXP_MEPID_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_INTR_ENA_CCM_UNEXP_PERIOD_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_INTR_ENA_CCM_UNEXP_PERIOD_INTR_ENA    VTSS_BIT(7U)
#define VTSS_X_VOP_INTR_ENA_CCM_UNEXP_PERIOD_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_INTR_ENA_CCM_UNEXP_PRIO_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_INTR_ENA_CCM_UNEXP_PRIO_INTR_ENA    VTSS_BIT(6U)
#define VTSS_X_VOP_INTR_ENA_CCM_UNEXP_PRIO_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_INTR_ENA_CCM_LOC_INTR_ENA(x)  VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_INTR_ENA_CCM_LOC_INTR_ENA     VTSS_BIT(3U)
#define VTSS_X_VOP_INTR_ENA_CCM_LOC_INTR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_INTR_ENA_CCM_RX_RDI_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_INTR_ENA_CCM_RX_RDI_INTR_ENA    VTSS_BIT(4U)
#define VTSS_X_VOP_INTR_ENA_CCM_RX_RDI_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_INTR_ENA_CCM_RX_SRC_PORT_DETECT_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_VOP_INTR_ENA_CCM_RX_SRC_PORT_DETECT_INTR_ENA    VTSS_BIT(18U)
#define VTSS_X_VOP_INTR_ENA_CCM_RX_SRC_PORT_DETECT_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_VOP_INTR_ENA_TLV_PORT_STATUS_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_VOP_INTR_ENA_TLV_PORT_STATUS_INTR_ENA    VTSS_BIT(17U)
#define VTSS_X_VOP_INTR_ENA_TLV_PORT_STATUS_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_VOP_INTR_ENA_TLV_INTERFACE_STATUS_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_VOP_INTR_ENA_TLV_INTERFACE_STATUS_INTR_ENA    VTSS_BIT(16U)
#define VTSS_X_VOP_INTR_ENA_TLV_INTERFACE_STATUS_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_VOP_INTR_ENA_AIS_ZERO_PERIOD_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_INTR_ENA_AIS_ZERO_PERIOD_INTR_ENA    VTSS_BIT(15U)
#define VTSS_X_VOP_INTR_ENA_AIS_ZERO_PERIOD_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_INTR_ENA_AIS_INTR_ENA(x)      VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_INTR_ENA_AIS_INTR_ENA         VTSS_BIT(14U)
#define VTSS_X_VOP_INTR_ENA_AIS_INTR_ENA(x)      VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_INTR_ENA_LCK_ZERO_PERIOD_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_INTR_ENA_LCK_ZERO_PERIOD_INTR_ENA    VTSS_BIT(13U)
#define VTSS_X_VOP_INTR_ENA_LCK_ZERO_PERIOD_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_INTR_ENA_LCK_INTR_ENA(x)      VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_INTR_ENA_LCK_INTR_ENA         VTSS_BIT(12U)
#define VTSS_X_VOP_INTR_ENA_LCK_INTR_ENA(x)      VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_INTR_ENA_CSF_ZERO_PERIOD_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_INTR_ENA_CSF_ZERO_PERIOD_INTR_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_INTR_ENA_CSF_ZERO_PERIOD_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_INTR_ENA_CSF_INTR_ENA(x)      VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_INTR_ENA_CSF_INTR_ENA         VTSS_BIT(10U)
#define VTSS_X_VOP_INTR_ENA_CSF_INTR_ENA(x)      VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_INTR_ENA_CSF_RX_CSF_TYPE_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_INTR_ENA_CSF_RX_CSF_TYPE_INTR_ENA    VTSS_BIT(9U)
#define VTSS_X_VOP_INTR_ENA_CSF_RX_CSF_TYPE_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_INTR_ENA_CSF_INVLD_CSF_TYPE_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_INTR_ENA_CSF_INVLD_CSF_TYPE_INTR_ENA    VTSS_BIT(8U)
#define VTSS_X_VOP_INTR_ENA_CSF_INVLD_CSF_TYPE_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

/* VOP_SLM_TX_FRM_CNT  t_sz:1 ga:4096, gw:64, ra:36, gc:62, rc:1  */
#define VTSS_VOP_SLM_TX_FRM_CNT(gi) __REG(VTSS_TO_VOP,4096U,gi,64U,0U,36U,62U,1U)

#define VTSS_F_VOP_SLM_TX_FRM_CNT_SLM_TX_FRM_CNT(x) (x)
#define VTSS_M_VOP_SLM_TX_FRM_CNT_SLM_TX_FRM_CNT    0xffffffffU
#define VTSS_X_VOP_SLM_TX_FRM_CNT_SLM_TX_FRM_CNT(x) (x)


/* VOP_BLK_STICKY  t_sz:1 ga:13568, gw:1, ra:0, gc:62, rc:1  */
#define VTSS_VOP_BLK_STICKY(gi)   __REG(VTSS_TO_VOP,13568U,gi,1U,0U,0U,62U,1U)

#define VTSS_F_VOP_BLK_STICKY_TX_CLIENT_BLK_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_BLK_STICKY_TX_CLIENT_BLK_STICKY    VTSS_BIT(3U)
#define VTSS_X_VOP_BLK_STICKY_TX_CLIENT_BLK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_BLK_STICKY_RX_CLIENT_BLK_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_BLK_STICKY_RX_CLIENT_BLK_STICKY    VTSS_BIT(2U)
#define VTSS_X_VOP_BLK_STICKY_RX_CLIENT_BLK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_BLK_STICKY_TX_SERVER_BLK_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_BLK_STICKY_TX_SERVER_BLK_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_BLK_STICKY_TX_SERVER_BLK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_BLK_STICKY_RX_SERVER_BLK_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_BLK_STICKY_RX_SERVER_BLK_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_BLK_STICKY_RX_SERVER_BLK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CCM_TX_FCB_CFG  t_sz:1 ga:3968, gw:2, ra:0, gc:62, rc:1  */
#define VTSS_VOP_CCM_TX_FCB_CFG(gi) __REG(VTSS_TO_VOP,3968U,gi,2U,0U,0U,62U,1U)

#define VTSS_F_VOP_CCM_TX_FCB_CFG_CCM_TX_FCB(x)  (x)
#define VTSS_M_VOP_CCM_TX_FCB_CFG_CCM_TX_FCB     0xffffffffU
#define VTSS_X_VOP_CCM_TX_FCB_CFG_CCM_TX_FCB(x)  (x)


/* VOP_CCM_RX_FCB_CFG  t_sz:1 ga:3968, gw:2, ra:1, gc:62, rc:1  */
#define VTSS_VOP_CCM_RX_FCB_CFG(gi) __REG(VTSS_TO_VOP,3968U,gi,2U,0U,1U,62U,1U)

#define VTSS_F_VOP_CCM_RX_FCB_CFG_CCM_RX_FCB(x)  (x)
#define VTSS_M_VOP_CCM_RX_FCB_CFG_CCM_RX_FCB     0xffffffffU
#define VTSS_X_VOP_CCM_RX_FCB_CFG_CCM_RX_FCB(x)  (x)


/* VOP_CT_OAM_COMMON_ANA  t_sz:1 ga:10240, gw:16, ra:0, gc:125, rc:1  */
#define VTSS_VOP_CT_OAM_COMMON_ANA(gi) __REG(VTSS_TO_VOP,10240U,gi,16U,0U,0U,125U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON_ANA_CT_ENTRY_VALID_ANA(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON_ANA_CT_ENTRY_VALID_ANA    VTSS_BIT(29U)
#define VTSS_X_VOP_CT_OAM_COMMON_ANA_CT_ENTRY_VALID_ANA(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON_ANA_CT_SRC_PORT_ANA(x) VTSS_ENCODE_BITFIELD(x,22U,5U)
#define VTSS_M_VOP_CT_OAM_COMMON_ANA_CT_SRC_PORT_ANA    VTSS_ENCODE_BITMASK(22U,5U)
#define VTSS_X_VOP_CT_OAM_COMMON_ANA_CT_SRC_PORT_ANA(x) VTSS_EXTRACT_BITFIELD(x,22U,5U)

#define VTSS_F_VOP_CT_OAM_COMMON_ANA_CT_OAM_TYPE_ANA(x) VTSS_ENCODE_BITFIELD(x,19U,3U)
#define VTSS_M_VOP_CT_OAM_COMMON_ANA_CT_OAM_TYPE_ANA    VTSS_ENCODE_BITMASK(19U,3U)
#define VTSS_X_VOP_CT_OAM_COMMON_ANA_CT_OAM_TYPE_ANA(x) VTSS_EXTRACT_BITFIELD(x,19U,3U)

#define VTSS_F_VOP_CT_OAM_COMMON_ANA_CT_LOOKUP_TYPE_ANA(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_VOP_CT_OAM_COMMON_ANA_CT_LOOKUP_TYPE_ANA    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_VOP_CT_OAM_COMMON_ANA_CT_LOOKUP_TYPE_ANA(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_VOP_CT_OAM_COMMON_ANA_CT_PDU_HW_ENA_ANA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON_ANA_CT_PDU_HW_ENA_ANA    VTSS_BIT(15U)
#define VTSS_X_VOP_CT_OAM_COMMON_ANA_CT_PDU_HW_ENA_ANA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON_ANA_CT_VALID_PDU_ANA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON_ANA_CT_VALID_PDU_ANA    VTSS_BIT(14U)
#define VTSS_X_VOP_CT_OAM_COMMON_ANA_CT_VALID_PDU_ANA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON_ANA_CT_OAM_GEN_IDX_ANA(x) VTSS_ENCODE_BITFIELD(x,10U,4U)
#define VTSS_M_VOP_CT_OAM_COMMON_ANA_CT_OAM_GEN_IDX_ANA    VTSS_ENCODE_BITMASK(10U,4U)
#define VTSS_X_VOP_CT_OAM_COMMON_ANA_CT_OAM_GEN_IDX_ANA(x) VTSS_EXTRACT_BITFIELD(x,10U,4U)

#define VTSS_F_VOP_CT_OAM_COMMON_ANA_CT_SEL_OAM_ANA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON_ANA_CT_SEL_OAM_ANA    VTSS_BIT(9U)
#define VTSS_X_VOP_CT_OAM_COMMON_ANA_CT_SEL_OAM_ANA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON_ANA_CT_EXTRACT_QU_ANA(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_VOP_CT_OAM_COMMON_ANA_CT_EXTRACT_QU_ANA    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_VOP_CT_OAM_COMMON_ANA_CT_EXTRACT_QU_ANA(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_VOP_CT_OAM_COMMON_ANA_CT_COSID_ANA(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CT_OAM_COMMON_ANA_CT_COSID_ANA    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CT_OAM_COMMON_ANA_CT_COSID_ANA(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CT_OAM_COMMON_ANA_CT_IPRIO_ANA(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CT_OAM_COMMON_ANA_CT_IPRIO_ANA    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CT_OAM_COMMON_ANA_CT_IPRIO_ANA(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CT_OAM_COMMON1_ANA  t_sz:1 ga:10240, gw:16, ra:1, gc:125, rc:1  */
#define VTSS_VOP_CT_OAM_COMMON1_ANA(gi) __REG(VTSS_TO_VOP,10240U,gi,16U,0U,1U,125U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_ANA_CT_BLOCK_PORT_ANA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_ANA_CT_BLOCK_PORT_ANA    VTSS_BIT(5U)
#define VTSS_X_VOP_CT_OAM_COMMON1_ANA_CT_BLOCK_PORT_ANA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_ANA_CT_BLOCK_SRV_ANA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_ANA_CT_BLOCK_SRV_ANA    VTSS_BIT(4U)
#define VTSS_X_VOP_CT_OAM_COMMON1_ANA_CT_BLOCK_SRV_ANA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_ANA_CT_BLOCK_PATH_ANA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_ANA_CT_BLOCK_PATH_ANA    VTSS_BIT(3U)
#define VTSS_X_VOP_CT_OAM_COMMON1_ANA_CT_BLOCK_PATH_ANA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_ANA_CT_PORT_VOE_RX_INJ_ANA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_ANA_CT_PORT_VOE_RX_INJ_ANA    VTSS_BIT(2U)
#define VTSS_X_VOP_CT_OAM_COMMON1_ANA_CT_PORT_VOE_RX_INJ_ANA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_ANA_CT_SRV_VOE_RX_INJ_ANA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_ANA_CT_SRV_VOE_RX_INJ_ANA    VTSS_BIT(1U)
#define VTSS_X_VOP_CT_OAM_COMMON1_ANA_CT_SRV_VOE_RX_INJ_ANA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_ANA_CT_PATH_VOE_RX_INJ_ANA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_ANA_CT_PATH_VOE_RX_INJ_ANA    VTSS_BIT(0U)
#define VTSS_X_VOP_CT_OAM_COMMON1_ANA_CT_PATH_VOE_RX_INJ_ANA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CT_OAM_INFO_ANA  t_sz:1 ga:10240, gw:16, ra:2, gc:125, rc:1  */
#define VTSS_VOP_CT_OAM_INFO_ANA(gi) __REG(VTSS_TO_VOP,10240U,gi,16U,0U,2U,125U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_OAM_PDU_ANA(x) VTSS_ENCODE_BITFIELD(x,27U,5U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_OAM_PDU_ANA    VTSS_ENCODE_BITMASK(27U,5U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_OAM_PDU_ANA(x) VTSS_EXTRACT_BITFIELD(x,27U,5U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_MEL_HIGH_ANA(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_MEL_HIGH_ANA    VTSS_BIT(26U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_MEL_HIGH_ANA(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_CCM_LM_AS_SEL_ANA(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_CCM_LM_AS_SEL_ANA    VTSS_BIT(25U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_CCM_LM_AS_SEL_ANA(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_EXTRACT_CAUSE_ANA(x) VTSS_ENCODE_BITFIELD(x,20U,5U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_EXTRACT_CAUSE_ANA    VTSS_ENCODE_BITMASK(20U,5U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_EXTRACT_CAUSE_ANA(x) VTSS_EXTRACT_BITFIELD(x,20U,5U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_CHK_SEQ_ANA(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_CHK_SEQ_ANA    VTSS_BIT(19U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_CHK_SEQ_ANA(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_UPD_SEQ_ANA(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_UPD_SEQ_ANA    VTSS_BIT(18U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_UPD_SEQ_ANA(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_CCM_PERIOD_ERR_ANA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_CCM_PERIOD_ERR_ANA    VTSS_BIT(17U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_CCM_PERIOD_ERR_ANA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_CCM_PERIOD_ANA(x) VTSS_ENCODE_BITFIELD(x,14U,3U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_CCM_PERIOD_ANA    VTSS_ENCODE_BITMASK(14U,3U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_CCM_PERIOD_ANA(x) VTSS_EXTRACT_BITFIELD(x,14U,3U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_CCM_PRIO_ERR_ANA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_CCM_PRIO_ERR_ANA    VTSS_BIT(13U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_CCM_PRIO_ERR_ANA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_CCM_NONZERO_ENDTLV_ANA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_CCM_NONZERO_ENDTLV_ANA    VTSS_BIT(12U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_CCM_NONZERO_ENDTLV_ANA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_SAM_SEQ_LBM_ANA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_SAM_SEQ_LBM_ANA    VTSS_BIT(11U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_SAM_SEQ_LBM_ANA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_SAM_SEQ_CCM_ANA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_SAM_SEQ_CCM_ANA    VTSS_BIT(10U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_SAM_SEQ_CCM_ANA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_SAM_SEQ_IDX_ANA(x) VTSS_ENCODE_BITFIELD(x,5U,5U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_SAM_SEQ_IDX_ANA    VTSS_ENCODE_BITMASK(5U,5U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_SAM_SEQ_IDX_ANA(x) VTSS_EXTRACT_BITFIELD(x,5U,5U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_NON_OAM_ERR_CNT_ANA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_NON_OAM_ERR_CNT_ANA    VTSS_BIT(4U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_NON_OAM_ERR_CNT_ANA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_NON_OAM_FWD_ERR_ANA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_NON_OAM_FWD_ERR_ANA    VTSS_BIT(3U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_NON_OAM_FWD_ERR_ANA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_SYNLM_PEER_IDX_ANA(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_SYNLM_PEER_IDX_ANA    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_SYNLM_PEER_IDX_ANA(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CT_OAM_INFO1_ANA  t_sz:1 ga:10240, gw:16, ra:3, gc:125, rc:1  */
#define VTSS_VOP_CT_OAM_INFO1_ANA(gi) __REG(VTSS_TO_VOP,10240U,gi,16U,0U,3U,125U,1U)

#define VTSS_F_VOP_CT_OAM_INFO1_ANA_CT_SYNLM_PEER_SGL_ANA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_CT_OAM_INFO1_ANA_CT_SYNLM_PEER_SGL_ANA    VTSS_BIT(15U)
#define VTSS_X_VOP_CT_OAM_INFO1_ANA_CT_SYNLM_PEER_SGL_ANA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_CT_OAM_INFO1_ANA_CT_SYNLM_PRIO_CFG_ANA(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_VOP_CT_OAM_INFO1_ANA_CT_SYNLM_PRIO_CFG_ANA    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_VOP_CT_OAM_INFO1_ANA_CT_SYNLM_PRIO_CFG_ANA(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_VOP_CT_OAM_INFO1_ANA_CT_AIS_PERIOD_ANA(x) VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_VOP_CT_OAM_INFO1_ANA_CT_AIS_PERIOD_ANA    VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_VOP_CT_OAM_INFO1_ANA_CT_AIS_PERIOD_ANA(x) VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_VOP_CT_OAM_INFO1_ANA_CT_LCK_PERIOD_ANA(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_VOP_CT_OAM_INFO1_ANA_CT_LCK_PERIOD_ANA    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_VOP_CT_OAM_INFO1_ANA_CT_LCK_PERIOD_ANA(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_VOP_CT_OAM_INFO1_ANA_CT_CSF_PERIOD_ANA(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CT_OAM_INFO1_ANA_CT_CSF_PERIOD_ANA    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CT_OAM_INFO1_ANA_CT_CSF_PERIOD_ANA(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CT_OAM_INFO1_ANA_CT_CSF_TYPE_ANA(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CT_OAM_INFO1_ANA_CT_CSF_TYPE_ANA    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CT_OAM_INFO1_ANA_CT_CSF_TYPE_ANA(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CT_OAM_CCM_TLV_INFO_ANA  t_sz:1 ga:10240, gw:16, ra:4, gc:125, rc:1  */
#define VTSS_VOP_CT_OAM_CCM_TLV_INFO_ANA(gi) __REG(VTSS_TO_VOP,10240U,gi,16U,0U,4U,125U,1U)

#define VTSS_F_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_PORT_STATUS_VLD_ANA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_PORT_STATUS_VLD_ANA    VTSS_BIT(6U)
#define VTSS_X_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_PORT_STATUS_VLD_ANA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_PORT_STATUS_VALUE_ANA(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_PORT_STATUS_VALUE_ANA    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_PORT_STATUS_VALUE_ANA(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_IF_STATUS_VLD_ANA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_IF_STATUS_VLD_ANA    VTSS_BIT(3U)
#define VTSS_X_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_IF_STATUS_VLD_ANA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_IF_STATUS_VALUE_ANA(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_IF_STATUS_VALUE_ANA    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_IF_STATUS_VALUE_ANA(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CT_OAM_MPLS_INFO_ANA  t_sz:1 ga:10240, gw:16, ra:5, gc:125, rc:1  */
#define VTSS_VOP_CT_OAM_MPLS_INFO_ANA(gi) __REG(VTSS_TO_VOP,10240U,gi,16U,0U,5U,125U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_ANA_CT_CODEPOINT_MPLS_ANA(x) VTSS_ENCODE_BITFIELD(x,10U,4U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_ANA_CT_CODEPOINT_MPLS_ANA    VTSS_ENCODE_BITMASK(10U,4U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_ANA_CT_CODEPOINT_MPLS_ANA(x) VTSS_EXTRACT_BITFIELD(x,10U,4U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_ANA_CT_EXTRACT_CAUSE_MPLS_ANA(x) VTSS_ENCODE_BITFIELD(x,6U,4U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_ANA_CT_EXTRACT_CAUSE_MPLS_ANA    VTSS_ENCODE_BITMASK(6U,4U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_ANA_CT_EXTRACT_CAUSE_MPLS_ANA(x) VTSS_EXTRACT_BITFIELD(x,6U,4U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_ANA_CT_BFD_SESSION_SEL_MPLS_ANA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_ANA_CT_BFD_SESSION_SEL_MPLS_ANA    VTSS_BIT(5U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_ANA_CT_BFD_SESSION_SEL_MPLS_ANA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_ANA_CT_CLR_BFD_MISS_CNT_MPLS_ANA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_ANA_CT_CLR_BFD_MISS_CNT_MPLS_ANA    VTSS_BIT(4U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_ANA_CT_CLR_BFD_MISS_CNT_MPLS_ANA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_ANA_CT_BFD_TX_UPDATE_ENA_MPLS_ANA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_ANA_CT_BFD_TX_UPDATE_ENA_MPLS_ANA    VTSS_BIT(3U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_ANA_CT_BFD_TX_UPDATE_ENA_MPLS_ANA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_ANA_CT_BFD_RX_SAMPLE_ENA_MPLS_ANA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_ANA_CT_BFD_RX_SAMPLE_ENA_MPLS_ANA    VTSS_BIT(2U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_ANA_CT_BFD_RX_SAMPLE_ENA_MPLS_ANA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_ANA_CT_POLL_BIT_MPLS_ANA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_ANA_CT_POLL_BIT_MPLS_ANA    VTSS_BIT(1U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_ANA_CT_POLL_BIT_MPLS_ANA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_ANA_CT_FINAL_BIT_MPLS_ANA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_ANA_CT_FINAL_BIT_MPLS_ANA    VTSS_BIT(0U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_ANA_CT_FINAL_BIT_MPLS_ANA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CT_OAM_L3_INFO_ANA  t_sz:1 ga:10240, gw:16, ra:6, gc:125, rc:1  */
#define VTSS_VOP_CT_OAM_L3_INFO_ANA(gi) __REG(VTSS_TO_VOP,10240U,gi,16U,0U,6U,125U,1U)

#define VTSS_F_VOP_CT_OAM_L3_INFO_ANA_CT_SESSION_VLD_L3_ANA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_CT_OAM_L3_INFO_ANA_CT_SESSION_VLD_L3_ANA    VTSS_BIT(5U)
#define VTSS_X_VOP_CT_OAM_L3_INFO_ANA_CT_SESSION_VLD_L3_ANA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_CT_OAM_L3_INFO_ANA_CT_SESSION_L3_ANA(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_VOP_CT_OAM_L3_INFO_ANA_CT_SESSION_L3_ANA    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_VOP_CT_OAM_L3_INFO_ANA_CT_SESSION_L3_ANA(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_VOP_CT_OAM_L3_INFO_ANA_CT_EXTRACT_CAUSE_L3_ANA(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CT_OAM_L3_INFO_ANA_CT_EXTRACT_CAUSE_L3_ANA    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CT_OAM_L3_INFO_ANA_CT_EXTRACT_CAUSE_L3_ANA(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CT_OAM_DATA_ANA  t_sz:1 ga:10240, gw:16, ra:7, gc:125, rc:1  */
#define VTSS_VOP_CT_OAM_DATA_ANA(gi) __REG(VTSS_TO_VOP,10240U,gi,16U,0U,7U,125U,1U)

#define VTSS_F_VOP_CT_OAM_DATA_ANA_CT_OAM_DATA_ANA(x) (x)
#define VTSS_M_VOP_CT_OAM_DATA_ANA_CT_OAM_DATA_ANA    0xffffffffU
#define VTSS_X_VOP_CT_OAM_DATA_ANA_CT_OAM_DATA_ANA(x) (x)


/* VOP_CT_OAM_DATA1_ANA  t_sz:1 ga:10240, gw:16, ra:8, gc:125, rc:1  */
#define VTSS_VOP_CT_OAM_DATA1_ANA(gi) __REG(VTSS_TO_VOP,10240U,gi,16U,0U,8U,125U,1U)

#define VTSS_F_VOP_CT_OAM_DATA1_ANA_CT_OAM_DATA1_ANA(x) (x)
#define VTSS_M_VOP_CT_OAM_DATA1_ANA_CT_OAM_DATA1_ANA    0xffffffffU
#define VTSS_X_VOP_CT_OAM_DATA1_ANA_CT_OAM_DATA1_ANA(x) (x)


/* VOP_CT_OAM_MRP_DELTA_TS_ANA  t_sz:1 ga:10240, gw:16, ra:9, gc:125, rc:1  */
#define VTSS_VOP_CT_OAM_MRP_DELTA_TS_ANA(gi) __REG(VTSS_TO_VOP,10240U,gi,16U,0U,9U,125U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_DELTA_TS_ANA_CT_DELTA_TS_ANA(x) (x)
#define VTSS_M_VOP_CT_OAM_MRP_DELTA_TS_ANA_CT_DELTA_TS_ANA    0xffffffffU
#define VTSS_X_VOP_CT_OAM_MRP_DELTA_TS_ANA_CT_DELTA_TS_ANA(x) (x)


/* VOP_CT_OAM_MRP_SEQ_ANA  t_sz:1 ga:10240, gw:16, ra:10, gc:125, rc:1  */
#define VTSS_VOP_CT_OAM_MRP_SEQ_ANA(gi) __REG(VTSS_TO_VOP,10240U,gi,16U,0U,10U,125U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_SEQ_ANA_CT_BEST_PRIO_ANA(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VOP_CT_OAM_MRP_SEQ_ANA_CT_BEST_PRIO_ANA    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VOP_CT_OAM_MRP_SEQ_ANA_CT_BEST_PRIO_ANA(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VOP_CT_OAM_MRP_SEQ_ANA_CT_RX_SEQ_ANA(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_CT_OAM_MRP_SEQ_ANA_CT_RX_SEQ_ANA    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_CT_OAM_MRP_SEQ_ANA_CT_RX_SEQ_ANA(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_CT_OAM_MRP_INFO_ANA  t_sz:1 ga:10240, gw:16, ra:11, gc:125, rc:1  */
#define VTSS_VOP_CT_OAM_MRP_INFO_ANA(gi) __REG(VTSS_TO_VOP,10240U,gi,16U,0U,11U,125U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_ANA_CT_STORE_PRIO_ANA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_ANA_CT_STORE_PRIO_ANA    VTSS_BIT(16U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_ANA_CT_STORE_PRIO_ANA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_ANA_CT_TST_RX_SEQ_CHK_ANA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_ANA_CT_TST_RX_SEQ_CHK_ANA    VTSS_BIT(15U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_ANA_CT_TST_RX_SEQ_CHK_ANA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_ANA_CT_ITST_RX_SEQ_CHK_ANA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_ANA_CT_ITST_RX_SEQ_CHK_ANA    VTSS_BIT(14U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_ANA_CT_ITST_RX_SEQ_CHK_ANA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_ANA_CT_TST_RX_SEQ_UPD_ANA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_ANA_CT_TST_RX_SEQ_UPD_ANA    VTSS_BIT(13U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_ANA_CT_TST_RX_SEQ_UPD_ANA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_ANA_CT_ITST_RX_SEQ_UPD_ANA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_ANA_CT_ITST_RX_SEQ_UPD_ANA    VTSS_BIT(12U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_ANA_CT_ITST_RX_SEQ_UPD_ANA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_ANA_CT_CLR_ITST_MISS_CNT_ANA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_ANA_CT_CLR_ITST_MISS_CNT_ANA    VTSS_BIT(11U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_ANA_CT_CLR_ITST_MISS_CNT_ANA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_ANA_CT_CLR_MISS_CNT_ANA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_ANA_CT_CLR_MISS_CNT_ANA    VTSS_BIT(10U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_ANA_CT_CLR_MISS_CNT_ANA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_ANA_CT_VERSION_ERR_STICKY_ANA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_ANA_CT_VERSION_ERR_STICKY_ANA    VTSS_BIT(9U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_ANA_CT_VERSION_ERR_STICKY_ANA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_ANA_CT_DMAC_ERR_STICKY_ANA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_ANA_CT_DMAC_ERR_STICKY_ANA    VTSS_BIT(8U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_ANA_CT_DMAC_ERR_STICKY_ANA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_ANA_CT_MRP_RX_PROC_STICKY_ANA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_ANA_CT_MRP_RX_PROC_STICKY_ANA    VTSS_BIT(7U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_ANA_CT_MRP_RX_PROC_STICKY_ANA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_ANA_CT_MRP_RX_STICKY_ANA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_ANA_CT_MRP_RX_STICKY_ANA    VTSS_BIT(6U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_ANA_CT_MRP_RX_STICKY_ANA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_ANA_CT_ITST_NXT_LOC_CPU_HITME_ONCE_ANA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_ANA_CT_ITST_NXT_LOC_CPU_HITME_ONCE_ANA    VTSS_BIT(5U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_ANA_CT_ITST_NXT_LOC_CPU_HITME_ONCE_ANA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_ANA_CT_NXT_LOC_CPU_HITME_ONCE_ANA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_ANA_CT_NXT_LOC_CPU_HITME_ONCE_ANA    VTSS_BIT(4U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_ANA_CT_NXT_LOC_CPU_HITME_ONCE_ANA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_ANA_CT_ITST_RX_LOC_CNT_UPD_ANA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_ANA_CT_ITST_RX_LOC_CNT_UPD_ANA    VTSS_BIT(3U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_ANA_CT_ITST_RX_LOC_CNT_UPD_ANA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_ANA_CT_ITST_RX_CNT_UPD_ANA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_ANA_CT_ITST_RX_CNT_UPD_ANA    VTSS_BIT(2U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_ANA_CT_ITST_RX_CNT_UPD_ANA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_ANA_CT_TST_RX_LOC_CNT_UPD_ANA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_ANA_CT_TST_RX_LOC_CNT_UPD_ANA    VTSS_BIT(1U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_ANA_CT_TST_RX_LOC_CNT_UPD_ANA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_ANA_CT_TST_RX_CNT_UPD_ANA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_ANA_CT_TST_RX_CNT_UPD_ANA    VTSS_BIT(0U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_ANA_CT_TST_RX_CNT_UPD_ANA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CT_OAM_DLR_INFO_ANA  t_sz:1 ga:10240, gw:16, ra:12, gc:125, rc:1  */
#define VTSS_VOP_CT_OAM_DLR_INFO_ANA(gi) __REG(VTSS_TO_VOP,10240U,gi,16U,0U,12U,125U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_BCN_RX_CNT_UPD_ANA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_BCN_RX_CNT_UPD_ANA    VTSS_BIT(17U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_BCN_RX_CNT_UPD_ANA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_BCN_RX_LOC_CNT_UPD_ANA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_BCN_RX_LOC_CNT_UPD_ANA    VTSS_BIT(16U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_BCN_RX_LOC_CNT_UPD_ANA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_ADV_RX_CNT_UPD_ANA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_ADV_RX_CNT_UPD_ANA    VTSS_BIT(15U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_ADV_RX_CNT_UPD_ANA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_ADV_RX_LOC_CNT_UPD_ANA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_ADV_RX_LOC_CNT_UPD_ANA    VTSS_BIT(14U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_ADV_RX_LOC_CNT_UPD_ANA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_NXT_BCN_LOC_CPU_HITME_ONCE_ANA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_NXT_BCN_LOC_CPU_HITME_ONCE_ANA    VTSS_BIT(13U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_NXT_BCN_LOC_CPU_HITME_ONCE_ANA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_NXT_FAULT_CPU_HITME_ONCE_ANA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_NXT_FAULT_CPU_HITME_ONCE_ANA    VTSS_BIT(12U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_NXT_FAULT_CPU_HITME_ONCE_ANA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_NXT_ADV_LOC_CPU_HITME_ONCE_ANA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_NXT_ADV_LOC_CPU_HITME_ONCE_ANA    VTSS_BIT(11U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_NXT_ADV_LOC_CPU_HITME_ONCE_ANA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_DLR_RX_STICKY_ANA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_DLR_RX_STICKY_ANA    VTSS_BIT(10U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_DLR_RX_STICKY_ANA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_DLR_RX_PROC_STICKY_ANA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_DLR_RX_PROC_STICKY_ANA    VTSS_BIT(9U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_DLR_RX_PROC_STICKY_ANA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_DLR_DMAC_ERR_STICKY_ANA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_DLR_DMAC_ERR_STICKY_ANA    VTSS_BIT(8U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_DLR_DMAC_ERR_STICKY_ANA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_DLR_VERSION_ERR_STICKY_ANA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_DLR_VERSION_ERR_STICKY_ANA    VTSS_BIT(7U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_DLR_VERSION_ERR_STICKY_ANA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_CLR_BCN_MISS_CNT_ANA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_CLR_BCN_MISS_CNT_ANA    VTSS_BIT(6U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_CLR_BCN_MISS_CNT_ANA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_CLR_ADV_MISS_CNT_ANA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_CLR_ADV_MISS_CNT_ANA    VTSS_BIT(5U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_CLR_ADV_MISS_CNT_ANA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_DLR_RX_SEQ_ANA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_DLR_RX_SEQ_ANA    VTSS_BIT(4U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_DLR_RX_SEQ_ANA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_BCN_RX_SEQ_CHK_ANA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_BCN_RX_SEQ_CHK_ANA    VTSS_BIT(3U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_BCN_RX_SEQ_CHK_ANA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_BCN_RX_SEQ_UPD_ANA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_BCN_RX_SEQ_UPD_ANA    VTSS_BIT(2U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_BCN_RX_SEQ_UPD_ANA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_ADV_RX_SEQ_CHK_ANA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_ADV_RX_SEQ_CHK_ANA    VTSS_BIT(1U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_ADV_RX_SEQ_CHK_ANA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_CT_OAM_DLR_INFO_ANA_CT_ADV_RX_SEQ_UPD_ANA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_CT_OAM_DLR_INFO_ANA_CT_ADV_RX_SEQ_UPD_ANA    VTSS_BIT(0U)
#define VTSS_X_VOP_CT_OAM_DLR_INFO_ANA_CT_ADV_RX_SEQ_UPD_ANA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CT_OAM_COMMON_REW  t_sz:1 ga:12288, gw:16, ra:0, gc:65, rc:1  */
#define VTSS_VOP_CT_OAM_COMMON_REW(gi) __REG(VTSS_TO_VOP,12288U,gi,16U,0U,0U,65U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON_REW_CT_ENTRY_VALID_REW(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON_REW_CT_ENTRY_VALID_REW    VTSS_BIT(29U)
#define VTSS_X_VOP_CT_OAM_COMMON_REW_CT_ENTRY_VALID_REW(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON_REW_CT_SRC_PORT_REW(x) VTSS_ENCODE_BITFIELD(x,22U,5U)
#define VTSS_M_VOP_CT_OAM_COMMON_REW_CT_SRC_PORT_REW    VTSS_ENCODE_BITMASK(22U,5U)
#define VTSS_X_VOP_CT_OAM_COMMON_REW_CT_SRC_PORT_REW(x) VTSS_EXTRACT_BITFIELD(x,22U,5U)

#define VTSS_F_VOP_CT_OAM_COMMON_REW_CT_OAM_TYPE_REW(x) VTSS_ENCODE_BITFIELD(x,19U,3U)
#define VTSS_M_VOP_CT_OAM_COMMON_REW_CT_OAM_TYPE_REW    VTSS_ENCODE_BITMASK(19U,3U)
#define VTSS_X_VOP_CT_OAM_COMMON_REW_CT_OAM_TYPE_REW(x) VTSS_EXTRACT_BITFIELD(x,19U,3U)

#define VTSS_F_VOP_CT_OAM_COMMON_REW_CT_LOOKUP_TYPE_REW(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_VOP_CT_OAM_COMMON_REW_CT_LOOKUP_TYPE_REW    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_VOP_CT_OAM_COMMON_REW_CT_LOOKUP_TYPE_REW(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_VOP_CT_OAM_COMMON_REW_CT_PDU_HW_ENA_REW(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON_REW_CT_PDU_HW_ENA_REW    VTSS_BIT(15U)
#define VTSS_X_VOP_CT_OAM_COMMON_REW_CT_PDU_HW_ENA_REW(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON_REW_CT_VALID_PDU_REW(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON_REW_CT_VALID_PDU_REW    VTSS_BIT(14U)
#define VTSS_X_VOP_CT_OAM_COMMON_REW_CT_VALID_PDU_REW(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON_REW_CT_OAM_GEN_IDX_REW(x) VTSS_ENCODE_BITFIELD(x,10U,4U)
#define VTSS_M_VOP_CT_OAM_COMMON_REW_CT_OAM_GEN_IDX_REW    VTSS_ENCODE_BITMASK(10U,4U)
#define VTSS_X_VOP_CT_OAM_COMMON_REW_CT_OAM_GEN_IDX_REW(x) VTSS_EXTRACT_BITFIELD(x,10U,4U)

#define VTSS_F_VOP_CT_OAM_COMMON_REW_CT_SEL_OAM_REW(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON_REW_CT_SEL_OAM_REW    VTSS_BIT(9U)
#define VTSS_X_VOP_CT_OAM_COMMON_REW_CT_SEL_OAM_REW(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON_REW_CT_EXTRACT_QU_REW(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_VOP_CT_OAM_COMMON_REW_CT_EXTRACT_QU_REW    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_VOP_CT_OAM_COMMON_REW_CT_EXTRACT_QU_REW(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_VOP_CT_OAM_COMMON_REW_CT_COSID_REW(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CT_OAM_COMMON_REW_CT_COSID_REW    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CT_OAM_COMMON_REW_CT_COSID_REW(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CT_OAM_COMMON_REW_CT_IPRIO_REW(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CT_OAM_COMMON_REW_CT_IPRIO_REW    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CT_OAM_COMMON_REW_CT_IPRIO_REW(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CT_OAM_COMMON1_REW  t_sz:1 ga:12288, gw:16, ra:1, gc:65, rc:1  */
#define VTSS_VOP_CT_OAM_COMMON1_REW(gi) __REG(VTSS_TO_VOP,12288U,gi,16U,0U,1U,65U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_REW_CT_BLOCK_PORT_REW(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_REW_CT_BLOCK_PORT_REW    VTSS_BIT(5U)
#define VTSS_X_VOP_CT_OAM_COMMON1_REW_CT_BLOCK_PORT_REW(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_REW_CT_BLOCK_SRV_REW(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_REW_CT_BLOCK_SRV_REW    VTSS_BIT(4U)
#define VTSS_X_VOP_CT_OAM_COMMON1_REW_CT_BLOCK_SRV_REW(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_REW_CT_BLOCK_PATH_REW(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_REW_CT_BLOCK_PATH_REW    VTSS_BIT(3U)
#define VTSS_X_VOP_CT_OAM_COMMON1_REW_CT_BLOCK_PATH_REW(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_REW_CT_PORT_VOE_RX_INJ_REW(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_REW_CT_PORT_VOE_RX_INJ_REW    VTSS_BIT(2U)
#define VTSS_X_VOP_CT_OAM_COMMON1_REW_CT_PORT_VOE_RX_INJ_REW(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_REW_CT_SRV_VOE_RX_INJ_REW(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_REW_CT_SRV_VOE_RX_INJ_REW    VTSS_BIT(1U)
#define VTSS_X_VOP_CT_OAM_COMMON1_REW_CT_SRV_VOE_RX_INJ_REW(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_REW_CT_PATH_VOE_RX_INJ_REW(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_REW_CT_PATH_VOE_RX_INJ_REW    VTSS_BIT(0U)
#define VTSS_X_VOP_CT_OAM_COMMON1_REW_CT_PATH_VOE_RX_INJ_REW(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CT_OAM_INFO_REW  t_sz:1 ga:12288, gw:16, ra:2, gc:65, rc:1  */
#define VTSS_VOP_CT_OAM_INFO_REW(gi) __REG(VTSS_TO_VOP,12288U,gi,16U,0U,2U,65U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_OAM_PDU_REW(x) VTSS_ENCODE_BITFIELD(x,27U,5U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_OAM_PDU_REW    VTSS_ENCODE_BITMASK(27U,5U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_OAM_PDU_REW(x) VTSS_EXTRACT_BITFIELD(x,27U,5U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_MEL_HIGH_REW(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_MEL_HIGH_REW    VTSS_BIT(26U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_MEL_HIGH_REW(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_CCM_LM_AS_SEL_REW(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_CCM_LM_AS_SEL_REW    VTSS_BIT(25U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_CCM_LM_AS_SEL_REW(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_EXTRACT_CAUSE_REW(x) VTSS_ENCODE_BITFIELD(x,20U,5U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_EXTRACT_CAUSE_REW    VTSS_ENCODE_BITMASK(20U,5U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_EXTRACT_CAUSE_REW(x) VTSS_EXTRACT_BITFIELD(x,20U,5U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_CHK_SEQ_REW(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_CHK_SEQ_REW    VTSS_BIT(19U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_CHK_SEQ_REW(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_UPD_SEQ_REW(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_UPD_SEQ_REW    VTSS_BIT(18U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_UPD_SEQ_REW(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_CCM_PERIOD_ERR_REW(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_CCM_PERIOD_ERR_REW    VTSS_BIT(17U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_CCM_PERIOD_ERR_REW(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_CCM_PERIOD_REW(x) VTSS_ENCODE_BITFIELD(x,14U,3U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_CCM_PERIOD_REW    VTSS_ENCODE_BITMASK(14U,3U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_CCM_PERIOD_REW(x) VTSS_EXTRACT_BITFIELD(x,14U,3U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_CCM_PRIO_ERR_REW(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_CCM_PRIO_ERR_REW    VTSS_BIT(13U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_CCM_PRIO_ERR_REW(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_CCM_NONZERO_ENDTLV_REW(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_CCM_NONZERO_ENDTLV_REW    VTSS_BIT(12U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_CCM_NONZERO_ENDTLV_REW(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_SAM_SEQ_LBM_REW(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_SAM_SEQ_LBM_REW    VTSS_BIT(11U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_SAM_SEQ_LBM_REW(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_SAM_SEQ_CCM_REW(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_SAM_SEQ_CCM_REW    VTSS_BIT(10U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_SAM_SEQ_CCM_REW(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_SAM_SEQ_IDX_REW(x) VTSS_ENCODE_BITFIELD(x,5U,5U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_SAM_SEQ_IDX_REW    VTSS_ENCODE_BITMASK(5U,5U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_SAM_SEQ_IDX_REW(x) VTSS_EXTRACT_BITFIELD(x,5U,5U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_NON_OAM_ERR_CNT_REW(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_NON_OAM_ERR_CNT_REW    VTSS_BIT(4U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_NON_OAM_ERR_CNT_REW(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_NON_OAM_FWD_ERR_REW(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_NON_OAM_FWD_ERR_REW    VTSS_BIT(3U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_NON_OAM_FWD_ERR_REW(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_SYNLM_PEER_IDX_REW(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_SYNLM_PEER_IDX_REW    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_SYNLM_PEER_IDX_REW(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CT_OAM_INTO1_REW  t_sz:1 ga:12288, gw:16, ra:3, gc:65, rc:1  */
#define VTSS_VOP_CT_OAM_INTO1_REW(gi) __REG(VTSS_TO_VOP,12288U,gi,16U,0U,3U,65U,1U)

#define VTSS_F_VOP_CT_OAM_INTO1_REW_CT_SYNLM_PEER_SGL_REW(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_CT_OAM_INTO1_REW_CT_SYNLM_PEER_SGL_REW    VTSS_BIT(15U)
#define VTSS_X_VOP_CT_OAM_INTO1_REW_CT_SYNLM_PEER_SGL_REW(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_CT_OAM_INTO1_REW_CT_SYNLM_PRIO_CFG_REW(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_VOP_CT_OAM_INTO1_REW_CT_SYNLM_PRIO_CFG_REW    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_VOP_CT_OAM_INTO1_REW_CT_SYNLM_PRIO_CFG_REW(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_VOP_CT_OAM_INTO1_REW_CT_AIS_PERIOD_REW(x) VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_VOP_CT_OAM_INTO1_REW_CT_AIS_PERIOD_REW    VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_VOP_CT_OAM_INTO1_REW_CT_AIS_PERIOD_REW(x) VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_VOP_CT_OAM_INTO1_REW_CT_LCK_PERIOD_REW(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_VOP_CT_OAM_INTO1_REW_CT_LCK_PERIOD_REW    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_VOP_CT_OAM_INTO1_REW_CT_LCK_PERIOD_REW(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_VOP_CT_OAM_INTO1_REW_CT_CSF_PERIOD_REW(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CT_OAM_INTO1_REW_CT_CSF_PERIOD_REW    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CT_OAM_INTO1_REW_CT_CSF_PERIOD_REW(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CT_OAM_INTO1_REW_CT_CSF_TYPE_REW(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CT_OAM_INTO1_REW_CT_CSF_TYPE_REW    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CT_OAM_INTO1_REW_CT_CSF_TYPE_REW(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CT_OAM_CCM_TLV_INFO_REW  t_sz:1 ga:12288, gw:16, ra:4, gc:65, rc:1  */
#define VTSS_VOP_CT_OAM_CCM_TLV_INFO_REW(gi) __REG(VTSS_TO_VOP,12288U,gi,16U,0U,4U,65U,1U)

#define VTSS_F_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_PORT_STATUS_VLD_REW(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_PORT_STATUS_VLD_REW    VTSS_BIT(6U)
#define VTSS_X_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_PORT_STATUS_VLD_REW(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_PORT_STATUS_VALUE_REW(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_PORT_STATUS_VALUE_REW    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_PORT_STATUS_VALUE_REW(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_IF_STATUS_VLD_REW(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_IF_STATUS_VLD_REW    VTSS_BIT(3U)
#define VTSS_X_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_IF_STATUS_VLD_REW(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_IF_STATUS_VALUE_REW(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_IF_STATUS_VALUE_REW    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_IF_STATUS_VALUE_REW(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CT_OAM_MPLS_INFO_REW  t_sz:1 ga:12288, gw:16, ra:5, gc:65, rc:1  */
#define VTSS_VOP_CT_OAM_MPLS_INFO_REW(gi) __REG(VTSS_TO_VOP,12288U,gi,16U,0U,5U,65U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_REW_CT_CODEPOINT_MPLS_REW(x) VTSS_ENCODE_BITFIELD(x,10U,4U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_REW_CT_CODEPOINT_MPLS_REW    VTSS_ENCODE_BITMASK(10U,4U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_REW_CT_CODEPOINT_MPLS_REW(x) VTSS_EXTRACT_BITFIELD(x,10U,4U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_REW_CT_EXTRACT_CAUSE_MPLS_REW(x) VTSS_ENCODE_BITFIELD(x,6U,4U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_REW_CT_EXTRACT_CAUSE_MPLS_REW    VTSS_ENCODE_BITMASK(6U,4U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_REW_CT_EXTRACT_CAUSE_MPLS_REW(x) VTSS_EXTRACT_BITFIELD(x,6U,4U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_REW_CT_BFD_SESSION_SEL_MPLS_REW(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_REW_CT_BFD_SESSION_SEL_MPLS_REW    VTSS_BIT(5U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_REW_CT_BFD_SESSION_SEL_MPLS_REW(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_REW_CT_CLR_BFD_MISS_CNT_MPLS_REW(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_REW_CT_CLR_BFD_MISS_CNT_MPLS_REW    VTSS_BIT(4U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_REW_CT_CLR_BFD_MISS_CNT_MPLS_REW(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_REW_CT_BFD_TX_UPDATE_ENA_MPLS_REW(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_REW_CT_BFD_TX_UPDATE_ENA_MPLS_REW    VTSS_BIT(3U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_REW_CT_BFD_TX_UPDATE_ENA_MPLS_REW(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_REW_CT_BFD_RX_SAMPLE_ENA_MPLS_REW(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_REW_CT_BFD_RX_SAMPLE_ENA_MPLS_REW    VTSS_BIT(2U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_REW_CT_BFD_RX_SAMPLE_ENA_MPLS_REW(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_REW_CT_POLL_BIT_MPLS_REW(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_REW_CT_POLL_BIT_MPLS_REW    VTSS_BIT(1U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_REW_CT_POLL_BIT_MPLS_REW(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_REW_CT_FINAL_BIT_MPLS_REW(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_REW_CT_FINAL_BIT_MPLS_REW    VTSS_BIT(0U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_REW_CT_FINAL_BIT_MPLS_REW(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CT_OAM_L3_INFO_REW  t_sz:1 ga:12288, gw:16, ra:6, gc:65, rc:1  */
#define VTSS_VOP_CT_OAM_L3_INFO_REW(gi) __REG(VTSS_TO_VOP,12288U,gi,16U,0U,6U,65U,1U)

#define VTSS_F_VOP_CT_OAM_L3_INFO_REW_CT_SESSION_VLD_L3_REW(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_CT_OAM_L3_INFO_REW_CT_SESSION_VLD_L3_REW    VTSS_BIT(5U)
#define VTSS_X_VOP_CT_OAM_L3_INFO_REW_CT_SESSION_VLD_L3_REW(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_CT_OAM_L3_INFO_REW_CT_SESSION_L3_REW(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_VOP_CT_OAM_L3_INFO_REW_CT_SESSION_L3_REW    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_VOP_CT_OAM_L3_INFO_REW_CT_SESSION_L3_REW(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_VOP_CT_OAM_L3_INFO_REW_CT_EXTRACT_CAUSE_L3_REW(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CT_OAM_L3_INFO_REW_CT_EXTRACT_CAUSE_L3_REW    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CT_OAM_L3_INFO_REW_CT_EXTRACT_CAUSE_L3_REW(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CT_OAM_DATA_REW  t_sz:1 ga:12288, gw:16, ra:7, gc:65, rc:1  */
#define VTSS_VOP_CT_OAM_DATA_REW(gi) __REG(VTSS_TO_VOP,12288U,gi,16U,0U,7U,65U,1U)

#define VTSS_F_VOP_CT_OAM_DATA_REW_CT_OAM_DATA_REW(x) (x)
#define VTSS_M_VOP_CT_OAM_DATA_REW_CT_OAM_DATA_REW    0xffffffffU
#define VTSS_X_VOP_CT_OAM_DATA_REW_CT_OAM_DATA_REW(x) (x)


/* VOP_CT_OAM_DATA1_REW  t_sz:1 ga:12288, gw:16, ra:8, gc:65, rc:1  */
#define VTSS_VOP_CT_OAM_DATA1_REW(gi) __REG(VTSS_TO_VOP,12288U,gi,16U,0U,8U,65U,1U)

#define VTSS_F_VOP_CT_OAM_DATA1_REW_CT_OAM_DATA1_REW(x) (x)
#define VTSS_M_VOP_CT_OAM_DATA1_REW_CT_OAM_DATA1_REW    0xffffffffU
#define VTSS_X_VOP_CT_OAM_DATA1_REW_CT_OAM_DATA1_REW(x) (x)


/* VOP_CT_OAM_MRP_INFO_REW  t_sz:1 ga:12288, gw:16, ra:9, gc:65, rc:1  */
#define VTSS_VOP_CT_OAM_MRP_INFO_REW(gi) __REG(VTSS_TO_VOP,12288U,gi,16U,0U,9U,65U,1U)

#define VTSS_F_VOP_CT_OAM_MRP_INFO_REW_CT_FRM_TYPE_REW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VOP_CT_OAM_MRP_INFO_REW_CT_FRM_TYPE_REW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VOP_CT_OAM_MRP_INFO_REW_CT_FRM_TYPE_REW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VOP_LBR_CRC_ERR_CNT  t_sz:1 ga:13632, gw:1, ra:0, gc:62, rc:1  */
#define VTSS_VOP_LBR_CRC_ERR_CNT(gi) __REG(VTSS_TO_VOP,13632U,gi,1U,0U,0U,62U,1U)

#define VTSS_F_VOP_LBR_CRC_ERR_CNT_LBR_CRC_ERR_CNT(x) (x)
#define VTSS_M_VOP_LBR_CRC_ERR_CNT_LBR_CRC_ERR_CNT    0xffffffffU
#define VTSS_X_VOP_LBR_CRC_ERR_CNT_LBR_CRC_ERR_CNT(x) (x)


/* VOP_COSID_MAP_TABLE_ANA  t_sz:1 ga:13376, gw:2, ra:0, gc:32, rc:1  */
#define VTSS_VOP_COSID_MAP_TABLE_ANA(gi) __REG(VTSS_TO_VOP,13376U,gi,2U,0U,0U,32U,1U)

#define VTSS_F_VOP_COSID_MAP_TABLE_ANA_COSID_MAP_TABLE_ANA(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_VOP_COSID_MAP_TABLE_ANA_COSID_MAP_TABLE_ANA    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_VOP_COSID_MAP_TABLE_ANA_COSID_MAP_TABLE_ANA(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* VOP_COSID_MAP_CFG_ANA  t_sz:1 ga:13376, gw:2, ra:1, gc:32, rc:1  */
#define VTSS_VOP_COSID_MAP_CFG_ANA(gi) __REG(VTSS_TO_VOP,13376U,gi,2U,0U,1U,32U,1U)

#define VTSS_F_VOP_COSID_MAP_CFG_ANA_COSID_SRC_SEL_ANA(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_VOP_COSID_MAP_CFG_ANA_COSID_SRC_SEL_ANA    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_VOP_COSID_MAP_CFG_ANA_COSID_SRC_SEL_ANA(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_VOP_COSID_MAP_CFG_ANA_COLOR_SRC_SEL_ANA(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_VOP_COSID_MAP_CFG_ANA_COLOR_SRC_SEL_ANA    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_VOP_COSID_MAP_CFG_ANA_COLOR_SRC_SEL_ANA(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_VOP_COSID_MAP_CFG_ANA_CNT_YELLOW_ANA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_COSID_MAP_CFG_ANA_CNT_YELLOW_ANA    VTSS_BIT(0U)
#define VTSS_X_VOP_COSID_MAP_CFG_ANA_CNT_YELLOW_ANA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_COSID_MAP_TABLE_REW  t_sz:1 ga:13440, gw:2, ra:0, gc:32, rc:1  */
#define VTSS_VOP_COSID_MAP_TABLE_REW(gi) __REG(VTSS_TO_VOP,13440U,gi,2U,0U,0U,32U,1U)

#define VTSS_F_VOP_COSID_MAP_TABLE_REW_COSID_MAP_TABLE_REW(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_VOP_COSID_MAP_TABLE_REW_COSID_MAP_TABLE_REW    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_VOP_COSID_MAP_TABLE_REW_COSID_MAP_TABLE_REW(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* VOP_COSID_MAP_CFG_REW  t_sz:1 ga:13440, gw:2, ra:1, gc:32, rc:1  */
#define VTSS_VOP_COSID_MAP_CFG_REW(gi) __REG(VTSS_TO_VOP,13440U,gi,2U,0U,1U,32U,1U)

#define VTSS_F_VOP_COSID_MAP_CFG_REW_COSID_SRC_SEL_REW(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_VOP_COSID_MAP_CFG_REW_COSID_SRC_SEL_REW    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_VOP_COSID_MAP_CFG_REW_COSID_SRC_SEL_REW(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_VOP_COSID_MAP_CFG_REW_COLOR_SRC_SEL_REW(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_VOP_COSID_MAP_CFG_REW_COLOR_SRC_SEL_REW    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_VOP_COSID_MAP_CFG_REW_COLOR_SRC_SEL_REW(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_VOP_COSID_MAP_CFG_REW_CNT_YELLOW_REW(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_COSID_MAP_CFG_REW_CNT_YELLOW_REW    VTSS_BIT(0U)
#define VTSS_X_VOP_COSID_MAP_CFG_REW_CNT_YELLOW_REW(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_PORT_RX_COSID_MAP  t_sz:1 ga:8064, gw:4, ra:0, gc:30, rc:1  */
#define VTSS_VOP_PORT_RX_COSID_MAP(gi) __REG(VTSS_TO_VOP,8064U,gi,4U,0U,0U,30U,1U)

#define VTSS_F_VOP_PORT_RX_COSID_MAP_PORT_RX_COSID_MAP(x) (x)
#define VTSS_M_VOP_PORT_RX_COSID_MAP_PORT_RX_COSID_MAP    0xffffffffU
#define VTSS_X_VOP_PORT_RX_COSID_MAP_PORT_RX_COSID_MAP(x) (x)


/* VOP_PORT_RX_COSID_MAP1  t_sz:1 ga:8064, gw:4, ra:1, gc:30, rc:1  */
#define VTSS_VOP_PORT_RX_COSID_MAP1(gi) __REG(VTSS_TO_VOP,8064U,gi,4U,0U,1U,30U,1U)

#define VTSS_F_VOP_PORT_RX_COSID_MAP1_PORT_RX_COSID_MAP1(x) (x)
#define VTSS_M_VOP_PORT_RX_COSID_MAP1_PORT_RX_COSID_MAP1    0xffffffffU
#define VTSS_X_VOP_PORT_RX_COSID_MAP1_PORT_RX_COSID_MAP1(x) (x)


/* VOP_PORT_TX_COSID_MAP  t_sz:1 ga:8064, gw:4, ra:2, gc:30, rc:1  */
#define VTSS_VOP_PORT_TX_COSID_MAP(gi) __REG(VTSS_TO_VOP,8064U,gi,4U,0U,2U,30U,1U)

#define VTSS_F_VOP_PORT_TX_COSID_MAP_PORT_TX_COSID_MAP(x) (x)
#define VTSS_M_VOP_PORT_TX_COSID_MAP_PORT_TX_COSID_MAP    0xffffffffU
#define VTSS_X_VOP_PORT_TX_COSID_MAP_PORT_TX_COSID_MAP(x) (x)


/* VOP_PORT_TX_COSID_MAP1  t_sz:1 ga:8064, gw:4, ra:3, gc:30, rc:1  */
#define VTSS_VOP_PORT_TX_COSID_MAP1(gi) __REG(VTSS_TO_VOP,8064U,gi,4U,0U,3U,30U,1U)

#define VTSS_F_VOP_PORT_TX_COSID_MAP1_PORT_TX_COSID_MAP1(x) (x)
#define VTSS_M_VOP_PORT_TX_COSID_MAP1_PORT_TX_COSID_MAP1    0xffffffffU
#define VTSS_X_VOP_PORT_TX_COSID_MAP1_PORT_TX_COSID_MAP1(x) (x)


/* VOP_SAM_LBM_TX_TRANSID  t_sz:1 ga:8192, gw:64, ra:0, gc:32, rc:7  */
#define VTSS_VOP_SAM_LBM_TX_TRANSID(gi,ri) __REG(VTSS_TO_VOP,8192U,gi,64U,ri,0U,32U,7U)

#define VTSS_F_VOP_SAM_LBM_TX_TRANSID_SAM_LBM_TX_TRANSID(x) (x)
#define VTSS_M_VOP_SAM_LBM_TX_TRANSID_SAM_LBM_TX_TRANSID    0xffffffffU
#define VTSS_X_VOP_SAM_LBM_TX_TRANSID_SAM_LBM_TX_TRANSID(x) (x)


/* VOP_SAM_LBR_TX_FRM_CNT  t_sz:1 ga:8192, gw:64, ra:7, gc:32, rc:7  */
#define VTSS_VOP_SAM_LBR_TX_FRM_CNT(gi,ri) __REG(VTSS_TO_VOP,8192U,gi,64U,ri,7U,32U,7U)

#define VTSS_F_VOP_SAM_LBR_TX_FRM_CNT_SAM_LBR_TX_FRM_CNT(x) (x)
#define VTSS_M_VOP_SAM_LBR_TX_FRM_CNT_SAM_LBR_TX_FRM_CNT    0xffffffffU
#define VTSS_X_VOP_SAM_LBR_TX_FRM_CNT_SAM_LBR_TX_FRM_CNT(x) (x)


/* VOP_SAM_LBR_RX_FRM_CNT  t_sz:1 ga:8192, gw:64, ra:14, gc:32, rc:7  */
#define VTSS_VOP_SAM_LBR_RX_FRM_CNT(gi,ri) __REG(VTSS_TO_VOP,8192U,gi,64U,ri,14U,32U,7U)

#define VTSS_F_VOP_SAM_LBR_RX_FRM_CNT_SAM_LBR_RX_FRM_CNT(x) (x)
#define VTSS_M_VOP_SAM_LBR_RX_FRM_CNT_SAM_LBR_RX_FRM_CNT    0xffffffffU
#define VTSS_X_VOP_SAM_LBR_RX_FRM_CNT_SAM_LBR_RX_FRM_CNT(x) (x)


/* VOP_SAM_LBR_RX_TRANSID  t_sz:1 ga:8192, gw:64, ra:21, gc:32, rc:7  */
#define VTSS_VOP_SAM_LBR_RX_TRANSID(gi,ri) __REG(VTSS_TO_VOP,8192U,gi,64U,ri,21U,32U,7U)

#define VTSS_F_VOP_SAM_LBR_RX_TRANSID_SAM_LBR_RX_TRANSID(x) (x)
#define VTSS_M_VOP_SAM_LBR_RX_TRANSID_SAM_LBR_RX_TRANSID    0xffffffffU
#define VTSS_X_VOP_SAM_LBR_RX_TRANSID_SAM_LBR_RX_TRANSID(x) (x)


/* VOP_SAM_LBR_RX_TRANSID_ERR_CNT  t_sz:1 ga:8192, gw:64, ra:28, gc:32, rc:7  */
#define VTSS_VOP_SAM_LBR_RX_TRANSID_ERR_CNT(gi,ri) __REG(VTSS_TO_VOP,8192U,gi,64U,ri,28U,32U,7U)

#define VTSS_F_VOP_SAM_LBR_RX_TRANSID_ERR_CNT_SAM_LBR_RX_TRANSID_ERR_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_SAM_LBR_RX_TRANSID_ERR_CNT_SAM_LBR_RX_TRANSID_ERR_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_SAM_LBR_RX_TRANSID_ERR_CNT_SAM_LBR_RX_TRANSID_ERR_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_RAM_INIT  t_sz:1 ga:4092, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_VOP_RAM_INIT         __REG(VTSS_TO_VOP,4092U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VOP_RAM_INIT_RAM_TEST_OPT(x)      VTSS_ENCODE_BITFIELD(x,2U,3U)
#define VTSS_M_VOP_RAM_INIT_RAM_TEST_OPT         VTSS_ENCODE_BITMASK(2U,3U)
#define VTSS_X_VOP_RAM_INIT_RAM_TEST_OPT(x)      VTSS_EXTRACT_BITFIELD(x,2U,3U)

#define VTSS_F_VOP_RAM_INIT_RAM_INIT(x)          VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_RAM_INIT_RAM_INIT             VTSS_BIT(1U)
#define VTSS_X_VOP_RAM_INIT_RAM_INIT(x)          VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_RAM_INIT_RAM_CFG_HOOK(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_RAM_INIT_RAM_CFG_HOOK         VTSS_BIT(0U)
#define VTSS_X_VOP_RAM_INIT_RAM_CFG_HOOK(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CM_ADDR  t_sz:1 ga:8184, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_VOP_CM_ADDR          __REG(VTSS_TO_VOP,8184U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VOP_CM_ADDR_CM_ADDR(x)            (x)
#define VTSS_M_VOP_CM_ADDR_CM_ADDR               0xffffffffU
#define VTSS_X_VOP_CM_ADDR_CM_ADDR(x)            (x)


/* VOP_CM_DATA_WR  t_sz:1 ga:8184, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_VOP_CM_DATA_WR       __REG(VTSS_TO_VOP,8184U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VOP_CM_DATA_WR_CM_DATA_WR(x)      (x)
#define VTSS_M_VOP_CM_DATA_WR_CM_DATA_WR         0xffffffffU
#define VTSS_X_VOP_CM_DATA_WR_CM_DATA_WR(x)      (x)


/* VOP_CM_DATA_RD  t_sz:1 ga:8184, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_VOP_CM_DATA_RD       __REG(VTSS_TO_VOP,8184U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VOP_CM_DATA_RD_CM_DATA_RD(x)      (x)
#define VTSS_M_VOP_CM_DATA_RD_CM_DATA_RD         0xffffffffU
#define VTSS_X_VOP_CM_DATA_RD_CM_DATA_RD(x)      (x)


/* VOP_CM_OP  t_sz:1 ga:8184, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_VOP_CM_OP            __REG(VTSS_TO_VOP,8184U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VOP_CM_OP_CM_OP(x)                VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VOP_CM_OP_CM_OP                   VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VOP_CM_OP_CM_OP(x)                VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VOP_L3_VOE_COMMON_CFG  t_sz:1 ga:0, gw:64, ra:0, gc:62, rc:1  */
#define VTSS_VOP_L3_VOE_COMMON_CFG(gi) __REG(VTSS_TO_VOP_L3,0U,gi,64U,0U,0U,62U,1U)

#define VTSS_F_VOP_L3_VOE_COMMON_CFG_UPMEP_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_L3_VOE_COMMON_CFG_UPMEP_ENA    VTSS_BIT(13U)
#define VTSS_X_VOP_L3_VOE_COMMON_CFG_UPMEP_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_L3_VOE_COMMON_CFG_VOE_IS_PATH(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_L3_VOE_COMMON_CFG_VOE_IS_PATH    VTSS_BIT(12U)
#define VTSS_X_VOP_L3_VOE_COMMON_CFG_VOE_IS_PATH(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_L3_VOE_COMMON_CFG_PATH_VOE_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_L3_VOE_COMMON_CFG_PATH_VOE_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_L3_VOE_COMMON_CFG_PATH_VOE_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_L3_VOE_COMMON_CFG_PATH_VOEID(x) VTSS_ENCODE_BITFIELD(x,1U,5U)
#define VTSS_M_VOP_L3_VOE_COMMON_CFG_PATH_VOEID    VTSS_ENCODE_BITMASK(1U,5U)
#define VTSS_X_VOP_L3_VOE_COMMON_CFG_PATH_VOEID(x) VTSS_EXTRACT_BITFIELD(x,1U,5U)

#define VTSS_F_VOP_L3_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_VOE_CTRL_L3  t_sz:1 ga:0, gw:64, ra:1, gc:62, rc:1  */
#define VTSS_VOP_L3_VOE_CTRL_L3(gi) __REG(VTSS_TO_VOP_L3,0U,gi,64U,0U,1U,62U,1U)

#define VTSS_F_VOP_L3_VOE_CTRL_L3_IP_VERSION(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_L3_VOE_CTRL_L3_IP_VERSION     VTSS_BIT(2U)
#define VTSS_X_VOP_L3_VOE_CTRL_L3_IP_VERSION(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_L3_VOE_CTRL_L3_VOE_MAC_RX_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_L3_VOE_CTRL_L3_VOE_MAC_RX_CHK_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_L3_VOE_CTRL_L3_VOE_MAC_RX_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_L3_VOE_CTRL_L3_VOE_IP_RX_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_VOE_CTRL_L3_VOE_IP_RX_CHK_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_VOE_CTRL_L3_VOE_IP_RX_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_VOE_MAC_CFG  t_sz:1 ga:0, gw:64, ra:2, gc:62, rc:1  */
#define VTSS_VOP_L3_VOE_MAC_CFG(gi) __REG(VTSS_TO_VOP_L3,0U,gi,64U,0U,2U,62U,1U)

#define VTSS_F_VOP_L3_VOE_MAC_CFG_VOE_MAC(x)     (x)
#define VTSS_M_VOP_L3_VOE_MAC_CFG_VOE_MAC        0xffffffffU
#define VTSS_X_VOP_L3_VOE_MAC_CFG_VOE_MAC(x)     (x)


/* VOP_L3_VOE_MAC_CFG1  t_sz:1 ga:0, gw:64, ra:3, gc:62, rc:1  */
#define VTSS_VOP_L3_VOE_MAC_CFG1(gi) __REG(VTSS_TO_VOP_L3,0U,gi,64U,0U,3U,62U,1U)

#define VTSS_F_VOP_L3_VOE_MAC_CFG1_VOE_MAC1(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_L3_VOE_MAC_CFG1_VOE_MAC1      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_L3_VOE_MAC_CFG1_VOE_MAC1(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_L3_VOE_IP_CFG  t_sz:1 ga:0, gw:64, ra:4, gc:62, rc:1  */
#define VTSS_VOP_L3_VOE_IP_CFG(gi) __REG(VTSS_TO_VOP_L3,0U,gi,64U,0U,4U,62U,1U)

#define VTSS_F_VOP_L3_VOE_IP_CFG_VOE_IP(x)       (x)
#define VTSS_M_VOP_L3_VOE_IP_CFG_VOE_IP          0xffffffffU
#define VTSS_X_VOP_L3_VOE_IP_CFG_VOE_IP(x)       (x)


/* VOP_L3_VOE_IP_CFG1  t_sz:1 ga:0, gw:64, ra:5, gc:62, rc:1  */
#define VTSS_VOP_L3_VOE_IP_CFG1(gi) __REG(VTSS_TO_VOP_L3,0U,gi,64U,0U,5U,62U,1U)

#define VTSS_F_VOP_L3_VOE_IP_CFG1_VOE_IP1(x)     (x)
#define VTSS_M_VOP_L3_VOE_IP_CFG1_VOE_IP1        0xffffffffU
#define VTSS_X_VOP_L3_VOE_IP_CFG1_VOE_IP1(x)     (x)


/* VOP_L3_VOE_IP_CFG2  t_sz:1 ga:0, gw:64, ra:6, gc:62, rc:1  */
#define VTSS_VOP_L3_VOE_IP_CFG2(gi) __REG(VTSS_TO_VOP_L3,0U,gi,64U,0U,6U,62U,1U)

#define VTSS_F_VOP_L3_VOE_IP_CFG2_VOE_IP2(x)     (x)
#define VTSS_M_VOP_L3_VOE_IP_CFG2_VOE_IP2        0xffffffffU
#define VTSS_X_VOP_L3_VOE_IP_CFG2_VOE_IP2(x)     (x)


/* VOP_L3_VOE_IP_CFG3  t_sz:1 ga:0, gw:64, ra:7, gc:62, rc:1  */
#define VTSS_VOP_L3_VOE_IP_CFG3(gi) __REG(VTSS_TO_VOP_L3,0U,gi,64U,0U,7U,62U,1U)

#define VTSS_F_VOP_L3_VOE_IP_CFG3_VOE_IP3(x)     (x)
#define VTSS_M_VOP_L3_VOE_IP_CFG3_VOE_IP3        0xffffffffU
#define VTSS_X_VOP_L3_VOE_IP_CFG3_VOE_IP3(x)     (x)


/* VOP_L3_PEER_IP_SESSION_CFG  t_sz:1 ga:0, gw:64, ra:8, gc:62, rc:3  */
#define VTSS_VOP_L3_PEER_IP_SESSION_CFG(gi,ri) __REG(VTSS_TO_VOP_L3,0U,gi,64U,ri,8U,62U,3U)

#define VTSS_F_VOP_L3_PEER_IP_SESSION_CFG_PEER_IP(x) (x)
#define VTSS_M_VOP_L3_PEER_IP_SESSION_CFG_PEER_IP    0xffffffffU
#define VTSS_X_VOP_L3_PEER_IP_SESSION_CFG_PEER_IP(x) (x)


/* VOP_L3_PEER_IP_SESSION_CFG1  t_sz:1 ga:0, gw:64, ra:11, gc:62, rc:3  */
#define VTSS_VOP_L3_PEER_IP_SESSION_CFG1(gi,ri) __REG(VTSS_TO_VOP_L3,0U,gi,64U,ri,11U,62U,3U)

#define VTSS_F_VOP_L3_PEER_IP_SESSION_CFG1_PEER_IP1(x) (x)
#define VTSS_M_VOP_L3_PEER_IP_SESSION_CFG1_PEER_IP1    0xffffffffU
#define VTSS_X_VOP_L3_PEER_IP_SESSION_CFG1_PEER_IP1(x) (x)


/* VOP_L3_PEER_IP_SESSION_CFG2  t_sz:1 ga:0, gw:64, ra:14, gc:62, rc:3  */
#define VTSS_VOP_L3_PEER_IP_SESSION_CFG2(gi,ri) __REG(VTSS_TO_VOP_L3,0U,gi,64U,ri,14U,62U,3U)

#define VTSS_F_VOP_L3_PEER_IP_SESSION_CFG2_PEER_IP2(x) (x)
#define VTSS_M_VOP_L3_PEER_IP_SESSION_CFG2_PEER_IP2    0xffffffffU
#define VTSS_X_VOP_L3_PEER_IP_SESSION_CFG2_PEER_IP2(x) (x)


/* VOP_L3_PEER_IP_SESSION_CFG3  t_sz:1 ga:0, gw:64, ra:17, gc:62, rc:3  */
#define VTSS_VOP_L3_PEER_IP_SESSION_CFG3(gi,ri) __REG(VTSS_TO_VOP_L3,0U,gi,64U,ri,17U,62U,3U)

#define VTSS_F_VOP_L3_PEER_IP_SESSION_CFG3_PEER_IP3(x) (x)
#define VTSS_M_VOP_L3_PEER_IP_SESSION_CFG3_PEER_IP3    0xffffffffU
#define VTSS_X_VOP_L3_PEER_IP_SESSION_CFG3_PEER_IP3(x) (x)


/* VOP_L3_UDP_SESSION_CFG  t_sz:1 ga:0, gw:64, ra:20, gc:62, rc:3  */
#define VTSS_VOP_L3_UDP_SESSION_CFG(gi,ri) __REG(VTSS_TO_VOP_L3,0U,gi,64U,ri,20U,62U,3U)

#define VTSS_F_VOP_L3_UDP_SESSION_CFG_UDP_PORT(x) VTSS_ENCODE_BITFIELD(x,2U,16U)
#define VTSS_M_VOP_L3_UDP_SESSION_CFG_UDP_PORT    VTSS_ENCODE_BITMASK(2U,16U)
#define VTSS_X_VOP_L3_UDP_SESSION_CFG_UDP_PORT(x) VTSS_EXTRACT_BITFIELD(x,2U,16U)

#define VTSS_F_VOP_L3_UDP_SESSION_CFG_SESSION_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_L3_UDP_SESSION_CFG_SESSION_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_L3_UDP_SESSION_CFG_SESSION_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_L3_UDP_SESSION_CFG_PEER_IP_RX_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_UDP_SESSION_CFG_PEER_IP_RX_CHK_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_UDP_SESSION_CFG_PEER_IP_RX_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_TCP_CFG  t_sz:1 ga:0, gw:64, ra:23, gc:62, rc:1  */
#define VTSS_VOP_L3_TCP_CFG(gi)   __REG(VTSS_TO_VOP_L3,0U,gi,64U,0U,23U,62U,1U)

#define VTSS_F_VOP_L3_TCP_CFG_TCP_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_L3_TCP_CFG_TCP_CPU_COPY_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_L3_TCP_CFG_TCP_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_L3_TCP_CFG_TCP_CNT_DATA_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_TCP_CFG_TCP_CNT_DATA_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_TCP_CFG_TCP_CNT_DATA_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_TWAMP_CFG  t_sz:1 ga:0, gw:64, ra:24, gc:62, rc:1  */
#define VTSS_VOP_L3_TWAMP_CFG(gi) __REG(VTSS_TO_VOP_L3,0U,gi,64U,0U,24U,62U,1U)

#define VTSS_F_VOP_L3_TWAMP_CFG_TWAMP_ERROR_ESTIMATE(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_L3_TWAMP_CFG_TWAMP_ERROR_ESTIMATE    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_L3_TWAMP_CFG_TWAMP_ERROR_ESTIMATE(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_L3_TWAMP_SESSION_CFG  t_sz:1 ga:0, gw:64, ra:25, gc:62, rc:3  */
#define VTSS_VOP_L3_TWAMP_SESSION_CFG(gi,ri) __REG(VTSS_TO_VOP_L3,0U,gi,64U,ri,25U,62U,3U)

#define VTSS_F_VOP_L3_TWAMP_SESSION_CFG_TWAMP_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_L3_TWAMP_SESSION_CFG_TWAMP_ENA    VTSS_BIT(6U)
#define VTSS_X_VOP_L3_TWAMP_SESSION_CFG_TWAMP_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_L3_TWAMP_SESSION_CFG_TWAMP_MODE(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_L3_TWAMP_SESSION_CFG_TWAMP_MODE    VTSS_BIT(5U)
#define VTSS_X_VOP_L3_TWAMP_SESSION_CFG_TWAMP_MODE(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_L3_TWAMP_SESSION_CFG_TWAMP_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_L3_TWAMP_SESSION_CFG_TWAMP_CPU_COPY_ENA    VTSS_BIT(4U)
#define VTSS_X_VOP_L3_TWAMP_SESSION_CFG_TWAMP_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_L3_TWAMP_SESSION_CFG_TWAMP_SEQ_NUM_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_L3_TWAMP_SESSION_CFG_TWAMP_SEQ_NUM_ENA    VTSS_BIT(3U)
#define VTSS_X_VOP_L3_TWAMP_SESSION_CFG_TWAMP_SEQ_NUM_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_L3_TWAMP_SESSION_CFG_TWAMP_LOOPBACK_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_L3_TWAMP_SESSION_CFG_TWAMP_LOOPBACK_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_L3_TWAMP_SESSION_CFG_TWAMP_LOOPBACK_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_L3_TWAMP_SESSION_CFG_TWAMP_CNT_DATA_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_L3_TWAMP_SESSION_CFG_TWAMP_CNT_DATA_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_L3_TWAMP_SESSION_CFG_TWAMP_CNT_DATA_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_L3_TWAMP_SESSION_CFG_TWAMP_MULT_RX_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_TWAMP_SESSION_CFG_TWAMP_MULT_RX_CHK_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_TWAMP_SESSION_CFG_TWAMP_MULT_RX_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_LOOPBACK_SESSION_CFG  t_sz:1 ga:0, gw:64, ra:28, gc:62, rc:3  */
#define VTSS_VOP_L3_LOOPBACK_SESSION_CFG(gi,ri) __REG(VTSS_TO_VOP_L3,0U,gi,64U,ri,28U,62U,3U)

#define VTSS_F_VOP_L3_LOOPBACK_SESSION_CFG_LB_ES0_ISDX_ENA(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_VOP_L3_LOOPBACK_SESSION_CFG_LB_ES0_ISDX_ENA    VTSS_BIT(29U)
#define VTSS_X_VOP_L3_LOOPBACK_SESSION_CFG_LB_ES0_ISDX_ENA(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_VOP_L3_LOOPBACK_SESSION_CFG_LB_ISDX(x) VTSS_ENCODE_BITFIELD(x,17U,10U)
#define VTSS_M_VOP_L3_LOOPBACK_SESSION_CFG_LB_ISDX    VTSS_ENCODE_BITMASK(17U,10U)
#define VTSS_X_VOP_L3_LOOPBACK_SESSION_CFG_LB_ISDX(x) VTSS_EXTRACT_BITFIELD(x,17U,10U)

#define VTSS_F_VOP_L3_LOOPBACK_SESSION_CFG_LB_UDP_PORT(x) VTSS_ENCODE_BITFIELD(x,1U,16U)
#define VTSS_M_VOP_L3_LOOPBACK_SESSION_CFG_LB_UDP_PORT    VTSS_ENCODE_BITMASK(1U,16U)
#define VTSS_X_VOP_L3_LOOPBACK_SESSION_CFG_LB_UDP_PORT(x) VTSS_EXTRACT_BITFIELD(x,1U,16U)

#define VTSS_F_VOP_L3_LOOPBACK_SESSION_CFG_CLEAR_DP_ON_LOOP(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_LOOPBACK_SESSION_CFG_CLEAR_DP_ON_LOOP    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_LOOPBACK_SESSION_CFG_CLEAR_DP_ON_LOOP(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_LOOPBACK_SESSION_CFG1  t_sz:1 ga:0, gw:64, ra:31, gc:62, rc:3  */
#define VTSS_VOP_L3_LOOPBACK_SESSION_CFG1(gi,ri) __REG(VTSS_TO_VOP_L3,0U,gi,64U,ri,31U,62U,3U)

#define VTSS_F_VOP_L3_LOOPBACK_SESSION_CFG1_LB_TTL(x) VTSS_ENCODE_BITFIELD(x,9U,8U)
#define VTSS_M_VOP_L3_LOOPBACK_SESSION_CFG1_LB_TTL    VTSS_ENCODE_BITMASK(9U,8U)
#define VTSS_X_VOP_L3_LOOPBACK_SESSION_CFG1_LB_TTL(x) VTSS_EXTRACT_BITFIELD(x,9U,8U)

#define VTSS_F_VOP_L3_LOOPBACK_SESSION_CFG1_LB_RLEG(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_VOP_L3_LOOPBACK_SESSION_CFG1_LB_RLEG    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_VOP_L3_LOOPBACK_SESSION_CFG1_LB_RLEG(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* VOP_L3_TCP_RX_CNT  t_sz:1 ga:4096, gw:32, ra:0, gc:62, rc:1  */
#define VTSS_VOP_L3_TCP_RX_CNT(gi) __REG(VTSS_TO_VOP_L3,4096U,gi,32U,0U,0U,62U,1U)

#define VTSS_F_VOP_L3_TCP_RX_CNT_TCP_RX_CNT(x)   (x)
#define VTSS_M_VOP_L3_TCP_RX_CNT_TCP_RX_CNT      0xffffffffU
#define VTSS_X_VOP_L3_TCP_RX_CNT_TCP_RX_CNT(x)   (x)


/* VOP_L3_TCP_TX_CNT  t_sz:1 ga:4096, gw:32, ra:1, gc:62, rc:1  */
#define VTSS_VOP_L3_TCP_TX_CNT(gi) __REG(VTSS_TO_VOP_L3,4096U,gi,32U,0U,1U,62U,1U)

#define VTSS_F_VOP_L3_TCP_TX_CNT_TCP_TX_CNT(x)   (x)
#define VTSS_M_VOP_L3_TCP_TX_CNT_TCP_TX_CNT      0xffffffffU
#define VTSS_X_VOP_L3_TCP_TX_CNT_TCP_TX_CNT(x)   (x)


/* VOP_L3_UDP_SESSION_RX_CNT  t_sz:1 ga:4096, gw:32, ra:2, gc:62, rc:3  */
#define VTSS_VOP_L3_UDP_SESSION_RX_CNT(gi,ri) __REG(VTSS_TO_VOP_L3,4096U,gi,32U,ri,2U,62U,3U)

#define VTSS_F_VOP_L3_UDP_SESSION_RX_CNT_UDP_SESSION_RX_CNT(x) (x)
#define VTSS_M_VOP_L3_UDP_SESSION_RX_CNT_UDP_SESSION_RX_CNT    0xffffffffU
#define VTSS_X_VOP_L3_UDP_SESSION_RX_CNT_UDP_SESSION_RX_CNT(x) (x)


/* VOP_L3_UDP_SESSION_TX_CNT  t_sz:1 ga:4096, gw:32, ra:5, gc:62, rc:3  */
#define VTSS_VOP_L3_UDP_SESSION_TX_CNT(gi,ri) __REG(VTSS_TO_VOP_L3,4096U,gi,32U,ri,5U,62U,3U)

#define VTSS_F_VOP_L3_UDP_SESSION_TX_CNT_UDP_SESSION_TX_CNT(x) (x)
#define VTSS_M_VOP_L3_UDP_SESSION_TX_CNT_UDP_SESSION_TX_CNT    0xffffffffU
#define VTSS_X_VOP_L3_UDP_SESSION_TX_CNT_UDP_SESSION_TX_CNT(x) (x)


/* VOP_L3_INTR_STICKY_L3  t_sz:1 ga:4096, gw:32, ra:8, gc:62, rc:1  */
#define VTSS_VOP_L3_INTR_STICKY_L3(gi) __REG(VTSS_TO_VOP_L3,4096U,gi,32U,0U,8U,62U,1U)

#define VTSS_F_VOP_L3_INTR_STICKY_L3_UNKNOWN_SESSION_RX_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_L3_INTR_STICKY_L3_UNKNOWN_SESSION_RX_ERR_STICKY    VTSS_BIT(2U)
#define VTSS_X_VOP_L3_INTR_STICKY_L3_UNKNOWN_SESSION_RX_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_L3_INTR_STICKY_L3_VOE_MAC_RX_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_L3_INTR_STICKY_L3_VOE_MAC_RX_ERR_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_L3_INTR_STICKY_L3_VOE_MAC_RX_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_L3_INTR_STICKY_L3_VOE_IP_RX_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_INTR_STICKY_L3_VOE_IP_RX_ERR_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_INTR_STICKY_L3_VOE_IP_RX_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_INTR_ENA_L3  t_sz:1 ga:4096, gw:32, ra:9, gc:62, rc:1  */
#define VTSS_VOP_L3_INTR_ENA_L3(gi) __REG(VTSS_TO_VOP_L3,4096U,gi,32U,0U,9U,62U,1U)

#define VTSS_F_VOP_L3_INTR_ENA_L3_UNKNOWN_SESSION_RX_ERR_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_L3_INTR_ENA_L3_UNKNOWN_SESSION_RX_ERR_INT_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_L3_INTR_ENA_L3_UNKNOWN_SESSION_RX_ERR_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_L3_INTR_ENA_L3_VOE_MAC_RX_ERR_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_L3_INTR_ENA_L3_VOE_MAC_RX_ERR_INT_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_L3_INTR_ENA_L3_VOE_MAC_RX_ERR_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_L3_INTR_ENA_L3_VOE_IP_RX_ERR_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_INTR_ENA_L3_VOE_IP_RX_ERR_INT_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_INTR_ENA_L3_VOE_IP_RX_ERR_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_EXTRACT_L3  t_sz:1 ga:4096, gw:32, ra:10, gc:62, rc:1  */
#define VTSS_VOP_L3_EXTRACT_L3(gi) __REG(VTSS_TO_VOP_L3,4096U,gi,32U,0U,10U,62U,1U)

#define VTSS_F_VOP_L3_EXTRACT_L3_EXTRACT_HIT_ME_ONCE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_L3_EXTRACT_L3_EXTRACT_HIT_ME_ONCE    VTSS_BIT(9U)
#define VTSS_X_VOP_L3_EXTRACT_L3_EXTRACT_HIT_ME_ONCE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_L3_EXTRACT_L3_HMO_SLOT(x)     VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_VOP_L3_EXTRACT_L3_HMO_SLOT        VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_VOP_L3_EXTRACT_L3_HMO_SLOT(x)     VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_VOP_L3_EXTRACT_L3_UNKNOWN_SESSION_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_L3_EXTRACT_L3_UNKNOWN_SESSION_RX_ERR_EXTR    VTSS_BIT(5U)
#define VTSS_X_VOP_L3_EXTRACT_L3_UNKNOWN_SESSION_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_L3_EXTRACT_L3_UNKNOWN_SESSION_RX_ERR_HMO_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_L3_EXTRACT_L3_UNKNOWN_SESSION_RX_ERR_HMO_ENA    VTSS_BIT(4U)
#define VTSS_X_VOP_L3_EXTRACT_L3_UNKNOWN_SESSION_RX_ERR_HMO_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_L3_EXTRACT_L3_VOE_MAC_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_L3_EXTRACT_L3_VOE_MAC_RX_ERR_EXTR    VTSS_BIT(3U)
#define VTSS_X_VOP_L3_EXTRACT_L3_VOE_MAC_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_L3_EXTRACT_L3_VOE_MAC_RX_ERR_HMO_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_L3_EXTRACT_L3_VOE_MAC_RX_ERR_HMO_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_L3_EXTRACT_L3_VOE_MAC_RX_ERR_HMO_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_L3_EXTRACT_L3_VOE_IP_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_L3_EXTRACT_L3_VOE_IP_RX_ERR_EXTR    VTSS_BIT(1U)
#define VTSS_X_VOP_L3_EXTRACT_L3_VOE_IP_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_L3_EXTRACT_L3_VOE_IP_RX_ERR_HMO_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_EXTRACT_L3_VOE_IP_RX_ERR_HMO_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_EXTRACT_L3_VOE_IP_RX_ERR_HMO_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_INTR_STICKY_SESSION_L3  t_sz:1 ga:4096, gw:32, ra:11, gc:62, rc:3  */
#define VTSS_VOP_L3_INTR_STICKY_SESSION_L3(gi,ri) __REG(VTSS_TO_VOP_L3,4096U,gi,32U,ri,11U,62U,3U)

#define VTSS_F_VOP_L3_INTR_STICKY_SESSION_L3_PEER_IP_RX_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_L3_INTR_STICKY_SESSION_L3_PEER_IP_RX_ERR_STICKY    VTSS_BIT(2U)
#define VTSS_X_VOP_L3_INTR_STICKY_SESSION_L3_PEER_IP_RX_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_L3_INTR_STICKY_SESSION_L3_TWAMP_MULT_RX_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_L3_INTR_STICKY_SESSION_L3_TWAMP_MULT_RX_ERR_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_L3_INTR_STICKY_SESSION_L3_TWAMP_MULT_RX_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_L3_INTR_STICKY_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_INTR_STICKY_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_INTR_STICKY_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_INTR_ENA_SESSION_L3  t_sz:1 ga:4096, gw:32, ra:14, gc:62, rc:3  */
#define VTSS_VOP_L3_INTR_ENA_SESSION_L3(gi,ri) __REG(VTSS_TO_VOP_L3,4096U,gi,32U,ri,14U,62U,3U)

#define VTSS_F_VOP_L3_INTR_ENA_SESSION_L3_PEER_IP_RX_ERR_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_L3_INTR_ENA_SESSION_L3_PEER_IP_RX_ERR_INT_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_L3_INTR_ENA_SESSION_L3_PEER_IP_RX_ERR_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_L3_INTR_ENA_SESSION_L3_TWAMP_MULT_RX_ERR_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_L3_INTR_ENA_SESSION_L3_TWAMP_MULT_RX_ERR_INT_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_L3_INTR_ENA_SESSION_L3_TWAMP_MULT_RX_ERR_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_L3_INTR_ENA_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_INTR_ENA_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_INT_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_INTR_ENA_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_EXTRACT_SESSION_L3  t_sz:1 ga:4096, gw:32, ra:17, gc:62, rc:3  */
#define VTSS_VOP_L3_EXTRACT_SESSION_L3(gi,ri) __REG(VTSS_TO_VOP_L3,4096U,gi,32U,ri,17U,62U,3U)

#define VTSS_F_VOP_L3_EXTRACT_SESSION_L3_PEER_IP_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_L3_EXTRACT_SESSION_L3_PEER_IP_RX_ERR_EXTR    VTSS_BIT(7U)
#define VTSS_X_VOP_L3_EXTRACT_SESSION_L3_PEER_IP_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_L3_EXTRACT_SESSION_L3_PEER_IP_RX_ERR_HMO_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_L3_EXTRACT_SESSION_L3_PEER_IP_RX_ERR_HMO_ENA    VTSS_BIT(6U)
#define VTSS_X_VOP_L3_EXTRACT_SESSION_L3_PEER_IP_RX_ERR_HMO_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_L3_EXTRACT_SESSION_L3_TWAMP_RX_NXT_EXTR(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_L3_EXTRACT_SESSION_L3_TWAMP_RX_NXT_EXTR    VTSS_BIT(5U)
#define VTSS_X_VOP_L3_EXTRACT_SESSION_L3_TWAMP_RX_NXT_EXTR(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_L3_EXTRACT_SESSION_L3_TWAMP_RX_NXT_HMO_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_L3_EXTRACT_SESSION_L3_TWAMP_RX_NXT_HMO_ENA    VTSS_BIT(4U)
#define VTSS_X_VOP_L3_EXTRACT_SESSION_L3_TWAMP_RX_NXT_HMO_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_L3_EXTRACT_SESSION_L3_TWAMP_MULT_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_L3_EXTRACT_SESSION_L3_TWAMP_MULT_RX_ERR_EXTR    VTSS_BIT(3U)
#define VTSS_X_VOP_L3_EXTRACT_SESSION_L3_TWAMP_MULT_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_L3_EXTRACT_SESSION_L3_TWAMP_MULT_RX_ERR_HMO_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_L3_EXTRACT_SESSION_L3_TWAMP_MULT_RX_ERR_HMO_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_L3_EXTRACT_SESSION_L3_TWAMP_MULT_RX_ERR_HMO_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_L3_EXTRACT_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_L3_EXTRACT_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_EXTR    VTSS_BIT(1U)
#define VTSS_X_VOP_L3_EXTRACT_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_L3_EXTRACT_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_HMO_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_EXTRACT_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_HMO_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_EXTRACT_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_HMO_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_TWAMP_RX_SEQ_NUM  t_sz:1 ga:4096, gw:32, ra:20, gc:62, rc:3  */
#define VTSS_VOP_L3_TWAMP_RX_SEQ_NUM(gi,ri) __REG(VTSS_TO_VOP_L3,4096U,gi,32U,ri,20U,62U,3U)

#define VTSS_F_VOP_L3_TWAMP_RX_SEQ_NUM_TWAMP_RX_SEQ_NUM(x) (x)
#define VTSS_M_VOP_L3_TWAMP_RX_SEQ_NUM_TWAMP_RX_SEQ_NUM    0xffffffffU
#define VTSS_X_VOP_L3_TWAMP_RX_SEQ_NUM_TWAMP_RX_SEQ_NUM(x) (x)


/* VOP_L3_TWAMP_TX_SEQ_NUM  t_sz:1 ga:4096, gw:32, ra:23, gc:62, rc:3  */
#define VTSS_VOP_L3_TWAMP_TX_SEQ_NUM(gi,ri) __REG(VTSS_TO_VOP_L3,4096U,gi,32U,ri,23U,62U,3U)

#define VTSS_F_VOP_L3_TWAMP_TX_SEQ_NUM_TWAMP_TX_SEQ_NUM(x) (x)
#define VTSS_M_VOP_L3_TWAMP_TX_SEQ_NUM_TWAMP_TX_SEQ_NUM    0xffffffffU
#define VTSS_X_VOP_L3_TWAMP_TX_SEQ_NUM_TWAMP_TX_SEQ_NUM(x) (x)


/* VOP_MRP_VOE_COMMON_CFG  t_sz:1 ga:2048, gw:16, ra:0, gc:62, rc:1  */
#define VTSS_VOP_MRP_VOE_COMMON_CFG(gi) __REG(VTSS_TO_VOP_MRP,2048U,gi,16U,0U,0U,62U,1U)

#define VTSS_F_VOP_MRP_VOE_COMMON_CFG_UPMEP_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_MRP_VOE_COMMON_CFG_UPMEP_ENA    VTSS_BIT(13U)
#define VTSS_X_VOP_MRP_VOE_COMMON_CFG_UPMEP_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_MRP_VOE_COMMON_CFG_VOE_IS_PATH(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_MRP_VOE_COMMON_CFG_VOE_IS_PATH    VTSS_BIT(12U)
#define VTSS_X_VOP_MRP_VOE_COMMON_CFG_VOE_IS_PATH(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_MRP_VOE_COMMON_CFG_PATH_VOE_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_MRP_VOE_COMMON_CFG_PATH_VOE_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_MRP_VOE_COMMON_CFG_PATH_VOE_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_MRP_VOE_COMMON_CFG_PATH_VOEID(x) VTSS_ENCODE_BITFIELD(x,1U,5U)
#define VTSS_M_VOP_MRP_VOE_COMMON_CFG_PATH_VOEID    VTSS_ENCODE_BITMASK(1U,5U)
#define VTSS_X_VOP_MRP_VOE_COMMON_CFG_PATH_VOEID(x) VTSS_EXTRACT_BITFIELD(x,1U,5U)

#define VTSS_F_VOP_MRP_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MRP_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_MRP_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MRP_MRP_CTRL  t_sz:1 ga:2048, gw:16, ra:1, gc:62, rc:1  */
#define VTSS_VOP_MRP_MRP_CTRL(gi) __REG(VTSS_TO_VOP_MRP,2048U,gi,16U,0U,1U,62U,1U)

#define VTSS_F_VOP_MRP_MRP_CTRL_ITST_CHK_SEQ_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_MRP_MRP_CTRL_ITST_CHK_SEQ_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_MRP_MRP_CTRL_ITST_CHK_SEQ_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_MRP_MRP_CTRL_TST_CHK_SEQ_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_MRP_MRP_CTRL_TST_CHK_SEQ_ENA    VTSS_BIT(10U)
#define VTSS_X_VOP_MRP_MRP_CTRL_TST_CHK_SEQ_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_MRP_MRP_CTRL_CHK_DMAC_ENA(x)  VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_MRP_MRP_CTRL_CHK_DMAC_ENA     VTSS_BIT(9U)
#define VTSS_X_VOP_MRP_MRP_CTRL_CHK_DMAC_ENA(x)  VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_MRP_MRP_CTRL_ALLOW_MRP_OUIS_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_MRP_MRP_CTRL_ALLOW_MRP_OUIS_ENA    VTSS_BIT(8U)
#define VTSS_X_VOP_MRP_MRP_CTRL_ALLOW_MRP_OUIS_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_MRP_MRP_CTRL_CHK_VERSION_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_MRP_MRP_CTRL_CHK_VERSION_ENA    VTSS_BIT(7U)
#define VTSS_X_VOP_MRP_MRP_CTRL_CHK_VERSION_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_MRP_MRP_CTRL_MRP_VERSION(x)   VTSS_ENCODE_BITFIELD(x,3U,4U)
#define VTSS_M_VOP_MRP_MRP_CTRL_MRP_VERSION      VTSS_ENCODE_BITMASK(3U,4U)
#define VTSS_X_VOP_MRP_MRP_CTRL_MRP_VERSION(x)   VTSS_EXTRACT_BITFIELD(x,3U,4U)

#define VTSS_F_VOP_MRP_MRP_CTRL_MRP_TST_ENA(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_MRP_MRP_CTRL_MRP_TST_ENA      VTSS_BIT(2U)
#define VTSS_X_VOP_MRP_MRP_CTRL_MRP_TST_ENA(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_MRP_MRP_CTRL_MRP_ITST_ENA(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_MRP_MRP_CTRL_MRP_ITST_ENA     VTSS_BIT(1U)
#define VTSS_X_VOP_MRP_MRP_CTRL_MRP_ITST_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_MRP_MRP_CTRL_MRP_ENA(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MRP_MRP_CTRL_MRP_ENA          VTSS_BIT(0U)
#define VTSS_X_VOP_MRP_MRP_CTRL_MRP_ENA(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MRP_MRP_FWD_CTRL  t_sz:1 ga:2048, gw:16, ra:2, gc:62, rc:1  */
#define VTSS_VOP_MRP_MRP_FWD_CTRL(gi) __REG(VTSS_TO_VOP_MRP,2048U,gi,16U,0U,2U,62U,1U)

#define VTSS_F_VOP_MRP_MRP_FWD_CTRL_ICON_MASK_ENA(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_VOP_MRP_MRP_FWD_CTRL_ICON_MASK_ENA    VTSS_BIT(25U)
#define VTSS_X_VOP_MRP_MRP_FWD_CTRL_ICON_MASK_ENA(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_VOP_MRP_MRP_FWD_CTRL_RING_MASK_ENA(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_VOP_MRP_MRP_FWD_CTRL_RING_MASK_ENA    VTSS_BIT(24U)
#define VTSS_X_VOP_MRP_MRP_FWD_CTRL_RING_MASK_ENA(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_VOP_MRP_MRP_FWD_CTRL_ERR_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,22U,2U)
#define VTSS_M_VOP_MRP_MRP_FWD_CTRL_ERR_FWD_SEL    VTSS_ENCODE_BITMASK(22U,2U)
#define VTSS_X_VOP_MRP_MRP_FWD_CTRL_ERR_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,22U,2U)

#define VTSS_F_VOP_MRP_MRP_FWD_CTRL_MRP_TST_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,20U,2U)
#define VTSS_M_VOP_MRP_MRP_FWD_CTRL_MRP_TST_FWD_SEL    VTSS_ENCODE_BITMASK(20U,2U)
#define VTSS_X_VOP_MRP_MRP_FWD_CTRL_MRP_TST_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,20U,2U)

#define VTSS_F_VOP_MRP_MRP_FWD_CTRL_MRP_TPM_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,18U,2U)
#define VTSS_M_VOP_MRP_MRP_FWD_CTRL_MRP_TPM_FWD_SEL    VTSS_ENCODE_BITMASK(18U,2U)
#define VTSS_X_VOP_MRP_MRP_FWD_CTRL_MRP_TPM_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,18U,2U)

#define VTSS_F_VOP_MRP_MRP_FWD_CTRL_MRP_LD_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_VOP_MRP_MRP_FWD_CTRL_MRP_LD_FWD_SEL    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_VOP_MRP_MRP_FWD_CTRL_MRP_LD_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_VOP_MRP_MRP_FWD_CTRL_MRP_LU_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_VOP_MRP_MRP_FWD_CTRL_MRP_LU_FWD_SEL    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_VOP_MRP_MRP_FWD_CTRL_MRP_LU_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_VOP_MRP_MRP_FWD_CTRL_MRP_TC_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_VOP_MRP_MRP_FWD_CTRL_MRP_TC_FWD_SEL    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_VOP_MRP_MRP_FWD_CTRL_MRP_TC_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_VOP_MRP_MRP_FWD_CTRL_MRP_ITST_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,10U,2U)
#define VTSS_M_VOP_MRP_MRP_FWD_CTRL_MRP_ITST_FWD_SEL    VTSS_ENCODE_BITMASK(10U,2U)
#define VTSS_X_VOP_MRP_MRP_FWD_CTRL_MRP_ITST_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,10U,2U)

#define VTSS_F_VOP_MRP_MRP_FWD_CTRL_MRP_ITC_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_VOP_MRP_MRP_FWD_CTRL_MRP_ITC_FWD_SEL    VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_VOP_MRP_MRP_FWD_CTRL_MRP_ITC_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_VOP_MRP_MRP_FWD_CTRL_MRP_ILD_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,6U,2U)
#define VTSS_M_VOP_MRP_MRP_FWD_CTRL_MRP_ILD_FWD_SEL    VTSS_ENCODE_BITMASK(6U,2U)
#define VTSS_X_VOP_MRP_MRP_FWD_CTRL_MRP_ILD_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,6U,2U)

#define VTSS_F_VOP_MRP_MRP_FWD_CTRL_MRP_ILU_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_VOP_MRP_MRP_FWD_CTRL_MRP_ILU_FWD_SEL    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_VOP_MRP_MRP_FWD_CTRL_MRP_ILU_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_VOP_MRP_MRP_FWD_CTRL_MRP_ILSP_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_VOP_MRP_MRP_FWD_CTRL_MRP_ILSP_FWD_SEL    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_VOP_MRP_MRP_FWD_CTRL_MRP_ILSP_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_VOP_MRP_MRP_FWD_CTRL_OTHER_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VOP_MRP_MRP_FWD_CTRL_OTHER_FWD_SEL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VOP_MRP_MRP_FWD_CTRL_OTHER_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VOP_MRP_RING_MASK_CFG  t_sz:1 ga:2048, gw:16, ra:3, gc:62, rc:1  */
#define VTSS_VOP_MRP_RING_MASK_CFG(gi) __REG(VTSS_TO_VOP_MRP,2048U,gi,16U,0U,3U,62U,1U)

#define VTSS_F_VOP_MRP_RING_MASK_CFG_RING_PORTMASK(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_VOP_MRP_RING_MASK_CFG_RING_PORTMASK    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_VOP_MRP_RING_MASK_CFG_RING_PORTMASK(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* VOP_MRP_ICON_MASK_CFG  t_sz:1 ga:2048, gw:16, ra:4, gc:62, rc:1  */
#define VTSS_VOP_MRP_ICON_MASK_CFG(gi) __REG(VTSS_TO_VOP_MRP,2048U,gi,16U,0U,4U,62U,1U)

#define VTSS_F_VOP_MRP_ICON_MASK_CFG_ICON_PORTMASK(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_VOP_MRP_ICON_MASK_CFG_ICON_PORTMASK    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_VOP_MRP_ICON_MASK_CFG_ICON_PORTMASK(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* VOP_MRP_TST_FWD_CTRL  t_sz:1 ga:2048, gw:16, ra:5, gc:62, rc:1  */
#define VTSS_VOP_MRP_TST_FWD_CTRL(gi) __REG(VTSS_TO_VOP_MRP,2048U,gi,16U,0U,5U,62U,1U)

#define VTSS_F_VOP_MRP_TST_FWD_CTRL_HI_PRIO_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,6U,2U)
#define VTSS_M_VOP_MRP_TST_FWD_CTRL_HI_PRIO_FWD_SEL    VTSS_ENCODE_BITMASK(6U,2U)
#define VTSS_X_VOP_MRP_TST_FWD_CTRL_HI_PRIO_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,6U,2U)

#define VTSS_F_VOP_MRP_TST_FWD_CTRL_LO_PRIO_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_VOP_MRP_TST_FWD_CTRL_LO_PRIO_FWD_SEL    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_VOP_MRP_TST_FWD_CTRL_LO_PRIO_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_VOP_MRP_TST_FWD_CTRL_REM_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_VOP_MRP_TST_FWD_CTRL_REM_FWD_SEL    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_VOP_MRP_TST_FWD_CTRL_REM_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_VOP_MRP_TST_FWD_CTRL_OWN_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VOP_MRP_TST_FWD_CTRL_OWN_FWD_SEL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VOP_MRP_TST_FWD_CTRL_OWN_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VOP_MRP_TST_CFG  t_sz:1 ga:2048, gw:16, ra:6, gc:62, rc:1  */
#define VTSS_VOP_MRP_TST_CFG(gi)  __REG(VTSS_TO_VOP_MRP,2048U,gi,16U,0U,6U,62U,1U)

#define VTSS_F_VOP_MRP_TST_CFG_SAMPLE_LO_PRIO_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_MRP_TST_CFG_SAMPLE_LO_PRIO_ENA    VTSS_BIT(9U)
#define VTSS_X_VOP_MRP_TST_CFG_SAMPLE_LO_PRIO_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_MRP_TST_CFG_SAMPLE_HI_PRIO_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_MRP_TST_CFG_SAMPLE_HI_PRIO_ENA    VTSS_BIT(8U)
#define VTSS_X_VOP_MRP_TST_CFG_SAMPLE_HI_PRIO_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_MRP_TST_CFG_CHK_REM_PRIO_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_MRP_TST_CFG_CHK_REM_PRIO_ENA    VTSS_BIT(7U)
#define VTSS_X_VOP_MRP_TST_CFG_CHK_REM_PRIO_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_MRP_TST_CFG_CHK_BEST_MRM_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_MRP_TST_CFG_CHK_BEST_MRM_ENA    VTSS_BIT(6U)
#define VTSS_X_VOP_MRP_TST_CFG_CHK_BEST_MRM_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_MRP_TST_CFG_CLR_MISS_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_MRP_TST_CFG_CLR_MISS_CNT_ENA    VTSS_BIT(5U)
#define VTSS_X_VOP_MRP_TST_CFG_CLR_MISS_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_MRP_TST_CFG_LOC_PERIOD(x)     VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_VOP_MRP_TST_CFG_LOC_PERIOD        VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_VOP_MRP_TST_CFG_LOC_PERIOD(x)     VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* VOP_MRP_TST_PRIO_CFG  t_sz:1 ga:2048, gw:16, ra:7, gc:62, rc:1  */
#define VTSS_VOP_MRP_TST_PRIO_CFG(gi) __REG(VTSS_TO_VOP_MRP,2048U,gi,16U,0U,7U,62U,1U)

#define VTSS_F_VOP_MRP_TST_PRIO_CFG_OWN_PRIO(x)  VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_MRP_TST_PRIO_CFG_OWN_PRIO     VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_MRP_TST_PRIO_CFG_OWN_PRIO(x)  VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_MRP_ITST_FWD_CTRL  t_sz:1 ga:2048, gw:16, ra:8, gc:62, rc:1  */
#define VTSS_VOP_MRP_ITST_FWD_CTRL(gi) __REG(VTSS_TO_VOP_MRP,2048U,gi,16U,0U,8U,62U,1U)

#define VTSS_F_VOP_MRP_ITST_FWD_CTRL_ITST_REM_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_VOP_MRP_ITST_FWD_CTRL_ITST_REM_FWD_SEL    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_VOP_MRP_ITST_FWD_CTRL_ITST_REM_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_VOP_MRP_ITST_FWD_CTRL_ITST_OWN_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VOP_MRP_ITST_FWD_CTRL_ITST_OWN_FWD_SEL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VOP_MRP_ITST_FWD_CTRL_ITST_OWN_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VOP_MRP_ITST_CFG  t_sz:1 ga:2048, gw:16, ra:9, gc:62, rc:1  */
#define VTSS_VOP_MRP_ITST_CFG(gi) __REG(VTSS_TO_VOP_MRP,2048U,gi,16U,0U,9U,62U,1U)

#define VTSS_F_VOP_MRP_ITST_CFG_ITST_CLR_MISS_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_MRP_ITST_CFG_ITST_CLR_MISS_CNT_ENA    VTSS_BIT(5U)
#define VTSS_X_VOP_MRP_ITST_CFG_ITST_CLR_MISS_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_MRP_ITST_CFG_ITST_LOC_PERIOD(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_VOP_MRP_ITST_CFG_ITST_LOC_PERIOD    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_VOP_MRP_ITST_CFG_ITST_LOC_PERIOD(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* VOP_MRP_MRP_MAC_LSB  t_sz:1 ga:2048, gw:16, ra:10, gc:62, rc:1  */
#define VTSS_VOP_MRP_MRP_MAC_LSB(gi) __REG(VTSS_TO_VOP_MRP,2048U,gi,16U,0U,10U,62U,1U)

#define VTSS_F_VOP_MRP_MRP_MAC_LSB_MRP_MAC_LSB(x) (x)
#define VTSS_M_VOP_MRP_MRP_MAC_LSB_MRP_MAC_LSB    0xffffffffU
#define VTSS_X_VOP_MRP_MRP_MAC_LSB_MRP_MAC_LSB(x) (x)


/* VOP_MRP_MRP_MAC_MSB  t_sz:1 ga:2048, gw:16, ra:11, gc:62, rc:1  */
#define VTSS_VOP_MRP_MRP_MAC_MSB(gi) __REG(VTSS_TO_VOP_MRP,2048U,gi,16U,0U,11U,62U,1U)

#define VTSS_F_VOP_MRP_MRP_MAC_MSB_MRP_MAC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_MRP_MRP_MAC_MSB_MRP_MAC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_MRP_MRP_MAC_MSB_MRP_MAC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_MRP_BEST_MAC_LSB  t_sz:1 ga:2048, gw:16, ra:12, gc:62, rc:1  */
#define VTSS_VOP_MRP_BEST_MAC_LSB(gi) __REG(VTSS_TO_VOP_MRP,2048U,gi,16U,0U,12U,62U,1U)

#define VTSS_F_VOP_MRP_BEST_MAC_LSB_BEST_MAC_LSB(x) (x)
#define VTSS_M_VOP_MRP_BEST_MAC_LSB_BEST_MAC_LSB    0xffffffffU
#define VTSS_X_VOP_MRP_BEST_MAC_LSB_BEST_MAC_LSB(x) (x)


/* VOP_MRP_BEST_MAC_MSB  t_sz:1 ga:2048, gw:16, ra:13, gc:62, rc:1  */
#define VTSS_VOP_MRP_BEST_MAC_MSB(gi) __REG(VTSS_TO_VOP_MRP,2048U,gi,16U,0U,13U,62U,1U)

#define VTSS_F_VOP_MRP_BEST_MAC_MSB_BEST_MAC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_MRP_BEST_MAC_MSB_BEST_MAC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_MRP_BEST_MAC_MSB_BEST_MAC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_MRP_MRP_TX_CFG  t_sz:1 ga:2048, gw:16, ra:14, gc:62, rc:2  */
#define VTSS_VOP_MRP_MRP_TX_CFG(gi,ri) __REG(VTSS_TO_VOP_MRP,2048U,gi,16U,ri,14U,62U,2U)

#define VTSS_F_VOP_MRP_MRP_TX_CFG_MRP_TIMESTAMP_UPD_ENA(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_VOP_MRP_MRP_TX_CFG_MRP_TIMESTAMP_UPD_ENA    VTSS_BIT(22U)
#define VTSS_X_VOP_MRP_MRP_TX_CFG_MRP_TIMESTAMP_UPD_ENA(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_VOP_MRP_MRP_TX_CFG_MRP_SEQ_UPD_ENA(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_VOP_MRP_MRP_TX_CFG_MRP_SEQ_UPD_ENA    VTSS_BIT(21U)
#define VTSS_X_VOP_MRP_MRP_TX_CFG_MRP_SEQ_UPD_ENA(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_VOP_MRP_MRP_TX_CFG_MRP_MISC_UPD_ENA(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_VOP_MRP_MRP_TX_CFG_MRP_MISC_UPD_ENA    VTSS_BIT(20U)
#define VTSS_X_VOP_MRP_MRP_TX_CFG_MRP_MISC_UPD_ENA(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_VOP_MRP_MRP_TX_CFG_MRP_STATE(x)   VTSS_ENCODE_BITFIELD(x,18U,2U)
#define VTSS_M_VOP_MRP_MRP_TX_CFG_MRP_STATE      VTSS_ENCODE_BITMASK(18U,2U)
#define VTSS_X_VOP_MRP_MRP_TX_CFG_MRP_STATE(x)   VTSS_EXTRACT_BITFIELD(x,18U,2U)

#define VTSS_F_VOP_MRP_MRP_TX_CFG_MRP_PORTROLE(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_VOP_MRP_MRP_TX_CFG_MRP_PORTROLE    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_VOP_MRP_MRP_TX_CFG_MRP_PORTROLE(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_VOP_MRP_MRP_TX_CFG_MRP_TRANS(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_MRP_MRP_TX_CFG_MRP_TRANS      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_MRP_MRP_TX_CFG_MRP_TRANS(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_MRP_TST_RX_CNT  t_sz:1 ga:0, gw:32, ra:0, gc:62, rc:1  */
#define VTSS_VOP_MRP_TST_RX_CNT(gi) __REG(VTSS_TO_VOP_MRP,0U,gi,32U,0U,0U,62U,1U)

#define VTSS_F_VOP_MRP_TST_RX_CNT_TST_RX_CNT(x)  (x)
#define VTSS_M_VOP_MRP_TST_RX_CNT_TST_RX_CNT     0xffffffffU
#define VTSS_X_VOP_MRP_TST_RX_CNT_TST_RX_CNT(x)  (x)


/* VOP_MRP_TST_DELTA_TS  t_sz:1 ga:0, gw:32, ra:1, gc:62, rc:1  */
#define VTSS_VOP_MRP_TST_DELTA_TS(gi) __REG(VTSS_TO_VOP_MRP,0U,gi,32U,0U,1U,62U,1U)

#define VTSS_F_VOP_MRP_TST_DELTA_TS_TST_DELTA_TS(x) (x)
#define VTSS_M_VOP_MRP_TST_DELTA_TS_TST_DELTA_TS    0xffffffffU
#define VTSS_X_VOP_MRP_TST_DELTA_TS_TST_DELTA_TS(x) (x)


/* VOP_MRP_TST_STAT  t_sz:1 ga:0, gw:32, ra:2, gc:62, rc:1  */
#define VTSS_VOP_MRP_TST_STAT(gi) __REG(VTSS_TO_VOP_MRP,0U,gi,32U,0U,2U,62U,1U)

#define VTSS_F_VOP_MRP_TST_STAT_MAX_MISS_CNT(x)  VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_VOP_MRP_TST_STAT_MAX_MISS_CNT     VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_VOP_MRP_TST_STAT_MAX_MISS_CNT(x)  VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_VOP_MRP_TST_STAT_MISS_CNT(x)      VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_VOP_MRP_TST_STAT_MISS_CNT         VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_VOP_MRP_TST_STAT_MISS_CNT(x)      VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* VOP_MRP_NXT_LOC_HMO  t_sz:1 ga:0, gw:32, ra:3, gc:62, rc:1  */
#define VTSS_VOP_MRP_NXT_LOC_HMO(gi) __REG(VTSS_TO_VOP_MRP,0U,gi,32U,0U,3U,62U,1U)

#define VTSS_F_VOP_MRP_NXT_LOC_HMO_NXT_LOC_CPU_HITME_ONCE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MRP_NXT_LOC_HMO_NXT_LOC_CPU_HITME_ONCE    VTSS_BIT(0U)
#define VTSS_X_VOP_MRP_NXT_LOC_HMO_NXT_LOC_CPU_HITME_ONCE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MRP_TST_PRIO_STAT  t_sz:1 ga:0, gw:32, ra:4, gc:62, rc:1  */
#define VTSS_VOP_MRP_TST_PRIO_STAT(gi) __REG(VTSS_TO_VOP_MRP,0U,gi,32U,0U,4U,62U,1U)

#define VTSS_F_VOP_MRP_TST_PRIO_STAT_BEST_PRIO(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_MRP_TST_PRIO_STAT_BEST_PRIO    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_MRP_TST_PRIO_STAT_BEST_PRIO(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_MRP_ITST_STAT  t_sz:1 ga:0, gw:32, ra:5, gc:62, rc:1  */
#define VTSS_VOP_MRP_ITST_STAT(gi) __REG(VTSS_TO_VOP_MRP,0U,gi,32U,0U,5U,62U,1U)

#define VTSS_F_VOP_MRP_ITST_STAT_ITST_MAX_MISS_CNT(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_VOP_MRP_ITST_STAT_ITST_MAX_MISS_CNT    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_VOP_MRP_ITST_STAT_ITST_MAX_MISS_CNT(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_VOP_MRP_ITST_STAT_ITST_MISS_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_VOP_MRP_ITST_STAT_ITST_MISS_CNT    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_VOP_MRP_ITST_STAT_ITST_MISS_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* VOP_MRP_ITST_NXT_LOC_HMO  t_sz:1 ga:0, gw:32, ra:6, gc:62, rc:1  */
#define VTSS_VOP_MRP_ITST_NXT_LOC_HMO(gi) __REG(VTSS_TO_VOP_MRP,0U,gi,32U,0U,6U,62U,1U)

#define VTSS_F_VOP_MRP_ITST_NXT_LOC_HMO_ITST_NXT_LOC_CPU_HITME_ONCE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MRP_ITST_NXT_LOC_HMO_ITST_NXT_LOC_CPU_HITME_ONCE    VTSS_BIT(0U)
#define VTSS_X_VOP_MRP_ITST_NXT_LOC_HMO_ITST_NXT_LOC_CPU_HITME_ONCE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MRP_ITST_RX_CNT  t_sz:1 ga:0, gw:32, ra:7, gc:62, rc:1  */
#define VTSS_VOP_MRP_ITST_RX_CNT(gi) __REG(VTSS_TO_VOP_MRP,0U,gi,32U,0U,7U,62U,1U)

#define VTSS_F_VOP_MRP_ITST_RX_CNT_ITST_RX_CNT(x) (x)
#define VTSS_M_VOP_MRP_ITST_RX_CNT_ITST_RX_CNT    0xffffffffU
#define VTSS_X_VOP_MRP_ITST_RX_CNT_ITST_RX_CNT(x) (x)


/* VOP_MRP_ITST_DELTA_TS  t_sz:1 ga:0, gw:32, ra:8, gc:62, rc:1  */
#define VTSS_VOP_MRP_ITST_DELTA_TS(gi) __REG(VTSS_TO_VOP_MRP,0U,gi,32U,0U,8U,62U,1U)

#define VTSS_F_VOP_MRP_ITST_DELTA_TS_ITST_DELTA_TS(x) (x)
#define VTSS_M_VOP_MRP_ITST_DELTA_TS_ITST_DELTA_TS    0xffffffffU
#define VTSS_X_VOP_MRP_ITST_DELTA_TS_ITST_DELTA_TS(x) (x)


/* VOP_MRP_MRP_RX_SEQ  t_sz:1 ga:0, gw:32, ra:9, gc:62, rc:2  */
#define VTSS_VOP_MRP_MRP_RX_SEQ(gi,ri) __REG(VTSS_TO_VOP_MRP,0U,gi,32U,ri,9U,62U,2U)

#define VTSS_F_VOP_MRP_MRP_RX_SEQ_RX_SEQ(x)      VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_MRP_MRP_RX_SEQ_RX_SEQ         VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_MRP_MRP_RX_SEQ_RX_SEQ(x)      VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_MRP_MRP_TX_SEQ  t_sz:1 ga:0, gw:32, ra:11, gc:62, rc:2  */
#define VTSS_VOP_MRP_MRP_TX_SEQ(gi,ri) __REG(VTSS_TO_VOP_MRP,0U,gi,32U,ri,11U,62U,2U)

#define VTSS_F_VOP_MRP_MRP_TX_SEQ_TX_SEQ(x)      VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_MRP_MRP_TX_SEQ_TX_SEQ         VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_MRP_MRP_TX_SEQ_TX_SEQ(x)      VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_MRP_MRP_STICKY  t_sz:1 ga:0, gw:32, ra:13, gc:62, rc:1  */
#define VTSS_VOP_MRP_MRP_STICKY(gi) __REG(VTSS_TO_VOP_MRP,0U,gi,32U,0U,13U,62U,1U)

#define VTSS_F_VOP_MRP_MRP_STICKY_MRP_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_MRP_MRP_STICKY_MRP_RX_STICKY    VTSS_BIT(7U)
#define VTSS_X_VOP_MRP_MRP_STICKY_MRP_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_MRP_MRP_STICKY_MRP_RX_PROC_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_MRP_MRP_STICKY_MRP_RX_PROC_STICKY    VTSS_BIT(6U)
#define VTSS_X_VOP_MRP_MRP_STICKY_MRP_RX_PROC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_MRP_MRP_STICKY_DMAC_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_MRP_MRP_STICKY_DMAC_ERR_STICKY    VTSS_BIT(5U)
#define VTSS_X_VOP_MRP_MRP_STICKY_DMAC_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_MRP_MRP_STICKY_VERSION_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_MRP_MRP_STICKY_VERSION_ERR_STICKY    VTSS_BIT(4U)
#define VTSS_X_VOP_MRP_MRP_STICKY_VERSION_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_MRP_MRP_STICKY_TST_RX_SEQ_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_MRP_MRP_STICKY_TST_RX_SEQ_ERR_STICKY    VTSS_BIT(3U)
#define VTSS_X_VOP_MRP_MRP_STICKY_TST_RX_SEQ_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_MRP_MRP_STICKY_ITST_RX_SEQ_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_MRP_MRP_STICKY_ITST_RX_SEQ_ERR_STICKY    VTSS_BIT(2U)
#define VTSS_X_VOP_MRP_MRP_STICKY_ITST_RX_SEQ_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_MRP_MRP_STICKY_ITST_LOC_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_MRP_MRP_STICKY_ITST_LOC_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_MRP_MRP_STICKY_ITST_LOC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_MRP_MRP_STICKY_TST_LOC_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MRP_MRP_STICKY_TST_LOC_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_MRP_MRP_STICKY_TST_LOC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MRP_MRP_INTR_ENA  t_sz:1 ga:0, gw:32, ra:14, gc:62, rc:1  */
#define VTSS_VOP_MRP_MRP_INTR_ENA(gi) __REG(VTSS_TO_VOP_MRP,0U,gi,32U,0U,14U,62U,1U)

#define VTSS_F_VOP_MRP_MRP_INTR_ENA_ITST_LOC_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_MRP_MRP_INTR_ENA_ITST_LOC_INTR_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_MRP_MRP_INTR_ENA_ITST_LOC_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_MRP_MRP_INTR_ENA_TST_LOC_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MRP_MRP_INTR_ENA_TST_LOC_INTR_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_MRP_MRP_INTR_ENA_TST_LOC_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MRP_TST_RX_LOC_CNT  t_sz:1 ga:0, gw:32, ra:15, gc:62, rc:1  */
#define VTSS_VOP_MRP_TST_RX_LOC_CNT(gi) __REG(VTSS_TO_VOP_MRP,0U,gi,32U,0U,15U,62U,1U)

#define VTSS_F_VOP_MRP_TST_RX_LOC_CNT_TST_RX_LOC_CNT(x) (x)
#define VTSS_M_VOP_MRP_TST_RX_LOC_CNT_TST_RX_LOC_CNT    0xffffffffU
#define VTSS_X_VOP_MRP_TST_RX_LOC_CNT_TST_RX_LOC_CNT(x) (x)


/* VOP_MRP_ITST_RX_LOC_CNT  t_sz:1 ga:0, gw:32, ra:16, gc:62, rc:1  */
#define VTSS_VOP_MRP_ITST_RX_LOC_CNT(gi) __REG(VTSS_TO_VOP_MRP,0U,gi,32U,0U,16U,62U,1U)

#define VTSS_F_VOP_MRP_ITST_RX_LOC_CNT_ITST_RX_LOC_CNT(x) (x)
#define VTSS_M_VOP_MRP_ITST_RX_LOC_CNT_ITST_RX_LOC_CNT    0xffffffffU
#define VTSS_X_VOP_MRP_ITST_RX_LOC_CNT_ITST_RX_LOC_CNT(x) (x)


/* VOP_MRP_TST_RX_TS  t_sz:1 ga:0, gw:32, ra:17, gc:62, rc:1  */
#define VTSS_VOP_MRP_TST_RX_TS(gi) __REG(VTSS_TO_VOP_MRP,0U,gi,32U,0U,17U,62U,1U)

#define VTSS_F_VOP_MRP_TST_RX_TS_TST_RX_TS(x)    (x)
#define VTSS_M_VOP_MRP_TST_RX_TS_TST_RX_TS       0xffffffffU
#define VTSS_X_VOP_MRP_TST_RX_TS_TST_RX_TS(x)    (x)


/* VOP_MRP_TST_TX_TS  t_sz:1 ga:0, gw:32, ra:18, gc:62, rc:1  */
#define VTSS_VOP_MRP_TST_TX_TS(gi) __REG(VTSS_TO_VOP_MRP,0U,gi,32U,0U,18U,62U,1U)

#define VTSS_F_VOP_MRP_TST_TX_TS_TST_TX_TS(x)    (x)
#define VTSS_M_VOP_MRP_TST_TX_TS_TST_TX_TS       0xffffffffU
#define VTSS_X_VOP_MRP_TST_TX_TS_TST_TX_TS(x)    (x)


/* VOP_MRP_ITST_RX_TS  t_sz:1 ga:0, gw:32, ra:19, gc:62, rc:1  */
#define VTSS_VOP_MRP_ITST_RX_TS(gi) __REG(VTSS_TO_VOP_MRP,0U,gi,32U,0U,19U,62U,1U)

#define VTSS_F_VOP_MRP_ITST_RX_TS_ITST_RX_TS(x)  (x)
#define VTSS_M_VOP_MRP_ITST_RX_TS_ITST_RX_TS     0xffffffffU
#define VTSS_X_VOP_MRP_ITST_RX_TS_ITST_RX_TS(x)  (x)


/* VOP_MRP_ITST_TX_TS  t_sz:1 ga:0, gw:32, ra:20, gc:62, rc:1  */
#define VTSS_VOP_MRP_ITST_TX_TS(gi) __REG(VTSS_TO_VOP_MRP,0U,gi,32U,0U,20U,62U,1U)

#define VTSS_F_VOP_MRP_ITST_TX_TS_ITST_TX_TS(x)  (x)
#define VTSS_M_VOP_MRP_ITST_TX_TS_ITST_TX_TS     0xffffffffU
#define VTSS_X_VOP_MRP_ITST_TX_TS_ITST_TX_TS(x)  (x)


/* VOP_DLR_VOE_COMMON_CFG  t_sz:1 ga:0, gw:16, ra:0, gc:62, rc:1  */
#define VTSS_VOP_DLR_VOE_COMMON_CFG(gi) __REG(VTSS_TO_VOP_DLR,0U,gi,16U,0U,0U,62U,1U)

#define VTSS_F_VOP_DLR_VOE_COMMON_CFG_UPMEP_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_DLR_VOE_COMMON_CFG_UPMEP_ENA    VTSS_BIT(13U)
#define VTSS_X_VOP_DLR_VOE_COMMON_CFG_UPMEP_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_DLR_VOE_COMMON_CFG_VOE_IS_PATH(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_DLR_VOE_COMMON_CFG_VOE_IS_PATH    VTSS_BIT(12U)
#define VTSS_X_VOP_DLR_VOE_COMMON_CFG_VOE_IS_PATH(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_DLR_VOE_COMMON_CFG_PATH_VOE_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_DLR_VOE_COMMON_CFG_PATH_VOE_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_DLR_VOE_COMMON_CFG_PATH_VOE_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_DLR_VOE_COMMON_CFG_PATH_VOEID(x) VTSS_ENCODE_BITFIELD(x,1U,5U)
#define VTSS_M_VOP_DLR_VOE_COMMON_CFG_PATH_VOEID    VTSS_ENCODE_BITMASK(1U,5U)
#define VTSS_X_VOP_DLR_VOE_COMMON_CFG_PATH_VOEID(x) VTSS_EXTRACT_BITFIELD(x,1U,5U)

#define VTSS_F_VOP_DLR_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_DLR_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_DLR_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_DLR_DLR_CTRL  t_sz:1 ga:0, gw:16, ra:1, gc:62, rc:1  */
#define VTSS_VOP_DLR_DLR_CTRL(gi) __REG(VTSS_TO_VOP_DLR,0U,gi,16U,0U,1U,62U,1U)

#define VTSS_F_VOP_DLR_DLR_CTRL_ADV_CHK_SEQ_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_DLR_DLR_CTRL_ADV_CHK_SEQ_ENA    VTSS_BIT(14U)
#define VTSS_X_VOP_DLR_DLR_CTRL_ADV_CHK_SEQ_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_DLR_DLR_CTRL_BCN_CHK_SEQ_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_DLR_DLR_CTRL_BCN_CHK_SEQ_ENA    VTSS_BIT(13U)
#define VTSS_X_VOP_DLR_DLR_CTRL_BCN_CHK_SEQ_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_DLR_DLR_CTRL_CHK_DMAC_ENA(x)  VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_DLR_DLR_CTRL_CHK_DMAC_ENA     VTSS_BIT(12U)
#define VTSS_X_VOP_DLR_DLR_CTRL_CHK_DMAC_ENA(x)  VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_DLR_DLR_CTRL_CHK_VERSION_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_DLR_DLR_CTRL_CHK_VERSION_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_DLR_DLR_CTRL_CHK_VERSION_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_DLR_DLR_CTRL_DLR_VERSION(x)   VTSS_ENCODE_BITFIELD(x,3U,8U)
#define VTSS_M_VOP_DLR_DLR_CTRL_DLR_VERSION      VTSS_ENCODE_BITMASK(3U,8U)
#define VTSS_X_VOP_DLR_DLR_CTRL_DLR_VERSION(x)   VTSS_EXTRACT_BITFIELD(x,3U,8U)

#define VTSS_F_VOP_DLR_DLR_CTRL_DLR_ADV_ENA(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_DLR_DLR_CTRL_DLR_ADV_ENA      VTSS_BIT(2U)
#define VTSS_X_VOP_DLR_DLR_CTRL_DLR_ADV_ENA(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_DLR_DLR_CTRL_DLR_BCN_ENA(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_DLR_DLR_CTRL_DLR_BCN_ENA      VTSS_BIT(1U)
#define VTSS_X_VOP_DLR_DLR_CTRL_DLR_BCN_ENA(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_DLR_DLR_CTRL_DLR_ENA(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_DLR_DLR_CTRL_DLR_ENA          VTSS_BIT(0U)
#define VTSS_X_VOP_DLR_DLR_CTRL_DLR_ENA(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_DLR_DLR_FWD_CTRL  t_sz:1 ga:0, gw:16, ra:2, gc:62, rc:1  */
#define VTSS_VOP_DLR_DLR_FWD_CTRL(gi) __REG(VTSS_TO_VOP_DLR,0U,gi,16U,0U,2U,62U,1U)

#define VTSS_F_VOP_DLR_DLR_FWD_CTRL_DLR_MASK_ENA(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_VOP_DLR_DLR_FWD_CTRL_DLR_MASK_ENA    VTSS_BIT(24U)
#define VTSS_X_VOP_DLR_DLR_FWD_CTRL_DLR_MASK_ENA(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_VOP_DLR_DLR_FWD_CTRL_ERR_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,22U,2U)
#define VTSS_M_VOP_DLR_DLR_FWD_CTRL_ERR_FWD_SEL    VTSS_ENCODE_BITMASK(22U,2U)
#define VTSS_X_VOP_DLR_DLR_FWD_CTRL_ERR_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,22U,2U)

#define VTSS_F_VOP_DLR_DLR_FWD_CTRL_DLR_BCN_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,20U,2U)
#define VTSS_M_VOP_DLR_DLR_FWD_CTRL_DLR_BCN_FWD_SEL    VTSS_ENCODE_BITMASK(20U,2U)
#define VTSS_X_VOP_DLR_DLR_FWD_CTRL_DLR_BCN_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,20U,2U)

#define VTSS_F_VOP_DLR_DLR_FWD_CTRL_DLR_NCREQ_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,18U,2U)
#define VTSS_M_VOP_DLR_DLR_FWD_CTRL_DLR_NCREQ_FWD_SEL    VTSS_ENCODE_BITMASK(18U,2U)
#define VTSS_X_VOP_DLR_DLR_FWD_CTRL_DLR_NCREQ_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,18U,2U)

#define VTSS_F_VOP_DLR_DLR_FWD_CTRL_DLR_NCRSP_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_VOP_DLR_DLR_FWD_CTRL_DLR_NCRSP_FWD_SEL    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_VOP_DLR_DLR_FWD_CTRL_DLR_NCRSP_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_VOP_DLR_DLR_FWD_CTRL_DLR_LINK_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_VOP_DLR_DLR_FWD_CTRL_DLR_LINK_FWD_SEL    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_VOP_DLR_DLR_FWD_CTRL_DLR_LINK_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_VOP_DLR_DLR_FWD_CTRL_DLR_LOC_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_VOP_DLR_DLR_FWD_CTRL_DLR_LOC_FWD_SEL    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_VOP_DLR_DLR_FWD_CTRL_DLR_LOC_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_VOP_DLR_DLR_FWD_CTRL_DLR_ANN_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,10U,2U)
#define VTSS_M_VOP_DLR_DLR_FWD_CTRL_DLR_ANN_FWD_SEL    VTSS_ENCODE_BITMASK(10U,2U)
#define VTSS_X_VOP_DLR_DLR_FWD_CTRL_DLR_ANN_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,10U,2U)

#define VTSS_F_VOP_DLR_DLR_FWD_CTRL_DLR_SIGN_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_VOP_DLR_DLR_FWD_CTRL_DLR_SIGN_FWD_SEL    VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_VOP_DLR_DLR_FWD_CTRL_DLR_SIGN_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_VOP_DLR_DLR_FWD_CTRL_DLR_ADV_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,6U,2U)
#define VTSS_M_VOP_DLR_DLR_FWD_CTRL_DLR_ADV_FWD_SEL    VTSS_ENCODE_BITMASK(6U,2U)
#define VTSS_X_VOP_DLR_DLR_FWD_CTRL_DLR_ADV_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,6U,2U)

#define VTSS_F_VOP_DLR_DLR_FWD_CTRL_DLR_FLSH_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_VOP_DLR_DLR_FWD_CTRL_DLR_FLSH_FWD_SEL    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_VOP_DLR_DLR_FWD_CTRL_DLR_FLSH_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_VOP_DLR_DLR_FWD_CTRL_DLR_LRN_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_VOP_DLR_DLR_FWD_CTRL_DLR_LRN_FWD_SEL    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_VOP_DLR_DLR_FWD_CTRL_DLR_LRN_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_VOP_DLR_DLR_FWD_CTRL_OTHER_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VOP_DLR_DLR_FWD_CTRL_OTHER_FWD_SEL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VOP_DLR_DLR_FWD_CTRL_OTHER_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VOP_DLR_DLR_MASK_CFG  t_sz:1 ga:0, gw:16, ra:3, gc:62, rc:1  */
#define VTSS_VOP_DLR_DLR_MASK_CFG(gi) __REG(VTSS_TO_VOP_DLR,0U,gi,16U,0U,3U,62U,1U)

#define VTSS_F_VOP_DLR_DLR_MASK_CFG_PORTMASK(x)  VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_VOP_DLR_DLR_MASK_CFG_PORTMASK     VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_VOP_DLR_DLR_MASK_CFG_PORTMASK(x)  VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* VOP_DLR_BCN_FWD_CTRL  t_sz:1 ga:0, gw:16, ra:4, gc:62, rc:1  */
#define VTSS_VOP_DLR_BCN_FWD_CTRL(gi) __REG(VTSS_TO_VOP_DLR,0U,gi,16U,0U,4U,62U,1U)

#define VTSS_F_VOP_DLR_BCN_FWD_CTRL_HI_PRIO_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,6U,2U)
#define VTSS_M_VOP_DLR_BCN_FWD_CTRL_HI_PRIO_FWD_SEL    VTSS_ENCODE_BITMASK(6U,2U)
#define VTSS_X_VOP_DLR_BCN_FWD_CTRL_HI_PRIO_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,6U,2U)

#define VTSS_F_VOP_DLR_BCN_FWD_CTRL_LO_PRIO_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_VOP_DLR_BCN_FWD_CTRL_LO_PRIO_FWD_SEL    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_VOP_DLR_BCN_FWD_CTRL_LO_PRIO_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_VOP_DLR_BCN_FWD_CTRL_ACT_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_VOP_DLR_BCN_FWD_CTRL_ACT_FWD_SEL    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_VOP_DLR_BCN_FWD_CTRL_ACT_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_VOP_DLR_BCN_FWD_CTRL_ACT_FAULT_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VOP_DLR_BCN_FWD_CTRL_ACT_FAULT_FWD_SEL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VOP_DLR_BCN_FWD_CTRL_ACT_FAULT_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VOP_DLR_BCN_CFG  t_sz:1 ga:0, gw:16, ra:5, gc:62, rc:1  */
#define VTSS_VOP_DLR_BCN_CFG(gi)  __REG(VTSS_TO_VOP_DLR,0U,gi,16U,0U,5U,62U,1U)

#define VTSS_F_VOP_DLR_BCN_CFG_FAULT_ENA(x)      VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_DLR_BCN_CFG_FAULT_ENA         VTSS_BIT(6U)
#define VTSS_X_VOP_DLR_BCN_CFG_FAULT_ENA(x)      VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_DLR_BCN_CFG_CLR_MISS_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_DLR_BCN_CFG_CLR_MISS_CNT_ENA    VTSS_BIT(5U)
#define VTSS_X_VOP_DLR_BCN_CFG_CLR_MISS_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_DLR_BCN_CFG_LOC_PERIOD(x)     VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_VOP_DLR_BCN_CFG_LOC_PERIOD        VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_VOP_DLR_BCN_CFG_LOC_PERIOD(x)     VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* VOP_DLR_ADV_FWD_CTRL  t_sz:1 ga:0, gw:16, ra:6, gc:62, rc:1  */
#define VTSS_VOP_DLR_ADV_FWD_CTRL(gi) __REG(VTSS_TO_VOP_DLR,0U,gi,16U,0U,6U,62U,1U)

#define VTSS_F_VOP_DLR_ADV_FWD_CTRL_GW_HI_PRIO_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_VOP_DLR_ADV_FWD_CTRL_GW_HI_PRIO_FWD_SEL    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_VOP_DLR_ADV_FWD_CTRL_GW_HI_PRIO_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_VOP_DLR_ADV_FWD_CTRL_GW_LO_PRIO_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_VOP_DLR_ADV_FWD_CTRL_GW_LO_PRIO_FWD_SEL    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_VOP_DLR_ADV_FWD_CTRL_GW_LO_PRIO_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_VOP_DLR_ADV_FWD_CTRL_GW_FWD_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VOP_DLR_ADV_FWD_CTRL_GW_FWD_SEL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VOP_DLR_ADV_FWD_CTRL_GW_FWD_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VOP_DLR_ADV_CFG  t_sz:1 ga:0, gw:16, ra:7, gc:62, rc:1  */
#define VTSS_VOP_DLR_ADV_CFG(gi)  __REG(VTSS_TO_VOP_DLR,0U,gi,16U,0U,7U,62U,1U)

#define VTSS_F_VOP_DLR_ADV_CFG_ADV_CLR_MISS_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_DLR_ADV_CFG_ADV_CLR_MISS_CNT_ENA    VTSS_BIT(5U)
#define VTSS_X_VOP_DLR_ADV_CFG_ADV_CLR_MISS_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_DLR_ADV_CFG_ADV_LOC_PERIOD(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_VOP_DLR_ADV_CFG_ADV_LOC_PERIOD    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_VOP_DLR_ADV_CFG_ADV_LOC_PERIOD(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* VOP_DLR_DLR_PREC_CFG  t_sz:1 ga:0, gw:16, ra:8, gc:62, rc:1  */
#define VTSS_VOP_DLR_DLR_PREC_CFG(gi) __REG(VTSS_TO_VOP_DLR,0U,gi,16U,0U,8U,62U,1U)

#define VTSS_F_VOP_DLR_DLR_PREC_CFG_GW_PREC(x)   VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_VOP_DLR_DLR_PREC_CFG_GW_PREC      VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_VOP_DLR_DLR_PREC_CFG_GW_PREC(x)   VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_VOP_DLR_DLR_PREC_CFG_ACT_PREC(x)  VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_VOP_DLR_DLR_PREC_CFG_ACT_PREC     VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_VOP_DLR_DLR_PREC_CFG_ACT_PREC(x)  VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* VOP_DLR_DLR_MAC_LSB  t_sz:1 ga:0, gw:16, ra:9, gc:62, rc:1  */
#define VTSS_VOP_DLR_DLR_MAC_LSB(gi) __REG(VTSS_TO_VOP_DLR,0U,gi,16U,0U,9U,62U,1U)

#define VTSS_F_VOP_DLR_DLR_MAC_LSB_DLR_MAC_LSB(x) (x)
#define VTSS_M_VOP_DLR_DLR_MAC_LSB_DLR_MAC_LSB    0xffffffffU
#define VTSS_X_VOP_DLR_DLR_MAC_LSB_DLR_MAC_LSB(x) (x)


/* VOP_DLR_DLR_MAC_MSB  t_sz:1 ga:0, gw:16, ra:10, gc:62, rc:1  */
#define VTSS_VOP_DLR_DLR_MAC_MSB(gi) __REG(VTSS_TO_VOP_DLR,0U,gi,16U,0U,10U,62U,1U)

#define VTSS_F_VOP_DLR_DLR_MAC_MSB_DLR_MAC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_DLR_DLR_MAC_MSB_DLR_MAC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_DLR_DLR_MAC_MSB_DLR_MAC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_DLR_GW_MAC_LSB  t_sz:1 ga:0, gw:16, ra:11, gc:62, rc:1  */
#define VTSS_VOP_DLR_GW_MAC_LSB(gi) __REG(VTSS_TO_VOP_DLR,0U,gi,16U,0U,11U,62U,1U)

#define VTSS_F_VOP_DLR_GW_MAC_LSB_GW_MAC_LSB(x)  (x)
#define VTSS_M_VOP_DLR_GW_MAC_LSB_GW_MAC_LSB     0xffffffffU
#define VTSS_X_VOP_DLR_GW_MAC_LSB_GW_MAC_LSB(x)  (x)


/* VOP_DLR_GW_MAC_MSB  t_sz:1 ga:0, gw:16, ra:12, gc:62, rc:1  */
#define VTSS_VOP_DLR_GW_MAC_MSB(gi) __REG(VTSS_TO_VOP_DLR,0U,gi,16U,0U,12U,62U,1U)

#define VTSS_F_VOP_DLR_GW_MAC_MSB_GW_MAC_MSB(x)  VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_DLR_GW_MAC_MSB_GW_MAC_MSB     VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_DLR_GW_MAC_MSB_GW_MAC_MSB(x)  VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_DLR_DLR_TX_CFG  t_sz:1 ga:0, gw:16, ra:13, gc:62, rc:2  */
#define VTSS_VOP_DLR_DLR_TX_CFG(gi,ri) __REG(VTSS_TO_VOP_DLR,0U,gi,16U,ri,13U,62U,2U)

#define VTSS_F_VOP_DLR_DLR_TX_CFG_DLR_SEQ_UPD_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_DLR_DLR_TX_CFG_DLR_SEQ_UPD_ENA    VTSS_BIT(5U)
#define VTSS_X_VOP_DLR_DLR_TX_CFG_DLR_SEQ_UPD_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_DLR_DLR_TX_CFG_DLR_STATE_UPD_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_DLR_DLR_TX_CFG_DLR_STATE_UPD_ENA    VTSS_BIT(4U)
#define VTSS_X_VOP_DLR_DLR_TX_CFG_DLR_STATE_UPD_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_DLR_DLR_TX_CFG_DLR_STATE(x)   VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_VOP_DLR_DLR_TX_CFG_DLR_STATE      VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_VOP_DLR_DLR_TX_CFG_DLR_STATE(x)   VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* VOP_DLR_DLR_RX_SEQ  t_sz:1 ga:1024, gw:16, ra:0, gc:62, rc:2  */
#define VTSS_VOP_DLR_DLR_RX_SEQ(gi,ri) __REG(VTSS_TO_VOP_DLR,1024U,gi,16U,ri,0U,62U,2U)

#define VTSS_F_VOP_DLR_DLR_RX_SEQ_RX_SEQ(x)      (x)
#define VTSS_M_VOP_DLR_DLR_RX_SEQ_RX_SEQ         0xffffffffU
#define VTSS_X_VOP_DLR_DLR_RX_SEQ_RX_SEQ(x)      (x)


/* VOP_DLR_DLR_TX_SEQ  t_sz:1 ga:1024, gw:16, ra:2, gc:62, rc:2  */
#define VTSS_VOP_DLR_DLR_TX_SEQ(gi,ri) __REG(VTSS_TO_VOP_DLR,1024U,gi,16U,ri,2U,62U,2U)

#define VTSS_F_VOP_DLR_DLR_TX_SEQ_TX_SEQ(x)      (x)
#define VTSS_M_VOP_DLR_DLR_TX_SEQ_TX_SEQ         0xffffffffU
#define VTSS_X_VOP_DLR_DLR_TX_SEQ_TX_SEQ(x)      (x)


/* VOP_DLR_BCN_STAT  t_sz:1 ga:1024, gw:16, ra:4, gc:62, rc:1  */
#define VTSS_VOP_DLR_BCN_STAT(gi) __REG(VTSS_TO_VOP_DLR,1024U,gi,16U,0U,4U,62U,1U)

#define VTSS_F_VOP_DLR_BCN_STAT_MAX_MISS_CNT(x)  VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_VOP_DLR_BCN_STAT_MAX_MISS_CNT     VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_VOP_DLR_BCN_STAT_MAX_MISS_CNT(x)  VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_VOP_DLR_BCN_STAT_MISS_CNT(x)      VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_VOP_DLR_BCN_STAT_MISS_CNT         VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_VOP_DLR_BCN_STAT_MISS_CNT(x)      VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* VOP_DLR_BCN_FAULT_HMO  t_sz:1 ga:1024, gw:16, ra:5, gc:62, rc:1  */
#define VTSS_VOP_DLR_BCN_FAULT_HMO(gi) __REG(VTSS_TO_VOP_DLR,1024U,gi,16U,0U,5U,62U,1U)

#define VTSS_F_VOP_DLR_BCN_FAULT_HMO_NXT_FAULT_CPU_HITME_ONCE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_DLR_BCN_FAULT_HMO_NXT_FAULT_CPU_HITME_ONCE    VTSS_BIT(0U)
#define VTSS_X_VOP_DLR_BCN_FAULT_HMO_NXT_FAULT_CPU_HITME_ONCE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_DLR_BCN_LOC_HMO  t_sz:1 ga:1024, gw:16, ra:6, gc:62, rc:1  */
#define VTSS_VOP_DLR_BCN_LOC_HMO(gi) __REG(VTSS_TO_VOP_DLR,1024U,gi,16U,0U,6U,62U,1U)

#define VTSS_F_VOP_DLR_BCN_LOC_HMO_NXT_LOC_CPU_HITME_ONCE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_DLR_BCN_LOC_HMO_NXT_LOC_CPU_HITME_ONCE    VTSS_BIT(0U)
#define VTSS_X_VOP_DLR_BCN_LOC_HMO_NXT_LOC_CPU_HITME_ONCE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_DLR_BCN_RX_CNT  t_sz:1 ga:1024, gw:16, ra:7, gc:62, rc:1  */
#define VTSS_VOP_DLR_BCN_RX_CNT(gi) __REG(VTSS_TO_VOP_DLR,1024U,gi,16U,0U,7U,62U,1U)

#define VTSS_F_VOP_DLR_BCN_RX_CNT_BCN_RX_CNT(x)  (x)
#define VTSS_M_VOP_DLR_BCN_RX_CNT_BCN_RX_CNT     0xffffffffU
#define VTSS_X_VOP_DLR_BCN_RX_CNT_BCN_RX_CNT(x)  (x)


/* VOP_DLR_BCN_RX_LOC_CNT  t_sz:1 ga:1024, gw:16, ra:8, gc:62, rc:1  */
#define VTSS_VOP_DLR_BCN_RX_LOC_CNT(gi) __REG(VTSS_TO_VOP_DLR,1024U,gi,16U,0U,8U,62U,1U)

#define VTSS_F_VOP_DLR_BCN_RX_LOC_CNT_BCN_RX_LOC_CNT(x) (x)
#define VTSS_M_VOP_DLR_BCN_RX_LOC_CNT_BCN_RX_LOC_CNT    0xffffffffU
#define VTSS_X_VOP_DLR_BCN_RX_LOC_CNT_BCN_RX_LOC_CNT(x) (x)


/* VOP_DLR_ADV_STAT  t_sz:1 ga:1024, gw:16, ra:9, gc:62, rc:1  */
#define VTSS_VOP_DLR_ADV_STAT(gi) __REG(VTSS_TO_VOP_DLR,1024U,gi,16U,0U,9U,62U,1U)

#define VTSS_F_VOP_DLR_ADV_STAT_ADV_MAX_MISS_CNT(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_VOP_DLR_ADV_STAT_ADV_MAX_MISS_CNT    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_VOP_DLR_ADV_STAT_ADV_MAX_MISS_CNT(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_VOP_DLR_ADV_STAT_ADV_MISS_CNT(x)  VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_VOP_DLR_ADV_STAT_ADV_MISS_CNT     VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_VOP_DLR_ADV_STAT_ADV_MISS_CNT(x)  VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* VOP_DLR_ADV_LOC_HMO  t_sz:1 ga:1024, gw:16, ra:10, gc:62, rc:1  */
#define VTSS_VOP_DLR_ADV_LOC_HMO(gi) __REG(VTSS_TO_VOP_DLR,1024U,gi,16U,0U,10U,62U,1U)

#define VTSS_F_VOP_DLR_ADV_LOC_HMO_NXT_ADV_LOC_CPU_HITME_ONCE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_DLR_ADV_LOC_HMO_NXT_ADV_LOC_CPU_HITME_ONCE    VTSS_BIT(0U)
#define VTSS_X_VOP_DLR_ADV_LOC_HMO_NXT_ADV_LOC_CPU_HITME_ONCE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_DLR_ADV_RX_CNT  t_sz:1 ga:1024, gw:16, ra:11, gc:62, rc:1  */
#define VTSS_VOP_DLR_ADV_RX_CNT(gi) __REG(VTSS_TO_VOP_DLR,1024U,gi,16U,0U,11U,62U,1U)

#define VTSS_F_VOP_DLR_ADV_RX_CNT_ADV_RX_CNT(x)  (x)
#define VTSS_M_VOP_DLR_ADV_RX_CNT_ADV_RX_CNT     0xffffffffU
#define VTSS_X_VOP_DLR_ADV_RX_CNT_ADV_RX_CNT(x)  (x)


/* VOP_DLR_ADV_RX_LOC_CNT  t_sz:1 ga:1024, gw:16, ra:12, gc:62, rc:1  */
#define VTSS_VOP_DLR_ADV_RX_LOC_CNT(gi) __REG(VTSS_TO_VOP_DLR,1024U,gi,16U,0U,12U,62U,1U)

#define VTSS_F_VOP_DLR_ADV_RX_LOC_CNT_ADV_RX_LOC_CNT(x) (x)
#define VTSS_M_VOP_DLR_ADV_RX_LOC_CNT_ADV_RX_LOC_CNT    0xffffffffU
#define VTSS_X_VOP_DLR_ADV_RX_LOC_CNT_ADV_RX_LOC_CNT(x) (x)


/* VOP_DLR_DLR_STICKY  t_sz:1 ga:1024, gw:16, ra:13, gc:62, rc:1  */
#define VTSS_VOP_DLR_DLR_STICKY(gi) __REG(VTSS_TO_VOP_DLR,1024U,gi,16U,0U,13U,62U,1U)

#define VTSS_F_VOP_DLR_DLR_STICKY_DLR_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_DLR_DLR_STICKY_DLR_RX_STICKY    VTSS_BIT(7U)
#define VTSS_X_VOP_DLR_DLR_STICKY_DLR_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_DLR_DLR_STICKY_DLR_RX_PROC_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_DLR_DLR_STICKY_DLR_RX_PROC_STICKY    VTSS_BIT(6U)
#define VTSS_X_VOP_DLR_DLR_STICKY_DLR_RX_PROC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_DLR_DLR_STICKY_DMAC_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_DLR_DLR_STICKY_DMAC_ERR_STICKY    VTSS_BIT(5U)
#define VTSS_X_VOP_DLR_DLR_STICKY_DMAC_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_DLR_DLR_STICKY_VERSION_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_DLR_DLR_STICKY_VERSION_ERR_STICKY    VTSS_BIT(4U)
#define VTSS_X_VOP_DLR_DLR_STICKY_VERSION_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_DLR_DLR_STICKY_BCN_SEQ_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_DLR_DLR_STICKY_BCN_SEQ_ERR_STICKY    VTSS_BIT(3U)
#define VTSS_X_VOP_DLR_DLR_STICKY_BCN_SEQ_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_DLR_DLR_STICKY_ADV_SEQ_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_DLR_DLR_STICKY_ADV_SEQ_ERR_STICKY    VTSS_BIT(2U)
#define VTSS_X_VOP_DLR_DLR_STICKY_ADV_SEQ_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_DLR_DLR_STICKY_ADV_LOC_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_DLR_DLR_STICKY_ADV_LOC_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_DLR_DLR_STICKY_ADV_LOC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_DLR_DLR_STICKY_BCN_LOC_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_DLR_DLR_STICKY_BCN_LOC_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_DLR_DLR_STICKY_BCN_LOC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_DLR_DLR_INTR_ENA  t_sz:1 ga:1024, gw:16, ra:14, gc:62, rc:1  */
#define VTSS_VOP_DLR_DLR_INTR_ENA(gi) __REG(VTSS_TO_VOP_DLR,1024U,gi,16U,0U,14U,62U,1U)

#define VTSS_F_VOP_DLR_DLR_INTR_ENA_ADV_LOC_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_DLR_DLR_INTR_ENA_ADV_LOC_INTR_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_DLR_DLR_INTR_ENA_ADV_LOC_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_DLR_DLR_INTR_ENA_BCN_LOC_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_DLR_DLR_INTR_ENA_BCN_LOC_INTR_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_DLR_DLR_INTR_ENA_BCN_LOC_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_VOE_COMMON_CFG  t_sz:1 ga:2048, gw:16, ra:0, gc:62, rc:1  */
#define VTSS_VOP_MPLS_VOE_COMMON_CFG(gi) __REG(VTSS_TO_VOP_MPLS,2048U,gi,16U,0U,0U,62U,1U)

#define VTSS_F_VOP_MPLS_VOE_COMMON_CFG_UPMEP_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_MPLS_VOE_COMMON_CFG_UPMEP_ENA    VTSS_BIT(13U)
#define VTSS_X_VOP_MPLS_VOE_COMMON_CFG_UPMEP_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_MPLS_VOE_COMMON_CFG_VOE_IS_PATH(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_MPLS_VOE_COMMON_CFG_VOE_IS_PATH    VTSS_BIT(12U)
#define VTSS_X_VOP_MPLS_VOE_COMMON_CFG_VOE_IS_PATH(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_MPLS_VOE_COMMON_CFG_PATH_VOE_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_MPLS_VOE_COMMON_CFG_PATH_VOE_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_MPLS_VOE_COMMON_CFG_PATH_VOE_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_MPLS_VOE_COMMON_CFG_PATH_VOEID(x) VTSS_ENCODE_BITFIELD(x,1U,5U)
#define VTSS_M_VOP_MPLS_VOE_COMMON_CFG_PATH_VOEID    VTSS_ENCODE_BITMASK(1U,5U)
#define VTSS_X_VOP_MPLS_VOE_COMMON_CFG_PATH_VOEID(x) VTSS_EXTRACT_BITFIELD(x,1U,5U)

#define VTSS_F_VOP_MPLS_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_CPU_COPY_CTRL_MPLS  t_sz:1 ga:2048, gw:16, ra:1, gc:62, rc:1  */
#define VTSS_VOP_MPLS_CPU_COPY_CTRL_MPLS(gi) __REG(VTSS_TO_VOP_MPLS,2048U,gi,16U,0U,1U,62U,1U)

#define VTSS_F_VOP_MPLS_CPU_COPY_CTRL_MPLS_GENERIC_COPY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,16U)
#define VTSS_M_VOP_MPLS_CPU_COPY_CTRL_MPLS_GENERIC_COPY_MASK    VTSS_ENCODE_BITMASK(3U,16U)
#define VTSS_X_VOP_MPLS_CPU_COPY_CTRL_MPLS_GENERIC_COPY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,16U)

#define VTSS_F_VOP_MPLS_CPU_COPY_CTRL_MPLS_UNK_CPT_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_MPLS_CPU_COPY_CTRL_MPLS_UNK_CPT_CPU_COPY_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_MPLS_CPU_COPY_CTRL_MPLS_UNK_CPT_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_MPLS_CPU_COPY_CTRL_MPLS_BFD_CC_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_MPLS_CPU_COPY_CTRL_MPLS_BFD_CC_CPU_COPY_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_MPLS_CPU_COPY_CTRL_MPLS_BFD_CC_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_MPLS_CPU_COPY_CTRL_MPLS_BFD_CV_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_CPU_COPY_CTRL_MPLS_BFD_CV_CPU_COPY_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_CPU_COPY_CTRL_MPLS_BFD_CV_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_OAM_HW_CTRL_MPLS  t_sz:1 ga:2048, gw:16, ra:2, gc:62, rc:1  */
#define VTSS_VOP_MPLS_OAM_HW_CTRL_MPLS(gi) __REG(VTSS_TO_VOP_MPLS,2048U,gi,16U,0U,2U,62U,1U)

#define VTSS_F_VOP_MPLS_OAM_HW_CTRL_MPLS_BFD_CC_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_MPLS_OAM_HW_CTRL_MPLS_BFD_CC_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_MPLS_OAM_HW_CTRL_MPLS_BFD_CC_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_MPLS_OAM_HW_CTRL_MPLS_BFD_CV_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_OAM_HW_CTRL_MPLS_BFD_CV_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_OAM_HW_CTRL_MPLS_BFD_CV_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_OAM_CNT_SEL_MPLS  t_sz:1 ga:2048, gw:16, ra:3, gc:62, rc:1  */
#define VTSS_VOP_MPLS_OAM_CNT_SEL_MPLS(gi) __REG(VTSS_TO_VOP_MPLS,2048U,gi,16U,0U,3U,62U,1U)

#define VTSS_F_VOP_MPLS_OAM_CNT_SEL_MPLS_GENERIC_CPT_CNT_SEL_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,16U)
#define VTSS_M_VOP_MPLS_OAM_CNT_SEL_MPLS_GENERIC_CPT_CNT_SEL_MASK    VTSS_ENCODE_BITMASK(3U,16U)
#define VTSS_X_VOP_MPLS_OAM_CNT_SEL_MPLS_GENERIC_CPT_CNT_SEL_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,16U)

#define VTSS_F_VOP_MPLS_OAM_CNT_SEL_MPLS_UNK_CPT_CNT_SEL_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_MPLS_OAM_CNT_SEL_MPLS_UNK_CPT_CNT_SEL_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_MPLS_OAM_CNT_SEL_MPLS_UNK_CPT_CNT_SEL_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_MPLS_OAM_CNT_SEL_MPLS_BFD_CC_CNT_SEL_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_MPLS_OAM_CNT_SEL_MPLS_BFD_CC_CNT_SEL_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_MPLS_OAM_CNT_SEL_MPLS_BFD_CC_CNT_SEL_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_MPLS_OAM_CNT_SEL_MPLS_BFD_CV_CNT_SEL_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_OAM_CNT_SEL_MPLS_BFD_CV_CNT_SEL_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_OAM_CNT_SEL_MPLS_BFD_CV_CNT_SEL_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_OAM_CNT_DATA_MPLS  t_sz:1 ga:2048, gw:16, ra:4, gc:62, rc:1  */
#define VTSS_VOP_MPLS_OAM_CNT_DATA_MPLS(gi) __REG(VTSS_TO_VOP_MPLS,2048U,gi,16U,0U,4U,62U,1U)

#define VTSS_F_VOP_MPLS_OAM_CNT_DATA_MPLS_GENERIC_CPT_CNT_DATA_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,16U)
#define VTSS_M_VOP_MPLS_OAM_CNT_DATA_MPLS_GENERIC_CPT_CNT_DATA_MASK    VTSS_ENCODE_BITMASK(3U,16U)
#define VTSS_X_VOP_MPLS_OAM_CNT_DATA_MPLS_GENERIC_CPT_CNT_DATA_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,16U)

#define VTSS_F_VOP_MPLS_OAM_CNT_DATA_MPLS_UNK_CPT_CNT_DATA_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_MPLS_OAM_CNT_DATA_MPLS_UNK_CPT_CNT_DATA_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_MPLS_OAM_CNT_DATA_MPLS_UNK_CPT_CNT_DATA_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_MPLS_OAM_CNT_DATA_MPLS_BFD_CC_CNT_DATA_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_MPLS_OAM_CNT_DATA_MPLS_BFD_CC_CNT_DATA_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_MPLS_OAM_CNT_DATA_MPLS_BFD_CC_CNT_DATA_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_MPLS_OAM_CNT_DATA_MPLS_BFD_CV_CNT_DATA_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_OAM_CNT_DATA_MPLS_BFD_CV_CNT_DATA_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_OAM_CNT_DATA_MPLS_BFD_CV_CNT_DATA_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_BFD_CONFIG  t_sz:1 ga:2048, gw:16, ra:5, gc:62, rc:1  */
#define VTSS_VOP_MPLS_BFD_CONFIG(gi) __REG(VTSS_TO_VOP_MPLS,2048U,gi,16U,0U,5U,62U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_IP_BFD_ENA(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_IP_BFD_ENA    VTSS_BIT(23U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_IP_BFD_ENA(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_CC_RFC6428(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_CC_RFC6428    VTSS_BIT(22U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_CC_RFC6428(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_SCAN_PERIOD(x) VTSS_ENCODE_BITFIELD(x,19U,3U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_SCAN_PERIOD    VTSS_ENCODE_BITMASK(19U,3U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_SCAN_PERIOD(x) VTSS_EXTRACT_BITFIELD(x,19U,3U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_RX_SAMPLE_ENA(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_RX_SAMPLE_ENA    VTSS_BIT(18U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_RX_SAMPLE_ENA(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_TX_UPDATE_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_TX_UPDATE_ENA    VTSS_BIT(17U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_TX_UPDATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_COORDINATED_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_COORDINATED_MODE_ENA    VTSS_BIT(16U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_COORDINATED_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_CC_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_CC_ENA    VTSS_BIT(15U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_CC_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_CV_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_CV_ENA    VTSS_BIT(14U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_CV_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_VERSION_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_VERSION_ENA    VTSS_BIT(13U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_VERSION_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_MIN_LEN_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_MIN_LEN_ENA    VTSS_BIT(12U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_MIN_LEN_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_DISCR_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_DISCR_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_DISCR_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_FLAGS_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_FLAGS_ENA    VTSS_BIT(10U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_FLAGS_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_CC_AUTH_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_CC_AUTH_ENA    VTSS_BIT(9U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_CC_AUTH_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_CV_AUTH_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_CV_AUTH_ENA    VTSS_BIT(8U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_CV_AUTH_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_MAX_LEN(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_MAX_LEN    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_MAX_LEN(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* VOP_MPLS_BFD_LOCAL_DISCR_SRC  t_sz:1 ga:2048, gw:16, ra:6, gc:62, rc:1  */
#define VTSS_VOP_MPLS_BFD_LOCAL_DISCR_SRC(gi) __REG(VTSS_TO_VOP_MPLS,2048U,gi,16U,0U,6U,62U,1U)

#define VTSS_F_VOP_MPLS_BFD_LOCAL_DISCR_SRC_BFD_LOCAL_DISCR_SRC(x) (x)
#define VTSS_M_VOP_MPLS_BFD_LOCAL_DISCR_SRC_BFD_LOCAL_DISCR_SRC    0xffffffffU
#define VTSS_X_VOP_MPLS_BFD_LOCAL_DISCR_SRC_BFD_LOCAL_DISCR_SRC(x) (x)


/* VOP_MPLS_BFD_REMOTE_DISCR_SRC  t_sz:1 ga:2048, gw:16, ra:7, gc:62, rc:1  */
#define VTSS_VOP_MPLS_BFD_REMOTE_DISCR_SRC(gi) __REG(VTSS_TO_VOP_MPLS,2048U,gi,16U,0U,7U,62U,1U)

#define VTSS_F_VOP_MPLS_BFD_REMOTE_DISCR_SRC_BFD_REMOTE_DISCR_SRC(x) (x)
#define VTSS_M_VOP_MPLS_BFD_REMOTE_DISCR_SRC_BFD_REMOTE_DISCR_SRC    0xffffffffU
#define VTSS_X_VOP_MPLS_BFD_REMOTE_DISCR_SRC_BFD_REMOTE_DISCR_SRC(x) (x)


/* VOP_MPLS_BFD_LOCAL_DISCR_SINK  t_sz:1 ga:2048, gw:16, ra:8, gc:62, rc:1  */
#define VTSS_VOP_MPLS_BFD_LOCAL_DISCR_SINK(gi) __REG(VTSS_TO_VOP_MPLS,2048U,gi,16U,0U,8U,62U,1U)

#define VTSS_F_VOP_MPLS_BFD_LOCAL_DISCR_SINK_BFD_LOCAL_DISCR_SINK(x) (x)
#define VTSS_M_VOP_MPLS_BFD_LOCAL_DISCR_SINK_BFD_LOCAL_DISCR_SINK    0xffffffffU
#define VTSS_X_VOP_MPLS_BFD_LOCAL_DISCR_SINK_BFD_LOCAL_DISCR_SINK(x) (x)


/* VOP_MPLS_BFD_REMOTE_DISCR_SINK  t_sz:1 ga:2048, gw:16, ra:9, gc:62, rc:1  */
#define VTSS_VOP_MPLS_BFD_REMOTE_DISCR_SINK(gi) __REG(VTSS_TO_VOP_MPLS,2048U,gi,16U,0U,9U,62U,1U)

#define VTSS_F_VOP_MPLS_BFD_REMOTE_DISCR_SINK_BFD_REMOTE_DISCR_SINK(x) (x)
#define VTSS_M_VOP_MPLS_BFD_REMOTE_DISCR_SINK_BFD_REMOTE_DISCR_SINK    0xffffffffU
#define VTSS_X_VOP_MPLS_BFD_REMOTE_DISCR_SINK_BFD_REMOTE_DISCR_SINK(x) (x)


/* VOP_MPLS_RX_CNT_SEL_OAM_MPLS  t_sz:1 ga:0, gw:32, ra:0, gc:62, rc:1  */
#define VTSS_VOP_MPLS_RX_CNT_SEL_OAM_MPLS(gi) __REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,0U,62U,1U)

#define VTSS_F_VOP_MPLS_RX_CNT_SEL_OAM_MPLS_RX_CNT_SEL_OAM_MPLS(x) (x)
#define VTSS_M_VOP_MPLS_RX_CNT_SEL_OAM_MPLS_RX_CNT_SEL_OAM_MPLS    0xffffffffU
#define VTSS_X_VOP_MPLS_RX_CNT_SEL_OAM_MPLS_RX_CNT_SEL_OAM_MPLS(x) (x)


/* VOP_MPLS_RX_CNT_NON_SEL_OAM_MPLS  t_sz:1 ga:0, gw:32, ra:1, gc:62, rc:1  */
#define VTSS_VOP_MPLS_RX_CNT_NON_SEL_OAM_MPLS(gi) __REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,1U,62U,1U)

#define VTSS_F_VOP_MPLS_RX_CNT_NON_SEL_OAM_MPLS_RX_CNT_NON_SEL_OAM_MPLS(x) (x)
#define VTSS_M_VOP_MPLS_RX_CNT_NON_SEL_OAM_MPLS_RX_CNT_NON_SEL_OAM_MPLS    0xffffffffU
#define VTSS_X_VOP_MPLS_RX_CNT_NON_SEL_OAM_MPLS_RX_CNT_NON_SEL_OAM_MPLS(x) (x)


/* VOP_MPLS_TX_CNT_SEL_OAM_MPLS  t_sz:1 ga:0, gw:32, ra:2, gc:62, rc:1  */
#define VTSS_VOP_MPLS_TX_CNT_SEL_OAM_MPLS(gi) __REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,2U,62U,1U)

#define VTSS_F_VOP_MPLS_TX_CNT_SEL_OAM_MPLS_TX_CNT_SEL_OAM_MPLS(x) (x)
#define VTSS_M_VOP_MPLS_TX_CNT_SEL_OAM_MPLS_TX_CNT_SEL_OAM_MPLS    0xffffffffU
#define VTSS_X_VOP_MPLS_TX_CNT_SEL_OAM_MPLS_TX_CNT_SEL_OAM_MPLS(x) (x)


/* VOP_MPLS_TX_CNT_NON_SEL_OAM_MPLS  t_sz:1 ga:0, gw:32, ra:3, gc:62, rc:1  */
#define VTSS_VOP_MPLS_TX_CNT_NON_SEL_OAM_MPLS(gi) __REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,3U,62U,1U)

#define VTSS_F_VOP_MPLS_TX_CNT_NON_SEL_OAM_MPLS_TX_CNT_NON_SEL_OAM_MPLS(x) (x)
#define VTSS_M_VOP_MPLS_TX_CNT_NON_SEL_OAM_MPLS_TX_CNT_NON_SEL_OAM_MPLS    0xffffffffU
#define VTSS_X_VOP_MPLS_TX_CNT_NON_SEL_OAM_MPLS_TX_CNT_NON_SEL_OAM_MPLS(x) (x)


/* VOP_MPLS_BFD_SRC_INFO  t_sz:1 ga:0, gw:32, ra:4, gc:62, rc:1  */
#define VTSS_VOP_MPLS_BFD_SRC_INFO(gi) __REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,4U,62U,1U)

#define VTSS_F_VOP_MPLS_BFD_SRC_INFO_BFD_LOCAL_STATE_SRC(x) VTSS_ENCODE_BITFIELD(x,28U,2U)
#define VTSS_M_VOP_MPLS_BFD_SRC_INFO_BFD_LOCAL_STATE_SRC    VTSS_ENCODE_BITMASK(28U,2U)
#define VTSS_X_VOP_MPLS_BFD_SRC_INFO_BFD_LOCAL_STATE_SRC(x) VTSS_EXTRACT_BITFIELD(x,28U,2U)

#define VTSS_F_VOP_MPLS_BFD_SRC_INFO_BFD_REMOTE_STATE_SRC(x) VTSS_ENCODE_BITFIELD(x,26U,2U)
#define VTSS_M_VOP_MPLS_BFD_SRC_INFO_BFD_REMOTE_STATE_SRC    VTSS_ENCODE_BITMASK(26U,2U)
#define VTSS_X_VOP_MPLS_BFD_SRC_INFO_BFD_REMOTE_STATE_SRC(x) VTSS_EXTRACT_BITFIELD(x,26U,2U)

#define VTSS_F_VOP_MPLS_BFD_SRC_INFO_BFD_LOCAL_DIAG_SRC(x) VTSS_ENCODE_BITFIELD(x,21U,5U)
#define VTSS_M_VOP_MPLS_BFD_SRC_INFO_BFD_LOCAL_DIAG_SRC    VTSS_ENCODE_BITMASK(21U,5U)
#define VTSS_X_VOP_MPLS_BFD_SRC_INFO_BFD_LOCAL_DIAG_SRC(x) VTSS_EXTRACT_BITFIELD(x,21U,5U)

#define VTSS_F_VOP_MPLS_BFD_SRC_INFO_BFD_REMOTE_DIAG_SRC(x) VTSS_ENCODE_BITFIELD(x,16U,5U)
#define VTSS_M_VOP_MPLS_BFD_SRC_INFO_BFD_REMOTE_DIAG_SRC    VTSS_ENCODE_BITMASK(16U,5U)
#define VTSS_X_VOP_MPLS_BFD_SRC_INFO_BFD_REMOTE_DIAG_SRC(x) VTSS_EXTRACT_BITFIELD(x,16U,5U)

#define VTSS_F_VOP_MPLS_BFD_SRC_INFO_BFD_LOCAL_DM_SRC(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_VOP_MPLS_BFD_SRC_INFO_BFD_LOCAL_DM_SRC    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_VOP_MPLS_BFD_SRC_INFO_BFD_LOCAL_DM_SRC(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_VOP_MPLS_BFD_SRC_INFO_BFD_REMOTE_DM_SRC(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_VOP_MPLS_BFD_SRC_INFO_BFD_REMOTE_DM_SRC    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_VOP_MPLS_BFD_SRC_INFO_BFD_REMOTE_DM_SRC(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* VOP_MPLS_BFD_SINK_INFO  t_sz:1 ga:0, gw:32, ra:5, gc:62, rc:1  */
#define VTSS_VOP_MPLS_BFD_SINK_INFO(gi) __REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,5U,62U,1U)

#define VTSS_F_VOP_MPLS_BFD_SINK_INFO_BFD_LOCAL_STATE_SINK(x) VTSS_ENCODE_BITFIELD(x,28U,2U)
#define VTSS_M_VOP_MPLS_BFD_SINK_INFO_BFD_LOCAL_STATE_SINK    VTSS_ENCODE_BITMASK(28U,2U)
#define VTSS_X_VOP_MPLS_BFD_SINK_INFO_BFD_LOCAL_STATE_SINK(x) VTSS_EXTRACT_BITFIELD(x,28U,2U)

#define VTSS_F_VOP_MPLS_BFD_SINK_INFO_BFD_REMOTE_STATE_SINK(x) VTSS_ENCODE_BITFIELD(x,26U,2U)
#define VTSS_M_VOP_MPLS_BFD_SINK_INFO_BFD_REMOTE_STATE_SINK    VTSS_ENCODE_BITMASK(26U,2U)
#define VTSS_X_VOP_MPLS_BFD_SINK_INFO_BFD_REMOTE_STATE_SINK(x) VTSS_EXTRACT_BITFIELD(x,26U,2U)

#define VTSS_F_VOP_MPLS_BFD_SINK_INFO_BFD_LOCAL_DIAG_SINK(x) VTSS_ENCODE_BITFIELD(x,21U,5U)
#define VTSS_M_VOP_MPLS_BFD_SINK_INFO_BFD_LOCAL_DIAG_SINK    VTSS_ENCODE_BITMASK(21U,5U)
#define VTSS_X_VOP_MPLS_BFD_SINK_INFO_BFD_LOCAL_DIAG_SINK(x) VTSS_EXTRACT_BITFIELD(x,21U,5U)

#define VTSS_F_VOP_MPLS_BFD_SINK_INFO_BFD_REMOTE_DIAG_SINK(x) VTSS_ENCODE_BITFIELD(x,16U,5U)
#define VTSS_M_VOP_MPLS_BFD_SINK_INFO_BFD_REMOTE_DIAG_SINK    VTSS_ENCODE_BITMASK(16U,5U)
#define VTSS_X_VOP_MPLS_BFD_SINK_INFO_BFD_REMOTE_DIAG_SINK(x) VTSS_EXTRACT_BITFIELD(x,16U,5U)

#define VTSS_F_VOP_MPLS_BFD_SINK_INFO_BFD_LOCAL_DM_SINK(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_VOP_MPLS_BFD_SINK_INFO_BFD_LOCAL_DM_SINK    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_VOP_MPLS_BFD_SINK_INFO_BFD_LOCAL_DM_SINK(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_VOP_MPLS_BFD_SINK_INFO_BFD_REMOTE_DM_SINK(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_VOP_MPLS_BFD_SINK_INFO_BFD_REMOTE_DM_SINK    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_VOP_MPLS_BFD_SINK_INFO_BFD_REMOTE_DM_SINK(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* VOP_MPLS_BFD_STAT  t_sz:1 ga:0, gw:32, ra:6, gc:62, rc:1  */
#define VTSS_VOP_MPLS_BFD_STAT(gi) __REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,6U,62U,1U)

#define VTSS_F_VOP_MPLS_BFD_STAT_BFD_MISS_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_VOP_MPLS_BFD_STAT_BFD_MISS_CNT    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_VOP_MPLS_BFD_STAT_BFD_MISS_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* VOP_MPLS_BFD_RX_LAST  t_sz:1 ga:0, gw:32, ra:7, gc:62, rc:1  */
#define VTSS_VOP_MPLS_BFD_RX_LAST(gi) __REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,7U,62U,1U)

#define VTSS_F_VOP_MPLS_BFD_RX_LAST_BFD_LOC_DEFECT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_BFD_RX_LAST_BFD_LOC_DEFECT    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_BFD_RX_LAST_BFD_LOC_DEFECT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_INTR_STICKY_MPLS  t_sz:1 ga:0, gw:32, ra:8, gc:62, rc:1  */
#define VTSS_VOP_MPLS_INTR_STICKY_MPLS(gi) __REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,8U,62U,1U)

#define VTSS_F_VOP_MPLS_INTR_STICKY_MPLS_BFD_LOC_CHANGE_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_MPLS_INTR_STICKY_MPLS_BFD_LOC_CHANGE_STICKY    VTSS_BIT(10U)
#define VTSS_X_VOP_MPLS_INTR_STICKY_MPLS_BFD_LOC_CHANGE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DM_CHANGE_SRC_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DM_CHANGE_SRC_STICKY    VTSS_BIT(9U)
#define VTSS_X_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DM_CHANGE_SRC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_STATE_CHANGE_SRC_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_STATE_CHANGE_SRC_STICKY    VTSS_BIT(8U)
#define VTSS_X_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_STATE_CHANGE_SRC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DIAG_CHANGE_SRC_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DIAG_CHANGE_SRC_STICKY    VTSS_BIT(7U)
#define VTSS_X_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DIAG_CHANGE_SRC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_P_SET_SRC_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_P_SET_SRC_STICKY    VTSS_BIT(6U)
#define VTSS_X_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_P_SET_SRC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_F_SET_SRC_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_F_SET_SRC_STICKY    VTSS_BIT(5U)
#define VTSS_X_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_F_SET_SRC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DM_CHANGE_SINK_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DM_CHANGE_SINK_STICKY    VTSS_BIT(4U)
#define VTSS_X_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DM_CHANGE_SINK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_STATE_CHANGE_SINK_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_STATE_CHANGE_SINK_STICKY    VTSS_BIT(3U)
#define VTSS_X_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_STATE_CHANGE_SINK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DIAG_CHANGE_SINK_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DIAG_CHANGE_SINK_STICKY    VTSS_BIT(2U)
#define VTSS_X_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DIAG_CHANGE_SINK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_P_SET_SINK_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_P_SET_SINK_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_P_SET_SINK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_F_SET_SINK_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_F_SET_SINK_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_F_SET_SINK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_INTR_ENA_MPLS  t_sz:1 ga:0, gw:32, ra:9, gc:62, rc:1  */
#define VTSS_VOP_MPLS_INTR_ENA_MPLS(gi) __REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,9U,62U,1U)

#define VTSS_F_VOP_MPLS_INTR_ENA_MPLS_BFD_LOC_CHANGE_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_MPLS_INTR_ENA_MPLS_BFD_LOC_CHANGE_INT_ENA    VTSS_BIT(10U)
#define VTSS_X_VOP_MPLS_INTR_ENA_MPLS_BFD_LOC_CHANGE_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DM_CHANGE_SRC_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DM_CHANGE_SRC_INT_ENA    VTSS_BIT(9U)
#define VTSS_X_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DM_CHANGE_SRC_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_STATE_CHANGE_SRC_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_STATE_CHANGE_SRC_INT_ENA    VTSS_BIT(8U)
#define VTSS_X_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_STATE_CHANGE_SRC_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DIAG_CHANGE_SRC_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DIAG_CHANGE_SRC_INT_ENA    VTSS_BIT(7U)
#define VTSS_X_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DIAG_CHANGE_SRC_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_P_SET_SRC_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_P_SET_SRC_INT_ENA    VTSS_BIT(6U)
#define VTSS_X_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_P_SET_SRC_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_F_SET_SRC_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_F_SET_SRC_INT_ENA    VTSS_BIT(5U)
#define VTSS_X_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_F_SET_SRC_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DM_CHANGE_SINK_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DM_CHANGE_SINK_INT_ENA    VTSS_BIT(4U)
#define VTSS_X_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DM_CHANGE_SINK_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_STATE_CHANGE_SINK_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_STATE_CHANGE_SINK_INT_ENA    VTSS_BIT(3U)
#define VTSS_X_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_STATE_CHANGE_SINK_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DIAG_CHANGE_SINK_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DIAG_CHANGE_SINK_INT_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DIAG_CHANGE_SINK_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_P_SET_SINK_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_P_SET_SINK_INT_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_P_SET_SINK_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_F_SET_SINK_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_F_SET_SINK_INT_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_F_SET_SINK_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_CPT_RX_STICKY_MPLS  t_sz:1 ga:0, gw:32, ra:10, gc:62, rc:1  */
#define VTSS_VOP_MPLS_CPT_RX_STICKY_MPLS(gi) __REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,10U,62U,1U)

#define VTSS_F_VOP_MPLS_CPT_RX_STICKY_MPLS_GENERIC_CPT_RX_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,16U)
#define VTSS_M_VOP_MPLS_CPT_RX_STICKY_MPLS_GENERIC_CPT_RX_STICKY_MASK    VTSS_ENCODE_BITMASK(3U,16U)
#define VTSS_X_VOP_MPLS_CPT_RX_STICKY_MPLS_GENERIC_CPT_RX_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,16U)

#define VTSS_F_VOP_MPLS_CPT_RX_STICKY_MPLS_UNK_CPT_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_MPLS_CPT_RX_STICKY_MPLS_UNK_CPT_RX_STICKY    VTSS_BIT(2U)
#define VTSS_X_VOP_MPLS_CPT_RX_STICKY_MPLS_UNK_CPT_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_MPLS_CPT_RX_STICKY_MPLS_BFD_CC_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_MPLS_CPT_RX_STICKY_MPLS_BFD_CC_RX_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_MPLS_CPT_RX_STICKY_MPLS_BFD_CC_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_MPLS_CPT_RX_STICKY_MPLS_BFD_CV_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_CPT_RX_STICKY_MPLS_BFD_CV_RX_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_CPT_RX_STICKY_MPLS_BFD_CV_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_PDU_EXTRACT_MPLS  t_sz:1 ga:0, gw:32, ra:11, gc:62, rc:1  */
#define VTSS_VOP_MPLS_PDU_EXTRACT_MPLS(gi) __REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,11U,62U,1U)

#define VTSS_F_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_CC_RX_NEXT_GOOD_EXTR(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_CC_RX_NEXT_GOOD_EXTR    VTSS_BIT(7U)
#define VTSS_X_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_CC_RX_NEXT_GOOD_EXTR(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_CV_RX_NEXT_GOOD_EXTR(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_CV_RX_NEXT_GOOD_EXTR    VTSS_BIT(6U)
#define VTSS_X_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_CV_RX_NEXT_GOOD_EXTR(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_MPLS_PDU_EXTRACT_MPLS_EXTRACT_HIT_ME_ONCE(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_MPLS_PDU_EXTRACT_MPLS_EXTRACT_HIT_ME_ONCE    VTSS_BIT(5U)
#define VTSS_X_VOP_MPLS_PDU_EXTRACT_MPLS_EXTRACT_HIT_ME_ONCE(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_PARAM_CHANGE_EXTR(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_PARAM_CHANGE_EXTR    VTSS_BIT(4U)
#define VTSS_X_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_PARAM_CHANGE_EXTR(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_P_SET_EXTR(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_P_SET_EXTR    VTSS_BIT(3U)
#define VTSS_X_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_P_SET_EXTR(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_F_SET_EXTR(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_F_SET_EXTR    VTSS_BIT(2U)
#define VTSS_X_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_F_SET_EXTR(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_ERR_EXTR    VTSS_BIT(1U)
#define VTSS_X_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_TX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_TX_ERR_EXTR    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_TX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_BFD_RX_STICKY  t_sz:1 ga:0, gw:32, ra:12, gc:62, rc:1  */
#define VTSS_VOP_MPLS_BFD_RX_STICKY(gi) __REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,12U,62U,1U)

#define VTSS_F_VOP_MPLS_BFD_RX_STICKY_VERSION_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_MPLS_BFD_RX_STICKY_VERSION_ERR_STICKY    VTSS_BIT(9U)
#define VTSS_X_VOP_MPLS_BFD_RX_STICKY_VERSION_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_MPLS_BFD_RX_STICKY_MIN_LEN_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_MPLS_BFD_RX_STICKY_MIN_LEN_ERR_STICKY    VTSS_BIT(8U)
#define VTSS_X_VOP_MPLS_BFD_RX_STICKY_MIN_LEN_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_MPLS_BFD_RX_STICKY_MAX_LEN_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_MPLS_BFD_RX_STICKY_MAX_LEN_ERR_STICKY    VTSS_BIT(7U)
#define VTSS_X_VOP_MPLS_BFD_RX_STICKY_MAX_LEN_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_MPLS_BFD_RX_STICKY_DM_ZERO_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_MPLS_BFD_RX_STICKY_DM_ZERO_ERR_STICKY    VTSS_BIT(6U)
#define VTSS_X_VOP_MPLS_BFD_RX_STICKY_DM_ZERO_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_MPLS_BFD_RX_STICKY_M_BIT_SET_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_MPLS_BFD_RX_STICKY_M_BIT_SET_ERR_STICKY    VTSS_BIT(5U)
#define VTSS_X_VOP_MPLS_BFD_RX_STICKY_M_BIT_SET_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_MPLS_BFD_RX_STICKY_MY_DISCR_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_MPLS_BFD_RX_STICKY_MY_DISCR_ERR_STICKY    VTSS_BIT(4U)
#define VTSS_X_VOP_MPLS_BFD_RX_STICKY_MY_DISCR_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_MPLS_BFD_RX_STICKY_YOUR_DISCR_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_MPLS_BFD_RX_STICKY_YOUR_DISCR_ERR_STICKY    VTSS_BIT(3U)
#define VTSS_X_VOP_MPLS_BFD_RX_STICKY_YOUR_DISCR_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_MPLS_BFD_RX_STICKY_AUTH_MISMATCH_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_MPLS_BFD_RX_STICKY_AUTH_MISMATCH_ERR_STICKY    VTSS_BIT(2U)
#define VTSS_X_VOP_MPLS_BFD_RX_STICKY_AUTH_MISMATCH_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_MPLS_BFD_RX_STICKY_D_BIT_SET_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_MPLS_BFD_RX_STICKY_D_BIT_SET_ERR_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_MPLS_BFD_RX_STICKY_D_BIT_SET_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_MPLS_BFD_RX_STICKY_P_AND_F_BIT_SET_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_BFD_RX_STICKY_P_AND_F_BIT_SET_ERR_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_BFD_RX_STICKY_P_AND_F_BIT_SET_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_BFD_TX_STICKY  t_sz:1 ga:0, gw:32, ra:13, gc:62, rc:1  */
#define VTSS_VOP_MPLS_BFD_TX_STICKY(gi) __REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,13U,62U,1U)

#define VTSS_F_VOP_MPLS_BFD_TX_STICKY_TX_MY_DISCR_MISMATCH(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_BFD_TX_STICKY_TX_MY_DISCR_MISMATCH    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_BFD_TX_STICKY_TX_MY_DISCR_MISMATCH(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_BFD_CC_TX_CNT_REG  t_sz:1 ga:0, gw:32, ra:14, gc:62, rc:1  */
#define VTSS_VOP_MPLS_BFD_CC_TX_CNT_REG(gi) __REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,14U,62U,1U)

#define VTSS_F_VOP_MPLS_BFD_CC_TX_CNT_REG_BFD_CC_TX_CNT(x) (x)
#define VTSS_M_VOP_MPLS_BFD_CC_TX_CNT_REG_BFD_CC_TX_CNT    0xffffffffU
#define VTSS_X_VOP_MPLS_BFD_CC_TX_CNT_REG_BFD_CC_TX_CNT(x) (x)


/* VOP_MPLS_BFD_CV_TX_CNT_REG  t_sz:1 ga:0, gw:32, ra:15, gc:62, rc:1  */
#define VTSS_VOP_MPLS_BFD_CV_TX_CNT_REG(gi) __REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,15U,62U,1U)

#define VTSS_F_VOP_MPLS_BFD_CV_TX_CNT_REG_BFD_CV_TX_CNT(x) (x)
#define VTSS_M_VOP_MPLS_BFD_CV_TX_CNT_REG_BFD_CV_TX_CNT    0xffffffffU
#define VTSS_X_VOP_MPLS_BFD_CV_TX_CNT_REG_BFD_CV_TX_CNT(x) (x)


/* VOP_MPLS_BFD_CC_RX_VLD_CNT_REG  t_sz:1 ga:0, gw:32, ra:16, gc:62, rc:1  */
#define VTSS_VOP_MPLS_BFD_CC_RX_VLD_CNT_REG(gi) __REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,16U,62U,1U)

#define VTSS_F_VOP_MPLS_BFD_CC_RX_VLD_CNT_REG_BFD_CC_RX_VLD_CNT(x) (x)
#define VTSS_M_VOP_MPLS_BFD_CC_RX_VLD_CNT_REG_BFD_CC_RX_VLD_CNT    0xffffffffU
#define VTSS_X_VOP_MPLS_BFD_CC_RX_VLD_CNT_REG_BFD_CC_RX_VLD_CNT(x) (x)


/* VOP_MPLS_BFD_CV_RX_VLD_CNT_REG  t_sz:1 ga:0, gw:32, ra:17, gc:62, rc:1  */
#define VTSS_VOP_MPLS_BFD_CV_RX_VLD_CNT_REG(gi) __REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,17U,62U,1U)

#define VTSS_F_VOP_MPLS_BFD_CV_RX_VLD_CNT_REG_BFD_CV_RX_VLD_CNT(x) (x)
#define VTSS_M_VOP_MPLS_BFD_CV_RX_VLD_CNT_REG_BFD_CV_RX_VLD_CNT    0xffffffffU
#define VTSS_X_VOP_MPLS_BFD_CV_RX_VLD_CNT_REG_BFD_CV_RX_VLD_CNT(x) (x)


/* VOP_MPLS_BFD_CC_RX_INVLD_CNT_REG  t_sz:1 ga:0, gw:32, ra:18, gc:62, rc:1  */
#define VTSS_VOP_MPLS_BFD_CC_RX_INVLD_CNT_REG(gi) __REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,18U,62U,1U)

#define VTSS_F_VOP_MPLS_BFD_CC_RX_INVLD_CNT_REG_BFD_CC_RX_INVLD_CNT(x) (x)
#define VTSS_M_VOP_MPLS_BFD_CC_RX_INVLD_CNT_REG_BFD_CC_RX_INVLD_CNT    0xffffffffU
#define VTSS_X_VOP_MPLS_BFD_CC_RX_INVLD_CNT_REG_BFD_CC_RX_INVLD_CNT(x) (x)


/* VOP_MPLS_BFD_CV_RX_INVLD_CNT_REG  t_sz:1 ga:0, gw:32, ra:19, gc:62, rc:1  */
#define VTSS_VOP_MPLS_BFD_CV_RX_INVLD_CNT_REG(gi) __REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,19U,62U,1U)

#define VTSS_F_VOP_MPLS_BFD_CV_RX_INVLD_CNT_REG_BFD_CV_RX_INVLD_CNT(x) (x)
#define VTSS_M_VOP_MPLS_BFD_CV_RX_INVLD_CNT_REG_BFD_CV_RX_INVLD_CNT    0xffffffffU
#define VTSS_X_VOP_MPLS_BFD_CV_RX_INVLD_CNT_REG_BFD_CV_RX_INVLD_CNT(x) (x)


/* XQS_STAT_CNT_CFG  t_sz:1 ga:1436, gw:218, ra:0, gc:1, rc:1  */
#define VTSS_XQS_STAT_CNT_CFG     __REG(VTSS_TO_XQS,1436U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_XQS_STAT_CNT_CFG_DROP_COUNT_EGRESS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_XQS_STAT_CNT_CFG_DROP_COUNT_EGRESS    VTSS_BIT(0U)
#define VTSS_X_XQS_STAT_CNT_CFG_DROP_COUNT_EGRESS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* XQS_MAP_CFG_CFG  t_sz:1 ga:1436, gw:218, ra:1, gc:1, rc:1  */
#define VTSS_XQS_MAP_CFG_CFG      __REG(VTSS_TO_XQS,1436U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_XQS_MAP_CFG_CFG_MAP_CFG_CFG(x)    (x)
#define VTSS_M_XQS_MAP_CFG_CFG_MAP_CFG_CFG       0xffffffffU
#define VTSS_X_XQS_MAP_CFG_CFG_MAP_CFG_CFG(x)    (x)


/* XQS_FWD_CTRL  t_sz:1 ga:1436, gw:218, ra:2, gc:1, rc:1  */
#define VTSS_XQS_FWD_CTRL         __REG(VTSS_TO_XQS,1436U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_XQS_FWD_CTRL_FWD_IDLE_CNT(x)      VTSS_ENCODE_BITFIELD(x,5U,13U)
#define VTSS_M_XQS_FWD_CTRL_FWD_IDLE_CNT         VTSS_ENCODE_BITMASK(5U,13U)
#define VTSS_X_XQS_FWD_CTRL_FWD_IDLE_CNT(x)      VTSS_EXTRACT_BITFIELD(x,5U,13U)

#define VTSS_F_XQS_FWD_CTRL_FWD_SLOWDOWN_WM(x)   VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_XQS_FWD_CTRL_FWD_SLOWDOWN_WM      VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_XQS_FWD_CTRL_FWD_SLOWDOWN_WM(x)   VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* XQS_FWD_DROP_EVENTS  t_sz:1 ga:1436, gw:218, ra:3, gc:1, rc:35  */
#define VTSS_XQS_FWD_DROP_EVENTS(ri) __REG(VTSS_TO_XQS,1436U,0U,0U,ri,3U,1U,35U)

#define VTSS_F_XQS_FWD_DROP_EVENTS_FWD_DROP_NORM_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_XQS_FWD_DROP_EVENTS_FWD_DROP_NORM_STICKY    VTSS_BIT(4U)
#define VTSS_X_XQS_FWD_DROP_EVENTS_FWD_DROP_NORM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_XQS_FWD_DROP_EVENTS_FWD_DROP_CPU_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_XQS_FWD_DROP_EVENTS_FWD_DROP_CPU_STICKY    VTSS_BIT(3U)
#define VTSS_X_XQS_FWD_DROP_EVENTS_FWD_DROP_CPU_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_XQS_FWD_DROP_EVENTS_FWD_DROP_LEARN_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_XQS_FWD_DROP_EVENTS_FWD_DROP_LEARN_STICKY    VTSS_BIT(2U)
#define VTSS_X_XQS_FWD_DROP_EVENTS_FWD_DROP_LEARN_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_XQS_FWD_DROP_EVENTS_FWD_DROP_MIRR_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_XQS_FWD_DROP_EVENTS_FWD_DROP_MIRR_STICKY    VTSS_BIT(1U)
#define VTSS_X_XQS_FWD_DROP_EVENTS_FWD_DROP_MIRR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_XQS_FWD_DROP_EVENTS_FWD_DROP_QMAP_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_XQS_FWD_DROP_EVENTS_FWD_DROP_QMAP_STICKY    VTSS_BIT(0U)
#define VTSS_X_XQS_FWD_DROP_EVENTS_FWD_DROP_QMAP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* XQS_FWD_STAT_CNT  t_sz:1 ga:1436, gw:218, ra:73, gc:1, rc:5  */
#define VTSS_XQS_FWD_STAT_CNT(ri) __REG(VTSS_TO_XQS,1436U,0U,0U,ri,73U,1U,5U)

#define VTSS_F_XQS_FWD_STAT_CNT_FWD_STAT_CNT(x)  (x)
#define VTSS_M_XQS_FWD_STAT_CNT_FWD_STAT_CNT     0xffffffffU
#define VTSS_X_XQS_FWD_STAT_CNT_FWD_STAT_CNT(x)  (x)


/* XQS_FWD_CPU_DROP_CNT  t_sz:1 ga:1436, gw:218, ra:78, gc:1, rc:1  */
#define VTSS_XQS_FWD_CPU_DROP_CNT __REG(VTSS_TO_XQS,1436U,0U,0U,0U,78U,1U,1U)

#define VTSS_F_XQS_FWD_CPU_DROP_CNT_FWD_CPU_DROP_CNT(x) (x)
#define VTSS_M_XQS_FWD_CPU_DROP_CNT_FWD_CPU_DROP_CNT    0xffffffffU
#define VTSS_X_XQS_FWD_CPU_DROP_CNT_FWD_CPU_DROP_CNT(x) (x)


/* XQS_FWD_CT_CFG  t_sz:1 ga:1436, gw:218, ra:79, gc:1, rc:30  */
#define VTSS_XQS_FWD_CT_CFG(ri)   __REG(VTSS_TO_XQS,1436U,0U,0U,ri,79U,1U,30U)

#define VTSS_F_XQS_FWD_CT_CFG_FWD_CT_ISP(x)      VTSS_ENCODE_BITFIELD(x,18U,3U)
#define VTSS_M_XQS_FWD_CT_CFG_FWD_CT_ISP         VTSS_ENCODE_BITMASK(18U,3U)
#define VTSS_X_XQS_FWD_CT_CFG_FWD_CT_ISP(x)      VTSS_EXTRACT_BITFIELD(x,18U,3U)

#define VTSS_F_XQS_FWD_CT_CFG_FWD_CT_ESP(x)      VTSS_ENCODE_BITFIELD(x,15U,3U)
#define VTSS_M_XQS_FWD_CT_CFG_FWD_CT_ESP         VTSS_ENCODE_BITMASK(15U,3U)
#define VTSS_X_XQS_FWD_CT_CFG_FWD_CT_ESP(x)      VTSS_EXTRACT_BITFIELD(x,15U,3U)

#define VTSS_F_XQS_FWD_CT_CFG_FWD_CT_ENA(x)      VTSS_ENCODE_BITFIELD(x,7U,8U)
#define VTSS_M_XQS_FWD_CT_CFG_FWD_CT_ENA         VTSS_ENCODE_BITMASK(7U,8U)
#define VTSS_X_XQS_FWD_CT_CFG_FWD_CT_ENA(x)      VTSS_EXTRACT_BITFIELD(x,7U,8U)

#define VTSS_F_XQS_FWD_CT_CFG_PREALLOC_CT_LEN(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_XQS_FWD_CT_CFG_PREALLOC_CT_LEN    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_XQS_FWD_CT_CFG_PREALLOC_CT_LEN(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* XQS_QMAP_PORT_MODE  t_sz:1 ga:1436, gw:218, ra:144, gc:1, rc:35  */
#define VTSS_XQS_QMAP_PORT_MODE(ri) __REG(VTSS_TO_XQS,1436U,0U,0U,ri,144U,1U,35U)

#define VTSS_F_XQS_QMAP_PORT_MODE_QMAP_MODE_SERVICE(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_XQS_QMAP_PORT_MODE_QMAP_MODE_SERVICE    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_XQS_QMAP_PORT_MODE_QMAP_MODE_SERVICE(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_XQS_QMAP_PORT_MODE_QMAP_MODE_NONSERVICE(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_XQS_QMAP_PORT_MODE_QMAP_MODE_NONSERVICE    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_XQS_QMAP_PORT_MODE_QMAP_MODE_NONSERVICE(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* XQS_QMAP_EACL  t_sz:1 ga:1436, gw:218, ra:214, gc:1, rc:1  */
#define VTSS_XQS_QMAP_EACL        __REG(VTSS_TO_XQS,1436U,0U,0U,0U,214U,1U,1U)

#define VTSS_F_XQS_QMAP_EACL_QMAP_REMARK_REW(x)  VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_XQS_QMAP_EACL_QMAP_REMARK_REW     VTSS_BIT(9U)
#define VTSS_X_XQS_QMAP_EACL_QMAP_REMARK_REW(x)  VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_XQS_QMAP_EACL_QMAP_REMARK_YELLOW(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_XQS_QMAP_EACL_QMAP_REMARK_YELLOW    VTSS_BIT(8U)
#define VTSS_X_XQS_QMAP_EACL_QMAP_REMARK_YELLOW(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_XQS_QMAP_EACL_QMAP_CPU_SEL(x)     VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_XQS_QMAP_EACL_QMAP_CPU_SEL        VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_XQS_QMAP_EACL_QMAP_CPU_SEL(x)     VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* XQS_STAT_CFG  t_sz:1 ga:1436, gw:218, ra:215, gc:1, rc:1  */
#define VTSS_XQS_STAT_CFG         __REG(VTSS_TO_XQS,1436U,0U,0U,0U,215U,1U,1U)

#define VTSS_F_XQS_STAT_CFG_STAT_CLEAR_SHOT(x)   VTSS_ENCODE_BITFIELD(x,18U,4U)
#define VTSS_M_XQS_STAT_CFG_STAT_CLEAR_SHOT      VTSS_ENCODE_BITMASK(18U,4U)
#define VTSS_X_XQS_STAT_CFG_STAT_CLEAR_SHOT(x)   VTSS_EXTRACT_BITFIELD(x,18U,4U)

#define VTSS_F_XQS_STAT_CFG_STAT_VIEW(x)         VTSS_ENCODE_BITFIELD(x,5U,10U)
#define VTSS_M_XQS_STAT_CFG_STAT_VIEW            VTSS_ENCODE_BITMASK(5U,10U)
#define VTSS_X_XQS_STAT_CFG_STAT_VIEW(x)         VTSS_EXTRACT_BITFIELD(x,5U,10U)

#define VTSS_F_XQS_STAT_CFG_STAT_SRV_PKT_ONLY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_XQS_STAT_CFG_STAT_SRV_PKT_ONLY    VTSS_BIT(4U)
#define VTSS_X_XQS_STAT_CFG_STAT_SRV_PKT_ONLY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_XQS_STAT_CFG_STAT_WRAP_DIS(x)     VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_XQS_STAT_CFG_STAT_WRAP_DIS        VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_XQS_STAT_CFG_STAT_WRAP_DIS(x)     VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* XQS_MIRROR_CFG  t_sz:1 ga:1436, gw:218, ra:216, gc:1, rc:1  */
#define VTSS_XQS_MIRROR_CFG       __REG(VTSS_TO_XQS,1436U,0U,0U,0U,216U,1U,1U)

#define VTSS_F_XQS_MIRROR_CFG_MIRROR_DISCARDS(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_XQS_MIRROR_CFG_MIRROR_DISCARDS    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_XQS_MIRROR_CFG_MIRROR_DISCARDS(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* XQS_CPUQ_DISCARD  t_sz:1 ga:1436, gw:218, ra:217, gc:1, rc:1  */
#define VTSS_XQS_CPUQ_DISCARD     __REG(VTSS_TO_XQS,1436U,0U,0U,0U,217U,1U,1U)

#define VTSS_F_XQS_CPUQ_DISCARD_CPUQ_DISCARD(x)  VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_XQS_CPUQ_DISCARD_CPUQ_DISCARD     VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_XQS_CPUQ_DISCARD_CPUQ_DISCARD(x)  VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* XQS_QMAP_VPORT_TBL  t_sz:1 ga:1024, gw:64, ra:0, gc:4, rc:35  */
#define VTSS_XQS_QMAP_VPORT_TBL(gi,ri) __REG(VTSS_TO_XQS,1024U,gi,64U,ri,0U,4U,35U)

#define VTSS_F_XQS_QMAP_VPORT_TBL_QMAP_VPORT_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_XQS_QMAP_VPORT_TBL_QMAP_VPORT_VAL    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_XQS_QMAP_VPORT_TBL_QMAP_VPORT_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* XQS_QMAP_SE_TBL  t_sz:1 ga:1424, gw:2, ra:0, gc:4, rc:1  */
#define VTSS_XQS_QMAP_SE_TBL(gi)  __REG(VTSS_TO_XQS,1424U,gi,2U,0U,0U,4U,1U)

#define VTSS_F_XQS_QMAP_SE_TBL_QMAP_SE_VAL(x)    VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_XQS_QMAP_SE_TBL_QMAP_SE_VAL       VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_XQS_QMAP_SE_TBL_QMAP_SE_VAL(x)    VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* XQS_QMAP_CT_ESP  t_sz:1 ga:1424, gw:2, ra:1, gc:4, rc:1  */
#define VTSS_XQS_QMAP_CT_ESP(gi)  __REG(VTSS_TO_XQS,1424U,gi,2U,0U,1U,4U,1U)

#define VTSS_F_XQS_QMAP_CT_ESP_QMAP_CT_DIS(x)    VTSS_ENCODE_BITFIELD(x,3U,8U)
#define VTSS_M_XQS_QMAP_CT_ESP_QMAP_CT_DIS       VTSS_ENCODE_BITMASK(3U,8U)
#define VTSS_X_XQS_QMAP_CT_ESP_QMAP_CT_DIS(x)    VTSS_EXTRACT_BITFIELD(x,3U,8U)

#define VTSS_F_XQS_QMAP_CT_ESP_QMAP_CT_ESP(x)    VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_XQS_QMAP_CT_ESP_QMAP_CT_ESP       VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_XQS_QMAP_CT_ESP_QMAP_CT_ESP(x)    VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* XQS_QMAP_QOS_TBL  t_sz:1 ga:1408, gw:4, ra:0, gc:4, rc:1  */
#define VTSS_XQS_QMAP_QOS_TBL(gi) __REG(VTSS_TO_XQS,1408U,gi,4U,0U,0U,4U,1U)

#define VTSS_F_XQS_QMAP_QOS_TBL_QMAP_QOS_SEL(x)  VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_XQS_QMAP_QOS_TBL_QMAP_QOS_SEL     VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_XQS_QMAP_QOS_TBL_QMAP_QOS_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* XQS_QMAP_QOS_SIZE  t_sz:1 ga:1408, gw:4, ra:1, gc:4, rc:1  */
#define VTSS_XQS_QMAP_QOS_SIZE(gi) __REG(VTSS_TO_XQS,1408U,gi,4U,0U,1U,4U,1U)

#define VTSS_F_XQS_QMAP_QOS_SIZE_QMAP_QOS_SIZE(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_XQS_QMAP_QOS_SIZE_QMAP_QOS_SIZE    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_XQS_QMAP_QOS_SIZE_QMAP_QOS_SIZE(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* XQS_DROP_STAT_CTRL  t_sz:1 ga:1408, gw:4, ra:2, gc:4, rc:1  */
#define VTSS_XQS_DROP_STAT_CTRL(gi) __REG(VTSS_TO_XQS,1408U,gi,4U,0U,2U,4U,1U)

#define VTSS_F_XQS_DROP_STAT_CTRL_DROP_STAT_BASE_ADDR(x) VTSS_ENCODE_BITFIELD(x,6U,8U)
#define VTSS_M_XQS_DROP_STAT_CTRL_DROP_STAT_BASE_ADDR    VTSS_ENCODE_BITMASK(6U,8U)
#define VTSS_X_XQS_DROP_STAT_CTRL_DROP_STAT_BASE_ADDR(x) VTSS_EXTRACT_BITFIELD(x,6U,8U)

#define VTSS_F_XQS_DROP_STAT_CTRL_DROP_STAT_OAM_CNT_SEL(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_XQS_DROP_STAT_CTRL_DROP_STAT_OAM_CNT_SEL    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_XQS_DROP_STAT_CTRL_DROP_STAT_OAM_CNT_SEL(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_XQS_DROP_STAT_CTRL_DROP_STAT_COS_SEL(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_XQS_DROP_STAT_CTRL_DROP_STAT_COS_SEL    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_XQS_DROP_STAT_CTRL_DROP_STAT_COS_SEL(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_XQS_DROP_STAT_CTRL_DROP_STAT_COS8_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_XQS_DROP_STAT_CTRL_DROP_STAT_COS8_ENA    VTSS_BIT(0U)
#define VTSS_X_XQS_DROP_STAT_CTRL_DROP_STAT_COS8_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* XQS_QUEUE_SIZE  t_sz:1 ga:1432, gw:1, ra:0, gc:4, rc:1  */
#define VTSS_XQS_QUEUE_SIZE(gi)   __REG(VTSS_TO_XQS,1432U,gi,1U,0U,0U,4U,1U)

#define VTSS_F_XQS_QUEUE_SIZE_QUEUE_SIZE(x)      VTSS_ENCODE_BITFIELD(x,2U,14U)
#define VTSS_M_XQS_QUEUE_SIZE_QUEUE_SIZE         VTSS_ENCODE_BITMASK(2U,14U)
#define VTSS_X_XQS_QUEUE_SIZE_QUEUE_SIZE(x)      VTSS_EXTRACT_BITFIELD(x,2U,14U)

#define VTSS_F_XQS_QUEUE_SIZE_QUEUE_KILLED(x)    VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_XQS_QUEUE_SIZE_QUEUE_KILLED       VTSS_BIT(1U)
#define VTSS_X_XQS_QUEUE_SIZE_QUEUE_KILLED(x)    VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_XQS_QUEUE_SIZE_QUEUE_DENY(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_XQS_QUEUE_SIZE_QUEUE_DENY         VTSS_BIT(0U)
#define VTSS_X_XQS_QUEUE_SIZE_QUEUE_DENY(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* XQS_QLIMIT_SE_CFG  t_sz:1 ga:1280, gw:32, ra:0, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SE_CFG(gi) __REG(VTSS_TO_XQS,1280U,gi,32U,0U,0U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SE_CFG_SE_LARGE(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_XQS_QLIMIT_SE_CFG_SE_LARGE        VTSS_BIT(0U)
#define VTSS_X_XQS_QLIMIT_SE_CFG_SE_LARGE(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* XQS_QLIMIT_SE_USE  t_sz:1 ga:1280, gw:32, ra:1, gc:4, rc:4  */
#define VTSS_XQS_QLIMIT_SE_USE(gi,ri) __REG(VTSS_TO_XQS,1280U,gi,32U,ri,1U,4U,4U)

#define VTSS_F_XQS_QLIMIT_SE_USE_QLIMIT_SE_USE(x) VTSS_ENCODE_BITFIELD(x,0U,14U)
#define VTSS_M_XQS_QLIMIT_SE_USE_QLIMIT_SE_USE    VTSS_ENCODE_BITMASK(0U,14U)
#define VTSS_X_XQS_QLIMIT_SE_USE_QLIMIT_SE_USE(x) VTSS_EXTRACT_BITFIELD(x,0U,14U)

/* XQS_QLIMIT_CONG_CNT  t_sz:1 ga:1280, gw:32, ra:10, gc:4, rc:4  */
#define VTSS_XQS_QLIMIT_CONG_CNT(gi,ri) __REG(VTSS_TO_XQS,1280U,gi,32U,ri,10U,4U,4U)

#define VTSS_F_XQS_QLIMIT_CONG_CNT_QLIMIT_CONG_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_XQS_QLIMIT_CONG_CNT_QLIMIT_CONG_CNT    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_XQS_QLIMIT_CONG_CNT_QLIMIT_CONG_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* XQS_QLIMIT_SE_SHR  t_sz:1 ga:1280, gw:32, ra:19, gc:4, rc:4  */
#define VTSS_XQS_QLIMIT_SE_SHR(gi,ri) __REG(VTSS_TO_XQS,1280U,gi,32U,ri,19U,4U,4U)

#define VTSS_F_XQS_QLIMIT_SE_SHR_QLIMIT_SE_SHR(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_XQS_QLIMIT_SE_SHR_QLIMIT_SE_SHR    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_XQS_QLIMIT_SE_SHR_QLIMIT_SE_SHR(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* XQS_QLIMIT_PORT_CFG  t_sz:1 ga:1654, gw:74, ra:0, gc:1, rc:35  */
#define VTSS_XQS_QLIMIT_PORT_CFG(ri) __REG(VTSS_TO_XQS,1654U,0U,0U,ri,0U,1U,35U)

#define VTSS_F_XQS_QLIMIT_PORT_CFG_QLIMIT_EMPTY_ALLOW(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_XQS_QLIMIT_PORT_CFG_QLIMIT_EMPTY_ALLOW    VTSS_BIT(4U)
#define VTSS_X_XQS_QLIMIT_PORT_CFG_QLIMIT_EMPTY_ALLOW(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_XQS_QLIMIT_PORT_CFG_QLIMIT_IGR_DIS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_XQS_QLIMIT_PORT_CFG_QLIMIT_IGR_DIS    VTSS_BIT(3U)
#define VTSS_X_XQS_QLIMIT_PORT_CFG_QLIMIT_IGR_DIS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_XQS_QLIMIT_PORT_CFG_QLIMIT_EGR_DIS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_XQS_QLIMIT_PORT_CFG_QLIMIT_EGR_DIS    VTSS_BIT(2U)
#define VTSS_X_XQS_QLIMIT_PORT_CFG_QLIMIT_EGR_DIS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_XQS_QLIMIT_PORT_CFG_QLIMIT_NO_ISHR(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_XQS_QLIMIT_PORT_CFG_QLIMIT_NO_ISHR    VTSS_BIT(1U)
#define VTSS_X_XQS_QLIMIT_PORT_CFG_QLIMIT_NO_ISHR(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_XQS_QLIMIT_PORT_CFG_QLIMIT_NO_ESHR(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_XQS_QLIMIT_PORT_CFG_QLIMIT_NO_ESHR    VTSS_BIT(0U)
#define VTSS_X_XQS_QLIMIT_PORT_CFG_QLIMIT_NO_ESHR(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* XQS_QLIMIT_DP_CFG  t_sz:1 ga:1654, gw:74, ra:70, gc:1, rc:4  */
#define VTSS_XQS_QLIMIT_DP_CFG(ri) __REG(VTSS_TO_XQS,1654U,0U,0U,ri,70U,1U,4U)

#define VTSS_F_XQS_QLIMIT_DP_CFG_QLIMIT_DP_RSRV(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_XQS_QLIMIT_DP_CFG_QLIMIT_DP_RSRV    VTSS_BIT(15U)
#define VTSS_X_XQS_QLIMIT_DP_CFG_QLIMIT_DP_RSRV(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_XQS_QLIMIT_DP_CFG_QLIMIT_DP_CUT(x) VTSS_ENCODE_BITFIELD(x,0U,14U)
#define VTSS_M_XQS_QLIMIT_DP_CFG_QLIMIT_DP_CUT    VTSS_ENCODE_BITMASK(0U,14U)
#define VTSS_X_XQS_QLIMIT_DP_CFG_QLIMIT_DP_CUT(x) VTSS_EXTRACT_BITFIELD(x,0U,14U)

/* XQS_QLIMIT_SHR_TOP_CFG  t_sz:1 ga:1728, gw:12, ra:0, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SHR_TOP_CFG(gi) __REG(VTSS_TO_XQS,1728U,gi,12U,0U,0U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SHR_TOP_CFG_QLIMIT_SHR_TOP(x) VTSS_ENCODE_BITFIELD(x,0U,14U)
#define VTSS_M_XQS_QLIMIT_SHR_TOP_CFG_QLIMIT_SHR_TOP    VTSS_ENCODE_BITMASK(0U,14U)
#define VTSS_X_XQS_QLIMIT_SHR_TOP_CFG_QLIMIT_SHR_TOP(x) VTSS_EXTRACT_BITFIELD(x,0U,14U)

/* XQS_QLIMIT_SHR_ATOP_CFG  t_sz:1 ga:1728, gw:12, ra:1, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SHR_ATOP_CFG(gi) __REG(VTSS_TO_XQS,1728U,gi,12U,0U,1U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SHR_ATOP_CFG_QLIMIT_SHR_ATOP(x) VTSS_ENCODE_BITFIELD(x,0U,14U)
#define VTSS_M_XQS_QLIMIT_SHR_ATOP_CFG_QLIMIT_SHR_ATOP    VTSS_ENCODE_BITMASK(0U,14U)
#define VTSS_X_XQS_QLIMIT_SHR_ATOP_CFG_QLIMIT_SHR_ATOP(x) VTSS_EXTRACT_BITFIELD(x,0U,14U)

/* XQS_QLIMIT_SHR_CTOP_CFG  t_sz:1 ga:1728, gw:12, ra:2, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SHR_CTOP_CFG(gi) __REG(VTSS_TO_XQS,1728U,gi,12U,0U,2U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SHR_CTOP_CFG_QLIMIT_SHR_CTOP(x) VTSS_ENCODE_BITFIELD(x,0U,14U)
#define VTSS_M_XQS_QLIMIT_SHR_CTOP_CFG_QLIMIT_SHR_CTOP    VTSS_ENCODE_BITMASK(0U,14U)
#define VTSS_X_XQS_QLIMIT_SHR_CTOP_CFG_QLIMIT_SHR_CTOP(x) VTSS_EXTRACT_BITFIELD(x,0U,14U)

/* XQS_QLIMIT_SHR_QLIM_CFG  t_sz:1 ga:1728, gw:12, ra:3, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SHR_QLIM_CFG(gi) __REG(VTSS_TO_XQS,1728U,gi,12U,0U,3U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SHR_QLIM_CFG_QLIMIT_SHR_QLIM(x) VTSS_ENCODE_BITFIELD(x,0U,14U)
#define VTSS_M_XQS_QLIMIT_SHR_QLIM_CFG_QLIMIT_SHR_QLIM    VTSS_ENCODE_BITMASK(0U,14U)
#define VTSS_X_XQS_QLIMIT_SHR_QLIM_CFG_QLIMIT_SHR_QLIM(x) VTSS_EXTRACT_BITFIELD(x,0U,14U)

/* XQS_QLIMIT_SHR_QDIV_CFG  t_sz:1 ga:1728, gw:12, ra:4, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SHR_QDIV_CFG(gi) __REG(VTSS_TO_XQS,1728U,gi,12U,0U,4U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SHR_QDIV_CFG_QLIMIT_SHR_QDIV(x) VTSS_ENCODE_BITFIELD(x,0U,14U)
#define VTSS_M_XQS_QLIMIT_SHR_QDIV_CFG_QLIMIT_SHR_QDIV    VTSS_ENCODE_BITMASK(0U,14U)
#define VTSS_X_XQS_QLIMIT_SHR_QDIV_CFG_QLIMIT_SHR_QDIV(x) VTSS_EXTRACT_BITFIELD(x,0U,14U)

/* XQS_QLIMIT_QUE_CONG_CFG  t_sz:1 ga:1728, gw:12, ra:5, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_QUE_CONG_CFG(gi) __REG(VTSS_TO_XQS,1728U,gi,12U,0U,5U,4U,1U)

#define VTSS_F_XQS_QLIMIT_QUE_CONG_CFG_QLIMIT_QUE_CONG(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_XQS_QLIMIT_QUE_CONG_CFG_QLIMIT_QUE_CONG    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_XQS_QLIMIT_QUE_CONG_CFG_QLIMIT_QUE_CONG(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* XQS_QLIMIT_SE_CONG_CFG  t_sz:1 ga:1728, gw:12, ra:6, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SE_CONG_CFG(gi) __REG(VTSS_TO_XQS,1728U,gi,12U,0U,6U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SE_CONG_CFG_QLIMIT_SE_CONG(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_XQS_QLIMIT_SE_CONG_CFG_QLIMIT_SE_CONG    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_XQS_QLIMIT_SE_CONG_CFG_QLIMIT_SE_CONG(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* XQS_QLIMIT_SHR_QDIVMAX_CFG  t_sz:1 ga:1728, gw:12, ra:7, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SHR_QDIVMAX_CFG(gi) __REG(VTSS_TO_XQS,1728U,gi,12U,0U,7U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SHR_QDIVMAX_CFG_QLIMIT_SHR_QDIVMAX(x) VTSS_ENCODE_BITFIELD(x,0U,14U)
#define VTSS_M_XQS_QLIMIT_SHR_QDIVMAX_CFG_QLIMIT_SHR_QDIVMAX    VTSS_ENCODE_BITMASK(0U,14U)
#define VTSS_X_XQS_QLIMIT_SHR_QDIVMAX_CFG_QLIMIT_SHR_QDIVMAX(x) VTSS_EXTRACT_BITFIELD(x,0U,14U)

/* XQS_QLIMIT_SE_EIR_CFG  t_sz:1 ga:1728, gw:12, ra:8, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SE_EIR_CFG(gi) __REG(VTSS_TO_XQS,1728U,gi,12U,0U,8U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SE_EIR_CFG_QLIMIT_SE_EIR(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_XQS_QLIMIT_SE_EIR_CFG_QLIMIT_SE_EIR    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_XQS_QLIMIT_SE_EIR_CFG_QLIMIT_SE_EIR(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* XQS_QLIMIT_CONG_CNT_STAT  t_sz:1 ga:1728, gw:12, ra:9, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_CONG_CNT_STAT(gi) __REG(VTSS_TO_XQS,1728U,gi,12U,0U,9U,4U,1U)

#define VTSS_F_XQS_QLIMIT_CONG_CNT_STAT_QLIMIT_CONG_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_XQS_QLIMIT_CONG_CNT_STAT_QLIMIT_CONG_CNT    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_XQS_QLIMIT_CONG_CNT_STAT_QLIMIT_CONG_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* XQS_QLIMIT_SHR_FILL_STAT  t_sz:1 ga:1728, gw:12, ra:10, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SHR_FILL_STAT(gi) __REG(VTSS_TO_XQS,1728U,gi,12U,0U,10U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SHR_FILL_STAT_QLIMIT_SHR_FILL(x) VTSS_ENCODE_BITFIELD(x,0U,14U)
#define VTSS_M_XQS_QLIMIT_SHR_FILL_STAT_QLIMIT_SHR_FILL    VTSS_ENCODE_BITMASK(0U,14U)
#define VTSS_X_XQS_QLIMIT_SHR_FILL_STAT_QLIMIT_SHR_FILL(x) VTSS_EXTRACT_BITFIELD(x,0U,14U)

/* XQS_QLIMIT_SHR_WM_STAT  t_sz:1 ga:1728, gw:12, ra:11, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SHR_WM_STAT(gi) __REG(VTSS_TO_XQS,1728U,gi,12U,0U,11U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SHR_WM_STAT_QLIMIT_SHR_WM(x) VTSS_ENCODE_BITFIELD(x,0U,14U)
#define VTSS_M_XQS_QLIMIT_SHR_WM_STAT_QLIMIT_SHR_WM    VTSS_ENCODE_BITMASK(0U,14U)
#define VTSS_X_XQS_QLIMIT_SHR_WM_STAT_QLIMIT_SHR_WM(x) VTSS_EXTRACT_BITFIELD(x,0U,14U)

/* XQS_QLIMIT_MON_CFG  t_sz:1 ga:1776, gw:3, ra:0, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_MON_CFG(gi) __REG(VTSS_TO_XQS,1776U,gi,3U,0U,0U,4U,1U)

#define VTSS_F_XQS_QLIMIT_MON_CFG_QLIMIT_SHR_MON_CLR(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_XQS_QLIMIT_MON_CFG_QLIMIT_SHR_MON_CLR    VTSS_BIT(0U)
#define VTSS_X_XQS_QLIMIT_MON_CFG_QLIMIT_SHR_MON_CLR(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* XQS_QLIMIT_CONG_CNT_MAX_STAT  t_sz:1 ga:1776, gw:3, ra:1, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_CONG_CNT_MAX_STAT(gi) __REG(VTSS_TO_XQS,1776U,gi,3U,0U,1U,4U,1U)

#define VTSS_F_XQS_QLIMIT_CONG_CNT_MAX_STAT_QLIMIT_CONG_CNT_MAX(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_XQS_QLIMIT_CONG_CNT_MAX_STAT_QLIMIT_CONG_CNT_MAX    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_XQS_QLIMIT_CONG_CNT_MAX_STAT_QLIMIT_CONG_CNT_MAX(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* XQS_QLIMIT_SHR_FILL_MAX_STAT  t_sz:1 ga:1776, gw:3, ra:2, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SHR_FILL_MAX_STAT(gi) __REG(VTSS_TO_XQS,1776U,gi,3U,0U,2U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SHR_FILL_MAX_STAT_QLIMIT_SHR_FILL_MAX(x) VTSS_ENCODE_BITFIELD(x,0U,14U)
#define VTSS_M_XQS_QLIMIT_SHR_FILL_MAX_STAT_QLIMIT_SHR_FILL_MAX    VTSS_ENCODE_BITMASK(0U,14U)
#define VTSS_X_XQS_QLIMIT_SHR_FILL_MAX_STAT_QLIMIT_SHR_FILL_MAX(x) VTSS_EXTRACT_BITFIELD(x,0U,14U)

/* XQS_CNT  t_sz:1 ga:0, gw:1, ra:0, gc:1024, rc:1  */
#define VTSS_XQS_CNT(gi)          __REG(VTSS_TO_XQS,0U,gi,1U,0U,0U,1024U,1U)

#define VTSS_F_XQS_CNT_CNT(x)                    (x)
#define VTSS_M_XQS_CNT_CNT                       0xffffffffU
#define VTSS_X_XQS_CNT_CNT(x)                    (x)


#endif /* VTSS_LA_REGS_H */
