v 20040111 1
C 61700 59600 1 0 0 EMBEDDEDpic16c765.sym
[
B 62100 59700 3600 8400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 62100 68200 9 10 1 0 0 0 1
PIC16C765
P 62100 67700 61800 67700 1 0 1
{
T 62000 67750 5 8 1 1 0 6 1
pinnumber=1
T 62000 67750 5 8 0 0 0 6 1
pinseq=1
T 62200 67700 9 10 1 1 0 0 1
pinlabel=MCLR
T 62100 67700 5 10 0 1 0 0 1
pintype=in
}
P 62100 67300 61800 67300 1 0 1
{
T 62000 67350 5 8 1 1 0 6 1
pinnumber=2
T 62000 67350 5 8 0 0 0 6 1
pinseq=2
T 62200 67300 9 10 1 1 0 0 1
pinlabel=RA0/AN0
T 62100 67300 5 10 0 1 0 0 1
pintype=io
}
P 62100 66900 61800 66900 1 0 1
{
T 62000 66950 5 8 1 1 0 6 1
pinnumber=3
T 62000 66950 5 8 0 0 0 6 1
pinseq=3
T 62200 66900 9 10 1 1 0 0 1
pinlabel=RA1/AN1
T 62100 66900 5 10 0 1 0 0 1
pintype=io
}
P 62100 66500 61800 66500 1 0 1
{
T 62000 66550 5 8 1 1 0 6 1
pinnumber=4
T 62000 66550 5 8 0 0 0 6 1
pinseq=4
T 62200 66500 9 10 1 1 0 0 1
pinlabel=RA2/AN2
T 62100 66500 5 10 0 1 0 0 1
pintype=io
}
P 62100 66100 61800 66100 1 0 1
{
T 62000 66150 5 8 1 1 0 6 1
pinnumber=5
T 62000 66150 5 8 0 0 0 6 1
pinseq=5
T 62200 66100 9 10 1 1 0 0 1
pinlabel=RA3/AN3/Vref
}
P 62100 65700 61800 65700 1 0 1
{
T 62000 65750 5 8 1 1 0 6 1
pinnumber=6
T 62000 65750 5 8 0 0 0 6 1
pinseq=6
T 62200 65700 9 10 1 1 0 0 1
pinlabel=RA4/T0CKI
T 62100 65700 5 10 0 1 0 0 1
pintype=io
}
P 62100 65300 61800 65300 1 0 1
{
T 62000 65350 5 8 1 1 0 6 1
pinnumber=7
T 62000 65350 5 8 0 0 0 6 1
pinseq=7
T 62200 65300 9 10 1 1 0 0 1
pinlabel=RA5/AN4
T 62100 65300 5 10 0 1 0 0 1
pintype=io
}
P 62100 64900 61800 64900 1 0 1
{
T 62000 64950 5 8 1 1 0 6 1
pinnumber=8
T 62000 64950 5 8 0 0 0 6 1
pinseq=8
T 62200 64900 9 10 1 1 0 0 1
pinlabel=RE0/RD/AN5
T 62100 64900 5 10 0 1 0 0 1
pintype=io
}
P 62100 64500 61800 64500 1 0 1
{
T 62000 64550 5 8 1 1 0 6 1
pinnumber=9
T 62000 64550 5 8 0 0 0 6 1
pinseq=9
T 62200 64500 9 10 1 1 0 0 1
pinlabel=RE1/WR/AN6
T 62100 64500 5 10 0 1 0 0 1
pintype=io
}
P 62100 64100 61800 64100 1 0 1
{
T 62000 64150 5 8 1 1 0 6 1
pinnumber=10
T 62000 64150 5 8 0 0 0 6 1
pinseq=10
T 62200 64100 9 10 1 1 0 0 1
pinlabel=RE2/CS/AN7
T 62100 64100 5 10 0 1 0 0 1
pintype=io
}
P 62100 63700 61800 63700 1 0 1
{
T 62000 63750 5 8 1 1 0 6 1
pinnumber=11
T 62000 63750 5 8 0 0 0 6 1
pinseq=11
T 62200 63700 9 10 1 1 0 0 1
pinlabel=Vdd
T 62100 63700 5 10 0 1 0 0 1
pintype=pwr
}
P 62100 63300 61800 63300 1 0 1
{
T 62000 63350 5 8 1 1 0 6 1
pinnumber=12
T 62000 63350 5 8 0 0 0 6 1
pinseq=12
T 62200 63300 9 10 1 1 0 0 1
pinlabel=Vss
T 62100 63300 5 10 0 1 0 0 1
pintype=pwr
}
P 62100 62900 61800 62900 1 0 1
{
T 62000 62950 5 8 1 1 0 6 1
pinnumber=13
T 62000 62950 5 8 0 0 0 6 1
pinseq=13
T 62200 62900 9 10 1 1 0 0 1
pinlabel=OSC1/CLKIN
T 62100 62900 5 10 0 1 0 0 1
pintype=clk
}
P 62100 62500 61800 62500 1 0 1
{
T 62000 62550 5 8 1 1 0 6 1
pinnumber=14
T 62000 62550 5 8 0 0 0 6 1
pinseq=14
T 62200 62500 9 10 1 1 0 0 1
pinlabel=OSC2/CLKOUT
T 62100 62500 5 10 0 1 0 0 1
pintype=clk
}
P 62100 62100 61800 62100 1 0 1
{
T 61900 62150 5 8 1 1 0 0 1
pinnumber=15
T 61900 62150 5 8 0 0 0 0 1
pinseq=15
T 62200 62100 9 10 1 1 0 0 1
pinlabel=RC0/T1OSO/T1CKI
T 62100 62100 5 10 0 1 0 0 1
pintype=io
}
P 62100 61700 61800 61700 1 0 1
{
T 61900 61750 5 8 1 1 0 0 1
pinnumber=16
T 61900 61750 5 8 0 0 0 0 1
pinseq=16
T 62200 61700 9 10 1 1 0 0 1
pinlabel=RC1/T1OSI/CCP2
T 62100 61700 5 10 0 1 0 0 1
pintype=io
}
P 62100 61300 61800 61300 1 0 1
{
T 61900 61350 5 8 1 1 0 0 1
pinnumber=17
T 61900 61350 5 8 0 0 0 0 1
pinseq=17
T 62200 61300 9 10 1 1 0 0 1
pinlabel=RC2/CCP1
T 62100 61300 5 10 0 1 0 0 1
pintype=io
}
P 62100 60900 61800 60900 1 0 1
{
T 61900 60950 5 8 1 1 0 0 1
pinnumber=18
T 61900 60950 5 8 0 0 0 0 1
pinseq=18
T 62200 60900 9 10 1 1 0 0 1
pinlabel=Vusb
T 62100 60900 5 10 0 1 0 0 1
pintype=io
}
P 62100 60500 61800 60500 1 0 1
{
T 61900 60550 5 8 1 1 0 0 1
pinnumber=19
T 61900 60550 5 8 0 0 0 0 1
pinseq=19
T 62200 60500 9 10 1 1 0 0 1
pinlabel=RD0/PSP0
T 62100 60500 5 10 0 1 0 0 1
pintype=io
}
P 62100 60100 61800 60100 1 0 1
{
T 61900 60150 5 8 1 1 0 0 1
pinnumber=20
T 61900 60150 5 8 0 0 0 0 1
pinseq=20
T 62200 60100 9 10 1 1 0 0 1
pinlabel=RD1/PSP1
T 62100 60100 5 10 0 1 0 0 1
pintype=io
}
P 66000 60100 65700 60100 1 0 0
{
T 65800 60150 5 8 1 1 0 0 1
pinnumber=21
T 65800 60150 5 8 0 0 0 0 1
pinseq=21
T 65500 60100 9 10 1 1 0 6 1
pinlabel=PSP2/RD2
T 66000 60100 5 10 0 1 0 0 1
pintype=io
}
P 66000 60500 65700 60500 1 0 0
{
T 65800 60550 5 8 1 1 0 0 1
pinnumber=22
T 65800 60550 5 8 0 0 0 0 1
pinseq=22
T 65500 60500 9 10 1 1 0 6 1
pinlabel=PSP3/RD3
T 66000 60500 5 10 0 1 0 0 1
pintype=io
}
P 66000 60900 65700 60900 1 0 0
{
T 65800 60950 5 8 1 1 0 0 1
pinnumber=23
T 65800 60950 5 8 0 0 0 0 1
pinseq=23
T 65500 60900 9 10 1 1 0 6 1
pinlabel=D-
T 66000 60900 5 10 0 1 0 0 1
pintype=io
}
P 66000 61300 65700 61300 1 0 0
{
T 65800 61350 5 8 1 1 0 0 1
pinnumber=24
T 65800 61350 5 8 0 0 0 0 1
pinseq=24
T 65500 61300 9 10 1 1 0 6 1
pinlabel=D+
T 66000 61300 5 10 0 1 0 0 1
pintype=io
}
P 66000 61700 65700 61700 1 0 0
{
T 65800 61750 5 8 1 1 0 0 1
pinnumber=25
T 65800 61750 5 8 0 0 0 0 1
pinseq=25
T 65500 61700 9 10 1 1 0 6 1
pinlabel=CK/TX/RC6
T 66000 61700 5 10 0 1 0 0 1
pintype=io
}
P 66000 62100 65700 62100 1 0 0
{
T 65800 62150 5 8 1 1 0 0 1
pinnumber=26
T 65800 62150 5 8 0 0 0 0 1
pinseq=26
T 65500 62100 9 10 1 1 0 6 1
pinlabel=DT/RX/RC7
T 66000 62100 5 10 0 1 0 0 1
pintype=io
}
P 66000 62500 65700 62500 1 0 0
{
T 65800 62550 5 8 1 1 0 0 1
pinnumber=27
T 65800 62550 5 8 0 0 0 0 1
pinseq=27
T 65500 62500 9 10 1 1 0 6 1
pinlabel=PSP4/RD4
T 66000 62500 5 10 0 1 0 0 1
pintype=io
}
P 66000 62900 65700 62900 1 0 0
{
T 65800 62950 5 8 1 1 0 0 1
pinnumber=28
T 65800 62950 5 8 0 0 0 0 1
pinseq=28
T 65500 62900 9 10 1 1 0 6 1
pinlabel=PSP5/RD5
T 66000 62900 5 10 0 1 0 0 1
pintype=io
}
P 66000 63300 65700 63300 1 0 0
{
T 65800 63350 5 8 1 1 0 0 1
pinnumber=29
T 65800 63350 5 8 0 0 0 0 1
pinseq=29
T 65500 63300 9 10 1 1 0 6 1
pinlabel=PSP6/RD6
T 66000 63300 5 10 0 1 0 0 1
pintype=io
}
P 66000 63700 65700 63700 1 0 0
{
T 65800 63750 5 8 1 1 0 0 1
pinnumber=30
T 65800 63750 5 8 0 0 0 0 1
pinseq=30
T 65500 63700 9 10 1 1 0 6 1
pinlabel=PSP7/RD7
T 66000 63700 5 10 0 1 0 0 1
pintype=io
}
P 66000 64100 65700 64100 1 0 0
{
T 65800 64150 5 8 1 1 0 0 1
pinnumber=31
T 65800 64150 5 8 0 0 0 0 1
pinseq=31
T 65500 64100 9 10 1 1 0 6 1
pinlabel=Vss
T 66000 64100 5 10 0 1 0 0 1
pintype=pwr
}
P 66000 64500 65700 64500 1 0 0
{
T 65800 64550 5 8 1 1 0 0 1
pinnumber=32
T 65800 64550 5 8 0 0 0 0 1
pinseq=32
T 65500 64500 9 10 1 1 0 6 1
pinlabel=Vdd
T 66000 64500 5 10 0 1 0 0 1
pintype=pwr
}
P 66000 64900 65700 64900 1 0 0
{
T 65800 64950 5 8 1 1 0 0 1
pinnumber=33
T 65800 64950 5 8 0 0 0 0 1
pinseq=33
T 65500 64900 9 10 1 1 0 6 1
pinlabel=INT/RB0
T 66000 64900 5 10 0 1 0 0 1
pintype=io
}
P 66000 65300 65700 65300 1 0 0
{
T 65800 65350 5 8 1 1 0 0 1
pinnumber=34
T 65800 65350 5 8 0 0 0 0 1
pinseq=34
T 65500 65300 9 10 1 1 0 6 1
pinlabel=RB1
T 66000 65300 5 10 0 1 0 0 1
pintype=io
}
P 66000 65700 65700 65700 1 0 0
{
T 65800 65750 5 8 1 1 0 0 1
pinnumber=35
T 65800 65750 5 8 0 0 0 0 1
pinseq=35
T 65500 65700 9 10 1 1 0 6 1
pinlabel=RB2
T 66000 65700 5 10 0 1 0 0 1
pintype=io
}
P 66000 66100 65700 66100 1 0 0
{
T 65800 66150 5 8 1 1 0 0 1
pinnumber=36
T 65800 66150 5 8 0 0 0 0 1
pinseq=36
T 65500 66100 9 10 1 1 0 6 1
pinlabel=RB3
T 66000 66100 5 10 0 1 0 0 1
pintype=io
}
P 66000 66500 65700 66500 1 0 0
{
T 65800 66550 5 8 1 1 0 0 1
pinnumber=37
T 65800 66550 5 8 0 0 0 0 1
pinseq=37
T 65500 66500 9 10 1 1 0 6 1
pinlabel=RB4
T 66000 66500 5 10 0 1 0 0 1
pintype=io
}
P 66000 66900 65700 66900 1 0 0
{
T 65800 66950 5 8 1 1 0 0 1
pinnumber=38
T 65800 66950 5 8 0 0 0 0 1
pinseq=38
T 65500 66900 9 10 1 1 0 6 1
pinlabel=RB5
T 66000 66900 5 10 0 1 0 0 1
pintype=io
}
P 66000 67300 65700 67300 1 0 0
{
T 65800 67350 5 8 1 1 0 0 1
pinnumber=39
T 65800 67350 5 8 0 0 0 0 1
pinseq=39
T 65500 67300 9 10 1 1 0 6 1
pinlabel=RB6
T 66000 67300 5 10 0 1 0 0 1
pintype=io
}
P 66000 67700 65700 67700 1 0 0
{
T 65800 67750 5 8 1 1 0 0 1
pinnumber=40
T 65800 67750 5 8 0 0 0 0 1
pinseq=40
T 65500 67700 9 10 1 1 0 6 1
pinlabel=RB7
T 66000 67700 5 10 0 1 0 0 1
pintype=io
}
T 65100 68200 8 8 0 0 0 0 1
device=pic16F877
L 62185 67870 62685 67870 3 0 0 0 -1 -1
T 65100 68400 8 10 0 0 0 0 1
footprint=PDIP40
]
{
T 65500 68200 5 10 1 1 0 0 1
refdes=U1
}
C 60700 47500 1 0 1 EMBEDDEDDB25-2.sym
[
T 62100 52850 5 10 0 0 0 0 1
device=DB25
A 61750 52890 150 110 -110 3 0 0 0 -1 -1
A 61075 52700 75 180 -60 3 0 0 0 -1 -1
V 61600 47900 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61650 47900 62200 47900 1 0 1
{
T 62000 47950 5 8 1 1 0 0 1
pinnumber=13
T 62000 47950 5 8 0 0 0 0 1
pinseq=1
T 61500 47750 3 4 1 1 0 0 1
pinlabel=SLCT
}
V 61300 48100 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 61600 48300 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61650 48300 62200 48300 1 0 1
{
T 62000 48350 5 8 1 1 0 0 1
pinnumber=12
T 62000 48350 5 8 0 0 0 0 1
pinseq=3
T 61500 48150 3 4 1 1 0 0 1
pinlabel=PE
}
V 61300 48500 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 61600 48700 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61650 48700 62200 48700 1 0 1
{
T 62000 48750 5 8 1 1 0 0 1
pinnumber=11
T 62000 48750 5 8 0 0 0 0 1
pinseq=5
T 61500 48550 3 4 1 1 0 0 1
pinlabel=BUSY
}
V 61300 48900 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 61600 49100 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61650 49100 62200 49100 1 0 1
{
T 62000 49150 5 8 1 1 0 0 1
pinnumber=10
T 62000 49150 5 8 0 0 0 0 1
pinseq=7
T 61500 48950 3 4 1 1 0 0 1
pinlabel=/ACK
}
V 61300 49300 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 61600 49500 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61650 49500 62200 49500 1 0 1
{
T 62000 49550 5 8 1 1 0 0 1
pinnumber=9
T 62000 49550 5 8 0 0 0 0 1
pinseq=9
T 61500 49350 3 4 1 1 0 0 1
pinlabel=DATA7
}
V 61300 49700 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 61600 49900 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61650 49900 62200 49900 1 0 1
{
T 62000 49950 5 8 1 1 0 0 1
pinnumber=8
T 62000 49950 5 8 0 0 0 0 1
pinseq=11
T 61500 49750 3 4 1 1 0 0 1
pinlabel=DATA6
}
V 61300 50100 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 61600 50300 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61650 50300 62200 50300 1 0 1
{
T 62000 50350 5 8 1 1 0 0 1
pinnumber=7
T 62000 50350 5 8 0 0 0 0 1
pinseq=13
T 61500 50150 3 4 1 1 0 0 1
pinlabel=DATA5
}
V 61300 50500 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 61600 50700 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61650 50700 62200 50700 1 0 1
{
T 62000 50750 5 8 1 1 0 0 1
pinnumber=6
T 62000 50750 5 8 0 0 0 0 1
pinseq=15
T 61500 50550 3 4 1 1 0 0 1
pinlabel=DATA4
}
V 61300 50900 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 61600 51100 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61650 51100 62200 51100 1 0 1
{
T 62000 51150 5 8 1 1 0 0 1
pinnumber=5
T 62000 51150 5 8 0 0 0 0 1
pinseq=17
T 61500 50950 3 4 1 1 0 0 1
pinlabel=DATA3
}
V 61300 51300 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 61600 51500 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61650 51500 62200 51500 1 0 1
{
T 62000 51550 5 8 1 1 0 0 1
pinnumber=4
T 62000 51550 5 8 0 0 0 0 1
pinseq=19
T 61500 51350 3 4 1 1 0 0 1
pinlabel=DATA2
}
V 61300 51700 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 61600 51900 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61650 51900 62200 51900 1 0 1
{
T 62000 51950 5 8 1 1 0 0 1
pinnumber=3
T 62000 51950 5 8 0 0 0 0 1
pinseq=21
T 61500 51750 3 4 1 1 0 0 1
pinlabel=DATA1
}
V 61300 52100 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 61600 52300 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61650 52300 62200 52300 1 0 1
{
T 62000 52350 5 8 1 1 0 0 1
pinnumber=2
T 62000 52350 5 8 0 0 0 0 1
pinseq=23
T 61500 52150 3 4 1 1 0 0 1
pinlabel=DATA0
}
V 61300 52500 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 61600 52700 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 61650 52700 62200 52700 1 0 1
{
T 62000 52750 5 8 1 1 0 0 1
pinnumber=1
T 62000 52750 5 8 0 0 0 0 1
pinseq=25
T 61500 52550 3 4 1 1 0 0 1
pinlabel=/STROBE
}
L 61701 53032 61038 52766 3 0 0 0 -1 -1
P 61250 48100 60700 48100 1 0 1
{
T 60750 48150 5 8 1 1 0 0 1
pinnumber=25
T 60750 48150 5 8 0 0 0 0 1
pinseq=2
T 61250 47950 9 4 1 1 0 0 1
pinlabel=GND
}
P 61250 48900 60700 48900 1 0 1
{
T 60750 48950 5 8 1 1 0 0 1
pinnumber=23
T 60750 48950 5 8 0 0 0 0 1
pinseq=6
T 61250 48750 9 4 1 1 0 0 1
pinlabel=GND
}
P 61250 48500 60700 48500 1 0 1
{
T 60750 48550 5 8 1 1 0 0 1
pinnumber=24
T 60750 48550 5 8 0 0 0 0 1
pinseq=4
T 61250 48350 9 4 1 1 0 0 1
pinlabel=GND
}
P 61250 49300 60700 49300 1 0 1
{
T 60750 49350 5 8 1 1 0 0 1
pinnumber=22
T 60750 49350 5 8 0 0 0 0 1
pinseq=8
T 61250 49150 9 4 1 1 0 0 1
pinlabel=GND
}
P 61250 49700 60700 49700 1 0 1
{
T 60750 49750 5 8 1 1 0 0 1
pinnumber=21
T 60750 49750 5 8 0 0 0 0 1
pinseq=10
T 61250 49550 9 4 1 1 0 0 1
pinlabel=GND
}
P 61250 50100 60700 50100 1 0 1
{
T 60750 50150 5 8 1 1 0 0 1
pinnumber=20
T 60750 50150 5 8 0 0 0 0 1
pinseq=12
T 61250 49950 9 4 1 1 0 0 1
pinlabel=GND
}
P 61250 50500 60700 50500 1 0 1
{
T 60750 50550 5 8 1 1 0 0 1
pinnumber=19
T 60750 50550 5 8 0 0 0 0 1
pinseq=14
T 61250 50350 9 4 1 1 0 0 1
pinlabel=GND
}
P 61250 50900 60700 50900 1 0 1
{
T 60750 50950 5 8 1 1 0 0 1
pinnumber=18
T 60750 50950 5 8 0 0 0 0 1
pinseq=16
T 61250 50750 9 4 1 1 0 0 1
pinlabel=GND
}
P 61250 51300 60700 51300 1 0 1
{
T 60750 51350 5 8 1 1 0 0 1
pinnumber=17
T 60750 51350 5 8 0 0 0 0 1
pinseq=18
T 61100 51150 9 4 1 1 0 0 1
pinlabel=/SLCTIN
}
P 61250 51700 60700 51700 1 0 1
{
T 60750 51750 5 8 1 1 0 0 1
pinnumber=16
T 60750 51750 5 8 0 0 0 0 1
pinseq=20
T 61250 51550 9 4 1 1 0 0 1
pinlabel=/INIT
}
P 61250 52100 60700 52100 1 0 1
{
T 60750 52150 5 8 1 1 0 0 1
pinnumber=15
T 60750 52150 5 8 0 0 0 0 1
pinseq=22
T 61100 51950 9 4 1 1 0 0 1
pinlabel=/ERROR
}
P 61250 52500 60700 52500 1 0 1
{
T 60750 52550 5 8 1 1 0 0 1
pinnumber=14
T 60750 52550 5 8 0 0 0 0 1
pinseq=24
T 61100 52350 9 4 1 1 0 0 1
pinlabel=/AUTOF
}
A 61750 47650 150 0 -110 3 0 0 0 -1 -1
A 61075 47800 75 240 -60 3 0 0 0 -1 -1
L 61039 47734 61703 47508 3 0 0 0 -1 -1
L 61900 47650 61900 52890 3 0 0 0 -1 -1
L 61000 52700 61000 47800 3 0 0 0 -1 -1
]
{
T 61100 53200 5 10 1 1 0 0 1
refdes=J1
}
N 62200 50700 64700 50700 4
N 64700 50700 64700 51500 4
N 62200 51100 64300 51100 4
N 64300 51100 64300 52100 4
N 62200 51500 63900 51500 4
N 63900 51500 63900 53200 4
N 62200 51900 63500 51900 4
N 63500 51900 63500 53800 4
N 62200 52300 63100 52300 4
N 63100 52300 63100 54900 4
N 62200 52700 62700 52700 4
N 62700 52700 62700 55500 4
N 62200 49900 64700 49900 4
N 64700 49900 64700 49700 4
N 62200 49500 64300 49500 4
N 64300 49500 64300 48600 4
N 62200 49100 63900 49100 4
N 63900 49100 63900 48000 4
N 62200 48700 63500 48700 4
N 63500 48700 63500 46900 4
N 62200 48300 63100 48300 4
N 63100 48300 63100 46300 4
N 62200 47900 62600 47900 4
N 62600 47900 62600 45200 4
N 60300 44600 60300 52500 4
N 60300 52500 60700 52500 4
N 59900 43500 59900 52100 4
N 59900 52100 60700 52100 4
N 68600 42900 67400 42900 4
N 59500 42900 59500 51700 4
N 59500 51700 60700 51700 4
C 70700 54500 1 0 1 EMBEDDEDnpn-3.sym
[
P 70100 55500 70100 55300 1 0 0
{
T 70200 55350 5 6 1 1 0 6 1
pinnumber=C
T 70200 55350 5 6 0 0 0 6 1
pinseq=1
}
P 70100 54700 70100 54500 1 0 1
{
T 70200 54550 5 6 1 1 0 6 1
pinnumber=E
T 70200 54550 5 6 0 0 0 6 1
pinseq=3
}
V 70200 55001 316 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 70100 54700 70300 54900 3 0 0 0 -1 -1
L 70100 55300 70300 55100 3 0 0 0 -1 -1
L 70300 55200 70300 54800 3 0 0 0 -1 -1
P 70700 55000 70516 55000 1 0 0
{
T 70600 55050 5 6 1 1 0 6 1
pinnumber=B
T 70600 55050 5 6 0 0 0 6 1
pinseq=2
}
L 70300 55000 70516 55000 3 0 0 0 -1 -1
L 70100 54700 70136 54772 3 0 0 0 -1 -1
L 70100 54700 70172 54736 3 0 0 0 -1 -1
L 70172 54736 70136 54772 3 0 0 0 -1 -1
T 69800 55000 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
]
{
T 69800 55100 5 10 1 1 0 6 1
refdes=Q1
T 69800 54800 5 10 1 1 0 6 1
value=MPSA13
}
C 69200 53900 1 0 1 EMBEDDEDnpn-3.sym
[
P 68600 54900 68600 54700 1 0 0
{
T 68700 54750 5 6 1 1 0 6 1
pinnumber=C
T 68700 54750 5 6 0 0 0 6 1
pinseq=1
}
P 68600 54100 68600 53900 1 0 1
{
T 68700 53950 5 6 1 1 0 6 1
pinnumber=E
T 68700 53950 5 6 0 0 0 6 1
pinseq=3
}
V 68700 54401 316 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 68600 54100 68800 54300 3 0 0 0 -1 -1
L 68600 54700 68800 54500 3 0 0 0 -1 -1
L 68800 54600 68800 54200 3 0 0 0 -1 -1
P 69200 54400 69016 54400 1 0 0
{
T 69100 54450 5 6 1 1 0 6 1
pinnumber=B
T 69100 54450 5 6 0 0 0 6 1
pinseq=2
}
L 68800 54400 69016 54400 3 0 0 0 -1 -1
L 68600 54100 68636 54172 3 0 0 0 -1 -1
L 68600 54100 68672 54136 3 0 0 0 -1 -1
L 68672 54136 68636 54172 3 0 0 0 -1 -1
T 68300 54400 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
]
{
T 68300 54500 5 10 1 1 0 6 1
refdes=Q2
T 68300 54200 5 10 1 1 0 6 1
value=MPSA13
}
C 70700 52800 1 0 1 EMBEDDEDnpn-3.sym
[
P 70100 53800 70100 53600 1 0 0
{
T 70200 53650 5 6 1 1 0 6 1
pinnumber=C
T 70200 53650 5 6 0 0 0 6 1
pinseq=1
}
P 70100 53000 70100 52800 1 0 1
{
T 70200 52850 5 6 1 1 0 6 1
pinnumber=E
T 70200 52850 5 6 0 0 0 6 1
pinseq=3
}
V 70200 53301 316 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 70100 53000 70300 53200 3 0 0 0 -1 -1
L 70100 53600 70300 53400 3 0 0 0 -1 -1
L 70300 53500 70300 53100 3 0 0 0 -1 -1
P 70700 53300 70516 53300 1 0 0
{
T 70600 53350 5 6 1 1 0 6 1
pinnumber=B
T 70600 53350 5 6 0 0 0 6 1
pinseq=2
}
L 70300 53300 70516 53300 3 0 0 0 -1 -1
L 70100 53000 70136 53072 3 0 0 0 -1 -1
L 70100 53000 70172 53036 3 0 0 0 -1 -1
L 70172 53036 70136 53072 3 0 0 0 -1 -1
T 69800 53300 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
]
{
T 69800 53400 5 10 1 1 0 6 1
refdes=Q3
T 69800 53100 5 10 1 1 0 6 1
value=MPSA13
}
C 69200 52200 1 0 1 EMBEDDEDnpn-3.sym
[
P 68600 53200 68600 53000 1 0 0
{
T 68700 53050 5 6 1 1 0 6 1
pinnumber=C
T 68700 53050 5 6 0 0 0 6 1
pinseq=1
}
P 68600 52400 68600 52200 1 0 1
{
T 68700 52250 5 6 1 1 0 6 1
pinnumber=E
T 68700 52250 5 6 0 0 0 6 1
pinseq=3
}
V 68700 52701 316 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 68600 52400 68800 52600 3 0 0 0 -1 -1
L 68600 53000 68800 52800 3 0 0 0 -1 -1
L 68800 52900 68800 52500 3 0 0 0 -1 -1
P 69200 52700 69016 52700 1 0 0
{
T 69100 52750 5 6 1 1 0 6 1
pinnumber=B
T 69100 52750 5 6 0 0 0 6 1
pinseq=2
}
L 68800 52700 69016 52700 3 0 0 0 -1 -1
L 68600 52400 68636 52472 3 0 0 0 -1 -1
L 68600 52400 68672 52436 3 0 0 0 -1 -1
L 68672 52436 68636 52472 3 0 0 0 -1 -1
T 68300 52700 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
]
{
T 68300 52800 5 10 1 1 0 6 1
refdes=Q4
T 68300 52500 5 10 1 1 0 6 1
value=MPSA13
}
C 70700 51100 1 0 1 EMBEDDEDnpn-3.sym
[
P 70100 52100 70100 51900 1 0 0
{
T 70200 51950 5 6 1 1 0 6 1
pinnumber=C
T 70200 51950 5 6 0 0 0 6 1
pinseq=1
}
P 70100 51300 70100 51100 1 0 1
{
T 70200 51150 5 6 1 1 0 6 1
pinnumber=E
T 70200 51150 5 6 0 0 0 6 1
pinseq=3
}
V 70200 51601 316 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 70100 51300 70300 51500 3 0 0 0 -1 -1
L 70100 51900 70300 51700 3 0 0 0 -1 -1
L 70300 51800 70300 51400 3 0 0 0 -1 -1
P 70700 51600 70516 51600 1 0 0
{
T 70600 51650 5 6 1 1 0 6 1
pinnumber=B
T 70600 51650 5 6 0 0 0 6 1
pinseq=2
}
L 70300 51600 70516 51600 3 0 0 0 -1 -1
L 70100 51300 70136 51372 3 0 0 0 -1 -1
L 70100 51300 70172 51336 3 0 0 0 -1 -1
L 70172 51336 70136 51372 3 0 0 0 -1 -1
T 69800 51600 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
]
{
T 69800 51700 5 10 1 1 0 6 1
refdes=Q5
T 69800 51400 5 10 1 1 0 6 1
value=MPSA13
}
C 69200 50500 1 0 1 EMBEDDEDnpn-3.sym
[
P 68600 51500 68600 51300 1 0 0
{
T 68700 51350 5 6 1 1 0 6 1
pinnumber=C
T 68700 51350 5 6 0 0 0 6 1
pinseq=1
}
P 68600 50700 68600 50500 1 0 1
{
T 68700 50550 5 6 1 1 0 6 1
pinnumber=E
T 68700 50550 5 6 0 0 0 6 1
pinseq=3
}
V 68700 51001 316 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 68600 50700 68800 50900 3 0 0 0 -1 -1
L 68600 51300 68800 51100 3 0 0 0 -1 -1
L 68800 51200 68800 50800 3 0 0 0 -1 -1
P 69200 51000 69016 51000 1 0 0
{
T 69100 51050 5 6 1 1 0 6 1
pinnumber=B
T 69100 51050 5 6 0 0 0 6 1
pinseq=2
}
L 68800 51000 69016 51000 3 0 0 0 -1 -1
L 68600 50700 68636 50772 3 0 0 0 -1 -1
L 68600 50700 68672 50736 3 0 0 0 -1 -1
L 68672 50736 68636 50772 3 0 0 0 -1 -1
T 68300 51000 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
]
{
T 68300 51100 5 10 1 1 0 6 1
refdes=Q6
T 68300 50800 5 10 1 1 0 6 1
value=MPSA13
}
C 70700 49300 1 0 1 EMBEDDEDnpn-3.sym
[
P 70100 50300 70100 50100 1 0 0
{
T 70200 50150 5 6 1 1 0 6 1
pinnumber=C
T 70200 50150 5 6 0 0 0 6 1
pinseq=1
}
P 70100 49500 70100 49300 1 0 1
{
T 70200 49350 5 6 1 1 0 6 1
pinnumber=E
T 70200 49350 5 6 0 0 0 6 1
pinseq=3
}
V 70200 49801 316 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 70100 49500 70300 49700 3 0 0 0 -1 -1
L 70100 50100 70300 49900 3 0 0 0 -1 -1
L 70300 50000 70300 49600 3 0 0 0 -1 -1
P 70700 49800 70516 49800 1 0 0
{
T 70600 49850 5 6 1 1 0 6 1
pinnumber=B
T 70600 49850 5 6 0 0 0 6 1
pinseq=2
}
L 70300 49800 70516 49800 3 0 0 0 -1 -1
L 70100 49500 70136 49572 3 0 0 0 -1 -1
L 70100 49500 70172 49536 3 0 0 0 -1 -1
L 70172 49536 70136 49572 3 0 0 0 -1 -1
T 69800 49800 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
]
{
T 69800 49900 5 10 1 1 0 6 1
refdes=Q7
T 69800 49600 5 10 1 1 0 6 1
value=MPSA13
}
C 69200 48700 1 0 1 EMBEDDEDnpn-3.sym
[
P 68600 49700 68600 49500 1 0 0
{
T 68700 49550 5 6 1 1 0 6 1
pinnumber=C
T 68700 49550 5 6 0 0 0 6 1
pinseq=1
}
P 68600 48900 68600 48700 1 0 1
{
T 68700 48750 5 6 1 1 0 6 1
pinnumber=E
T 68700 48750 5 6 0 0 0 6 1
pinseq=3
}
V 68700 49201 316 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 68600 48900 68800 49100 3 0 0 0 -1 -1
L 68600 49500 68800 49300 3 0 0 0 -1 -1
L 68800 49400 68800 49000 3 0 0 0 -1 -1
P 69200 49200 69016 49200 1 0 0
{
T 69100 49250 5 6 1 1 0 6 1
pinnumber=B
T 69100 49250 5 6 0 0 0 6 1
pinseq=2
}
L 68800 49200 69016 49200 3 0 0 0 -1 -1
L 68600 48900 68636 48972 3 0 0 0 -1 -1
L 68600 48900 68672 48936 3 0 0 0 -1 -1
L 68672 48936 68636 48972 3 0 0 0 -1 -1
T 68300 49200 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
]
{
T 68300 49300 5 10 1 1 0 6 1
refdes=Q8
T 68300 49000 5 10 1 1 0 6 1
value=MPSA13
}
C 70700 47600 1 0 1 EMBEDDEDnpn-3.sym
[
P 70100 48600 70100 48400 1 0 0
{
T 70200 48450 5 6 1 1 0 6 1
pinnumber=C
T 70200 48450 5 6 0 0 0 6 1
pinseq=1
}
P 70100 47800 70100 47600 1 0 1
{
T 70200 47650 5 6 1 1 0 6 1
pinnumber=E
T 70200 47650 5 6 0 0 0 6 1
pinseq=3
}
V 70200 48101 316 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 70100 47800 70300 48000 3 0 0 0 -1 -1
L 70100 48400 70300 48200 3 0 0 0 -1 -1
L 70300 48300 70300 47900 3 0 0 0 -1 -1
P 70700 48100 70516 48100 1 0 0
{
T 70600 48150 5 6 1 1 0 6 1
pinnumber=B
T 70600 48150 5 6 0 0 0 6 1
pinseq=2
}
L 70300 48100 70516 48100 3 0 0 0 -1 -1
L 70100 47800 70136 47872 3 0 0 0 -1 -1
L 70100 47800 70172 47836 3 0 0 0 -1 -1
L 70172 47836 70136 47872 3 0 0 0 -1 -1
T 69800 48100 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
]
{
T 69800 48200 5 10 1 1 0 6 1
refdes=Q9
T 69800 47900 5 10 1 1 0 6 1
value=MPSA13
}
C 69200 47000 1 0 1 EMBEDDEDnpn-3.sym
[
P 68600 48000 68600 47800 1 0 0
{
T 68700 47850 5 6 1 1 0 6 1
pinnumber=C
T 68700 47850 5 6 0 0 0 6 1
pinseq=1
}
P 68600 47200 68600 47000 1 0 1
{
T 68700 47050 5 6 1 1 0 6 1
pinnumber=E
T 68700 47050 5 6 0 0 0 6 1
pinseq=3
}
V 68700 47501 316 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 68600 47200 68800 47400 3 0 0 0 -1 -1
L 68600 47800 68800 47600 3 0 0 0 -1 -1
L 68800 47700 68800 47300 3 0 0 0 -1 -1
P 69200 47500 69016 47500 1 0 0
{
T 69100 47550 5 6 1 1 0 6 1
pinnumber=B
T 69100 47550 5 6 0 0 0 6 1
pinseq=2
}
L 68800 47500 69016 47500 3 0 0 0 -1 -1
L 68600 47200 68636 47272 3 0 0 0 -1 -1
L 68600 47200 68672 47236 3 0 0 0 -1 -1
L 68672 47236 68636 47272 3 0 0 0 -1 -1
T 68300 47500 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
]
{
T 68300 47600 5 10 1 1 0 6 1
refdes=Q10
T 68300 47300 5 10 1 1 0 6 1
value=MPSA13
}
C 70700 45900 1 0 1 EMBEDDEDnpn-3.sym
[
P 70100 46900 70100 46700 1 0 0
{
T 70200 46750 5 6 1 1 0 6 1
pinnumber=C
T 70200 46750 5 6 0 0 0 6 1
pinseq=1
}
P 70100 46100 70100 45900 1 0 1
{
T 70200 45950 5 6 1 1 0 6 1
pinnumber=E
T 70200 45950 5 6 0 0 0 6 1
pinseq=3
}
V 70200 46401 316 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 70100 46100 70300 46300 3 0 0 0 -1 -1
L 70100 46700 70300 46500 3 0 0 0 -1 -1
L 70300 46600 70300 46200 3 0 0 0 -1 -1
P 70700 46400 70516 46400 1 0 0
{
T 70600 46450 5 6 1 1 0 6 1
pinnumber=B
T 70600 46450 5 6 0 0 0 6 1
pinseq=2
}
L 70300 46400 70516 46400 3 0 0 0 -1 -1
L 70100 46100 70136 46172 3 0 0 0 -1 -1
L 70100 46100 70172 46136 3 0 0 0 -1 -1
L 70172 46136 70136 46172 3 0 0 0 -1 -1
T 69800 46400 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
]
{
T 69800 46500 5 10 1 1 0 6 1
refdes=Q11
T 69800 46200 5 10 1 1 0 6 1
value=MPSA13
}
C 69200 45300 1 0 1 EMBEDDEDnpn-3.sym
[
P 68600 46300 68600 46100 1 0 0
{
T 68700 46150 5 6 1 1 0 6 1
pinnumber=C
T 68700 46150 5 6 0 0 0 6 1
pinseq=1
}
P 68600 45500 68600 45300 1 0 1
{
T 68700 45350 5 6 1 1 0 6 1
pinnumber=E
T 68700 45350 5 6 0 0 0 6 1
pinseq=3
}
V 68700 45801 316 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 68600 45500 68800 45700 3 0 0 0 -1 -1
L 68600 46100 68800 45900 3 0 0 0 -1 -1
L 68800 46000 68800 45600 3 0 0 0 -1 -1
P 69200 45800 69016 45800 1 0 0
{
T 69100 45850 5 6 1 1 0 6 1
pinnumber=B
T 69100 45850 5 6 0 0 0 6 1
pinseq=2
}
L 68800 45800 69016 45800 3 0 0 0 -1 -1
L 68600 45500 68636 45572 3 0 0 0 -1 -1
L 68600 45500 68672 45536 3 0 0 0 -1 -1
L 68672 45536 68636 45572 3 0 0 0 -1 -1
T 68300 45800 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
]
{
T 68300 45900 5 10 1 1 0 6 1
refdes=Q12
T 68300 45600 5 10 1 1 0 6 1
value=MPSA13
}
C 70700 44200 1 0 1 EMBEDDEDnpn-3.sym
[
P 70100 45200 70100 45000 1 0 0
{
T 70200 45050 5 6 1 1 0 6 1
pinnumber=C
T 70200 45050 5 6 0 0 0 6 1
pinseq=1
}
P 70100 44400 70100 44200 1 0 1
{
T 70200 44250 5 6 1 1 0 6 1
pinnumber=E
T 70200 44250 5 6 0 0 0 6 1
pinseq=3
}
V 70200 44701 316 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 70100 44400 70300 44600 3 0 0 0 -1 -1
L 70100 45000 70300 44800 3 0 0 0 -1 -1
L 70300 44900 70300 44500 3 0 0 0 -1 -1
P 70700 44700 70516 44700 1 0 0
{
T 70600 44750 5 6 1 1 0 6 1
pinnumber=B
T 70600 44750 5 6 0 0 0 6 1
pinseq=2
}
L 70300 44700 70516 44700 3 0 0 0 -1 -1
L 70100 44400 70136 44472 3 0 0 0 -1 -1
L 70100 44400 70172 44436 3 0 0 0 -1 -1
L 70172 44436 70136 44472 3 0 0 0 -1 -1
T 69800 44700 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
]
{
T 69800 44800 5 10 1 1 0 6 1
refdes=Q13
T 69800 44500 5 10 1 1 0 6 1
value=MPSA13
}
C 69200 43600 1 0 1 EMBEDDEDnpn-3.sym
[
P 68600 44600 68600 44400 1 0 0
{
T 68700 44450 5 6 1 1 0 6 1
pinnumber=C
T 68700 44450 5 6 0 0 0 6 1
pinseq=1
}
P 68600 43800 68600 43600 1 0 1
{
T 68700 43650 5 6 1 1 0 6 1
pinnumber=E
T 68700 43650 5 6 0 0 0 6 1
pinseq=3
}
V 68700 44101 316 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 68600 43800 68800 44000 3 0 0 0 -1 -1
L 68600 44400 68800 44200 3 0 0 0 -1 -1
L 68800 44300 68800 43900 3 0 0 0 -1 -1
P 69200 44100 69016 44100 1 0 0
{
T 69100 44150 5 6 1 1 0 6 1
pinnumber=B
T 69100 44150 5 6 0 0 0 6 1
pinseq=2
}
L 68800 44100 69016 44100 3 0 0 0 -1 -1
L 68600 43800 68636 43872 3 0 0 0 -1 -1
L 68600 43800 68672 43836 3 0 0 0 -1 -1
L 68672 43836 68636 43872 3 0 0 0 -1 -1
T 68300 44100 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
]
{
T 68300 44200 5 10 1 1 0 6 1
refdes=Q14
T 68300 43900 5 10 1 1 0 6 1
value=MPSA13
}
C 70700 42500 1 0 1 EMBEDDEDnpn-3.sym
[
P 70100 43500 70100 43300 1 0 0
{
T 70200 43350 5 6 1 1 0 6 1
pinnumber=C
T 70200 43350 5 6 0 0 0 6 1
pinseq=1
}
P 70100 42700 70100 42500 1 0 1
{
T 70200 42550 5 6 1 1 0 6 1
pinnumber=E
T 70200 42550 5 6 0 0 0 6 1
pinseq=3
}
V 70200 43001 316 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 70100 42700 70300 42900 3 0 0 0 -1 -1
L 70100 43300 70300 43100 3 0 0 0 -1 -1
L 70300 43200 70300 42800 3 0 0 0 -1 -1
P 70700 43000 70516 43000 1 0 0
{
T 70600 43050 5 6 1 1 0 6 1
pinnumber=B
T 70600 43050 5 6 0 0 0 6 1
pinseq=2
}
L 70300 43000 70516 43000 3 0 0 0 -1 -1
L 70100 42700 70136 42772 3 0 0 0 -1 -1
L 70100 42700 70172 42736 3 0 0 0 -1 -1
L 70172 42736 70136 42772 3 0 0 0 -1 -1
T 69800 43000 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
]
{
T 69800 43100 5 10 1 1 0 6 1
refdes=Q15
T 69800 42800 5 10 1 1 0 6 1
value=MPSA13
}
C 69200 41900 1 0 1 EMBEDDEDnpn-3.sym
[
P 68600 42900 68600 42700 1 0 0
{
T 68700 42750 5 6 1 1 0 6 1
pinnumber=C
T 68700 42750 5 6 0 0 0 6 1
pinseq=1
}
P 68600 42100 68600 41900 1 0 1
{
T 68700 41950 5 6 1 1 0 6 1
pinnumber=E
T 68700 41950 5 6 0 0 0 6 1
pinseq=3
}
V 68700 42401 316 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 68600 42100 68800 42300 3 0 0 0 -1 -1
L 68600 42700 68800 42500 3 0 0 0 -1 -1
L 68800 42600 68800 42200 3 0 0 0 -1 -1
P 69200 42400 69016 42400 1 0 0
{
T 69100 42450 5 6 1 1 0 6 1
pinnumber=B
T 69100 42450 5 6 0 0 0 6 1
pinseq=2
}
L 68800 42400 69016 42400 3 0 0 0 -1 -1
L 68600 42100 68636 42172 3 0 0 0 -1 -1
L 68600 42100 68672 42136 3 0 0 0 -1 -1
L 68672 42136 68636 42172 3 0 0 0 -1 -1
T 68300 42400 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
]
{
T 68300 42500 5 10 1 1 0 6 1
refdes=Q16
T 68300 42200 5 10 1 1 0 6 1
value=MPSA13
}
C 68700 49900 1 0 1 EMBEDDEDgnd-1.sym
[
P 68600 50000 68600 50200 1 0 1
{
T 68542 50061 5 4 0 1 0 6 1
pinnumber=1
T 68542 50061 5 4 0 0 0 6 1
pinseq=1
}
L 68700 50000 68500 50000 3 0 0 0 -1 -1
L 68645 49950 68555 49950 3 0 0 0 -1 -1
L 68620 49910 68580 49910 3 0 0 0 -1 -1
T 68400 49950 8 10 0 0 0 6 1
net=GND:1
]
N 68600 50500 68600 50200 4
C 70200 50600 1 0 1 EMBEDDEDgnd-1.sym
[
P 70100 50700 70100 50900 1 0 1
{
T 70042 50761 5 4 0 1 0 6 1
pinnumber=1
T 70042 50761 5 4 0 0 0 6 1
pinseq=1
}
L 70200 50700 70000 50700 3 0 0 0 -1 -1
L 70145 50650 70055 50650 3 0 0 0 -1 -1
L 70120 50610 70080 50610 3 0 0 0 -1 -1
T 69900 50650 8 10 0 0 0 6 1
net=GND:1
]
N 70100 51100 70100 50900 4
C 70200 48800 1 0 1 EMBEDDEDgnd-1.sym
[
P 70100 48900 70100 49100 1 0 1
{
T 70042 48961 5 4 0 1 0 6 1
pinnumber=1
T 70042 48961 5 4 0 0 0 6 1
pinseq=1
}
L 70200 48900 70000 48900 3 0 0 0 -1 -1
L 70145 48850 70055 48850 3 0 0 0 -1 -1
L 70120 48810 70080 48810 3 0 0 0 -1 -1
T 69900 48850 8 10 0 0 0 6 1
net=GND:1
]
N 70100 49300 70100 49100 4
C 68700 48100 1 0 1 EMBEDDEDgnd-1.sym
[
P 68600 48200 68600 48400 1 0 1
{
T 68542 48261 5 4 0 1 0 6 1
pinnumber=1
T 68542 48261 5 4 0 0 0 6 1
pinseq=1
}
L 68700 48200 68500 48200 3 0 0 0 -1 -1
L 68645 48150 68555 48150 3 0 0 0 -1 -1
L 68620 48110 68580 48110 3 0 0 0 -1 -1
T 68400 48150 8 10 0 0 0 6 1
net=GND:1
]
N 68600 48700 68600 48400 4
C 70200 47100 1 0 1 EMBEDDEDgnd-1.sym
[
P 70100 47200 70100 47400 1 0 1
{
T 70042 47261 5 4 0 1 0 6 1
pinnumber=1
T 70042 47261 5 4 0 0 0 6 1
pinseq=1
}
L 70200 47200 70000 47200 3 0 0 0 -1 -1
L 70145 47150 70055 47150 3 0 0 0 -1 -1
L 70120 47110 70080 47110 3 0 0 0 -1 -1
T 69900 47150 8 10 0 0 0 6 1
net=GND:1
]
N 70100 47600 70100 47400 4
C 68700 46400 1 0 1 EMBEDDEDgnd-1.sym
[
P 68600 46500 68600 46700 1 0 1
{
T 68542 46561 5 4 0 1 0 6 1
pinnumber=1
T 68542 46561 5 4 0 0 0 6 1
pinseq=1
}
L 68700 46500 68500 46500 3 0 0 0 -1 -1
L 68645 46450 68555 46450 3 0 0 0 -1 -1
L 68620 46410 68580 46410 3 0 0 0 -1 -1
T 68400 46450 8 10 0 0 0 6 1
net=GND:1
]
N 68600 47000 68600 46700 4
C 70200 52300 1 0 1 EMBEDDEDgnd-1.sym
[
P 70100 52400 70100 52600 1 0 1
{
T 70042 52461 5 4 0 1 0 6 1
pinnumber=1
T 70042 52461 5 4 0 0 0 6 1
pinseq=1
}
L 70200 52400 70000 52400 3 0 0 0 -1 -1
L 70145 52350 70055 52350 3 0 0 0 -1 -1
L 70120 52310 70080 52310 3 0 0 0 -1 -1
T 69900 52350 8 10 0 0 0 6 1
net=GND:1
]
N 70100 52800 70100 52600 4
C 68700 51600 1 0 1 EMBEDDEDgnd-1.sym
[
P 68600 51700 68600 51900 1 0 1
{
T 68542 51761 5 4 0 1 0 6 1
pinnumber=1
T 68542 51761 5 4 0 0 0 6 1
pinseq=1
}
L 68700 51700 68500 51700 3 0 0 0 -1 -1
L 68645 51650 68555 51650 3 0 0 0 -1 -1
L 68620 51610 68580 51610 3 0 0 0 -1 -1
T 68400 51650 8 10 0 0 0 6 1
net=GND:1
]
N 68600 52200 68600 51900 4
C 70200 45400 1 0 1 EMBEDDEDgnd-1.sym
[
P 70100 45500 70100 45700 1 0 1
{
T 70042 45561 5 4 0 1 0 6 1
pinnumber=1
T 70042 45561 5 4 0 0 0 6 1
pinseq=1
}
L 70200 45500 70000 45500 3 0 0 0 -1 -1
L 70145 45450 70055 45450 3 0 0 0 -1 -1
L 70120 45410 70080 45410 3 0 0 0 -1 -1
T 69900 45450 8 10 0 0 0 6 1
net=GND:1
]
N 70100 45900 70100 45700 4
C 68700 44700 1 0 1 EMBEDDEDgnd-1.sym
[
P 68600 44800 68600 45000 1 0 1
{
T 68542 44861 5 4 0 1 0 6 1
pinnumber=1
T 68542 44861 5 4 0 0 0 6 1
pinseq=1
}
L 68700 44800 68500 44800 3 0 0 0 -1 -1
L 68645 44750 68555 44750 3 0 0 0 -1 -1
L 68620 44710 68580 44710 3 0 0 0 -1 -1
T 68400 44750 8 10 0 0 0 6 1
net=GND:1
]
N 68600 45000 68600 45300 4
C 70200 43700 1 0 1 EMBEDDEDgnd-1.sym
[
P 70100 43800 70100 44000 1 0 1
{
T 70042 43861 5 4 0 1 0 6 1
pinnumber=1
T 70042 43861 5 4 0 0 0 6 1
pinseq=1
}
L 70200 43800 70000 43800 3 0 0 0 -1 -1
L 70145 43750 70055 43750 3 0 0 0 -1 -1
L 70120 43710 70080 43710 3 0 0 0 -1 -1
T 69900 43750 8 10 0 0 0 6 1
net=GND:1
]
N 70100 44200 70100 44000 4
C 68700 43000 1 0 1 EMBEDDEDgnd-1.sym
[
P 68600 43100 68600 43300 1 0 1
{
T 68542 43161 5 4 0 1 0 6 1
pinnumber=1
T 68542 43161 5 4 0 0 0 6 1
pinseq=1
}
L 68700 43100 68500 43100 3 0 0 0 -1 -1
L 68645 43050 68555 43050 3 0 0 0 -1 -1
L 68620 43010 68580 43010 3 0 0 0 -1 -1
T 68400 43050 8 10 0 0 0 6 1
net=GND:1
]
N 68600 43600 68600 43300 4
C 68700 41400 1 0 1 EMBEDDEDgnd-1.sym
[
P 68600 41500 68600 41700 1 0 1
{
T 68542 41561 5 4 0 1 0 6 1
pinnumber=1
T 68542 41561 5 4 0 0 0 6 1
pinseq=1
}
L 68700 41500 68500 41500 3 0 0 0 -1 -1
L 68645 41450 68555 41450 3 0 0 0 -1 -1
L 68620 41410 68580 41410 3 0 0 0 -1 -1
T 68400 41450 8 10 0 0 0 6 1
net=GND:1
]
N 68600 41900 68600 41700 4
C 70200 42000 1 0 1 EMBEDDEDgnd-1.sym
[
P 70100 42100 70100 42300 1 0 1
{
T 70042 42161 5 4 0 1 0 6 1
pinnumber=1
T 70042 42161 5 4 0 0 0 6 1
pinseq=1
}
L 70200 42100 70000 42100 3 0 0 0 -1 -1
L 70145 42050 70055 42050 3 0 0 0 -1 -1
L 70120 42010 70080 42010 3 0 0 0 -1 -1
T 69900 42050 8 10 0 0 0 6 1
net=GND:1
]
N 70100 42500 70100 42300 4
C 70200 54000 1 0 1 EMBEDDEDgnd-1.sym
[
P 70100 54100 70100 54300 1 0 1
{
T 70042 54161 5 4 0 1 0 6 1
pinnumber=1
T 70042 54161 5 4 0 0 0 6 1
pinseq=1
}
L 70200 54100 70000 54100 3 0 0 0 -1 -1
L 70145 54050 70055 54050 3 0 0 0 -1 -1
L 70120 54010 70080 54010 3 0 0 0 -1 -1
T 69900 54050 8 10 0 0 0 6 1
net=GND:1
]
N 70100 54500 70100 54300 4
C 68700 53300 1 0 1 EMBEDDEDgnd-1.sym
[
P 68600 53400 68600 53600 1 0 1
{
T 68542 53461 5 4 0 1 0 6 1
pinnumber=1
T 68542 53461 5 4 0 0 0 6 1
pinseq=1
}
L 68700 53400 68500 53400 3 0 0 0 -1 -1
L 68645 53350 68555 53350 3 0 0 0 -1 -1
L 68620 53310 68580 53310 3 0 0 0 -1 -1
T 68400 53350 8 10 0 0 0 6 1
net=GND:1
]
N 68600 53900 68600 53600 4
N 69200 42400 70700 42400 4
N 69200 44100 70700 44100 4
N 69200 45800 70700 45800 4
N 69200 47500 70700 47500 4
N 69200 49200 70700 49200 4
N 69200 51000 70700 51000 4
N 69200 52700 70700 52700 4
N 69200 54400 70700 54400 4
C 54400 52800 1 180 1 pnp-3.sym
{
T 55300 52500 5 10 1 1 180 6 1
refdes=Q18
T 55300 52200 5 10 1 1 180 6 1
value=ZTX550
}
C 54800 53000 1 0 0 generic-power.sym
{
T 55000 53250 5 10 1 1 0 3 1
net=Vin
}
N 55000 53000 55000 52800 4
C 67400 42800 1 0 1 resistor-1.sym
{
T 67400 43100 5 10 1 1 0 6 1
refdes=R32
T 66800 43100 5 10 1 1 0 6 1
value=10
}
C 71600 54900 1 0 1 resistor-1.sym
{
T 71600 55200 5 10 1 1 0 6 1
refdes=R1
T 71100 55200 5 10 1 1 0 6 1
value=2.2k
}
C 71600 54300 1 0 1 resistor-1.sym
{
T 71600 54600 5 10 1 1 0 6 1
refdes=R2
T 71100 54600 5 10 1 1 0 6 1
value=2.2k
}
C 71600 53200 1 0 1 resistor-1.sym
{
T 71600 53500 5 10 1 1 0 6 1
refdes=R3
T 71100 53500 5 10 1 1 0 6 1
value=2.2k
}
C 71600 52600 1 0 1 resistor-1.sym
{
T 71600 52900 5 10 1 1 0 6 1
refdes=R4
T 71100 52900 5 10 1 1 0 6 1
value=2.2k
}
C 71600 51500 1 0 1 resistor-1.sym
{
T 71600 51800 5 10 1 1 0 6 1
refdes=R5
T 71100 51800 5 10 1 1 0 6 1
value=2.2k
}
C 71600 50900 1 0 1 resistor-1.sym
{
T 71600 51200 5 10 1 1 0 6 1
refdes=R6
T 71100 51200 5 10 1 1 0 6 1
value=2.2k
}
C 71600 49700 1 0 1 resistor-1.sym
{
T 71600 50000 5 10 1 1 0 6 1
refdes=R7
T 71100 50000 5 10 1 1 0 6 1
value=2.2k
}
C 71600 49100 1 0 1 resistor-1.sym
{
T 71600 49400 5 10 1 1 0 6 1
refdes=R8
T 71100 49400 5 10 1 1 0 6 1
value=2.2k
}
C 71600 48000 1 0 1 resistor-1.sym
{
T 71600 48300 5 10 1 1 0 6 1
refdes=R9
T 71100 48300 5 10 1 1 0 6 1
value=2.2k
}
C 71600 47400 1 0 1 resistor-1.sym
{
T 71600 47700 5 10 1 1 0 6 1
refdes=R10
T 71100 47700 5 10 1 1 0 6 1
value=2.2k
}
C 71600 46300 1 0 1 resistor-1.sym
{
T 71600 46600 5 10 1 1 0 6 1
refdes=R11
T 71100 46600 5 10 1 1 0 6 1
value=2.2k
}
C 71600 45700 1 0 1 resistor-1.sym
{
T 71600 46000 5 10 1 1 0 6 1
refdes=R12
T 71100 46000 5 10 1 1 0 6 1
value=2.2k
}
C 71600 44600 1 0 1 resistor-1.sym
{
T 71600 44900 5 10 1 1 0 6 1
refdes=R13
T 71100 44900 5 10 1 1 0 6 1
value=2.2k
}
C 71600 44000 1 0 1 resistor-1.sym
{
T 71600 44300 5 10 1 1 0 6 1
refdes=R14
T 71100 44300 5 10 1 1 0 6 1
value=2.2k
}
C 71600 42900 1 0 1 resistor-1.sym
{
T 71600 43200 5 10 1 1 0 6 1
refdes=R15
T 71100 43200 5 10 1 1 0 6 1
value=2.2k
}
C 71600 42300 1 0 1 resistor-1.sym
{
T 71600 42600 5 10 1 1 0 6 1
refdes=R16
T 71100 42600 5 10 1 1 0 6 1
value=2.2k
}
N 66500 42900 59500 42900 4
C 67400 43400 1 0 1 resistor-1.sym
{
T 67400 43700 5 10 1 1 0 6 1
refdes=R31
T 66800 43700 5 10 1 1 0 6 1
value=10
}
N 67400 43500 70100 43500 4
N 59900 43500 66500 43500 4
C 67400 44500 1 0 1 resistor-1.sym
{
T 67400 44800 5 10 1 1 0 6 1
refdes=R30
T 66800 44800 5 10 1 1 0 6 1
value=10
}
C 67400 45100 1 0 1 resistor-1.sym
{
T 67400 45400 5 10 1 1 0 6 1
refdes=R29
T 66800 45400 5 10 1 1 0 6 1
value=10
}
C 67400 46200 1 0 1 resistor-1.sym
{
T 67400 46500 5 10 1 1 0 6 1
refdes=R28
T 66800 46500 5 10 1 1 0 6 1
value=10
}
C 67400 46800 1 0 1 resistor-1.sym
{
T 67400 47100 5 10 1 1 0 6 1
refdes=R27
T 66800 47100 5 10 1 1 0 6 1
value=10
}
C 67400 47900 1 0 1 resistor-1.sym
{
T 67400 48200 5 10 1 1 0 6 1
refdes=R26
T 66800 48200 5 10 1 1 0 6 1
value=10
}
C 67400 48500 1 0 1 resistor-1.sym
{
T 67400 48800 5 10 1 1 0 6 1
refdes=R25
T 66800 48800 5 10 1 1 0 6 1
value=10
}
C 67400 49600 1 0 1 resistor-1.sym
{
T 67400 49900 5 10 1 1 0 6 1
refdes=R24
T 66800 49900 5 10 1 1 0 6 1
value=10
}
C 67400 50200 1 0 1 resistor-1.sym
{
T 67400 50500 5 10 1 1 0 6 1
refdes=R23
T 66800 50500 5 10 1 1 0 6 1
value=10
}
C 67400 51400 1 0 1 resistor-1.sym
{
T 67400 51700 5 10 1 1 0 6 1
refdes=R22
T 66800 51700 5 10 1 1 0 6 1
value=10
}
C 67400 52000 1 0 1 resistor-1.sym
{
T 67400 52300 5 10 1 1 0 6 1
refdes=R21
T 66800 52300 5 10 1 1 0 6 1
value=10
}
C 67400 53100 1 0 1 resistor-1.sym
{
T 67400 53400 5 10 1 1 0 6 1
refdes=R20
T 66800 53400 5 10 1 1 0 6 1
value=10
}
C 67400 53700 1 0 1 resistor-1.sym
{
T 67400 54000 5 10 1 1 0 6 1
refdes=R19
T 66800 54000 5 10 1 1 0 6 1
value=10
}
C 67400 54800 1 0 1 resistor-1.sym
{
T 67400 55100 5 10 1 1 0 6 1
refdes=R18
T 66800 55100 5 10 1 1 0 6 1
value=10
}
C 67400 55400 1 0 1 resistor-1.sym
{
T 67400 55700 5 10 1 1 0 6 1
refdes=R17
T 66800 55700 5 10 1 1 0 6 1
value=10
}
N 66500 55500 62700 55500 4
N 66500 54900 63100 54900 4
N 66500 53800 63500 53800 4
N 66500 53200 63900 53200 4
N 66500 52100 64300 52100 4
N 66500 51500 64700 51500 4
N 66500 50300 62200 50300 4
N 66500 49700 64700 49700 4
N 66500 48600 64300 48600 4
N 66500 48000 63900 48000 4
N 66500 46900 63500 46900 4
N 66500 46300 63100 46300 4
N 66500 45200 62600 45200 4
N 66500 44600 60300 44600 4
N 67400 44600 68600 44600 4
N 70100 45200 67400 45200 4
N 70100 46900 67400 46900 4
N 67400 46300 68600 46300 4
N 70100 48600 67400 48600 4
N 67400 48000 68600 48000 4
N 70100 50300 67400 50300 4
N 67400 49700 68600 49700 4
N 70100 52100 67400 52100 4
N 67400 51500 68600 51500 4
N 70100 53800 67400 53800 4
N 67400 53200 68600 53200 4
N 70100 55500 67400 55500 4
N 67400 54900 68600 54900 4
C 53000 53900 1 180 1 pnp-3.sym
{
T 53900 53600 5 10 1 1 180 6 1
refdes=Q17
T 53900 53300 5 10 1 1 180 6 1
value=ZTX550
}
C 53400 54100 1 0 0 generic-power.sym
{
T 53600 54350 5 10 1 1 0 3 1
net=Vin
}
N 53600 54100 53600 53900 4
C 54400 51100 1 180 1 pnp-3.sym
{
T 55300 50800 5 10 1 1 180 6 1
refdes=Q20
T 55300 50500 5 10 1 1 180 6 1
value=ZTX550
}
C 54800 51300 1 0 0 generic-power.sym
{
T 55000 51550 5 10 1 1 0 3 1
net=Vin
}
N 55000 51300 55000 51100 4
C 53000 52200 1 180 1 pnp-3.sym
{
T 53900 51900 5 10 1 1 180 6 1
refdes=Q19
T 53900 51600 5 10 1 1 180 6 1
value=ZTX550
}
C 53400 52400 1 0 0 generic-power.sym
{
T 53600 52650 5 10 1 1 0 3 1
net=Vin
}
N 53600 52400 53600 52200 4
N 53600 51200 56200 51200 4
C 54400 49300 1 180 1 pnp-3.sym
{
T 55300 49000 5 10 1 1 180 6 1
refdes=Q22
T 55300 48700 5 10 1 1 180 6 1
value=ZTX550
}
C 54800 49500 1 0 0 generic-power.sym
{
T 55000 49750 5 10 1 1 0 3 1
net=Vin
}
N 55000 49500 55000 49300 4
C 53000 50400 1 180 1 pnp-3.sym
{
T 53900 50100 5 10 1 1 180 6 1
refdes=Q21
T 53900 49800 5 10 1 1 180 6 1
value=ZTX550
}
C 53400 50600 1 0 0 generic-power.sym
{
T 53600 50850 5 10 1 1 0 3 1
net=Vin
}
N 53600 50600 53600 50400 4
N 53600 49400 56200 49400 4
C 54400 47600 1 180 1 pnp-3.sym
{
T 55300 47300 5 10 1 1 180 6 1
refdes=Q24
T 55300 47000 5 10 1 1 180 6 1
value=ZTX550
}
C 54800 47800 1 0 0 generic-power.sym
{
T 55000 48050 5 10 1 1 0 3 1
net=Vin
}
N 55000 47800 55000 47600 4
C 53000 48700 1 180 1 pnp-3.sym
{
T 53900 48400 5 10 1 1 180 6 1
refdes=Q23
T 53900 48100 5 10 1 1 180 6 1
value=ZTX550
}
C 53400 48900 1 0 0 generic-power.sym
{
T 53600 49150 5 10 1 1 0 3 1
net=Vin
}
N 53600 48900 53600 48700 4
N 60700 50100 55000 50100 4
N 60700 50500 56200 50500 4
N 56200 50500 56200 51200 4
N 60700 49700 56200 49700 4
N 56200 49700 56200 49400 4
N 60700 49300 56500 49300 4
N 56500 49300 56500 48300 4
N 56500 48300 55000 48300 4
N 60700 48900 56800 48900 4
N 56800 48900 56800 47700 4
N 56800 47700 53600 47700 4
N 60700 48500 57100 48500 4
N 57100 48500 57100 46600 4
N 57100 46600 55000 46600 4
N 60700 50900 56500 50900 4
N 56500 50900 56500 51800 4
N 56500 51800 55000 51800 4
N 60700 51300 56800 51300 4
N 56800 51300 56800 52900 4
N 56800 52900 53600 52900 4
C 53000 47000 1 180 1 pnp-3.sym
{
T 53900 46700 5 10 1 1 180 6 1
refdes=Q25
T 53900 46400 5 10 1 1 180 6 1
value=ZTX550
}
C 53400 47200 1 0 0 generic-power.sym
{
T 53600 47450 5 10 1 1 0 3 1
net=Vin
}
N 53600 47200 53600 47000 4
N 60700 48100 57400 48100 4
N 57400 48100 57400 46000 4
N 57400 46000 53600 46000 4
N 54400 52300 53000 52300 4
N 54400 50600 53000 50600 4
N 54400 48800 53000 48800 4
N 54400 47100 53000 47100 4
C 53000 53300 1 0 1 resistor-1.sym
{
T 53000 53600 5 10 1 1 0 6 1
refdes=R33
T 52500 53600 5 10 1 1 0 6 1
value=220
}
C 53000 52200 1 0 1 resistor-1.sym
{
T 53000 52500 5 10 1 1 0 6 1
refdes=R34
T 52500 52500 5 10 1 1 0 6 1
value=220
}
C 53000 51600 1 0 1 resistor-1.sym
{
T 53000 51900 5 10 1 1 0 6 1
refdes=R35
T 52500 51900 5 10 1 1 0 6 1
value=220
}
C 53000 50500 1 0 1 resistor-1.sym
{
T 53000 50800 5 10 1 1 0 6 1
refdes=R36
T 52500 50800 5 10 1 1 0 6 1
value=220
}
C 53000 49800 1 0 1 resistor-1.sym
{
T 53000 50100 5 10 1 1 0 6 1
refdes=R37
T 52500 50100 5 10 1 1 0 6 1
value=220
}
C 53000 48700 1 0 1 resistor-1.sym
{
T 53000 49000 5 10 1 1 0 6 1
refdes=R38
T 52500 49000 5 10 1 1 0 6 1
value=220
}
C 53000 47000 1 0 1 resistor-1.sym
{
T 53000 47300 5 10 1 1 0 6 1
refdes=R40
T 52500 47300 5 10 1 1 0 6 1
value=220
}
C 53000 46400 1 0 1 resistor-1.sym
{
T 53000 46700 5 10 1 1 0 6 1
refdes=R41
T 52500 46700 5 10 1 1 0 6 1
value=220
}
C 53000 48100 1 0 1 resistor-1.sym
{
T 53000 48400 5 10 1 1 0 6 1
refdes=R39
T 52500 48400 5 10 1 1 0 6 1
value=220
}
N 71600 55000 74000 55000 4
N 74000 55000 74000 59200 4
N 74000 59200 60900 59200 4
N 60900 59200 60900 60500 4
N 60900 60500 61800 60500 4
N 71600 54400 74400 54400 4
N 74400 54400 74400 58800 4
N 74400 58800 60500 58800 4
N 60500 58800 60500 60100 4
N 60500 60100 61800 60100 4
N 66000 60100 74800 60100 4
N 74800 60100 74800 53300 4
N 71600 53300 74800 53300 4
N 71600 52700 75200 52700 4
N 75200 52700 75200 60500 4
N 75200 60500 66000 60500 4
N 71600 51600 75600 51600 4
N 75600 51600 75600 62500 4
N 75600 62500 66000 62500 4
N 71600 51000 76000 51000 4
N 76800 63700 66000 63700 4
N 77200 64900 66000 64900 4
N 77600 65300 66000 65300 4
N 78000 65700 66000 65700 4
N 78400 66100 66000 66100 4
N 66000 62900 76000 62900 4
N 76000 51000 76000 62900 4
N 66000 63300 76400 63300 4
N 66000 66500 78800 66500 4
N 66000 66900 79200 66900 4
N 66000 67300 79600 67300 4
N 66000 67700 80000 67700 4
N 71600 49800 76400 49800 4
N 76400 49800 76400 63300 4
N 71600 49200 76800 49200 4
N 76800 49200 76800 63700 4
N 71600 48100 77200 48100 4
N 77200 48100 77200 64900 4
N 77600 47500 77600 65300 4
N 77600 47500 71600 47500 4
N 78000 46400 78000 65700 4
N 78000 46400 71600 46400 4
N 78400 45800 78400 66100 4
N 78400 45800 71600 45800 4
N 78800 44700 78800 66500 4
N 71600 44700 78800 44700 4
N 79200 44100 79200 66900 4
N 71600 44100 79200 44100 4
N 79600 43000 79600 67300 4
N 79600 43000 71600 43000 4
N 80000 42400 80000 67700 4
N 80000 42400 71600 42400 4
N 52100 53400 51000 53400 4
N 52100 52300 50600 52300 4
N 52100 51700 50200 51700 4
N 52100 50600 49800 50600 4
N 49800 50600 49800 65700 4
N 52100 49900 49400 49900 4
N 52100 48800 49000 48800 4
N 52100 48200 48600 48200 4
N 52100 47100 48200 47100 4
N 47800 46500 52100 46500 4
N 61800 66900 51000 66900 4
N 51000 53400 51000 66900 4
N 61800 66500 50600 66500 4
N 50600 52300 50600 66500 4
N 61800 66100 50200 66100 4
N 50200 51700 50200 66100 4
N 61800 65700 49800 65700 4
N 61800 65300 49400 65300 4
N 49400 49900 49400 65300 4
N 61800 64900 49000 64900 4
N 49000 48800 49000 64900 4
N 61800 64500 48600 64500 4
N 48600 48200 48600 64500 4
N 61800 64100 48200 64100 4
N 48200 47100 48200 64100 4
N 47800 62100 61800 62100 4
N 47800 46500 47800 62100 4
C 57400 59000 1 0 0 gnd-1.sym
C 66400 58200 1 0 0 gnd-1.sym
C 66300 68100 1 0 0 5V-plus-1.sym
N 66000 64500 66500 64500 4
N 66500 64500 66500 68100 4
N 66000 64100 66500 64100 4
N 66500 64100 66500 58500 4
C 60500 68100 1 0 1 5V-plus-1.sym
N 61800 63700 60300 63700 4
N 60300 63700 60300 68100 4
C 59900 62500 1 90 0 crystal-1.sym
{
T 60000 62900 5 10 1 1 0 0 1
refdes=X1
T 60000 62700 5 10 1 1 0 0 1
value=20 MHz
}
N 60800 63200 60800 62900 4
N 60800 62900 61800 62900 4
C 61400 58200 1 0 1 gnd-1.sym
N 61800 63300 61300 63300 4
N 61300 63300 61300 58500 4
C 58200 62300 1 0 0 capacitor-1.sym
{
T 58200 62600 5 10 1 1 0 0 1
refdes=C2
T 58200 62300 5 10 1 1 0 0 1
value=18pf
}
C 58200 63000 1 0 0 capacitor-1.sym
{
T 58200 63300 5 10 1 1 0 0 1
refdes=C1
T 58200 63000 5 10 1 1 0 0 1
value=18pf
}
N 59100 63200 60800 63200 4
N 59100 62500 61800 62500 4
N 58200 63200 57500 63200 4
N 57500 62500 58200 62500 4
N 57500 59300 57500 63200 4
C 59800 59500 1 270 1 resistor-1.sym
{
T 59700 60000 5 10 1 1 0 6 1
refdes=R45
T 59700 59800 5 10 1 1 0 6 1
value=1.5k
}
C 58700 67200 1 0 0 resistor-1.sym
{
T 59300 67500 5 10 1 1 0 0 1
refdes=R43
T 58600 67500 5 10 1 1 0 0 1
value=4.7k
}
C 60700 67600 1 0 0 resistor-1.sym
{
T 61200 67900 5 10 1 1 0 0 1
refdes=R42
T 60700 67900 5 10 1 1 0 0 1
value=1k
}
C 59100 60400 1 90 1 capacitor-1.sym
{
T 58600 60000 5 10 1 1 0 6 1
refdes=C3
T 58600 59800 5 10 1 1 0 6 1
value=0.22uf
}
C 51500 42800 1 90 0 capacitor-1.sym
{
T 51600 43300 5 10 1 1 0 0 1
refdes=C4
T 51600 43100 5 10 1 1 0 0 1
value=0.1uf
}
C 52200 43700 1 270 0 capacitor-1.sym
{
T 52700 43300 5 10 1 1 0 0 1
refdes=C5
T 52700 43100 5 10 1 1 0 0 1
value=0.1uf
}
C 53300 43700 1 270 0 capacitor-2.sym
{
T 53800 43300 5 10 1 1 0 0 1
refdes=C6
T 53800 43100 5 10 1 1 0 0 1
value=22uf
}
C 54400 43700 1 270 0 capacitor-2.sym
{
T 54900 43300 5 10 1 1 0 0 1
refdes=C7
T 54900 43100 5 10 1 1 0 0 1
value=220uf
}
C 54700 42500 1 0 1 gnd-1.sym
C 53600 42500 1 0 1 gnd-1.sym
C 51400 42500 1 0 1 gnd-1.sym
C 52500 42500 1 0 1 gnd-1.sym
C 54400 43700 1 0 0 generic-power.sym
{
T 54600 43950 5 10 1 1 0 3 1
net=Vin
}
C 52600 43700 1 0 1 5V-plus-1.sym
C 51500 43700 1 0 1 5V-plus-1.sym
C 53700 43700 1 0 1 5V-plus-1.sym
N 61800 60900 58900 60900 4
N 58900 60900 58900 60400 4
C 59000 59000 1 0 1 gnd-1.sym
N 58900 59500 58900 59300 4
N 67000 57300 67000 60900 4
N 67000 60900 66000 60900 4
N 59900 60900 59900 60400 4
N 59900 59500 59900 57300 4
C 56300 56500 1 0 0 EMBEDDEDusbheader.sym
[
P 57700 57000 58000 57000 1 0 1
{
T 56550 56950 5 8 1 1 0 0 1
pinnumber=3
T 56550 56950 5 8 0 0 0 0 1
pinseq=3
}
P 57700 57300 58000 57300 1 0 1
{
T 56550 57250 5 8 1 1 0 0 1
pinnumber=2
T 56550 57250 5 8 0 0 0 0 1
pinseq=2
}
P 57700 56700 58000 56700 1 0 1
{
T 56550 56650 5 8 1 1 0 0 1
pinnumber=4
T 56550 56650 5 8 0 0 0 0 1
pinseq=4
}
L 57700 57300 56800 57300 3 0 0 0 -1 -1
L 57700 57000 56800 57000 3 0 0 0 -1 -1
L 57700 56700 56800 56700 3 0 0 0 -1 -1
T 58100 57400 5 10 0 0 0 0 1
device=CONNECTOR_4
P 57700 57600 58000 57600 1 0 1
{
T 56550 57550 5 8 1 1 0 0 1
pinnumber=1
T 56550 57550 5 8 0 0 0 0 1
pinseq=1
}
L 57700 57600 56800 57600 3 0 0 0 -1 -1
B 56300 56500 500 1300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 58100 57600 5 10 0 0 0 0 1
class=IO
T 58100 57800 5 10 0 0 0 0 1
pins=4
T 57100 57700 9 10 1 0 0 0 1
VCC
T 57100 56800 9 10 1 0 0 0 1
GND
T 57100 57400 9 10 1 0 0 0 1
D-
T 57100 57100 9 10 1 0 0 0 1
D+
]
{
T 56300 57900 5 10 1 1 0 0 1
refdes=USB
}
C 58400 57800 1 0 1 5V-plus-1.sym
C 58300 56200 1 0 1 gnd-1.sym
N 58000 56700 58200 56700 4
N 58200 56700 58200 56500 4
N 58000 57600 58200 57600 4
N 58200 57600 58200 57800 4
N 58000 57300 67000 57300 4
N 58000 57000 67400 57000 4
N 67400 57000 67400 61300 4
N 67400 61300 66000 61300 4
N 61600 67700 61800 67700 4
N 60700 67700 60300 67700 4
N 59600 67300 61800 67300 4
C 56300 67200 1 0 0 resistor-1.sym
{
T 56900 67500 5 10 1 1 0 0 1
refdes=R44
T 56200 67500 5 10 1 1 0 0 1
value=4.7k
}
N 57200 67300 58700 67300 4
C 57700 68100 1 0 0 generic-power.sym
{
T 57900 68350 5 10 1 1 0 3 1
net=Vin
}
N 57900 68100 57900 67300 4
C 55800 63600 1 0 0 gnd-1.sym
N 55900 63900 55900 67300 4
N 55900 67300 56300 67300 4
C 59100 61200 1 0 1 EMBEDDEDled-2.sym
[
T 59000 61800 8 10 0 0 0 6 1
device=LED
P 59100 61300 58900 61300 1 0 0
{
T 59000 61350 5 8 0 1 0 6 1
pinnumber=1
T 59000 61350 5 8 0 0 0 6 1
pinseq=1
}
P 58200 61300 58400 61300 1 0 0
{
T 58400 61350 5 8 0 1 0 6 1
pinnumber=2
T 58400 61350 5 8 0 0 0 6 1
pinseq=2
}
L 58700 61400 58600 61300 3 0 0 0 -1 -1
L 58600 61300 58700 61200 3 0 0 0 -1 -1
L 58700 61400 58700 61200 3 0 0 0 -1 -1
L 58600 61400 58600 61200 3 0 0 0 -1 -1
L 58600 61300 58400 61300 3 0 0 0 -1 -1
L 58700 61300 58900 61300 3 0 0 0 -1 -1
L 58670 61440 58570 61540 3 0 0 0 -1 -1
L 58570 61540 58620 61510 3 0 0 0 -1 -1
L 58570 61540 58600 61490 3 0 0 0 -1 -1
L 58600 61440 58500 61540 3 0 0 0 -1 -1
L 58500 61540 58550 61510 3 0 0 0 -1 -1
L 58500 61540 58530 61490 3 0 0 0 -1 -1
]
{
T 58300 61500 5 10 1 1 0 6 1
refdes=D1
}
C 59800 61200 1 0 0 resistor-1.sym
{
T 60400 61500 5 10 1 1 0 0 1
refdes=R44
T 59700 61500 5 10 1 1 0 0 1
value=150
}
N 57500 61300 58200 61300 4
N 59100 61300 59800 61300 4
N 60700 61300 61800 61300 4
C 41000 38800 1 0 0 EMBEDDEDtitle-bordered-A0.sym
[
B 41000 38800 46800 33100 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 67500 40600 5 10 0 0 0 0 1
graphical=1
L 83500 39600 83500 39000 15 0 0 0 -1 -1
T 80100 39400 15 8 1 0 0 0 1
FILE:
T 83600 39400 15 8 1 0 0 0 1
REVISION:
T 83600 39100 15 8 1 0 0 0 1
DRAWN BY: 
T 80100 39100 15 8 1 0 0 0 1
PAGE
T 81800 39100 15 8 1 0 0 0 1
OF
T 80100 39700 15 8 1 0 0 0 1
TITLE
B 80000 39000 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 80000 39600 87600 39600 15 0 0 0 -1 -1
L 87800 40769 87600 40769 15 0 0 0 -1 -1
L 87800 42737 87600 42737 15 0 0 0 -1 -1
L 87800 44706 87600 44706 15 0 0 0 -1 -1
L 87800 46674 87600 46674 15 0 0 0 -1 -1
L 87800 48643 87600 48643 15 0 0 0 -1 -1
L 87800 50611 87600 50611 15 0 0 0 -1 -1
L 87800 52580 87600 52580 15 0 0 0 -1 -1
L 87800 54548 87600 54548 15 0 0 0 -1 -1
L 87800 56517 87600 56517 15 0 0 0 -1 -1
L 87800 58485 87600 58485 15 0 0 0 -1 -1
L 87800 60454 87600 60454 15 0 0 0 -1 -1
L 87800 62422 87600 62422 15 0 0 0 -1 -1
L 87800 64391 87600 64391 15 0 0 0 -1 -1
L 87800 66359 87600 66359 15 0 0 0 -1 -1
L 87800 68328 87600 68328 15 0 0 0 -1 -1
L 87800 70296 87600 70296 15 0 0 0 -1 -1
T 87700 39784 15 8 1 0 0 4 1
A
T 87700 41753 15 8 1 0 0 4 1
B
T 87700 43721 15 8 1 0 0 4 1
C
T 87700 45690 15 8 1 0 0 4 1
D
T 87700 47658 15 8 1 0 0 4 1
E
T 87700 49627 15 8 1 0 0 4 1
F
T 87700 51595 15 8 1 0 0 4 1
G
T 87700 53564 15 8 1 0 0 4 1
H
T 87700 55532 15 8 1 0 0 4 1
I
T 87700 57501 15 8 1 0 0 4 1
J
T 87700 59469 15 8 1 0 0 4 1
K
T 87700 61438 15 8 1 0 0 4 1
L
T 87700 63406 15 8 1 0 0 4 1
M
T 87700 65375 15 8 1 0 0 4 1
N
T 87700 67343 15 8 1 0 0 4 1
O
T 87700 69312 15 8 1 0 0 4 1
P
T 87700 71280 15 8 1 0 0 4 1
Q
L 42969 71900 42969 71700 15 0 0 0 -1 -1
L 44937 71900 44937 71700 15 0 0 0 -1 -1
L 46906 71900 46906 71700 15 0 0 0 -1 -1
L 48874 71900 48874 71700 15 0 0 0 -1 -1
L 50843 71900 50843 71700 15 0 0 0 -1 -1
L 52811 71900 52811 71700 15 0 0 0 -1 -1
L 54780 71900 54780 71700 15 0 0 0 -1 -1
L 56748 71900 56748 71700 15 0 0 0 -1 -1
L 58717 71900 58717 71700 15 0 0 0 -1 -1
L 60685 71900 60685 71700 15 0 0 0 -1 -1
L 62654 71900 62654 71700 15 0 0 0 -1 -1
L 64622 71900 64622 71700 15 0 0 0 -1 -1
L 66591 71900 66591 71700 15 0 0 0 -1 -1
L 68559 71900 68559 71700 15 0 0 0 -1 -1
L 70528 71900 70528 71700 15 0 0 0 -1 -1
L 72496 71900 72496 71700 15 0 0 0 -1 -1
L 74465 71900 74465 71700 15 0 0 0 -1 -1
L 76433 71900 76433 71700 15 0 0 0 -1 -1
L 78402 71900 78402 71700 15 0 0 0 -1 -1
L 80370 71900 80370 71700 15 0 0 0 -1 -1
L 82339 71900 82339 71700 15 0 0 0 -1 -1
L 84307 71900 84307 71700 15 0 0 0 -1 -1
L 86276 71900 86276 71700 15 0 0 0 -1 -1
T 41984 71800 15 8 1 0 0 4 1
1
T 43953 71800 15 8 1 0 0 4 1
2
T 45921 71800 15 8 1 0 0 4 1
3
T 47890 71800 15 8 1 0 0 4 1
4
T 49858 71800 15 8 1 0 0 4 1
5
T 51827 71800 15 8 1 0 0 4 1
6
T 53795 71800 15 8 1 0 0 4 1
7
T 55764 71800 15 8 1 0 0 4 1
8
T 57732 71800 15 8 1 0 0 4 1
9
T 59701 71800 15 8 1 0 0 4 1
10
T 61669 71800 15 8 1 0 0 4 1
11
T 63638 71800 15 8 1 0 0 4 1
12
T 65606 71800 15 8 1 0 0 4 1
13
T 67575 71800 15 8 1 0 0 4 1
14
T 69543 71800 15 8 1 0 0 4 1
15
T 71512 71800 15 8 1 0 0 4 1
16
T 73480 71800 15 8 1 0 0 4 1
17
T 75449 71800 15 8 1 0 0 4 1
18
T 77417 71800 15 8 1 0 0 4 1
19
T 79386 71800 15 8 1 0 0 4 1
20
T 81354 71800 15 8 1 0 0 4 1
21
T 83323 71800 15 8 1 0 0 4 1
22
T 85291 71800 15 8 1 0 0 4 1
23
T 87260 71800 15 8 1 0 0 4 1
24
B 41200 39000 46400 32700 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 41200 40769 41000 40769 15 0 0 0 -1 -1
L 41200 42737 41000 42737 15 0 0 0 -1 -1
L 41200 44706 41000 44706 15 0 0 0 -1 -1
L 41200 46674 41000 46674 15 0 0 0 -1 -1
L 41200 48643 41000 48643 15 0 0 0 -1 -1
L 41200 50611 41000 50611 15 0 0 0 -1 -1
L 41200 52580 41000 52580 15 0 0 0 -1 -1
L 41200 54548 41000 54548 15 0 0 0 -1 -1
L 41200 56517 41000 56517 15 0 0 0 -1 -1
L 41200 58485 41000 58485 15 0 0 0 -1 -1
L 41200 60454 41000 60454 15 0 0 0 -1 -1
L 41200 62422 41000 62422 15 0 0 0 -1 -1
L 41200 64391 41000 64391 15 0 0 0 -1 -1
L 41200 66359 41000 66359 15 0 0 0 -1 -1
L 41200 68328 41000 68328 15 0 0 0 -1 -1
L 41200 70296 41000 70296 15 0 0 0 -1 -1
T 41100 39784 15 8 1 0 0 4 1
A
T 41100 41753 15 8 1 0 0 4 1
B
T 41100 43721 15 8 1 0 0 4 1
C
T 41100 45690 15 8 1 0 0 4 1
D
T 41100 47658 15 8 1 0 0 4 1
E
T 41100 49627 15 8 1 0 0 4 1
F
T 41100 51595 15 8 1 0 0 4 1
G
T 41100 53564 15 8 1 0 0 4 1
H
T 41100 55532 15 8 1 0 0 4 1
I
T 41100 57501 15 8 1 0 0 4 1
J
T 41100 59469 15 8 1 0 0 4 1
K
T 41100 61438 15 8 1 0 0 4 1
L
T 41100 63406 15 8 1 0 0 4 1
M
T 41100 65375 15 8 1 0 0 4 1
N
T 41100 67343 15 8 1 0 0 4 1
O
T 41100 69312 15 8 1 0 0 4 1
P
T 41100 71280 15 8 1 0 0 4 1
Q
L 42969 39000 42969 38800 15 0 0 0 -1 -1
L 44937 39000 44937 38800 15 0 0 0 -1 -1
L 46906 39000 46906 38800 15 0 0 0 -1 -1
L 48874 39000 48874 38800 15 0 0 0 -1 -1
L 50843 39000 50843 38800 15 0 0 0 -1 -1
L 52811 39000 52811 38800 15 0 0 0 -1 -1
L 54780 39000 54780 38800 15 0 0 0 -1 -1
L 56748 39000 56748 38800 15 0 0 0 -1 -1
L 58717 39000 58717 38800 15 0 0 0 -1 -1
L 60685 39000 60685 38800 15 0 0 0 -1 -1
L 62654 39000 62654 38800 15 0 0 0 -1 -1
L 64622 39000 64622 38800 15 0 0 0 -1 -1
L 66591 39000 66591 38800 15 0 0 0 -1 -1
L 68559 39000 68559 38800 15 0 0 0 -1 -1
L 70528 39000 70528 38800 15 0 0 0 -1 -1
L 72496 39000 72496 38800 15 0 0 0 -1 -1
L 74465 39000 74465 38800 15 0 0 0 -1 -1
L 76433 39000 76433 38800 15 0 0 0 -1 -1
L 78402 39000 78402 38800 15 0 0 0 -1 -1
L 80370 39000 80370 38800 15 0 0 0 -1 -1
L 82339 39000 82339 38800 15 0 0 0 -1 -1
L 84307 39000 84307 38800 15 0 0 0 -1 -1
L 86276 39000 86276 38800 15 0 0 0 -1 -1
T 41984 38900 15 8 1 0 0 4 1
1
T 43953 38900 15 8 1 0 0 4 1
2
T 45921 38900 15 8 1 0 0 4 1
3
T 47890 38900 15 8 1 0 0 4 1
4
T 49858 38900 15 8 1 0 0 4 1
5
T 51827 38900 15 8 1 0 0 4 1
6
T 53795 38900 15 8 1 0 0 4 1
7
T 55764 38900 15 8 1 0 0 4 1
8
T 57732 38900 15 8 1 0 0 4 1
9
T 59701 38900 15 8 1 0 0 4 1
10
T 61669 38900 15 8 1 0 0 4 1
11
T 63638 38900 15 8 1 0 0 4 1
12
T 65606 38900 15 8 1 0 0 4 1
13
T 67575 38900 15 8 1 0 0 4 1
14
T 69543 38900 15 8 1 0 0 4 1
15
T 71512 38900 15 8 1 0 0 4 1
16
T 73480 38900 15 8 1 0 0 4 1
17
T 75449 38900 15 8 1 0 0 4 1
18
T 77417 38900 15 8 1 0 0 4 1
19
T 79386 38900 15 8 1 0 0 4 1
20
T 81354 38900 15 8 1 0 0 4 1
21
T 83323 38900 15 8 1 0 0 4 1
22
T 85291 38900 15 8 1 0 0 4 1
23
T 87260 38900 15 8 1 0 0 4 1
24
]
T 80700 39900 9 20 1 0 0 0 1
LEDboard USB/144
T 80700 39400 9 10 1 0 0 0 1
ledboard-usb144.sch
T 81600 39100 9 10 1 0 0 0 1
1
T 82100 39100 9 10 1 0 0 0 1
1
T 84700 39400 9 10 1 0 0 0 1
A
T 84700 39100 9 10 1 0 0 0 1
Micah Dowty <micah@navi.cx>
