Fitter report for courseproject1
Wed Nov 04 18:05:28 2015
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Interconnect Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+------------------------------------+------------------------------------------+
; Fitter Status                      ; Successful - Wed Nov 04 18:05:28 2015    ;
; Quartus II 32-bit Version          ; 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name                      ; courseproject1                           ;
; Top-level Entity Name              ; controller                               ;
; Family                             ; Cyclone IV E                             ;
; Device                             ; EP4CE22F17C6                             ;
; Timing Models                      ; Final                                    ;
; Total logic elements               ; 1,426 / 22,320 ( 6 % )                   ;
;     Total combinational functions  ; 1,133 / 22,320 ( 5 % )                   ;
;     Dedicated logic registers      ; 839 / 22,320 ( 4 % )                     ;
; Total registers                    ; 839                                      ;
; Total pins                         ; 89 / 154 ( 58 % )                        ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 2,944 / 608,256 ( < 1 % )                ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                          ;
; Total PLLs                         ; 0 / 4 ( 0 % )                            ;
+------------------------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE22F17C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; Off                                   ; Off                                   ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; curr_state[0] ; Missing drive strength and slew rate ;
; curr_state[1] ; Missing drive strength and slew rate ;
; curr_state[2] ; Missing drive strength and slew rate ;
; curr_state[3] ; Missing drive strength and slew rate ;
; curr_state[4] ; Missing drive strength and slew rate ;
; curr_state[5] ; Missing drive strength and slew rate ;
; reg_7[0]      ; Missing drive strength and slew rate ;
; reg_7[1]      ; Missing drive strength and slew rate ;
; reg_7[2]      ; Missing drive strength and slew rate ;
; reg_7[3]      ; Missing drive strength and slew rate ;
; reg_7[4]      ; Missing drive strength and slew rate ;
; reg_7[5]      ; Missing drive strength and slew rate ;
; reg_7[6]      ; Missing drive strength and slew rate ;
; reg_7[7]      ; Missing drive strength and slew rate ;
; reg_7[8]      ; Missing drive strength and slew rate ;
; reg_7[9]      ; Missing drive strength and slew rate ;
; reg_7[10]     ; Missing drive strength and slew rate ;
; reg_7[11]     ; Missing drive strength and slew rate ;
; reg_7[12]     ; Missing drive strength and slew rate ;
; reg_7[13]     ; Missing drive strength and slew rate ;
; reg_7[14]     ; Missing drive strength and slew rate ;
; reg_7[15]     ; Missing drive strength and slew rate ;
; reg_0[0]      ; Missing drive strength and slew rate ;
; reg_0[1]      ; Missing drive strength and slew rate ;
; reg_0[2]      ; Missing drive strength and slew rate ;
; reg_0[3]      ; Missing drive strength and slew rate ;
; reg_0[4]      ; Missing drive strength and slew rate ;
; reg_0[5]      ; Missing drive strength and slew rate ;
; reg_0[6]      ; Missing drive strength and slew rate ;
; reg_0[7]      ; Missing drive strength and slew rate ;
; reg_0[8]      ; Missing drive strength and slew rate ;
; reg_0[9]      ; Missing drive strength and slew rate ;
; reg_0[10]     ; Missing drive strength and slew rate ;
; reg_0[11]     ; Missing drive strength and slew rate ;
; reg_0[12]     ; Missing drive strength and slew rate ;
; reg_0[13]     ; Missing drive strength and slew rate ;
; reg_0[14]     ; Missing drive strength and slew rate ;
; reg_0[15]     ; Missing drive strength and slew rate ;
; reg_6[0]      ; Missing drive strength and slew rate ;
; reg_6[1]      ; Missing drive strength and slew rate ;
; reg_6[2]      ; Missing drive strength and slew rate ;
; reg_6[3]      ; Missing drive strength and slew rate ;
; reg_6[4]      ; Missing drive strength and slew rate ;
; reg_6[5]      ; Missing drive strength and slew rate ;
; reg_6[6]      ; Missing drive strength and slew rate ;
; reg_6[7]      ; Missing drive strength and slew rate ;
; reg_6[8]      ; Missing drive strength and slew rate ;
; reg_6[9]      ; Missing drive strength and slew rate ;
; reg_6[10]     ; Missing drive strength and slew rate ;
; reg_6[11]     ; Missing drive strength and slew rate ;
; reg_6[12]     ; Missing drive strength and slew rate ;
; reg_6[13]     ; Missing drive strength and slew rate ;
; reg_6[14]     ; Missing drive strength and slew rate ;
; reg_6[15]     ; Missing drive strength and slew rate ;
; edb_out[0]    ; Missing drive strength and slew rate ;
; edb_out[1]    ; Missing drive strength and slew rate ;
; edb_out[2]    ; Missing drive strength and slew rate ;
; edb_out[3]    ; Missing drive strength and slew rate ;
; edb_out[4]    ; Missing drive strength and slew rate ;
; edb_out[5]    ; Missing drive strength and slew rate ;
; edb_out[6]    ; Missing drive strength and slew rate ;
; edb_out[7]    ; Missing drive strength and slew rate ;
; edb_out[8]    ; Missing drive strength and slew rate ;
; edb_out[9]    ; Missing drive strength and slew rate ;
; edb_out[10]   ; Missing drive strength and slew rate ;
; edb_out[11]   ; Missing drive strength and slew rate ;
; edb_out[12]   ; Missing drive strength and slew rate ;
; edb_out[13]   ; Missing drive strength and slew rate ;
; edb_out[14]   ; Missing drive strength and slew rate ;
; edb_out[15]   ; Missing drive strength and slew rate ;
; mem_21[0]     ; Missing drive strength and slew rate ;
; mem_21[1]     ; Missing drive strength and slew rate ;
; mem_21[2]     ; Missing drive strength and slew rate ;
; mem_21[3]     ; Missing drive strength and slew rate ;
; mem_21[4]     ; Missing drive strength and slew rate ;
; mem_21[5]     ; Missing drive strength and slew rate ;
; mem_21[6]     ; Missing drive strength and slew rate ;
; mem_21[7]     ; Missing drive strength and slew rate ;
; mem_21[8]     ; Missing drive strength and slew rate ;
; mem_21[9]     ; Missing drive strength and slew rate ;
; mem_21[10]    ; Missing drive strength and slew rate ;
; mem_21[11]    ; Missing drive strength and slew rate ;
; mem_21[12]    ; Missing drive strength and slew rate ;
; mem_21[13]    ; Missing drive strength and slew rate ;
; mem_21[14]    ; Missing drive strength and slew rate ;
; mem_21[15]    ; Missing drive strength and slew rate ;
+---------------+--------------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 2199 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 2199 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 1229    ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 178     ; 0                 ; N/A                     ; Post-Synthesis    ;
; sld_signaltap:auto_signaltap_0 ; 782     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/courseproject1.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 1,426 / 22,320 ( 6 % )    ;
;     -- Combinational with no register       ; 587                       ;
;     -- Register only                        ; 293                       ;
;     -- Combinational with a register        ; 546                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 638                       ;
;     -- 3 input functions                    ; 313                       ;
;     -- <=2 input functions                  ; 182                       ;
;     -- Register only                        ; 293                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 1048                      ;
;     -- arithmetic mode                      ; 85                        ;
;                                             ;                           ;
; Total registers*                            ; 839 / 23,018 ( 4 % )      ;
;     -- Dedicated logic registers            ; 839 / 22,320 ( 4 % )      ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 119 / 1,395 ( 9 % )       ;
; User inserted logic elements                ; 0                         ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 89 / 154 ( 58 % )         ;
;     -- Clock pins                           ; 2 / 7 ( 29 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )            ;
; Global signals                              ; 9                         ;
; M9Ks                                        ; 1 / 66 ( 2 % )            ;
; Total block memory bits                     ; 2,944 / 608,256 ( < 1 % ) ;
; Total block memory implementation bits      ; 9,216 / 608,256 ( 2 % )   ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )           ;
; PLLs                                        ; 0 / 4 ( 0 % )             ;
; Global clocks                               ; 9 / 20 ( 45 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 2% / 1% / 2%              ;
; Peak interconnect usage (total/H/V)         ; 17% / 15% / 19%           ;
; Maximum fan-out node                        ; clock_50~inputclkctrl     ;
; Maximum fan-out                             ; 285                       ;
; Highest non-global fan-out signal           ; clock~input               ;
; Highest non-global fan-out                  ; 243                       ;
; Total fan-out                               ; 6681                      ;
; Average fan-out                             ; 2.80                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                 ;
+---------------------------------------------+---------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                 ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+-----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                   ; Low                            ; Low                            ;
;                                             ;                     ;                       ;                                ;                                ;
; Total logic elements                        ; 759 / 22320 ( 3 % ) ; 113 / 22320 ( < 1 % ) ; 554 / 22320 ( 2 % )            ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 480                 ; 40                    ; 67                             ; 0                              ;
;     -- Register only                        ; 4                   ; 8                     ; 281                            ; 0                              ;
;     -- Combinational with a register        ; 275                 ; 65                    ; 206                            ; 0                              ;
;                                             ;                     ;                       ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                       ;                                ;                                ;
;     -- 4 input functions                    ; 459                 ; 42                    ; 137                            ; 0                              ;
;     -- 3 input functions                    ; 205                 ; 41                    ; 67                             ; 0                              ;
;     -- <=2 input functions                  ; 91                  ; 22                    ; 69                             ; 0                              ;
;     -- Register only                        ; 4                   ; 8                     ; 281                            ; 0                              ;
;                                             ;                     ;                       ;                                ;                                ;
; Logic elements by mode                      ;                     ;                       ;                                ;                                ;
;     -- normal mode                          ; 709                 ; 101                   ; 238                            ; 0                              ;
;     -- arithmetic mode                      ; 46                  ; 4                     ; 35                             ; 0                              ;
;                                             ;                     ;                       ;                                ;                                ;
; Total registers                             ; 279                 ; 73                    ; 487                            ; 0                              ;
;     -- Dedicated logic registers            ; 279 / 22320 ( 1 % ) ; 73 / 22320 ( < 1 % )  ; 487 / 22320 ( 2 % )            ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                        ; 0                   ; 0                     ; 0                              ; 0                              ;
;                                             ;                     ;                       ;                                ;                                ;
; Total LABs:  partially or completely used   ; 59 / 1395 ( 4 % )   ; 12 / 1395 ( < 1 % )   ; 50 / 1395 ( 3 % )              ; 0 / 1395 ( 0 % )               ;
;                                             ;                     ;                       ;                                ;                                ;
; Virtual pins                                ; 0                   ; 0                     ; 0                              ; 0                              ;
; I/O pins                                    ; 89                  ; 0                     ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )     ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 0                   ; 0                     ; 2944                           ; 0                              ;
; Total RAM block bits                        ; 0                   ; 0                     ; 9216                           ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )     ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 0 / 66 ( 0 % )      ; 0 / 66 ( 0 % )        ; 1 / 66 ( 1 % )                 ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 8 / 24 ( 33 % )     ; 0 / 24 ( 0 % )        ; 1 / 24 ( 4 % )                 ; 0 / 24 ( 0 % )                 ;
;                                             ;                     ;                       ;                                ;                                ;
; Connections                                 ;                     ;                       ;                                ;                                ;
;     -- Input Connections                    ; 1                   ; 111                   ; 632                            ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 81                    ; 522                            ; 0                              ;
;     -- Output Connections                   ; 641                 ; 102                   ; 1                              ; 0                              ;
;     -- Registered Output Connections        ; 44                  ; 101                   ; 0                              ; 0                              ;
;                                             ;                     ;                       ;                                ;                                ;
; Internal Connections                        ;                     ;                       ;                                ;                                ;
;     -- Total Connections                    ; 4217                ; 678                   ; 2519                           ; 5                              ;
;     -- Registered Connections               ; 1209                ; 491                   ; 1316                           ; 0                              ;
;                                             ;                     ;                       ;                                ;                                ;
; External Connections                        ;                     ;                       ;                                ;                                ;
;     -- Top                                  ; 0                   ; 103                   ; 539                            ; 0                              ;
;     -- sld_hub:auto_hub                     ; 103                 ; 16                    ; 94                             ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 539                 ; 94                    ; 0                              ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                     ; 0                              ; 0                              ;
;                                             ;                     ;                       ;                                ;                                ;
; Partition Interface                         ;                     ;                       ;                                ;                                ;
;     -- Input Ports                          ; 6                   ; 18                    ; 103                            ; 0                              ;
;     -- Output Ports                         ; 87                  ; 36                    ; 56                             ; 0                              ;
;     -- Bidir Ports                          ; 0                   ; 0                     ; 0                              ; 0                              ;
;                                             ;                     ;                       ;                                ;                                ;
; Registered Ports                            ;                     ;                       ;                                ;                                ;
;     -- Registered Input Ports               ; 0                   ; 3                     ; 23                             ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 26                    ; 1                              ; 0                              ;
;                                             ;                     ;                       ;                                ;                                ;
; Port Connectivity                           ;                     ;                       ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 1                     ; 0                              ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                     ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                     ; 35                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 1                     ; 40                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 14                    ; 47                             ; 0                              ;
+---------------------------------------------+---------------------+-----------------------+--------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                    ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; clock    ; J15   ; 5        ; 53           ; 14           ; 0            ; 243                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; clock_50 ; R8    ; 3        ; 27           ; 0            ; 21           ; 285                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; mem_rst  ; E1    ; 1        ; 0            ; 16           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; curr_state[0] ; G15   ; 6        ; 53           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; curr_state[1] ; F9    ; 7        ; 34           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; curr_state[2] ; J14   ; 5        ; 53           ; 15           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; curr_state[3] ; B10   ; 7        ; 34           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; curr_state[4] ; G16   ; 6        ; 53           ; 20           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; curr_state[5] ; J13   ; 5        ; 53           ; 16           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; edb_out[0]    ; F13   ; 6        ; 53           ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; edb_out[10]   ; N12   ; 4        ; 47           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; edb_out[11]   ; R11   ; 4        ; 34           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; edb_out[12]   ; T14   ; 4        ; 45           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; edb_out[13]   ; A11   ; 7        ; 40           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; edb_out[14]   ; J1    ; 2        ; 0            ; 15           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; edb_out[15]   ; R13   ; 4        ; 40           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; edb_out[1]    ; P11   ; 4        ; 38           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; edb_out[2]    ; P9    ; 4        ; 38           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; edb_out[3]    ; E11   ; 7        ; 45           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; edb_out[4]    ; D15   ; 6        ; 53           ; 26           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; edb_out[5]    ; L15   ; 5        ; 53           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; edb_out[6]    ; A12   ; 7        ; 43           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; edb_out[7]    ; B13   ; 7        ; 49           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; edb_out[8]    ; A14   ; 7        ; 47           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; edb_out[9]    ; B11   ; 7        ; 40           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_21[0]     ; M6    ; 3        ; 7            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_21[10]    ; T4    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_21[11]    ; A2    ; 8        ; 7            ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_21[12]    ; T2    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_21[13]    ; T3    ; 3        ; 1            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_21[14]    ; P3    ; 3        ; 1            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_21[15]    ; T7    ; 3        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_21[1]     ; C2    ; 1        ; 0            ; 27           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_21[2]     ; T6    ; 3        ; 14           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_21[3]     ; E8    ; 8        ; 20           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_21[4]     ; E6    ; 8        ; 14           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_21[5]     ; D5    ; 8        ; 5            ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_21[6]     ; C3    ; 8        ; 1            ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_21[7]     ; D14   ; 7        ; 51           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_21[8]     ; B4    ; 8        ; 7            ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_21[9]     ; P2    ; 2        ; 0            ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_0[0]      ; L14   ; 5        ; 53           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_0[10]     ; T15   ; 4        ; 45           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_0[11]     ; C11   ; 7        ; 38           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_0[12]     ; T12   ; 4        ; 36           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_0[13]     ; E10   ; 7        ; 45           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_0[14]     ; B14   ; 7        ; 45           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_0[15]     ; B12   ; 7        ; 43           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_0[1]      ; N15   ; 5        ; 53           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_0[2]      ; L13   ; 5        ; 53           ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_0[3]      ; K16   ; 5        ; 53           ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_0[4]      ; R16   ; 5        ; 53           ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_0[5]      ; N16   ; 5        ; 53           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_0[6]      ; M8    ; 3        ; 20           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_0[7]      ; C15   ; 6        ; 53           ; 30           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_0[8]      ; R14   ; 4        ; 49           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_0[9]      ; T11   ; 4        ; 36           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_6[0]      ; J2    ; 2        ; 0            ; 15           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_6[10]     ; J16   ; 5        ; 53           ; 14           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_6[11]     ; M10   ; 4        ; 43           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_6[12]     ; B16   ; 6        ; 53           ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_6[13]     ; C14   ; 7        ; 51           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_6[14]     ; P15   ; 5        ; 53           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_6[15]     ; L16   ; 5        ; 53           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_6[1]      ; F15   ; 6        ; 53           ; 22           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_6[2]      ; K15   ; 5        ; 53           ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_6[3]      ; D12   ; 7        ; 51           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_6[4]      ; D11   ; 7        ; 51           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_6[5]      ; P14   ; 4        ; 49           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_6[6]      ; N14   ; 5        ; 53           ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_6[7]      ; P16   ; 5        ; 53           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_6[8]      ; T13   ; 4        ; 40           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_6[9]      ; N11   ; 4        ; 43           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_7[0]      ; A15   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; reg_7[10]     ; P8    ; 3        ; 25           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_7[11]     ; K1    ; 2        ; 0            ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_7[12]     ; E9    ; 7        ; 29           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_7[13]     ; A10   ; 7        ; 34           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_7[14]     ; C9    ; 7        ; 31           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_7[15]     ; C16   ; 6        ; 53           ; 30           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_7[1]      ; A13   ; 7        ; 49           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; reg_7[2]      ; R10   ; 4        ; 34           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_7[3]      ; F14   ; 6        ; 53           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_7[4]      ; A7    ; 8        ; 20           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_7[5]      ; N8    ; 3        ; 20           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_7[6]      ; N9    ; 4        ; 29           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_7[7]      ; D16   ; 6        ; 53           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_7[8]      ; T10   ; 4        ; 34           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; reg_7[9]      ; R12   ; 4        ; 36           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                    ;
+----------+----------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                               ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+----------------------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO                ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO            ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                                ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                                   ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                                  ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                                ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                                    ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                                    ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                                    ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                                    ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R9n, DEV_OE                     ; Use as regular IO        ; reg_6[10]               ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R9p, DEV_CLRn                   ; Use as regular IO        ; clock                   ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                              ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R5n, INIT_DONE                  ; Use as regular IO        ; curr_state[4]           ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R5p, CRC_ERROR                  ; Use as regular IO        ; curr_state[0]           ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R4n, nCEO                       ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R4p, CLKUSR                     ; Use as regular IO        ; reg_6[1]                ; Dual Purpose Pin          ;
; D16      ;                                        ; Use as regular IO        ; reg_7[7]                ; Dual Purpose Pin          ;
; D15      ; PADD23                                 ; Use as regular IO        ; edb_out[4]              ; Dual Purpose Pin          ;
; C16      ; DIFFIO_R1n, PADD20, DQS2R/CQ3R,CDPCLK5 ; Use as regular IO        ; reg_7[15]               ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T20p, PADD0                     ; Use as regular IO        ; edb_out[9]              ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T19n, PADD1                     ; Use as regular IO        ; reg_7[0]                ; Dual Purpose Pin          ;
; F9       ; DIFFIO_T17p, PADD4, DQS2T/CQ3T,DPCLK8  ; Use as regular IO        ; curr_state[1]           ; Dual Purpose Pin          ;
; A10      ; DIFFIO_T16n, PADD5                     ; Use as regular IO        ; reg_7[13]               ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T16p, PADD6                     ; Use as regular IO        ; curr_state[3]           ; Dual Purpose Pin          ;
; C9       ; DIFFIO_T15n, PADD7                     ; Use as regular IO        ; reg_7[14]               ; Dual Purpose Pin          ;
; E9       ; DIFFIO_T13p, PADD12, DQS4T/CQ5T,DPCLK9 ; Use as regular IO        ; reg_7[12]               ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2                     ; Use as regular IO        ; mem_21[3]               ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T9n, PADD18                     ; Use as regular IO        ; reg_7[4]                ; Dual Purpose Pin          ;
; E6       ; DIFFIO_T6p, DATA6                      ; Use as regular IO        ; mem_21[4]               ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T3p, DATA11                     ; Use as regular IO        ; mem_21[8]               ; Dual Purpose Pin          ;
+----------+----------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 6 / 14 ( 43 % )  ; 2.5V          ; --           ;
; 2        ; 4 / 16 ( 25 % )  ; 2.5V          ; --           ;
; 3        ; 11 / 25 ( 44 % ) ; 2.5V          ; --           ;
; 4        ; 18 / 20 ( 90 % ) ; 2.5V          ; --           ;
; 5        ; 16 / 18 ( 89 % ) ; 2.5V          ; --           ;
; 6        ; 11 / 13 ( 85 % ) ; 2.5V          ; --           ;
; 7        ; 21 / 24 ( 88 % ) ; 2.5V          ; --           ;
; 8        ; 7 / 24 ( 29 % )  ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; mem_21[11]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A3       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 220        ; 8        ; reg_7[4]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; reg_7[13]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 188        ; 7        ; edb_out[13]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 186        ; 7        ; edb_out[6]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 179        ; 7        ; reg_7[1]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 181        ; 7        ; edb_out[8]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ; 191        ; 7        ; reg_7[0]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; mem_21[8]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B5       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; curr_state[3]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 189        ; 7        ; edb_out[9]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 187        ; 7        ; reg_0[15]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 180        ; 7        ; edb_out[7]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ; 182        ; 7        ; reg_0[14]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; reg_6[12]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; mem_21[1]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C3       ; 245        ; 8        ; mem_21[6]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 200        ; 7        ; reg_7[14]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; reg_0[11]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; reg_6[13]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C15      ; 174        ; 6        ; reg_0[7]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C16      ; 173        ; 6        ; reg_7[15]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D1       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; mem_21[5]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 201        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; reg_6[4]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ; 178        ; 7        ; reg_6[3]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; mem_21[7]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 170        ; 6        ; edb_out[4]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D16      ; 169        ; 6        ; reg_7[7]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ; 26         ; 1        ; mem_rst                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; mem_21[4]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; mem_21[3]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ; 205        ; 7        ; reg_7[12]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 184        ; 7        ; reg_0[13]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 183        ; 7        ; edb_out[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 197        ; 7        ; curr_state[1]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; edb_out[0]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F14      ; 167        ; 6        ; reg_7[3]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F15      ; 163        ; 6        ; reg_6[1]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; curr_state[0]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G16      ; 159        ; 6        ; curr_state[4]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 20         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; edb_out[14]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ; 29         ; 2        ; reg_6[0]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 22         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; curr_state[5]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J14      ; 144        ; 5        ; curr_state[2]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J15      ; 143        ; 5        ; clock                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 142        ; 5        ; reg_6[10]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 37         ; 2        ; reg_7[11]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K2       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; reg_6[2]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 140        ; 5        ; reg_0[3]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; reg_0[2]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L14      ; 134        ; 5        ; reg_0[0]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L15      ; 138        ; 5        ; edb_out[5]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 137        ; 5        ; reg_6[15]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; mem_21[0]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M7       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 81         ; 3        ; reg_0[6]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; reg_6[11]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; reg_7[5]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N9       ; 93         ; 4        ; reg_7[6]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; reg_6[9]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N12      ; 117        ; 4        ; edb_out[10]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; reg_6[6]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N15      ; 133        ; 5        ; reg_0[1]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ; 132        ; 5        ; reg_0[5]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 50         ; 2        ; mem_21[9]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P3       ; 53         ; 3        ; mem_21[14]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; reg_7[10]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P9       ; 105        ; 4        ; edb_out[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; edb_out[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; reg_6[5]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P15      ; 127        ; 5        ; reg_6[14]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P16      ; 128        ; 5        ; reg_6[7]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 86         ; 3        ; clock_50                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; reg_7[2]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 98         ; 4        ; edb_out[11]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 100        ; 4        ; reg_7[9]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R13      ; 107        ; 4        ; edb_out[15]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 120        ; 4        ; reg_0[8]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; reg_0[4]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; mem_21[12]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T3       ; 55         ; 3        ; mem_21[13]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T4       ; 61         ; 3        ; mem_21[10]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T5       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 74         ; 3        ; mem_21[2]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T7       ; 77         ; 3        ; mem_21[15]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; reg_7[8]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T11      ; 99         ; 4        ; reg_0[9]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 101        ; 4        ; reg_0[12]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T13      ; 108        ; 4        ; reg_6[8]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T14      ; 115        ; 4        ; edb_out[12]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T15      ; 116        ; 4        ; reg_0[10]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                       ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |controller                                                                                          ; 1426 (199)  ; 839 (33)                  ; 0 (0)         ; 2944        ; 1    ; 0            ; 0       ; 0         ; 89   ; 0            ; 587 (166)    ; 293 (3)           ; 546 (30)         ; |controller                                                                                                                                                                                                                                                                                               ;              ;
;    |ALU:alu_0|                                                                                       ; 84 (84)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 68 (68)      ; 0 (0)             ; 16 (16)          ; |controller|ALU:alu_0                                                                                                                                                                                                                                                                                     ;              ;
;    |Memory:memory_0|                                                                                 ; 91 (91)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (75)      ; 0 (0)             ; 16 (16)          ; |controller|Memory:memory_0                                                                                                                                                                                                                                                                               ;              ;
;    |RegisterFile:register_file_0|                                                                    ; 220 (220)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (60)      ; 0 (0)             ; 160 (160)        ; |controller|RegisterFile:register_file_0                                                                                                                                                                                                                                                                  ;              ;
;    |counter_3b:counter_0|                                                                            ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |controller|counter_3b:counter_0                                                                                                                                                                                                                                                                          ;              ;
;    |instruction_reg:ir_0|                                                                            ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; |controller|instruction_reg:ir_0                                                                                                                                                                                                                                                                          ;              ;
;    |mux2to1_16b:address_mux|                                                                         ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |controller|mux2to1_16b:address_mux                                                                                                                                                                                                                                                                       ;              ;
;    |mux2to1_16b:aluA_mux|                                                                            ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; |controller|mux2to1_16b:aluA_mux                                                                                                                                                                                                                                                                          ;              ;
;    |mux4to1_16b:rf3_mux|                                                                             ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 31 (31)          ; |controller|mux4to1_16b:rf3_mux                                                                                                                                                                                                                                                                           ;              ;
;    |mux4to1_3b:a1_mux|                                                                               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |controller|mux4to1_3b:a1_mux                                                                                                                                                                                                                                                                             ;              ;
;    |mux4to1_3b:a2_mux|                                                                               ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |controller|mux4to1_3b:a2_mux                                                                                                                                                                                                                                                                             ;              ;
;    |mux8to1_16b:aluB_mux|                                                                            ; 37 (37)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 0 (0)             ; 0 (0)            ; |controller|mux8to1_16b:aluB_mux                                                                                                                                                                                                                                                                          ;              ;
;    |mux8to1_3b:a3_mux|                                                                               ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |controller|mux8to1_3b:a3_mux                                                                                                                                                                                                                                                                             ;              ;
;    |register_3b:a3_reg|                                                                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |controller|register_3b:a3_reg                                                                                                                                                                                                                                                                            ;              ;
;    |shifter:shifter_0|                                                                               ; 49 (49)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 34 (34)          ; |controller|shifter:shifter_0                                                                                                                                                                                                                                                                             ;              ;
;    |sld_hub:auto_hub|                                                                                ; 113 (72)    ; 73 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (27)      ; 8 (8)             ; 65 (40)          ; |controller|sld_hub:auto_hub                                                                                                                                                                                                                                                                              ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |controller|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                      ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                    ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |controller|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                    ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                  ; 554 (1)     ; 487 (0)                   ; 0 (0)         ; 2944        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 67 (1)       ; 281 (0)           ; 206 (0)          ; |controller|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 553 (174)   ; 487 (164)                 ; 0 (0)         ; 2944        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (10)      ; 281 (155)         ; 206 (9)          ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                          ;              ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 48 (46)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 31 (31)           ; 16 (0)           ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ;              ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ;              ;
;                |decode_dvf:auto_generated|                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ;              ;
;             |lpm_mux:mux|                                                                            ; 15 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (0)           ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ;              ;
;                |mux_ssc:auto_generated|                                                              ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                        ;              ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2944        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ;              ;
;             |altsyncram_au14:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2944        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated                                                                                                                                           ;              ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 1 (1)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ;              ;
;          |lpm_shiftreg:status_register|                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ;              ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 67 (67)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 7 (7)             ; 38 (38)          ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ;              ;
;          |sld_ela_control:ela_control|                                                               ; 138 (1)     ; 131 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 82 (0)            ; 49 (1)           ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ;              ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ;              ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 115 (0)     ; 115 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 69 (0)            ; 46 (0)           ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ;              ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 69 (69)     ; 69 (69)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 46 (46)           ; 23 (23)          ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ;              ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 69 (0)      ; 46 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (0)            ; 46 (0)           ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ;              ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 18 (8)      ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 9 (0)             ; 2 (1)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ;              ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 85 (9)      ; 70 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (9)       ; 0 (0)             ; 70 (0)           ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ;              ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ;              ;
;                |cntr_fgi:auto_generated|                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fgi:auto_generated                                                       ;              ;
;             |lpm_counter:read_pointer_counter|                                                       ; 7 (0)       ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ;              ;
;                |cntr_i6j:auto_generated|                                                             ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                ;              ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ;              ;
;                |cntr_egi:auto_generated|                                                             ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                      ;              ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ;              ;
;                |cntr_23j:auto_generated|                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ;              ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ;              ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ;              ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ;              ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 8 (8)            ; |controller|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ;              ;
;    |temp_reg:mdr|                                                                                    ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |controller|temp_reg:mdr                                                                                                                                                                                                                                                                                  ;              ;
;    |temp_reg:t1|                                                                                     ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |controller|temp_reg:t1                                                                                                                                                                                                                                                                                   ;              ;
;    |temp_reg:t2|                                                                                     ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |controller|temp_reg:t2                                                                                                                                                                                                                                                                                   ;              ;
;    |temp_reg:t3|                                                                                     ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |controller|temp_reg:t3                                                                                                                                                                                                                                                                                   ;              ;
;    |temp_reg_with_en:PC|                                                                             ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 15 (15)          ; |controller|temp_reg_with_en:PC                                                                                                                                                                                                                                                                           ;              ;
+------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                           ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; mem_rst       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; clock_50      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; curr_state[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; curr_state[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; curr_state[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; curr_state[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; curr_state[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; curr_state[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_7[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_7[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_7[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_7[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_7[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_7[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_7[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_7[7]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_7[8]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_7[9]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_7[10]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_7[11]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_7[12]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_7[13]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_7[14]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_7[15]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_0[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_0[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_0[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_0[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_0[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_0[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_0[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_0[7]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_0[8]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_0[9]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_0[10]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_0[11]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_0[12]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_0[13]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_0[14]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_0[15]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_6[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_6[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_6[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_6[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_6[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_6[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_6[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_6[7]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_6[8]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_6[9]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_6[10]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_6[11]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_6[12]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_6[13]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_6[14]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reg_6[15]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; edb_out[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; edb_out[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; edb_out[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; edb_out[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; edb_out[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; edb_out[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; edb_out[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; edb_out[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; edb_out[8]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; edb_out[9]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; edb_out[10]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; edb_out[11]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; edb_out[12]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; edb_out[13]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; edb_out[14]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; edb_out[15]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_21[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_21[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_21[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_21[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_21[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_21[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_21[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_21[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_21[8]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_21[9]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_21[10]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_21[11]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_21[12]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_21[13]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_21[14]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_21[15]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clock         ; Input    ; (6) 2223 ps   ; (0) 0 ps      ; --                    ; --  ; --   ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                  ;
+---------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                               ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------+-------------------+---------+
; mem_rst                                                                                           ;                   ;         ;
; clock_50                                                                                          ;                   ;         ;
; clock                                                                                             ;                   ;         ;
;      - a3_control[1]                                                                              ; 1                 ; 0       ;
;      - a3_control[2]                                                                              ; 1                 ; 0       ;
;      - next_state[0]                                                                              ; 1                 ; 0       ;
;      - next_state[1]                                                                              ; 1                 ; 0       ;
;      - next_state[3]                                                                              ; 1                 ; 0       ;
;      - next_state[4]                                                                              ; 1                 ; 0       ;
;      - next_state[5]                                                                              ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[7][0]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[7][1]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[7][2]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[7][3]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[7][4]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[7][5]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[7][6]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[7][7]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[7][8]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[7][9]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[7][10]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[7][11]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[7][12]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[7][13]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[7][14]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[7][15]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[6][0]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[6][1]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[6][2]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[6][3]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[6][4]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[6][5]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[6][6]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[6][7]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[6][8]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[6][9]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[6][10]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[6][11]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[6][12]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[6][13]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[6][14]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[6][15]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[0][0]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[0][1]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[0][2]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[0][3]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[0][4]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[0][5]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[0][6]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[0][7]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[0][8]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[0][9]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[0][10]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[0][11]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[0][12]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[0][13]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[0][14]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[0][15]                                               ; 1                 ; 0       ;
;      - a3_control[0]                                                                              ; 1                 ; 0       ;
;      - rf3_control[0]                                                                             ; 1                 ; 0       ;
;      - load0                                                                                      ; 1                 ; 0       ;
;      - counter_clock                                                                              ; 1                 ; 0       ;
;      - sclk                                                                                       ; 1                 ; 0       ;
;      - alu_op[2]                                                                                  ; 1                 ; 0       ;
;      - alu_op[1]                                                                                  ; 1                 ; 0       ;
;      - a1_control[0]                                                                              ; 1                 ; 0       ;
;      - next_state[2]                                                                              ; 1                 ; 0       ;
;      - address_sel                                                                                ; 1                 ; 0       ;
;      - temp_reg:mdr|temp_op[0]                                                                    ; 1                 ; 0       ;
;      - temp_reg:t3|temp_op[0]                                                                     ; 1                 ; 0       ;
;      - rf3_control[1]                                                                             ; 1                 ; 0       ;
;      - temp_reg_with_en:PC|temp_op[0]                                                             ; 1                 ; 0       ;
;      - rf_wr_en                                                                                   ; 1                 ; 0       ;
;      - temp_reg:mdr|temp_op[1]                                                                    ; 1                 ; 0       ;
;      - temp_reg:t3|temp_op[1]                                                                     ; 1                 ; 0       ;
;      - temp_reg_with_en:PC|temp_op[1]                                                             ; 1                 ; 0       ;
;      - temp_reg:mdr|temp_op[2]                                                                    ; 1                 ; 0       ;
;      - temp_reg:t3|temp_op[2]                                                                     ; 1                 ; 0       ;
;      - temp_reg_with_en:PC|temp_op[2]                                                             ; 1                 ; 0       ;
;      - temp_reg:mdr|temp_op[3]                                                                    ; 1                 ; 0       ;
;      - temp_reg:t3|temp_op[3]                                                                     ; 1                 ; 0       ;
;      - temp_reg_with_en:PC|temp_op[3]                                                             ; 1                 ; 0       ;
;      - temp_reg:mdr|temp_op[4]                                                                    ; 1                 ; 0       ;
;      - temp_reg:t3|temp_op[4]                                                                     ; 1                 ; 0       ;
;      - temp_reg_with_en:PC|temp_op[4]                                                             ; 1                 ; 0       ;
;      - temp_reg:mdr|temp_op[5]                                                                    ; 1                 ; 0       ;
;      - temp_reg:t3|temp_op[5]                                                                     ; 1                 ; 0       ;
;      - temp_reg_with_en:PC|temp_op[5]                                                             ; 1                 ; 0       ;
;      - temp_reg:mdr|temp_op[6]                                                                    ; 1                 ; 0       ;
;      - temp_reg:t3|temp_op[6]                                                                     ; 1                 ; 0       ;
;      - temp_reg_with_en:PC|temp_op[6]                                                             ; 1                 ; 0       ;
;      - temp_reg:mdr|temp_op[7]                                                                    ; 1                 ; 0       ;
;      - temp_reg:t3|temp_op[7]                                                                     ; 1                 ; 0       ;
;      - temp_reg_with_en:PC|temp_op[7]                                                             ; 1                 ; 0       ;
;      - temp_reg:mdr|temp_op[8]                                                                    ; 1                 ; 0       ;
;      - temp_reg:t3|temp_op[8]                                                                     ; 1                 ; 0       ;
;      - temp_reg_with_en:PC|temp_op[8]                                                             ; 1                 ; 0       ;
;      - temp_reg:mdr|temp_op[9]                                                                    ; 1                 ; 0       ;
;      - temp_reg:t3|temp_op[9]                                                                     ; 1                 ; 0       ;
;      - temp_reg_with_en:PC|temp_op[9]                                                             ; 1                 ; 0       ;
;      - temp_reg:mdr|temp_op[10]                                                                   ; 1                 ; 0       ;
;      - temp_reg:t3|temp_op[10]                                                                    ; 1                 ; 0       ;
;      - temp_reg_with_en:PC|temp_op[10]                                                            ; 1                 ; 0       ;
;      - temp_reg:mdr|temp_op[11]                                                                   ; 1                 ; 0       ;
;      - temp_reg:t3|temp_op[11]                                                                    ; 1                 ; 0       ;
;      - temp_reg_with_en:PC|temp_op[11]                                                            ; 1                 ; 0       ;
;      - temp_reg:mdr|temp_op[12]                                                                   ; 1                 ; 0       ;
;      - temp_reg:t3|temp_op[12]                                                                    ; 1                 ; 0       ;
;      - temp_reg_with_en:PC|temp_op[12]                                                            ; 1                 ; 0       ;
;      - temp_reg:mdr|temp_op[13]                                                                   ; 1                 ; 0       ;
;      - temp_reg:t3|temp_op[13]                                                                    ; 1                 ; 0       ;
;      - temp_reg_with_en:PC|temp_op[13]                                                            ; 1                 ; 0       ;
;      - temp_reg:mdr|temp_op[14]                                                                   ; 1                 ; 0       ;
;      - temp_reg:t3|temp_op[14]                                                                    ; 1                 ; 0       ;
;      - temp_reg_with_en:PC|temp_op[14]                                                            ; 1                 ; 0       ;
;      - temp_reg:mdr|temp_op[15]                                                                   ; 1                 ; 0       ;
;      - temp_reg:t3|temp_op[15]                                                                    ; 1                 ; 0       ;
;      - temp_reg_with_en:PC|temp_op[15]                                                            ; 1                 ; 0       ;
;      - temp_reg:t1|temp_op[1]                                                                     ; 1                 ; 0       ;
;      - temp_reg:t1|temp_op[5]                                                                     ; 1                 ; 0       ;
;      - temp_reg:t1|temp_op[3]                                                                     ; 1                 ; 0       ;
;      - temp_reg:t1|temp_op[0]                                                                     ; 1                 ; 0       ;
;      - temp_reg:t1|temp_op[2]                                                                     ; 1                 ; 0       ;
;      - temp_reg:t1|temp_op[4]                                                                     ; 1                 ; 0       ;
;      - mem_w_bar                                                                                  ; 1                 ; 0       ;
;      - ir_write                                                                                   ; 1                 ; 0       ;
;      - alusrcB[0]                                                                                 ; 1                 ; 0       ;
;      - alusrcB[2]                                                                                 ; 1                 ; 0       ;
;      - temp_reg:t2|temp_op[7]                                                                     ; 1                 ; 0       ;
;      - alusrcB[1]                                                                                 ; 1                 ; 0       ;
;      - alusrcA                                                                                    ; 1                 ; 0       ;
;      - temp_reg:t2|temp_op[0]                                                                     ; 1                 ; 0       ;
;      - temp_reg:t1|temp_op[7]                                                                     ; 1                 ; 0       ;
;      - temp_reg:t2|temp_op[1]                                                                     ; 1                 ; 0       ;
;      - temp_reg:t2|temp_op[2]                                                                     ; 1                 ; 0       ;
;      - temp_reg:t2|temp_op[3]                                                                     ; 1                 ; 0       ;
;      - temp_reg:t2|temp_op[4]                                                                     ; 1                 ; 0       ;
;      - temp_reg:t1|temp_op[8]                                                                     ; 1                 ; 0       ;
;      - temp_reg:t2|temp_op[8]                                                                     ; 1                 ; 0       ;
;      - temp_reg:t1|temp_op[6]                                                                     ; 1                 ; 0       ;
;      - temp_reg:t2|temp_op[6]                                                                     ; 1                 ; 0       ;
;      - temp_reg:t2|temp_op[5]                                                                     ; 1                 ; 0       ;
;      - temp_reg:t2|temp_op[10]                                                                    ; 1                 ; 0       ;
;      - temp_reg:t2|temp_op[9]                                                                     ; 1                 ; 0       ;
;      - temp_reg:t1|temp_op[9]                                                                     ; 1                 ; 0       ;
;      - temp_reg:t1|temp_op[10]                                                                    ; 1                 ; 0       ;
;      - temp_reg:t2|temp_op[12]                                                                    ; 1                 ; 0       ;
;      - temp_reg:t2|temp_op[11]                                                                    ; 1                 ; 0       ;
;      - temp_reg:t1|temp_op[11]                                                                    ; 1                 ; 0       ;
;      - temp_reg:t1|temp_op[12]                                                                    ; 1                 ; 0       ;
;      - temp_reg:t2|temp_op[15]                                                                    ; 1                 ; 0       ;
;      - temp_reg:t2|temp_op[14]                                                                    ; 1                 ; 0       ;
;      - temp_reg:t1|temp_op[14]                                                                    ; 1                 ; 0       ;
;      - temp_reg:t1|temp_op[15]                                                                    ; 1                 ; 0       ;
;      - temp_reg:t2|temp_op[13]                                                                    ; 1                 ; 0       ;
;      - temp_reg:t1|temp_op[13]                                                                    ; 1                 ; 0       ;
;      - alu_op[0]                                                                                  ; 1                 ; 0       ;
;      - alu_funct[0]                                                                               ; 1                 ; 0       ;
;      - alu_funct[1]                                                                               ; 1                 ; 0       ;
;      - pc_en                                                                                      ; 1                 ; 0       ;
;      - sh_en                                                                                      ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[5][1]                                                ; 1                 ; 0       ;
;      - a1_control[1]                                                                              ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[4][1]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[2][1]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[1][1]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[3][1]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[5][5]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[4][5]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[2][5]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[1][5]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[3][5]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[5][3]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[4][3]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[2][3]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[1][3]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[3][3]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[5][0]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[4][0]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[2][0]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[1][0]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[3][0]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[5][2]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[4][2]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[2][2]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[1][2]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[3][2]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[5][4]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[4][4]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[2][4]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[1][4]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[3][4]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[5][7]                                                ; 1                 ; 0       ;
;      - a2_control[0]                                                                              ; 1                 ; 0       ;
;      - a2_control[1]                                                                              ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[4][7]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[2][7]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[1][7]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[3][7]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[5][8]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[4][8]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[2][8]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[1][8]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[3][8]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[5][6]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[4][6]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[2][6]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[1][6]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[3][6]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[5][10]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[4][10]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[2][10]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[1][10]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[3][10]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[5][9]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[4][9]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[2][9]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[1][9]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[3][9]                                                ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[5][12]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[4][12]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[2][12]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[1][12]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[3][12]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[5][11]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[4][11]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[2][11]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[1][11]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[3][11]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[5][15]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[4][15]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[2][15]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[1][15]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[3][15]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[5][14]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[4][14]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[2][14]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[1][14]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[3][14]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[5][13]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[4][13]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[2][13]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[1][13]                                               ; 1                 ; 0       ;
;      - RegisterFile:register_file_0|register[3][13]                                               ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0]    ; 0                 ; 6       ;
+---------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                         ; Location           ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; ALU:alu_0|Mux1~0                                                                                                                                                                                                                                             ; LCCOMB_X49_Y17_N6  ; 1       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; ALU:alu_0|Mux20~0                                                                                                                                                                                                                                            ; LCCOMB_X48_Y17_N24 ; 1       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; RegisterFile:register_file_0|Decoder0~0                                                                                                                                                                                                                      ; LCCOMB_X52_Y15_N10 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RegisterFile:register_file_0|Decoder0~1                                                                                                                                                                                                                      ; LCCOMB_X52_Y15_N30 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RegisterFile:register_file_0|Decoder0~2                                                                                                                                                                                                                      ; LCCOMB_X52_Y15_N18 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RegisterFile:register_file_0|Decoder0~3                                                                                                                                                                                                                      ; LCCOMB_X52_Y15_N26 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RegisterFile:register_file_0|Decoder0~4                                                                                                                                                                                                                      ; LCCOMB_X52_Y15_N14 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RegisterFile:register_file_0|Decoder0~5                                                                                                                                                                                                                      ; LCCOMB_X52_Y15_N12 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RegisterFile:register_file_0|Decoder0~6                                                                                                                                                                                                                      ; LCCOMB_X50_Y15_N4  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RegisterFile:register_file_0|Decoder0~7                                                                                                                                                                                                                      ; LCCOMB_X50_Y15_N30 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RegisterFile:register_file_0|always0~1                                                                                                                                                                                                                       ; LCCOMB_X52_Y15_N8  ; 16      ; Latch enable                          ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; RegisterFile:register_file_0|always1~1                                                                                                                                                                                                                       ; LCCOMB_X50_Y15_N20 ; 16      ; Latch enable                          ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; Selector18~3                                                                                                                                                                                                                                                 ; LCCOMB_X47_Y18_N20 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Selector21~3                                                                                                                                                                                                                                                 ; LCCOMB_X49_Y18_N22 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Selector9~9                                                                                                                                                                                                                                                  ; LCCOMB_X50_Y16_N10 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; a3_control[1]~2                                                                                                                                                                                                                                              ; LCCOMB_X51_Y15_N6  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                 ; JTAG_X1_Y17_N0     ; 277     ; Clock                                 ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                 ; JTAG_X1_Y17_N0     ; 23      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; alu_funct[1]~5                                                                                                                                                                                                                                               ; LCCOMB_X50_Y17_N22 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; alu_op[1]                                                                                                                                                                                                                                                    ; FF_X50_Y17_N9      ; 16      ; Latch enable                          ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; alu_op[1]~2                                                                                                                                                                                                                                                  ; LCCOMB_X50_Y17_N30 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; clock                                                                                                                                                                                                                                                        ; PIN_J15            ; 243     ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; clock_50                                                                                                                                                                                                                                                     ; PIN_R8             ; 285     ; Clock                                 ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; counter_clock                                                                                                                                                                                                                                                ; FF_X52_Y17_N5      ; 4       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; counter_clock~7                                                                                                                                                                                                                                              ; LCCOMB_X47_Y18_N12 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ir_write                                                                                                                                                                                                                                                     ; FF_X48_Y15_N29     ; 7       ; Latch enable                          ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; ir_write                                                                                                                                                                                                                                                     ; FF_X48_Y15_N29     ; 12      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; mem_w_bar                                                                                                                                                                                                                                                    ; FF_X49_Y18_N15     ; 16      ; Latch enable                          ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; next_state[0]                                                                                                                                                                                                                                                ; FF_X47_Y17_N25     ; 63      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; next_state[2]                                                                                                                                                                                                                                                ; FF_X51_Y18_N17     ; 81      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; next_state[3]                                                                                                                                                                                                                                                ; FF_X50_Y16_N25     ; 60      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; next_state[4]                                                                                                                                                                                                                                                ; FF_X50_Y16_N19     ; 71      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; next_state[5]                                                                                                                                                                                                                                                ; FF_X49_Y15_N11     ; 71      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; pc_en                                                                                                                                                                                                                                                        ; FF_X51_Y16_N21     ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; rf3_control[1]~2                                                                                                                                                                                                                                             ; LCCOMB_X51_Y15_N22 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sclk                                                                                                                                                                                                                                                         ; FF_X52_Y17_N19     ; 34      ; Clock                                 ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; shifter:shifter_0|always0~9                                                                                                                                                                                                                                  ; LCCOMB_X41_Y16_N28 ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                     ; FF_X25_Y21_N3      ; 30      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[1][0]~3                                                                                                                                                                                                                             ; LCCOMB_X26_Y22_N6  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                               ; FF_X27_Y22_N31     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                                               ; FF_X25_Y21_N25     ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irsr_reg[0]~2                                                                                                                                                                                                                               ; LCCOMB_X26_Y21_N2  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                      ; LCCOMB_X26_Y22_N4  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                                                                                                                                       ; LCCOMB_X27_Y21_N20 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]~10                                                                                                                                                                                                  ; LCCOMB_X26_Y21_N20 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]~9                                                                                                                                                                                                   ; LCCOMB_X28_Y21_N26 ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                          ; FF_X25_Y21_N21     ; 15      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; FF_X25_Y21_N13     ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                          ; FF_X26_Y22_N27     ; 30      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                          ; FF_X26_Y22_N1      ; 12      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                   ; LCCOMB_X25_Y21_N0  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                         ; FF_X24_Y21_N17     ; 24      ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                               ; LCCOMB_X25_Y22_N8  ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                               ; LCCOMB_X25_Y22_N22 ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                             ; FF_X23_Y23_N25     ; 4       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|collect_data                                                                                                                                                                            ; LCCOMB_X31_Y24_N8  ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                                                                               ; FF_X27_Y25_N25     ; 190     ; Async. clear                          ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                          ; LCCOMB_X26_Y24_N22 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                           ; LCCOMB_X26_Y24_N28 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                               ; LCCOMB_X21_Y23_N8  ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                     ; LCCOMB_X26_Y23_N12 ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fgi:auto_generated|counter_reg_bit[4]~0 ; LCCOMB_X26_Y23_N10 ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[3]~0                ; LCCOMB_X21_Y23_N20 ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                   ; LCCOMB_X21_Y23_N22 ; 1       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                           ; LCCOMB_X26_Y23_N30 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~11                                                                                                                                                     ; LCCOMB_X29_Y23_N4  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~11                                                                                                                                                ; LCCOMB_X29_Y23_N30 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                   ; LCCOMB_X26_Y23_N18 ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                       ; LCCOMB_X26_Y21_N30 ; 90      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                           ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; RegisterFile:register_file_0|always0~1                                         ; LCCOMB_X52_Y15_N8  ; 16      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; RegisterFile:register_file_0|always1~1                                         ; LCCOMB_X50_Y15_N20 ; 16      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                   ; JTAG_X1_Y17_N0     ; 277     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; alu_op[1]                                                                      ; FF_X50_Y17_N9      ; 16      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; clock_50                                                                       ; PIN_R8             ; 285     ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; ir_write                                                                       ; FF_X48_Y15_N29     ; 7       ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; mem_w_bar                                                                      ; FF_X49_Y18_N15     ; 16      ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; sclk                                                                           ; FF_X52_Y17_N19     ; 34      ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; FF_X27_Y25_N25     ; 190     ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
+--------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                        ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; clock~input                                                                                                                                                                                                                                                                                                 ; 243     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                      ; 90      ;
; next_state[2]                                                                                                                                                                                                                                                                                               ; 81      ;
; next_state[5]                                                                                                                                                                                                                                                                                               ; 71      ;
; next_state[4]                                                                                                                                                                                                                                                                                               ; 71      ;
; next_state[1]                                                                                                                                                                                                                                                                                               ; 67      ;
; next_state[0]                                                                                                                                                                                                                                                                                               ; 63      ;
; next_state[3]                                                                                                                                                                                                                                                                                               ; 60      ;
; mux4to1_3b:a2_mux|Mux1~1                                                                                                                                                                                                                                                                                    ; 49      ;
; mux4to1_3b:a2_mux|Mux2~1                                                                                                                                                                                                                                                                                    ; 49      ;
; mux4to1_3b:a1_mux|Mux1~0                                                                                                                                                                                                                                                                                    ; 49      ;
; mux4to1_3b:a1_mux|Mux2~0                                                                                                                                                                                                                                                                                    ; 49      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                         ; 44      ;
; mux2to1_16b:address_mux|op[2]~4                                                                                                                                                                                                                                                                             ; 41      ;
; mux2to1_16b:address_mux|op[0]~3                                                                                                                                                                                                                                                                             ; 40      ;
; mux2to1_16b:address_mux|op[1]~0                                                                                                                                                                                                                                                                             ; 40      ;
; mux2to1_16b:address_mux|op[3]~2                                                                                                                                                                                                                                                                             ; 34      ;
; mux2to1_16b:address_mux|op[5]~1                                                                                                                                                                                                                                                                             ; 34      ;
; shifter:shifter_0|always0~9                                                                                                                                                                                                                                                                                 ; 33      ;
; mux2to1_16b:address_mux|op[4]~5                                                                                                                                                                                                                                                                             ; 33      ;
; rf3_control[1]                                                                                                                                                                                                                                                                                              ; 33      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                         ; 30      ;
; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                                                                    ; 30      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1                                                                                                                                      ; 24      ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                        ; 24      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                ; 23      ;
; alusrcA                                                                                                                                                                                                                                                                                                     ; 23      ;
; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                                                                                              ; 22      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|collect_data                                                                                                                                                                                                                           ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~4                                                                                                                                                                                    ; 21      ;
; alu_op[0]                                                                                                                                                                                                                                                                                                   ; 20      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                  ; 18      ;
; alusrcB[2]                                                                                                                                                                                                                                                                                                  ; 18      ;
; alusrcB[0]                                                                                                                                                                                                                                                                                                  ; 18      ;
; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                         ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_load_on~0                                                                                                                                                                                                                       ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0                                                                                                                                                                                                                                  ; 17      ;
; mux4to1_3b:a2_mux|Mux0~1                                                                                                                                                                                                                                                                                    ; 17      ;
; mux4to1_3b:a1_mux|Mux0~0                                                                                                                                                                                                                                                                                    ; 17      ;
; pc_en                                                                                                                                                                                                                                                                                                       ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                                                         ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0                                                                                                                               ; 16      ;
; RegisterFile:register_file_0|Decoder0~7                                                                                                                                                                                                                                                                     ; 16      ;
; RegisterFile:register_file_0|Decoder0~6                                                                                                                                                                                                                                                                     ; 16      ;
; RegisterFile:register_file_0|Decoder0~5                                                                                                                                                                                                                                                                     ; 16      ;
; RegisterFile:register_file_0|Decoder0~4                                                                                                                                                                                                                                                                     ; 16      ;
; RegisterFile:register_file_0|Decoder0~3                                                                                                                                                                                                                                                                     ; 16      ;
; RegisterFile:register_file_0|Decoder0~2                                                                                                                                                                                                                                                                     ; 16      ;
; RegisterFile:register_file_0|Decoder0~1                                                                                                                                                                                                                                                                     ; 16      ;
; RegisterFile:register_file_0|Decoder0~0                                                                                                                                                                                                                                                                     ; 16      ;
; mux8to1_3b:a3_mux|Mux2~2                                                                                                                                                                                                                                                                                    ; 16      ;
; mux8to1_3b:a3_mux|Mux1~2                                                                                                                                                                                                                                                                                    ; 16      ;
; mux8to1_3b:a3_mux|Mux0~2                                                                                                                                                                                                                                                                                    ; 16      ;
; rf3_control[0]                                                                                                                                                                                                                                                                                              ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                                              ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                                              ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                               ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                           ; 15      ;
; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                            ; 15      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                         ; 15      ;
; rf_wr_en                                                                                                                                                                                                                                                                                                    ; 15      ;
; instruction_reg:ir_0|op_code[3]                                                                                                                                                                                                                                                                             ; 14      ;
; instruction_reg:ir_0|op_code[2]                                                                                                                                                                                                                                                                             ; 14      ;
; alusrcB[1]                                                                                                                                                                                                                                                                                                  ; 14      ;
; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                                                                                ; 13      ;
; instruction_reg:ir_0|op_code[1]                                                                                                                                                                                                                                                                             ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]~0                                                                                                                                                                                ; 12      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                         ; 12      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                        ; 12      ;
; instruction_reg:ir_0|op_code[0]                                                                                                                                                                                                                                                                             ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~2                                                                                                                                                                                    ; 11      ;
; mux8to1_16b:aluB_mux|Mux7~0                                                                                                                                                                                                                                                                                 ; 11      ;
; ir_write                                                                                                                                                                                                                                                                                                    ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]~1                                                                                                                                                                                ; 9       ;
; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                ; 9       ;
; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                ; 9       ;
; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                ; 9       ;
; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                              ; 9       ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                                ; 9       ;
; mux8to1_16b:aluB_mux|Mux7~1                                                                                                                                                                                                                                                                                 ; 9       ;
; counter_3b:counter_0|c8                                                                                                                                                                                                                                                                                     ; 9       ;
; address_sel                                                                                                                                                                                                                                                                                                 ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                    ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                  ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                  ; 8       ;
; sld_hub:auto_hub|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                                                                     ; 8       ;
; sld_hub:auto_hub|irf_reg[1][0]~3                                                                                                                                                                                                                                                                            ; 8       ;
; instruction_reg:ir_0|ir2[1]                                                                                                                                                                                                                                                                                 ; 8       ;
; instruction_reg:ir_0|ir3[2]                                                                                                                                                                                                                                                                                 ; 8       ;
; mux4to1_16b:rf3_mux|Mux0~1                                                                                                                                                                                                                                                                                  ; 8       ;
; mux4to1_16b:rf3_mux|Mux1~1                                                                                                                                                                                                                                                                                  ; 8       ;
; mux4to1_16b:rf3_mux|Mux2~1                                                                                                                                                                                                                                                                                  ; 8       ;
; mux4to1_16b:rf3_mux|Mux3~1                                                                                                                                                                                                                                                                                  ; 8       ;
; mux4to1_16b:rf3_mux|Mux4~1                                                                                                                                                                                                                                                                                  ; 8       ;
; mux4to1_16b:rf3_mux|Mux5~1                                                                                                                                                                                                                                                                                  ; 8       ;
; mux4to1_16b:rf3_mux|Mux6~1                                                                                                                                                                                                                                                                                  ; 8       ;
; mux4to1_16b:rf3_mux|Mux7~1                                                                                                                                                                                                                                                                                  ; 8       ;
; mux4to1_16b:rf3_mux|Mux8~1                                                                                                                                                                                                                                                                                  ; 8       ;
; mux4to1_16b:rf3_mux|Mux9~1                                                                                                                                                                                                                                                                                  ; 8       ;
; mux4to1_16b:rf3_mux|Mux10~1                                                                                                                                                                                                                                                                                 ; 8       ;
; mux4to1_16b:rf3_mux|Mux11~1                                                                                                                                                                                                                                                                                 ; 8       ;
; mux4to1_16b:rf3_mux|Mux12~1                                                                                                                                                                                                                                                                                 ; 8       ;
; mux4to1_16b:rf3_mux|Mux13~1                                                                                                                                                                                                                                                                                 ; 8       ;
; mux4to1_16b:rf3_mux|Mux14~1                                                                                                                                                                                                                                                                                 ; 8       ;
; mux4to1_16b:rf3_mux|Mux15~1                                                                                                                                                                                                                                                                                 ; 8       ;
; a3_control[2]                                                                                                                                                                                                                                                                                               ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                          ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                          ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                  ; 7       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                                                                       ; 7       ;
; sld_hub:auto_hub|irsr_reg[0]~2                                                                                                                                                                                                                                                                              ; 7       ;
; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                              ; 7       ;
; instruction_reg:ir_0|ir2[0]                                                                                                                                                                                                                                                                                 ; 7       ;
; instruction_reg:ir_0|ir2[2]                                                                                                                                                                                                                                                                                 ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|run                                                                                                                                                                                                                                    ; 6       ;
; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                ; 6       ;
; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                           ; 6       ;
; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                              ; 6       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                                    ; 6       ;
; instruction_reg:ir_0|CB[1]                                                                                                                                                                                                                                                                                  ; 6       ;
; instruction_reg:ir_0|CB[0]                                                                                                                                                                                                                                                                                  ; 6       ;
; instruction_reg:ir_0|ir3[0]                                                                                                                                                                                                                                                                                 ; 6       ;
; instruction_reg:ir_0|ir3[1]                                                                                                                                                                                                                                                                                 ; 6       ;
; a2_control[1]                                                                                                                                                                                                                                                                                               ; 6       ;
; a2_control[0]                                                                                                                                                                                                                                                                                               ; 6       ;
; mux8to1_16b:aluB_mux|Mux15~2                                                                                                                                                                                                                                                                                ; 6       ;
; counter_3b:counter_0|tmp[0]                                                                                                                                                                                                                                                                                 ; 6       ;
; a3_control[0]                                                                                                                                                                                                                                                                                               ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fgi:auto_generated|counter_reg_bit[4]~0                                                ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                            ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                        ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|clear_signal                                                                                                                                                                                                     ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~0                                                                                                                                                                                                                       ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]~10                                                                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]~9                                                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                                    ; 5       ;
; instruction_reg:ir_0|imm6[2]                                                                                                                                                                                                                                                                                ; 5       ;
; ALU:alu_0|Out_ALU_ZFlag                                                                                                                                                                                                                                                                                     ; 5       ;
; mux8to1_16b:aluB_mux|Mux0~1                                                                                                                                                                                                                                                                                 ; 5       ;
; Mux5~34                                                                                                                                                                                                                                                                                                     ; 5       ;
; Mux5~19                                                                                                                                                                                                                                                                                                     ; 5       ;
; counter_3b:counter_0|tmp[1]                                                                                                                                                                                                                                                                                 ; 5       ;
; RegisterFile:register_file_0|register[7][15]                                                                                                                                                                                                                                                                ; 5       ;
; RegisterFile:register_file_0|register[7][14]                                                                                                                                                                                                                                                                ; 5       ;
; RegisterFile:register_file_0|register[7][13]                                                                                                                                                                                                                                                                ; 5       ;
; RegisterFile:register_file_0|register[7][12]                                                                                                                                                                                                                                                                ; 5       ;
; RegisterFile:register_file_0|register[7][11]                                                                                                                                                                                                                                                                ; 5       ;
; RegisterFile:register_file_0|register[7][10]                                                                                                                                                                                                                                                                ; 5       ;
; RegisterFile:register_file_0|register[7][9]                                                                                                                                                                                                                                                                 ; 5       ;
; RegisterFile:register_file_0|register[7][8]                                                                                                                                                                                                                                                                 ; 5       ;
; RegisterFile:register_file_0|register[7][7]                                                                                                                                                                                                                                                                 ; 5       ;
; RegisterFile:register_file_0|register[7][6]                                                                                                                                                                                                                                                                 ; 5       ;
; RegisterFile:register_file_0|register[7][5]                                                                                                                                                                                                                                                                 ; 5       ;
; RegisterFile:register_file_0|register[7][4]                                                                                                                                                                                                                                                                 ; 5       ;
; RegisterFile:register_file_0|register[7][3]                                                                                                                                                                                                                                                                 ; 5       ;
; RegisterFile:register_file_0|register[7][2]                                                                                                                                                                                                                                                                 ; 5       ;
; RegisterFile:register_file_0|register[7][1]                                                                                                                                                                                                                                                                 ; 5       ;
; RegisterFile:register_file_0|register[7][0]                                                                                                                                                                                                                                                                 ; 5       ;
; shifter:shifter_0|i[1]                                                                                                                                                                                                                                                                                      ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~11                                                                                                                                                                                               ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~11                                                                                                                                                                                                    ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~8                                                                                                                                                                                                ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[3]~0                                                               ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|irf_proc~0                                                                                                                                                                                                                                                                                 ; 4       ;
; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                                                                                              ; 4       ;
; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                                                                                              ; 4       ;
; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                              ; 4       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                    ; 4       ;
; instruction_reg:ir_0|ir1[0]                                                                                                                                                                                                                                                                                 ; 4       ;
; instruction_reg:ir_0|ir1[1]                                                                                                                                                                                                                                                                                 ; 4       ;
; instruction_reg:ir_0|ir1[2]                                                                                                                                                                                                                                                                                 ; 4       ;
; Memory:memory_0|Out_Mem_Read_data[15]                                                                                                                                                                                                                                                                       ; 4       ;
; Memory:memory_0|Out_Mem_Read_data[14]                                                                                                                                                                                                                                                                       ; 4       ;
; Memory:memory_0|Out_Mem_Read_data[13]                                                                                                                                                                                                                                                                       ; 4       ;
; Memory:memory_0|Out_Mem_Read_data[12]                                                                                                                                                                                                                                                                       ; 4       ;
; Memory:memory_0|Out_Mem_Read_data[11]                                                                                                                                                                                                                                                                       ; 4       ;
; Memory:memory_0|Out_Mem_Read_data[10]                                                                                                                                                                                                                                                                       ; 4       ;
; Memory:memory_0|Out_Mem_Read_data[9]                                                                                                                                                                                                                                                                        ; 4       ;
; Memory:memory_0|Out_Mem_Read_data[8]                                                                                                                                                                                                                                                                        ; 4       ;
; Memory:memory_0|Out_Mem_Read_data[7]                                                                                                                                                                                                                                                                        ; 4       ;
; Memory:memory_0|Out_Mem_Read_data[6]                                                                                                                                                                                                                                                                        ; 4       ;
; Memory:memory_0|Out_Mem_Read_data[5]                                                                                                                                                                                                                                                                        ; 4       ;
; Memory:memory_0|Out_Mem_Read_data[4]                                                                                                                                                                                                                                                                        ; 4       ;
; Memory:memory_0|Out_Mem_Read_data[3]                                                                                                                                                                                                                                                                        ; 4       ;
; Memory:memory_0|Out_Mem_Read_data[2]                                                                                                                                                                                                                                                                        ; 4       ;
; Memory:memory_0|Out_Mem_Read_data[1]                                                                                                                                                                                                                                                                        ; 4       ;
; Memory:memory_0|Out_Mem_Read_data[0]                                                                                                                                                                                                                                                                        ; 4       ;
; a1_control[1]                                                                                                                                                                                                                                                                                               ; 4       ;
; shifter:shifter_0|i[0]                                                                                                                                                                                                                                                                                      ; 4       ;
; alu_funct[1]~5                                                                                                                                                                                                                                                                                              ; 4       ;
; shifter:shifter_0|sF                                                                                                                                                                                                                                                                                        ; 4       ;
; mux8to1_16b:aluB_mux|Mux1~0                                                                                                                                                                                                                                                                                 ; 4       ;
; mux8to1_16b:aluB_mux|Mux0~0                                                                                                                                                                                                                                                                                 ; 4       ;
; mux8to1_16b:aluB_mux|Mux14~0                                                                                                                                                                                                                                                                                ; 4       ;
; Selector5~0                                                                                                                                                                                                                                                                                                 ; 4       ;
; Selector2~0                                                                                                                                                                                                                                                                                                 ; 4       ;
; Mux5~20                                                                                                                                                                                                                                                                                                     ; 4       ;
; Mux5~12                                                                                                                                                                                                                                                                                                     ; 4       ;
; counter_3b:counter_0|tmp[2]                                                                                                                                                                                                                                                                                 ; 4       ;
; a3_control[1]                                                                                                                                                                                                                                                                                               ; 4       ;
; shifter:shifter_0|i[3]                                                                                                                                                                                                                                                                                      ; 4       ;
; alu_op[1]                                                                                                                                                                                                                                                                                                   ; 4       ;
; counter_clock                                                                                                                                                                                                                                                                                               ; 4       ;
; load0                                                                                                                                                                                                                                                                                                       ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~6                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~4                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~3                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~2                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~1                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1]                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[2]                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3]                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4]                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[5]                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[6]                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7]                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[8]                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[9]                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[10]                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[11]                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[12]                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[13]                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[14]                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[15]                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[16]                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[17]                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[18]                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[19]                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[20]                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[21]                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[22]                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~0                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~2                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fgi:auto_generated|counter_reg_bit[1]                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fgi:auto_generated|counter_reg_bit[0]                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[0]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[2]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[1]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[3]                                                                 ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                            ; 3       ;
; sld_hub:auto_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                             ; 3       ;
; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|irsr_reg[7]                                                                                                                                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                              ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                         ; 3       ;
; ~GND                                                                                                                                                                                                                                                                                                        ; 3       ;
; ALU:alu_0|Out_ALU_result[15]                                                                                                                                                                                                                                                                                ; 3       ;
; ALU:alu_0|Out_ALU_result[14]                                                                                                                                                                                                                                                                                ; 3       ;
; ALU:alu_0|Out_ALU_result[13]                                                                                                                                                                                                                                                                                ; 3       ;
; ALU:alu_0|Out_ALU_result[12]                                                                                                                                                                                                                                                                                ; 3       ;
; ALU:alu_0|Out_ALU_result[11]                                                                                                                                                                                                                                                                                ; 3       ;
; ALU:alu_0|Out_ALU_result[10]                                                                                                                                                                                                                                                                                ; 3       ;
; ALU:alu_0|Out_ALU_result[9]                                                                                                                                                                                                                                                                                 ; 3       ;
; ALU:alu_0|Out_ALU_result[8]                                                                                                                                                                                                                                                                                 ; 3       ;
; ALU:alu_0|Out_ALU_result[7]                                                                                                                                                                                                                                                                                 ; 3       ;
; ALU:alu_0|Out_ALU_result[6]                                                                                                                                                                                                                                                                                 ; 3       ;
; ALU:alu_0|Out_ALU_result[5]                                                                                                                                                                                                                                                                                 ; 3       ;
; ALU:alu_0|Out_ALU_result[4]                                                                                                                                                                                                                                                                                 ; 3       ;
; ALU:alu_0|Out_ALU_result[3]                                                                                                                                                                                                                                                                                 ; 3       ;
; ALU:alu_0|Out_ALU_result[2]                                                                                                                                                                                                                                                                                 ; 3       ;
; ALU:alu_0|Out_ALU_result[1]                                                                                                                                                                                                                                                                                 ; 3       ;
; ALU:alu_0|Out_ALU_result[0]                                                                                                                                                                                                                                                                                 ; 3       ;
; counter_clock~7                                                                                                                                                                                                                                                                                             ; 3       ;
; mux8to1_16b:aluB_mux|Mux8~4                                                                                                                                                                                                                                                                                 ; 3       ;
; Selector25~0                                                                                                                                                                                                                                                                                                ; 3       ;
; Selector5~4                                                                                                                                                                                                                                                                                                 ; 3       ;
; temp_reg:t1|temp_op[13]                                                                                                                                                                                                                                                                                     ; 3       ;
; mux8to1_16b:aluB_mux|Mux2~1                                                                                                                                                                                                                                                                                 ; 3       ;
; mux8to1_16b:aluB_mux|Mux1~1                                                                                                                                                                                                                                                                                 ; 3       ;
; mux8to1_16b:aluB_mux|Mux0~3                                                                                                                                                                                                                                                                                 ; 3       ;
; mux2to1_16b:aluA_mux|op[12]~10                                                                                                                                                                                                                                                                              ; 3       ;
; mux2to1_16b:aluA_mux|op[11]~9                                                                                                                                                                                                                                                                               ; 3       ;
; mux8to1_16b:aluB_mux|Mux4~1                                                                                                                                                                                                                                                                                 ; 3       ;
; mux8to1_16b:aluB_mux|Mux3~0                                                                                                                                                                                                                                                                                 ; 3       ;
; mux2to1_16b:aluA_mux|op[10]~8                                                                                                                                                                                                                                                                               ; 3       ;
; mux8to1_16b:aluB_mux|Mux6~1                                                                                                                                                                                                                                                                                 ; 3       ;
; mux8to1_16b:aluB_mux|Mux5~0                                                                                                                                                                                                                                                                                 ; 3       ;
; mux8to1_16b:aluB_mux|Mux10~0                                                                                                                                                                                                                                                                                ; 3       ;
; mux8to1_16b:aluB_mux|Mux9~2                                                                                                                                                                                                                                                                                 ; 3       ;
; mux2to1_16b:aluA_mux|op[6]~6                                                                                                                                                                                                                                                                                ; 3       ;
; mux8to1_16b:aluB_mux|Mux7~2                                                                                                                                                                                                                                                                                 ; 3       ;
; temp_reg:t1|temp_op[8]                                                                                                                                                                                                                                                                                      ; 3       ;
; mux8to1_16b:aluB_mux|Mux11~1                                                                                                                                                                                                                                                                                ; 3       ;
; mux8to1_16b:aluB_mux|Mux12~1                                                                                                                                                                                                                                                                                ; 3       ;
; mux2to1_16b:aluA_mux|op[4]~4                                                                                                                                                                                                                                                                                ; 3       ;
; mux8to1_16b:aluB_mux|Mux13~1                                                                                                                                                                                                                                                                                ; 3       ;
; mux8to1_16b:aluB_mux|Mux14~2                                                                                                                                                                                                                                                                                ; 3       ;
; mux8to1_16b:aluB_mux|Mux15~3                                                                                                                                                                                                                                                                                ; 3       ;
; temp_reg:t1|temp_op[2]                                                                                                                                                                                                                                                                                      ; 3       ;
; temp_reg:t1|temp_op[0]                                                                                                                                                                                                                                                                                      ; 3       ;
; temp_reg:t1|temp_op[3]                                                                                                                                                                                                                                                                                      ; 3       ;
; temp_reg:t1|temp_op[5]                                                                                                                                                                                                                                                                                      ; 3       ;
; temp_reg:t1|temp_op[1]                                                                                                                                                                                                                                                                                      ; 3       ;
; Selector20~0                                                                                                                                                                                                                                                                                                ; 3       ;
; Equal7~2                                                                                                                                                                                                                                                                                                    ; 3       ;
; register_3b:a3_reg|Equal0~0                                                                                                                                                                                                                                                                                 ; 3       ;
; always0~0                                                                                                                                                                                                                                                                                                   ; 3       ;
; Mux5~17                                                                                                                                                                                                                                                                                                     ; 3       ;
; Mux5~14                                                                                                                                                                                                                                                                                                     ; 3       ;
; RegisterFile:register_file_0|register[6][15]                                                                                                                                                                                                                                                                ; 3       ;
; RegisterFile:register_file_0|register[6][14]                                                                                                                                                                                                                                                                ; 3       ;
; RegisterFile:register_file_0|register[6][13]                                                                                                                                                                                                                                                                ; 3       ;
; RegisterFile:register_file_0|register[6][12]                                                                                                                                                                                                                                                                ; 3       ;
; RegisterFile:register_file_0|register[6][11]                                                                                                                                                                                                                                                                ; 3       ;
; RegisterFile:register_file_0|register[6][10]                                                                                                                                                                                                                                                                ; 3       ;
; RegisterFile:register_file_0|register[6][9]                                                                                                                                                                                                                                                                 ; 3       ;
; RegisterFile:register_file_0|register[6][8]                                                                                                                                                                                                                                                                 ; 3       ;
; RegisterFile:register_file_0|register[6][7]                                                                                                                                                                                                                                                                 ; 3       ;
; RegisterFile:register_file_0|register[6][6]                                                                                                                                                                                                                                                                 ; 3       ;
; RegisterFile:register_file_0|register[6][5]                                                                                                                                                                                                                                                                 ; 3       ;
; RegisterFile:register_file_0|register[6][4]                                                                                                                                                                                                                                                                 ; 3       ;
; RegisterFile:register_file_0|register[6][3]                                                                                                                                                                                                                                                                 ; 3       ;
; RegisterFile:register_file_0|register[6][2]                                                                                                                                                                                                                                                                 ; 3       ;
; RegisterFile:register_file_0|register[6][1]                                                                                                                                                                                                                                                                 ; 3       ;
; RegisterFile:register_file_0|register[6][0]                                                                                                                                                                                                                                                                 ; 3       ;
; RegisterFile:register_file_0|register[0][15]                                                                                                                                                                                                                                                                ; 3       ;
; RegisterFile:register_file_0|register[0][14]                                                                                                                                                                                                                                                                ; 3       ;
; RegisterFile:register_file_0|register[0][13]                                                                                                                                                                                                                                                                ; 3       ;
; RegisterFile:register_file_0|register[0][12]                                                                                                                                                                                                                                                                ; 3       ;
; RegisterFile:register_file_0|register[0][11]                                                                                                                                                                                                                                                                ; 3       ;
; RegisterFile:register_file_0|register[0][10]                                                                                                                                                                                                                                                                ; 3       ;
; RegisterFile:register_file_0|register[0][9]                                                                                                                                                                                                                                                                 ; 3       ;
; RegisterFile:register_file_0|register[0][8]                                                                                                                                                                                                                                                                 ; 3       ;
; RegisterFile:register_file_0|register[0][7]                                                                                                                                                                                                                                                                 ; 3       ;
; RegisterFile:register_file_0|register[0][6]                                                                                                                                                                                                                                                                 ; 3       ;
; RegisterFile:register_file_0|register[0][5]                                                                                                                                                                                                                                                                 ; 3       ;
; RegisterFile:register_file_0|register[0][4]                                                                                                                                                                                                                                                                 ; 3       ;
; RegisterFile:register_file_0|register[0][3]                                                                                                                                                                                                                                                                 ; 3       ;
; RegisterFile:register_file_0|register[0][2]                                                                                                                                                                                                                                                                 ; 3       ;
; RegisterFile:register_file_0|register[0][1]                                                                                                                                                                                                                                                                 ; 3       ;
; RegisterFile:register_file_0|register[0][0]                                                                                                                                                                                                                                                                 ; 3       ;
; a1_control[0]                                                                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0                                                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|done~0                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~1                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~0                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|state_status[2]~1                                                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|state_status[2]~0                                                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fgi:auto_generated|counter_reg_bit[3]                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fgi:auto_generated|counter_reg_bit[2]                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fgi:auto_generated|counter_reg_bit[4]                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~12                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~10                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~8                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~6                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~4                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~2                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~0                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~7                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|reset_ena_reg_proc~0                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|hub_mode_reg[2]~3                                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|Equal6~0                                                                                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~4                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|irsr_reg[4]~1                                                                                                                                                                                                                                                                              ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|Equal0~1                                                                                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|Equal0~0                                                                                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|node_ena_proc~1                                                                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|hub_mode_reg[1]~0                                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                         ; 2       ;
; next_state[3]~_wirecell                                                                                                                                                                                                                                                                                     ; 2       ;
; RegisterFile:register_file_0|Out_RF_Read_data1[13]                                                                                                                                                                                                                                                          ; 2       ;
; RegisterFile:register_file_0|Out_RF_Read_data2[13]                                                                                                                                                                                                                                                          ; 2       ;
; RegisterFile:register_file_0|Out_RF_Read_data1[15]                                                                                                                                                                                                                                                          ; 2       ;
; RegisterFile:register_file_0|Out_RF_Read_data1[14]                                                                                                                                                                                                                                                          ; 2       ;
; RegisterFile:register_file_0|Out_RF_Read_data2[14]                                                                                                                                                                                                                                                          ; 2       ;
; RegisterFile:register_file_0|Out_RF_Read_data2[15]                                                                                                                                                                                                                                                          ; 2       ;
; RegisterFile:register_file_0|Out_RF_Read_data1[12]                                                                                                                                                                                                                                                          ; 2       ;
; RegisterFile:register_file_0|Out_RF_Read_data1[11]                                                                                                                                                                                                                                                          ; 2       ;
; RegisterFile:register_file_0|Out_RF_Read_data2[11]                                                                                                                                                                                                                                                          ; 2       ;
; RegisterFile:register_file_0|Out_RF_Read_data2[12]                                                                                                                                                                                                                                                          ; 2       ;
; RegisterFile:register_file_0|Out_RF_Read_data1[10]                                                                                                                                                                                                                                                          ; 2       ;
; RegisterFile:register_file_0|Out_RF_Read_data1[9]                                                                                                                                                                                                                                                           ; 2       ;
; RegisterFile:register_file_0|Out_RF_Read_data2[9]                                                                                                                                                                                                                                                           ; 2       ;
; RegisterFile:register_file_0|Out_RF_Read_data2[10]                                                                                                                                                                                                                                                          ; 2       ;
; RegisterFile:register_file_0|Out_RF_Read_data2[5]                                                                                                                                                                                                                                                           ; 2       ;
; RegisterFile:register_file_0|Out_RF_Read_data2[6]                                                                                                                                                                                                                                                           ; 2       ;
; RegisterFile:register_file_0|Out_RF_Read_data1[6]                                                                                                                                                                                                                                                           ; 2       ;
; RegisterFile:register_file_0|Out_RF_Read_data2[8]                                                                                                                                                                                                                                                           ; 2       ;
; RegisterFile:register_file_0|Out_RF_Read_data1[8]                                                                                                                                                                                                                                                           ; 2       ;
; RegisterFile:register_file_0|Out_RF_Read_data2[4]                                                                                                                                                                                                                                                           ; 2       ;
; RegisterFile:register_file_0|Out_RF_Read_data2[3]                                                                                                                                                                                                                                                           ; 2       ;
; RegisterFile:register_file_0|Out_RF_Read_data2[2]                                                                                                                                                                                                                                                           ; 2       ;
; RegisterFile:register_file_0|Out_RF_Read_data2[1]                                                                                                                                                                                                                                                           ; 2       ;
; RegisterFile:register_file_0|Out_RF_Read_data1[7]                                                                                                                                                                                                                                                           ; 2       ;
; RegisterFile:register_file_0|Out_RF_Read_data2[0]                                                                                                                                                                                                                                                           ; 2       ;
; RegisterFile:register_file_0|Out_RF_Read_data2[7]                                                                                                                                                                                                                                                           ; 2       ;
; RegisterFile:register_file_0|Out_RF_Read_data1[4]                                                                                                                                                                                                                                                           ; 2       ;
; RegisterFile:register_file_0|Out_RF_Read_data1[2]                                                                                                                                                                                                                                                           ; 2       ;
; RegisterFile:register_file_0|Out_RF_Read_data1[0]                                                                                                                                                                                                                                                           ; 2       ;
; RegisterFile:register_file_0|Out_RF_Read_data1[3]                                                                                                                                                                                                                                                           ; 2       ;
; RegisterFile:register_file_0|Out_RF_Read_data1[5]                                                                                                                                                                                                                                                           ; 2       ;
; RegisterFile:register_file_0|Out_RF_Read_data1[1]                                                                                                                                                                                                                                                           ; 2       ;
; ALU:alu_0|Out_ALU_CFlag                                                                                                                                                                                                                                                                                     ; 2       ;
; Selector21~3                                                                                                                                                                                                                                                                                                ; 2       ;
; Selector18~3                                                                                                                                                                                                                                                                                                ; 2       ;
; RegisterFile:register_file_0|register[3][13]                                                                                                                                                                                                                                                                ; 2       ;
; RegisterFile:register_file_0|register[1][13]                                                                                                                                                                                                                                                                ; 2       ;
; RegisterFile:register_file_0|register[2][13]                                                                                                                                                                                                                                                                ; 2       ;
; RegisterFile:register_file_0|register[4][13]                                                                                                                                                                                                                                                                ; 2       ;
; RegisterFile:register_file_0|register[5][13]                                                                                                                                                                                                                                                                ; 2       ;
; RegisterFile:register_file_0|register[3][14]                                                                                                                                                                                                                                                                ; 2       ;
; RegisterFile:register_file_0|register[1][14]                                                                                                                                                                                                                                                                ; 2       ;
; RegisterFile:register_file_0|register[2][14]                                                                                                                                                                                                                                                                ; 2       ;
; RegisterFile:register_file_0|register[4][14]                                                                                                                                                                                                                                                                ; 2       ;
; RegisterFile:register_file_0|register[5][14]                                                                                                                                                                                                                                                                ; 2       ;
; RegisterFile:register_file_0|register[3][15]                                                                                                                                                                                                                                                                ; 2       ;
; RegisterFile:register_file_0|register[1][15]                                                                                                                                                                                                                                                                ; 2       ;
; RegisterFile:register_file_0|register[2][15]                                                                                                                                                                                                                                                                ; 2       ;
; RegisterFile:register_file_0|register[4][15]                                                                                                                                                                                                                                                                ; 2       ;
; RegisterFile:register_file_0|register[5][15]                                                                                                                                                                                                                                                                ; 2       ;
; RegisterFile:register_file_0|register[3][11]                                                                                                                                                                                                                                                                ; 2       ;
; RegisterFile:register_file_0|register[1][11]                                                                                                                                                                                                                                                                ; 2       ;
; RegisterFile:register_file_0|register[2][11]                                                                                                                                                                                                                                                                ; 2       ;
; RegisterFile:register_file_0|register[4][11]                                                                                                                                                                                                                                                                ; 2       ;
; RegisterFile:register_file_0|register[5][11]                                                                                                                                                                                                                                                                ; 2       ;
; RegisterFile:register_file_0|register[3][12]                                                                                                                                                                                                                                                                ; 2       ;
; RegisterFile:register_file_0|register[1][12]                                                                                                                                                                                                                                                                ; 2       ;
; RegisterFile:register_file_0|register[2][12]                                                                                                                                                                                                                                                                ; 2       ;
; RegisterFile:register_file_0|register[4][12]                                                                                                                                                                                                                                                                ; 2       ;
; RegisterFile:register_file_0|register[5][12]                                                                                                                                                                                                                                                                ; 2       ;
; RegisterFile:register_file_0|register[3][9]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[1][9]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[2][9]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[4][9]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[5][9]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[3][10]                                                                                                                                                                                                                                                                ; 2       ;
; RegisterFile:register_file_0|register[1][10]                                                                                                                                                                                                                                                                ; 2       ;
; RegisterFile:register_file_0|register[2][10]                                                                                                                                                                                                                                                                ; 2       ;
; RegisterFile:register_file_0|register[4][10]                                                                                                                                                                                                                                                                ; 2       ;
; RegisterFile:register_file_0|register[5][10]                                                                                                                                                                                                                                                                ; 2       ;
; RegisterFile:register_file_0|register[3][6]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[1][6]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[2][6]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[4][6]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[5][6]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[3][8]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[1][8]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[2][8]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[4][8]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[5][8]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[3][7]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[1][7]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[2][7]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[4][7]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[5][7]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[3][4]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[1][4]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[2][4]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[4][4]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[5][4]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[3][2]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[1][2]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[2][2]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[4][2]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[5][2]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[3][0]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[1][0]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[2][0]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[4][0]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[5][0]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[3][3]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[1][3]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[2][3]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[4][3]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[5][3]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[3][5]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[1][5]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[2][5]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[4][5]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[5][5]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[3][1]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[1][1]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[2][1]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[4][1]                                                                                                                                                                                                                                                                 ; 2       ;
; RegisterFile:register_file_0|register[5][1]                                                                                                                                                                                                                                                                 ; 2       ;
; sh_en                                                                                                                                                                                                                                                                                                       ; 2       ;
; Selector15~0                                                                                                                                                                                                                                                                                                ; 2       ;
; alu_op[1]~2                                                                                                                                                                                                                                                                                                 ; 2       ;
; alu_funct[1]~4                                                                                                                                                                                                                                                                                              ; 2       ;
; Selector9~9                                                                                                                                                                                                                                                                                                 ; 2       ;
; Selector9~6                                                                                                                                                                                                                                                                                                 ; 2       ;
; Mux3~10                                                                                                                                                                                                                                                                                                     ; 2       ;
; Selector11~7                                                                                                                                                                                                                                                                                                ; 2       ;
; Selector11~6                                                                                                                                                                                                                                                                                                ; 2       ;
; Selector11~5                                                                                                                                                                                                                                                                                                ; 2       ;
; Selector11~4                                                                                                                                                                                                                                                                                                ; 2       ;
; Selector11~3                                                                                                                                                                                                                                                                                                ; 2       ;
; Selector11~2                                                                                                                                                                                                                                                                                                ; 2       ;
; Selector22~0                                                                                                                                                                                                                                                                                                ; 2       ;
; Selector2~2                                                                                                                                                                                                                                                                                                 ; 2       ;
; Selector1~3                                                                                                                                                                                                                                                                                                 ; 2       ;
; Selector1~2                                                                                                                                                                                                                                                                                                 ; 2       ;
; Selector1~1                                                                                                                                                                                                                                                                                                 ; 2       ;
; rf3_control[1]~2                                                                                                                                                                                                                                                                                            ; 2       ;
; mux2to1_16b:aluA_mux|op[5]~14                                                                                                                                                                                                                                                                               ; 2       ;
; mux2to1_16b:aluA_mux|op[15]~12                                                                                                                                                                                                                                                                              ; 2       ;
; temp_reg:t1|temp_op[15]                                                                                                                                                                                                                                                                                     ; 2       ;
; mux2to1_16b:aluA_mux|op[14]~11                                                                                                                                                                                                                                                                              ; 2       ;
; temp_reg:t1|temp_op[14]                                                                                                                                                                                                                                                                                     ; 2       ;
; mux2to1_16b:aluA_mux|op[9]~7                                                                                                                                                                                                                                                                                ; 2       ;
; temp_reg:t1|temp_op[9]                                                                                                                                                                                                                                                                                      ; 2       ;
; mux8to1_16b:aluB_mux|Mux9~0                                                                                                                                                                                                                                                                                 ; 2       ;
; mux2to1_16b:aluA_mux|op[3]~5                                                                                                                                                                                                                                                                                ; 2       ;
; mux2to1_16b:aluA_mux|op[1]~3                                                                                                                                                                                                                                                                                ; 2       ;
; mux2to1_16b:aluA_mux|op[2]~2                                                                                                                                                                                                                                                                                ; 2       ;
; mux2to1_16b:aluA_mux|op[7]~1                                                                                                                                                                                                                                                                                ; 2       ;
; temp_reg:t1|temp_op[7]                                                                                                                                                                                                                                                                                      ; 2       ;
; mux2to1_16b:aluA_mux|op[0]~0                                                                                                                                                                                                                                                                                ; 2       ;
; a3_control[1]~2                                                                                                                                                                                                                                                                                             ; 2       ;
; Memory:memory_0|Mux3~0                                                                                                                                                                                                                                                                                      ; 2       ;
; Memory:memory_0|Mux4~3                                                                                                                                                                                                                                                                                      ; 2       ;
; Memory:memory_0|Mux5~1                                                                                                                                                                                                                                                                                      ; 2       ;
; Memory:memory_0|Mux5~0                                                                                                                                                                                                                                                                                      ; 2       ;
; Memory:memory_0|Mux7~0                                                                                                                                                                                                                                                                                      ; 2       ;
; Memory:memory_0|Mux8~0                                                                                                                                                                                                                                                                                      ; 2       ;
; Memory:memory_0|Mux11~4                                                                                                                                                                                                                                                                                     ; 2       ;
; Memory:memory_0|Mux11~0                                                                                                                                                                                                                                                                                     ; 2       ;
; Memory:memory_0|Mux14~1                                                                                                                                                                                                                                                                                     ; 2       ;
; Memory:memory_0|Mux14~0                                                                                                                                                                                                                                                                                     ; 2       ;
; mem_w_bar                                                                                                                                                                                                                                                                                                   ; 2       ;
; Memory:memory_0|Mux15~1                                                                                                                                                                                                                                                                                     ; 2       ;
; Memory:memory_0|Mux15~0                                                                                                                                                                                                                                                                                     ; 2       ;
; temp_reg:t1|temp_op[4]                                                                                                                                                                                                                                                                                      ; 2       ;
; temp_reg:t3|temp_op[5]                                                                                                                                                                                                                                                                                      ; 2       ;
; temp_reg:t3|temp_op[4]                                                                                                                                                                                                                                                                                      ; 2       ;
; temp_reg:t3|temp_op[3]                                                                                                                                                                                                                                                                                      ; 2       ;
; temp_reg:t3|temp_op[2]                                                                                                                                                                                                                                                                                      ; 2       ;
; temp_reg:t3|temp_op[1]                                                                                                                                                                                                                                                                                      ; 2       ;
; temp_reg:t3|temp_op[0]                                                                                                                                                                                                                                                                                      ; 2       ;
; Mux3~2                                                                                                                                                                                                                                                                                                      ; 2       ;
; Equal7~3                                                                                                                                                                                                                                                                                                    ; 2       ;
; Selector4~0                                                                                                                                                                                                                                                                                                 ; 2       ;
; Mux5~36                                                                                                                                                                                                                                                                                                     ; 2       ;
; Mux5~22                                                                                                                                                                                                                                                                                                     ; 2       ;
; shifter:shifter_0|SF_update                                                                                                                                                                                                                                                                                 ; 2       ;
; Mux5~21                                                                                                                                                                                                                                                                                                     ; 2       ;
; shifter:shifter_0|i[30]                                                                                                                                                                                                                                                                                     ; 2       ;
; shifter:shifter_0|i[29]                                                                                                                                                                                                                                                                                     ; 2       ;
; shifter:shifter_0|i[28]                                                                                                                                                                                                                                                                                     ; 2       ;
; shifter:shifter_0|i[27]                                                                                                                                                                                                                                                                                     ; 2       ;
; shifter:shifter_0|i[26]                                                                                                                                                                                                                                                                                     ; 2       ;
; shifter:shifter_0|i[25]                                                                                                                                                                                                                                                                                     ; 2       ;
; shifter:shifter_0|i[24]                                                                                                                                                                                                                                                                                     ; 2       ;
; shifter:shifter_0|i[23]                                                                                                                                                                                                                                                                                     ; 2       ;
; shifter:shifter_0|i[22]                                                                                                                                                                                                                                                                                     ; 2       ;
; shifter:shifter_0|i[21]                                                                                                                                                                                                                                                                                     ; 2       ;
; shifter:shifter_0|i[20]                                                                                                                                                                                                                                                                                     ; 2       ;
; shifter:shifter_0|i[19]                                                                                                                                                                                                                                                                                     ; 2       ;
; shifter:shifter_0|i[18]                                                                                                                                                                                                                                                                                     ; 2       ;
; shifter:shifter_0|i[17]                                                                                                                                                                                                                                                                                     ; 2       ;
; shifter:shifter_0|i[16]                                                                                                                                                                                                                                                                                     ; 2       ;
; shifter:shifter_0|i[15]                                                                                                                                                                                                                                                                                     ; 2       ;
; shifter:shifter_0|i[14]                                                                                                                                                                                                                                                                                     ; 2       ;
; shifter:shifter_0|i[13]                                                                                                                                                                                                                                                                                     ; 2       ;
; shifter:shifter_0|i[12]                                                                                                                                                                                                                                                                                     ; 2       ;
; shifter:shifter_0|i[11]                                                                                                                                                                                                                                                                                     ; 2       ;
; shifter:shifter_0|i[10]                                                                                                                                                                                                                                                                                     ; 2       ;
; shifter:shifter_0|i[9]                                                                                                                                                                                                                                                                                      ; 2       ;
; shifter:shifter_0|i[8]                                                                                                                                                                                                                                                                                      ; 2       ;
; shifter:shifter_0|i[7]                                                                                                                                                                                                                                                                                      ; 2       ;
; shifter:shifter_0|i[6]                                                                                                                                                                                                                                                                                      ; 2       ;
; shifter:shifter_0|i[5]                                                                                                                                                                                                                                                                                      ; 2       ;
; shifter:shifter_0|i[4]                                                                                                                                                                                                                                                                                      ; 2       ;
; shifter:shifter_0|i[31]                                                                                                                                                                                                                                                                                     ; 2       ;
; shifter:shifter_0|i[2]                                                                                                                                                                                                                                                                                      ; 2       ;
; ALU:alu_0|Add0~30                                                                                                                                                                                                                                                                                           ; 2       ;
; ALU:alu_0|Add0~28                                                                                                                                                                                                                                                                                           ; 2       ;
; ALU:alu_0|Add0~26                                                                                                                                                                                                                                                                                           ; 2       ;
; ALU:alu_0|Add0~24                                                                                                                                                                                                                                                                                           ; 2       ;
; ALU:alu_0|Add0~22                                                                                                                                                                                                                                                                                           ; 2       ;
; ALU:alu_0|Add0~20                                                                                                                                                                                                                                                                                           ; 2       ;
; ALU:alu_0|Add0~18                                                                                                                                                                                                                                                                                           ; 2       ;
; ALU:alu_0|Add0~16                                                                                                                                                                                                                                                                                           ; 2       ;
; ALU:alu_0|Add0~14                                                                                                                                                                                                                                                                                           ; 2       ;
; ALU:alu_0|Add0~12                                                                                                                                                                                                                                                                                           ; 2       ;
; ALU:alu_0|Add0~10                                                                                                                                                                                                                                                                                           ; 2       ;
; ALU:alu_0|Add0~8                                                                                                                                                                                                                                                                                            ; 2       ;
; ALU:alu_0|Add0~6                                                                                                                                                                                                                                                                                            ; 2       ;
; ALU:alu_0|Add0~4                                                                                                                                                                                                                                                                                            ; 2       ;
; ALU:alu_0|Add0~2                                                                                                                                                                                                                                                                                            ; 2       ;
; ALU:alu_0|Add0~0                                                                                                                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[0]~feeder                                                                                                                                                                                                          ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~feeder                                                                                                                                                                    ; 1       ;
; altera_reserved_tdi~input                                                                                                                                                                                                                                                                                   ; 1       ;
; altera_reserved_tck~input                                                                                                                                                                                                                                                                                   ; 1       ;
; altera_reserved_tms~input                                                                                                                                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed~0                                                                                                                                                                                                          ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~13                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~12                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~10                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[22]                                                                                                                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[21]                                                                                                                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[20]                                                                                                                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[19]                                                                                                                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[18]                                                                                                                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[17]                                                                                                                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~22                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[16]                                                                                                                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~21                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[15]                                                                                                                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~20                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[14]                                                                                                                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~19                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[13]                                                                                                                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~18                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[12]                                                                                                                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~17                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11]                                                                                                                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~16                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[10]                                                                                                                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~15                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[9]                                                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~14                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[8]                                                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~13                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[7]                                                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~12                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[6]                                                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~11                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5]                                                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~10                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4]                                                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~9                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]                                                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~8                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[2]                                                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~7                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[1]                                                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~6                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0]                                                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~5                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~4                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~3                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~2                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~1                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|_~16                                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~0                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated|result_node[14]~14                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|_~15                                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~14                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated|result_node[13]~13                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~14                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|_~14                                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~13                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated|result_node[12]~12                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~13                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|_~13                                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~12                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated|result_node[11]~11                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~12                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|_~12                                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                  ; 1       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+
; Name                                                                                                                                                           ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 128          ; 23           ; 128          ; 23           ; yes                    ; no                      ; yes                    ; no                      ; 2944 ; 128                         ; 23                          ; 128                         ; 23                          ; 2944                ; 1    ; None ; M9K_X22_Y20_N0 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 1,887 / 71,559 ( 3 % ) ;
; C16 interconnects          ; 38 / 2,597 ( 1 % )     ;
; C4 interconnects           ; 1,022 / 46,848 ( 2 % ) ;
; Direct links               ; 347 / 71,559 ( < 1 % ) ;
; Global clocks              ; 9 / 20 ( 45 % )        ;
; Local interconnects        ; 958 / 24,624 ( 4 % )   ;
; R24 interconnects          ; 30 / 2,496 ( 1 % )     ;
; R4 interconnects           ; 1,245 / 62,424 ( 2 % ) ;
+----------------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.98) ; Number of LABs  (Total = 119) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 12                            ;
; 2                                           ; 6                             ;
; 3                                           ; 1                             ;
; 4                                           ; 5                             ;
; 5                                           ; 1                             ;
; 6                                           ; 1                             ;
; 7                                           ; 6                             ;
; 8                                           ; 2                             ;
; 9                                           ; 0                             ;
; 10                                          ; 3                             ;
; 11                                          ; 2                             ;
; 12                                          ; 4                             ;
; 13                                          ; 0                             ;
; 14                                          ; 0                             ;
; 15                                          ; 6                             ;
; 16                                          ; 70                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.82) ; Number of LABs  (Total = 119) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 28                            ;
; 1 Clock                            ; 92                            ;
; 1 Clock enable                     ; 51                            ;
; 1 Sync. clear                      ; 4                             ;
; 1 Sync. load                       ; 6                             ;
; 2 Async. clears                    ; 1                             ;
; 2 Clock enables                    ; 18                            ;
; 2 Clocks                           ; 17                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.28) ; Number of LABs  (Total = 119) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 5                             ;
; 2                                            ; 10                            ;
; 3                                            ; 2                             ;
; 4                                            ; 2                             ;
; 5                                            ; 0                             ;
; 6                                            ; 0                             ;
; 7                                            ; 2                             ;
; 8                                            ; 4                             ;
; 9                                            ; 0                             ;
; 10                                           ; 0                             ;
; 11                                           ; 1                             ;
; 12                                           ; 2                             ;
; 13                                           ; 1                             ;
; 14                                           ; 5                             ;
; 15                                           ; 1                             ;
; 16                                           ; 1                             ;
; 17                                           ; 7                             ;
; 18                                           ; 9                             ;
; 19                                           ; 6                             ;
; 20                                           ; 10                            ;
; 21                                           ; 3                             ;
; 22                                           ; 5                             ;
; 23                                           ; 2                             ;
; 24                                           ; 7                             ;
; 25                                           ; 5                             ;
; 26                                           ; 5                             ;
; 27                                           ; 3                             ;
; 28                                           ; 8                             ;
; 29                                           ; 1                             ;
; 30                                           ; 6                             ;
; 31                                           ; 2                             ;
; 32                                           ; 4                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.39) ; Number of LABs  (Total = 119) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 17                            ;
; 2                                               ; 14                            ;
; 3                                               ; 9                             ;
; 4                                               ; 11                            ;
; 5                                               ; 7                             ;
; 6                                               ; 5                             ;
; 7                                               ; 5                             ;
; 8                                               ; 8                             ;
; 9                                               ; 5                             ;
; 10                                              ; 6                             ;
; 11                                              ; 4                             ;
; 12                                              ; 7                             ;
; 13                                              ; 2                             ;
; 14                                              ; 4                             ;
; 15                                              ; 3                             ;
; 16                                              ; 2                             ;
; 17                                              ; 1                             ;
; 18                                              ; 1                             ;
; 19                                              ; 1                             ;
; 20                                              ; 2                             ;
; 21                                              ; 2                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 3                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 13.70) ; Number of LABs  (Total = 119) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 9                             ;
; 3                                            ; 6                             ;
; 4                                            ; 10                            ;
; 5                                            ; 7                             ;
; 6                                            ; 4                             ;
; 7                                            ; 4                             ;
; 8                                            ; 1                             ;
; 9                                            ; 6                             ;
; 10                                           ; 4                             ;
; 11                                           ; 3                             ;
; 12                                           ; 6                             ;
; 13                                           ; 0                             ;
; 14                                           ; 1                             ;
; 15                                           ; 6                             ;
; 16                                           ; 5                             ;
; 17                                           ; 3                             ;
; 18                                           ; 10                            ;
; 19                                           ; 2                             ;
; 20                                           ; 3                             ;
; 21                                           ; 3                             ;
; 22                                           ; 0                             ;
; 23                                           ; 2                             ;
; 24                                           ; 5                             ;
; 25                                           ; 3                             ;
; 26                                           ; 3                             ;
; 27                                           ; 2                             ;
; 28                                           ; 1                             ;
; 29                                           ; 1                             ;
; 30                                           ; 2                             ;
; 31                                           ; 0                             ;
; 32                                           ; 5                             ;
; 33                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 5            ; 0            ; 5            ; 0            ; 0            ; 93        ; 5            ; 0            ; 93        ; 93        ; 0            ; 86           ; 0            ; 0            ; 3            ; 0            ; 86           ; 3            ; 0            ; 0            ; 0            ; 86           ; 0            ; 0            ; 0            ; 0            ; 0            ; 93        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 88           ; 93           ; 88           ; 93           ; 93           ; 0         ; 88           ; 93           ; 0         ; 0         ; 93           ; 7            ; 93           ; 93           ; 90           ; 93           ; 7            ; 90           ; 93           ; 93           ; 93           ; 7            ; 93           ; 93           ; 93           ; 93           ; 93           ; 0         ; 93           ; 93           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; mem_rst             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clock_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; curr_state[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; curr_state[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; curr_state[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; curr_state[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; curr_state[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; curr_state[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_7[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_7[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_7[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_7[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_7[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_7[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_7[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_7[7]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_7[8]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_7[9]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_7[10]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_7[11]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_7[12]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_7[13]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_7[14]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_7[15]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_0[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_0[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_0[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_0[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_0[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_0[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_0[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_0[7]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_0[8]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_0[9]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_0[10]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_0[11]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_0[12]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_0[13]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_0[14]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_0[15]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_6[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_6[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_6[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_6[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_6[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_6[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_6[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_6[7]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_6[8]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_6[9]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_6[10]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_6[11]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_6[12]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_6[13]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_6[14]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reg_6[15]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; edb_out[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; edb_out[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; edb_out[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; edb_out[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; edb_out[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; edb_out[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; edb_out[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; edb_out[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; edb_out[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; edb_out[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; edb_out[10]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; edb_out[11]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; edb_out[12]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; edb_out[13]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; edb_out[14]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; edb_out[15]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_21[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_21[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_21[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_21[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_21[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_21[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_21[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_21[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_21[8]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_21[9]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_21[10]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_21[11]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_21[12]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_21[13]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_21[14]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_21[15]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clock               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                   ; Destination Register                                                                                                                                                                 ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; clock                                                                                                                                                                                                                             ; temp_reg:t3|temp_op[14]                                                                                                                                                              ; 2.962             ;
; clock                                                                                                                                                                                                                             ; temp_reg:t3|temp_op[13]                                                                                                                                                              ; 2.734             ;
; clock                                                                                                                                                                                                                             ; temp_reg:mdr|temp_op[1]                                                                                                                                                              ; 2.674             ;
; clock                                                                                                                                                                                                                             ; temp_reg:t3|temp_op[7]                                                                                                                                                               ; 2.654             ;
; clock                                                                                                                                                                                                                             ; temp_reg:t3|temp_op[3]                                                                                                                                                               ; 2.517             ;
; clock                                                                                                                                                                                                                             ; temp_reg:t3|temp_op[2]                                                                                                                                                               ; 2.495             ;
; clock                                                                                                                                                                                                                             ; temp_reg:t3|temp_op[0]                                                                                                                                                               ; 2.450             ;
; clock                                                                                                                                                                                                                             ; temp_reg:t3|temp_op[11]                                                                                                                                                              ; 2.370             ;
; clock                                                                                                                                                                                                                             ; temp_reg:t3|temp_op[4]                                                                                                                                                               ; 2.254             ;
; clock                                                                                                                                                                                                                             ; temp_reg:mdr|temp_op[2]                                                                                                                                                              ; 2.175             ;
; clock                                                                                                                                                                                                                             ; temp_reg:t2|temp_op[3]                                                                                                                                                               ; 1.848             ;
; clock                                                                                                                                                                                                                             ; temp_reg:mdr|temp_op[4]                                                                                                                                                              ; 1.844             ;
; clock                                                                                                                                                                                                                             ; temp_reg_with_en:PC|temp_op[9]                                                                                                                                                       ; 0.544             ;
; clock                                                                                                                                                                                                                             ; temp_reg_with_en:PC|temp_op[11]                                                                                                                                                      ; 0.487             ;
; clock                                                                                                                                                                                                                             ; temp_reg_with_en:PC|temp_op[3]                                                                                                                                                       ; 0.484             ;
; clock                                                                                                                                                                                                                             ; temp_reg_with_en:PC|temp_op[1]                                                                                                                                                       ; 0.481             ;
; clock                                                                                                                                                                                                                             ; temp_reg_with_en:PC|temp_op[2]                                                                                                                                                       ; 0.476             ;
; clock                                                                                                                                                                                                                             ; temp_reg_with_en:PC|temp_op[5]                                                                                                                                                       ; 0.463             ;
; clock                                                                                                                                                                                                                             ; temp_reg_with_en:PC|temp_op[4]                                                                                                                                                       ; 0.437             ;
; clock                                                                                                                                                                                                                             ; temp_reg_with_en:PC|temp_op[15]                                                                                                                                                      ; 0.249             ;
; clock                                                                                                                                                                                                                             ; next_state[0]                                                                                                                                                                        ; 0.248             ;
; clock                                                                                                                                                                                                                             ; next_state[2]                                                                                                                                                                        ; 0.222             ;
; clock                                                                                                                                                                                                                             ; temp_reg:t3|temp_op[15]                                                                                                                                                              ; 0.114             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a22~portb_address_reg0 ; 0.087             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a22~portb_address_reg0 ; 0.087             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a22~portb_address_reg0 ; 0.087             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a22~portb_address_reg0 ; 0.087             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a22~portb_address_reg0 ; 0.087             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a22~portb_address_reg0 ; 0.087             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a22~portb_address_reg0 ; 0.087             ;
; clock                                                                                                                                                                                                                             ; next_state[4]                                                                                                                                                                        ; 0.079             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Fitter
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Wed Nov 04 18:05:01 2015
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off courseproject1 -c courseproject1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP4CE22F17C6 for design "courseproject1"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 84 pins of 89 total pins
    Info (169086): Pin curr_state[0] not assigned to an exact location on the device
    Info (169086): Pin curr_state[1] not assigned to an exact location on the device
    Info (169086): Pin curr_state[2] not assigned to an exact location on the device
    Info (169086): Pin curr_state[3] not assigned to an exact location on the device
    Info (169086): Pin curr_state[4] not assigned to an exact location on the device
    Info (169086): Pin curr_state[5] not assigned to an exact location on the device
    Info (169086): Pin reg_7[2] not assigned to an exact location on the device
    Info (169086): Pin reg_7[3] not assigned to an exact location on the device
    Info (169086): Pin reg_7[4] not assigned to an exact location on the device
    Info (169086): Pin reg_7[5] not assigned to an exact location on the device
    Info (169086): Pin reg_7[6] not assigned to an exact location on the device
    Info (169086): Pin reg_7[7] not assigned to an exact location on the device
    Info (169086): Pin reg_7[8] not assigned to an exact location on the device
    Info (169086): Pin reg_7[9] not assigned to an exact location on the device
    Info (169086): Pin reg_7[10] not assigned to an exact location on the device
    Info (169086): Pin reg_7[11] not assigned to an exact location on the device
    Info (169086): Pin reg_7[12] not assigned to an exact location on the device
    Info (169086): Pin reg_7[13] not assigned to an exact location on the device
    Info (169086): Pin reg_7[14] not assigned to an exact location on the device
    Info (169086): Pin reg_7[15] not assigned to an exact location on the device
    Info (169086): Pin reg_0[0] not assigned to an exact location on the device
    Info (169086): Pin reg_0[1] not assigned to an exact location on the device
    Info (169086): Pin reg_0[2] not assigned to an exact location on the device
    Info (169086): Pin reg_0[3] not assigned to an exact location on the device
    Info (169086): Pin reg_0[4] not assigned to an exact location on the device
    Info (169086): Pin reg_0[5] not assigned to an exact location on the device
    Info (169086): Pin reg_0[6] not assigned to an exact location on the device
    Info (169086): Pin reg_0[7] not assigned to an exact location on the device
    Info (169086): Pin reg_0[8] not assigned to an exact location on the device
    Info (169086): Pin reg_0[9] not assigned to an exact location on the device
    Info (169086): Pin reg_0[10] not assigned to an exact location on the device
    Info (169086): Pin reg_0[11] not assigned to an exact location on the device
    Info (169086): Pin reg_0[12] not assigned to an exact location on the device
    Info (169086): Pin reg_0[13] not assigned to an exact location on the device
    Info (169086): Pin reg_0[14] not assigned to an exact location on the device
    Info (169086): Pin reg_0[15] not assigned to an exact location on the device
    Info (169086): Pin reg_6[0] not assigned to an exact location on the device
    Info (169086): Pin reg_6[1] not assigned to an exact location on the device
    Info (169086): Pin reg_6[2] not assigned to an exact location on the device
    Info (169086): Pin reg_6[3] not assigned to an exact location on the device
    Info (169086): Pin reg_6[4] not assigned to an exact location on the device
    Info (169086): Pin reg_6[5] not assigned to an exact location on the device
    Info (169086): Pin reg_6[6] not assigned to an exact location on the device
    Info (169086): Pin reg_6[7] not assigned to an exact location on the device
    Info (169086): Pin reg_6[8] not assigned to an exact location on the device
    Info (169086): Pin reg_6[9] not assigned to an exact location on the device
    Info (169086): Pin reg_6[10] not assigned to an exact location on the device
    Info (169086): Pin reg_6[11] not assigned to an exact location on the device
    Info (169086): Pin reg_6[12] not assigned to an exact location on the device
    Info (169086): Pin reg_6[13] not assigned to an exact location on the device
    Info (169086): Pin reg_6[14] not assigned to an exact location on the device
    Info (169086): Pin reg_6[15] not assigned to an exact location on the device
    Info (169086): Pin edb_out[0] not assigned to an exact location on the device
    Info (169086): Pin edb_out[1] not assigned to an exact location on the device
    Info (169086): Pin edb_out[2] not assigned to an exact location on the device
    Info (169086): Pin edb_out[3] not assigned to an exact location on the device
    Info (169086): Pin edb_out[4] not assigned to an exact location on the device
    Info (169086): Pin edb_out[5] not assigned to an exact location on the device
    Info (169086): Pin edb_out[6] not assigned to an exact location on the device
    Info (169086): Pin edb_out[7] not assigned to an exact location on the device
    Info (169086): Pin edb_out[8] not assigned to an exact location on the device
    Info (169086): Pin edb_out[9] not assigned to an exact location on the device
    Info (169086): Pin edb_out[10] not assigned to an exact location on the device
    Info (169086): Pin edb_out[11] not assigned to an exact location on the device
    Info (169086): Pin edb_out[12] not assigned to an exact location on the device
    Info (169086): Pin edb_out[13] not assigned to an exact location on the device
    Info (169086): Pin edb_out[14] not assigned to an exact location on the device
    Info (169086): Pin edb_out[15] not assigned to an exact location on the device
    Info (169086): Pin mem_21[0] not assigned to an exact location on the device
    Info (169086): Pin mem_21[1] not assigned to an exact location on the device
    Info (169086): Pin mem_21[2] not assigned to an exact location on the device
    Info (169086): Pin mem_21[3] not assigned to an exact location on the device
    Info (169086): Pin mem_21[4] not assigned to an exact location on the device
    Info (169086): Pin mem_21[5] not assigned to an exact location on the device
    Info (169086): Pin mem_21[6] not assigned to an exact location on the device
    Info (169086): Pin mem_21[7] not assigned to an exact location on the device
    Info (169086): Pin mem_21[8] not assigned to an exact location on the device
    Info (169086): Pin mem_21[9] not assigned to an exact location on the device
    Info (169086): Pin mem_21[10] not assigned to an exact location on the device
    Info (169086): Pin mem_21[11] not assigned to an exact location on the device
    Info (169086): Pin mem_21[12] not assigned to an exact location on the device
    Info (169086): Pin mem_21[13] not assigned to an exact location on the device
    Info (169086): Pin mem_21[14] not assigned to an exact location on the device
    Info (169086): Pin mem_21[15] not assigned to an exact location on the device
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "ir_0|op_code[0]|combout" is a latch
    Warning (335094): Node "ir_0|op_code[3]|combout" is a latch
    Warning (335094): Node "ir_0|op_code[2]|combout" is a latch
    Warning (335094): Node "ir_0|op_code[1]|combout" is a latch
    Warning (335094): Node "memory_0|Out_Mem_Read_data[12]|combout" is a latch
    Warning (335094): Node "memory_0|Out_Mem_Read_data[15]|combout" is a latch
    Warning (335094): Node "memory_0|Out_Mem_Read_data[14]|combout" is a latch
    Warning (335094): Node "memory_0|Out_Mem_Read_data[13]|combout" is a latch
    Warning (335094): Node "ir_0|CB[0]|combout" is a latch
    Warning (335094): Node "ir_0|CB[1]|combout" is a latch
    Warning (335094): Node "alu_0|Out_ALU_ZFlag|combout" is a latch
    Warning (335094): Node "alu_0|Out_ALU_CFlag|combout" is a latch
    Warning (335094): Node "ir_0|ir3[2]|combout" is a latch
    Warning (335094): Node "ir_0|ir2[2]|combout" is a latch
    Warning (335094): Node "ir_0|ir1[2]|combout" is a latch
    Warning (335094): Node "memory_0|Out_Mem_Read_data[0]|combout" is a latch
    Warning (335094): Node "memory_0|Out_Mem_Read_data[1]|combout" is a latch
    Warning (335094): Node "ir_0|ir3[1]|combout" is a latch
    Warning (335094): Node "ir_0|ir2[1]|combout" is a latch
    Warning (335094): Node "ir_0|ir1[1]|combout" is a latch
    Warning (335094): Node "ir_0|ir3[0]|combout" is a latch
    Warning (335094): Node "ir_0|ir2[0]|combout" is a latch
    Warning (335094): Node "ir_0|ir1[0]|combout" is a latch
    Warning (335094): Node "memory_0|Out_Mem_Read_data[5]|combout" is a latch
    Warning (335094): Node "memory_0|Out_Mem_Read_data[8]|combout" is a latch
    Warning (335094): Node "memory_0|Out_Mem_Read_data[11]|combout" is a latch
    Warning (335094): Node "alu_0|Out_ALU_result[0]|combout" is a latch
    Warning (335094): Node "register_file_0|Out_RF_Read_data1[0]|combout" is a latch
    Warning (335094): Node "alu_0|Out_ALU_result[2]|combout" is a latch
    Warning (335094): Node "register_file_0|Out_RF_Read_data1[2]|combout" is a latch
    Warning (335094): Node "alu_0|Out_ALU_result[5]|combout" is a latch
    Warning (335094): Node "register_file_0|Out_RF_Read_data1[5]|combout" is a latch
    Warning (335094): Node "alu_0|Out_ALU_result[4]|combout" is a latch
    Warning (335094): Node "register_file_0|Out_RF_Read_data1[4]|combout" is a latch
    Warning (335094): Node "alu_0|Out_ALU_result[3]|combout" is a latch
    Warning (335094): Node "register_file_0|Out_RF_Read_data1[3]|combout" is a latch
    Warning (335094): Node "alu_0|Out_ALU_result[1]|combout" is a latch
    Warning (335094): Node "register_file_0|Out_RF_Read_data1[1]|combout" is a latch
    Warning (335094): Node "memory_0|Out_Mem_Read_data[4]|combout" is a latch
    Warning (335094): Node "memory_0|Out_Mem_Read_data[7]|combout" is a latch
    Warning (335094): Node "memory_0|Out_Mem_Read_data[10]|combout" is a latch
    Warning (335094): Node "memory_0|Out_Mem_Read_data[3]|combout" is a latch
    Warning (335094): Node "memory_0|Out_Mem_Read_data[6]|combout" is a latch
    Warning (335094): Node "memory_0|Out_Mem_Read_data[9]|combout" is a latch
    Warning (335094): Node "ir_0|imm6[2]|combout" is a latch
    Warning (335094): Node "register_file_0|Out_RF_Read_data1[15]|combout" is a latch
    Warning (335094): Node "register_file_0|Out_RF_Read_data1[7]|combout" is a latch
    Warning (335094): Node "memory_0|Out_Mem_Read_data[2]|combout" is a latch
    Warning (335094): Node "register_file_0|Out_RF_Read_data1[13]|combout" is a latch
    Warning (335094): Node "register_file_0|Out_RF_Read_data2[15]|combout" is a latch
    Warning (335094): Node "register_file_0|Out_RF_Read_data2[14]|combout" is a latch
    Warning (335094): Node "register_file_0|Out_RF_Read_data1[14]|combout" is a latch
    Warning (335094): Node "register_file_0|Out_RF_Read_data2[7]|combout" is a latch
    Warning (335094): Node "register_file_0|Out_RF_Read_data2[0]|combout" is a latch
    Warning (335094): Node "register_file_0|Out_RF_Read_data2[1]|combout" is a latch
    Warning (335094): Node "register_file_0|Out_RF_Read_data2[2]|combout" is a latch
    Warning (335094): Node "register_file_0|Out_RF_Read_data2[3]|combout" is a latch
    Warning (335094): Node "register_file_0|Out_RF_Read_data2[4]|combout" is a latch
    Warning (335094): Node "register_file_0|Out_RF_Read_data1[8]|combout" is a latch
    Warning (335094): Node "register_file_0|Out_RF_Read_data1[6]|combout" is a latch
    Warning (335094): Node "register_file_0|Out_RF_Read_data2[10]|combout" is a latch
    Warning (335094): Node "register_file_0|Out_RF_Read_data1[9]|combout" is a latch
    Warning (335094): Node "register_file_0|Out_RF_Read_data1[10]|combout" is a latch
    Warning (335094): Node "register_file_0|Out_RF_Read_data2[12]|combout" is a latch
    Warning (335094): Node "register_file_0|Out_RF_Read_data1[11]|combout" is a latch
    Warning (335094): Node "register_file_0|Out_RF_Read_data1[12]|combout" is a latch
    Warning (335094): Node "register_file_0|Out_RF_Read_data2[5]|combout" is a latch
    Warning (335094): Node "register_file_0|Out_RF_Read_data2[8]|combout" is a latch
    Warning (335094): Node "register_file_0|Out_RF_Read_data2[6]|combout" is a latch
    Warning (335094): Node "register_file_0|Out_RF_Read_data2[9]|combout" is a latch
    Warning (335094): Node "register_file_0|Out_RF_Read_data2[11]|combout" is a latch
    Warning (335094): Node "register_file_0|Out_RF_Read_data2[13]|combout" is a latch
    Warning (335094): Node "alu_0|Out_ALU_result[15]|combout" is a latch
    Warning (335094): Node "alu_0|Out_ALU_result[7]|combout" is a latch
    Warning (335094): Node "alu_0|Out_ALU_result[13]|combout" is a latch
    Warning (335094): Node "alu_0|Out_ALU_result[14]|combout" is a latch
    Warning (335094): Node "alu_0|Out_ALU_result[8]|combout" is a latch
    Warning (335094): Node "alu_0|Out_ALU_result[6]|combout" is a latch
    Warning (335094): Node "alu_0|Out_ALU_result[10]|combout" is a latch
    Warning (335094): Node "alu_0|Out_ALU_result[9]|combout" is a latch
    Warning (335094): Node "alu_0|Out_ALU_result[12]|combout" is a latch
    Warning (335094): Node "alu_0|Out_ALU_result[11]|combout" is a latch
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'courseproject1.out.sdc'
Warning (332060): Node: counter_clock was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: sclk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clock_50 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ir_write was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: mem_w_bar was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: alu_funct[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: alu_funct[1] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: alu_op[1] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: a1_control[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: a2_control[0] was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From my_clock (Rise) to my_clock (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   10.000     my_clock
Info (176353): Automatically promoted node clock_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sclk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node alu_op[1] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ALU:alu_0|Mux21~5
        Info (176357): Destination node ALU:alu_0|Mux21~12
        Info (176357): Destination node ALU:alu_0|Mux1~0
        Info (176357): Destination node ALU:alu_0|Mux20~0
Info (176353): Automatically promoted node mem_w_bar 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Selector1~3
        Info (176357): Destination node Selector1~6
Info (176353): Automatically promoted node RegisterFile:register_file_0|always0~1 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node RegisterFile:register_file_0|always1~1 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node ir_write 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Selector2~3
        Info (176357): Destination node Selector2~4
        Info (176357): Destination node instruction_reg:ir_0|ir3[2]
        Info (176357): Destination node instruction_reg:ir_0|ir2[2]
        Info (176357): Destination node instruction_reg:ir_0|ir1[2]
        Info (176357): Destination node instruction_reg:ir_0|ir3[1]
        Info (176357): Destination node instruction_reg:ir_0|ir2[1]
        Info (176357): Destination node instruction_reg:ir_0|ir1[1]
        Info (176357): Destination node instruction_reg:ir_0|ir3[0]
        Info (176357): Destination node instruction_reg:ir_0|ir2[0]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset
Info (176233): Starting register packing
Extra Info (176273): Performing register packing on registers with non-logic cell location assignments
Extra Info (176274): Completed register packing on registers with non-logic cell location assignments
Extra Info (176236): Started Fast Input/Output/OE register processing
Extra Info (176237): Finished Fast Input/Output/OE register processing
Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density
Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 84 (unused VREF, 2.5V VCCIO, 0 input, 84 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  22 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X43_Y11 to location X53_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:00:04
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info: Quartus II 32-bit Fitter was successful. 0 errors, 102 warnings
    Info: Peak virtual memory: 434 megabytes
    Info: Processing ended: Wed Nov 04 18:05:29 2015
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:29


