strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fae7d4bdc90>",
		fillcolor=cadetblue,
		label="17:BS
pos = 2'b00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fae7d4bdc90>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_6:AL"	[def_var="['pos']",
		label="Leaf_6:AL"];
	"17:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"7:CX"	[ast="<pyverilog.vparser.ast.CasexStatement object at 0x7fae7d4a7590>",
		fillcolor=lightgray,
		label="7:CX",
		statements="[]",
		style=filled,
		typ=CasexStatement];
	"17:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fae7d4b2090>",
		fillcolor=lightcyan,
		label="17:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CX" -> "17:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"15:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fae7d44ec10>",
		fillcolor=lightcyan,
		label="15:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CX" -> "15:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"13:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fae7d4a4250>",
		fillcolor=lightcyan,
		label="13:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CX" -> "13:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"11:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fae7d4a4150>",
		fillcolor=lightcyan,
		label="11:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CX" -> "11:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"21:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fae7d4a70d0>",
		fillcolor=lightcyan,
		label="21:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CX" -> "21:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"19:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fae7d4a7790>",
		fillcolor=lightcyan,
		label="19:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CX" -> "19:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"23:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fae7d5dee10>",
		fillcolor=lightcyan,
		label="23:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CX" -> "23:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"9:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fae7d443690>",
		fillcolor=lightcyan,
		label="9:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CX" -> "9:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"17:CA" -> "17:BS"	[cond="[]",
		lineno=None];
	"6:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fae7d535e50>",
		clk_sens=False,
		fillcolor=gold,
		label="6:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"6:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fae7d4ab090>",
		fillcolor=turquoise,
		label="6:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"6:AL" -> "6:BL"	[cond="[]",
		lineno=None];
	"11:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fae7d4a4510>",
		fillcolor=cadetblue,
		label="11:BS
pos = 2'b01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fae7d4a4510>]",
		style=filled,
		typ=BlockingSubstitution];
	"11:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"15:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fae7d4b2490>",
		fillcolor=cadetblue,
		label="15:BS
pos = 2'b11;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fae7d4b2490>]",
		style=filled,
		typ=BlockingSubstitution];
	"15:CA" -> "15:BS"	[cond="[]",
		lineno=None];
	"21:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fae7d8c1650>",
		fillcolor=cadetblue,
		label="21:BS
pos = 2'b10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fae7d8c1650>]",
		style=filled,
		typ=BlockingSubstitution];
	"21:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"23:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fae7d52a290>",
		fillcolor=cadetblue,
		label="23:BS
pos = 2'b11;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fae7d52a290>]",
		style=filled,
		typ=BlockingSubstitution];
	"23:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"13:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fae7d44e2d0>",
		fillcolor=cadetblue,
		label="13:BS
pos = 2'b10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fae7d44e2d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"13:CA" -> "13:BS"	[cond="[]",
		lineno=None];
	"19:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fae7d4a7190>",
		fillcolor=cadetblue,
		label="19:BS
pos = 2'b01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fae7d4a7190>]",
		style=filled,
		typ=BlockingSubstitution];
	"19:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"11:CA" -> "11:BS"	[cond="[]",
		lineno=None];
	"9:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fae7d456850>",
		fillcolor=cadetblue,
		label="9:BS
pos = 2'b00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fae7d456850>]",
		style=filled,
		typ=BlockingSubstitution];
	"9:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"21:CA" -> "21:BS"	[cond="[]",
		lineno=None];
	"6:BL" -> "7:CX"	[cond="[]",
		lineno=None];
	"15:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"19:CA" -> "19:BS"	[cond="[]",
		lineno=None];
	"23:CA" -> "23:BS"	[cond="[]",
		lineno=None];
	"13:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"9:CA" -> "9:BS"	[cond="[]",
		lineno=None];
}
