{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643905206047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643905206047 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 03 11:20:05 2022 " "Processing started: Thu Feb 03 11:20:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643905206047 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1643905206047 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RAM_test -c RAM_test --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off RAM_test -c RAM_test --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1643905206047 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1643905206687 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1643905206687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carlos pitre/onedrive/documentos/primer parcial/ram/rw_96x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carlos pitre/onedrive/documentos/primer parcial/ram/rw_96x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rw_96x8_sync-rw_96x8_sync_arch " "Found design unit 1: rw_96x8_sync-rw_96x8_sync_arch" {  } { { "../RAM/rw_96x8_sync.vhd" "" { Text "C:/Users/Carlos Pitre/OneDrive/Documentos/Primer Parcial/RAM/rw_96x8_sync.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643905220025 ""} { "Info" "ISGN_ENTITY_NAME" "1 rw_96x8_sync " "Found entity 1: rw_96x8_sync" {  } { { "../RAM/rw_96x8_sync.vhd" "" { Text "C:/Users/Carlos Pitre/OneDrive/Documentos/Primer Parcial/RAM/rw_96x8_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643905220025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1643905220025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carlos pitre/onedrive/documentos/primer parcial/7segmentos/seven_segments.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carlos pitre/onedrive/documentos/primer parcial/7segmentos/seven_segments.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segments-seven_segment_arch " "Found design unit 1: seven_segments-seven_segment_arch" {  } { { "../7segmentos/seven_segments.vhd" "" { Text "C:/Users/Carlos Pitre/OneDrive/Documentos/Primer Parcial/7segmentos/seven_segments.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643905220025 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segments " "Found entity 1: seven_segments" {  } { { "../7segmentos/seven_segments.vhd" "" { Text "C:/Users/Carlos Pitre/OneDrive/Documentos/Primer Parcial/7segmentos/seven_segments.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643905220025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1643905220025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_test-RAM_test_arch " "Found design unit 1: RAM_test-RAM_test_arch" {  } { { "RAM_test.vhd" "" { Text "C:/Users/Carlos Pitre/OneDrive/Documentos/Primer Parcial/prueba_RAM_7SEG/RAM_test.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643905220025 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_test " "Found entity 1: RAM_test" {  } { { "RAM_test.vhd" "" { Text "C:/Users/Carlos Pitre/OneDrive/Documentos/Primer Parcial/prueba_RAM_7SEG/RAM_test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643905220025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1643905220025 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RAM_test " "Elaborating entity \"RAM_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1643905220103 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_out1 RAM_test.vhd(27) " "VHDL Signal Declaration warning at RAM_test.vhd(27): used explicit default value for signal \"data_out1\" because signal was never assigned a value" {  } { { "RAM_test.vhd" "" { Text "C:/Users/Carlos Pitre/OneDrive/Documentos/Primer Parcial/prueba_RAM_7SEG/RAM_test.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1643905220103 "|RAM_test"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pb1 RAM_test.vhd(28) " "VHDL Signal Declaration warning at RAM_test.vhd(28): used explicit default value for signal \"pb1\" because signal was never assigned a value" {  } { { "RAM_test.vhd" "" { Text "C:/Users/Carlos Pitre/OneDrive/Documentos/Primer Parcial/prueba_RAM_7SEG/RAM_test.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1643905220103 "|RAM_test"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_out2 RAM_test.vhd(29) " "VHDL Signal Declaration warning at RAM_test.vhd(29): used explicit default value for signal \"data_out2\" because signal was never assigned a value" {  } { { "RAM_test.vhd" "" { Text "C:/Users/Carlos Pitre/OneDrive/Documentos/Primer Parcial/prueba_RAM_7SEG/RAM_test.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1643905220103 "|RAM_test"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pb2 RAM_test.vhd(30) " "VHDL Signal Declaration warning at RAM_test.vhd(30): used explicit default value for signal \"pb2\" because signal was never assigned a value" {  } { { "RAM_test.vhd" "" { Text "C:/Users/Carlos Pitre/OneDrive/Documentos/Primer Parcial/prueba_RAM_7SEG/RAM_test.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1643905220103 "|RAM_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_96x8_sync rw_96x8_sync:ram " "Elaborating entity \"rw_96x8_sync\" for hierarchy \"rw_96x8_sync:ram\"" {  } { { "RAM_test.vhd" "ram" { Text "C:/Users/Carlos Pitre/OneDrive/Documentos/Primer Parcial/prueba_RAM_7SEG/RAM_test.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1643905220118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segments seven_segments:S0 " "Elaborating entity \"seven_segments\" for hierarchy \"seven_segments:S0\"" {  } { { "RAM_test.vhd" "S0" { Text "C:/Users/Carlos Pitre/OneDrive/Documentos/Primer Parcial/prueba_RAM_7SEG/RAM_test.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1643905220118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643905220290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 03 11:20:20 2022 " "Processing ended: Thu Feb 03 11:20:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643905220290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643905220290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643905220290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1643905220290 ""}
