<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_F0E3E802-16D3-4529-B2D5-AB2766608834"><title>Tline Spec (Single Ended)</title><body><section id="SECTION_PCB_Stack-up_F0E3E802-16D3-4529-B2D5-AB2766608834_Tline_Spec_Single_Ended_"><table id="TABLE_PCB_Stack-up_F0E3E802-16D3-4529-B2D5-AB2766608834_Tline_Spec_Single_Ended__1" scale="60"><title>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) Tline Spec (Single Ended)</title><tgroup cols="13"><thead><row valign="top"><entry outputclass="rotate90">Trace</entry><entry outputclass="rotate90">Tline Type</entry><entry outputclass="rotate90">Routing Layers</entry><entry outputclass="rotate90">I/O</entry><entry outputclass="rotate90">Trace Width (um)</entry><entry outputclass="rotate90">Data - Any (um)</entry><entry outputclass="rotate90">Clock - Any (um)</entry><entry outputclass="rotate90">Z (Default) (ohm)</entry><entry outputclass="rotate90">Z (Min) (ohm)</entry><entry outputclass="rotate90">Z (Max) (ohm)</entry><entry outputclass="rotate90">A (dB/inch @ 1GHz)</entry><entry outputclass="rotate90">K, Data - Any (%)</entry><entry outputclass="rotate90">K, Clock - Any (%)</entry></row></thead><tbody><row><entry><p>B*</p></entry><entry><p>MS</p></entry><entry><p>1, 8</p></entry><entry><p>CLINK, CNVi BRI and RGI, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SPI0 Flash, SVID, SoundWire, THC-SPI, UART, eSPI</p></entry><entry><p>75</p></entry><entry><p>88</p></entry><entry><p>175</p></entry><entry><p>57</p></entry><entry><p /></entry><entry><p /></entry><entry><p>-0.26</p></entry><entry><p>-1.67</p></entry><entry><p>-2.41</p></entry></row><row><entry><p>B*</p></entry><entry><p>MS</p></entry><entry><p>1, 8</p></entry><entry><p>CPU Sideband</p></entry><entry><p>75</p></entry><entry><p>88</p></entry><entry><p>88</p></entry><entry><p>57</p></entry><entry><p /></entry><entry><p /></entry><entry><p>-0.26</p></entry><entry><p>-1.67</p></entry><entry><p>-1.67</p></entry></row><row><entry><p>B*</p></entry><entry><p>MS</p></entry><entry><p>1, 8</p></entry><entry><p>Imaging Clock, SUSCLK</p></entry><entry><p>75</p></entry><entry><p>175</p></entry><entry><p>175</p></entry><entry><p>57</p></entry><entry><p /></entry><entry><p /></entry><entry><p>-0.26</p></entry><entry><p>-2.41</p></entry><entry><p>-2.41</p></entry></row><row><entry><p>B*</p></entry><entry><p>MS</p></entry><entry><p>1, 8</p></entry><entry><p>XTAL, RTC</p></entry><entry><p>75</p></entry><entry><p>200</p></entry><entry><p>1270</p></entry><entry><p>57</p></entry><entry><p /></entry><entry><p /></entry><entry><p>-0.26</p></entry><entry><p>-2.4</p></entry><entry><p>-0.14</p></entry></row><row><entry><p>B*</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>CLINK, CNVi BRI and RGI, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SPI0 Flash, SVID, SoundWire, THC-SPI, UART, eSPI</p></entry><entry><p>75</p></entry><entry><p>88</p></entry><entry><p>175</p></entry><entry><p>42</p></entry><entry><p /></entry><entry><p /></entry><entry><p>-0.28</p></entry><entry><p>3.7</p></entry><entry><p>0.7</p></entry></row><row><entry><p>B*</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>CPU Sideband</p></entry><entry><p>75</p></entry><entry><p>88</p></entry><entry><p>88</p></entry><entry><p>42</p></entry><entry><p /></entry><entry><p /></entry><entry><p>-0.28</p></entry><entry><p>3.7</p></entry><entry><p>3.7</p></entry></row><row><entry><p>B*</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>Imaging Clock, SUSCLK</p></entry><entry><p>75</p></entry><entry><p>175</p></entry><entry><p>175</p></entry><entry><p>42</p></entry><entry><p /></entry><entry><p /></entry><entry><p>-0.28</p></entry><entry><p>0.7</p></entry><entry><p>0.7</p></entry></row><row><entry><p>B*</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>XTAL, RTC</p></entry><entry><p>75</p></entry><entry><p>200</p></entry><entry><p>1270</p></entry><entry><p>42</p></entry><entry><p /></entry><entry><p /></entry><entry><p>-0.28</p></entry><entry><p>0.42</p></entry><entry><p>0.01</p></entry></row><row><entry><p>B*</p></entry><entry><p>DSL</p></entry><entry><p>3</p></entry><entry><p>CLINK, CNVi BRI and RGI, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SPI0 Flash, SVID, SoundWire, THC-SPI, UART, eSPI</p></entry><entry><p>75</p></entry><entry><p>88</p></entry><entry><p>175</p></entry><entry><p>52</p></entry><entry><p /></entry><entry><p /></entry><entry><p>-0.24</p></entry><entry><p>7.8</p></entry><entry><p>3.07</p></entry></row><row><entry><p>B*</p></entry><entry><p>DSL</p></entry><entry><p>3</p></entry><entry><p>CPU Sideband</p></entry><entry><p>75</p></entry><entry><p>88</p></entry><entry><p>88</p></entry><entry><p>52</p></entry><entry><p /></entry><entry><p /></entry><entry><p>-0.24</p></entry><entry><p>7.8</p></entry><entry><p>7.8</p></entry></row><row><entry><p>B*</p></entry><entry><p>DSL</p></entry><entry><p>3</p></entry><entry><p>Imaging Clock, SUSCLK</p></entry><entry><p>75</p></entry><entry><p>175</p></entry><entry><p>175</p></entry><entry><p>52</p></entry><entry><p /></entry><entry><p /></entry><entry><p>-0.24</p></entry><entry><p>3.07</p></entry><entry><p>3.07</p></entry></row><row><entry><p>B*</p></entry><entry><p>DSL</p></entry><entry><p>3</p></entry><entry><p>XTAL, RTC</p></entry><entry><p>75</p></entry><entry><p>200</p></entry><entry><p>1270</p></entry><entry><p>52</p></entry><entry><p /></entry><entry><p /></entry><entry><p>-0.24</p></entry><entry><p>2.4</p></entry><entry><p>0.005</p></entry></row><row><entry><p>B*</p></entry><entry><p>DSL</p></entry><entry><p>4</p></entry><entry><p>CLINK, CNVi BRI and RGI, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SPI0 Flash, SVID, SoundWire, THC-SPI, UART, eSPI</p></entry><entry><p>75</p></entry><entry><p>88</p></entry><entry><p>175</p></entry><entry><p>67</p></entry><entry><p /></entry><entry><p /></entry><entry><p>-0.19</p></entry><entry><p>12.2</p></entry><entry><p>5.71</p></entry></row><row><entry><p>B*</p></entry><entry><p>DSL</p></entry><entry><p>4</p></entry><entry><p>CPU Sideband</p></entry><entry><p>75</p></entry><entry><p>88</p></entry><entry><p>88</p></entry><entry><p>67</p></entry><entry><p /></entry><entry><p /></entry><entry><p>-0.19</p></entry><entry><p>12.2</p></entry><entry><p>12.2</p></entry></row><row><entry><p>B*</p></entry><entry><p>DSL</p></entry><entry><p>4</p></entry><entry><p>Imaging Clock, SUSCLK</p></entry><entry><p>75</p></entry><entry><p>175</p></entry><entry><p>175</p></entry><entry><p>67</p></entry><entry><p /></entry><entry><p /></entry><entry><p>-0.19</p></entry><entry><p>5.71</p></entry><entry><p>5.71</p></entry></row><row><entry><p>B*</p></entry><entry><p>DSL</p></entry><entry><p>4</p></entry><entry><p>XTAL, RTC</p></entry><entry><p>75</p></entry><entry><p>200</p></entry><entry><p>1270</p></entry><entry><p>67</p></entry><entry><p /></entry><entry><p /></entry><entry><p>-0.19</p></entry><entry><p>4.61</p></entry><entry><p>0.002</p></entry></row><row><entry><p>M*</p></entry><entry><p>MS</p></entry><entry><p>1, 8</p></entry><entry><p>CLINK, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SVID, SoundWire, THC-SPI, UART</p></entry><entry><p>160</p></entry><entry><p>125</p></entry><entry><p>375</p></entry><entry><p>40</p></entry><entry><p>36</p></entry><entry><p>44</p></entry><entry><p>-0.23</p></entry><entry><p>-2.89</p></entry><entry><p>-1.77</p></entry></row><row><entry><p>M*</p></entry><entry><p>MS</p></entry><entry><p>1, 8</p></entry><entry><p>CNVi BRI and RGI</p></entry><entry><p>160</p></entry><entry><p>250</p></entry><entry><p>250</p></entry><entry><p>40</p></entry><entry><p>36</p></entry><entry><p>44</p></entry><entry><p>-0.23</p></entry><entry><p>-2.5</p></entry><entry><p>-2.5</p></entry></row><row><entry><p>M*</p></entry><entry><p>MS</p></entry><entry><p>1, 8</p></entry><entry><p>CPU Sideband</p></entry><entry><p>160</p></entry><entry><p>125</p></entry><entry><p>125</p></entry><entry><p>40</p></entry><entry><p>36</p></entry><entry><p>44</p></entry><entry><p>-0.23</p></entry><entry><p>-2.89</p></entry><entry><p>-2.89</p></entry></row><row><entry><p>M*</p></entry><entry><p>MS</p></entry><entry><p>1, 8</p></entry><entry><p>Imaging Clock, SUSCLK</p></entry><entry><p>160</p></entry><entry><p>375</p></entry><entry><p>375</p></entry><entry><p>40</p></entry><entry><p>36</p></entry><entry><p>44</p></entry><entry><p>-0.23</p></entry><entry><p>-1.77</p></entry><entry><p>-1.77</p></entry></row><row><entry><p>M*</p></entry><entry><p>MS</p></entry><entry><p>1, 8</p></entry><entry><p>SPI0 Flash, eSPI</p></entry><entry><p>160</p></entry><entry><p>250</p></entry><entry><p>375</p></entry><entry><p>40</p></entry><entry><p>36</p></entry><entry><p>44</p></entry><entry><p>-0.23</p></entry><entry><p>-2.5</p></entry><entry><p>-1.77</p></entry></row><row><entry><p>M*</p></entry><entry><p>MS</p></entry><entry><p>1, 8</p></entry><entry><p>XTAL, RTC</p></entry><entry><p>160</p></entry><entry><p>200</p></entry><entry><p>1775</p></entry><entry><p>40</p></entry><entry><p>36</p></entry><entry><p>44</p></entry><entry><p>-0.23</p></entry><entry><p>-2.77</p></entry><entry><p>-0.08</p></entry></row><row><entry><p>M*</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>CLINK, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SVID, SoundWire, THC-SPI, UART</p></entry><entry><p>85</p></entry><entry><p>125</p></entry><entry><p>375</p></entry><entry><p>40</p></entry><entry><p>36</p></entry><entry><p>44</p></entry><entry><p>-0.27</p></entry><entry><p>1.68</p></entry><entry><p>0.02</p></entry></row><row><entry><p>M*</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>CNVi BRI and RGI</p></entry><entry><p>85</p></entry><entry><p>250</p></entry><entry><p>250</p></entry><entry><p>40</p></entry><entry><p>36</p></entry><entry><p>44</p></entry><entry><p>-0.27</p></entry><entry><p>0.15</p></entry><entry><p>0.15</p></entry></row><row><entry><p>M*</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>CPU Sideband</p></entry><entry><p>85</p></entry><entry><p>125</p></entry><entry><p>125</p></entry><entry><p>40</p></entry><entry><p>36</p></entry><entry><p>44</p></entry><entry><p>-0.27</p></entry><entry><p>1.68</p></entry><entry><p>1.68</p></entry></row><row><entry><p>M*</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>Imaging Clock, SUSCLK</p></entry><entry><p>85</p></entry><entry><p>375</p></entry><entry><p>375</p></entry><entry><p>40</p></entry><entry><p>36</p></entry><entry><p>44</p></entry><entry><p>-0.27</p></entry><entry><p>0.02</p></entry><entry><p>0.02</p></entry></row><row><entry><p>M*</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>SPI0 Flash, eSPI</p></entry><entry><p>85</p></entry><entry><p>250</p></entry><entry><p>375</p></entry><entry><p>40</p></entry><entry><p>36</p></entry><entry><p>44</p></entry><entry><p>-0.27</p></entry><entry><p>0.15</p></entry><entry><p>0.02</p></entry></row><row><entry><p>M*</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>XTAL, RTC</p></entry><entry><p>85</p></entry><entry><p>200</p></entry><entry><p>1775</p></entry><entry><p>40</p></entry><entry><p>36</p></entry><entry><p>44</p></entry><entry><p>-0.27</p></entry><entry><p>0.39</p></entry><entry><p>0.006</p></entry></row><row><entry><p>M*</p></entry><entry><p>DSL</p></entry><entry><p>3</p></entry><entry><p>CLINK, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SVID, SoundWire, THC-SPI, UART</p></entry><entry><p>135</p></entry><entry><p>125</p></entry><entry><p>375</p></entry><entry><p>40</p></entry><entry><p>36</p></entry><entry><p>44</p></entry><entry><p>-0.23</p></entry><entry><p>4.33</p></entry><entry><p>0.43</p></entry></row><row><entry><p>M*</p></entry><entry><p>DSL</p></entry><entry><p>3</p></entry><entry><p>CNVi BRI and RGI</p></entry><entry><p>135</p></entry><entry><p>250</p></entry><entry><p>250</p></entry><entry><p>40</p></entry><entry><p>36</p></entry><entry><p>44</p></entry><entry><p>-0.23</p></entry><entry><p>1.29</p></entry><entry><p>1.29</p></entry></row><row><entry><p>M*</p></entry><entry><p>DSL</p></entry><entry><p>3</p></entry><entry><p>CPU Sideband</p></entry><entry><p>135</p></entry><entry><p>125</p></entry><entry><p>125</p></entry><entry><p>40</p></entry><entry><p>36</p></entry><entry><p>44</p></entry><entry><p>-0.23</p></entry><entry><p>4.33</p></entry><entry><p>4.33</p></entry></row><row><entry><p>M*</p></entry><entry><p>DSL</p></entry><entry><p>3</p></entry><entry><p>Imaging Clock, SUSCLK</p></entry><entry><p>135</p></entry><entry><p>375</p></entry><entry><p>375</p></entry><entry><p>40</p></entry><entry><p>36</p></entry><entry><p>44</p></entry><entry><p>-0.23</p></entry><entry><p>0.43</p></entry><entry><p>0.43</p></entry></row><row><entry><p>M*</p></entry><entry><p>DSL</p></entry><entry><p>3</p></entry><entry><p>SPI0 Flash, eSPI</p></entry><entry><p>135</p></entry><entry><p>250</p></entry><entry><p>375</p></entry><entry><p>40</p></entry><entry><p>36</p></entry><entry><p>44</p></entry><entry><p>-0.23</p></entry><entry><p>1.29</p></entry><entry><p>0.43</p></entry></row><row><entry><p>M*</p></entry><entry><p>DSL</p></entry><entry><p>3</p></entry><entry><p>XTAL, RTC</p></entry><entry><p>135</p></entry><entry><p>200</p></entry><entry><p>1775</p></entry><entry><p>40</p></entry><entry><p>36</p></entry><entry><p>44</p></entry><entry><p>-0.23</p></entry><entry><p>2.05</p></entry><entry><p>0.006</p></entry></row><row><entry><p>M*</p></entry><entry><p>DSL</p></entry><entry><p>4</p></entry><entry><p>CLINK, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SVID, SoundWire, THC-SPI, UART</p></entry><entry><p>235</p></entry><entry><p>125</p></entry><entry><p>375</p></entry><entry><p>40</p></entry><entry><p>36</p></entry><entry><p>44</p></entry><entry><p>-0.15</p></entry><entry><p>5.84</p></entry><entry><p>0.69</p></entry></row><row><entry><p>M*</p></entry><entry><p>DSL</p></entry><entry><p>4</p></entry><entry><p>CNVi BRI and RGI</p></entry><entry><p>235</p></entry><entry><p>250</p></entry><entry><p>250</p></entry><entry><p>40</p></entry><entry><p>36</p></entry><entry><p>44</p></entry><entry><p>-0.15</p></entry><entry><p>1.98</p></entry><entry><p>1.98</p></entry></row><row><entry><p>M*</p></entry><entry><p>DSL</p></entry><entry><p>4</p></entry><entry><p>CPU Sideband</p></entry><entry><p>235</p></entry><entry><p>125</p></entry><entry><p>125</p></entry><entry><p>40</p></entry><entry><p>36</p></entry><entry><p>44</p></entry><entry><p>-0.15</p></entry><entry><p>5.84</p></entry><entry><p>5.84</p></entry></row><row><entry><p>M*</p></entry><entry><p>DSL</p></entry><entry><p>4</p></entry><entry><p>Imaging Clock, SUSCLK</p></entry><entry><p>235</p></entry><entry><p>375</p></entry><entry><p>375</p></entry><entry><p>40</p></entry><entry><p>36</p></entry><entry><p>44</p></entry><entry><p>-0.15</p></entry><entry><p>0.69</p></entry><entry><p>0.69</p></entry></row><row><entry><p>M*</p></entry><entry><p>DSL</p></entry><entry><p>4</p></entry><entry><p>SPI0 Flash, eSPI</p></entry><entry><p>235</p></entry><entry><p>250</p></entry><entry><p>375</p></entry><entry><p>40</p></entry><entry><p>36</p></entry><entry><p>44</p></entry><entry><p>-0.15</p></entry><entry><p>1.98</p></entry><entry><p>0.69</p></entry></row><row><entry><p>M*</p></entry><entry><p>DSL</p></entry><entry><p>4</p></entry><entry><p>XTAL, RTC</p></entry><entry><p>235</p></entry><entry><p>200</p></entry><entry><p>1775</p></entry><entry><p>40</p></entry><entry><p>36</p></entry><entry><p>44</p></entry><entry><p>-0.15</p></entry><entry><p>3.04</p></entry><entry><p>0.002</p></entry></row></tbody></tgroup></table><table id="TABLE_PCB_Stack-up_F0E3E802-16D3-4529-B2D5-AB2766608834_Tline_Spec_Single_Ended__2"><title>Type-3, 0.8mm, 8L, Mainstream, Mid Loss (ML) Tline Spec (Single Ended) Notes</title><tgroup cols="1"><thead><row><entry>Note</entry></row></thead><tbody><row><entry><p>Based on Tline Spec (Single Ended) table recommendation, the CLK - Any (um) spacing requirement shall be applicable for; 	</p><p>1) CLK to DATA signals on similar signaling group 	</p><p>2) CLK to DATA signals from other signaling group</p><p>3) CLK to CLK signals from other signaling group   </p><p /><p>For CLK to pseudo static signals, the spacing between the CLK to others can be relaxed and used the DATA - Any (um) spacing requirement.  </p><p /><p>Example of pseudo static signal: RESET, ALERT, Chip Select (CS), Request (REQ), INTERRUPT, INIT.</p></entry></row></tbody></tgroup></table></section></body></topic>