(librepcb_component
 (uuid f8dbb0a1-d558-4df9-82f1-86564304a768)
 (version "0.1")
 (author "LibrePCB")
 (created 2015-12-20T22:11:03Z)
 (modified 2015-12-20T22:11:03Z)
 (deprecated false)
 (name "CX")
 (description "<B>X CAPACITOR</B><p>\nfor power line\n\nThis element was automatically imported from Eagle\nFilepath: rcl.lbr\nName: CX\nNOTE: Remove this text after manual rework!")
 (keywords "")
 (schematic_only false)
 (default_value "")
 (prefix "CX")
 (signal 7bdf360c-b2cf-437a-b1cc-b6788994cf8d (name "1") (role passive)
  (required false) (negated false) (clock false) (forced_net "")
 )
 (signal 68690a33-db60-4d6e-864e-745c86d25bff (name "2") (role passive)
  (required false) (negated false) (clock false) (forced_net "")
 )
 (variant 388f0c38-7717-4a44-9a29-5c53954aa567 (norm "")
  (name "default")
  (description "")
  (gate dd331eee-136f-411e-93a2-072d123c79c7
   (symbol 26407a68-e278-4464-b15a-44504345524c)
   (pos 0.0 0.0) (rot 0.0) (required true) (suffix "")
   (pin c8472c3d-0737-4ce3-9a71-ae4c2d4ca5ee (sig 68690a33-db60-4d6e-864e-745c86d25bff) (disp signal))
   (pin cb22cc71-d694-41b8-afdf-022acfe65004 (sig 7bdf360c-b2cf-437a-b1cc-b6788994cf8d) (disp signal))
  )
 )
)
