;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 12/7/2017 4:58:50 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x4FFC2000  	536891388
0x0004	0x0D110000  	3345
0x0008	0x0D050000  	3333
0x000C	0x0D050000  	3333
0x0010	0x0D050000  	3333
0x0014	0x0D050000  	3333
0x0018	0x0D050000  	3333
0x001C	0x0D050000  	3333
0x0020	0x0D050000  	3333
0x0024	0x0D050000  	3333
0x0028	0x0D050000  	3333
0x002C	0x0D050000  	3333
0x0030	0x0D050000  	3333
0x0034	0x0D050000  	3333
0x0038	0x0D050000  	3333
0x003C	0x0D050000  	3333
0x0040	0x0D050000  	3333
0x0044	0x0D050000  	3333
0x0048	0x0D050000  	3333
0x004C	0x0D050000  	3333
0x0050	0x0D050000  	3333
0x0054	0x0D050000  	3333
0x0058	0x0D050000  	3333
0x005C	0x0D050000  	3333
0x0060	0x0D050000  	3333
0x0064	0x0D050000  	3333
0x0068	0x0D050000  	3333
0x006C	0x0D050000  	3333
0x0070	0x0D050000  	3333
0x0074	0x0D050000  	3333
0x0078	0x0D050000  	3333
0x007C	0x0D050000  	3333
0x0080	0x0D050000  	3333
0x0084	0x0D050000  	3333
0x0088	0x0D050000  	3333
0x008C	0x0D050000  	3333
0x0090	0x0D050000  	3333
0x0094	0x0D050000  	3333
0x0098	0x0D050000  	3333
0x009C	0x0D050000  	3333
0x00A0	0x0D050000  	3333
0x00A4	0x0D050000  	3333
0x00A8	0x0D050000  	3333
0x00AC	0x0D050000  	3333
0x00B0	0x0D050000  	3333
0x00B4	0x0D050000  	3333
0x00B8	0x0D050000  	3333
0x00BC	0x0D050000  	3333
0x00C0	0x0D050000  	3333
0x00C4	0x0D050000  	3333
0x00C8	0x0D050000  	3333
0x00CC	0x0D050000  	3333
0x00D0	0x0D050000  	3333
0x00D4	0x0D050000  	3333
0x00D8	0x0D050000  	3333
0x00DC	0x0D050000  	3333
0x00E0	0x0D050000  	3333
0x00E4	0x0D050000  	3333
0x00E8	0x0D050000  	3333
0x00EC	0x0D050000  	3333
0x00F0	0x0D050000  	3333
0x00F4	0x0D050000  	3333
0x00F8	0x0D050000  	3333
0x00FC	0x0D050000  	3333
0x0100	0x0D050000  	3333
0x0104	0x0D050000  	3333
0x0108	0x0D050000  	3333
0x010C	0x0D050000  	3333
0x0110	0x0D050000  	3333
0x0114	0x0D050000  	3333
0x0118	0x0D050000  	3333
0x011C	0x0D050000  	3333
0x0120	0x0D050000  	3333
0x0124	0x0D050000  	3333
0x0128	0x0D050000  	3333
0x012C	0x0D050000  	3333
; end of ____SysVT
_main:
;ADC.c, 5 :: 		void main() {
0x0D10	0xF000F846  BL	3488
0x0D14	0xF000F8FA  BL	3852
0x0D18	0xF7FFFFEA  BL	3312
;ADC.c, 6 :: 		ADC_Set_Input_Channel(_ADC_CHANNEL_0); // Set ADC channel 0 as an analog input
0x0D1C	0xF2400001  MOVW	R0, #1
0x0D20	0xF7FFFF5C  BL	_ADC_Set_Input_Channel+0
;ADC.c, 7 :: 		ADC1_Init();                            // Initialize ADC module
0x0D24	0xF7FFFF40  BL	_ADC1_Init+0
;ADC.c, 10 :: 		UART1_Init_Advanced(9600, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART1_PA9_10);
0x0D28	0x481A    LDR	R0, [PC, #104]
0x0D2A	0xB401    PUSH	(R0)
0x0D2C	0xF2400300  MOVW	R3, #0
0x0D30	0xF2400200  MOVW	R2, #0
0x0D34	0xF2400100  MOVW	R1, #0
0x0D38	0xF2425080  MOVW	R0, #9600
0x0D3C	0xF7FFFF20  BL	_UART1_Init_Advanced+0
0x0D40	0xB001    ADD	SP, SP, #4
;ADC.c, 11 :: 		Delay_ms(100);                  // Wait for UART module to stabilize
0x0D42	0xF644777F  MOVW	R7, #20351
0x0D46	0xF2C00712  MOVT	R7, #18
L_main0:
0x0D4A	0x1E7F    SUBS	R7, R7, #1
0x0D4C	0xD1FD    BNE	L_main0
0x0D4E	0xBF00    NOP
0x0D50	0xBF00    NOP
0x0D52	0xBF00    NOP
0x0D54	0xBF00    NOP
0x0D56	0xBF00    NOP
;ADC.c, 13 :: 		while(1){
L_main2:
;ADC.c, 14 :: 		adc_value = ADC1_Get_Sample(0);        // read analog value from ADC module channel 0
0x0D58	0x2000    MOVS	R0, #0
0x0D5A	0xF7FFFF9D  BL	_ADC1_Get_Sample+0
0x0D5E	0x490E    LDR	R1, [PC, #56]
0x0D60	0x8008    STRH	R0, [R1, #0]
;ADC.c, 15 :: 		WordToStr( adc_value, myint );         // convert for sending via uart
0x0D62	0x490E    LDR	R1, [PC, #56]
0x0D64	0xF7FFFEE4  BL	_WordToStr+0
;ADC.c, 16 :: 		UART1_Write_Text( myint );             // write via uart
0x0D68	0x480C    LDR	R0, [PC, #48]
0x0D6A	0xF7FFFEBB  BL	_UART1_Write_Text+0
;ADC.c, 17 :: 		UART1_Write( 13 );                     // carriage return
0x0D6E	0x200D    MOVS	R0, #13
0x0D70	0xF7FFFEC6  BL	_UART1_Write+0
;ADC.c, 18 :: 		UART1_Write( 10 );                     // line feed
0x0D74	0x200A    MOVS	R0, #10
0x0D76	0xF7FFFEC3  BL	_UART1_Write+0
;ADC.c, 19 :: 		Delay_ms(1000);
0x0D7A	0xF64127FF  MOVW	R7, #6911
0x0D7E	0xF2C007B7  MOVT	R7, #183
L_main4:
0x0D82	0x1E7F    SUBS	R7, R7, #1
0x0D84	0xD1FD    BNE	L_main4
0x0D86	0xBF00    NOP
0x0D88	0xBF00    NOP
0x0D8A	0xBF00    NOP
0x0D8C	0xBF00    NOP
0x0D8E	0xBF00    NOP
;ADC.c, 20 :: 		}
0x0D90	0xE7E2    B	L_main2
;ADC.c, 21 :: 		}
L_end_main:
L__main_end_loop:
0x0D92	0xE7FE    B	L__main_end_loop
0x0D94	0x0E900000  	__GPIO_MODULE_USART1_PA9_10+0
0x0D98	0x00002000  	_adc_value+0
0x0D9C	0x00022000  	_myint+0
; end of _main
___FillZeros:
;__Lib_System_101_102_103.c, 70 :: 		
0x0CB4	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 72 :: 		
0x0CB6	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x0CBA	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 74 :: 		
0x0CBE	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 75 :: 		
0x0CC2	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 76 :: 		
0x0CC4	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 77 :: 		
0x0CC8	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 78 :: 		
0x0CCA	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 79 :: 		
0x0CCC	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 80 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 81 :: 		
0x0CCE	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 82 :: 		
0x0CD2	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 83 :: 		
0x0CD6	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 84 :: 		
0x0CD8	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 85 :: 		
0x0CDC	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 86 :: 		
0x0CDE	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 87 :: 		
0x0CE0	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 88 :: 		
0x0CE4	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 89 :: 		
0x0CE8	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 90 :: 		
L_norep:
;__Lib_System_101_102_103.c, 92 :: 		
L_end___FillZeros:
0x0CEA	0xB001    ADD	SP, SP, #4
0x0CEC	0x4770    BX	LR
; end of ___FillZeros
_ADC_Set_Input_Channel:
;__Lib_ADC_12_32F10x_10ch.c, 35 :: 		
; input_mask start address is: 0 (R0)
0x0BDC	0xB081    SUB	SP, SP, #4
0x0BDE	0xF8CDE000  STR	LR, [SP, #0]
0x0BE2	0xFA1FF980  UXTH	R9, R0
; input_mask end address is: 0 (R0)
; input_mask start address is: 36 (R9)
;__Lib_ADC_12_32F10x_10ch.c, 36 :: 		
0x0BE6	0xF3C90100  UBFX	R1, R9, #0, #1
0x0BEA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel0
;__Lib_ADC_12_32F10x_10ch.c, 37 :: 		
0x0BEC	0xF2400101  MOVW	R1, #1
0x0BF0	0x4827    LDR	R0, [PC, #156]
0x0BF2	0xF7FFFE21  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel0:
;__Lib_ADC_12_32F10x_10ch.c, 38 :: 		
0x0BF6	0xF3C90140  UBFX	R1, R9, #1, #1
0x0BFA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel1
;__Lib_ADC_12_32F10x_10ch.c, 39 :: 		
0x0BFC	0xF2400102  MOVW	R1, #2
0x0C00	0x4823    LDR	R0, [PC, #140]
0x0C02	0xF7FFFE19  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel1:
;__Lib_ADC_12_32F10x_10ch.c, 40 :: 		
0x0C06	0xF3C90180  UBFX	R1, R9, #2, #1
0x0C0A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel2
;__Lib_ADC_12_32F10x_10ch.c, 41 :: 		
0x0C0C	0xF2400104  MOVW	R1, #4
0x0C10	0x481F    LDR	R0, [PC, #124]
0x0C12	0xF7FFFE11  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel2:
;__Lib_ADC_12_32F10x_10ch.c, 42 :: 		
0x0C16	0xF3C901C0  UBFX	R1, R9, #3, #1
0x0C1A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel3
;__Lib_ADC_12_32F10x_10ch.c, 43 :: 		
0x0C1C	0xF2400108  MOVW	R1, #8
0x0C20	0x481B    LDR	R0, [PC, #108]
0x0C22	0xF7FFFE09  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel3:
;__Lib_ADC_12_32F10x_10ch.c, 44 :: 		
0x0C26	0xF3C91100  UBFX	R1, R9, #4, #1
0x0C2A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel4
;__Lib_ADC_12_32F10x_10ch.c, 45 :: 		
0x0C2C	0xF2400110  MOVW	R1, #16
0x0C30	0x4817    LDR	R0, [PC, #92]
0x0C32	0xF7FFFE01  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel4:
;__Lib_ADC_12_32F10x_10ch.c, 46 :: 		
0x0C36	0xF3C91140  UBFX	R1, R9, #5, #1
0x0C3A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel5
;__Lib_ADC_12_32F10x_10ch.c, 47 :: 		
0x0C3C	0xF2400120  MOVW	R1, #32
0x0C40	0x4813    LDR	R0, [PC, #76]
0x0C42	0xF7FFFDF9  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel5:
;__Lib_ADC_12_32F10x_10ch.c, 48 :: 		
0x0C46	0xF3C91180  UBFX	R1, R9, #6, #1
0x0C4A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel6
;__Lib_ADC_12_32F10x_10ch.c, 49 :: 		
0x0C4C	0xF2400140  MOVW	R1, #64
0x0C50	0x480F    LDR	R0, [PC, #60]
0x0C52	0xF7FFFDF1  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel6:
;__Lib_ADC_12_32F10x_10ch.c, 50 :: 		
0x0C56	0xF3C911C0  UBFX	R1, R9, #7, #1
0x0C5A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel7
;__Lib_ADC_12_32F10x_10ch.c, 51 :: 		
0x0C5C	0xF2400180  MOVW	R1, #128
0x0C60	0x480B    LDR	R0, [PC, #44]
0x0C62	0xF7FFFDE9  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel7:
;__Lib_ADC_12_32F10x_10ch.c, 52 :: 		
0x0C66	0xF3C92100  UBFX	R1, R9, #8, #1
0x0C6A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel8
;__Lib_ADC_12_32F10x_10ch.c, 53 :: 		
0x0C6C	0xF2400101  MOVW	R1, #1
0x0C70	0x4808    LDR	R0, [PC, #32]
0x0C72	0xF7FFFDE1  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel8:
;__Lib_ADC_12_32F10x_10ch.c, 54 :: 		
0x0C76	0xF3C92140  UBFX	R1, R9, #9, #1
; input_mask end address is: 36 (R9)
0x0C7A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel9
;__Lib_ADC_12_32F10x_10ch.c, 55 :: 		
0x0C7C	0xF2400102  MOVW	R1, #2
0x0C80	0x4804    LDR	R0, [PC, #16]
0x0C82	0xF7FFFDD9  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel9:
;__Lib_ADC_12_32F10x_10ch.c, 56 :: 		
L_end_ADC_Set_Input_Channel:
0x0C86	0xF8DDE000  LDR	LR, [SP, #0]
0x0C8A	0xB001    ADD	SP, SP, #4
0x0C8C	0x4770    BX	LR
0x0C8E	0xBF00    NOP
0x0C90	0x08004001  	GPIOA_BASE+0
0x0C94	0x0C004001  	GPIOB_BASE+0
; end of _ADC_Set_Input_Channel
_GPIO_Analog_Input:
;__Lib_GPIO_32F10x.c, 373 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0838	0xB081    SUB	SP, SP, #4
0x083A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 374 :: 		
0x083E	0xF04F0201  MOV	R2, #1
0x0842	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0844	0xF7FFFE04  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 375 :: 		
L_end_GPIO_Analog_Input:
0x0848	0xF8DDE000  LDR	LR, [SP, #0]
0x084C	0xB001    ADD	SP, SP, #4
0x084E	0x4770    BX	LR
; end of _GPIO_Analog_Input
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0450	0xB081    SUB	SP, SP, #4
0x0452	0xF8CDE000  STR	LR, [SP, #0]
0x0456	0xB28C    UXTH	R4, R1
0x0458	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x045A	0x4B77    LDR	R3, [PC, #476]
0x045C	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x0460	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x0462	0x4618    MOV	R0, R3
0x0464	0xF7FFFE64  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x0468	0xF1B40FFF  CMP	R4, #255
0x046C	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x046E	0x4B73    LDR	R3, [PC, #460]
0x0470	0x429D    CMP	R5, R3
0x0472	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x0474	0xF04F3333  MOV	R3, #858993459
0x0478	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x047A	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x047C	0x2D42    CMP	R5, #66
0x047E	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x0480	0xF04F3344  MOV	R3, #1145324612
0x0484	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x0486	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0488	0xF64F73FF  MOVW	R3, #65535
0x048C	0x429C    CMP	R4, R3
0x048E	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x0490	0x4B6A    LDR	R3, [PC, #424]
0x0492	0x429D    CMP	R5, R3
0x0494	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0496	0xF04F3333  MOV	R3, #858993459
0x049A	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x049C	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x049E	0xF04F3333  MOV	R3, #858993459
0x04A2	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x04A4	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x04A6	0x2D42    CMP	R5, #66
0x04A8	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x04AA	0xF04F3344  MOV	R3, #1145324612
0x04AE	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x04B0	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x04B2	0xF04F3344  MOV	R3, #1145324612
0x04B6	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x04B8	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x04BA	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x04BC	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x04BE	0xF0050301  AND	R3, R5, #1
0x04C2	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x04C4	0x2100    MOVS	R1, #0
0x04C6	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x04C8	0xF0050302  AND	R3, R5, #2
0x04CC	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x04CE	0xF40573C0  AND	R3, R5, #384
0x04D2	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x04D4	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x04D6	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x04D8	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x04DA	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x04DC	0xF0050304  AND	R3, R5, #4
0x04E0	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x04E2	0xF0050320  AND	R3, R5, #32
0x04E6	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x04E8	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x04EA	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x04EC	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x04EE	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x04F0	0xF0050308  AND	R3, R5, #8
0x04F4	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x04F6	0xF0050320  AND	R3, R5, #32
0x04FA	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x04FC	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x04FE	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x0500	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x0502	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0504	0x4B4E    LDR	R3, [PC, #312]
0x0506	0xEA050303  AND	R3, R5, R3, LSL #0
0x050A	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x050C	0x2003    MOVS	R0, #3
0x050E	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x0510	0xF4057300  AND	R3, R5, #512
0x0514	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x0516	0x2002    MOVS	R0, #2
0x0518	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x051A	0xF4056380  AND	R3, R5, #1024
0x051E	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x0520	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x0522	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x0524	0xF005030C  AND	R3, R5, #12
0x0528	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x052A	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x052C	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x052E	0xF00403FF  AND	R3, R4, #255
0x0532	0xB29B    UXTH	R3, R3
0x0534	0x2B00    CMP	R3, #0
0x0536	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x0538	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x053A	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x053C	0xFA1FF884  UXTH	R8, R4
0x0540	0x4632    MOV	R2, R6
0x0542	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x0544	0x2808    CMP	R0, #8
0x0546	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x0548	0xF04F0301  MOV	R3, #1
0x054C	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x0550	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x0554	0x42A3    CMP	R3, R4
0x0556	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x0558	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x055A	0xF04F030F  MOV	R3, #15
0x055E	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x0560	0x43DB    MVN	R3, R3
0x0562	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x0566	0xFA01F305  LSL	R3, R1, R5
0x056A	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x056E	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x0570	0xF4067381  AND	R3, R6, #258
0x0574	0xF5B37F81  CMP	R3, #258
0x0578	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x057A	0xF2020414  ADDW	R4, R2, #20
0x057E	0xF04F0301  MOV	R3, #1
0x0582	0x4083    LSLS	R3, R0
0x0584	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x0586	0xF0060382  AND	R3, R6, #130
0x058A	0x2B82    CMP	R3, #130
0x058C	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x058E	0xF2020410  ADDW	R4, R2, #16
0x0592	0xF04F0301  MOV	R3, #1
0x0596	0x4083    LSLS	R3, R0
0x0598	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x059A	0x462F    MOV	R7, R5
0x059C	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x059E	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x05A0	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x05A2	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x05A4	0xFA1FF088  UXTH	R0, R8
0x05A8	0x460F    MOV	R7, R1
0x05AA	0x4631    MOV	R1, R6
0x05AC	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x05AE	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x05B0	0x460F    MOV	R7, R1
0x05B2	0x4629    MOV	R1, R5
0x05B4	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x05B6	0xF1B00FFF  CMP	R0, #255
0x05BA	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x05BC	0x1D33    ADDS	R3, R6, #4
0x05BE	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x05C2	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x05C4	0x2A08    CMP	R2, #8
0x05C6	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x05C8	0xF2020408  ADDW	R4, R2, #8
0x05CC	0xF04F0301  MOV	R3, #1
0x05D0	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x05D4	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x05D8	0x42A3    CMP	R3, R4
0x05DA	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x05DC	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x05DE	0xF04F030F  MOV	R3, #15
0x05E2	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x05E4	0x43DB    MVN	R3, R3
0x05E6	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x05EA	0xFA07F305  LSL	R3, R7, R5
0x05EE	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x05F2	0xF4017381  AND	R3, R1, #258
0x05F6	0xF5B37F81  CMP	R3, #258
0x05FA	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x05FC	0xF2060514  ADDW	R5, R6, #20
0x0600	0xF2020408  ADDW	R4, R2, #8
0x0604	0xF04F0301  MOV	R3, #1
0x0608	0x40A3    LSLS	R3, R4
0x060A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x060C	0xF0010382  AND	R3, R1, #130
0x0610	0x2B82    CMP	R3, #130
0x0612	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x0614	0xF2060510  ADDW	R5, R6, #16
0x0618	0xF2020408  ADDW	R4, R2, #8
0x061C	0xF04F0301  MOV	R3, #1
0x0620	0x40A3    LSLS	R3, R4
0x0622	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x0624	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x0626	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0628	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x062A	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x062C	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x0630	0xF8DDE000  LDR	LR, [SP, #0]
0x0634	0xB001    ADD	SP, SP, #4
0x0636	0x4770    BX	LR
0x0638	0xFC00FFFF  	#-1024
0x063C	0x00140008  	#524308
0x0640	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0130	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0132	0x4919    LDR	R1, [PC, #100]
0x0134	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0138	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x013A	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x013C	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x013E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0140	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0142	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0144	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0146	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0148	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x014A	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x014C	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x014E	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0150	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0152	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0154	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0156	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x015A	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x015C	0x490F    LDR	R1, [PC, #60]
0x015E	0x4288    CMP	R0, R1
0x0160	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0162	0x490F    LDR	R1, [PC, #60]
0x0164	0x4288    CMP	R0, R1
0x0166	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0168	0x490E    LDR	R1, [PC, #56]
0x016A	0x4288    CMP	R0, R1
0x016C	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x016E	0x490E    LDR	R1, [PC, #56]
0x0170	0x4288    CMP	R0, R1
0x0172	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0174	0x490D    LDR	R1, [PC, #52]
0x0176	0x4288    CMP	R0, R1
0x0178	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x017A	0x490D    LDR	R1, [PC, #52]
0x017C	0x4288    CMP	R0, R1
0x017E	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0180	0x490C    LDR	R1, [PC, #48]
0x0182	0x4288    CMP	R0, R1
0x0184	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0186	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x0188	0x490B    LDR	R1, [PC, #44]
0x018A	0x6809    LDR	R1, [R1, #0]
0x018C	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0190	0x4909    LDR	R1, [PC, #36]
0x0192	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x0194	0xB001    ADD	SP, SP, #4
0x0196	0x4770    BX	LR
0x0198	0xFC00FFFF  	#-1024
0x019C	0x08004001  	#1073809408
0x01A0	0x0C004001  	#1073810432
0x01A4	0x10004001  	#1073811456
0x01A8	0x14004001  	#1073812480
0x01AC	0x18004001  	#1073813504
0x01B0	0x1C004001  	#1073814528
0x01B4	0x20004001  	#1073815552
0x01B8	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_ADC1_Init:
;__Lib_ADC_12_32F10x_10ch.c, 128 :: 		
0x0BA8	0xB081    SUB	SP, SP, #4
0x0BAA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_12_32F10x_10ch.c, 129 :: 		
0x0BAE	0x4907    LDR	R1, [PC, #28]
0x0BB0	0x4807    LDR	R0, [PC, #28]
0x0BB2	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_12_32F10x_10ch.c, 131 :: 		
0x0BB4	0x2101    MOVS	R1, #1
0x0BB6	0xB249    SXTB	R1, R1
0x0BB8	0x4806    LDR	R0, [PC, #24]
0x0BBA	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_12_32F10x_10ch.c, 133 :: 		
0x0BBC	0x4806    LDR	R0, [PC, #24]
0x0BBE	0xF7FFFDA7  BL	__Lib_ADC_12_32F10x_10ch_ADCx_Init+0
;__Lib_ADC_12_32F10x_10ch.c, 166 :: 		
L_end_ADC1_Init:
0x0BC2	0xF8DDE000  LDR	LR, [SP, #0]
0x0BC6	0xB001    ADD	SP, SP, #4
0x0BC8	0x4770    BX	LR
0x0BCA	0xBF00    NOP
0x0BCC	0x0C990000  	_ADC1_Get_Sample+0
0x0BD0	0x00242000  	_ADC_Get_Sample_Ptr+0
0x0BD4	0x03244242  	RCC_APB2ENRbits+0
0x0BD8	0x24004001  	ADC1_SR+0
; end of _ADC1_Init
__Lib_ADC_12_32F10x_10ch_ADCx_Init:
;__Lib_ADC_12_32F10x_10ch.c, 58 :: 		
; base start address is: 0 (R0)
0x0710	0xB081    SUB	SP, SP, #4
; base end address is: 0 (R0)
; base start address is: 0 (R0)
;__Lib_ADC_12_32F10x_10ch.c, 62 :: 		
0x0712	0x1D03    ADDS	R3, R0, #4
0x0714	0x681A    LDR	R2, [R3, #0]
0x0716	0x4946    LDR	R1, [PC, #280]
0x0718	0xEA020101  AND	R1, R2, R1, LSL #0
0x071C	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_10ch.c, 64 :: 		
0x071E	0xF2000308  ADDW	R3, R0, #8
0x0722	0x681A    LDR	R2, [R3, #0]
0x0724	0x4943    LDR	R1, [PC, #268]
0x0726	0xEA020101  AND	R1, R2, R1, LSL #0
0x072A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_10ch.c, 66 :: 		
0x072C	0x1D03    ADDS	R3, R0, #4
0x072E	0x2200    MOVS	R2, #0
0x0730	0x6819    LDR	R1, [R3, #0]
0x0732	0xF3624110  BFI	R1, R2, #16, #1
0x0736	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_10ch.c, 67 :: 		
0x0738	0x1D03    ADDS	R3, R0, #4
0x073A	0x2200    MOVS	R2, #0
0x073C	0x6819    LDR	R1, [R3, #0]
0x073E	0xF3624151  BFI	R1, R2, #17, #1
0x0742	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_10ch.c, 68 :: 		
0x0744	0x1D03    ADDS	R3, R0, #4
0x0746	0x2200    MOVS	R2, #0
0x0748	0x6819    LDR	R1, [R3, #0]
0x074A	0xF3624192  BFI	R1, R2, #18, #1
0x074E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_10ch.c, 69 :: 		
0x0750	0x1D03    ADDS	R3, R0, #4
0x0752	0x2200    MOVS	R2, #0
0x0754	0x6819    LDR	R1, [R3, #0]
0x0756	0xF36241D3  BFI	R1, R2, #19, #1
0x075A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_10ch.c, 71 :: 		
0x075C	0x1D03    ADDS	R3, R0, #4
0x075E	0x2200    MOVS	R2, #0
0x0760	0x6819    LDR	R1, [R3, #0]
0x0762	0xF3622108  BFI	R1, R2, #8, #1
0x0766	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_10ch.c, 74 :: 		
0x0768	0xF2000308  ADDW	R3, R0, #8
0x076C	0x2200    MOVS	R2, #0
0x076E	0x6819    LDR	R1, [R3, #0]
0x0770	0xF3620141  BFI	R1, R2, #1, #1
0x0774	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_10ch.c, 76 :: 		
0x0776	0xF2000308  ADDW	R3, R0, #8
0x077A	0x2200    MOVS	R2, #0
0x077C	0x6819    LDR	R1, [R3, #0]
0x077E	0xF36221CB  BFI	R1, R2, #11, #1
0x0782	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_10ch.c, 78 :: 		
0x0784	0xF2000308  ADDW	R3, R0, #8
0x0788	0x2201    MOVS	R2, #1
0x078A	0x6819    LDR	R1, [R3, #0]
0x078C	0xF3624151  BFI	R1, R2, #17, #1
0x0790	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_10ch.c, 79 :: 		
0x0792	0xF2000308  ADDW	R3, R0, #8
0x0796	0x2201    MOVS	R2, #1
0x0798	0x6819    LDR	R1, [R3, #0]
0x079A	0xF3624192  BFI	R1, R2, #18, #1
0x079E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_10ch.c, 80 :: 		
0x07A0	0xF2000308  ADDW	R3, R0, #8
0x07A4	0x2201    MOVS	R2, #1
0x07A6	0x6819    LDR	R1, [R3, #0]
0x07A8	0xF36241D3  BFI	R1, R2, #19, #1
0x07AC	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_10ch.c, 83 :: 		
0x07AE	0xF200032C  ADDW	R3, R0, #44
0x07B2	0x2200    MOVS	R2, #0
0x07B4	0x6819    LDR	R1, [R3, #0]
0x07B6	0xF3625114  BFI	R1, R2, #20, #1
0x07BA	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_10ch.c, 84 :: 		
0x07BC	0xF200032C  ADDW	R3, R0, #44
0x07C0	0x2200    MOVS	R2, #0
0x07C2	0x6819    LDR	R1, [R3, #0]
0x07C4	0xF3625155  BFI	R1, R2, #21, #1
0x07C8	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_10ch.c, 85 :: 		
0x07CA	0xF200032C  ADDW	R3, R0, #44
0x07CE	0x2200    MOVS	R2, #0
0x07D0	0x6819    LDR	R1, [R3, #0]
0x07D2	0xF3625196  BFI	R1, R2, #22, #1
0x07D6	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_10ch.c, 86 :: 		
0x07D8	0xF200032C  ADDW	R3, R0, #44
0x07DC	0x2200    MOVS	R2, #0
0x07DE	0x6819    LDR	R1, [R3, #0]
0x07E0	0xF36251D7  BFI	R1, R2, #23, #1
0x07E4	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_10ch.c, 92 :: 		
0x07E6	0xF2000308  ADDW	R3, R0, #8
0x07EA	0x2201    MOVS	R2, #1
0x07EC	0x6819    LDR	R1, [R3, #0]
0x07EE	0xF3620100  BFI	R1, R2, #0, #1
0x07F2	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_10ch.c, 95 :: 		
0x07F4	0xF2000308  ADDW	R3, R0, #8
0x07F8	0x2201    MOVS	R2, #1
0x07FA	0x6819    LDR	R1, [R3, #0]
0x07FC	0xF36201C3  BFI	R1, R2, #3, #1
0x0800	0x6019    STR	R1, [R3, #0]
; base end address is: 0 (R0)
;__Lib_ADC_12_32F10x_10ch.c, 96 :: 		
L___Lib_ADC_12_32F10x_10ch_ADCx_Init10:
; base start address is: 0 (R0)
0x0802	0xF2000108  ADDW	R1, R0, #8
0x0806	0x680A    LDR	R2, [R1, #0]
0x0808	0xF3C201C0  UBFX	R1, R2, #3, #1
0x080C	0xB101    CBZ	R1, L___Lib_ADC_12_32F10x_10ch_ADCx_Init11
0x080E	0xE7F8    B	L___Lib_ADC_12_32F10x_10ch_ADCx_Init10
L___Lib_ADC_12_32F10x_10ch_ADCx_Init11:
;__Lib_ADC_12_32F10x_10ch.c, 99 :: 		
0x0810	0xF2000308  ADDW	R3, R0, #8
0x0814	0x2201    MOVS	R2, #1
0x0816	0x6819    LDR	R1, [R3, #0]
0x0818	0xF3620182  BFI	R1, R2, #2, #1
0x081C	0x6019    STR	R1, [R3, #0]
; base end address is: 0 (R0)
;__Lib_ADC_12_32F10x_10ch.c, 100 :: 		
L___Lib_ADC_12_32F10x_10ch_ADCx_Init12:
; base start address is: 0 (R0)
0x081E	0xF2000108  ADDW	R1, R0, #8
0x0822	0x680A    LDR	R2, [R1, #0]
0x0824	0xF3C20180  UBFX	R1, R2, #2, #1
0x0828	0xB101    CBZ	R1, L___Lib_ADC_12_32F10x_10ch_ADCx_Init13
; base end address is: 0 (R0)
0x082A	0xE7F8    B	L___Lib_ADC_12_32F10x_10ch_ADCx_Init12
L___Lib_ADC_12_32F10x_10ch_ADCx_Init13:
;__Lib_ADC_12_32F10x_10ch.c, 102 :: 		
L_end_ADCx_Init:
0x082C	0xB001    ADD	SP, SP, #4
0x082E	0x4770    BX	LR
0x0830	0xFEFFFFF0  	#-983297
0x0834	0xF7FDFFF1  	#-919555
; end of __Lib_ADC_12_32F10x_10ch_ADCx_Init
_UART1_Init_Advanced:
;__Lib_UART_123_45.c, 372 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x0B80	0xB081    SUB	SP, SP, #4
0x0B82	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x0B86	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 374 :: 		
0x0B88	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x0B8A	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x0B8C	0xB408    PUSH	(R3)
0x0B8E	0xB293    UXTH	R3, R2
0x0B90	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x0B92	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x0B94	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x0B96	0xF7FFFE5B  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x0B9A	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 375 :: 		
L_end_UART1_Init_Advanced:
0x0B9C	0xF8DDE000  LDR	LR, [SP, #0]
0x0BA0	0xB001    ADD	SP, SP, #4
0x0BA2	0x4770    BX	LR
0x0BA4	0x38004001  	USART1_SR+0
; end of _UART1_Init_Advanced
__Lib_UART_123_45_UARTx_Init_Advanced:
;__Lib_UART_123_45.c, 294 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0850	0xB089    SUB	SP, SP, #36
0x0852	0xF8CDE000  STR	LR, [SP, #0]
0x0856	0x4683    MOV	R11, R0
0x0858	0xB298    UXTH	R0, R3
0x085A	0x468C    MOV	R12, R1
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 44 (R11)
; baud_rate start address is: 48 (R12)
; parity start address is: 0 (R0)
; stop_bits start address is: 4 (R1)
0x085C	0xF8BD1024  LDRH	R1, [SP, #36]
; module start address is: 24 (R6)
0x0860	0x9E0A    LDR	R6, [SP, #40]
;__Lib_UART_123_45.c, 298 :: 		
0x0862	0xAC04    ADD	R4, SP, #16
0x0864	0xF8AD1004  STRH	R1, [SP, #4]
0x0868	0xF8AD0008  STRH	R0, [SP, #8]
0x086C	0x4620    MOV	R0, R4
0x086E	0xF7FFFD8F  BL	_RCC_GetClocksFrequency+0
0x0872	0xF8BD0008  LDRH	R0, [SP, #8]
0x0876	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 301 :: 		
0x087A	0x4C64    LDR	R4, [PC, #400]
0x087C	0x45A3    CMP	R11, R4
0x087E	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced15
;__Lib_UART_123_45.c, 302 :: 		
0x0880	0x2501    MOVS	R5, #1
0x0882	0xB26D    SXTB	R5, R5
0x0884	0x4C62    LDR	R4, [PC, #392]
0x0886	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 303 :: 		
0x0888	0x4D62    LDR	R5, [PC, #392]
0x088A	0x4C63    LDR	R4, [PC, #396]
0x088C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 304 :: 		
0x088E	0x4D63    LDR	R5, [PC, #396]
0x0890	0x4C63    LDR	R4, [PC, #396]
0x0892	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 305 :: 		
0x0894	0x4D63    LDR	R5, [PC, #396]
0x0896	0x4C64    LDR	R4, [PC, #400]
0x0898	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 306 :: 		
0x089A	0x4D64    LDR	R5, [PC, #400]
0x089C	0x4C64    LDR	R4, [PC, #400]
0x089E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 307 :: 		
0x08A0	0x9C07    LDR	R4, [SP, #28]
0x08A2	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 308 :: 		
0x08A4	0xE056    B	L___Lib_UART_123_45_UARTx_Init_Advanced16
L___Lib_UART_123_45_UARTx_Init_Advanced15:
;__Lib_UART_123_45.c, 309 :: 		
0x08A6	0x4C63    LDR	R4, [PC, #396]
0x08A8	0x45A3    CMP	R11, R4
0x08AA	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced17
;__Lib_UART_123_45.c, 310 :: 		
0x08AC	0x2501    MOVS	R5, #1
0x08AE	0xB26D    SXTB	R5, R5
0x08B0	0x4C61    LDR	R4, [PC, #388]
0x08B2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 311 :: 		
0x08B4	0x4D61    LDR	R5, [PC, #388]
0x08B6	0x4C58    LDR	R4, [PC, #352]
0x08B8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 312 :: 		
0x08BA	0x4D61    LDR	R5, [PC, #388]
0x08BC	0x4C58    LDR	R4, [PC, #352]
0x08BE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 313 :: 		
0x08C0	0x4D60    LDR	R5, [PC, #384]
0x08C2	0x4C59    LDR	R4, [PC, #356]
0x08C4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 314 :: 		
0x08C6	0x4D60    LDR	R5, [PC, #384]
0x08C8	0x4C59    LDR	R4, [PC, #356]
0x08CA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 315 :: 		
0x08CC	0x9C06    LDR	R4, [SP, #24]
0x08CE	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 316 :: 		
0x08D0	0xE040    B	L___Lib_UART_123_45_UARTx_Init_Advanced18
L___Lib_UART_123_45_UARTx_Init_Advanced17:
;__Lib_UART_123_45.c, 317 :: 		
0x08D2	0x4C5E    LDR	R4, [PC, #376]
0x08D4	0x45A3    CMP	R11, R4
0x08D6	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced19
;__Lib_UART_123_45.c, 318 :: 		
0x08D8	0x2501    MOVS	R5, #1
0x08DA	0xB26D    SXTB	R5, R5
0x08DC	0x4C5C    LDR	R4, [PC, #368]
0x08DE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 319 :: 		
0x08E0	0x4D5C    LDR	R5, [PC, #368]
0x08E2	0x4C4D    LDR	R4, [PC, #308]
0x08E4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 320 :: 		
0x08E6	0x4D5C    LDR	R5, [PC, #368]
0x08E8	0x4C4D    LDR	R4, [PC, #308]
0x08EA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 321 :: 		
0x08EC	0x4D5B    LDR	R5, [PC, #364]
0x08EE	0x4C4E    LDR	R4, [PC, #312]
0x08F0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 322 :: 		
0x08F2	0x4D5B    LDR	R5, [PC, #364]
0x08F4	0x4C4E    LDR	R4, [PC, #312]
0x08F6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 323 :: 		
0x08F8	0x9C06    LDR	R4, [SP, #24]
0x08FA	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 324 :: 		
0x08FC	0xE02A    B	L___Lib_UART_123_45_UARTx_Init_Advanced20
L___Lib_UART_123_45_UARTx_Init_Advanced19:
;__Lib_UART_123_45.c, 325 :: 		
0x08FE	0x4C59    LDR	R4, [PC, #356]
0x0900	0x45A3    CMP	R11, R4
0x0902	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced21
;__Lib_UART_123_45.c, 326 :: 		
0x0904	0x2501    MOVS	R5, #1
0x0906	0xB26D    SXTB	R5, R5
0x0908	0x4C57    LDR	R4, [PC, #348]
0x090A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 327 :: 		
0x090C	0x4D57    LDR	R5, [PC, #348]
0x090E	0x4C42    LDR	R4, [PC, #264]
0x0910	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 328 :: 		
0x0912	0x4D57    LDR	R5, [PC, #348]
0x0914	0x4C42    LDR	R4, [PC, #264]
0x0916	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 329 :: 		
0x0918	0x4D56    LDR	R5, [PC, #344]
0x091A	0x4C43    LDR	R4, [PC, #268]
0x091C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 330 :: 		
0x091E	0x4D56    LDR	R5, [PC, #344]
0x0920	0x4C43    LDR	R4, [PC, #268]
0x0922	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 331 :: 		
0x0924	0x9C06    LDR	R4, [SP, #24]
0x0926	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 332 :: 		
0x0928	0xE014    B	L___Lib_UART_123_45_UARTx_Init_Advanced22
L___Lib_UART_123_45_UARTx_Init_Advanced21:
;__Lib_UART_123_45.c, 333 :: 		
0x092A	0x4C54    LDR	R4, [PC, #336]
0x092C	0x45A3    CMP	R11, R4
0x092E	0xD111    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced23
;__Lib_UART_123_45.c, 334 :: 		
0x0930	0x2501    MOVS	R5, #1
0x0932	0xB26D    SXTB	R5, R5
0x0934	0x4C52    LDR	R4, [PC, #328]
0x0936	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 335 :: 		
0x0938	0x4D52    LDR	R5, [PC, #328]
0x093A	0x4C37    LDR	R4, [PC, #220]
0x093C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 336 :: 		
0x093E	0x4D52    LDR	R5, [PC, #328]
0x0940	0x4C37    LDR	R4, [PC, #220]
0x0942	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 337 :: 		
0x0944	0x4D51    LDR	R5, [PC, #324]
0x0946	0x4C38    LDR	R4, [PC, #224]
0x0948	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 338 :: 		
0x094A	0x4D51    LDR	R5, [PC, #324]
0x094C	0x4C38    LDR	R4, [PC, #224]
0x094E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 339 :: 		
0x0950	0x9C06    LDR	R4, [SP, #24]
0x0952	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 340 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced23:
L___Lib_UART_123_45_UARTx_Init_Advanced22:
L___Lib_UART_123_45_UARTx_Init_Advanced20:
L___Lib_UART_123_45_UARTx_Init_Advanced18:
L___Lib_UART_123_45_UARTx_Init_Advanced16:
;__Lib_UART_123_45.c, 342 :: 		
0x0954	0xF8AD1004  STRH	R1, [SP, #4]
; module end address is: 24 (R6)
0x0958	0xF8AD0008  STRH	R0, [SP, #8]
0x095C	0x4630    MOV	R0, R6
0x095E	0xF7FFFC8F  BL	_GPIO_Alternate_Function_Enable+0
0x0962	0xF8BD0008  LDRH	R0, [SP, #8]
0x0966	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 344 :: 		
0x096A	0xF10B0510  ADD	R5, R11, #16
0x096E	0x2400    MOVS	R4, #0
0x0970	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 345 :: 		
0x0972	0xF10B0510  ADD	R5, R11, #16
0x0976	0x682C    LDR	R4, [R5, #0]
0x0978	0x430C    ORRS	R4, R1
; stop_bits end address is: 4 (R1)
0x097A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 346 :: 		
0x097C	0xF10B050C  ADD	R5, R11, #12
0x0980	0x2400    MOVS	R4, #0
0x0982	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 348 :: 		
0x0984	0xB118    CBZ	R0, L___Lib_UART_123_45_UARTx_Init_Advanced38
;__Lib_UART_123_45.c, 349 :: 		
0x0986	0xF4406080  ORR	R0, R0, #1024
0x098A	0xB280    UXTH	R0, R0
; parity end address is: 0 (R0)
;__Lib_UART_123_45.c, 350 :: 		
0x098C	0xE7FF    B	L___Lib_UART_123_45_UARTx_Init_Advanced24
L___Lib_UART_123_45_UARTx_Init_Advanced38:
;__Lib_UART_123_45.c, 348 :: 		
;__Lib_UART_123_45.c, 350 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced24:
;__Lib_UART_123_45.c, 352 :: 		
; parity start address is: 0 (R0)
0x098E	0xF10B050C  ADD	R5, R11, #12
0x0992	0x682C    LDR	R4, [R5, #0]
0x0994	0x4304    ORRS	R4, R0
; parity end address is: 0 (R0)
0x0996	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 354 :: 		
0x0998	0xF10B060C  ADD	R6, R11, #12
0x099C	0x2501    MOVS	R5, #1
0x099E	0x6834    LDR	R4, [R6, #0]
0x09A0	0xF365344D  BFI	R4, R5, #13, #1
0x09A4	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 355 :: 		
0x09A6	0xF10B060C  ADD	R6, R11, #12
0x09AA	0x2501    MOVS	R5, #1
0x09AC	0x6834    LDR	R4, [R6, #0]
0x09AE	0xF36504C3  BFI	R4, R5, #3, #1
0x09B2	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 356 :: 		
0x09B4	0xF10B060C  ADD	R6, R11, #12
0x09B8	0x2501    MOVS	R5, #1
0x09BA	0x6834    LDR	R4, [R6, #0]
0x09BC	0xF3650482  BFI	R4, R5, #2, #1
0x09C0	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 357 :: 		
0x09C2	0xF10B0514  ADD	R5, R11, #20
0x09C6	0x2400    MOVS	R4, #0
0x09C8	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 362 :: 		
0x09CA	0x9D03    LDR	R5, [SP, #12]
0x09CC	0x2419    MOVS	R4, #25
0x09CE	0x4365    MULS	R5, R4, R5
0x09D0	0xEA4F048C  LSL	R4, R12, #2
; baud_rate end address is: 48 (R12)
0x09D4	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45.c, 363 :: 		
0x09D8	0x2464    MOVS	R4, #100
0x09DA	0xFBB7F4F4  UDIV	R4, R7, R4
0x09DE	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45.c, 365 :: 		
0x09E0	0x0935    LSRS	R5, R6, #4
0x09E2	0x2464    MOVS	R4, #100
0x09E4	0x436C    MULS	R4, R5, R4
0x09E6	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45.c, 366 :: 		
0x09E8	0x0124    LSLS	R4, R4, #4
0x09EA	0xF2040532  ADDW	R5, R4, #50
0x09EE	0x2464    MOVS	R4, #100
0x09F0	0xFBB5F4F4  UDIV	R4, R5, R4
0x09F4	0xF004040F  AND	R4, R4, #15
0x09F8	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45.c, 368 :: 		
0x09FC	0xF10B0508  ADD	R5, R11, #8
; UART_Base end address is: 44 (R11)
0x0A00	0xB2A4    UXTH	R4, R4
0x0A02	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 369 :: 		
L_end_UARTx_Init_Advanced:
0x0A04	0xF8DDE000  LDR	LR, [SP, #0]
0x0A08	0xB009    ADD	SP, SP, #36
0x0A0A	0x4770    BX	LR
0x0A0C	0x38004001  	USART1_SR+0
0x0A10	0x03384242  	RCC_APB2ENR+0
0x0A14	0x0B010000  	_UART1_Write+0
0x0A18	0x002C2000  	_UART_Wr_Ptr+0
0x0A1C	0xFFFFFFFF  	_UART1_Read+0
0x0A20	0x00302000  	_UART_Rd_Ptr+0
0x0A24	0xFFFFFFFF  	_UART1_Data_Ready+0
0x0A28	0x00342000  	_UART_Rdy_Ptr+0
0x0A2C	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x0A30	0x00382000  	_UART_Tx_Idle_Ptr+0
0x0A34	0x44004000  	USART2_SR+0
0x0A38	0x03C44242  	RCC_APB1ENR+0
0x0A3C	0xFFFFFFFF  	_UART2_Write+0
0x0A40	0xFFFFFFFF  	_UART2_Read+0
0x0A44	0xFFFFFFFF  	_UART2_Data_Ready+0
0x0A48	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x0A4C	0x48004000  	USART3_SR+0
0x0A50	0x03C84242  	RCC_APB1ENR+0
0x0A54	0xFFFFFFFF  	_UART3_Write+0
0x0A58	0xFFFFFFFF  	_UART3_Read+0
0x0A5C	0xFFFFFFFF  	_UART3_Data_Ready+0
0x0A60	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x0A64	0x4C004000  	UART4_SR+0
0x0A68	0x03CC4242  	RCC_APB1ENR+0
0x0A6C	0xFFFFFFFF  	_UART4_Write+0
0x0A70	0xFFFFFFFF  	_UART4_Read+0
0x0A74	0xFFFFFFFF  	_UART4_Data_Ready+0
0x0A78	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x0A7C	0x50004000  	UART5_SR+0
0x0A80	0x03D04242  	RCC_APB1ENR+0
0x0A84	0xFFFFFFFF  	_UART5_Write+0
0x0A88	0xFFFFFFFF  	_UART5_Read+0
0x0A8C	0xFFFFFFFF  	_UART5_Data_Ready+0
0x0A90	0xFFFFFFFF  	_UART5_Tx_Idle+0
; end of __Lib_UART_123_45_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_101_102_103.c, 431 :: 		
; RCC_Clocks start address is: 0 (R0)
0x0390	0xB082    SUB	SP, SP, #8
0x0392	0xF8CDE000  STR	LR, [SP, #0]
0x0396	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_101_102_103.c, 434 :: 		
0x0398	0x4619    MOV	R1, R3
0x039A	0x9101    STR	R1, [SP, #4]
0x039C	0xF7FFFF0E  BL	_Get_Fosc_kHz+0
0x03A0	0xF24031E8  MOVW	R1, #1000
0x03A4	0xFB00F201  MUL	R2, R0, R1
0x03A8	0x9901    LDR	R1, [SP, #4]
0x03AA	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 437 :: 		
0x03AC	0x491F    LDR	R1, [PC, #124]
0x03AE	0x7809    LDRB	R1, [R1, #0]
0x03B0	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x03B4	0xB2C8    UXTB	R0, R1
;__Lib_System_101_102_103.c, 438 :: 		
0x03B6	0x491E    LDR	R1, [PC, #120]
0x03B8	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x03BA	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x03BC	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 440 :: 		
0x03BE	0x1D1A    ADDS	R2, R3, #4
0x03C0	0x6819    LDR	R1, [R3, #0]
0x03C2	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x03C4	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 442 :: 		
0x03C6	0x4919    LDR	R1, [PC, #100]
0x03C8	0x8809    LDRH	R1, [R1, #0]
0x03CA	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x03CE	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 443 :: 		
0x03D0	0x4917    LDR	R1, [PC, #92]
0x03D2	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x03D4	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x03D6	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 445 :: 		
0x03D8	0xF2030208  ADDW	R2, R3, #8
0x03DC	0x1D19    ADDS	R1, R3, #4
0x03DE	0x6809    LDR	R1, [R1, #0]
0x03E0	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x03E2	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 447 :: 		
0x03E4	0x4911    LDR	R1, [PC, #68]
0x03E6	0x8809    LDRH	R1, [R1, #0]
0x03E8	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x03EC	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 448 :: 		
0x03EE	0x4910    LDR	R1, [PC, #64]
0x03F0	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x03F2	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x03F4	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 450 :: 		
0x03F6	0xF203020C  ADDW	R2, R3, #12
0x03FA	0x1D19    ADDS	R1, R3, #4
0x03FC	0x6809    LDR	R1, [R1, #0]
0x03FE	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0400	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 452 :: 		
0x0402	0x490A    LDR	R1, [PC, #40]
0x0404	0x8809    LDRH	R1, [R1, #0]
0x0406	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x040A	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 453 :: 		
0x040C	0x4909    LDR	R1, [PC, #36]
0x040E	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0410	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x0412	0xB2C8    UXTB	R0, R1
;__Lib_System_101_102_103.c, 455 :: 		
0x0414	0xF2030210  ADDW	R2, R3, #16
0x0418	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x041C	0x6809    LDR	R1, [R1, #0]
0x041E	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x0422	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 456 :: 		
L_end_RCC_GetClocksFrequency:
0x0424	0xF8DDE000  LDR	LR, [SP, #0]
0x0428	0xB002    ADD	SP, SP, #8
0x042A	0x4770    BX	LR
0x042C	0x10044002  	RCC_CFGRbits+0
0x0430	0x0EFC0000  	__Lib_System_101_102_103_APBAHBPrescTable+0
0x0434	0x0D0C0000  	__Lib_System_101_102_103_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x01BC	0x4801    LDR	R0, [PC, #4]
0x01BE	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x01C0	0x4770    BX	LR
0x01C2	0xBF00    NOP
0x01C4	0x00282000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x0280	0xB081    SUB	SP, SP, #4
0x0282	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x0286	0x2201    MOVS	R2, #1
0x0288	0xB252    SXTB	R2, R2
0x028A	0x493E    LDR	R1, [PC, #248]
0x028C	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x028E	0xF2000168  ADDW	R1, R0, #104
0x0292	0x680B    LDR	R3, [R1, #0]
0x0294	0xF06F6100  MVN	R1, #134217728
0x0298	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x029C	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x029E	0xF0036100  AND	R1, R3, #134217728
0x02A2	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x02A4	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x02A6	0xF0024100  AND	R1, R2, #-2147483648
0x02AA	0xF1B14F00  CMP	R1, #-2147483648
0x02AE	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x02B0	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x02B2	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x02B4	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x02B6	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x02B8	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x02BA	0xF4042170  AND	R1, R4, #983040
0x02BE	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x02C0	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x02C2	0xF64F71FF  MOVW	R1, #65535
0x02C6	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x02CA	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x02CC	0xF4041140  AND	R1, R4, #3145728
0x02D0	0xF5B11F40  CMP	R1, #3145728
0x02D4	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x02D6	0xF06F6170  MVN	R1, #251658240
0x02DA	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x02DE	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x02E0	0x492A    LDR	R1, [PC, #168]
0x02E2	0x680A    LDR	R2, [R1, #0]
0x02E4	0xF06F6170  MVN	R1, #251658240
0x02E8	0x400A    ANDS	R2, R1
0x02EA	0x4928    LDR	R1, [PC, #160]
0x02EC	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x02EE	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x02F0	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x02F2	0xF4041180  AND	R1, R4, #1048576
0x02F6	0xF5B11F80  CMP	R1, #1048576
0x02FA	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x02FC	0xF04F0103  MOV	R1, #3
0x0300	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x0302	0x43C9    MVN	R1, R1
0x0304	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x0308	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x030C	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x030E	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x0310	0x0D61    LSRS	R1, R4, #21
0x0312	0x0109    LSLS	R1, R1, #4
0x0314	0xFA05F101  LSL	R1, R5, R1
0x0318	0x43C9    MVN	R1, R1
0x031A	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x031C	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x0320	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x0322	0x0D61    LSRS	R1, R4, #21
0x0324	0x0109    LSLS	R1, R1, #4
0x0326	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x032A	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x032C	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x032E	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x0332	0xF1B14F00  CMP	R1, #-2147483648
0x0336	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x0338	0x4913    LDR	R1, [PC, #76]
0x033A	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x033C	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x033E	0x4913    LDR	R1, [PC, #76]
0x0340	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x0342	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x0346	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x0348	0xEA4F018A  LSL	R1, R10, #2
0x034C	0xEB090101  ADD	R1, R9, R1, LSL #0
0x0350	0x6809    LDR	R1, [R1, #0]
0x0352	0xF1B13FFF  CMP	R1, #-1
0x0356	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x0358	0xF1090134  ADD	R1, R9, #52
0x035C	0xEA4F038A  LSL	R3, R10, #2
0x0360	0x18C9    ADDS	R1, R1, R3
0x0362	0x6809    LDR	R1, [R1, #0]
0x0364	0x460A    MOV	R2, R1
0x0366	0xEB090103  ADD	R1, R9, R3, LSL #0
0x036A	0x6809    LDR	R1, [R1, #0]
0x036C	0x4608    MOV	R0, R1
0x036E	0x4611    MOV	R1, R2
0x0370	0xF7FFFF2A  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x0374	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x0378	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x037A	0xF8DDE000  LDR	LR, [SP, #0]
0x037E	0xB001    ADD	SP, SP, #4
0x0380	0x4770    BX	LR
0x0382	0xBF00    NOP
0x0384	0x03004242  	RCC_APB2ENRbits+0
0x0388	0x001C4001  	AFIO_MAPR2+0
0x038C	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x01C8	0xB083    SUB	SP, SP, #12
0x01CA	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x01CE	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x01D2	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x01D4	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x01D6	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x01DA	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x01DC	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x01DE	0x4A19    LDR	R2, [PC, #100]
0x01E0	0x9202    STR	R2, [SP, #8]
0x01E2	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x01E4	0x4A18    LDR	R2, [PC, #96]
0x01E6	0x9202    STR	R2, [SP, #8]
0x01E8	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x01EA	0x4A18    LDR	R2, [PC, #96]
0x01EC	0x9202    STR	R2, [SP, #8]
0x01EE	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x01F0	0x4A17    LDR	R2, [PC, #92]
0x01F2	0x9202    STR	R2, [SP, #8]
0x01F4	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x01F6	0x4A17    LDR	R2, [PC, #92]
0x01F8	0x9202    STR	R2, [SP, #8]
0x01FA	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x01FC	0x4A16    LDR	R2, [PC, #88]
0x01FE	0x9202    STR	R2, [SP, #8]
0x0200	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x0202	0x4A16    LDR	R2, [PC, #88]
0x0204	0x9202    STR	R2, [SP, #8]
0x0206	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x0208	0x2800    CMP	R0, #0
0x020A	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x020C	0x2801    CMP	R0, #1
0x020E	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x0210	0x2802    CMP	R0, #2
0x0212	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x0214	0x2803    CMP	R0, #3
0x0216	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x0218	0x2804    CMP	R0, #4
0x021A	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x021C	0x2805    CMP	R0, #5
0x021E	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x0220	0x2806    CMP	R0, #6
0x0222	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x0224	0x2201    MOVS	R2, #1
0x0226	0xB212    SXTH	R2, R2
0x0228	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x022A	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x022E	0x9802    LDR	R0, [SP, #8]
0x0230	0x460A    MOV	R2, R1
0x0232	0xF8BD1004  LDRH	R1, [SP, #4]
0x0236	0xF000F90B  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x023A	0xF8DDE000  LDR	LR, [SP, #0]
0x023E	0xB003    ADD	SP, SP, #12
0x0240	0x4770    BX	LR
0x0242	0xBF00    NOP
0x0244	0x08004001  	#1073809408
0x0248	0x0C004001  	#1073810432
0x024C	0x10004001  	#1073811456
0x0250	0x14004001  	#1073812480
0x0254	0x18004001  	#1073813504
0x0258	0x1C004001  	#1073814528
0x025C	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_ADC1_Get_Sample:
;__Lib_ADC_12_32F10x_10ch.c, 118 :: 		
; channel start address is: 0 (R0)
0x0C98	0xB081    SUB	SP, SP, #4
0x0C9A	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_12_32F10x_10ch.c, 119 :: 		
0x0C9E	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x0CA0	0x4803    LDR	R0, [PC, #12]
0x0CA2	0xF7FFFCCF  BL	__Lib_ADC_12_32F10x_10ch_ADCx_Get_Sample+0
;__Lib_ADC_12_32F10x_10ch.c, 126 :: 		
L_end_ADC1_Get_Sample:
0x0CA6	0xF8DDE000  LDR	LR, [SP, #0]
0x0CAA	0xB001    ADD	SP, SP, #4
0x0CAC	0x4770    BX	LR
0x0CAE	0xBF00    NOP
0x0CB0	0x24004001  	ADC1_SR+0
; end of _ADC1_Get_Sample
__Lib_ADC_12_32F10x_10ch_ADCx_Get_Sample:
;__Lib_ADC_12_32F10x_10ch.c, 104 :: 		
; channel start address is: 4 (R1)
; base start address is: 0 (R0)
0x0644	0xB081    SUB	SP, SP, #4
0x0646	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; channel start address is: 4 (R1)
;__Lib_ADC_12_32F10x_10ch.c, 105 :: 		
0x064A	0xF2000434  ADDW	R4, R0, #52
0x064E	0x090A    LSRS	R2, R1, #4
0x0650	0xB292    UXTH	R2, R2
0x0652	0xB293    UXTH	R3, R2
0x0654	0x6822    LDR	R2, [R4, #0]
0x0656	0xF3631204  BFI	R2, R3, #4, #1
0x065A	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_10ch.c, 106 :: 		
0x065C	0xF2000434  ADDW	R4, R0, #52
0x0660	0x08CA    LSRS	R2, R1, #3
0x0662	0xB292    UXTH	R2, R2
0x0664	0xB293    UXTH	R3, R2
0x0666	0x6822    LDR	R2, [R4, #0]
0x0668	0xF36302C3  BFI	R2, R3, #3, #1
0x066C	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_10ch.c, 107 :: 		
0x066E	0xF2000434  ADDW	R4, R0, #52
0x0672	0x088A    LSRS	R2, R1, #2
0x0674	0xB292    UXTH	R2, R2
0x0676	0xB293    UXTH	R3, R2
0x0678	0x6822    LDR	R2, [R4, #0]
0x067A	0xF3630282  BFI	R2, R3, #2, #1
0x067E	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_10ch.c, 108 :: 		
0x0680	0xF2000434  ADDW	R4, R0, #52
0x0684	0x084A    LSRS	R2, R1, #1
0x0686	0xB292    UXTH	R2, R2
0x0688	0xB293    UXTH	R3, R2
0x068A	0x6822    LDR	R2, [R4, #0]
0x068C	0xF3630241  BFI	R2, R3, #1, #1
0x0690	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_10ch.c, 109 :: 		
0x0692	0xF2000434  ADDW	R4, R0, #52
0x0696	0xB28B    UXTH	R3, R1
; channel end address is: 4 (R1)
0x0698	0x6822    LDR	R2, [R4, #0]
0x069A	0xF3630200  BFI	R2, R3, #0, #1
0x069E	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_10ch.c, 110 :: 		
0x06A0	0xF2000408  ADDW	R4, R0, #8
0x06A4	0x2301    MOVS	R3, #1
0x06A6	0x6822    LDR	R2, [R4, #0]
0x06A8	0xF3630200  BFI	R2, R3, #0, #1
0x06AC	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_10ch.c, 111 :: 		
0x06AE	0xF2000408  ADDW	R4, R0, #8
0x06B2	0x2301    MOVS	R3, #1
0x06B4	0x6822    LDR	R2, [R4, #0]
0x06B6	0xF3635296  BFI	R2, R3, #22, #1
0x06BA	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_10ch.c, 112 :: 		
0x06BC	0xF7FFFEBC  BL	_Delay_1us+0
; base end address is: 0 (R0)
;__Lib_ADC_12_32F10x_10ch.c, 113 :: 		
L___Lib_ADC_12_32F10x_10ch_ADCx_Get_Sample14:
; base start address is: 0 (R0)
0x06C0	0x6803    LDR	R3, [R0, #0]
0x06C2	0xF3C30240  UBFX	R2, R3, #1, #1
0x06C6	0xB902    CBNZ	R2, L___Lib_ADC_12_32F10x_10ch_ADCx_Get_Sample15
0x06C8	0xE7FA    B	L___Lib_ADC_12_32F10x_10ch_ADCx_Get_Sample14
L___Lib_ADC_12_32F10x_10ch_ADCx_Get_Sample15:
;__Lib_ADC_12_32F10x_10ch.c, 114 :: 		
0x06CA	0xF200024C  ADDW	R2, R0, #76
; base end address is: 0 (R0)
0x06CE	0x6812    LDR	R2, [R2, #0]
0x06D0	0xB290    UXTH	R0, R2
;__Lib_ADC_12_32F10x_10ch.c, 115 :: 		
L_end_ADCx_Get_Sample:
0x06D2	0xF8DDE000  LDR	LR, [SP, #0]
0x06D6	0xB001    ADD	SP, SP, #4
0x06D8	0x4770    BX	LR
; end of __Lib_ADC_12_32F10x_10ch_ADCx_Get_Sample
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x0438	0xF240070B  MOVW	R7, #11
0x043C	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x0440	0x1E7F    SUBS	R7, R7, #1
0x0442	0xD1FD    BNE	L_Delay_1us0
0x0444	0xBF00    NOP
0x0446	0xBF00    NOP
0x0448	0xBF00    NOP
0x044A	0xBF00    NOP
0x044C	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x044E	0x4770    BX	LR
; end of _Delay_1us
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x0B30	0xB081    SUB	SP, SP, #4
0x0B32	0x460A    MOV	R2, R1
0x0B34	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0x0B36	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x0B38	0xB28D    UXTH	R5, R1
0x0B3A	0x4611    MOV	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x0B3C	0x2805    CMP	R0, #5
0x0B3E	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x0B40	0x180B    ADDS	R3, R1, R0
0x0B42	0x2220    MOVS	R2, #32
0x0B44	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		
0x0B46	0x1C40    ADDS	R0, R0, #1
0x0B48	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		
0x0B4A	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0x0B4C	0x180B    ADDS	R3, R1, R0
0x0B4E	0x2200    MOVS	R2, #0
0x0B50	0x701A    STRB	R2, [R3, #0]
0x0B52	0x1E40    SUBS	R0, R0, #1
0x0B54	0xB2C0    UXTB	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x0B56	0x180C    ADDS	R4, R1, R0
0x0B58	0x230A    MOVS	R3, #10
0x0B5A	0xFBB5F2F3  UDIV	R2, R5, R3
0x0B5E	0xFB035212  MLS	R2, R3, R2, R5
0x0B62	0xB292    UXTH	R2, R2
0x0B64	0x3230    ADDS	R2, #48
0x0B66	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		
0x0B68	0x220A    MOVS	R2, #10
0x0B6A	0xFBB5F2F2  UDIV	R2, R5, R2
0x0B6E	0xB292    UXTH	R2, R2
0x0B70	0xB295    UXTH	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 126 :: 		
0x0B72	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0x0B74	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x0B76	0x1E40    SUBS	R0, R0, #1
0x0B78	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x0B7A	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x0B7C	0xB001    ADD	SP, SP, #4
0x0B7E	0x4770    BX	LR
; end of _WordToStr
_UART1_Write_Text:
;__Lib_UART_123_45.c, 75 :: 		
; uart_text start address is: 0 (R0)
0x0AE4	0xB081    SUB	SP, SP, #4
0x0AE6	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45.c, 76 :: 		
0x0AEA	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x0AEC	0x4803    LDR	R0, [PC, #12]
0x0AEE	0xF7FFFDF5  BL	__Lib_UART_123_45_UARTx_Write_Text+0
;__Lib_UART_123_45.c, 77 :: 		
L_end_UART1_Write_Text:
0x0AF2	0xF8DDE000  LDR	LR, [SP, #0]
0x0AF6	0xB001    ADD	SP, SP, #4
0x0AF8	0x4770    BX	LR
0x0AFA	0xBF00    NOP
0x0AFC	0x38004001  	USART1_SR+0
; end of _UART1_Write_Text
__Lib_UART_123_45_UARTx_Write_Text:
;__Lib_UART_123_45.c, 64 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x06DC	0xB081    SUB	SP, SP, #4
0x06DE	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123_45.c, 65 :: 		
; counter start address is: 24 (R6)
0x06E2	0x2600    MOVS	R6, #0
;__Lib_UART_123_45.c, 67 :: 		
0x06E4	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x06E6	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x06E8	0x4605    MOV	R5, R0
0x06EA	0xB2D8    UXTB	R0, R3
0x06EC	0x460C    MOV	R4, R1
;__Lib_UART_123_45.c, 68 :: 		
L___Lib_UART_123_45_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x06EE	0xB150    CBZ	R0, L___Lib_UART_123_45_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123_45.c, 69 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x06F0	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x06F2	0x4628    MOV	R0, R5
0x06F4	0xF7FFFDB4  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 70 :: 		
0x06F8	0x1C72    ADDS	R2, R6, #1
0x06FA	0xB2D2    UXTB	R2, R2
0x06FC	0xB2D6    UXTB	R6, R2
;__Lib_UART_123_45.c, 71 :: 		
0x06FE	0x18A2    ADDS	R2, R4, R2
0x0700	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x0702	0xB2D0    UXTB	R0, R2
;__Lib_UART_123_45.c, 72 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x0704	0xE7F3    B	L___Lib_UART_123_45_UARTx_Write_Text2
L___Lib_UART_123_45_UARTx_Write_Text3:
;__Lib_UART_123_45.c, 73 :: 		
L_end_UARTx_Write_Text:
0x0706	0xF8DDE000  LDR	LR, [SP, #0]
0x070A	0xB001    ADD	SP, SP, #4
0x070C	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write_Text
__Lib_UART_123_45_UARTx_Write:
;__Lib_UART_123_45.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0260	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x0262	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x0266	0x4601    MOV	R1, R0
0x0268	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45.c, 36 :: 		
L___Lib_UART_123_45_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x026C	0x680B    LDR	R3, [R1, #0]
0x026E	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0272	0xB902    CBNZ	R2, L___Lib_UART_123_45_UARTx_Write1
;__Lib_UART_123_45.c, 37 :: 		
0x0274	0xE7FA    B	L___Lib_UART_123_45_UARTx_Write0
L___Lib_UART_123_45_UARTx_Write1:
;__Lib_UART_123_45.c, 38 :: 		
0x0276	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x0278	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45.c, 39 :: 		
L_end_UARTx_Write:
0x027A	0xB001    ADD	SP, SP, #4
0x027C	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write
_UART1_Write:
;__Lib_UART_123_45.c, 41 :: 		
; _data start address is: 0 (R0)
0x0B00	0xB081    SUB	SP, SP, #4
0x0B02	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 42 :: 		
0x0B06	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0B08	0x4803    LDR	R0, [PC, #12]
0x0B0A	0xF7FFFBA9  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 43 :: 		
L_end_UART1_Write:
0x0B0E	0xF8DDE000  LDR	LR, [SP, #0]
0x0B12	0xB001    ADD	SP, SP, #4
0x0B14	0x4770    BX	LR
0x0B16	0xBF00    NOP
0x0B18	0x38004001  	USART1_SR+0
; end of _UART1_Write
___CC2DW:
;__Lib_System_101_102_103.c, 28 :: 		
0x0B1C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 30 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 31 :: 		
0x0B1E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x0B22	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 33 :: 		
0x0B26	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 34 :: 		
0x0B2A	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 36 :: 		
L_end___CC2DW:
0x0B2C	0xB001    ADD	SP, SP, #4
0x0B2E	0x4770    BX	LR
; end of ___CC2DW
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 377 :: 		
0x0DA0	0xB082    SUB	SP, SP, #8
0x0DA2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 380 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0DA6	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 381 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x0DA8	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 382 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0DAA	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 389 :: 		
0x0DAC	0xF64B3080  MOVW	R0, #48000
0x0DB0	0x4281    CMP	R1, R0
0x0DB2	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 390 :: 		
0x0DB4	0x4832    LDR	R0, [PC, #200]
0x0DB6	0x6800    LDR	R0, [R0, #0]
0x0DB8	0xF0400102  ORR	R1, R0, #2
0x0DBC	0x4830    LDR	R0, [PC, #192]
0x0DBE	0x6001    STR	R1, [R0, #0]
0x0DC0	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 391 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0DC2	0xF64550C0  MOVW	R0, #24000
0x0DC6	0x4281    CMP	R1, R0
0x0DC8	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 392 :: 		
0x0DCA	0x482D    LDR	R0, [PC, #180]
0x0DCC	0x6800    LDR	R0, [R0, #0]
0x0DCE	0xF0400101  ORR	R1, R0, #1
0x0DD2	0x482B    LDR	R0, [PC, #172]
0x0DD4	0x6001    STR	R1, [R0, #0]
0x0DD6	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
;__Lib_System_101_102_103.c, 394 :: 		
0x0DD8	0x4829    LDR	R0, [PC, #164]
0x0DDA	0x6801    LDR	R1, [R0, #0]
0x0DDC	0xF06F0007  MVN	R0, #7
0x0DE0	0x4001    ANDS	R1, R0
0x0DE2	0x4827    LDR	R0, [PC, #156]
0x0DE4	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
;__Lib_System_101_102_103.c, 396 :: 		
0x0DE6	0xF7FFFE55  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 398 :: 		
0x0DEA	0x4826    LDR	R0, [PC, #152]
0x0DEC	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 399 :: 		
0x0DEE	0x4826    LDR	R0, [PC, #152]
0x0DF0	0xEA020100  AND	R1, R2, R0, LSL #0
0x0DF4	0x4825    LDR	R0, [PC, #148]
0x0DF6	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 401 :: 		
0x0DF8	0xF0020001  AND	R0, R2, #1
0x0DFC	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC247
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x0DFE	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 402 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0E00	0x4822    LDR	R0, [PC, #136]
0x0E02	0x6800    LDR	R0, [R0, #0]
0x0E04	0xF0000002  AND	R0, R0, #2
0x0E08	0x2800    CMP	R0, #0
0x0E0A	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
;__Lib_System_101_102_103.c, 403 :: 		
0x0E0C	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 404 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x0E0E	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
;__Lib_System_101_102_103.c, 401 :: 		
0x0E10	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 404 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
;__Lib_System_101_102_103.c, 406 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0E12	0xF4023080  AND	R0, R2, #65536
0x0E16	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC248
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 407 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x0E18	0x481C    LDR	R0, [PC, #112]
0x0E1A	0x6800    LDR	R0, [R0, #0]
0x0E1C	0xF4003000  AND	R0, R0, #131072
0x0E20	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC241
;__Lib_System_101_102_103.c, 408 :: 		
0x0E22	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC240
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 409 :: 		
0x0E24	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x0E26	0x460A    MOV	R2, R1
0x0E28	0x9901    LDR	R1, [SP, #4]
0x0E2A	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 406 :: 		
0x0E2C	0x9101    STR	R1, [SP, #4]
0x0E2E	0x4611    MOV	R1, R2
0x0E30	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 409 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
;__Lib_System_101_102_103.c, 411 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0E32	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0E36	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC249
;__Lib_System_101_102_103.c, 412 :: 		
0x0E38	0x4814    LDR	R0, [PC, #80]
0x0E3A	0x6800    LDR	R0, [R0, #0]
0x0E3C	0xF0407180  ORR	R1, R0, #16777216
0x0E40	0x4812    LDR	R0, [PC, #72]
0x0E42	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x0E44	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 413 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
; ulRCC_CFGR start address is: 4 (R1)
0x0E46	0x4811    LDR	R0, [PC, #68]
0x0E48	0x6800    LDR	R0, [R0, #0]
0x0E4A	0xF0007000  AND	R0, R0, #33554432
0x0E4E	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC244
;__Lib_System_101_102_103.c, 414 :: 		
0x0E50	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC243
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
;__Lib_System_101_102_103.c, 415 :: 		
0x0E52	0x460A    MOV	R2, R1
0x0E54	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC249:
;__Lib_System_101_102_103.c, 411 :: 		
;__Lib_System_101_102_103.c, 415 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
;__Lib_System_101_102_103.c, 418 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 8 (R2)
0x0E56	0x480B    LDR	R0, [PC, #44]
0x0E58	0x6800    LDR	R0, [R0, #0]
0x0E5A	0xF000010C  AND	R1, R0, #12
0x0E5E	0x0090    LSLS	R0, R2, #2
0x0E60	0xF000000C  AND	R0, R0, #12
0x0E64	0x4281    CMP	R1, R0
0x0E66	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC246
;__Lib_System_101_102_103.c, 419 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x0E68	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 421 :: 		
L_end_InitialSetUpRCCRCC2:
0x0E6A	0xF8DDE000  LDR	LR, [SP, #0]
0x0E6E	0xB002    ADD	SP, SP, #8
0x0E70	0x4770    BX	LR
0x0E72	0xBF00    NOP
0x0E74	0x00800101  	#16842880
0x0E78	0x0002001D  	#1900546
0x0E7C	0x19400001  	#72000
0x0E80	0x20004002  	FLASH_ACR+0
0x0E84	0x10044002  	RCC_CFGR+0
0x0E88	0xFFFF000F  	#1048575
0x0E8C	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 356 :: 		
0x0A94	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 359 :: 		
0x0A96	0x480F    LDR	R0, [PC, #60]
0x0A98	0x6800    LDR	R0, [R0, #0]
0x0A9A	0xF0400101  ORR	R1, R0, #1
0x0A9E	0x480D    LDR	R0, [PC, #52]
0x0AA0	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 362 :: 		
0x0AA2	0x490D    LDR	R1, [PC, #52]
0x0AA4	0x480D    LDR	R0, [PC, #52]
0x0AA6	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 365 :: 		
0x0AA8	0x480A    LDR	R0, [PC, #40]
0x0AAA	0x6801    LDR	R1, [R0, #0]
0x0AAC	0x480C    LDR	R0, [PC, #48]
0x0AAE	0x4001    ANDS	R1, R0
0x0AB0	0x4808    LDR	R0, [PC, #32]
0x0AB2	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 368 :: 		
0x0AB4	0x4807    LDR	R0, [PC, #28]
0x0AB6	0x6801    LDR	R1, [R0, #0]
0x0AB8	0xF46F2080  MVN	R0, #262144
0x0ABC	0x4001    ANDS	R1, R0
0x0ABE	0x4805    LDR	R0, [PC, #20]
0x0AC0	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 371 :: 		
0x0AC2	0x4806    LDR	R0, [PC, #24]
0x0AC4	0x6801    LDR	R1, [R0, #0]
0x0AC6	0xF46F00FE  MVN	R0, #8323072
0x0ACA	0x4001    ANDS	R1, R0
0x0ACC	0x4803    LDR	R0, [PC, #12]
0x0ACE	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 375 :: 		
L_end_SystemClockSetDefault:
0x0AD0	0xB001    ADD	SP, SP, #4
0x0AD2	0x4770    BX	LR
0x0AD4	0x10004002  	RCC_CR+0
0x0AD8	0x0000F8FF  	#-117506048
0x0ADC	0x10044002  	RCC_CFGR+0
0x0AE0	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 423 :: 		
0x0CF0	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 424 :: 		
0x0CF2	0x4902    LDR	R1, [PC, #8]
0x0CF4	0x4802    LDR	R0, [PC, #8]
0x0CF6	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 425 :: 		
L_end_InitialSetUpFosc:
0x0CF8	0xB001    ADD	SP, SP, #4
0x0CFA	0x4770    BX	LR
0x0CFC	0x19400001  	#72000
0x0D00	0x00282000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 307 :: 		
0x0D04	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 308 :: 		
L___GenExcept28:
0x0D06	0xE7FE    B	L___GenExcept28
;__Lib_System_101_102_103.c, 309 :: 		
L_end___GenExcept:
0x0D08	0xB001    ADD	SP, SP, #4
0x0D0A	0x4770    BX	LR
; end of ___GenExcept
0x0F0C	0xB500    PUSH	(R14)
0x0F0E	0xF8DFB010  LDR	R11, [PC, #16]
0x0F12	0xF8DFA010  LDR	R10, [PC, #16]
0x0F16	0xF7FFFECD  BL	3252
0x0F1A	0xBD00    POP	(R15)
0x0F1C	0x4770    BX	LR
0x0F1E	0xBF00    NOP
0x0F20	0x00002000  	#536870912
0x0F24	0x003C2000  	#536870972
;__Lib_System_101_102_103.c,428 :: __Lib_System_101_102_103_ADCPrescTable [4]
0x0D0C	0x08060402 ;__Lib_System_101_102_103_ADCPrescTable+0
; end of __Lib_System_101_102_103_ADCPrescTable
;__Lib_GPIO_32F10x_Defs.c,696 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x0E90	0x00000009 ;__GPIO_MODULE_USART1_PA9_10+0
0x0E94	0x0000000A ;__GPIO_MODULE_USART1_PA9_10+4
0x0E98	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x0E9C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x0EA0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x0EA4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x0EA8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x0EAC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x0EB0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x0EB4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x0EB8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x0EBC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x0EC0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x0EC4	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x0EC8	0x00000018 ;__GPIO_MODULE_USART1_PA9_10+56
0x0ECC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x0ED0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x0ED4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x0ED8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x0EDC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x0EE0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x0EE4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x0EE8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x0EEC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x0EF0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x0EF4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x0EF8	0x00000004 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_System_101_102_103.c,427 :: __Lib_System_101_102_103_APBAHBPrescTable [16]
0x0EFC	0x00000000 ;__Lib_System_101_102_103_APBAHBPrescTable+0
0x0F00	0x04030201 ;__Lib_System_101_102_103_APBAHBPrescTable+4
0x0F04	0x04030201 ;__Lib_System_101_102_103_APBAHBPrescTable+8
0x0F08	0x09080706 ;__Lib_System_101_102_103_APBAHBPrescTable+12
; end of __Lib_System_101_102_103_APBAHBPrescTable
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130     [140]    _GPIO_Clk_Enable
0x01BC      [12]    _Get_Fosc_kHz
0x01C8     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x0260      [30]    __Lib_UART_123_45_UARTx_Write
0x0280     [272]    _GPIO_Alternate_Function_Enable
0x0390     [168]    _RCC_GetClocksFrequency
0x0438      [24]    _Delay_1us
0x0450     [500]    _GPIO_Config
0x0644     [150]    __Lib_ADC_12_32F10x_10ch_ADCx_Get_Sample
0x06DC      [50]    __Lib_UART_123_45_UARTx_Write_Text
0x0710     [296]    __Lib_ADC_12_32F10x_10ch_ADCx_Init
0x0838      [24]    _GPIO_Analog_Input
0x0850     [580]    __Lib_UART_123_45_UARTx_Init_Advanced
0x0A94      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x0AE4      [28]    _UART1_Write_Text
0x0B00      [28]    _UART1_Write
0x0B1C      [20]    ___CC2DW
0x0B30      [80]    _WordToStr
0x0B80      [40]    _UART1_Init_Advanced
0x0BA8      [52]    _ADC1_Init
0x0BDC     [188]    _ADC_Set_Input_Channel
0x0C98      [28]    _ADC1_Get_Sample
0x0CB4      [58]    ___FillZeros
0x0CF0      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x0D04       [8]    ___GenExcept
0x0D10     [144]    _main
0x0DA0     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [2]    _adc_value
0x20000002      [32]    _myint
0x20000024       [4]    _ADC_Get_Sample_Ptr
0x20000028       [4]    ___System_CLOCK_IN_KHZ
0x2000002C       [4]    _UART_Wr_Ptr
0x20000030       [4]    _UART_Rd_Ptr
0x20000034       [4]    _UART_Rdy_Ptr
0x20000038       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0D0C       [4]    __Lib_System_101_102_103_ADCPrescTable
0x0E90     [108]    __GPIO_MODULE_USART1_PA9_10
0x0EFC      [16]    __Lib_System_101_102_103_APBAHBPrescTable
