clk_wiz_0_1_clk_wiz.v,verilog,xil_defaultlib,../../../../../../Lab6_1/Lab6_1.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_1_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../../../../Lab6_1/Lab6_1.gen/sources_1/ip/clk_wiz_0_1"
clk_wiz_0_1.v,verilog,xil_defaultlib,../../../../../../Lab6_1/Lab6_1.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_1.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../../../../Lab6_1/Lab6_1.gen/sources_1/ip/clk_wiz_0_1"
glbl.v,Verilog,xil_defaultlib,glbl.v
