<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ultrasonc Radar: Globals</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Ultrasonc Radar
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('globals_p.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
<div class="textblock">Here is a list of all functions, variables, defines, enums, and typedefs with links to the files they belong to:</div>

<h3><a id="index_p" name="index_p"></a>- p -</h3><ul>
<li>PACKAGE_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga88fc8a2912bd1ac72c6eddb456f0b096">stm32g030xx.h</a></li>
<li>PACKAGE_BASE_ADDRESS&#160;:&#160;<a class="el" href="group___u_t_i_l_s___l_l___private___constants.html#gafb1d0907a8ece7931174554271a52a90">stm32g0xx_ll_utils.h</a></li>
<li>PAGESIZE&#160;:&#160;<a class="el" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga519adc2af3ba06a8f0548b6690050a89">stm32_hal_legacy.h</a></li>
<li>PCCARD_ERROR&#160;:&#160;<a class="el" href="group___h_a_l___p_c_c_a_r_d___aliased___defines.html#gaf60d802224c0c8b695e35d8dc678aa60">stm32_hal_legacy.h</a></li>
<li>PCCARD_ONGOING&#160;:&#160;<a class="el" href="group___h_a_l___p_c_c_a_r_d___aliased___defines.html#ga85d55fedbb9639c9dc9fa91a73cc3c7e">stm32_hal_legacy.h</a></li>
<li>PCCARD_StatusTypedef&#160;:&#160;<a class="el" href="group___h_a_l___p_c_c_a_r_d___aliased___defines.html#ga93e46d977fc27c9288156eb21819d6e7">stm32_hal_legacy.h</a></li>
<li>PCCARD_SUCCESS&#160;:&#160;<a class="el" href="group___h_a_l___p_c_c_a_r_d___aliased___defines.html#gafc1ae843cb9eb6a85eaa4e0288bffe56">stm32_hal_legacy.h</a></li>
<li>PCCARD_TIMEOUT&#160;:&#160;<a class="el" href="group___h_a_l___p_c_c_a_r_d___aliased___defines.html#gae83adf7b05e929d55697cffeeea86776">stm32_hal_legacy.h</a></li>
<li>PCROPSTATE_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga09f7800119c1971e339df62f11beab14">stm32_hal_legacy.h</a></li>
<li>PCROPSTATE_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga9e086afe58f178c3e86526666bedc217">stm32_hal_legacy.h</a></li>
<li>PendSV_Handler()&#160;:&#160;<a class="el" href="stm32g0xx__it_8h.html#a6303e1f258cbdc1f970ce579cc015623">stm32g0xx_it.h</a>, <a class="el" href="stm32g0xx__it_8c.html#a6303e1f258cbdc1f970ce579cc015623">stm32g0xx_it.c</a></li>
<li>PendSV_IRQn&#160;:&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">stm32g030xx.h</a></li>
<li>PERIPH_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">stm32g030xx.h</a></li>
<li>pFlash&#160;:&#160;<a class="el" href="group___f_l_a_s_h___exported___variables.html#ga165f289b9549ab9094501a388afe9742">stm32g0xx_hal_flash.h</a></li>
<li>PIXEL_BLACK&#160;:&#160;<a class="el" href="_g_f_x___color_8h.html#aa8829668df37049cbb948e7a2bdaf24c">GFX_Color.h</a></li>
<li>PIXEL_WHITE&#160;:&#160;<a class="el" href="_g_f_x___color_8h.html#a7eea33a429d9f1e57ad4a7da800d7eb9">GFX_Color.h</a></li>
<li>PLLI2SON_BitNumber&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gabae59c3e4200523e3aa5b6e10aee8c46">stm32_hal_legacy.h</a></li>
<li>PLLON_BITNUMBER&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga1360ce96541cc7c323d3ea4b5b885a64">stm32_hal_legacy.h</a></li>
<li>PLLON_BitNumber&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gab24d7f5f8e4b3b717fd91b54f393f6a3">stm32_hal_legacy.h</a></li>
<li>PLLSAION_BitNumber&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga786a15b370532d6429e03a9f9d226be7">stm32_hal_legacy.h</a></li>
<li>PMODE_BIT_NUMBER&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased.html#gadcd5e2748a515ef914b84737e10ab061">stm32_hal_legacy.h</a></li>
<li>PMODE_BitNumber&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased.html#ga15fea9df1b0d324394336f70b319b377">stm32_hal_legacy.h</a></li>
<li>PREFETCH_ENABLE&#160;:&#160;<a class="el" href="stm32g0xx__hal__conf_8h.html#a13fc0d5e7bb925385c0cc0772ba6a391">stm32g0xx_hal_conf.h</a></li>
<li>PVDE_BitNumber&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased.html#ga17d618eb800c401ef9c6789c9374eaf8">stm32_hal_legacy.h</a></li>
<li>PVM_FALLING_EDGE&#160;:&#160;<a class="el" href="group___p_w_r_ex___p_v_m___mode___mask.html#gaec6b36d7562889101b7787a2d79e3916">stm32g0xx_hal_pwr_ex.h</a></li>
<li>PVM_MODE_EVT&#160;:&#160;<a class="el" href="group___p_w_r_ex___p_v_m___mode___mask.html#gae04f0dd9e61c7b3135b9ba5f5f3a6fba">stm32g0xx_hal_pwr_ex.h</a></li>
<li>PVM_MODE_IT&#160;:&#160;<a class="el" href="group___p_w_r_ex___p_v_m___mode___mask.html#gac5209faf43a32aad1185a39e9cd7e295">stm32g0xx_hal_pwr_ex.h</a></li>
<li>PVM_RISING_EDGE&#160;:&#160;<a class="el" href="group___p_w_r_ex___p_v_m___mode___mask.html#ga59a5f6af101fe282da71dc2416d9fdc9">stm32g0xx_hal_pwr_ex.h</a></li>
<li>PWR&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">stm32g030xx.h</a></li>
<li>PWR_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">stm32g030xx.h</a></li>
<li>PWR_BATTERY_CHARGING_RESISTOR_1_5&#160;:&#160;<a class="el" href="group___p_w_r_ex___v_b_a_t___battery___charging___selection.html#gacebb57480a111beaf8ca05f014cbd096">stm32g0xx_hal_pwr_ex.h</a></li>
<li>PWR_BATTERY_CHARGING_RESISTOR_5&#160;:&#160;<a class="el" href="group___p_w_r_ex___v_b_a_t___battery___charging___selection.html#ga27d3d5ee9e0fc78ecac6e41498a37916">stm32g0xx_hal_pwr_ex.h</a></li>
<li>PWR_CR1_DBP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09950f76d292eb9d01f72dd825082f1b">stm32g030xx.h</a></li>
<li>PWR_CR1_DBP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f70526c8d2411d1172df0c8830e5689">stm32g030xx.h</a></li>
<li>PWR_CR1_DBP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66b070d9d7df497c35ed02b9d2899e15">stm32g030xx.h</a></li>
<li>PWR_CR1_FPD_LPRUN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37f681d89364df39c7f6b80798b09ac2">stm32g030xx.h</a></li>
<li>PWR_CR1_FPD_LPRUN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27cbdd5d248225258740ec00d450415f">stm32g030xx.h</a></li>
<li>PWR_CR1_FPD_LPRUN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacac59967b6e2b3852f5d305fc3c95e85">stm32g030xx.h</a></li>
<li>PWR_CR1_FPD_LPSLP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3eef2d0c4897b78a73b754d631df0cd">stm32g030xx.h</a></li>
<li>PWR_CR1_FPD_LPSLP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1274a799806d3fe0a89f23bec97087d3">stm32g030xx.h</a></li>
<li>PWR_CR1_FPD_LPSLP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15fce0c4f2a3afd2b1efed86979c9d70">stm32g030xx.h</a></li>
<li>PWR_CR1_FPD_STOP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga823130f661eb1abb7ebddcacb4e1c778">stm32g030xx.h</a></li>
<li>PWR_CR1_FPD_STOP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4807640c0d97087593e721de80b8057d">stm32g030xx.h</a></li>
<li>PWR_CR1_FPD_STOP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab25f1d7e06ce1580cc61f4bd73ce3825">stm32g030xx.h</a></li>
<li>PWR_CR1_LPMS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf533ae177088e3bea24206d65fdb8989">stm32g030xx.h</a></li>
<li>PWR_CR1_LPMS_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabce752abd8bb8fcf2292868e67bdd590">stm32g030xx.h</a></li>
<li>PWR_CR1_LPMS_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga606cc4cd7b7b88aff883479b84917a3c">stm32g030xx.h</a></li>
<li>PWR_CR1_LPMS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d48b051fd88b83b1aab4183f901aa6a">stm32g030xx.h</a></li>
<li>PWR_CR1_LPMS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b1fabfb2b6f821c6d37bf2ba1974eb7">stm32g030xx.h</a></li>
<li>PWR_CR1_LPR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f44f2d21d09b8200203851c6b7bac5">stm32g030xx.h</a></li>
<li>PWR_CR1_LPR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19c07c31ef996836fa71bf90ced48760">stm32g030xx.h</a></li>
<li>PWR_CR1_LPR_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad918ead196f1fdbda61c14be28f98104">stm32g030xx.h</a></li>
<li>PWR_CR1_VOS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0de060b7b7fbbb12926c28cf5252c61">stm32g030xx.h</a></li>
<li>PWR_CR1_VOS_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e74cd6e5c3d16efc03c27d75a4624cb">stm32g030xx.h</a></li>
<li>PWR_CR1_VOS_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaacc72946b4e421a4279cd7340f3135db">stm32g030xx.h</a></li>
<li>PWR_CR1_VOS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5dfbe64c96ed67690ff013965877df4d">stm32g030xx.h</a></li>
<li>PWR_CR1_VOS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga815b101423533a1ae4985005a2bf2dd3">stm32g030xx.h</a></li>
<li>PWR_CR3_APC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2217dfc0235df242e58c074f5f3f4de">stm32g030xx.h</a></li>
<li>PWR_CR3_APC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fb4b1ac74fe4a4c00d10e4e0e002532">stm32g030xx.h</a></li>
<li>PWR_CR3_APC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae56200c1289b3c1cc1d03da5044e7a29">stm32g030xx.h</a></li>
<li>PWR_CR3_EIWUL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75f500918c09da1102b73a7811099648">stm32g030xx.h</a></li>
<li>PWR_CR3_EIWUL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac399f57ad4513125f3d8c73e7016bac9">stm32g030xx.h</a></li>
<li>PWR_CR3_EIWUL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c450cb7044cbd43a5c8395181ddf3a5">stm32g030xx.h</a></li>
<li>PWR_CR3_EWUP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd81a36df9d6c650511a6b4670707748">stm32g030xx.h</a></li>
<li>PWR_CR3_EWUP1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba5b1bb0f7578bd4df5ffd485dad6f7">stm32g030xx.h</a></li>
<li>PWR_CR3_EWUP1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga582515d6641006a10ae00fcf387fec7b">stm32g030xx.h</a></li>
<li>PWR_CR3_EWUP1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6952288a8b9e11a8d68020f85d7d7e0">stm32g030xx.h</a></li>
<li>PWR_CR3_EWUP2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga036dea83addcbda947918308749aef3e">stm32g030xx.h</a></li>
<li>PWR_CR3_EWUP2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab27d5233849940e027f97c8a9319cebb">stm32g030xx.h</a></li>
<li>PWR_CR3_EWUP2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga642500c0148b4468dac29efd8a5d6de4">stm32g030xx.h</a></li>
<li>PWR_CR3_EWUP4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05117e0615c20ef3d154b6e1381d88f3">stm32g030xx.h</a></li>
<li>PWR_CR3_EWUP4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0490649114bfda685bde9aef8574ec3">stm32g030xx.h</a></li>
<li>PWR_CR3_EWUP4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadda01f5d2f857c3b7db6a5b43b8e4f92">stm32g030xx.h</a></li>
<li>PWR_CR3_EWUP6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9646d58b37691d79b58ef8efb6e05f5b">stm32g030xx.h</a></li>
<li>PWR_CR3_EWUP6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4176b03b0a2a6b30508092d8aabedd35">stm32g030xx.h</a></li>
<li>PWR_CR3_EWUP6_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaedaf0c3af5a280a8f51d63d50f6ab3a5">stm32g030xx.h</a></li>
<li>PWR_CR3_EWUP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee069d3f1c0f287f7af6690f9fba6011">stm32g030xx.h</a></li>
<li>PWR_CR3_EWUP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga890ace99c336a6bda3cd380196bb0ede">stm32g030xx.h</a></li>
<li>PWR_CR4_VBE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7cb65a447514614845b72f00250728cb">stm32g030xx.h</a></li>
<li>PWR_CR4_VBE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga349a505f85065abfe716cd1fd35539b4">stm32g030xx.h</a></li>
<li>PWR_CR4_VBE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bdb878d60aa061592943740181c5ad7">stm32g030xx.h</a></li>
<li>PWR_CR4_VBRS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6932c5d73145f26e380271c73ac97a8f">stm32g030xx.h</a></li>
<li>PWR_CR4_VBRS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1019e7736b4ba30c1e7c2275f5a104b">stm32g030xx.h</a></li>
<li>PWR_CR4_VBRS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47819ae9a8182e84df37f212f0b9b301">stm32g030xx.h</a></li>
<li>PWR_CR4_WP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72d649521bf79820bc4c040d2f4fc116">stm32g030xx.h</a></li>
<li>PWR_CR4_WP1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafbb881b2131d164390abd9046375a465">stm32g030xx.h</a></li>
<li>PWR_CR4_WP1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3b70dec55bf73ec4176568e1942d71a">stm32g030xx.h</a></li>
<li>PWR_CR4_WP1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7ccef4fb045f216770cdd6547455db6">stm32g030xx.h</a></li>
<li>PWR_CR4_WP2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga633d809286b1e03055734e7eb447b00e">stm32g030xx.h</a></li>
<li>PWR_CR4_WP2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecbcb453b609f134e765aaa19f46f2c9">stm32g030xx.h</a></li>
<li>PWR_CR4_WP2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab45efe04603fc8ebf3ed405a7770c7a2">stm32g030xx.h</a></li>
<li>PWR_CR4_WP4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6eeb1e8d0f91ac9c298ba6adbb297744">stm32g030xx.h</a></li>
<li>PWR_CR4_WP4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad81be4a9bea91ccbece744597c04c6d6">stm32g030xx.h</a></li>
<li>PWR_CR4_WP4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga809777e69be07c3fdc33472ea61d0ff5">stm32g030xx.h</a></li>
<li>PWR_CR4_WP6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb2a2d37bff687789313dbcfad5572ce">stm32g030xx.h</a></li>
<li>PWR_CR4_WP6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0fc6612ec7643c75580f8ebc268fc7d9">stm32g030xx.h</a></li>
<li>PWR_CR4_WP6_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacdef15011a5699ffb29618136d024afd">stm32g030xx.h</a></li>
<li>PWR_CR4_WP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb5afe59a69384381e80c637c7e2ed01">stm32g030xx.h</a></li>
<li>PWR_CR4_WP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8ec77793f47c636416f7bf798868ae1">stm32g030xx.h</a></li>
<li>PWR_FLAG_FLASH_READY&#160;:&#160;<a class="el" href="group___p_w_r___flag.html#ga03c7da76614e39540680e3bb693c0b6d">stm32g0xx_hal_pwr.h</a></li>
<li>PWR_FLAG_REGLPF&#160;:&#160;<a class="el" href="group___p_w_r___flag.html#ga8ed9097fdb76809257ecc0e398a2904f">stm32g0xx_hal_pwr.h</a></li>
<li>PWR_FLAG_REGLPS&#160;:&#160;<a class="el" href="group___p_w_r___flag.html#ga83a0e30086ec21630b8a175ae48a2672">stm32g0xx_hal_pwr.h</a></li>
<li>PWR_FLAG_SB&#160;:&#160;<a class="el" href="group___p_w_r___flag.html#ga9e55f0b5dec2346d5c8dee3ab3c0c2df">stm32g0xx_hal_pwr.h</a></li>
<li>PWR_FLAG_WUF&#160;:&#160;<a class="el" href="group___p_w_r___flag.html#ga2281815d6abca4ef74b06c46f27e31d2">stm32g0xx_hal_pwr.h</a></li>
<li>PWR_FLAG_WUF1&#160;:&#160;<a class="el" href="group___p_w_r___flag.html#gaa3527e755c08ac2b2d95edd7adc4ee70">stm32g0xx_hal_pwr.h</a></li>
<li>PWR_FLAG_WUF2&#160;:&#160;<a class="el" href="group___p_w_r___flag.html#ga6be7514eb20788bbd92e78eed13c551c">stm32g0xx_hal_pwr.h</a></li>
<li>PWR_FLAG_WUF4&#160;:&#160;<a class="el" href="group___p_w_r___flag.html#gad406114253e536be4850a82229988d9c">stm32g0xx_hal_pwr.h</a></li>
<li>PWR_FLAG_WUF6&#160;:&#160;<a class="el" href="group___p_w_r___flag.html#ga09f26e2a5727b4d1a57129108a5b68bb">stm32g0xx_hal_pwr.h</a></li>
<li>PWR_FLAG_WUFI&#160;:&#160;<a class="el" href="group___p_w_r___flag.html#ga6be01d28369a777d1d372baa9ed5b488">stm32g0xx_hal_pwr.h</a></li>
<li>PWR_FLASHPD_LPRUN&#160;:&#160;<a class="el" href="group___p_w_r_ex___flash___power_down.html#ga09d759cd12585c2538a7a5ae6d26381c">stm32g0xx_hal_pwr_ex.h</a></li>
<li>PWR_FLASHPD_LPSLEEP&#160;:&#160;<a class="el" href="group___p_w_r_ex___flash___power_down.html#ga6d65383a84498625b0e424dfa43b1100">stm32g0xx_hal_pwr_ex.h</a></li>
<li>PWR_FLASHPD_STOP&#160;:&#160;<a class="el" href="group___p_w_r_ex___flash___power_down.html#ga90a75367aa4291b1507da7c987ac0c28">stm32g0xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_A&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___port.html#ga89e70f23992ce82aed435254a3a2436a">stm32g0xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_B&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___port.html#ga56dd775ffa87ae1e07b84ff963b6f723">stm32g0xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_BIT_0&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#ga1fa6087f4fa74f3b65462710a0e959ca">stm32g0xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_BIT_1&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#gaf2023d0967581927b0859e13d1a299f0">stm32g0xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_BIT_10&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#gad6dec1b7d168b59c1701e3dc01abfec4">stm32g0xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_BIT_11&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#ga652acbecfc801fe6e6e32b23abaad253">stm32g0xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_BIT_12&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#ga7b9a90b33ac29fe6b89aa2faf1442316">stm32g0xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_BIT_13&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#ga18b050531d8313a5c33100662cc7dfd8">stm32g0xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_BIT_14&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#gad479628a265d0bfcaaf854a53eefd4bf">stm32g0xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_BIT_15&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#gac6c1915f32e6234822682795bc691e68">stm32g0xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_BIT_2&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#ga96bbf59d35b1db690af6a5dc68544740">stm32g0xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_BIT_3&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#gaa656ee12dbb621b2263a8a4573725975">stm32g0xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_BIT_4&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#ga46c681a84ba69e0ec01eb1989f4aa655">stm32g0xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_BIT_5&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#ga72b3082415af11419cc44cbc93a686fa">stm32g0xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_BIT_6&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#gad62d178535498ea4cebdfbcb55138a98">stm32g0xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_BIT_7&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#ga6dd617d5f95dd04ab5aa28833ccf38e6">stm32g0xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_BIT_8&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#gae1a99549c3ee84422febc7c0f89c1439">stm32g0xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_BIT_9&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___bit___number.html#gafa5d2bc0805d660550ef54dd2f4dd60b">stm32g0xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_C&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___port.html#gaffb175dc1b426b66fc8334298dedfb2d">stm32g0xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_D&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___port.html#ga8313451988e399483edbb9bc5925654d">stm32g0xx_hal_pwr_ex.h</a></li>
<li>PWR_GPIO_F&#160;:&#160;<a class="el" href="group___p_w_r_ex___g_p_i_o___port.html#ga94b434338719750707a69ee3b449c4d6">stm32g0xx_hal_pwr_ex.h</a></li>
<li>PWR_LOWPOWERMODE_STANDBY&#160;:&#160;<a class="el" href="group___p_w_r___low___power___mode___selection.html#ga2174d41ab7c2a94ce6d059aa739e388b">stm32g0xx_hal_pwr.h</a></li>
<li>PWR_LOWPOWERMODE_STOP0&#160;:&#160;<a class="el" href="group___p_w_r___low___power___mode___selection.html#gae163dddadea03ea51d61e4d86c6efe86">stm32g0xx_hal_pwr.h</a></li>
<li>PWR_LOWPOWERMODE_STOP1&#160;:&#160;<a class="el" href="group___p_w_r___low___power___mode___selection.html#ga6e436b19d68a17f664de329633049aa9">stm32g0xx_hal_pwr.h</a></li>
<li>PWR_LOWPOWERREGULATOR_ON&#160;:&#160;<a class="el" href="group___p_w_r___regulator__state__in___s_l_e_e_p___s_t_o_p__mode.html#gab9922a15f8414818d736d5e7fcace963">stm32g0xx_hal_pwr.h</a></li>
<li>PWR_MAINREGULATOR_ON&#160;:&#160;<a class="el" href="group___p_w_r___regulator__state__in___s_l_e_e_p___s_t_o_p__mode.html#ga1d5b4e1482184286e28c16162f530039">stm32g0xx_hal_pwr.h</a></li>
<li>PWR_MODE_EVENT_FALLING&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased.html#gaa37ffde31fc0bdadb0ed77a9588034dd">stm32_hal_legacy.h</a></li>
<li>PWR_MODE_EVENT_RISING&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased.html#gaca42d0e80c82d3f35ec7b07227fb8b7f">stm32_hal_legacy.h</a></li>
<li>PWR_MODE_EVENT_RISING_FALLING&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased.html#ga87c794b332bd1b39496a35613344a4cc">stm32_hal_legacy.h</a></li>
<li>PWR_MODE_EVT&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased.html#ga1092f618f6edca6f56e410e926455774">stm32_hal_legacy.h</a></li>
<li>PWR_MODE_IT_FALLING&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased.html#ga9057a67887ea202b2db8da7064008fab">stm32_hal_legacy.h</a></li>
<li>PWR_MODE_IT_RISING&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased.html#gac7ab4dbca1cfe28383f89d0356b25da7">stm32_hal_legacy.h</a></li>
<li>PWR_MODE_IT_RISING_FALLING&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased.html#ga97e8abb320b4be192e23c520e74d01a9">stm32_hal_legacy.h</a></li>
<li>PWR_MODE_NORMAL&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased.html#ga7c173d32b42f94bf35a331ff6b52fc00">stm32_hal_legacy.h</a></li>
<li>PWR_PDCRA_PD0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98f618d6092a281ade2be95b68e6fd0f">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee33b2fb334043d0ed6b92591de11eac">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD0_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c22daf7cc92c810efcb8f7d020701e8">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae056a098e7b2506108ef1681c6f5897c">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5245e26b03499292c6cf51e05bb19836">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb81d8b74a47b133f2e5a38be19f6719">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD10_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c7b2c1ef54905aec0014965e46157f3">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac66adfaf86df1195314177622daa9184">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e7c1b93609dad10f1a917032b07cc59">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD11_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb84b52ab7eb63a3dbbbf83a7000148c">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f5f3174003f34b9d4f8981abc981c41">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e275fa23907bba7f81d5e416e2b14ad">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD12_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21043f773f2bc5c9d0127b3e1d9e606f">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bd1ea9c9025a3e2fe77dee61577c635">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga165efca93621e2934c8656b6fd1b35fe">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD13_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30218ad89991672375516f222d2099fb">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab695000920fc04b4fa434dc40b6efeab">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9820b0074c9c5ad0cf9e761456476880">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD14_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae4222aa9fc233c7ae9f71d6d0699a5a">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c0f87ba5447ec24ab4d40d626f9b6f6">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91412603c1bc597f48f3e0b2ad08b8b6">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD15_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96bbb44d16e67f4052dacade197331da">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4464fe7a2657ae4344f64a73bdd26633">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae18e38292874b4ac5e4e7794d2797bd5">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6428d9c0ec9ea372ee6eaf1002027d81">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab738aaf601782ed987931e320059659b">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga878b9bad49a1ebde399d3fcf984f5684">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga812c8321ee9c4d6e0994584096dd63bd">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6096badf58dbc180e5837a989e3ea91">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace39e7989aba1c4e0433fe6699e80614">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada33fd2d7cb253ee02b620f409f21028">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae91934e451db08bbf6359c47fbd63681">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6931ae3d0af06f12524fd5fcb549a6a">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c34bc562f7e0d3457f9dcf3f0f979b1">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24d60303b03394fac3860ae130f6593c">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD5_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae35c5f5e4a29b4c461500b2c59a6a13a">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19869403889d124604a55566b0919f01">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0ef5a7f6e2257564500b8176c43d9d8">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD6_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga123c7305686f66cae78095bf68165851">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1474b2694813ec7e008a7611fa0c2471">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8141add5664689326281118a609c529">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD7_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4872eaef9cdb0e75bba657b9b5b0a21">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b3efe6ef3bd4e229a0611f7fd6bb87a">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga415db2521ae4496348800ea013b45be8">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD8_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1873595532c0dd479b9c029d67e0b0bc">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6cdc9285d68bc18eaf0db89e9c97ab0">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19d8b899ebd261a8cbe8e111cc5901a0">stm32g030xx.h</a></li>
<li>PWR_PDCRA_PD9_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga108f513e7c4f9497ade1ffd9fac028c3">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb2cd588c2b969829e1f88833a6d3b5a">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29c4ef8f13f7e806f98a1a107054e64e">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD0_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3156cff88079f992cfecf83fc4c24a0f">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b949b9b188ed4f5d32e21d861b2c736">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga145eea973616f1beeeddef967a35c0a8">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga805eef2115f36ec8992b5817816a9013">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD10_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5bbb790b54a8abeb7765b51d514e00d">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeeeb285cd10bd9fa5c6618ccb5fa92d4">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf99a8fbd71e32c6c620a870f7a3e09a3">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD11_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf85e9f12fc025838b85f1ee3e2e86074">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac1dceca90bf3674c055892630b3ad036">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga966242f38aa6ae348158bd1094f36510">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD12_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77c1ee247b264f12063aeda96fbc7ea1">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac93fcb404ee72c54c6bd279b46915323">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a8a3668b5dad81b73dadfc8e2e5c78f">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD13_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07062c1ca4fba6c5cdbda2f1345dc933">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c47f77664abf38d779cf450fc2a81cd">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad556df0f36ce40c149a8d5f0726786be">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD14_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c5eb763660136684e61e909b2bc00f3">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa163adf76bffcca1feda11e6c1e327c1">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga117f563c92eef321e0b7cb753373a732">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD15_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bc9388aa3238970b99f63aa24624512">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3046adb6cc5fcd53679decc7eeb667d0">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga156b16d1c95a62c302f60168eed1bc97">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1534c44014b4d535b508cc20c40fa85">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf80e2b161cd9ba4ef414c83752140ec">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56a48f771c9cf3be1c8cf65b25ec4228">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28cd3a2704ae28a983913740bbc802c0">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac149e0ffb9cf021f8afde154186d2b4">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf55c2d7566fdcae357c256d6a1072b7b">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31a33156121113bf23f5795b19e1c6a9">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb31d96291d2dd0d45e97ec87b6cfe5a">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaacfd79bac58dcd1111148fd2ad3e6c57">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad09ae046425088d62d3d265bcad357a6">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b76693d639162d39822be322427fb6c">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD5_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72b6fe9aca960e2b622af76b00afed7b">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafbd3165b4d4c17a1ffdf1761e814ea78">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9208bbc9128c870e98c9c4ae00e7ee0">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD6_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73a01c8f15f9abdffd5aa391e345d44a">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga427674dc4f9623ea074bd724d824be2b">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1d22b879885b7e2e1c1c328e3407363">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD7_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e6f73e160ae53ec8244aa6b938b0bfd">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc7b3cadcebc65aa0540a5b8121615c5">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf168ca98f9d5d679c8bcabc10797a7a4">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD8_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48dbfde94a1d38564187a69a54b44024">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7140323ffa8f79cb2bcf8d14267b1bb">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25496cda63d6a5addbe27d9758c53c12">stm32g030xx.h</a></li>
<li>PWR_PDCRB_PD9_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6858f7cd6b90b601a1a76cc7218f890">stm32g030xx.h</a></li>
<li>PWR_PDCRC_PD13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72d48bfbbeed282a3d27e7ad7afbd57c">stm32g030xx.h</a></li>
<li>PWR_PDCRC_PD13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga985a08c2969bd5a0242a31d6987dae7d">stm32g030xx.h</a></li>
<li>PWR_PDCRC_PD13_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa79c725a8460db1cac44f2e7f612ae8f">stm32g030xx.h</a></li>
<li>PWR_PDCRC_PD14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1aba7010bed582c742640c33b9a2461">stm32g030xx.h</a></li>
<li>PWR_PDCRC_PD14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56e4e7929dc0ad5afb4f327d83cf98c8">stm32g030xx.h</a></li>
<li>PWR_PDCRC_PD14_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ab1d27359dfa01d62770f5546372b53">stm32g030xx.h</a></li>
<li>PWR_PDCRC_PD15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab44c8334eb583ca5ca8e93dc4e40b83d">stm32g030xx.h</a></li>
<li>PWR_PDCRC_PD15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabeb43d71a8c0c024f437001bb567b7b8">stm32g030xx.h</a></li>
<li>PWR_PDCRC_PD15_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63dd56cd215ff13435b4f8a07057a4e1">stm32g030xx.h</a></li>
<li>PWR_PDCRC_PD6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf19c03f355595fe94bf88d2f3635d07">stm32g030xx.h</a></li>
<li>PWR_PDCRC_PD6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafbc521c14f90c27c4c97deb1aa298cd3">stm32g030xx.h</a></li>
<li>PWR_PDCRC_PD6_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga576e84cc390705ed5c86ac9f5b7bd640">stm32g030xx.h</a></li>
<li>PWR_PDCRC_PD7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca1d14b198926f28cb6ba79a3d39e670">stm32g030xx.h</a></li>
<li>PWR_PDCRC_PD7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae90d51604c60dc6d8ec297f8fb155a9b">stm32g030xx.h</a></li>
<li>PWR_PDCRC_PD7_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3b95da9907637ccc6efd8bab5e01892">stm32g030xx.h</a></li>
<li>PWR_PDCRD_PD0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga446f536123f4db180005115066f224ab">stm32g030xx.h</a></li>
<li>PWR_PDCRD_PD0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78d543ffaaaf0a81b35d8495a570fddc">stm32g030xx.h</a></li>
<li>PWR_PDCRD_PD0_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cb79cdee2a23c946d1fbe504d59fa00">stm32g030xx.h</a></li>
<li>PWR_PDCRD_PD1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe63f1696de0249d1278c09aba65ea08">stm32g030xx.h</a></li>
<li>PWR_PDCRD_PD1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5ff3dc96bd5edc7707762cb6fb7d555">stm32g030xx.h</a></li>
<li>PWR_PDCRD_PD1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d08bd7a5a2174236f568fb78733115">stm32g030xx.h</a></li>
<li>PWR_PDCRD_PD2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada5f536a9ed4498efc381b92ab2b142e">stm32g030xx.h</a></li>
<li>PWR_PDCRD_PD2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb06503b5cef878ad11d30a1ab3c8133">stm32g030xx.h</a></li>
<li>PWR_PDCRD_PD2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c7c3ea2ff6df5d154c8cb113e40c355">stm32g030xx.h</a></li>
<li>PWR_PDCRD_PD3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7abf4a6a4b4132dd28c49ed344532375">stm32g030xx.h</a></li>
<li>PWR_PDCRD_PD3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c8ed6c631b989fa252d35ec03c0ea0e">stm32g030xx.h</a></li>
<li>PWR_PDCRD_PD3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga394349ab7e96b6fd0359367b1f40c003">stm32g030xx.h</a></li>
<li>PWR_PDCRF_PD0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbb6af22a1f3005bf9bd52fda6911425">stm32g030xx.h</a></li>
<li>PWR_PDCRF_PD0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e1cd1bf771eb55dde8c34f1a76152bf">stm32g030xx.h</a></li>
<li>PWR_PDCRF_PD0_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab990af506e6999d0118130550acc5193">stm32g030xx.h</a></li>
<li>PWR_PDCRF_PD1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga021e94adc92b34eafd09f59a056f1d62">stm32g030xx.h</a></li>
<li>PWR_PDCRF_PD1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6760bffc0a93838dc937fc4391946364">stm32g030xx.h</a></li>
<li>PWR_PDCRF_PD1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac89e435cee72c7260102a62c4edc6b0">stm32g030xx.h</a></li>
<li>PWR_PDCRF_PD2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d7eda4716fda2c075b6338889bbd352">stm32g030xx.h</a></li>
<li>PWR_PDCRF_PD2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11858ab211b1595ad56a67a41003f3e0">stm32g030xx.h</a></li>
<li>PWR_PDCRF_PD2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e75ab5dcb840d657440a1d7502fdd69">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa37a5a71d1b2dc2cf9114fe9f3953e75">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffe0e8921b5329c02509fef3c3a47a60">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU0_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8876434e7ef8f5bb1ed5c2cf6d0fe14">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec2b5b8d107279bf021dd0f9fe4dc3b5">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeff4befeb563f940a4c58d7c987901db">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45ed2c19a6fb74eae2e2d820e55401f3">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU10_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b9a2d7e14eaefa6834a5ff44133a4fd">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac28908f031c90b7fd41a18e95d5aaa75">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2dfef1ecdf8ec220c11d0d1f49c69ae7">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU11_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b8a5f4dc2ffb790e788ea1091ab9352">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45f1697a5a79ff74c562325c1116507d">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57c0e329a3f6fb5891df8818bbbc32cf">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU12_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a8e6c40d7e6c7ac2cbcc1c3fcc08ba5">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c909822b78854b96cbb84ee4ccea70f">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace712733c92243807456da9fc3b9cbe7">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU13_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d0b5b56fa83f9b2a865ee43aefcf7cf">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac813f7f8e0cbe4e5276effa5387754d2">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82346897e352cc62eebabf633aafb196">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU14_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43d20ffb2e9e97ce7a26e13dcfa28f4c">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga10226eab2ec4088bc485b50bd1d03be7">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7427137170f70d83d7889214ffa6ace1">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU15_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga172a58d394695b285911ea186e5f5b39">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e3eb287384a7ab031cfb9fc7e923c2e">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab7f0a7ac9f974036586696ee569898cd">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99ddb777615f43f72c28b2405aac62a6">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24623a30e35de7d70d9f84e95e890c5e">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53255e1fc57663154ec32c5ed2367302">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9be6b792ef982be31fc9a54410096a07">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae67b93be9a36f6915454c7859f3ce330">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac867daed9f7e4b1f832cb876768f94f7">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0580e337f1f2835b3b07f69691d06e2d">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81f4337502c35e99ccffcb0150c5dd97">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a2818544e29057de21e34a0b176c1c2">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga711d79dc0cf7bacfcc008100609f7ce1">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f307ff27d146d5ba82c8e55e81e8ef9">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU5_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9062bfa1c165737775ae8905847a4de0">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9dc58fe99b739e981ddf4e6a4b88d364">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce72736aed48df17ce7e7e0f1a24b57">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU6_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e21f12c18a827009efab6f7f95a4f80">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa15aeabc9a7e03413b6ab4a24681409a">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7bf4c644da69aebe2d1e855ddb9391db">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU7_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga318d7ccea3cfcd0b64e7a699ec5a05d3">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac2dcfd65ca51941c59308f0737b03586">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga934f303428833e2088687b90f0761d82">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU8_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5c7ce9f0d89c6fd24541c0607838be4">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf60fa8aedf78c83d3e2016181d6732c2">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6220bb2da06fcfb719506f0e71972682">stm32g030xx.h</a></li>
<li>PWR_PUCRA_PU9_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b85ad9d7dcddad6c877f47e0304cb72">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga129d8d156c55e148ecd0fea5305c4834">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e091698fea2a13edb66db5705753e01">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU0_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22f505011741e91cf5dec70d1981d594">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga273f1d0f7acfb46d5c85fe6da76cd018">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1fdb6cfc29eb36d313449ebc323e7486">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga615bc0c94d668f9eec1a09de806390bf">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU10_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3fc570f592335b6771414de04a00dae3">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga024e24eaec5399dbbf9383d3f4ac448b">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU11_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0abcc1589f22b52aab50f7673ad96ad7">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU11_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3474798e0804fcfabe8a9af4f0fc9fc0">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad52ef628fddff9aac9a2fa2a337024c8">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU12_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga32fb49b277c9a85cd22d42c392372a76">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU12_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab6c21fc2718610526b6697e3464a8080">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3e2d8d78d59882983fa36fce0b99db2">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f4ba5fcf1174b06db3576f880443c4d">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU13_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d9e3e4e44d64385d61e69e4ea33ae90">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1052aaf6d241cdb6f42020e1e664dbe8">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5bbd42e19782a3ae78379c9856bb02b">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU14_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae52d4e117220bdd5b890293d82b32f97">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e44fdf385168cb4c12857c97f344dc8">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ddc43e0f304deb653b59b5c9c28488d">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU15_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90edce6b6e8abf5a586aa86a62d61dec">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6f59d7c348bdaa0998ef1bf7ac2121f">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01de46035aa38d820dbea3642c2fb15b">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a5a0f62c13d529f2e87f5b3e109a23c">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga194b18756104386229bcba2108af88c4">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc0db0b599cb801e3cb104504d752679">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1cb996d5a064c2e142f106d502c44743">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e916dcb3e45c7d29c21171e6d63ac2d">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9411c5a0d691198516741e81de4ee5ba">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga80d893e072e835738dfb08388a7d994f">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4702b6326bcb3355dbcc317b1f47fc6e">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga601ff7205b9d34fac7f2d496388a92ef">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac51029d76b517d12d9f47a2d6b5ecd53">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU5_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e02ad765d2e602be7859bd5d4479c29">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU5_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3f6de34902b5ed5a45a8bc652e34937">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7b8affb0fc930e62f94728667e4d0f0">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga346b48a723b3c425141101d4c573c664">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU6_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d0dd25f2f9256f4b316a99e1dc9062a">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab88fc11e9be618a451ad965b9b0a4c8c">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadedbf067834e6331459df69de9bbb23b">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU7_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab46c2996349ea0bacec88b2c20727473">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ffd00a4bf2d4fd28217433411babb53">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacfb72ccaea96e3a73ba3ebeb666c5b8e">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU8_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2095315b10a7fc95a80a62cb64178530">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5111c01bf0f827eee13624386f8c87a8">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU9_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab31e25a13c30591bd2d6df9247653fdf">stm32g030xx.h</a></li>
<li>PWR_PUCRB_PU9_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad58f19cabcf2265e07e1e62b7f601a96">stm32g030xx.h</a></li>
<li>PWR_PUCRC_PU13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05ea38e2db4485556e9afd4150e9f410">stm32g030xx.h</a></li>
<li>PWR_PUCRC_PU13_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga509dd7b59452db9b752a4476ead4ecd1">stm32g030xx.h</a></li>
<li>PWR_PUCRC_PU13_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d33c9b627a71e2700b92a2179618afa">stm32g030xx.h</a></li>
<li>PWR_PUCRC_PU14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac17fcae122bdf758e1ebe5d15131596b">stm32g030xx.h</a></li>
<li>PWR_PUCRC_PU14_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b87975ea24465572b410384628263eb">stm32g030xx.h</a></li>
<li>PWR_PUCRC_PU14_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga512943e419cbd638d6132b8f4c0d7f69">stm32g030xx.h</a></li>
<li>PWR_PUCRC_PU15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab0592f15fc3919c269f89dbfbbb352a">stm32g030xx.h</a></li>
<li>PWR_PUCRC_PU15_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d3f030981d74c9eb62b7edabe47e833">stm32g030xx.h</a></li>
<li>PWR_PUCRC_PU15_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8de4fefb5083aa897c6c166a75488cb6">stm32g030xx.h</a></li>
<li>PWR_PUCRC_PU6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacaa5d9c889b89c0d17e0dad80f420393">stm32g030xx.h</a></li>
<li>PWR_PUCRC_PU6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeccc86058cabe9d8272e4289b6a67ac5">stm32g030xx.h</a></li>
<li>PWR_PUCRC_PU6_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07b5c3b26900c618745e0292ef6c61ec">stm32g030xx.h</a></li>
<li>PWR_PUCRC_PU7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c7beb8ab26d9b74a3d348e62ad72b64">stm32g030xx.h</a></li>
<li>PWR_PUCRC_PU7_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab600e39e2c857efd052a936e8b772ea8">stm32g030xx.h</a></li>
<li>PWR_PUCRC_PU7_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04478e0841ed42e7f1e23c22f6231c34">stm32g030xx.h</a></li>
<li>PWR_PUCRD_PU0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec009a2fe9d9b2ea09db1f185dba3f17">stm32g030xx.h</a></li>
<li>PWR_PUCRD_PU0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59d519933176da58e2d2c078f5d9eb4a">stm32g030xx.h</a></li>
<li>PWR_PUCRD_PU0_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad656882c092c20d7934c118780fb0838">stm32g030xx.h</a></li>
<li>PWR_PUCRD_PU1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafde0090cf6bfdbb67253cef05ca33de5">stm32g030xx.h</a></li>
<li>PWR_PUCRD_PU1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2fed6ded509da9f52743fb3dc180fb7f">stm32g030xx.h</a></li>
<li>PWR_PUCRD_PU1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54e816ad13261e2627dce12f5613b933">stm32g030xx.h</a></li>
<li>PWR_PUCRD_PU2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1986f6ede1947d946d788cda11d8cf87">stm32g030xx.h</a></li>
<li>PWR_PUCRD_PU2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadded0c87cda196798e09377b98c2eb28">stm32g030xx.h</a></li>
<li>PWR_PUCRD_PU2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94e1169f89c2fade28e60d17280b8946">stm32g030xx.h</a></li>
<li>PWR_PUCRD_PU3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28ce5e04a2065648ce6bcb8cd966fa48">stm32g030xx.h</a></li>
<li>PWR_PUCRD_PU3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a83b7e8e99396f7eaf6c08cd6f8d9fd">stm32g030xx.h</a></li>
<li>PWR_PUCRD_PU3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7e8f1097351b923169ead745dbb18da">stm32g030xx.h</a></li>
<li>PWR_PUCRF_PU0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83c99a9ab72532c8186d473f3bb814d4">stm32g030xx.h</a></li>
<li>PWR_PUCRF_PU0_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ee756aacdfbf1ad4cf94b80042c6325">stm32g030xx.h</a></li>
<li>PWR_PUCRF_PU0_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d9e088d981f33152d9f213d5cc515f8">stm32g030xx.h</a></li>
<li>PWR_PUCRF_PU1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7c96b86dc20bc53e8fda9354c692fef">stm32g030xx.h</a></li>
<li>PWR_PUCRF_PU1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1fb6b0fa5853d1784097fc36dc1e4ea9">stm32g030xx.h</a></li>
<li>PWR_PUCRF_PU1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9742eb3a8cbf7e1bb07c06e36f5b75fc">stm32g030xx.h</a></li>
<li>PWR_PUCRF_PU2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac74b00c325a10469dc4a5d2b177603dc">stm32g030xx.h</a></li>
<li>PWR_PUCRF_PU2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cf62c2604d05912f6f234ba5953e74c">stm32g030xx.h</a></li>
<li>PWR_PUCRF_PU2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c5b19fb395fd0f6dab242063b184170">stm32g030xx.h</a></li>
<li>PWR_REGULATOR_VOLTAGE_SCALE1&#160;:&#160;<a class="el" href="group___p_w_r_ex___regulator___voltage___scale.html#ga3b5ca5ab9c19938a14d273825bcf840e">stm32g0xx_hal_pwr_ex.h</a></li>
<li>PWR_REGULATOR_VOLTAGE_SCALE2&#160;:&#160;<a class="el" href="group___p_w_r_ex___regulator___voltage___scale.html#gaa0d38e304a0adfdbb58a61c96bdb95e9">stm32g0xx_hal_pwr_ex.h</a></li>
<li>PWR_SCR_CSBF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabdddfe059abe4fdb479d6f77d41f5bc5">stm32g030xx.h</a></li>
<li>PWR_SCR_CSBF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7da6bdd44c4392f18d8216d3cc4e9c83">stm32g030xx.h</a></li>
<li>PWR_SCR_CSBF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabac354c14bf95b86950ccddb4b469c0e">stm32g030xx.h</a></li>
<li>PWR_SCR_CWUF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab617e1bb3dca54f12c80d4c5b3a0ee3c">stm32g030xx.h</a></li>
<li>PWR_SCR_CWUF1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a12f5af4994abe5b34cf7eae3dacf70">stm32g030xx.h</a></li>
<li>PWR_SCR_CWUF1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga142fa620aec1ce292870d2a88c8e4bfc">stm32g030xx.h</a></li>
<li>PWR_SCR_CWUF1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6909ba44c7142a50c39b58cb72ef464">stm32g030xx.h</a></li>
<li>PWR_SCR_CWUF2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4128b0b9a09d2443ce0e4eef81177a8d">stm32g030xx.h</a></li>
<li>PWR_SCR_CWUF2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98a59ab189af3edee39d5f86586c1d4a">stm32g030xx.h</a></li>
<li>PWR_SCR_CWUF2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad97b48b66e135768b645abbf6ca4a0c8">stm32g030xx.h</a></li>
<li>PWR_SCR_CWUF4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga032b297a06e80628d63eb25dd1388268">stm32g030xx.h</a></li>
<li>PWR_SCR_CWUF4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02905174fda882abf1f543ca487c1ec4">stm32g030xx.h</a></li>
<li>PWR_SCR_CWUF4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f2eb15c4662edb69ebd5fa8f3c72a9f">stm32g030xx.h</a></li>
<li>PWR_SCR_CWUF6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd258d21ebd14e16b095749fd5ff20ce">stm32g030xx.h</a></li>
<li>PWR_SCR_CWUF6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f4b59ea278be3cac05f9dc033c196f7">stm32g030xx.h</a></li>
<li>PWR_SCR_CWUF6_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58dbe22d1770be0eb39c2abc14dc0f1e">stm32g030xx.h</a></li>
<li>PWR_SCR_CWUF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9db68cb99dedae6f165584bfe2063920">stm32g030xx.h</a></li>
<li>PWR_SCR_CWUF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac91a81ed0c084e866916d3f8ba16d3">stm32g030xx.h</a></li>
<li>PWR_SLEEPENTRY_WFE&#160;:&#160;<a class="el" href="group___p_w_r___s_l_e_e_p__mode__entry.html#ga2ef4bd42ad37dcfcd0813676087d559e">stm32g0xx_hal_pwr.h</a></li>
<li>PWR_SLEEPENTRY_WFI&#160;:&#160;<a class="el" href="group___p_w_r___s_l_e_e_p__mode__entry.html#ga4f0f99a3526c57efb3501b016639fa45">stm32g0xx_hal_pwr.h</a></li>
<li>PWR_SR1_SBF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52067a339f2800cca29e0373f1b7d5f1">stm32g030xx.h</a></li>
<li>PWR_SR1_SBF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46de86e5fa599d3aabe3646e5c83ff13">stm32g030xx.h</a></li>
<li>PWR_SR1_SBF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9cfff180e3bef9c1fad18d4f8ba606e">stm32g030xx.h</a></li>
<li>PWR_SR1_WUF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cee25727108665face0ac2f709fcb72">stm32g030xx.h</a></li>
<li>PWR_SR1_WUF1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e5ea0407844efe67f89d52468199bf9">stm32g030xx.h</a></li>
<li>PWR_SR1_WUF1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7cce63b523402f2ffea81b585fe3ef5">stm32g030xx.h</a></li>
<li>PWR_SR1_WUF1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c48cb5a0f8b86dc09d5ce1d496d795c">stm32g030xx.h</a></li>
<li>PWR_SR1_WUF2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb2045f5b3571c37bba90051c2b5ea6">stm32g030xx.h</a></li>
<li>PWR_SR1_WUF2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2da4b6c791875ae30474e2a13cb0af37">stm32g030xx.h</a></li>
<li>PWR_SR1_WUF2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaebe957f4d65ef6b7f263b1f0924a30f8">stm32g030xx.h</a></li>
<li>PWR_SR1_WUF4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga92613bf31b9b2a8d63c24a0a1e8c5516">stm32g030xx.h</a></li>
<li>PWR_SR1_WUF4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a13909fdce06449a0f1138df7635c31">stm32g030xx.h</a></li>
<li>PWR_SR1_WUF4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8014ec451339efbf0ac723a9d84e245b">stm32g030xx.h</a></li>
<li>PWR_SR1_WUF6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2358ee724f9b8fcdc1e1afd76118bd6">stm32g030xx.h</a></li>
<li>PWR_SR1_WUF6_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab893632ca5fd8f6b3b7966bf192bd058">stm32g030xx.h</a></li>
<li>PWR_SR1_WUF6_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93835a3ebe91f7648e295cef35bb4067">stm32g030xx.h</a></li>
<li>PWR_SR1_WUF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ab4eafaa5b521406a181e970c4e5f04">stm32g030xx.h</a></li>
<li>PWR_SR1_WUF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e71753df13cbe45a682782dd52d7188">stm32g030xx.h</a></li>
<li>PWR_SR1_WUFI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9bcd91a779fee2f98a91b1ac734b6c9">stm32g030xx.h</a></li>
<li>PWR_SR1_WUFI_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3292409f4ace61d403b652bb0ded849c">stm32g030xx.h</a></li>
<li>PWR_SR1_WUFI_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa17e157e6252e1503b6c6bb528c8776e">stm32g030xx.h</a></li>
<li>PWR_SR2_FLASH_RDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f445dadc401ac52d801fdcab051a40a">stm32g030xx.h</a></li>
<li>PWR_SR2_FLASH_RDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f498e32ba89781c5cc9cc37a8bd13a1">stm32g030xx.h</a></li>
<li>PWR_SR2_FLASH_RDY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d5e2160b5227ebfad0c8434d6ee162b">stm32g030xx.h</a></li>
<li>PWR_SR2_REGLPF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b4c0d31f1dbb17ccb85a6e582a00b9d">stm32g030xx.h</a></li>
<li>PWR_SR2_REGLPF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3314b8d9a65423906e4b7dc6da6152c">stm32g030xx.h</a></li>
<li>PWR_SR2_REGLPF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff23f66315da4c825502c360b7855988">stm32g030xx.h</a></li>
<li>PWR_SR2_REGLPS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga911a8a399671b6dc3fca4948f1ad6872">stm32g030xx.h</a></li>
<li>PWR_SR2_REGLPS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0dfb4cf2210dc6d42e3461de677d5cd4">stm32g030xx.h</a></li>
<li>PWR_SR2_REGLPS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec5679fae132b06386690a6008210ab8">stm32g030xx.h</a></li>
<li>PWR_SR2_VOSF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa16cbf806601b43cdbcba10b444c7f81">stm32g030xx.h</a></li>
<li>PWR_SR2_VOSF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77731b81c1c30295b5638e1502df5ab6">stm32g030xx.h</a></li>
<li>PWR_SR2_VOSF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb351da51286ac6ecef463e03c665e85">stm32g030xx.h</a></li>
<li>PWR_STOPENTRY_WFE&#160;:&#160;<a class="el" href="group___p_w_r___s_t_o_p__mode__entry.html#ga2e1ee5c9577cc322474a826fa97de798">stm32g0xx_hal_pwr.h</a></li>
<li>PWR_STOPENTRY_WFI&#160;:&#160;<a class="el" href="group___p_w_r___s_t_o_p__mode__entry.html#ga3bdb1a9c9b421b73ab148d45eb90fa9b">stm32g0xx_hal_pwr.h</a></li>
<li>PWR_WAKEUP_PIN1&#160;:&#160;<a class="el" href="group___p_w_r___wake_up___pins.html#ga0da8e7cbe0826e93b777ae4419a1cd05">stm32g0xx_hal_pwr.h</a></li>
<li>PWR_WAKEUP_PIN1_HIGH&#160;:&#160;<a class="el" href="group___p_w_r___wake_up___pins.html#gaeb626f09f1270e2a23729dac3fd269d1">stm32g0xx_hal_pwr.h</a></li>
<li>PWR_WAKEUP_PIN1_LOW&#160;:&#160;<a class="el" href="group___p_w_r___wake_up___pins.html#ga71106c9ef5fe0ce824983011cf5812db">stm32g0xx_hal_pwr.h</a></li>
<li>PWR_WAKEUP_PIN2&#160;:&#160;<a class="el" href="group___p_w_r___wake_up___pins.html#ga0c718de5967a8d2cec63d0b5fe0b2ada">stm32g0xx_hal_pwr.h</a></li>
<li>PWR_WAKEUP_PIN2_HIGH&#160;:&#160;<a class="el" href="group___p_w_r___wake_up___pins.html#ga1216218e63be4edd833ba66170266903">stm32g0xx_hal_pwr.h</a></li>
<li>PWR_WAKEUP_PIN2_LOW&#160;:&#160;<a class="el" href="group___p_w_r___wake_up___pins.html#ga2fa3e2360a56cd447dd49de0b075313f">stm32g0xx_hal_pwr.h</a></li>
<li>PWR_WAKEUP_PIN4&#160;:&#160;<a class="el" href="group___p_w_r___wake_up___pins.html#ga043f15e42e900b9609b0558f68ba4bb9">stm32g0xx_hal_pwr.h</a></li>
<li>PWR_WAKEUP_PIN4_HIGH&#160;:&#160;<a class="el" href="group___p_w_r___wake_up___pins.html#gaa53d4e6305c7d8aa72c851c8d2749fa9">stm32g0xx_hal_pwr.h</a></li>
<li>PWR_WAKEUP_PIN4_LOW&#160;:&#160;<a class="el" href="group___p_w_r___wake_up___pins.html#ga5345ca56a0983765d0d6a97c5a53d910">stm32g0xx_hal_pwr.h</a></li>
<li>PWR_WAKEUP_PIN6&#160;:&#160;<a class="el" href="group___p_w_r___wake_up___pins.html#gabe5bf6bf78f3beecf4eb7180e7e31671">stm32g0xx_hal_pwr.h</a></li>
<li>PWR_WAKEUP_PIN6_HIGH&#160;:&#160;<a class="el" href="group___p_w_r___wake_up___pins.html#ga1c391eb7544741b9d981d0d38bfcf52e">stm32g0xx_hal_pwr.h</a></li>
<li>PWR_WAKEUP_PIN6_LOW&#160;:&#160;<a class="el" href="group___p_w_r___wake_up___pins.html#ga46e1b210a3805f27c4ae46a4cdc22f82">stm32g0xx_hal_pwr.h</a></li>
<li>PWR_WUP_POLARITY_SHIFT&#160;:&#160;<a class="el" href="group___p_w_r___w_u_p___polarity.html#ga21257e8b8c5dd0d90f68aa5ac31c818b">stm32g0xx_hal_pwr.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
