// Seed: 3760587168
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_18;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input wand id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    input supply1 id_6,
    input supply0 id_7,
    output tri id_8,
    input uwire id_9,
    output uwire id_10,
    output wor id_11,
    output wor id_12,
    input uwire id_13,
    input uwire id_14,
    input uwire id_15,
    input supply0 id_16,
    output tri id_17,
    input supply1 id_18,
    output tri id_19,
    output wor id_20,
    input tri1 id_21,
    output tri id_22,
    input wand id_23
    , id_29,
    output supply1 id_24,
    output wand id_25,
    output wire id_26,
    output wand id_27
);
  assign id_29 = 1;
  xor primCall (
      id_10,
      id_21,
      id_23,
      id_4,
      id_16,
      id_2,
      id_3,
      id_18,
      id_15,
      id_5,
      id_14,
      id_9,
      id_6,
      id_1,
      id_7,
      id_0,
      id_29,
      id_13
  );
  module_0 modCall_1 (
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29
  );
endmodule
