

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_35_3'
================================================================
* Date:           Sun Sep 15 03:41:15 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_activities
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39|  0.390 us|  0.390 us|   39|   39|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_35_3  |       37|       37|        30|          2|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 30


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 1
  Pipeline-0 : II = 2, D = 30, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.29>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 33 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln35_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln35"   --->   Operation 34 'read' 'sext_ln35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln35_cast = sext i16 %sext_ln35_read"   --->   Operation 35 'sext' 'sext_ln35_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_5, i32 0, i32 0, void @empty_11, i32 1, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.61ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body24.i"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%i_3 = load i3 %i" [nn.cpp:35->nn.cpp:80]   --->   Operation 40 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.68ns)   --->   "%icmp_ln35 = icmp_eq  i3 %i_3, i3 5" [nn.cpp:35->nn.cpp:80]   --->   Operation 41 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.68ns)   --->   "%add_ln35 = add i3 %i_3, i3 1" [nn.cpp:35->nn.cpp:80]   --->   Operation 42 'add' 'add_ln35' <Predicate = true> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.body24.i.split, void %_Z7softmaxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_i.exit.exitStub" [nn.cpp:35->nn.cpp:80]   --->   Operation 43 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i3 %i_3" [nn.cpp:35->nn.cpp:80]   --->   Operation 44 'zext' 'zext_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln35" [nn.cpp:37->nn.cpp:80]   --->   Operation 45 'getelementptr' 'output_r_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (2.15ns)   --->   "%output_r_load = load i3 %output_r_addr" [nn.cpp:37->nn.cpp:80]   --->   Operation 46 'load' 'output_r_load' <Predicate = (!icmp_ln35)> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5> <RAM>
ST_1 : Operation 47 [1/1] (1.61ns)   --->   "%store_ln35 = store i3 %add_ln35, i3 %i" [nn.cpp:35->nn.cpp:80]   --->   Operation 47 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 6.05>
ST_2 : Operation 48 [1/2] (2.15ns)   --->   "%output_r_load = load i3 %output_r_addr" [nn.cpp:37->nn.cpp:80]   --->   Operation 48 'load' 'output_r_load' <Predicate = (!icmp_ln35)> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %output_r_load, i8 0" [nn.cpp:37->nn.cpp:80]   --->   Operation 49 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 50 [28/28] (3.90ns)   --->   "%sdiv_ln37 = sdiv i24 %shl_ln3, i24 %sext_ln35_cast" [nn.cpp:37->nn.cpp:80]   --->   Operation 50 'sdiv' 'sdiv_ln37' <Predicate = (!icmp_ln35)> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.90>
ST_3 : Operation 51 [27/28] (3.90ns)   --->   "%sdiv_ln37 = sdiv i24 %shl_ln3, i24 %sext_ln35_cast" [nn.cpp:37->nn.cpp:80]   --->   Operation 51 'sdiv' 'sdiv_ln37' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.90>
ST_4 : Operation 52 [26/28] (3.90ns)   --->   "%sdiv_ln37 = sdiv i24 %shl_ln3, i24 %sext_ln35_cast" [nn.cpp:37->nn.cpp:80]   --->   Operation 52 'sdiv' 'sdiv_ln37' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.90>
ST_5 : Operation 53 [25/28] (3.90ns)   --->   "%sdiv_ln37 = sdiv i24 %shl_ln3, i24 %sext_ln35_cast" [nn.cpp:37->nn.cpp:80]   --->   Operation 53 'sdiv' 'sdiv_ln37' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.90>
ST_6 : Operation 54 [24/28] (3.90ns)   --->   "%sdiv_ln37 = sdiv i24 %shl_ln3, i24 %sext_ln35_cast" [nn.cpp:37->nn.cpp:80]   --->   Operation 54 'sdiv' 'sdiv_ln37' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.90>
ST_7 : Operation 55 [23/28] (3.90ns)   --->   "%sdiv_ln37 = sdiv i24 %shl_ln3, i24 %sext_ln35_cast" [nn.cpp:37->nn.cpp:80]   --->   Operation 55 'sdiv' 'sdiv_ln37' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.90>
ST_8 : Operation 56 [22/28] (3.90ns)   --->   "%sdiv_ln37 = sdiv i24 %shl_ln3, i24 %sext_ln35_cast" [nn.cpp:37->nn.cpp:80]   --->   Operation 56 'sdiv' 'sdiv_ln37' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.90>
ST_9 : Operation 57 [21/28] (3.90ns)   --->   "%sdiv_ln37 = sdiv i24 %shl_ln3, i24 %sext_ln35_cast" [nn.cpp:37->nn.cpp:80]   --->   Operation 57 'sdiv' 'sdiv_ln37' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.90>
ST_10 : Operation 58 [20/28] (3.90ns)   --->   "%sdiv_ln37 = sdiv i24 %shl_ln3, i24 %sext_ln35_cast" [nn.cpp:37->nn.cpp:80]   --->   Operation 58 'sdiv' 'sdiv_ln37' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.90>
ST_11 : Operation 59 [19/28] (3.90ns)   --->   "%sdiv_ln37 = sdiv i24 %shl_ln3, i24 %sext_ln35_cast" [nn.cpp:37->nn.cpp:80]   --->   Operation 59 'sdiv' 'sdiv_ln37' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.90>
ST_12 : Operation 60 [18/28] (3.90ns)   --->   "%sdiv_ln37 = sdiv i24 %shl_ln3, i24 %sext_ln35_cast" [nn.cpp:37->nn.cpp:80]   --->   Operation 60 'sdiv' 'sdiv_ln37' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.90>
ST_13 : Operation 61 [17/28] (3.90ns)   --->   "%sdiv_ln37 = sdiv i24 %shl_ln3, i24 %sext_ln35_cast" [nn.cpp:37->nn.cpp:80]   --->   Operation 61 'sdiv' 'sdiv_ln37' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.90>
ST_14 : Operation 62 [16/28] (3.90ns)   --->   "%sdiv_ln37 = sdiv i24 %shl_ln3, i24 %sext_ln35_cast" [nn.cpp:37->nn.cpp:80]   --->   Operation 62 'sdiv' 'sdiv_ln37' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.90>
ST_15 : Operation 63 [15/28] (3.90ns)   --->   "%sdiv_ln37 = sdiv i24 %shl_ln3, i24 %sext_ln35_cast" [nn.cpp:37->nn.cpp:80]   --->   Operation 63 'sdiv' 'sdiv_ln37' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.90>
ST_16 : Operation 64 [14/28] (3.90ns)   --->   "%sdiv_ln37 = sdiv i24 %shl_ln3, i24 %sext_ln35_cast" [nn.cpp:37->nn.cpp:80]   --->   Operation 64 'sdiv' 'sdiv_ln37' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.90>
ST_17 : Operation 65 [13/28] (3.90ns)   --->   "%sdiv_ln37 = sdiv i24 %shl_ln3, i24 %sext_ln35_cast" [nn.cpp:37->nn.cpp:80]   --->   Operation 65 'sdiv' 'sdiv_ln37' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.90>
ST_18 : Operation 66 [12/28] (3.90ns)   --->   "%sdiv_ln37 = sdiv i24 %shl_ln3, i24 %sext_ln35_cast" [nn.cpp:37->nn.cpp:80]   --->   Operation 66 'sdiv' 'sdiv_ln37' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.90>
ST_19 : Operation 67 [11/28] (3.90ns)   --->   "%sdiv_ln37 = sdiv i24 %shl_ln3, i24 %sext_ln35_cast" [nn.cpp:37->nn.cpp:80]   --->   Operation 67 'sdiv' 'sdiv_ln37' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.90>
ST_20 : Operation 68 [10/28] (3.90ns)   --->   "%sdiv_ln37 = sdiv i24 %shl_ln3, i24 %sext_ln35_cast" [nn.cpp:37->nn.cpp:80]   --->   Operation 68 'sdiv' 'sdiv_ln37' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.90>
ST_21 : Operation 69 [9/28] (3.90ns)   --->   "%sdiv_ln37 = sdiv i24 %shl_ln3, i24 %sext_ln35_cast" [nn.cpp:37->nn.cpp:80]   --->   Operation 69 'sdiv' 'sdiv_ln37' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.90>
ST_22 : Operation 70 [8/28] (3.90ns)   --->   "%sdiv_ln37 = sdiv i24 %shl_ln3, i24 %sext_ln35_cast" [nn.cpp:37->nn.cpp:80]   --->   Operation 70 'sdiv' 'sdiv_ln37' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.90>
ST_23 : Operation 71 [7/28] (3.90ns)   --->   "%sdiv_ln37 = sdiv i24 %shl_ln3, i24 %sext_ln35_cast" [nn.cpp:37->nn.cpp:80]   --->   Operation 71 'sdiv' 'sdiv_ln37' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.90>
ST_24 : Operation 72 [6/28] (3.90ns)   --->   "%sdiv_ln37 = sdiv i24 %shl_ln3, i24 %sext_ln35_cast" [nn.cpp:37->nn.cpp:80]   --->   Operation 72 'sdiv' 'sdiv_ln37' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.90>
ST_25 : Operation 73 [5/28] (3.90ns)   --->   "%sdiv_ln37 = sdiv i24 %shl_ln3, i24 %sext_ln35_cast" [nn.cpp:37->nn.cpp:80]   --->   Operation 73 'sdiv' 'sdiv_ln37' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.90>
ST_26 : Operation 74 [4/28] (3.90ns)   --->   "%sdiv_ln37 = sdiv i24 %shl_ln3, i24 %sext_ln35_cast" [nn.cpp:37->nn.cpp:80]   --->   Operation 74 'sdiv' 'sdiv_ln37' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.90>
ST_27 : Operation 75 [3/28] (3.90ns)   --->   "%sdiv_ln37 = sdiv i24 %shl_ln3, i24 %sext_ln35_cast" [nn.cpp:37->nn.cpp:80]   --->   Operation 75 'sdiv' 'sdiv_ln37' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.90>
ST_28 : Operation 76 [2/28] (3.90ns)   --->   "%sdiv_ln37 = sdiv i24 %shl_ln3, i24 %sext_ln35_cast" [nn.cpp:37->nn.cpp:80]   --->   Operation 76 'sdiv' 'sdiv_ln37' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 84 'ret' 'ret_ln0' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 3.90>
ST_29 : Operation 77 [1/28] (3.90ns)   --->   "%sdiv_ln37 = sdiv i24 %shl_ln3, i24 %sext_ln35_cast" [nn.cpp:37->nn.cpp:80]   --->   Operation 77 'sdiv' 'sdiv_ln37' <Predicate = true> <Delay = 3.90> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.15>
ST_30 : Operation 78 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_11" [nn.cpp:36->nn.cpp:80]   --->   Operation 78 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [nn.cpp:35->nn.cpp:80]   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln35' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [nn.cpp:35->nn.cpp:80]   --->   Operation 80 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i16 %sdiv_ln37" [nn.cpp:37->nn.cpp:80]   --->   Operation 81 'trunc' 'trunc_ln37' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 82 [1/1] (2.15ns)   --->   "%store_ln37 = store i16 %trunc_ln37, i3 %output_r_addr" [nn.cpp:37->nn.cpp:80]   --->   Operation 82 'store' 'store_ln37' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 5> <RAM>
ST_30 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.body24.i" [nn.cpp:35->nn.cpp:80]   --->   Operation 83 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.290ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0.000 ns)
	'load' operation ('i', nn.cpp:35->nn.cpp:80) on local variable 'i' [11]  (0.000 ns)
	'add' operation ('add_ln35', nn.cpp:35->nn.cpp:80) [13]  (1.680 ns)
	'store' operation ('store_ln35', nn.cpp:35->nn.cpp:80) of variable 'add_ln35', nn.cpp:35->nn.cpp:80 on local variable 'i' [26]  (1.610 ns)

 <State 2>: 6.057ns
The critical path consists of the following:
	'load' operation ('output_r_load', nn.cpp:37->nn.cpp:80) on array 'output_r' [21]  (2.152 ns)
	'sdiv' operation ('sdiv_ln37', nn.cpp:37->nn.cpp:80) [23]  (3.905 ns)

 <State 3>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln37', nn.cpp:37->nn.cpp:80) [23]  (3.905 ns)

 <State 4>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln37', nn.cpp:37->nn.cpp:80) [23]  (3.905 ns)

 <State 5>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln37', nn.cpp:37->nn.cpp:80) [23]  (3.905 ns)

 <State 6>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln37', nn.cpp:37->nn.cpp:80) [23]  (3.905 ns)

 <State 7>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln37', nn.cpp:37->nn.cpp:80) [23]  (3.905 ns)

 <State 8>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln37', nn.cpp:37->nn.cpp:80) [23]  (3.905 ns)

 <State 9>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln37', nn.cpp:37->nn.cpp:80) [23]  (3.905 ns)

 <State 10>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln37', nn.cpp:37->nn.cpp:80) [23]  (3.905 ns)

 <State 11>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln37', nn.cpp:37->nn.cpp:80) [23]  (3.905 ns)

 <State 12>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln37', nn.cpp:37->nn.cpp:80) [23]  (3.905 ns)

 <State 13>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln37', nn.cpp:37->nn.cpp:80) [23]  (3.905 ns)

 <State 14>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln37', nn.cpp:37->nn.cpp:80) [23]  (3.905 ns)

 <State 15>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln37', nn.cpp:37->nn.cpp:80) [23]  (3.905 ns)

 <State 16>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln37', nn.cpp:37->nn.cpp:80) [23]  (3.905 ns)

 <State 17>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln37', nn.cpp:37->nn.cpp:80) [23]  (3.905 ns)

 <State 18>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln37', nn.cpp:37->nn.cpp:80) [23]  (3.905 ns)

 <State 19>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln37', nn.cpp:37->nn.cpp:80) [23]  (3.905 ns)

 <State 20>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln37', nn.cpp:37->nn.cpp:80) [23]  (3.905 ns)

 <State 21>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln37', nn.cpp:37->nn.cpp:80) [23]  (3.905 ns)

 <State 22>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln37', nn.cpp:37->nn.cpp:80) [23]  (3.905 ns)

 <State 23>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln37', nn.cpp:37->nn.cpp:80) [23]  (3.905 ns)

 <State 24>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln37', nn.cpp:37->nn.cpp:80) [23]  (3.905 ns)

 <State 25>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln37', nn.cpp:37->nn.cpp:80) [23]  (3.905 ns)

 <State 26>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln37', nn.cpp:37->nn.cpp:80) [23]  (3.905 ns)

 <State 27>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln37', nn.cpp:37->nn.cpp:80) [23]  (3.905 ns)

 <State 28>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln37', nn.cpp:37->nn.cpp:80) [23]  (3.905 ns)

 <State 29>: 3.905ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln37', nn.cpp:37->nn.cpp:80) [23]  (3.905 ns)

 <State 30>: 2.152ns
The critical path consists of the following:
	'store' operation ('store_ln37', nn.cpp:37->nn.cpp:80) of variable 'trunc_ln37', nn.cpp:37->nn.cpp:80 on array 'output_r' [25]  (2.152 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
