<stg><name>write_Pipeline_VITIS_LOOP_286_5</name>


<trans_list>

<trans id="77" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="62" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %indvar4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar4"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:2 %zext_ln291_4_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %zext_ln291_4

]]></Node>
<StgValue><ssdm name="zext_ln291_4_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:3 %add_ln270_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %add_ln270_1

]]></Node>
<StgValue><ssdm name="add_ln270_1_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
newFuncRoot:4 %sext_ln286_1_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln286_1

]]></Node>
<StgValue><ssdm name="sext_ln286_1_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="60">
<![CDATA[
newFuncRoot:5 %sext_ln286_1_cast = sext i60 %sext_ln286_1_read

]]></Node>
<StgValue><ssdm name="sext_ln286_1_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 1024, void @empty_2, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i62 0, i62 %indvar4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i64 0, i64 %x

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %VITIS_LOOP_289_6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="62" op_0_bw="62" op_1_bw="0">
<![CDATA[
VITIS_LOOP_289_6:0 %indvar4_load = load i62 %indvar4

]]></Node>
<StgValue><ssdm name="indvar4_load"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_289_6:3 %icmp_ln1027 = icmp_eq  i62 %indvar4_load, i62 %add_ln270_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_289_6:5 %add_ln286 = add i62 %indvar4_load, i62 1

]]></Node>
<StgValue><ssdm name="add_ln286"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_289_6:6 %br_ln286 = br i1 %icmp_ln1027, void %VITIS_LOOP_289_6.split, void %for.inc53.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_289_6.split:0 %x_load = load i64 %x

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="13" op_0_bw="13" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_289_6.split:2 %indvars_iv21_udiv = partselect i13 @_ssdm_op_PartSelect.i13.i64.i32.i32, i64 %x_load, i32 1, i32 13

]]></Node>
<StgValue><ssdm name="indvars_iv21_udiv"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_289_6.split:3 %add_ln291 = add i13 %zext_ln291_4_read, i13 %indvars_iv21_udiv

]]></Node>
<StgValue><ssdm name="add_ln291"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_289_6.split:4 %zext_ln291 = zext i13 %add_ln291

]]></Node>
<StgValue><ssdm name="zext_ln291"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_289_6.split:5 %buffer1_0_addr = getelementptr i16 %buffer1_0, i64 0, i64 %zext_ln291

]]></Node>
<StgValue><ssdm name="buffer1_0_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_289_6.split:6 %buffer1_1_addr = getelementptr i16 %buffer1_1, i64 0, i64 %zext_ln291

]]></Node>
<StgValue><ssdm name="buffer1_1_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="13">
<![CDATA[
VITIS_LOOP_289_6.split:7 %buffer1_0_load = load i13 %buffer1_0_addr

]]></Node>
<StgValue><ssdm name="buffer1_0_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="13">
<![CDATA[
VITIS_LOOP_289_6.split:8 %buffer1_1_load = load i13 %buffer1_1_addr

]]></Node>
<StgValue><ssdm name="buffer1_1_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_289_6.split:11 %or_ln291 = or i13 %indvars_iv21_udiv, i13 1

]]></Node>
<StgValue><ssdm name="or_ln291"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_289_6.split:12 %add_ln291_1 = add i13 %zext_ln291_4_read, i13 %or_ln291

]]></Node>
<StgValue><ssdm name="add_ln291_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_289_6.split:13 %zext_ln291_1 = zext i13 %add_ln291_1

]]></Node>
<StgValue><ssdm name="zext_ln291_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_289_6.split:14 %buffer1_0_addr_1 = getelementptr i16 %buffer1_0, i64 0, i64 %zext_ln291_1

]]></Node>
<StgValue><ssdm name="buffer1_0_addr_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_289_6.split:15 %buffer1_1_addr_1 = getelementptr i16 %buffer1_1, i64 0, i64 %zext_ln291_1

]]></Node>
<StgValue><ssdm name="buffer1_1_addr_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="13">
<![CDATA[
VITIS_LOOP_289_6.split:16 %buffer1_0_load_1 = load i13 %buffer1_0_addr_1

]]></Node>
<StgValue><ssdm name="buffer1_0_load_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="13">
<![CDATA[
VITIS_LOOP_289_6.split:17 %buffer1_1_load_1 = load i13 %buffer1_1_addr_1

]]></Node>
<StgValue><ssdm name="buffer1_1_load_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_289_6.split:40 %add_ln286_1 = add i64 %x_load, i64 8

]]></Node>
<StgValue><ssdm name="add_ln286_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="62" op_1_bw="62" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_289_6.split:41 %store_ln286 = store i62 %add_ln286, i62 %indvar4

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_289_6.split:42 %store_ln286 = store i64 %add_ln286_1, i64 %x

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="13">
<![CDATA[
VITIS_LOOP_289_6.split:7 %buffer1_0_load = load i13 %buffer1_0_addr

]]></Node>
<StgValue><ssdm name="buffer1_0_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="13">
<![CDATA[
VITIS_LOOP_289_6.split:8 %buffer1_1_load = load i13 %buffer1_1_addr

]]></Node>
<StgValue><ssdm name="buffer1_1_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="13">
<![CDATA[
VITIS_LOOP_289_6.split:16 %buffer1_0_load_1 = load i13 %buffer1_0_addr_1

]]></Node>
<StgValue><ssdm name="buffer1_0_load_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="13">
<![CDATA[
VITIS_LOOP_289_6.split:17 %buffer1_1_load_1 = load i13 %buffer1_1_addr_1

]]></Node>
<StgValue><ssdm name="buffer1_1_load_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_289_6.split:20 %or_ln291_1 = or i13 %indvars_iv21_udiv, i13 2

]]></Node>
<StgValue><ssdm name="or_ln291_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_289_6.split:21 %add_ln291_2 = add i13 %zext_ln291_4_read, i13 %or_ln291_1

]]></Node>
<StgValue><ssdm name="add_ln291_2"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_289_6.split:22 %zext_ln291_2 = zext i13 %add_ln291_2

]]></Node>
<StgValue><ssdm name="zext_ln291_2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_289_6.split:23 %buffer1_0_addr_2 = getelementptr i16 %buffer1_0, i64 0, i64 %zext_ln291_2

]]></Node>
<StgValue><ssdm name="buffer1_0_addr_2"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_289_6.split:24 %buffer1_1_addr_2 = getelementptr i16 %buffer1_1, i64 0, i64 %zext_ln291_2

]]></Node>
<StgValue><ssdm name="buffer1_1_addr_2"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="13">
<![CDATA[
VITIS_LOOP_289_6.split:25 %buffer1_0_load_2 = load i13 %buffer1_0_addr_2

]]></Node>
<StgValue><ssdm name="buffer1_0_load_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="13">
<![CDATA[
VITIS_LOOP_289_6.split:26 %buffer1_1_load_2 = load i13 %buffer1_1_addr_2

]]></Node>
<StgValue><ssdm name="buffer1_1_load_2"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_289_6.split:29 %or_ln291_2 = or i13 %indvars_iv21_udiv, i13 3

]]></Node>
<StgValue><ssdm name="or_ln291_2"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_289_6.split:30 %add_ln291_3 = add i13 %zext_ln291_4_read, i13 %or_ln291_2

]]></Node>
<StgValue><ssdm name="add_ln291_3"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_289_6.split:31 %zext_ln291_3 = zext i13 %add_ln291_3

]]></Node>
<StgValue><ssdm name="zext_ln291_3"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_289_6.split:32 %buffer1_0_addr_3 = getelementptr i16 %buffer1_0, i64 0, i64 %zext_ln291_3

]]></Node>
<StgValue><ssdm name="buffer1_0_addr_3"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_289_6.split:33 %buffer1_1_addr_3 = getelementptr i16 %buffer1_1, i64 0, i64 %zext_ln291_3

]]></Node>
<StgValue><ssdm name="buffer1_1_addr_3"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="13">
<![CDATA[
VITIS_LOOP_289_6.split:34 %buffer1_0_load_3 = load i13 %buffer1_0_addr_3

]]></Node>
<StgValue><ssdm name="buffer1_0_load_3"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="13">
<![CDATA[
VITIS_LOOP_289_6.split:35 %buffer1_1_load_3 = load i13 %buffer1_1_addr_3

]]></Node>
<StgValue><ssdm name="buffer1_1_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
VITIS_LOOP_289_6:1 %gmem_addr = getelementptr i128 %gmem, i64 %sext_ln286_1_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_289_6:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_289_6:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 28, i64 14

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="13">
<![CDATA[
VITIS_LOOP_289_6.split:25 %buffer1_0_load_2 = load i13 %buffer1_0_addr_2

]]></Node>
<StgValue><ssdm name="buffer1_0_load_2"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="13">
<![CDATA[
VITIS_LOOP_289_6.split:26 %buffer1_1_load_2 = load i13 %buffer1_1_addr_2

]]></Node>
<StgValue><ssdm name="buffer1_1_load_2"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="13">
<![CDATA[
VITIS_LOOP_289_6.split:34 %buffer1_0_load_3 = load i13 %buffer1_0_addr_3

]]></Node>
<StgValue><ssdm name="buffer1_0_load_3"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="13">
<![CDATA[
VITIS_LOOP_289_6.split:35 %buffer1_1_load_3 = load i13 %buffer1_1_addr_3

]]></Node>
<StgValue><ssdm name="buffer1_1_load_3"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0">
<![CDATA[
for.inc53.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_289_6.split:1 %specloopname_ln266 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln266"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_289_6.split:9 %bitcast_ln291 = bitcast i16 %buffer1_0_load

]]></Node>
<StgValue><ssdm name="bitcast_ln291"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_289_6.split:10 %bitcast_ln291_1 = bitcast i16 %buffer1_1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln291_1"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_289_6.split:18 %bitcast_ln291_2 = bitcast i16 %buffer1_0_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln291_2"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_289_6.split:19 %bitcast_ln291_3 = bitcast i16 %buffer1_1_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln291_3"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_289_6.split:27 %bitcast_ln291_4 = bitcast i16 %buffer1_0_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln291_4"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_289_6.split:28 %bitcast_ln291_5 = bitcast i16 %buffer1_1_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln291_5"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_289_6.split:36 %bitcast_ln291_6 = bitcast i16 %buffer1_0_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln291_6"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16">
<![CDATA[
VITIS_LOOP_289_6.split:37 %bitcast_ln291_7 = bitcast i16 %buffer1_1_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln291_7"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16">
<![CDATA[
VITIS_LOOP_289_6.split:38 %or_ln293_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16, i16 %bitcast_ln291_7, i16 %bitcast_ln291_6, i16 %bitcast_ln291_5, i16 %bitcast_ln291_4, i16 %bitcast_ln291_3, i16 %bitcast_ln291_2, i16 %bitcast_ln291_1, i16 %bitcast_ln291

]]></Node>
<StgValue><ssdm name="or_ln293_s"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16">
<![CDATA[
VITIS_LOOP_289_6.split:39 %write_ln293 = write void @_ssdm_op_Write.m_axi.p1i128, i128 %gmem_addr, i128 %or_ln293_s, i16 65535

]]></Node>
<StgValue><ssdm name="write_ln293"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_289_6.split:43 %br_ln286 = br void %VITIS_LOOP_289_6

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="93" name="gmem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="94" name="sext_ln286_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln286_1"/></StgValue>
</port>
<port id="95" name="add_ln270_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="add_ln270_1"/></StgValue>
</port>
<port id="96" name="zext_ln291_4" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln291_4"/></StgValue>
</port>
<port id="97" name="buffer1_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buffer1_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="98" name="buffer1_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buffer1_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="100" from="StgValue_99" to="x" fromId="99" toId="7">
</dataflow>
<dataflow id="101" from="StgValue_99" to="indvar4" fromId="99" toId="8">
</dataflow>
<dataflow id="103" from="_ssdm_op_Read.ap_auto.i13" to="zext_ln291_4_read" fromId="102" toId="9">
</dataflow>
<dataflow id="104" from="zext_ln291_4" to="zext_ln291_4_read" fromId="96" toId="9">
</dataflow>
<dataflow id="106" from="_ssdm_op_Read.ap_auto.i62" to="add_ln270_1_read" fromId="105" toId="10">
</dataflow>
<dataflow id="107" from="add_ln270_1" to="add_ln270_1_read" fromId="95" toId="10">
</dataflow>
<dataflow id="109" from="_ssdm_op_Read.ap_auto.i60" to="sext_ln286_1_read" fromId="108" toId="11">
</dataflow>
<dataflow id="110" from="sext_ln286_1" to="sext_ln286_1_read" fromId="94" toId="11">
</dataflow>
<dataflow id="111" from="sext_ln286_1_read" to="sext_ln286_1_cast" fromId="11" toId="12">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="112" toId="13">
</dataflow>
<dataflow id="114" from="gmem" to="specinterface_ln0" fromId="93" toId="13">
</dataflow>
<dataflow id="116" from="empty_16" to="specinterface_ln0" fromId="115" toId="13">
</dataflow>
<dataflow id="118" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="13">
</dataflow>
<dataflow id="119" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="13">
</dataflow>
<dataflow id="121" from="empty_18" to="specinterface_ln0" fromId="120" toId="13">
</dataflow>
<dataflow id="122" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="13">
</dataflow>
<dataflow id="124" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="13">
</dataflow>
<dataflow id="126" from="empty_2" to="specinterface_ln0" fromId="125" toId="13">
</dataflow>
<dataflow id="128" from="empty_9" to="specinterface_ln0" fromId="127" toId="13">
</dataflow>
<dataflow id="129" from="empty_18" to="specinterface_ln0" fromId="120" toId="13">
</dataflow>
<dataflow id="131" from="StgValue_130" to="specinterface_ln0" fromId="130" toId="13">
</dataflow>
<dataflow id="132" from="StgValue_130" to="specinterface_ln0" fromId="130" toId="13">
</dataflow>
<dataflow id="133" from="StgValue_130" to="specinterface_ln0" fromId="130" toId="13">
</dataflow>
<dataflow id="134" from="StgValue_130" to="specinterface_ln0" fromId="130" toId="13">
</dataflow>
<dataflow id="135" from="empty_18" to="specinterface_ln0" fromId="120" toId="13">
</dataflow>
<dataflow id="136" from="empty_18" to="specinterface_ln0" fromId="120" toId="13">
</dataflow>
<dataflow id="138" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="13">
</dataflow>
<dataflow id="139" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="13">
</dataflow>
<dataflow id="141" from="StgValue_140" to="store_ln0" fromId="140" toId="14">
</dataflow>
<dataflow id="142" from="indvar4" to="store_ln0" fromId="8" toId="14">
</dataflow>
<dataflow id="144" from="StgValue_143" to="store_ln0" fromId="143" toId="15">
</dataflow>
<dataflow id="145" from="x" to="store_ln0" fromId="7" toId="15">
</dataflow>
<dataflow id="146" from="indvar4" to="indvar4_load" fromId="8" toId="17">
</dataflow>
<dataflow id="147" from="indvar4_load" to="icmp_ln1027" fromId="17" toId="18">
</dataflow>
<dataflow id="148" from="add_ln270_1_read" to="icmp_ln1027" fromId="10" toId="18">
</dataflow>
<dataflow id="149" from="indvar4_load" to="add_ln286" fromId="17" toId="19">
</dataflow>
<dataflow id="151" from="StgValue_150" to="add_ln286" fromId="150" toId="19">
</dataflow>
<dataflow id="152" from="icmp_ln1027" to="br_ln286" fromId="18" toId="20">
</dataflow>
<dataflow id="153" from="x" to="x_load" fromId="7" toId="21">
</dataflow>
<dataflow id="155" from="_ssdm_op_PartSelect.i13.i64.i32.i32" to="indvars_iv21_udiv" fromId="154" toId="22">
</dataflow>
<dataflow id="156" from="x_load" to="indvars_iv21_udiv" fromId="21" toId="22">
</dataflow>
<dataflow id="157" from="StgValue_99" to="indvars_iv21_udiv" fromId="99" toId="22">
</dataflow>
<dataflow id="159" from="StgValue_158" to="indvars_iv21_udiv" fromId="158" toId="22">
</dataflow>
<dataflow id="160" from="zext_ln291_4_read" to="add_ln291" fromId="9" toId="23">
</dataflow>
<dataflow id="161" from="indvars_iv21_udiv" to="add_ln291" fromId="22" toId="23">
</dataflow>
<dataflow id="162" from="add_ln291" to="zext_ln291" fromId="23" toId="24">
</dataflow>
<dataflow id="163" from="buffer1_0" to="buffer1_0_addr" fromId="97" toId="25">
</dataflow>
<dataflow id="164" from="StgValue_143" to="buffer1_0_addr" fromId="143" toId="25">
</dataflow>
<dataflow id="165" from="zext_ln291" to="buffer1_0_addr" fromId="24" toId="25">
</dataflow>
<dataflow id="166" from="buffer1_1" to="buffer1_1_addr" fromId="98" toId="26">
</dataflow>
<dataflow id="167" from="StgValue_143" to="buffer1_1_addr" fromId="143" toId="26">
</dataflow>
<dataflow id="168" from="zext_ln291" to="buffer1_1_addr" fromId="24" toId="26">
</dataflow>
<dataflow id="169" from="buffer1_0_addr" to="buffer1_0_load" fromId="25" toId="27">
</dataflow>
<dataflow id="170" from="buffer1_1_addr" to="buffer1_1_load" fromId="26" toId="28">
</dataflow>
<dataflow id="171" from="indvars_iv21_udiv" to="or_ln291" fromId="22" toId="29">
</dataflow>
<dataflow id="173" from="StgValue_172" to="or_ln291" fromId="172" toId="29">
</dataflow>
<dataflow id="174" from="zext_ln291_4_read" to="add_ln291_1" fromId="9" toId="30">
</dataflow>
<dataflow id="175" from="or_ln291" to="add_ln291_1" fromId="29" toId="30">
</dataflow>
<dataflow id="176" from="add_ln291_1" to="zext_ln291_1" fromId="30" toId="31">
</dataflow>
<dataflow id="177" from="buffer1_0" to="buffer1_0_addr_1" fromId="97" toId="32">
</dataflow>
<dataflow id="178" from="StgValue_143" to="buffer1_0_addr_1" fromId="143" toId="32">
</dataflow>
<dataflow id="179" from="zext_ln291_1" to="buffer1_0_addr_1" fromId="31" toId="32">
</dataflow>
<dataflow id="180" from="buffer1_1" to="buffer1_1_addr_1" fromId="98" toId="33">
</dataflow>
<dataflow id="181" from="StgValue_143" to="buffer1_1_addr_1" fromId="143" toId="33">
</dataflow>
<dataflow id="182" from="zext_ln291_1" to="buffer1_1_addr_1" fromId="31" toId="33">
</dataflow>
<dataflow id="183" from="buffer1_0_addr_1" to="buffer1_0_load_1" fromId="32" toId="34">
</dataflow>
<dataflow id="184" from="buffer1_1_addr_1" to="buffer1_1_load_1" fromId="33" toId="35">
</dataflow>
<dataflow id="185" from="x_load" to="add_ln286_1" fromId="21" toId="36">
</dataflow>
<dataflow id="187" from="StgValue_186" to="add_ln286_1" fromId="186" toId="36">
</dataflow>
<dataflow id="188" from="add_ln286" to="store_ln286" fromId="19" toId="37">
</dataflow>
<dataflow id="189" from="indvar4" to="store_ln286" fromId="8" toId="37">
</dataflow>
<dataflow id="190" from="add_ln286_1" to="store_ln286" fromId="36" toId="38">
</dataflow>
<dataflow id="191" from="x" to="store_ln286" fromId="7" toId="38">
</dataflow>
<dataflow id="192" from="buffer1_0_addr" to="buffer1_0_load" fromId="25" toId="39">
</dataflow>
<dataflow id="193" from="buffer1_1_addr" to="buffer1_1_load" fromId="26" toId="40">
</dataflow>
<dataflow id="194" from="buffer1_0_addr_1" to="buffer1_0_load_1" fromId="32" toId="41">
</dataflow>
<dataflow id="195" from="buffer1_1_addr_1" to="buffer1_1_load_1" fromId="33" toId="42">
</dataflow>
<dataflow id="196" from="indvars_iv21_udiv" to="or_ln291_1" fromId="22" toId="43">
</dataflow>
<dataflow id="198" from="StgValue_197" to="or_ln291_1" fromId="197" toId="43">
</dataflow>
<dataflow id="199" from="zext_ln291_4_read" to="add_ln291_2" fromId="9" toId="44">
</dataflow>
<dataflow id="200" from="or_ln291_1" to="add_ln291_2" fromId="43" toId="44">
</dataflow>
<dataflow id="201" from="add_ln291_2" to="zext_ln291_2" fromId="44" toId="45">
</dataflow>
<dataflow id="202" from="buffer1_0" to="buffer1_0_addr_2" fromId="97" toId="46">
</dataflow>
<dataflow id="203" from="StgValue_143" to="buffer1_0_addr_2" fromId="143" toId="46">
</dataflow>
<dataflow id="204" from="zext_ln291_2" to="buffer1_0_addr_2" fromId="45" toId="46">
</dataflow>
<dataflow id="205" from="buffer1_1" to="buffer1_1_addr_2" fromId="98" toId="47">
</dataflow>
<dataflow id="206" from="StgValue_143" to="buffer1_1_addr_2" fromId="143" toId="47">
</dataflow>
<dataflow id="207" from="zext_ln291_2" to="buffer1_1_addr_2" fromId="45" toId="47">
</dataflow>
<dataflow id="208" from="buffer1_0_addr_2" to="buffer1_0_load_2" fromId="46" toId="48">
</dataflow>
<dataflow id="209" from="buffer1_1_addr_2" to="buffer1_1_load_2" fromId="47" toId="49">
</dataflow>
<dataflow id="210" from="indvars_iv21_udiv" to="or_ln291_2" fromId="22" toId="50">
</dataflow>
<dataflow id="212" from="StgValue_211" to="or_ln291_2" fromId="211" toId="50">
</dataflow>
<dataflow id="213" from="zext_ln291_4_read" to="add_ln291_3" fromId="9" toId="51">
</dataflow>
<dataflow id="214" from="or_ln291_2" to="add_ln291_3" fromId="50" toId="51">
</dataflow>
<dataflow id="215" from="add_ln291_3" to="zext_ln291_3" fromId="51" toId="52">
</dataflow>
<dataflow id="216" from="buffer1_0" to="buffer1_0_addr_3" fromId="97" toId="53">
</dataflow>
<dataflow id="217" from="StgValue_143" to="buffer1_0_addr_3" fromId="143" toId="53">
</dataflow>
<dataflow id="218" from="zext_ln291_3" to="buffer1_0_addr_3" fromId="52" toId="53">
</dataflow>
<dataflow id="219" from="buffer1_1" to="buffer1_1_addr_3" fromId="98" toId="54">
</dataflow>
<dataflow id="220" from="StgValue_143" to="buffer1_1_addr_3" fromId="143" toId="54">
</dataflow>
<dataflow id="221" from="zext_ln291_3" to="buffer1_1_addr_3" fromId="52" toId="54">
</dataflow>
<dataflow id="222" from="buffer1_0_addr_3" to="buffer1_0_load_3" fromId="53" toId="55">
</dataflow>
<dataflow id="223" from="buffer1_1_addr_3" to="buffer1_1_load_3" fromId="54" toId="56">
</dataflow>
<dataflow id="224" from="gmem" to="gmem_addr" fromId="93" toId="57">
</dataflow>
<dataflow id="225" from="sext_ln286_1_cast" to="gmem_addr" fromId="12" toId="57">
</dataflow>
<dataflow id="227" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="226" toId="58">
</dataflow>
<dataflow id="228" from="StgValue_137" to="specpipeline_ln0" fromId="137" toId="58">
</dataflow>
<dataflow id="229" from="StgValue_117" to="specpipeline_ln0" fromId="117" toId="58">
</dataflow>
<dataflow id="230" from="StgValue_99" to="specpipeline_ln0" fromId="99" toId="58">
</dataflow>
<dataflow id="231" from="StgValue_117" to="specpipeline_ln0" fromId="117" toId="58">
</dataflow>
<dataflow id="233" from="p_str" to="specpipeline_ln0" fromId="232" toId="58">
</dataflow>
<dataflow id="235" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="234" toId="59">
</dataflow>
<dataflow id="237" from="StgValue_236" to="speclooptripcount_ln0" fromId="236" toId="59">
</dataflow>
<dataflow id="239" from="StgValue_238" to="speclooptripcount_ln0" fromId="238" toId="59">
</dataflow>
<dataflow id="241" from="StgValue_240" to="speclooptripcount_ln0" fromId="240" toId="59">
</dataflow>
<dataflow id="242" from="buffer1_0_addr_2" to="buffer1_0_load_2" fromId="46" toId="60">
</dataflow>
<dataflow id="243" from="buffer1_1_addr_2" to="buffer1_1_load_2" fromId="47" toId="61">
</dataflow>
<dataflow id="244" from="buffer1_0_addr_3" to="buffer1_0_load_3" fromId="53" toId="62">
</dataflow>
<dataflow id="245" from="buffer1_1_addr_3" to="buffer1_1_load_3" fromId="54" toId="63">
</dataflow>
<dataflow id="247" from="_ssdm_op_SpecLoopName" to="specloopname_ln266" fromId="246" toId="64">
</dataflow>
<dataflow id="249" from="empty_0" to="specloopname_ln266" fromId="248" toId="64">
</dataflow>
<dataflow id="250" from="buffer1_0_load" to="bitcast_ln291" fromId="39" toId="65">
</dataflow>
<dataflow id="251" from="buffer1_1_load" to="bitcast_ln291_1" fromId="40" toId="66">
</dataflow>
<dataflow id="252" from="buffer1_0_load_1" to="bitcast_ln291_2" fromId="41" toId="67">
</dataflow>
<dataflow id="253" from="buffer1_1_load_1" to="bitcast_ln291_3" fromId="42" toId="68">
</dataflow>
<dataflow id="254" from="buffer1_0_load_2" to="bitcast_ln291_4" fromId="60" toId="69">
</dataflow>
<dataflow id="255" from="buffer1_1_load_2" to="bitcast_ln291_5" fromId="61" toId="70">
</dataflow>
<dataflow id="256" from="buffer1_0_load_3" to="bitcast_ln291_6" fromId="62" toId="71">
</dataflow>
<dataflow id="257" from="buffer1_1_load_3" to="bitcast_ln291_7" fromId="63" toId="72">
</dataflow>
<dataflow id="259" from="_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16" to="or_ln293_s" fromId="258" toId="73">
</dataflow>
<dataflow id="260" from="bitcast_ln291_7" to="or_ln293_s" fromId="72" toId="73">
</dataflow>
<dataflow id="261" from="bitcast_ln291_6" to="or_ln293_s" fromId="71" toId="73">
</dataflow>
<dataflow id="262" from="bitcast_ln291_5" to="or_ln293_s" fromId="70" toId="73">
</dataflow>
<dataflow id="263" from="bitcast_ln291_4" to="or_ln293_s" fromId="69" toId="73">
</dataflow>
<dataflow id="264" from="bitcast_ln291_3" to="or_ln293_s" fromId="68" toId="73">
</dataflow>
<dataflow id="265" from="bitcast_ln291_2" to="or_ln293_s" fromId="67" toId="73">
</dataflow>
<dataflow id="266" from="bitcast_ln291_1" to="or_ln293_s" fromId="66" toId="73">
</dataflow>
<dataflow id="267" from="bitcast_ln291" to="or_ln293_s" fromId="65" toId="73">
</dataflow>
<dataflow id="269" from="_ssdm_op_Write.m_axi.p1i128" to="write_ln293" fromId="268" toId="74">
</dataflow>
<dataflow id="270" from="gmem_addr" to="write_ln293" fromId="57" toId="74">
</dataflow>
<dataflow id="271" from="or_ln293_s" to="write_ln293" fromId="73" toId="74">
</dataflow>
<dataflow id="273" from="StgValue_272" to="write_ln293" fromId="272" toId="74">
</dataflow>
<dataflow id="274" from="icmp_ln1027" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="275" from="icmp_ln1027" to="StgValue_3" fromId="18" toId="3">
</dataflow>
<dataflow id="276" from="icmp_ln1027" to="StgValue_4" fromId="18" toId="4">
</dataflow>
<dataflow id="277" from="icmp_ln1027" to="StgValue_5" fromId="18" toId="5">
</dataflow>
</dataflows>


</stg>
