{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570067593314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570067593319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 03 08:53:13 2019 " "Processing started: Thu Oct 03 08:53:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570067593319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067593319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ass1 -c ass1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ass1 -c ass1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067593319 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570067593743 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570067593743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "D:/ass1/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067604965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067604965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sequence_detector_moore_fsm_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_sequence_detector_moore_fsm_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Sequence_Detector_Moore_FSM_Verilog " "Found entity 1: tb_Sequence_Detector_Moore_FSM_Verilog" {  } { { "tb_Sequence_Detector_Moore_FSM_Verilog.v" "" { Text "D:/ass1/tb_Sequence_Detector_Moore_FSM_Verilog.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srpiso.v 1 1 " "Found 1 design units, including 1 entities, in source file srpiso.v" { { "Info" "ISGN_ENTITY_NAME" "1 srPISO " "Found entity 1: srPISO" {  } { { "srPISO.v" "" { Text "D:/ass1/srPISO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregproto.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftregproto.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftregproto " "Found entity 1: shiftregproto" {  } { { "shiftregproto.v" "" { Text "D:/ass1/shiftregproto.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregpiso.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftregpiso.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRegPISO " "Found entity 1: shiftRegPISO" {  } { { "shiftRegPISO.v" "" { Text "D:/ass1/shiftRegPISO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftled.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftled.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLED " "Found entity 1: shiftLED" {  } { { "shiftLED.v" "" { Text "D:/ass1/shiftLED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.v" "" { Text "D:/ass1/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequence_detector_moore_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file sequence_detector_moore_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sequence_Detector_MOORE_Verilog " "Found entity 1: Sequence_Detector_MOORE_Verilog" {  } { { "Sequence_Detector_MOORE_Verilog.v" "" { Text "D:/ass1/Sequence_Detector_MOORE_Verilog.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regpipo.v 1 1 " "Found 1 design units, including 1 entities, in source file regpipo.v" { { "Info" "ISGN_ENTITY_NAME" "1 regPIPO " "Found entity 1: regPIPO" {  } { { "regPIPO.v" "" { Text "D:/ass1/regPIPO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quads1.v 1 1 " "Found 1 design units, including 1 entities, in source file quads1.v" { { "Info" "ISGN_ENTITY_NAME" "1 quads1 " "Found entity 1: quads1" {  } { { "quads1.v" "" { Text "D:/ass1/quads1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piso1.v 1 1 " "Found 1 design units, including 1 entities, in source file piso1.v" { { "Info" "ISGN_ENTITY_NAME" "1 piso1 " "Found entity 1: piso1" {  } { { "piso1.v" "" { Text "D:/ass1/piso1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onefrom16.v 1 1 " "Found 1 design units, including 1 entities, in source file onefrom16.v" { { "Info" "ISGN_ENTITY_NAME" "1 onefrom16 " "Found entity 1: onefrom16" {  } { { "onefrom16.v" "" { Text "D:/ass1/onefrom16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore1111.v 1 1 " "Found 1 design units, including 1 entities, in source file moore1111.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore1111 " "Found entity 1: moore1111" {  } { { "moore1111.v" "" { Text "D:/ass1/moore1111.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore1110.v 1 1 " "Found 1 design units, including 1 entities, in source file moore1110.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore1110 " "Found entity 1: moore1110" {  } { { "moore1110.v" "" { Text "D:/ass1/moore1110.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore1101.v 1 1 " "Found 1 design units, including 1 entities, in source file moore1101.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore1101 " "Found entity 1: moore1101" {  } { { "moore1101.v" "" { Text "D:/ass1/moore1101.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore1100.v 1 1 " "Found 1 design units, including 1 entities, in source file moore1100.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore1100 " "Found entity 1: moore1100" {  } { { "moore1100.v" "" { Text "D:/ass1/moore1100.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore1011.v 1 1 " "Found 1 design units, including 1 entities, in source file moore1011.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore1011 " "Found entity 1: moore1011" {  } { { "moore1011.v" "" { Text "D:/ass1/moore1011.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore1010.v 1 1 " "Found 1 design units, including 1 entities, in source file moore1010.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore1010 " "Found entity 1: moore1010" {  } { { "moore1010.v" "" { Text "D:/ass1/moore1010.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore1001.v 1 1 " "Found 1 design units, including 1 entities, in source file moore1001.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore1001 " "Found entity 1: moore1001" {  } { { "moore1001.v" "" { Text "D:/ass1/moore1001.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore1000.v 1 1 " "Found 1 design units, including 1 entities, in source file moore1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore1000 " "Found entity 1: moore1000" {  } { { "moore1000.v" "" { Text "D:/ass1/moore1000.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore0111.v 1 1 " "Found 1 design units, including 1 entities, in source file moore0111.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore0111 " "Found entity 1: moore0111" {  } { { "moore0111.v" "" { Text "D:/ass1/moore0111.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore0110.v 1 1 " "Found 1 design units, including 1 entities, in source file moore0110.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore0110 " "Found entity 1: moore0110" {  } { { "moore0110.v" "" { Text "D:/ass1/moore0110.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore0101.v 1 1 " "Found 1 design units, including 1 entities, in source file moore0101.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore0101 " "Found entity 1: moore0101" {  } { { "moore0101.v" "" { Text "D:/ass1/moore0101.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore0100.v 1 1 " "Found 1 design units, including 1 entities, in source file moore0100.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore0100 " "Found entity 1: moore0100" {  } { { "moore0100.v" "" { Text "D:/ass1/moore0100.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore0011.v 1 1 " "Found 1 design units, including 1 entities, in source file moore0011.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore0011 " "Found entity 1: moore0011" {  } { { "moore0011.v" "" { Text "D:/ass1/moore0011.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore0010.v 1 1 " "Found 1 design units, including 1 entities, in source file moore0010.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore0010 " "Found entity 1: moore0010" {  } { { "moore0010.v" "" { Text "D:/ass1/moore0010.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore0001.v 1 1 " "Found 1 design units, including 1 entities, in source file moore0001.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore0001 " "Found entity 1: moore0001" {  } { { "moore0001.v" "" { Text "D:/ass1/moore0001.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore0000.v 1 1 " "Found 1 design units, including 1 entities, in source file moore0000.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore0000 " "Found entity 1: moore0000" {  } { { "moore0000.v" "" { Text "D:/ass1/moore0000.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore.v 1 1 " "Found 1 design units, including 1 entities, in source file moore.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore " "Found entity 1: moore" {  } { { "moore.v" "" { Text "D:/ass1/moore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605080 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C1 c1 mainProject.v(23) " "Verilog HDL Declaration information at mainProject.v(23): object \"C1\" differs only in case from object \"c1\" in the same scope" {  } { { "mainProject.v" "" { Text "D:/ass1/mainProject.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570067605080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainproject.v 1 1 " "Found 1 design units, including 1 entities, in source file mainproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainProject " "Found entity 1: mainProject" {  } { { "mainProject.v" "" { Text "D:/ass1/mainProject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605080 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LEDshift.v(14) " "Verilog HDL information at LEDshift.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "LEDshift.v" "" { Text "D:/ass1/LEDshift.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1570067605085 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "LEDshift.v(55) " "Verilog HDL syntax warning at LEDshift.v(55): extra block comment delimiter characters /* within block comment" {  } { { "LEDshift.v" "" { Text "D:/ass1/LEDshift.v" 55 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1570067605112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledshift.v 1 1 " "Found 1 design units, including 1 entities, in source file ledshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDshift " "Found entity 1: LEDshift" {  } { { "LEDshift.v" "" { Text "D:/ass1/LEDshift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyled.v 1 1 " "Found 1 design units, including 1 entities, in source file keyled.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyled " "Found entity 1: keyled" {  } { { "keyled.v" "" { Text "D:/ass1/keyled.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605116 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "DFF " "Entity \"DFF\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "DFF.v" "" { Text "D:/ass1/DFF.v" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1570067605148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff.v 1 1 " "Found 1 design units, including 1 entities, in source file dff.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay1.v 1 1 " "Found 1 design units, including 1 entities, in source file delay1.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay1 " "Found entity 1: delay1" {  } { { "delay1.v" "" { Text "D:/ass1/delay1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.v" "" { Text "D:/ass1/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode7447.v 1 1 " "Found 1 design units, including 1 entities, in source file decode7447.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode7447 " "Found entity 1: decode7447" {  } { { "decode7447.v" "" { Text "D:/ass1/decode7447.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.v" "" { Text "D:/ass1/D_FF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpgen.v 1 1 " "Found 1 design units, including 1 entities, in source file cpgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpgen " "Found entity 1: cpgen" {  } { { "cpgen.v" "" { Text "D:/ass1/cpgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter1.v 1 1 " "Found 1 design units, including 1 entities, in source file counter1.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter1 " "Found entity 1: counter1" {  } { { "counter1.v" "" { Text "D:/ass1/counter1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605155 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.v(9) " "Verilog HDL information at counter.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "counter.v" "" { Text "D:/ass1/counter.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1570067605159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "D:/ass1/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd7b.v 1 1 " "Found 1 design units, including 1 entities, in source file bintobcd7b.v" { { "Info" "ISGN_ENTITY_NAME" "1 bintoBCD7b " "Found entity 1: bintoBCD7b" {  } { { "bintoBCD7b.v" "" { Text "D:/ass1/bintoBCD7b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067605161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605161 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p piso1.v(6) " "Verilog HDL Implicit Net warning at piso1.v(6): created implicit net for \"p\"" {  } { { "piso1.v" "" { Text "D:/ass1/piso1.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605161 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sl piso1.v(6) " "Verilog HDL Implicit Net warning at piso1.v(6): created implicit net for \"sl\"" {  } { { "piso1.v" "" { Text "D:/ass1/piso1.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605161 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n piso1.v(7) " "Verilog HDL Implicit Net warning at piso1.v(7): created implicit net for \"n\"" {  } { { "piso1.v" "" { Text "D:/ass1/piso1.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605161 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r piso1.v(8) " "Verilog HDL Implicit Net warning at piso1.v(8): created implicit net for \"r\"" {  } { { "piso1.v" "" { Text "D:/ass1/piso1.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605161 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s piso1.v(9) " "Verilog HDL Implicit Net warning at piso1.v(9): created implicit net for \"s\"" {  } { { "piso1.v" "" { Text "D:/ass1/piso1.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605161 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t piso1.v(10) " "Verilog HDL Implicit Net warning at piso1.v(10): created implicit net for \"t\"" {  } { { "piso1.v" "" { Text "D:/ass1/piso1.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605161 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u piso1.v(11) " "Verilog HDL Implicit Net warning at piso1.v(11): created implicit net for \"u\"" {  } { { "piso1.v" "" { Text "D:/ass1/piso1.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605161 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "v piso1.v(12) " "Verilog HDL Implicit Net warning at piso1.v(12): created implicit net for \"v\"" {  } { { "piso1.v" "" { Text "D:/ass1/piso1.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605161 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w piso1.v(13) " "Verilog HDL Implicit Net warning at piso1.v(13): created implicit net for \"w\"" {  } { { "piso1.v" "" { Text "D:/ass1/piso1.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605161 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y piso1.v(14) " "Verilog HDL Implicit Net warning at piso1.v(14): created implicit net for \"y\"" {  } { { "piso1.v" "" { Text "D:/ass1/piso1.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605161 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "z piso1.v(15) " "Verilog HDL Implicit Net warning at piso1.v(15): created implicit net for \"z\"" {  } { { "piso1.v" "" { Text "D:/ass1/piso1.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605161 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_out cpgen.v(9) " "Verilog HDL Implicit Net warning at cpgen.v(9): created implicit net for \"clock_out\"" {  } { { "cpgen.v" "" { Text "D:/ass1/cpgen.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605161 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test.v(12) " "Verilog HDL Instantiation warning at test.v(12): instance has no name" {  } { { "test.v" "" { Text "D:/ass1/test.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1570067605162 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mainProject.v(26) " "Verilog HDL Instantiation warning at mainProject.v(26): instance has no name" {  } { { "mainProject.v" "" { Text "D:/ass1/mainProject.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1570067605165 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mainProject.v(28) " "Verilog HDL Instantiation warning at mainProject.v(28): instance has no name" {  } { { "mainProject.v" "" { Text "D:/ass1/mainProject.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1570067605165 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mainProject.v(46) " "Verilog HDL Instantiation warning at mainProject.v(46): instance has no name" {  } { { "mainProject.v" "" { Text "D:/ass1/mainProject.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1570067605165 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mainProject.v(47) " "Verilog HDL Instantiation warning at mainProject.v(47): instance has no name" {  } { { "mainProject.v" "" { Text "D:/ass1/mainProject.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1570067605165 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mainProject.v(48) " "Verilog HDL Instantiation warning at mainProject.v(48): instance has no name" {  } { { "mainProject.v" "" { Text "D:/ass1/mainProject.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1570067605165 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mainProject.v(49) " "Verilog HDL Instantiation warning at mainProject.v(49): instance has no name" {  } { { "mainProject.v" "" { Text "D:/ass1/mainProject.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1570067605165 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "delay1.v(15) " "Verilog HDL Instantiation warning at delay1.v(15): instance has no name" {  } { { "delay1.v" "" { Text "D:/ass1/delay1.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1570067605166 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "delay.v(15) " "Verilog HDL Instantiation warning at delay.v(15): instance has no name" {  } { { "delay.v" "" { Text "D:/ass1/delay.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1570067605166 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mainProject " "Elaborating entity \"mainProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570067605352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyled keyled:comb_3 " "Elaborating entity \"keyled\" for hierarchy \"keyled:comb_3\"" {  } { { "mainProject.v" "comb_3" { Text "D:/ass1/mainProject.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegPISO shiftRegPISO:comb_4 " "Elaborating entity \"shiftRegPISO\" for hierarchy \"shiftRegPISO:comb_4\"" {  } { { "mainProject.v" "comb_4" { Text "D:/ass1/mainProject.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF shiftRegPISO:comb_4\|D_FF:DFF0 " "Elaborating entity \"D_FF\" for hierarchy \"shiftRegPISO:comb_4\|D_FF:DFF0\"" {  } { { "shiftRegPISO.v" "DFF0" { Text "D:/ass1/shiftRegPISO.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:c1 " "Elaborating entity \"counter\" for hierarchy \"counter:c1\"" {  } { { "mainProject.v" "c1" { Text "D:/ass1/mainProject.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605455 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter_up counter.v(26) " "Verilog HDL Always Construct warning at counter.v(26): variable \"counter_up\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "counter.v" "" { Text "D:/ass1/counter.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570067605511 "|mainProject|counter:c1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter counter.v(23) " "Verilog HDL Always Construct warning at counter.v(23): inferring latch(es) for variable \"counter\", which holds its previous value in one or more paths through the always construct" {  } { { "counter.v" "" { Text "D:/ass1/counter.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570067605511 "|mainProject|counter:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] counter.v(23) " "Inferred latch for \"counter\[0\]\" at counter.v(23)" {  } { { "counter.v" "" { Text "D:/ass1/counter.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605511 "|mainProject|counter:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] counter.v(23) " "Inferred latch for \"counter\[1\]\" at counter.v(23)" {  } { { "counter.v" "" { Text "D:/ass1/counter.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605511 "|mainProject|counter:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] counter.v(23) " "Inferred latch for \"counter\[2\]\" at counter.v(23)" {  } { { "counter.v" "" { Text "D:/ass1/counter.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605511 "|mainProject|counter:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] counter.v(23) " "Inferred latch for \"counter\[3\]\" at counter.v(23)" {  } { { "counter.v" "" { Text "D:/ass1/counter.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605511 "|mainProject|counter:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] counter.v(23) " "Inferred latch for \"counter\[4\]\" at counter.v(23)" {  } { { "counter.v" "" { Text "D:/ass1/counter.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605511 "|mainProject|counter:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] counter.v(23) " "Inferred latch for \"counter\[5\]\" at counter.v(23)" {  } { { "counter.v" "" { Text "D:/ass1/counter.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605511 "|mainProject|counter:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[6\] counter.v(23) " "Inferred latch for \"counter\[6\]\" at counter.v(23)" {  } { { "counter.v" "" { Text "D:/ass1/counter.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067605511 "|mainProject|counter:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter1 counter1:c2 " "Elaborating entity \"counter1\" for hierarchy \"counter1:c2\"" {  } { { "mainProject.v" "c2" { Text "D:/ass1/mainProject.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605511 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter_up counter1.v(27) " "Verilog HDL Always Construct warning at counter1.v(27): variable \"counter_up\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "counter1.v" "" { Text "D:/ass1/counter1.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570067605534 "|mainProject|counter1:c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDshift LEDshift:sl1 " "Elaborating entity \"LEDshift\" for hierarchy \"LEDshift:sl1\"" {  } { { "mainProject.v" "sl1" { Text "D:/ass1/mainProject.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onefrom16 onefrom16:mu1 " "Elaborating entity \"onefrom16\" for hierarchy \"onefrom16:mu1\"" {  } { { "mainProject.v" "mu1" { Text "D:/ass1/mainProject.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moore0000 onefrom16:mu1\|moore0000:m1 " "Elaborating entity \"moore0000\" for hierarchy \"onefrom16:mu1\|moore0000:m1\"" {  } { { "onefrom16.v" "m1" { Text "D:/ass1/onefrom16.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moore0001 onefrom16:mu1\|moore0001:m2 " "Elaborating entity \"moore0001\" for hierarchy \"onefrom16:mu1\|moore0001:m2\"" {  } { { "onefrom16.v" "m2" { Text "D:/ass1/onefrom16.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moore0010 onefrom16:mu1\|moore0010:m3 " "Elaborating entity \"moore0010\" for hierarchy \"onefrom16:mu1\|moore0010:m3\"" {  } { { "onefrom16.v" "m3" { Text "D:/ass1/onefrom16.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moore0011 onefrom16:mu1\|moore0011:m4 " "Elaborating entity \"moore0011\" for hierarchy \"onefrom16:mu1\|moore0011:m4\"" {  } { { "onefrom16.v" "m4" { Text "D:/ass1/onefrom16.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moore0100 onefrom16:mu1\|moore0100:m5 " "Elaborating entity \"moore0100\" for hierarchy \"onefrom16:mu1\|moore0100:m5\"" {  } { { "onefrom16.v" "m5" { Text "D:/ass1/onefrom16.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moore0101 onefrom16:mu1\|moore0101:m6 " "Elaborating entity \"moore0101\" for hierarchy \"onefrom16:mu1\|moore0101:m6\"" {  } { { "onefrom16.v" "m6" { Text "D:/ass1/onefrom16.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moore0110 onefrom16:mu1\|moore0110:m7 " "Elaborating entity \"moore0110\" for hierarchy \"onefrom16:mu1\|moore0110:m7\"" {  } { { "onefrom16.v" "m7" { Text "D:/ass1/onefrom16.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moore0111 onefrom16:mu1\|moore0111:m8 " "Elaborating entity \"moore0111\" for hierarchy \"onefrom16:mu1\|moore0111:m8\"" {  } { { "onefrom16.v" "m8" { Text "D:/ass1/onefrom16.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moore1000 onefrom16:mu1\|moore1000:m9 " "Elaborating entity \"moore1000\" for hierarchy \"onefrom16:mu1\|moore1000:m9\"" {  } { { "onefrom16.v" "m9" { Text "D:/ass1/onefrom16.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moore1001 onefrom16:mu1\|moore1001:m10 " "Elaborating entity \"moore1001\" for hierarchy \"onefrom16:mu1\|moore1001:m10\"" {  } { { "onefrom16.v" "m10" { Text "D:/ass1/onefrom16.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moore1010 onefrom16:mu1\|moore1010:m11 " "Elaborating entity \"moore1010\" for hierarchy \"onefrom16:mu1\|moore1010:m11\"" {  } { { "onefrom16.v" "m11" { Text "D:/ass1/onefrom16.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moore1011 onefrom16:mu1\|moore1011:m12 " "Elaborating entity \"moore1011\" for hierarchy \"onefrom16:mu1\|moore1011:m12\"" {  } { { "onefrom16.v" "m12" { Text "D:/ass1/onefrom16.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moore1100 onefrom16:mu1\|moore1100:m13 " "Elaborating entity \"moore1100\" for hierarchy \"onefrom16:mu1\|moore1100:m13\"" {  } { { "onefrom16.v" "m13" { Text "D:/ass1/onefrom16.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moore1101 onefrom16:mu1\|moore1101:m14 " "Elaborating entity \"moore1101\" for hierarchy \"onefrom16:mu1\|moore1101:m14\"" {  } { { "onefrom16.v" "m14" { Text "D:/ass1/onefrom16.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moore1110 onefrom16:mu1\|moore1110:m15 " "Elaborating entity \"moore1110\" for hierarchy \"onefrom16:mu1\|moore1110:m15\"" {  } { { "onefrom16.v" "m15" { Text "D:/ass1/onefrom16.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moore1111 onefrom16:mu1\|moore1111:m16 " "Elaborating entity \"moore1111\" for hierarchy \"onefrom16:mu1\|moore1111:m16\"" {  } { { "onefrom16.v" "m16" { Text "D:/ass1/onefrom16.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bintoBCD7b bintoBCD7b:bbcd1 " "Elaborating entity \"bintoBCD7b\" for hierarchy \"bintoBCD7b:bbcd1\"" {  } { { "mainProject.v" "bbcd1" { Text "D:/ass1/mainProject.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605725 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bintoBCD7b.v(12) " "Verilog HDL assignment warning at bintoBCD7b.v(12): truncated value with size 32 to match size of target (4)" {  } { { "bintoBCD7b.v" "" { Text "D:/ass1/bintoBCD7b.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570067605729 "|mainProject|bintoBCD7b:bbcd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bintoBCD7b.v(11) " "Verilog HDL assignment warning at bintoBCD7b.v(11): truncated value with size 32 to match size of target (4)" {  } { { "bintoBCD7b.v" "" { Text "D:/ass1/bintoBCD7b.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570067605729 "|mainProject|bintoBCD7b:bbcd1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode7447 decode7447:comb_17 " "Elaborating entity \"decode7447\" for hierarchy \"decode7447:comb_17\"" {  } { { "mainProject.v" "comb_17" { Text "D:/ass1/mainProject.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067605730 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "LEDshift:sl1\|preload5_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"LEDshift:sl1\|preload5_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570067606825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570067606825 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 25 " "Parameter WIDTH set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1570067606825 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1570067606825 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1570067606825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LEDshift:sl1\|altshift_taps:preload5_rtl_0 " "Elaborated megafunction instantiation \"LEDshift:sl1\|altshift_taps:preload5_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067607495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LEDshift:sl1\|altshift_taps:preload5_rtl_0 " "Instantiated megafunction \"LEDshift:sl1\|altshift_taps:preload5_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570067607495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570067607495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 25 " "Parameter \"WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570067607495 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570067607495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_krm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_krm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_krm " "Found entity 1: shift_taps_krm" {  } { { "db/shift_taps_krm.tdf" "" { Text "D:/ass1/db/shift_taps_krm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067607763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067607763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oh81 " "Found entity 1: altsyncram_oh81" {  } { { "db/altsyncram_oh81.tdf" "" { Text "D:/ass1/db/altsyncram_oh81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067607876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067607876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_usf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_usf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_usf " "Found entity 1: cntr_usf" {  } { { "db/cntr_usf.tdf" "" { Text "D:/ass1/db/cntr_usf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570067608018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067608018 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LEDshift:sl1\|A\[0\] LEDshift:sl1\|A\[0\]~_emulated LEDshift:sl1\|A\[0\]~1 " "Register \"LEDshift:sl1\|A\[0\]\" is converted into an equivalent circuit using register \"LEDshift:sl1\|A\[0\]~_emulated\" and latch \"LEDshift:sl1\|A\[0\]~1\"" {  } { { "LEDshift.v" "" { Text "D:/ass1/LEDshift.v" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570067608543 "|mainProject|LEDshift:sl1|A[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LEDshift:sl1\|A\[1\] LEDshift:sl1\|A\[1\]~_emulated LEDshift:sl1\|A\[1\]~6 " "Register \"LEDshift:sl1\|A\[1\]\" is converted into an equivalent circuit using register \"LEDshift:sl1\|A\[1\]~_emulated\" and latch \"LEDshift:sl1\|A\[1\]~6\"" {  } { { "LEDshift.v" "" { Text "D:/ass1/LEDshift.v" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570067608543 "|mainProject|LEDshift:sl1|A[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LEDshift:sl1\|A\[2\] LEDshift:sl1\|A\[2\]~_emulated LEDshift:sl1\|A\[2\]~11 " "Register \"LEDshift:sl1\|A\[2\]\" is converted into an equivalent circuit using register \"LEDshift:sl1\|A\[2\]~_emulated\" and latch \"LEDshift:sl1\|A\[2\]~11\"" {  } { { "LEDshift.v" "" { Text "D:/ass1/LEDshift.v" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570067608543 "|mainProject|LEDshift:sl1|A[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LEDshift:sl1\|A\[3\] LEDshift:sl1\|A\[3\]~_emulated LEDshift:sl1\|A\[3\]~16 " "Register \"LEDshift:sl1\|A\[3\]\" is converted into an equivalent circuit using register \"LEDshift:sl1\|A\[3\]~_emulated\" and latch \"LEDshift:sl1\|A\[3\]~16\"" {  } { { "LEDshift.v" "" { Text "D:/ass1/LEDshift.v" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570067608543 "|mainProject|LEDshift:sl1|A[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LEDshift:sl1\|A\[4\] LEDshift:sl1\|A\[4\]~_emulated LEDshift:sl1\|A\[4\]~21 " "Register \"LEDshift:sl1\|A\[4\]\" is converted into an equivalent circuit using register \"LEDshift:sl1\|A\[4\]~_emulated\" and latch \"LEDshift:sl1\|A\[4\]~21\"" {  } { { "LEDshift.v" "" { Text "D:/ass1/LEDshift.v" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570067608543 "|mainProject|LEDshift:sl1|A[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LEDshift:sl1\|A\[5\] LEDshift:sl1\|A\[5\]~_emulated LEDshift:sl1\|A\[5\]~26 " "Register \"LEDshift:sl1\|A\[5\]\" is converted into an equivalent circuit using register \"LEDshift:sl1\|A\[5\]~_emulated\" and latch \"LEDshift:sl1\|A\[5\]~26\"" {  } { { "LEDshift.v" "" { Text "D:/ass1/LEDshift.v" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570067608543 "|mainProject|LEDshift:sl1|A[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LEDshift:sl1\|A\[6\] LEDshift:sl1\|A\[6\]~_emulated LEDshift:sl1\|A\[6\]~31 " "Register \"LEDshift:sl1\|A\[6\]\" is converted into an equivalent circuit using register \"LEDshift:sl1\|A\[6\]~_emulated\" and latch \"LEDshift:sl1\|A\[6\]~31\"" {  } { { "LEDshift.v" "" { Text "D:/ass1/LEDshift.v" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570067608543 "|mainProject|LEDshift:sl1|A[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LEDshift:sl1\|A\[7\] LEDshift:sl1\|A\[7\]~_emulated LEDshift:sl1\|A\[7\]~36 " "Register \"LEDshift:sl1\|A\[7\]\" is converted into an equivalent circuit using register \"LEDshift:sl1\|A\[7\]~_emulated\" and latch \"LEDshift:sl1\|A\[7\]~36\"" {  } { { "LEDshift.v" "" { Text "D:/ass1/LEDshift.v" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570067608543 "|mainProject|LEDshift:sl1|A[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LEDshift:sl1\|A\[8\] LEDshift:sl1\|A\[8\]~_emulated LEDshift:sl1\|A\[8\]~41 " "Register \"LEDshift:sl1\|A\[8\]\" is converted into an equivalent circuit using register \"LEDshift:sl1\|A\[8\]~_emulated\" and latch \"LEDshift:sl1\|A\[8\]~41\"" {  } { { "LEDshift.v" "" { Text "D:/ass1/LEDshift.v" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570067608543 "|mainProject|LEDshift:sl1|A[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LEDshift:sl1\|A\[9\] LEDshift:sl1\|A\[9\]~_emulated LEDshift:sl1\|A\[9\]~46 " "Register \"LEDshift:sl1\|A\[9\]\" is converted into an equivalent circuit using register \"LEDshift:sl1\|A\[9\]~_emulated\" and latch \"LEDshift:sl1\|A\[9\]~46\"" {  } { { "LEDshift.v" "" { Text "D:/ass1/LEDshift.v" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570067608543 "|mainProject|LEDshift:sl1|A[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LEDshift:sl1\|A\[10\] LEDshift:sl1\|A\[10\]~_emulated LEDshift:sl1\|A\[10\]~51 " "Register \"LEDshift:sl1\|A\[10\]\" is converted into an equivalent circuit using register \"LEDshift:sl1\|A\[10\]~_emulated\" and latch \"LEDshift:sl1\|A\[10\]~51\"" {  } { { "LEDshift.v" "" { Text "D:/ass1/LEDshift.v" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570067608543 "|mainProject|LEDshift:sl1|A[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LEDshift:sl1\|A\[11\] LEDshift:sl1\|A\[11\]~_emulated LEDshift:sl1\|A\[11\]~56 " "Register \"LEDshift:sl1\|A\[11\]\" is converted into an equivalent circuit using register \"LEDshift:sl1\|A\[11\]~_emulated\" and latch \"LEDshift:sl1\|A\[11\]~56\"" {  } { { "LEDshift.v" "" { Text "D:/ass1/LEDshift.v" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570067608543 "|mainProject|LEDshift:sl1|A[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LEDshift:sl1\|A\[12\] LEDshift:sl1\|A\[12\]~_emulated LEDshift:sl1\|A\[12\]~61 " "Register \"LEDshift:sl1\|A\[12\]\" is converted into an equivalent circuit using register \"LEDshift:sl1\|A\[12\]~_emulated\" and latch \"LEDshift:sl1\|A\[12\]~61\"" {  } { { "LEDshift.v" "" { Text "D:/ass1/LEDshift.v" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570067608543 "|mainProject|LEDshift:sl1|A[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LEDshift:sl1\|A\[13\] LEDshift:sl1\|A\[13\]~_emulated LEDshift:sl1\|A\[13\]~66 " "Register \"LEDshift:sl1\|A\[13\]\" is converted into an equivalent circuit using register \"LEDshift:sl1\|A\[13\]~_emulated\" and latch \"LEDshift:sl1\|A\[13\]~66\"" {  } { { "LEDshift.v" "" { Text "D:/ass1/LEDshift.v" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570067608543 "|mainProject|LEDshift:sl1|A[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LEDshift:sl1\|A\[14\] LEDshift:sl1\|A\[14\]~_emulated LEDshift:sl1\|A\[14\]~71 " "Register \"LEDshift:sl1\|A\[14\]\" is converted into an equivalent circuit using register \"LEDshift:sl1\|A\[14\]~_emulated\" and latch \"LEDshift:sl1\|A\[14\]~71\"" {  } { { "LEDshift.v" "" { Text "D:/ass1/LEDshift.v" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570067608543 "|mainProject|LEDshift:sl1|A[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LEDshift:sl1\|A\[15\] LEDshift:sl1\|A\[15\]~_emulated LEDshift:sl1\|A\[15\]~76 " "Register \"LEDshift:sl1\|A\[15\]\" is converted into an equivalent circuit using register \"LEDshift:sl1\|A\[15\]~_emulated\" and latch \"LEDshift:sl1\|A\[15\]~76\"" {  } { { "LEDshift.v" "" { Text "D:/ass1/LEDshift.v" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570067608543 "|mainProject|LEDshift:sl1|A[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LEDshift:sl1\|A\[16\] LEDshift:sl1\|A\[16\]~_emulated LEDshift:sl1\|A\[16\]~81 " "Register \"LEDshift:sl1\|A\[16\]\" is converted into an equivalent circuit using register \"LEDshift:sl1\|A\[16\]~_emulated\" and latch \"LEDshift:sl1\|A\[16\]~81\"" {  } { { "LEDshift.v" "" { Text "D:/ass1/LEDshift.v" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570067608543 "|mainProject|LEDshift:sl1|A[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LEDshift:sl1\|A\[17\] LEDshift:sl1\|A\[17\]~_emulated LEDshift:sl1\|A\[17\]~86 " "Register \"LEDshift:sl1\|A\[17\]\" is converted into an equivalent circuit using register \"LEDshift:sl1\|A\[17\]~_emulated\" and latch \"LEDshift:sl1\|A\[17\]~86\"" {  } { { "LEDshift.v" "" { Text "D:/ass1/LEDshift.v" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570067608543 "|mainProject|LEDshift:sl1|A[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter1:c2\|counter_up\[6\] counter1:c2\|counter_up\[6\]~_emulated counter1:c2\|counter_up\[6\]~1 " "Register \"counter1:c2\|counter_up\[6\]\" is converted into an equivalent circuit using register \"counter1:c2\|counter_up\[6\]~_emulated\" and latch \"counter1:c2\|counter_up\[6\]~1\"" {  } { { "counter1.v" "" { Text "D:/ass1/counter1.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570067608543 "|mainProject|counter1:c2|counter_up[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter1:c2\|counter_up\[5\] counter1:c2\|counter_up\[5\]~_emulated counter1:c2\|counter_up\[5\]~6 " "Register \"counter1:c2\|counter_up\[5\]\" is converted into an equivalent circuit using register \"counter1:c2\|counter_up\[5\]~_emulated\" and latch \"counter1:c2\|counter_up\[5\]~6\"" {  } { { "counter1.v" "" { Text "D:/ass1/counter1.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570067608543 "|mainProject|counter1:c2|counter_up[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter1:c2\|counter_up\[4\] counter1:c2\|counter_up\[4\]~_emulated counter1:c2\|counter_up\[4\]~11 " "Register \"counter1:c2\|counter_up\[4\]\" is converted into an equivalent circuit using register \"counter1:c2\|counter_up\[4\]~_emulated\" and latch \"counter1:c2\|counter_up\[4\]~11\"" {  } { { "counter1.v" "" { Text "D:/ass1/counter1.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570067608543 "|mainProject|counter1:c2|counter_up[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter1:c2\|counter_up\[3\] counter1:c2\|counter_up\[3\]~_emulated counter1:c2\|counter_up\[3\]~16 " "Register \"counter1:c2\|counter_up\[3\]\" is converted into an equivalent circuit using register \"counter1:c2\|counter_up\[3\]~_emulated\" and latch \"counter1:c2\|counter_up\[3\]~16\"" {  } { { "counter1.v" "" { Text "D:/ass1/counter1.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570067608543 "|mainProject|counter1:c2|counter_up[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter1:c2\|counter_up\[2\] counter1:c2\|counter_up\[2\]~_emulated counter1:c2\|counter_up\[2\]~21 " "Register \"counter1:c2\|counter_up\[2\]\" is converted into an equivalent circuit using register \"counter1:c2\|counter_up\[2\]~_emulated\" and latch \"counter1:c2\|counter_up\[2\]~21\"" {  } { { "counter1.v" "" { Text "D:/ass1/counter1.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570067608543 "|mainProject|counter1:c2|counter_up[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter1:c2\|counter_up\[1\] counter1:c2\|counter_up\[1\]~_emulated counter1:c2\|counter_up\[1\]~26 " "Register \"counter1:c2\|counter_up\[1\]\" is converted into an equivalent circuit using register \"counter1:c2\|counter_up\[1\]~_emulated\" and latch \"counter1:c2\|counter_up\[1\]~26\"" {  } { { "counter1.v" "" { Text "D:/ass1/counter1.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570067608543 "|mainProject|counter1:c2|counter_up[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter1:c2\|counter_up\[0\] counter1:c2\|counter_up\[0\]~_emulated counter1:c2\|counter_up\[0\]~31 " "Register \"counter1:c2\|counter_up\[0\]\" is converted into an equivalent circuit using register \"counter1:c2\|counter_up\[0\]~_emulated\" and latch \"counter1:c2\|counter_up\[0\]~31\"" {  } { { "counter1.v" "" { Text "D:/ass1/counter1.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570067608543 "|mainProject|counter1:c2|counter_up[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:c1\|counter_up\[0\] counter:c1\|counter_up\[0\]~_emulated counter:c1\|counter_up\[0\]~1 " "Register \"counter:c1\|counter_up\[0\]\" is converted into an equivalent circuit using register \"counter:c1\|counter_up\[0\]~_emulated\" and latch \"counter:c1\|counter_up\[0\]~1\"" {  } { { "counter.v" "" { Text "D:/ass1/counter.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570067608543 "|mainProject|counter:c1|counter_up[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:c1\|counter_up\[1\] counter:c1\|counter_up\[1\]~_emulated counter:c1\|counter_up\[1\]~6 " "Register \"counter:c1\|counter_up\[1\]\" is converted into an equivalent circuit using register \"counter:c1\|counter_up\[1\]~_emulated\" and latch \"counter:c1\|counter_up\[1\]~6\"" {  } { { "counter.v" "" { Text "D:/ass1/counter.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570067608543 "|mainProject|counter:c1|counter_up[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:c1\|counter_up\[2\] counter:c1\|counter_up\[2\]~_emulated counter:c1\|counter_up\[2\]~11 " "Register \"counter:c1\|counter_up\[2\]\" is converted into an equivalent circuit using register \"counter:c1\|counter_up\[2\]~_emulated\" and latch \"counter:c1\|counter_up\[2\]~11\"" {  } { { "counter.v" "" { Text "D:/ass1/counter.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570067608543 "|mainProject|counter:c1|counter_up[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:c1\|counter_up\[3\] counter:c1\|counter_up\[3\]~_emulated counter:c1\|counter_up\[3\]~16 " "Register \"counter:c1\|counter_up\[3\]\" is converted into an equivalent circuit using register \"counter:c1\|counter_up\[3\]~_emulated\" and latch \"counter:c1\|counter_up\[3\]~16\"" {  } { { "counter.v" "" { Text "D:/ass1/counter.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570067608543 "|mainProject|counter:c1|counter_up[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:c1\|counter_up\[4\] counter:c1\|counter_up\[4\]~_emulated counter:c1\|counter_up\[4\]~21 " "Register \"counter:c1\|counter_up\[4\]\" is converted into an equivalent circuit using register \"counter:c1\|counter_up\[4\]~_emulated\" and latch \"counter:c1\|counter_up\[4\]~21\"" {  } { { "counter.v" "" { Text "D:/ass1/counter.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570067608543 "|mainProject|counter:c1|counter_up[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:c1\|counter_up\[6\] counter:c1\|counter_up\[6\]~_emulated counter:c1\|counter_up\[6\]~26 " "Register \"counter:c1\|counter_up\[6\]\" is converted into an equivalent circuit using register \"counter:c1\|counter_up\[6\]~_emulated\" and latch \"counter:c1\|counter_up\[6\]~26\"" {  } { { "counter.v" "" { Text "D:/ass1/counter.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570067608543 "|mainProject|counter:c1|counter_up[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:c1\|counter_up\[5\] counter:c1\|counter_up\[5\]~_emulated counter:c1\|counter_up\[5\]~31 " "Register \"counter:c1\|counter_up\[5\]\" is converted into an equivalent circuit using register \"counter:c1\|counter_up\[5\]~_emulated\" and latch \"counter:c1\|counter_up\[5\]~31\"" {  } { { "counter.v" "" { Text "D:/ass1/counter.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570067608543 "|mainProject|counter:c1|counter_up[5]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1570067608543 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570067610695 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "44 " "44 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570067611646 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ass1/output_files/ass1.map.smsg " "Generated suppressed messages file D:/ass1/output_files/ass1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067611837 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570067612258 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570067612258 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "434 " "Implemented 434 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570067612413 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570067612413 ""} { "Info" "ICUT_CUT_TM_LCELLS" "345 " "Implemented 345 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570067612413 ""} { "Info" "ICUT_CUT_TM_RAMS" "25 " "Implemented 25 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1570067612413 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570067612413 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570067612441 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 03 08:53:32 2019 " "Processing ended: Thu Oct 03 08:53:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570067612441 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570067612441 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570067612441 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570067612441 ""}
