###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Fri Nov  4 03:21:51 2016
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [11]                                          (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[1][11] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.348
  Slack Time                    1.398
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |          | 0.000 |       |   0.000 |   -1.398 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1  | 0.291 | 0.283 |   0.283 |   -1.115 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^             | CLKBUF1  | 0.209 | 0.290 |   0.573 |   -0.825 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^             | CLKBUF1  | 0.167 | 0.267 |   0.839 |   -0.558 | 
     | FECTS_clks_clk___L4_I97                            | A ^ -> Y ^             | CLKBUF1  | 0.155 | 0.242 |   1.081 |   -0.317 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^           | DFFPOSX1 | 0.067 | 0.143 |   1.224 |   -0.174 | 
     | g[1][11]                                           |                        |          |       |       |         |          | 
     | \tx_core/axi_master /U1265                         | C ^ -> Y v             | AOI22X1  | 0.056 | 0.061 |   1.285 |   -0.113 | 
     | \tx_core/axi_master /U1270                         | A v -> Y ^             | NAND2X1  | 0.044 | 0.063 |   1.347 |   -0.050 | 
     |                                                    | \m_r_ach.ARADDR [11] ^ |          | 0.044 | 0.000 |   1.348 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [15]                                          (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][15] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.353
  Slack Time                    1.403
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |          | 0.000 |       |   0.000 |   -1.403 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1  | 0.291 | 0.283 |   0.283 |   -1.120 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^             | CLKBUF1  | 0.209 | 0.290 |   0.573 |   -0.831 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^             | CLKBUF1  | 0.167 | 0.267 |   0.839 |   -0.564 | 
     | FECTS_clks_clk___L4_I98                            | A ^ -> Y ^             | CLKBUF1  | 0.148 | 0.238 |   1.078 |   -0.325 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^           | DFFPOSX1 | 0.075 | 0.146 |   1.224 |   -0.180 | 
     | g[0][15]                                           |                        |          |       |       |         |          | 
     | \tx_core/axi_master /U1241                         | C ^ -> Y v             | AOI22X1  | 0.055 | 0.059 |   1.282 |   -0.121 | 
     | \tx_core/axi_master /U1246                         | A v -> Y ^             | NAND2X1  | 0.055 | 0.071 |   1.353 |   -0.050 | 
     |                                                    | \m_r_ach.ARADDR [15] ^ |          | 0.055 | 0.000 |   1.353 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_raddr [1]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl1_fifo/r_ptr_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.361
  Slack Time                    1.411
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.411 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.128 | 
     | FECTS_clks_clk___L2_I3                           | A ^ -> Y ^                    | CLKBUF1 | 0.209 | 0.290 |   0.572 |   -0.839 | 
     | FECTS_clks_clk___L3_I16                          | A ^ -> Y ^                    | CLKBUF1 | 0.178 | 0.249 |   0.822 |   -0.589 | 
     | FECTS_clks_clk___L4_I81                          | A ^ -> Y ^                    | CLKBUF1 | 0.149 | 0.240 |   1.062 |   -0.349 | 
     | \tx_core/axi_master /\pktctrl1_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.092 | 0.299 |   1.361 |   -0.050 | 
     |                                                  | \memif_pcfifo1.f0_raddr [1] ^ |         | 0.092 | 0.000 |   1.361 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [2]                                          (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][2] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.365
  Slack Time                    1.415
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^          |          | 0.000 |       |   0.000 |   -1.416 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^            | CLKBUF1  | 0.291 | 0.283 |   0.283 |   -1.133 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^            | CLKBUF1  | 0.200 | 0.293 |   0.576 |   -0.840 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^            | CLKBUF1  | 0.190 | 0.282 |   0.858 |   -0.558 | 
     | FECTS_clks_clk___L4_I75                            | A ^ -> Y ^            | CLKBUF1  | 0.163 | 0.252 |   1.109 |   -0.306 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^          | DFFPOSX1 | 0.068 | 0.139 |   1.248 |   -0.167 | 
     | g[0][2]                                            |                       |          |       |       |         |          | 
     | \tx_core/axi_master /U1319                         | C ^ -> Y v            | AOI22X1  | 0.053 | 0.058 |   1.306 |   -0.109 | 
     | \tx_core/axi_master /U1324                         | A v -> Y ^            | NAND2X1  | 0.041 | 0.059 |   1.365 |   -0.050 | 
     |                                                    | \m_r_ach.ARADDR [2] ^ |          | 0.041 | 0.000 |   1.365 |   -0.050 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [14]                                          (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][14] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.366
  Slack Time                    1.416
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |          | 0.000 |       |   0.000 |   -1.416 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1  | 0.291 | 0.283 |   0.283 |   -1.133 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^             | CLKBUF1  | 0.209 | 0.290 |   0.572 |   -0.844 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^             | CLKBUF1  | 0.167 | 0.267 |   0.839 |   -0.577 | 
     | FECTS_clks_clk___L4_I99                            | A ^ -> Y ^             | CLKBUF1  | 0.158 | 0.243 |   1.083 |   -0.333 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^           | DFFPOSX1 | 0.067 | 0.142 |   1.225 |   -0.192 | 
     | g[0][14]                                           |                        |          |       |       |         |          | 
     | \tx_core/axi_master /U1247                         | A ^ -> Y v             | AOI22X1  | 0.052 | 0.073 |   1.298 |   -0.118 | 
     | \tx_core/axi_master /U1252                         | A v -> Y ^             | NAND2X1  | 0.054 | 0.068 |   1.366 |   -0.050 | 
     |                                                    | \m_r_ach.ARADDR [14] ^ |          | 0.054 | 0.000 |   1.366 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [16]                                          (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][16] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.372
  Slack Time                    1.422
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |          | 0.000 |       |   0.000 |   -1.422 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1  | 0.291 | 0.283 |   0.283 |   -1.139 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^             | CLKBUF1  | 0.209 | 0.290 |   0.573 |   -0.850 | 
     | FECTS_clks_clk___L3_I20                            | A ^ -> Y ^             | CLKBUF1  | 0.198 | 0.289 |   0.861 |   -0.561 | 
     | FECTS_clks_clk___L4_I104                           | A ^ -> Y ^             | CLKBUF1  | 0.159 | 0.249 |   1.110 |   -0.312 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^           | DFFPOSX1 | 0.067 | 0.143 |   1.253 |   -0.169 | 
     | g[0][16]                                           |                        |          |       |       |         |          | 
     | \tx_core/axi_master /U1235                         | C ^ -> Y v             | AOI22X1  | 0.052 | 0.056 |   1.310 |   -0.112 | 
     | \tx_core/axi_master /U1240                         | A v -> Y ^             | NAND2X1  | 0.052 | 0.062 |   1.372 |   -0.050 | 
     |                                                    | \m_r_ach.ARADDR [16] ^ |          | 0.052 | 0.000 |   1.372 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [10]                                          (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][10] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.374
  Slack Time                    1.424
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |          | 0.000 |       |   0.000 |   -1.424 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1  | 0.291 | 0.283 |   0.283 |   -1.141 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^             | CLKBUF1  | 0.200 | 0.293 |   0.576 |   -0.848 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^             | CLKBUF1  | 0.151 | 0.266 |   0.842 |   -0.582 | 
     | FECTS_clks_clk___L4_I73                            | A ^ -> Y ^             | CLKBUF1  | 0.170 | 0.245 |   1.086 |   -0.337 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^           | DFFPOSX1 | 0.069 | 0.147 |   1.234 |   -0.190 | 
     | g[0][10]                                           |                        |          |       |       |         |          | 
     | \tx_core/axi_master /U1271                         | C ^ -> Y v             | AOI22X1  | 0.052 | 0.057 |   1.291 |   -0.133 | 
     | \tx_core/axi_master /U1276                         | A v -> Y ^             | NAND2X1  | 0.071 | 0.082 |   1.373 |   -0.051 | 
     |                                                    | \m_r_ach.ARADDR [10] ^ |          | 0.071 | 0.001 |   1.374 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [23]                                          (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][23] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.374
  Slack Time                    1.424
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |          | 0.000 |       |   0.000 |   -1.424 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1  | 0.291 | 0.283 |   0.283 |   -1.142 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^             | CLKBUF1  | 0.200 | 0.293 |   0.576 |   -0.848 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^             | CLKBUF1  | 0.151 | 0.266 |   0.842 |   -0.582 | 
     | FECTS_clks_clk___L4_I73                            | A ^ -> Y ^             | CLKBUF1  | 0.170 | 0.245 |   1.086 |   -0.338 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^           | DFFPOSX1 | 0.072 | 0.145 |   1.232 |   -0.192 | 
     | g[1][23]                                           |                        |          |       |       |         |          | 
     | \tx_core/axi_master /U1193                         | A ^ -> Y v             | AOI22X1  | 0.052 | 0.075 |   1.307 |   -0.118 | 
     | \tx_core/axi_master /U1198                         | A v -> Y ^             | NAND2X1  | 0.053 | 0.067 |   1.374 |   -0.050 | 
     |                                                    | \m_r_ach.ARADDR [23] ^ |          | 0.053 | 0.000 |   1.374 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [5]               (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\crc_reg[5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.375
  Slack Time                    1.425
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                             |         |       |       |  Time   |   Time   | 
     |--------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.425 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^                  | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.142 | 
     | FECTS_clks_clk___L2_I0               | A ^ -> Y ^                  | CLKBUF1 | 0.202 | 0.339 |   0.621 |   -0.804 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^                  | CLKBUF1 | 0.133 | 0.232 |   0.853 |   -0.572 | 
     | FECTS_clks_clk___L4_I25              | A ^ -> Y ^                  | CLKBUF1 | 0.143 | 0.240 |   1.093 |   -0.332 | 
     | \tx_core/tx_crc/crcpkt2 /\crc_reg[5] | CLK ^ -> Q ^                | DFFSR   | 0.070 | 0.281 |   1.375 |   -0.050 | 
     |                                      | \memif_crcf2.f0_wdata [5] ^ |         | 0.070 | 0.000 |   1.375 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_raddr [3]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl1_fifo/r_ptr_reg[3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.377
  Slack Time                    1.427
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.427 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.144 | 
     | FECTS_clks_clk___L2_I3                           | A ^ -> Y ^                    | CLKBUF1 | 0.209 | 0.290 |   0.572 |   -0.855 | 
     | FECTS_clks_clk___L3_I17                          | A ^ -> Y ^                    | CLKBUF1 | 0.171 | 0.261 |   0.833 |   -0.594 | 
     | FECTS_clks_clk___L4_I88                          | A ^ -> Y ^                    | CLKBUF1 | 0.156 | 0.250 |   1.083 |   -0.344 | 
     | \tx_core/axi_master /\pktctrl1_fifo/r_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.081 | 0.293 |   1.377 |   -0.050 | 
     |                                                  | \memif_pcfifo1.f0_raddr [3] ^ |         | 0.081 | 0.000 |   1.377 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [7]                                          (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[1][7] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.378
  Slack Time                    1.428
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^          |          | 0.000 |       |   0.000 |   -1.428 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^            | CLKBUF1  | 0.291 | 0.283 |   0.283 |   -1.145 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^            | CLKBUF1  | 0.209 | 0.290 |   0.572 |   -0.855 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^            | CLKBUF1  | 0.167 | 0.267 |   0.839 |   -0.588 | 
     | FECTS_clks_clk___L4_I97                            | A ^ -> Y ^            | CLKBUF1  | 0.155 | 0.242 |   1.081 |   -0.347 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^          | DFFPOSX1 | 0.068 | 0.143 |   1.224 |   -0.204 | 
     | g[1][7]                                            |                       |          |       |       |         |          | 
     | \tx_core/axi_master /U1289                         | C ^ -> Y v            | AOI22X1  | 0.081 | 0.082 |   1.306 |   -0.122 | 
     | \tx_core/axi_master /U1294                         | A v -> Y ^            | NAND2X1  | 0.047 | 0.071 |   1.377 |   -0.050 | 
     |                                                    | \m_r_ach.ARADDR [7] ^ |          | 0.047 | 0.000 |   1.378 |   -0.050 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_waddr [3]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/w_ptr_reg[3] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.379
  Slack Time                    1.429
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.429 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.146 | 
     | FECTS_clks_clk___L2_I7                       | A ^ -> Y ^                    | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.853 | 
     | FECTS_clks_clk___L3_I37                      | A ^ -> Y ^                    | CLKBUF1 | 0.184 | 0.259 |   0.834 |   -0.594 | 
     | FECTS_clks_clk___L4_I190                     | A ^ -> Y ^                    | CLKBUF1 | 0.149 | 0.237 |   1.071 |   -0.357 | 
     | \tx_core/axi_master /\pkt0_fifo/w_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.100 | 0.307 |   1.378 |   -0.050 | 
     |                                              | \memif_pdfifo0.f0_waddr [3] ^ |         | 0.100 | 0.000 |   1.379 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [0]                                          (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.379
  Slack Time                    1.429
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^          |          | 0.000 |       |   0.000 |   -1.429 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^            | CLKBUF1  | 0.291 | 0.283 |   0.283 |   -1.146 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^            | CLKBUF1  | 0.200 | 0.293 |   0.576 |   -0.853 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^            | CLKBUF1  | 0.190 | 0.282 |   0.858 |   -0.571 | 
     | FECTS_clks_clk___L4_I78                            | A ^ -> Y ^            | CLKBUF1  | 0.181 | 0.264 |   1.122 |   -0.307 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^          | DFFPOSX1 | 0.068 | 0.144 |   1.266 |   -0.163 | 
     | g[0][0]                                            |                       |          |       |       |         |          | 
     | \tx_core/axi_master /U1331                         | C ^ -> Y v            | AOI22X1  | 0.051 | 0.056 |   1.322 |   -0.107 | 
     | \tx_core/axi_master /U1336                         | A v -> Y ^            | NAND2X1  | 0.041 | 0.057 |   1.379 |   -0.050 | 
     |                                                    | \m_r_ach.ARADDR [0] ^ |          | 0.041 | 0.000 |   1.379 |   -0.050 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_waddr [3]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.379
  Slack Time                    1.429
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.429 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.146 | 
     | FECTS_clks_clk___L2_I7                           | A ^ -> Y ^                    | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.853 | 
     | FECTS_clks_clk___L3_I39                          | A ^ -> Y ^                    | CLKBUF1 | 0.181 | 0.267 |   0.842 |   -0.587 | 
     | FECTS_clks_clk___L4_I200                         | A ^ -> Y ^                    | CLKBUF1 | 0.152 | 0.233 |   1.075 |   -0.354 | 
     | \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.094 | 0.303 |   1.378 |   -0.050 | 
     |                                                  | \memif_pcfifo1.f0_waddr [3] ^ |         | 0.094 | 0.000 |   1.379 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [30]                                          (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][30] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.379
  Slack Time                    1.429
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |          | 0.000 |       |   0.000 |   -1.429 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1  | 0.291 | 0.283 |   0.283 |   -1.146 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^             | CLKBUF1  | 0.200 | 0.293 |   0.576 |   -0.853 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^             | CLKBUF1  | 0.151 | 0.266 |   0.842 |   -0.587 | 
     | FECTS_clks_clk___L4_I70                            | A ^ -> Y ^             | CLKBUF1  | 0.185 | 0.242 |   1.084 |   -0.345 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^           | DFFPOSX1 | 0.074 | 0.157 |   1.242 |   -0.187 | 
     | g[1][30]                                           |                        |          |       |       |         |          | 
     | \tx_core/axi_master /U1149                         | A ^ -> Y v             | AOI22X1  | 0.055 | 0.078 |   1.320 |   -0.109 | 
     | \tx_core/axi_master /U1154                         | A v -> Y ^             | NAND2X1  | 0.040 | 0.059 |   1.379 |   -0.050 | 
     |                                                    | \m_r_ach.ARADDR [30] ^ |          | 0.040 | 0.000 |   1.379 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [13]                                          (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][13] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.379
  Slack Time                    1.429
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |          | 0.000 |       |   0.000 |   -1.429 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1  | 0.291 | 0.283 |   0.283 |   -1.146 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^             | CLKBUF1  | 0.209 | 0.290 |   0.572 |   -0.856 | 
     | FECTS_clks_clk___L3_I20                            | A ^ -> Y ^             | CLKBUF1  | 0.198 | 0.289 |   0.861 |   -0.568 | 
     | FECTS_clks_clk___L4_I105                           | A ^ -> Y ^             | CLKBUF1  | 0.172 | 0.257 |   1.118 |   -0.311 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^           | DFFPOSX1 | 0.070 | 0.144 |   1.262 |   -0.167 | 
     | g[0][13]                                           |                        |          |       |       |         |          | 
     | \tx_core/axi_master /U1253                         | C ^ -> Y v             | AOI22X1  | 0.052 | 0.056 |   1.318 |   -0.111 | 
     | \tx_core/axi_master /U1258                         | A v -> Y ^             | NAND2X1  | 0.044 | 0.061 |   1.379 |   -0.050 | 
     |                                                    | \m_r_ach.ARADDR [13] ^ |          | 0.044 | 0.000 |   1.379 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_raddr [3]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/r_ptr_reg[3] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.379
  Slack Time                    1.429
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.429 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.147 | 
     | FECTS_clks_clk___L2_I7                       | A ^ -> Y ^                    | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.854 | 
     | FECTS_clks_clk___L3_I37                      | A ^ -> Y ^                    | CLKBUF1 | 0.184 | 0.259 |   0.834 |   -0.595 | 
     | FECTS_clks_clk___L4_I192                     | A ^ -> Y ^                    | CLKBUF1 | 0.146 | 0.245 |   1.079 |   -0.351 | 
     | \tx_core/axi_master /\pkt0_fifo/r_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.097 | 0.300 |   1.379 |   -0.051 | 
     |                                              | \memif_pdfifo0.f0_raddr [3] ^ |         | 0.097 | 0.001 |   1.379 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_waddr [1]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.380
  Slack Time                    1.430
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.430 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.148 | 
     | FECTS_clks_clk___L2_I7                           | A ^ -> Y ^                    | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.855 | 
     | FECTS_clks_clk___L3_I37                          | A ^ -> Y ^                    | CLKBUF1 | 0.184 | 0.259 |   0.834 |   -0.596 | 
     | FECTS_clks_clk___L4_I192                         | A ^ -> Y ^                    | CLKBUF1 | 0.146 | 0.245 |   1.079 |   -0.352 | 
     | \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.096 | 0.301 |   1.380 |   -0.050 | 
     |                                                  | \memif_pcfifo1.f0_waddr [1] ^ |         | 0.096 | 0.000 |   1.380 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_waddr [0]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/w_ptr_reg[0] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.382
  Slack Time                    1.432
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.432 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.149 | 
     | FECTS_clks_clk___L2_I7                       | A ^ -> Y ^                    | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.857 | 
     | FECTS_clks_clk___L3_I37                      | A ^ -> Y ^                    | CLKBUF1 | 0.184 | 0.259 |   0.834 |   -0.598 | 
     | FECTS_clks_clk___L4_I192                     | A ^ -> Y ^                    | CLKBUF1 | 0.146 | 0.245 |   1.079 |   -0.353 | 
     | \tx_core/axi_master /\pkt0_fifo/w_ptr_reg[0] | CLK ^ -> Q ^                  | DFFSR   | 0.102 | 0.303 |   1.382 |   -0.050 | 
     |                                              | \memif_pdfifo0.f0_waddr [0] ^ |         | 0.102 | 0.000 |   1.382 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_raddr [3]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[3] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.383
  Slack Time                    1.433
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.433 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.150 | 
     | FECTS_clks_clk___L2_I7                       | A ^ -> Y ^                    | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.857 | 
     | FECTS_clks_clk___L3_I39                      | A ^ -> Y ^                    | CLKBUF1 | 0.181 | 0.267 |   0.842 |   -0.591 | 
     | FECTS_clks_clk___L4_I200                     | A ^ -> Y ^                    | CLKBUF1 | 0.152 | 0.233 |   1.075 |   -0.358 | 
     | \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.099 | 0.307 |   1.382 |   -0.050 | 
     |                                              | \memif_pdfifo1.f0_raddr [3] ^ |         | 0.099 | 0.000 |   1.383 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [12]               (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\crc_reg[12] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.383
  Slack Time                    1.433
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.433 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.151 | 
     | FECTS_clks_clk___L2_I0                | A ^ -> Y ^                   | CLKBUF1 | 0.202 | 0.339 |   0.621 |   -0.812 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y ^                   | CLKBUF1 | 0.133 | 0.232 |   0.853 |   -0.580 | 
     | FECTS_clks_clk___L4_I25               | A ^ -> Y ^                   | CLKBUF1 | 0.143 | 0.240 |   1.093 |   -0.340 | 
     | \tx_core/tx_crc/crcpkt2 /\crc_reg[12] | CLK ^ -> Q ^                 | DFFSR   | 0.082 | 0.289 |   1.383 |   -0.050 | 
     |                                       | \memif_crcf2.f0_wdata [12] ^ |         | 0.082 | 0.000 |   1.383 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_raddr [1]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/r_ptr_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.384
  Slack Time                    1.434
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.434 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.151 | 
     | FECTS_clks_clk___L2_I7                       | A ^ -> Y ^                    | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.858 | 
     | FECTS_clks_clk___L3_I37                      | A ^ -> Y ^                    | CLKBUF1 | 0.184 | 0.259 |   0.834 |   -0.599 | 
     | FECTS_clks_clk___L4_I192                     | A ^ -> Y ^                    | CLKBUF1 | 0.146 | 0.245 |   1.079 |   -0.355 | 
     | \tx_core/axi_master /\pkt0_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.104 | 0.305 |   1.383 |   -0.050 | 
     |                                              | \memif_pdfifo0.f0_raddr [1] ^ |         | 0.104 | 0.000 |   1.384 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_raddr [1]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.385
  Slack Time                    1.434
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.435 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.152 | 
     | FECTS_clks_clk___L2_I7                       | A ^ -> Y ^                    | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.859 | 
     | FECTS_clks_clk___L3_I39                      | A ^ -> Y ^                    | CLKBUF1 | 0.181 | 0.267 |   0.842 |   -0.592 | 
     | FECTS_clks_clk___L4_I200                     | A ^ -> Y ^                    | CLKBUF1 | 0.152 | 0.233 |   1.075 |   -0.360 | 
     | \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.098 | 0.310 |   1.384 |   -0.050 | 
     |                                              | \memif_pdfifo1.f0_raddr [1] ^ |         | 0.098 | 0.000 |   1.385 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [22]               (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\crc_reg[22] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.385
  Slack Time                    1.435
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.435 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.152 | 
     | FECTS_clks_clk___L2_I0                | A ^ -> Y ^                   | CLKBUF1 | 0.202 | 0.339 |   0.622 |   -0.813 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y ^                   | CLKBUF1 | 0.133 | 0.232 |   0.854 |   -0.581 | 
     | FECTS_clks_clk___L4_I24               | A ^ -> Y ^                   | CLKBUF1 | 0.148 | 0.243 |   1.096 |   -0.339 | 
     | \tx_core/tx_crc/crcpkt2 /\crc_reg[22] | CLK ^ -> Q ^                 | DFFSR   | 0.079 | 0.288 |   1.384 |   -0.050 | 
     |                                       | \memif_crcf2.f0_wdata [22] ^ |         | 0.079 | 0.000 |   1.385 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_waddr [1]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl2_fifo/w_ptr_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.385
  Slack Time                    1.435
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.435 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.152 | 
     | FECTS_clks_clk___L2_I4                           | A ^ -> Y ^                    | CLKBUF1 | 0.203 | 0.332 |   0.615 |   -0.820 | 
     | FECTS_clks_clk___L3_I23                          | A ^ -> Y ^                    | CLKBUF1 | 0.174 | 0.237 |   0.852 |   -0.583 | 
     | FECTS_clks_clk___L4_I122                         | A ^ -> Y ^                    | CLKBUF1 | 0.150 | 0.246 |   1.098 |   -0.337 | 
     | \tx_core/axi_master /\pktctrl2_fifo/w_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.076 | 0.287 |   1.385 |   -0.050 | 
     |                                                  | \memif_pcfifo2.f0_waddr [1] ^ |         | 0.076 | 0.000 |   1.385 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [20]                                          (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[1][20] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.386
  Slack Time                    1.436
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |          | 0.000 |       |   0.000 |   -1.436 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1  | 0.291 | 0.283 |   0.283 |   -1.153 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^             | CLKBUF1  | 0.200 | 0.293 |   0.576 |   -0.860 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^             | CLKBUF1  | 0.190 | 0.282 |   0.858 |   -0.578 | 
     | FECTS_clks_clk___L4_I78                            | A ^ -> Y ^             | CLKBUF1  | 0.181 | 0.264 |   1.122 |   -0.313 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^           | DFFPOSX1 | 0.074 | 0.148 |   1.270 |   -0.165 | 
     | g[1][20]                                           |                        |          |       |       |         |          | 
     | \tx_core/axi_master /U1211                         | C ^ -> Y v             | AOI22X1  | 0.053 | 0.057 |   1.327 |   -0.108 | 
     | \tx_core/axi_master /U1216                         | A v -> Y ^             | NAND2X1  | 0.040 | 0.058 |   1.385 |   -0.050 | 
     |                                                    | \m_r_ach.ARADDR [20] ^ |          | 0.040 | 0.000 |   1.386 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [12]                                          (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][12] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.386
  Slack Time                    1.436
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |          | 0.000 |       |   0.000 |   -1.436 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1  | 0.291 | 0.283 |   0.283 |   -1.153 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^             | CLKBUF1  | 0.209 | 0.290 |   0.572 |   -0.864 | 
     | FECTS_clks_clk___L3_I20                            | A ^ -> Y ^             | CLKBUF1  | 0.198 | 0.289 |   0.861 |   -0.575 | 
     | FECTS_clks_clk___L4_I105                           | A ^ -> Y ^             | CLKBUF1  | 0.172 | 0.257 |   1.118 |   -0.318 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^           | DFFPOSX1 | 0.071 | 0.145 |   1.263 |   -0.173 | 
     | g[0][12]                                           |                        |          |       |       |         |          | 
     | \tx_core/axi_master /U1259                         | C ^ -> Y v             | AOI22X1  | 0.054 | 0.058 |   1.321 |   -0.115 | 
     | \tx_core/axi_master /U1264                         | A v -> Y ^             | NAND2X1  | 0.048 | 0.065 |   1.386 |   -0.050 | 
     |                                                    | \m_r_ach.ARADDR [12] ^ |          | 0.048 | 0.000 |   1.386 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_waddr [5]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.388
  Slack Time                    1.438
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.438 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.155 | 
     | FECTS_clks_clk___L2_I7                           | A ^ -> Y ^                    | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.863 | 
     | FECTS_clks_clk___L3_I39                          | A ^ -> Y ^                    | CLKBUF1 | 0.181 | 0.267 |   0.842 |   -0.596 | 
     | FECTS_clks_clk___L4_I200                         | A ^ -> Y ^                    | CLKBUF1 | 0.152 | 0.233 |   1.075 |   -0.363 | 
     | \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.107 | 0.312 |   1.387 |   -0.051 | 
     |                                                  | \memif_pcfifo1.f0_waddr [5] ^ |         | 0.107 | 0.001 |   1.388 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_waddr [5]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/w_ptr_reg[5] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.389
  Slack Time                    1.439
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.439 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.156 | 
     | FECTS_clks_clk___L2_I7                       | A ^ -> Y ^                    | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.864 | 
     | FECTS_clks_clk___L3_I37                      | A ^ -> Y ^                    | CLKBUF1 | 0.184 | 0.259 |   0.834 |   -0.605 | 
     | FECTS_clks_clk___L4_I190                     | A ^ -> Y ^                    | CLKBUF1 | 0.149 | 0.237 |   1.071 |   -0.368 | 
     | \tx_core/axi_master /\pkt0_fifo/w_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.113 | 0.317 |   1.388 |   -0.050 | 
     |                                              | \memif_pdfifo0.f0_waddr [5] ^ |         | 0.113 | 0.000 |   1.389 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [15]               (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\crc_reg[15] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.389
  Slack Time                    1.439
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.439 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                   | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.156 | 
     | FECTS_clks_clk___L2_I0                | A ^ -> Y ^                   | CLKBUF1 | 0.202 | 0.339 |   0.621 |   -0.818 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y ^                   | CLKBUF1 | 0.133 | 0.232 |   0.853 |   -0.586 | 
     | FECTS_clks_clk___L4_I25               | A ^ -> Y ^                   | CLKBUF1 | 0.143 | 0.240 |   1.093 |   -0.346 | 
     | \tx_core/tx_crc/crcpkt2 /\crc_reg[15] | CLK ^ -> Q ^                 | DFFSR   | 0.089 | 0.295 |   1.388 |   -0.051 | 
     |                                       | \memif_crcf2.f0_wdata [15] ^ |         | 0.089 | 0.001 |   1.389 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_raddr [5]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[5] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.390
  Slack Time                    1.440
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.440 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.157 | 
     | FECTS_clks_clk___L2_I7                       | A ^ -> Y ^                    | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.864 | 
     | FECTS_clks_clk___L3_I39                      | A ^ -> Y ^                    | CLKBUF1 | 0.181 | 0.267 |   0.842 |   -0.598 | 
     | FECTS_clks_clk___L4_I200                     | A ^ -> Y ^                    | CLKBUF1 | 0.152 | 0.233 |   1.075 |   -0.365 | 
     | \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.105 | 0.315 |   1.390 |   -0.050 | 
     |                                              | \memif_pdfifo1.f0_raddr [5] ^ |         | 0.105 | 0.000 |   1.390 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_raddr [5]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/r_ptr_reg[5] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.390
  Slack Time                    1.440
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.440 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.157 | 
     | FECTS_clks_clk___L2_I7                       | A ^ -> Y ^                    | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.865 | 
     | FECTS_clks_clk___L3_I39                      | A ^ -> Y ^                    | CLKBUF1 | 0.181 | 0.267 |   0.842 |   -0.598 | 
     | FECTS_clks_clk___L4_I200                     | A ^ -> Y ^                    | CLKBUF1 | 0.152 | 0.233 |   1.075 |   -0.365 | 
     | \tx_core/axi_master /\pkt0_fifo/r_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.110 | 0.315 |   1.390 |   -0.050 | 
     |                                              | \memif_pdfifo0.f0_raddr [5] ^ |         | 0.110 | 0.000 |   1.390 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [24]                                          (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][24] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.390
  Slack Time                    1.440
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |          | 0.000 |       |   0.000 |   -1.440 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1  | 0.291 | 0.283 |   0.283 |   -1.157 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^             | CLKBUF1  | 0.200 | 0.293 |   0.576 |   -0.864 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^             | CLKBUF1  | 0.190 | 0.282 |   0.858 |   -0.582 | 
     | FECTS_clks_clk___L4_I75                            | A ^ -> Y ^             | CLKBUF1  | 0.163 | 0.252 |   1.109 |   -0.331 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^           | DFFPOSX1 | 0.069 | 0.145 |   1.254 |   -0.186 | 
     | g[0][24]                                           |                        |          |       |       |         |          | 
     | \tx_core/axi_master /U1187                         | C ^ -> Y v             | AOI22X1  | 0.051 | 0.056 |   1.310 |   -0.130 | 
     | \tx_core/axi_master /U1192                         | A v -> Y ^             | NAND2X1  | 0.068 | 0.080 |   1.390 |   -0.051 | 
     |                                                    | \m_r_ach.ARADDR [24] ^ |          | 0.068 | 0.001 |   1.390 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_raddr [1]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl0_fifo/r_ptr_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.390
  Slack Time                    1.440
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.440 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.158 | 
     | FECTS_clks_clk___L2_I3                           | A ^ -> Y ^                    | CLKBUF1 | 0.209 | 0.290 |   0.572 |   -0.868 | 
     | FECTS_clks_clk___L3_I17                          | A ^ -> Y ^                    | CLKBUF1 | 0.171 | 0.261 |   0.833 |   -0.607 | 
     | FECTS_clks_clk___L4_I88                          | A ^ -> Y ^                    | CLKBUF1 | 0.156 | 0.250 |   1.083 |   -0.357 | 
     | \tx_core/axi_master /\pktctrl0_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.100 | 0.307 |   1.390 |   -0.050 | 
     |                                                  | \memif_pcfifo0.f0_raddr [1] ^ |         | 0.100 | 0.000 |   1.390 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_raddr [1]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo2/r_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.392
  Slack Time                    1.442
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.442 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.160 | 
     | FECTS_clks_clk___L2_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.207 | 0.324 |   0.607 |   -0.835 | 
     | FECTS_clks_clk___L3_I26               | A ^ -> Y ^                  | CLKBUF1 | 0.173 | 0.265 |   0.872 |   -0.570 | 
     | FECTS_clks_clk___L4_I137              | A ^ -> Y ^                  | CLKBUF1 | 0.161 | 0.244 |   1.116 |   -0.326 | 
     | \tx_core/tx_crc/crcfifo2/r_ptr_reg[1] | CLK ^ -> Q ^                | DFFSR   | 0.053 | 0.276 |   1.392 |   -0.050 | 
     |                                       | \memif_crcf2.f0_raddr [1] ^ |         | 0.053 | 0.000 |   1.392 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_waddr [1]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo1/w_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.393
  Slack Time                    1.443
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.443 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.161 | 
     | FECTS_clks_clk___L2_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.207 | 0.324 |   0.607 |   -0.836 | 
     | FECTS_clks_clk___L3_I26               | A ^ -> Y ^                  | CLKBUF1 | 0.173 | 0.265 |   0.872 |   -0.571 | 
     | FECTS_clks_clk___L4_I137              | A ^ -> Y ^                  | CLKBUF1 | 0.161 | 0.244 |   1.116 |   -0.327 | 
     | \tx_core/tx_crc/crcfifo1/w_ptr_reg[1] | CLK ^ -> Q ^                | DFFSR   | 0.053 | 0.277 |   1.393 |   -0.050 | 
     |                                       | \memif_crcf1.f0_waddr [1] ^ |         | 0.053 | 0.000 |   1.393 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_waddr [1]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo2/w_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.394
  Slack Time                    1.444
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.444 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.161 | 
     | FECTS_clks_clk___L2_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.207 | 0.324 |   0.607 |   -0.837 | 
     | FECTS_clks_clk___L3_I26               | A ^ -> Y ^                  | CLKBUF1 | 0.173 | 0.265 |   0.872 |   -0.572 | 
     | FECTS_clks_clk___L4_I137              | A ^ -> Y ^                  | CLKBUF1 | 0.161 | 0.244 |   1.116 |   -0.328 | 
     | \tx_core/tx_crc/crcfifo2/w_ptr_reg[1] | CLK ^ -> Q ^                | DFFSR   | 0.052 | 0.277 |   1.394 |   -0.050 | 
     |                                       | \memif_crcf2.f0_waddr [1] ^ |         | 0.052 | 0.000 |   1.394 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_waddr [1]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/w_ptr_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.394
  Slack Time                    1.444
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.444 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.161 | 
     | FECTS_clks_clk___L2_I7                       | A ^ -> Y ^                    | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.869 | 
     | FECTS_clks_clk___L3_I37                      | A ^ -> Y ^                    | CLKBUF1 | 0.184 | 0.259 |   0.834 |   -0.610 | 
     | FECTS_clks_clk___L4_I190                     | A ^ -> Y ^                    | CLKBUF1 | 0.149 | 0.237 |   1.071 |   -0.373 | 
     | \tx_core/axi_master /\pkt0_fifo/w_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.120 | 0.322 |   1.393 |   -0.051 | 
     |                                              | \memif_pdfifo0.f0_waddr [1] ^ |         | 0.120 | 0.001 |   1.394 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_raddr [1]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo1/r_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.396
  Slack Time                    1.446
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.446 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.163 | 
     | FECTS_clks_clk___L2_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.207 | 0.324 |   0.607 |   -0.838 | 
     | FECTS_clks_clk___L3_I26               | A ^ -> Y ^                  | CLKBUF1 | 0.173 | 0.265 |   0.872 |   -0.574 | 
     | FECTS_clks_clk___L4_I137              | A ^ -> Y ^                  | CLKBUF1 | 0.161 | 0.244 |   1.116 |   -0.329 | 
     | \tx_core/tx_crc/crcfifo1/r_ptr_reg[1] | CLK ^ -> Q ^                | DFFSR   | 0.056 | 0.279 |   1.395 |   -0.050 | 
     |                                       | \memif_crcf1.f0_raddr [1] ^ |         | 0.056 | 0.000 |   1.396 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [5]               (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\crc_reg[5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.396
  Slack Time                    1.446
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                             |         |       |       |  Time   |   Time   | 
     |--------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.446 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^                  | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.163 | 
     | FECTS_clks_clk___L2_I4               | A ^ -> Y ^                  | CLKBUF1 | 0.203 | 0.332 |   0.615 |   -0.831 | 
     | FECTS_clks_clk___L3_I22              | A ^ -> Y ^                  | CLKBUF1 | 0.189 | 0.270 |   0.885 |   -0.561 | 
     | FECTS_clks_clk___L4_I116             | A ^ -> Y ^                  | CLKBUF1 | 0.149 | 0.242 |   1.127 |   -0.319 | 
     | \tx_core/tx_crc/crcpkt1 /\crc_reg[5] | CLK ^ -> Q ^                | DFFSR   | 0.050 | 0.269 |   1.396 |   -0.050 | 
     |                                      | \memif_crcf1.f0_wdata [5] ^ |         | 0.050 | 0.000 |   1.396 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_waddr [1]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo0/w_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.397
  Slack Time                    1.447
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.447 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.164 | 
     | FECTS_clks_clk___L2_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.207 | 0.324 |   0.607 |   -0.839 | 
     | FECTS_clks_clk___L3_I29               | A ^ -> Y ^                  | CLKBUF1 | 0.179 | 0.266 |   0.873 |   -0.573 | 
     | FECTS_clks_clk___L4_I152              | A ^ -> Y ^                  | CLKBUF1 | 0.157 | 0.244 |   1.118 |   -0.329 | 
     | \tx_core/tx_crc/crcfifo0/w_ptr_reg[1] | CLK ^ -> Q ^                | DFFSR   | 0.060 | 0.279 |   1.396 |   -0.050 | 
     |                                       | \memif_crcf0.f0_waddr [1] ^ |         | 0.060 | 0.000 |   1.397 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [9]                                          (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][9] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.397
  Slack Time                    1.447
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^          |          | 0.000 |       |   0.000 |   -1.447 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^            | CLKBUF1  | 0.291 | 0.283 |   0.283 |   -1.164 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^            | CLKBUF1  | 0.209 | 0.290 |   0.573 |   -0.875 | 
     | FECTS_clks_clk___L3_I20                            | A ^ -> Y ^            | CLKBUF1  | 0.198 | 0.289 |   0.861 |   -0.586 | 
     | FECTS_clks_clk___L4_I106                           | A ^ -> Y ^            | CLKBUF1  | 0.164 | 0.248 |   1.109 |   -0.338 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^          | DFFPOSX1 | 0.067 | 0.141 |   1.251 |   -0.197 | 
     | g[1][9]                                            |                       |          |       |       |         |          | 
     | \tx_core/axi_master /U1277                         | C ^ -> Y v            | AOI22X1  | 0.054 | 0.059 |   1.309 |   -0.138 | 
     | \tx_core/axi_master /U1282                         | A v -> Y ^            | NAND2X1  | 0.078 | 0.087 |   1.397 |   -0.051 | 
     |                                                    | \m_r_ach.ARADDR [9] ^ |          | 0.078 | 0.001 |   1.397 |   -0.050 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [17]                                          (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][17] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.399
  Slack Time                    1.449
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |          | 0.000 |       |   0.000 |   -1.449 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1  | 0.291 | 0.283 |   0.283 |   -1.166 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^             | CLKBUF1  | 0.209 | 0.290 |   0.572 |   -0.876 | 
     | FECTS_clks_clk___L3_I17                            | A ^ -> Y ^             | CLKBUF1  | 0.171 | 0.261 |   0.833 |   -0.615 | 
     | FECTS_clks_clk___L4_I86                            | A ^ -> Y ^             | CLKBUF1  | 0.172 | 0.249 |   1.083 |   -0.366 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^           | DFFPOSX1 | 0.071 | 0.149 |   1.232 |   -0.217 | 
     | g[1][17]                                           |                        |          |       |       |         |          | 
     | \tx_core/axi_master /U1229                         | C ^ -> Y v             | AOI22X1  | 0.056 | 0.060 |   1.292 |   -0.157 | 
     | \tx_core/axi_master /U1234                         | A v -> Y ^             | NAND2X1  | 0.102 | 0.106 |   1.398 |   -0.051 | 
     |                                                    | \m_r_ach.ARADDR [17] ^ |          | 0.102 | 0.001 |   1.399 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_raddr [2]                    (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[2] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.399
  Slack Time                    1.449
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.449 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^                    | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.167 | 
     | FECTS_clks_clk___L2_I4                      | A ^ -> Y ^                    | CLKBUF1 | 0.203 | 0.332 |   0.615 |   -0.835 | 
     | FECTS_clks_clk___L3_I21                     | A ^ -> Y ^                    | CLKBUF1 | 0.170 | 0.264 |   0.878 |   -0.571 | 
     | FECTS_clks_clk___L4_I111                    | A ^ -> Y ^                    | CLKBUF1 | 0.163 | 0.247 |   1.125 |   -0.324 | 
     | \tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[2] | CLK ^ -> Q ^                  | DFFSR   | 0.049 | 0.274 |   1.399 |   -0.050 | 
     |                                             | \memif_swchrsp.f0_raddr [2] ^ |         | 0.049 | 0.000 |   1.399 |   -0.050 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_waddr [5]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/w_ptr_reg[5] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.400
  Slack Time                    1.450
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.450 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.167 | 
     | FECTS_clks_clk___L2_I7                       | A ^ -> Y ^                    | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.874 | 
     | FECTS_clks_clk___L3_I39                      | A ^ -> Y ^                    | CLKBUF1 | 0.181 | 0.267 |   0.842 |   -0.608 | 
     | FECTS_clks_clk___L4_I203                     | A ^ -> Y ^                    | CLKBUF1 | 0.151 | 0.244 |   1.086 |   -0.364 | 
     | \tx_core/axi_master /\pkt1_fifo/w_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.112 | 0.314 |   1.399 |   -0.050 | 
     |                                              | \memif_pdfifo1.f0_waddr [5] ^ |         | 0.112 | 0.000 |   1.400 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_waddr [3]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/w_ptr_reg[3] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.400
  Slack Time                    1.450
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.450 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.167 | 
     | FECTS_clks_clk___L2_I7                       | A ^ -> Y ^                    | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.875 | 
     | FECTS_clks_clk___L3_I39                      | A ^ -> Y ^                    | CLKBUF1 | 0.181 | 0.267 |   0.842 |   -0.608 | 
     | FECTS_clks_clk___L4_I203                     | A ^ -> Y ^                    | CLKBUF1 | 0.151 | 0.244 |   1.086 |   -0.364 | 
     | \tx_core/axi_master /\pkt1_fifo/w_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.113 | 0.314 |   1.399 |   -0.051 | 
     |                                              | \memif_pdfifo1.f0_waddr [3] ^ |         | 0.113 | 0.001 |   1.400 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_raddr [1]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo0/r_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.401
  Slack Time                    1.451
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.451 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.168 | 
     | FECTS_clks_clk___L2_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.207 | 0.324 |   0.607 |   -0.843 | 
     | FECTS_clks_clk___L3_I29               | A ^ -> Y ^                  | CLKBUF1 | 0.179 | 0.266 |   0.873 |   -0.577 | 
     | FECTS_clks_clk___L4_I152              | A ^ -> Y ^                  | CLKBUF1 | 0.157 | 0.244 |   1.118 |   -0.333 | 
     | \tx_core/tx_crc/crcfifo0/r_ptr_reg[1] | CLK ^ -> Q ^                | DFFSR   | 0.065 | 0.283 |   1.400 |   -0.050 | 
     |                                       | \memif_crcf0.f0_raddr [1] ^ |         | 0.065 | 0.000 |   1.401 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [18]                                          (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[1][18] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.401
  Slack Time                    1.451
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |          | 0.000 |       |   0.000 |   -1.451 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1  | 0.291 | 0.283 |   0.283 |   -1.168 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^             | CLKBUF1  | 0.209 | 0.290 |   0.573 |   -0.878 | 
     | FECTS_clks_clk___L3_I20                            | A ^ -> Y ^             | CLKBUF1  | 0.198 | 0.289 |   0.861 |   -0.590 | 
     | FECTS_clks_clk___L4_I105                           | A ^ -> Y ^             | CLKBUF1  | 0.172 | 0.257 |   1.118 |   -0.333 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^           | DFFPOSX1 | 0.070 | 0.145 |   1.263 |   -0.188 | 
     | g[1][18]                                           |                        |          |       |       |         |          | 
     | \tx_core/axi_master /U1223                         | C ^ -> Y v             | AOI22X1  | 0.059 | 0.063 |   1.326 |   -0.125 | 
     | \tx_core/axi_master /U1228                         | A v -> Y ^             | NAND2X1  | 0.059 | 0.074 |   1.400 |   -0.050 | 
     |                                                    | \m_r_ach.ARADDR [18] ^ |          | 0.059 | 0.000 |   1.401 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_raddr [5]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl1_fifo/r_ptr_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.403
  Slack Time                    1.453
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.453 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.170 | 
     | FECTS_clks_clk___L2_I3                           | A ^ -> Y ^                    | CLKBUF1 | 0.209 | 0.290 |   0.573 |   -0.881 | 
     | FECTS_clks_clk___L3_I17                          | A ^ -> Y ^                    | CLKBUF1 | 0.171 | 0.261 |   0.833 |   -0.620 | 
     | FECTS_clks_clk___L4_I88                          | A ^ -> Y ^                    | CLKBUF1 | 0.156 | 0.250 |   1.083 |   -0.370 | 
     | \tx_core/axi_master /\pktctrl1_fifo/r_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.118 | 0.319 |   1.402 |   -0.051 | 
     |                                                  | \memif_pcfifo1.f0_raddr [5] ^ |         | 0.118 | 0.001 |   1.403 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   \w_ach.AWREADY                      (^) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/axi_slave/awready_d_reg /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.404
  Slack Time                    1.454
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |        Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                   |         |       |       |  Time   |   Time   | 
     |----------------------------------+-------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^      |         | 0.000 |       |   0.000 |   -1.454 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^        | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -1.171 | 
     | FECTS_clks_clk___L2_I4           | A ^ -> Y ^        | CLKBUF1 | 0.203 | 0.332 |   0.615 |   -0.839 | 
     | FECTS_clks_clk___L3_I21          | A ^ -> Y ^        | CLKBUF1 | 0.170 | 0.264 |   0.878 |   -0.575 | 
     | FECTS_clks_clk___L4_I111         | A ^ -> Y ^        | CLKBUF1 | 0.163 | 0.247 |   1.125 |   -0.328 | 
     | \tx_core/axi_slave/awready_d_reg | CLK ^ -> Q ^      | DFFSR   | 0.056 | 0.278 |   1.403 |   -0.050 | 
     |                                  | \w_ach.AWREADY  ^ |         | 0.056 | 0.000 |   1.404 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------+ 

