(S (NP (DT This) (NN paper)) (VP (VBZ presents) (NP (NP (NP (JJ arithmetic) (NNS operations)) (PP (IN like) (NP (NP (NN addition) (, ,) (NN subtraction) (CC and) (NNS multiplications)) (PP (IN in) (NP (NNP Modulo-4) (JJ arithmetic)))))) (, ,) (CC and) (RB also) (NP (NP (NN addition) (, ,) (NN multiplication)) (PP (IN in) (NP (NNP Galois) (NN field)))) (, ,) (S (VP (VBG using) (NP (NP (JJ multi-valued) (NN logic)) (PRN (-LRB- -LRB-) (NP (NNP MVL)) (-RRB- -RRB-))))))) (. .))
(S (NP (ADJP (ADJP (JJ Quaternary) (TO to) (JJ binary)) (CC and) (ADJP (JJ binary) (PP (TO to) (ADJP (JJ quaternary))))) (NNS converters)) (VP (VBP are) (VP (VBN designed) (S (VP (VBG using) (PRT (RP down)) (NP (JJ literal) (NNS circuits)))))) (. .))
(S (NP (NP (NN Negation)) (PP (IN in) (NP (JJ modular) (NN arithmetic)))) (VP (VBZ is) (VP (VBN designed) (PP (IN with) (NP (QP (RB only) (CD one)) (NN gate))))) (. .))
(S (NP (NP (NNP Logic) (NN design)) (PP (IN of) (NP (DT each) (NN operation)))) (VP (VBZ is) (VP (VBN achieved) (PP (IN by) (S (VP (VBG reducing) (NP (DT the) (NNS terms)) (S (VP (VBG using) (NP (NNP Karnaugh) (NNS diagrams)))) (, ,) (S (VP (VBG keeping) (NP (NP (NP (JJ minimum) (NN number)) (PP (IN of) (NP (NNS gates)))) (CC and) (NP (NP (NN depth)) (PP (IN of) (NP (NN net))))) (PP (IN in) (PP (TO to) (NP (NN consideration))))))))))) (. .))
(S (NP (JJ Quaternary) (JJR multiplier) (NN circuit)) (VP (VBZ is) (VP (VBN proposed) (S (VP (TO to) (VP (VB achieve) (NP (VBN required) (NN optimization))))))) (. .))
(S (NP (NP (NNP Simulation) (NN result)) (PP (IN of) (NP (DT each) (NN operation)))) (VP (VBZ is) (VP (VBN shown) (ADVP (RB separately)) (S (VP (VBG using) (NP (NNP Hspice)))))) (. .))
