#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001cb5550d440 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001cb5550e1e0 .scope module, "tb_alu_sum_16" "tb_alu_sum_16" 3 3;
 .timescale -9 -12;
v000001cb557256d0_0 .net "ALUFlags", 4 0, v000001cb557227f0_0;  1 drivers
v000001cb55725770_0 .var "a", 15 0;
v000001cb55726170_0 .var "b", 15 0;
v000001cb55725590_0 .var "expected", 15 0;
v000001cb55724cd0_0 .var "expectedFlags", 4 0;
v000001cb55726210_0 .var "op", 1 0;
v000001cb55725b30_0 .net "y", 15 0, v000001cb55725450_0;  1 drivers
S_000001cb5550eb60 .scope module, "DUT" "alu" 3 15, 4 8 0, S_000001cb5550e1e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /OUTPUT 16 "y";
    .port_info 4 /OUTPUT 5 "ALUFlags";
P_000001cb5550ecf0 .param/l "BS" 1 4 31, +C4<00000000000000000000000000001111>;
P_000001cb5550ed28 .param/l "EBS" 1 4 30, +C4<00000000000000000000000000000100>;
P_000001cb5550ed60 .param/l "EXP_BITS" 1 4 24, +C4<00000000000000000000000000000101>;
P_000001cb5550ed98 .param/l "FRAC_BITS" 1 4 25, +C4<00000000000000000000000000001010>;
P_000001cb5550edd0 .param/l "MBS" 1 4 29, +C4<00000000000000000000000000001001>;
P_000001cb5550ee08 .param/l "SIGN_POS" 1 4 26, +C4<00000000000000000000000000001111>;
P_000001cb5550ee40 .param/l "system" 0 4 8, +C4<00000000000000000000000000010000>;
L_000001cb557fdb40 .functor NOT 1, L_000001cb5575b2a0, C4<0>, C4<0>, C4<0>;
L_000001cb557fe940 .functor AND 1, L_000001cb55743060, L_000001cb55744c80, C4<1>, C4<1>;
L_000001cb557fd2f0 .functor AND 1, L_000001cb55743740, L_000001cb557441e0, C4<1>, C4<1>;
L_000001cb557ff5f0 .functor OR 1, L_000001cb557fd440, L_000001cb557ff190, C4<0>, C4<0>;
L_000001cb557ff740 .functor OR 1, L_000001cb558002a0, L_000001cb557febe0, C4<0>, C4<0>;
v000001cb557227f0_0 .var "ALUFlags", 4 0;
v000001cb55723330_0 .net *"_ivl_1", 0 0, L_000001cb5575b2a0;  1 drivers
L_000001cb55763018 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001cb557242d0_0 .net/2u *"_ivl_12", 4 0, L_000001cb55763018;  1 drivers
v000001cb55722c50_0 .net *"_ivl_14", 0 0, L_000001cb55743060;  1 drivers
L_000001cb55763060 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001cb55722110_0 .net/2u *"_ivl_16", 9 0, L_000001cb55763060;  1 drivers
v000001cb55723b50_0 .net *"_ivl_18", 0 0, L_000001cb55744c80;  1 drivers
v000001cb557233d0_0 .net *"_ivl_2", 0 0, L_000001cb557fdb40;  1 drivers
L_000001cb557630a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cb557224d0_0 .net/2u *"_ivl_22", 4 0, L_000001cb557630a8;  1 drivers
v000001cb557221b0_0 .net *"_ivl_24", 0 0, L_000001cb55743740;  1 drivers
L_000001cb557630f0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001cb55723470_0 .net/2u *"_ivl_26", 9 0, L_000001cb557630f0;  1 drivers
v000001cb557245f0_0 .net *"_ivl_28", 0 0, L_000001cb557441e0;  1 drivers
v000001cb557238d0_0 .net *"_ivl_5", 14 0, L_000001cb5575b5c0;  1 drivers
v000001cb55723bf0_0 .net "a", 15 0, v000001cb55725770_0;  1 drivers
v000001cb55723d30_0 .var "a_exp", 4 0;
v000001cb55724230_0 .var "a_frac", 9 0;
v000001cb55724370_0 .var "a_is_zero", 0 0;
v000001cb55722890_0 .net "add_y", 15 0, L_000001cb55750940;  1 drivers
v000001cb55724410_0 .net "any_neg_inf", 0 0, L_000001cb557ff740;  1 drivers
v000001cb557244b0_0 .net "any_pos_inf", 0 0, L_000001cb557ff5f0;  1 drivers
v000001cb55722cf0_0 .net "b", 15 0, v000001cb55726170_0;  1 drivers
v000001cb55721fd0_0 .var "b_exp", 4 0;
v000001cb55721e90_0 .var "b_frac", 9 0;
v000001cb55722250_0 .var "b_is_zero", 0 0;
v000001cb55722930_0 .net "both_inf", 0 0, L_000001cb557fed30;  1 drivers
v000001cb557222f0_0 .net "div_y", 15 0, L_000001cb55740860;  1 drivers
v000001cb557229d0_0 .var "inx", 0 0;
v000001cb55722a70_0 .net "is_inv_a", 0 0, L_000001cb557ff270;  1 drivers
v000001cb55722d90_0 .net "is_inv_b", 0 0, L_000001cb557ff430;  1 drivers
v000001cb55722e30_0 .net "is_neg_inf_a", 0 0, L_000001cb558002a0;  1 drivers
v000001cb55722ed0_0 .net "is_neg_inf_b", 0 0, L_000001cb557febe0;  1 drivers
v000001cb55723510_0 .net "is_pos_inf_a", 0 0, L_000001cb557fd440;  1 drivers
v000001cb557263f0_0 .net "is_pos_inf_b", 0 0, L_000001cb557ff190;  1 drivers
v000001cb557260d0_0 .net "is_special", 0 0, L_000001cb55650a40;  1 drivers
v000001cb55724af0_0 .net "iv_div", 0 0, L_000001cb557fe8d0;  1 drivers
v000001cb55725c70_0 .net "iv_mul", 0 0, L_000001cb557fe860;  1 drivers
v000001cb55725bd0_0 .var "iv_sel", 0 0;
v000001cb55725ef0_0 .net "ix_add", 0 0, L_000001cb557d1900;  1 drivers
v000001cb55725950_0 .net "ix_div", 0 0, L_000001cb55744280;  1 drivers
v000001cb55724690_0 .net "ix_mul", 0 0, L_000001cb5575efe0;  1 drivers
v000001cb55725db0_0 .var "ix_sel", 0 0;
v000001cb55724730_0 .net "ix_sub", 0 0, L_000001cb557fe9b0;  1 drivers
v000001cb557247d0_0 .net "mul_y", 15 0, L_000001cb5575e180;  1 drivers
v000001cb55725f90_0 .net "op", 1 0, v000001cb55726210_0;  1 drivers
v000001cb55724870_0 .net "ov_add", 0 0, L_000001cb5574fd60;  1 drivers
v000001cb55726490_0 .net "ov_div", 0 0, L_000001cb55744a00;  1 drivers
v000001cb55724ff0_0 .net "ov_mul", 0 0, L_000001cb5575fee0;  1 drivers
v000001cb55724b90_0 .var "ov_raw", 0 0;
v000001cb55725130_0 .net "ov_sub", 0 0, L_000001cb5575a620;  1 drivers
v000001cb557259f0_0 .var "ovf", 0 0;
v000001cb55724a50_0 .var "r_exp", 4 0;
v000001cb55725810_0 .var "r_frac", 9 0;
v000001cb55724eb0_0 .var "r_is_inf", 0 0;
v000001cb55725270_0 .var "r_is_sub", 0 0;
v000001cb557251d0_0 .var "r_is_zero", 0 0;
v000001cb557262b0_0 .var "sign_res", 0 0;
v000001cb557258b0_0 .net "sp_exp", 4 0, L_000001cb55744960;  1 drivers
v000001cb55726530_0 .net "sp_frac", 9 0, L_000001cb55743e20;  1 drivers
v000001cb55724e10_0 .net "special_div_zero", 0 0, L_000001cb5564fa80;  1 drivers
v000001cb55724f50_0 .net "special_invalid", 0 0, L_000001cb5564f850;  1 drivers
v000001cb55725310_0 .net "special_is_denorm", 0 0, L_000001cb557fd2f0;  1 drivers
v000001cb55726350_0 .net "special_is_inf", 0 0, L_000001cb557fe940;  1 drivers
v000001cb55725090_0 .net "special_result", 15 0, v000001cb55723010_0;  1 drivers
v000001cb55725e50_0 .net "sub_y", 15 0, L_000001cb5575a260;  1 drivers
v000001cb55724d70_0 .net "un_add", 0 0, L_000001cb557d0b00;  1 drivers
v000001cb55726030_0 .net "un_div", 0 0, L_000001cb55742ac0;  1 drivers
v000001cb55725d10_0 .net "un_mul", 0 0, L_000001cb5575ea40;  1 drivers
v000001cb557253b0_0 .var "un_raw", 0 0;
v000001cb55724910_0 .net "un_sub", 0 0, L_000001cb557fd520;  1 drivers
v000001cb55724c30_0 .var "unf", 0 0;
v000001cb55725450_0 .var "y", 15 0;
v000001cb557254f0_0 .var "y_pre", 15 0;
v000001cb55725a90_0 .var "y_sel", 15 0;
E_000001cb555f07e0/0 .event anyedge, v000001cb556e6550_0, v000001cb556e1cd0_0, v000001cb55723d30_0, v000001cb55724230_0;
E_000001cb555f07e0/1 .event anyedge, v000001cb55721fd0_0, v000001cb55721e90_0, v000001cb55723fb0_0, v000001cb55723790_0;
E_000001cb555f07e0/2 .event anyedge, v000001cb55723ab0_0, v000001cb55724550_0, v000001cb5571d570_0, v000001cb55726350_0;
E_000001cb555f07e0/3 .event anyedge, v000001cb55724410_0, v000001cb557244b0_0, v000001cb55725310_0, v000001cb55723a10_0;
E_000001cb555f07e0/4 .event anyedge, v000001cb556e1af0_0, v000001cb556e4f70_0, v000001cb556e7270_0, v000001cb556e69b0_0;
E_000001cb555f07e0/5 .event anyedge, v000001cb557181b0_0, v000001cb5571a9b0_0, v000001cb5571aaf0_0, v000001cb5571c8f0_0;
E_000001cb555f07e0/6 .event anyedge, v000001cb556fc730_0, v000001cb556ff750_0, v000001cb556de7b0_0, v000001cb556fd9f0_0;
E_000001cb555f07e0/7 .event anyedge, v000001cb556ffb10_0, v000001cb556db830_0, v000001cb556dddb0_0, v000001cb556db0b0_0;
E_000001cb555f07e0/8 .event anyedge, v000001cb556ddf90_0, v000001cb556dcf50_0, v000001cb55725a90_0, v000001cb55724b90_0;
E_000001cb555f07e0/9 .event anyedge, v000001cb557262b0_0, v000001cb557253b0_0, v000001cb557254f0_0, v000001cb55724a50_0;
E_000001cb555f07e0/10 .event anyedge, v000001cb55725810_0, v000001cb55724eb0_0, v000001cb55725270_0, v000001cb557251d0_0;
E_000001cb555f07e0/11 .event anyedge, v000001cb55724370_0, v000001cb55722250_0, v000001cb55725db0_0, v000001cb557259f0_0;
E_000001cb555f07e0/12 .event anyedge, v000001cb55724c30_0, v000001cb55725bd0_0, v000001cb557229d0_0;
E_000001cb555f07e0 .event/or E_000001cb555f07e0/0, E_000001cb555f07e0/1, E_000001cb555f07e0/2, E_000001cb555f07e0/3, E_000001cb555f07e0/4, E_000001cb555f07e0/5, E_000001cb555f07e0/6, E_000001cb555f07e0/7, E_000001cb555f07e0/8, E_000001cb555f07e0/9, E_000001cb555f07e0/10, E_000001cb555f07e0/11, E_000001cb555f07e0/12;
L_000001cb5575b2a0 .part v000001cb55726170_0, 15, 1;
L_000001cb5575b5c0 .part v000001cb55726170_0, 0, 15;
L_000001cb5575a760 .concat [ 15 1 0 0], L_000001cb5575b5c0, L_000001cb557fdb40;
L_000001cb55744960 .part v000001cb55723010_0, 10, 5;
L_000001cb55743e20 .part v000001cb55723010_0, 0, 10;
L_000001cb55743060 .cmp/eq 5, L_000001cb55744960, L_000001cb55763018;
L_000001cb55744c80 .cmp/eq 10, L_000001cb55743e20, L_000001cb55763060;
L_000001cb55743740 .cmp/eq 5, L_000001cb55744960, L_000001cb557630a8;
L_000001cb557441e0 .cmp/ne 10, L_000001cb55743e20, L_000001cb557630f0;
S_000001cb5529c080 .scope module, "U_ADD" "Suma16Bits" 4 55, 5 225 0, S_000001cb5550eb60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "S";
    .port_info 1 /INPUT 16 "R";
    .port_info 2 /OUTPUT 16 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inexact";
P_000001cb5550ee80 .param/l "BS" 0 5 225, +C4<00000000000000000000000000001111>;
P_000001cb5550eeb8 .param/l "EBS" 0 5 225, +C4<00000000000000000000000000000100>;
P_000001cb5550eef0 .param/l "MBS" 0 5 225, +C4<00000000000000000000000000001001>;
L_000001cb5564af40 .functor OR 1, L_000001cb55749960, L_000001cb55747e80, C4<0>, C4<0>;
L_000001cb5564a1b0 .functor OR 1, L_000001cb55747fc0, L_000001cb55748ba0, C4<0>, C4<0>;
L_000001cb5564adf0 .functor XOR 1, L_000001cb55747b60, L_000001cb55748ce0, C4<0>, C4<0>;
L_000001cb5564ae60 .functor AND 1, L_000001cb5564adf0, L_000001cb55748920, C4<1>, C4<1>;
L_000001cb5564b090 .functor AND 1, L_000001cb5564ae60, L_000001cb557489c0, C4<1>, C4<1>;
L_000001cb5564b170 .functor NOT 10, L_000001cb557459a0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001cb5564bb10 .functor AND 1, L_000001cb55749c80, L_000001cb55748ec0, C4<1>, C4<1>;
L_000001cb5564bb80 .functor NOT 10, L_000001cb55746580, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001cb5564bbf0 .functor AND 1, L_000001cb5564bb10, L_000001cb557482e0, C4<1>, C4<1>;
L_000001cb5564a300 .functor NOT 5, L_000001cb55745a40, C4<00000>, C4<00000>, C4<00000>;
L_000001cb5564c590 .functor AND 1, L_000001cb5564bbf0, L_000001cb55747d40, C4<1>, C4<1>;
L_000001cb5564cec0 .functor NOT 5, L_000001cb55746440, C4<00000>, C4<00000>, C4<00000>;
L_000001cb5564d860 .functor AND 1, L_000001cb5564c590, L_000001cb55748a60, C4<1>, C4<1>;
L_000001cb5564c520 .functor OR 1, L_000001cb5564b090, L_000001cb5564d860, C4<0>, C4<0>;
L_000001cb557d1430 .functor AND 1, L_000001cb5564adf0, L_000001cb5564c520, C4<1>, C4<1>;
L_000001cb557d1900 .functor BUFZ 1, L_000001cb5564a1b0, C4<0>, C4<0>, C4<0>;
L_000001cb557d0b00 .functor AND 1, L_000001cb5574f2c0, L_000001cb557d1900, C4<1>, C4<1>;
v000001cb556e1af0_0 .net "F", 15 0, L_000001cb55750940;  alias, 1 drivers
v000001cb556e1cd0_0 .net "R", 15 0, v000001cb55726170_0;  alias, 1 drivers
v000001cb556e6550_0 .net "S", 15 0, v000001cb55725770_0;  alias, 1 drivers
v000001cb556e58d0_0 .net *"_ivl_109", 0 0, L_000001cb557d1430;  1 drivers
L_000001cb55760f78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb556e5bf0_0 .net/2u *"_ivl_110", 0 0, L_000001cb55760f78;  1 drivers
v000001cb556e6190_0 .net *"_ivl_112", 0 0, L_000001cb557512a0;  1 drivers
L_000001cb55760fc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cb556e4070_0 .net/2u *"_ivl_116", 4 0, L_000001cb55760fc0;  1 drivers
v000001cb556e5fb0_0 .net *"_ivl_118", 4 0, L_000001cb55751340;  1 drivers
L_000001cb55761008 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001cb556e5830_0 .net/2u *"_ivl_123", 9 0, L_000001cb55761008;  1 drivers
v000001cb556e5970_0 .net *"_ivl_125", 9 0, L_000001cb5574fea0;  1 drivers
L_000001cb55761050 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001cb556e5650_0 .net/2u *"_ivl_129", 4 0, L_000001cb55761050;  1 drivers
L_000001cb55761098 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cb556e55b0_0 .net/2u *"_ivl_133", 4 0, L_000001cb55761098;  1 drivers
v000001cb556e3df0_0 .net *"_ivl_135", 0 0, L_000001cb5574f2c0;  1 drivers
L_000001cb55760990 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cb556e64b0_0 .net/2u *"_ivl_16", 0 0, L_000001cb55760990;  1 drivers
v000001cb556e5ab0_0 .net *"_ivl_18", 10 0, L_000001cb55749640;  1 drivers
L_000001cb557609d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cb556e3e90_0 .net/2u *"_ivl_22", 0 0, L_000001cb557609d8;  1 drivers
v000001cb556e6230_0 .net *"_ivl_24", 10 0, L_000001cb55749be0;  1 drivers
L_000001cb55760a20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb556e4610_0 .net/2u *"_ivl_28", 0 0, L_000001cb55760a20;  1 drivers
L_000001cb55760a68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb556e5290_0 .net/2u *"_ivl_32", 0 0, L_000001cb55760a68;  1 drivers
v000001cb556e46b0_0 .net *"_ivl_41", 9 0, L_000001cb55748060;  1 drivers
v000001cb556e49d0_0 .net *"_ivl_45", 9 0, L_000001cb55749500;  1 drivers
v000001cb556e4d90_0 .net *"_ivl_52", 0 0, L_000001cb55748100;  1 drivers
v000001cb556e3f30_0 .net *"_ivl_54", 0 0, L_000001cb557496e0;  1 drivers
v000001cb556e60f0_0 .net *"_ivl_56", 0 0, L_000001cb55748240;  1 drivers
v000001cb556e62d0_0 .net *"_ivl_58", 0 0, L_000001cb55749fa0;  1 drivers
v000001cb556e42f0_0 .net *"_ivl_60", 0 0, L_000001cb557481a0;  1 drivers
v000001cb556e4ed0_0 .net *"_ivl_62", 0 0, L_000001cb55748e20;  1 drivers
v000001cb556e4430_0 .net *"_ivl_66", 0 0, L_000001cb55748920;  1 drivers
v000001cb556e4b10_0 .net *"_ivl_69", 0 0, L_000001cb5564ae60;  1 drivers
v000001cb556e5f10_0 .net *"_ivl_70", 0 0, L_000001cb557489c0;  1 drivers
v000001cb556e4750_0 .net *"_ivl_73", 0 0, L_000001cb5564b090;  1 drivers
v000001cb556e3fd0_0 .net *"_ivl_75", 0 0, L_000001cb55749c80;  1 drivers
v000001cb556e5a10_0 .net *"_ivl_76", 9 0, L_000001cb5564b170;  1 drivers
v000001cb556e4bb0_0 .net *"_ivl_79", 0 0, L_000001cb55748ec0;  1 drivers
v000001cb556e5b50_0 .net *"_ivl_81", 0 0, L_000001cb5564bb10;  1 drivers
v000001cb556e6370_0 .net *"_ivl_82", 9 0, L_000001cb5564bb80;  1 drivers
v000001cb556e4110_0 .net *"_ivl_85", 0 0, L_000001cb557482e0;  1 drivers
v000001cb556e6050_0 .net *"_ivl_87", 0 0, L_000001cb5564bbf0;  1 drivers
v000001cb556e56f0_0 .net *"_ivl_88", 4 0, L_000001cb5564a300;  1 drivers
v000001cb556e41b0_0 .net *"_ivl_91", 0 0, L_000001cb55747d40;  1 drivers
v000001cb556e4a70_0 .net *"_ivl_93", 0 0, L_000001cb5564c590;  1 drivers
v000001cb556e51f0_0 .net *"_ivl_94", 4 0, L_000001cb5564cec0;  1 drivers
v000001cb556e47f0_0 .net *"_ivl_97", 0 0, L_000001cb55748a60;  1 drivers
v000001cb556e4e30_0 .net *"_ivl_99", 0 0, L_000001cb5564d860;  1 drivers
v000001cb556e4250_0 .net "boolean1", 0 0, L_000001cb55748d80;  1 drivers
v000001cb556e5c90_0 .net "boolean2", 0 0, L_000001cb5564adf0;  1 drivers
v000001cb556e5d30_0 .net "diff_exp1", 4 0, L_000001cb55746080;  1 drivers
v000001cb556e6410_0 .net "diff_exp2", 4 0, L_000001cb55748560;  1 drivers
v000001cb556e4c50_0 .net "e1", 4 0, L_000001cb55745a40;  1 drivers
v000001cb556e4390_0 .net "e2", 4 0, L_000001cb55746440;  1 drivers
v000001cb556e4cf0_0 .net "exp_aux", 4 0, L_000001cb557487e0;  1 drivers
v000001cb556e5dd0_0 .net "exp_sum_add", 4 0, L_000001cb5564edd0;  1 drivers
v000001cb556e44d0_0 .net "exp_sum_sub", 4 0, L_000001cb557d0a90;  1 drivers
v000001cb556e5790_0 .net "final_exp", 4 0, L_000001cb55750ee0;  1 drivers
v000001cb556e5e70_0 .net "g1", 0 0, L_000001cb55748c40;  1 drivers
v000001cb556e4570_0 .net "g1_shift", 0 0, L_000001cb557498c0;  1 drivers
v000001cb556e4890_0 .net "g2", 0 0, L_000001cb55747980;  1 drivers
v000001cb556e4930_0 .net "g2_shift", 0 0, L_000001cb55748880;  1 drivers
v000001cb556e4f70_0 .net "inexact", 0 0, L_000001cb557d1900;  alias, 1 drivers
v000001cb556e5010_0 .net "inexact_m1", 0 0, L_000001cb55747fc0;  1 drivers
v000001cb556e50b0_0 .net "inexact_m2", 0 0, L_000001cb55748ba0;  1 drivers
v000001cb556e5150_0 .net "is_same_exp", 0 0, L_000001cb55747de0;  1 drivers
v000001cb556e5330_0 .net "is_zero_result", 0 0, L_000001cb5564c520;  1 drivers
v000001cb556e53d0_0 .net "lost_align", 0 0, L_000001cb5564a1b0;  1 drivers
v000001cb556e5470_0 .net "m1_10", 9 0, L_000001cb55749a00;  1 drivers
v000001cb556e5510_0 .net "m1_11", 10 0, L_000001cb557486a0;  1 drivers
v000001cb556e6870_0 .net "m1_init", 9 0, L_000001cb557459a0;  1 drivers
v000001cb556e7450_0 .net "m1_shift", 10 0, L_000001cb557495a0;  1 drivers
v000001cb556e6a50_0 .net "m2_10", 9 0, L_000001cb55748740;  1 drivers
v000001cb556e7130_0 .net "m2_11", 10 0, L_000001cb55748420;  1 drivers
v000001cb556e73b0_0 .net "m2_init", 9 0, L_000001cb55746580;  1 drivers
v000001cb556e71d0_0 .net "m2_shift", 10 0, L_000001cb55747c00;  1 drivers
v000001cb556e67d0_0 .net "op_sum", 9 0, L_000001cb55751200;  1 drivers
v000001cb556e6910_0 .net "op_sum_add", 9 0, L_000001cb5564eeb0;  1 drivers
v000001cb556e6cd0_0 .net "op_sum_sub", 9 0, L_000001cb557d13c0;  1 drivers
v000001cb556e7270_0 .net "overflow", 0 0, L_000001cb5574fd60;  alias, 1 drivers
v000001cb556e6eb0_0 .net "s1", 0 0, L_000001cb55747b60;  1 drivers
v000001cb556e65f0_0 .net "s2", 0 0, L_000001cb55748ce0;  1 drivers
v000001cb556e7310_0 .net "sign", 0 0, L_000001cb55749aa0;  1 drivers
v000001cb556e6690_0 .net "sticky_for_round", 0 0, L_000001cb5564af40;  1 drivers
v000001cb556e6730_0 .net "sticky_m1", 0 0, L_000001cb55749960;  1 drivers
v000001cb556e6f50_0 .net "sticky_m2", 0 0, L_000001cb55747e80;  1 drivers
v000001cb556e69b0_0 .net "underflow", 0 0, L_000001cb557d0b00;  alias, 1 drivers
L_000001cb557459a0 .part v000001cb55725770_0, 0, 10;
L_000001cb55746580 .part v000001cb55726170_0, 0, 10;
L_000001cb55745a40 .part v000001cb55725770_0, 10, 5;
L_000001cb55746440 .part v000001cb55726170_0, 10, 5;
L_000001cb55747b60 .part v000001cb55725770_0, 15, 1;
L_000001cb55748ce0 .part v000001cb55726170_0, 15, 1;
L_000001cb55748d80 .cmp/gt 5, L_000001cb55745a40, L_000001cb55746440;
L_000001cb55747de0 .cmp/eq 5, L_000001cb55745a40, L_000001cb55746440;
L_000001cb55749640 .concat [ 10 1 0 0], L_000001cb557459a0, L_000001cb55760990;
L_000001cb557486a0 .functor MUXZ 11, L_000001cb557495a0, L_000001cb55749640, L_000001cb55748d80, C4<>;
L_000001cb55749be0 .concat [ 10 1 0 0], L_000001cb55746580, L_000001cb557609d8;
L_000001cb55748420 .functor MUXZ 11, L_000001cb55749be0, L_000001cb55747c00, L_000001cb55748d80, C4<>;
L_000001cb55748c40 .functor MUXZ 1, L_000001cb557498c0, L_000001cb55760a20, L_000001cb55748d80, C4<>;
L_000001cb55747980 .functor MUXZ 1, L_000001cb55760a68, L_000001cb55748880, L_000001cb55748d80, C4<>;
L_000001cb55748060 .part L_000001cb557495a0, 0, 10;
L_000001cb55749a00 .functor MUXZ 10, L_000001cb55748060, L_000001cb557459a0, L_000001cb55748d80, C4<>;
L_000001cb55749500 .part L_000001cb55747c00, 0, 10;
L_000001cb55748740 .functor MUXZ 10, L_000001cb55746580, L_000001cb55749500, L_000001cb55748d80, C4<>;
L_000001cb557487e0 .functor MUXZ 5, L_000001cb55746440, L_000001cb55745a40, L_000001cb55748d80, C4<>;
L_000001cb55748100 .cmp/gt 5, L_000001cb55745a40, L_000001cb55746440;
L_000001cb557496e0 .cmp/gt 5, L_000001cb55746440, L_000001cb55745a40;
L_000001cb55748240 .cmp/ge 10, L_000001cb557459a0, L_000001cb55746580;
L_000001cb55749fa0 .functor MUXZ 1, L_000001cb55748ce0, L_000001cb55747b60, L_000001cb55748240, C4<>;
L_000001cb557481a0 .functor MUXZ 1, L_000001cb55749fa0, L_000001cb55748ce0, L_000001cb557496e0, C4<>;
L_000001cb55748e20 .functor MUXZ 1, L_000001cb557481a0, L_000001cb55747b60, L_000001cb55748100, C4<>;
L_000001cb55749aa0 .functor MUXZ 1, L_000001cb55747b60, L_000001cb55748e20, L_000001cb5564adf0, C4<>;
L_000001cb55748920 .cmp/eq 10, L_000001cb557459a0, L_000001cb55746580;
L_000001cb557489c0 .cmp/eq 5, L_000001cb55745a40, L_000001cb55746440;
L_000001cb55749c80 .reduce/nor L_000001cb5564adf0;
L_000001cb55748ec0 .reduce/and L_000001cb5564b170;
L_000001cb557482e0 .reduce/and L_000001cb5564bb80;
L_000001cb55747d40 .reduce/and L_000001cb5564a300;
L_000001cb55748a60 .reduce/and L_000001cb5564cec0;
L_000001cb55751200 .functor MUXZ 10, L_000001cb5564eeb0, L_000001cb557d13c0, L_000001cb5564adf0, C4<>;
L_000001cb55750ee0 .functor MUXZ 5, L_000001cb5564edd0, L_000001cb557d0a90, L_000001cb5564adf0, C4<>;
L_000001cb557512a0 .functor MUXZ 1, L_000001cb55749aa0, L_000001cb55760f78, L_000001cb557d1430, C4<>;
L_000001cb55751340 .functor MUXZ 5, L_000001cb55750ee0, L_000001cb55760fc0, L_000001cb5564c520, C4<>;
L_000001cb55750940 .concat8 [ 10 5 1 0], L_000001cb5574fea0, L_000001cb55751340, L_000001cb557512a0;
L_000001cb5574fea0 .functor MUXZ 10, L_000001cb55751200, L_000001cb55761008, L_000001cb5564c520, C4<>;
L_000001cb5574fd60 .cmp/eq 5, L_000001cb55750ee0, L_000001cb55761050;
L_000001cb5574f2c0 .cmp/eq 5, L_000001cb55750ee0, L_000001cb55761098;
S_000001cb5529c210 .scope module, "mshift1" "right_shift_pf_sum" 5 255, 5 61 0, S_000001cb5529c080;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "mantisa";
    .port_info 1 /INPUT 5 "shifts";
    .port_info 2 /OUTPUT 11 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_000001cb552ae030 .param/l "BS" 0 5 61, +C4<00000000000000000000000000001111>;
P_000001cb552ae068 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000100>;
P_000001cb552ae0a0 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000001001>;
v000001cb5560e1e0_0 .net "F", 10 0, L_000001cb557495a0;  alias, 1 drivers
L_000001cb55760870 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cb556163e0_0 .net/2u *"_ivl_0", 0 0, L_000001cb55760870;  1 drivers
v000001cb55616480_0 .net *"_ivl_13", 8 0, L_000001cb55748380;  1 drivers
v000001cb55618280_0 .net *"_ivl_17", 9 0, L_000001cb55748600;  1 drivers
L_000001cb557608b8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001cb55619220_0 .net/2u *"_ivl_2", 9 0, L_000001cb557608b8;  1 drivers
v000001cb55619360_0 .net "full_value", 20 0, L_000001cb55749b40;  1 drivers
v000001cb556185a0_0 .net "guard_bit", 0 0, L_000001cb557498c0;  alias, 1 drivers
v000001cb55618960_0 .net "inexact_flag", 0 0, L_000001cb55747fc0;  alias, 1 drivers
v000001cb55619400_0 .net "mantisa", 9 0, L_000001cb557459a0;  alias, 1 drivers
v000001cb5561a800_0 .net "shifted", 20 0, L_000001cb557490a0;  1 drivers
v000001cb556186e0_0 .net "shifts", 4 0, L_000001cb55748560;  alias, 1 drivers
v000001cb5561a440_0 .net "sticky_bits", 0 0, L_000001cb55749960;  alias, 1 drivers
L_000001cb55749b40 .concat [ 10 10 1 0], L_000001cb557608b8, L_000001cb557459a0, L_000001cb55760870;
L_000001cb557490a0 .shift/r 21, L_000001cb55749b40, L_000001cb55748560;
L_000001cb557495a0 .part L_000001cb557490a0, 10, 11;
L_000001cb557498c0 .part L_000001cb557490a0, 9, 1;
L_000001cb55748380 .part L_000001cb557490a0, 0, 9;
L_000001cb55749960 .reduce/or L_000001cb55748380;
L_000001cb55748600 .part L_000001cb557490a0, 0, 10;
L_000001cb55747fc0 .reduce/or L_000001cb55748600;
S_000001cb552ae0e0 .scope module, "mshift2" "right_shift_pf_sum" 5 258, 5 61 0, S_000001cb5529c080;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "mantisa";
    .port_info 1 /INPUT 5 "shifts";
    .port_info 2 /OUTPUT 11 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_000001cb552ae270 .param/l "BS" 0 5 61, +C4<00000000000000000000000000001111>;
P_000001cb552ae2a8 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000100>;
P_000001cb552ae2e0 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000001001>;
v000001cb55618640_0 .net "F", 10 0, L_000001cb55747c00;  alias, 1 drivers
L_000001cb55760900 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cb55619ae0_0 .net/2u *"_ivl_0", 0 0, L_000001cb55760900;  1 drivers
v000001cb55619c20_0 .net *"_ivl_13", 8 0, L_000001cb55749f00;  1 drivers
v000001cb55619b80_0 .net *"_ivl_17", 9 0, L_000001cb55749460;  1 drivers
L_000001cb55760948 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001cb55619d60_0 .net/2u *"_ivl_2", 9 0, L_000001cb55760948;  1 drivers
v000001cb5561a760_0 .net "full_value", 20 0, L_000001cb55749820;  1 drivers
v000001cb55619e00_0 .net "guard_bit", 0 0, L_000001cb55748880;  alias, 1 drivers
v000001cb5561a080_0 .net "inexact_flag", 0 0, L_000001cb55748ba0;  alias, 1 drivers
v000001cb55619cc0_0 .net "mantisa", 9 0, L_000001cb55746580;  alias, 1 drivers
v000001cb55618be0_0 .net "shifted", 20 0, L_000001cb55749140;  1 drivers
v000001cb55618a00_0 .net "shifts", 4 0, L_000001cb55746080;  alias, 1 drivers
v000001cb556180a0_0 .net "sticky_bits", 0 0, L_000001cb55747e80;  alias, 1 drivers
L_000001cb55749820 .concat [ 10 10 1 0], L_000001cb55760948, L_000001cb55746580, L_000001cb55760900;
L_000001cb55749140 .shift/r 21, L_000001cb55749820, L_000001cb55746080;
L_000001cb55747c00 .part L_000001cb55749140, 10, 11;
L_000001cb55748880 .part L_000001cb55749140, 9, 1;
L_000001cb55749f00 .part L_000001cb55749140, 0, 9;
L_000001cb55747e80 .reduce/or L_000001cb55749f00;
L_000001cb55749460 .part L_000001cb55749140, 0, 10;
L_000001cb55748ba0 .reduce/or L_000001cb55749460;
S_000001cb552ae320 .scope module, "rm" "RestaMantisa" 5 300, 5 130 0, S_000001cb5529c080;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "S";
    .port_info 1 /INPUT 10 "R";
    .port_info 2 /INPUT 1 "is_same_exp";
    .port_info 3 /INPUT 1 "is_mayus_exp";
    .port_info 4 /INPUT 5 "ExpIn";
    .port_info 5 /OUTPUT 5 "ExpOut";
    .port_info 6 /OUTPUT 10 "F";
P_000001cb552b4930 .param/l "BS" 0 5 130, +C4<00000000000000000000000000001111>;
P_000001cb552b4968 .param/l "EBS" 0 5 130, +C4<00000000000000000000000000000100>;
P_000001cb552b49a0 .param/l "MBS" 0 5 130, +C4<00000000000000000000000000001001>;
L_000001cb557d7550 .functor AND 1, L_000001cb5574d1a0, L_000001cb5574d420, C4<1>, C4<1>;
L_000001cb557d7b00 .functor AND 1, L_000001cb55747de0, L_000001cb5574d7e0, C4<1>, C4<1>;
L_000001cb557d7d30 .functor OR 1, L_000001cb557d7550, L_000001cb557d7b00, C4<0>, C4<0>;
L_000001cb557d7240 .functor AND 1, L_000001cb5574d880, L_000001cb5574d920, C4<1>, C4<1>;
L_000001cb557d7e10 .functor OR 1, L_000001cb557d7240, L_000001cb55747de0, C4<0>, C4<0>;
L_000001cb557d7e80 .functor AND 1, L_000001cb55748d80, L_000001cb5574dc40, C4<1>, C4<1>;
L_000001cb557d72b0 .functor OR 1, L_000001cb557d7e10, L_000001cb557d7e80, C4<0>, C4<0>;
L_000001cb557d75c0 .functor OR 1, L_000001cb55748d80, L_000001cb5574dce0, C4<0>, C4<0>;
L_000001cb557d0a90 .functor BUFZ 5, L_000001cb5574fc20, C4<00000>, C4<00000>, C4<00000>;
L_000001cb557d13c0 .functor BUFZ 10, L_000001cb5574f5e0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v000001cb556cec40_0 .net "Debe", 10 0, L_000001cb5574d740;  1 drivers
v000001cb556cece0_0 .net "Debe_e", 10 0, L_000001cb5574e280;  1 drivers
v000001cb556cee20_0 .net "ExpAux", 4 0, L_000001cb5574f180;  1 drivers
v000001cb556ceec0_0 .net "ExpFinal", 4 0, L_000001cb5574fc20;  1 drivers
v000001cb556d05e0_0 .net "ExpIn", 4 0, L_000001cb557487e0;  alias, 1 drivers
v000001cb556cfe60_0 .net "ExpOut", 4 0, L_000001cb557d0a90;  alias, 1 drivers
v000001cb556d1e40_0 .net "ExpOutTemp", 4 0, L_000001cb55750440;  1 drivers
v000001cb556d0cc0_0 .net "F", 9 0, L_000001cb557d13c0;  alias, 1 drivers
v000001cb556cff00_0 .net "FFinal", 9 0, L_000001cb5574f5e0;  1 drivers
v000001cb556d0400_0 .net "FTemp", 9 0, L_000001cb55750a80;  1 drivers
v000001cb556d1580_0 .net "FToRound", 14 0, L_000001cb55751840;  1 drivers
v000001cb556d0680_0 .net "F_aux", 9 0, L_000001cb5574e320;  1 drivers
v000001cb556d1940_0 .net "F_aux_e", 9 0, L_000001cb5574d600;  1 drivers
v000001cb556d0360_0 .net "F_to_use", 9 0, L_000001cb5574de20;  1 drivers
v000001cb556d1b20_0 .net "R", 9 0, L_000001cb55748740;  alias, 1 drivers
v000001cb556d0720_0 .net "S", 9 0, L_000001cb55749a00;  alias, 1 drivers
L_000001cb55760cf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb556d1120_0 .net/2u *"_ivl_145", 0 0, L_000001cb55760cf0;  1 drivers
L_000001cb55760d38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb556d0a40_0 .net/2u *"_ivl_150", 0 0, L_000001cb55760d38;  1 drivers
v000001cb556d22a0_0 .net *"_ivl_157", 0 0, L_000001cb5574d1a0;  1 drivers
v000001cb556d19e0_0 .net *"_ivl_159", 0 0, L_000001cb5574d420;  1 drivers
v000001cb556d18a0_0 .net *"_ivl_161", 0 0, L_000001cb557d7550;  1 drivers
v000001cb556d07c0_0 .net *"_ivl_163", 0 0, L_000001cb5574d7e0;  1 drivers
v000001cb556d00e0_0 .net *"_ivl_165", 0 0, L_000001cb557d7b00;  1 drivers
v000001cb556d0ea0_0 .net *"_ivl_169", 0 0, L_000001cb5574d880;  1 drivers
v000001cb556d2160_0 .net *"_ivl_171", 0 0, L_000001cb5574d920;  1 drivers
v000001cb556d2020_0 .net *"_ivl_173", 0 0, L_000001cb557d7240;  1 drivers
v000001cb556d1a80_0 .net *"_ivl_175", 0 0, L_000001cb557d7e10;  1 drivers
v000001cb556d09a0_0 .net *"_ivl_177", 0 0, L_000001cb5574dc40;  1 drivers
v000001cb556cffa0_0 .net *"_ivl_179", 0 0, L_000001cb557d7e80;  1 drivers
v000001cb556cfdc0_0 .net *"_ivl_184", 0 0, L_000001cb5574dce0;  1 drivers
v000001cb556d0ae0_0 .net *"_ivl_187", 0 0, L_000001cb557d75c0;  1 drivers
v000001cb556d04a0_0 .net *"_ivl_192", 9 0, L_000001cb55750f80;  1 drivers
L_000001cb55760dc8 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000001cb556d1ee0_0 .net/2u *"_ivl_196", 31 0, L_000001cb55760dc8;  1 drivers
v000001cb556d1c60_0 .net *"_ivl_198", 31 0, L_000001cb5574f680;  1 drivers
L_000001cb55760e10 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb556d1d00_0 .net *"_ivl_201", 26 0, L_000001cb55760e10;  1 drivers
v000001cb556d1620_0 .net *"_ivl_202", 31 0, L_000001cb55750d00;  1 drivers
v000001cb556d0d60_0 .net *"_ivl_207", 4 0, L_000001cb557508a0;  1 drivers
v000001cb556d0040_0 .net "cond_F_shift", 0 0, L_000001cb557d72b0;  1 drivers
v000001cb556d1bc0_0 .net "cond_idx", 0 0, L_000001cb557d7d30;  1 drivers
v000001cb556d0e00_0 .net "idx", 4 0, L_000001cb5574e3c0;  1 drivers
v000001cb556d1da0_0 .net "idx_e", 4 0, L_000001cb5574d100;  1 drivers
v000001cb556d0860_0 .net "idx_to_use", 4 0, L_000001cb5574db00;  1 drivers
v000001cb556d0900_0 .net "is_mayus_exp", 0 0, L_000001cb55748d80;  alias, 1 drivers
v000001cb556d1800_0 .net "is_same_exp", 0 0, L_000001cb55747de0;  alias, 1 drivers
v000001cb556d1080_0 .net "lost_bits", 9 0, L_000001cb557504e0;  1 drivers
L_000001cb5574a4a0 .part L_000001cb55749a00, 0, 1;
L_000001cb5574ad60 .part L_000001cb55748740, 0, 1;
L_000001cb5574af40 .part L_000001cb5574d740, 0, 1;
L_000001cb5574a540 .part L_000001cb55748740, 0, 1;
L_000001cb5574b080 .part L_000001cb55749a00, 0, 1;
L_000001cb5574b1c0 .part L_000001cb5574e280, 0, 1;
L_000001cb5574b260 .part L_000001cb55749a00, 1, 1;
L_000001cb5574b300 .part L_000001cb55748740, 1, 1;
L_000001cb5574b3a0 .part L_000001cb5574d740, 1, 1;
L_000001cb5574b440 .part L_000001cb55748740, 1, 1;
L_000001cb5574b4e0 .part L_000001cb55749a00, 1, 1;
L_000001cb5574b760 .part L_000001cb5574e280, 1, 1;
L_000001cb5574b8a0 .part L_000001cb55749a00, 2, 1;
L_000001cb5574e5a0 .part L_000001cb55748740, 2, 1;
L_000001cb5574d240 .part L_000001cb5574d740, 2, 1;
L_000001cb5574e140 .part L_000001cb55748740, 2, 1;
L_000001cb5574e640 .part L_000001cb55749a00, 2, 1;
L_000001cb5574efa0 .part L_000001cb5574e280, 2, 1;
L_000001cb5574ce80 .part L_000001cb55749a00, 3, 1;
L_000001cb5574e6e0 .part L_000001cb55748740, 3, 1;
L_000001cb5574d2e0 .part L_000001cb5574d740, 3, 1;
L_000001cb5574cca0 .part L_000001cb55748740, 3, 1;
L_000001cb5574cc00 .part L_000001cb55749a00, 3, 1;
L_000001cb5574e460 .part L_000001cb5574e280, 3, 1;
L_000001cb5574d9c0 .part L_000001cb55749a00, 4, 1;
L_000001cb5574cf20 .part L_000001cb55748740, 4, 1;
L_000001cb5574e000 .part L_000001cb5574d740, 4, 1;
L_000001cb5574e500 .part L_000001cb55748740, 4, 1;
L_000001cb5574e780 .part L_000001cb55749a00, 4, 1;
L_000001cb5574e8c0 .part L_000001cb5574e280, 4, 1;
L_000001cb5574e960 .part L_000001cb55749a00, 5, 1;
L_000001cb5574e0a0 .part L_000001cb55748740, 5, 1;
L_000001cb5574e820 .part L_000001cb5574d740, 5, 1;
L_000001cb5574f040 .part L_000001cb55748740, 5, 1;
L_000001cb5574d4c0 .part L_000001cb55749a00, 5, 1;
L_000001cb5574d560 .part L_000001cb5574e280, 5, 1;
L_000001cb5574ee60 .part L_000001cb55749a00, 6, 1;
L_000001cb5574ea00 .part L_000001cb55748740, 6, 1;
L_000001cb5574eaa0 .part L_000001cb5574d740, 6, 1;
L_000001cb5574d6a0 .part L_000001cb55748740, 6, 1;
L_000001cb5574e1e0 .part L_000001cb55749a00, 6, 1;
L_000001cb5574c980 .part L_000001cb5574e280, 6, 1;
L_000001cb5574ef00 .part L_000001cb55749a00, 7, 1;
L_000001cb5574cac0 .part L_000001cb55748740, 7, 1;
L_000001cb5574c8e0 .part L_000001cb5574d740, 7, 1;
L_000001cb5574ebe0 .part L_000001cb55748740, 7, 1;
L_000001cb5574dd80 .part L_000001cb55749a00, 7, 1;
L_000001cb5574eb40 .part L_000001cb5574e280, 7, 1;
L_000001cb5574d380 .part L_000001cb55749a00, 8, 1;
L_000001cb5574cd40 .part L_000001cb55748740, 8, 1;
L_000001cb5574da60 .part L_000001cb5574d740, 8, 1;
L_000001cb5574cb60 .part L_000001cb55748740, 8, 1;
L_000001cb5574ec80 .part L_000001cb55749a00, 8, 1;
L_000001cb5574dba0 .part L_000001cb5574e280, 8, 1;
L_000001cb5574cde0 .part L_000001cb55749a00, 9, 1;
L_000001cb5574cfc0 .part L_000001cb55748740, 9, 1;
L_000001cb5574ed20 .part L_000001cb5574d740, 9, 1;
LS_000001cb5574e320_0_0 .concat8 [ 1 1 1 1], L_000001cb5564dbe0, L_000001cb5564dcc0, L_000001cb557d4a00, L_000001cb557d52c0;
LS_000001cb5574e320_0_4 .concat8 [ 1 1 1 1], L_000001cb557d53a0, L_000001cb557d5560, L_000001cb557d6bb0, L_000001cb557d59c0;
LS_000001cb5574e320_0_8 .concat8 [ 1 1 0 0], L_000001cb557d6ec0, L_000001cb557d7320;
L_000001cb5574e320 .concat8 [ 4 4 2 0], LS_000001cb5574e320_0_0, LS_000001cb5574e320_0_4, LS_000001cb5574e320_0_8;
L_000001cb5574edc0 .part L_000001cb55748740, 9, 1;
L_000001cb5574ca20 .part L_000001cb55749a00, 9, 1;
L_000001cb5574d060 .part L_000001cb5574e280, 9, 1;
LS_000001cb5574d600_0_0 .concat8 [ 1 1 1 1], L_000001cb5564e120, L_000001cb557d3a40, L_000001cb557d4680, L_000001cb557d3d50;
LS_000001cb5574d600_0_4 .concat8 [ 1 1 1 1], L_000001cb557d3ff0, L_000001cb557d6600, L_000001cb557d6830, L_000001cb557d5f70;
LS_000001cb5574d600_0_8 .concat8 [ 1 1 0 0], L_000001cb557d6360, L_000001cb557d7710;
L_000001cb5574d600 .concat8 [ 4 4 2 0], LS_000001cb5574d600_0_0, LS_000001cb5574d600_0_4, LS_000001cb5574d600_0_8;
LS_000001cb5574d740_0_0 .concat8 [ 1 1 1 1], L_000001cb55760cf0, L_000001cb5564f070, L_000001cb5564ef20, L_000001cb557d38f0;
LS_000001cb5574d740_0_4 .concat8 [ 1 1 1 1], L_000001cb557d44c0, L_000001cb557d4bc0, L_000001cb557d4760, L_000001cb557d6590;
LS_000001cb5574d740_0_8 .concat8 [ 1 1 1 0], L_000001cb557d5f00, L_000001cb557d6750, L_000001cb557d7a20;
L_000001cb5574d740 .concat8 [ 4 4 3 0], LS_000001cb5574d740_0_0, LS_000001cb5574d740_0_4, LS_000001cb5574d740_0_8;
LS_000001cb5574e280_0_0 .concat8 [ 1 1 1 1], L_000001cb55760d38, L_000001cb5564e2e0, L_000001cb555b9010, L_000001cb557d43e0;
LS_000001cb5574e280_0_4 .concat8 [ 1 1 1 1], L_000001cb557d48b0, L_000001cb557d5480, L_000001cb557d5d40, L_000001cb557d6280;
LS_000001cb5574e280_0_8 .concat8 [ 1 1 1 0], L_000001cb557d6ad0, L_000001cb557d5720, L_000001cb557d7a90;
L_000001cb5574e280 .concat8 [ 4 4 3 0], LS_000001cb5574e280_0_0, LS_000001cb5574e280_0_4, LS_000001cb5574e280_0_8;
L_000001cb5574e3c0 .ufunc/vec4 TD_tb_alu_sum_16.DUT.U_ADD.rm.first_one_9bits, 5, L_000001cb5574e320 (v000001cb5561a580_0) S_000001cb552b49e0;
L_000001cb5574d100 .ufunc/vec4 TD_tb_alu_sum_16.DUT.U_ADD.rm.first_one_9bits, 5, L_000001cb5574d600 (v000001cb5561a580_0) S_000001cb552b49e0;
L_000001cb5574d1a0 .reduce/nor L_000001cb55748d80;
L_000001cb5574d420 .reduce/nor L_000001cb55747de0;
L_000001cb5574d7e0 .part L_000001cb5574d740, 10, 1;
L_000001cb5574d880 .reduce/nor L_000001cb55748d80;
L_000001cb5574d920 .part L_000001cb5574e280, 10, 1;
L_000001cb5574dc40 .part L_000001cb5574d740, 10, 1;
L_000001cb5574db00 .functor MUXZ 5, L_000001cb5574e3c0, L_000001cb5574d100, L_000001cb557d7d30, C4<>;
L_000001cb5574dce0 .cmp/ge 10, L_000001cb55749a00, L_000001cb55748740;
L_000001cb5574de20 .functor MUXZ 10, L_000001cb5574d600, L_000001cb5574e320, L_000001cb557d75c0, C4<>;
L_000001cb55750440 .functor MUXZ 5, L_000001cb557487e0, L_000001cb5574f180, L_000001cb557d72b0, C4<>;
L_000001cb55750f80 .shift/l 10, L_000001cb5574de20, L_000001cb5574db00;
L_000001cb55750a80 .functor MUXZ 10, L_000001cb5574de20, L_000001cb55750f80, L_000001cb557d72b0, C4<>;
L_000001cb5574f680 .concat [ 5 27 0 0], L_000001cb5574db00, L_000001cb55760e10;
L_000001cb55750d00 .arith/sub 32, L_000001cb55760dc8, L_000001cb5574f680;
L_000001cb557504e0 .shift/r 10, L_000001cb5574de20, L_000001cb55750d00;
L_000001cb557508a0 .part L_000001cb557504e0, 0, 5;
L_000001cb55751840 .concat [ 5 10 0 0], L_000001cb557508a0, L_000001cb55750a80;
S_000001cb552b49e0 .scope function.vec4.s5, "first_one_9bits" "first_one_9bits" 5 142, 5 142 0, S_000001cb552ae320;
 .timescale -9 -12;
; Variable first_one_9bits is vec4 return value of scope S_000001cb552b49e0
v000001cb55619ea0_0 .var "found", 0 0;
v000001cb55618140_0 .var/i "idx", 31 0;
v000001cb5561a580_0 .var "val", 9 0;
TD_tb_alu_sum_16.DUT.U_ADD.rm.first_one_9bits ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb55619ea0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 9, 0, 32;
    %store/vec4 v000001cb55618140_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001cb55618140_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001cb5561a580_0;
    %load/vec4 v000001cb55618140_0;
    %part/s 1;
    %load/vec4 v000001cb55619ea0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 10, 0, 32;
    %load/vec4 v000001cb55618140_0;
    %sub;
    %pad/s 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb55619ea0_0, 0, 1;
T_0.2 ;
    %load/vec4 v000001cb55618140_0;
    %subi 1, 0, 32;
    %store/vec4 v000001cb55618140_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000001cb552b4b70 .scope generate, "genblk1[0]" "genblk1[0]" 5 168, 5 168 0, S_000001cb552ae320;
 .timescale -9 -12;
P_000001cb555f0520 .param/l "i" 0 5 168, +C4<00>;
S_000001cb552ad750 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001cb552b4b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb5564ed60 .functor NOT 1, L_000001cb5574a4a0, C4<0>, C4<0>, C4<0>;
L_000001cb5564dfd0 .functor AND 1, L_000001cb5564ed60, L_000001cb5574ad60, C4<1>, C4<1>;
L_000001cb5564f0e0 .functor NOT 1, L_000001cb5574a4a0, C4<0>, C4<0>, C4<0>;
L_000001cb5564dda0 .functor AND 1, L_000001cb5564f0e0, L_000001cb5574af40, C4<1>, C4<1>;
L_000001cb5564de10 .functor OR 1, L_000001cb5564dfd0, L_000001cb5564dda0, C4<0>, C4<0>;
L_000001cb5564e6d0 .functor AND 1, L_000001cb5574ad60, L_000001cb5574af40, C4<1>, C4<1>;
L_000001cb5564f070 .functor OR 1, L_000001cb5564de10, L_000001cb5564e6d0, C4<0>, C4<0>;
L_000001cb5564f1c0 .functor XOR 1, L_000001cb5574a4a0, L_000001cb5574ad60, C4<0>, C4<0>;
L_000001cb5564dbe0 .functor XOR 1, L_000001cb5564f1c0, L_000001cb5574af40, C4<0>, C4<0>;
v000001cb55618780_0 .net "Debe", 0 0, L_000001cb5564f070;  1 drivers
v000001cb55618d20_0 .net "Din", 0 0, L_000001cb5574af40;  1 drivers
v000001cb55619f40_0 .net "Dout", 0 0, L_000001cb5564dbe0;  1 drivers
v000001cb556192c0_0 .net "Ri", 0 0, L_000001cb5574ad60;  1 drivers
v000001cb556183c0_0 .net "Si", 0 0, L_000001cb5574a4a0;  1 drivers
v000001cb55619fe0_0 .net *"_ivl_0", 0 0, L_000001cb5564ed60;  1 drivers
v000001cb55618aa0_0 .net *"_ivl_10", 0 0, L_000001cb5564e6d0;  1 drivers
v000001cb5561a1c0_0 .net *"_ivl_14", 0 0, L_000001cb5564f1c0;  1 drivers
v000001cb55618820_0 .net *"_ivl_2", 0 0, L_000001cb5564dfd0;  1 drivers
v000001cb5561a3a0_0 .net *"_ivl_4", 0 0, L_000001cb5564f0e0;  1 drivers
v000001cb556188c0_0 .net *"_ivl_6", 0 0, L_000001cb5564dda0;  1 drivers
v000001cb55619180_0 .net *"_ivl_8", 0 0, L_000001cb5564de10;  1 drivers
S_000001cb552ad8e0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001cb552b4b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb5564ec10 .functor NOT 1, L_000001cb5574a540, C4<0>, C4<0>, C4<0>;
L_000001cb5564f2a0 .functor AND 1, L_000001cb5564ec10, L_000001cb5574b080, C4<1>, C4<1>;
L_000001cb5564eb30 .functor NOT 1, L_000001cb5574a540, C4<0>, C4<0>, C4<0>;
L_000001cb5564d8d0 .functor AND 1, L_000001cb5564eb30, L_000001cb5574b1c0, C4<1>, C4<1>;
L_000001cb5564e040 .functor OR 1, L_000001cb5564f2a0, L_000001cb5564d8d0, C4<0>, C4<0>;
L_000001cb5564d940 .functor AND 1, L_000001cb5574b080, L_000001cb5574b1c0, C4<1>, C4<1>;
L_000001cb5564e2e0 .functor OR 1, L_000001cb5564e040, L_000001cb5564d940, C4<0>, C4<0>;
L_000001cb5564ecf0 .functor XOR 1, L_000001cb5574a540, L_000001cb5574b080, C4<0>, C4<0>;
L_000001cb5564e120 .functor XOR 1, L_000001cb5564ecf0, L_000001cb5574b1c0, C4<0>, C4<0>;
v000001cb5561a260_0 .net "Debe", 0 0, L_000001cb5564e2e0;  1 drivers
v000001cb55619040_0 .net "Din", 0 0, L_000001cb5574b1c0;  1 drivers
v000001cb5561a300_0 .net "Dout", 0 0, L_000001cb5564e120;  1 drivers
v000001cb5561a4e0_0 .net "Ri", 0 0, L_000001cb5574b080;  1 drivers
v000001cb556194a0_0 .net "Si", 0 0, L_000001cb5574a540;  1 drivers
v000001cb55619860_0 .net *"_ivl_0", 0 0, L_000001cb5564ec10;  1 drivers
v000001cb55618460_0 .net *"_ivl_10", 0 0, L_000001cb5564d940;  1 drivers
v000001cb5561a620_0 .net *"_ivl_14", 0 0, L_000001cb5564ecf0;  1 drivers
v000001cb55618fa0_0 .net *"_ivl_2", 0 0, L_000001cb5564f2a0;  1 drivers
v000001cb55618500_0 .net *"_ivl_4", 0 0, L_000001cb5564eb30;  1 drivers
v000001cb5561a6c0_0 .net *"_ivl_6", 0 0, L_000001cb5564d8d0;  1 drivers
v000001cb55618b40_0 .net *"_ivl_8", 0 0, L_000001cb5564e040;  1 drivers
S_000001cb552ada70 .scope generate, "genblk1[1]" "genblk1[1]" 5 168, 5 168 0, S_000001cb552ae320;
 .timescale -9 -12;
P_000001cb555f06e0 .param/l "i" 0 5 168, +C4<01>;
S_000001cb556c11f0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001cb552ada70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb5564ee40 .functor NOT 1, L_000001cb5574b260, C4<0>, C4<0>, C4<0>;
L_000001cb5564ef90 .functor AND 1, L_000001cb5564ee40, L_000001cb5574b300, C4<1>, C4<1>;
L_000001cb5564d9b0 .functor NOT 1, L_000001cb5574b260, C4<0>, C4<0>, C4<0>;
L_000001cb5564e350 .functor AND 1, L_000001cb5564d9b0, L_000001cb5574b3a0, C4<1>, C4<1>;
L_000001cb5564db00 .functor OR 1, L_000001cb5564ef90, L_000001cb5564e350, C4<0>, C4<0>;
L_000001cb5564db70 .functor AND 1, L_000001cb5574b300, L_000001cb5574b3a0, C4<1>, C4<1>;
L_000001cb5564ef20 .functor OR 1, L_000001cb5564db00, L_000001cb5564db70, C4<0>, C4<0>;
L_000001cb5564e5f0 .functor XOR 1, L_000001cb5574b260, L_000001cb5574b300, C4<0>, C4<0>;
L_000001cb5564dcc0 .functor XOR 1, L_000001cb5564e5f0, L_000001cb5574b3a0, C4<0>, C4<0>;
v000001cb556181e0_0 .net "Debe", 0 0, L_000001cb5564ef20;  1 drivers
v000001cb556190e0_0 .net "Din", 0 0, L_000001cb5574b3a0;  1 drivers
v000001cb55618c80_0 .net "Dout", 0 0, L_000001cb5564dcc0;  1 drivers
v000001cb55619900_0 .net "Ri", 0 0, L_000001cb5574b300;  1 drivers
v000001cb55618f00_0 .net "Si", 0 0, L_000001cb5574b260;  1 drivers
v000001cb55619540_0 .net *"_ivl_0", 0 0, L_000001cb5564ee40;  1 drivers
v000001cb55618320_0 .net *"_ivl_10", 0 0, L_000001cb5564db70;  1 drivers
v000001cb55618dc0_0 .net *"_ivl_14", 0 0, L_000001cb5564e5f0;  1 drivers
v000001cb556199a0_0 .net *"_ivl_2", 0 0, L_000001cb5564ef90;  1 drivers
v000001cb556195e0_0 .net *"_ivl_4", 0 0, L_000001cb5564d9b0;  1 drivers
v000001cb55619680_0 .net *"_ivl_6", 0 0, L_000001cb5564e350;  1 drivers
v000001cb55618e60_0 .net *"_ivl_8", 0 0, L_000001cb5564db00;  1 drivers
S_000001cb556c1380 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001cb552ada70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb5564e190 .functor NOT 1, L_000001cb5574b440, C4<0>, C4<0>, C4<0>;
L_000001cb5564e660 .functor AND 1, L_000001cb5564e190, L_000001cb5574b4e0, C4<1>, C4<1>;
L_000001cb5564e740 .functor NOT 1, L_000001cb5574b440, C4<0>, C4<0>, C4<0>;
L_000001cb5564e7b0 .functor AND 1, L_000001cb5564e740, L_000001cb5574b760, C4<1>, C4<1>;
L_000001cb5564e820 .functor OR 1, L_000001cb5564e660, L_000001cb5564e7b0, C4<0>, C4<0>;
L_000001cb5564e890 .functor AND 1, L_000001cb5574b4e0, L_000001cb5574b760, C4<1>, C4<1>;
L_000001cb555b9010 .functor OR 1, L_000001cb5564e820, L_000001cb5564e890, C4<0>, C4<0>;
L_000001cb557d3b20 .functor XOR 1, L_000001cb5574b440, L_000001cb5574b4e0, C4<0>, C4<0>;
L_000001cb557d3a40 .functor XOR 1, L_000001cb557d3b20, L_000001cb5574b760, C4<0>, C4<0>;
v000001cb55619720_0 .net "Debe", 0 0, L_000001cb555b9010;  1 drivers
v000001cb556197c0_0 .net "Din", 0 0, L_000001cb5574b760;  1 drivers
v000001cb55619a40_0 .net "Dout", 0 0, L_000001cb557d3a40;  1 drivers
v000001cb5561c600_0 .net "Ri", 0 0, L_000001cb5574b4e0;  1 drivers
v000001cb5561ba20_0 .net "Si", 0 0, L_000001cb5574b440;  1 drivers
v000001cb5561b660_0 .net *"_ivl_0", 0 0, L_000001cb5564e190;  1 drivers
v000001cb5561b160_0 .net *"_ivl_10", 0 0, L_000001cb5564e890;  1 drivers
v000001cb5561ada0_0 .net *"_ivl_14", 0 0, L_000001cb557d3b20;  1 drivers
v000001cb5561b340_0 .net *"_ivl_2", 0 0, L_000001cb5564e660;  1 drivers
v000001cb5561b7a0_0 .net *"_ivl_4", 0 0, L_000001cb5564e740;  1 drivers
v000001cb5561cb00_0 .net *"_ivl_6", 0 0, L_000001cb5564e7b0;  1 drivers
v000001cb5561c100_0 .net *"_ivl_8", 0 0, L_000001cb5564e820;  1 drivers
S_000001cb556c0bb0 .scope generate, "genblk1[2]" "genblk1[2]" 5 168, 5 168 0, S_000001cb552ae320;
 .timescale -9 -12;
P_000001cb555f0ea0 .param/l "i" 0 5 168, +C4<010>;
S_000001cb556c0700 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001cb556c0bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557d3b90 .functor NOT 1, L_000001cb5574b8a0, C4<0>, C4<0>, C4<0>;
L_000001cb557d4fb0 .functor AND 1, L_000001cb557d3b90, L_000001cb5574e5a0, C4<1>, C4<1>;
L_000001cb557d41b0 .functor NOT 1, L_000001cb5574b8a0, C4<0>, C4<0>, C4<0>;
L_000001cb557d39d0 .functor AND 1, L_000001cb557d41b0, L_000001cb5574d240, C4<1>, C4<1>;
L_000001cb557d4530 .functor OR 1, L_000001cb557d4fb0, L_000001cb557d39d0, C4<0>, C4<0>;
L_000001cb557d3f10 .functor AND 1, L_000001cb5574e5a0, L_000001cb5574d240, C4<1>, C4<1>;
L_000001cb557d38f0 .functor OR 1, L_000001cb557d4530, L_000001cb557d3f10, C4<0>, C4<0>;
L_000001cb557d3c00 .functor XOR 1, L_000001cb5574b8a0, L_000001cb5574e5a0, C4<0>, C4<0>;
L_000001cb557d4a00 .functor XOR 1, L_000001cb557d3c00, L_000001cb5574d240, C4<0>, C4<0>;
v000001cb5561b700_0 .net "Debe", 0 0, L_000001cb557d38f0;  1 drivers
v000001cb5561d000_0 .net "Din", 0 0, L_000001cb5574d240;  1 drivers
v000001cb5561aee0_0 .net "Dout", 0 0, L_000001cb557d4a00;  1 drivers
v000001cb5561cc40_0 .net "Ri", 0 0, L_000001cb5574e5a0;  1 drivers
v000001cb5561cce0_0 .net "Si", 0 0, L_000001cb5574b8a0;  1 drivers
v000001cb5561bfc0_0 .net *"_ivl_0", 0 0, L_000001cb557d3b90;  1 drivers
v000001cb5561bac0_0 .net *"_ivl_10", 0 0, L_000001cb557d3f10;  1 drivers
v000001cb5561c380_0 .net *"_ivl_14", 0 0, L_000001cb557d3c00;  1 drivers
v000001cb5561abc0_0 .net *"_ivl_2", 0 0, L_000001cb557d4fb0;  1 drivers
v000001cb5561b840_0 .net *"_ivl_4", 0 0, L_000001cb557d41b0;  1 drivers
v000001cb5561cec0_0 .net *"_ivl_6", 0 0, L_000001cb557d39d0;  1 drivers
v000001cb5561c560_0 .net *"_ivl_8", 0 0, L_000001cb557d4530;  1 drivers
S_000001cb556c0ed0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001cb556c0bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557d5170 .functor NOT 1, L_000001cb5574e140, C4<0>, C4<0>, C4<0>;
L_000001cb557d3960 .functor AND 1, L_000001cb557d5170, L_000001cb5574e640, C4<1>, C4<1>;
L_000001cb557d4e60 .functor NOT 1, L_000001cb5574e140, C4<0>, C4<0>, C4<0>;
L_000001cb557d51e0 .functor AND 1, L_000001cb557d4e60, L_000001cb5574efa0, C4<1>, C4<1>;
L_000001cb557d3ab0 .functor OR 1, L_000001cb557d3960, L_000001cb557d51e0, C4<0>, C4<0>;
L_000001cb557d4ed0 .functor AND 1, L_000001cb5574e640, L_000001cb5574efa0, C4<1>, C4<1>;
L_000001cb557d43e0 .functor OR 1, L_000001cb557d3ab0, L_000001cb557d4ed0, C4<0>, C4<0>;
L_000001cb557d4d10 .functor XOR 1, L_000001cb5574e140, L_000001cb5574e640, C4<0>, C4<0>;
L_000001cb557d4680 .functor XOR 1, L_000001cb557d4d10, L_000001cb5574efa0, C4<0>, C4<0>;
v000001cb5561c420_0 .net "Debe", 0 0, L_000001cb557d43e0;  1 drivers
v000001cb5561cf60_0 .net "Din", 0 0, L_000001cb5574efa0;  1 drivers
v000001cb5561c6a0_0 .net "Dout", 0 0, L_000001cb557d4680;  1 drivers
v000001cb5561a8a0_0 .net "Ri", 0 0, L_000001cb5574e640;  1 drivers
v000001cb5561ce20_0 .net "Si", 0 0, L_000001cb5574e140;  1 drivers
v000001cb5561b3e0_0 .net *"_ivl_0", 0 0, L_000001cb557d5170;  1 drivers
v000001cb5561b200_0 .net *"_ivl_10", 0 0, L_000001cb557d4ed0;  1 drivers
v000001cb5561a940_0 .net *"_ivl_14", 0 0, L_000001cb557d4d10;  1 drivers
v000001cb5561c4c0_0 .net *"_ivl_2", 0 0, L_000001cb557d3960;  1 drivers
v000001cb5561b020_0 .net *"_ivl_4", 0 0, L_000001cb557d4e60;  1 drivers
v000001cb5561a9e0_0 .net *"_ivl_6", 0 0, L_000001cb557d51e0;  1 drivers
v000001cb5561c060_0 .net *"_ivl_8", 0 0, L_000001cb557d3ab0;  1 drivers
S_000001cb556c0570 .scope generate, "genblk1[3]" "genblk1[3]" 5 168, 5 168 0, S_000001cb552ae320;
 .timescale -9 -12;
P_000001cb555f0ae0 .param/l "i" 0 5 168, +C4<011>;
S_000001cb556c0a20 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001cb556c0570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557d4d80 .functor NOT 1, L_000001cb5574ce80, C4<0>, C4<0>, C4<0>;
L_000001cb557d5100 .functor AND 1, L_000001cb557d4d80, L_000001cb5574e6e0, C4<1>, C4<1>;
L_000001cb557d4060 .functor NOT 1, L_000001cb5574ce80, C4<0>, C4<0>, C4<0>;
L_000001cb557d3f80 .functor AND 1, L_000001cb557d4060, L_000001cb5574d2e0, C4<1>, C4<1>;
L_000001cb557d4450 .functor OR 1, L_000001cb557d5100, L_000001cb557d3f80, C4<0>, C4<0>;
L_000001cb557d5250 .functor AND 1, L_000001cb5574e6e0, L_000001cb5574d2e0, C4<1>, C4<1>;
L_000001cb557d44c0 .functor OR 1, L_000001cb557d4450, L_000001cb557d5250, C4<0>, C4<0>;
L_000001cb557d4990 .functor XOR 1, L_000001cb5574ce80, L_000001cb5574e6e0, C4<0>, C4<0>;
L_000001cb557d52c0 .functor XOR 1, L_000001cb557d4990, L_000001cb5574d2e0, C4<0>, C4<0>;
v000001cb5561c740_0 .net "Debe", 0 0, L_000001cb557d44c0;  1 drivers
v000001cb5561c7e0_0 .net "Din", 0 0, L_000001cb5574d2e0;  1 drivers
v000001cb5561c1a0_0 .net "Dout", 0 0, L_000001cb557d52c0;  1 drivers
v000001cb5561c240_0 .net "Ri", 0 0, L_000001cb5574e6e0;  1 drivers
v000001cb5561c880_0 .net "Si", 0 0, L_000001cb5574ce80;  1 drivers
v000001cb5561aa80_0 .net *"_ivl_0", 0 0, L_000001cb557d4d80;  1 drivers
v000001cb5561c920_0 .net *"_ivl_10", 0 0, L_000001cb557d5250;  1 drivers
v000001cb5561ab20_0 .net *"_ivl_14", 0 0, L_000001cb557d4990;  1 drivers
v000001cb5561bb60_0 .net *"_ivl_2", 0 0, L_000001cb557d5100;  1 drivers
v000001cb5561bde0_0 .net *"_ivl_4", 0 0, L_000001cb557d4060;  1 drivers
v000001cb5561cba0_0 .net *"_ivl_6", 0 0, L_000001cb557d3f80;  1 drivers
v000001cb5561bc00_0 .net *"_ivl_8", 0 0, L_000001cb557d4450;  1 drivers
S_000001cb556c0d40 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001cb556c0570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557d3c70 .functor NOT 1, L_000001cb5574cca0, C4<0>, C4<0>, C4<0>;
L_000001cb557d45a0 .functor AND 1, L_000001cb557d3c70, L_000001cb5574cc00, C4<1>, C4<1>;
L_000001cb557d4a70 .functor NOT 1, L_000001cb5574cca0, C4<0>, C4<0>, C4<0>;
L_000001cb557d4df0 .functor AND 1, L_000001cb557d4a70, L_000001cb5574e460, C4<1>, C4<1>;
L_000001cb557d47d0 .functor OR 1, L_000001cb557d45a0, L_000001cb557d4df0, C4<0>, C4<0>;
L_000001cb557d4b50 .functor AND 1, L_000001cb5574cc00, L_000001cb5574e460, C4<1>, C4<1>;
L_000001cb557d48b0 .functor OR 1, L_000001cb557d47d0, L_000001cb557d4b50, C4<0>, C4<0>;
L_000001cb557d3ce0 .functor XOR 1, L_000001cb5574cca0, L_000001cb5574cc00, C4<0>, C4<0>;
L_000001cb557d3d50 .functor XOR 1, L_000001cb557d3ce0, L_000001cb5574e460, C4<0>, C4<0>;
v000001cb5561b8e0_0 .net "Debe", 0 0, L_000001cb557d48b0;  1 drivers
v000001cb5561ac60_0 .net "Din", 0 0, L_000001cb5574e460;  1 drivers
v000001cb5561af80_0 .net "Dout", 0 0, L_000001cb557d3d50;  1 drivers
v000001cb5561b5c0_0 .net "Ri", 0 0, L_000001cb5574cc00;  1 drivers
v000001cb5561c9c0_0 .net "Si", 0 0, L_000001cb5574cca0;  1 drivers
v000001cb5561cd80_0 .net *"_ivl_0", 0 0, L_000001cb557d3c70;  1 drivers
v000001cb5561ca60_0 .net *"_ivl_10", 0 0, L_000001cb557d4b50;  1 drivers
v000001cb5561b980_0 .net *"_ivl_14", 0 0, L_000001cb557d3ce0;  1 drivers
v000001cb5561ad00_0 .net *"_ivl_2", 0 0, L_000001cb557d45a0;  1 drivers
v000001cb5561ae40_0 .net *"_ivl_4", 0 0, L_000001cb557d4a70;  1 drivers
v000001cb5561b0c0_0 .net *"_ivl_6", 0 0, L_000001cb557d4df0;  1 drivers
v000001cb5561b2a0_0 .net *"_ivl_8", 0 0, L_000001cb557d47d0;  1 drivers
S_000001cb556c1060 .scope generate, "genblk1[4]" "genblk1[4]" 5 168, 5 168 0, S_000001cb552ae320;
 .timescale -9 -12;
P_000001cb555f04e0 .param/l "i" 0 5 168, +C4<0100>;
S_000001cb556c0890 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001cb556c1060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557d4370 .functor NOT 1, L_000001cb5574d9c0, C4<0>, C4<0>, C4<0>;
L_000001cb557d4ae0 .functor AND 1, L_000001cb557d4370, L_000001cb5574cf20, C4<1>, C4<1>;
L_000001cb557d4840 .functor NOT 1, L_000001cb5574d9c0, C4<0>, C4<0>, C4<0>;
L_000001cb557d3e30 .functor AND 1, L_000001cb557d4840, L_000001cb5574e000, C4<1>, C4<1>;
L_000001cb557d5330 .functor OR 1, L_000001cb557d4ae0, L_000001cb557d3e30, C4<0>, C4<0>;
L_000001cb557d4290 .functor AND 1, L_000001cb5574cf20, L_000001cb5574e000, C4<1>, C4<1>;
L_000001cb557d4bc0 .functor OR 1, L_000001cb557d5330, L_000001cb557d4290, C4<0>, C4<0>;
L_000001cb557d5020 .functor XOR 1, L_000001cb5574d9c0, L_000001cb5574cf20, C4<0>, C4<0>;
L_000001cb557d53a0 .functor XOR 1, L_000001cb557d5020, L_000001cb5574e000, C4<0>, C4<0>;
v000001cb5561bca0_0 .net "Debe", 0 0, L_000001cb557d4bc0;  1 drivers
v000001cb5561b480_0 .net "Din", 0 0, L_000001cb5574e000;  1 drivers
v000001cb5561b520_0 .net "Dout", 0 0, L_000001cb557d53a0;  1 drivers
v000001cb5561bd40_0 .net "Ri", 0 0, L_000001cb5574cf20;  1 drivers
v000001cb5561be80_0 .net "Si", 0 0, L_000001cb5574d9c0;  1 drivers
v000001cb5561bf20_0 .net *"_ivl_0", 0 0, L_000001cb557d4370;  1 drivers
v000001cb5561c2e0_0 .net *"_ivl_10", 0 0, L_000001cb557d4290;  1 drivers
v000001cb5561dd20_0 .net *"_ivl_14", 0 0, L_000001cb557d5020;  1 drivers
v000001cb5561d500_0 .net *"_ivl_2", 0 0, L_000001cb557d4ae0;  1 drivers
v000001cb5561d960_0 .net *"_ivl_4", 0 0, L_000001cb557d4840;  1 drivers
v000001cb5561db40_0 .net *"_ivl_6", 0 0, L_000001cb557d3e30;  1 drivers
v000001cb5561d320_0 .net *"_ivl_8", 0 0, L_000001cb557d5330;  1 drivers
S_000001cb556c29d0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001cb556c1060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557d4f40 .functor NOT 1, L_000001cb5574e500, C4<0>, C4<0>, C4<0>;
L_000001cb557d5090 .functor AND 1, L_000001cb557d4f40, L_000001cb5574e780, C4<1>, C4<1>;
L_000001cb557d3dc0 .functor NOT 1, L_000001cb5574e500, C4<0>, C4<0>, C4<0>;
L_000001cb557d4220 .functor AND 1, L_000001cb557d3dc0, L_000001cb5574e8c0, C4<1>, C4<1>;
L_000001cb557d5410 .functor OR 1, L_000001cb557d5090, L_000001cb557d4220, C4<0>, C4<0>;
L_000001cb557d3ea0 .functor AND 1, L_000001cb5574e780, L_000001cb5574e8c0, C4<1>, C4<1>;
L_000001cb557d5480 .functor OR 1, L_000001cb557d5410, L_000001cb557d3ea0, C4<0>, C4<0>;
L_000001cb557d4610 .functor XOR 1, L_000001cb5574e500, L_000001cb5574e780, C4<0>, C4<0>;
L_000001cb557d3ff0 .functor XOR 1, L_000001cb557d4610, L_000001cb5574e8c0, C4<0>, C4<0>;
v000001cb5561d640_0 .net "Debe", 0 0, L_000001cb557d5480;  1 drivers
v000001cb5561ddc0_0 .net "Din", 0 0, L_000001cb5574e8c0;  1 drivers
v000001cb5561d1e0_0 .net "Dout", 0 0, L_000001cb557d3ff0;  1 drivers
v000001cb5561d3c0_0 .net "Ri", 0 0, L_000001cb5574e780;  1 drivers
v000001cb5561dc80_0 .net "Si", 0 0, L_000001cb5574e500;  1 drivers
v000001cb5561d820_0 .net *"_ivl_0", 0 0, L_000001cb557d4f40;  1 drivers
v000001cb5561d5a0_0 .net *"_ivl_10", 0 0, L_000001cb557d3ea0;  1 drivers
v000001cb5561d8c0_0 .net *"_ivl_14", 0 0, L_000001cb557d4610;  1 drivers
v000001cb5561d6e0_0 .net *"_ivl_2", 0 0, L_000001cb557d5090;  1 drivers
v000001cb5561de60_0 .net *"_ivl_4", 0 0, L_000001cb557d3dc0;  1 drivers
v000001cb5561df00_0 .net *"_ivl_6", 0 0, L_000001cb557d4220;  1 drivers
v000001cb5561d140_0 .net *"_ivl_8", 0 0, L_000001cb557d5410;  1 drivers
S_000001cb556c2cf0 .scope generate, "genblk1[5]" "genblk1[5]" 5 168, 5 168 0, S_000001cb552ae320;
 .timescale -9 -12;
P_000001cb555f05e0 .param/l "i" 0 5 168, +C4<0101>;
S_000001cb556c2390 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001cb556c2cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557d4c30 .functor NOT 1, L_000001cb5574e960, C4<0>, C4<0>, C4<0>;
L_000001cb557d4ca0 .functor AND 1, L_000001cb557d4c30, L_000001cb5574e0a0, C4<1>, C4<1>;
L_000001cb557d40d0 .functor NOT 1, L_000001cb5574e960, C4<0>, C4<0>, C4<0>;
L_000001cb557d4140 .functor AND 1, L_000001cb557d40d0, L_000001cb5574e820, C4<1>, C4<1>;
L_000001cb557d4300 .functor OR 1, L_000001cb557d4ca0, L_000001cb557d4140, C4<0>, C4<0>;
L_000001cb557d46f0 .functor AND 1, L_000001cb5574e0a0, L_000001cb5574e820, C4<1>, C4<1>;
L_000001cb557d4760 .functor OR 1, L_000001cb557d4300, L_000001cb557d46f0, C4<0>, C4<0>;
L_000001cb557d4920 .functor XOR 1, L_000001cb5574e960, L_000001cb5574e0a0, C4<0>, C4<0>;
L_000001cb557d5560 .functor XOR 1, L_000001cb557d4920, L_000001cb5574e820, C4<0>, C4<0>;
v000001cb5561d780_0 .net "Debe", 0 0, L_000001cb557d4760;  1 drivers
v000001cb5561da00_0 .net "Din", 0 0, L_000001cb5574e820;  1 drivers
v000001cb5561daa0_0 .net "Dout", 0 0, L_000001cb557d5560;  1 drivers
v000001cb5561dbe0_0 .net "Ri", 0 0, L_000001cb5574e0a0;  1 drivers
v000001cb5561d460_0 .net "Si", 0 0, L_000001cb5574e960;  1 drivers
v000001cb5561d0a0_0 .net *"_ivl_0", 0 0, L_000001cb557d4c30;  1 drivers
v000001cb5561d280_0 .net *"_ivl_10", 0 0, L_000001cb557d46f0;  1 drivers
v000001cb5537a440_0 .net *"_ivl_14", 0 0, L_000001cb557d4920;  1 drivers
v000001cb5537b8e0_0 .net *"_ivl_2", 0 0, L_000001cb557d4ca0;  1 drivers
v000001cb5537ba20_0 .net *"_ivl_4", 0 0, L_000001cb557d40d0;  1 drivers
v000001cb5537bc00_0 .net *"_ivl_6", 0 0, L_000001cb557d4140;  1 drivers
v000001cb5537a580_0 .net *"_ivl_8", 0 0, L_000001cb557d4300;  1 drivers
S_000001cb556c1ee0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001cb556c2cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557d6e50 .functor NOT 1, L_000001cb5574f040, C4<0>, C4<0>, C4<0>;
L_000001cb557d58e0 .functor AND 1, L_000001cb557d6e50, L_000001cb5574d4c0, C4<1>, C4<1>;
L_000001cb557d5b80 .functor NOT 1, L_000001cb5574f040, C4<0>, C4<0>, C4<0>;
L_000001cb557d5790 .functor AND 1, L_000001cb557d5b80, L_000001cb5574d560, C4<1>, C4<1>;
L_000001cb557d69f0 .functor OR 1, L_000001cb557d58e0, L_000001cb557d5790, C4<0>, C4<0>;
L_000001cb557d6fa0 .functor AND 1, L_000001cb5574d4c0, L_000001cb5574d560, C4<1>, C4<1>;
L_000001cb557d5d40 .functor OR 1, L_000001cb557d69f0, L_000001cb557d6fa0, C4<0>, C4<0>;
L_000001cb557d5800 .functor XOR 1, L_000001cb5574f040, L_000001cb5574d4c0, C4<0>, C4<0>;
L_000001cb557d6600 .functor XOR 1, L_000001cb557d5800, L_000001cb5574d560, C4<0>, C4<0>;
v000001cb5537a620_0 .net "Debe", 0 0, L_000001cb557d5d40;  1 drivers
v000001cb5545cec0_0 .net "Din", 0 0, L_000001cb5574d560;  1 drivers
v000001cb5545d960_0 .net "Dout", 0 0, L_000001cb557d6600;  1 drivers
v000001cb5545e040_0 .net "Ri", 0 0, L_000001cb5574d4c0;  1 drivers
v000001cb5545e0e0_0 .net "Si", 0 0, L_000001cb5574f040;  1 drivers
v000001cb5545ca60_0 .net *"_ivl_0", 0 0, L_000001cb557d6e50;  1 drivers
v000001cb5545cb00_0 .net *"_ivl_10", 0 0, L_000001cb557d6fa0;  1 drivers
v000001cb556c8b60_0 .net *"_ivl_14", 0 0, L_000001cb557d5800;  1 drivers
v000001cb556ca320_0 .net *"_ivl_2", 0 0, L_000001cb557d58e0;  1 drivers
v000001cb556c87a0_0 .net *"_ivl_4", 0 0, L_000001cb557d5b80;  1 drivers
v000001cb556ca6e0_0 .net *"_ivl_6", 0 0, L_000001cb557d5790;  1 drivers
v000001cb556c9240_0 .net *"_ivl_8", 0 0, L_000001cb557d69f0;  1 drivers
S_000001cb556c1bc0 .scope generate, "genblk1[6]" "genblk1[6]" 5 168, 5 168 0, S_000001cb552ae320;
 .timescale -9 -12;
P_000001cb555f0b60 .param/l "i" 0 5 168, +C4<0110>;
S_000001cb556c3010 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001cb556c1bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557d5a30 .functor NOT 1, L_000001cb5574ee60, C4<0>, C4<0>, C4<0>;
L_000001cb557d6440 .functor AND 1, L_000001cb557d5a30, L_000001cb5574ea00, C4<1>, C4<1>;
L_000001cb557d6d70 .functor NOT 1, L_000001cb5574ee60, C4<0>, C4<0>, C4<0>;
L_000001cb557d6980 .functor AND 1, L_000001cb557d6d70, L_000001cb5574eaa0, C4<1>, C4<1>;
L_000001cb557d5aa0 .functor OR 1, L_000001cb557d6440, L_000001cb557d6980, C4<0>, C4<0>;
L_000001cb557d6d00 .functor AND 1, L_000001cb5574ea00, L_000001cb5574eaa0, C4<1>, C4<1>;
L_000001cb557d6590 .functor OR 1, L_000001cb557d5aa0, L_000001cb557d6d00, C4<0>, C4<0>;
L_000001cb557d5db0 .functor XOR 1, L_000001cb5574ee60, L_000001cb5574ea00, C4<0>, C4<0>;
L_000001cb557d6bb0 .functor XOR 1, L_000001cb557d5db0, L_000001cb5574eaa0, C4<0>, C4<0>;
v000001cb556ca0a0_0 .net "Debe", 0 0, L_000001cb557d6590;  1 drivers
v000001cb556c8c00_0 .net "Din", 0 0, L_000001cb5574eaa0;  1 drivers
v000001cb556ca3c0_0 .net "Dout", 0 0, L_000001cb557d6bb0;  1 drivers
v000001cb556c91a0_0 .net "Ri", 0 0, L_000001cb5574ea00;  1 drivers
v000001cb556c8ca0_0 .net "Si", 0 0, L_000001cb5574ee60;  1 drivers
v000001cb556ca780_0 .net *"_ivl_0", 0 0, L_000001cb557d5a30;  1 drivers
v000001cb556ca460_0 .net *"_ivl_10", 0 0, L_000001cb557d6d00;  1 drivers
v000001cb556ca500_0 .net *"_ivl_14", 0 0, L_000001cb557d5db0;  1 drivers
v000001cb556c9d80_0 .net *"_ivl_2", 0 0, L_000001cb557d6440;  1 drivers
v000001cb556ca5a0_0 .net *"_ivl_4", 0 0, L_000001cb557d6d70;  1 drivers
v000001cb556c9420_0 .net *"_ivl_6", 0 0, L_000001cb557d6980;  1 drivers
v000001cb556c9600_0 .net *"_ivl_8", 0 0, L_000001cb557d5aa0;  1 drivers
S_000001cb556c1d50 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001cb556c1bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557d5e20 .functor NOT 1, L_000001cb5574d6a0, C4<0>, C4<0>, C4<0>;
L_000001cb557d7010 .functor AND 1, L_000001cb557d5e20, L_000001cb5574e1e0, C4<1>, C4<1>;
L_000001cb557d6520 .functor NOT 1, L_000001cb5574d6a0, C4<0>, C4<0>, C4<0>;
L_000001cb557d5e90 .functor AND 1, L_000001cb557d6520, L_000001cb5574c980, C4<1>, C4<1>;
L_000001cb557d7080 .functor OR 1, L_000001cb557d7010, L_000001cb557d5e90, C4<0>, C4<0>;
L_000001cb557d5950 .functor AND 1, L_000001cb5574e1e0, L_000001cb5574c980, C4<1>, C4<1>;
L_000001cb557d6280 .functor OR 1, L_000001cb557d7080, L_000001cb557d5950, C4<0>, C4<0>;
L_000001cb557d67c0 .functor XOR 1, L_000001cb5574d6a0, L_000001cb5574e1e0, C4<0>, C4<0>;
L_000001cb557d6830 .functor XOR 1, L_000001cb557d67c0, L_000001cb5574c980, C4<0>, C4<0>;
v000001cb556c8a20_0 .net "Debe", 0 0, L_000001cb557d6280;  1 drivers
v000001cb556c9380_0 .net "Din", 0 0, L_000001cb5574c980;  1 drivers
v000001cb556c96a0_0 .net "Dout", 0 0, L_000001cb557d6830;  1 drivers
v000001cb556ca640_0 .net "Ri", 0 0, L_000001cb5574e1e0;  1 drivers
v000001cb556c8d40_0 .net "Si", 0 0, L_000001cb5574d6a0;  1 drivers
v000001cb556cad20_0 .net *"_ivl_0", 0 0, L_000001cb557d5e20;  1 drivers
v000001cb556c92e0_0 .net *"_ivl_10", 0 0, L_000001cb557d5950;  1 drivers
v000001cb556c94c0_0 .net *"_ivl_14", 0 0, L_000001cb557d67c0;  1 drivers
v000001cb556c8de0_0 .net *"_ivl_2", 0 0, L_000001cb557d7010;  1 drivers
v000001cb556ca8c0_0 .net *"_ivl_4", 0 0, L_000001cb557d6520;  1 drivers
v000001cb556c9740_0 .net *"_ivl_6", 0 0, L_000001cb557d5e90;  1 drivers
v000001cb556c9560_0 .net *"_ivl_8", 0 0, L_000001cb557d7080;  1 drivers
S_000001cb556c2070 .scope generate, "genblk1[7]" "genblk1[7]" 5 168, 5 168 0, S_000001cb552ae320;
 .timescale -9 -12;
P_000001cb555f0ee0 .param/l "i" 0 5 168, +C4<0111>;
S_000001cb556c2520 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001cb556c2070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557d6de0 .functor NOT 1, L_000001cb5574ef00, C4<0>, C4<0>, C4<0>;
L_000001cb557d5b10 .functor AND 1, L_000001cb557d6de0, L_000001cb5574cac0, C4<1>, C4<1>;
L_000001cb557d5bf0 .functor NOT 1, L_000001cb5574ef00, C4<0>, C4<0>, C4<0>;
L_000001cb557d5c60 .functor AND 1, L_000001cb557d5bf0, L_000001cb5574c8e0, C4<1>, C4<1>;
L_000001cb557d6c20 .functor OR 1, L_000001cb557d5b10, L_000001cb557d5c60, C4<0>, C4<0>;
L_000001cb557d55d0 .functor AND 1, L_000001cb5574cac0, L_000001cb5574c8e0, C4<1>, C4<1>;
L_000001cb557d5f00 .functor OR 1, L_000001cb557d6c20, L_000001cb557d55d0, C4<0>, C4<0>;
L_000001cb557d54f0 .functor XOR 1, L_000001cb5574ef00, L_000001cb5574cac0, C4<0>, C4<0>;
L_000001cb557d59c0 .functor XOR 1, L_000001cb557d54f0, L_000001cb5574c8e0, C4<0>, C4<0>;
v000001cb556c9e20_0 .net "Debe", 0 0, L_000001cb557d5f00;  1 drivers
v000001cb556c8840_0 .net "Din", 0 0, L_000001cb5574c8e0;  1 drivers
v000001cb556c97e0_0 .net "Dout", 0 0, L_000001cb557d59c0;  1 drivers
v000001cb556ca820_0 .net "Ri", 0 0, L_000001cb5574cac0;  1 drivers
v000001cb556ca960_0 .net "Si", 0 0, L_000001cb5574ef00;  1 drivers
v000001cb556c9880_0 .net *"_ivl_0", 0 0, L_000001cb557d6de0;  1 drivers
v000001cb556c9920_0 .net *"_ivl_10", 0 0, L_000001cb557d55d0;  1 drivers
v000001cb556c8ac0_0 .net *"_ivl_14", 0 0, L_000001cb557d54f0;  1 drivers
v000001cb556caa00_0 .net *"_ivl_2", 0 0, L_000001cb557d5b10;  1 drivers
v000001cb556caaa0_0 .net *"_ivl_4", 0 0, L_000001cb557d5bf0;  1 drivers
v000001cb556cab40_0 .net *"_ivl_6", 0 0, L_000001cb557d5c60;  1 drivers
v000001cb556c88e0_0 .net *"_ivl_8", 0 0, L_000001cb557d6c20;  1 drivers
S_000001cb556c18a0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001cb556c2070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557d5cd0 .functor NOT 1, L_000001cb5574ebe0, C4<0>, C4<0>, C4<0>;
L_000001cb557d6a60 .functor AND 1, L_000001cb557d5cd0, L_000001cb5574dd80, C4<1>, C4<1>;
L_000001cb557d5640 .functor NOT 1, L_000001cb5574ebe0, C4<0>, C4<0>, C4<0>;
L_000001cb557d66e0 .functor AND 1, L_000001cb557d5640, L_000001cb5574eb40, C4<1>, C4<1>;
L_000001cb557d68a0 .functor OR 1, L_000001cb557d6a60, L_000001cb557d66e0, C4<0>, C4<0>;
L_000001cb557d5870 .functor AND 1, L_000001cb5574dd80, L_000001cb5574eb40, C4<1>, C4<1>;
L_000001cb557d6ad0 .functor OR 1, L_000001cb557d68a0, L_000001cb557d5870, C4<0>, C4<0>;
L_000001cb557d63d0 .functor XOR 1, L_000001cb5574ebe0, L_000001cb5574dd80, C4<0>, C4<0>;
L_000001cb557d5f70 .functor XOR 1, L_000001cb557d63d0, L_000001cb5574eb40, C4<0>, C4<0>;
v000001cb556c8980_0 .net "Debe", 0 0, L_000001cb557d6ad0;  1 drivers
v000001cb556cabe0_0 .net "Din", 0 0, L_000001cb5574eb40;  1 drivers
v000001cb556ca000_0 .net "Dout", 0 0, L_000001cb557d5f70;  1 drivers
v000001cb556ca140_0 .net "Ri", 0 0, L_000001cb5574dd80;  1 drivers
v000001cb556cac80_0 .net "Si", 0 0, L_000001cb5574ebe0;  1 drivers
v000001cb556ca1e0_0 .net *"_ivl_0", 0 0, L_000001cb557d5cd0;  1 drivers
v000001cb556ca280_0 .net *"_ivl_10", 0 0, L_000001cb557d5870;  1 drivers
v000001cb556c85c0_0 .net *"_ivl_14", 0 0, L_000001cb557d63d0;  1 drivers
v000001cb556c99c0_0 .net *"_ivl_2", 0 0, L_000001cb557d6a60;  1 drivers
v000001cb556c8660_0 .net *"_ivl_4", 0 0, L_000001cb557d5640;  1 drivers
v000001cb556c9a60_0 .net *"_ivl_6", 0 0, L_000001cb557d66e0;  1 drivers
v000001cb556c8700_0 .net *"_ivl_8", 0 0, L_000001cb557d68a0;  1 drivers
S_000001cb556c2b60 .scope generate, "genblk1[8]" "genblk1[8]" 5 168, 5 168 0, S_000001cb552ae320;
 .timescale -9 -12;
P_000001cb555f0f60 .param/l "i" 0 5 168, +C4<01000>;
S_000001cb556c1710 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001cb556c2b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557d6b40 .functor NOT 1, L_000001cb5574d380, C4<0>, C4<0>, C4<0>;
L_000001cb557d5fe0 .functor AND 1, L_000001cb557d6b40, L_000001cb5574cd40, C4<1>, C4<1>;
L_000001cb557d6050 .functor NOT 1, L_000001cb5574d380, C4<0>, C4<0>, C4<0>;
L_000001cb557d60c0 .functor AND 1, L_000001cb557d6050, L_000001cb5574da60, C4<1>, C4<1>;
L_000001cb557d6c90 .functor OR 1, L_000001cb557d5fe0, L_000001cb557d60c0, C4<0>, C4<0>;
L_000001cb557d64b0 .functor AND 1, L_000001cb5574cd40, L_000001cb5574da60, C4<1>, C4<1>;
L_000001cb557d6750 .functor OR 1, L_000001cb557d6c90, L_000001cb557d64b0, C4<0>, C4<0>;
L_000001cb557d6670 .functor XOR 1, L_000001cb5574d380, L_000001cb5574cd40, C4<0>, C4<0>;
L_000001cb557d6ec0 .functor XOR 1, L_000001cb557d6670, L_000001cb5574da60, C4<0>, C4<0>;
v000001cb556c8e80_0 .net "Debe", 0 0, L_000001cb557d6750;  1 drivers
v000001cb556c8f20_0 .net "Din", 0 0, L_000001cb5574da60;  1 drivers
v000001cb556c9b00_0 .net "Dout", 0 0, L_000001cb557d6ec0;  1 drivers
v000001cb556c8fc0_0 .net "Ri", 0 0, L_000001cb5574cd40;  1 drivers
v000001cb556c9060_0 .net "Si", 0 0, L_000001cb5574d380;  1 drivers
v000001cb556c9100_0 .net *"_ivl_0", 0 0, L_000001cb557d6b40;  1 drivers
v000001cb556c9ba0_0 .net *"_ivl_10", 0 0, L_000001cb557d64b0;  1 drivers
v000001cb556c9ec0_0 .net *"_ivl_14", 0 0, L_000001cb557d6670;  1 drivers
v000001cb556c9c40_0 .net *"_ivl_2", 0 0, L_000001cb557d5fe0;  1 drivers
v000001cb556c9f60_0 .net *"_ivl_4", 0 0, L_000001cb557d6050;  1 drivers
v000001cb556c9ce0_0 .net *"_ivl_6", 0 0, L_000001cb557d60c0;  1 drivers
v000001cb556cb040_0 .net *"_ivl_8", 0 0, L_000001cb557d6c90;  1 drivers
S_000001cb556c2200 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001cb556c2b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557d6130 .functor NOT 1, L_000001cb5574cb60, C4<0>, C4<0>, C4<0>;
L_000001cb557d61a0 .functor AND 1, L_000001cb557d6130, L_000001cb5574ec80, C4<1>, C4<1>;
L_000001cb557d6f30 .functor NOT 1, L_000001cb5574cb60, C4<0>, C4<0>, C4<0>;
L_000001cb557d56b0 .functor AND 1, L_000001cb557d6f30, L_000001cb5574dba0, C4<1>, C4<1>;
L_000001cb557d6210 .functor OR 1, L_000001cb557d61a0, L_000001cb557d56b0, C4<0>, C4<0>;
L_000001cb557d6910 .functor AND 1, L_000001cb5574ec80, L_000001cb5574dba0, C4<1>, C4<1>;
L_000001cb557d5720 .functor OR 1, L_000001cb557d6210, L_000001cb557d6910, C4<0>, C4<0>;
L_000001cb557d62f0 .functor XOR 1, L_000001cb5574cb60, L_000001cb5574ec80, C4<0>, C4<0>;
L_000001cb557d6360 .functor XOR 1, L_000001cb557d62f0, L_000001cb5574dba0, C4<0>, C4<0>;
v000001cb556cbea0_0 .net "Debe", 0 0, L_000001cb557d5720;  1 drivers
v000001cb556cc080_0 .net "Din", 0 0, L_000001cb5574dba0;  1 drivers
v000001cb556cbe00_0 .net "Dout", 0 0, L_000001cb557d6360;  1 drivers
v000001cb556ccf80_0 .net "Ri", 0 0, L_000001cb5574ec80;  1 drivers
v000001cb556cc760_0 .net "Si", 0 0, L_000001cb5574cb60;  1 drivers
v000001cb556cc620_0 .net *"_ivl_0", 0 0, L_000001cb557d6130;  1 drivers
v000001cb556cce40_0 .net *"_ivl_10", 0 0, L_000001cb557d6910;  1 drivers
v000001cb556cc300_0 .net *"_ivl_14", 0 0, L_000001cb557d62f0;  1 drivers
v000001cb556cba40_0 .net *"_ivl_2", 0 0, L_000001cb557d61a0;  1 drivers
v000001cb556cb360_0 .net *"_ivl_4", 0 0, L_000001cb557d6f30;  1 drivers
v000001cb556cc3a0_0 .net *"_ivl_6", 0 0, L_000001cb557d56b0;  1 drivers
v000001cb556cd200_0 .net *"_ivl_8", 0 0, L_000001cb557d6210;  1 drivers
S_000001cb556c26b0 .scope generate, "genblk1[9]" "genblk1[9]" 5 168, 5 168 0, S_000001cb552ae320;
 .timescale -9 -12;
P_000001cb555f1120 .param/l "i" 0 5 168, +C4<01001>;
S_000001cb556c2e80 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001cb556c26b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557d7f60 .functor NOT 1, L_000001cb5574cde0, C4<0>, C4<0>, C4<0>;
L_000001cb557d79b0 .functor AND 1, L_000001cb557d7f60, L_000001cb5574cfc0, C4<1>, C4<1>;
L_000001cb557d7da0 .functor NOT 1, L_000001cb5574cde0, C4<0>, C4<0>, C4<0>;
L_000001cb557d7fd0 .functor AND 1, L_000001cb557d7da0, L_000001cb5574ed20, C4<1>, C4<1>;
L_000001cb557d7be0 .functor OR 1, L_000001cb557d79b0, L_000001cb557d7fd0, C4<0>, C4<0>;
L_000001cb557d70f0 .functor AND 1, L_000001cb5574cfc0, L_000001cb5574ed20, C4<1>, C4<1>;
L_000001cb557d7a20 .functor OR 1, L_000001cb557d7be0, L_000001cb557d70f0, C4<0>, C4<0>;
L_000001cb557d7b70 .functor XOR 1, L_000001cb5574cde0, L_000001cb5574cfc0, C4<0>, C4<0>;
L_000001cb557d7320 .functor XOR 1, L_000001cb557d7b70, L_000001cb5574ed20, C4<0>, C4<0>;
v000001cb556cc440_0 .net "Debe", 0 0, L_000001cb557d7a20;  1 drivers
v000001cb556cd480_0 .net "Din", 0 0, L_000001cb5574ed20;  1 drivers
v000001cb556cbcc0_0 .net "Dout", 0 0, L_000001cb557d7320;  1 drivers
v000001cb556cbb80_0 .net "Ri", 0 0, L_000001cb5574cfc0;  1 drivers
v000001cb556cbf40_0 .net "Si", 0 0, L_000001cb5574cde0;  1 drivers
v000001cb556ccda0_0 .net *"_ivl_0", 0 0, L_000001cb557d7f60;  1 drivers
v000001cb556cb860_0 .net *"_ivl_10", 0 0, L_000001cb557d70f0;  1 drivers
v000001cb556cb680_0 .net *"_ivl_14", 0 0, L_000001cb557d7b70;  1 drivers
v000001cb556cbc20_0 .net *"_ivl_2", 0 0, L_000001cb557d79b0;  1 drivers
v000001cb556cb4a0_0 .net *"_ivl_4", 0 0, L_000001cb557d7da0;  1 drivers
v000001cb556cbfe0_0 .net *"_ivl_6", 0 0, L_000001cb557d7fd0;  1 drivers
v000001cb556cb540_0 .net *"_ivl_8", 0 0, L_000001cb557d7be0;  1 drivers
S_000001cb556c2840 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001cb556c26b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557d7160 .functor NOT 1, L_000001cb5574edc0, C4<0>, C4<0>, C4<0>;
L_000001cb557d7cc0 .functor AND 1, L_000001cb557d7160, L_000001cb5574ca20, C4<1>, C4<1>;
L_000001cb557d71d0 .functor NOT 1, L_000001cb5574edc0, C4<0>, C4<0>, C4<0>;
L_000001cb557d7630 .functor AND 1, L_000001cb557d71d0, L_000001cb5574d060, C4<1>, C4<1>;
L_000001cb557d7c50 .functor OR 1, L_000001cb557d7cc0, L_000001cb557d7630, C4<0>, C4<0>;
L_000001cb557d76a0 .functor AND 1, L_000001cb5574ca20, L_000001cb5574d060, C4<1>, C4<1>;
L_000001cb557d7a90 .functor OR 1, L_000001cb557d7c50, L_000001cb557d76a0, C4<0>, C4<0>;
L_000001cb557d7470 .functor XOR 1, L_000001cb5574edc0, L_000001cb5574ca20, C4<0>, C4<0>;
L_000001cb557d7710 .functor XOR 1, L_000001cb557d7470, L_000001cb5574d060, C4<0>, C4<0>;
v000001cb556cb2c0_0 .net "Debe", 0 0, L_000001cb557d7a90;  1 drivers
v000001cb556cbd60_0 .net "Din", 0 0, L_000001cb5574d060;  1 drivers
v000001cb556cd3e0_0 .net "Dout", 0 0, L_000001cb557d7710;  1 drivers
v000001cb556cca80_0 .net "Ri", 0 0, L_000001cb5574ca20;  1 drivers
v000001cb556cc800_0 .net "Si", 0 0, L_000001cb5574edc0;  1 drivers
v000001cb556cc940_0 .net *"_ivl_0", 0 0, L_000001cb557d7160;  1 drivers
v000001cb556cc120_0 .net *"_ivl_10", 0 0, L_000001cb557d76a0;  1 drivers
v000001cb556cae60_0 .net *"_ivl_14", 0 0, L_000001cb557d7470;  1 drivers
v000001cb556cc9e0_0 .net *"_ivl_2", 0 0, L_000001cb557d7cc0;  1 drivers
v000001cb556cbae0_0 .net *"_ivl_4", 0 0, L_000001cb557d71d0;  1 drivers
v000001cb556cc1c0_0 .net *"_ivl_6", 0 0, L_000001cb557d7630;  1 drivers
v000001cb556cc8a0_0 .net *"_ivl_8", 0 0, L_000001cb557d7c50;  1 drivers
S_000001cb556c31a0 .scope module, "rounder" "RoundNearestEven" 5 207, 6 22 0, S_000001cb552ae320;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 5 "exp";
    .port_info 2 /OUTPUT 10 "ms_round";
    .port_info 3 /OUTPUT 5 "exp_round";
P_000001cb552b4d00 .param/l "BS" 0 6 22, +C4<00000000000000000000000000001111>;
P_000001cb552b4d38 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000100>;
P_000001cb552b4d70 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000001110>;
P_000001cb552b4da8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000001001>;
L_000001cb557d06a0 .functor NOT 1, L_000001cb5574fb80, C4<0>, C4<0>, C4<0>;
L_000001cb557d07f0 .functor OR 1, L_000001cb5574f9a0, L_000001cb55750580, C4<0>, C4<0>;
L_000001cb557d0a20 .functor AND 1, L_000001cb55750e40, L_000001cb557d07f0, C4<1>, C4<1>;
v000001cb556cc260_0 .net *"_ivl_11", 9 0, L_000001cb5574fcc0;  1 drivers
v000001cb556caf00_0 .net *"_ivl_12", 10 0, L_000001cb55750080;  1 drivers
L_000001cb55760e58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb556cb400_0 .net *"_ivl_15", 0 0, L_000001cb55760e58;  1 drivers
v000001cb556ccee0_0 .net *"_ivl_17", 0 0, L_000001cb55750580;  1 drivers
v000001cb556cb720_0 .net *"_ivl_19", 0 0, L_000001cb557d07f0;  1 drivers
v000001cb556ccb20_0 .net *"_ivl_21", 0 0, L_000001cb557d0a20;  1 drivers
L_000001cb55760ea0 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v000001cb556ccbc0_0 .net/2u *"_ivl_22", 10 0, L_000001cb55760ea0;  1 drivers
L_000001cb55760ee8 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001cb556ccc60_0 .net/2u *"_ivl_24", 10 0, L_000001cb55760ee8;  1 drivers
v000001cb556cd340_0 .net *"_ivl_26", 10 0, L_000001cb55750bc0;  1 drivers
v000001cb556cc4e0_0 .net *"_ivl_3", 3 0, L_000001cb5574f220;  1 drivers
v000001cb556cafa0_0 .net *"_ivl_33", 0 0, L_000001cb5574f720;  1 drivers
v000001cb556cd0c0_0 .net *"_ivl_34", 4 0, L_000001cb55750620;  1 drivers
L_000001cb55760f30 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001cb556cc580_0 .net *"_ivl_37", 3 0, L_000001cb55760f30;  1 drivers
v000001cb556cc6c0_0 .net *"_ivl_7", 0 0, L_000001cb5574fb80;  1 drivers
v000001cb556cb7c0_0 .net "boolean", 0 0, L_000001cb5574f9a0;  1 drivers
v000001cb556ccd00_0 .net "exp", 4 0, L_000001cb55750440;  alias, 1 drivers
v000001cb556cd020_0 .net "exp_round", 4 0, L_000001cb5574fc20;  alias, 1 drivers
v000001cb556cd160_0 .net "guard", 0 0, L_000001cb55750e40;  1 drivers
v000001cb556cb0e0_0 .net "is_even", 0 0, L_000001cb557d06a0;  1 drivers
v000001cb556cd2a0_0 .net "ms", 14 0, L_000001cb55751840;  alias, 1 drivers
v000001cb556cd520_0 .net "ms_round", 9 0, L_000001cb5574f5e0;  alias, 1 drivers
v000001cb556cadc0_0 .net "temp", 10 0, L_000001cb55751660;  1 drivers
L_000001cb55750e40 .part L_000001cb55751840, 4, 1;
L_000001cb5574f220 .part L_000001cb55751840, 0, 4;
L_000001cb5574f9a0 .reduce/or L_000001cb5574f220;
L_000001cb5574fb80 .part L_000001cb55751840, 5, 1;
L_000001cb5574fcc0 .part L_000001cb55751840, 5, 10;
L_000001cb55750080 .concat [ 10 1 0 0], L_000001cb5574fcc0, L_000001cb55760e58;
L_000001cb55750580 .reduce/nor L_000001cb557d06a0;
L_000001cb55750bc0 .functor MUXZ 11, L_000001cb55760ee8, L_000001cb55760ea0, L_000001cb557d0a20, C4<>;
L_000001cb55751660 .arith/sum 11, L_000001cb55750080, L_000001cb55750bc0;
L_000001cb5574f5e0 .part L_000001cb55751660, 0, 10;
L_000001cb5574f720 .part L_000001cb55751660, 10, 1;
L_000001cb55750620 .concat [ 1 4 0 0], L_000001cb5574f720, L_000001cb55760f30;
L_000001cb5574fc20 .arith/sum 5, L_000001cb55750440, L_000001cb55750620;
S_000001cb556c3330 .scope module, "sub_exp" "RestaExp_sum" 5 191, 5 19 0, S_000001cb552ae320;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
P_000001cb552a8020 .param/l "BS" 0 5 19, +C4<00000000000000000000000000001111>;
P_000001cb552a8058 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000100>;
P_000001cb552a8090 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000001001>;
v000001cb556cf000_0 .net "Debe", 5 0, L_000001cb557503a0;  1 drivers
v000001cb556ce100_0 .net "F", 4 0, L_000001cb5574f180;  alias, 1 drivers
v000001cb556ce7e0_0 .net "R", 4 0, L_000001cb5574db00;  alias, 1 drivers
v000001cb556ce920_0 .net "S", 4 0, L_000001cb557487e0;  alias, 1 drivers
L_000001cb55760d80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb556ceba0_0 .net/2u *"_ivl_39", 0 0, L_000001cb55760d80;  1 drivers
L_000001cb5574dec0 .part L_000001cb557487e0, 0, 1;
L_000001cb5574df60 .part L_000001cb5574db00, 0, 1;
L_000001cb55751020 .part L_000001cb557503a0, 0, 1;
L_000001cb557501c0 .part L_000001cb557487e0, 1, 1;
L_000001cb5574f400 .part L_000001cb5574db00, 1, 1;
L_000001cb557515c0 .part L_000001cb557503a0, 1, 1;
L_000001cb55750260 .part L_000001cb557487e0, 2, 1;
L_000001cb55750da0 .part L_000001cb5574db00, 2, 1;
L_000001cb5574fa40 .part L_000001cb557503a0, 2, 1;
L_000001cb5574f540 .part L_000001cb557487e0, 3, 1;
L_000001cb5574f4a0 .part L_000001cb5574db00, 3, 1;
L_000001cb557510c0 .part L_000001cb557503a0, 3, 1;
L_000001cb55750300 .part L_000001cb557487e0, 4, 1;
L_000001cb55751160 .part L_000001cb5574db00, 4, 1;
L_000001cb55750b20 .part L_000001cb557503a0, 4, 1;
LS_000001cb5574f180_0_0 .concat8 [ 1 1 1 1], L_000001cb557d16d0, L_000001cb557d0780, L_000001cb557d1200, L_000001cb557d04e0;
LS_000001cb5574f180_0_4 .concat8 [ 1 0 0 0], L_000001cb557d0cc0;
L_000001cb5574f180 .concat8 [ 4 1 0 0], LS_000001cb5574f180_0_0, LS_000001cb5574f180_0_4;
LS_000001cb557503a0_0_0 .concat8 [ 1 1 1 1], L_000001cb55760d80, L_000001cb557d7940, L_000001cb557d19e0, L_000001cb557d0160;
LS_000001cb557503a0_0_4 .concat8 [ 1 1 0 0], L_000001cb557d1c80, L_000001cb557d0630;
L_000001cb557503a0 .concat8 [ 4 2 0 0], LS_000001cb557503a0_0_0, LS_000001cb557503a0_0_4;
S_000001cb556c1580 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001cb556c3330;
 .timescale -9 -12;
P_000001cb555f18a0 .param/l "i" 0 5 28, +C4<00>;
S_000001cb556c1a30 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001cb556c1580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557d7ef0 .functor NOT 1, L_000001cb5574dec0, C4<0>, C4<0>, C4<0>;
L_000001cb557d77f0 .functor AND 1, L_000001cb557d7ef0, L_000001cb5574df60, C4<1>, C4<1>;
L_000001cb557d7390 .functor NOT 1, L_000001cb5574dec0, C4<0>, C4<0>, C4<0>;
L_000001cb557d7400 .functor AND 1, L_000001cb557d7390, L_000001cb55751020, C4<1>, C4<1>;
L_000001cb557d7860 .functor OR 1, L_000001cb557d77f0, L_000001cb557d7400, C4<0>, C4<0>;
L_000001cb557d78d0 .functor AND 1, L_000001cb5574df60, L_000001cb55751020, C4<1>, C4<1>;
L_000001cb557d7940 .functor OR 1, L_000001cb557d7860, L_000001cb557d78d0, C4<0>, C4<0>;
L_000001cb557d00f0 .functor XOR 1, L_000001cb5574dec0, L_000001cb5574df60, C4<0>, C4<0>;
L_000001cb557d16d0 .functor XOR 1, L_000001cb557d00f0, L_000001cb55751020, C4<0>, C4<0>;
v000001cb556cb180_0 .net "Debe", 0 0, L_000001cb557d7940;  1 drivers
v000001cb556cb220_0 .net "Din", 0 0, L_000001cb55751020;  1 drivers
v000001cb556cb5e0_0 .net "Dout", 0 0, L_000001cb557d16d0;  1 drivers
v000001cb556cb900_0 .net "Ri", 0 0, L_000001cb5574df60;  1 drivers
v000001cb556cb9a0_0 .net "Si", 0 0, L_000001cb5574dec0;  1 drivers
v000001cb556cfbe0_0 .net *"_ivl_0", 0 0, L_000001cb557d7ef0;  1 drivers
v000001cb556cf280_0 .net *"_ivl_10", 0 0, L_000001cb557d78d0;  1 drivers
v000001cb556cf1e0_0 .net *"_ivl_14", 0 0, L_000001cb557d00f0;  1 drivers
v000001cb556cf140_0 .net *"_ivl_2", 0 0, L_000001cb557d77f0;  1 drivers
v000001cb556cf0a0_0 .net *"_ivl_4", 0 0, L_000001cb557d7390;  1 drivers
v000001cb556cf320_0 .net *"_ivl_6", 0 0, L_000001cb557d7400;  1 drivers
v000001cb556cf3c0_0 .net *"_ivl_8", 0 0, L_000001cb557d7860;  1 drivers
S_000001cb556d3be0 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001cb556c3330;
 .timescale -9 -12;
P_000001cb555f1b60 .param/l "i" 0 5 28, +C4<01>;
S_000001cb556d5350 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001cb556d3be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557d12e0 .functor NOT 1, L_000001cb557501c0, C4<0>, C4<0>, C4<0>;
L_000001cb557d1ac0 .functor AND 1, L_000001cb557d12e0, L_000001cb5574f400, C4<1>, C4<1>;
L_000001cb557d01d0 .functor NOT 1, L_000001cb557501c0, C4<0>, C4<0>, C4<0>;
L_000001cb557d1740 .functor AND 1, L_000001cb557d01d0, L_000001cb557515c0, C4<1>, C4<1>;
L_000001cb557d1270 .functor OR 1, L_000001cb557d1ac0, L_000001cb557d1740, C4<0>, C4<0>;
L_000001cb557d05c0 .functor AND 1, L_000001cb5574f400, L_000001cb557515c0, C4<1>, C4<1>;
L_000001cb557d19e0 .functor OR 1, L_000001cb557d1270, L_000001cb557d05c0, C4<0>, C4<0>;
L_000001cb557d1580 .functor XOR 1, L_000001cb557501c0, L_000001cb5574f400, C4<0>, C4<0>;
L_000001cb557d0780 .functor XOR 1, L_000001cb557d1580, L_000001cb557515c0, C4<0>, C4<0>;
v000001cb556ce1a0_0 .net "Debe", 0 0, L_000001cb557d19e0;  1 drivers
v000001cb556ce560_0 .net "Din", 0 0, L_000001cb557515c0;  1 drivers
v000001cb556ce060_0 .net "Dout", 0 0, L_000001cb557d0780;  1 drivers
v000001cb556cf8c0_0 .net "Ri", 0 0, L_000001cb5574f400;  1 drivers
v000001cb556ce4c0_0 .net "Si", 0 0, L_000001cb557501c0;  1 drivers
v000001cb556cd660_0 .net *"_ivl_0", 0 0, L_000001cb557d12e0;  1 drivers
v000001cb556cdc00_0 .net *"_ivl_10", 0 0, L_000001cb557d05c0;  1 drivers
v000001cb556ce2e0_0 .net *"_ivl_14", 0 0, L_000001cb557d1580;  1 drivers
v000001cb556cf460_0 .net *"_ivl_2", 0 0, L_000001cb557d1ac0;  1 drivers
v000001cb556cf500_0 .net *"_ivl_4", 0 0, L_000001cb557d01d0;  1 drivers
v000001cb556cdb60_0 .net *"_ivl_6", 0 0, L_000001cb557d1740;  1 drivers
v000001cb556cf5a0_0 .net *"_ivl_8", 0 0, L_000001cb557d1270;  1 drivers
S_000001cb556d46d0 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001cb556c3330;
 .timescale -9 -12;
P_000001cb555f11a0 .param/l "i" 0 5 28, +C4<010>;
S_000001cb556d49f0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001cb556d46d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557d0390 .functor NOT 1, L_000001cb55750260, C4<0>, C4<0>, C4<0>;
L_000001cb557d17b0 .functor AND 1, L_000001cb557d0390, L_000001cb55750da0, C4<1>, C4<1>;
L_000001cb557d09b0 .functor NOT 1, L_000001cb55750260, C4<0>, C4<0>, C4<0>;
L_000001cb557d0240 .functor AND 1, L_000001cb557d09b0, L_000001cb5574fa40, C4<1>, C4<1>;
L_000001cb557d0d30 .functor OR 1, L_000001cb557d17b0, L_000001cb557d0240, C4<0>, C4<0>;
L_000001cb557d0710 .functor AND 1, L_000001cb55750da0, L_000001cb5574fa40, C4<1>, C4<1>;
L_000001cb557d0160 .functor OR 1, L_000001cb557d0d30, L_000001cb557d0710, C4<0>, C4<0>;
L_000001cb557d0400 .functor XOR 1, L_000001cb55750260, L_000001cb55750da0, C4<0>, C4<0>;
L_000001cb557d1200 .functor XOR 1, L_000001cb557d0400, L_000001cb5574fa40, C4<0>, C4<0>;
v000001cb556cd8e0_0 .net "Debe", 0 0, L_000001cb557d0160;  1 drivers
v000001cb556cf640_0 .net "Din", 0 0, L_000001cb5574fa40;  1 drivers
v000001cb556cdfc0_0 .net "Dout", 0 0, L_000001cb557d1200;  1 drivers
v000001cb556cf6e0_0 .net "Ri", 0 0, L_000001cb55750da0;  1 drivers
v000001cb556ce240_0 .net "Si", 0 0, L_000001cb55750260;  1 drivers
v000001cb556cd700_0 .net *"_ivl_0", 0 0, L_000001cb557d0390;  1 drivers
v000001cb556ce420_0 .net *"_ivl_10", 0 0, L_000001cb557d0710;  1 drivers
v000001cb556cdca0_0 .net *"_ivl_14", 0 0, L_000001cb557d0400;  1 drivers
v000001cb556cf780_0 .net *"_ivl_2", 0 0, L_000001cb557d17b0;  1 drivers
v000001cb556ceb00_0 .net *"_ivl_4", 0 0, L_000001cb557d09b0;  1 drivers
v000001cb556cf820_0 .net *"_ivl_6", 0 0, L_000001cb557d0240;  1 drivers
v000001cb556ce380_0 .net *"_ivl_8", 0 0, L_000001cb557d0d30;  1 drivers
S_000001cb556d4220 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001cb556c3330;
 .timescale -9 -12;
P_000001cb555f1da0 .param/l "i" 0 5 28, +C4<011>;
S_000001cb556d35a0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001cb556d4220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557d1970 .functor NOT 1, L_000001cb5574f540, C4<0>, C4<0>, C4<0>;
L_000001cb557d0470 .functor AND 1, L_000001cb557d1970, L_000001cb5574f4a0, C4<1>, C4<1>;
L_000001cb557d15f0 .functor NOT 1, L_000001cb5574f540, C4<0>, C4<0>, C4<0>;
L_000001cb557d1660 .functor AND 1, L_000001cb557d15f0, L_000001cb557510c0, C4<1>, C4<1>;
L_000001cb557d0c50 .functor OR 1, L_000001cb557d0470, L_000001cb557d1660, C4<0>, C4<0>;
L_000001cb557d0f60 .functor AND 1, L_000001cb5574f4a0, L_000001cb557510c0, C4<1>, C4<1>;
L_000001cb557d1c80 .functor OR 1, L_000001cb557d0c50, L_000001cb557d0f60, C4<0>, C4<0>;
L_000001cb557d0320 .functor XOR 1, L_000001cb5574f540, L_000001cb5574f4a0, C4<0>, C4<0>;
L_000001cb557d04e0 .functor XOR 1, L_000001cb557d0320, L_000001cb557510c0, C4<0>, C4<0>;
v000001cb556cd980_0 .net "Debe", 0 0, L_000001cb557d1c80;  1 drivers
v000001cb556ced80_0 .net "Din", 0 0, L_000001cb557510c0;  1 drivers
v000001cb556ce740_0 .net "Dout", 0 0, L_000001cb557d04e0;  1 drivers
v000001cb556cef60_0 .net "Ri", 0 0, L_000001cb5574f4a0;  1 drivers
v000001cb556cf960_0 .net "Si", 0 0, L_000001cb5574f540;  1 drivers
v000001cb556cfa00_0 .net *"_ivl_0", 0 0, L_000001cb557d1970;  1 drivers
v000001cb556cfd20_0 .net *"_ivl_10", 0 0, L_000001cb557d0f60;  1 drivers
v000001cb556ce9c0_0 .net *"_ivl_14", 0 0, L_000001cb557d0320;  1 drivers
v000001cb556cdd40_0 .net *"_ivl_2", 0 0, L_000001cb557d0470;  1 drivers
v000001cb556cea60_0 .net *"_ivl_4", 0 0, L_000001cb557d15f0;  1 drivers
v000001cb556cfaa0_0 .net *"_ivl_6", 0 0, L_000001cb557d1660;  1 drivers
v000001cb556cfb40_0 .net *"_ivl_8", 0 0, L_000001cb557d0c50;  1 drivers
S_000001cb556d3730 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001cb556c3330;
 .timescale -9 -12;
P_000001cb555f17e0 .param/l "i" 0 5 28, +C4<0100>;
S_000001cb556d4540 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001cb556d3730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557d1820 .functor NOT 1, L_000001cb55750300, C4<0>, C4<0>, C4<0>;
L_000001cb557d0ef0 .functor AND 1, L_000001cb557d1820, L_000001cb55751160, C4<1>, C4<1>;
L_000001cb557d02b0 .functor NOT 1, L_000001cb55750300, C4<0>, C4<0>, C4<0>;
L_000001cb557d1a50 .functor AND 1, L_000001cb557d02b0, L_000001cb55750b20, C4<1>, C4<1>;
L_000001cb557d0550 .functor OR 1, L_000001cb557d0ef0, L_000001cb557d1a50, C4<0>, C4<0>;
L_000001cb557d0fd0 .functor AND 1, L_000001cb55751160, L_000001cb55750b20, C4<1>, C4<1>;
L_000001cb557d0630 .functor OR 1, L_000001cb557d0550, L_000001cb557d0fd0, C4<0>, C4<0>;
L_000001cb557d1c10 .functor XOR 1, L_000001cb55750300, L_000001cb55751160, C4<0>, C4<0>;
L_000001cb557d0cc0 .functor XOR 1, L_000001cb557d1c10, L_000001cb55750b20, C4<0>, C4<0>;
v000001cb556cfc80_0 .net "Debe", 0 0, L_000001cb557d0630;  1 drivers
v000001cb556ce600_0 .net "Din", 0 0, L_000001cb55750b20;  1 drivers
v000001cb556ce880_0 .net "Dout", 0 0, L_000001cb557d0cc0;  1 drivers
v000001cb556cdac0_0 .net "Ri", 0 0, L_000001cb55751160;  1 drivers
v000001cb556cdde0_0 .net "Si", 0 0, L_000001cb55750300;  1 drivers
v000001cb556ce6a0_0 .net *"_ivl_0", 0 0, L_000001cb557d1820;  1 drivers
v000001cb556cde80_0 .net *"_ivl_10", 0 0, L_000001cb557d0fd0;  1 drivers
v000001cb556cdf20_0 .net *"_ivl_14", 0 0, L_000001cb557d1c10;  1 drivers
v000001cb556cd5c0_0 .net *"_ivl_2", 0 0, L_000001cb557d0ef0;  1 drivers
v000001cb556cd7a0_0 .net *"_ivl_4", 0 0, L_000001cb557d02b0;  1 drivers
v000001cb556cda20_0 .net *"_ivl_6", 0 0, L_000001cb557d1a50;  1 drivers
v000001cb556cd840_0 .net *"_ivl_8", 0 0, L_000001cb557d0550;  1 drivers
S_000001cb556d4b80 .scope module, "sm" "SumMantisa" 5 297, 5 81 0, S_000001cb5529c080;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "S";
    .port_info 1 /INPUT 11 "R";
    .port_info 2 /INPUT 1 "guard_S";
    .port_info 3 /INPUT 1 "guard_R";
    .port_info 4 /INPUT 5 "ExpIn";
    .port_info 5 /OUTPUT 5 "ExpOut";
    .port_info 6 /OUTPUT 10 "F";
    .port_info 7 /INPUT 1 "sticky_for_round";
P_000001cb552a82e0 .param/l "BS" 0 5 81, +C4<00000000000000000000000000001111>;
P_000001cb552a8318 .param/l "EBS" 0 5 81, +C4<00000000000000000000000000000100>;
P_000001cb552a8350 .param/l "MBS" 0 5 81, +C4<00000000000000000000000000001001>;
L_000001cb5564eeb0 .functor BUFZ 10, L_000001cb5574acc0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001cb5564edd0 .functor BUFZ 5, L_000001cb5574a400, C4<00000>, C4<00000>, C4<00000>;
v000001cb556c7da0_0 .net "A", 11 0, L_000001cb5574be40;  1 drivers
v000001cb556c7e40_0 .net "B", 11 0, L_000001cb5574c700;  1 drivers
v000001cb556c7760_0 .net "C", 12 0, L_000001cb5574ac20;  1 drivers
v000001cb556c6720_0 .net "ExpIn", 4 0, L_000001cb557487e0;  alias, 1 drivers
v000001cb556c6860_0 .net "ExpOut", 4 0, L_000001cb5564edd0;  alias, 1 drivers
v000001cb556c7080_0 .net "F", 9 0, L_000001cb5564eeb0;  alias, 1 drivers
v000001cb556c6e00_0 .net "R", 10 0, L_000001cb55748420;  alias, 1 drivers
v000001cb556c7f80_0 .net "S", 10 0, L_000001cb557486a0;  alias, 1 drivers
v000001cb556c6220_0 .net *"_ivl_101", 0 0, L_000001cb5574c200;  1 drivers
L_000001cb55760af8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cb556c8020_0 .net/2u *"_ivl_102", 1 0, L_000001cb55760af8;  1 drivers
v000001cb556c8520_0 .net *"_ivl_104", 14 0, L_000001cb5574b620;  1 drivers
v000001cb556c7260_0 .net *"_ivl_107", 9 0, L_000001cb5574c7a0;  1 drivers
v000001cb556c6540_0 .net *"_ivl_109", 0 0, L_000001cb5574c3e0;  1 drivers
L_000001cb55760b40 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001cb556c62c0_0 .net/2u *"_ivl_110", 2 0, L_000001cb55760b40;  1 drivers
v000001cb556c80c0_0 .net *"_ivl_112", 14 0, L_000001cb5574c160;  1 drivers
L_000001cb55760b88 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001cb556c6f40_0 .net/2u *"_ivl_116", 4 0, L_000001cb55760b88;  1 drivers
v000001cb556c6cc0_0 .net *"_ivl_118", 4 0, L_000001cb5574bb20;  1 drivers
L_000001cb55760ab0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb556c8160_0 .net/2u *"_ivl_92", 0 0, L_000001cb55760ab0;  1 drivers
v000001cb556c82a0_0 .net *"_ivl_97", 9 0, L_000001cb5574a7c0;  1 drivers
v000001cb556c6900_0 .net *"_ivl_99", 0 0, L_000001cb5574bee0;  1 drivers
v000001cb556c8340_0 .net "carry", 0 0, L_000001cb5574ba80;  1 drivers
v000001cb556c6400_0 .net "exp_for_round", 4 0, L_000001cb5574c340;  1 drivers
v000001cb556c73a0_0 .net "exp_rounded", 4 0, L_000001cb5574a400;  1 drivers
v000001cb556c6ea0_0 .net "frac_rounded", 9 0, L_000001cb5574acc0;  1 drivers
v000001cb556c6d60_0 .net "guard_R", 0 0, L_000001cb55747980;  alias, 1 drivers
v000001cb556c6fe0_0 .net "guard_S", 0 0, L_000001cb55748c40;  alias, 1 drivers
v000001cb556c7440_0 .net "ms_for_round", 14 0, L_000001cb5574c2a0;  1 drivers
v000001cb556c83e0_0 .net "sticky_for_round", 0 0, L_000001cb5564af40;  alias, 1 drivers
v000001cb556c5dc0_0 .net "sum_bits", 11 0, L_000001cb5574ab80;  1 drivers
L_000001cb55749d20 .part L_000001cb5574be40, 0, 1;
L_000001cb55749e60 .part L_000001cb5574c700, 0, 1;
L_000001cb55749000 .part L_000001cb5574ac20, 0, 1;
L_000001cb557493c0 .part L_000001cb5574be40, 1, 1;
L_000001cb55749780 .part L_000001cb5574c700, 1, 1;
L_000001cb55748f60 .part L_000001cb5574ac20, 1, 1;
L_000001cb55749dc0 .part L_000001cb5574be40, 2, 1;
L_000001cb557478e0 .part L_000001cb5574c700, 2, 1;
L_000001cb557491e0 .part L_000001cb5574ac20, 2, 1;
L_000001cb55747a20 .part L_000001cb5574be40, 3, 1;
L_000001cb55749280 .part L_000001cb5574c700, 3, 1;
L_000001cb55747ac0 .part L_000001cb5574ac20, 3, 1;
L_000001cb55749320 .part L_000001cb5574be40, 4, 1;
L_000001cb5574a360 .part L_000001cb5574c700, 4, 1;
L_000001cb5574b940 .part L_000001cb5574ac20, 4, 1;
L_000001cb5574a9a0 .part L_000001cb5574be40, 5, 1;
L_000001cb5574a900 .part L_000001cb5574c700, 5, 1;
L_000001cb5574b580 .part L_000001cb5574ac20, 5, 1;
L_000001cb5574aa40 .part L_000001cb5574be40, 6, 1;
L_000001cb5574a0e0 .part L_000001cb5574c700, 6, 1;
L_000001cb5574a720 .part L_000001cb5574ac20, 6, 1;
L_000001cb5574bf80 .part L_000001cb5574be40, 7, 1;
L_000001cb5574b120 .part L_000001cb5574c700, 7, 1;
L_000001cb5574aea0 .part L_000001cb5574ac20, 7, 1;
L_000001cb5574c020 .part L_000001cb5574be40, 8, 1;
L_000001cb5574a180 .part L_000001cb5574c700, 8, 1;
L_000001cb5574a5e0 .part L_000001cb5574ac20, 8, 1;
L_000001cb5574c0c0 .part L_000001cb5574be40, 9, 1;
L_000001cb5574b800 .part L_000001cb5574c700, 9, 1;
L_000001cb5574c840 .part L_000001cb5574ac20, 9, 1;
L_000001cb5574aae0 .part L_000001cb5574be40, 10, 1;
L_000001cb5574c480 .part L_000001cb5574c700, 10, 1;
L_000001cb5574c660 .part L_000001cb5574ac20, 10, 1;
L_000001cb5574a680 .part L_000001cb5574be40, 11, 1;
L_000001cb5574bd00 .part L_000001cb5574c700, 11, 1;
L_000001cb5574b9e0 .part L_000001cb5574ac20, 11, 1;
LS_000001cb5574ab80_0_0 .concat8 [ 1 1 1 1], L_000001cb5564d0f0, L_000001cb5564d010, L_000001cb5564c2f0, L_000001cb5564d630;
LS_000001cb5574ab80_0_4 .concat8 [ 1 1 1 1], L_000001cb5564c8a0, L_000001cb5564bdb0, L_000001cb5564c9f0, L_000001cb5564cb40;
LS_000001cb5574ab80_0_8 .concat8 [ 1 1 1 1], L_000001cb5564da90, L_000001cb5564e4a0, L_000001cb5564e270, L_000001cb5564f230;
L_000001cb5574ab80 .concat8 [ 4 4 4 0], LS_000001cb5574ab80_0_0, LS_000001cb5574ab80_0_4, LS_000001cb5574ab80_0_8;
L_000001cb5574be40 .concat [ 1 11 0 0], L_000001cb55748c40, L_000001cb557486a0;
L_000001cb5574c700 .concat [ 1 11 0 0], L_000001cb55747980, L_000001cb55748420;
LS_000001cb5574ac20_0_0 .concat8 [ 1 1 1 1], L_000001cb55760ab0, L_000001cb5564cbb0, L_000001cb5564d2b0, L_000001cb5564d5c0;
LS_000001cb5574ac20_0_4 .concat8 [ 1 1 1 1], L_000001cb5564c670, L_000001cb5564d780, L_000001cb5564cd70, L_000001cb5564ce50;
LS_000001cb5574ac20_0_8 .concat8 [ 1 1 1 1], L_000001cb5564be90, L_000001cb5564e580, L_000001cb5564f310, L_000001cb5564eac0;
LS_000001cb5574ac20_0_12 .concat8 [ 1 0 0 0], L_000001cb5564e510;
L_000001cb5574ac20 .concat8 [ 4 4 4 1], LS_000001cb5574ac20_0_0, LS_000001cb5574ac20_0_4, LS_000001cb5574ac20_0_8, LS_000001cb5574ac20_0_12;
L_000001cb5574ba80 .part L_000001cb5574ac20, 12, 1;
L_000001cb5574a7c0 .part L_000001cb5574ab80, 2, 10;
L_000001cb5574bee0 .part L_000001cb5574ab80, 1, 1;
L_000001cb5574c200 .part L_000001cb5574ab80, 0, 1;
LS_000001cb5574b620_0_0 .concat [ 1 2 1 1], L_000001cb5564af40, L_000001cb55760af8, L_000001cb5574c200, L_000001cb5574bee0;
LS_000001cb5574b620_0_4 .concat [ 10 0 0 0], L_000001cb5574a7c0;
L_000001cb5574b620 .concat [ 5 10 0 0], LS_000001cb5574b620_0_0, LS_000001cb5574b620_0_4;
L_000001cb5574c7a0 .part L_000001cb5574ab80, 1, 10;
L_000001cb5574c3e0 .part L_000001cb5574ab80, 0, 1;
L_000001cb5574c160 .concat [ 1 3 1 10], L_000001cb5564af40, L_000001cb55760b40, L_000001cb5574c3e0, L_000001cb5574c7a0;
L_000001cb5574c2a0 .functor MUXZ 15, L_000001cb5574c160, L_000001cb5574b620, L_000001cb5574ba80, C4<>;
L_000001cb5574bb20 .arith/sum 5, L_000001cb557487e0, L_000001cb55760b88;
L_000001cb5574c340 .functor MUXZ 5, L_000001cb557487e0, L_000001cb5574bb20, L_000001cb5574ba80, C4<>;
S_000001cb556d3d70 .scope generate, "genblk1[0]" "genblk1[0]" 5 102, 5 102 0, S_000001cb556d4b80;
 .timescale -9 -12;
P_000001cb555f08a0 .param/l "i" 0 5 102, +C4<00>;
S_000001cb556d4090 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001cb556d3d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb5564cc20 .functor AND 1, L_000001cb55749d20, L_000001cb55749e60, C4<1>, C4<1>;
L_000001cb5564d550 .functor AND 1, L_000001cb55749e60, L_000001cb55749000, C4<1>, C4<1>;
L_000001cb5564cad0 .functor OR 1, L_000001cb5564cc20, L_000001cb5564d550, C4<0>, C4<0>;
L_000001cb5564c050 .functor AND 1, L_000001cb55749d20, L_000001cb55749000, C4<1>, C4<1>;
L_000001cb5564cbb0 .functor OR 1, L_000001cb5564cad0, L_000001cb5564c050, C4<0>, C4<0>;
L_000001cb5564c0c0 .functor XOR 1, L_000001cb55749d20, L_000001cb55749e60, C4<0>, C4<0>;
L_000001cb5564d0f0 .functor XOR 1, L_000001cb5564c0c0, L_000001cb55749000, C4<0>, C4<0>;
v000001cb556d0b80_0 .net "Debe", 0 0, L_000001cb5564cbb0;  1 drivers
v000001cb556d1f80_0 .net "Din", 0 0, L_000001cb55749000;  1 drivers
v000001cb556d0f40_0 .net "Dout", 0 0, L_000001cb5564d0f0;  1 drivers
v000001cb556d11c0_0 .net "Ri", 0 0, L_000001cb55749e60;  1 drivers
v000001cb556d20c0_0 .net "Si", 0 0, L_000001cb55749d20;  1 drivers
v000001cb556d0540_0 .net *"_ivl_0", 0 0, L_000001cb5564cc20;  1 drivers
v000001cb556d0fe0_0 .net *"_ivl_10", 0 0, L_000001cb5564c0c0;  1 drivers
v000001cb556d0c20_0 .net *"_ivl_2", 0 0, L_000001cb5564d550;  1 drivers
v000001cb556d1260_0 .net *"_ivl_4", 0 0, L_000001cb5564cad0;  1 drivers
v000001cb556d1300_0 .net *"_ivl_6", 0 0, L_000001cb5564c050;  1 drivers
S_000001cb556d38c0 .scope generate, "genblk1[1]" "genblk1[1]" 5 102, 5 102 0, S_000001cb556d4b80;
 .timescale -9 -12;
P_000001cb555f1620 .param/l "i" 0 5 102, +C4<01>;
S_000001cb556d3f00 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001cb556d38c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb5564d240 .functor AND 1, L_000001cb557493c0, L_000001cb55749780, C4<1>, C4<1>;
L_000001cb5564c1a0 .functor AND 1, L_000001cb55749780, L_000001cb55748f60, C4<1>, C4<1>;
L_000001cb5564bcd0 .functor OR 1, L_000001cb5564d240, L_000001cb5564c1a0, C4<0>, C4<0>;
L_000001cb5564d1d0 .functor AND 1, L_000001cb557493c0, L_000001cb55748f60, C4<1>, C4<1>;
L_000001cb5564d2b0 .functor OR 1, L_000001cb5564bcd0, L_000001cb5564d1d0, C4<0>, C4<0>;
L_000001cb5564c130 .functor XOR 1, L_000001cb557493c0, L_000001cb55749780, C4<0>, C4<0>;
L_000001cb5564d010 .functor XOR 1, L_000001cb5564c130, L_000001cb55748f60, C4<0>, C4<0>;
v000001cb556d2200_0 .net "Debe", 0 0, L_000001cb5564d2b0;  1 drivers
v000001cb556d16c0_0 .net "Din", 0 0, L_000001cb55748f60;  1 drivers
v000001cb556d1760_0 .net "Dout", 0 0, L_000001cb5564d010;  1 drivers
v000001cb556d2520_0 .net "Ri", 0 0, L_000001cb55749780;  1 drivers
v000001cb556d2480_0 .net "Si", 0 0, L_000001cb557493c0;  1 drivers
v000001cb556d2340_0 .net *"_ivl_0", 0 0, L_000001cb5564d240;  1 drivers
v000001cb556d23e0_0 .net *"_ivl_10", 0 0, L_000001cb5564c130;  1 drivers
v000001cb556d13a0_0 .net *"_ivl_2", 0 0, L_000001cb5564c1a0;  1 drivers
v000001cb556d0180_0 .net *"_ivl_4", 0 0, L_000001cb5564bcd0;  1 drivers
v000001cb556d0220_0 .net *"_ivl_6", 0 0, L_000001cb5564d1d0;  1 drivers
S_000001cb556d4860 .scope generate, "genblk1[2]" "genblk1[2]" 5 102, 5 102 0, S_000001cb556d4b80;
 .timescale -9 -12;
P_000001cb555f1720 .param/l "i" 0 5 102, +C4<010>;
S_000001cb556d4d10 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001cb556d4860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb5564bd40 .functor AND 1, L_000001cb55749dc0, L_000001cb557478e0, C4<1>, C4<1>;
L_000001cb5564d710 .functor AND 1, L_000001cb557478e0, L_000001cb557491e0, C4<1>, C4<1>;
L_000001cb5564c210 .functor OR 1, L_000001cb5564bd40, L_000001cb5564d710, C4<0>, C4<0>;
L_000001cb5564c280 .functor AND 1, L_000001cb55749dc0, L_000001cb557491e0, C4<1>, C4<1>;
L_000001cb5564d5c0 .functor OR 1, L_000001cb5564c210, L_000001cb5564c280, C4<0>, C4<0>;
L_000001cb5564d4e0 .functor XOR 1, L_000001cb55749dc0, L_000001cb557478e0, C4<0>, C4<0>;
L_000001cb5564c2f0 .functor XOR 1, L_000001cb5564d4e0, L_000001cb557491e0, C4<0>, C4<0>;
v000001cb556d1440_0 .net "Debe", 0 0, L_000001cb5564d5c0;  1 drivers
v000001cb556d02c0_0 .net "Din", 0 0, L_000001cb557491e0;  1 drivers
v000001cb556d14e0_0 .net "Dout", 0 0, L_000001cb5564c2f0;  1 drivers
v000001cb556d32e0_0 .net "Ri", 0 0, L_000001cb557478e0;  1 drivers
v000001cb556d2fc0_0 .net "Si", 0 0, L_000001cb55749dc0;  1 drivers
v000001cb556d27a0_0 .net *"_ivl_0", 0 0, L_000001cb5564bd40;  1 drivers
v000001cb556d3060_0 .net *"_ivl_10", 0 0, L_000001cb5564d4e0;  1 drivers
v000001cb556d28e0_0 .net *"_ivl_2", 0 0, L_000001cb5564d710;  1 drivers
v000001cb556d2ca0_0 .net *"_ivl_4", 0 0, L_000001cb5564c210;  1 drivers
v000001cb556d2a20_0 .net *"_ivl_6", 0 0, L_000001cb5564c280;  1 drivers
S_000001cb556d43b0 .scope generate, "genblk1[3]" "genblk1[3]" 5 102, 5 102 0, S_000001cb556d4b80;
 .timescale -9 -12;
P_000001cb555f24e0 .param/l "i" 0 5 102, +C4<011>;
S_000001cb556d3a50 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001cb556d43b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb5564c3d0 .functor AND 1, L_000001cb55747a20, L_000001cb55749280, C4<1>, C4<1>;
L_000001cb5564c600 .functor AND 1, L_000001cb55749280, L_000001cb55747ac0, C4<1>, C4<1>;
L_000001cb5564cf30 .functor OR 1, L_000001cb5564c3d0, L_000001cb5564c600, C4<0>, C4<0>;
L_000001cb5564d390 .functor AND 1, L_000001cb55747a20, L_000001cb55747ac0, C4<1>, C4<1>;
L_000001cb5564c670 .functor OR 1, L_000001cb5564cf30, L_000001cb5564d390, C4<0>, C4<0>;
L_000001cb5564c980 .functor XOR 1, L_000001cb55747a20, L_000001cb55749280, C4<0>, C4<0>;
L_000001cb5564d630 .functor XOR 1, L_000001cb5564c980, L_000001cb55747ac0, C4<0>, C4<0>;
v000001cb556d3100_0 .net "Debe", 0 0, L_000001cb5564c670;  1 drivers
v000001cb556d2840_0 .net "Din", 0 0, L_000001cb55747ac0;  1 drivers
v000001cb556d31a0_0 .net "Dout", 0 0, L_000001cb5564d630;  1 drivers
v000001cb556d2ac0_0 .net "Ri", 0 0, L_000001cb55749280;  1 drivers
v000001cb556d2980_0 .net "Si", 0 0, L_000001cb55747a20;  1 drivers
v000001cb556d3240_0 .net *"_ivl_0", 0 0, L_000001cb5564c3d0;  1 drivers
v000001cb556d3380_0 .net *"_ivl_10", 0 0, L_000001cb5564c980;  1 drivers
v000001cb556d3420_0 .net *"_ivl_2", 0 0, L_000001cb5564c600;  1 drivers
v000001cb556d2e80_0 .net *"_ivl_4", 0 0, L_000001cb5564cf30;  1 drivers
v000001cb556d25c0_0 .net *"_ivl_6", 0 0, L_000001cb5564d390;  1 drivers
S_000001cb556d4ea0 .scope generate, "genblk1[4]" "genblk1[4]" 5 102, 5 102 0, S_000001cb556d4b80;
 .timescale -9 -12;
P_000001cb555f2620 .param/l "i" 0 5 102, +C4<0100>;
S_000001cb556d5030 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001cb556d4ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb5564cfa0 .functor AND 1, L_000001cb55749320, L_000001cb5574a360, C4<1>, C4<1>;
L_000001cb5564cde0 .functor AND 1, L_000001cb5574a360, L_000001cb5574b940, C4<1>, C4<1>;
L_000001cb5564cd00 .functor OR 1, L_000001cb5564cfa0, L_000001cb5564cde0, C4<0>, C4<0>;
L_000001cb5564d470 .functor AND 1, L_000001cb55749320, L_000001cb5574b940, C4<1>, C4<1>;
L_000001cb5564d780 .functor OR 1, L_000001cb5564cd00, L_000001cb5564d470, C4<0>, C4<0>;
L_000001cb5564c6e0 .functor XOR 1, L_000001cb55749320, L_000001cb5574a360, C4<0>, C4<0>;
L_000001cb5564c8a0 .functor XOR 1, L_000001cb5564c6e0, L_000001cb5574b940, C4<0>, C4<0>;
v000001cb556d2c00_0 .net "Debe", 0 0, L_000001cb5564d780;  1 drivers
v000001cb556d2660_0 .net "Din", 0 0, L_000001cb5574b940;  1 drivers
v000001cb556d2b60_0 .net "Dout", 0 0, L_000001cb5564c8a0;  1 drivers
v000001cb556d2d40_0 .net "Ri", 0 0, L_000001cb5574a360;  1 drivers
v000001cb556d2700_0 .net "Si", 0 0, L_000001cb55749320;  1 drivers
v000001cb556d2de0_0 .net *"_ivl_0", 0 0, L_000001cb5564cfa0;  1 drivers
v000001cb556d2f20_0 .net *"_ivl_10", 0 0, L_000001cb5564c6e0;  1 drivers
v000001cb556c4b00_0 .net *"_ivl_2", 0 0, L_000001cb5564cde0;  1 drivers
v000001cb556c47e0_0 .net *"_ivl_4", 0 0, L_000001cb5564cd00;  1 drivers
v000001cb556c5a00_0 .net *"_ivl_6", 0 0, L_000001cb5564d470;  1 drivers
S_000001cb556d51c0 .scope generate, "genblk1[5]" "genblk1[5]" 5 102, 5 102 0, S_000001cb556d4b80;
 .timescale -9 -12;
P_000001cb555f2160 .param/l "i" 0 5 102, +C4<0101>;
S_000001cb556d6a00 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001cb556d51c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb5564d320 .functor AND 1, L_000001cb5574a9a0, L_000001cb5574a900, C4<1>, C4<1>;
L_000001cb5564c7c0 .functor AND 1, L_000001cb5574a900, L_000001cb5574b580, C4<1>, C4<1>;
L_000001cb5564d160 .functor OR 1, L_000001cb5564d320, L_000001cb5564c7c0, C4<0>, C4<0>;
L_000001cb5564d080 .functor AND 1, L_000001cb5574a9a0, L_000001cb5574b580, C4<1>, C4<1>;
L_000001cb5564cd70 .functor OR 1, L_000001cb5564d160, L_000001cb5564d080, C4<0>, C4<0>;
L_000001cb5564c750 .functor XOR 1, L_000001cb5574a9a0, L_000001cb5574a900, C4<0>, C4<0>;
L_000001cb5564bdb0 .functor XOR 1, L_000001cb5564c750, L_000001cb5574b580, C4<0>, C4<0>;
v000001cb556c4880_0 .net "Debe", 0 0, L_000001cb5564cd70;  1 drivers
v000001cb556c46a0_0 .net "Din", 0 0, L_000001cb5574b580;  1 drivers
v000001cb556c4560_0 .net "Dout", 0 0, L_000001cb5564bdb0;  1 drivers
v000001cb556c4240_0 .net "Ri", 0 0, L_000001cb5574a900;  1 drivers
v000001cb556c4600_0 .net "Si", 0 0, L_000001cb5574a9a0;  1 drivers
v000001cb556c5640_0 .net *"_ivl_0", 0 0, L_000001cb5564d320;  1 drivers
v000001cb556c44c0_0 .net *"_ivl_10", 0 0, L_000001cb5564c750;  1 drivers
v000001cb556c3660_0 .net *"_ivl_2", 0 0, L_000001cb5564c7c0;  1 drivers
v000001cb556c3c00_0 .net *"_ivl_4", 0 0, L_000001cb5564d160;  1 drivers
v000001cb556c4d80_0 .net *"_ivl_6", 0 0, L_000001cb5564d080;  1 drivers
S_000001cb556d5a60 .scope generate, "genblk1[6]" "genblk1[6]" 5 102, 5 102 0, S_000001cb556d4b80;
 .timescale -9 -12;
P_000001cb555f2e20 .param/l "i" 0 5 102, +C4<0110>;
S_000001cb556d55b0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001cb556d5a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb5564c360 .functor AND 1, L_000001cb5574aa40, L_000001cb5574a0e0, C4<1>, C4<1>;
L_000001cb5564c830 .functor AND 1, L_000001cb5574a0e0, L_000001cb5574a720, C4<1>, C4<1>;
L_000001cb5564d6a0 .functor OR 1, L_000001cb5564c360, L_000001cb5564c830, C4<0>, C4<0>;
L_000001cb5564c910 .functor AND 1, L_000001cb5574aa40, L_000001cb5574a720, C4<1>, C4<1>;
L_000001cb5564ce50 .functor OR 1, L_000001cb5564d6a0, L_000001cb5564c910, C4<0>, C4<0>;
L_000001cb5564d400 .functor XOR 1, L_000001cb5574aa40, L_000001cb5574a0e0, C4<0>, C4<0>;
L_000001cb5564c9f0 .functor XOR 1, L_000001cb5564d400, L_000001cb5574a720, C4<0>, C4<0>;
v000001cb556c4e20_0 .net "Debe", 0 0, L_000001cb5564ce50;  1 drivers
v000001cb556c38e0_0 .net "Din", 0 0, L_000001cb5574a720;  1 drivers
v000001cb556c5140_0 .net "Dout", 0 0, L_000001cb5564c9f0;  1 drivers
v000001cb556c4740_0 .net "Ri", 0 0, L_000001cb5574a0e0;  1 drivers
v000001cb556c4920_0 .net "Si", 0 0, L_000001cb5574aa40;  1 drivers
v000001cb556c3700_0 .net *"_ivl_0", 0 0, L_000001cb5564c360;  1 drivers
v000001cb556c5960_0 .net *"_ivl_10", 0 0, L_000001cb5564d400;  1 drivers
v000001cb556c5820_0 .net *"_ivl_2", 0 0, L_000001cb5564c830;  1 drivers
v000001cb556c49c0_0 .net *"_ivl_4", 0 0, L_000001cb5564d6a0;  1 drivers
v000001cb556c37a0_0 .net *"_ivl_6", 0 0, L_000001cb5564c910;  1 drivers
S_000001cb556d7040 .scope generate, "genblk1[7]" "genblk1[7]" 5 102, 5 102 0, S_000001cb556d4b80;
 .timescale -9 -12;
P_000001cb555f28a0 .param/l "i" 0 5 102, +C4<0111>;
S_000001cb556d71d0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001cb556d7040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb5564c440 .functor AND 1, L_000001cb5574bf80, L_000001cb5574b120, C4<1>, C4<1>;
L_000001cb5564d7f0 .functor AND 1, L_000001cb5574b120, L_000001cb5574aea0, C4<1>, C4<1>;
L_000001cb5564ca60 .functor OR 1, L_000001cb5564c440, L_000001cb5564d7f0, C4<0>, C4<0>;
L_000001cb5564be20 .functor AND 1, L_000001cb5574bf80, L_000001cb5574aea0, C4<1>, C4<1>;
L_000001cb5564be90 .functor OR 1, L_000001cb5564ca60, L_000001cb5564be20, C4<0>, C4<0>;
L_000001cb5564bf00 .functor XOR 1, L_000001cb5574bf80, L_000001cb5574b120, C4<0>, C4<0>;
L_000001cb5564cb40 .functor XOR 1, L_000001cb5564bf00, L_000001cb5574aea0, C4<0>, C4<0>;
v000001cb556c4a60_0 .net "Debe", 0 0, L_000001cb5564be90;  1 drivers
v000001cb556c3840_0 .net "Din", 0 0, L_000001cb5574aea0;  1 drivers
v000001cb556c4f60_0 .net "Dout", 0 0, L_000001cb5564cb40;  1 drivers
v000001cb556c4ec0_0 .net "Ri", 0 0, L_000001cb5574b120;  1 drivers
v000001cb556c5460_0 .net "Si", 0 0, L_000001cb5574bf80;  1 drivers
v000001cb556c3980_0 .net *"_ivl_0", 0 0, L_000001cb5564c440;  1 drivers
v000001cb556c4ba0_0 .net *"_ivl_10", 0 0, L_000001cb5564bf00;  1 drivers
v000001cb556c4c40_0 .net *"_ivl_2", 0 0, L_000001cb5564d7f0;  1 drivers
v000001cb556c4ce0_0 .net *"_ivl_4", 0 0, L_000001cb5564ca60;  1 drivers
v000001cb556c5000_0 .net *"_ivl_6", 0 0, L_000001cb5564be20;  1 drivers
S_000001cb556d5740 .scope generate, "genblk1[8]" "genblk1[8]" 5 102, 5 102 0, S_000001cb556d4b80;
 .timescale -9 -12;
P_000001cb555f29e0 .param/l "i" 0 5 102, +C4<01000>;
S_000001cb556d5bf0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001cb556d5740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb5564cc90 .functor AND 1, L_000001cb5574c020, L_000001cb5574a180, C4<1>, C4<1>;
L_000001cb5564bf70 .functor AND 1, L_000001cb5574a180, L_000001cb5574a5e0, C4<1>, C4<1>;
L_000001cb5564bfe0 .functor OR 1, L_000001cb5564cc90, L_000001cb5564bf70, C4<0>, C4<0>;
L_000001cb5564c4b0 .functor AND 1, L_000001cb5574c020, L_000001cb5574a5e0, C4<1>, C4<1>;
L_000001cb5564e580 .functor OR 1, L_000001cb5564bfe0, L_000001cb5564c4b0, C4<0>, C4<0>;
L_000001cb5564e0b0 .functor XOR 1, L_000001cb5574c020, L_000001cb5574a180, C4<0>, C4<0>;
L_000001cb5564da90 .functor XOR 1, L_000001cb5564e0b0, L_000001cb5574a5e0, C4<0>, C4<0>;
v000001cb556c5320_0 .net "Debe", 0 0, L_000001cb5564e580;  1 drivers
v000001cb556c4100_0 .net "Din", 0 0, L_000001cb5574a5e0;  1 drivers
v000001cb556c3a20_0 .net "Dout", 0 0, L_000001cb5564da90;  1 drivers
v000001cb556c53c0_0 .net "Ri", 0 0, L_000001cb5574a180;  1 drivers
v000001cb556c50a0_0 .net "Si", 0 0, L_000001cb5574c020;  1 drivers
v000001cb556c35c0_0 .net *"_ivl_0", 0 0, L_000001cb5564cc90;  1 drivers
v000001cb556c56e0_0 .net *"_ivl_10", 0 0, L_000001cb5564e0b0;  1 drivers
v000001cb556c3ac0_0 .net *"_ivl_2", 0 0, L_000001cb5564bf70;  1 drivers
v000001cb556c51e0_0 .net *"_ivl_4", 0 0, L_000001cb5564bfe0;  1 drivers
v000001cb556c5280_0 .net *"_ivl_6", 0 0, L_000001cb5564c4b0;  1 drivers
S_000001cb556d7360 .scope generate, "genblk1[9]" "genblk1[9]" 5 102, 5 102 0, S_000001cb556d4b80;
 .timescale -9 -12;
P_000001cb555f2a20 .param/l "i" 0 5 102, +C4<01001>;
S_000001cb556d6550 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001cb556d7360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb5564eba0 .functor AND 1, L_000001cb5574c0c0, L_000001cb5574b800, C4<1>, C4<1>;
L_000001cb5564e9e0 .functor AND 1, L_000001cb5574b800, L_000001cb5574c840, C4<1>, C4<1>;
L_000001cb5564e900 .functor OR 1, L_000001cb5564eba0, L_000001cb5564e9e0, C4<0>, C4<0>;
L_000001cb5564f000 .functor AND 1, L_000001cb5574c0c0, L_000001cb5574c840, C4<1>, C4<1>;
L_000001cb5564f310 .functor OR 1, L_000001cb5564e900, L_000001cb5564f000, C4<0>, C4<0>;
L_000001cb5564e200 .functor XOR 1, L_000001cb5574c0c0, L_000001cb5574b800, C4<0>, C4<0>;
L_000001cb5564e4a0 .functor XOR 1, L_000001cb5564e200, L_000001cb5574c840, C4<0>, C4<0>;
v000001cb556c5d20_0 .net "Debe", 0 0, L_000001cb5564f310;  1 drivers
v000001cb556c3ca0_0 .net "Din", 0 0, L_000001cb5574c840;  1 drivers
v000001cb556c5aa0_0 .net "Dout", 0 0, L_000001cb5564e4a0;  1 drivers
v000001cb556c5500_0 .net "Ri", 0 0, L_000001cb5574b800;  1 drivers
v000001cb556c55a0_0 .net "Si", 0 0, L_000001cb5574c0c0;  1 drivers
v000001cb556c5780_0 .net *"_ivl_0", 0 0, L_000001cb5564eba0;  1 drivers
v000001cb556c58c0_0 .net *"_ivl_10", 0 0, L_000001cb5564e200;  1 drivers
v000001cb556c3b60_0 .net *"_ivl_2", 0 0, L_000001cb5564e9e0;  1 drivers
v000001cb556c5b40_0 .net *"_ivl_4", 0 0, L_000001cb5564e900;  1 drivers
v000001cb556c5be0_0 .net *"_ivl_6", 0 0, L_000001cb5564f000;  1 drivers
S_000001cb556d6d20 .scope generate, "genblk1[10]" "genblk1[10]" 5 102, 5 102 0, S_000001cb556d4b80;
 .timescale -9 -12;
P_000001cb555f2b60 .param/l "i" 0 5 102, +C4<01010>;
S_000001cb556d6eb0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001cb556d6d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb5564ea50 .functor AND 1, L_000001cb5574aae0, L_000001cb5574c480, C4<1>, C4<1>;
L_000001cb5564dc50 .functor AND 1, L_000001cb5574c480, L_000001cb5574c660, C4<1>, C4<1>;
L_000001cb5564f380 .functor OR 1, L_000001cb5564ea50, L_000001cb5564dc50, C4<0>, C4<0>;
L_000001cb5564ec80 .functor AND 1, L_000001cb5574aae0, L_000001cb5574c660, C4<1>, C4<1>;
L_000001cb5564eac0 .functor OR 1, L_000001cb5564f380, L_000001cb5564ec80, C4<0>, C4<0>;
L_000001cb5564f460 .functor XOR 1, L_000001cb5574aae0, L_000001cb5574c480, C4<0>, C4<0>;
L_000001cb5564e270 .functor XOR 1, L_000001cb5564f460, L_000001cb5574c660, C4<0>, C4<0>;
v000001cb556c42e0_0 .net "Debe", 0 0, L_000001cb5564eac0;  1 drivers
v000001cb556c3d40_0 .net "Din", 0 0, L_000001cb5574c660;  1 drivers
v000001cb556c4380_0 .net "Dout", 0 0, L_000001cb5564e270;  1 drivers
v000001cb556c5c80_0 .net "Ri", 0 0, L_000001cb5574c480;  1 drivers
v000001cb556c3de0_0 .net "Si", 0 0, L_000001cb5574aae0;  1 drivers
v000001cb556c3e80_0 .net *"_ivl_0", 0 0, L_000001cb5564ea50;  1 drivers
v000001cb556c4420_0 .net *"_ivl_10", 0 0, L_000001cb5564f460;  1 drivers
v000001cb556c3f20_0 .net *"_ivl_2", 0 0, L_000001cb5564dc50;  1 drivers
v000001cb556c3fc0_0 .net *"_ivl_4", 0 0, L_000001cb5564f380;  1 drivers
v000001cb556c4060_0 .net *"_ivl_6", 0 0, L_000001cb5564ec80;  1 drivers
S_000001cb556d58d0 .scope generate, "genblk1[11]" "genblk1[11]" 5 102, 5 102 0, S_000001cb556d4b80;
 .timescale -9 -12;
P_000001cb555f2ca0 .param/l "i" 0 5 102, +C4<01011>;
S_000001cb556d5d80 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001cb556d58d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb5564de80 .functor AND 1, L_000001cb5574a680, L_000001cb5574bd00, C4<1>, C4<1>;
L_000001cb5564def0 .functor AND 1, L_000001cb5574bd00, L_000001cb5574b9e0, C4<1>, C4<1>;
L_000001cb5564e3c0 .functor OR 1, L_000001cb5564de80, L_000001cb5564def0, C4<0>, C4<0>;
L_000001cb5564f150 .functor AND 1, L_000001cb5574a680, L_000001cb5574b9e0, C4<1>, C4<1>;
L_000001cb5564e510 .functor OR 1, L_000001cb5564e3c0, L_000001cb5564f150, C4<0>, C4<0>;
L_000001cb5564e970 .functor XOR 1, L_000001cb5574a680, L_000001cb5574bd00, C4<0>, C4<0>;
L_000001cb5564f230 .functor XOR 1, L_000001cb5564e970, L_000001cb5574b9e0, C4<0>, C4<0>;
v000001cb556c41a0_0 .net "Debe", 0 0, L_000001cb5564e510;  1 drivers
v000001cb556c78a0_0 .net "Din", 0 0, L_000001cb5574b9e0;  1 drivers
v000001cb556c7a80_0 .net "Dout", 0 0, L_000001cb5564f230;  1 drivers
v000001cb556c7bc0_0 .net "Ri", 0 0, L_000001cb5574bd00;  1 drivers
v000001cb556c6a40_0 .net "Si", 0 0, L_000001cb5574a680;  1 drivers
v000001cb556c5fa0_0 .net *"_ivl_0", 0 0, L_000001cb5564de80;  1 drivers
v000001cb556c6ae0_0 .net *"_ivl_10", 0 0, L_000001cb5564e970;  1 drivers
v000001cb556c8200_0 .net *"_ivl_2", 0 0, L_000001cb5564def0;  1 drivers
v000001cb556c7300_0 .net *"_ivl_4", 0 0, L_000001cb5564e3c0;  1 drivers
v000001cb556c8480_0 .net *"_ivl_6", 0 0, L_000001cb5564f150;  1 drivers
S_000001cb556d6870 .scope module, "rne_sum" "RoundNearestEven" 5 119, 6 22 0, S_000001cb556d4b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 5 "exp";
    .port_info 2 /OUTPUT 10 "ms_round";
    .port_info 3 /OUTPUT 5 "exp_round";
P_000001cb552a8390 .param/l "BS" 0 6 22, +C4<00000000000000000000000000001111>;
P_000001cb552a83c8 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000100>;
P_000001cb552a8400 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000001110>;
P_000001cb552a8438 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000001001>;
L_000001cb5564f3f0 .functor NOT 1, L_000001cb5574c520, C4<0>, C4<0>, C4<0>;
L_000001cb5564df60 .functor OR 1, L_000001cb5574bbc0, L_000001cb5574b6c0, C4<0>, C4<0>;
L_000001cb5564e430 .functor AND 1, L_000001cb5574bda0, L_000001cb5564df60, C4<1>, C4<1>;
v000001cb556c6b80_0 .net *"_ivl_11", 9 0, L_000001cb5574a220;  1 drivers
v000001cb556c6680_0 .net *"_ivl_12", 10 0, L_000001cb5574c5c0;  1 drivers
L_000001cb55760bd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb556c7940_0 .net *"_ivl_15", 0 0, L_000001cb55760bd0;  1 drivers
v000001cb556c79e0_0 .net *"_ivl_17", 0 0, L_000001cb5574b6c0;  1 drivers
v000001cb556c7620_0 .net *"_ivl_19", 0 0, L_000001cb5564df60;  1 drivers
v000001cb556c6040_0 .net *"_ivl_21", 0 0, L_000001cb5564e430;  1 drivers
L_000001cb55760c18 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v000001cb556c7120_0 .net/2u *"_ivl_22", 10 0, L_000001cb55760c18;  1 drivers
L_000001cb55760c60 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001cb556c7580_0 .net/2u *"_ivl_24", 10 0, L_000001cb55760c60;  1 drivers
v000001cb556c60e0_0 .net *"_ivl_26", 10 0, L_000001cb5574afe0;  1 drivers
v000001cb556c71c0_0 .net *"_ivl_3", 3 0, L_000001cb5574bc60;  1 drivers
v000001cb556c65e0_0 .net *"_ivl_33", 0 0, L_000001cb5574a2c0;  1 drivers
v000001cb556c6180_0 .net *"_ivl_34", 4 0, L_000001cb5574ae00;  1 drivers
L_000001cb55760ca8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001cb556c7b20_0 .net *"_ivl_37", 3 0, L_000001cb55760ca8;  1 drivers
v000001cb556c67c0_0 .net *"_ivl_7", 0 0, L_000001cb5574c520;  1 drivers
v000001cb556c7c60_0 .net "boolean", 0 0, L_000001cb5574bbc0;  1 drivers
v000001cb556c69a0_0 .net "exp", 4 0, L_000001cb5574c340;  alias, 1 drivers
v000001cb556c5f00_0 .net "exp_round", 4 0, L_000001cb5574a400;  alias, 1 drivers
v000001cb556c6c20_0 .net "guard", 0 0, L_000001cb5574bda0;  1 drivers
v000001cb556c6360_0 .net "is_even", 0 0, L_000001cb5564f3f0;  1 drivers
v000001cb556c7ee0_0 .net "ms", 14 0, L_000001cb5574c2a0;  alias, 1 drivers
v000001cb556c76c0_0 .net "ms_round", 9 0, L_000001cb5574acc0;  alias, 1 drivers
v000001cb556c7d00_0 .net "temp", 10 0, L_000001cb5574a860;  1 drivers
L_000001cb5574bda0 .part L_000001cb5574c2a0, 4, 1;
L_000001cb5574bc60 .part L_000001cb5574c2a0, 0, 4;
L_000001cb5574bbc0 .reduce/or L_000001cb5574bc60;
L_000001cb5574c520 .part L_000001cb5574c2a0, 5, 1;
L_000001cb5574a220 .part L_000001cb5574c2a0, 5, 10;
L_000001cb5574c5c0 .concat [ 10 1 0 0], L_000001cb5574a220, L_000001cb55760bd0;
L_000001cb5574b6c0 .reduce/nor L_000001cb5564f3f0;
L_000001cb5574afe0 .functor MUXZ 11, L_000001cb55760c60, L_000001cb55760c18, L_000001cb5564e430, C4<>;
L_000001cb5574a860 .arith/sum 11, L_000001cb5574c5c0, L_000001cb5574afe0;
L_000001cb5574acc0 .part L_000001cb5574a860, 0, 10;
L_000001cb5574a2c0 .part L_000001cb5574a860, 10, 1;
L_000001cb5574ae00 .concat [ 1 4 0 0], L_000001cb5574a2c0, L_000001cb55760ca8;
L_000001cb5574a400 .arith/sum 5, L_000001cb5574c340, L_000001cb5574ae00;
S_000001cb556d5f10 .scope module, "subsito1" "RestaExp_sum" 5 239, 5 19 0, S_000001cb5529c080;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
P_000001cb552efca0 .param/l "BS" 0 5 19, +C4<00000000000000000000000000001111>;
P_000001cb552efcd8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000100>;
P_000001cb552efd10 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000001001>;
v000001cb556dfc50_0 .net "Debe", 5 0, L_000001cb557466c0;  1 drivers
v000001cb556df110_0 .net "F", 4 0, L_000001cb55746080;  alias, 1 drivers
v000001cb556dfcf0_0 .net "R", 4 0, L_000001cb55746440;  alias, 1 drivers
v000001cb556df1b0_0 .net "S", 4 0, L_000001cb55745a40;  alias, 1 drivers
L_000001cb557607e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb556dfe30_0 .net/2u *"_ivl_39", 0 0, L_000001cb557607e0;  1 drivers
L_000001cb55745ae0 .part L_000001cb55745a40, 0, 1;
L_000001cb55745180 .part L_000001cb55746440, 0, 1;
L_000001cb55746620 .part L_000001cb557466c0, 0, 1;
L_000001cb55745b80 .part L_000001cb55745a40, 1, 1;
L_000001cb55745cc0 .part L_000001cb55746440, 1, 1;
L_000001cb55745220 .part L_000001cb557466c0, 1, 1;
L_000001cb55745400 .part L_000001cb55745a40, 2, 1;
L_000001cb55746da0 .part L_000001cb55746440, 2, 1;
L_000001cb55745540 .part L_000001cb557466c0, 2, 1;
L_000001cb557469e0 .part L_000001cb55745a40, 3, 1;
L_000001cb55746a80 .part L_000001cb55746440, 3, 1;
L_000001cb55746800 .part L_000001cb557466c0, 3, 1;
L_000001cb55745ea0 .part L_000001cb55745a40, 4, 1;
L_000001cb55745fe0 .part L_000001cb55746440, 4, 1;
L_000001cb557464e0 .part L_000001cb557466c0, 4, 1;
LS_000001cb55746080_0_0 .concat8 [ 1 1 1 1], L_000001cb55651610, L_000001cb55651220, L_000001cb556510d0, L_000001cb55651c30;
LS_000001cb55746080_0_4 .concat8 [ 1 0 0 0], L_000001cb5564b8e0;
L_000001cb55746080 .concat8 [ 4 1 0 0], LS_000001cb55746080_0_0, LS_000001cb55746080_0_4;
LS_000001cb557466c0_0_0 .concat8 [ 1 1 1 1], L_000001cb557607e0, L_000001cb55651a00, L_000001cb55651680, L_000001cb556516f0;
LS_000001cb557466c0_0_4 .concat8 [ 1 1 0 0], L_000001cb55651ae0, L_000001cb5564bc60;
L_000001cb557466c0 .concat8 [ 4 2 0 0], LS_000001cb557466c0_0_0, LS_000001cb557466c0_0_4;
S_000001cb556d6b90 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001cb556d5f10;
 .timescale -9 -12;
P_000001cb555f32e0 .param/l "i" 0 5 28, +C4<00>;
S_000001cb556d63c0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001cb556d6b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb5564ff50 .functor NOT 1, L_000001cb55745ae0, C4<0>, C4<0>, C4<0>;
L_000001cb55651370 .functor AND 1, L_000001cb5564ff50, L_000001cb55745180, C4<1>, C4<1>;
L_000001cb556515a0 .functor NOT 1, L_000001cb55745ae0, C4<0>, C4<0>, C4<0>;
L_000001cb55651290 .functor AND 1, L_000001cb556515a0, L_000001cb55746620, C4<1>, C4<1>;
L_000001cb55651f40 .functor OR 1, L_000001cb55651370, L_000001cb55651290, C4<0>, C4<0>;
L_000001cb55651b50 .functor AND 1, L_000001cb55745180, L_000001cb55746620, C4<1>, C4<1>;
L_000001cb55651a00 .functor OR 1, L_000001cb55651f40, L_000001cb55651b50, C4<0>, C4<0>;
L_000001cb55651fb0 .functor XOR 1, L_000001cb55745ae0, L_000001cb55745180, C4<0>, C4<0>;
L_000001cb55651610 .functor XOR 1, L_000001cb55651fb0, L_000001cb55746620, C4<0>, C4<0>;
v000001cb556c7800_0 .net "Debe", 0 0, L_000001cb55651a00;  1 drivers
v000001cb556c5e60_0 .net "Din", 0 0, L_000001cb55746620;  1 drivers
v000001cb556c74e0_0 .net "Dout", 0 0, L_000001cb55651610;  1 drivers
v000001cb556c64a0_0 .net "Ri", 0 0, L_000001cb55745180;  1 drivers
v000001cb556e03d0_0 .net "Si", 0 0, L_000001cb55745ae0;  1 drivers
v000001cb556e0ab0_0 .net *"_ivl_0", 0 0, L_000001cb5564ff50;  1 drivers
v000001cb556df430_0 .net *"_ivl_10", 0 0, L_000001cb55651b50;  1 drivers
v000001cb556e0c90_0 .net *"_ivl_14", 0 0, L_000001cb55651fb0;  1 drivers
v000001cb556defd0_0 .net *"_ivl_2", 0 0, L_000001cb55651370;  1 drivers
v000001cb556e0830_0 .net *"_ivl_4", 0 0, L_000001cb556515a0;  1 drivers
v000001cb556df250_0 .net *"_ivl_6", 0 0, L_000001cb55651290;  1 drivers
v000001cb556dfbb0_0 .net *"_ivl_8", 0 0, L_000001cb55651f40;  1 drivers
S_000001cb556d60a0 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001cb556d5f10;
 .timescale -9 -12;
P_000001cb555f3d20 .param/l "i" 0 5 28, +C4<01>;
S_000001cb556d6230 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001cb556d60a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb556513e0 .functor NOT 1, L_000001cb55745b80, C4<0>, C4<0>, C4<0>;
L_000001cb55651450 .functor AND 1, L_000001cb556513e0, L_000001cb55745cc0, C4<1>, C4<1>;
L_000001cb55651d10 .functor NOT 1, L_000001cb55745b80, C4<0>, C4<0>, C4<0>;
L_000001cb55651df0 .functor AND 1, L_000001cb55651d10, L_000001cb55745220, C4<1>, C4<1>;
L_000001cb55651d80 .functor OR 1, L_000001cb55651450, L_000001cb55651df0, C4<0>, C4<0>;
L_000001cb55651e60 .functor AND 1, L_000001cb55745cc0, L_000001cb55745220, C4<1>, C4<1>;
L_000001cb55651680 .functor OR 1, L_000001cb55651d80, L_000001cb55651e60, C4<0>, C4<0>;
L_000001cb55651140 .functor XOR 1, L_000001cb55745b80, L_000001cb55745cc0, C4<0>, C4<0>;
L_000001cb55651220 .functor XOR 1, L_000001cb55651140, L_000001cb55745220, C4<0>, C4<0>;
v000001cb556e0010_0 .net "Debe", 0 0, L_000001cb55651680;  1 drivers
v000001cb556e0b50_0 .net "Din", 0 0, L_000001cb55745220;  1 drivers
v000001cb556df930_0 .net "Dout", 0 0, L_000001cb55651220;  1 drivers
v000001cb556def30_0 .net "Ri", 0 0, L_000001cb55745cc0;  1 drivers
v000001cb556df6b0_0 .net "Si", 0 0, L_000001cb55745b80;  1 drivers
v000001cb556e08d0_0 .net *"_ivl_0", 0 0, L_000001cb556513e0;  1 drivers
v000001cb556dedf0_0 .net *"_ivl_10", 0 0, L_000001cb55651e60;  1 drivers
v000001cb556e0f10_0 .net *"_ivl_14", 0 0, L_000001cb55651140;  1 drivers
v000001cb556df2f0_0 .net *"_ivl_2", 0 0, L_000001cb55651450;  1 drivers
v000001cb556e0650_0 .net *"_ivl_4", 0 0, L_000001cb55651d10;  1 drivers
v000001cb556e05b0_0 .net *"_ivl_6", 0 0, L_000001cb55651df0;  1 drivers
v000001cb556df070_0 .net *"_ivl_8", 0 0, L_000001cb55651d80;  1 drivers
S_000001cb556d66e0 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001cb556d5f10;
 .timescale -9 -12;
P_000001cb555f3820 .param/l "i" 0 5 28, +C4<010>;
S_000001cb556e7f30 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001cb556d66e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb556514c0 .functor NOT 1, L_000001cb55745400, C4<0>, C4<0>, C4<0>;
L_000001cb55651760 .functor AND 1, L_000001cb556514c0, L_000001cb55746da0, C4<1>, C4<1>;
L_000001cb55651300 .functor NOT 1, L_000001cb55745400, C4<0>, C4<0>, C4<0>;
L_000001cb55651990 .functor AND 1, L_000001cb55651300, L_000001cb55745540, C4<1>, C4<1>;
L_000001cb55651ed0 .functor OR 1, L_000001cb55651760, L_000001cb55651990, C4<0>, C4<0>;
L_000001cb55651ca0 .functor AND 1, L_000001cb55746da0, L_000001cb55745540, C4<1>, C4<1>;
L_000001cb556516f0 .functor OR 1, L_000001cb55651ed0, L_000001cb55651ca0, C4<0>, C4<0>;
L_000001cb55651530 .functor XOR 1, L_000001cb55745400, L_000001cb55746da0, C4<0>, C4<0>;
L_000001cb556510d0 .functor XOR 1, L_000001cb55651530, L_000001cb55745540, C4<0>, C4<0>;
v000001cb556e14b0_0 .net "Debe", 0 0, L_000001cb556516f0;  1 drivers
v000001cb556e1190_0 .net "Din", 0 0, L_000001cb55745540;  1 drivers
v000001cb556e0510_0 .net "Dout", 0 0, L_000001cb556510d0;  1 drivers
v000001cb556e00b0_0 .net "Ri", 0 0, L_000001cb55746da0;  1 drivers
v000001cb556dfa70_0 .net "Si", 0 0, L_000001cb55745400;  1 drivers
v000001cb556e0bf0_0 .net *"_ivl_0", 0 0, L_000001cb556514c0;  1 drivers
v000001cb556e1410_0 .net *"_ivl_10", 0 0, L_000001cb55651ca0;  1 drivers
v000001cb556e0d30_0 .net *"_ivl_14", 0 0, L_000001cb55651530;  1 drivers
v000001cb556df390_0 .net *"_ivl_2", 0 0, L_000001cb55651760;  1 drivers
v000001cb556e0970_0 .net *"_ivl_4", 0 0, L_000001cb55651300;  1 drivers
v000001cb556e0a10_0 .net *"_ivl_6", 0 0, L_000001cb55651990;  1 drivers
v000001cb556e0150_0 .net *"_ivl_8", 0 0, L_000001cb55651ed0;  1 drivers
S_000001cb556e9380 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001cb556d5f10;
 .timescale -9 -12;
P_000001cb555f3e20 .param/l "i" 0 5 28, +C4<011>;
S_000001cb556e9060 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001cb556e9380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb556517d0 .functor NOT 1, L_000001cb557469e0, C4<0>, C4<0>, C4<0>;
L_000001cb55651840 .functor AND 1, L_000001cb556517d0, L_000001cb55746a80, C4<1>, C4<1>;
L_000001cb556511b0 .functor NOT 1, L_000001cb557469e0, C4<0>, C4<0>, C4<0>;
L_000001cb556518b0 .functor AND 1, L_000001cb556511b0, L_000001cb55746800, C4<1>, C4<1>;
L_000001cb55651920 .functor OR 1, L_000001cb55651840, L_000001cb556518b0, C4<0>, C4<0>;
L_000001cb55651a70 .functor AND 1, L_000001cb55746a80, L_000001cb55746800, C4<1>, C4<1>;
L_000001cb55651ae0 .functor OR 1, L_000001cb55651920, L_000001cb55651a70, C4<0>, C4<0>;
L_000001cb55651bc0 .functor XOR 1, L_000001cb557469e0, L_000001cb55746a80, C4<0>, C4<0>;
L_000001cb55651c30 .functor XOR 1, L_000001cb55651bc0, L_000001cb55746800, C4<0>, C4<0>;
v000001cb556e0330_0 .net "Debe", 0 0, L_000001cb55651ae0;  1 drivers
v000001cb556df4d0_0 .net "Din", 0 0, L_000001cb55746800;  1 drivers
v000001cb556e0dd0_0 .net "Dout", 0 0, L_000001cb55651c30;  1 drivers
v000001cb556df610_0 .net "Ri", 0 0, L_000001cb55746a80;  1 drivers
v000001cb556dfd90_0 .net "Si", 0 0, L_000001cb557469e0;  1 drivers
v000001cb556df890_0 .net *"_ivl_0", 0 0, L_000001cb556517d0;  1 drivers
v000001cb556e10f0_0 .net *"_ivl_10", 0 0, L_000001cb55651a70;  1 drivers
v000001cb556df570_0 .net *"_ivl_14", 0 0, L_000001cb55651bc0;  1 drivers
v000001cb556dfed0_0 .net *"_ivl_2", 0 0, L_000001cb55651840;  1 drivers
v000001cb556e0e70_0 .net *"_ivl_4", 0 0, L_000001cb556511b0;  1 drivers
v000001cb556e0fb0_0 .net *"_ivl_6", 0 0, L_000001cb556518b0;  1 drivers
v000001cb556e1230_0 .net *"_ivl_8", 0 0, L_000001cb55651920;  1 drivers
S_000001cb556e8890 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001cb556d5f10;
 .timescale -9 -12;
P_000001cb555f34a0 .param/l "i" 0 5 28, +C4<0100>;
S_000001cb556e8700 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001cb556e8890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb5564aca0 .functor NOT 1, L_000001cb55745ea0, C4<0>, C4<0>, C4<0>;
L_000001cb5564a840 .functor AND 1, L_000001cb5564aca0, L_000001cb55745fe0, C4<1>, C4<1>;
L_000001cb5564b100 .functor NOT 1, L_000001cb55745ea0, C4<0>, C4<0>, C4<0>;
L_000001cb5564a140 .functor AND 1, L_000001cb5564b100, L_000001cb557464e0, C4<1>, C4<1>;
L_000001cb5564b9c0 .functor OR 1, L_000001cb5564a840, L_000001cb5564a140, C4<0>, C4<0>;
L_000001cb5564b1e0 .functor AND 1, L_000001cb55745fe0, L_000001cb557464e0, C4<1>, C4<1>;
L_000001cb5564bc60 .functor OR 1, L_000001cb5564b9c0, L_000001cb5564b1e0, C4<0>, C4<0>;
L_000001cb5564b250 .functor XOR 1, L_000001cb55745ea0, L_000001cb55745fe0, C4<0>, C4<0>;
L_000001cb5564b8e0 .functor XOR 1, L_000001cb5564b250, L_000001cb557464e0, C4<0>, C4<0>;
v000001cb556dfb10_0 .net "Debe", 0 0, L_000001cb5564bc60;  1 drivers
v000001cb556e1050_0 .net "Din", 0 0, L_000001cb557464e0;  1 drivers
v000001cb556dff70_0 .net "Dout", 0 0, L_000001cb5564b8e0;  1 drivers
v000001cb556dee90_0 .net "Ri", 0 0, L_000001cb55745fe0;  1 drivers
v000001cb556e12d0_0 .net "Si", 0 0, L_000001cb55745ea0;  1 drivers
v000001cb556df7f0_0 .net *"_ivl_0", 0 0, L_000001cb5564aca0;  1 drivers
v000001cb556e1370_0 .net *"_ivl_10", 0 0, L_000001cb5564b1e0;  1 drivers
v000001cb556df750_0 .net *"_ivl_14", 0 0, L_000001cb5564b250;  1 drivers
v000001cb556e01f0_0 .net *"_ivl_2", 0 0, L_000001cb5564a840;  1 drivers
v000001cb556e1550_0 .net *"_ivl_4", 0 0, L_000001cb5564b100;  1 drivers
v000001cb556df9d0_0 .net *"_ivl_6", 0 0, L_000001cb5564a140;  1 drivers
v000001cb556e0290_0 .net *"_ivl_8", 0 0, L_000001cb5564b9c0;  1 drivers
S_000001cb556e7a80 .scope module, "subsito2" "RestaExp_sum" 5 240, 5 19 0, S_000001cb5529c080;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
P_000001cb552e7f90 .param/l "BS" 0 5 19, +C4<00000000000000000000000000001111>;
P_000001cb552e7fc8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000100>;
P_000001cb552e8000 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000001001>;
v000001cb556e19b0_0 .net "Debe", 5 0, L_000001cb55748b00;  1 drivers
v000001cb556e2d10_0 .net "F", 4 0, L_000001cb55748560;  alias, 1 drivers
v000001cb556e1a50_0 .net "R", 4 0, L_000001cb55745a40;  alias, 1 drivers
v000001cb556e2590_0 .net "S", 4 0, L_000001cb55746440;  alias, 1 drivers
L_000001cb55760828 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb556e3030_0 .net/2u *"_ivl_39", 0 0, L_000001cb55760828;  1 drivers
L_000001cb55745360 .part L_000001cb55746440, 0, 1;
L_000001cb55746e40 .part L_000001cb55745a40, 0, 1;
L_000001cb55746ee0 .part L_000001cb55748b00, 0, 1;
L_000001cb55746760 .part L_000001cb55746440, 1, 1;
L_000001cb557461c0 .part L_000001cb55745a40, 1, 1;
L_000001cb557454a0 .part L_000001cb55748b00, 1, 1;
L_000001cb557470c0 .part L_000001cb55746440, 2, 1;
L_000001cb55746260 .part L_000001cb55745a40, 2, 1;
L_000001cb55746300 .part L_000001cb55748b00, 2, 1;
L_000001cb557463a0 .part L_000001cb55746440, 3, 1;
L_000001cb55747340 .part L_000001cb55745a40, 3, 1;
L_000001cb557484c0 .part L_000001cb55748b00, 3, 1;
L_000001cb55747ca0 .part L_000001cb55746440, 4, 1;
L_000001cb55747f20 .part L_000001cb55745a40, 4, 1;
L_000001cb5574a040 .part L_000001cb55748b00, 4, 1;
LS_000001cb55748560_0_0 .concat8 [ 1 1 1 1], L_000001cb5564b3a0, L_000001cb5564b790, L_000001cb5564b800, L_000001cb5564a8b0;
LS_000001cb55748560_0_4 .concat8 [ 1 0 0 0], L_000001cb5564a990;
L_000001cb55748560 .concat8 [ 4 1 0 0], LS_000001cb55748560_0_0, LS_000001cb55748560_0_4;
LS_000001cb55748b00_0_0 .concat8 [ 1 1 1 1], L_000001cb55760828, L_000001cb5564b6b0, L_000001cb5564ac30, L_000001cb5564ad80;
LS_000001cb55748b00_0_4 .concat8 [ 1 1 0 0], L_000001cb5564a6f0, L_000001cb5564a220;
L_000001cb55748b00 .concat8 [ 4 2 0 0], LS_000001cb55748b00_0_0, LS_000001cb55748b00_0_4;
S_000001cb556e7760 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001cb556e7a80;
 .timescale -9 -12;
P_000001cb555f38a0 .param/l "i" 0 5 28, +C4<00>;
S_000001cb556e7c10 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001cb556e7760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb5564aa00 .functor NOT 1, L_000001cb55745360, C4<0>, C4<0>, C4<0>;
L_000001cb5564ba30 .functor AND 1, L_000001cb5564aa00, L_000001cb55746e40, C4<1>, C4<1>;
L_000001cb5564aa70 .functor NOT 1, L_000001cb55745360, C4<0>, C4<0>, C4<0>;
L_000001cb5564a760 .functor AND 1, L_000001cb5564aa70, L_000001cb55746ee0, C4<1>, C4<1>;
L_000001cb5564a530 .functor OR 1, L_000001cb5564ba30, L_000001cb5564a760, C4<0>, C4<0>;
L_000001cb5564afb0 .functor AND 1, L_000001cb55746e40, L_000001cb55746ee0, C4<1>, C4<1>;
L_000001cb5564b6b0 .functor OR 1, L_000001cb5564a530, L_000001cb5564afb0, C4<0>, C4<0>;
L_000001cb5564aae0 .functor XOR 1, L_000001cb55745360, L_000001cb55746e40, C4<0>, C4<0>;
L_000001cb5564b3a0 .functor XOR 1, L_000001cb5564aae0, L_000001cb55746ee0, C4<0>, C4<0>;
v000001cb556e0470_0 .net "Debe", 0 0, L_000001cb5564b6b0;  1 drivers
v000001cb556e06f0_0 .net "Din", 0 0, L_000001cb55746ee0;  1 drivers
v000001cb556e0790_0 .net "Dout", 0 0, L_000001cb5564b3a0;  1 drivers
v000001cb556e2db0_0 .net "Ri", 0 0, L_000001cb55746e40;  1 drivers
v000001cb556e3170_0 .net "Si", 0 0, L_000001cb55745360;  1 drivers
v000001cb556e3cb0_0 .net *"_ivl_0", 0 0, L_000001cb5564aa00;  1 drivers
v000001cb556e32b0_0 .net *"_ivl_10", 0 0, L_000001cb5564afb0;  1 drivers
v000001cb556e1690_0 .net *"_ivl_14", 0 0, L_000001cb5564aae0;  1 drivers
v000001cb556e3990_0 .net *"_ivl_2", 0 0, L_000001cb5564ba30;  1 drivers
v000001cb556e1e10_0 .net *"_ivl_4", 0 0, L_000001cb5564aa70;  1 drivers
v000001cb556e2a90_0 .net *"_ivl_6", 0 0, L_000001cb5564a760;  1 drivers
v000001cb556e1eb0_0 .net *"_ivl_8", 0 0, L_000001cb5564a530;  1 drivers
S_000001cb556e7da0 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001cb556e7a80;
 .timescale -9 -12;
P_000001cb555f3960 .param/l "i" 0 5 28, +C4<01>;
S_000001cb556e75d0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001cb556e7da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb5564aed0 .functor NOT 1, L_000001cb55746760, C4<0>, C4<0>, C4<0>;
L_000001cb5564b640 .functor AND 1, L_000001cb5564aed0, L_000001cb557461c0, C4<1>, C4<1>;
L_000001cb5564ab50 .functor NOT 1, L_000001cb55746760, C4<0>, C4<0>, C4<0>;
L_000001cb5564a3e0 .functor AND 1, L_000001cb5564ab50, L_000001cb557454a0, C4<1>, C4<1>;
L_000001cb5564b5d0 .functor OR 1, L_000001cb5564b640, L_000001cb5564a3e0, C4<0>, C4<0>;
L_000001cb5564ad10 .functor AND 1, L_000001cb557461c0, L_000001cb557454a0, C4<1>, C4<1>;
L_000001cb5564ac30 .functor OR 1, L_000001cb5564b5d0, L_000001cb5564ad10, C4<0>, C4<0>;
L_000001cb5564b720 .functor XOR 1, L_000001cb55746760, L_000001cb557461c0, C4<0>, C4<0>;
L_000001cb5564b790 .functor XOR 1, L_000001cb5564b720, L_000001cb557454a0, C4<0>, C4<0>;
v000001cb556e35d0_0 .net "Debe", 0 0, L_000001cb5564ac30;  1 drivers
v000001cb556e3710_0 .net "Din", 0 0, L_000001cb557454a0;  1 drivers
v000001cb556e3a30_0 .net "Dout", 0 0, L_000001cb5564b790;  1 drivers
v000001cb556e30d0_0 .net "Ri", 0 0, L_000001cb557461c0;  1 drivers
v000001cb556e1b90_0 .net "Si", 0 0, L_000001cb55746760;  1 drivers
v000001cb556e3350_0 .net *"_ivl_0", 0 0, L_000001cb5564aed0;  1 drivers
v000001cb556e1f50_0 .net *"_ivl_10", 0 0, L_000001cb5564ad10;  1 drivers
v000001cb556e2950_0 .net *"_ivl_14", 0 0, L_000001cb5564b720;  1 drivers
v000001cb556e2e50_0 .net *"_ivl_2", 0 0, L_000001cb5564b640;  1 drivers
v000001cb556e3ad0_0 .net *"_ivl_4", 0 0, L_000001cb5564ab50;  1 drivers
v000001cb556e29f0_0 .net *"_ivl_6", 0 0, L_000001cb5564a3e0;  1 drivers
v000001cb556e1ff0_0 .net *"_ivl_8", 0 0, L_000001cb5564b5d0;  1 drivers
S_000001cb556e80c0 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001cb556e7a80;
 .timescale -9 -12;
P_000001cb555f4c20 .param/l "i" 0 5 28, +C4<010>;
S_000001cb556e78f0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001cb556e80c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb5564b560 .functor NOT 1, L_000001cb557470c0, C4<0>, C4<0>, C4<0>;
L_000001cb5564abc0 .functor AND 1, L_000001cb5564b560, L_000001cb55746260, C4<1>, C4<1>;
L_000001cb5564b410 .functor NOT 1, L_000001cb557470c0, C4<0>, C4<0>, C4<0>;
L_000001cb5564a450 .functor AND 1, L_000001cb5564b410, L_000001cb55746300, C4<1>, C4<1>;
L_000001cb5564b020 .functor OR 1, L_000001cb5564abc0, L_000001cb5564a450, C4<0>, C4<0>;
L_000001cb5564a4c0 .functor AND 1, L_000001cb55746260, L_000001cb55746300, C4<1>, C4<1>;
L_000001cb5564ad80 .functor OR 1, L_000001cb5564b020, L_000001cb5564a4c0, C4<0>, C4<0>;
L_000001cb5564a5a0 .functor XOR 1, L_000001cb557470c0, L_000001cb55746260, C4<0>, C4<0>;
L_000001cb5564b800 .functor XOR 1, L_000001cb5564a5a0, L_000001cb55746300, C4<0>, C4<0>;
v000001cb556e3210_0 .net "Debe", 0 0, L_000001cb5564ad80;  1 drivers
v000001cb556e37b0_0 .net "Din", 0 0, L_000001cb55746300;  1 drivers
v000001cb556e2ef0_0 .net "Dout", 0 0, L_000001cb5564b800;  1 drivers
v000001cb556e33f0_0 .net "Ri", 0 0, L_000001cb55746260;  1 drivers
v000001cb556e3850_0 .net "Si", 0 0, L_000001cb557470c0;  1 drivers
v000001cb556e2630_0 .net *"_ivl_0", 0 0, L_000001cb5564b560;  1 drivers
v000001cb556e3490_0 .net *"_ivl_10", 0 0, L_000001cb5564a4c0;  1 drivers
v000001cb556e2450_0 .net *"_ivl_14", 0 0, L_000001cb5564a5a0;  1 drivers
v000001cb556e26d0_0 .net *"_ivl_2", 0 0, L_000001cb5564abc0;  1 drivers
v000001cb556e3530_0 .net *"_ivl_4", 0 0, L_000001cb5564b410;  1 drivers
v000001cb556e17d0_0 .net *"_ivl_6", 0 0, L_000001cb5564a450;  1 drivers
v000001cb556e2770_0 .net *"_ivl_8", 0 0, L_000001cb5564b020;  1 drivers
S_000001cb556e8250 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001cb556e7a80;
 .timescale -9 -12;
P_000001cb555f4360 .param/l "i" 0 5 28, +C4<011>;
S_000001cb556e83e0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001cb556e8250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb5564a610 .functor NOT 1, L_000001cb557463a0, C4<0>, C4<0>, C4<0>;
L_000001cb5564b2c0 .functor AND 1, L_000001cb5564a610, L_000001cb55747340, C4<1>, C4<1>;
L_000001cb5564a680 .functor NOT 1, L_000001cb557463a0, C4<0>, C4<0>, C4<0>;
L_000001cb5564a290 .functor AND 1, L_000001cb5564a680, L_000001cb557484c0, C4<1>, C4<1>;
L_000001cb5564b330 .functor OR 1, L_000001cb5564b2c0, L_000001cb5564a290, C4<0>, C4<0>;
L_000001cb5564a0d0 .functor AND 1, L_000001cb55747340, L_000001cb557484c0, C4<1>, C4<1>;
L_000001cb5564a6f0 .functor OR 1, L_000001cb5564b330, L_000001cb5564a0d0, C4<0>, C4<0>;
L_000001cb5564b870 .functor XOR 1, L_000001cb557463a0, L_000001cb55747340, C4<0>, C4<0>;
L_000001cb5564a8b0 .functor XOR 1, L_000001cb5564b870, L_000001cb557484c0, C4<0>, C4<0>;
v000001cb556e21d0_0 .net "Debe", 0 0, L_000001cb5564a6f0;  1 drivers
v000001cb556e2270_0 .net "Din", 0 0, L_000001cb557484c0;  1 drivers
v000001cb556e1c30_0 .net "Dout", 0 0, L_000001cb5564a8b0;  1 drivers
v000001cb556e2bd0_0 .net "Ri", 0 0, L_000001cb55747340;  1 drivers
v000001cb556e3670_0 .net "Si", 0 0, L_000001cb557463a0;  1 drivers
v000001cb556e2130_0 .net *"_ivl_0", 0 0, L_000001cb5564a610;  1 drivers
v000001cb556e1730_0 .net *"_ivl_10", 0 0, L_000001cb5564a0d0;  1 drivers
v000001cb556e38f0_0 .net *"_ivl_14", 0 0, L_000001cb5564b870;  1 drivers
v000001cb556e3b70_0 .net *"_ivl_2", 0 0, L_000001cb5564b2c0;  1 drivers
v000001cb556e2f90_0 .net *"_ivl_4", 0 0, L_000001cb5564a680;  1 drivers
v000001cb556e2090_0 .net *"_ivl_6", 0 0, L_000001cb5564a290;  1 drivers
v000001cb556e1910_0 .net *"_ivl_8", 0 0, L_000001cb5564b330;  1 drivers
S_000001cb556e91f0 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001cb556e7a80;
 .timescale -9 -12;
P_000001cb555f4e20 .param/l "i" 0 5 28, +C4<0100>;
S_000001cb556e8a20 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001cb556e91f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb5564a370 .functor NOT 1, L_000001cb55747ca0, C4<0>, C4<0>, C4<0>;
L_000001cb5564b4f0 .functor AND 1, L_000001cb5564a370, L_000001cb55747f20, C4<1>, C4<1>;
L_000001cb5564b950 .functor NOT 1, L_000001cb55747ca0, C4<0>, C4<0>, C4<0>;
L_000001cb5564a7d0 .functor AND 1, L_000001cb5564b950, L_000001cb5574a040, C4<1>, C4<1>;
L_000001cb5564baa0 .functor OR 1, L_000001cb5564b4f0, L_000001cb5564a7d0, C4<0>, C4<0>;
L_000001cb5564a920 .functor AND 1, L_000001cb55747f20, L_000001cb5574a040, C4<1>, C4<1>;
L_000001cb5564a220 .functor OR 1, L_000001cb5564baa0, L_000001cb5564a920, C4<0>, C4<0>;
L_000001cb5564b480 .functor XOR 1, L_000001cb55747ca0, L_000001cb55747f20, C4<0>, C4<0>;
L_000001cb5564a990 .functor XOR 1, L_000001cb5564b480, L_000001cb5574a040, C4<0>, C4<0>;
v000001cb556e2b30_0 .net "Debe", 0 0, L_000001cb5564a220;  1 drivers
v000001cb556e2310_0 .net "Din", 0 0, L_000001cb5574a040;  1 drivers
v000001cb556e2c70_0 .net "Dout", 0 0, L_000001cb5564a990;  1 drivers
v000001cb556e2810_0 .net "Ri", 0 0, L_000001cb55747f20;  1 drivers
v000001cb556e3c10_0 .net "Si", 0 0, L_000001cb55747ca0;  1 drivers
v000001cb556e28b0_0 .net *"_ivl_0", 0 0, L_000001cb5564a370;  1 drivers
v000001cb556e23b0_0 .net *"_ivl_10", 0 0, L_000001cb5564a920;  1 drivers
v000001cb556e24f0_0 .net *"_ivl_14", 0 0, L_000001cb5564b480;  1 drivers
v000001cb556e3d50_0 .net *"_ivl_2", 0 0, L_000001cb5564b4f0;  1 drivers
v000001cb556e1d70_0 .net *"_ivl_4", 0 0, L_000001cb5564b950;  1 drivers
v000001cb556e15f0_0 .net *"_ivl_6", 0 0, L_000001cb5564a7d0;  1 drivers
v000001cb556e1870_0 .net *"_ivl_8", 0 0, L_000001cb5564baa0;  1 drivers
S_000001cb556e8bb0 .scope module, "U_DIV" "DivHP" 4 72, 7 70 0, S_000001cb5550eb60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "S";
    .port_info 1 /INPUT 16 "R";
    .port_info 2 /OUTPUT 16 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inv_op";
    .port_info 6 /OUTPUT 1 "inexact";
P_000001cb552d7b10 .param/l "BS" 0 7 70, +C4<00000000000000000000000000001111>;
P_000001cb552d7b48 .param/l "EBS" 0 7 70, +C4<00000000000000000000000000000100>;
P_000001cb552d7b80 .param/l "MBS" 0 7 70, +C4<00000000000000000000000000001001>;
L_000001cb557fdad0 .functor XOR 1, L_000001cb5575f8a0, L_000001cb5575f940, C4<0>, C4<0>;
L_000001cb557fd600 .functor AND 1, L_000001cb5575f620, L_000001cb5575e0e0, C4<1>, C4<1>;
L_000001cb557fd210 .functor AND 1, L_000001cb5575f9e0, L_000001cb5575e360, C4<1>, C4<1>;
L_000001cb557fd050 .functor AND 1, L_000001cb557fd600, L_000001cb55742480, C4<1>, C4<1>;
L_000001cb557fe630 .functor AND 1, L_000001cb557fd600, L_000001cb55742020, C4<1>, C4<1>;
L_000001cb557fe6a0 .functor AND 1, L_000001cb557fd600, L_000001cb55742160, C4<1>, C4<1>;
L_000001cb557fdc20 .functor AND 1, L_000001cb55743600, L_000001cb557428e0, C4<1>, C4<1>;
L_000001cb557fe010 .functor AND 1, L_000001cb557fd600, L_000001cb55742ca0, C4<1>, C4<1>;
L_000001cb55762f40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001cb557fdd70 .functor OR 1, L_000001cb55762f40, L_000001cb557fdc20, C4<0>, C4<0>;
L_000001cb557fe0f0 .functor AND 1, L_000001cb557fd600, L_000001cb55744be0, C4<1>, C4<1>;
L_000001cb557fd0c0 .functor OR 1, L_000001cb557fe5c0, L_000001cb55742f20, C4<0>, C4<0>;
L_000001cb557fdc90 .functor AND 1, L_000001cb557fd600, L_000001cb55744460, C4<1>, C4<1>;
v000001cb556db830_0 .net "F", 15 0, L_000001cb55740860;  alias, 1 drivers
v000001cb556dacf0_0 .net "R", 15 0, v000001cb55726170_0;  alias, 1 drivers
v000001cb556dab10_0 .net "S", 15 0, v000001cb55725770_0;  alias, 1 drivers
v000001cb556dbdd0_0 .net *"_ivl_104", 0 0, L_000001cb55742160;  1 drivers
v000001cb556dbfb0_0 .net *"_ivl_106", 0 0, L_000001cb557fe6a0;  1 drivers
L_000001cb55762dd8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001cb556dae30_0 .net/2u *"_ivl_107", 9 0, L_000001cb55762dd8;  1 drivers
v000001cb556dbe70_0 .net *"_ivl_109", 9 0, L_000001cb557425c0;  1 drivers
v000001cb556dbd30_0 .net *"_ivl_111", 5 0, L_000001cb55742980;  1 drivers
L_000001cb55762e20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb556d9e90_0 .net *"_ivl_114", 0 0, L_000001cb55762e20;  1 drivers
v000001cb556dc190_0 .net *"_ivl_115", 0 0, L_000001cb55743600;  1 drivers
L_000001cb55762e68 .functor BUFT 1, C4<011111>, C4<0>, C4<0>, C4<0>;
v000001cb556dc230_0 .net/2u *"_ivl_117", 5 0, L_000001cb55762e68;  1 drivers
v000001cb556db510_0 .net *"_ivl_119", 0 0, L_000001cb557428e0;  1 drivers
v000001cb556d9fd0_0 .net *"_ivl_123", 5 0, L_000001cb55744b40;  1 drivers
L_000001cb55762eb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb556dad90_0 .net *"_ivl_126", 0 0, L_000001cb55762eb0;  1 drivers
v000001cb556dc050_0 .net *"_ivl_130", 0 0, L_000001cb55742ca0;  1 drivers
v000001cb556da4d0_0 .net *"_ivl_132", 0 0, L_000001cb557fe010;  1 drivers
L_000001cb55762ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb556dc410_0 .net/2u *"_ivl_133", 0 0, L_000001cb55762ef8;  1 drivers
v000001cb556dc4b0_0 .net/2u *"_ivl_135", 0 0, L_000001cb55762f40;  1 drivers
v000001cb556dc0f0_0 .net *"_ivl_138", 0 0, L_000001cb557fdd70;  1 drivers
L_000001cb55762520 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cb556da1b0_0 .net/2u *"_ivl_14", 4 0, L_000001cb55762520;  1 drivers
v000001cb556da570_0 .net *"_ivl_142", 0 0, L_000001cb55744be0;  1 drivers
v000001cb556da890_0 .net *"_ivl_144", 0 0, L_000001cb557fe0f0;  1 drivers
L_000001cb55762f88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb556da610_0 .net/2u *"_ivl_145", 0 0, L_000001cb55762f88;  1 drivers
v000001cb556da6b0_0 .net *"_ivl_148", 0 0, L_000001cb557fd0c0;  1 drivers
v000001cb556db290_0 .net *"_ivl_152", 0 0, L_000001cb55744460;  1 drivers
v000001cb556db470_0 .net *"_ivl_154", 0 0, L_000001cb557fdc90;  1 drivers
L_000001cb55762fd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb556db5b0_0 .net/2u *"_ivl_155", 0 0, L_000001cb55762fd0;  1 drivers
v000001cb556da750_0 .net *"_ivl_16", 0 0, L_000001cb5575f620;  1 drivers
L_000001cb55762568 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001cb556dcc30_0 .net/2u *"_ivl_18", 9 0, L_000001cb55762568;  1 drivers
v000001cb556ded50_0 .net *"_ivl_20", 0 0, L_000001cb5575e0e0;  1 drivers
L_000001cb557625b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cb556ddb30_0 .net/2u *"_ivl_24", 4 0, L_000001cb557625b0;  1 drivers
v000001cb556dd270_0 .net *"_ivl_26", 0 0, L_000001cb5575f9e0;  1 drivers
L_000001cb557625f8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001cb556dcd70_0 .net/2u *"_ivl_28", 9 0, L_000001cb557625f8;  1 drivers
v000001cb556dc730_0 .net *"_ivl_30", 0 0, L_000001cb5575e360;  1 drivers
v000001cb556ddbd0_0 .net *"_ivl_36", 7 0, L_000001cb5575f080;  1 drivers
L_000001cb55762688 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001cb556dea30_0 .net *"_ivl_39", 2 0, L_000001cb55762688;  1 drivers
v000001cb556de8f0_0 .net *"_ivl_40", 7 0, L_000001cb5575e7c0;  1 drivers
L_000001cb557626d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001cb556dc870_0 .net *"_ivl_43", 2 0, L_000001cb557626d0;  1 drivers
v000001cb556dd9f0_0 .net *"_ivl_44", 7 0, L_000001cb5575e540;  1 drivers
v000001cb556dda90_0 .net *"_ivl_46", 7 0, L_000001cb5575ec20;  1 drivers
v000001cb556dcaf0_0 .net *"_ivl_50", 7 0, L_000001cb5575f120;  1 drivers
L_000001cb55762718 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001cb556dc7d0_0 .net *"_ivl_53", 2 0, L_000001cb55762718;  1 drivers
v000001cb556ddc70_0 .net *"_ivl_54", 7 0, L_000001cb5575fda0;  1 drivers
v000001cb556decb0_0 .net *"_ivl_58", 7 0, L_000001cb5575e900;  1 drivers
L_000001cb55762760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001cb556dd4f0_0 .net *"_ivl_61", 2 0, L_000001cb55762760;  1 drivers
v000001cb556dd3b0_0 .net *"_ivl_62", 7 0, L_000001cb5575e860;  1 drivers
L_000001cb557627a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001cb556dd630_0 .net *"_ivl_65", 2 0, L_000001cb557627a8;  1 drivers
v000001cb556dd8b0_0 .net *"_ivl_66", 7 0, L_000001cb5575e9a0;  1 drivers
v000001cb556dcb90_0 .net *"_ivl_68", 7 0, L_000001cb5575eae0;  1 drivers
L_000001cb557627f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cb556dc690_0 .net/2u *"_ivl_72", 0 0, L_000001cb557627f0;  1 drivers
L_000001cb55762838 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cb556de210_0 .net/2u *"_ivl_76", 0 0, L_000001cb55762838;  1 drivers
v000001cb556de490_0 .net *"_ivl_83", 0 0, L_000001cb55742480;  1 drivers
v000001cb556dccd0_0 .net *"_ivl_85", 0 0, L_000001cb557fd050;  1 drivers
L_000001cb55762d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb556dc5f0_0 .net/2u *"_ivl_86", 0 0, L_000001cb55762d48;  1 drivers
v000001cb556de990_0 .net *"_ivl_88", 0 0, L_000001cb55741b20;  1 drivers
v000001cb556ddd10_0 .net *"_ivl_93", 0 0, L_000001cb55742020;  1 drivers
v000001cb556dc910_0 .net *"_ivl_95", 0 0, L_000001cb557fe630;  1 drivers
L_000001cb55762d90 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cb556dde50_0 .net/2u *"_ivl_96", 4 0, L_000001cb55762d90;  1 drivers
v000001cb556de530_0 .net *"_ivl_98", 4 0, L_000001cb55742520;  1 drivers
L_000001cb55762640 .functor BUFT 1, C4<00001111>, C4<0>, C4<0>, C4<0>;
v000001cb556dce10_0 .net "bias", 7 0, L_000001cb55762640;  1 drivers
v000001cb556dd590_0 .net "despues_la_borro", 5 0, L_000001cb5575ecc0;  1 drivers
v000001cb556dec10_0 .net "e1", 4 0, L_000001cb5575f760;  1 drivers
v000001cb556de2b0_0 .net "e2", 4 0, L_000001cb5575fa80;  1 drivers
v000001cb556de350_0 .net "evaluate_flags", 5 0, L_000001cb5575e720;  1 drivers
v000001cb556de170_0 .net "exp_final", 4 0, L_000001cb55740400;  1 drivers
v000001cb556ddef0_0 .net "exp_to_use", 4 0, L_000001cb5575e680;  1 drivers
v000001cb556dddb0_0 .net "inexact", 0 0, L_000001cb55744280;  alias, 1 drivers
v000001cb556de3f0_0 .net "inv_op", 0 0, L_000001cb557fe8d0;  alias, 1 drivers
v000001cb556de5d0_0 .net "is_zero_dividend", 0 0, L_000001cb557fd600;  1 drivers
v000001cb556dd310_0 .net "is_zero_divisor", 0 0, L_000001cb557fd210;  1 drivers
v000001cb556de670_0 .net "ix_core", 0 0, L_000001cb557fdf30;  1 drivers
v000001cb556dc9b0_0 .net "m1", 9 0, L_000001cb5575e220;  1 drivers
v000001cb556de850_0 .net "m2", 9 0, L_000001cb5575f260;  1 drivers
v000001cb556deb70_0 .net "m_final", 9 0, L_000001cb55741580;  1 drivers
v000001cb556dd090_0 .net "over_op_handle", 0 0, L_000001cb557fdc20;  1 drivers
v000001cb556ddf90_0 .net "overflow", 0 0, L_000001cb55744a00;  alias, 1 drivers
v000001cb556dca50_0 .net "param_m1", 10 0, L_000001cb5575ed60;  1 drivers
v000001cb556dd950_0 .net "param_m2", 10 0, L_000001cb55740220;  1 drivers
v000001cb556dceb0_0 .net "s1", 0 0, L_000001cb5575f8a0;  1 drivers
v000001cb556dd1d0_0 .net "s2", 0 0, L_000001cb5575f940;  1 drivers
v000001cb556dd130_0 .net "sign", 0 0, L_000001cb557fdad0;  1 drivers
v000001cb556de710_0 .net "uf_core", 0 0, L_000001cb557fe5c0;  1 drivers
v000001cb556de030_0 .net "under_op_handle", 0 0, L_000001cb55742f20;  1 drivers
v000001cb556dcf50_0 .net "underflow", 0 0, L_000001cb55742ac0;  alias, 1 drivers
L_000001cb5575e220 .part v000001cb55725770_0, 0, 10;
L_000001cb5575f260 .part v000001cb55726170_0, 0, 10;
L_000001cb5575f760 .part v000001cb55725770_0, 10, 5;
L_000001cb5575fa80 .part v000001cb55726170_0, 10, 5;
L_000001cb5575f8a0 .part v000001cb55725770_0, 15, 1;
L_000001cb5575f940 .part v000001cb55726170_0, 15, 1;
L_000001cb5575f620 .cmp/eq 5, L_000001cb5575f760, L_000001cb55762520;
L_000001cb5575e0e0 .cmp/eq 10, L_000001cb5575e220, L_000001cb55762568;
L_000001cb5575f9e0 .cmp/eq 5, L_000001cb5575fa80, L_000001cb557625b0;
L_000001cb5575e360 .cmp/eq 10, L_000001cb5575f260, L_000001cb557625f8;
L_000001cb5575f080 .concat [ 5 3 0 0], L_000001cb5575f760, L_000001cb55762688;
L_000001cb5575e7c0 .concat [ 5 3 0 0], L_000001cb5575fa80, L_000001cb557626d0;
L_000001cb5575e540 .arith/sub 8, L_000001cb5575f080, L_000001cb5575e7c0;
L_000001cb5575ec20 .arith/sum 8, L_000001cb5575e540, L_000001cb55762640;
L_000001cb5575e680 .part L_000001cb5575ec20, 0, 5;
L_000001cb5575f120 .concat [ 5 3 0 0], L_000001cb5575f760, L_000001cb55762718;
L_000001cb5575fda0 .arith/sum 8, L_000001cb5575f120, L_000001cb55762640;
L_000001cb5575e720 .part L_000001cb5575fda0, 0, 6;
L_000001cb5575e900 .concat [ 5 3 0 0], L_000001cb5575f760, L_000001cb55762760;
L_000001cb5575e860 .concat [ 5 3 0 0], L_000001cb5575fa80, L_000001cb557627a8;
L_000001cb5575e9a0 .arith/sub 8, L_000001cb5575e900, L_000001cb5575e860;
L_000001cb5575eae0 .arith/sum 8, L_000001cb5575e9a0, L_000001cb55762640;
L_000001cb5575ecc0 .part L_000001cb5575eae0, 0, 6;
L_000001cb5575ed60 .concat [ 10 1 0 0], L_000001cb5575e220, L_000001cb557627f0;
L_000001cb55740220 .concat [ 10 1 0 0], L_000001cb5575f260, L_000001cb55762838;
L_000001cb55742480 .reduce/nor L_000001cb557fd210;
L_000001cb55741b20 .functor MUXZ 1, L_000001cb557fdad0, L_000001cb55762d48, L_000001cb557fd050, C4<>;
L_000001cb55742020 .reduce/nor L_000001cb557fd210;
L_000001cb55742520 .functor MUXZ 5, L_000001cb55740400, L_000001cb55762d90, L_000001cb557fe630, C4<>;
L_000001cb55740860 .concat8 [ 10 5 1 0], L_000001cb557425c0, L_000001cb55742520, L_000001cb55741b20;
L_000001cb55742160 .reduce/nor L_000001cb557fd210;
L_000001cb557425c0 .functor MUXZ 10, L_000001cb55741580, L_000001cb55762dd8, L_000001cb557fe6a0, C4<>;
L_000001cb55742980 .concat [ 5 1 0 0], L_000001cb5575fa80, L_000001cb55762e20;
L_000001cb55743600 .cmp/ge 6, L_000001cb5575e720, L_000001cb55742980;
L_000001cb557428e0 .cmp/ge 6, L_000001cb5575ecc0, L_000001cb55762e68;
L_000001cb55744b40 .concat [ 5 1 0 0], L_000001cb5575fa80, L_000001cb55762eb0;
L_000001cb55742f20 .cmp/gt 6, L_000001cb55744b40, L_000001cb5575e720;
L_000001cb55742ca0 .reduce/nor L_000001cb557fd210;
L_000001cb55744a00 .functor MUXZ 1, L_000001cb557fdd70, L_000001cb55762ef8, L_000001cb557fe010, C4<>;
L_000001cb55744be0 .reduce/nor L_000001cb557fd210;
L_000001cb55742ac0 .functor MUXZ 1, L_000001cb557fd0c0, L_000001cb55762f88, L_000001cb557fe0f0, C4<>;
L_000001cb55744460 .reduce/nor L_000001cb557fd210;
L_000001cb55744280 .functor MUXZ 1, L_000001cb557fdf30, L_000001cb55762fd0, L_000001cb557fdc90, C4<>;
S_000001cb556e8570 .scope module, "div" "Division" 7 108, 7 3 0, S_000001cb556e8bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "Sm";
    .port_info 1 /INPUT 11 "Rm";
    .port_info 2 /INPUT 5 "ExpIn";
    .port_info 3 /OUTPUT 10 "Fm";
    .port_info 4 /OUTPUT 5 "ExpOut";
    .port_info 5 /OUTPUT 1 "underflow";
    .port_info 6 /OUTPUT 1 "inexact";
P_000001cb552e8040 .param/l "BS" 0 7 3, +C4<00000000000000000000000000001111>;
P_000001cb552e8078 .param/l "EBS" 0 7 3, +C4<00000000000000000000000000000100>;
P_000001cb552e80b0 .param/l "FSIZE" 0 7 12, +C4<000000000000000000000000000001110>;
P_000001cb552e80e8 .param/l "MBS" 0 7 3, +C4<00000000000000000000000000001001>;
L_000001cb557fd830 .functor AND 1, L_000001cb557420c0, L_000001cb55741c60, C4<1>, C4<1>;
L_000001cb557fcf70 .functor AND 1, L_000001cb55741440, L_000001cb55742200, C4<1>, C4<1>;
L_000001cb557fe390 .functor AND 17, L_000001cb557422a0, L_000001cb55741800, C4<11111111111111111>, C4<11111111111111111>;
L_000001cb557fd280 .functor OR 1, L_000001cb55740680, L_000001cb55741080, C4<0>, C4<0>;
L_000001cb557fcfe0 .functor OR 1, L_000001cb557fd280, L_000001cb557413a0, C4<0>, C4<0>;
L_000001cb557fd910 .functor OR 1, L_000001cb557fcfe0, L_000001cb557405e0, C4<0>, C4<0>;
L_000001cb557fdf30 .functor OR 1, L_000001cb557fd910, L_000001cb55740fe0, C4<0>, C4<0>;
L_000001cb557fe5c0 .functor AND 1, L_000001cb557411c0, L_000001cb557fdf30, C4<1>, C4<1>;
v000001cb556d8b30_0 .net "Debe", 0 0, L_000001cb55741d00;  1 drivers
v000001cb556d8270_0 .net "ExpIn", 4 0, L_000001cb5575e680;  alias, 1 drivers
v000001cb556d7cd0_0 .net "ExpOut", 4 0, L_000001cb55740400;  alias, 1 drivers
v000001cb556d98f0_0 .net "ExpOut_temp", 4 0, L_000001cb557402c0;  1 drivers
v000001cb556d8810_0 .net "Faux", 16 0, L_000001cb557422a0;  1 drivers
v000001cb556d7730_0 .net "Fm", 9 0, L_000001cb55741580;  alias, 1 drivers
v000001cb556d9350_0 .net "Fm_out", 14 0, L_000001cb557423e0;  1 drivers
v000001cb556d95d0_0 .net "Result", 24 0, L_000001cb55740d60;  1 drivers
v000001cb556d7d70_0 .net "Rm", 10 0, L_000001cb55740220;  alias, 1 drivers
v000001cb556d77d0_0 .net "ShiftCondition", 0 0, L_000001cb557fd830;  1 drivers
v000001cb556d9990_0 .net "Sm", 10 0, L_000001cb5575ed60;  alias, 1 drivers
L_000001cb55762880 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb556d8e50_0 .net/2u *"_ivl_0", 14 0, L_000001cb55762880;  1 drivers
v000001cb556d8db0_0 .net *"_ivl_100", 0 0, L_000001cb557fd280;  1 drivers
v000001cb556d7870_0 .net *"_ivl_102", 0 0, L_000001cb557fcfe0;  1 drivers
v000001cb556d88b0_0 .net *"_ivl_104", 0 0, L_000001cb557fd910;  1 drivers
L_000001cb55762d00 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cb556d9670_0 .net/2u *"_ivl_108", 4 0, L_000001cb55762d00;  1 drivers
v000001cb556d8090_0 .net *"_ivl_110", 0 0, L_000001cb557411c0;  1 drivers
v000001cb556d7eb0_0 .net *"_ivl_17", 0 0, L_000001cb557420c0;  1 drivers
v000001cb556d9210_0 .net *"_ivl_19", 0 0, L_000001cb55740180;  1 drivers
v000001cb556d92b0_0 .net *"_ivl_2", 25 0, L_000001cb55740ea0;  1 drivers
v000001cb556d8ef0_0 .net *"_ivl_21", 0 0, L_000001cb55741c60;  1 drivers
v000001cb556d7690_0 .net *"_ivl_25", 4 0, L_000001cb55740ae0;  1 drivers
L_000001cb55762910 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cb556d9a30_0 .net/2u *"_ivl_26", 4 0, L_000001cb55762910;  1 drivers
v000001cb556d9cb0_0 .net *"_ivl_31", 14 0, L_000001cb55741bc0;  1 drivers
v000001cb556d9ad0_0 .net *"_ivl_33", 14 0, L_000001cb557409a0;  1 drivers
v000001cb556d7e10_0 .net *"_ivl_34", 14 0, L_000001cb55740cc0;  1 drivers
L_000001cb55762958 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001cb556d9b70_0 .net/2u *"_ivl_38", 4 0, L_000001cb55762958;  1 drivers
v000001cb556d7ff0_0 .net *"_ivl_4", 25 0, L_000001cb55741300;  1 drivers
v000001cb556d8a90_0 .net *"_ivl_40", 4 0, L_000001cb55740720;  1 drivers
v000001cb556d8130_0 .net *"_ivl_42", 4 0, L_000001cb557418a0;  1 drivers
L_000001cb55762ac0 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb556d8950_0 .net/2u *"_ivl_46", 14 0, L_000001cb55762ac0;  1 drivers
v000001cb556d8310_0 .net *"_ivl_48", 25 0, L_000001cb55741940;  1 drivers
v000001cb556d83b0_0 .net *"_ivl_50", 25 0, L_000001cb55740540;  1 drivers
L_000001cb55762b08 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb556d9c10_0 .net *"_ivl_53", 14 0, L_000001cb55762b08;  1 drivers
v000001cb556d84f0_0 .net *"_ivl_54", 25 0, L_000001cb55741ee0;  1 drivers
v000001cb556d8590_0 .net *"_ivl_61", 0 0, L_000001cb55741a80;  1 drivers
L_000001cb55762b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb556d89f0_0 .net/2u *"_ivl_62", 0 0, L_000001cb55762b50;  1 drivers
L_000001cb55762b98 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cb556d8bd0_0 .net/2s *"_ivl_66", 16 0, L_000001cb55762b98;  1 drivers
v000001cb556d9d50_0 .net *"_ivl_68", 16 0, L_000001cb557407c0;  1 drivers
L_000001cb557628c8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb556d75f0_0 .net *"_ivl_7", 14 0, L_000001cb557628c8;  1 drivers
L_000001cb55762be0 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cb556d8c70_0 .net/2s *"_ivl_70", 16 0, L_000001cb55762be0;  1 drivers
v000001cb556d8d10_0 .net *"_ivl_75", 0 0, L_000001cb55741440;  1 drivers
v000001cb556d8f90_0 .net *"_ivl_76", 31 0, L_000001cb557414e0;  1 drivers
L_000001cb55762c28 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb556d9030_0 .net *"_ivl_79", 26 0, L_000001cb55762c28;  1 drivers
v000001cb556d90d0_0 .net *"_ivl_8", 25 0, L_000001cb55741f80;  1 drivers
L_000001cb55762c70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb556daa70_0 .net/2u *"_ivl_80", 31 0, L_000001cb55762c70;  1 drivers
v000001cb556dc2d0_0 .net *"_ivl_82", 0 0, L_000001cb55742200;  1 drivers
v000001cb556db970_0 .net *"_ivl_85", 0 0, L_000001cb557fcf70;  1 drivers
v000001cb556db8d0_0 .net *"_ivl_86", 16 0, L_000001cb557fe390;  1 drivers
v000001cb556daf70_0 .net *"_ivl_89", 0 0, L_000001cb55742700;  1 drivers
L_000001cb55762cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb556da110_0 .net/2u *"_ivl_90", 0 0, L_000001cb55762cb8;  1 drivers
v000001cb556dbab0_0 .net *"_ivl_97", 3 0, L_000001cb55741da0;  1 drivers
v000001cb556da7f0_0 .net "guard_bit", 0 0, L_000001cb55740680;  1 drivers
v000001cb556dc370_0 .net "inexact", 0 0, L_000001cb557fdf30;  alias, 1 drivers
v000001cb556db010_0 .net "lost_pre_bit", 0 0, L_000001cb557413a0;  1 drivers
v000001cb556da430_0 .net "lost_shift_bits", 0 0, L_000001cb557405e0;  1 drivers
v000001cb556d9f30_0 .net "low_mask", 16 0, L_000001cb55741800;  1 drivers
v000001cb556dac50_0 .net "rem_nz", 0 0, L_000001cb55740fe0;  1 drivers
v000001cb556dba10_0 .net "remainder", 10 0, L_000001cb55740360;  1 drivers
v000001cb556dbf10_0 .net "shifts", 4 0, L_000001cb55740900;  1 drivers
v000001cb556db6f0_0 .net "tail_bits_nz", 0 0, L_000001cb55741080;  1 drivers
v000001cb556db330_0 .net "underflow", 0 0, L_000001cb557fe5c0;  alias, 1 drivers
L_000001cb55740ea0 .concat [ 15 11 0 0], L_000001cb55762880, L_000001cb5575ed60;
L_000001cb55741300 .concat [ 11 15 0 0], L_000001cb55740220, L_000001cb557628c8;
L_000001cb55741f80 .arith/div 26, L_000001cb55740ea0, L_000001cb55741300;
L_000001cb55740d60 .part L_000001cb55741f80, 0, 25;
L_000001cb557422a0 .part L_000001cb55740d60, 0, 17;
L_000001cb55741d00 .part L_000001cb557422a0, 16, 1;
L_000001cb557420c0 .reduce/nor L_000001cb55741d00;
L_000001cb55740180 .part L_000001cb557422a0, 15, 1;
L_000001cb55741c60 .reduce/nor L_000001cb55740180;
L_000001cb55740ae0 .ufunc/vec4 TD_tb_alu_sum_16.DUT.U_DIV.div.first_one_div, 5, L_000001cb557422a0 (v000001cb556e6af0_0) S_000001cb556e8d40;
L_000001cb55740900 .functor MUXZ 5, L_000001cb55762910, L_000001cb55740ae0, L_000001cb557fd830, C4<>;
L_000001cb55741bc0 .part L_000001cb557422a0, 1, 15;
L_000001cb557409a0 .part L_000001cb557422a0, 0, 15;
L_000001cb55740cc0 .shift/l 15, L_000001cb557409a0, L_000001cb55740900;
L_000001cb557423e0 .functor MUXZ 15, L_000001cb55740cc0, L_000001cb55741bc0, L_000001cb55741d00, C4<>;
L_000001cb55740720 .arith/sum 5, L_000001cb5575e680, L_000001cb55762958;
L_000001cb557418a0 .arith/sub 5, L_000001cb5575e680, L_000001cb55740900;
L_000001cb557402c0 .functor MUXZ 5, L_000001cb557418a0, L_000001cb55740720, L_000001cb55741d00, C4<>;
L_000001cb55741940 .concat [ 15 11 0 0], L_000001cb55762ac0, L_000001cb5575ed60;
L_000001cb55740540 .concat [ 11 15 0 0], L_000001cb55740220, L_000001cb55762b08;
L_000001cb55741ee0 .arith/mod 26, L_000001cb55741940, L_000001cb55740540;
L_000001cb55740360 .part L_000001cb55741ee0, 0, 11;
L_000001cb55740fe0 .reduce/or L_000001cb55740360;
L_000001cb55741a80 .part L_000001cb557422a0, 0, 1;
L_000001cb557413a0 .functor MUXZ 1, L_000001cb55762b50, L_000001cb55741a80, L_000001cb55741d00, C4<>;
L_000001cb557407c0 .shift/l 17, L_000001cb55762b98, L_000001cb55740900;
L_000001cb55741800 .arith/sub 17, L_000001cb557407c0, L_000001cb55762be0;
L_000001cb55741440 .reduce/nor L_000001cb55741d00;
L_000001cb557414e0 .concat [ 5 27 0 0], L_000001cb55740900, L_000001cb55762c28;
L_000001cb55742200 .cmp/ne 32, L_000001cb557414e0, L_000001cb55762c70;
L_000001cb55742700 .reduce/or L_000001cb557fe390;
L_000001cb557405e0 .functor MUXZ 1, L_000001cb55762cb8, L_000001cb55742700, L_000001cb557fcf70, C4<>;
L_000001cb55740680 .part L_000001cb557423e0, 4, 1;
L_000001cb55741da0 .part L_000001cb557423e0, 0, 4;
L_000001cb55741080 .reduce/or L_000001cb55741da0;
L_000001cb557411c0 .cmp/eq 5, L_000001cb55740400, L_000001cb55762d00;
S_000001cb556e8d40 .scope function.vec4.s5, "first_one_div" "first_one_div" 7 14, 7 14 0, S_000001cb556e8570;
 .timescale -9 -12;
v000001cb556e6af0_0 .var "bits", 16 0;
; Variable first_one_div is vec4 return value of scope S_000001cb556e8d40
v000001cb556e6c30_0 .var "found", 0 0;
v000001cb556e7090_0 .var/i "idx", 31 0;
TD_tb_alu_sum_16.DUT.U_DIV.div.first_one_div ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb556e6c30_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_div (store_vec4_to_lval)
    %pushi/vec4 14, 0, 32;
    %store/vec4 v000001cb556e7090_0, 0, 32;
T_1.4 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001cb556e7090_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001cb556e6c30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_1.5, 8;
    %load/vec4 v000001cb556e6af0_0;
    %load/vec4 v000001cb556e7090_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 15, 0, 33;
    %load/vec4 v000001cb556e7090_0;
    %pad/s 33;
    %sub;
    %pad/s 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_div (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb556e6c30_0, 0, 1;
T_1.6 ;
    %load/vec4 v000001cb556e7090_0;
    %subi 1, 0, 32;
    %store/vec4 v000001cb556e7090_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %end;
S_000001cb556e8ed0 .scope module, "rounder" "RoundNearestEven" 7 46, 6 22 0, S_000001cb556e8570;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 5 "exp";
    .port_info 2 /OUTPUT 10 "ms_round";
    .port_info 3 /OUTPUT 5 "exp_round";
P_000001cb552e8130 .param/l "BS" 0 6 22, +C4<00000000000000000000000000001111>;
P_000001cb552e8168 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000100>;
P_000001cb552e81a0 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000001110>;
P_000001cb552e81d8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000001001>;
L_000001cb557fe550 .functor NOT 1, L_000001cb55740f40, C4<0>, C4<0>, C4<0>;
L_000001cb557fd8a0 .functor OR 1, L_000001cb557404a0, L_000001cb55742340, C4<0>, C4<0>;
L_000001cb557fdfa0 .functor AND 1, L_000001cb55741e40, L_000001cb557fd8a0, C4<1>, C4<1>;
v000001cb556e6d70_0 .net *"_ivl_11", 9 0, L_000001cb557400e0;  1 drivers
v000001cb556e6e10_0 .net *"_ivl_12", 10 0, L_000001cb55740c20;  1 drivers
L_000001cb557629a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb556e6ff0_0 .net *"_ivl_15", 0 0, L_000001cb557629a0;  1 drivers
v000001cb556d7b90_0 .net *"_ivl_17", 0 0, L_000001cb55742340;  1 drivers
v000001cb556d93f0_0 .net *"_ivl_19", 0 0, L_000001cb557fd8a0;  1 drivers
v000001cb556d81d0_0 .net *"_ivl_21", 0 0, L_000001cb557fdfa0;  1 drivers
L_000001cb557629e8 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v000001cb556d7c30_0 .net/2u *"_ivl_22", 10 0, L_000001cb557629e8;  1 drivers
L_000001cb55762a30 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001cb556d9710_0 .net/2u *"_ivl_24", 10 0, L_000001cb55762a30;  1 drivers
v000001cb556d9490_0 .net *"_ivl_26", 10 0, L_000001cb557419e0;  1 drivers
v000001cb556d97b0_0 .net *"_ivl_3", 3 0, L_000001cb55740a40;  1 drivers
v000001cb556d8630_0 .net *"_ivl_33", 0 0, L_000001cb55740e00;  1 drivers
v000001cb556d9170_0 .net *"_ivl_34", 4 0, L_000001cb55742840;  1 drivers
L_000001cb55762a78 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001cb556d8450_0 .net *"_ivl_37", 3 0, L_000001cb55762a78;  1 drivers
v000001cb556d86d0_0 .net *"_ivl_7", 0 0, L_000001cb55740f40;  1 drivers
v000001cb556d9530_0 .net "boolean", 0 0, L_000001cb557404a0;  1 drivers
v000001cb556d7f50_0 .net "exp", 4 0, L_000001cb557402c0;  alias, 1 drivers
v000001cb556d7910_0 .net "exp_round", 4 0, L_000001cb55740400;  alias, 1 drivers
v000001cb556d79b0_0 .net "guard", 0 0, L_000001cb55741e40;  1 drivers
v000001cb556d7a50_0 .net "is_even", 0 0, L_000001cb557fe550;  1 drivers
v000001cb556d8770_0 .net "ms", 14 0, L_000001cb557423e0;  alias, 1 drivers
v000001cb556d9850_0 .net "ms_round", 9 0, L_000001cb55741580;  alias, 1 drivers
v000001cb556d7af0_0 .net "temp", 10 0, L_000001cb55741120;  1 drivers
L_000001cb55741e40 .part L_000001cb557423e0, 4, 1;
L_000001cb55740a40 .part L_000001cb557423e0, 0, 4;
L_000001cb557404a0 .reduce/or L_000001cb55740a40;
L_000001cb55740f40 .part L_000001cb557423e0, 5, 1;
L_000001cb557400e0 .part L_000001cb557423e0, 5, 10;
L_000001cb55740c20 .concat [ 10 1 0 0], L_000001cb557400e0, L_000001cb557629a0;
L_000001cb55742340 .reduce/nor L_000001cb557fe550;
L_000001cb557419e0 .functor MUXZ 11, L_000001cb55762a30, L_000001cb557629e8, L_000001cb557fdfa0, C4<>;
L_000001cb55741120 .arith/sum 11, L_000001cb55740c20, L_000001cb557419e0;
L_000001cb55741580 .part L_000001cb55741120, 0, 10;
L_000001cb55740e00 .part L_000001cb55741120, 10, 1;
L_000001cb55742840 .concat [ 1 4 0 0], L_000001cb55740e00, L_000001cb55762a78;
L_000001cb55740400 .arith/sum 5, L_000001cb557402c0, L_000001cb55742840;
S_000001cb556f2ef0 .scope module, "flag4" "is_invalid_op" 7 116, 8 34 0, S_000001cb556e8bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "Exp1";
    .port_info 1 /INPUT 5 "Exp2";
    .port_info 2 /INPUT 10 "Man1";
    .port_info 3 /INPUT 10 "Man2";
    .port_info 4 /OUTPUT 1 "InvalidOp";
P_000001cb55279690 .param/l "BS" 0 8 34, +C4<00000000000000000000000000001111>;
P_000001cb552796c8 .param/l "EBS" 0 8 34, +C4<00000000000000000000000000000100>;
P_000001cb55279700 .param/l "MBS" 0 8 34, +C4<00000000000000000000000000001001>;
L_000001cb557fe710 .functor AND 1, L_000001cb55742660, L_000001cb557427a0, C4<1>, C4<1>;
L_000001cb557fe2b0 .functor AND 1, L_000001cb55740b80, L_000001cb55741260, C4<1>, C4<1>;
L_000001cb557fd980 .functor AND 1, L_000001cb55741620, L_000001cb557416c0, C4<1>, C4<1>;
L_000001cb557fd670 .functor AND 1, L_000001cb55741760, L_000001cb557431a0, C4<1>, C4<1>;
L_000001cb557fd6e0 .functor OR 1, L_000001cb557fe710, L_000001cb557fe2b0, C4<0>, C4<0>;
L_000001cb557fda60 .functor OR 1, L_000001cb557fd6e0, L_000001cb557fd980, C4<0>, C4<0>;
L_000001cb557fe8d0 .functor OR 1, L_000001cb557fda60, L_000001cb557fd670, C4<0>, C4<0>;
v000001cb556daed0_0 .net "Exp1", 4 0, L_000001cb5575f760;  alias, 1 drivers
v000001cb556da250_0 .net "Exp2", 4 0, L_000001cb5575fa80;  alias, 1 drivers
v000001cb556db0b0_0 .net "InvalidOp", 0 0, L_000001cb557fe8d0;  alias, 1 drivers
v000001cb556db790_0 .net "Man1", 9 0, L_000001cb5575e220;  alias, 1 drivers
v000001cb556db650_0 .net "Man2", 9 0, L_000001cb5575f260;  alias, 1 drivers
v000001cb556dc550_0 .net *"_ivl_1", 0 0, L_000001cb55742660;  1 drivers
v000001cb556db3d0_0 .net *"_ivl_13", 0 0, L_000001cb55741620;  1 drivers
v000001cb556db1f0_0 .net *"_ivl_15", 0 0, L_000001cb557416c0;  1 drivers
v000001cb556da9d0_0 .net *"_ivl_19", 0 0, L_000001cb55741760;  1 drivers
v000001cb556da390_0 .net *"_ivl_21", 0 0, L_000001cb557431a0;  1 drivers
v000001cb556db150_0 .net *"_ivl_24", 0 0, L_000001cb557fd6e0;  1 drivers
v000001cb556dbb50_0 .net *"_ivl_26", 0 0, L_000001cb557fda60;  1 drivers
v000001cb556da930_0 .net *"_ivl_3", 0 0, L_000001cb557427a0;  1 drivers
v000001cb556dabb0_0 .net *"_ivl_7", 0 0, L_000001cb55740b80;  1 drivers
v000001cb556da070_0 .net *"_ivl_9", 0 0, L_000001cb55741260;  1 drivers
v000001cb556dbbf0_0 .net "is_inf_Val1", 0 0, L_000001cb557fe710;  1 drivers
v000001cb556dbc90_0 .net "is_inf_Val2", 0 0, L_000001cb557fe2b0;  1 drivers
v000001cb556d9df0_0 .net "is_invalid_Val1", 0 0, L_000001cb557fd980;  1 drivers
v000001cb556da2f0_0 .net "is_invalid_Val2", 0 0, L_000001cb557fd670;  1 drivers
L_000001cb55742660 .reduce/and L_000001cb5575f760;
L_000001cb557427a0 .reduce/nor L_000001cb5575e220;
L_000001cb55740b80 .reduce/and L_000001cb5575fa80;
L_000001cb55741260 .reduce/nor L_000001cb5575f260;
L_000001cb55741620 .reduce/and L_000001cb5575f760;
L_000001cb557416c0 .reduce/or L_000001cb5575e220;
L_000001cb55741760 .reduce/and L_000001cb5575fa80;
L_000001cb557431a0 .reduce/or L_000001cb5575f260;
S_000001cb556f3080 .scope module, "U_MUL" "ProductHP" 4 66, 9 88 0, S_000001cb5550eb60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "S";
    .port_info 1 /INPUT 16 "R";
    .port_info 2 /OUTPUT 16 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inv_op";
    .port_info 6 /OUTPUT 1 "inexact";
P_000001cb5528cb40 .param/l "BS" 0 9 88, +C4<00000000000000000000000000001111>;
P_000001cb5528cb78 .param/l "EBS" 0 9 88, +C4<00000000000000000000000000000100>;
P_000001cb5528cbb0 .param/l "MBS" 0 9 88, +C4<00000000000000000000000000001001>;
L_000001cb557fea20 .functor XOR 1, L_000001cb5575ab20, L_000001cb5575bfc0, C4<0>, C4<0>;
L_000001cb557fd1a0 .functor AND 1, L_000001cb5575c600, L_000001cb5575df00, C4<1>, C4<1>;
L_000001cb557fe080 .functor AND 1, L_000001cb5575c560, L_000001cb5575bca0, C4<1>, C4<1>;
L_000001cb557fde50 .functor OR 1, L_000001cb557fd1a0, L_000001cb557fe080, C4<0>, C4<0>;
L_000001cb557fe160 .functor AND 1, L_000001cb5575e5e0, L_000001cb5575fd00, C4<1>, C4<1>;
L_000001cb557fd3d0 .functor OR 1, L_000001cb557fe160, L_000001cb5575ee00, C4<0>, C4<0>;
L_000001cb557fe470 .functor OR 1, L_000001cb557fd3d0, L_000001cb557fe860, C4<0>, C4<0>;
v000001cb556fc730_0 .net "F", 15 0, L_000001cb5575e180;  alias, 1 drivers
v000001cb556fb290_0 .net "R", 15 0, v000001cb55726170_0;  alias, 1 drivers
v000001cb556fc5f0_0 .net "S", 15 0, v000001cb55725770_0;  alias, 1 drivers
v000001cb556fd450_0 .net *"_ivl_101", 9 0, L_000001cb5575eb80;  1 drivers
v000001cb556fc230_0 .net *"_ivl_103", 7 0, L_000001cb5575e4a0;  1 drivers
L_000001cb55762370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cb556fbfb0_0 .net *"_ivl_106", 1 0, L_000001cb55762370;  1 drivers
v000001cb556fb3d0_0 .net *"_ivl_107", 0 0, L_000001cb5575e5e0;  1 drivers
L_000001cb557623b8 .functor BUFT 1, C4<011111>, C4<0>, C4<0>, C4<0>;
v000001cb556fcc30_0 .net/2u *"_ivl_109", 5 0, L_000001cb557623b8;  1 drivers
v000001cb556fb830_0 .net *"_ivl_111", 0 0, L_000001cb5575fd00;  1 drivers
v000001cb556fccd0_0 .net *"_ivl_115", 7 0, L_000001cb5575f800;  1 drivers
L_000001cb55762400 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cb556fb510_0 .net *"_ivl_118", 1 0, L_000001cb55762400;  1 drivers
L_000001cb55762448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb556fc7d0_0 .net/2u *"_ivl_121", 0 0, L_000001cb55762448;  1 drivers
v000001cb556fae30_0 .net *"_ivl_123", 0 0, L_000001cb557fd3d0;  1 drivers
v000001cb556fbd30_0 .net *"_ivl_125", 0 0, L_000001cb557fe470;  1 drivers
L_000001cb55762490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb556fc370_0 .net/2u *"_ivl_129", 0 0, L_000001cb55762490;  1 drivers
L_000001cb557624d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb556fc410_0 .net/2u *"_ivl_133", 0 0, L_000001cb557624d8;  1 drivers
L_000001cb557619e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cb556fd270_0 .net/2u *"_ivl_14", 4 0, L_000001cb557619e0;  1 drivers
v000001cb556fb5b0_0 .net *"_ivl_16", 0 0, L_000001cb5575c600;  1 drivers
L_000001cb55761a28 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001cb556fbe70_0 .net/2u *"_ivl_18", 9 0, L_000001cb55761a28;  1 drivers
v000001cb556fbf10_0 .net *"_ivl_20", 0 0, L_000001cb5575df00;  1 drivers
L_000001cb55761a70 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cb556fcd70_0 .net/2u *"_ivl_24", 4 0, L_000001cb55761a70;  1 drivers
v000001cb556fce10_0 .net *"_ivl_26", 0 0, L_000001cb5575c560;  1 drivers
L_000001cb55761ab8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001cb556fceb0_0 .net/2u *"_ivl_28", 9 0, L_000001cb55761ab8;  1 drivers
v000001cb556fb6f0_0 .net *"_ivl_30", 0 0, L_000001cb5575bca0;  1 drivers
v000001cb556fba10_0 .net *"_ivl_38", 7 0, L_000001cb5575be80;  1 drivers
L_000001cb55761b48 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001cb556fb790_0 .net *"_ivl_41", 2 0, L_000001cb55761b48;  1 drivers
v000001cb556fc190_0 .net *"_ivl_42", 7 0, L_000001cb5575ca60;  1 drivers
L_000001cb55761b90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001cb556fc4b0_0 .net *"_ivl_45", 2 0, L_000001cb55761b90;  1 drivers
v000001cb556fefd0_0 .net *"_ivl_46", 7 0, L_000001cb5575d640;  1 drivers
v000001cb556fee90_0 .net *"_ivl_48", 7 0, L_000001cb5575cd80;  1 drivers
v000001cb556ff6b0_0 .net *"_ivl_52", 5 0, L_000001cb5575d140;  1 drivers
L_000001cb55761bd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb556feb70_0 .net *"_ivl_55", 0 0, L_000001cb55761bd8;  1 drivers
v000001cb556fe2b0_0 .net *"_ivl_56", 5 0, L_000001cb5575d000;  1 drivers
L_000001cb55761c20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb556fec10_0 .net *"_ivl_59", 0 0, L_000001cb55761c20;  1 drivers
v000001cb556fe850_0 .net *"_ivl_62", 7 0, L_000001cb5575d0a0;  1 drivers
L_000001cb55761c68 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001cb556ff390_0 .net *"_ivl_65", 2 0, L_000001cb55761c68;  1 drivers
v000001cb556fe170_0 .net *"_ivl_66", 7 0, L_000001cb5575d3c0;  1 drivers
L_000001cb55761cb0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001cb556fd770_0 .net *"_ivl_69", 2 0, L_000001cb55761cb0;  1 drivers
v000001cb556ff430_0 .net *"_ivl_70", 7 0, L_000001cb5575daa0;  1 drivers
v000001cb556ff570_0 .net *"_ivl_72", 7 0, L_000001cb5575dbe0;  1 drivers
L_000001cb55761cf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cb556fddb0_0 .net/2u *"_ivl_76", 0 0, L_000001cb55761cf8;  1 drivers
L_000001cb55761d40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cb556ff110_0 .net/2u *"_ivl_80", 0 0, L_000001cb55761d40;  1 drivers
L_000001cb55762298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb556ff890_0 .net/2u *"_ivl_86", 0 0, L_000001cb55762298;  1 drivers
v000001cb556fef30_0 .net *"_ivl_88", 0 0, L_000001cb5575f4e0;  1 drivers
L_000001cb557622e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cb556fedf0_0 .net/2u *"_ivl_92", 4 0, L_000001cb557622e0;  1 drivers
v000001cb556fd810_0 .net *"_ivl_94", 4 0, L_000001cb5575f6c0;  1 drivers
L_000001cb55762328 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001cb556fe7b0_0 .net/2u *"_ivl_99", 9 0, L_000001cb55762328;  1 drivers
L_000001cb55761b00 .functor BUFT 1, C4<00001111>, C4<0>, C4<0>, C4<0>;
v000001cb556ff610_0 .net "bias", 7 0, L_000001cb55761b00;  1 drivers
v000001cb556fe0d0_0 .net "despues_la_borro", 5 0, L_000001cb5575d500;  1 drivers
v000001cb556fdef0_0 .net "e1", 4 0, L_000001cb5575a8a0;  1 drivers
v000001cb556fed50_0 .net "e2", 4 0, L_000001cb5575aa80;  1 drivers
v000001cb556fe350_0 .net "evaluate_flags", 5 0, L_000001cb5575da00;  1 drivers
v000001cb556fdc70_0 .net "exp_final", 4 0, L_000001cb557fd750;  1 drivers
v000001cb556ff9d0_0 .net "exp_to_use", 4 0, L_000001cb5575db40;  1 drivers
v000001cb556ff750_0 .net "inexact", 0 0, L_000001cb5575efe0;  alias, 1 drivers
v000001cb556fdf90_0 .net "inexact_core", 0 0, L_000001cb557fe400;  1 drivers
v000001cb556ffd90_0 .net "inv_op", 0 0, L_000001cb557fe860;  alias, 1 drivers
v000001cb556ff1b0_0 .net "is_zero_r", 0 0, L_000001cb557fe080;  1 drivers
v000001cb556fdbd0_0 .net "is_zero_s", 0 0, L_000001cb557fd1a0;  1 drivers
v000001cb556ff250_0 .net "m1", 9 0, L_000001cb5575a9e0;  1 drivers
v000001cb556ffbb0_0 .net "m2", 9 0, L_000001cb5575a800;  1 drivers
v000001cb556fd950_0 .net "m_final", 9 0, L_000001cb557fe7f0;  1 drivers
v000001cb556fd6d0_0 .net "over_t1", 0 0, L_000001cb557fe160;  1 drivers
v000001cb556fe3f0_0 .net "over_t2", 0 0, L_000001cb5575ee00;  1 drivers
v000001cb556fd9f0_0 .net "overflow", 0 0, L_000001cb5575fee0;  alias, 1 drivers
v000001cb556fe490_0 .net "param_m1", 10 0, L_000001cb5575d8c0;  1 drivers
v000001cb556ff2f0_0 .net "param_m2", 10 0, L_000001cb5575d5a0;  1 drivers
v000001cb556fe8f0_0 .net "result_is_zero", 0 0, L_000001cb557fde50;  1 drivers
v000001cb556fda90_0 .net "s1", 0 0, L_000001cb5575ab20;  1 drivers
v000001cb556fe710_0 .net "s2", 0 0, L_000001cb5575bfc0;  1 drivers
v000001cb556ffa70_0 .net "sign", 0 0, L_000001cb557fea20;  1 drivers
v000001cb556fe030_0 .net "under_t1", 0 0, L_000001cb5575fe40;  1 drivers
v000001cb556ffb10_0 .net "underflow", 0 0, L_000001cb5575ea40;  alias, 1 drivers
L_000001cb5575a9e0 .part v000001cb55725770_0, 0, 10;
L_000001cb5575a800 .part v000001cb55726170_0, 0, 10;
L_000001cb5575a8a0 .part v000001cb55725770_0, 10, 5;
L_000001cb5575aa80 .part v000001cb55726170_0, 10, 5;
L_000001cb5575ab20 .part v000001cb55725770_0, 15, 1;
L_000001cb5575bfc0 .part v000001cb55726170_0, 15, 1;
L_000001cb5575c600 .cmp/eq 5, L_000001cb5575a8a0, L_000001cb557619e0;
L_000001cb5575df00 .cmp/eq 10, L_000001cb5575a9e0, L_000001cb55761a28;
L_000001cb5575c560 .cmp/eq 5, L_000001cb5575aa80, L_000001cb55761a70;
L_000001cb5575bca0 .cmp/eq 10, L_000001cb5575a800, L_000001cb55761ab8;
L_000001cb5575be80 .concat [ 5 3 0 0], L_000001cb5575a8a0, L_000001cb55761b48;
L_000001cb5575ca60 .concat [ 5 3 0 0], L_000001cb5575aa80, L_000001cb55761b90;
L_000001cb5575d640 .arith/sum 8, L_000001cb5575be80, L_000001cb5575ca60;
L_000001cb5575cd80 .arith/sub 8, L_000001cb5575d640, L_000001cb55761b00;
L_000001cb5575db40 .part L_000001cb5575cd80, 0, 5;
L_000001cb5575d140 .concat [ 5 1 0 0], L_000001cb5575a8a0, L_000001cb55761bd8;
L_000001cb5575d000 .concat [ 5 1 0 0], L_000001cb5575aa80, L_000001cb55761c20;
L_000001cb5575da00 .arith/sum 6, L_000001cb5575d140, L_000001cb5575d000;
L_000001cb5575d0a0 .concat [ 5 3 0 0], L_000001cb5575a8a0, L_000001cb55761c68;
L_000001cb5575d3c0 .concat [ 5 3 0 0], L_000001cb5575aa80, L_000001cb55761cb0;
L_000001cb5575daa0 .arith/sum 8, L_000001cb5575d0a0, L_000001cb5575d3c0;
L_000001cb5575dbe0 .arith/sub 8, L_000001cb5575daa0, L_000001cb55761b00;
L_000001cb5575d500 .part L_000001cb5575dbe0, 0, 6;
L_000001cb5575d8c0 .concat [ 10 1 0 0], L_000001cb5575a9e0, L_000001cb55761cf8;
L_000001cb5575d5a0 .concat [ 10 1 0 0], L_000001cb5575a800, L_000001cb55761d40;
L_000001cb5575f4e0 .functor MUXZ 1, L_000001cb557fea20, L_000001cb55762298, L_000001cb557fde50, C4<>;
L_000001cb5575f6c0 .functor MUXZ 5, L_000001cb557fd750, L_000001cb557622e0, L_000001cb557fde50, C4<>;
L_000001cb5575e180 .concat8 [ 10 5 1 0], L_000001cb5575eb80, L_000001cb5575f6c0, L_000001cb5575f4e0;
L_000001cb5575eb80 .functor MUXZ 10, L_000001cb557fe7f0, L_000001cb55762328, L_000001cb557fde50, C4<>;
L_000001cb5575e4a0 .concat [ 6 2 0 0], L_000001cb5575da00, L_000001cb55762370;
L_000001cb5575e5e0 .cmp/ge 8, L_000001cb5575e4a0, L_000001cb55761b00;
L_000001cb5575fd00 .cmp/ge 6, L_000001cb5575d500, L_000001cb557623b8;
L_000001cb5575f800 .concat [ 6 2 0 0], L_000001cb5575da00, L_000001cb55762400;
L_000001cb5575fe40 .cmp/gt 8, L_000001cb55761b00, L_000001cb5575f800;
L_000001cb5575fee0 .functor MUXZ 1, L_000001cb557fe470, L_000001cb55762448, L_000001cb557fde50, C4<>;
L_000001cb5575ea40 .functor MUXZ 1, L_000001cb5575fe40, L_000001cb55762490, L_000001cb557fde50, C4<>;
L_000001cb5575efe0 .functor MUXZ 1, L_000001cb557fe400, L_000001cb557624d8, L_000001cb557fde50, C4<>;
S_000001cb556f1c30 .scope module, "flag4" "is_invalid_op" 9 130, 8 34 0, S_000001cb556f3080;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "Exp1";
    .port_info 1 /INPUT 5 "Exp2";
    .port_info 2 /INPUT 10 "Man1";
    .port_info 3 /INPUT 10 "Man2";
    .port_info 4 /OUTPUT 1 "InvalidOp";
P_000001cb55279740 .param/l "BS" 0 8 34, +C4<00000000000000000000000000001111>;
P_000001cb55279778 .param/l "EBS" 0 8 34, +C4<00000000000000000000000000000100>;
P_000001cb552797b0 .param/l "MBS" 0 8 34, +C4<00000000000000000000000000001001>;
L_000001cb557fe4e0 .functor AND 1, L_000001cb5575eea0, L_000001cb5575f580, C4<1>, C4<1>;
L_000001cb557fe240 .functor AND 1, L_000001cb5575ff80, L_000001cb5575fb20, C4<1>, C4<1>;
L_000001cb557feb00 .functor AND 1, L_000001cb5575ef40, L_000001cb5575f3a0, C4<1>, C4<1>;
L_000001cb557fea90 .functor AND 1, L_000001cb5575f440, L_000001cb5575fbc0, C4<1>, C4<1>;
L_000001cb557fd360 .functor OR 1, L_000001cb557fe4e0, L_000001cb557fe240, C4<0>, C4<0>;
L_000001cb557fd590 .functor OR 1, L_000001cb557fd360, L_000001cb557feb00, C4<0>, C4<0>;
L_000001cb557fe860 .functor OR 1, L_000001cb557fd590, L_000001cb557fea90, C4<0>, C4<0>;
v000001cb556de0d0_0 .net "Exp1", 4 0, L_000001cb5575a8a0;  alias, 1 drivers
v000001cb556dd6d0_0 .net "Exp2", 4 0, L_000001cb5575aa80;  alias, 1 drivers
v000001cb556de7b0_0 .net "InvalidOp", 0 0, L_000001cb557fe860;  alias, 1 drivers
v000001cb556dcff0_0 .net "Man1", 9 0, L_000001cb5575a9e0;  alias, 1 drivers
v000001cb556dead0_0 .net "Man2", 9 0, L_000001cb5575a800;  alias, 1 drivers
v000001cb556dd450_0 .net *"_ivl_1", 0 0, L_000001cb5575eea0;  1 drivers
v000001cb556dd770_0 .net *"_ivl_13", 0 0, L_000001cb5575ef40;  1 drivers
v000001cb556dd810_0 .net *"_ivl_15", 0 0, L_000001cb5575f3a0;  1 drivers
v000001cb556fa250_0 .net *"_ivl_19", 0 0, L_000001cb5575f440;  1 drivers
v000001cb556fa750_0 .net *"_ivl_21", 0 0, L_000001cb5575fbc0;  1 drivers
v000001cb556f9f30_0 .net *"_ivl_24", 0 0, L_000001cb557fd360;  1 drivers
v000001cb556fa2f0_0 .net *"_ivl_26", 0 0, L_000001cb557fd590;  1 drivers
v000001cb556f9fd0_0 .net *"_ivl_3", 0 0, L_000001cb5575f580;  1 drivers
v000001cb556f9e90_0 .net *"_ivl_7", 0 0, L_000001cb5575ff80;  1 drivers
v000001cb556fac50_0 .net *"_ivl_9", 0 0, L_000001cb5575fb20;  1 drivers
v000001cb556f9d50_0 .net "is_inf_Val1", 0 0, L_000001cb557fe4e0;  1 drivers
v000001cb556f9490_0 .net "is_inf_Val2", 0 0, L_000001cb557fe240;  1 drivers
v000001cb556f9670_0 .net "is_invalid_Val1", 0 0, L_000001cb557feb00;  1 drivers
v000001cb556fa070_0 .net "is_invalid_Val2", 0 0, L_000001cb557fea90;  1 drivers
L_000001cb5575eea0 .reduce/and L_000001cb5575a8a0;
L_000001cb5575f580 .reduce/nor L_000001cb5575a9e0;
L_000001cb5575ff80 .reduce/and L_000001cb5575aa80;
L_000001cb5575fb20 .reduce/nor L_000001cb5575a800;
L_000001cb5575ef40 .reduce/and L_000001cb5575a8a0;
L_000001cb5575f3a0 .reduce/or L_000001cb5575a9e0;
L_000001cb5575f440 .reduce/and L_000001cb5575aa80;
L_000001cb5575fbc0 .reduce/or L_000001cb5575a800;
S_000001cb556f1780 .scope module, "product_mantisa" "Prod" 9 122, 9 3 0, S_000001cb556f3080;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "Sm";
    .port_info 1 /INPUT 11 "Rm";
    .port_info 2 /INPUT 5 "ExpIn";
    .port_info 3 /OUTPUT 10 "Fm";
    .port_info 4 /OUTPUT 5 "ExpOut";
    .port_info 5 /OUTPUT 1 "overflow";
    .port_info 6 /OUTPUT 1 "inexact";
P_000001cb552797f0 .param/l "BS" 0 9 3, +C4<00000000000000000000000000001111>;
P_000001cb55279828 .param/l "EBS" 0 9 3, +C4<00000000000000000000000000000100>;
P_000001cb55279860 .param/l "FSIZE" 0 9 12, +C4<000000000000000000000000000001110>;
P_000001cb55279898 .param/l "MBS" 0 9 3, +C4<00000000000000000000000000001001>;
P_000001cb552798d0 .param/l "MSIZE" 0 9 13, +C4<0000000000000000000000000000010101>;
P_000001cb55279908 .param/l "STEAMSIZE" 0 9 14, +C4<00000000000000000000000000000011011>;
L_000001cb557fd9f0 .functor AND 1, L_000001cb5575c4c0, L_000001cb5575dc80, C4<1>, C4<1>;
L_000001cb557fe7f0 .functor BUFZ 10, L_000001cb5575bac0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001cb557fd750 .functor BUFZ 5, L_000001cb5575f1c0, C4<00000>, C4<00000>, C4<00000>;
L_000001cb557fe400 .functor OR 1, L_000001cb5575c9c0, L_000001cb5575e2c0, C4<0>, C4<0>;
v000001cb556f88b0_0 .net "Debe", 0 0, L_000001cb5575ba20;  1 drivers
v000001cb556fabb0_0 .net "ExpIn", 4 0, L_000001cb5575db40;  alias, 1 drivers
v000001cb556f9530_0 .net "ExpOut", 4 0, L_000001cb557fd750;  alias, 1 drivers
v000001cb556f8630_0 .net "Fm", 9 0, L_000001cb557fe7f0;  alias, 1 drivers
v000001cb556f8a90_0 .net "Result", 21 0, L_000001cb5575c100;  1 drivers
v000001cb556f8bd0_0 .net "Rm", 10 0, L_000001cb5575d5a0;  alias, 1 drivers
v000001cb556f9ad0_0 .net "ShiftCondition", 0 0, L_000001cb557fd9f0;  1 drivers
v000001cb556f8c70_0 .net "Sm", 10 0, L_000001cb5575d8c0;  alias, 1 drivers
v000001cb556f8d10_0 .net *"_ivl_0", 21 0, L_000001cb5575c6a0;  1 drivers
v000001cb556f8db0_0 .net *"_ivl_13", 0 0, L_000001cb5575c4c0;  1 drivers
v000001cb556f9210_0 .net *"_ivl_15", 0 0, L_000001cb5575c740;  1 drivers
v000001cb556f8e50_0 .net *"_ivl_17", 0 0, L_000001cb5575dc80;  1 drivers
v000001cb556f8ef0_0 .net *"_ivl_21", 4 0, L_000001cb5575bf20;  1 drivers
v000001cb556f8f90_0 .net *"_ivl_23", 20 0, L_000001cb5575c380;  1 drivers
v000001cb556f9a30_0 .net *"_ivl_24", 9 0, L_000001cb5575b980;  1 drivers
L_000001cb55761e18 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cb556f9030_0 .net *"_ivl_27", 4 0, L_000001cb55761e18;  1 drivers
L_000001cb55761e60 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001cb556f90d0_0 .net/2u *"_ivl_28", 9 0, L_000001cb55761e60;  1 drivers
L_000001cb55761d88 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001cb556f9170_0 .net *"_ivl_3", 10 0, L_000001cb55761d88;  1 drivers
v000001cb556f95d0_0 .net *"_ivl_32", 9 0, L_000001cb5575bd40;  1 drivers
L_000001cb55761ea8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cb556fbb50_0 .net *"_ivl_35", 4 0, L_000001cb55761ea8;  1 drivers
L_000001cb55761ef0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001cb556fc690_0 .net/2u *"_ivl_36", 9 0, L_000001cb55761ef0;  1 drivers
v000001cb556fb010_0 .net *"_ivl_38", 9 0, L_000001cb5575c1a0;  1 drivers
v000001cb556fcf50_0 .net *"_ivl_4", 21 0, L_000001cb5575c2e0;  1 drivers
v000001cb556fbab0_0 .net *"_ivl_40", 9 0, L_000001cb5575c420;  1 drivers
L_000001cb55761f38 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cb556fd310_0 .net *"_ivl_43", 4 0, L_000001cb55761f38;  1 drivers
v000001cb556fc550_0 .net *"_ivl_44", 9 0, L_000001cb5575cb00;  1 drivers
v000001cb556fc050_0 .net *"_ivl_46", 9 0, L_000001cb5575c060;  1 drivers
L_000001cb55761f80 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cb556fc910_0 .net/2u *"_ivl_50", 5 0, L_000001cb55761f80;  1 drivers
v000001cb556fb150_0 .net *"_ivl_54", 27 0, L_000001cb5575d320;  1 drivers
v000001cb556fd1d0_0 .net *"_ivl_56", 16 0, L_000001cb5575d6e0;  1 drivers
L_000001cb55761fc8 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001cb556fb0b0_0 .net *"_ivl_58", 10 0, L_000001cb55761fc8;  1 drivers
v000001cb556fcff0_0 .net *"_ivl_60", 27 0, L_000001cb5575d780;  1 drivers
v000001cb556fc870_0 .net *"_ivl_62", 17 0, L_000001cb5575cf60;  1 drivers
L_000001cb55762010 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001cb556fc9b0_0 .net *"_ivl_64", 9 0, L_000001cb55762010;  1 drivers
v000001cb556fc0f0_0 .net *"_ivl_68", 27 0, L_000001cb5575bde0;  1 drivers
L_000001cb55761dd0 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001cb556faed0_0 .net *"_ivl_7", 10 0, L_000001cb55761dd0;  1 drivers
v000001cb556fca50_0 .net *"_ivl_79", 1 0, L_000001cb5575d960;  1 drivers
v000001cb556fd4f0_0 .net *"_ivl_91", 0 0, L_000001cb5575e2c0;  1 drivers
L_000001cb55762250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb556fbbf0_0 .net/2u *"_ivl_96", 0 0, L_000001cb55762250;  1 drivers
v000001cb556fd590_0 .net "exp_pre", 4 0, L_000001cb5575c240;  1 drivers
v000001cb556fd090_0 .net "exp_rnd", 4 0, L_000001cb5575f1c0;  1 drivers
v000001cb556fd3b0_0 .net "frac_rnd", 9 0, L_000001cb5575bac0;  1 drivers
v000001cb556fb8d0_0 .net "guard", 0 0, L_000001cb5575c9c0;  1 drivers
v000001cb556fc2d0_0 .net "h_overflow", 0 0, L_000001cb5575f300;  1 drivers
v000001cb556faf70_0 .net "inexact", 0 0, L_000001cb557fe400;  alias, 1 drivers
v000001cb556fcaf0_0 .net "ms15", 14 0, L_000001cb5575cba0;  1 drivers
v000001cb556fb650_0 .net "overflow", 0 0, L_000001cb5575ee00;  alias, 1 drivers
v000001cb556fbdd0_0 .net "rest3", 2 0, L_000001cb5575d280;  1 drivers
v000001cb556fb970_0 .net "rest4", 3 0, L_000001cb5575cce0;  1 drivers
v000001cb556fd130_0 .net "shifts", 9 0, L_000001cb5575d1e0;  1 drivers
v000001cb556fb330_0 .net "sticky", 0 0, L_000001cb5575e040;  1 drivers
v000001cb556fb1f0_0 .net "stream0", 27 0, L_000001cb5575dd20;  1 drivers
v000001cb556fb470_0 .net "stream1", 27 0, L_000001cb5575c7e0;  1 drivers
v000001cb556fbc90_0 .net "stream2", 27 0, L_000001cb5575c880;  1 drivers
v000001cb556fcb90_0 .net "top10", 9 0, L_000001cb5575c920;  1 drivers
L_000001cb5575c6a0 .concat [ 11 11 0 0], L_000001cb5575d8c0, L_000001cb55761d88;
L_000001cb5575c2e0 .concat [ 11 11 0 0], L_000001cb5575d5a0, L_000001cb55761dd0;
L_000001cb5575c100 .arith/mult 22, L_000001cb5575c6a0, L_000001cb5575c2e0;
L_000001cb5575ba20 .part L_000001cb5575c100, 21, 1;
L_000001cb5575c4c0 .reduce/nor L_000001cb5575ba20;
L_000001cb5575c740 .part L_000001cb5575c100, 20, 1;
L_000001cb5575dc80 .reduce/nor L_000001cb5575c740;
L_000001cb5575bf20 .ufunc/vec4 TD_tb_alu_sum_16.DUT.U_MUL.product_mantisa.first_one, 5, L_000001cb5575c380 (v000001cb556fa4d0_0) S_000001cb556f3210;
L_000001cb5575c380 .part L_000001cb5575c100, 0, 21;
L_000001cb5575b980 .concat [ 5 5 0 0], L_000001cb5575bf20, L_000001cb55761e18;
L_000001cb5575d1e0 .functor MUXZ 10, L_000001cb55761e60, L_000001cb5575b980, L_000001cb557fd9f0, C4<>;
L_000001cb5575bd40 .concat [ 5 5 0 0], L_000001cb5575db40, L_000001cb55761ea8;
L_000001cb5575c1a0 .arith/sum 10, L_000001cb5575bd40, L_000001cb55761ef0;
L_000001cb5575c420 .concat [ 5 5 0 0], L_000001cb5575db40, L_000001cb55761f38;
L_000001cb5575cb00 .arith/sub 10, L_000001cb5575c420, L_000001cb5575d1e0;
L_000001cb5575c060 .functor MUXZ 10, L_000001cb5575cb00, L_000001cb5575c1a0, L_000001cb5575ba20, C4<>;
L_000001cb5575c240 .part L_000001cb5575c060, 0, 5;
L_000001cb5575dd20 .concat [ 6 22 0 0], L_000001cb55761f80, L_000001cb5575c100;
L_000001cb5575d6e0 .part L_000001cb5575dd20, 11, 17;
L_000001cb5575d320 .concat [ 17 11 0 0], L_000001cb5575d6e0, L_000001cb55761fc8;
L_000001cb5575cf60 .part L_000001cb5575dd20, 10, 18;
L_000001cb5575d780 .concat [ 18 10 0 0], L_000001cb5575cf60, L_000001cb55762010;
L_000001cb5575c7e0 .functor MUXZ 28, L_000001cb5575d780, L_000001cb5575d320, L_000001cb5575ba20, C4<>;
L_000001cb5575bde0 .shift/l 28, L_000001cb5575c7e0, L_000001cb5575d1e0;
L_000001cb5575c880 .functor MUXZ 28, L_000001cb5575c7e0, L_000001cb5575bde0, L_000001cb557fd9f0, C4<>;
L_000001cb5575c920 .part L_000001cb5575c880, 6, 10;
L_000001cb5575c9c0 .part L_000001cb5575c880, 5, 1;
L_000001cb5575d280 .part L_000001cb5575c880, 2, 3;
L_000001cb5575d960 .part L_000001cb5575c880, 0, 2;
L_000001cb5575e040 .reduce/or L_000001cb5575d960;
L_000001cb5575cce0 .concat [ 1 3 0 0], L_000001cb5575e040, L_000001cb5575d280;
L_000001cb5575cba0 .concat [ 4 1 10 0], L_000001cb5575cce0, L_000001cb5575c9c0, L_000001cb5575c920;
L_000001cb5575e2c0 .reduce/or L_000001cb5575cce0;
L_000001cb5575ee00 .functor MUXZ 1, L_000001cb55762250, L_000001cb5575f300, L_000001cb5575ba20, C4<>;
S_000001cb556f3210 .scope function.vec4.s5, "first_one" "first_one" 9 17, 9 17 0, S_000001cb556f1780;
 .timescale -9 -12;
v000001cb556fa4d0_0 .var "bits", 20 0;
; Variable first_one is vec4 return value of scope S_000001cb556f3210
v000001cb556f8950_0 .var "found", 0 0;
v000001cb556f9df0_0 .var/i "idx", 31 0;
TD_tb_alu_sum_16.DUT.U_MUL.product_mantisa.first_one ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb556f8950_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to first_one (store_vec4_to_lval)
    %pushi/vec4 18, 0, 32;
    %store/vec4 v000001cb556f9df0_0, 0, 32;
T_2.8 ;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v000001cb556f9df0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001cb556f8950_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_2.9, 8;
    %load/vec4 v000001cb556fa4d0_0;
    %load/vec4 v000001cb556f9df0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 20, 0, 32;
    %load/vec4 v000001cb556f9df0_0;
    %sub;
    %pad/s 5;
    %ret/vec4 0, 0, 5;  Assign to first_one (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb556f8950_0, 0, 1;
T_2.10 ;
    %load/vec4 v000001cb556f9df0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001cb556f9df0_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %end;
S_000001cb556f2bd0 .scope module, "flag2" "is_overflow" 9 79, 8 1 0, S_000001cb556f1780;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "Exp";
    .port_info 1 /INPUT 5 "AddExp";
    .port_info 2 /OUTPUT 1 "OverFlow";
P_000001cb55279950 .param/l "BS" 0 8 1, +C4<00000000000000000000000000001111>;
P_000001cb55279988 .param/l "EBS" 0 8 1, +C4<00000000000000000000000000000100>;
P_000001cb552799c0 .param/l "MBS" 0 8 1, +C4<00000000000000000000000000001001>;
L_000001cb55762208 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001cb556f89f0_0 .net "AddExp", 4 0, L_000001cb55762208;  1 drivers
v000001cb556f9710_0 .net "Exp", 4 0, L_000001cb5575db40;  alias, 1 drivers
v000001cb556f97b0_0 .net "NewExp", 5 0, L_000001cb5575e400;  1 drivers
v000001cb556fa110_0 .net "OverFlow", 0 0, L_000001cb5575f300;  alias, 1 drivers
v000001cb556fa890_0 .net *"_ivl_0", 5 0, L_000001cb5575fc60;  1 drivers
L_000001cb557621c0 .functor BUFT 1, C4<011111>, C4<0>, C4<0>, C4<0>;
v000001cb556f9b70_0 .net/2u *"_ivl_10", 5 0, L_000001cb557621c0;  1 drivers
L_000001cb55762178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb556f92b0_0 .net *"_ivl_3", 0 0, L_000001cb55762178;  1 drivers
L_000001cb55763138 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v000001cb556f9c10_0 .net *"_ivl_4", 5 0, L_000001cb55763138;  1 drivers
L_000001cb5575fc60 .concat [ 5 1 0 0], L_000001cb5575db40, L_000001cb55762178;
L_000001cb5575e400 .arith/sum 6, L_000001cb5575fc60, L_000001cb55763138;
L_000001cb5575f300 .cmp/ge 6, L_000001cb5575e400, L_000001cb557621c0;
S_000001cb556f33a0 .scope module, "rne_mul" "RoundNearestEven" 9 66, 6 22 0, S_000001cb556f1780;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 5 "exp";
    .port_info 2 /OUTPUT 10 "ms_round";
    .port_info 3 /OUTPUT 5 "exp_round";
P_000001cb55279a00 .param/l "BS" 0 6 22, +C4<00000000000000000000000000001111>;
P_000001cb55279a38 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000100>;
P_000001cb55279a70 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000001110>;
P_000001cb55279aa8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000001001>;
L_000001cb557fdde0 .functor NOT 1, L_000001cb5575d820, C4<0>, C4<0>, C4<0>;
L_000001cb557fdbb0 .functor OR 1, L_000001cb5575cc40, L_000001cb5575d460, C4<0>, C4<0>;
L_000001cb557fe1d0 .functor AND 1, L_000001cb5575ddc0, L_000001cb557fdbb0, C4<1>, C4<1>;
v000001cb556fa1b0_0 .net *"_ivl_11", 9 0, L_000001cb5575ce20;  1 drivers
v000001cb556f9cb0_0 .net *"_ivl_12", 10 0, L_000001cb5575cec0;  1 drivers
L_000001cb55762058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb556f9850_0 .net *"_ivl_15", 0 0, L_000001cb55762058;  1 drivers
v000001cb556f8810_0 .net *"_ivl_17", 0 0, L_000001cb5575d460;  1 drivers
v000001cb556f9350_0 .net *"_ivl_19", 0 0, L_000001cb557fdbb0;  1 drivers
v000001cb556fa390_0 .net *"_ivl_21", 0 0, L_000001cb557fe1d0;  1 drivers
L_000001cb557620a0 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v000001cb556f98f0_0 .net/2u *"_ivl_22", 10 0, L_000001cb557620a0;  1 drivers
L_000001cb557620e8 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001cb556f8b30_0 .net/2u *"_ivl_24", 10 0, L_000001cb557620e8;  1 drivers
v000001cb556f86d0_0 .net *"_ivl_26", 10 0, L_000001cb5575dfa0;  1 drivers
v000001cb556fa430_0 .net *"_ivl_3", 3 0, L_000001cb5575de60;  1 drivers
v000001cb556f8770_0 .net *"_ivl_33", 0 0, L_000001cb5575bb60;  1 drivers
v000001cb556facf0_0 .net *"_ivl_34", 4 0, L_000001cb5575bc00;  1 drivers
L_000001cb55762130 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001cb556fa9d0_0 .net *"_ivl_37", 3 0, L_000001cb55762130;  1 drivers
v000001cb556fa570_0 .net *"_ivl_7", 0 0, L_000001cb5575d820;  1 drivers
v000001cb556f9990_0 .net "boolean", 0 0, L_000001cb5575cc40;  1 drivers
v000001cb556f93f0_0 .net "exp", 4 0, L_000001cb5575c240;  alias, 1 drivers
v000001cb556fa610_0 .net "exp_round", 4 0, L_000001cb5575f1c0;  alias, 1 drivers
v000001cb556faa70_0 .net "guard", 0 0, L_000001cb5575ddc0;  1 drivers
v000001cb556fa6b0_0 .net "is_even", 0 0, L_000001cb557fdde0;  1 drivers
v000001cb556fad90_0 .net "ms", 14 0, L_000001cb5575cba0;  alias, 1 drivers
v000001cb556fa930_0 .net "ms_round", 9 0, L_000001cb5575bac0;  alias, 1 drivers
v000001cb556fab10_0 .net "temp", 10 0, L_000001cb5575b8e0;  1 drivers
L_000001cb5575ddc0 .part L_000001cb5575cba0, 4, 1;
L_000001cb5575de60 .part L_000001cb5575cba0, 0, 4;
L_000001cb5575cc40 .reduce/or L_000001cb5575de60;
L_000001cb5575d820 .part L_000001cb5575cba0, 5, 1;
L_000001cb5575ce20 .part L_000001cb5575cba0, 5, 10;
L_000001cb5575cec0 .concat [ 10 1 0 0], L_000001cb5575ce20, L_000001cb55762058;
L_000001cb5575d460 .reduce/nor L_000001cb557fdde0;
L_000001cb5575dfa0 .functor MUXZ 11, L_000001cb557620e8, L_000001cb557620a0, L_000001cb557fe1d0, C4<>;
L_000001cb5575b8e0 .arith/sum 11, L_000001cb5575cec0, L_000001cb5575dfa0;
L_000001cb5575bac0 .part L_000001cb5575b8e0, 0, 10;
L_000001cb5575bb60 .part L_000001cb5575b8e0, 10, 1;
L_000001cb5575bc00 .concat [ 1 4 0 0], L_000001cb5575bb60, L_000001cb55762130;
L_000001cb5575f1c0 .arith/sum 5, L_000001cb5575c240, L_000001cb5575bc00;
S_000001cb556f15f0 .scope module, "U_SUB" "Suma16Bits" 4 61, 5 225 0, S_000001cb5550eb60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "S";
    .port_info 1 /INPUT 16 "R";
    .port_info 2 /OUTPUT 16 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inexact";
P_000001cb55704110 .param/l "BS" 0 5 225, +C4<00000000000000000000000000001111>;
P_000001cb55704148 .param/l "EBS" 0 5 225, +C4<00000000000000000000000000000100>;
P_000001cb55704180 .param/l "MBS" 0 5 225, +C4<00000000000000000000000000001001>;
L_000001cb557dd6c0 .functor OR 1, L_000001cb55751d40, L_000001cb55751c00, C4<0>, C4<0>;
L_000001cb557dc930 .functor OR 1, L_000001cb55752b00, L_000001cb55754040, C4<0>, C4<0>;
L_000001cb557dc5b0 .functor XOR 1, L_000001cb55753140, L_000001cb55751ac0, C4<0>, C4<0>;
L_000001cb557dc7e0 .functor AND 1, L_000001cb557dc5b0, L_000001cb55752880, C4<1>, C4<1>;
L_000001cb557dc850 .functor AND 1, L_000001cb557dc7e0, L_000001cb557529c0, C4<1>, C4<1>;
L_000001cb557dce70 .functor NOT 10, L_000001cb5574f360, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001cb557dc700 .functor AND 1, L_000001cb55752a60, L_000001cb55752c40, C4<1>, C4<1>;
L_000001cb557dd030 .functor NOT 10, L_000001cb557513e0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001cb557dcd90 .functor AND 1, L_000001cb557dc700, L_000001cb55753000, C4<1>, C4<1>;
L_000001cb557dd0a0 .functor NOT 5, L_000001cb5574f7c0, C4<00000>, C4<00000>, C4<00000>;
L_000001cb557dc460 .functor AND 1, L_000001cb557dcd90, L_000001cb55753280, C4<1>, C4<1>;
L_000001cb557dca10 .functor NOT 5, L_000001cb5574f860, C4<00000>, C4<00000>, C4<00000>;
L_000001cb557dd570 .functor AND 1, L_000001cb557dc460, L_000001cb55753460, C4<1>, C4<1>;
L_000001cb557dc4d0 .functor OR 1, L_000001cb557dc850, L_000001cb557dd570, C4<0>, C4<0>;
L_000001cb557fd7c0 .functor AND 1, L_000001cb557dc5b0, L_000001cb557dc4d0, C4<1>, C4<1>;
L_000001cb557fe9b0 .functor BUFZ 1, L_000001cb557dc930, C4<0>, C4<0>, C4<0>;
L_000001cb557fd520 .functor AND 1, L_000001cb5575a6c0, L_000001cb557fe9b0, C4<1>, C4<1>;
v000001cb557181b0_0 .net "F", 15 0, L_000001cb5575a260;  alias, 1 drivers
v000001cb55718e30_0 .net "R", 15 0, L_000001cb5575a760;  1 drivers
v000001cb55718430_0 .net "S", 15 0, v000001cb55725770_0;  alias, 1 drivers
v000001cb557184d0_0 .net *"_ivl_109", 0 0, L_000001cb557fd7c0;  1 drivers
L_000001cb55761878 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb55719ab0_0 .net/2u *"_ivl_110", 0 0, L_000001cb55761878;  1 drivers
v000001cb5571a0f0_0 .net *"_ivl_112", 0 0, L_000001cb5575a4e0;  1 drivers
L_000001cb557618c0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cb55719970_0 .net/2u *"_ivl_116", 4 0, L_000001cb557618c0;  1 drivers
v000001cb55719b50_0 .net *"_ivl_118", 4 0, L_000001cb55759c20;  1 drivers
L_000001cb55761908 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001cb55719c90_0 .net/2u *"_ivl_123", 9 0, L_000001cb55761908;  1 drivers
v000001cb5571a190_0 .net *"_ivl_125", 9 0, L_000001cb5575a3a0;  1 drivers
L_000001cb55761950 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001cb55717f30_0 .net/2u *"_ivl_129", 4 0, L_000001cb55761950;  1 drivers
L_000001cb55761998 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cb5571a230_0 .net/2u *"_ivl_133", 4 0, L_000001cb55761998;  1 drivers
v000001cb55718250_0 .net *"_ivl_135", 0 0, L_000001cb5575a6c0;  1 drivers
L_000001cb55761290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cb55718930_0 .net/2u *"_ivl_16", 0 0, L_000001cb55761290;  1 drivers
v000001cb55718570_0 .net *"_ivl_18", 10 0, L_000001cb55752ba0;  1 drivers
L_000001cb557612d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cb55719a10_0 .net/2u *"_ivl_22", 0 0, L_000001cb557612d8;  1 drivers
v000001cb557186b0_0 .net *"_ivl_24", 10 0, L_000001cb55751980;  1 drivers
L_000001cb55761320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb55718070_0 .net/2u *"_ivl_28", 0 0, L_000001cb55761320;  1 drivers
L_000001cb55761368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb5571a2d0_0 .net/2u *"_ivl_32", 0 0, L_000001cb55761368;  1 drivers
v000001cb55718d90_0 .net *"_ivl_41", 9 0, L_000001cb55751e80;  1 drivers
v000001cb55718390_0 .net *"_ivl_45", 9 0, L_000001cb557533c0;  1 drivers
v000001cb55718610_0 .net *"_ivl_52", 0 0, L_000001cb55752240;  1 drivers
v000001cb5571a370_0 .net *"_ivl_54", 0 0, L_000001cb557530a0;  1 drivers
v000001cb557196f0_0 .net *"_ivl_56", 0 0, L_000001cb557522e0;  1 drivers
v000001cb5571a410_0 .net *"_ivl_58", 0 0, L_000001cb55752100;  1 drivers
v000001cb5571a5f0_0 .net *"_ivl_60", 0 0, L_000001cb55752380;  1 drivers
v000001cb5571a4b0_0 .net *"_ivl_62", 0 0, L_000001cb55752420;  1 drivers
v000001cb55718750_0 .net *"_ivl_66", 0 0, L_000001cb55752880;  1 drivers
v000001cb55719790_0 .net *"_ivl_69", 0 0, L_000001cb557dc7e0;  1 drivers
v000001cb557187f0_0 .net *"_ivl_70", 0 0, L_000001cb557529c0;  1 drivers
v000001cb55718890_0 .net *"_ivl_73", 0 0, L_000001cb557dc850;  1 drivers
v000001cb55718a70_0 .net *"_ivl_75", 0 0, L_000001cb55752a60;  1 drivers
v000001cb55718bb0_0 .net *"_ivl_76", 9 0, L_000001cb557dce70;  1 drivers
v000001cb55718c50_0 .net *"_ivl_79", 0 0, L_000001cb55752c40;  1 drivers
v000001cb55718cf0_0 .net *"_ivl_81", 0 0, L_000001cb557dc700;  1 drivers
v000001cb55718ed0_0 .net *"_ivl_82", 9 0, L_000001cb557dd030;  1 drivers
v000001cb55719010_0 .net *"_ivl_85", 0 0, L_000001cb55753000;  1 drivers
v000001cb557190b0_0 .net *"_ivl_87", 0 0, L_000001cb557dcd90;  1 drivers
v000001cb557191f0_0 .net *"_ivl_88", 4 0, L_000001cb557dd0a0;  1 drivers
v000001cb55719290_0 .net *"_ivl_91", 0 0, L_000001cb55753280;  1 drivers
v000001cb55719330_0 .net *"_ivl_93", 0 0, L_000001cb557dc460;  1 drivers
v000001cb557193d0_0 .net *"_ivl_94", 4 0, L_000001cb557dca10;  1 drivers
v000001cb55719470_0 .net *"_ivl_97", 0 0, L_000001cb55753460;  1 drivers
v000001cb55719510_0 .net *"_ivl_99", 0 0, L_000001cb557dd570;  1 drivers
v000001cb55719830_0 .net "boolean1", 0 0, L_000001cb55751ca0;  1 drivers
v000001cb557198d0_0 .net "boolean2", 0 0, L_000001cb557dc5b0;  1 drivers
v000001cb5571c5d0_0 .net "diff_exp1", 4 0, L_000001cb5574f0e0;  1 drivers
v000001cb5571b8b0_0 .net "diff_exp2", 4 0, L_000001cb55751f20;  1 drivers
v000001cb5571bf90_0 .net "e1", 4 0, L_000001cb5574f7c0;  1 drivers
v000001cb5571c350_0 .net "e2", 4 0, L_000001cb5574f860;  1 drivers
v000001cb5571c030_0 .net "exp_aux", 4 0, L_000001cb55751fc0;  1 drivers
v000001cb5571bef0_0 .net "exp_sum_add", 4 0, L_000001cb557de7d0;  1 drivers
v000001cb5571b630_0 .net "exp_sum_sub", 4 0, L_000001cb557fc870;  1 drivers
v000001cb5571c670_0 .net "final_exp", 4 0, L_000001cb55759a40;  1 drivers
v000001cb5571c2b0_0 .net "g1", 0 0, L_000001cb557531e0;  1 drivers
v000001cb5571bdb0_0 .net "g1_shift", 0 0, L_000001cb55753dc0;  1 drivers
v000001cb5571c490_0 .net "g2", 0 0, L_000001cb55751de0;  1 drivers
v000001cb5571aff0_0 .net "g2_shift", 0 0, L_000001cb557536e0;  1 drivers
v000001cb5571a9b0_0 .net "inexact", 0 0, L_000001cb557fe9b0;  alias, 1 drivers
v000001cb5571b270_0 .net "inexact_m1", 0 0, L_000001cb55752b00;  1 drivers
v000001cb5571ac30_0 .net "inexact_m2", 0 0, L_000001cb55754040;  1 drivers
v000001cb5571aa50_0 .net "is_same_exp", 0 0, L_000001cb55753960;  1 drivers
v000001cb5571be50_0 .net "is_zero_result", 0 0, L_000001cb557dc4d0;  1 drivers
v000001cb5571c710_0 .net "lost_align", 0 0, L_000001cb557dc930;  1 drivers
v000001cb5571c530_0 .net "m1_10", 9 0, L_000001cb55752ec0;  1 drivers
v000001cb5571ba90_0 .net "m1_11", 10 0, L_000001cb557518e0;  1 drivers
v000001cb5571bbd0_0 .net "m1_init", 9 0, L_000001cb5574f360;  1 drivers
v000001cb5571c7b0_0 .net "m1_shift", 10 0, L_000001cb557524c0;  1 drivers
v000001cb5571c0d0_0 .net "m2_10", 9 0, L_000001cb55752060;  1 drivers
v000001cb5571b6d0_0 .net "m2_11", 10 0, L_000001cb55753320;  1 drivers
v000001cb5571c850_0 .net "m2_init", 9 0, L_000001cb557513e0;  1 drivers
v000001cb5571c3f0_0 .net "m2_shift", 10 0, L_000001cb55752f60;  1 drivers
v000001cb5571cb70_0 .net "op_sum", 9 0, L_000001cb5575ada0;  1 drivers
v000001cb5571b090_0 .net "op_sum_add", 9 0, L_000001cb557de610;  1 drivers
v000001cb5571b130_0 .net "op_sum_sub", 9 0, L_000001cb557fcd40;  1 drivers
v000001cb5571aaf0_0 .net "overflow", 0 0, L_000001cb5575a620;  alias, 1 drivers
v000001cb5571ab90_0 .net "s1", 0 0, L_000001cb55753140;  1 drivers
v000001cb5571b770_0 .net "s2", 0 0, L_000001cb55751ac0;  1 drivers
v000001cb5571b810_0 .net "sign", 0 0, L_000001cb55752740;  1 drivers
v000001cb5571b950_0 .net "sticky_for_round", 0 0, L_000001cb557dd6c0;  1 drivers
v000001cb5571acd0_0 .net "sticky_m1", 0 0, L_000001cb55751d40;  1 drivers
v000001cb5571c170_0 .net "sticky_m2", 0 0, L_000001cb55751c00;  1 drivers
v000001cb5571c8f0_0 .net "underflow", 0 0, L_000001cb557fd520;  alias, 1 drivers
L_000001cb5574f360 .part v000001cb55725770_0, 0, 10;
L_000001cb557513e0 .part L_000001cb5575a760, 0, 10;
L_000001cb5574f7c0 .part v000001cb55725770_0, 10, 5;
L_000001cb5574f860 .part L_000001cb5575a760, 10, 5;
L_000001cb55753140 .part v000001cb55725770_0, 15, 1;
L_000001cb55751ac0 .part L_000001cb5575a760, 15, 1;
L_000001cb55751ca0 .cmp/gt 5, L_000001cb5574f7c0, L_000001cb5574f860;
L_000001cb55753960 .cmp/eq 5, L_000001cb5574f7c0, L_000001cb5574f860;
L_000001cb55752ba0 .concat [ 10 1 0 0], L_000001cb5574f360, L_000001cb55761290;
L_000001cb557518e0 .functor MUXZ 11, L_000001cb557524c0, L_000001cb55752ba0, L_000001cb55751ca0, C4<>;
L_000001cb55751980 .concat [ 10 1 0 0], L_000001cb557513e0, L_000001cb557612d8;
L_000001cb55753320 .functor MUXZ 11, L_000001cb55751980, L_000001cb55752f60, L_000001cb55751ca0, C4<>;
L_000001cb557531e0 .functor MUXZ 1, L_000001cb55753dc0, L_000001cb55761320, L_000001cb55751ca0, C4<>;
L_000001cb55751de0 .functor MUXZ 1, L_000001cb55761368, L_000001cb557536e0, L_000001cb55751ca0, C4<>;
L_000001cb55751e80 .part L_000001cb557524c0, 0, 10;
L_000001cb55752ec0 .functor MUXZ 10, L_000001cb55751e80, L_000001cb5574f360, L_000001cb55751ca0, C4<>;
L_000001cb557533c0 .part L_000001cb55752f60, 0, 10;
L_000001cb55752060 .functor MUXZ 10, L_000001cb557513e0, L_000001cb557533c0, L_000001cb55751ca0, C4<>;
L_000001cb55751fc0 .functor MUXZ 5, L_000001cb5574f860, L_000001cb5574f7c0, L_000001cb55751ca0, C4<>;
L_000001cb55752240 .cmp/gt 5, L_000001cb5574f7c0, L_000001cb5574f860;
L_000001cb557530a0 .cmp/gt 5, L_000001cb5574f860, L_000001cb5574f7c0;
L_000001cb557522e0 .cmp/ge 10, L_000001cb5574f360, L_000001cb557513e0;
L_000001cb55752100 .functor MUXZ 1, L_000001cb55751ac0, L_000001cb55753140, L_000001cb557522e0, C4<>;
L_000001cb55752380 .functor MUXZ 1, L_000001cb55752100, L_000001cb55751ac0, L_000001cb557530a0, C4<>;
L_000001cb55752420 .functor MUXZ 1, L_000001cb55752380, L_000001cb55753140, L_000001cb55752240, C4<>;
L_000001cb55752740 .functor MUXZ 1, L_000001cb55753140, L_000001cb55752420, L_000001cb557dc5b0, C4<>;
L_000001cb55752880 .cmp/eq 10, L_000001cb5574f360, L_000001cb557513e0;
L_000001cb557529c0 .cmp/eq 5, L_000001cb5574f7c0, L_000001cb5574f860;
L_000001cb55752a60 .reduce/nor L_000001cb557dc5b0;
L_000001cb55752c40 .reduce/and L_000001cb557dce70;
L_000001cb55753000 .reduce/and L_000001cb557dd030;
L_000001cb55753280 .reduce/and L_000001cb557dd0a0;
L_000001cb55753460 .reduce/and L_000001cb557dca10;
L_000001cb5575ada0 .functor MUXZ 10, L_000001cb557de610, L_000001cb557fcd40, L_000001cb557dc5b0, C4<>;
L_000001cb55759a40 .functor MUXZ 5, L_000001cb557de7d0, L_000001cb557fc870, L_000001cb557dc5b0, C4<>;
L_000001cb5575a4e0 .functor MUXZ 1, L_000001cb55752740, L_000001cb55761878, L_000001cb557fd7c0, C4<>;
L_000001cb55759c20 .functor MUXZ 5, L_000001cb55759a40, L_000001cb557618c0, L_000001cb557dc4d0, C4<>;
L_000001cb5575a260 .concat8 [ 10 5 1 0], L_000001cb5575a3a0, L_000001cb55759c20, L_000001cb5575a4e0;
L_000001cb5575a3a0 .functor MUXZ 10, L_000001cb5575ada0, L_000001cb55761908, L_000001cb557dc4d0, C4<>;
L_000001cb5575a620 .cmp/eq 5, L_000001cb55759a40, L_000001cb55761950;
L_000001cb5575a6c0 .cmp/eq 5, L_000001cb55759a40, L_000001cb55761998;
S_000001cb556f2d60 .scope module, "mshift1" "right_shift_pf_sum" 5 255, 5 61 0, S_000001cb556f15f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "mantisa";
    .port_info 1 /INPUT 5 "shifts";
    .port_info 2 /OUTPUT 11 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_000001cb55703b90 .param/l "BS" 0 5 61, +C4<00000000000000000000000000001111>;
P_000001cb55703bc8 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000100>;
P_000001cb55703c00 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000001001>;
v000001cb556fe210_0 .net "F", 10 0, L_000001cb557524c0;  alias, 1 drivers
L_000001cb55761170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cb556fe990_0 .net/2u *"_ivl_0", 0 0, L_000001cb55761170;  1 drivers
v000001cb556fdb30_0 .net *"_ivl_13", 8 0, L_000001cb55752600;  1 drivers
v000001cb556fea30_0 .net *"_ivl_17", 9 0, L_000001cb55753aa0;  1 drivers
L_000001cb557611b8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001cb556ff070_0 .net/2u *"_ivl_2", 9 0, L_000001cb557611b8;  1 drivers
v000001cb556fdd10_0 .net "full_value", 20 0, L_000001cb55752e20;  1 drivers
v000001cb556fd630_0 .net "guard_bit", 0 0, L_000001cb55753dc0;  alias, 1 drivers
v000001cb556fecb0_0 .net "inexact_flag", 0 0, L_000001cb55752b00;  alias, 1 drivers
v000001cb556fead0_0 .net "mantisa", 9 0, L_000001cb5574f360;  alias, 1 drivers
v000001cb556ff4d0_0 .net "shifted", 20 0, L_000001cb55753a00;  1 drivers
v000001cb556ff7f0_0 .net "shifts", 4 0, L_000001cb55751f20;  alias, 1 drivers
v000001cb556ff930_0 .net "sticky_bits", 0 0, L_000001cb55751d40;  alias, 1 drivers
L_000001cb55752e20 .concat [ 10 10 1 0], L_000001cb557611b8, L_000001cb5574f360, L_000001cb55761170;
L_000001cb55753a00 .shift/r 21, L_000001cb55752e20, L_000001cb55751f20;
L_000001cb557524c0 .part L_000001cb55753a00, 10, 11;
L_000001cb55753dc0 .part L_000001cb55753a00, 9, 1;
L_000001cb55752600 .part L_000001cb55753a00, 0, 9;
L_000001cb55751d40 .reduce/or L_000001cb55752600;
L_000001cb55753aa0 .part L_000001cb55753a00, 0, 10;
L_000001cb55752b00 .reduce/or L_000001cb55753aa0;
S_000001cb556f1910 .scope module, "mshift2" "right_shift_pf_sum" 5 258, 5 61 0, S_000001cb556f15f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "mantisa";
    .port_info 1 /INPUT 5 "shifts";
    .port_info 2 /OUTPUT 11 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_000001cb557041c0 .param/l "BS" 0 5 61, +C4<00000000000000000000000000001111>;
P_000001cb557041f8 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000100>;
P_000001cb55704230 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000001001>;
v000001cb556ffc50_0 .net "F", 10 0, L_000001cb55752f60;  alias, 1 drivers
L_000001cb55761200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cb556fe530_0 .net/2u *"_ivl_0", 0 0, L_000001cb55761200;  1 drivers
v000001cb556fe5d0_0 .net *"_ivl_13", 8 0, L_000001cb55753f00;  1 drivers
v000001cb556ffcf0_0 .net *"_ivl_17", 9 0, L_000001cb55753fa0;  1 drivers
L_000001cb55761248 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001cb556fe670_0 .net/2u *"_ivl_2", 9 0, L_000001cb55761248;  1 drivers
v000001cb556fd8b0_0 .net "full_value", 20 0, L_000001cb557535a0;  1 drivers
v000001cb556fde50_0 .net "guard_bit", 0 0, L_000001cb557536e0;  alias, 1 drivers
v000001cb55700b50_0 .net "inexact_flag", 0 0, L_000001cb55754040;  alias, 1 drivers
v000001cb556ffed0_0 .net "mantisa", 9 0, L_000001cb557513e0;  alias, 1 drivers
v000001cb557021d0_0 .net "shifted", 20 0, L_000001cb55753e60;  1 drivers
v000001cb55701d70_0 .net "shifts", 4 0, L_000001cb5574f0e0;  alias, 1 drivers
v000001cb557000b0_0 .net "sticky_bits", 0 0, L_000001cb55751c00;  alias, 1 drivers
L_000001cb557535a0 .concat [ 10 10 1 0], L_000001cb55761248, L_000001cb557513e0, L_000001cb55761200;
L_000001cb55753e60 .shift/r 21, L_000001cb557535a0, L_000001cb5574f0e0;
L_000001cb55752f60 .part L_000001cb55753e60, 10, 11;
L_000001cb557536e0 .part L_000001cb55753e60, 9, 1;
L_000001cb55753f00 .part L_000001cb55753e60, 0, 9;
L_000001cb55751c00 .reduce/or L_000001cb55753f00;
L_000001cb55753fa0 .part L_000001cb55753e60, 0, 10;
L_000001cb55754040 .reduce/or L_000001cb55753fa0;
S_000001cb556f1dc0 .scope module, "rm" "RestaMantisa" 5 300, 5 130 0, S_000001cb556f15f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "S";
    .port_info 1 /INPUT 10 "R";
    .port_info 2 /INPUT 1 "is_same_exp";
    .port_info 3 /INPUT 1 "is_mayus_exp";
    .port_info 4 /INPUT 5 "ExpIn";
    .port_info 5 /OUTPUT 5 "ExpOut";
    .port_info 6 /OUTPUT 10 "F";
P_000001cb55703c40 .param/l "BS" 0 5 130, +C4<00000000000000000000000000001111>;
P_000001cb55703c78 .param/l "EBS" 0 5 130, +C4<00000000000000000000000000000100>;
P_000001cb55703cb0 .param/l "MBS" 0 5 130, +C4<00000000000000000000000000001001>;
L_000001cb557fca30 .functor AND 1, L_000001cb55759d60, L_000001cb55759b80, C4<1>, C4<1>;
L_000001cb557fb7d0 .functor AND 1, L_000001cb55753960, L_000001cb55759180, C4<1>, C4<1>;
L_000001cb557fba70 .functor OR 1, L_000001cb557fca30, L_000001cb557fb7d0, C4<0>, C4<0>;
L_000001cb557fc720 .functor AND 1, L_000001cb5575b340, L_000001cb55759680, C4<1>, C4<1>;
L_000001cb557fce20 .functor OR 1, L_000001cb557fc720, L_000001cb55753960, C4<0>, C4<0>;
L_000001cb557fb840 .functor AND 1, L_000001cb55751ca0, L_000001cb5575b020, C4<1>, C4<1>;
L_000001cb557fb6f0 .functor OR 1, L_000001cb557fce20, L_000001cb557fb840, C4<0>, C4<0>;
L_000001cb557fc640 .functor OR 1, L_000001cb55751ca0, L_000001cb5575b3e0, C4<0>, C4<0>;
L_000001cb557fc870 .functor BUFZ 5, L_000001cb55759ae0, C4<00000>, C4<00000>, C4<00000>;
L_000001cb557fcd40 .functor BUFZ 10, L_000001cb5575abc0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v000001cb5570a790_0 .net "Debe", 10 0, L_000001cb55757a60;  1 drivers
v000001cb55709390_0 .net "Debe_e", 10 0, L_000001cb55757ba0;  1 drivers
v000001cb5570a830_0 .net "ExpAux", 4 0, L_000001cb55759ea0;  1 drivers
v000001cb5570a650_0 .net "ExpFinal", 4 0, L_000001cb55759ae0;  1 drivers
v000001cb55709750_0 .net "ExpIn", 4 0, L_000001cb55751fc0;  alias, 1 drivers
v000001cb5570a8d0_0 .net "ExpOut", 4 0, L_000001cb557fc870;  alias, 1 drivers
v000001cb557097f0_0 .net "ExpOutTemp", 4 0, L_000001cb557594a0;  1 drivers
v000001cb5570a510_0 .net "F", 9 0, L_000001cb557fcd40;  alias, 1 drivers
v000001cb5570d0d0_0 .net "FFinal", 9 0, L_000001cb5575abc0;  1 drivers
v000001cb5570ce50_0 .net "FTemp", 9 0, L_000001cb5575aee0;  1 drivers
v000001cb5570c810_0 .net "FToRound", 14 0, L_000001cb557595e0;  1 drivers
v000001cb5570d030_0 .net "F_aux", 9 0, L_000001cb55757740;  1 drivers
v000001cb5570cef0_0 .net "F_aux_e", 9 0, L_000001cb557579c0;  1 drivers
v000001cb5570d710_0 .net "F_to_use", 9 0, L_000001cb55759220;  1 drivers
v000001cb5570cbd0_0 .net "R", 9 0, L_000001cb55752060;  alias, 1 drivers
v000001cb5570c310_0 .net "S", 9 0, L_000001cb55752ec0;  alias, 1 drivers
L_000001cb557615f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb5570cc70_0 .net/2u *"_ivl_145", 0 0, L_000001cb557615f0;  1 drivers
L_000001cb55761638 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb5570cd10_0 .net/2u *"_ivl_150", 0 0, L_000001cb55761638;  1 drivers
v000001cb5570dad0_0 .net *"_ivl_157", 0 0, L_000001cb55759d60;  1 drivers
v000001cb5570c1d0_0 .net *"_ivl_159", 0 0, L_000001cb55759b80;  1 drivers
v000001cb5570c450_0 .net *"_ivl_161", 0 0, L_000001cb557fca30;  1 drivers
v000001cb5570b910_0 .net *"_ivl_163", 0 0, L_000001cb55759180;  1 drivers
v000001cb5570ca90_0 .net *"_ivl_165", 0 0, L_000001cb557fb7d0;  1 drivers
v000001cb5570d5d0_0 .net *"_ivl_169", 0 0, L_000001cb5575b340;  1 drivers
v000001cb5570b690_0 .net *"_ivl_171", 0 0, L_000001cb55759680;  1 drivers
v000001cb5570d7b0_0 .net *"_ivl_173", 0 0, L_000001cb557fc720;  1 drivers
v000001cb5570b870_0 .net *"_ivl_175", 0 0, L_000001cb557fce20;  1 drivers
v000001cb5570d8f0_0 .net *"_ivl_177", 0 0, L_000001cb5575b020;  1 drivers
v000001cb5570cf90_0 .net *"_ivl_179", 0 0, L_000001cb557fb840;  1 drivers
v000001cb5570c770_0 .net *"_ivl_184", 0 0, L_000001cb5575b3e0;  1 drivers
v000001cb5570c590_0 .net *"_ivl_187", 0 0, L_000001cb557fc640;  1 drivers
v000001cb5570b9b0_0 .net *"_ivl_192", 9 0, L_000001cb5575b0c0;  1 drivers
L_000001cb557616c8 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000001cb5570c8b0_0 .net/2u *"_ivl_196", 31 0, L_000001cb557616c8;  1 drivers
v000001cb5570d670_0 .net *"_ivl_198", 31 0, L_000001cb55759540;  1 drivers
L_000001cb55761710 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb5570c130_0 .net *"_ivl_201", 26 0, L_000001cb55761710;  1 drivers
v000001cb5570bf50_0 .net *"_ivl_202", 31 0, L_000001cb5575a1c0;  1 drivers
v000001cb5570cdb0_0 .net *"_ivl_207", 4 0, L_000001cb5575a080;  1 drivers
v000001cb5570c3b0_0 .net "cond_F_shift", 0 0, L_000001cb557fb6f0;  1 drivers
v000001cb5570b730_0 .net "cond_idx", 0 0, L_000001cb557fba70;  1 drivers
v000001cb5570c950_0 .net "idx", 4 0, L_000001cb55757c40;  1 drivers
v000001cb5570bd70_0 .net "idx_e", 4 0, L_000001cb55759cc0;  1 drivers
v000001cb5570be10_0 .net "idx_to_use", 4 0, L_000001cb55759900;  1 drivers
v000001cb5570ddf0_0 .net "is_mayus_exp", 0 0, L_000001cb55751ca0;  alias, 1 drivers
v000001cb5570d170_0 .net "is_same_exp", 0 0, L_000001cb55753960;  alias, 1 drivers
v000001cb5570d210_0 .net "lost_bits", 9 0, L_000001cb5575b520;  1 drivers
L_000001cb557560c0 .part L_000001cb55752ec0, 0, 1;
L_000001cb55757b00 .part L_000001cb55752060, 0, 1;
L_000001cb557583c0 .part L_000001cb55757a60, 0, 1;
L_000001cb557581e0 .part L_000001cb55752060, 0, 1;
L_000001cb55756d40 .part L_000001cb55752ec0, 0, 1;
L_000001cb55758140 .part L_000001cb55757ba0, 0, 1;
L_000001cb55758aa0 .part L_000001cb55752ec0, 1, 1;
L_000001cb55758320 .part L_000001cb55752060, 1, 1;
L_000001cb55758460 .part L_000001cb55757a60, 1, 1;
L_000001cb557588c0 .part L_000001cb55752060, 1, 1;
L_000001cb55758a00 .part L_000001cb55752ec0, 1, 1;
L_000001cb55758d20 .part L_000001cb55757ba0, 1, 1;
L_000001cb55757ce0 .part L_000001cb55752ec0, 2, 1;
L_000001cb55757e20 .part L_000001cb55752060, 2, 1;
L_000001cb55758b40 .part L_000001cb55757a60, 2, 1;
L_000001cb55757ec0 .part L_000001cb55752060, 2, 1;
L_000001cb55758280 .part L_000001cb55752ec0, 2, 1;
L_000001cb55756f20 .part L_000001cb55757ba0, 2, 1;
L_000001cb55757240 .part L_000001cb55752ec0, 3, 1;
L_000001cb55758c80 .part L_000001cb55752060, 3, 1;
L_000001cb55758e60 .part L_000001cb55757a60, 3, 1;
L_000001cb557586e0 .part L_000001cb55752060, 3, 1;
L_000001cb55757560 .part L_000001cb55752ec0, 3, 1;
L_000001cb557585a0 .part L_000001cb55757ba0, 3, 1;
L_000001cb55758640 .part L_000001cb55752ec0, 4, 1;
L_000001cb55758f00 .part L_000001cb55752060, 4, 1;
L_000001cb55756ac0 .part L_000001cb55757a60, 4, 1;
L_000001cb55758500 .part L_000001cb55752060, 4, 1;
L_000001cb557576a0 .part L_000001cb55752ec0, 4, 1;
L_000001cb55758dc0 .part L_000001cb55757ba0, 4, 1;
L_000001cb55756b60 .part L_000001cb55752ec0, 5, 1;
L_000001cb55757380 .part L_000001cb55752060, 5, 1;
L_000001cb55757d80 .part L_000001cb55757a60, 5, 1;
L_000001cb55756fc0 .part L_000001cb55752060, 5, 1;
L_000001cb55758780 .part L_000001cb55752ec0, 5, 1;
L_000001cb55757100 .part L_000001cb55757ba0, 5, 1;
L_000001cb55756c00 .part L_000001cb55752ec0, 6, 1;
L_000001cb557572e0 .part L_000001cb55752060, 6, 1;
L_000001cb55756ca0 .part L_000001cb55757a60, 6, 1;
L_000001cb55758820 .part L_000001cb55752060, 6, 1;
L_000001cb55757f60 .part L_000001cb55752ec0, 6, 1;
L_000001cb55756de0 .part L_000001cb55757ba0, 6, 1;
L_000001cb55758be0 .part L_000001cb55752ec0, 7, 1;
L_000001cb55757600 .part L_000001cb55752060, 7, 1;
L_000001cb55758fa0 .part L_000001cb55757a60, 7, 1;
L_000001cb55757060 .part L_000001cb55752060, 7, 1;
L_000001cb55758960 .part L_000001cb55752ec0, 7, 1;
L_000001cb55758000 .part L_000001cb55757ba0, 7, 1;
L_000001cb557580a0 .part L_000001cb55752ec0, 8, 1;
L_000001cb55756a20 .part L_000001cb55752060, 8, 1;
L_000001cb55759040 .part L_000001cb55757a60, 8, 1;
L_000001cb557571a0 .part L_000001cb55752060, 8, 1;
L_000001cb557568e0 .part L_000001cb55752ec0, 8, 1;
L_000001cb55756980 .part L_000001cb55757ba0, 8, 1;
L_000001cb55756e80 .part L_000001cb55752ec0, 9, 1;
L_000001cb55757420 .part L_000001cb55752060, 9, 1;
L_000001cb557574c0 .part L_000001cb55757a60, 9, 1;
LS_000001cb55757740_0_0 .concat8 [ 1 1 1 1], L_000001cb557ded80, L_000001cb557e0de0, L_000001cb557e1010, L_000001cb557e0a60;
LS_000001cb55757740_0_4 .concat8 [ 1 1 1 1], L_000001cb557e2350, L_000001cb557e1b70, L_000001cb557dba50, L_000001cb557dbba0;
LS_000001cb55757740_0_8 .concat8 [ 1 1 0 0], L_000001cb557dc070, L_000001cb557dc1c0;
L_000001cb55757740 .concat8 [ 4 4 2 0], LS_000001cb55757740_0_0, LS_000001cb55757740_0_4, LS_000001cb55757740_0_8;
L_000001cb557577e0 .part L_000001cb55752060, 9, 1;
L_000001cb55757880 .part L_000001cb55752ec0, 9, 1;
L_000001cb55757920 .part L_000001cb55757ba0, 9, 1;
LS_000001cb557579c0_0_0 .concat8 [ 1 1 1 1], L_000001cb557e0830, L_000001cb557dfb80, L_000001cb557dffe0, L_000001cb557e07c0;
LS_000001cb557579c0_0_4 .concat8 [ 1 1 1 1], L_000001cb557e2190, L_000001cb557e2120, L_000001cb557db040, L_000001cb557da710;
LS_000001cb557579c0_0_8 .concat8 [ 1 1 0 0], L_000001cb557db270, L_000001cb557fcf00;
L_000001cb557579c0 .concat8 [ 4 4 2 0], LS_000001cb557579c0_0_0, LS_000001cb557579c0_0_4, LS_000001cb557579c0_0_8;
LS_000001cb55757a60_0_0 .concat8 [ 1 1 1 1], L_000001cb557615f0, L_000001cb557debc0, L_000001cb557e06e0, L_000001cb557e0f30;
LS_000001cb55757a60_0_4 .concat8 [ 1 1 1 1], L_000001cb557dfdb0, L_000001cb557e1860, L_000001cb557e2270, L_000001cb557dbd60;
LS_000001cb55757a60_0_8 .concat8 [ 1 1 1 0], L_000001cb557dc000, L_000001cb557dafd0, L_000001cb557dc0e0;
L_000001cb55757a60 .concat8 [ 4 4 3 0], LS_000001cb55757a60_0_0, LS_000001cb55757a60_0_4, LS_000001cb55757a60_0_8;
LS_000001cb55757ba0_0_0 .concat8 [ 1 1 1 1], L_000001cb55761638, L_000001cb557e0ec0, L_000001cb557e0280, L_000001cb557dff70;
LS_000001cb55757ba0_0_4 .concat8 [ 1 1 1 1], L_000001cb557e0590, L_000001cb557e19b0, L_000001cb557e1fd0, L_000001cb557dbf90;
LS_000001cb55757ba0_0_8 .concat8 [ 1 1 1 0], L_000001cb557db890, L_000001cb557db7b0, L_000001cb557fb450;
L_000001cb55757ba0 .concat8 [ 4 4 3 0], LS_000001cb55757ba0_0_0, LS_000001cb55757ba0_0_4, LS_000001cb55757ba0_0_8;
L_000001cb55757c40 .ufunc/vec4 TD_tb_alu_sum_16.DUT.U_SUB.rm.first_one_9bits, 5, L_000001cb55757740 (v000001cb55701b90_0) S_000001cb556f1aa0;
L_000001cb55759cc0 .ufunc/vec4 TD_tb_alu_sum_16.DUT.U_SUB.rm.first_one_9bits, 5, L_000001cb557579c0 (v000001cb55701b90_0) S_000001cb556f1aa0;
L_000001cb55759d60 .reduce/nor L_000001cb55751ca0;
L_000001cb55759b80 .reduce/nor L_000001cb55753960;
L_000001cb55759180 .part L_000001cb55757a60, 10, 1;
L_000001cb5575b340 .reduce/nor L_000001cb55751ca0;
L_000001cb55759680 .part L_000001cb55757ba0, 10, 1;
L_000001cb5575b020 .part L_000001cb55757a60, 10, 1;
L_000001cb55759900 .functor MUXZ 5, L_000001cb55757c40, L_000001cb55759cc0, L_000001cb557fba70, C4<>;
L_000001cb5575b3e0 .cmp/ge 10, L_000001cb55752ec0, L_000001cb55752060;
L_000001cb55759220 .functor MUXZ 10, L_000001cb557579c0, L_000001cb55757740, L_000001cb557fc640, C4<>;
L_000001cb557594a0 .functor MUXZ 5, L_000001cb55751fc0, L_000001cb55759ea0, L_000001cb557fb6f0, C4<>;
L_000001cb5575b0c0 .shift/l 10, L_000001cb55759220, L_000001cb55759900;
L_000001cb5575aee0 .functor MUXZ 10, L_000001cb55759220, L_000001cb5575b0c0, L_000001cb557fb6f0, C4<>;
L_000001cb55759540 .concat [ 5 27 0 0], L_000001cb55759900, L_000001cb55761710;
L_000001cb5575a1c0 .arith/sub 32, L_000001cb557616c8, L_000001cb55759540;
L_000001cb5575b520 .shift/r 10, L_000001cb55759220, L_000001cb5575a1c0;
L_000001cb5575a080 .part L_000001cb5575b520, 0, 5;
L_000001cb557595e0 .concat [ 5 10 0 0], L_000001cb5575a080, L_000001cb5575aee0;
S_000001cb556f1aa0 .scope function.vec4.s5, "first_one_9bits" "first_one_9bits" 5 142, 5 142 0, S_000001cb556f1dc0;
 .timescale -9 -12;
; Variable first_one_9bits is vec4 return value of scope S_000001cb556f1aa0
v000001cb55701af0_0 .var "found", 0 0;
v000001cb55701c30_0 .var/i "idx", 31 0;
v000001cb55701b90_0 .var "val", 9 0;
TD_tb_alu_sum_16.DUT.U_SUB.rm.first_one_9bits ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb55701af0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 9, 0, 32;
    %store/vec4 v000001cb55701c30_0, 0, 32;
T_3.12 ;
    %load/vec4 v000001cb55701c30_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_3.13, 5;
    %load/vec4 v000001cb55701b90_0;
    %load/vec4 v000001cb55701c30_0;
    %part/s 1;
    %load/vec4 v000001cb55701af0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 10, 0, 32;
    %load/vec4 v000001cb55701c30_0;
    %sub;
    %pad/s 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb55701af0_0, 0, 1;
T_3.14 ;
    %load/vec4 v000001cb55701c30_0;
    %subi 1, 0, 32;
    %store/vec4 v000001cb55701c30_0, 0, 32;
    %jmp T_3.12;
T_3.13 ;
    %end;
S_000001cb556f1f50 .scope generate, "genblk1[0]" "genblk1[0]" 5 168, 5 168 0, S_000001cb556f1dc0;
 .timescale -9 -12;
P_000001cb555f57a0 .param/l "i" 0 5 168, +C4<00>;
S_000001cb556f28b0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001cb556f1f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557df800 .functor NOT 1, L_000001cb557560c0, C4<0>, C4<0>, C4<0>;
L_000001cb557de840 .functor AND 1, L_000001cb557df800, L_000001cb55757b00, C4<1>, C4<1>;
L_000001cb557de920 .functor NOT 1, L_000001cb557560c0, C4<0>, C4<0>, C4<0>;
L_000001cb557df8e0 .functor AND 1, L_000001cb557de920, L_000001cb557583c0, C4<1>, C4<1>;
L_000001cb557de990 .functor OR 1, L_000001cb557de840, L_000001cb557df8e0, C4<0>, C4<0>;
L_000001cb557deb50 .functor AND 1, L_000001cb55757b00, L_000001cb557583c0, C4<1>, C4<1>;
L_000001cb557debc0 .functor OR 1, L_000001cb557de990, L_000001cb557deb50, C4<0>, C4<0>;
L_000001cb557ded10 .functor XOR 1, L_000001cb557560c0, L_000001cb55757b00, C4<0>, C4<0>;
L_000001cb557ded80 .functor XOR 1, L_000001cb557ded10, L_000001cb557583c0, C4<0>, C4<0>;
v000001cb557006f0_0 .net "Debe", 0 0, L_000001cb557debc0;  1 drivers
v000001cb55700a10_0 .net "Din", 0 0, L_000001cb557583c0;  1 drivers
v000001cb55700dd0_0 .net "Dout", 0 0, L_000001cb557ded80;  1 drivers
v000001cb557008d0_0 .net "Ri", 0 0, L_000001cb55757b00;  1 drivers
v000001cb55701eb0_0 .net "Si", 0 0, L_000001cb557560c0;  1 drivers
v000001cb55700d30_0 .net *"_ivl_0", 0 0, L_000001cb557df800;  1 drivers
v000001cb556fff70_0 .net *"_ivl_10", 0 0, L_000001cb557deb50;  1 drivers
v000001cb55700470_0 .net *"_ivl_14", 0 0, L_000001cb557ded10;  1 drivers
v000001cb55700bf0_0 .net *"_ivl_2", 0 0, L_000001cb557de840;  1 drivers
v000001cb55701370_0 .net *"_ivl_4", 0 0, L_000001cb557de920;  1 drivers
v000001cb55701f50_0 .net *"_ivl_6", 0 0, L_000001cb557df8e0;  1 drivers
v000001cb55701730_0 .net *"_ivl_8", 0 0, L_000001cb557de990;  1 drivers
S_000001cb556f20e0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001cb556f1f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557dedf0 .functor NOT 1, L_000001cb557581e0, C4<0>, C4<0>, C4<0>;
L_000001cb557deed0 .functor AND 1, L_000001cb557dedf0, L_000001cb55756d40, C4<1>, C4<1>;
L_000001cb557defb0 .functor NOT 1, L_000001cb557581e0, C4<0>, C4<0>, C4<0>;
L_000001cb557df020 .functor AND 1, L_000001cb557defb0, L_000001cb55758140, C4<1>, C4<1>;
L_000001cb557df090 .functor OR 1, L_000001cb557deed0, L_000001cb557df020, C4<0>, C4<0>;
L_000001cb557e0360 .functor AND 1, L_000001cb55756d40, L_000001cb55758140, C4<1>, C4<1>;
L_000001cb557e0ec0 .functor OR 1, L_000001cb557df090, L_000001cb557e0360, C4<0>, C4<0>;
L_000001cb557dfb10 .functor XOR 1, L_000001cb557581e0, L_000001cb55756d40, C4<0>, C4<0>;
L_000001cb557e0830 .functor XOR 1, L_000001cb557dfb10, L_000001cb55758140, C4<0>, C4<0>;
v000001cb55700790_0 .net "Debe", 0 0, L_000001cb557e0ec0;  1 drivers
v000001cb55700150_0 .net "Din", 0 0, L_000001cb55758140;  1 drivers
v000001cb55701870_0 .net "Dout", 0 0, L_000001cb557e0830;  1 drivers
v000001cb55700290_0 .net "Ri", 0 0, L_000001cb55756d40;  1 drivers
v000001cb55700e70_0 .net "Si", 0 0, L_000001cb557581e0;  1 drivers
v000001cb55701ff0_0 .net *"_ivl_0", 0 0, L_000001cb557dedf0;  1 drivers
v000001cb557001f0_0 .net *"_ivl_10", 0 0, L_000001cb557e0360;  1 drivers
v000001cb55700510_0 .net *"_ivl_14", 0 0, L_000001cb557dfb10;  1 drivers
v000001cb55702590_0 .net *"_ivl_2", 0 0, L_000001cb557deed0;  1 drivers
v000001cb55701230_0 .net *"_ivl_4", 0 0, L_000001cb557defb0;  1 drivers
v000001cb557005b0_0 .net *"_ivl_6", 0 0, L_000001cb557df020;  1 drivers
v000001cb55700010_0 .net *"_ivl_8", 0 0, L_000001cb557df090;  1 drivers
S_000001cb556f2270 .scope generate, "genblk1[1]" "genblk1[1]" 5 168, 5 168 0, S_000001cb556f1dc0;
 .timescale -9 -12;
P_000001cb555f51e0 .param/l "i" 0 5 168, +C4<01>;
S_000001cb556f2400 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001cb556f2270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557dfe20 .functor NOT 1, L_000001cb55758aa0, C4<0>, C4<0>, C4<0>;
L_000001cb557e02f0 .functor AND 1, L_000001cb557dfe20, L_000001cb55758320, C4<1>, C4<1>;
L_000001cb557e0c90 .functor NOT 1, L_000001cb55758aa0, C4<0>, C4<0>, C4<0>;
L_000001cb557e10f0 .functor AND 1, L_000001cb557e0c90, L_000001cb55758460, C4<1>, C4<1>;
L_000001cb557dfaa0 .functor OR 1, L_000001cb557e02f0, L_000001cb557e10f0, C4<0>, C4<0>;
L_000001cb557e1320 .functor AND 1, L_000001cb55758320, L_000001cb55758460, C4<1>, C4<1>;
L_000001cb557e06e0 .functor OR 1, L_000001cb557dfaa0, L_000001cb557e1320, C4<0>, C4<0>;
L_000001cb557e0fa0 .functor XOR 1, L_000001cb55758aa0, L_000001cb55758320, C4<0>, C4<0>;
L_000001cb557e0de0 .functor XOR 1, L_000001cb557e0fa0, L_000001cb55758460, C4<0>, C4<0>;
v000001cb55701910_0 .net "Debe", 0 0, L_000001cb557e06e0;  1 drivers
v000001cb55702090_0 .net "Din", 0 0, L_000001cb55758460;  1 drivers
v000001cb557017d0_0 .net "Dout", 0 0, L_000001cb557e0de0;  1 drivers
v000001cb557015f0_0 .net "Ri", 0 0, L_000001cb55758320;  1 drivers
v000001cb55700f10_0 .net "Si", 0 0, L_000001cb55758aa0;  1 drivers
v000001cb55700ab0_0 .net *"_ivl_0", 0 0, L_000001cb557dfe20;  1 drivers
v000001cb557019b0_0 .net *"_ivl_10", 0 0, L_000001cb557e1320;  1 drivers
v000001cb55702130_0 .net *"_ivl_14", 0 0, L_000001cb557e0fa0;  1 drivers
v000001cb55700fb0_0 .net *"_ivl_2", 0 0, L_000001cb557e02f0;  1 drivers
v000001cb55701550_0 .net *"_ivl_4", 0 0, L_000001cb557e0c90;  1 drivers
v000001cb55700c90_0 .net *"_ivl_6", 0 0, L_000001cb557e10f0;  1 drivers
v000001cb55700650_0 .net *"_ivl_8", 0 0, L_000001cb557dfaa0;  1 drivers
S_000001cb556f2720 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001cb556f2270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557e0b40 .functor NOT 1, L_000001cb557588c0, C4<0>, C4<0>, C4<0>;
L_000001cb557e0d70 .functor AND 1, L_000001cb557e0b40, L_000001cb55758a00, C4<1>, C4<1>;
L_000001cb557e0e50 .functor NOT 1, L_000001cb557588c0, C4<0>, C4<0>, C4<0>;
L_000001cb557e1240 .functor AND 1, L_000001cb557e0e50, L_000001cb55758d20, C4<1>, C4<1>;
L_000001cb557e01a0 .functor OR 1, L_000001cb557e0d70, L_000001cb557e1240, C4<0>, C4<0>;
L_000001cb557e0d00 .functor AND 1, L_000001cb55758a00, L_000001cb55758d20, C4<1>, C4<1>;
L_000001cb557e0280 .functor OR 1, L_000001cb557e01a0, L_000001cb557e0d00, C4<0>, C4<0>;
L_000001cb557e08a0 .functor XOR 1, L_000001cb557588c0, L_000001cb55758a00, C4<0>, C4<0>;
L_000001cb557dfb80 .functor XOR 1, L_000001cb557e08a0, L_000001cb55758d20, C4<0>, C4<0>;
v000001cb55701a50_0 .net "Debe", 0 0, L_000001cb557e0280;  1 drivers
v000001cb55700330_0 .net "Din", 0 0, L_000001cb55758d20;  1 drivers
v000001cb55702270_0 .net "Dout", 0 0, L_000001cb557dfb80;  1 drivers
v000001cb557003d0_0 .net "Ri", 0 0, L_000001cb55758a00;  1 drivers
v000001cb55700830_0 .net "Si", 0 0, L_000001cb557588c0;  1 drivers
v000001cb55700970_0 .net *"_ivl_0", 0 0, L_000001cb557e0b40;  1 drivers
v000001cb55701190_0 .net *"_ivl_10", 0 0, L_000001cb557e0d00;  1 drivers
v000001cb55701e10_0 .net *"_ivl_14", 0 0, L_000001cb557e08a0;  1 drivers
v000001cb55701cd0_0 .net *"_ivl_2", 0 0, L_000001cb557e0d70;  1 drivers
v000001cb55702310_0 .net *"_ivl_4", 0 0, L_000001cb557e0e50;  1 drivers
v000001cb557024f0_0 .net *"_ivl_6", 0 0, L_000001cb557e1240;  1 drivers
v000001cb557023b0_0 .net *"_ivl_8", 0 0, L_000001cb557e01a0;  1 drivers
S_000001cb556f2a40 .scope generate, "genblk1[2]" "genblk1[2]" 5 168, 5 168 0, S_000001cb556f1dc0;
 .timescale -9 -12;
P_000001cb555f52a0 .param/l "i" 0 5 168, +C4<010>;
S_000001cb556f2590 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001cb556f2a40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557dfe90 .functor NOT 1, L_000001cb55757ce0, C4<0>, C4<0>, C4<0>;
L_000001cb557e1470 .functor AND 1, L_000001cb557dfe90, L_000001cb55757e20, C4<1>, C4<1>;
L_000001cb557dfcd0 .functor NOT 1, L_000001cb55757ce0, C4<0>, C4<0>, C4<0>;
L_000001cb557dff00 .functor AND 1, L_000001cb557dfcd0, L_000001cb55758b40, C4<1>, C4<1>;
L_000001cb557dfa30 .functor OR 1, L_000001cb557e1470, L_000001cb557dff00, C4<0>, C4<0>;
L_000001cb557e0c20 .functor AND 1, L_000001cb55757e20, L_000001cb55758b40, C4<1>, C4<1>;
L_000001cb557e0f30 .functor OR 1, L_000001cb557dfa30, L_000001cb557e0c20, C4<0>, C4<0>;
L_000001cb557dfd40 .functor XOR 1, L_000001cb55757ce0, L_000001cb55757e20, C4<0>, C4<0>;
L_000001cb557e1010 .functor XOR 1, L_000001cb557dfd40, L_000001cb55758b40, C4<0>, C4<0>;
v000001cb55701050_0 .net "Debe", 0 0, L_000001cb557e0f30;  1 drivers
v000001cb557010f0_0 .net "Din", 0 0, L_000001cb55758b40;  1 drivers
v000001cb55702450_0 .net "Dout", 0 0, L_000001cb557e1010;  1 drivers
v000001cb557012d0_0 .net "Ri", 0 0, L_000001cb55757e20;  1 drivers
v000001cb556ffe30_0 .net "Si", 0 0, L_000001cb55757ce0;  1 drivers
v000001cb55701410_0 .net *"_ivl_0", 0 0, L_000001cb557dfe90;  1 drivers
v000001cb557014b0_0 .net *"_ivl_10", 0 0, L_000001cb557e0c20;  1 drivers
v000001cb55703210_0 .net *"_ivl_14", 0 0, L_000001cb557dfd40;  1 drivers
v000001cb55703350_0 .net *"_ivl_2", 0 0, L_000001cb557e1470;  1 drivers
v000001cb557030d0_0 .net *"_ivl_4", 0 0, L_000001cb557dfcd0;  1 drivers
v000001cb55703030_0 .net *"_ivl_6", 0 0, L_000001cb557dff00;  1 drivers
v000001cb557033f0_0 .net *"_ivl_8", 0 0, L_000001cb557dfa30;  1 drivers
S_000001cb55705a70 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001cb556f2a40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557e1080 .functor NOT 1, L_000001cb55757ec0, C4<0>, C4<0>, C4<0>;
L_000001cb557e0910 .functor AND 1, L_000001cb557e1080, L_000001cb55758280, C4<1>, C4<1>;
L_000001cb557e15c0 .functor NOT 1, L_000001cb55757ec0, C4<0>, C4<0>, C4<0>;
L_000001cb557dfbf0 .functor AND 1, L_000001cb557e15c0, L_000001cb55756f20, C4<1>, C4<1>;
L_000001cb557e1160 .functor OR 1, L_000001cb557e0910, L_000001cb557dfbf0, C4<0>, C4<0>;
L_000001cb557e04b0 .functor AND 1, L_000001cb55758280, L_000001cb55756f20, C4<1>, C4<1>;
L_000001cb557dff70 .functor OR 1, L_000001cb557e1160, L_000001cb557e04b0, C4<0>, C4<0>;
L_000001cb557e03d0 .functor XOR 1, L_000001cb55757ec0, L_000001cb55758280, C4<0>, C4<0>;
L_000001cb557dffe0 .functor XOR 1, L_000001cb557e03d0, L_000001cb55756f20, C4<0>, C4<0>;
v000001cb55703170_0 .net "Debe", 0 0, L_000001cb557dff70;  1 drivers
v000001cb55702c70_0 .net "Din", 0 0, L_000001cb55756f20;  1 drivers
v000001cb55702630_0 .net "Dout", 0 0, L_000001cb557dffe0;  1 drivers
v000001cb55703490_0 .net "Ri", 0 0, L_000001cb55758280;  1 drivers
v000001cb55702a90_0 .net "Si", 0 0, L_000001cb55757ec0;  1 drivers
v000001cb557032b0_0 .net *"_ivl_0", 0 0, L_000001cb557e1080;  1 drivers
v000001cb557028b0_0 .net *"_ivl_10", 0 0, L_000001cb557e04b0;  1 drivers
v000001cb55702810_0 .net *"_ivl_14", 0 0, L_000001cb557e03d0;  1 drivers
v000001cb55702950_0 .net *"_ivl_2", 0 0, L_000001cb557e0910;  1 drivers
v000001cb55702db0_0 .net *"_ivl_4", 0 0, L_000001cb557e15c0;  1 drivers
v000001cb557026d0_0 .net *"_ivl_6", 0 0, L_000001cb557dfbf0;  1 drivers
v000001cb55702b30_0 .net *"_ivl_8", 0 0, L_000001cb557e1160;  1 drivers
S_000001cb55704ad0 .scope generate, "genblk1[3]" "genblk1[3]" 5 168, 5 168 0, S_000001cb556f1dc0;
 .timescale -9 -12;
P_000001cb555f5460 .param/l "i" 0 5 168, +C4<011>;
S_000001cb55705750 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001cb55704ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557dfc60 .functor NOT 1, L_000001cb55757240, C4<0>, C4<0>, C4<0>;
L_000001cb557e0440 .functor AND 1, L_000001cb557dfc60, L_000001cb55758c80, C4<1>, C4<1>;
L_000001cb557e0750 .functor NOT 1, L_000001cb55757240, C4<0>, C4<0>, C4<0>;
L_000001cb557e0670 .functor AND 1, L_000001cb557e0750, L_000001cb55758e60, C4<1>, C4<1>;
L_000001cb557e0050 .functor OR 1, L_000001cb557e0440, L_000001cb557e0670, C4<0>, C4<0>;
L_000001cb557e1390 .functor AND 1, L_000001cb55758c80, L_000001cb55758e60, C4<1>, C4<1>;
L_000001cb557dfdb0 .functor OR 1, L_000001cb557e0050, L_000001cb557e1390, C4<0>, C4<0>;
L_000001cb557e0600 .functor XOR 1, L_000001cb55757240, L_000001cb55758c80, C4<0>, C4<0>;
L_000001cb557e0a60 .functor XOR 1, L_000001cb557e0600, L_000001cb55758e60, C4<0>, C4<0>;
v000001cb55702bd0_0 .net "Debe", 0 0, L_000001cb557dfdb0;  1 drivers
v000001cb55702770_0 .net "Din", 0 0, L_000001cb55758e60;  1 drivers
v000001cb557029f0_0 .net "Dout", 0 0, L_000001cb557e0a60;  1 drivers
v000001cb55702d10_0 .net "Ri", 0 0, L_000001cb55758c80;  1 drivers
v000001cb55702e50_0 .net "Si", 0 0, L_000001cb55757240;  1 drivers
v000001cb55702ef0_0 .net *"_ivl_0", 0 0, L_000001cb557dfc60;  1 drivers
v000001cb55702f90_0 .net *"_ivl_10", 0 0, L_000001cb557e1390;  1 drivers
v000001cb556f51b0_0 .net *"_ivl_14", 0 0, L_000001cb557e0600;  1 drivers
v000001cb556f4e90_0 .net *"_ivl_2", 0 0, L_000001cb557e0440;  1 drivers
v000001cb556f52f0_0 .net *"_ivl_4", 0 0, L_000001cb557e0750;  1 drivers
v000001cb556f5430_0 .net *"_ivl_6", 0 0, L_000001cb557e0670;  1 drivers
v000001cb556f43f0_0 .net *"_ivl_8", 0 0, L_000001cb557e0050;  1 drivers
S_000001cb55706240 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001cb55704ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557e0ad0 .functor NOT 1, L_000001cb557586e0, C4<0>, C4<0>, C4<0>;
L_000001cb557e00c0 .functor AND 1, L_000001cb557e0ad0, L_000001cb55757560, C4<1>, C4<1>;
L_000001cb557e1400 .functor NOT 1, L_000001cb557586e0, C4<0>, C4<0>, C4<0>;
L_000001cb557e0130 .functor AND 1, L_000001cb557e1400, L_000001cb557585a0, C4<1>, C4<1>;
L_000001cb557e0210 .functor OR 1, L_000001cb557e00c0, L_000001cb557e0130, C4<0>, C4<0>;
L_000001cb557e0520 .functor AND 1, L_000001cb55757560, L_000001cb557585a0, C4<1>, C4<1>;
L_000001cb557e0590 .functor OR 1, L_000001cb557e0210, L_000001cb557e0520, C4<0>, C4<0>;
L_000001cb557e11d0 .functor XOR 1, L_000001cb557586e0, L_000001cb55757560, C4<0>, C4<0>;
L_000001cb557e07c0 .functor XOR 1, L_000001cb557e11d0, L_000001cb557585a0, C4<0>, C4<0>;
v000001cb556f4ad0_0 .net "Debe", 0 0, L_000001cb557e0590;  1 drivers
v000001cb556f3ef0_0 .net "Din", 0 0, L_000001cb557585a0;  1 drivers
v000001cb556f4210_0 .net "Dout", 0 0, L_000001cb557e07c0;  1 drivers
v000001cb556f45d0_0 .net "Ri", 0 0, L_000001cb55757560;  1 drivers
v000001cb556f36d0_0 .net "Si", 0 0, L_000001cb557586e0;  1 drivers
v000001cb556f56b0_0 .net *"_ivl_0", 0 0, L_000001cb557e0ad0;  1 drivers
v000001cb556f4530_0 .net *"_ivl_10", 0 0, L_000001cb557e0520;  1 drivers
v000001cb556f3770_0 .net *"_ivl_14", 0 0, L_000001cb557e11d0;  1 drivers
v000001cb556f3c70_0 .net *"_ivl_2", 0 0, L_000001cb557e00c0;  1 drivers
v000001cb556f4df0_0 .net *"_ivl_4", 0 0, L_000001cb557e1400;  1 drivers
v000001cb556f3f90_0 .net *"_ivl_6", 0 0, L_000001cb557e0130;  1 drivers
v000001cb556f5250_0 .net *"_ivl_8", 0 0, L_000001cb557e0210;  1 drivers
S_000001cb55704c60 .scope generate, "genblk1[4]" "genblk1[4]" 5 168, 5 168 0, S_000001cb556f1dc0;
 .timescale -9 -12;
P_000001cb555f54a0 .param/l "i" 0 5 168, +C4<0100>;
S_000001cb55704df0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001cb55704c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557e0980 .functor NOT 1, L_000001cb55758640, C4<0>, C4<0>, C4<0>;
L_000001cb557e14e0 .functor AND 1, L_000001cb557e0980, L_000001cb55758f00, C4<1>, C4<1>;
L_000001cb557e09f0 .functor NOT 1, L_000001cb55758640, C4<0>, C4<0>, C4<0>;
L_000001cb557e0bb0 .functor AND 1, L_000001cb557e09f0, L_000001cb55756ac0, C4<1>, C4<1>;
L_000001cb557e12b0 .functor OR 1, L_000001cb557e14e0, L_000001cb557e0bb0, C4<0>, C4<0>;
L_000001cb557e1550 .functor AND 1, L_000001cb55758f00, L_000001cb55756ac0, C4<1>, C4<1>;
L_000001cb557e1860 .functor OR 1, L_000001cb557e12b0, L_000001cb557e1550, C4<0>, C4<0>;
L_000001cb557e1a90 .functor XOR 1, L_000001cb55758640, L_000001cb55758f00, C4<0>, C4<0>;
L_000001cb557e2350 .functor XOR 1, L_000001cb557e1a90, L_000001cb55756ac0, C4<0>, C4<0>;
v000001cb556f5390_0 .net "Debe", 0 0, L_000001cb557e1860;  1 drivers
v000001cb556f4670_0 .net "Din", 0 0, L_000001cb55756ac0;  1 drivers
v000001cb556f4710_0 .net "Dout", 0 0, L_000001cb557e2350;  1 drivers
v000001cb556f47b0_0 .net "Ri", 0 0, L_000001cb55758f00;  1 drivers
v000001cb556f59d0_0 .net "Si", 0 0, L_000001cb55758640;  1 drivers
v000001cb556f5890_0 .net *"_ivl_0", 0 0, L_000001cb557e0980;  1 drivers
v000001cb556f4850_0 .net *"_ivl_10", 0 0, L_000001cb557e1550;  1 drivers
v000001cb556f3bd0_0 .net *"_ivl_14", 0 0, L_000001cb557e1a90;  1 drivers
v000001cb556f4f30_0 .net *"_ivl_2", 0 0, L_000001cb557e14e0;  1 drivers
v000001cb556f54d0_0 .net *"_ivl_4", 0 0, L_000001cb557e09f0;  1 drivers
v000001cb556f5750_0 .net *"_ivl_6", 0 0, L_000001cb557e0bb0;  1 drivers
v000001cb556f5570_0 .net *"_ivl_8", 0 0, L_000001cb557e12b0;  1 drivers
S_000001cb557063d0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001cb55704c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557e1630 .functor NOT 1, L_000001cb55758500, C4<0>, C4<0>, C4<0>;
L_000001cb557e1be0 .functor AND 1, L_000001cb557e1630, L_000001cb557576a0, C4<1>, C4<1>;
L_000001cb557e18d0 .functor NOT 1, L_000001cb55758500, C4<0>, C4<0>, C4<0>;
L_000001cb557e1b00 .functor AND 1, L_000001cb557e18d0, L_000001cb55758dc0, C4<1>, C4<1>;
L_000001cb557e1d30 .functor OR 1, L_000001cb557e1be0, L_000001cb557e1b00, C4<0>, C4<0>;
L_000001cb557e1940 .functor AND 1, L_000001cb557576a0, L_000001cb55758dc0, C4<1>, C4<1>;
L_000001cb557e19b0 .functor OR 1, L_000001cb557e1d30, L_000001cb557e1940, C4<0>, C4<0>;
L_000001cb557e1e10 .functor XOR 1, L_000001cb55758500, L_000001cb557576a0, C4<0>, C4<0>;
L_000001cb557e2190 .functor XOR 1, L_000001cb557e1e10, L_000001cb55758dc0, C4<0>, C4<0>;
v000001cb556f5610_0 .net "Debe", 0 0, L_000001cb557e19b0;  1 drivers
v000001cb556f3d10_0 .net "Din", 0 0, L_000001cb55758dc0;  1 drivers
v000001cb556f57f0_0 .net "Dout", 0 0, L_000001cb557e2190;  1 drivers
v000001cb556f3810_0 .net "Ri", 0 0, L_000001cb557576a0;  1 drivers
v000001cb556f4030_0 .net "Si", 0 0, L_000001cb55758500;  1 drivers
v000001cb556f39f0_0 .net *"_ivl_0", 0 0, L_000001cb557e1630;  1 drivers
v000001cb556f4fd0_0 .net *"_ivl_10", 0 0, L_000001cb557e1940;  1 drivers
v000001cb556f48f0_0 .net *"_ivl_14", 0 0, L_000001cb557e1e10;  1 drivers
v000001cb556f5070_0 .net *"_ivl_2", 0 0, L_000001cb557e1be0;  1 drivers
v000001cb556f3db0_0 .net *"_ivl_4", 0 0, L_000001cb557e18d0;  1 drivers
v000001cb556f5d90_0 .net *"_ivl_6", 0 0, L_000001cb557e1b00;  1 drivers
v000001cb556f42b0_0 .net *"_ivl_8", 0 0, L_000001cb557e1d30;  1 drivers
S_000001cb557058e0 .scope generate, "genblk1[5]" "genblk1[5]" 5 168, 5 168 0, S_000001cb556f1dc0;
 .timescale -9 -12;
P_000001cb555f7020 .param/l "i" 0 5 168, +C4<0101>;
S_000001cb55704f80 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001cb557058e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557e1ef0 .functor NOT 1, L_000001cb55756b60, C4<0>, C4<0>, C4<0>;
L_000001cb557e16a0 .functor AND 1, L_000001cb557e1ef0, L_000001cb55757380, C4<1>, C4<1>;
L_000001cb557e1a20 .functor NOT 1, L_000001cb55756b60, C4<0>, C4<0>, C4<0>;
L_000001cb557e2200 .functor AND 1, L_000001cb557e1a20, L_000001cb55757d80, C4<1>, C4<1>;
L_000001cb557e20b0 .functor OR 1, L_000001cb557e16a0, L_000001cb557e2200, C4<0>, C4<0>;
L_000001cb557e1e80 .functor AND 1, L_000001cb55757380, L_000001cb55757d80, C4<1>, C4<1>;
L_000001cb557e2270 .functor OR 1, L_000001cb557e20b0, L_000001cb557e1e80, C4<0>, C4<0>;
L_000001cb557e22e0 .functor XOR 1, L_000001cb55756b60, L_000001cb55757380, C4<0>, C4<0>;
L_000001cb557e1b70 .functor XOR 1, L_000001cb557e22e0, L_000001cb55757d80, C4<0>, C4<0>;
v000001cb556f4a30_0 .net "Debe", 0 0, L_000001cb557e2270;  1 drivers
v000001cb556f4b70_0 .net "Din", 0 0, L_000001cb55757d80;  1 drivers
v000001cb556f3b30_0 .net "Dout", 0 0, L_000001cb557e1b70;  1 drivers
v000001cb556f38b0_0 .net "Ri", 0 0, L_000001cb55757380;  1 drivers
v000001cb556f5930_0 .net "Si", 0 0, L_000001cb55756b60;  1 drivers
v000001cb556f5110_0 .net *"_ivl_0", 0 0, L_000001cb557e1ef0;  1 drivers
v000001cb556f5a70_0 .net *"_ivl_10", 0 0, L_000001cb557e1e80;  1 drivers
v000001cb556f3950_0 .net *"_ivl_14", 0 0, L_000001cb557e22e0;  1 drivers
v000001cb556f4990_0 .net *"_ivl_2", 0 0, L_000001cb557e16a0;  1 drivers
v000001cb556f4c10_0 .net *"_ivl_4", 0 0, L_000001cb557e1a20;  1 drivers
v000001cb556f3e50_0 .net *"_ivl_6", 0 0, L_000001cb557e2200;  1 drivers
v000001cb556f3a90_0 .net *"_ivl_8", 0 0, L_000001cb557e20b0;  1 drivers
S_000001cb55705c00 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001cb557058e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557e1780 .functor NOT 1, L_000001cb55756fc0, C4<0>, C4<0>, C4<0>;
L_000001cb557e1c50 .functor AND 1, L_000001cb557e1780, L_000001cb55758780, C4<1>, C4<1>;
L_000001cb557e24a0 .functor NOT 1, L_000001cb55756fc0, C4<0>, C4<0>, C4<0>;
L_000001cb557e1cc0 .functor AND 1, L_000001cb557e24a0, L_000001cb55757100, C4<1>, C4<1>;
L_000001cb557e1da0 .functor OR 1, L_000001cb557e1c50, L_000001cb557e1cc0, C4<0>, C4<0>;
L_000001cb557e1f60 .functor AND 1, L_000001cb55758780, L_000001cb55757100, C4<1>, C4<1>;
L_000001cb557e1fd0 .functor OR 1, L_000001cb557e1da0, L_000001cb557e1f60, C4<0>, C4<0>;
L_000001cb557e2040 .functor XOR 1, L_000001cb55756fc0, L_000001cb55758780, C4<0>, C4<0>;
L_000001cb557e2120 .functor XOR 1, L_000001cb557e2040, L_000001cb55757100, C4<0>, C4<0>;
v000001cb556f5b10_0 .net "Debe", 0 0, L_000001cb557e1fd0;  1 drivers
v000001cb556f3630_0 .net "Din", 0 0, L_000001cb55757100;  1 drivers
v000001cb556f4cb0_0 .net "Dout", 0 0, L_000001cb557e2120;  1 drivers
v000001cb556f40d0_0 .net "Ri", 0 0, L_000001cb55758780;  1 drivers
v000001cb556f4170_0 .net "Si", 0 0, L_000001cb55756fc0;  1 drivers
v000001cb556f4d50_0 .net *"_ivl_0", 0 0, L_000001cb557e1780;  1 drivers
v000001cb556f5bb0_0 .net *"_ivl_10", 0 0, L_000001cb557e1f60;  1 drivers
v000001cb556f5c50_0 .net *"_ivl_14", 0 0, L_000001cb557e2040;  1 drivers
v000001cb556f4350_0 .net *"_ivl_2", 0 0, L_000001cb557e1c50;  1 drivers
v000001cb556f5cf0_0 .net *"_ivl_4", 0 0, L_000001cb557e24a0;  1 drivers
v000001cb556f4490_0 .net *"_ivl_6", 0 0, L_000001cb557e1cc0;  1 drivers
v000001cb556f7f50_0 .net *"_ivl_8", 0 0, L_000001cb557e1da0;  1 drivers
S_000001cb557052a0 .scope generate, "genblk1[6]" "genblk1[6]" 5 168, 5 168 0, S_000001cb556f1dc0;
 .timescale -9 -12;
P_000001cb555f6820 .param/l "i" 0 5 168, +C4<0110>;
S_000001cb55705430 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001cb557052a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557e23c0 .functor NOT 1, L_000001cb55756c00, C4<0>, C4<0>, C4<0>;
L_000001cb557e2430 .functor AND 1, L_000001cb557e23c0, L_000001cb557572e0, C4<1>, C4<1>;
L_000001cb557e2510 .functor NOT 1, L_000001cb55756c00, C4<0>, C4<0>, C4<0>;
L_000001cb557e1710 .functor AND 1, L_000001cb557e2510, L_000001cb55756ca0, C4<1>, C4<1>;
L_000001cb557e17f0 .functor OR 1, L_000001cb557e2430, L_000001cb557e1710, C4<0>, C4<0>;
L_000001cb557db430 .functor AND 1, L_000001cb557572e0, L_000001cb55756ca0, C4<1>, C4<1>;
L_000001cb557dbd60 .functor OR 1, L_000001cb557e17f0, L_000001cb557db430, C4<0>, C4<0>;
L_000001cb557dbeb0 .functor XOR 1, L_000001cb55756c00, L_000001cb557572e0, C4<0>, C4<0>;
L_000001cb557dba50 .functor XOR 1, L_000001cb557dbeb0, L_000001cb55756ca0, C4<0>, C4<0>;
v000001cb556f7ff0_0 .net "Debe", 0 0, L_000001cb557dbd60;  1 drivers
v000001cb556f6e70_0 .net "Din", 0 0, L_000001cb55756ca0;  1 drivers
v000001cb556f7eb0_0 .net "Dout", 0 0, L_000001cb557dba50;  1 drivers
v000001cb556f7b90_0 .net "Ri", 0 0, L_000001cb557572e0;  1 drivers
v000001cb556f7cd0_0 .net "Si", 0 0, L_000001cb55756c00;  1 drivers
v000001cb556f6f10_0 .net *"_ivl_0", 0 0, L_000001cb557e23c0;  1 drivers
v000001cb556f6510_0 .net *"_ivl_10", 0 0, L_000001cb557db430;  1 drivers
v000001cb556f65b0_0 .net *"_ivl_14", 0 0, L_000001cb557dbeb0;  1 drivers
v000001cb556f8590_0 .net *"_ivl_2", 0 0, L_000001cb557e2430;  1 drivers
v000001cb556f7910_0 .net *"_ivl_4", 0 0, L_000001cb557e2510;  1 drivers
v000001cb556f6150_0 .net *"_ivl_6", 0 0, L_000001cb557e1710;  1 drivers
v000001cb556f81d0_0 .net *"_ivl_8", 0 0, L_000001cb557e17f0;  1 drivers
S_000001cb55705d90 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001cb557052a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557dad30 .functor NOT 1, L_000001cb55758820, C4<0>, C4<0>, C4<0>;
L_000001cb557da860 .functor AND 1, L_000001cb557dad30, L_000001cb55757f60, C4<1>, C4<1>;
L_000001cb557da8d0 .functor NOT 1, L_000001cb55758820, C4<0>, C4<0>, C4<0>;
L_000001cb557daa90 .functor AND 1, L_000001cb557da8d0, L_000001cb55756de0, C4<1>, C4<1>;
L_000001cb557dae80 .functor OR 1, L_000001cb557da860, L_000001cb557daa90, C4<0>, C4<0>;
L_000001cb557daa20 .functor AND 1, L_000001cb55757f60, L_000001cb55756de0, C4<1>, C4<1>;
L_000001cb557dbf90 .functor OR 1, L_000001cb557dae80, L_000001cb557daa20, C4<0>, C4<0>;
L_000001cb557da7f0 .functor XOR 1, L_000001cb55758820, L_000001cb55757f60, C4<0>, C4<0>;
L_000001cb557db040 .functor XOR 1, L_000001cb557da7f0, L_000001cb55756de0, C4<0>, C4<0>;
v000001cb556f7e10_0 .net "Debe", 0 0, L_000001cb557dbf90;  1 drivers
v000001cb556f79b0_0 .net "Din", 0 0, L_000001cb55756de0;  1 drivers
v000001cb556f7af0_0 .net "Dout", 0 0, L_000001cb557db040;  1 drivers
v000001cb556f7c30_0 .net "Ri", 0 0, L_000001cb55757f60;  1 drivers
v000001cb556f6ab0_0 .net "Si", 0 0, L_000001cb55758820;  1 drivers
v000001cb556f7730_0 .net *"_ivl_0", 0 0, L_000001cb557dad30;  1 drivers
v000001cb556f6830_0 .net *"_ivl_10", 0 0, L_000001cb557daa20;  1 drivers
v000001cb556f66f0_0 .net *"_ivl_14", 0 0, L_000001cb557da7f0;  1 drivers
v000001cb556f6650_0 .net *"_ivl_2", 0 0, L_000001cb557da860;  1 drivers
v000001cb556f63d0_0 .net *"_ivl_4", 0 0, L_000001cb557da8d0;  1 drivers
v000001cb556f7a50_0 .net *"_ivl_6", 0 0, L_000001cb557daa90;  1 drivers
v000001cb556f6790_0 .net *"_ivl_8", 0 0, L_000001cb557dae80;  1 drivers
S_000001cb557055c0 .scope generate, "genblk1[7]" "genblk1[7]" 5 168, 5 168 0, S_000001cb556f1dc0;
 .timescale -9 -12;
P_000001cb555f61e0 .param/l "i" 0 5 168, +C4<0111>;
S_000001cb55705110 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001cb557055c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557db510 .functor NOT 1, L_000001cb55758be0, C4<0>, C4<0>, C4<0>;
L_000001cb557db6d0 .functor AND 1, L_000001cb557db510, L_000001cb55757600, C4<1>, C4<1>;
L_000001cb557daef0 .functor NOT 1, L_000001cb55758be0, C4<0>, C4<0>, C4<0>;
L_000001cb557dbf20 .functor AND 1, L_000001cb557daef0, L_000001cb55758fa0, C4<1>, C4<1>;
L_000001cb557dbcf0 .functor OR 1, L_000001cb557db6d0, L_000001cb557dbf20, C4<0>, C4<0>;
L_000001cb557da6a0 .functor AND 1, L_000001cb55757600, L_000001cb55758fa0, C4<1>, C4<1>;
L_000001cb557dc000 .functor OR 1, L_000001cb557dbcf0, L_000001cb557da6a0, C4<0>, C4<0>;
L_000001cb557db2e0 .functor XOR 1, L_000001cb55758be0, L_000001cb55757600, C4<0>, C4<0>;
L_000001cb557dbba0 .functor XOR 1, L_000001cb557db2e0, L_000001cb55758fa0, C4<0>, C4<0>;
v000001cb556f7d70_0 .net "Debe", 0 0, L_000001cb557dc000;  1 drivers
v000001cb556f5e30_0 .net "Din", 0 0, L_000001cb55758fa0;  1 drivers
v000001cb556f8090_0 .net "Dout", 0 0, L_000001cb557dbba0;  1 drivers
v000001cb556f8130_0 .net "Ri", 0 0, L_000001cb55757600;  1 drivers
v000001cb556f7690_0 .net "Si", 0 0, L_000001cb55758be0;  1 drivers
v000001cb556f6010_0 .net *"_ivl_0", 0 0, L_000001cb557db510;  1 drivers
v000001cb556f6fb0_0 .net *"_ivl_10", 0 0, L_000001cb557da6a0;  1 drivers
v000001cb556f68d0_0 .net *"_ivl_14", 0 0, L_000001cb557db2e0;  1 drivers
v000001cb556f8310_0 .net *"_ivl_2", 0 0, L_000001cb557db6d0;  1 drivers
v000001cb556f8270_0 .net *"_ivl_4", 0 0, L_000001cb557daef0;  1 drivers
v000001cb556f7050_0 .net *"_ivl_6", 0 0, L_000001cb557dbf20;  1 drivers
v000001cb556f5ed0_0 .net *"_ivl_8", 0 0, L_000001cb557dbcf0;  1 drivers
S_000001cb55705f20 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001cb557055c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557dbac0 .functor NOT 1, L_000001cb55757060, C4<0>, C4<0>, C4<0>;
L_000001cb557db0b0 .functor AND 1, L_000001cb557dbac0, L_000001cb55758960, C4<1>, C4<1>;
L_000001cb557da630 .functor NOT 1, L_000001cb55757060, C4<0>, C4<0>, C4<0>;
L_000001cb557db580 .functor AND 1, L_000001cb557da630, L_000001cb55758000, C4<1>, C4<1>;
L_000001cb557dab00 .functor OR 1, L_000001cb557db0b0, L_000001cb557db580, C4<0>, C4<0>;
L_000001cb557db200 .functor AND 1, L_000001cb55758960, L_000001cb55758000, C4<1>, C4<1>;
L_000001cb557db890 .functor OR 1, L_000001cb557dab00, L_000001cb557db200, C4<0>, C4<0>;
L_000001cb557db9e0 .functor XOR 1, L_000001cb55757060, L_000001cb55758960, C4<0>, C4<0>;
L_000001cb557da710 .functor XOR 1, L_000001cb557db9e0, L_000001cb55758000, C4<0>, C4<0>;
v000001cb556f61f0_0 .net "Debe", 0 0, L_000001cb557db890;  1 drivers
v000001cb556f6970_0 .net "Din", 0 0, L_000001cb55758000;  1 drivers
v000001cb556f83b0_0 .net "Dout", 0 0, L_000001cb557da710;  1 drivers
v000001cb556f7230_0 .net "Ri", 0 0, L_000001cb55758960;  1 drivers
v000001cb556f8450_0 .net "Si", 0 0, L_000001cb55757060;  1 drivers
v000001cb556f84f0_0 .net *"_ivl_0", 0 0, L_000001cb557dbac0;  1 drivers
v000001cb556f5f70_0 .net *"_ivl_10", 0 0, L_000001cb557db200;  1 drivers
v000001cb556f60b0_0 .net *"_ivl_14", 0 0, L_000001cb557db9e0;  1 drivers
v000001cb556f6290_0 .net *"_ivl_2", 0 0, L_000001cb557db0b0;  1 drivers
v000001cb556f70f0_0 .net *"_ivl_4", 0 0, L_000001cb557da630;  1 drivers
v000001cb556f6330_0 .net *"_ivl_6", 0 0, L_000001cb557db580;  1 drivers
v000001cb556f6a10_0 .net *"_ivl_8", 0 0, L_000001cb557dab00;  1 drivers
S_000001cb557060b0 .scope generate, "genblk1[8]" "genblk1[8]" 5 168, 5 168 0, S_000001cb556f1dc0;
 .timescale -9 -12;
P_000001cb555f6460 .param/l "i" 0 5 168, +C4<01000>;
S_000001cb55704620 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001cb557060b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557db350 .functor NOT 1, L_000001cb557580a0, C4<0>, C4<0>, C4<0>;
L_000001cb557da780 .functor AND 1, L_000001cb557db350, L_000001cb55756a20, C4<1>, C4<1>;
L_000001cb557daf60 .functor NOT 1, L_000001cb557580a0, C4<0>, C4<0>, C4<0>;
L_000001cb557dbb30 .functor AND 1, L_000001cb557daf60, L_000001cb55759040, C4<1>, C4<1>;
L_000001cb557db970 .functor OR 1, L_000001cb557da780, L_000001cb557dbb30, C4<0>, C4<0>;
L_000001cb557db740 .functor AND 1, L_000001cb55756a20, L_000001cb55759040, C4<1>, C4<1>;
L_000001cb557dafd0 .functor OR 1, L_000001cb557db970, L_000001cb557db740, C4<0>, C4<0>;
L_000001cb557dada0 .functor XOR 1, L_000001cb557580a0, L_000001cb55756a20, C4<0>, C4<0>;
L_000001cb557dc070 .functor XOR 1, L_000001cb557dada0, L_000001cb55759040, C4<0>, C4<0>;
v000001cb556f7190_0 .net "Debe", 0 0, L_000001cb557dafd0;  1 drivers
v000001cb556f6b50_0 .net "Din", 0 0, L_000001cb55759040;  1 drivers
v000001cb556f6470_0 .net "Dout", 0 0, L_000001cb557dc070;  1 drivers
v000001cb556f6bf0_0 .net "Ri", 0 0, L_000001cb55756a20;  1 drivers
v000001cb556f72d0_0 .net "Si", 0 0, L_000001cb557580a0;  1 drivers
v000001cb556f6c90_0 .net *"_ivl_0", 0 0, L_000001cb557db350;  1 drivers
v000001cb556f6d30_0 .net *"_ivl_10", 0 0, L_000001cb557db740;  1 drivers
v000001cb556f6dd0_0 .net *"_ivl_14", 0 0, L_000001cb557dada0;  1 drivers
v000001cb556f7370_0 .net *"_ivl_2", 0 0, L_000001cb557da780;  1 drivers
v000001cb556f7410_0 .net *"_ivl_4", 0 0, L_000001cb557daf60;  1 drivers
v000001cb556f74b0_0 .net *"_ivl_6", 0 0, L_000001cb557dbb30;  1 drivers
v000001cb556f7550_0 .net *"_ivl_8", 0 0, L_000001cb557db970;  1 drivers
S_000001cb557047b0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001cb557060b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557db120 .functor NOT 1, L_000001cb557571a0, C4<0>, C4<0>, C4<0>;
L_000001cb557da940 .functor AND 1, L_000001cb557db120, L_000001cb557568e0, C4<1>, C4<1>;
L_000001cb557db190 .functor NOT 1, L_000001cb557571a0, C4<0>, C4<0>, C4<0>;
L_000001cb557dab70 .functor AND 1, L_000001cb557db190, L_000001cb55756980, C4<1>, C4<1>;
L_000001cb557dae10 .functor OR 1, L_000001cb557da940, L_000001cb557dab70, C4<0>, C4<0>;
L_000001cb557dbe40 .functor AND 1, L_000001cb557568e0, L_000001cb55756980, C4<1>, C4<1>;
L_000001cb557db7b0 .functor OR 1, L_000001cb557dae10, L_000001cb557dbe40, C4<0>, C4<0>;
L_000001cb557da9b0 .functor XOR 1, L_000001cb557571a0, L_000001cb557568e0, C4<0>, C4<0>;
L_000001cb557db270 .functor XOR 1, L_000001cb557da9b0, L_000001cb55756980, C4<0>, C4<0>;
v000001cb556f75f0_0 .net "Debe", 0 0, L_000001cb557db7b0;  1 drivers
v000001cb556f77d0_0 .net "Din", 0 0, L_000001cb55756980;  1 drivers
v000001cb556f7870_0 .net "Dout", 0 0, L_000001cb557db270;  1 drivers
v000001cb55706eb0_0 .net "Ri", 0 0, L_000001cb557568e0;  1 drivers
v000001cb55708030_0 .net "Si", 0 0, L_000001cb557571a0;  1 drivers
v000001cb557078b0_0 .net *"_ivl_0", 0 0, L_000001cb557db120;  1 drivers
v000001cb55708170_0 .net *"_ivl_10", 0 0, L_000001cb557dbe40;  1 drivers
v000001cb55706cd0_0 .net *"_ivl_14", 0 0, L_000001cb557da9b0;  1 drivers
v000001cb55706a50_0 .net *"_ivl_2", 0 0, L_000001cb557da940;  1 drivers
v000001cb557085d0_0 .net *"_ivl_4", 0 0, L_000001cb557db190;  1 drivers
v000001cb55707950_0 .net *"_ivl_6", 0 0, L_000001cb557dab70;  1 drivers
v000001cb55707f90_0 .net *"_ivl_8", 0 0, L_000001cb557dae10;  1 drivers
S_000001cb55704940 .scope generate, "genblk1[9]" "genblk1[9]" 5 168, 5 168 0, S_000001cb556f1dc0;
 .timescale -9 -12;
P_000001cb555f6aa0 .param/l "i" 0 5 168, +C4<01001>;
S_000001cb55727c20 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001cb55704940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557db3c0 .functor NOT 1, L_000001cb55756e80, C4<0>, C4<0>, C4<0>;
L_000001cb557db4a0 .functor AND 1, L_000001cb557db3c0, L_000001cb55757420, C4<1>, C4<1>;
L_000001cb557db5f0 .functor NOT 1, L_000001cb55756e80, C4<0>, C4<0>, C4<0>;
L_000001cb557db820 .functor AND 1, L_000001cb557db5f0, L_000001cb557574c0, C4<1>, C4<1>;
L_000001cb557db660 .functor OR 1, L_000001cb557db4a0, L_000001cb557db820, C4<0>, C4<0>;
L_000001cb557dbc10 .functor AND 1, L_000001cb55757420, L_000001cb557574c0, C4<1>, C4<1>;
L_000001cb557dc0e0 .functor OR 1, L_000001cb557db660, L_000001cb557dbc10, C4<0>, C4<0>;
L_000001cb557dbc80 .functor XOR 1, L_000001cb55756e80, L_000001cb55757420, C4<0>, C4<0>;
L_000001cb557dc1c0 .functor XOR 1, L_000001cb557dbc80, L_000001cb557574c0, C4<0>, C4<0>;
v000001cb55706ff0_0 .net "Debe", 0 0, L_000001cb557dc0e0;  1 drivers
v000001cb557069b0_0 .net "Din", 0 0, L_000001cb557574c0;  1 drivers
v000001cb557080d0_0 .net "Dout", 0 0, L_000001cb557dc1c0;  1 drivers
v000001cb55706af0_0 .net "Ri", 0 0, L_000001cb55757420;  1 drivers
v000001cb557076d0_0 .net "Si", 0 0, L_000001cb55756e80;  1 drivers
v000001cb55708850_0 .net *"_ivl_0", 0 0, L_000001cb557db3c0;  1 drivers
v000001cb55706b90_0 .net *"_ivl_10", 0 0, L_000001cb557dbc10;  1 drivers
v000001cb55706d70_0 .net *"_ivl_14", 0 0, L_000001cb557dbc80;  1 drivers
v000001cb55708df0_0 .net *"_ivl_2", 0 0, L_000001cb557db4a0;  1 drivers
v000001cb55707a90_0 .net *"_ivl_4", 0 0, L_000001cb557db5f0;  1 drivers
v000001cb55706e10_0 .net *"_ivl_6", 0 0, L_000001cb557db820;  1 drivers
v000001cb557067d0_0 .net *"_ivl_8", 0 0, L_000001cb557db660;  1 drivers
S_000001cb55726fa0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001cb55704940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557dc150 .functor NOT 1, L_000001cb557577e0, C4<0>, C4<0>, C4<0>;
L_000001cb557db900 .functor AND 1, L_000001cb557dc150, L_000001cb55757880, C4<1>, C4<1>;
L_000001cb557dabe0 .functor NOT 1, L_000001cb557577e0, C4<0>, C4<0>, C4<0>;
L_000001cb557dbdd0 .functor AND 1, L_000001cb557dabe0, L_000001cb55757920, C4<1>, C4<1>;
L_000001cb557dac50 .functor OR 1, L_000001cb557db900, L_000001cb557dbdd0, C4<0>, C4<0>;
L_000001cb557dacc0 .functor AND 1, L_000001cb55757880, L_000001cb55757920, C4<1>, C4<1>;
L_000001cb557fb450 .functor OR 1, L_000001cb557dac50, L_000001cb557dacc0, C4<0>, C4<0>;
L_000001cb557fbd10 .functor XOR 1, L_000001cb557577e0, L_000001cb55757880, C4<0>, C4<0>;
L_000001cb557fcf00 .functor XOR 1, L_000001cb557fbd10, L_000001cb55757920, C4<0>, C4<0>;
v000001cb55707b30_0 .net "Debe", 0 0, L_000001cb557fb450;  1 drivers
v000001cb55707bd0_0 .net "Din", 0 0, L_000001cb55757920;  1 drivers
v000001cb55706c30_0 .net "Dout", 0 0, L_000001cb557fcf00;  1 drivers
v000001cb55706870_0 .net "Ri", 0 0, L_000001cb55757880;  1 drivers
v000001cb557088f0_0 .net "Si", 0 0, L_000001cb557577e0;  1 drivers
v000001cb55707ef0_0 .net *"_ivl_0", 0 0, L_000001cb557dc150;  1 drivers
v000001cb55707e50_0 .net *"_ivl_10", 0 0, L_000001cb557dacc0;  1 drivers
v000001cb55706910_0 .net *"_ivl_14", 0 0, L_000001cb557fbd10;  1 drivers
v000001cb55707810_0 .net *"_ivl_2", 0 0, L_000001cb557db900;  1 drivers
v000001cb557079f0_0 .net *"_ivl_4", 0 0, L_000001cb557dabe0;  1 drivers
v000001cb55706f50_0 .net *"_ivl_6", 0 0, L_000001cb557dbdd0;  1 drivers
v000001cb55706730_0 .net *"_ivl_8", 0 0, L_000001cb557dac50;  1 drivers
S_000001cb557272c0 .scope module, "rounder" "RoundNearestEven" 5 207, 6 22 0, S_000001cb556f1dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 5 "exp";
    .port_info 2 /OUTPUT 10 "ms_round";
    .port_info 3 /OUTPUT 5 "exp_round";
P_000001cb552d0970 .param/l "BS" 0 6 22, +C4<00000000000000000000000000001111>;
P_000001cb552d09a8 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000100>;
P_000001cb552d09e0 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000001110>;
P_000001cb552d0a18 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000001001>;
L_000001cb557fc3a0 .functor NOT 1, L_000001cb5575b200, C4<0>, C4<0>, C4<0>;
L_000001cb557fc560 .functor OR 1, L_000001cb5575af80, L_000001cb5575a120, C4<0>, C4<0>;
L_000001cb557fc5d0 .functor AND 1, L_000001cb5575b160, L_000001cb557fc560, C4<1>, C4<1>;
v000001cb55707090_0 .net *"_ivl_11", 9 0, L_000001cb5575ae40;  1 drivers
v000001cb55707630_0 .net *"_ivl_12", 10 0, L_000001cb55759860;  1 drivers
L_000001cb55761758 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb55707130_0 .net *"_ivl_15", 0 0, L_000001cb55761758;  1 drivers
v000001cb55708210_0 .net *"_ivl_17", 0 0, L_000001cb5575a120;  1 drivers
v000001cb55707c70_0 .net *"_ivl_19", 0 0, L_000001cb557fc560;  1 drivers
v000001cb55708670_0 .net *"_ivl_21", 0 0, L_000001cb557fc5d0;  1 drivers
L_000001cb557617a0 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v000001cb557082b0_0 .net/2u *"_ivl_22", 10 0, L_000001cb557617a0;  1 drivers
L_000001cb557617e8 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001cb55708350_0 .net/2u *"_ivl_24", 10 0, L_000001cb557617e8;  1 drivers
v000001cb55706690_0 .net *"_ivl_26", 10 0, L_000001cb5575b7a0;  1 drivers
v000001cb55707450_0 .net *"_ivl_3", 3 0, L_000001cb5575a300;  1 drivers
v000001cb557083f0_0 .net *"_ivl_33", 0 0, L_000001cb5575ac60;  1 drivers
v000001cb557071d0_0 .net *"_ivl_34", 4 0, L_000001cb557599a0;  1 drivers
L_000001cb55761830 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001cb55707270_0 .net *"_ivl_37", 3 0, L_000001cb55761830;  1 drivers
v000001cb55708990_0 .net *"_ivl_7", 0 0, L_000001cb5575b200;  1 drivers
v000001cb55707d10_0 .net "boolean", 0 0, L_000001cb5575af80;  1 drivers
v000001cb55707310_0 .net "exp", 4 0, L_000001cb557594a0;  alias, 1 drivers
v000001cb55707770_0 .net "exp_round", 4 0, L_000001cb55759ae0;  alias, 1 drivers
v000001cb55708710_0 .net "guard", 0 0, L_000001cb5575b160;  1 drivers
v000001cb55708490_0 .net "is_even", 0 0, L_000001cb557fc3a0;  1 drivers
v000001cb55708530_0 .net "ms", 14 0, L_000001cb557595e0;  alias, 1 drivers
v000001cb557073b0_0 .net "ms_round", 9 0, L_000001cb5575abc0;  alias, 1 drivers
v000001cb557087b0_0 .net "temp", 10 0, L_000001cb5575a440;  1 drivers
L_000001cb5575b160 .part L_000001cb557595e0, 4, 1;
L_000001cb5575a300 .part L_000001cb557595e0, 0, 4;
L_000001cb5575af80 .reduce/or L_000001cb5575a300;
L_000001cb5575b200 .part L_000001cb557595e0, 5, 1;
L_000001cb5575ae40 .part L_000001cb557595e0, 5, 10;
L_000001cb55759860 .concat [ 10 1 0 0], L_000001cb5575ae40, L_000001cb55761758;
L_000001cb5575a120 .reduce/nor L_000001cb557fc3a0;
L_000001cb5575b7a0 .functor MUXZ 11, L_000001cb557617e8, L_000001cb557617a0, L_000001cb557fc5d0, C4<>;
L_000001cb5575a440 .arith/sum 11, L_000001cb55759860, L_000001cb5575b7a0;
L_000001cb5575abc0 .part L_000001cb5575a440, 0, 10;
L_000001cb5575ac60 .part L_000001cb5575a440, 10, 1;
L_000001cb557599a0 .concat [ 1 4 0 0], L_000001cb5575ac60, L_000001cb55761830;
L_000001cb55759ae0 .arith/sum 5, L_000001cb557594a0, L_000001cb557599a0;
S_000001cb55726640 .scope module, "sub_exp" "RestaExp_sum" 5 191, 5 19 0, S_000001cb556f1dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
P_000001cb55703980 .param/l "BS" 0 5 19, +C4<00000000000000000000000000001111>;
P_000001cb557039b8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000100>;
P_000001cb557039f0 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000001001>;
v000001cb5570a010_0 .net "Debe", 5 0, L_000001cb55759400;  1 drivers
v000001cb5570a1f0_0 .net "F", 4 0, L_000001cb55759ea0;  alias, 1 drivers
v000001cb5570a470_0 .net "R", 4 0, L_000001cb55759900;  alias, 1 drivers
v000001cb557092f0_0 .net "S", 4 0, L_000001cb55751fc0;  alias, 1 drivers
L_000001cb55761680 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb5570a5b0_0 .net/2u *"_ivl_39", 0 0, L_000001cb55761680;  1 drivers
L_000001cb55759720 .part L_000001cb55751fc0, 0, 1;
L_000001cb5575b840 .part L_000001cb55759900, 0, 1;
L_000001cb55759e00 .part L_000001cb55759400, 0, 1;
L_000001cb5575b660 .part L_000001cb55751fc0, 1, 1;
L_000001cb5575a580 .part L_000001cb55759900, 1, 1;
L_000001cb5575a940 .part L_000001cb55759400, 1, 1;
L_000001cb55759f40 .part L_000001cb55751fc0, 2, 1;
L_000001cb5575b480 .part L_000001cb55759900, 2, 1;
L_000001cb557590e0 .part L_000001cb55759400, 2, 1;
L_000001cb557592c0 .part L_000001cb55751fc0, 3, 1;
L_000001cb5575ad00 .part L_000001cb55759900, 3, 1;
L_000001cb5575b700 .part L_000001cb55759400, 3, 1;
L_000001cb55759fe0 .part L_000001cb55751fc0, 4, 1;
L_000001cb55759360 .part L_000001cb55759900, 4, 1;
L_000001cb557597c0 .part L_000001cb55759400, 4, 1;
LS_000001cb55759ea0_0_0 .concat8 [ 1 1 1 1], L_000001cb557fb610, L_000001cb557fcb10, L_000001cb557fb530, L_000001cb557fbdf0;
LS_000001cb55759ea0_0_4 .concat8 [ 1 0 0 0], L_000001cb557fc250;
L_000001cb55759ea0 .concat8 [ 4 1 0 0], LS_000001cb55759ea0_0_0, LS_000001cb55759ea0_0_4;
LS_000001cb55759400_0_0 .concat8 [ 1 1 1 1], L_000001cb55761680, L_000001cb557fbf40, L_000001cb557fc410, L_000001cb557fb4c0;
LS_000001cb55759400_0_4 .concat8 [ 1 1 0 0], L_000001cb557fc330, L_000001cb557fc020;
L_000001cb55759400 .concat8 [ 4 2 0 0], LS_000001cb55759400_0_0, LS_000001cb55759400_0_4;
S_000001cb55727450 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001cb55726640;
 .timescale -9 -12;
P_000001cb555f65e0 .param/l "i" 0 5 28, +C4<00>;
S_000001cb55727130 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001cb55727450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557fb8b0 .functor NOT 1, L_000001cb55759720, C4<0>, C4<0>, C4<0>;
L_000001cb557fcaa0 .functor AND 1, L_000001cb557fb8b0, L_000001cb5575b840, C4<1>, C4<1>;
L_000001cb557fc8e0 .functor NOT 1, L_000001cb55759720, C4<0>, C4<0>, C4<0>;
L_000001cb557fcdb0 .functor AND 1, L_000001cb557fc8e0, L_000001cb55759e00, C4<1>, C4<1>;
L_000001cb557fc790 .functor OR 1, L_000001cb557fcaa0, L_000001cb557fcdb0, C4<0>, C4<0>;
L_000001cb557fce90 .functor AND 1, L_000001cb5575b840, L_000001cb55759e00, C4<1>, C4<1>;
L_000001cb557fbf40 .functor OR 1, L_000001cb557fc790, L_000001cb557fce90, C4<0>, C4<0>;
L_000001cb557fc6b0 .functor XOR 1, L_000001cb55759720, L_000001cb5575b840, C4<0>, C4<0>;
L_000001cb557fb610 .functor XOR 1, L_000001cb557fc6b0, L_000001cb55759e00, C4<0>, C4<0>;
v000001cb55708a30_0 .net "Debe", 0 0, L_000001cb557fbf40;  1 drivers
v000001cb557074f0_0 .net "Din", 0 0, L_000001cb55759e00;  1 drivers
v000001cb55707590_0 .net "Dout", 0 0, L_000001cb557fb610;  1 drivers
v000001cb55707db0_0 .net "Ri", 0 0, L_000001cb5575b840;  1 drivers
v000001cb55708ad0_0 .net "Si", 0 0, L_000001cb55759720;  1 drivers
v000001cb55708b70_0 .net *"_ivl_0", 0 0, L_000001cb557fb8b0;  1 drivers
v000001cb55708c10_0 .net *"_ivl_10", 0 0, L_000001cb557fce90;  1 drivers
v000001cb55708cb0_0 .net *"_ivl_14", 0 0, L_000001cb557fc6b0;  1 drivers
v000001cb55708d50_0 .net *"_ivl_2", 0 0, L_000001cb557fcaa0;  1 drivers
v000001cb55709e30_0 .net *"_ivl_4", 0 0, L_000001cb557fc8e0;  1 drivers
v000001cb5570add0_0 .net *"_ivl_6", 0 0, L_000001cb557fcdb0;  1 drivers
v000001cb5570aab0_0 .net *"_ivl_8", 0 0, L_000001cb557fc790;  1 drivers
S_000001cb557275e0 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001cb55726640;
 .timescale -9 -12;
P_000001cb555f6a60 .param/l "i" 0 5 28, +C4<01>;
S_000001cb55727770 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001cb557275e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557fb920 .functor NOT 1, L_000001cb5575b660, C4<0>, C4<0>, C4<0>;
L_000001cb557fc2c0 .functor AND 1, L_000001cb557fb920, L_000001cb5575a580, C4<1>, C4<1>;
L_000001cb557fcbf0 .functor NOT 1, L_000001cb5575b660, C4<0>, C4<0>, C4<0>;
L_000001cb557fc800 .functor AND 1, L_000001cb557fcbf0, L_000001cb5575a940, C4<1>, C4<1>;
L_000001cb557fc1e0 .functor OR 1, L_000001cb557fc2c0, L_000001cb557fc800, C4<0>, C4<0>;
L_000001cb557fcb80 .functor AND 1, L_000001cb5575a580, L_000001cb5575a940, C4<1>, C4<1>;
L_000001cb557fc410 .functor OR 1, L_000001cb557fc1e0, L_000001cb557fcb80, C4<0>, C4<0>;
L_000001cb557fbc30 .functor XOR 1, L_000001cb5575b660, L_000001cb5575a580, C4<0>, C4<0>;
L_000001cb557fcb10 .functor XOR 1, L_000001cb557fbc30, L_000001cb5575a940, C4<0>, C4<0>;
v000001cb55709250_0 .net "Debe", 0 0, L_000001cb557fc410;  1 drivers
v000001cb557094d0_0 .net "Din", 0 0, L_000001cb5575a940;  1 drivers
v000001cb5570b5f0_0 .net "Dout", 0 0, L_000001cb557fcb10;  1 drivers
v000001cb55709a70_0 .net "Ri", 0 0, L_000001cb5575a580;  1 drivers
v000001cb55709b10_0 .net "Si", 0 0, L_000001cb5575b660;  1 drivers
v000001cb5570a3d0_0 .net *"_ivl_0", 0 0, L_000001cb557fb920;  1 drivers
v000001cb5570a0b0_0 .net *"_ivl_10", 0 0, L_000001cb557fcb80;  1 drivers
v000001cb5570abf0_0 .net *"_ivl_14", 0 0, L_000001cb557fbc30;  1 drivers
v000001cb557099d0_0 .net *"_ivl_2", 0 0, L_000001cb557fc2c0;  1 drivers
v000001cb55709110_0 .net *"_ivl_4", 0 0, L_000001cb557fcbf0;  1 drivers
v000001cb5570a290_0 .net *"_ivl_6", 0 0, L_000001cb557fc800;  1 drivers
v000001cb5570a330_0 .net *"_ivl_8", 0 0, L_000001cb557fc1e0;  1 drivers
S_000001cb55727900 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001cb55726640;
 .timescale -9 -12;
P_000001cb555f6860 .param/l "i" 0 5 28, +C4<010>;
S_000001cb557267d0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001cb55727900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557fb3e0 .functor NOT 1, L_000001cb55759f40, C4<0>, C4<0>, C4<0>;
L_000001cb557fbae0 .functor AND 1, L_000001cb557fb3e0, L_000001cb5575b480, C4<1>, C4<1>;
L_000001cb557fbca0 .functor NOT 1, L_000001cb55759f40, C4<0>, C4<0>, C4<0>;
L_000001cb557fb680 .functor AND 1, L_000001cb557fbca0, L_000001cb557590e0, C4<1>, C4<1>;
L_000001cb557fcc60 .functor OR 1, L_000001cb557fbae0, L_000001cb557fb680, C4<0>, C4<0>;
L_000001cb557fc170 .functor AND 1, L_000001cb5575b480, L_000001cb557590e0, C4<1>, C4<1>;
L_000001cb557fb4c0 .functor OR 1, L_000001cb557fcc60, L_000001cb557fc170, C4<0>, C4<0>;
L_000001cb557fbfb0 .functor XOR 1, L_000001cb55759f40, L_000001cb5575b480, C4<0>, C4<0>;
L_000001cb557fb530 .functor XOR 1, L_000001cb557fbfb0, L_000001cb557590e0, C4<0>, C4<0>;
v000001cb5570a970_0 .net "Debe", 0 0, L_000001cb557fb4c0;  1 drivers
v000001cb5570b050_0 .net "Din", 0 0, L_000001cb557590e0;  1 drivers
v000001cb55709ed0_0 .net "Dout", 0 0, L_000001cb557fb530;  1 drivers
v000001cb5570af10_0 .net "Ri", 0 0, L_000001cb5575b480;  1 drivers
v000001cb5570ab50_0 .net "Si", 0 0, L_000001cb55759f40;  1 drivers
v000001cb5570ad30_0 .net *"_ivl_0", 0 0, L_000001cb557fb3e0;  1 drivers
v000001cb55709f70_0 .net *"_ivl_10", 0 0, L_000001cb557fc170;  1 drivers
v000001cb55709570_0 .net *"_ivl_14", 0 0, L_000001cb557fbfb0;  1 drivers
v000001cb55709610_0 .net *"_ivl_2", 0 0, L_000001cb557fbae0;  1 drivers
v000001cb5570a150_0 .net *"_ivl_4", 0 0, L_000001cb557fbca0;  1 drivers
v000001cb5570aa10_0 .net *"_ivl_6", 0 0, L_000001cb557fb680;  1 drivers
v000001cb557091b0_0 .net *"_ivl_8", 0 0, L_000001cb557fcc60;  1 drivers
S_000001cb55728260 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001cb55726640;
 .timescale -9 -12;
P_000001cb555f6ea0 .param/l "i" 0 5 28, +C4<011>;
S_000001cb55727db0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001cb55728260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557fb760 .functor NOT 1, L_000001cb557592c0, C4<0>, C4<0>, C4<0>;
L_000001cb557fb5a0 .functor AND 1, L_000001cb557fb760, L_000001cb5575ad00, C4<1>, C4<1>;
L_000001cb557fc480 .functor NOT 1, L_000001cb557592c0, C4<0>, C4<0>, C4<0>;
L_000001cb557fccd0 .functor AND 1, L_000001cb557fc480, L_000001cb5575b700, C4<1>, C4<1>;
L_000001cb557fb990 .functor OR 1, L_000001cb557fb5a0, L_000001cb557fccd0, C4<0>, C4<0>;
L_000001cb557fbd80 .functor AND 1, L_000001cb5575ad00, L_000001cb5575b700, C4<1>, C4<1>;
L_000001cb557fc330 .functor OR 1, L_000001cb557fb990, L_000001cb557fbd80, C4<0>, C4<0>;
L_000001cb557fba00 .functor XOR 1, L_000001cb557592c0, L_000001cb5575ad00, C4<0>, C4<0>;
L_000001cb557fbdf0 .functor XOR 1, L_000001cb557fba00, L_000001cb5575b700, C4<0>, C4<0>;
v000001cb55708f30_0 .net "Debe", 0 0, L_000001cb557fc330;  1 drivers
v000001cb5570ac90_0 .net "Din", 0 0, L_000001cb5575b700;  1 drivers
v000001cb5570b550_0 .net "Dout", 0 0, L_000001cb557fbdf0;  1 drivers
v000001cb5570ae70_0 .net "Ri", 0 0, L_000001cb5575ad00;  1 drivers
v000001cb55708e90_0 .net "Si", 0 0, L_000001cb557592c0;  1 drivers
v000001cb5570b0f0_0 .net *"_ivl_0", 0 0, L_000001cb557fb760;  1 drivers
v000001cb5570b410_0 .net *"_ivl_10", 0 0, L_000001cb557fbd80;  1 drivers
v000001cb55709930_0 .net *"_ivl_14", 0 0, L_000001cb557fba00;  1 drivers
v000001cb55709430_0 .net *"_ivl_2", 0 0, L_000001cb557fb5a0;  1 drivers
v000001cb5570b190_0 .net *"_ivl_4", 0 0, L_000001cb557fc480;  1 drivers
v000001cb5570b4b0_0 .net *"_ivl_6", 0 0, L_000001cb557fccd0;  1 drivers
v000001cb55709bb0_0 .net *"_ivl_8", 0 0, L_000001cb557fb990;  1 drivers
S_000001cb55727a90 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001cb55726640;
 .timescale -9 -12;
P_000001cb555f6220 .param/l "i" 0 5 28, +C4<0100>;
S_000001cb557283f0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001cb55727a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557fbb50 .functor NOT 1, L_000001cb55759fe0, C4<0>, C4<0>, C4<0>;
L_000001cb557fc950 .functor AND 1, L_000001cb557fbb50, L_000001cb55759360, C4<1>, C4<1>;
L_000001cb557fc4f0 .functor NOT 1, L_000001cb55759fe0, C4<0>, C4<0>, C4<0>;
L_000001cb557fbbc0 .functor AND 1, L_000001cb557fc4f0, L_000001cb557597c0, C4<1>, C4<1>;
L_000001cb557fbe60 .functor OR 1, L_000001cb557fc950, L_000001cb557fbbc0, C4<0>, C4<0>;
L_000001cb557fbed0 .functor AND 1, L_000001cb55759360, L_000001cb557597c0, C4<1>, C4<1>;
L_000001cb557fc020 .functor OR 1, L_000001cb557fbe60, L_000001cb557fbed0, C4<0>, C4<0>;
L_000001cb557fc100 .functor XOR 1, L_000001cb55759fe0, L_000001cb55759360, C4<0>, C4<0>;
L_000001cb557fc250 .functor XOR 1, L_000001cb557fc100, L_000001cb557597c0, C4<0>, C4<0>;
v000001cb55708fd0_0 .net "Debe", 0 0, L_000001cb557fc020;  1 drivers
v000001cb557096b0_0 .net "Din", 0 0, L_000001cb557597c0;  1 drivers
v000001cb55709c50_0 .net "Dout", 0 0, L_000001cb557fc250;  1 drivers
v000001cb5570afb0_0 .net "Ri", 0 0, L_000001cb55759360;  1 drivers
v000001cb5570b2d0_0 .net "Si", 0 0, L_000001cb55759fe0;  1 drivers
v000001cb5570b230_0 .net *"_ivl_0", 0 0, L_000001cb557fbb50;  1 drivers
v000001cb55709cf0_0 .net *"_ivl_10", 0 0, L_000001cb557fbed0;  1 drivers
v000001cb5570a6f0_0 .net *"_ivl_14", 0 0, L_000001cb557fc100;  1 drivers
v000001cb55709070_0 .net *"_ivl_2", 0 0, L_000001cb557fc950;  1 drivers
v000001cb5570b370_0 .net *"_ivl_4", 0 0, L_000001cb557fc4f0;  1 drivers
v000001cb55709890_0 .net *"_ivl_6", 0 0, L_000001cb557fbbc0;  1 drivers
v000001cb55709d90_0 .net *"_ivl_8", 0 0, L_000001cb557fbe60;  1 drivers
S_000001cb55726e10 .scope module, "sm" "SumMantisa" 5 297, 5 81 0, S_000001cb556f15f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "S";
    .port_info 1 /INPUT 11 "R";
    .port_info 2 /INPUT 1 "guard_S";
    .port_info 3 /INPUT 1 "guard_R";
    .port_info 4 /INPUT 5 "ExpIn";
    .port_info 5 /OUTPUT 5 "ExpOut";
    .port_info 6 /OUTPUT 10 "F";
    .port_info 7 /INPUT 1 "sticky_for_round";
P_000001cb55704270 .param/l "BS" 0 5 81, +C4<00000000000000000000000000001111>;
P_000001cb557042a8 .param/l "EBS" 0 5 81, +C4<00000000000000000000000000000100>;
P_000001cb557042e0 .param/l "MBS" 0 5 81, +C4<00000000000000000000000000001001>;
L_000001cb557de610 .functor BUFZ 10, L_000001cb55755a80, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001cb557de7d0 .functor BUFZ 5, L_000001cb55755ee0, C4<00000>, C4<00000>, C4<00000>;
v000001cb55712d50_0 .net "A", 11 0, L_000001cb55755d00;  1 drivers
v000001cb55710eb0_0 .net "B", 11 0, L_000001cb557565c0;  1 drivers
v000001cb55711450_0 .net "C", 12 0, L_000001cb557544a0;  1 drivers
v000001cb55710ff0_0 .net "ExpIn", 4 0, L_000001cb55751fc0;  alias, 1 drivers
v000001cb55710730_0 .net "ExpOut", 4 0, L_000001cb557de7d0;  alias, 1 drivers
v000001cb557107d0_0 .net "F", 9 0, L_000001cb557de610;  alias, 1 drivers
v000001cb55710870_0 .net "R", 10 0, L_000001cb55753320;  alias, 1 drivers
v000001cb55711090_0 .net "S", 10 0, L_000001cb557518e0;  alias, 1 drivers
v000001cb55711130_0 .net *"_ivl_101", 0 0, L_000001cb55756700;  1 drivers
L_000001cb557613f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cb557111d0_0 .net/2u *"_ivl_102", 1 0, L_000001cb557613f8;  1 drivers
v000001cb557114f0_0 .net *"_ivl_104", 14 0, L_000001cb55754fe0;  1 drivers
v000001cb55711590_0 .net *"_ivl_107", 9 0, L_000001cb55756020;  1 drivers
v000001cb557116d0_0 .net *"_ivl_109", 0 0, L_000001cb55754540;  1 drivers
L_000001cb55761440 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001cb557155f0_0 .net/2u *"_ivl_110", 2 0, L_000001cb55761440;  1 drivers
v000001cb557150f0_0 .net *"_ivl_112", 14 0, L_000001cb55756340;  1 drivers
L_000001cb55761488 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001cb55715410_0 .net/2u *"_ivl_116", 4 0, L_000001cb55761488;  1 drivers
v000001cb55713930_0 .net *"_ivl_118", 4 0, L_000001cb557559e0;  1 drivers
L_000001cb557613b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb55712fd0_0 .net/2u *"_ivl_92", 0 0, L_000001cb557613b0;  1 drivers
v000001cb557141f0_0 .net *"_ivl_97", 9 0, L_000001cb55754360;  1 drivers
v000001cb55713610_0 .net *"_ivl_99", 0 0, L_000001cb55756520;  1 drivers
v000001cb55712f30_0 .net "carry", 0 0, L_000001cb557556c0;  1 drivers
v000001cb55715190_0 .net "exp_for_round", 4 0, L_000001cb55755080;  1 drivers
v000001cb55714290_0 .net "exp_rounded", 4 0, L_000001cb55755ee0;  1 drivers
v000001cb55715230_0 .net "frac_rounded", 9 0, L_000001cb55755a80;  1 drivers
v000001cb557134d0_0 .net "guard_R", 0 0, L_000001cb55751de0;  alias, 1 drivers
v000001cb55713570_0 .net "guard_S", 0 0, L_000001cb557531e0;  alias, 1 drivers
v000001cb55713bb0_0 .net "ms_for_round", 14 0, L_000001cb55755940;  1 drivers
v000001cb55714bf0_0 .net "sticky_for_round", 0 0, L_000001cb557dd6c0;  alias, 1 drivers
v000001cb557152d0_0 .net "sum_bits", 11 0, L_000001cb55754b80;  1 drivers
L_000001cb55753500 .part L_000001cb55755d00, 0, 1;
L_000001cb557551c0 .part L_000001cb557565c0, 0, 1;
L_000001cb55754d60 .part L_000001cb557544a0, 0, 1;
L_000001cb55754e00 .part L_000001cb55755d00, 1, 1;
L_000001cb55756840 .part L_000001cb557565c0, 1, 1;
L_000001cb55756480 .part L_000001cb557544a0, 1, 1;
L_000001cb55754680 .part L_000001cb55755d00, 2, 1;
L_000001cb55755e40 .part L_000001cb557565c0, 2, 1;
L_000001cb55754a40 .part L_000001cb557544a0, 2, 1;
L_000001cb55756200 .part L_000001cb55755d00, 3, 1;
L_000001cb55755620 .part L_000001cb557565c0, 3, 1;
L_000001cb557547c0 .part L_000001cb557544a0, 3, 1;
L_000001cb557554e0 .part L_000001cb55755d00, 4, 1;
L_000001cb55754860 .part L_000001cb557565c0, 4, 1;
L_000001cb55754220 .part L_000001cb557544a0, 4, 1;
L_000001cb557563e0 .part L_000001cb55755d00, 5, 1;
L_000001cb55756660 .part L_000001cb557565c0, 5, 1;
L_000001cb55756160 .part L_000001cb557544a0, 5, 1;
L_000001cb557540e0 .part L_000001cb55755d00, 6, 1;
L_000001cb55754cc0 .part L_000001cb557565c0, 6, 1;
L_000001cb55754ea0 .part L_000001cb557544a0, 6, 1;
L_000001cb55755260 .part L_000001cb55755d00, 7, 1;
L_000001cb557562a0 .part L_000001cb557565c0, 7, 1;
L_000001cb55755b20 .part L_000001cb557544a0, 7, 1;
L_000001cb55755440 .part L_000001cb55755d00, 8, 1;
L_000001cb55755c60 .part L_000001cb557565c0, 8, 1;
L_000001cb557553a0 .part L_000001cb557544a0, 8, 1;
L_000001cb55755580 .part L_000001cb55755d00, 9, 1;
L_000001cb557545e0 .part L_000001cb557565c0, 9, 1;
L_000001cb55754180 .part L_000001cb557544a0, 9, 1;
L_000001cb55754c20 .part L_000001cb55755d00, 10, 1;
L_000001cb55755300 .part L_000001cb557565c0, 10, 1;
L_000001cb55754f40 .part L_000001cb557544a0, 10, 1;
L_000001cb55754400 .part L_000001cb55755d00, 11, 1;
L_000001cb55754ae0 .part L_000001cb557565c0, 11, 1;
L_000001cb557542c0 .part L_000001cb557544a0, 11, 1;
LS_000001cb55754b80_0_0 .concat8 [ 1 1 1 1], L_000001cb557dc540, L_000001cb557dd730, L_000001cb557ddb90, L_000001cb557dcb60;
LS_000001cb55754b80_0_4 .concat8 [ 1 1 1 1], L_000001cb557dd9d0, L_000001cb557de6f0, L_000001cb557df480, L_000001cb557dea00;
LS_000001cb55754b80_0_8 .concat8 [ 1 1 1 1], L_000001cb557df5d0, L_000001cb557de0d0, L_000001cb557de1b0, L_000001cb557df410;
L_000001cb55754b80 .concat8 [ 4 4 4 0], LS_000001cb55754b80_0_0, LS_000001cb55754b80_0_4, LS_000001cb55754b80_0_8;
L_000001cb55755d00 .concat [ 1 11 0 0], L_000001cb557531e0, L_000001cb557518e0;
L_000001cb557565c0 .concat [ 1 11 0 0], L_000001cb55751de0, L_000001cb55753320;
LS_000001cb557544a0_0_0 .concat8 [ 1 1 1 1], L_000001cb557613b0, L_000001cb557dd110, L_000001cb557dd5e0, L_000001cb557dce00;
LS_000001cb557544a0_0_4 .concat8 [ 1 1 1 1], L_000001cb557ddc00, L_000001cb557dd1f0, L_000001cb557dd3b0, L_000001cb557df170;
LS_000001cb557544a0_0_8 .concat8 [ 1 1 1 1], L_000001cb557ddf80, L_000001cb557ddf10, L_000001cb557de290, L_000001cb557de140;
LS_000001cb557544a0_0_12 .concat8 [ 1 0 0 0], L_000001cb557df640;
L_000001cb557544a0 .concat8 [ 4 4 4 1], LS_000001cb557544a0_0_0, LS_000001cb557544a0_0_4, LS_000001cb557544a0_0_8, LS_000001cb557544a0_0_12;
L_000001cb557556c0 .part L_000001cb557544a0, 12, 1;
L_000001cb55754360 .part L_000001cb55754b80, 2, 10;
L_000001cb55756520 .part L_000001cb55754b80, 1, 1;
L_000001cb55756700 .part L_000001cb55754b80, 0, 1;
LS_000001cb55754fe0_0_0 .concat [ 1 2 1 1], L_000001cb557dd6c0, L_000001cb557613f8, L_000001cb55756700, L_000001cb55756520;
LS_000001cb55754fe0_0_4 .concat [ 10 0 0 0], L_000001cb55754360;
L_000001cb55754fe0 .concat [ 5 10 0 0], LS_000001cb55754fe0_0_0, LS_000001cb55754fe0_0_4;
L_000001cb55756020 .part L_000001cb55754b80, 1, 10;
L_000001cb55754540 .part L_000001cb55754b80, 0, 1;
L_000001cb55756340 .concat [ 1 3 1 10], L_000001cb557dd6c0, L_000001cb55761440, L_000001cb55754540, L_000001cb55756020;
L_000001cb55755940 .functor MUXZ 15, L_000001cb55756340, L_000001cb55754fe0, L_000001cb557556c0, C4<>;
L_000001cb557559e0 .arith/sum 5, L_000001cb55751fc0, L_000001cb55761488;
L_000001cb55755080 .functor MUXZ 5, L_000001cb55751fc0, L_000001cb557559e0, L_000001cb557556c0, C4<>;
S_000001cb55727f40 .scope generate, "genblk1[0]" "genblk1[0]" 5 102, 5 102 0, S_000001cb55726e10;
 .timescale -9 -12;
P_000001cb555f5de0 .param/l "i" 0 5 102, +C4<00>;
S_000001cb557280d0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001cb55727f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557dddc0 .functor AND 1, L_000001cb55753500, L_000001cb557551c0, C4<1>, C4<1>;
L_000001cb557dca80 .functor AND 1, L_000001cb557551c0, L_000001cb55754d60, C4<1>, C4<1>;
L_000001cb557dd180 .functor OR 1, L_000001cb557dddc0, L_000001cb557dca80, C4<0>, C4<0>;
L_000001cb557ddab0 .functor AND 1, L_000001cb55753500, L_000001cb55754d60, C4<1>, C4<1>;
L_000001cb557dd110 .functor OR 1, L_000001cb557dd180, L_000001cb557ddab0, C4<0>, C4<0>;
L_000001cb557dc620 .functor XOR 1, L_000001cb55753500, L_000001cb557551c0, C4<0>, C4<0>;
L_000001cb557dc540 .functor XOR 1, L_000001cb557dc620, L_000001cb55754d60, C4<0>, C4<0>;
v000001cb5570c9f0_0 .net "Debe", 0 0, L_000001cb557dd110;  1 drivers
v000001cb5570d2b0_0 .net "Din", 0 0, L_000001cb55754d60;  1 drivers
v000001cb5570d350_0 .net "Dout", 0 0, L_000001cb557dc540;  1 drivers
v000001cb5570d3f0_0 .net "Ri", 0 0, L_000001cb557551c0;  1 drivers
v000001cb5570d490_0 .net "Si", 0 0, L_000001cb55753500;  1 drivers
v000001cb5570c630_0 .net *"_ivl_0", 0 0, L_000001cb557dddc0;  1 drivers
v000001cb5570d850_0 .net *"_ivl_10", 0 0, L_000001cb557dc620;  1 drivers
v000001cb5570d530_0 .net *"_ivl_2", 0 0, L_000001cb557dca80;  1 drivers
v000001cb5570db70_0 .net *"_ivl_4", 0 0, L_000001cb557dd180;  1 drivers
v000001cb5570ba50_0 .net *"_ivl_6", 0 0, L_000001cb557ddab0;  1 drivers
S_000001cb55726960 .scope generate, "genblk1[1]" "genblk1[1]" 5 102, 5 102 0, S_000001cb55726e10;
 .timescale -9 -12;
P_000001cb555f6ae0 .param/l "i" 0 5 102, +C4<01>;
S_000001cb55726af0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001cb55726960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557dd8f0 .functor AND 1, L_000001cb55754e00, L_000001cb55756840, C4<1>, C4<1>;
L_000001cb557dc2a0 .functor AND 1, L_000001cb55756840, L_000001cb55756480, C4<1>, C4<1>;
L_000001cb557dd7a0 .functor OR 1, L_000001cb557dd8f0, L_000001cb557dc2a0, C4<0>, C4<0>;
L_000001cb557ddd50 .functor AND 1, L_000001cb55754e00, L_000001cb55756480, C4<1>, C4<1>;
L_000001cb557dd5e0 .functor OR 1, L_000001cb557dd7a0, L_000001cb557ddd50, C4<0>, C4<0>;
L_000001cb557dd340 .functor XOR 1, L_000001cb55754e00, L_000001cb55756840, C4<0>, C4<0>;
L_000001cb557dd730 .functor XOR 1, L_000001cb557dd340, L_000001cb55756480, C4<0>, C4<0>;
v000001cb5570b7d0_0 .net "Debe", 0 0, L_000001cb557dd5e0;  1 drivers
v000001cb5570cb30_0 .net "Din", 0 0, L_000001cb55756480;  1 drivers
v000001cb5570beb0_0 .net "Dout", 0 0, L_000001cb557dd730;  1 drivers
v000001cb5570baf0_0 .net "Ri", 0 0, L_000001cb55756840;  1 drivers
v000001cb5570d990_0 .net "Si", 0 0, L_000001cb55754e00;  1 drivers
v000001cb5570dc10_0 .net *"_ivl_0", 0 0, L_000001cb557dd8f0;  1 drivers
v000001cb5570da30_0 .net *"_ivl_10", 0 0, L_000001cb557dd340;  1 drivers
v000001cb5570bb90_0 .net *"_ivl_2", 0 0, L_000001cb557dc2a0;  1 drivers
v000001cb5570dcb0_0 .net *"_ivl_4", 0 0, L_000001cb557dd7a0;  1 drivers
v000001cb5570bc30_0 .net *"_ivl_6", 0 0, L_000001cb557ddd50;  1 drivers
S_000001cb55726c80 .scope generate, "genblk1[2]" "genblk1[2]" 5 102, 5 102 0, S_000001cb55726e10;
 .timescale -9 -12;
P_000001cb555f6f20 .param/l "i" 0 5 102, +C4<010>;
S_000001cb5573b640 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001cb55726c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557dc8c0 .functor AND 1, L_000001cb55754680, L_000001cb55755e40, C4<1>, C4<1>;
L_000001cb557dcaf0 .functor AND 1, L_000001cb55755e40, L_000001cb55754a40, C4<1>, C4<1>;
L_000001cb557dcd20 .functor OR 1, L_000001cb557dc8c0, L_000001cb557dcaf0, C4<0>, C4<0>;
L_000001cb557ddb20 .functor AND 1, L_000001cb55754680, L_000001cb55754a40, C4<1>, C4<1>;
L_000001cb557dce00 .functor OR 1, L_000001cb557dcd20, L_000001cb557ddb20, C4<0>, C4<0>;
L_000001cb557dd2d0 .functor XOR 1, L_000001cb55754680, L_000001cb55755e40, C4<0>, C4<0>;
L_000001cb557ddb90 .functor XOR 1, L_000001cb557dd2d0, L_000001cb55754a40, C4<0>, C4<0>;
v000001cb5570dd50_0 .net "Debe", 0 0, L_000001cb557dce00;  1 drivers
v000001cb5570bcd0_0 .net "Din", 0 0, L_000001cb55754a40;  1 drivers
v000001cb5570bff0_0 .net "Dout", 0 0, L_000001cb557ddb90;  1 drivers
v000001cb5570c090_0 .net "Ri", 0 0, L_000001cb55755e40;  1 drivers
v000001cb5570c4f0_0 .net "Si", 0 0, L_000001cb55754680;  1 drivers
v000001cb5570c270_0 .net *"_ivl_0", 0 0, L_000001cb557dc8c0;  1 drivers
v000001cb5570c6d0_0 .net *"_ivl_10", 0 0, L_000001cb557dd2d0;  1 drivers
v000001cb5570fdd0_0 .net *"_ivl_2", 0 0, L_000001cb557dcaf0;  1 drivers
v000001cb5570e110_0 .net *"_ivl_4", 0 0, L_000001cb557dcd20;  1 drivers
v000001cb5570eb10_0 .net *"_ivl_6", 0 0, L_000001cb557ddb20;  1 drivers
S_000001cb5573b7d0 .scope generate, "genblk1[3]" "genblk1[3]" 5 102, 5 102 0, S_000001cb55726e10;
 .timescale -9 -12;
P_000001cb555f6760 .param/l "i" 0 5 102, +C4<011>;
S_000001cb5573b4b0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001cb5573b7d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557dc230 .functor AND 1, L_000001cb55756200, L_000001cb55755620, C4<1>, C4<1>;
L_000001cb557dc690 .functor AND 1, L_000001cb55755620, L_000001cb557547c0, C4<1>, C4<1>;
L_000001cb557dd810 .functor OR 1, L_000001cb557dc230, L_000001cb557dc690, C4<0>, C4<0>;
L_000001cb557dcee0 .functor AND 1, L_000001cb55756200, L_000001cb557547c0, C4<1>, C4<1>;
L_000001cb557ddc00 .functor OR 1, L_000001cb557dd810, L_000001cb557dcee0, C4<0>, C4<0>;
L_000001cb557dc310 .functor XOR 1, L_000001cb55756200, L_000001cb55755620, C4<0>, C4<0>;
L_000001cb557dcb60 .functor XOR 1, L_000001cb557dc310, L_000001cb557547c0, C4<0>, C4<0>;
v000001cb5570fe70_0 .net "Debe", 0 0, L_000001cb557ddc00;  1 drivers
v000001cb5570f970_0 .net "Din", 0 0, L_000001cb557547c0;  1 drivers
v000001cb5570fb50_0 .net "Dout", 0 0, L_000001cb557dcb60;  1 drivers
v000001cb5570fc90_0 .net "Ri", 0 0, L_000001cb55755620;  1 drivers
v000001cb5570ebb0_0 .net "Si", 0 0, L_000001cb55756200;  1 drivers
v000001cb5570f790_0 .net *"_ivl_0", 0 0, L_000001cb557dc230;  1 drivers
v000001cb5570e890_0 .net *"_ivl_10", 0 0, L_000001cb557dc310;  1 drivers
v000001cb5570e750_0 .net *"_ivl_2", 0 0, L_000001cb557dc690;  1 drivers
v000001cb5570e6b0_0 .net *"_ivl_4", 0 0, L_000001cb557dd810;  1 drivers
v000001cb5570e430_0 .net *"_ivl_6", 0 0, L_000001cb557dcee0;  1 drivers
S_000001cb5573a9c0 .scope generate, "genblk1[4]" "genblk1[4]" 5 102, 5 102 0, S_000001cb55726e10;
 .timescale -9 -12;
P_000001cb555f7060 .param/l "i" 0 5 102, +C4<0100>;
S_000001cb5573a380 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001cb5573a9c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557dcc40 .functor AND 1, L_000001cb557554e0, L_000001cb55754860, C4<1>, C4<1>;
L_000001cb557dccb0 .functor AND 1, L_000001cb55754860, L_000001cb55754220, C4<1>, C4<1>;
L_000001cb557dcfc0 .functor OR 1, L_000001cb557dcc40, L_000001cb557dccb0, C4<0>, C4<0>;
L_000001cb557dd880 .functor AND 1, L_000001cb557554e0, L_000001cb55754220, C4<1>, C4<1>;
L_000001cb557dd1f0 .functor OR 1, L_000001cb557dcfc0, L_000001cb557dd880, C4<0>, C4<0>;
L_000001cb557dd960 .functor XOR 1, L_000001cb557554e0, L_000001cb55754860, C4<0>, C4<0>;
L_000001cb557dd9d0 .functor XOR 1, L_000001cb557dd960, L_000001cb55754220, C4<0>, C4<0>;
v000001cb5570e4d0_0 .net "Debe", 0 0, L_000001cb557dd1f0;  1 drivers
v000001cb5570ec50_0 .net "Din", 0 0, L_000001cb55754220;  1 drivers
v000001cb5570fbf0_0 .net "Dout", 0 0, L_000001cb557dd9d0;  1 drivers
v000001cb557105f0_0 .net "Ri", 0 0, L_000001cb55754860;  1 drivers
v000001cb5570fa10_0 .net "Si", 0 0, L_000001cb557554e0;  1 drivers
v000001cb5570ecf0_0 .net *"_ivl_0", 0 0, L_000001cb557dcc40;  1 drivers
v000001cb5570f6f0_0 .net *"_ivl_10", 0 0, L_000001cb557dd960;  1 drivers
v000001cb5570e070_0 .net *"_ivl_2", 0 0, L_000001cb557dccb0;  1 drivers
v000001cb5570f010_0 .net *"_ivl_4", 0 0, L_000001cb557dcfc0;  1 drivers
v000001cb5570e930_0 .net *"_ivl_6", 0 0, L_000001cb557dd880;  1 drivers
S_000001cb5573be10 .scope generate, "genblk1[5]" "genblk1[5]" 5 102, 5 102 0, S_000001cb55726e10;
 .timescale -9 -12;
P_000001cb555f7620 .param/l "i" 0 5 102, +C4<0101>;
S_000001cb5573ab50 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001cb5573be10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557ddc70 .functor AND 1, L_000001cb557563e0, L_000001cb55756660, C4<1>, C4<1>;
L_000001cb557dd260 .functor AND 1, L_000001cb55756660, L_000001cb55756160, C4<1>, C4<1>;
L_000001cb557dc380 .functor OR 1, L_000001cb557ddc70, L_000001cb557dd260, C4<0>, C4<0>;
L_000001cb557dc3f0 .functor AND 1, L_000001cb557563e0, L_000001cb55756160, C4<1>, C4<1>;
L_000001cb557dd3b0 .functor OR 1, L_000001cb557dc380, L_000001cb557dc3f0, C4<0>, C4<0>;
L_000001cb557dd420 .functor XOR 1, L_000001cb557563e0, L_000001cb55756660, C4<0>, C4<0>;
L_000001cb557de6f0 .functor XOR 1, L_000001cb557dd420, L_000001cb55756160, C4<0>, C4<0>;
v000001cb5570f0b0_0 .net "Debe", 0 0, L_000001cb557dd3b0;  1 drivers
v000001cb5570e570_0 .net "Din", 0 0, L_000001cb55756160;  1 drivers
v000001cb5570f830_0 .net "Dout", 0 0, L_000001cb557de6f0;  1 drivers
v000001cb5570ff10_0 .net "Ri", 0 0, L_000001cb55756660;  1 drivers
v000001cb5570e9d0_0 .net "Si", 0 0, L_000001cb557563e0;  1 drivers
v000001cb5570dfd0_0 .net *"_ivl_0", 0 0, L_000001cb557ddc70;  1 drivers
v000001cb5570fd30_0 .net *"_ivl_10", 0 0, L_000001cb557dd420;  1 drivers
v000001cb5570ffb0_0 .net *"_ivl_2", 0 0, L_000001cb557dd260;  1 drivers
v000001cb5570e610_0 .net *"_ivl_4", 0 0, L_000001cb557dc380;  1 drivers
v000001cb5570e1b0_0 .net *"_ivl_6", 0 0, L_000001cb557dc3f0;  1 drivers
S_000001cb5573a510 .scope generate, "genblk1[6]" "genblk1[6]" 5 102, 5 102 0, S_000001cb55726e10;
 .timescale -9 -12;
P_000001cb555f7ca0 .param/l "i" 0 5 102, +C4<0110>;
S_000001cb5573b960 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001cb5573a510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557df2c0 .functor AND 1, L_000001cb557540e0, L_000001cb55754cc0, C4<1>, C4<1>;
L_000001cb557df950 .functor AND 1, L_000001cb55754cc0, L_000001cb55754ea0, C4<1>, C4<1>;
L_000001cb557dee60 .functor OR 1, L_000001cb557df2c0, L_000001cb557df950, C4<0>, C4<0>;
L_000001cb557df100 .functor AND 1, L_000001cb557540e0, L_000001cb55754ea0, C4<1>, C4<1>;
L_000001cb557df170 .functor OR 1, L_000001cb557dee60, L_000001cb557df100, C4<0>, C4<0>;
L_000001cb557de8b0 .functor XOR 1, L_000001cb557540e0, L_000001cb55754cc0, C4<0>, C4<0>;
L_000001cb557df480 .functor XOR 1, L_000001cb557de8b0, L_000001cb55754ea0, C4<0>, C4<0>;
v000001cb5570e390_0 .net "Debe", 0 0, L_000001cb557df170;  1 drivers
v000001cb5570df30_0 .net "Din", 0 0, L_000001cb55754ea0;  1 drivers
v000001cb5570fab0_0 .net "Dout", 0 0, L_000001cb557df480;  1 drivers
v000001cb55710050_0 .net "Ri", 0 0, L_000001cb55754cc0;  1 drivers
v000001cb5570e7f0_0 .net "Si", 0 0, L_000001cb557540e0;  1 drivers
v000001cb55710230_0 .net *"_ivl_0", 0 0, L_000001cb557df2c0;  1 drivers
v000001cb557100f0_0 .net *"_ivl_10", 0 0, L_000001cb557de8b0;  1 drivers
v000001cb5570e250_0 .net *"_ivl_2", 0 0, L_000001cb557df950;  1 drivers
v000001cb5570f8d0_0 .net *"_ivl_4", 0 0, L_000001cb557dee60;  1 drivers
v000001cb55710190_0 .net *"_ivl_6", 0 0, L_000001cb557df100;  1 drivers
S_000001cb5573a6a0 .scope generate, "genblk1[7]" "genblk1[7]" 5 102, 5 102 0, S_000001cb55726e10;
 .timescale -9 -12;
P_000001cb555f7720 .param/l "i" 0 5 102, +C4<0111>;
S_000001cb5573baf0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001cb5573a6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557de220 .functor AND 1, L_000001cb55755260, L_000001cb557562a0, C4<1>, C4<1>;
L_000001cb557df790 .functor AND 1, L_000001cb557562a0, L_000001cb55755b20, C4<1>, C4<1>;
L_000001cb557ddff0 .functor OR 1, L_000001cb557de220, L_000001cb557df790, C4<0>, C4<0>;
L_000001cb557dec30 .functor AND 1, L_000001cb55755260, L_000001cb55755b20, C4<1>, C4<1>;
L_000001cb557ddf80 .functor OR 1, L_000001cb557ddff0, L_000001cb557dec30, C4<0>, C4<0>;
L_000001cb557df9c0 .functor XOR 1, L_000001cb55755260, L_000001cb557562a0, C4<0>, C4<0>;
L_000001cb557dea00 .functor XOR 1, L_000001cb557df9c0, L_000001cb55755b20, C4<0>, C4<0>;
v000001cb557102d0_0 .net "Debe", 0 0, L_000001cb557ddf80;  1 drivers
v000001cb55710370_0 .net "Din", 0 0, L_000001cb55755b20;  1 drivers
v000001cb55710410_0 .net "Dout", 0 0, L_000001cb557dea00;  1 drivers
v000001cb5570ed90_0 .net "Ri", 0 0, L_000001cb557562a0;  1 drivers
v000001cb557104b0_0 .net "Si", 0 0, L_000001cb55755260;  1 drivers
v000001cb5570ea70_0 .net *"_ivl_0", 0 0, L_000001cb557de220;  1 drivers
v000001cb5570ee30_0 .net *"_ivl_10", 0 0, L_000001cb557df9c0;  1 drivers
v000001cb5570eed0_0 .net *"_ivl_2", 0 0, L_000001cb557df790;  1 drivers
v000001cb5570f330_0 .net *"_ivl_4", 0 0, L_000001cb557ddff0;  1 drivers
v000001cb55710550_0 .net *"_ivl_6", 0 0, L_000001cb557dec30;  1 drivers
S_000001cb5573bc80 .scope generate, "genblk1[8]" "genblk1[8]" 5 102, 5 102 0, S_000001cb55726e10;
 .timescale -9 -12;
P_000001cb555f77e0 .param/l "i" 0 5 102, +C4<01000>;
S_000001cb5573ace0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001cb5573bc80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557ddea0 .functor AND 1, L_000001cb55755440, L_000001cb55755c60, C4<1>, C4<1>;
L_000001cb557df3a0 .functor AND 1, L_000001cb55755c60, L_000001cb557553a0, C4<1>, C4<1>;
L_000001cb557de300 .functor OR 1, L_000001cb557ddea0, L_000001cb557df3a0, C4<0>, C4<0>;
L_000001cb557dde30 .functor AND 1, L_000001cb55755440, L_000001cb557553a0, C4<1>, C4<1>;
L_000001cb557ddf10 .functor OR 1, L_000001cb557de300, L_000001cb557dde30, C4<0>, C4<0>;
L_000001cb557de760 .functor XOR 1, L_000001cb55755440, L_000001cb55755c60, C4<0>, C4<0>;
L_000001cb557df5d0 .functor XOR 1, L_000001cb557de760, L_000001cb557553a0, C4<0>, C4<0>;
v000001cb5570ef70_0 .net "Debe", 0 0, L_000001cb557ddf10;  1 drivers
v000001cb5570de90_0 .net "Din", 0 0, L_000001cb557553a0;  1 drivers
v000001cb5570e2f0_0 .net "Dout", 0 0, L_000001cb557df5d0;  1 drivers
v000001cb5570f150_0 .net "Ri", 0 0, L_000001cb55755c60;  1 drivers
v000001cb5570f1f0_0 .net "Si", 0 0, L_000001cb55755440;  1 drivers
v000001cb5570f290_0 .net *"_ivl_0", 0 0, L_000001cb557ddea0;  1 drivers
v000001cb5570f3d0_0 .net *"_ivl_10", 0 0, L_000001cb557de760;  1 drivers
v000001cb5570f470_0 .net *"_ivl_2", 0 0, L_000001cb557df3a0;  1 drivers
v000001cb5570f510_0 .net *"_ivl_4", 0 0, L_000001cb557de300;  1 drivers
v000001cb5570f5b0_0 .net *"_ivl_6", 0 0, L_000001cb557dde30;  1 drivers
S_000001cb5573a830 .scope generate, "genblk1[9]" "genblk1[9]" 5 102, 5 102 0, S_000001cb55726e10;
 .timescale -9 -12;
P_000001cb555f78a0 .param/l "i" 0 5 102, +C4<01001>;
S_000001cb5573a060 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001cb5573a830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557df1e0 .functor AND 1, L_000001cb55755580, L_000001cb557545e0, C4<1>, C4<1>;
L_000001cb557df330 .functor AND 1, L_000001cb557545e0, L_000001cb55754180, C4<1>, C4<1>;
L_000001cb557de060 .functor OR 1, L_000001cb557df1e0, L_000001cb557df330, C4<0>, C4<0>;
L_000001cb557df870 .functor AND 1, L_000001cb55755580, L_000001cb55754180, C4<1>, C4<1>;
L_000001cb557de290 .functor OR 1, L_000001cb557de060, L_000001cb557df870, C4<0>, C4<0>;
L_000001cb557de3e0 .functor XOR 1, L_000001cb55755580, L_000001cb557545e0, C4<0>, C4<0>;
L_000001cb557de0d0 .functor XOR 1, L_000001cb557de3e0, L_000001cb55754180, C4<0>, C4<0>;
v000001cb5570f650_0 .net "Debe", 0 0, L_000001cb557de290;  1 drivers
v000001cb55711ef0_0 .net "Din", 0 0, L_000001cb55754180;  1 drivers
v000001cb557125d0_0 .net "Dout", 0 0, L_000001cb557de0d0;  1 drivers
v000001cb557118b0_0 .net "Ri", 0 0, L_000001cb557545e0;  1 drivers
v000001cb55711a90_0 .net "Si", 0 0, L_000001cb55755580;  1 drivers
v000001cb55711bd0_0 .net *"_ivl_0", 0 0, L_000001cb557df1e0;  1 drivers
v000001cb557127b0_0 .net *"_ivl_10", 0 0, L_000001cb557de3e0;  1 drivers
v000001cb55711f90_0 .net *"_ivl_2", 0 0, L_000001cb557df330;  1 drivers
v000001cb55711630_0 .net *"_ivl_4", 0 0, L_000001cb557de060;  1 drivers
v000001cb55710af0_0 .net *"_ivl_6", 0 0, L_000001cb557df870;  1 drivers
S_000001cb5573a1f0 .scope generate, "genblk1[10]" "genblk1[10]" 5 102, 5 102 0, S_000001cb55726e10;
 .timescale -9 -12;
P_000001cb555f7960 .param/l "i" 0 5 102, +C4<01010>;
S_000001cb5573b190 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001cb5573a1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557de370 .functor AND 1, L_000001cb55754c20, L_000001cb55755300, C4<1>, C4<1>;
L_000001cb557df560 .functor AND 1, L_000001cb55755300, L_000001cb55754f40, C4<1>, C4<1>;
L_000001cb557df250 .functor OR 1, L_000001cb557de370, L_000001cb557df560, C4<0>, C4<0>;
L_000001cb557def40 .functor AND 1, L_000001cb55754c20, L_000001cb55754f40, C4<1>, C4<1>;
L_000001cb557de140 .functor OR 1, L_000001cb557df250, L_000001cb557def40, C4<0>, C4<0>;
L_000001cb557de450 .functor XOR 1, L_000001cb55754c20, L_000001cb55755300, C4<0>, C4<0>;
L_000001cb557de1b0 .functor XOR 1, L_000001cb557de450, L_000001cb55754f40, C4<0>, C4<0>;
v000001cb55712850_0 .net "Debe", 0 0, L_000001cb557de140;  1 drivers
v000001cb55710a50_0 .net "Din", 0 0, L_000001cb55754f40;  1 drivers
v000001cb55710cd0_0 .net "Dout", 0 0, L_000001cb557de1b0;  1 drivers
v000001cb55712df0_0 .net "Ri", 0 0, L_000001cb55755300;  1 drivers
v000001cb55711c70_0 .net "Si", 0 0, L_000001cb55754c20;  1 drivers
v000001cb55711310_0 .net *"_ivl_0", 0 0, L_000001cb557de370;  1 drivers
v000001cb55711d10_0 .net *"_ivl_10", 0 0, L_000001cb557de450;  1 drivers
v000001cb55711950_0 .net *"_ivl_2", 0 0, L_000001cb557df560;  1 drivers
v000001cb557123f0_0 .net *"_ivl_4", 0 0, L_000001cb557df250;  1 drivers
v000001cb55712490_0 .net *"_ivl_6", 0 0, L_000001cb557def40;  1 drivers
S_000001cb5573ae70 .scope generate, "genblk1[11]" "genblk1[11]" 5 102, 5 102 0, S_000001cb55726e10;
 .timescale -9 -12;
P_000001cb555f80e0 .param/l "i" 0 5 102, +C4<01011>;
S_000001cb5573b000 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001cb5573ae70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557deae0 .functor AND 1, L_000001cb55754400, L_000001cb55754ae0, C4<1>, C4<1>;
L_000001cb557de4c0 .functor AND 1, L_000001cb55754ae0, L_000001cb557542c0, C4<1>, C4<1>;
L_000001cb557de530 .functor OR 1, L_000001cb557deae0, L_000001cb557de4c0, C4<0>, C4<0>;
L_000001cb557deca0 .functor AND 1, L_000001cb55754400, L_000001cb557542c0, C4<1>, C4<1>;
L_000001cb557df640 .functor OR 1, L_000001cb557de530, L_000001cb557deca0, C4<0>, C4<0>;
L_000001cb557df6b0 .functor XOR 1, L_000001cb55754400, L_000001cb55754ae0, C4<0>, C4<0>;
L_000001cb557df410 .functor XOR 1, L_000001cb557df6b0, L_000001cb557542c0, C4<0>, C4<0>;
v000001cb55711db0_0 .net "Debe", 0 0, L_000001cb557df640;  1 drivers
v000001cb55712350_0 .net "Din", 0 0, L_000001cb557542c0;  1 drivers
v000001cb557128f0_0 .net "Dout", 0 0, L_000001cb557df410;  1 drivers
v000001cb55712530_0 .net "Ri", 0 0, L_000001cb55754ae0;  1 drivers
v000001cb55712670_0 .net "Si", 0 0, L_000001cb55754400;  1 drivers
v000001cb55712030_0 .net *"_ivl_0", 0 0, L_000001cb557deae0;  1 drivers
v000001cb557109b0_0 .net *"_ivl_10", 0 0, L_000001cb557df6b0;  1 drivers
v000001cb55711e50_0 .net *"_ivl_2", 0 0, L_000001cb557de4c0;  1 drivers
v000001cb55710b90_0 .net *"_ivl_4", 0 0, L_000001cb557de530;  1 drivers
v000001cb557120d0_0 .net *"_ivl_6", 0 0, L_000001cb557deca0;  1 drivers
S_000001cb5573b320 .scope module, "rne_sum" "RoundNearestEven" 5 119, 6 22 0, S_000001cb55726e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 5 "exp";
    .port_info 2 /OUTPUT 10 "ms_round";
    .port_info 3 /OUTPUT 5 "exp_round";
P_000001cb55222930 .param/l "BS" 0 6 22, +C4<00000000000000000000000000001111>;
P_000001cb55222968 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000100>;
P_000001cb552229a0 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000001110>;
P_000001cb552229d8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000001001>;
L_000001cb557de5a0 .functor NOT 1, L_000001cb55754720, C4<0>, C4<0>, C4<0>;
L_000001cb557df4f0 .functor OR 1, L_000001cb55755da0, L_000001cb55755f80, C4<0>, C4<0>;
L_000001cb557df720 .functor AND 1, L_000001cb55755bc0, L_000001cb557df4f0, C4<1>, C4<1>;
v000001cb55712710_0 .net *"_ivl_11", 9 0, L_000001cb55754900;  1 drivers
v000001cb55711270_0 .net *"_ivl_12", 10 0, L_000001cb557549a0;  1 drivers
L_000001cb557614d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb55710e10_0 .net *"_ivl_15", 0 0, L_000001cb557614d0;  1 drivers
v000001cb557119f0_0 .net *"_ivl_17", 0 0, L_000001cb55755f80;  1 drivers
v000001cb55712990_0 .net *"_ivl_19", 0 0, L_000001cb557df4f0;  1 drivers
v000001cb55711810_0 .net *"_ivl_21", 0 0, L_000001cb557df720;  1 drivers
L_000001cb55761518 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v000001cb55712a30_0 .net/2u *"_ivl_22", 10 0, L_000001cb55761518;  1 drivers
L_000001cb55761560 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001cb55710910_0 .net/2u *"_ivl_24", 10 0, L_000001cb55761560;  1 drivers
v000001cb55711b30_0 .net *"_ivl_26", 10 0, L_000001cb55755760;  1 drivers
v000001cb55710690_0 .net *"_ivl_3", 3 0, L_000001cb557567a0;  1 drivers
v000001cb55712ad0_0 .net *"_ivl_33", 0 0, L_000001cb55755800;  1 drivers
v000001cb55710c30_0 .net *"_ivl_34", 4 0, L_000001cb557558a0;  1 drivers
L_000001cb557615a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001cb55712170_0 .net *"_ivl_37", 3 0, L_000001cb557615a8;  1 drivers
v000001cb55711770_0 .net *"_ivl_7", 0 0, L_000001cb55754720;  1 drivers
v000001cb55712210_0 .net "boolean", 0 0, L_000001cb55755da0;  1 drivers
v000001cb557122b0_0 .net "exp", 4 0, L_000001cb55755080;  alias, 1 drivers
v000001cb55712b70_0 .net "exp_round", 4 0, L_000001cb55755ee0;  alias, 1 drivers
v000001cb55712c10_0 .net "guard", 0 0, L_000001cb55755bc0;  1 drivers
v000001cb55710d70_0 .net "is_even", 0 0, L_000001cb557de5a0;  1 drivers
v000001cb55710f50_0 .net "ms", 14 0, L_000001cb55755940;  alias, 1 drivers
v000001cb55712cb0_0 .net "ms_round", 9 0, L_000001cb55755a80;  alias, 1 drivers
v000001cb557113b0_0 .net "temp", 10 0, L_000001cb55755120;  1 drivers
L_000001cb55755bc0 .part L_000001cb55755940, 4, 1;
L_000001cb557567a0 .part L_000001cb55755940, 0, 4;
L_000001cb55755da0 .reduce/or L_000001cb557567a0;
L_000001cb55754720 .part L_000001cb55755940, 5, 1;
L_000001cb55754900 .part L_000001cb55755940, 5, 10;
L_000001cb557549a0 .concat [ 10 1 0 0], L_000001cb55754900, L_000001cb557614d0;
L_000001cb55755f80 .reduce/nor L_000001cb557de5a0;
L_000001cb55755760 .functor MUXZ 11, L_000001cb55761560, L_000001cb55761518, L_000001cb557df720, C4<>;
L_000001cb55755120 .arith/sum 11, L_000001cb557549a0, L_000001cb55755760;
L_000001cb55755a80 .part L_000001cb55755120, 0, 10;
L_000001cb55755800 .part L_000001cb55755120, 10, 1;
L_000001cb557558a0 .concat [ 1 4 0 0], L_000001cb55755800, L_000001cb557615a8;
L_000001cb55755ee0 .arith/sum 5, L_000001cb55755080, L_000001cb557558a0;
S_000001cb5573fbd0 .scope module, "subsito1" "RestaExp_sum" 5 239, 5 19 0, S_000001cb556f15f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
P_000001cb55703770 .param/l "BS" 0 5 19, +C4<00000000000000000000000000001111>;
P_000001cb557037a8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000100>;
P_000001cb557037e0 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000001001>;
v000001cb55715eb0_0 .net "Debe", 5 0, L_000001cb55753d20;  1 drivers
v000001cb557163b0_0 .net "F", 4 0, L_000001cb5574f0e0;  alias, 1 drivers
v000001cb55717170_0 .net "R", 4 0, L_000001cb5574f860;  alias, 1 drivers
v000001cb55715c30_0 .net "S", 4 0, L_000001cb5574f7c0;  alias, 1 drivers
L_000001cb557610e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb55717030_0 .net/2u *"_ivl_39", 0 0, L_000001cb557610e0;  1 drivers
L_000001cb5574fe00 .part L_000001cb5574f7c0, 0, 1;
L_000001cb5574f900 .part L_000001cb5574f860, 0, 1;
L_000001cb55751480 .part L_000001cb55753d20, 0, 1;
L_000001cb557506c0 .part L_000001cb5574f7c0, 1, 1;
L_000001cb5574ff40 .part L_000001cb5574f860, 1, 1;
L_000001cb55750760 .part L_000001cb55753d20, 1, 1;
L_000001cb55751520 .part L_000001cb5574f7c0, 2, 1;
L_000001cb5574fae0 .part L_000001cb5574f860, 2, 1;
L_000001cb557517a0 .part L_000001cb55753d20, 2, 1;
L_000001cb5574ffe0 .part L_000001cb5574f7c0, 3, 1;
L_000001cb55751700 .part L_000001cb5574f860, 3, 1;
L_000001cb55750120 .part L_000001cb55753d20, 3, 1;
L_000001cb55750800 .part L_000001cb5574f7c0, 4, 1;
L_000001cb557509e0 .part L_000001cb5574f860, 4, 1;
L_000001cb55750c60 .part L_000001cb55753d20, 4, 1;
LS_000001cb5574f0e0_0_0 .concat8 [ 1 1 1 1], L_000001cb557d0e10, L_000001cb557d2150, L_000001cb557d3730, L_000001cb557d2d20;
LS_000001cb5574f0e0_0_4 .concat8 [ 1 0 0 0], L_000001cb557d2380;
L_000001cb5574f0e0 .concat8 [ 4 1 0 0], LS_000001cb5574f0e0_0_0, LS_000001cb5574f0e0_0_4;
LS_000001cb55753d20_0_0 .concat8 [ 1 1 1 1], L_000001cb557610e0, L_000001cb557d1ba0, L_000001cb557d1190, L_000001cb557d3110;
LS_000001cb55753d20_0_4 .concat8 [ 1 1 0 0], L_000001cb557d3260, L_000001cb557d22a0;
L_000001cb55753d20 .concat8 [ 4 2 0 0], LS_000001cb55753d20_0_0, LS_000001cb55753d20_0_4;
S_000001cb5573e910 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001cb5573fbd0;
 .timescale -9 -12;
P_000001cb555f7f60 .param/l "i" 0 5 28, +C4<00>;
S_000001cb5573d330 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001cb5573e910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557d0860 .functor NOT 1, L_000001cb5574fe00, C4<0>, C4<0>, C4<0>;
L_000001cb557d1890 .functor AND 1, L_000001cb557d0860, L_000001cb5574f900, C4<1>, C4<1>;
L_000001cb557d14a0 .functor NOT 1, L_000001cb5574fe00, C4<0>, C4<0>, C4<0>;
L_000001cb557d1b30 .functor AND 1, L_000001cb557d14a0, L_000001cb55751480, C4<1>, C4<1>;
L_000001cb557d08d0 .functor OR 1, L_000001cb557d1890, L_000001cb557d1b30, C4<0>, C4<0>;
L_000001cb557d0b70 .functor AND 1, L_000001cb5574f900, L_000001cb55751480, C4<1>, C4<1>;
L_000001cb557d1ba0 .functor OR 1, L_000001cb557d08d0, L_000001cb557d0b70, C4<0>, C4<0>;
L_000001cb557d0da0 .functor XOR 1, L_000001cb5574fe00, L_000001cb5574f900, C4<0>, C4<0>;
L_000001cb557d0e10 .functor XOR 1, L_000001cb557d0da0, L_000001cb55751480, C4<0>, C4<0>;
v000001cb557146f0_0 .net "Debe", 0 0, L_000001cb557d1ba0;  1 drivers
v000001cb55714dd0_0 .net "Din", 0 0, L_000001cb55751480;  1 drivers
v000001cb557140b0_0 .net "Dout", 0 0, L_000001cb557d0e10;  1 drivers
v000001cb55714790_0 .net "Ri", 0 0, L_000001cb5574f900;  1 drivers
v000001cb557143d0_0 .net "Si", 0 0, L_000001cb5574fe00;  1 drivers
v000001cb55714fb0_0 .net *"_ivl_0", 0 0, L_000001cb557d0860;  1 drivers
v000001cb55714830_0 .net *"_ivl_10", 0 0, L_000001cb557d0b70;  1 drivers
v000001cb55713e30_0 .net *"_ivl_14", 0 0, L_000001cb557d0da0;  1 drivers
v000001cb55714e70_0 .net *"_ivl_2", 0 0, L_000001cb557d1890;  1 drivers
v000001cb557136b0_0 .net *"_ivl_4", 0 0, L_000001cb557d14a0;  1 drivers
v000001cb55714c90_0 .net *"_ivl_6", 0 0, L_000001cb557d1b30;  1 drivers
v000001cb55713070_0 .net *"_ivl_8", 0 0, L_000001cb557d08d0;  1 drivers
S_000001cb5573d970 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001cb5573fbd0;
 .timescale -9 -12;
P_000001cb555f7ae0 .param/l "i" 0 5 28, +C4<01>;
S_000001cb5573e5f0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001cb5573d970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557d0be0 .functor NOT 1, L_000001cb557506c0, C4<0>, C4<0>, C4<0>;
L_000001cb557d1510 .functor AND 1, L_000001cb557d0be0, L_000001cb5574ff40, C4<1>, C4<1>;
L_000001cb557d0e80 .functor NOT 1, L_000001cb557506c0, C4<0>, C4<0>, C4<0>;
L_000001cb557d10b0 .functor AND 1, L_000001cb557d0e80, L_000001cb55750760, C4<1>, C4<1>;
L_000001cb557d1040 .functor OR 1, L_000001cb557d1510, L_000001cb557d10b0, C4<0>, C4<0>;
L_000001cb557d1120 .functor AND 1, L_000001cb5574ff40, L_000001cb55750760, C4<1>, C4<1>;
L_000001cb557d1190 .functor OR 1, L_000001cb557d1040, L_000001cb557d1120, C4<0>, C4<0>;
L_000001cb557d1350 .functor XOR 1, L_000001cb557506c0, L_000001cb5574ff40, C4<0>, C4<0>;
L_000001cb557d2150 .functor XOR 1, L_000001cb557d1350, L_000001cb55750760, C4<0>, C4<0>;
v000001cb55712e90_0 .net "Debe", 0 0, L_000001cb557d1190;  1 drivers
v000001cb55714330_0 .net "Din", 0 0, L_000001cb55750760;  1 drivers
v000001cb55713750_0 .net "Dout", 0 0, L_000001cb557d2150;  1 drivers
v000001cb55713110_0 .net "Ri", 0 0, L_000001cb5574ff40;  1 drivers
v000001cb55714470_0 .net "Si", 0 0, L_000001cb557506c0;  1 drivers
v000001cb55715370_0 .net *"_ivl_0", 0 0, L_000001cb557d0be0;  1 drivers
v000001cb557154b0_0 .net *"_ivl_10", 0 0, L_000001cb557d1120;  1 drivers
v000001cb557131b0_0 .net *"_ivl_14", 0 0, L_000001cb557d1350;  1 drivers
v000001cb55714510_0 .net *"_ivl_2", 0 0, L_000001cb557d1510;  1 drivers
v000001cb55713250_0 .net *"_ivl_4", 0 0, L_000001cb557d0e80;  1 drivers
v000001cb55715050_0 .net *"_ivl_6", 0 0, L_000001cb557d10b0;  1 drivers
v000001cb557132f0_0 .net *"_ivl_8", 0 0, L_000001cb557d1040;  1 drivers
S_000001cb5573db00 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001cb5573fbd0;
 .timescale -9 -12;
P_000001cb555f7ee0 .param/l "i" 0 5 28, +C4<010>;
S_000001cb5573dc90 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001cb5573db00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557d2c40 .functor NOT 1, L_000001cb55751520, C4<0>, C4<0>, C4<0>;
L_000001cb557d24d0 .functor AND 1, L_000001cb557d2c40, L_000001cb5574fae0, C4<1>, C4<1>;
L_000001cb557d3180 .functor NOT 1, L_000001cb55751520, C4<0>, C4<0>, C4<0>;
L_000001cb557d1cf0 .functor AND 1, L_000001cb557d3180, L_000001cb557517a0, C4<1>, C4<1>;
L_000001cb557d2000 .functor OR 1, L_000001cb557d24d0, L_000001cb557d1cf0, C4<0>, C4<0>;
L_000001cb557d28c0 .functor AND 1, L_000001cb5574fae0, L_000001cb557517a0, C4<1>, C4<1>;
L_000001cb557d3110 .functor OR 1, L_000001cb557d2000, L_000001cb557d28c0, C4<0>, C4<0>;
L_000001cb557d3570 .functor XOR 1, L_000001cb55751520, L_000001cb5574fae0, C4<0>, C4<0>;
L_000001cb557d3730 .functor XOR 1, L_000001cb557d3570, L_000001cb557517a0, C4<0>, C4<0>;
v000001cb557137f0_0 .net "Debe", 0 0, L_000001cb557d3110;  1 drivers
v000001cb557145b0_0 .net "Din", 0 0, L_000001cb557517a0;  1 drivers
v000001cb55713c50_0 .net "Dout", 0 0, L_000001cb557d3730;  1 drivers
v000001cb55713890_0 .net "Ri", 0 0, L_000001cb5574fae0;  1 drivers
v000001cb55715550_0 .net "Si", 0 0, L_000001cb55751520;  1 drivers
v000001cb55713390_0 .net *"_ivl_0", 0 0, L_000001cb557d2c40;  1 drivers
v000001cb55714650_0 .net *"_ivl_10", 0 0, L_000001cb557d28c0;  1 drivers
v000001cb55714150_0 .net *"_ivl_14", 0 0, L_000001cb557d3570;  1 drivers
v000001cb55714970_0 .net *"_ivl_2", 0 0, L_000001cb557d24d0;  1 drivers
v000001cb55713430_0 .net *"_ivl_4", 0 0, L_000001cb557d3180;  1 drivers
v000001cb55713ed0_0 .net *"_ivl_6", 0 0, L_000001cb557d1cf0;  1 drivers
v000001cb557139d0_0 .net *"_ivl_8", 0 0, L_000001cb557d2000;  1 drivers
S_000001cb5573eaa0 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001cb5573fbd0;
 .timescale -9 -12;
P_000001cb555f7160 .param/l "i" 0 5 28, +C4<011>;
S_000001cb5573edc0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001cb5573eaa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557d35e0 .functor NOT 1, L_000001cb5574ffe0, C4<0>, C4<0>, C4<0>;
L_000001cb557d3880 .functor AND 1, L_000001cb557d35e0, L_000001cb55751700, C4<1>, C4<1>;
L_000001cb557d2930 .functor NOT 1, L_000001cb5574ffe0, C4<0>, C4<0>, C4<0>;
L_000001cb557d2e00 .functor AND 1, L_000001cb557d2930, L_000001cb55750120, C4<1>, C4<1>;
L_000001cb557d33b0 .functor OR 1, L_000001cb557d3880, L_000001cb557d2e00, C4<0>, C4<0>;
L_000001cb557d1d60 .functor AND 1, L_000001cb55751700, L_000001cb55750120, C4<1>, C4<1>;
L_000001cb557d3260 .functor OR 1, L_000001cb557d33b0, L_000001cb557d1d60, C4<0>, C4<0>;
L_000001cb557d21c0 .functor XOR 1, L_000001cb5574ffe0, L_000001cb55751700, C4<0>, C4<0>;
L_000001cb557d2d20 .functor XOR 1, L_000001cb557d21c0, L_000001cb55750120, C4<0>, C4<0>;
v000001cb55713b10_0 .net "Debe", 0 0, L_000001cb557d3260;  1 drivers
v000001cb557148d0_0 .net "Din", 0 0, L_000001cb55750120;  1 drivers
v000001cb55713a70_0 .net "Dout", 0 0, L_000001cb557d2d20;  1 drivers
v000001cb55713cf0_0 .net "Ri", 0 0, L_000001cb55751700;  1 drivers
v000001cb55713d90_0 .net "Si", 0 0, L_000001cb5574ffe0;  1 drivers
v000001cb55714a10_0 .net *"_ivl_0", 0 0, L_000001cb557d35e0;  1 drivers
v000001cb55713f70_0 .net *"_ivl_10", 0 0, L_000001cb557d1d60;  1 drivers
v000001cb55714ab0_0 .net *"_ivl_14", 0 0, L_000001cb557d21c0;  1 drivers
v000001cb55714010_0 .net *"_ivl_2", 0 0, L_000001cb557d3880;  1 drivers
v000001cb55714b50_0 .net *"_ivl_4", 0 0, L_000001cb557d2930;  1 drivers
v000001cb55714d30_0 .net *"_ivl_6", 0 0, L_000001cb557d2e00;  1 drivers
v000001cb55714f10_0 .net *"_ivl_8", 0 0, L_000001cb557d33b0;  1 drivers
S_000001cb5573e780 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001cb5573fbd0;
 .timescale -9 -12;
P_000001cb555fafe0 .param/l "i" 0 5 28, +C4<0100>;
S_000001cb5573ef50 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001cb5573e780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557d3650 .functor NOT 1, L_000001cb55750800, C4<0>, C4<0>, C4<0>;
L_000001cb557d20e0 .functor AND 1, L_000001cb557d3650, L_000001cb557509e0, C4<1>, C4<1>;
L_000001cb557d3340 .functor NOT 1, L_000001cb55750800, C4<0>, C4<0>, C4<0>;
L_000001cb557d2d90 .functor AND 1, L_000001cb557d3340, L_000001cb55750c60, C4<1>, C4<1>;
L_000001cb557d25b0 .functor OR 1, L_000001cb557d20e0, L_000001cb557d2d90, C4<0>, C4<0>;
L_000001cb557d2460 .functor AND 1, L_000001cb557509e0, L_000001cb55750c60, C4<1>, C4<1>;
L_000001cb557d22a0 .functor OR 1, L_000001cb557d25b0, L_000001cb557d2460, C4<0>, C4<0>;
L_000001cb557d2310 .functor XOR 1, L_000001cb55750800, L_000001cb557509e0, C4<0>, C4<0>;
L_000001cb557d2380 .functor XOR 1, L_000001cb557d2310, L_000001cb55750c60, C4<0>, C4<0>;
v000001cb55716ef0_0 .net "Debe", 0 0, L_000001cb557d22a0;  1 drivers
v000001cb55715870_0 .net "Din", 0 0, L_000001cb55750c60;  1 drivers
v000001cb55715a50_0 .net "Dout", 0 0, L_000001cb557d2380;  1 drivers
v000001cb557175d0_0 .net "Ri", 0 0, L_000001cb557509e0;  1 drivers
v000001cb55715cd0_0 .net "Si", 0 0, L_000001cb55750800;  1 drivers
v000001cb55716bd0_0 .net *"_ivl_0", 0 0, L_000001cb557d3650;  1 drivers
v000001cb557173f0_0 .net *"_ivl_10", 0 0, L_000001cb557d2460;  1 drivers
v000001cb55716f90_0 .net *"_ivl_14", 0 0, L_000001cb557d2310;  1 drivers
v000001cb55715910_0 .net *"_ivl_2", 0 0, L_000001cb557d20e0;  1 drivers
v000001cb55715af0_0 .net *"_ivl_4", 0 0, L_000001cb557d3340;  1 drivers
v000001cb557164f0_0 .net *"_ivl_6", 0 0, L_000001cb557d2d90;  1 drivers
v000001cb55717490_0 .net *"_ivl_8", 0 0, L_000001cb557d25b0;  1 drivers
S_000001cb5573dfb0 .scope module, "subsito2" "RestaExp_sum" 5 240, 5 19 0, S_000001cb556f15f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
P_000001cb55704320 .param/l "BS" 0 5 19, +C4<00000000000000000000000000001111>;
P_000001cb55704358 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000100>;
P_000001cb55704390 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000001001>;
v000001cb55719650_0 .net "Debe", 5 0, L_000001cb557521a0;  1 drivers
v000001cb55719d30_0 .net "F", 4 0, L_000001cb55751f20;  alias, 1 drivers
v000001cb5571a550_0 .net "R", 4 0, L_000001cb5574f7c0;  alias, 1 drivers
v000001cb5571a050_0 .net "S", 4 0, L_000001cb5574f860;  alias, 1 drivers
L_000001cb55761128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb55718110_0 .net/2u *"_ivl_39", 0 0, L_000001cb55761128;  1 drivers
L_000001cb55753780 .part L_000001cb5574f860, 0, 1;
L_000001cb55752920 .part L_000001cb5574f7c0, 0, 1;
L_000001cb557526a0 .part L_000001cb557521a0, 0, 1;
L_000001cb55753be0 .part L_000001cb5574f860, 1, 1;
L_000001cb55751b60 .part L_000001cb5574f7c0, 1, 1;
L_000001cb55752ce0 .part L_000001cb557521a0, 1, 1;
L_000001cb55751a20 .part L_000001cb5574f860, 2, 1;
L_000001cb55753640 .part L_000001cb5574f7c0, 2, 1;
L_000001cb55753820 .part L_000001cb557521a0, 2, 1;
L_000001cb55752560 .part L_000001cb5574f860, 3, 1;
L_000001cb557538c0 .part L_000001cb5574f7c0, 3, 1;
L_000001cb557527e0 .part L_000001cb557521a0, 3, 1;
L_000001cb55753c80 .part L_000001cb5574f860, 4, 1;
L_000001cb55752d80 .part L_000001cb5574f7c0, 4, 1;
L_000001cb55753b40 .part L_000001cb557521a0, 4, 1;
LS_000001cb55751f20_0_0 .concat8 [ 1 1 1 1], L_000001cb557d2af0, L_000001cb557d3810, L_000001cb557d27e0, L_000001cb557d30a0;
LS_000001cb55751f20_0_4 .concat8 [ 1 0 0 0], L_000001cb557dc770;
L_000001cb55751f20 .concat8 [ 4 1 0 0], LS_000001cb55751f20_0_0, LS_000001cb55751f20_0_4;
LS_000001cb557521a0_0_0 .concat8 [ 1 1 1 1], L_000001cb55761128, L_000001cb557d1dd0, L_000001cb557d2540, L_000001cb557d2700;
LS_000001cb557521a0_0_4 .concat8 [ 1 1 0 0], L_000001cb557d3500, L_000001cb557dc9a0;
L_000001cb557521a0 .concat8 [ 4 2 0 0], LS_000001cb557521a0_0_0, LS_000001cb557521a0_0_4;
S_000001cb5573f270 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001cb5573dfb0;
 .timescale -9 -12;
P_000001cb555faca0 .param/l "i" 0 5 28, +C4<00>;
S_000001cb5573f0e0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001cb5573f270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557d37a0 .functor NOT 1, L_000001cb55753780, C4<0>, C4<0>, C4<0>;
L_000001cb557d1f90 .functor AND 1, L_000001cb557d37a0, L_000001cb55752920, C4<1>, C4<1>;
L_000001cb557d2230 .functor NOT 1, L_000001cb55753780, C4<0>, C4<0>, C4<0>;
L_000001cb557d31f0 .functor AND 1, L_000001cb557d2230, L_000001cb557526a0, C4<1>, C4<1>;
L_000001cb557d29a0 .functor OR 1, L_000001cb557d1f90, L_000001cb557d31f0, C4<0>, C4<0>;
L_000001cb557d36c0 .functor AND 1, L_000001cb55752920, L_000001cb557526a0, C4<1>, C4<1>;
L_000001cb557d1dd0 .functor OR 1, L_000001cb557d29a0, L_000001cb557d36c0, C4<0>, C4<0>;
L_000001cb557d32d0 .functor XOR 1, L_000001cb55753780, L_000001cb55752920, C4<0>, C4<0>;
L_000001cb557d2af0 .functor XOR 1, L_000001cb557d32d0, L_000001cb557526a0, C4<0>, C4<0>;
v000001cb55716090_0 .net "Debe", 0 0, L_000001cb557d1dd0;  1 drivers
v000001cb55715b90_0 .net "Din", 0 0, L_000001cb557526a0;  1 drivers
v000001cb55716e50_0 .net "Dout", 0 0, L_000001cb557d2af0;  1 drivers
v000001cb55716810_0 .net "Ri", 0 0, L_000001cb55752920;  1 drivers
v000001cb557166d0_0 .net "Si", 0 0, L_000001cb55753780;  1 drivers
v000001cb55717670_0 .net *"_ivl_0", 0 0, L_000001cb557d37a0;  1 drivers
v000001cb557178f0_0 .net *"_ivl_10", 0 0, L_000001cb557d36c0;  1 drivers
v000001cb55717df0_0 .net *"_ivl_14", 0 0, L_000001cb557d32d0;  1 drivers
v000001cb55716a90_0 .net *"_ivl_2", 0 0, L_000001cb557d1f90;  1 drivers
v000001cb55716c70_0 .net *"_ivl_4", 0 0, L_000001cb557d2230;  1 drivers
v000001cb557168b0_0 .net *"_ivl_6", 0 0, L_000001cb557d31f0;  1 drivers
v000001cb55717530_0 .net *"_ivl_8", 0 0, L_000001cb557d29a0;  1 drivers
S_000001cb5573f400 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001cb5573dfb0;
 .timescale -9 -12;
P_000001cb555fa960 .param/l "i" 0 5 28, +C4<01>;
S_000001cb5573f590 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001cb5573f400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557d2cb0 .functor NOT 1, L_000001cb55753be0, C4<0>, C4<0>, C4<0>;
L_000001cb557d1e40 .functor AND 1, L_000001cb557d2cb0, L_000001cb55751b60, C4<1>, C4<1>;
L_000001cb557d1f20 .functor NOT 1, L_000001cb55753be0, C4<0>, C4<0>, C4<0>;
L_000001cb557d3030 .functor AND 1, L_000001cb557d1f20, L_000001cb55752ce0, C4<1>, C4<1>;
L_000001cb557d2770 .functor OR 1, L_000001cb557d1e40, L_000001cb557d3030, C4<0>, C4<0>;
L_000001cb557d23f0 .functor AND 1, L_000001cb55751b60, L_000001cb55752ce0, C4<1>, C4<1>;
L_000001cb557d2540 .functor OR 1, L_000001cb557d2770, L_000001cb557d23f0, C4<0>, C4<0>;
L_000001cb557d2620 .functor XOR 1, L_000001cb55753be0, L_000001cb55751b60, C4<0>, C4<0>;
L_000001cb557d3810 .functor XOR 1, L_000001cb557d2620, L_000001cb55752ce0, C4<0>, C4<0>;
v000001cb55716d10_0 .net "Debe", 0 0, L_000001cb557d2540;  1 drivers
v000001cb55717d50_0 .net "Din", 0 0, L_000001cb55752ce0;  1 drivers
v000001cb55715d70_0 .net "Dout", 0 0, L_000001cb557d3810;  1 drivers
v000001cb557170d0_0 .net "Ri", 0 0, L_000001cb55751b60;  1 drivers
v000001cb55716310_0 .net "Si", 0 0, L_000001cb55753be0;  1 drivers
v000001cb55717710_0 .net *"_ivl_0", 0 0, L_000001cb557d2cb0;  1 drivers
v000001cb55716130_0 .net *"_ivl_10", 0 0, L_000001cb557d23f0;  1 drivers
v000001cb55715f50_0 .net *"_ivl_14", 0 0, L_000001cb557d2620;  1 drivers
v000001cb55716db0_0 .net *"_ivl_2", 0 0, L_000001cb557d1e40;  1 drivers
v000001cb557177b0_0 .net *"_ivl_4", 0 0, L_000001cb557d1f20;  1 drivers
v000001cb55716770_0 .net *"_ivl_6", 0 0, L_000001cb557d3030;  1 drivers
v000001cb55715e10_0 .net *"_ivl_8", 0 0, L_000001cb557d2770;  1 drivers
S_000001cb5573d4c0 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001cb5573dfb0;
 .timescale -9 -12;
P_000001cb555fa2a0 .param/l "i" 0 5 28, +C4<010>;
S_000001cb5573d7e0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001cb5573d4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557d1eb0 .functor NOT 1, L_000001cb55751a20, C4<0>, C4<0>, C4<0>;
L_000001cb557d2070 .functor AND 1, L_000001cb557d1eb0, L_000001cb55753640, C4<1>, C4<1>;
L_000001cb557d2a10 .functor NOT 1, L_000001cb55751a20, C4<0>, C4<0>, C4<0>;
L_000001cb557d2690 .functor AND 1, L_000001cb557d2a10, L_000001cb55753820, C4<1>, C4<1>;
L_000001cb557d2ee0 .functor OR 1, L_000001cb557d2070, L_000001cb557d2690, C4<0>, C4<0>;
L_000001cb557d3420 .functor AND 1, L_000001cb55753640, L_000001cb55753820, C4<1>, C4<1>;
L_000001cb557d2700 .functor OR 1, L_000001cb557d2ee0, L_000001cb557d3420, C4<0>, C4<0>;
L_000001cb557d2a80 .functor XOR 1, L_000001cb55751a20, L_000001cb55753640, C4<0>, C4<0>;
L_000001cb557d27e0 .functor XOR 1, L_000001cb557d2a80, L_000001cb55753820, C4<0>, C4<0>;
v000001cb55717850_0 .net "Debe", 0 0, L_000001cb557d2700;  1 drivers
v000001cb55717210_0 .net "Din", 0 0, L_000001cb55753820;  1 drivers
v000001cb557172b0_0 .net "Dout", 0 0, L_000001cb557d27e0;  1 drivers
v000001cb55716950_0 .net "Ri", 0 0, L_000001cb55753640;  1 drivers
v000001cb55717350_0 .net "Si", 0 0, L_000001cb55751a20;  1 drivers
v000001cb55717990_0 .net *"_ivl_0", 0 0, L_000001cb557d1eb0;  1 drivers
v000001cb55717a30_0 .net *"_ivl_10", 0 0, L_000001cb557d3420;  1 drivers
v000001cb55716450_0 .net *"_ivl_14", 0 0, L_000001cb557d2a80;  1 drivers
v000001cb55715690_0 .net *"_ivl_2", 0 0, L_000001cb557d2070;  1 drivers
v000001cb55717ad0_0 .net *"_ivl_4", 0 0, L_000001cb557d2a10;  1 drivers
v000001cb557159b0_0 .net *"_ivl_6", 0 0, L_000001cb557d2690;  1 drivers
v000001cb55716b30_0 .net *"_ivl_8", 0 0, L_000001cb557d2ee0;  1 drivers
S_000001cb5573cb60 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001cb5573dfb0;
 .timescale -9 -12;
P_000001cb555fa1a0 .param/l "i" 0 5 28, +C4<011>;
S_000001cb5573f720 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001cb5573cb60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557d2850 .functor NOT 1, L_000001cb55752560, C4<0>, C4<0>, C4<0>;
L_000001cb557d2b60 .functor AND 1, L_000001cb557d2850, L_000001cb557538c0, C4<1>, C4<1>;
L_000001cb557d2bd0 .functor NOT 1, L_000001cb55752560, C4<0>, C4<0>, C4<0>;
L_000001cb557d2e70 .functor AND 1, L_000001cb557d2bd0, L_000001cb557527e0, C4<1>, C4<1>;
L_000001cb557d3490 .functor OR 1, L_000001cb557d2b60, L_000001cb557d2e70, C4<0>, C4<0>;
L_000001cb557d2f50 .functor AND 1, L_000001cb557538c0, L_000001cb557527e0, C4<1>, C4<1>;
L_000001cb557d3500 .functor OR 1, L_000001cb557d3490, L_000001cb557d2f50, C4<0>, C4<0>;
L_000001cb557d2fc0 .functor XOR 1, L_000001cb55752560, L_000001cb557538c0, C4<0>, C4<0>;
L_000001cb557d30a0 .functor XOR 1, L_000001cb557d2fc0, L_000001cb557527e0, C4<0>, C4<0>;
v000001cb55715730_0 .net "Debe", 0 0, L_000001cb557d3500;  1 drivers
v000001cb55715ff0_0 .net "Din", 0 0, L_000001cb557527e0;  1 drivers
v000001cb55716590_0 .net "Dout", 0 0, L_000001cb557d30a0;  1 drivers
v000001cb55717b70_0 .net "Ri", 0 0, L_000001cb557538c0;  1 drivers
v000001cb55717c10_0 .net "Si", 0 0, L_000001cb55752560;  1 drivers
v000001cb55717cb0_0 .net *"_ivl_0", 0 0, L_000001cb557d2850;  1 drivers
v000001cb55716630_0 .net *"_ivl_10", 0 0, L_000001cb557d2f50;  1 drivers
v000001cb557169f0_0 .net *"_ivl_14", 0 0, L_000001cb557d2fc0;  1 drivers
v000001cb557157d0_0 .net *"_ivl_2", 0 0, L_000001cb557d2b60;  1 drivers
v000001cb557161d0_0 .net *"_ivl_4", 0 0, L_000001cb557d2bd0;  1 drivers
v000001cb55716270_0 .net *"_ivl_6", 0 0, L_000001cb557d2e70;  1 drivers
v000001cb55719e70_0 .net *"_ivl_8", 0 0, L_000001cb557d3490;  1 drivers
S_000001cb5573e140 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001cb5573dfb0;
 .timescale -9 -12;
P_000001cb555fa9e0 .param/l "i" 0 5 28, +C4<0100>;
S_000001cb5573e2d0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001cb5573e140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001cb557ddce0 .functor NOT 1, L_000001cb55753c80, C4<0>, C4<0>, C4<0>;
L_000001cb557dd490 .functor AND 1, L_000001cb557ddce0, L_000001cb55752d80, C4<1>, C4<1>;
L_000001cb557dcf50 .functor NOT 1, L_000001cb55753c80, C4<0>, C4<0>, C4<0>;
L_000001cb557dd650 .functor AND 1, L_000001cb557dcf50, L_000001cb55753b40, C4<1>, C4<1>;
L_000001cb557dcbd0 .functor OR 1, L_000001cb557dd490, L_000001cb557dd650, C4<0>, C4<0>;
L_000001cb557dda40 .functor AND 1, L_000001cb55752d80, L_000001cb55753b40, C4<1>, C4<1>;
L_000001cb557dc9a0 .functor OR 1, L_000001cb557dcbd0, L_000001cb557dda40, C4<0>, C4<0>;
L_000001cb557dd500 .functor XOR 1, L_000001cb55753c80, L_000001cb55752d80, C4<0>, C4<0>;
L_000001cb557dc770 .functor XOR 1, L_000001cb557dd500, L_000001cb55753b40, C4<0>, C4<0>;
v000001cb557189d0_0 .net "Debe", 0 0, L_000001cb557dc9a0;  1 drivers
v000001cb55717fd0_0 .net "Din", 0 0, L_000001cb55753b40;  1 drivers
v000001cb55719bf0_0 .net "Dout", 0 0, L_000001cb557dc770;  1 drivers
v000001cb55719dd0_0 .net "Ri", 0 0, L_000001cb55752d80;  1 drivers
v000001cb55717e90_0 .net "Si", 0 0, L_000001cb55753c80;  1 drivers
v000001cb55719fb0_0 .net *"_ivl_0", 0 0, L_000001cb557ddce0;  1 drivers
v000001cb557182f0_0 .net *"_ivl_10", 0 0, L_000001cb557dda40;  1 drivers
v000001cb55719150_0 .net *"_ivl_14", 0 0, L_000001cb557dd500;  1 drivers
v000001cb55718f70_0 .net *"_ivl_2", 0 0, L_000001cb557dd490;  1 drivers
v000001cb557195b0_0 .net *"_ivl_4", 0 0, L_000001cb557dcf50;  1 drivers
v000001cb55718b10_0 .net *"_ivl_6", 0 0, L_000001cb557dd650;  1 drivers
v000001cb55719f10_0 .net *"_ivl_8", 0 0, L_000001cb557dcbd0;  1 drivers
S_000001cb5573ccf0 .scope module, "both_val_infs" "both_are_inf" 4 125, 8 87 0, S_000001cb5550eb60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "v1";
    .port_info 1 /INPUT 16 "v2";
    .port_info 2 /OUTPUT 1 "is_both_inf";
P_000001cb55703610 .param/l "BS" 0 8 90, +C4<00000000000000000000000000001111>;
P_000001cb55703648 .param/l "EBS" 0 8 89, +C4<00000000000000000000000000000100>;
P_000001cb55703680 .param/l "MBS" 0 8 88, +C4<00000000000000000000000000001001>;
L_000001cb557ffcf0 .functor OR 1, L_000001cb55800700, L_000001cb558005b0, C4<0>, C4<0>;
L_000001cb55800380 .functor OR 1, L_000001cb557fef60, L_000001cb557feb70, C4<0>, C4<0>;
L_000001cb557fed30 .functor AND 1, L_000001cb557ffcf0, L_000001cb55800380, C4<1>, C4<1>;
v000001cb5571bd10_0 .net *"_ivl_1", 0 0, L_000001cb557ffcf0;  1 drivers
v000001cb5571cf30_0 .net *"_ivl_3", 0 0, L_000001cb55800380;  1 drivers
v000001cb5571ef10_0 .net "i1_1", 0 0, L_000001cb55800700;  1 drivers
v000001cb5571dd90_0 .net "i1_2", 0 0, L_000001cb558005b0;  1 drivers
v000001cb5571f0f0_0 .net "i2_1", 0 0, L_000001cb557fef60;  1 drivers
v000001cb5571d4d0_0 .net "i2_2", 0 0, L_000001cb557feb70;  1 drivers
v000001cb5571d570_0 .net "is_both_inf", 0 0, L_000001cb557fed30;  alias, 1 drivers
v000001cb5571dbb0_0 .net "v1", 15 0, v000001cb55725770_0;  alias, 1 drivers
v000001cb5571efb0_0 .net "v2", 15 0, v000001cb55726170_0;  alias, 1 drivers
S_000001cb5573ce80 .scope module, "inf1" "is_inf_detector" 8 95, 8 68 0, S_000001cb5573ccf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "value";
    .port_info 1 /OUTPUT 1 "is_posInf";
    .port_info 2 /OUTPUT 1 "is_negInf";
P_000001cb557043d0 .param/l "BS" 0 8 71, +C4<00000000000000000000000000001111>;
P_000001cb55704408 .param/l "EBS" 0 8 70, +C4<00000000000000000000000000000100>;
P_000001cb55704440 .param/l "MBS" 0 8 69, +C4<00000000000000000000000000001001>;
L_000001cb557fec50 .functor NOT 1, L_000001cb55743b00, C4<0>, C4<0>, C4<0>;
L_000001cb557ff9e0 .functor AND 1, L_000001cb557fec50, L_000001cb557437e0, C4<1>, C4<1>;
L_000001cb55800700 .functor AND 1, L_000001cb557ff9e0, L_000001cb55744e60, C4<1>, C4<1>;
L_000001cb557ff7b0 .functor AND 1, L_000001cb55743b00, L_000001cb55744140, C4<1>, C4<1>;
L_000001cb558005b0 .functor AND 1, L_000001cb557ff7b0, L_000001cb55744f00, C4<1>, C4<1>;
v000001cb5571b9f0_0 .net "Exp", 4 0, L_000001cb55744dc0;  1 drivers
v000001cb5571c210_0 .net "Man", 9 0, L_000001cb55743420;  1 drivers
v000001cb5571c990_0 .net *"_ivl_10", 0 0, L_000001cb557ff9e0;  1 drivers
v000001cb5571ca30_0 .net *"_ivl_13", 0 0, L_000001cb55744e60;  1 drivers
v000001cb5571bb30_0 .net *"_ivl_17", 0 0, L_000001cb55744140;  1 drivers
v000001cb5571ad70_0 .net *"_ivl_18", 0 0, L_000001cb557ff7b0;  1 drivers
v000001cb5571a730_0 .net *"_ivl_21", 0 0, L_000001cb55744f00;  1 drivers
v000001cb5571cad0_0 .net *"_ivl_6", 0 0, L_000001cb557fec50;  1 drivers
v000001cb5571b3b0_0 .net *"_ivl_9", 0 0, L_000001cb557437e0;  1 drivers
v000001cb5571ae10_0 .net "is_negInf", 0 0, L_000001cb558005b0;  alias, 1 drivers
v000001cb5571cd50_0 .net "is_posInf", 0 0, L_000001cb55800700;  alias, 1 drivers
v000001cb5571aeb0_0 .net "sign", 0 0, L_000001cb55743b00;  1 drivers
v000001cb5571cc10_0 .net "value", 15 0, v000001cb55725770_0;  alias, 1 drivers
L_000001cb55743b00 .part v000001cb55725770_0, 15, 1;
L_000001cb55744dc0 .part v000001cb55725770_0, 10, 5;
L_000001cb55743420 .part v000001cb55725770_0, 0, 10;
L_000001cb557437e0 .reduce/and L_000001cb55744dc0;
L_000001cb55744e60 .reduce/nor L_000001cb55743420;
L_000001cb55744140 .reduce/and L_000001cb55744dc0;
L_000001cb55744f00 .reduce/nor L_000001cb55743420;
S_000001cb5573d650 .scope module, "inf2" "is_inf_detector" 8 96, 8 68 0, S_000001cb5573ccf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "value";
    .port_info 1 /OUTPUT 1 "is_posInf";
    .port_info 2 /OUTPUT 1 "is_negInf";
P_000001cb55704480 .param/l "BS" 0 8 71, +C4<00000000000000000000000000001111>;
P_000001cb557044b8 .param/l "EBS" 0 8 70, +C4<00000000000000000000000000000100>;
P_000001cb557044f0 .param/l "MBS" 0 8 69, +C4<00000000000000000000000000001001>;
L_000001cb557ff510 .functor NOT 1, L_000001cb557436a0, C4<0>, C4<0>, C4<0>;
L_000001cb558000e0 .functor AND 1, L_000001cb557ff510, L_000001cb55743ba0, C4<1>, C4<1>;
L_000001cb557fef60 .functor AND 1, L_000001cb558000e0, L_000001cb55744fa0, C4<1>, C4<1>;
L_000001cb558001c0 .functor AND 1, L_000001cb557436a0, L_000001cb55743c40, C4<1>, C4<1>;
L_000001cb557feb70 .functor AND 1, L_000001cb558001c0, L_000001cb557440a0, C4<1>, C4<1>;
v000001cb5571af50_0 .net "Exp", 4 0, L_000001cb55742d40;  1 drivers
v000001cb5571ccb0_0 .net "Man", 9 0, L_000001cb55743f60;  1 drivers
v000001cb5571cdf0_0 .net *"_ivl_10", 0 0, L_000001cb558000e0;  1 drivers
v000001cb5571a690_0 .net *"_ivl_13", 0 0, L_000001cb55744fa0;  1 drivers
v000001cb5571a7d0_0 .net *"_ivl_17", 0 0, L_000001cb55743c40;  1 drivers
v000001cb5571b310_0 .net *"_ivl_18", 0 0, L_000001cb558001c0;  1 drivers
v000001cb5571a870_0 .net *"_ivl_21", 0 0, L_000001cb557440a0;  1 drivers
v000001cb5571a910_0 .net *"_ivl_6", 0 0, L_000001cb557ff510;  1 drivers
v000001cb5571b1d0_0 .net *"_ivl_9", 0 0, L_000001cb55743ba0;  1 drivers
v000001cb5571b450_0 .net "is_negInf", 0 0, L_000001cb557feb70;  alias, 1 drivers
v000001cb5571b4f0_0 .net "is_posInf", 0 0, L_000001cb557fef60;  alias, 1 drivers
v000001cb5571bc70_0 .net "sign", 0 0, L_000001cb557436a0;  1 drivers
v000001cb5571b590_0 .net "value", 15 0, v000001cb55726170_0;  alias, 1 drivers
L_000001cb557436a0 .part v000001cb55726170_0, 15, 1;
L_000001cb55742d40 .part v000001cb55726170_0, 10, 5;
L_000001cb55743f60 .part v000001cb55726170_0, 0, 10;
L_000001cb55743ba0 .reduce/and L_000001cb55742d40;
L_000001cb55744fa0 .reduce/nor L_000001cb55743f60;
L_000001cb55743c40 .reduce/and L_000001cb55742d40;
L_000001cb557440a0 .reduce/nor L_000001cb55743f60;
S_000001cb5573c9d0 .scope module, "inf_det_R" "is_inf_detector" 4 110, 8 68 0, S_000001cb5550eb60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "value";
    .port_info 1 /OUTPUT 1 "is_posInf";
    .port_info 2 /OUTPUT 1 "is_negInf";
P_000001cb557036c0 .param/l "BS" 0 8 71, +C4<00000000000000000000000000001111>;
P_000001cb557036f8 .param/l "EBS" 0 8 70, +C4<00000000000000000000000000000100>;
P_000001cb55703730 .param/l "MBS" 0 8 69, +C4<00000000000000000000000000001001>;
L_000001cb557ff890 .functor NOT 1, L_000001cb55744aa0, C4<0>, C4<0>, C4<0>;
L_000001cb55800690 .functor AND 1, L_000001cb557ff890, L_000001cb55744640, C4<1>, C4<1>;
L_000001cb557ff190 .functor AND 1, L_000001cb55800690, L_000001cb55742c00, C4<1>, C4<1>;
L_000001cb557ff200 .functor AND 1, L_000001cb55744aa0, L_000001cb55743d80, C4<1>, C4<1>;
L_000001cb557febe0 .functor AND 1, L_000001cb557ff200, L_000001cb55743100, C4<1>, C4<1>;
v000001cb5571dcf0_0 .net "Exp", 4 0, L_000001cb557443c0;  1 drivers
v000001cb5571e3d0_0 .net "Man", 9 0, L_000001cb55744500;  1 drivers
v000001cb5571ce90_0 .net *"_ivl_10", 0 0, L_000001cb55800690;  1 drivers
v000001cb5571d6b0_0 .net *"_ivl_13", 0 0, L_000001cb55742c00;  1 drivers
v000001cb5571e830_0 .net *"_ivl_17", 0 0, L_000001cb55743d80;  1 drivers
v000001cb5571e0b0_0 .net *"_ivl_18", 0 0, L_000001cb557ff200;  1 drivers
v000001cb5571e970_0 .net *"_ivl_21", 0 0, L_000001cb55743100;  1 drivers
v000001cb5571f5f0_0 .net *"_ivl_6", 0 0, L_000001cb557ff890;  1 drivers
v000001cb5571e290_0 .net *"_ivl_9", 0 0, L_000001cb55744640;  1 drivers
v000001cb5571d610_0 .net "is_negInf", 0 0, L_000001cb557febe0;  alias, 1 drivers
v000001cb5571d430_0 .net "is_posInf", 0 0, L_000001cb557ff190;  alias, 1 drivers
v000001cb5571e150_0 .net "sign", 0 0, L_000001cb55744aa0;  1 drivers
v000001cb5571f190_0 .net "value", 15 0, v000001cb55726170_0;  alias, 1 drivers
L_000001cb55744aa0 .part v000001cb55726170_0, 15, 1;
L_000001cb557443c0 .part v000001cb55726170_0, 10, 5;
L_000001cb55744500 .part v000001cb55726170_0, 0, 10;
L_000001cb55744640 .reduce/and L_000001cb557443c0;
L_000001cb55742c00 .reduce/nor L_000001cb55744500;
L_000001cb55743d80 .reduce/and L_000001cb557443c0;
L_000001cb55743100 .reduce/nor L_000001cb55744500;
S_000001cb5573de20 .scope module, "inf_det_S" "is_inf_detector" 4 102, 8 68 0, S_000001cb5550eb60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "value";
    .port_info 1 /OUTPUT 1 "is_posInf";
    .port_info 2 /OUTPUT 1 "is_negInf";
P_000001cb557038d0 .param/l "BS" 0 8 71, +C4<00000000000000000000000000001111>;
P_000001cb55703908 .param/l "EBS" 0 8 70, +C4<00000000000000000000000000000100>;
P_000001cb55703940 .param/l "MBS" 0 8 69, +C4<00000000000000000000000000001001>;
L_000001cb557fe780 .functor NOT 1, L_000001cb557439c0, C4<0>, C4<0>, C4<0>;
L_000001cb557fd130 .functor AND 1, L_000001cb557fe780, L_000001cb55744320, C4<1>, C4<1>;
L_000001cb557fd440 .functor AND 1, L_000001cb557fd130, L_000001cb55742a20, C4<1>, C4<1>;
L_000001cb557fd4b0 .functor AND 1, L_000001cb557439c0, L_000001cb55742b60, C4<1>, C4<1>;
L_000001cb558002a0 .functor AND 1, L_000001cb557fd4b0, L_000001cb55744780, C4<1>, C4<1>;
v000001cb5571d070_0 .net "Exp", 4 0, L_000001cb55743a60;  1 drivers
v000001cb5571e1f0_0 .net "Man", 9 0, L_000001cb557445a0;  1 drivers
v000001cb5571e650_0 .net *"_ivl_10", 0 0, L_000001cb557fd130;  1 drivers
v000001cb5571e6f0_0 .net *"_ivl_13", 0 0, L_000001cb55742a20;  1 drivers
v000001cb5571db10_0 .net *"_ivl_17", 0 0, L_000001cb55742b60;  1 drivers
v000001cb5571ee70_0 .net *"_ivl_18", 0 0, L_000001cb557fd4b0;  1 drivers
v000001cb5571d930_0 .net *"_ivl_21", 0 0, L_000001cb55744780;  1 drivers
v000001cb5571ded0_0 .net *"_ivl_6", 0 0, L_000001cb557fe780;  1 drivers
v000001cb5571f050_0 .net *"_ivl_9", 0 0, L_000001cb55744320;  1 drivers
v000001cb5571ebf0_0 .net "is_negInf", 0 0, L_000001cb558002a0;  alias, 1 drivers
v000001cb5571ed30_0 .net "is_posInf", 0 0, L_000001cb557fd440;  alias, 1 drivers
v000001cb5571d750_0 .net "sign", 0 0, L_000001cb557439c0;  1 drivers
v000001cb5571f550_0 .net "value", 15 0, v000001cb55725770_0;  alias, 1 drivers
L_000001cb557439c0 .part v000001cb55725770_0, 15, 1;
L_000001cb55743a60 .part v000001cb55725770_0, 10, 5;
L_000001cb557445a0 .part v000001cb55725770_0, 0, 10;
L_000001cb55744320 .reduce/and L_000001cb55743a60;
L_000001cb55742a20 .reduce/nor L_000001cb557445a0;
L_000001cb55742b60 .reduce/and L_000001cb55743a60;
L_000001cb55744780 .reduce/nor L_000001cb557445a0;
S_000001cb5573e460 .scope module, "inv_val_1" "is_invalid_val" 4 121, 8 51 0, S_000001cb5550eb60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "value";
    .port_info 1 /OUTPUT 1 "InvalidVal";
P_000001cb55703820 .param/l "BS" 0 8 54, +C4<00000000000000000000000000001111>;
P_000001cb55703858 .param/l "EBS" 0 8 53, +C4<00000000000000000000000000000100>;
P_000001cb55703890 .param/l "MBS" 0 8 52, +C4<00000000000000000000000000001001>;
L_000001cb557ff270 .functor AND 1, L_000001cb55744d20, L_000001cb557446e0, C4<1>, C4<1>;
v000001cb5571edd0_0 .net "Exp", 4 0, L_000001cb557432e0;  1 drivers
v000001cb5571f230_0 .net "InvalidVal", 0 0, L_000001cb557ff270;  alias, 1 drivers
v000001cb5571e8d0_0 .net "Man", 9 0, L_000001cb55743920;  1 drivers
v000001cb5571ea10_0 .net *"_ivl_7", 0 0, L_000001cb55744d20;  1 drivers
v000001cb5571e330_0 .net *"_ivl_9", 0 0, L_000001cb557446e0;  1 drivers
v000001cb5571cfd0_0 .net "sign", 0 0, L_000001cb557448c0;  1 drivers
v000001cb5571eb50_0 .net "value", 15 0, v000001cb55725770_0;  alias, 1 drivers
L_000001cb557448c0 .part v000001cb55725770_0, 15, 1;
L_000001cb557432e0 .part v000001cb55725770_0, 10, 5;
L_000001cb55743920 .part v000001cb55725770_0, 0, 10;
L_000001cb55744d20 .reduce/and L_000001cb557432e0;
L_000001cb557446e0 .reduce/or L_000001cb55743920;
S_000001cb5573ec30 .scope module, "inv_val_2" "is_invalid_val" 4 122, 8 51 0, S_000001cb5550eb60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "value";
    .port_info 1 /OUTPUT 1 "InvalidVal";
P_000001cb55703a30 .param/l "BS" 0 8 54, +C4<00000000000000000000000000001111>;
P_000001cb55703a68 .param/l "EBS" 0 8 53, +C4<00000000000000000000000000000100>;
P_000001cb55703aa0 .param/l "MBS" 0 8 52, +C4<00000000000000000000000000001001>;
L_000001cb557ff430 .functor AND 1, L_000001cb55744820, L_000001cb55745040, C4<1>, C4<1>;
v000001cb5571e470_0 .net "Exp", 4 0, L_000001cb55743240;  1 drivers
v000001cb5571eab0_0 .net "InvalidVal", 0 0, L_000001cb557ff430;  alias, 1 drivers
v000001cb5571d7f0_0 .net "Man", 9 0, L_000001cb55743ec0;  1 drivers
v000001cb5571d110_0 .net *"_ivl_7", 0 0, L_000001cb55744820;  1 drivers
v000001cb5571f2d0_0 .net *"_ivl_9", 0 0, L_000001cb55745040;  1 drivers
v000001cb5571e510_0 .net "sign", 0 0, L_000001cb55742fc0;  1 drivers
v000001cb5571d390_0 .net "value", 15 0, v000001cb55726170_0;  alias, 1 drivers
L_000001cb55742fc0 .part v000001cb55726170_0, 15, 1;
L_000001cb55743240 .part v000001cb55726170_0, 10, 5;
L_000001cb55743ec0 .part v000001cb55726170_0, 0, 10;
L_000001cb55744820 .reduce/and L_000001cb55743240;
L_000001cb55745040 .reduce/or L_000001cb55743ec0;
S_000001cb5573d010 .scope module, "special_handler" "fp16_special_case_handler" 4 38, 10 76 0, S_000001cb5550eb60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /OUTPUT 1 "is_special_case";
    .port_info 4 /OUTPUT 16 "special_result";
    .port_info 5 /OUTPUT 1 "invalid_op";
    .port_info 6 /OUTPUT 1 "div_by_zero";
P_000001cb55703ae0 .param/l "BS" 0 10 76, +C4<00000000000000000000000000001111>;
P_000001cb55703b18 .param/l "EBS" 0 10 76, +C4<00000000000000000000000000000100>;
P_000001cb55703b50 .param/l "MBS" 0 10 76, +C4<00000000000000000000000000001001>;
L_000001cb556508f0 .functor XOR 1, L_000001cb55746120, L_000001cb55747020, C4<0>, C4<0>;
L_000001cb55650a40 .functor BUFZ 1, v000001cb55722570_0, C4<0>, C4<0>, C4<0>;
L_000001cb5564f850 .functor BUFZ 1, v000001cb55721f30_0, C4<0>, C4<0>, C4<0>;
L_000001cb5564fa80 .functor BUFZ 1, v000001cb55722bb0_0, C4<0>, C4<0>, C4<0>;
v000001cb55723dd0_0 .net "a", 15 0, v000001cb55725770_0;  alias, 1 drivers
v000001cb55722610_0 .net "a_denorm", 0 0, L_000001cb5564fa10;  1 drivers
v000001cb55723970_0 .net "a_inf", 0 0, L_000001cb55650730;  1 drivers
v000001cb557240f0_0 .net "a_nan", 0 0, L_000001cb55650810;  1 drivers
v000001cb55723150_0 .net "a_normal", 0 0, L_000001cb55650490;  1 drivers
v000001cb55722f70_0 .net "a_sign", 0 0, L_000001cb55746120;  1 drivers
v000001cb55722430_0 .net "a_zero", 0 0, L_000001cb55650d50;  1 drivers
v000001cb557235b0_0 .net "b", 15 0, v000001cb55726170_0;  alias, 1 drivers
v000001cb55722b10_0 .net "b_denorm", 0 0, L_000001cb5564f700;  1 drivers
v000001cb55723e70_0 .net "b_inf", 0 0, L_000001cb55650f10;  1 drivers
v000001cb55724050_0 .net "b_nan", 0 0, L_000001cb55650880;  1 drivers
v000001cb55722390_0 .net "b_normal", 0 0, L_000001cb5564fee0;  1 drivers
v000001cb55722750_0 .net "b_sign", 0 0, L_000001cb55747020;  1 drivers
v000001cb55723f10_0 .net "b_zero", 0 0, L_000001cb5564f770;  1 drivers
v000001cb55723ab0_0 .net "div_by_zero", 0 0, L_000001cb5564fa80;  alias, 1 drivers
v000001cb55722bb0_0 .var "div_zero", 0 0;
v000001cb55721f30_0 .var "invalid", 0 0;
v000001cb55724550_0 .net "invalid_op", 0 0, L_000001cb5564f850;  alias, 1 drivers
v000001cb55722570_0 .var "is_special", 0 0;
v000001cb55723fb0_0 .net "is_special_case", 0 0, L_000001cb55650a40;  alias, 1 drivers
v000001cb55723650_0 .net "neg_inf", 15 0, L_000001cb557450e0;  1 drivers
v000001cb557230b0_0 .net "neg_zero", 15 0, L_000001cb55745720;  1 drivers
v000001cb55723a10_0 .net "op", 1 0, v000001cb55726210_0;  alias, 1 drivers
v000001cb557226b0_0 .net "pos_inf", 15 0, L_000001cb557475c0;  1 drivers
v000001cb55723c90_0 .net "pos_zero", 15 0, L_000001cb55746d00;  1 drivers
v000001cb55722070_0 .net "qnan", 15 0, L_000001cb55746f80;  1 drivers
v000001cb55723010_0 .var "result", 15 0;
v000001cb557231f0_0 .net "result_sign", 0 0, L_000001cb556508f0;  1 drivers
v000001cb557236f0_0 .net "signed_inf_a", 15 0, L_000001cb557477a0;  1 drivers
v000001cb55723290_0 .net "signed_zero_a", 15 0, L_000001cb55746c60;  1 drivers
v000001cb55723830_0 .net "snan", 15 0, L_000001cb55747660;  1 drivers
v000001cb55723790_0 .net "special_result", 15 0, v000001cb55723010_0;  alias, 1 drivers
E_000001cb555fa6a0/0 .event anyedge, v000001cb55720e50_0, v000001cb55721cb0_0, v000001cb55720c70_0, v000001cb55723a10_0;
E_000001cb555fa6a0/1 .event anyedge, v000001cb55720950_0, v000001cb55721490_0, v000001cb55720ef0_0, v000001cb557204f0_0;
E_000001cb555fa6a0/2 .event anyedge, v000001cb55720d10_0, v000001cb556e6550_0, v000001cb556e1cd0_0, v000001cb55721850_0;
E_000001cb555fa6a0/3 .event anyedge, v000001cb5571faf0_0, v000001cb557208b0_0, v000001cb55721a30_0, v000001cb557210d0_0;
E_000001cb555fa6a0/4 .event anyedge, v000001cb557203b0_0, v000001cb557231f0_0, v000001cb55720810_0, v000001cb557217b0_0;
E_000001cb555fa6a0 .event/or E_000001cb555fa6a0/0, E_000001cb555fa6a0/1, E_000001cb555fa6a0/2, E_000001cb555fa6a0/3, E_000001cb555fa6a0/4;
S_000001cb5573f8b0 .scope module, "class_a" "fp16_classifier" 10 92, 10 9 0, S_000001cb5573d010;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "val";
    .port_info 1 /OUTPUT 1 "is_zero";
    .port_info 2 /OUTPUT 1 "is_denorm";
    .port_info 3 /OUTPUT 1 "is_normal";
    .port_info 4 /OUTPUT 1 "is_inf";
    .port_info 5 /OUTPUT 1 "is_nan";
    .port_info 6 /OUTPUT 1 "sign";
P_000001cb55703e50 .param/l "BS" 0 10 9, +C4<00000000000000000000000000001111>;
P_000001cb55703e88 .param/l "EBS" 0 10 9, +C4<00000000000000000000000000000100>;
P_000001cb55703ec0 .param/l "MBS" 0 10 9, +C4<00000000000000000000000000001001>;
L_000001cb55650d50 .functor AND 1, L_000001cb557473e0, L_000001cb55747160, C4<1>, C4<1>;
L_000001cb5564fa10 .functor AND 1, L_000001cb557468a0, L_000001cb55747840, C4<1>, C4<1>;
L_000001cb55650490 .functor AND 1, L_000001cb55747700, L_000001cb55745f40, C4<1>, C4<1>;
L_000001cb55650730 .functor AND 1, L_000001cb55745c20, L_000001cb55745e00, C4<1>, C4<1>;
L_000001cb55650810 .functor AND 1, L_000001cb557457c0, L_000001cb55747200, C4<1>, C4<1>;
L_000001cb55760090 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001cb5571d890_0 .net/2u *"_ivl_10", 9 0, L_000001cb55760090;  1 drivers
v000001cb5571f4b0_0 .net *"_ivl_12", 0 0, L_000001cb55747160;  1 drivers
L_000001cb557600d8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cb5571d9d0_0 .net/2u *"_ivl_16", 4 0, L_000001cb557600d8;  1 drivers
v000001cb5571dc50_0 .net *"_ivl_18", 0 0, L_000001cb557468a0;  1 drivers
L_000001cb55760120 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001cb5571f370_0 .net/2u *"_ivl_20", 9 0, L_000001cb55760120;  1 drivers
v000001cb5571da70_0 .net *"_ivl_22", 0 0, L_000001cb55747840;  1 drivers
L_000001cb55760168 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cb5571de30_0 .net/2u *"_ivl_26", 4 0, L_000001cb55760168;  1 drivers
v000001cb5571e790_0 .net *"_ivl_28", 0 0, L_000001cb55747700;  1 drivers
L_000001cb557601b0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001cb5571df70_0 .net/2u *"_ivl_30", 4 0, L_000001cb557601b0;  1 drivers
v000001cb5571e5b0_0 .net *"_ivl_32", 0 0, L_000001cb55745f40;  1 drivers
L_000001cb557601f8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001cb5571ec90_0 .net/2u *"_ivl_36", 4 0, L_000001cb557601f8;  1 drivers
v000001cb5571f410_0 .net *"_ivl_38", 0 0, L_000001cb55745c20;  1 drivers
L_000001cb55760240 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001cb5571d1b0_0 .net/2u *"_ivl_40", 9 0, L_000001cb55760240;  1 drivers
v000001cb5571d250_0 .net *"_ivl_42", 0 0, L_000001cb55745e00;  1 drivers
L_000001cb55760288 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001cb5571d2f0_0 .net/2u *"_ivl_46", 4 0, L_000001cb55760288;  1 drivers
v000001cb5571e010_0 .net *"_ivl_48", 0 0, L_000001cb557457c0;  1 drivers
L_000001cb557602d0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001cb557215d0_0 .net/2u *"_ivl_50", 9 0, L_000001cb557602d0;  1 drivers
v000001cb5571fd70_0 .net *"_ivl_52", 0 0, L_000001cb55747200;  1 drivers
L_000001cb55760048 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cb55721b70_0 .net/2u *"_ivl_6", 4 0, L_000001cb55760048;  1 drivers
v000001cb5571fff0_0 .net *"_ivl_8", 0 0, L_000001cb557473e0;  1 drivers
v000001cb5571f9b0_0 .net "exp", 4 0, L_000001cb557249b0;  1 drivers
v000001cb557210d0_0 .net "is_denorm", 0 0, L_000001cb5564fa10;  alias, 1 drivers
v000001cb55720950_0 .net "is_inf", 0 0, L_000001cb55650730;  alias, 1 drivers
v000001cb55720e50_0 .net "is_nan", 0 0, L_000001cb55650810;  alias, 1 drivers
v000001cb55720450_0 .net "is_normal", 0 0, L_000001cb55650490;  alias, 1 drivers
v000001cb55721850_0 .net "is_zero", 0 0, L_000001cb55650d50;  alias, 1 drivers
v000001cb55721030_0 .net "man", 9 0, L_000001cb55725630;  1 drivers
v000001cb55720ef0_0 .net "sign", 0 0, L_000001cb55746120;  alias, 1 drivers
v000001cb557218f0_0 .net "val", 15 0, v000001cb55725770_0;  alias, 1 drivers
L_000001cb557249b0 .part v000001cb55725770_0, 10, 5;
L_000001cb55725630 .part v000001cb55725770_0, 0, 10;
L_000001cb55746120 .part v000001cb55725770_0, 15, 1;
L_000001cb557473e0 .cmp/eq 5, L_000001cb557249b0, L_000001cb55760048;
L_000001cb55747160 .cmp/eq 10, L_000001cb55725630, L_000001cb55760090;
L_000001cb557468a0 .cmp/eq 5, L_000001cb557249b0, L_000001cb557600d8;
L_000001cb55747840 .cmp/ne 10, L_000001cb55725630, L_000001cb55760120;
L_000001cb55747700 .cmp/ne 5, L_000001cb557249b0, L_000001cb55760168;
L_000001cb55745f40 .cmp/ne 5, L_000001cb557249b0, L_000001cb557601b0;
L_000001cb55745c20 .cmp/eq 5, L_000001cb557249b0, L_000001cb557601f8;
L_000001cb55745e00 .cmp/eq 10, L_000001cb55725630, L_000001cb55760240;
L_000001cb557457c0 .cmp/eq 5, L_000001cb557249b0, L_000001cb55760288;
L_000001cb55747200 .cmp/ne 10, L_000001cb55725630, L_000001cb557602d0;
S_000001cb5573c390 .scope module, "class_b" "fp16_classifier" 10 95, 10 9 0, S_000001cb5573d010;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "val";
    .port_info 1 /OUTPUT 1 "is_zero";
    .port_info 2 /OUTPUT 1 "is_denorm";
    .port_info 3 /OUTPUT 1 "is_normal";
    .port_info 4 /OUTPUT 1 "is_inf";
    .port_info 5 /OUTPUT 1 "is_nan";
    .port_info 6 /OUTPUT 1 "sign";
P_000001cb55703da0 .param/l "BS" 0 10 9, +C4<00000000000000000000000000001111>;
P_000001cb55703dd8 .param/l "EBS" 0 10 9, +C4<00000000000000000000000000000100>;
P_000001cb55703e10 .param/l "MBS" 0 10 9, +C4<00000000000000000000000000001001>;
L_000001cb5564f770 .functor AND 1, L_000001cb55745860, L_000001cb557452c0, C4<1>, C4<1>;
L_000001cb5564f700 .functor AND 1, L_000001cb557472a0, L_000001cb55746940, C4<1>, C4<1>;
L_000001cb5564fee0 .functor AND 1, L_000001cb55745900, L_000001cb55747520, C4<1>, C4<1>;
L_000001cb55650f10 .functor AND 1, L_000001cb55746bc0, L_000001cb557455e0, C4<1>, C4<1>;
L_000001cb55650880 .functor AND 1, L_000001cb55745680, L_000001cb55745d60, C4<1>, C4<1>;
L_000001cb55760360 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001cb5571f730_0 .net/2u *"_ivl_10", 9 0, L_000001cb55760360;  1 drivers
v000001cb55721df0_0 .net *"_ivl_12", 0 0, L_000001cb557452c0;  1 drivers
L_000001cb557603a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cb55720310_0 .net/2u *"_ivl_16", 4 0, L_000001cb557603a8;  1 drivers
v000001cb5571f690_0 .net *"_ivl_18", 0 0, L_000001cb557472a0;  1 drivers
L_000001cb557603f0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001cb55720090_0 .net/2u *"_ivl_20", 9 0, L_000001cb557603f0;  1 drivers
v000001cb55721c10_0 .net *"_ivl_22", 0 0, L_000001cb55746940;  1 drivers
L_000001cb55760438 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cb5571feb0_0 .net/2u *"_ivl_26", 4 0, L_000001cb55760438;  1 drivers
v000001cb55720b30_0 .net *"_ivl_28", 0 0, L_000001cb55745900;  1 drivers
L_000001cb55760480 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001cb5571f7d0_0 .net/2u *"_ivl_30", 4 0, L_000001cb55760480;  1 drivers
v000001cb55720270_0 .net *"_ivl_32", 0 0, L_000001cb55747520;  1 drivers
L_000001cb557604c8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001cb5571fe10_0 .net/2u *"_ivl_36", 4 0, L_000001cb557604c8;  1 drivers
v000001cb5571f870_0 .net *"_ivl_38", 0 0, L_000001cb55746bc0;  1 drivers
L_000001cb55760510 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001cb55721990_0 .net/2u *"_ivl_40", 9 0, L_000001cb55760510;  1 drivers
v000001cb55720a90_0 .net *"_ivl_42", 0 0, L_000001cb557455e0;  1 drivers
L_000001cb55760558 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001cb5571fb90_0 .net/2u *"_ivl_46", 4 0, L_000001cb55760558;  1 drivers
v000001cb55720770_0 .net *"_ivl_48", 0 0, L_000001cb55745680;  1 drivers
L_000001cb557605a0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001cb5571fcd0_0 .net/2u *"_ivl_50", 9 0, L_000001cb557605a0;  1 drivers
v000001cb55720f90_0 .net *"_ivl_52", 0 0, L_000001cb55745d60;  1 drivers
L_000001cb55760318 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cb557213f0_0 .net/2u *"_ivl_6", 4 0, L_000001cb55760318;  1 drivers
v000001cb5571f910_0 .net *"_ivl_8", 0 0, L_000001cb55745860;  1 drivers
v000001cb55721170_0 .net "exp", 4 0, L_000001cb55746b20;  1 drivers
v000001cb557203b0_0 .net "is_denorm", 0 0, L_000001cb5564f700;  alias, 1 drivers
v000001cb55721490_0 .net "is_inf", 0 0, L_000001cb55650f10;  alias, 1 drivers
v000001cb55721cb0_0 .net "is_nan", 0 0, L_000001cb55650880;  alias, 1 drivers
v000001cb5571fa50_0 .net "is_normal", 0 0, L_000001cb5564fee0;  alias, 1 drivers
v000001cb5571faf0_0 .net "is_zero", 0 0, L_000001cb5564f770;  alias, 1 drivers
v000001cb5571fc30_0 .net "man", 9 0, L_000001cb55747480;  1 drivers
v000001cb557204f0_0 .net "sign", 0 0, L_000001cb55747020;  alias, 1 drivers
v000001cb5571ff50_0 .net "val", 15 0, v000001cb55726170_0;  alias, 1 drivers
L_000001cb55746b20 .part v000001cb55726170_0, 10, 5;
L_000001cb55747480 .part v000001cb55726170_0, 0, 10;
L_000001cb55747020 .part v000001cb55726170_0, 15, 1;
L_000001cb55745860 .cmp/eq 5, L_000001cb55746b20, L_000001cb55760318;
L_000001cb557452c0 .cmp/eq 10, L_000001cb55747480, L_000001cb55760360;
L_000001cb557472a0 .cmp/eq 5, L_000001cb55746b20, L_000001cb557603a8;
L_000001cb55746940 .cmp/ne 10, L_000001cb55747480, L_000001cb557603f0;
L_000001cb55745900 .cmp/ne 5, L_000001cb55746b20, L_000001cb55760438;
L_000001cb55747520 .cmp/ne 5, L_000001cb55746b20, L_000001cb55760480;
L_000001cb55746bc0 .cmp/eq 5, L_000001cb55746b20, L_000001cb557604c8;
L_000001cb557455e0 .cmp/eq 10, L_000001cb55747480, L_000001cb55760510;
L_000001cb55745680 .cmp/eq 5, L_000001cb55746b20, L_000001cb55760558;
L_000001cb55745d60 .cmp/ne 10, L_000001cb55747480, L_000001cb557605a0;
S_000001cb5573d1a0 .scope module, "special" "fp16_special_values" 10 102, 10 44 0, S_000001cb5573d010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sign_in";
    .port_info 1 /OUTPUT 16 "pos_zero";
    .port_info 2 /OUTPUT 16 "neg_zero";
    .port_info 3 /OUTPUT 16 "pos_inf";
    .port_info 4 /OUTPUT 16 "neg_inf";
    .port_info 5 /OUTPUT 16 "qnan";
    .port_info 6 /OUTPUT 16 "snan";
    .port_info 7 /OUTPUT 16 "signed_inf";
    .port_info 8 /OUTPUT 16 "signed_zero";
P_000001cb55703f00 .param/l "BS" 0 10 44, +C4<00000000000000000000000000001111>;
P_000001cb55703f38 .param/l "EBS" 0 10 44, +C4<00000000000000000000000000000100>;
P_000001cb55703f70 .param/l "MBS" 0 10 44, +C4<00000000000000000000000000001001>;
L_000001cb55760630 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001cb557fecc0 .functor BUFT 32, L_000001cb55760630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cb55760678 .functor BUFT 1, C4<00000000000000001000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001cb557ff120 .functor BUFT 32, L_000001cb55760678, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cb557606c0 .functor BUFT 1, C4<00000000000000000111110000000000>, C4<0>, C4<0>, C4<0>;
L_000001cb557ff2e0 .functor BUFT 32, L_000001cb557606c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cb55760708 .functor BUFT 1, C4<00000000000000001111110000000000>, C4<0>, C4<0>, C4<0>;
L_000001cb557ff660 .functor BUFT 32, L_000001cb55760708, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cb55760750 .functor BUFT 1, C4<00000000000000000111111000000000>, C4<0>, C4<0>, C4<0>;
L_000001cb557fefd0 .functor BUFT 32, L_000001cb55760750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cb55760798 .functor BUFT 1, C4<00000000000000000111110100000000>, C4<0>, C4<0>, C4<0>;
L_000001cb557ffc10 .functor BUFT 32, L_000001cb55760798, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cb55721210_0 .net/2u *"_ivl_10", 31 0, L_000001cb55760678;  1 drivers
v000001cb55721350_0 .net *"_ivl_14", 31 0, L_000001cb557ff120;  1 drivers
v000001cb55720bd0_0 .net/2u *"_ivl_18", 31 0, L_000001cb557606c0;  1 drivers
v000001cb55721530_0 .net/2u *"_ivl_2", 31 0, L_000001cb55760630;  1 drivers
v000001cb557212b0_0 .net *"_ivl_22", 31 0, L_000001cb557ff2e0;  1 drivers
v000001cb55721d50_0 .net/2u *"_ivl_26", 31 0, L_000001cb55760708;  1 drivers
v000001cb55721670_0 .net *"_ivl_30", 31 0, L_000001cb557ff660;  1 drivers
v000001cb557201d0_0 .net/2u *"_ivl_34", 31 0, L_000001cb55760750;  1 drivers
v000001cb55720db0_0 .net *"_ivl_38", 31 0, L_000001cb557fefd0;  1 drivers
v000001cb55720590_0 .net/2u *"_ivl_42", 31 0, L_000001cb55760798;  1 drivers
v000001cb55720630_0 .net *"_ivl_46", 31 0, L_000001cb557ffc10;  1 drivers
v000001cb557206d0_0 .net *"_ivl_6", 31 0, L_000001cb557fecc0;  1 drivers
L_000001cb557605e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cb55721710_0 .net "is_half", 0 0, L_000001cb557605e8;  1 drivers
v000001cb55720810_0 .net "neg_inf", 15 0, L_000001cb557450e0;  alias, 1 drivers
v000001cb557208b0_0 .net "neg_zero", 15 0, L_000001cb55745720;  alias, 1 drivers
v000001cb557217b0_0 .net "pos_inf", 15 0, L_000001cb557475c0;  alias, 1 drivers
v000001cb55721a30_0 .net "pos_zero", 15 0, L_000001cb55746d00;  alias, 1 drivers
v000001cb55720c70_0 .net "qnan", 15 0, L_000001cb55746f80;  alias, 1 drivers
v000001cb557209f0_0 .net "sign_in", 0 0, L_000001cb55746120;  alias, 1 drivers
v000001cb55720d10_0 .net "signed_inf", 15 0, L_000001cb557477a0;  alias, 1 drivers
v000001cb55721ad0_0 .net "signed_zero", 15 0, L_000001cb55746c60;  alias, 1 drivers
v000001cb55724190_0 .net "snan", 15 0, L_000001cb55747660;  alias, 1 drivers
L_000001cb55746d00 .part L_000001cb557fecc0, 0, 16;
L_000001cb55745720 .part L_000001cb557ff120, 0, 16;
L_000001cb557475c0 .part L_000001cb557ff2e0, 0, 16;
L_000001cb557450e0 .part L_000001cb557ff660, 0, 16;
L_000001cb55746f80 .part L_000001cb557fefd0, 0, 16;
L_000001cb55747660 .part L_000001cb557ffc10, 0, 16;
L_000001cb557477a0 .functor MUXZ 16, L_000001cb557475c0, L_000001cb557450e0, L_000001cb55746120, C4<>;
L_000001cb55746c60 .functor MUXZ 16, L_000001cb55746d00, L_000001cb55745720, L_000001cb55746120, C4<>;
    .scope S_000001cb5573d010;
T_4 ;
    %wait E_000001cb555fa6a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb55722570_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001cb55723010_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb55721f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb55722bb0_0, 0, 1;
    %load/vec4 v000001cb557240f0_0;
    %flag_set/vec4 8;
    %load/vec4 v000001cb55724050_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb55722570_0, 0, 1;
    %load/vec4 v000001cb55722070_0;
    %store/vec4 v000001cb55723010_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb55721f30_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001cb55723a10_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v000001cb55723a10_0;
    %cmpi/e 1, 0, 2;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v000001cb55723970_0;
    %load/vec4 v000001cb55723e70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb55722570_0, 0, 1;
    %load/vec4 v000001cb55723a10_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cb55722f70_0;
    %load/vec4 v000001cb55722750_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000001cb55723a10_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cb55722f70_0;
    %load/vec4 v000001cb55722750_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.6, 9;
    %load/vec4 v000001cb557236f0_0;
    %store/vec4 v000001cb55723010_0, 0, 16;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v000001cb55722070_0;
    %store/vec4 v000001cb55723010_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb55721f30_0, 0, 1;
T_4.7 ;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000001cb55723970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb55722570_0, 0, 1;
    %load/vec4 v000001cb55723dd0_0;
    %store/vec4 v000001cb55723010_0, 0, 16;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v000001cb55723e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb55722570_0, 0, 1;
    %load/vec4 v000001cb55723a10_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.12, 8;
    %load/vec4 v000001cb557235b0_0;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %load/vec4 v000001cb557235b0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v000001cb557235b0_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %store/vec4 v000001cb55723010_0, 0, 16;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v000001cb55722430_0;
    %load/vec4 v000001cb55723f10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb55722570_0, 0, 1;
    %load/vec4 v000001cb55722f70_0;
    %load/vec4 v000001cb55722750_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.16, 8;
    %load/vec4 v000001cb557230b0_0;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %load/vec4 v000001cb55723c90_0;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %store/vec4 v000001cb55723010_0, 0, 16;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v000001cb55722610_0;
    %load/vec4 v000001cb55723f10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb55722570_0, 0, 1;
    %load/vec4 v000001cb55723dd0_0;
    %store/vec4 v000001cb55723010_0, 0, 16;
    %jmp T_4.19;
T_4.18 ;
    %load/vec4 v000001cb55722430_0;
    %load/vec4 v000001cb55722b10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb55722570_0, 0, 1;
    %load/vec4 v000001cb55723a10_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.22, 8;
    %load/vec4 v000001cb557235b0_0;
    %jmp/1 T_4.23, 8;
T_4.22 ; End of true expr.
    %load/vec4 v000001cb557235b0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v000001cb557235b0_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.23, 8;
 ; End of false expr.
    %blend;
T_4.23;
    %store/vec4 v000001cb55723010_0, 0, 16;
T_4.20 ;
T_4.19 ;
T_4.15 ;
T_4.11 ;
T_4.9 ;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001cb55723a10_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.24, 4;
    %load/vec4 v000001cb55723970_0;
    %load/vec4 v000001cb55723f10_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000001cb55722430_0;
    %load/vec4 v000001cb55723e70_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.26, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb55722570_0, 0, 1;
    %load/vec4 v000001cb55722070_0;
    %store/vec4 v000001cb55723010_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb55721f30_0, 0, 1;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v000001cb55723970_0;
    %flag_set/vec4 8;
    %load/vec4 v000001cb55723e70_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.28, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb55722570_0, 0, 1;
    %load/vec4 v000001cb557231f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.30, 8;
    %load/vec4 v000001cb55723650_0;
    %jmp/1 T_4.31, 8;
T_4.30 ; End of true expr.
    %load/vec4 v000001cb557226b0_0;
    %jmp/0 T_4.31, 8;
 ; End of false expr.
    %blend;
T_4.31;
    %store/vec4 v000001cb55723010_0, 0, 16;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v000001cb55722430_0;
    %flag_set/vec4 8;
    %load/vec4 v000001cb55723f10_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.32, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb55722570_0, 0, 1;
    %load/vec4 v000001cb557231f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.34, 8;
    %load/vec4 v000001cb557230b0_0;
    %jmp/1 T_4.35, 8;
T_4.34 ; End of true expr.
    %load/vec4 v000001cb55723c90_0;
    %jmp/0 T_4.35, 8;
 ; End of false expr.
    %blend;
T_4.35;
    %store/vec4 v000001cb55723010_0, 0, 16;
T_4.32 ;
T_4.29 ;
T_4.27 ;
    %jmp T_4.25;
T_4.24 ;
    %load/vec4 v000001cb55723a10_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.36, 4;
    %load/vec4 v000001cb55722430_0;
    %load/vec4 v000001cb55723f10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.38, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb55722570_0, 0, 1;
    %load/vec4 v000001cb557231f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.40, 8;
    %load/vec4 v000001cb557230b0_0;
    %jmp/1 T_4.41, 8;
T_4.40 ; End of true expr.
    %load/vec4 v000001cb55723c90_0;
    %jmp/0 T_4.41, 8;
 ; End of false expr.
    %blend;
T_4.41;
    %store/vec4 v000001cb55723010_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb55721f30_0, 0, 1;
    %jmp T_4.39;
T_4.38 ;
    %load/vec4 v000001cb55723970_0;
    %load/vec4 v000001cb55723e70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.42, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb55722570_0, 0, 1;
    %load/vec4 v000001cb55722070_0;
    %store/vec4 v000001cb55723010_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb55721f30_0, 0, 1;
    %jmp T_4.43;
T_4.42 ;
    %load/vec4 v000001cb55723f10_0;
    %load/vec4 v000001cb55722430_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.44, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb55722570_0, 0, 1;
    %load/vec4 v000001cb557231f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.46, 8;
    %load/vec4 v000001cb55723650_0;
    %jmp/1 T_4.47, 8;
T_4.46 ; End of true expr.
    %load/vec4 v000001cb557226b0_0;
    %jmp/0 T_4.47, 8;
 ; End of false expr.
    %blend;
T_4.47;
    %store/vec4 v000001cb55723010_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb55722bb0_0, 0, 1;
    %jmp T_4.45;
T_4.44 ;
    %load/vec4 v000001cb55723970_0;
    %load/vec4 v000001cb55723e70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.48, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb55722570_0, 0, 1;
    %load/vec4 v000001cb557231f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.50, 8;
    %load/vec4 v000001cb55723650_0;
    %jmp/1 T_4.51, 8;
T_4.50 ; End of true expr.
    %load/vec4 v000001cb557226b0_0;
    %jmp/0 T_4.51, 8;
 ; End of false expr.
    %blend;
T_4.51;
    %store/vec4 v000001cb55723010_0, 0, 16;
    %jmp T_4.49;
T_4.48 ;
    %load/vec4 v000001cb55723e70_0;
    %load/vec4 v000001cb55723970_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.52, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb55722570_0, 0, 1;
    %load/vec4 v000001cb557231f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.54, 8;
    %load/vec4 v000001cb557230b0_0;
    %jmp/1 T_4.55, 8;
T_4.54 ; End of true expr.
    %load/vec4 v000001cb55723c90_0;
    %jmp/0 T_4.55, 8;
 ; End of false expr.
    %blend;
T_4.55;
    %store/vec4 v000001cb55723010_0, 0, 16;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v000001cb55722430_0;
    %load/vec4 v000001cb55723f10_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.56, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb55722570_0, 0, 1;
    %load/vec4 v000001cb557231f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.58, 8;
    %load/vec4 v000001cb557230b0_0;
    %jmp/1 T_4.59, 8;
T_4.58 ; End of true expr.
    %load/vec4 v000001cb55723c90_0;
    %jmp/0 T_4.59, 8;
 ; End of false expr.
    %blend;
T_4.59;
    %store/vec4 v000001cb55723010_0, 0, 16;
T_4.56 ;
T_4.53 ;
T_4.49 ;
T_4.45 ;
T_4.43 ;
T_4.39 ;
T_4.36 ;
T_4.25 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001cb5550eb60;
T_5 ;
    %end;
    .thread T_5;
    .scope S_000001cb5550eb60;
T_6 ;
    %wait E_000001cb555f07e0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001cb55725450_0, 0, 16;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001cb557227f0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001cb55725a90_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001cb557254f0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb55725db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb55725bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb55724b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb557253b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb557262b0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001cb55724a50_0, 0, 5;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000001cb55725810_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb55724eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb557251d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb55725270_0, 0, 1;
    %load/vec4 v000001cb55723bf0_0;
    %parti/s 5, 10, 5;
    %store/vec4 v000001cb55723d30_0, 0, 5;
    %load/vec4 v000001cb55723bf0_0;
    %parti/s 10, 0, 2;
    %store/vec4 v000001cb55724230_0, 0, 10;
    %load/vec4 v000001cb55722cf0_0;
    %parti/s 5, 10, 5;
    %store/vec4 v000001cb55721fd0_0, 0, 5;
    %load/vec4 v000001cb55722cf0_0;
    %parti/s 10, 0, 2;
    %store/vec4 v000001cb55721e90_0, 0, 10;
    %load/vec4 v000001cb55723d30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cb55724230_0;
    %pushi/vec4 0, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001cb55724370_0, 0, 1;
    %load/vec4 v000001cb55721fd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cb55721e90_0;
    %pushi/vec4 0, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001cb55722250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb557259f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb55724c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb557229d0_0, 0, 1;
    %load/vec4 v000001cb557260d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001cb55725090_0;
    %store/vec4 v000001cb55725450_0, 0, 16;
    %load/vec4 v000001cb55724e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001cb55724f50_0;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001cb557227f0_0, 0, 5;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000001cb55724f50_0;
    %flag_set/vec4 8;
    %load/vec4 v000001cb55722930_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_6.4, 9;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000001cb557227f0_0, 0, 5;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000001cb55726350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001cb557227f0_0, 0, 5;
    %load/vec4 v000001cb55724410_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cb557227f0_0, 4, 1;
    %load/vec4 v000001cb557244b0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001cb557227f0_0, 4, 1;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v000001cb55725310_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001cb557227f0_0, 0, 5;
T_6.7 ;
T_6.5 ;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001cb55725f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001cb55725a90_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb55725db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb55725bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb55724b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb557253b0_0, 0, 1;
    %jmp T_6.15;
T_6.10 ;
    %load/vec4 v000001cb55722890_0;
    %store/vec4 v000001cb55725a90_0, 0, 16;
    %load/vec4 v000001cb55725ef0_0;
    %store/vec4 v000001cb55725db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb55725bd0_0, 0, 1;
    %load/vec4 v000001cb55724870_0;
    %store/vec4 v000001cb55724b90_0, 0, 1;
    %load/vec4 v000001cb55724d70_0;
    %store/vec4 v000001cb557253b0_0, 0, 1;
    %jmp T_6.15;
T_6.11 ;
    %load/vec4 v000001cb55725e50_0;
    %store/vec4 v000001cb55725a90_0, 0, 16;
    %load/vec4 v000001cb55724730_0;
    %store/vec4 v000001cb55725db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb55725bd0_0, 0, 1;
    %load/vec4 v000001cb55725130_0;
    %store/vec4 v000001cb55724b90_0, 0, 1;
    %load/vec4 v000001cb55724910_0;
    %store/vec4 v000001cb557253b0_0, 0, 1;
    %jmp T_6.15;
T_6.12 ;
    %load/vec4 v000001cb557247d0_0;
    %store/vec4 v000001cb55725a90_0, 0, 16;
    %load/vec4 v000001cb55724690_0;
    %store/vec4 v000001cb55725db0_0, 0, 1;
    %load/vec4 v000001cb55725c70_0;
    %store/vec4 v000001cb55725bd0_0, 0, 1;
    %load/vec4 v000001cb55724ff0_0;
    %store/vec4 v000001cb55724b90_0, 0, 1;
    %load/vec4 v000001cb55725d10_0;
    %store/vec4 v000001cb557253b0_0, 0, 1;
    %jmp T_6.15;
T_6.13 ;
    %load/vec4 v000001cb557222f0_0;
    %store/vec4 v000001cb55725a90_0, 0, 16;
    %load/vec4 v000001cb55725950_0;
    %store/vec4 v000001cb55725db0_0, 0, 1;
    %load/vec4 v000001cb55724af0_0;
    %store/vec4 v000001cb55725bd0_0, 0, 1;
    %load/vec4 v000001cb55726490_0;
    %store/vec4 v000001cb55724b90_0, 0, 1;
    %load/vec4 v000001cb55726030_0;
    %store/vec4 v000001cb557253b0_0, 0, 1;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
    %load/vec4 v000001cb55725f90_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v000001cb55725f90_0;
    %cmpi/e 3, 0, 2;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_6.16, 8;
    %load/vec4 v000001cb55723bf0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v000001cb55722cf0_0;
    %parti/s 1, 15, 5;
    %xor;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %load/vec4 v000001cb55725a90_0;
    %parti/s 1, 15, 5;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %store/vec4 v000001cb557262b0_0, 0, 1;
    %load/vec4 v000001cb55725a90_0;
    %store/vec4 v000001cb557254f0_0, 0, 16;
    %load/vec4 v000001cb55724b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %load/vec4 v000001cb557262b0_0;
    %concati/vec4 31, 0, 5;
    %concati/vec4 0, 0, 10;
    %store/vec4 v000001cb557254f0_0, 0, 16;
T_6.18 ;
    %load/vec4 v000001cb557253b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.20, 8;
    %load/vec4 v000001cb557262b0_0;
    %concati/vec4 0, 0, 5;
    %concati/vec4 0, 0, 10;
    %store/vec4 v000001cb557254f0_0, 0, 16;
T_6.20 ;
    %load/vec4 v000001cb557254f0_0;
    %parti/s 5, 10, 5;
    %store/vec4 v000001cb55724a50_0, 0, 5;
    %load/vec4 v000001cb557254f0_0;
    %parti/s 10, 0, 2;
    %store/vec4 v000001cb55725810_0, 0, 10;
    %load/vec4 v000001cb55724a50_0;
    %pushi/vec4 31, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cb55725810_0;
    %pushi/vec4 0, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001cb55724eb0_0, 0, 1;
    %load/vec4 v000001cb55724a50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cb55725810_0;
    %pushi/vec4 0, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001cb557251d0_0, 0, 1;
    %load/vec4 v000001cb55724a50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cb55725810_0;
    %pushi/vec4 0, 0, 10;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001cb55725270_0, 0, 1;
    %load/vec4 v000001cb55724eb0_0;
    %load/vec4 v000001cb55724b90_0;
    %or;
    %store/vec4 v000001cb557259f0_0, 0, 1;
    %load/vec4 v000001cb55725270_0;
    %load/vec4 v000001cb557253b0_0;
    %or;
    %load/vec4 v000001cb55725f90_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cb557251d0_0;
    %and;
    %load/vec4 v000001cb55724370_0;
    %nor/r;
    %and;
    %load/vec4 v000001cb55722250_0;
    %nor/r;
    %and;
    %or;
    %store/vec4 v000001cb55724c30_0, 0, 1;
    %load/vec4 v000001cb55725db0_0;
    %load/vec4 v000001cb557259f0_0;
    %or;
    %load/vec4 v000001cb55724c30_0;
    %or;
    %store/vec4 v000001cb557229d0_0, 0, 1;
    %load/vec4 v000001cb557254f0_0;
    %store/vec4 v000001cb55725450_0, 0, 16;
    %load/vec4 v000001cb55725bd0_0;
    %concati/vec4 0, 0, 1;
    %load/vec4 v000001cb557259f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001cb55724c30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001cb557229d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001cb557227f0_0, 0, 5;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001cb5550e1e0;
T_7 ;
    %vpi_call/w 3 24 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001cb5550e1e0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001cb5550e1e0;
T_8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001cb55726210_0, 0, 2;
    %pushi/vec4 19216, 0, 16;
    %store/vec4 v000001cb55725770_0, 0, 16;
    %pushi/vec4 18975, 0, 16;
    %store/vec4 v000001cb55726170_0, 0, 16;
    %pushi/vec4 20120, 0, 16;
    %store/vec4 v000001cb55725590_0, 0, 16;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001cb55724cd0_0, 0, 5;
    %delay 1000, 0;
    %load/vec4 v000001cb55725b30_0;
    %load/vec4 v000001cb55725590_0;
    %cmp/e;
    %jmp/0xz  T_8.0, 4;
    %vpi_call/w 3 43 "$display", "\342\234\205 Test 1 OK: 14.125 + 12.24 = 26.375 => %b (esperado %b)", v000001cb55725b30_0, v000001cb55725590_0 {0 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 45 "$display", "\342\235\214 Test 1 FAIL: 14.125 + 12.24 => %b (esperado %b)", v000001cb55725b30_0, v000001cb55725590_0 {0 0 0};
T_8.1 ;
    %load/vec4 v000001cb557256d0_0;
    %load/vec4 v000001cb55724cd0_0;
    %cmp/e;
    %jmp/0xz  T_8.2, 4;
    %vpi_call/w 3 48 "$display", "   \342\234\205 Flags OK: %b\012", v000001cb557256d0_0 {0 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 50 "$display", "   \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001cb557256d0_0, v000001cb55724cd0_0 {0 0 0};
T_8.3 ;
    %pushi/vec4 18975, 0, 16;
    %store/vec4 v000001cb55725770_0, 0, 16;
    %pushi/vec4 19216, 0, 16;
    %store/vec4 v000001cb55726170_0, 0, 16;
    %pushi/vec4 20120, 0, 16;
    %store/vec4 v000001cb55725590_0, 0, 16;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001cb55724cd0_0, 0, 5;
    %delay 1000, 0;
    %load/vec4 v000001cb55725b30_0;
    %load/vec4 v000001cb55725590_0;
    %cmp/e;
    %jmp/0xz  T_8.4, 4;
    %vpi_call/w 3 63 "$display", "\342\234\205 Test 2 OK: 12.24 + 14.125 = 26.375 => %b (esperado %b)", v000001cb55725b30_0, v000001cb55725590_0 {0 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call/w 3 65 "$display", "\342\235\214 Test 2 FAIL: 12.24 + 14.125 => %b (esperado %b)", v000001cb55725b30_0, v000001cb55725590_0 {0 0 0};
T_8.5 ;
    %load/vec4 v000001cb557256d0_0;
    %load/vec4 v000001cb55724cd0_0;
    %cmp/e;
    %jmp/0xz  T_8.6, 4;
    %vpi_call/w 3 68 "$display", "   \342\234\205 Flags OK: %b\012", v000001cb557256d0_0 {0 0 0};
    %jmp T_8.7;
T_8.6 ;
    %vpi_call/w 3 70 "$display", "   \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001cb557256d0_0, v000001cb55724cd0_0 {0 0 0};
T_8.7 ;
    %vpi_call/w 3 72 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "sim_1\new\tb_alu_sum_16.v";
    "sources_1\new\alu.v";
    "sources_1\new\SumaResta.v";
    "sources_1\new\RoundNearestEven.v";
    "sources_1\new\Division.v";
    "sources_1\new\flags_operations.v";
    "sources_1\new\Multiplicacion.v";
    "sources_1\new\fp16_special_cases.v";
