CACHE_ERROR CSR reported an error:
  paddr 0x080000f00
  report to bus error unit
  data
  load
It should not happen in normal execution flow
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_multi_read,                34567
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_reset_u,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: access,                19694
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rr_bank_conflict_0_1,                  473
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_write_blocks_read,                  261
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: hit,                 7892
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict_0,                   42
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: reset_timeout,                    5
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_final_provided_at_pred,                  165
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_0,                 1724
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode: utilization,               171505
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_ftq_not_valid,               168418
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_final_provided_at_commit,                  128
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: access0,                 2157
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lxsx,                   12
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_0,                44711
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_backend_redirect,                 1440
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: utilization,               453164
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode: waitInstr,                49240
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict_1,                   69
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_wb_redirect,                  627
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: deq_dispatch_bypass_0,                 4197
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode: stall_cycle,                26722
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.fuInReady_buffer: num_valid_0_1,               274384
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.superPage_itlb_sp_storage_fa: access,                50778
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.fuInReady_buffer: num_valid_1_2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_1,                 2164
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: deq_dispatch_bypass_1,                10455
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend: FrontendBubble,               354851
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.superPage_itlb_sp_storage_fa: hit,                   23
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.fuInReady_buffer: num_valid_2_3,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_1,                51175
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_0_1,               183197
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_bpu_f1_flush,                   76
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lysx,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: access1,                 2145
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: deq_select_0,                  669
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_access_total,                95886
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_provided_not_used_at_pred,                    4
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.superPage_itlb_sp_storage_fa: access0,                   23
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.fuInReady_buffer: num_valid_3_4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.superPage_itlb_sp_storage_fa: access1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.fuInReady_buffer: aver_num_valid,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.superPage_itlb_sp_storage_fa: refill0,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_bpu_f0_flush,                 9461
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_1_2,                10869
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: deq_select_1,                 1645
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: deq_dispatch_bypass_0,                 7498
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_override_0,                 5271
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: deq_oldest,                 2617
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_2_3,                11394
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: access2,                 1985
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: deq_select_0,                  188
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fdivSqrt: in_valid,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.superPage_itlb_sp_storage_fa: refill1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fdivSqrt: in_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: access,                50778
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fdivSqrt: out_valid,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: hit,                31307
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fdivSqrt: out_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: deq_oldest_override_select_0,                 2617
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_icache_not_resp,                43456
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: access3,                 2063
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_line,                 4927
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_provided_not_used_at_commit,                    4
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: access0,                 9564
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: deq_oldest,                 2319
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_ibuffer_not_ready,                 7577
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_same_as_selected_0,                  275
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_write,                 9916
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_alt_provider_as_final_pred_at_pred,                    4
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: refill0,                  479
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_jalFault,                  478
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: deq_oldest_override_select_0,                 2319
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.fpFreeList: utilization,              8466489
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_alt_provider_as_final_pred_at_commit,                    4
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: allocate_fire_0,                10248
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: allocate_fire_0,                14623
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_fake_rr_bank_conflict_0_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_alt_provider_not_used_at_pred,                  232
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: allocate_valid_0,                10248
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: access1,                 7831
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: fake_tag_read_conflict,                95886
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: access2,                 7892
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: allocate_valid_0,                14623
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_same_as_selected_1,                 5170
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: refill1,                  475
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: num_loads,                95886
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: access3,                 7324
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: access_early_replace,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: refill0,                  798
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: srcState_ready_0,               480608
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: srcState_ready_0,               256821
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.fpFreeList: allocation_blocked,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0.wrbypass: wrbypass_hit,                  101
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: deq_fire_0,                 9940
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_retFault,                  216
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: allocate_fire_1,                 5247
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_3_4,                10722
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: deq_valid_0,                 9940
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0.wrbypass: wrbypass_miss,                   57
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lxsy,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_alt_provider_not_used_at_commit,                  181
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_4_5,                11481
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: select_0,                 7831
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_targetFault,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lysy,                    7
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.fpFreeList: can_alloc_wrong,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_5_6,                11413
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: in,               120760
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_should_strict,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1.wrbypass: wrbypass_hit,                   21
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_final_provided_at_pred,                   40
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: issue_0,                 7782
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: refill1,                  800
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_notCFIFault,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_strict_failed,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: utilization,               184550
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1.wrbypass: wrbypass_miss,                   35
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: refill2,                  813
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_incalidTakenFault,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: waitInstr,                63977
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_0_0,                 1737
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: allocate_valid_1,                 5247
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: refill2,                  478
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.normalPage_itlb_np_storage_fa: refill3,                  820
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req,                28650
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_dispatch,                35436
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_6_7,                 9625
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.superPage_sttlb_sp_storage_fa: refill3,                  495
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0: ittage_table_bank_conflict,                   75
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_miss,                  238
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_fp,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intDispatch: in_valid,                56159
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_final_provided_at_commit,                   30
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: access,                26971
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_0,                28650
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0: ittage_table_updates,                  158
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_int,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intDispatch: in_fire,                52839
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_0_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: hit,                17711
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_1,                14394
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0: ittage_table_hits,                 2402
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_provided_not_used_at_pred,                    5
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_walk,                  391
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_7_8,                 6746
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: select_1,                 1640
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1: ittage_table_bank_conflict,                   28
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: srcState_ready_1,               261521
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: recovery_bubbles,                  722
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_8_9,                 7474
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intDispatch: out_valid,                53316
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1: ittage_table_updates,                   56
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: issue_1,                 1627
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: deq_fire_0,                 7431
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intDispatch: out_fire,                52839
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_provided_not_used_at_commit,                    5
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_1_0,                  538
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1: ittage_table_hits,                  908
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: deq_valid_0,                 7431
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_req,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: move_instr_count,                11745
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_1_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2: ittage_table_bank_conflict,                   28
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: deq_fire_1,                12029
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_override_0,                10294
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_0_hit,                14375
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_9_10,                 3445
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_alt_provider_as_final_pred_at_pred,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: fused_lui_load_instr_count,                  366
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: select_2,                  424
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_release,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_req,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_probe_resp,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_10_11,                 3505
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_same_as_selected_0,                  917
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: deq_valid_1,                12029
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: access0,                 4795
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_1_hit,                14239
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2: ittage_table_updates,                   47
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_11_12,                 1580
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_probe_ttob_fix,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: penalty_blocked_by_channel_C,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_alt_provider_as_final_pred_at_commit,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: access1,                 4613
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.fpBusyTable: busy_count,               298454
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: frontendFlush,                  627
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_12_13,                 2269
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2: ittage_table_hits,                  149
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: issue_2,                  421
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: access2,                 4686
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_alt_provider_not_used_at_pred,                   11
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: only_0_hit,                14180
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_2_0,                  118
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_alt_provider_not_used_at_commit,                   11
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3: ittage_table_bank_conflict,                    7
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: only_0_miss,                   65
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: penalty_waiting_for_channel_D,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_req,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_release,                  264
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_req,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_same_as_selected_1,                 9980
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_2_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_final_provided_at_pred,                   27
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_hit_1,                14219
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3: ittage_table_updates,                   22
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_probe_resp,                    9
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_probe_ttob_fix,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpBusyTable: busy_count,               298454
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: select_3,                   85
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_final_provided_at_commit,                   25
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_miss_1,                   91
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3: ittage_table_hits,                  126
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: penalty_blocked_by_channel_C,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_req,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: penalty_waiting_for_channel_D,                 3099
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_req,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_release,                  929
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_probe_resp,                    5
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_req,                   20
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_probe_ttob_fix,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: issue_3,                   85
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_hit_1,                   20
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_provided_not_used_at_pred,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4: ittage_table_bank_conflict,                    8
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty,                   41
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: penalty_blocked_by_channel_C,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: penalty_waiting_for_channel_D,                10788
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_miss_1,                   59
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4: ittage_table_updates,                   13
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_13_14,                  417
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_4: ras_s3_recover,                   10
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: access3,                 4987
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_3_0,                   28
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_except_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: dcache_read_bank_conflict,                 1301
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4: ittage_table_hits,                   15
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_14_15,                  222
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_3_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: wpu_pred_fail,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2.wrbypass: wrbypass_hit,                   21
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_4: ras_redirect_recover,                 2066
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_15_16,                   25
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: select_4,                   24
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_req,                51175
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2.wrbypass: wrbypass_miss,                   26
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_0_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: full,                14993
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_s1_kill,                28462
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3.wrbypass: wrbypass_hit,                    5
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: issue_4,                   24
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_except_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3.wrbypass: wrbypass_miss,                   17
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_4_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: refill0,                 1098
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: except_0,                   13
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_provided_not_used_at_commit,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_1_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_hit_way,                23320
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_0_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4.wrbypass: wrbypass_hit,                    5
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_4_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay,                 2114
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_1_2,                 2844
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4.wrbypass: wrbypass_miss,                    8
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: refill1,                 1135
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: exHalf,                11463
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: select_5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_2_3,                 3818
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_read_hits,                13589
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: empty,               183198
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_data_nack,                 1148
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: issue_5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_3_4,                 3539
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_read_misses,                36257
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: flush,                 1440
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_5_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_no_mshr,                  828
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_commit_hits,                14972
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: hungry,               163539
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: refill2,                 1088
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_5_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_commit_misses,                  555
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_conflict,                 1301
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_2,                    7
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_4_5,                 3647
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_hit,                18991
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_2,                    7
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_5_6,                 6361
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: select_6,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_update_req,                15527
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_2_0,                    4
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_6_7,                 4774
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: utilization,                 4753
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_update_ignored,                13918
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_3,                   21
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_7_8,                 2341
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_miss,                 3722
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_alt_provider_not_used_at_pred,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_updated,                 1609
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_4: ras_s3_and_redirect_recover_at_the_same_time,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_8_9,                 1326
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_succeed,                17836
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_alt_provider_not_used_at_commit,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: issue_6,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_access0,                 6296
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_0_1,               269692
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1: from_fp_fire,                 4176
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_final_provided_at_pred,                    8
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_miss_or_conflict,                 4877
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_1_2,                 4631
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_final_provided_at_commit,                    7
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1: from_fp_valid,                 4176
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_2_3,                   61
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_6_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_provided_not_used_at_pred,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1: out_fire,                 4161
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_3_4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: actual_ld_fast_wakeup,                21985
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_6_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: access0,                13194
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_provided_not_used_at_commit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_3,                   19
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: ideal_ld_fast_wakeup,                22074
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_miss0,                  723
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1: out_valid,                 4161
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.superPage_ldtlb_sp_storage_fa: refill3,                 1079
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_4_5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: miss0,                 6268
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: dcache_read_bank_conflict,                  661
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2f: in_valid,                  346
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: select_7,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_5_6,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_alt_provider_not_used_at_pred,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2f: in_fire,                  346
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: issue_7,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: wpu_pred_fail,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_6_7,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_7_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2f: out_valid,                  342
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_access1,                13292
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_alt_provider_not_used_at_commit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_7_8,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_7_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2f: out_fire,                  342
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: access1,                19382
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_req,                44711
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_3_0,                    8
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: redirect_num,                 1440
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_miss1,                 1902
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_8_9,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_s1_kill,                30655
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_final_provided_at_pred,                    6
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: allocate_num,                10135
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_9_10,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_hit_way,                15979
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2i: in_valid,                 3830
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_final_provided_at_commit,                    5
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_0_1,               274384
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay,                  827
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2i: in_fire,                 3830
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: miss1,                 6903
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_provided_not_used_at_pred,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0: full,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_data_nack,                  642
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2i: out_valid,                 3819
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: ptw_resp_count,                 1927
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_10_11,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_no_mshr,                  166
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: ptw_resp_pf_count,                   23
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_failed,                  514
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_11_12,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_conflict,                  661
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2i: out_fire,                 3819
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_hit,                11052
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: full,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.prefetch: l2tlb_prefetch_input_count,                 4524
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_miss,                 3004
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_failed,                  899
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_provided_not_used_at_commit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: exHalf,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.prefetch: l2tlb_prefetch_valid_count,                 4089
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_4,                  222
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.prefetch: l2tlb_prefetch_output_count,                 4088
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_succeed,                10430
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: empty,               269693
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: utilization,               912698
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_override_0,                 5573
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_miss_or_conflict,                 3626
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_4,                  218
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_alt_provider_not_used_at_pred,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_0_1,                75602
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_same_as_selected_0,                 3885
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_alt_provider_not_used_at_commit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access0,                44771
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_1_2,                20433
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: actual_ld_fast_wakeup,                15145
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_4_0,                   81
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_provided_at_pred,                  257
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_2_3,                13253
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: ideal_ld_fast_wakeup,                15180
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_5,                 1486
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_3_4,                19504
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access0,                63406
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_provided_at_commit,                  206
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_same_as_selected_1,                 5543
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_5,                 1458
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_4_5,                74187
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_provider_at_pred,                  246
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss0,                24166
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_5_0,                  291
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_0,                  687
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss0,                 6872
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_provider_at_commit,                  195
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_6,                 5046
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_0,                  687
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access1,                37235
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_5_6,                12250
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_altpred_at_pred,                   11
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss1,                 9995
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access1,                51231
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: in,                 4692
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_altpred_at_commit,                   11
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_1,                  173
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_access2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: out,                 4692
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_1,                  173
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_6,                 5013
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_6_7,                21482
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: out_try,                 4753
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_2,                  342
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_7_8,                11032
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss1,                22650
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_ht_as_altpred_at_pred,                    6
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_2,                  342
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_8_9,                10573
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_miss2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_6_0,                 1123
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_ht_as_altpred_at_commit,                    6
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_3,                 1820
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_9_10,                 6953
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: ptw_resp_count,                 4400
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_7,                 7615
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: fake_block,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access3,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_10_11,                 4857
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_bim_when_no_provider_at_pred,                32753
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_3,                 1820
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss3,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_11_12,                 4258
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli32_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_7,                 7581
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_4,                 1322
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: full,                 4258
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: ptw_resp_pf_count,                  137
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_bim_when_no_provider_at_commit,                  378
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli48_srli48_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_4,                 1322
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: ptw_resp_count,                 3232
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_7_0,                 2221
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slliw16_srliw16_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: exHalf,                37673
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_bim_as_alt_provider_at_pred,                    5
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: ptw_resp_pf_count,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: empty,                75602
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_bim_as_alt_provider_at_commit,                    5
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: tlb_req_count,                 4587
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli1_add_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmioCycle,                   40
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_0_1,               270139
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: tlb_req_count_filtered,                 3233
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_8,                 4012
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmioCnt,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: ptw_req_count,                 3233
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: updated,                  584
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_8,                 3997
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmio_wb_success,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: ptw_req_cycle,                32374
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli2_add_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_8_0,                  522
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_1_2,                 4146
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmio_wb_blocked,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count,                30313
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli3_add_0,                   12
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: tlb_resp_count,                 3232
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: validEntryCnt,               912698
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_0_1,               249791
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_2_3,                   99
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli31_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: ptw_resp_count,                 3232
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_1_2,                24593
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_3_4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli30_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: cmtEntryCnt,                86218
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count,                52038
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_4_5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: inflight_cycle,                37581
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_9,                 1052
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_0_1,               245442
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_0_1,               270148
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: nCmtEntryCnt,               826608
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli29_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_1_2,                28942
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: counter0,               236804
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_1_2,                 4149
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_9,                 1045
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock: ls_rs_deq_count,                82351
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: counter1,                35266
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_2_3,                   87
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli8_andi255_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: counter2,                 2269
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_3_4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_9_0,                  166
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli4_add_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: counter3,                   37
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_4_5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_10,                  116
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: counter4,                    9
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli29_add_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_10,                  116
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_3_1: wrbypass_hit,                   12
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli30_add_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_10_0,                   82
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_req,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_11,                    6
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_3_1: wrbypass_miss,                    5
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli31_add_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_release,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_11,                    6
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access,                26971
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli32_add_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_probe_resp,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_3_1: wrbypass_hit,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit,                10379
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi1_add_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_probe_ttob_fix,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_3_1: wrbypass_miss,                   10
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill0,                  153
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: penalty_blocked_by_channel_C,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_11_0,                    5
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi1_addw_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill1,                  206
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: penalty_waiting_for_channel_D,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_12,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_0.wrbypasses_0: wrbypass_hit,                  528
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi_f00_or_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill2,                  358
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_12,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi127_mulw_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill3,                  580
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_12_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_andi255_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill4,                  207
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_13,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_andi1_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill5,                   57
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_13,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_0.wrbypasses_0: wrbypass_miss,                  167
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_zexth_0,                    6
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill6,                  274
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_13_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_sexth_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_0.wrbypasses_1: wrbypass_hit,                  239
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_14,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill7,                  366
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_logic_andi1_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_0.wrbypasses_1: wrbypass_miss,                    8
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_14,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill8,                  183
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_logic_zexth_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_14_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill9,                  274
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: conflict_fusion_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: select_15,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill10,                  332
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: fused_instr,                  452
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_1.wrbypasses_0: wrbypass_hit,                  451
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_15,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill11,                  306
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: waittable_load_wait,                   45
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_15_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill12,                  407
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: storeset_load_wait,                   36
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_1.wrbypasses_0: wrbypass_miss,                  244
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: redirect_num,                 1440
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill13,                  282
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_1.wrbypasses_1: wrbypass_hit,                  229
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: storeset_load_strict_wait,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill14,                  185
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_1.wrbypasses_1: wrbypass_miss,                   18
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: storeset_store_wait,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: refill15,                  132
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: allocate_num,                19765
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: in,               119718
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit0,                  591
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_0_1,               259497
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit1,                  275
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: empty,               164486
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_1_2,                14887
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_2.wrbypasses_0: wrbypass_hit,                  312
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0: full,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit2,                 1605
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: utilization,               204885
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: do_uarch_drain,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit3,                 1951
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: waitInstr,                85432
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_2.wrbypasses_0: wrbypass_miss,                  383
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: vaddr_match_failed,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_rob,                44821
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit4,                 1009
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_3.wrbypasses_0: wrbypass_hit,                  222
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_int_dq,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit5,                  395
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_3.wrbypasses_0: wrbypass_miss,                  473
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_0_1,                36812
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_fp_dq,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit6,                  861
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_3.wrbypasses_1: wrbypass_hit,                  138
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_ls_dq,                 1306
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_1_2,                87095
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit7,                  525
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_3.wrbypasses_1: wrbypass_miss,                  109
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_2_3,               124265
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit8,                  211
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_3_4,                26212
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit9,                  373
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpDispatch: in_valid,                 4753
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: fall_through_error_to_ifu,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_req_valid,                34672
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: fake_tag_write_intend,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpDispatch: in_fire,                 4692
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit10,                  530
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: in_valid,                  177
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: in_valid,                78124
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit11,                  375
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpDispatch: out_valid,                 4692
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: entry,              2084874
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: in_fire,                  175
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: mainpipe_tag_write,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit12,                  385
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpDispatch: out_fire,                 4692
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_0,              6803490
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: out_valid,                  173
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_req_fire,                17256
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_2: in_valid,                 4753
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: in_fire,                50127
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ftq_stall,               222290
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: out_fire,                  173
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_1,             10215044
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_merge,                 7978
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_2: in_fire,                 4692
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: fma_partial_issue_fire,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_newline,                 9278
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_2: out_valid,                 4692
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit13,                 1929
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: fma_mid_result_in_fire,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: dcache_req_valid,                 8588
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredictRedirect,                 1419
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: out_valid,                69642
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit14,                  507
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_0_1: wrbypass_hit,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward,                  420
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_2,               388889
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: replayRedirect,                   21
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: hit15,                  189
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_0_1: wrbypass_miss,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: out_fire,                69642
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_3,               115272
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: predecodeRedirect,                  626
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access0,                 2709
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_0_0: wrbypass_hit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_2: out_fire,                 4692
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: st_rs_not_ready_4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: to_ifu_bubble,               168418
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access1,                 1830
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_0_0: wrbypass_miss,                   14
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intBusyTable: busy_count,              1154724
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_count,                  104
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: dcache_req_fire,                 8367
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access2,                 5286
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: to_ifu_stall,                59377
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_try,                25086
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_idle,               264149
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_count_source0,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: sta_rs_not_ready_4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: from_bpu_real_bubble,                 5400
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_flush,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler: allocate_valid,               122958
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: std_rs_not_ready_4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_replace,                10236
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ifu_bubble,               175004
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_0_1,                90940
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access3,                 6235
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail,                24666
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: st_rs_not_ready_5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_4,                   55
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_1_2,                52286
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access4,                 2589
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler: allocate_fire,               122481
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_cancelled,                21745
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRWrong,                   64
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_2_3,                35684
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access5,                 1231
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler: issue_valid,               132516
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_count_source1,                  102
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_wakeup_mismatch,                 1080
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_3_4,                33093
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_3,                 1011
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access6,                 3476
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_busy,                 4448
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler: issue_fire,               131160
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_4_5,                27861
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_op_not_ld,                  174
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_6,                 4434
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access7,                 4054
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_4,                29535
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_addr_align,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_only_jmp,                  358
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access8,                 1908
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: sta_rs_not_ready_5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_idle,               269937
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_2_1: wrbypass_hit,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_set_mismatch,                 1667
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRRight,                 2758
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: std_rs_not_ready_5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: resp_blocked,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_6_1: wrbypass_hit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_2_1: wrbypass_miss,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_5_6,                11468
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: in_valid,                78124
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry,                 1054
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: ptw_ppn_af,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: evenCanInsert,               230957
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_3_0: wrbypass_hit,                  115
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_4,                   45
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: mem_count,                  107
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_6_7,                 8652
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: oddCanInsert,               227316
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access9,                 2275
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_3_0: wrbypass_miss,                   39
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_2,                 2837
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: mem_cycle,                 4117
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_7_8,                 9270
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: mainpipe_resp_valid,                 8135
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access10,                 2685
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_3_1: wrbypass_hit,                   48
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: mem_blocked,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_8_9,                 1163
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: refill_resp_valid,                  231
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_6_1: wrbypass_miss,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_3_1: wrbypass_miss,                    5
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: successfully_forward_channel_D,                   25
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_9_10,                  845
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: in_valid,                  173
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_5,                 6956
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_0_0: wrbypass_hit,                   31
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_1_1: wrbypass_hit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_10_11,                 1239
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: successfully_forward_mshr,                  114
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: in_fire,                  173
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_0_0: wrbypass_miss,                   15
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_1_1: wrbypass_miss,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_11_12,                  657
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_0,                18513
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward,                   79
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: out_valid,                  173
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpInstr,                23024
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_try,                22980
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_6_1: wrbypass_hit,                   11
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_0,                18513
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access11,                 1847
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: out_fire,                  173
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail,                22901
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_6_1: wrbypass_miss,                    5
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access12,                 2720
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_1,                21666
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: in_fire,                50127
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_6,                 1430
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access13,                 4261
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_2_0: wrbypass_hit,                   13
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_12_13,                  698
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: out_valid,                69642
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_7,                   19
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access14,                 2468
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_8,                 1129
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_2_0: wrbypass_miss,                   13
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_13_14,                  214
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: out_fire,                69642
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.normalPage_ldtlb_np_storage_sa: access15,                 1259
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_2,                  615
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_7_0: wrbypass_hit,                   35
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_14_15,                   17
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: replay_resp_valid,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access,                19694
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_3,                 2874
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_7_0: wrbypass_miss,                   19
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_15_16,                  297
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler: allocate_valid,                 4692
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit,                 2716
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_8,                  237
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_7_1: wrbypass_hit,                   53
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wait_for_src_0,               458479
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_1,                21666
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler: allocate_fire,                 4692
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill0,                   82
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_1,                  406
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_7_1: wrbypass_miss,                    7
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_0_0,                  893
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_8,                    5
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler: issue_valid,                 4353
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_3,                   63
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_2_1: wrbypass_hit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_0_0,                  771
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: st_rs_not_ready_4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler: issue_fire,                 4351
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_3,                   77
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_2_1: wrbypass_miss,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_1_0,                  351
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_cancelled,                20856
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: in_valid,                   25
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_3_0: wrbypass_hit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: coh_timeout,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill1,                   58
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_9,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: sta_rs_not_ready_4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_3_0: wrbypass_miss,                   10
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_8,                  150
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill2,                  227
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_10,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: std_rs_not_ready_4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_1_0,                  303
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_2,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpIRight,                 3249
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_wakeup_mismatch,                 1817
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_2_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill3,                  309
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_8,                 9324
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_2,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: in_fire,                   25
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_req_primary,                   98
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_2,                12132
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill4,                  111
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: out_valid,                   25
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_req_merged,                  256
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_3,                 9253
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpIWrong,                  157
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill5,                   42
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: out_fire,                   25
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use,                 3516
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_op_not_ld,                  114
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.mul: in_valid,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: main_pipe_penalty,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_3_0,                 2377
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_4,                 2914
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.mul: in_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill6,                  111
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_blocked_by_channel_A,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_3,                 9253
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_3_0,                 2128
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.mul: out_valid,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill7,                  172
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_waiting_for_channel_D,                 3334
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_4,                 3819
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_4_0,                 3801
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.mul: out_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill8,                   75
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_11,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_waiting_for_channel_E,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_4_0,                 3196
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_4,                 3819
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill9,                   54
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_12,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_5,                 4992
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_5_0,                 1105
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_5,                 8546
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill10,                  183
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_13,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_addr_align,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_4,                 2483
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_5,                 8546
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill11,                   85
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_14,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: st_rs_not_ready_5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_from_grant_to_refill,                  196
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill12,                  141
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_set_mismatch,                  114
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_6,                16014
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_15,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: soft_prefetch_number,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: successfully_forward_channel_D,                   21
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_6,                16014
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_2,                  130
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill13,                  108
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_0_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_0_1,               215033
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_6_0,                 1679
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_new_br,                   37
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill14,                   70
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: sta_rs_not_ready_5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_1_2,               270462
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_1_2,                43903
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_5,                  178
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: refill15,                   95
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: std_rs_not_ready_5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_16,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_2_3,                12788
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_3,                  149
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit0,                   94
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: successfully_forward_mshr,                  101
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_17,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_3_4,                 2291
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_3,                   90
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit1,                   48
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_2_3,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: utilization,                56159
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_1,                   43
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_7_0,                 3235
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_4_5,                  340
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_3_4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_18,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: in_valid,                10883
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_3,                  157
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_7_0,                  777
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_4_5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: req,                 5692
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit2,                  395
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_8_0,                 6295
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: in_fire,                10376
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_0_1,               229478
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_5_6,                   29
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit3,                  597
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_8_0,                 2287
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: resp,                 5692
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: entryPenalty0,                 8692
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_req,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_9_0,                 3355
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_read_hits,                 8929
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit4,                  160
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_6_7,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: req_blank,                  334
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: in_fire_first_issue,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_1_2,                34042
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_9_0,                 3355
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit5,                   73
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: resp_blank,                   99
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_0_1,               215293
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_19,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wait_for_src_1,                51481
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit6,                  180
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: stall_out,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_1_2,                43595
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: req_blank_ignore_ready,                  336
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_0_1,                  247
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit7,                  180
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_2,                 2812
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_2_3,                12715
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: resp_blank_ignore_ready,                   99
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_0_1,                  208
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit8,                   48
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: entryReq0,                  168
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_7,                   44
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_3_4,                 2474
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2: from_int_fire,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_1_1,                   32
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_9,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_4_5,                  305
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2: from_int_valid,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: from_int_fire,                12029
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_release,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_old_entry,                13919
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_1_1,                   16
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2: out_fire,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: from_int_valid,                12029
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_5_6,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_probe_resp,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_2_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_1,                 2444
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2: out_valid,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_read_misses,                40917
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_6_7,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_probe_ttob_fix,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpCRight,                 2757
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.bku: in_valid,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hits,                 5527
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_2_3,                10580
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_9,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_3_1,                  755
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.bku: in_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_misses,                10000
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_20,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_3_4,                  179
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_1,                  160
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.bku: out_valid,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_21,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_4_5,                  105
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: from_fp_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_2,                  101
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.bku: out_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_22,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: entryPenalty1,                17067
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_1,                   34
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit9,                  109
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_5_6,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_3_1,                  480
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBRight,                14027
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: entryReq1,                  326
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit10,                  199
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_23,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_6_7,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_4_1,                 1396
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_false_hit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_read_hit_pred_miss,                  693
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit11,                  111
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_24,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_7_8,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_4_1,                  924
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBWrong,                 1070
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_0,                  268
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit12,                  129
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_25,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_8_9,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_5_1,                  337
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_5,                 1374
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_0,                  161
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit13,                  366
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_26,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_9_10,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_1,                 2623
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_0,                 5623
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit14,                  164
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_27,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_10_11,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_6_1,                  921
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_always_taken,                   93
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_1,                  324
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: hit15,                   51
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_28,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_11_12,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_6_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_1,                  195
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access0,                  609
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_29,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_12_13,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access1,                  535
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_1,                 4993
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_30,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: stall_dcache,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_5_6,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_13_14,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access2,                 3134
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_2,                  250
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_31,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: addr_spec_success,                14262
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_6_7,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_2.wrbypasses_1: wrbypass_hit,                  183
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_7_1,                  952
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_14_15,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access3,                 5256
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_2,                  156
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.scTables_2.wrbypasses_1: wrbypass_miss,                   64
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_7_1,                  125
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_15_16,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access4,                 1193
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_1,                  888
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_7_8,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_8_1,                 2257
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: addr_spec_failed,                30033
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access5,                  482
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: from_fp_valid,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: addr_spec_success_once,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.std: in_valid,                 7431
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access6,                 1333
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_6,                   49
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: out_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_16_17,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_2,                 3242
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.std: in_fire,                 7431
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: out_valid,                12029
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_17_18,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_hit,                14973
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_8_1,                  701
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.std: out_valid,                 7431
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: in_valid,                50896
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_18_19,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_br_full,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.std: out_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: in_fire,                50896
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: addr_spec_failed_once,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_19_20,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_2,                 4721
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_2,                 6096
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.mou: in_valid,                 7431
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: in_fire_first_issue,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: forward_tlDchannel,                 2934
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_20_30,                    6
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_3,                  319
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_1,                  479
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.mou: in_fire,                 7431
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: tlb_miss,                22437
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: in_valid,                19430
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_30_40,                   54
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_3,                  201
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_1,                 1107
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.mou: out_valid,                 7431
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: tlb_miss_first_issue,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: in_fire,                18576
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_40_50,                   35
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_3,                 4894
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_6,                  234
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: stall_out,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: in_fire_first_issue,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access7,                 1694
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRight,                21797
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_4,                  274
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: in_valid,                44212
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_2,                  848
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_8_9,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access8,                  952
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_1,                 7782
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_4,                  184
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: in_fire,                44212
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_3,                  896
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_9_10,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access9,                  716
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_jalr_target_modified,                  935
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_4,                 5906
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: in_fire_first_issue,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_4,                  917
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_10_11,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access10,                 1660
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpJWrong,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_5,                  338
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: tlb_miss,                23793
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_5,                  859
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_11_12,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access11,                 1017
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_6,                 3850
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: stall_out,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: full,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access12,                 1192
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_2,                 1181
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_5,                  203
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: stall_dcache,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: penalty_blocked_by_channel_C,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: exHalf,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access13,                 1393
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_3,                    6
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_5,                 4772
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: addr_spec_success,                22150
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: penalty_waiting_for_channel_D,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access14,                  875
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_6,                  197
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: addr_spec_failed,                28947
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_9_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_req,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.mou: out_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.normalPage_sttlb_np_storage_sa: access15,                  943
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: addr_spec_success_once,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_9_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.std: in_valid,                12029
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_50_60,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_release,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: tlb_miss_first_issue,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.std: in_fire,                12029
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_0_1,               258849
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_60_70,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_6,                  921
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.std: out_valid,                12029
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: stall_out,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: empty,               229479
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_70_80,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_7,                  819
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.std: out_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_has_br_and_jmp,                   32
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: deq_dispatch_bypass_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: in,                52868
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_8,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.mou: in_valid,                12029
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpWrong,                 1227
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: deq_dispatch_bypass_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_6,                  118
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_9,                  891
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: out,                52839
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.mou: in_fire,                12029
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_7,                27790
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: deq_select_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_6,                 5348
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_10,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: out_try,                56159
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.mou: out_valid,                12029
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpJRight,                 4521
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: deq_oldest,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_7,                  217
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_11,                  603
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: fake_block,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.mou: out_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_5,                 2879
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: deq_oldest_override_select_0,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_7,                  135
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_12,                  434
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: utilization,                99529
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_0_1,               227938
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: fast_blocked_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_7,                 4844
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_0_1,               229050
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_1_2,                27692
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_0_1,               201517
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_8,                  316
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_1_2,                25850
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_2_3,                13669
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_probe_resp,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_1_2,                12903
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_8,                  204
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_3_4,                 2125
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_1_2,                37034
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_probe_ttob_fix,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_2_3,                 2043
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_4_5,                 2402
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_8,                 8022
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_2_3,                17885
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_2,                  514
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: penalty_blocked_by_channel_C,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_5_6,                  477
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_9,                  328
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_3,                   29
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: penalty_waiting_for_channel_D,                   12
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: source_bypass_0_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_6_7,                   81
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_9,                  207
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_7_8,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: allocate_fire_0,                   49
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_2_3,                12041
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_80_90,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_3_4,                  487
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_3_4,                10411
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_8_9,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: allocate_valid_0,                   49
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_9,                 5776
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_4_5,                   75
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_0_1,               212462
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: srcState_ready_0,               480608
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_3_4,                 1576
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_4_5,                 4612
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_1_2,                45368
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: allocate_fire_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_5_6,                   19
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_4_5,                  894
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_2_3,                13417
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_5_6,                 1506
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: allocate_valid_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_6_7,                    4
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_5_6,                  608
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_3_4,                 2766
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_6_7,                  759
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: addr_spec_failed_once,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_req,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_4_5,                  355
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_10,                  329
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_7_8,                  360
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: forward_tlDchannel,                 2621
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_release,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_5_6,                   16
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_10,                  206
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_8_9,                  223
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.fence: in_valid,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_3,                 2890
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_probe_resp,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_10,                 5278
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_9_10,                   30
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpCWrong,                   61
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: srcState_ready_1,               491338
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_probe_ttob_fix,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_7_8,                    4
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_11,                  246
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_10_11,                   47
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: deq_fire_0,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_11,                  167
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_11_12,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_6_7,                  982
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_90_100,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: deq_valid_0,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_11,                 4266
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_12_13,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_7_8,                  390
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: select_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.fence: in_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_3,                   13
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: penalty_blocked_by_channel_C,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_12,                  253
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.fence: out_valid,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_0,                  517
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_12,                  138
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.fence: out_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_12,                 5187
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_13,                  751
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_8_9,                  948
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_13,                  272
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wait_for_src_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_9_10,                  234
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: issue_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_13,                  175
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_0_0,                   53
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_6_7,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_10_11,                  615
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_0_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_13,                 4553
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_7_8,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_11_12,                 1196
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_0_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_8_9,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_14,                  271
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: full,                 1339
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: select_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: blocked_entries,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_1_0,                   31
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryPenalty0,                 8692
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: issue_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_14,                  162
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: scheduled_entries,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: penalty_waiting_for_channel_D,                   37
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_1_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_14,                 5728
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: not_selected_entries,                  730
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_1_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_5,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_15,                  283
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0.statusArray: replayed_entries,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryReq0,                  168
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_2_0,                   67
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_14,                  742
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: select_2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryPenalty1,                17067
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_7,                  964
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_15,                  182
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_15,                  852
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: issue_2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryReq1,                  326
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry,                  555
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_15,                 5198
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_3_0,                   61
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_16,                  769
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_2_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_2,                   37
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_16,                  262
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_17,                  824
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_2_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_16,                  156
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_4_0,                  656
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_0,                   29
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_16,                 5500
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_req,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: exHalf,                 3383
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_0,                   62
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_release,                   63
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_4,                 2793
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_5_0,                  804
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_1,                   21
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_probe_resp,                    5
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: select_3,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_1,                   38
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: issue_3,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_17,                  284
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: empty,               229051
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_6_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_2,                   16
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_3_0,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: in,                50213
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_9,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_3_1,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: out,                50127
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_0_1,               260578
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: out_try,                78124
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_17,                  183
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_18,                  886
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_2,                   49
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_1_2,                12196
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBInstr,                15097
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: select_4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_probe_ttob_fix,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_17,                 6633
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_1,                  522
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: issue_4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_19,                  823
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_18,                  257
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_only_br,                  165
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_4_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_20,                  588
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_2_3,                 1490
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_18,                  155
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_4_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_1,                 9508
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_21,                  851
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_3,                   12
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_3_4,                   62
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_18,                 5405
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: select_5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_7,                 1950
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_22,                  722
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_3,                   37
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_4_5,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_19,                  325
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_8,               227663
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: issue_5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_23,                  922
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_4,                   32
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_5_6,                   12
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_19,                  199
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_5_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_7,                  118
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_24,                  733
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_4,                   32
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_5_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_19,                 5007
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_6,                 1495
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_25,                  590
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_5,                   14
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: select_6,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_20,                  337
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: fake_block,                  143
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_5,                   38
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: penalty_blocked_by_channel_C,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_fire,                 2263
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_6,                   28
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: llptw_in_count,                 6545
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: penalty_waiting_for_channel_D,                  760
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: issue_6,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_20,                  215
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: llptw_in_block,                  389
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: from_int_fire,                 7431
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_6,                   30
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: from_int_valid,                 7431
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_7,                   16
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: from_fp_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_7,                   40
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: from_fp_valid,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.jmp: in_valid,                 9220
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: out_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.jmp: in_fire,                 9220
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: out_valid,                 7431
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.jmp: out_valid,                 9220
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1.alu: in_valid,                21666
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2: in_valid,                56159
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1.alu: in_fire,                21666
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_6_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_PutFullData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_26,                  879
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_6_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_PutFullData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_20,                 5405
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_27,                  967
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: select_7,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_PutPartialData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.jmp: out_fire,                 9220
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.oldestSelection: oldest_override_0,                 2319
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_21,                  307
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_28,                  773
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: issue_7,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_PutPartialData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state0,                   63
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_7_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_ArithmeticData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2: in_fire,                52839
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state1,                 6395
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1.alu: out_valid,                21666
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_7_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: blocked_entries,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2: out_valid,                53316
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: redirect_num,                 1440
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: scheduled_entries,                97215
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2: out_fire,                52839
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.i2f: in_valid,                  687
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.oldestSelection: oldest_override_0,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.i2f: in_fire,                  687
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: allocate_num,                   49
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_29,                  902
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.i2f: out_valid,                  739
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_0_1: wrbypass_hit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_ArithmeticData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_30,                  800
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_0_1,               274384
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.i2f: out_fire,                  687
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_0_1: wrbypass_miss,                    6
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_LogicalData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0: full,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.csr: in_valid,                   33
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state3,                   86
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_1_0: wrbypass_hit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_21,                  188
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_LogicalData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: not_selected_entries,                  190
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.csr: in_fire,                   33
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state4,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_21,                 5620
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_Get_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0.statusArray: replayed_entries,                13075
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.csr: out_valid,                   33
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_22,                  146
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_Get_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_0_1,               201048
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.bt.wrbypass: wrbypass_hit,                 2556
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1.alu: out_fire,                21666
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_Hint_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_22,                   94
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_1_2,                41075
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.csr: out_fire,                   33
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.bt.wrbypass: wrbypass_miss,                 1145
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_0_0: wrbypass_hit,                   51
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_Hint_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_22,                 5291
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_target_diff,                12091
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_AcquireBlock_fire,                 2263
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_23,                  184
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3: from_int_fire,                 9940
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_2_3,                15954
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_AcquireBlock_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_branch_num_diff,                 5110
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3: from_int_valid,                 9940
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_23,                  111
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_AcquirePerm_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3: out_fire,                 9940
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_3_4,                 7357
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_23,                 3886
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_A_channel_AcquirePerm_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3: out_valid,                 9940
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_4_5,                 4828
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_24,                  272
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_31,                  895
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_0_1,               227598
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_1_0: wrbypass_miss,                   18
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_5_6,                  867
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_18_19,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_1_2,                37104
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_0_0: wrbypass_miss,                   34
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_6_7,                  770
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_direction_diff,                11531
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_fire,                 4552
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state6,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_0_1: wrbypass_hit,                   27
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_7_8,                 2140
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_2_3,                 7741
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util0,               181050
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_cfi_idx_diff,                  348
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_8_9,                   76
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_AccessAck_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util0,               267995
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_3_4,                 1026
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_AccessAck_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util0,               187547
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_9_10,                  114
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_24,                  172
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_19_20,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_AccessAckData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_4_5,                  646
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_10_11,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_24,                 5493
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_20_30,                    5
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_AccessAckData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_11_12,                    4
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_25,                  412
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_0_1: wrbypass_miss,                    5
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_32,                  875
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_HintAck_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_12_13,                   44
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_25,                  278
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_fallThroughError,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_1_0: wrbypass_hit,                  132
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_HintAck_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_13_14,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_taken,                11956
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_25,                 5447
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util1,                28276
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_14_15,                  105
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_not_taken,                 1219
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util1,                 6390
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_5_6,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_30_40,                   62
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_Grant_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_26,                  262
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: access,                 9050
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util1,                27647
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_not_hit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wait_for_src_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_6_7,                   74
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_26,                  157
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util2,                40237
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_Grant_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_br_taken,                  192
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_0_0,                  895
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_7_8,                  193
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_26,                 5548
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_GrantData_fire,                 4526
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_jalr_target,                   23
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wait_for_src_0,                57514
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util2,                37425
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_GrantData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_27,                  240
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_others,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_0_0,                   21
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util3,                 9688
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_ReleaseAck_fire,                   26
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect,                13175
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_27,                  148
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit,                   22
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util3,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_0_0,                   21
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_D_channel_ReleaseAck_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect,                  215
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_27,                 5405
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_33,                  483
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util3,                 9124
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_1_0,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s1_not_valid,                11313
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_28,                  323
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util4,                11010
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_1_0,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit,                 3454
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_40_50,                   26
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_28,                  175
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_PutFullData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_2_0,                  639
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit,                 5381
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_PutFullData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_1_0,                  144
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_PutPartialData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit,                 5383
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_1_0: wrbypass_miss,                   48
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_PutPartialData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util4,                 9431
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_28,                 5215
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_2_0,                 1117
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_1_1: wrbypass_hit,                   47
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_ArithmeticData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_2_0,                  639
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_34,                  698
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_ArithmeticData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_29,                  218
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_3_0,                 1296
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_0_1,               221097
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_3_0,                 1917
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_29,                  147
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_70_80,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_3_0,                 1296
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_1_2,                41570
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_29,                 5158
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_4_0,                  309
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_4_0,                  990
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_30,                  292
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_1_1: wrbypass_miss,                    8
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_35,                  832
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_4_0,                  309
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_30,                  171
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_LogicalData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_36,                  668
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wait_for_src_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_5_0,                  169
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_4_0: wrbypass_hit,                  322
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_LogicalData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_30,                 4770
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_0_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_4_0: wrbypass_miss,                   63
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_Get_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_31,                  323
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_6_0,                 1529
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_2_3,                 9422
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_Get_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_7_0: wrbypass_hit,                   45
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_31,                  184
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_1_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_Hint_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_31,                 5176
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_7_0,                 3448
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_Hint_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_37,                  573
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_2_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_0_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_Probe_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_conflict,                  106
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util5,                 2394
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_3_4,                 1045
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_B_channel_Probe_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_7_0: wrbypass_miss,                   27
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_wrbypass_enq_0,                   59
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_4_5,                  626
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_fire,                   30
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit_pre,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_3_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_wrbypass_hit_0,                  186
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_5_6,                  208
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit_pre,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_AccessAck_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_wrbypass_enq_0,                   24
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_6_7,                  145
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit_pre,                  970
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_38,                  815
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_1_2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_AccessAck_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_wrbypass_hit_0,                  196
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_7_8,                  132
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit_pre,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_39,                  728
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_2_3,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_AccessAckData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_8_9,                  139
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit_pre,                  970
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_40,                  865
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_3_4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_8_0,                   42
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_AccessAckData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_9_10,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_access,                 4088
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_41,                  820
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_4_5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_HintAck_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit,                   11
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_42,                  627
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_7_1: wrbypass_hit,                   22
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_HintAck_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_43,                  842
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_0_1,               268133
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_7_1: wrbypass_miss,                    8
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_4_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_1_2,                 5550
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_10_11,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_1_0: wrbypass_hit,                   38
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_wrbypass_enq_0,                   26
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_5_6,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_2_3,                  449
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_11_12,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit,                 3098
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_wrbypass_hit_0,                   93
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_0_1,               271877
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit,                  885
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_12_13,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_1_0: wrbypass_miss,                   16
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_wrbypass_enq_0,                   39
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_Invalid_Opcode_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_1_2,                 2475
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_1_1: wrbypass_hit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_wrbypass_hit_0,                  115
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_Invalid_Opcode_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_44,                  731
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_2_3,                   32
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_1_1: wrbypass_miss,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_ProbeAck_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_wrbypass_enq_0,                   12
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_45,                  765
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_ProbeAck_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_fire,                 1781
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_wrbypass_hit_0,                   37
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util5,                 2112
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_ProbeAckData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_stall,                   16
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util6,                 1730
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_wrbypass_enq_0,                   14
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_ProbeAckData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_3_4,                  181
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_PutFullData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_wrbypass_hit_0,                  155
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_Release_fire,                   22
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_4_5,                   28
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_PutFullData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_Release_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_wrbypass_enq_0,                   35
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_5_6,                   36
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wait_for_src_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_46,                  872
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_PutPartialData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_wrbypass_hit_0,                  213
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_47,                  916
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_6_7,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit,                  885
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_48,                  898
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_wrbypass_enq_0,                   27
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_ReleaseData_fire,                    8
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit_pre,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_6_7,                    5
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_C_channel_ReleaseData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_wrbypass_hit_0,                   45
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_0_0,                  429
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_E_channel_fire,                 2263
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_7_8,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_wrbypass_enq_1,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_PutPartialData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: blocked_entries,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_wrbypass_hit_1,                   15
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_ArithmeticData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: scheduled_entries,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_wrbypass_enq_1,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_7_8,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_49,                  875
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: not_selected_entries,                   32
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_wrbypass_hit_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_8_9,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.misc.busPMU: l3_bank_0_E_channel_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: replayed_entries,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_wrbypass_enq_1,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_9_10,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_dispatch_bypass_0,                 4587
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_wrbypass_hit_1,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_ArithmeticData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit_pre,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_dispatch_bypass_1,                12721
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_wrbypass_enq_1,                    5
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_50,                  639
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_LogicalData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_select_0,                 3091
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_wrbypass_hit_1,                   48
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_51,                  680
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util6,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_LogicalData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util6,                 1099
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_1_0,                   86
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: deq_dispatch_bypass_0,                 3148
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_10_11,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: blocked_entries,                   51
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit_pre,                  290
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: deq_dispatch_bypass_1,                19280
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_11_12,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_wrbypass_enq_1,                    4
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: scheduled_entries,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_2_0,                  897
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: deq_select_0,                 5241
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_12_13,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_wrbypass_hit_1,                   31
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: not_selected_entries,                  493
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: deq_select_1,                 2632
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_Get_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_wrbypass_enq_1,                    7
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_3_0,                 1783
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: deq_oldest,                10294
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_count,                 6390
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_Get_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_select_1,                 6752
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_cycle,                86838
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: deq_oldest_override_select_0,                10294
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit_pre,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_oldest,                 5573
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_4_0,                   74
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: blocked_in,                  389
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_13_14,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_oldest_override_select_0,                 5573
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: replayed_entries,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_wrbypass_hit_1,                   17
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_14_15,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: fast_blocked_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_0_1,               274384
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_52,                  751
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_wrbypass_enq_1,                    7
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit_pre,                  290
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: fast_blocked_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_53,                  948
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: access_first,                 8935
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_wrbypass_hit_1,                  156
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: source_bypass_0_0,                  999
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_54,                  823
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_5_0,                   17
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit_first,                   11
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_wrbypass_enq_1,                    8
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_55,                  933
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_0_0,                   38
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit_first,                 3454
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_15_16,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_56,                  781
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_1_0,                   52
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_wrbypass_hit_1,                   22
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_57,                  898
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_Hint_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: source_bypass_1_0,                 1972
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_real_updates,                  101
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit_first,                 5375
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: source_bypass_2_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_silent_updates_eliminated,                  160
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_16_17,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_1_2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_Hint_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_6_0,                   91
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_17_18,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: source_bypass_3_0,                 2000
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_AcquireBlock_fire,                 1781
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_real_updates,                  177
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_2_3,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_18_19,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_58,                  563
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_AcquireBlock_stall,                   16
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: source_bypass_4_0,                 3356
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_0_1,                  210
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_19_20,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_AcquirePerm_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: source_bypass_0_1,                 1120
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_1_1,                 1443
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_A_channel_AcquirePerm_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit_first,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: source_bypass_1_1,                 2301
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: allocate_fire_0,                14623
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_7_0,                   79
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_3_4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit_first,                 5376
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_59,                  922
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_20_30,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit_pre_first,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_60,                  790
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_4_5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_silent_updates_eliminated,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_8_0,                  117
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_61,                  884
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_30_40,                   84
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: source_bypass_2_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: allocate_valid_0,                14623
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_62,                  818
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_fire,                 4822
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_0_1,               269922
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_63,                  854
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_real_updates,                   76
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit_pre_first,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_1_2,                 3993
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_AccessAck_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_40_50,                    5
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: srcState_ready_0,               256683
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: source_bypass_3_1,                  638
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit_pre_first,                  965
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_silent_updates_eliminated,                   48
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_50_60,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: load_wait_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit_pre_first,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_AccessAck_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_real_updates,                  150
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_2_3,                  467
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: allocate_fire_1,                 5247
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit_pre_first,                  965
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_AccessAckData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_silent_updates_eliminated,                   39
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: allocate_valid_1,                 5247
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_access_first,                 4088
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_60_70,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_3_4,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: srcState_ready_1,               268198
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit_first,                   11
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_5_6,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_70_80,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: source_bypass_4_1,                  749
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: load_wait_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit_first,                 3098
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_6_7,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_fire_0,                13194
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit_first,                  885
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_real_updates,                   38
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_AccessAckData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_valid_0,                13194
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit_first,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_80_90,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_silent_updates_eliminated,                   23
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: allocate_fire_0,                34325
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_7_8,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_not_first_issue_0,                 6898
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_90_100,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: allocate_valid_0,                34609
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_real_updates,                   94
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: aver_num_valid,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_fire_1,                19384
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_req_primary,                  385
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: srcState_ready_0,               480608
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_valid_1,                19384
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_req_merged,                 1064
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: allocate_fire_1,                 8217
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: deq_not_first_issue_1,                 6090
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: in_valid,                13194
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_silent_updates_eliminated,                   96
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_HintAck_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use,                12755
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: allocate_valid_1,                 8410
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit_first,                  885
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_HintAck_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: in_fire,                13194
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: srcState_ready_1,               491338
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit_pre_first,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_real_updates,                  110
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: in_fire_first_issue,                 6296
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: deq_fire_0,                18513
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit_pre_first,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_0,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_silent_updates_eliminated,                  290
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: addr_spec_success,                13141
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_0,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_real_updates,                   75
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: main_pipe_penalty,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_0_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_silent_updates_eliminated,                   26
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: deq_valid_0,                18513
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_blocked_by_channel_A,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: deq_fire_1,                21666
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_hits,                22162
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit_pre_first,                  290
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_waiting_for_channel_D,                12318
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_update_req,                  261
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit_pre_first,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_1,                  117
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_br_li_0_updated,                   93
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit_pre_first,                  290
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: addr_spec_failed,                   53
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: deq_valid_1,                21666
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_1,                  115
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_br_pi_0_updated,                   75
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: rwHarzad,                  183
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_waiting_for_channel_E,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_0,                  208
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_br_li_1_updated,                    7
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: out_blocked,                  405
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_0,                  208
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex0,                11310
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_br_pi_1_updated,                   25
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_1_0,                   14
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: blocked_entries,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_0_0,                   96
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_Grant_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_2,                  419
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: scheduled_entries,                  322
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_update_req,                  223
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: addr_spec_success_once,                 6287
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex1,                  353
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_Grant_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_2,                  416
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: not_selected_entries,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_from_grant_to_refill,                  770
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: addr_spec_failed_once,                    9
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex2,                 1188
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_GrantData_fire,                 3562
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_2_0,                   36
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: soft_prefetch_number,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex3,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_GrantData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_br_li_0_updated,                   69
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_3,                  738
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_0_1,                   32
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2AccessIndex0,                 8679
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_ReleaseAck_fire,                 1260
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: replayed_entries,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: in_valid,                19384
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_D_channel_ReleaseAck_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_br_pi_0_updated,                   19
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_3,                  734
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_1,                  292
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2AccessIndex1,                 2400
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: in_fire,                19384
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_0_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_3_0,                   86
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2AccessIndex2,                 1168
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: in_fire_first_issue,                13294
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_br_li_1_updated,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_fire,                   20
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_4,                 1692
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2AccessIndex3,                  571
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_1,                  289
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_br_pi_1_updated,                   53
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_4,                 1682
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_1_0,                  223
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_update_req,                  124
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: addr_spec_success,                19294
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_1_2,               259756
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_4_0,                  107
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_br_li_0_updated,                   65
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex0,                  816
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: addr_spec_failed,                   90
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_PutFullData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_br_pi_0_updated,                   52
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_1_1,                   78
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_2_3,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_5,                 7065
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_br_li_1_updated,                    5
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_2,                 1178
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_br_pi_1_updated,                   18
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex1,                  761
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: addr_spec_success_once,                13252
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_5,                 7031
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_update_req,                  189
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex2,                  766
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_2,                 1173
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: addr_spec_failed_once,                   42
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_5_0,                  265
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_PutFullData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_br_li_0_updated,                   83
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_2_0,                  616
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_6,                 7032
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_3_4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex3,                  807
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: in_valid,                13127
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_2_1,                  248
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_6,                 6999
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_br_pi_0_updated,                   55
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_4_5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: in_fire,                13127
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_6_0,                  907
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_br_li_1_updated,                   37
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex4,                  848
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: in_fire_first_issue,                 6242
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_7,                 8407
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_3,                 2016
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_br_pi_1_updated,                   65
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex5,                  758
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: tlb_miss,                 6248
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_5_6,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_7,                 8376
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_update_req,                   61
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex6,                  768
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: tlb_miss_first_issue,                  713
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_PutPartialData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_7_0,                 1793
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_br_li_0_updated,                   24
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex7,                  742
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: in_valid,                19277
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_3,                 2007
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_8,                 5304
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_br_pi_0_updated,                   22
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: in_fire,                19277
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_6_7,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_8,                 5285
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_3_0,                  739
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: in_fire_first_issue,                13200
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_7_8,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_8_0,                  444
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: tlb_miss,                 6873
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_8_9,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_3_1,                  455
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_br_li_1_updated,                   15
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: tlb_miss_first_issue,                 1883
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_9_10,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_4,                 3597
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_9,                 1455
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_0,                 3507
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_10_11,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_br_pi_1_updated,                   17
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_9,                 1446
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex1,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_1,                 6007
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_4,                 3546
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_update_req,                  190
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_9_0,                   34
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex0,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_2,                 5163
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_4_0,                 1628
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_br_li_0_updated,                   56
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_10,                  341
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex1,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_11_12,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_br_pi_0_updated,                   49
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_10,                  341
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex2,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_4_1,                  712
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_12_13,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_br_li_1_updated,                   22
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_PutPartialData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_5,                 5115
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_3,                 7666
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_10_0,                    8
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_br_pi_1_updated,                   29
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_ArithmeticData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_5,                 5059
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_11,                  107
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_update_req,                  400
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_13_14,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex3,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_5_0,                 2545
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_11,                  106
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_br_li_0_updated,                   63
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_4,                 5250
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_14_15,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_5_1,                  689
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_br_pi_0_updated,                   51
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_5,                 2880
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_15_16,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_6,                 7951
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_11_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_6,                 4183
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_16_17,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_6,                 7857
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_br_li_1_updated,                   40
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_7,                 4574
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_17_18,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_6_0,                 3961
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_br_pi_1_updated,                   52
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_12,                   45
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_0,                  119
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_6_1,                  949
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_12,                   45
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2RefillIndex0,                    4
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_ArithmeticData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_1,                   88
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_12_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_update_req,                  101
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_18_19,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_7,                12199
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2RefillIndex1,                    4
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_br_li_0_updated,                   50
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_LogicalData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_2,                  104
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_7,                12102
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_br_pi_0_updated,                   25
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_13,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_LogicalData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_19_20,                   30
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_br_li_1_updated,                   24
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_13,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2RefillIndex2,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_Get_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_20_30,                   19
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_br_pi_1_updated,                   49
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_7_0,                 4382
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_Get_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_3,                   61
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_13_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_7_1,                  848
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_conflict,                   58
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_Hint_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_30_40,                  226
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_14,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_wrbypass_enq_0,                   15
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2RefillIndex3,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_Hint_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_4,                  113
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_14,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_wrbypass_hit_0,                   31
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex0,                  778
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_8,                 5810
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_5,                   94
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_14_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_wrbypass_enq_0,                   16
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex1,                  779
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_40_50,                  102
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_8,                 5735
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: select_15,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_wrbypass_hit_0,                   38
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex2,                  812
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_50_60,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_8_0,                 2423
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex3,                  793
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_6,                  108
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_60_70,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_15,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex4,                  783
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_7,                   86
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex5,                  817
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_8_1,                 1439
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_wrbypass_enq_0,                   13
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_70_80,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_15_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_9,                 1332
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_wrbypass_hit_0,                   13
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_0,                 2488
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_80_90,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: redirect_num,                 1440
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_wrbypass_enq_0,                   17
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_1,                 2900
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_90_100,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: allocate_num,                19765
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_wrbypass_hit_0,                   18
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_9,                 1312
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex6,                  809
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_num_0_1,               248248
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_wrbypass_enq_0,                   14
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_Probe_fire,                   20
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: issue_num_1_2,                26136
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_wrbypass_hit_0,                    6
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_2,                 4445
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_9_0,                  848
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.staRS_0: full,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_wrbypass_enq_0,                   17
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_3,                 3445
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex7,                  818
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_9_1,                  378
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_B_channel_Probe_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_wrbypass_hit_0,                   27
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex0,                   48
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: deq_dispatch_bypass_0,                 4295
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_10,                  435
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_fire,                 2547
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_wrbypass_enq_0,                    8
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: deq_dispatch_bypass_1,                18130
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_10,                  430
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_4,                 1630
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_stall,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex1,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: deq_select_0,                  946
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_10_0,                  333
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_5,                 1256
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_wrbypass_hit_0,                   21
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1Refill,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: deq_select_1,                  662
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_10_1,                  185
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_wrbypass_enq_0,                   19
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: deq_oldest,                 5226
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_AccessAck_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_11,                  188
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_wrbypass_hit_0,                   35
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_11,                  188
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: deq_oldest_override_select_0,                 5226
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_AccessAck_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_11_0,                  121
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_wrbypass_enq_1,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2Refill,                   10
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_AccessAckData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_11_1,                   80
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_wrbypass_hit_1,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3Refill,                 6389
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_AccessAckData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_12,                   69
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_wrbypass_enq_1,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: spRefill,                   94
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_HintAck_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_0_0,                  931
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_wrbypass_hit_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1Refill_pre,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_6,                 1856
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_HintAck_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_wrbypass_enq_1,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_7,                 1265
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_12,                   68
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_1_0,                  164
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_wrbypass_hit_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_0,                  122
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2Refill_pre,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_2_0,                  920
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_wrbypass_enq_1,                    5
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_Invalid_Opcode_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3Refill_pre,                 3030
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_3_0,                 1768
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_wrbypass_hit_1,                   12
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_12_0,                   55
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_Invalid_Opcode_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_0_1,                  973
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_wrbypass_enq_1,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_12_1,                   35
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_ProbeAck_fire,                   13
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_1_1,                 1742
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_wrbypass_hit_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: spRefill_pre,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_13,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_ProbeAck_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_13,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_wrbypass_enq_1,                    8
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_ProbeAckData_fire,                   14
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_2_1,                  149
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_ProbeAckData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_13_0,                    9
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_wrbypass_hit_1,                   28
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_1,                   91
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_3_1,                  243
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_13_1,                   21
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_wrbypass_enq_1,                    5
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_2,                  100
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: allocate_fire_0,                24169
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_wrbypass_hit_1,                   11
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_3,                   73
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_Release_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: allocate_valid_0,                24169
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_wrbypass_enq_1,                    7
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_4,                   92
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_14,                   59
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_wrbypass_hit_1,                   53
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_5,                   84
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: srcState_ready_0,               229664
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_14,                   59
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_real_updates,                   38
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_Release_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: load_wait_0,                   19
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_6,                   85
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_silent_updates_eliminated,                   10
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_14_0,                   33
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_7,                   92
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_real_updates,                   47
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: allocate_fire_1,                 5733
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_14_1,                    6
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_ReleaseData_fire,                 2520
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_silent_updates_eliminated,                   10
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: allocate_valid_1,                 5733
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: select_15,                  100
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: icache_bubble_s2_miss,                22998
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_real_updates,                   22
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: srcState_ready_1,               249612
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_15,                  100
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_C_channel_ReleaseData_stall,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_18_19,                   27
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_silent_updates_eliminated,                    6
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: icache_bubble_s0_tlb_miss,                 2013
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_19_20,                   11
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: load_wait_1,                   17
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_real_updates,                   42
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_E_channel_fire,                 1781
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_count0,                 3233
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: deq_fire_0,                10380
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_silent_updates_eliminated,                   10
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_15_0,                   68
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_20_30,                    7
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_blocked_count_0,                   36
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: deq_valid_0,                10883
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_real_updates,                   21
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_15_1,                   13
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0_E_channel_stall,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_30_40,                  295
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: deq_fire_1,                18577
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_silent_updates_eliminated,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: redirect_num,                 1440
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_fire,                  494
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_40_50,                   15
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: deq_valid_1,                19430
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_real_updates,                   61
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: allocate_num,                42159
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_count1,                 5692
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_50_60,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_0,                   34
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_silent_updates_eliminated,                   19
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_blocked_count_1,                  149
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_0,                   32
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_num_0_1,               239357
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_stall,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_real_updates,                   31
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_blocked_by_mq,                   37
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_0_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_60_70,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_silent_updates_eliminated,                   14
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: issue_num_1_2,                35027
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_PutFullData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_1,                   47
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util0,               184195
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_real_updates,                   98
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.aluRS_0: full,                  272
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_PutFullData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util1,                30831
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_1,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_silent_updates_eliminated,                   14
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_70_80,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util2,                37923
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_1_0,                    9
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_hits,                 7148
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_80_90,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util3,                 9010
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_2,                  145
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_update_req,                   48
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_90_100,                    4
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_PutPartialData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_2,                  141
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_br_li_0_updated,                   30
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_0_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_PutPartialData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_2_0,                   47
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_1_2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_br_pi_0_updated,                    6
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util4,                 9508
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_3,                  351
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_ArithmeticData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_2_3,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_br_li_1_updated,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_3,                  327
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_ArithmeticData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_3_4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_br_pi_1_updated,                   26
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_3_0,                  131
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_LogicalData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_4_5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_update_req,                   57
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_4,                  676
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_LogicalData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_5_6,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_br_li_0_updated,                   37
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_4,                  640
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util5,                 1936
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_6_7,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_br_pi_0_updated,                    9
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_4_0,                  270
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util6,                  982
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_Get_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_5,                 1504
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_br_li_1_updated,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_7_8,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_5,                 1472
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_br_pi_1_updated,                   31
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_Get_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_8_9,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_5_0,                  825
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_update_req,                   28
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_Hint_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_9_10,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_6,                 7007
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util7,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_br_li_0_updated,                   20
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_Hint_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_br_pi_0_updated,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_6,                 6776
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_cycle,                90190
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_AcquireBlock_fire,                  494
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_br_li_1_updated,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_6_0,                 2467
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_AcquireBlock_stall,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_10_11,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_br_pi_1_updated,                   19
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_7,                14166
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_AcquirePerm_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_11_12,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_update_req,                   52
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_A_channel_AcquirePerm_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_12_13,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_7,                13952
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_br_li_0_updated,                   32
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_fire,                 1139
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_13_14,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_7_0,                 4257
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_br_pi_0_updated,                   23
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_14_15,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_8,                 4195
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_br_li_1_updated,                    9
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_AccessAck_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_15_16,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_8,                 4134
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_br_pi_1_updated,                   18
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_count,                 6497
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_AccessAck_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_8_0,                 1058
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_update_req,                   21
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_16_17,                   30
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_AccessAckData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_9,                 1442
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_br_li_0_updated,                   20
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_17_18,                   11
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_AccessAckData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_9,                 1377
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_br_pi_0_updated,                   17
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: llptw_ppn_af0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_18_19,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_9_0,                   72
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_br_li_1_updated,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_HintAck_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_19_20,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_10,                   73
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_br_pi_1_updated,                    4
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_HintAck_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_20_30,                    5
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_10,                   65
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_update_req,                   80
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: access_fault0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_10_0,                   10
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_br_li_0_updated,                   39
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: llptw_ppn_af1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_11,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_30_40,                  322
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_br_pi_0_updated,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: access_fault1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_br_li_1_updated,                   20
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_11,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_40_50,                    8
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_br_pi_1_updated,                   13
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_11_0,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_Grant_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_50_60,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_update_req,                   45
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_12,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_Grant_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.prefEntries_0: PrefetchEntryReq2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_br_li_0_updated,                   20
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_12,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_GrantData_fire,                  988
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.prefEntries_1: PrefetchEntryReq2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_br_pi_0_updated,                   24
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_12_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_GrantData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_2_0: wrbypass_hit,                   76
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_13,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_br_li_1_updated,                   11
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_ReleaseAck_fire,                  151
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_13,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_br_pi_1_updated,                    7
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_2_0: wrbypass_miss,                   19
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_60_70,                    4
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_13_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_update_req,                  112
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_D_channel_ReleaseAck_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_2_1: wrbypass_hit,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_14,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_70_80,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_br_li_0_updated,                   40
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_2_1: wrbypass_miss,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_br_pi_0_updated,                   55
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_14,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_fire,                   11
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_3_0: wrbypass_hit,                  132
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_br_li_1_updated,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_14_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_3_0: wrbypass_miss,                   40
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_br_pi_1_updated,                   31
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: select_15,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_PutFullData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_4_1: wrbypass_hit,                  261
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_pred,                 3534
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_15,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_PutFullData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_4_1: wrbypass_miss,                   22
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_alt_correct,                 3074
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_15_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_80_90,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_5_0: wrbypass_hit,                   31
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_alt_wrong,                  460
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: redirect_num,                 1440
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_PutPartialData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_5_0: wrbypass_miss,                   22
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: allocate_num,                29628
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_alt_differs,                  500
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_PutPartialData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_5_1: wrbypass_hit,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_0_1,               249791
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_on_na_ctr_updated,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_90_100,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_5_1: wrbypass_miss,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_1_2,                24593
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_on_na_ctr_inc,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_ArithmeticData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_6_0: wrbypass_hit,                   89
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.loadRS_0: full,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_on_na_ctr_dec,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_0_1,               273762
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_6_0: wrbypass_miss,                   17
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_ArithmeticData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_na,                  397
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_7_0: wrbypass_hit,                  267
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_LogicalData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_1_2,                  622
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_7_0: wrbypass_miss,                   33
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_na_correct,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_override_0,                 2617
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0: from_fp_fire,                  175
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_pred_1_way_hit,                21360
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0.alu: in_valid,                18513
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_na_wrong,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_7_1: wrbypass_hit,                   40
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0: from_fp_valid,                  177
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_same_as_selected_0,                 1198
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_update_1_way_hit,                   10
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_on_na,                  446
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_2_3,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0: out_fire,                  173
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0.alu: in_fire,                18513
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_pred_2_way_hit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_update_allocate_failure,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_LogicalData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0: out_valid,                  173
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_update_2_way_hit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0.alu: out_valid,                18513
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_update_allocate_success,                  588
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_Get_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0.alu: out_fire,                18513
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_pred_3_way_hit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_mispred,                  650
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_3_1: wrbypass_hit,                   29
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_same_as_selected_1,                 2615
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_reset_u,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: issue_count_0,                  175
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_3_1: wrbypass_miss,                    4
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: issue_count_1,                 4176
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_Get_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_7_1: wrbypass_miss,                    8
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_2_0: wrbypass_hit,                   93
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: writeback_count_0_1,               270051
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_update_3_way_hit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_Hint_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: writeback_count_1_2,                 4333
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_2_0: wrbypass_miss,                   26
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_Hint_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_1,                   32
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_pred_4_way_hit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_0_1: wrbypass_hit,                   15
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_5_0: wrbypass_hit,                  155
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_Probe_fire,                   11
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_0_1: wrbypass_miss,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_5_0: wrbypass_miss,                   14
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_update_4_way_hit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_2,                   77
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_5_1: wrbypass_hit,                   17
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way0,                  351
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_3,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_5_1: wrbypass_miss,                    7
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_B_channel_Probe_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_3,                  111
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wait_for_src_0,                  119
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_6_0: wrbypass_hit,                  213
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_fire,                  313
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_0_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_6_0: wrbypass_miss,                   35
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_1_0: wrbypass_hit,                  196
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_4,                  366
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way0_has_empty,                  332
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_6_1: wrbypass_hit,                  156
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_AccessAck_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_pred,                  500
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_6_1: wrbypass_miss,                    7
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_1_0: wrbypass_miss,                   24
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_1_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_alt_correct,                  327
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_6_0: wrbypass_hit,                   21
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_hit_way0,                14930
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_alt_wrong,                  173
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_3_0: wrbypass_hit,                   18
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_6_0: wrbypass_miss,                    8
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_2_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_alt_differs,                  273
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way1,                  152
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_AccessAck_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_1_1: wrbypass_hit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_3_0: wrbypass_miss,                   17
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_on_na_ctr_updated,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_AccessAckData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_1_1: wrbypass_miss,                    8
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way1_has_empty,                  145
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_on_na_ctr_inc,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_AccessAckData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_2_0: wrbypass_hit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_on_na_ctr_dec,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_HintAck_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_2_0: wrbypass_miss,                   16
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_4_0: wrbypass_hit,                    6
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_na,                  135
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_HintAck_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_4_0: wrbypass_hit,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_4_0: wrbypass_miss,                   14
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_hit_way1,                 5825
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_4_0: wrbypass_miss,                   14
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_na_correct,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_3_0,                   42
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_5_0: wrbypass_hit,                   27
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_4_1: wrbypass_hit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_na_wrong,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_Invalid_Opcode_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way2,                   37
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_4_1: wrbypass_miss,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_3_0,                   40
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_on_na,                  143
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_5_0: wrbypass_miss,                   17
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_5_0: wrbypass_hit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_4_0,                    4
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way2_has_empty,                   36
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_5_1: wrbypass_hit,                   28
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_5_0: wrbypass_miss,                   16
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_update_allocate_failure,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_hit_way2,                  506
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_Invalid_Opcode_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_5_1: wrbypass_hit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_update_allocate_success,                  171
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way3,                    5
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_5_1: wrbypass_miss,                    6
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_ProbeAck_fire,                   11
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_mispred,                  186
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way3_has_empty,                    5
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_6_0: wrbypass_hit,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_ProbeAck_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_reset_u,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_5_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_6_0: wrbypass_miss,                   21
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_ProbeAckData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_5_1: wrbypass_miss,                    8
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_6_1: wrbypass_hit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_ProbeAckData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb: wb_req,                 1282
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_6_1: wrbypass_miss,                    6
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_Release_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_hit_way3,                   33
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_Release_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_7_0: wrbypass_hit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_1,                   13
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wait_for_src_1,                  180
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_ReleaseData_fire,                  302
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_7_0: wrbypass_miss,                   18
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div: in_valid,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_0_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_7_1: wrbypass_hit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_2,                   34
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_C_channel_ReleaseData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_7_1: wrbypass_miss,                    8
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_3,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_E_channel_fire,                  494
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_1_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div: in_fire,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1_E_channel_stall,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_3,                   22
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div: out_valid,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_fire,                 6497
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div: out_fire,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_stall,                   18
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_4,                  102
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div.div: in_valid,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_PutFullData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_write_blocks_read,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_2_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_PutFullData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div.div: in_fire,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_0_provided_at_pred,                16040
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div.div: out_valid,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_3_1,                   38
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_0_provided_at_commit,                 1199
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div.div: out_fire,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_3_1,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_PutPartialData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_1_provided_at_pred,                 9336
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_4_1,                    8
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_PutPartialData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: in_valid,                25919
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_1_provided_at_commit,                 1111
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_4_1,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_ArithmeticData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_2_provided_at_pred,                 1043
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_5_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_ArithmeticData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: in_fire,                25919
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_2_provided_at_commit,                  190
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: in_fire_first_issue,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_3_provided_at_pred,                   41
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_0_1,               274338
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: dcache_miss,                 8190
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_3_provided_at_commit,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_1_2,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_LogicalData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: dcache_miss_first_issue,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_use_bim_at_pred,               247925
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: full_forward,                 2686
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_LogicalData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_use_bim_at_commit,                 3137
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: dcache_miss_full_forward,                  112
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_Get_fire,                 6497
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_use_altpred_at_pred,                 3608
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_Get_stall,                   18
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_2_3,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_use_altpred_at_commit,                  397
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_tlb_miss,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_provided_at_pred,                26460
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_cache,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_provided_at_commit,                 2502
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: stall_out,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_0_provided_at_pred,                 7398
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_from_fetch_forward,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_Hint_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_0_provided_at_commit,                  411
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_Hint_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_1_provided_at_pred,                 5376
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_from_fetch_load_vio,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: blocked_entries,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_AcquireBlock_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_lq,                 5734
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_1_provided_at_commit,                  292
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: scheduled_entries,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_tlb_miss_lq,                 5023
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_2_provided_at_pred,                 2443
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_AcquireBlock_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_sl_vio,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_2_provided_at_commit,                  105
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_AcquirePerm_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_cache_lq,                  666
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: not_selected_entries,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_cache_miss_lq,                 8085
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_3_provided_at_pred,                    8
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_A_channel_AcquirePerm_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: replayed_entries,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: in_valid,                18391
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_3_provided_at_commit,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_fire,                12992
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: in_fire,                18391
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_use_bim_at_pred,               259160
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: in_fire_first_issue,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_use_bim_at_commit,                  365
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_AccessAck_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: dcache_miss,                 7735
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_use_altpred_at_pred,                 2456
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_AccessAck_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: dcache_miss_first_issue,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_use_altpred_at_commit,                  135
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_AccessAckData_fire,                12992
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: full_forward,                 1498
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_provided_at_pred,                15225
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_AccessAckData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: dcache_miss_full_forward,                  120
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_provided_at_commit,                  809
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_HintAck_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_conf_at_pred,                40313
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_HintAck_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_tlb_miss,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_conf_at_commit,                 2502
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_cache,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_unconf_at_pred,                 1372
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: stall_out,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_unconf_at_commit,                  809
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_Grant_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_from_fetch_forward,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_agree_at_pred,                39239
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_Grant_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_from_fetch_load_vio,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_agree_at_commit,                 3073
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_GrantData_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_lq,                 5185
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_disagree_at_pred,                 1074
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_GrantData_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_tlb_miss_lq,                 5152
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_disagree_at_commit,                  238
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_ReleaseAck_fire,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_sl_vio,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_used_at_pred,                41685
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2_D_channel_ReleaseAck_stall,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_cache_lq,                   26
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_used_at_commit,                 3311
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_cache_miss_lq,                 7600
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_update_on_mispred,                  394
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1: from_int_fire,                21666
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_update_on_unconf,                  548
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: uncache_load_write_back,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1: from_int_valid,                21666
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_mispred_but_tage_correct,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: utilization,              1461893
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1: out_fire,                21666
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: sc_correct_and_tage_wrong,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1: out_valid,                21666
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_0_1,                41900
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: req,                 3233
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.uncache: mmio_store,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_1_2,                15734
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0: from_int_fire,                18513
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.uncache: mmio_load,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: resp,                 3232
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0: from_int_valid,                18513
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: req_blank,                   54
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.uncache: mmio_outstanding,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0: out_fire,                18513
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: resp_blank,                    4
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_2_3,                16975
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0: out_valid,                18513
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_3_4,                17929
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: req_blank_ignore_ready,                   54
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: issue_count_0,                18513
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_4_5,                25231
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: resp_blank_ignore_ready,                    4
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: issue_count_1,                21666
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_5_6,                33479
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_0_0: wrbypass_hit,                  186
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_6_7,                22615
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: issue_count_2,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_0_0: wrbypass_miss,                   59
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_7_8,                28884
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: issue_count_3,                 9940
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_4_0: wrbypass_hit,                   37
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_8_9,                11280
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: writeback_count_0_1,               231930
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_9_10,                19995
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_4_0: wrbypass_miss,                   12
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: writeback_count_1_2,                35069
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_10_11,                 9570
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_4_1: wrbypass_hit,                   31
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: writeback_count_2_3,                 7059
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_4_1: wrbypass_miss,                    4
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_11_12,                 9700
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: writeback_count_3_4,                  326
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_2_1: wrbypass_hit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_12_13,                 5630
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req,                 5857
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_2_1: wrbypass_miss,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_13_14,                 9146
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_allocate,                 1781
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_4_1: wrbypass_hit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_14_15,                 2063
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_merge_load,                 4076
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_4_1: wrbypass_miss,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_15_16,                 4253
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_reject_load,                  343
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_conflict,                   27
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full,                 4253
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: probe_blocked_by_miss,                    4
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: exHalf,                60357
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_wrbypass_enq_0,                   14
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: max_inflight,              1088875
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: empty,                41900
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_wrbypass_hit_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: utilization,                63619
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: rollback,                   28
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_wrbypass_enq_0,                   18
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_0_1,               225766
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: mmioCycle,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_wrbypass_hit_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_1_2,                36839
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: mmioCnt,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_wrbypass_enq_0,                   16
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_2_3,                 9233
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: refill,                 3130
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_wrbypass_hit_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_3_4,                 2546
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: writeback_success,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_wrbypass_enq_0,                   10
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: full,                  676
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: writeback_blocked,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_wrbypass_hit_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: exHalf,                 2546
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: utilization_miss,                68923
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_wrbypass_enq_0,                   14
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: empty,               225767
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_wrbypass_hit_0,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_0_1,               225766
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_wrbypass_enq_0,                   16
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_1_2,                36839
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_wrbypass_hit_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_2_3,                 9233
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_0_1,               191564
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_wrbypass_enq_0,                   21
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_3_4,                 2546
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_1_2,                13353
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_wrbypass_hit_0,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: interrupt_num,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_dispatch_bypass_0,                  400
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_2_3,                24805
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_wrbypass_enq_0,                   18
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: exception_num,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_select_0,                  781
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_wrbypass_hit_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_3_4,                15810
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: flush_pipe_num,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_oldest,                 3005
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_wrbypass_enq_1,                    6
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_4_5,                 9434
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: replay_inst_num,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_5_6,                13508
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_wrbypass_hit_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_oldest_override_select_0,                 3005
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_idle_to_idle,               267621
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_wrbypass_enq_1,                    8
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_6_7,                 5910
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_0_0,                  155
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_idle_to_walk,                 1365
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_wrbypass_hit_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: allocate_fire_0,                 4516
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_walk_to_idle,                 1365
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_wrbypass_enq_1,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: allocate_valid_0,                 4516
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wait_for_src_0,                86137
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_walk_to_walk,                 4034
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_wrbypass_hit_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: srcState_ready_0,               808585
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_0_0,                  138
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: clock_cycle,               274385
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_wrbypass_enq_1,                   10
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_fire_0,                 4176
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_0_0,                  138
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: utilization,              5603524
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_valid_0,                 4176
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_wrbypass_hit_1,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_0_1,                23560
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_1_0,                  139
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_0,                 1630
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_wrbypass_enq_1,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_1_2,                 2402
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_wrbypass_hit_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_2_0,                 1617
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_0,                 1630
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_2_3,                 3680
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_wrbypass_enq_1,                    6
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_3_4,                 1912
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_2_0,                  874
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_0_0,                 1267
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_wrbypass_hit_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_4_5,                 3281
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_0_1,                  809
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_5_6,                 3289
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_wrbypass_enq_1,                    6
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_1,                 1080
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_6_7,                 4501
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_wrbypass_hit_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_3_0,                  921
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_7_8,                 3536
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_1,                 1079
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_wrbypass_enq_1,                    8
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_8_9,                 4684
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_3_0,                  544
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_1_0,                  613
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_wrbypass_hit_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_4_0,                  321
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_9_10,                 4209
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_real_updates,                   20
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_4_0,                  290
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_1_1,                  909
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_10_11,                 5039
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_silent_updates_eliminated,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wait_for_src_1,                83571
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_2,                  671
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_11_12,                 4650
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_real_updates,                   26
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_0_1,                   16
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_2,                  669
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_silent_updates_eliminated,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_0_1,                   16
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_12_13,                 5274
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_2_0,                  592
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_real_updates,                   19
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_13_14,                 4828
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_1_1,                   16
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_2_1,                  502
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_silent_updates_eliminated,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_14_15,                 6192
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_real_updates,                   21
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_2_1,                 1498
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_3,                  407
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_15_16,                 5335
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_2_1,                  952
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_silent_updates_eliminated,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_3,                  403
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_3_1,                  987
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_16_17,                 5165
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_real_updates,                   17
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_3_0,                  255
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_3_1,                  625
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_17_18,                 6104
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_silent_updates_eliminated,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_4_1,                  264
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_3_1,                  416
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_18_19,                 7623
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_real_updates,                   22
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_4_1,                  148
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_4,                  286
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_19_20,                 5263
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_silent_updates_eliminated,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_0_1,               270598
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_20_21,                 5460
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_real_updates,                   29
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_1_2,                 2113
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_4,                  284
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_21_22,                 5077
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_2_3,                 1467
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_silent_updates_eliminated,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_4_0,                  296
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_22_23,                 7363
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_3_4,                  203
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_real_updates,                   26
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_4_1,                  178
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_23_24,                 6281
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_4_5,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_silent_updates_eliminated,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_5,                  112
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_hits,                   49
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_24_25,                 6496
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_5,                  111
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_25_26,                10769
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_update_req,                   20
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_5_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_26_27,                 4724
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_br_li_0_updated,                   14
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_5_1,                  111
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_27_28,                 6558
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_br_pi_0_updated,                   13
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_6,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_28_29,                11139
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_br_li_1_updated,                    6
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: not_selected_entries,                 1882
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_6,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_br_pi_1_updated,                    7
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_29_30,                30488
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_6_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_update_req,                   26
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_30_31,                 9145
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_0_1,               271044
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_6_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_br_li_0_updated,                   18
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_1_2,                 3288
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_31_32,                60357
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_7,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_br_pi_0_updated,                   13
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_2_3,                   52
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: full,                62715
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_br_li_1_updated,                    8
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_7,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: exHalf,               182847
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_7_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_br_pi_1_updated,                   13
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: empty,                23560
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_7_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_update_req,                   19
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitUop,                99987
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: redirect_num,                 1440
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_br_li_0_updated,                   16
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstr,               100002
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: allocate_num,                 4495
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_br_pi_0_updated,                   10
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrMove,                 9993
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_0_1,               274384
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_br_li_1_updated,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_0,                  538
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrMoveElim,                 9993
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: full,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_br_pi_1_updated,                    9
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrFused,                   17
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_dispatch_bypass_0,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_update_req,                   21
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrLoad,                24986
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_select_0,                    4
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_br_li_0_updated,                   10
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrBranch,                23067
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_oldest,                  170
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_br_pi_0_updated,                   14
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrLoadWait,                   36
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_oldest_override_select_0,                  170
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_br_li_1_updated,                   11
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrStore,                17259
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_0,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_partial2_issue_0,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_br_pi_1_updated,                    7
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_0,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: writeback,              3407131
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_update_req,                   17
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_0,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_0,                    6
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_br_li_0_updated,                   15
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: walkInstr,                 9871
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_0,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_br_pi_0_updated,                    6
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: source_bypass_0_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_0,                  126
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_br_li_1_updated,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: walkCycle,                 5399
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_0,                   43
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_br_pi_1_updated,                   11
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond11_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitNormalCycle,                10809
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_1,                 2009
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_update_req,                   22
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond12_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_br_li_0_updated,                   16
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitBranchCycle,                 5411
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_br_pi_0_updated,                   10
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_final_selected_cond2_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_br_li_1_updated,                    6
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitLoadCycle,               156946
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_br_pi_1_updated,                   12
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: allocate_fire_0,                  176
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_1,                   45
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_update_req,                   29
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitStoreCycle,                12528
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: allocate_valid_0,                  176
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_br_li_0_updated,                   23
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: robHeadPC,      214329841444485
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_1,                   29
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: srcState_ready_0,               808585
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_br_pi_0_updated,                   12
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_1,                  106
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_instr_cnt,                 7970
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_br_li_1_updated,                    6
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_fire_0,                  175
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_1,                   72
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_br_pi_1_updated,                   17
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_valid_0,                  177
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_1,                   21
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_update_req,                   26
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_0,                  169
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_1,                   17
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_br_li_0_updated,                   18
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_0,                  169
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_dispatch,                13897
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_br_pi_0_updated,                   17
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_2,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_0,                  148
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_br_li_1_updated,                    8
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_1,                  166
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_br_pi_1_updated,                    9
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_enq_rs,                 9846
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_2,                   22
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_conflict,                  164
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_1,                    6
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_wrbypass_enq_0,                   34
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_select,                59484
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_1,                    6
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_wrbypass_hit_0,                   51
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_0,                    6
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_issue,                 7970
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_wrbypass_enq_0,                   48
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_1,                    6
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_execute,                15940
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_2,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_wrbypass_hit_0,                  132
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_enq_rs_execute,                83394
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_wrbypass_enq_0,                   19
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_wrbypass_hit_0,                   76
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_commit,               240890
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_instr_cnt,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_wrbypass_enq_0,                   40
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_2,                   25
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_dispatch,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_wrbypass_hit_0,                  132
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_enq_rs,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_0_1,               274210
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_wrbypass_enq_0,                   63
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_3,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_1_2,                  174
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_wrbypass_hit_0,                  322
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_select,                  659
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_2_3,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_wrbypass_enq_0,                   22
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_3,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_issue,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_wrbypass_hit_0,                   31
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_execute,                  368
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_wrbypass_enq_0,                   17
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_wrbypass_hit_0,                   89
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_enq_rs_execute,                 1073
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_wrbypass_enq_0,                   33
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_wrbypass_hit_0,                  267
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_commit,                 9036
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_wrbypass_enq_1,                    5
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv_fsqrt_instr_cnt,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: scheduled_entries,                   28
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_wrbypass_hit_1,                   27
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv_fsqrt_latency_dispatch,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: not_selected_entries,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_wrbypass_enq_1,                    8
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv_fsqrt_latency_enq_rs,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_wrbypass_hit_1,                   47
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv_fsqrt_latency_select,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_wrbypass_enq_1,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv_fsqrt_latency_issue,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_wrbypass_hit_1,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv_fsqrt_latency_execute,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_wrbypass_enq_1,                    4
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv_fsqrt_latency_enq_rs_execute,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_wrbypass_hit_1,                   29
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv_fsqrt_latency_commit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_wrbypass_enq_1,                   22
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_instr_cnt,                  664
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_wrbypass_hit_1,                  261
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_wrbypass_enq_1,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_dispatch,                 2598
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_6,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_wrbypass_hit_1,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_6,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_wrbypass_enq_1,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_enq_rs,                  853
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_wrbypass_hit_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_select,                 3724
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_wrbypass_enq_1,                    8
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_issue,                  664
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_wrbypass_hit_1,                   40
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_7,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_real_updates,                   93
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_execute,                 2708
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_7,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_silent_updates_eliminated,                   24
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_enq_rs_execute,                 7096
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_real_updates,                  159
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_silent_updates_eliminated,                   74
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_commit,                15022
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_real_updates,                   58
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: redirect_num,                 1440
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_instr_cnt,                45249
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_silent_updates_eliminated,                   40
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: allocate_num,                  176
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_real_updates,                  102
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_num_0_1,               274384
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_dispatch,                79088
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_silent_updates_eliminated,                   94
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: full,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_real_updates,                  247
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_enq_rs,                35868
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_silent_updates_eliminated,                  376
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_real_updates,                   39
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_select,               501776
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_silent_updates_eliminated,                   17
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_req_primary,                   31
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_real_updates,                   92
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_req_merged,                   56
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_issue,                35256
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_silent_updates_eliminated,                   15
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use,                 1163
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_real_updates,                  139
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_execute,                35256
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: main_pipe_penalty,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_silent_updates_eliminated,                  185
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_blocked_by_channel_A,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_hits,                30370
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_enq_rs_execute,               572288
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_waiting_for_channel_D,                 1070
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_update_req,                  117
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_waiting_for_channel_E,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_br_li_0_updated,                   77
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_commit,              1464063
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_from_grant_to_refill,                   62
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_br_pi_0_updated,                   47
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_instr_cnt,                17259
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: soft_prefetch_number,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_br_li_1_updated,                   16
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_dispatch,                28881
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_0_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_br_pi_1_updated,                   46
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_1_2,               273128
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_enq_rs,                61442
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_update_req,                  233
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_2_3,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_br_li_0_updated,                  121
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_3_4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_select,                85296
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_br_pi_0_updated,                  106
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_4_5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_br_li_1_updated,                   36
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_issue,                17259
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_5_6,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_br_pi_1_updated,                   51
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_6_7,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_update_req,                   98
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_execute,                69098
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_7_8,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_br_li_0_updated,                   55
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_8_9,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_br_pi_0_updated,                   15
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_enq_rs_execute,               171653
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_9_10,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_br_li_1_updated,                    5
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_10_11,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_br_pi_1_updated,                   45
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_commit,               500931
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_11_12,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_update_req,                  196
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_instr_cnt,                   33
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_12_13,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_br_li_0_updated,                   77
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_13_14,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_br_pi_0_updated,                   71
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_dispatch,                  813
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_14_15,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_br_li_1_updated,                   17
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_enq_rs,                   33
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_15_16,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_br_pi_1_updated,                   23
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_select,                   33
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_16_17,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_update_req,                  623
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_issue,                   33
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_17_18,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_br_li_0_updated,                  111
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_execute,                   66
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_br_pi_0_updated,                   74
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_18_19,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_br_li_1_updated,                   64
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_19_20,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_enq_rs_execute,                  132
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_br_pi_1_updated,                  101
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_20_30,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_update_req,                   56
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_commit,                   37
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_30_40,                   16
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_br_li_0_updated,                   35
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_instr_cnt,                24986
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_40_50,                   14
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_br_pi_0_updated,                   14
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_50_60,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_br_li_1_updated,                    4
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_dispatch,                38900
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_60_70,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_br_pi_1_updated,                   25
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_70_80,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_update_req,                  107
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_80_90,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_br_li_0_updated,                   45
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_90_100,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_br_pi_0_updated,                   21
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_br_li_1_updated,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_br_pi_1_updated,                   26
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_update_req,                  324
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_br_li_0_updated,                   89
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_br_pi_0_updated,                   69
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_enq_rs, 18446744073472612846
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_br_li_1_updated,                   36
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_br_pi_1_updated,                   56
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_select,               138902
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: tlb_req_count,                23374
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_issue,                24403
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: tlb_req_count_filtered,                 4691
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: ptw_req_count,                 5692
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: ptw_req_cycle,               125306
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_execute,            237447060
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: tlb_resp_count,                 5691
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: ptw_resp_count,                 5692
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: inflight_cycle,                99354
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_enq_rs_execute,            237610365
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter0,               175031
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter1,                62461
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_commit,               611857
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter2,                24574
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_instr_cnt,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter3,                 9241
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_19_20,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_dispatch,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter4,                 2495
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_enq_rs,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter5,                  460
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_30_40,                   20
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_select,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_40_50,                   10
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter6,                   88
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_issue,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter7,                   23
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_execute,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter8,                   12
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_enq_rs_execute,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_commit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_instr_cnt,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_dispatch,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_0_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_enq_rs,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_1_2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_select,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_2_3,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_issue,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_3_4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.waittable: wait_table_bit_set,               215496
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_execute,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_override_0,                 3005
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_4_5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_enq_rs_execute,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_commit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_5_6,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_override_0,                  170
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_instr_cnt,                 3610
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_6_7,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_dispatch,                 4335
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_7_8,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_8_9,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_enq_rs,                 3670
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_9_10,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_10_11,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_11_12,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_select,               209739
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_12_13,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_13_14,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_issue,                 3610
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_14_15,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_15_16,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_execute,                14289
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_16_17,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_17_18,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_enq_rs_execute,               227638
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_18_19,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_19_20,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_20_30,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_commit,                48201
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_30_40,                   22
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_instr_cnt,                  170
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_40_50,                    8
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_dispatch,                  170
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_50_60,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_60_70,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_enq_rs,                  170
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_70_80,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_80_90,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_select,                 3539
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_90_100,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_req_primary,                 1267
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_issue,                  172
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_req_merged,                 2700
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_execute,                  556
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use,                33466
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: main_pipe_penalty,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_enq_rs_execute,                 4267
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_blocked_by_channel_A,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_waiting_for_channel_D,                36211
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_commit,                 1466
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_waiting_for_channel_E,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_instr_cnt_fma,                   25
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_from_grant_to_refill,                 2534
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_enq_rs_execute_fma,                  409
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: soft_prefetch_number,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_0_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_execute_fma,                  121
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_1_2,               230571
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_instr_cnt,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_2_3,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_dispatch,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_3_4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_enq_rs,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_4_5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_select,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_5_6,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_issue,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_6_7,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_execute,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_7_8,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_enq_rs_execute,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_8_9,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_commit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_9_10,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_instr_cnt,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_10_11,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_dispatch,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_11_12,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_enq_rs,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_12_13,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_select,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_13_14,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_issue,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_14_15,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_execute,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_15_16,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_enq_rs_execute,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_16_17,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_commit,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_17_18,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_18_19,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_19_20,                  316
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_20_30,                   16
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_30_40,                  869
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_40_50,                   50
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_50_60,                    4
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_60_70,                    5
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_70_80,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_80_90,                    4
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_90_100,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_18_19,                  274
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_19_20,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_20_30,                   14
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_30_40,                  728
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_40_50,                   34
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_50_60,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_60_70,                    3
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_70_80,                    1
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_80_90,                    4
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_90_100,                   10
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_0_1,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_1_2,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_2_3,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_3_4,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_4_5,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_5_6,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_6_7,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_7_8,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_8_9,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_9_10,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_10_11,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_11_12,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_12_13,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_13_14,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_14_15,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_15_16,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_16_17,                  316
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_17_18,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_18_19,                    8
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_19_20,                    4
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_20_30,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_30_40,                  915
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_40_50,                    7
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_50_60,                    2
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_60_70,                    7
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_70_80,                    0
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_80_90,                    4
[PERF ][time=              274386] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_90_100,                    0
