 Timing Path to multiplier_inst/inst1/my_reg_reg[6]/D 
  
 Path Start Point : inputA[6] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[6]                                    Rise  0.2000 0.0000 0.0000 0.257203 1.06234 1.31955           1       100      cA            | 
|    multiplier_inst/M[6]                         Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data[6]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg_reg[6]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg_reg[6]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg_reg[6]/CK         DFF_X1        Rise  0.1590 0.0060 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1590 0.1590 | 
| library hold check                       |  0.0160 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0250        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg_reg[7]/D 
  
 Path Start Point : inputA[7] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[7]                                    Rise  0.2000 0.0000 0.0000 0.357508 1.06234 1.41985           1       100      cA            | 
|    multiplier_inst/M[7]                         Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data[7]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg_reg[7]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg_reg[7]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg_reg[7]/CK         DFF_X1        Rise  0.1590 0.0060 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1590 0.1590 | 
| library hold check                       |  0.0160 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0250        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg_reg[8]/D 
  
 Path Start Point : inputA[8] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[8]                                    Rise  0.2000 0.0000 0.0000 0.311353 1.06234 1.37369           1       100      cA            | 
|    multiplier_inst/M[8]                         Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data[8]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg_reg[8]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg_reg[8]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg_reg[8]/CK         DFF_X1        Rise  0.1590 0.0060 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1590 0.1590 | 
| library hold check                       |  0.0160 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0250        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg_reg[9]/D 
  
 Path Start Point : inputA[9] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[9]                                    Rise  0.2000 0.0000 0.0000 0.484669 1.06234 1.54701           1       100      cA            | 
|    multiplier_inst/M[9]                         Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data[9]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg_reg[9]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg_reg[9]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg_reg[9]/CK         DFF_X1        Rise  0.1590 0.0060 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1590 0.1590 | 
| library hold check                       |  0.0160 0.1750 | 
| data required time                       |  0.1750        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0250        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg_reg[10]/D 
  
 Path Start Point : inputA[10] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[10]                                    Rise  0.2000 0.0000 0.0000 0.165587 1.06234 1.22793           1       100      cA            | 
|    multiplier_inst/M[10]                         Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data[10]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg_reg[10]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg_reg[10]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg_reg[10]/CK        DFF_X1        Rise  0.1580 0.0050 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0160 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0260        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg_reg[11]/D 
  
 Path Start Point : inputA[11] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[11]                                    Rise  0.2000 0.0000 0.0000 0.185651 1.06234 1.24799           1       100      cA            | 
|    multiplier_inst/M[11]                         Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data[11]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg_reg[11]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg_reg[11]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg_reg[11]/CK        DFF_X1        Rise  0.1580 0.0050 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0160 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0260        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg_reg[12]/D 
  
 Path Start Point : inputA[12] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[12]                                    Rise  0.2000 0.0000 0.0000 0.177221 1.06234 1.23956           1       100      cA            | 
|    multiplier_inst/M[12]                         Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data[12]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg_reg[12]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg_reg[12]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg_reg[12]/CK        DFF_X1        Rise  0.1580 0.0050 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0160 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0260        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg_reg[13]/D 
  
 Path Start Point : inputA[13] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[13]                                    Rise  0.2000 0.0000 0.0000 0.2575   1.06234 1.31984           1       100      cA            | 
|    multiplier_inst/M[13]                         Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data[13]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg_reg[13]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg_reg[13]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg_reg[13]/CK        DFF_X1        Rise  0.1580 0.0050 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0160 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0260        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg_reg[14]/D 
  
 Path Start Point : inputA[14] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[14]                                    Rise  0.2000 0.0000 0.0000 0.167329 1.06234 1.22967           1       100      cA            | 
|    multiplier_inst/M[14]                         Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data[14]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg_reg[14]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg_reg[14]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg_reg[14]/CK        DFF_X1        Rise  0.1580 0.0050 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0160 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0260        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg_reg[15]/D 
  
 Path Start Point : inputA[15] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[15]                                    Rise  0.2000 0.0000 0.0000 0.154109 1.06234 1.21645           1       100      cA            | 
|    multiplier_inst/M[15]                         Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data[15]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg_reg[15]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg_reg[15]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg_reg[15]/CK        DFF_X1        Rise  0.1580 0.0050 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0160 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0260        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg_reg[16]/D 
  
 Path Start Point : inputA[16] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[16]                                    Rise  0.2000 0.0000 0.0000 0.154109 1.06234 1.21645           1       100      cA            | 
|    multiplier_inst/M[16]                         Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data[16]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg_reg[16]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg_reg[16]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg_reg[16]/CK        DFF_X1        Rise  0.1580 0.0050 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0160 0.1740 | 
| data required time                       |  0.1740        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0260        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg2_reg[24]/D 
  
 Path Start Point : leading1[1] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg2_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    leading1[1]                                    Rise  0.2000 0.0000 0.0000 0.517947 1.06234 1.58029           1       100      cA            | 
|    multiplier_inst/M[24]                          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data[24]           Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg2_reg[24]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg2_reg[24]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg2_reg[24]/CK       DFF_X1        Rise  0.1570 0.0040 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0160 0.1730 | 
| data required time                       |  0.1730        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0270        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg_reg[0]/D 
  
 Path Start Point : inputA[0] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[0]                                    Rise  0.2000 0.0000 0.0000 0.154298 1.06234 1.21664           1       100      cA            | 
|    multiplier_inst/M[0]                         Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data[0]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg_reg[0]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg_reg[0]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg_reg[0]/CK         DFF_X1        Rise  0.1570 0.0040 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0160 0.1730 | 
| data required time                       |  0.1730        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0270        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg_reg[17]/D 
  
 Path Start Point : inputA[17] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[17]                                    Rise  0.2000 0.0000 0.0000 0.173782 1.06234 1.23612           1       100      cA            | 
|    multiplier_inst/M[17]                         Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data[17]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg_reg[17]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg_reg[17]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg_reg[17]/CK        DFF_X1        Rise  0.1570 0.0040 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0160 0.1730 | 
| data required time                       |  0.1730        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0270        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg_reg[18]/D 
  
 Path Start Point : inputA[18] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[18]                                    Rise  0.2000 0.0000 0.0000 0.265712 1.06234 1.32805           1       100      cA            | 
|    multiplier_inst/M[18]                         Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data[18]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg_reg[18]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg_reg[18]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg_reg[18]/CK        DFF_X1        Rise  0.1570 0.0040 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0160 0.1730 | 
| data required time                       |  0.1730        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0270        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg_reg[19]/D 
  
 Path Start Point : inputA[19] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[19]                                    Rise  0.2000 0.0000 0.0000 0.277366 1.06234 1.33971           1       100      cA            | 
|    multiplier_inst/M[19]                         Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data[19]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg_reg[19]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg_reg[19]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg_reg[19]/CK        DFF_X1        Rise  0.1570 0.0040 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0160 0.1730 | 
| data required time                       |  0.1730        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0270        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg_reg[20]/D 
  
 Path Start Point : inputA[20] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[20]                                    Rise  0.2000 0.0000 0.0000 0.379882 1.06234 1.44222           1       100      cA            | 
|    multiplier_inst/M[20]                         Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data[20]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg_reg[20]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg_reg[20]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg_reg[20]/CK        DFF_X1        Rise  0.1570 0.0040 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0160 0.1730 | 
| data required time                       |  0.1730        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0270        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg_reg[21]/D 
  
 Path Start Point : inputA[21] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[21]                                    Rise  0.2000 0.0000 0.0000 0.189448 1.06234 1.25179           1       100      cA            | 
|    multiplier_inst/M[21]                         Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data[21]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg_reg[21]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg_reg[21]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg_reg[21]/CK        DFF_X1        Rise  0.1570 0.0040 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0160 0.1730 | 
| data required time                       |  0.1730        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0270        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg_reg[22]/D 
  
 Path Start Point : inputA[22] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[22]                                    Rise  0.2000 0.0000 0.0000 0.357719 1.06234 1.42006           1       100      cA            | 
|    multiplier_inst/M[22]                         Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data[22]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg_reg[22]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg_reg[22]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg_reg[22]/CK        DFF_X1        Rise  0.1570 0.0040 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0160 0.1730 | 
| data required time                       |  0.1730        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0270        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg2_reg[1]/D 
  
 Path Start Point : inputB[1] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg2_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[1]                                     Rise  0.2000 0.0000 0.0000 0.999298 1.06234 2.06164           1       100      cA            | 
|    multiplier_inst/Q[1]                          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data2[1]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg2_reg[1]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg2_reg[1]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg2_reg[1]/CK        DFF_X1        Rise  0.1570 0.0040 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0160 0.1730 | 
| data required time                       |  0.1730        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0270        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg2_reg[2]/D 
  
 Path Start Point : inputB[2] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg2_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[2]                                     Rise  0.2000 0.0000 0.0000 0.163388 1.06234 1.22573           1       100      cA            | 
|    multiplier_inst/Q[2]                          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data2[2]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg2_reg[2]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg2_reg[2]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg2_reg[2]/CK        DFF_X1        Rise  0.1570 0.0040 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0160 0.1730 | 
| data required time                       |  0.1730        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0270        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg2_reg[3]/D 
  
 Path Start Point : inputB[3] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg2_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[3]                                     Rise  0.2000 0.0000 0.0000 0.65764  1.06234 1.71998           1       100      cA            | 
|    multiplier_inst/Q[3]                          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data2[3]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg2_reg[3]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg2_reg[3]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg2_reg[3]/CK        DFF_X1        Rise  0.1570 0.0040 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0160 0.1730 | 
| data required time                       |  0.1730        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0270        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg2_reg[4]/D 
  
 Path Start Point : inputB[4] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg2_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[4]                                     Rise  0.2000 0.0000 0.0000 0.168234 1.06234 1.23058           1       100      cA            | 
|    multiplier_inst/Q[4]                          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data2[4]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg2_reg[4]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg2_reg[4]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg2_reg[4]/CK        DFF_X1        Rise  0.1570 0.0040 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0160 0.1730 | 
| data required time                       |  0.1730        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0270        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg2_reg[5]/D 
  
 Path Start Point : inputB[5] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg2_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[5]                                     Rise  0.2000 0.0000 0.0000 0.15394  1.06234 1.21628           1       100      cA            | 
|    multiplier_inst/Q[5]                          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data2[5]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg2_reg[5]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg2_reg[5]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg2_reg[5]/CK        DFF_X1        Rise  0.1570 0.0040 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0160 0.1730 | 
| data required time                       |  0.1730        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0270        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg2_reg[0]/D 
  
 Path Start Point : inputB[0] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg2_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[0]                                     Rise  0.2000 0.0000 0.0000 1.06541  1.06234 2.12775           1       100      cA            | 
|    multiplier_inst/Q[0]                          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data2[0]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg2_reg[0]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg2_reg[0]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg2_reg[0]/CK        DFF_X1        Rise  0.1560 0.0030 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1560 0.1560 | 
| library hold check                       |  0.0160 0.1720 | 
| data required time                       |  0.1720        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0280        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg2_reg[8]/D 
  
 Path Start Point : inputB[8] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg2_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[8]                                     Rise  0.2000 0.0000 0.0000 0.623576 1.06234 1.68592           1       100      cA            | 
|    multiplier_inst/Q[8]                          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data2[8]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg2_reg[8]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg2_reg[8]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg2_reg[8]/CK        DFF_X1        Rise  0.1560 0.0030 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1560 0.1560 | 
| library hold check                       |  0.0160 0.1720 | 
| data required time                       |  0.1720        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0280        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg2_reg[23]/D 
  
 Path Start Point : leading1[0] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg2_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    leading1[0]                                    Rise  0.2000 0.0000 0.0000 0.93636  1.06234 1.9987            1       100      cA            | 
|    multiplier_inst/M[23]                          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data[23]           Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg2_reg[23]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg2_reg[23]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg2_reg[23]/CK       DFF_X1        Rise  0.1550 0.0020 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1550 0.1550 | 
| library hold check                       |  0.0160 0.1710 | 
| data required time                       |  0.1710        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0290        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg_reg[1]/D 
  
 Path Start Point : inputA[1] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[1]                                    Rise  0.2000 0.0000 0.0000 0.643549 1.06234 1.70589           1       100      cA            | 
|    multiplier_inst/M[1]                         Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data[1]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg_reg[1]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg_reg[1]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg_reg[1]/CK         DFF_X1        Rise  0.1550 0.0020 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1550 0.1550 | 
| library hold check                       |  0.0160 0.1710 | 
| data required time                       |  0.1710        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0290        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg_reg[2]/D 
  
 Path Start Point : inputA[2] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[2]                                    Rise  0.2000 0.0000 0.0000 0.669401 1.06234 1.73174           1       100      cA            | 
|    multiplier_inst/M[2]                         Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data[2]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg_reg[2]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg_reg[2]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg_reg[2]/CK         DFF_X1        Rise  0.1550 0.0020 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1550 0.1550 | 
| library hold check                       |  0.0160 0.1710 | 
| data required time                       |  0.1710        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0290        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg_reg[3]/D 
  
 Path Start Point : inputA[3] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[3]                                    Rise  0.2000 0.0000 0.0000 0.369602 1.06234 1.43194           1       100      cA            | 
|    multiplier_inst/M[3]                         Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data[3]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg_reg[3]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg_reg[3]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg_reg[3]/CK         DFF_X1        Rise  0.1550 0.0020 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1550 0.1550 | 
| library hold check                       |  0.0160 0.1710 | 
| data required time                       |  0.1710        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0290        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg_reg[4]/D 
  
 Path Start Point : inputA[4] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[4]                                    Rise  0.2000 0.0000 0.0000 0.534732 1.06234 1.59707           1       100      cA            | 
|    multiplier_inst/M[4]                         Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data[4]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg_reg[4]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg_reg[4]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg_reg[4]/CK         DFF_X1        Rise  0.1550 0.0020 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1550 0.1550 | 
| library hold check                       |  0.0160 0.1710 | 
| data required time                       |  0.1710        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0290        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg_reg[5]/D 
  
 Path Start Point : inputA[5] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[5]                                    Rise  0.2000 0.0000 0.0000 0.375394 1.06234 1.43774           1       100      cA            | 
|    multiplier_inst/M[5]                         Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data[5]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg_reg[5]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg_reg[5]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg_reg[5]/CK         DFF_X1        Rise  0.1550 0.0020 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1550 0.1550 | 
| library hold check                       |  0.0160 0.1710 | 
| data required time                       |  0.1710        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0290        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg2_reg[6]/D 
  
 Path Start Point : inputB[6] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg2_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[6]                                     Rise  0.2000 0.0000 0.0000 0.148938 1.06234 1.21128           1       100      cA            | 
|    multiplier_inst/Q[6]                          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data2[6]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg2_reg[6]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg2_reg[6]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg2_reg[6]/CK        DFF_X1        Rise  0.1550 0.0020 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1550 0.1550 | 
| library hold check                       |  0.0160 0.1710 | 
| data required time                       |  0.1710        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0290        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg2_reg[7]/D 
  
 Path Start Point : inputB[7] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg2_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[7]                                     Rise  0.2000 0.0000 0.0000 0.150932 1.06234 1.21327           1       100      cA            | 
|    multiplier_inst/Q[7]                          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data2[7]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg2_reg[7]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg2_reg[7]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg2_reg[7]/CK        DFF_X1        Rise  0.1550 0.0020 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1550 0.1550 | 
| library hold check                       |  0.0160 0.1710 | 
| data required time                       |  0.1710        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0290        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg2_reg[9]/D 
  
 Path Start Point : inputB[9] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg2_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[9]                                     Rise  0.2000 0.0000 0.0000 0.723182 1.06234 1.78552           1       100      cA            | 
|    multiplier_inst/Q[9]                          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data2[9]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg2_reg[9]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg2_reg[9]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg2_reg[9]/CK        DFF_X1        Rise  0.1550 0.0020 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1550 0.1550 | 
| library hold check                       |  0.0160 0.1710 | 
| data required time                       |  0.1710        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0290        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg2_reg[10]/D 
  
 Path Start Point : inputB[10] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg2_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[10]                                     Rise  0.2000 0.0000 0.0000 0.351938 1.06234 1.41428           1       100      cA            | 
|    multiplier_inst/Q[10]                          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data2[10]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg2_reg[10]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg2_reg[10]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg2_reg[10]/CK       DFF_X1        Rise  0.1550 0.0020 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1550 0.1550 | 
| library hold check                       |  0.0160 0.1710 | 
| data required time                       |  0.1710        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0290        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg2_reg[11]/D 
  
 Path Start Point : inputB[11] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg2_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[11]                                     Rise  0.2000 0.0000 0.0000 0.574954 1.06234 1.6373            1       100      cA            | 
|    multiplier_inst/Q[11]                          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data2[11]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg2_reg[11]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg2_reg[11]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg2_reg[11]/CK       DFF_X1        Rise  0.1550 0.0020 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1550 0.1550 | 
| library hold check                       |  0.0160 0.1710 | 
| data required time                       |  0.1710        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0290        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg2_reg[13]/D 
  
 Path Start Point : inputB[13] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg2_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[13]                                     Rise  0.2000 0.0000 0.0000 0.39664  1.06234 1.45898           1       100      cA            | 
|    multiplier_inst/Q[13]                          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data2[13]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg2_reg[13]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg2_reg[13]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg2_reg[13]/CK       DFF_X1        Rise  0.1550 0.0020 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1550 0.1550 | 
| library hold check                       |  0.0160 0.1710 | 
| data required time                       |  0.1710        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0290        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg2_reg[14]/D 
  
 Path Start Point : inputB[14] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg2_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[14]                                     Rise  0.2000 0.0000 0.0000 0.455959 1.06234 1.5183            1       100      cA            | 
|    multiplier_inst/Q[14]                          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data2[14]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg2_reg[14]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg2_reg[14]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg2_reg[14]/CK       DFF_X1        Rise  0.1550 0.0020 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1550 0.1550 | 
| library hold check                       |  0.0160 0.1710 | 
| data required time                       |  0.1710        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0290        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg2_reg[15]/D 
  
 Path Start Point : inputB[15] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg2_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[15]                                     Rise  0.2000 0.0000 0.0000 0.375093 1.06234 1.43744           1       100      cA            | 
|    multiplier_inst/Q[15]                          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data2[15]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg2_reg[15]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg2_reg[15]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg2_reg[15]/CK       DFF_X1        Rise  0.1550 0.0020 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1550 0.1550 | 
| library hold check                       |  0.0160 0.1710 | 
| data required time                       |  0.1710        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0290        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg2_reg[16]/D 
  
 Path Start Point : inputB[16] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg2_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[16]                                     Rise  0.2000 0.0000 0.0000 0.228103 1.06234 1.29044           1       100      cA            | 
|    multiplier_inst/Q[16]                          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data2[16]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg2_reg[16]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg2_reg[16]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg2_reg[16]/CK       DFF_X1        Rise  0.1550 0.0020 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1550 0.1550 | 
| library hold check                       |  0.0160 0.1710 | 
| data required time                       |  0.1710        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0290        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg2_reg[17]/D 
  
 Path Start Point : inputB[17] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg2_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[17]                                     Rise  0.2000 0.0000 0.0000 1.45487  1.06234 2.51721           1       100      cA            | 
|    multiplier_inst/Q[17]                          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data2[17]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg2_reg[17]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg2_reg[17]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg2_reg[17]/CK       DFF_X1        Rise  0.1550 0.0020 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1550 0.1550 | 
| library hold check                       |  0.0160 0.1710 | 
| data required time                       |  0.1710        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0290        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg2_reg[18]/D 
  
 Path Start Point : inputB[18] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg2_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[18]                                     Rise  0.2000 0.0000 0.0000 0.924577 1.06234 1.98692           1       100      cA            | 
|    multiplier_inst/Q[18]                          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data2[18]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg2_reg[18]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg2_reg[18]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg2_reg[18]/CK       DFF_X1        Rise  0.1550 0.0020 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1550 0.1550 | 
| library hold check                       |  0.0160 0.1710 | 
| data required time                       |  0.1710        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0290        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg2_reg[19]/D 
  
 Path Start Point : inputB[19] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg2_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[19]                                     Rise  0.2000 0.0000 0.0000 0.778925 1.06234 1.84127           1       100      cA            | 
|    multiplier_inst/Q[19]                          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data2[19]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg2_reg[19]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg2_reg[19]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg2_reg[19]/CK       DFF_X1        Rise  0.1550 0.0020 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1550 0.1550 | 
| library hold check                       |  0.0160 0.1710 | 
| data required time                       |  0.1710        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0290        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg2_reg[20]/D 
  
 Path Start Point : inputB[20] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg2_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[20]                                     Rise  0.2000 0.0000 0.0000 0.653786 1.06234 1.71613           1       100      cA            | 
|    multiplier_inst/Q[20]                          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data2[20]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg2_reg[20]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg2_reg[20]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg2_reg[20]/CK       DFF_X1        Rise  0.1550 0.0020 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1550 0.1550 | 
| library hold check                       |  0.0160 0.1710 | 
| data required time                       |  0.1710        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0290        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg2_reg[21]/D 
  
 Path Start Point : inputB[21] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg2_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[21]                                     Rise  0.2000 0.0000 0.0000 1.03214  1.06234 2.09449           1       100      cA            | 
|    multiplier_inst/Q[21]                          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data2[21]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg2_reg[21]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg2_reg[21]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg2_reg[21]/CK       DFF_X1        Rise  0.1550 0.0020 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1550 0.1550 | 
| library hold check                       |  0.0160 0.1710 | 
| data required time                       |  0.1710        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0290        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg2_reg[22]/D 
  
 Path Start Point : inputB[22] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg2_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[22]                                     Rise  0.2000 0.0000 0.0000 1.13305  1.06234 2.19539           1       100      cA            | 
|    multiplier_inst/Q[22]                          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data2[22]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg2_reg[22]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg2_reg[22]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg2_reg[22]/CK       DFF_X1        Rise  0.1550 0.0020 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1550 0.1550 | 
| library hold check                       |  0.0160 0.1710 | 
| data required time                       |  0.1710        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0290        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/my_reg2_reg[12]/D 
  
 Path Start Point : inputB[12] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/my_reg2_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[12]                                     Rise  0.2000 0.0000 0.0000 0.419033 1.06234 1.48138           1       100      cA            | 
|    multiplier_inst/Q[12]                          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/write_data2[12]          Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/inst1/my_reg2_reg[12]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/my_reg2_reg[12]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0010 0.0190          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0680 0.0270 0.0060 2.26183  1.42116  3.68299           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1530 0.0850 0.0620 28.8265  45.5834  74.4099           48      100      F    K        | 
|    multiplier_inst/inst1/my_reg2_reg[12]/CK       DFF_X1        Rise  0.1540 0.0010 0.0620          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1540 0.1540 | 
| library hold check                       |  0.0160 0.1700 | 
| data required time                       |  0.1700        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0300        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/A_reg[23]/D 
  
 Path Start Point : multiplier_inst/A_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/A_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A          CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z          CLKBUF_X3 Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A CLKBUF_X1 Rise  0.0400 0.0010 0.0180          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z CLKBUF_X1 Rise  0.0800 0.0400 0.0130 2.3486   1.93737  4.28597           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_62/A  CLKBUF_X1 Rise  0.0800 0.0000 0.0130          0.77983                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_62/Z  CLKBUF_X1 Rise  0.1170 0.0370 0.0120 1.28731  2.56932  3.85663           3       100      F    K        | 
| Data Path:                                                                                                                                     | 
|    multiplier_inst/A_reg[24]/CK        DFF_X1    Rise  0.1170 0.0000 0.0120          0.949653                                    F             | 
|    multiplier_inst/A_reg[24]/Q         DFF_X1    Rise  0.2220 0.1050 0.0230 1.68279  7.13641  8.8192            4       100      F             | 
|    multiplier_inst/i_0_61/A2           NAND2_X1  Rise  0.2220 0.0000 0.0230          1.6642                                                    | 
|    multiplier_inst/i_0_61/ZN           NAND2_X1  Fall  0.2390 0.0170 0.0080 0.265859 1.5292   1.79505           1       100                    | 
|    multiplier_inst/i_0_60/A1           NAND2_X1  Fall  0.2390 0.0000 0.0080          1.5292                                                    | 
|    multiplier_inst/i_0_60/ZN           NAND2_X1  Rise  0.2530 0.0140 0.0090 0.786228 1.06234  1.84857           1       100                    | 
|    multiplier_inst/A_reg[23]/D         DFF_X1    Rise  0.2530 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/A_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0410 0.0010 0.0190          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0680 0.0270 0.0060 1.58621  1.42116  3.00738           1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1660 0.0980 0.0800 40.6932  53.1806  93.8738           56      100      F    K        | 
|    multiplier_inst/A_reg[23]/CK          DFF_X1        Rise  0.1740 0.0080 0.0800          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0220 0.1960 | 
| data required time                       |  0.1960        | 
|                                          |                | 
| data arrival time                        |  0.2530        | 
| data required time                       | -0.1960        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0580        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/write_en_reg/D 
  
 Path Start Point : start 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/write_en_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    start                                 Rise  0.2000 0.0000 0.0000 4.83855  5.53666 10.3752           5       100      cA            | 
|    multiplier_inst/start                 Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/write_en_reg/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/write_en_reg/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A          CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z          CLKBUF_X3 Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A CLKBUF_X1 Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z CLKBUF_X1 Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_62/A  CLKBUF_X1 Rise  0.0820 0.0000 0.0140          0.77983                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_62/Z  CLKBUF_X1 Rise  0.1200 0.0380 0.0130 1.28731  2.84896  4.13627           3       100      F    K        | 
|    multiplier_inst/write_en_reg/CK     DFF_X1    Rise  0.1200 0.0000 0.0130          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1200 0.1200 | 
| library hold check                       |  0.0070 0.1270 | 
| data required time                       |  0.1270        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1270        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0730        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst2/my_reg2_reg[24]/D 
  
 Path Start Point : multiplier_inst/l8_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst2/my_reg2_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                   Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A              CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z              CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                        Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK    CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK   CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A      CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z      CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    multiplier_inst/l8_reg[24]/CK           DFF_X1        Rise  0.1630 0.0020 0.0760          0.949653                                    F             | 
|    multiplier_inst/l8_reg[24]/Q            DFF_X1        Rise  0.2680 0.1050 0.0110 0.872175 1.96938  2.84156           2       100      F             | 
|    multiplier_inst/inst2/write_data2[24]                 Rise  0.2680 0.0000                                                                           | 
|    multiplier_inst/inst2/my_reg2_reg[24]/D DFF_X1        Rise  0.2680 0.0000 0.0110          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst2/my_reg2_reg[24]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                    CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                              Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst2/clk_CTS_1_PP_1                        Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X1 Rise  0.0410 0.0010 0.0190          1.8122                                      FA            | 
|    multiplier_inst/inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X1 Rise  0.1710 0.1300 0.1010 20.1258  22.7917  42.9175           24      100      FA   K        | 
|    multiplier_inst/inst2/my_reg2_reg[24]/CK      DFF_X1        Rise  0.1720 0.0010 0.1010          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1720 0.1720 | 
| library hold check                       |  0.0210 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2680        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0760        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/f8_reg[1]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000  0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000  0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390  0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400  0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670  0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670  0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480  0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    multiplier_inst/inst1/my_reg_reg[1]/CK         DFF_X1        Rise  0.1470 -0.0010 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg_reg[1]/Q          DFF_X1        Fall  0.2420  0.0950 0.0070 0.774584 1.06234  1.83693           1       100      F             | 
|    multiplier_inst/inst1/read_data[1]                           Fall  0.2420  0.0000                                                                           | 
|    multiplier_inst/f8_reg[1]/D                    DFF_X1        Fall  0.2420  0.0000 0.0070          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[1]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A          CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z          CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                    Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A  CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z  CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
|    multiplier_inst/f8_reg[1]/CK        DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1590 0.1590 | 
| library hold check                       |  0.0050 0.1640 | 
| data required time                       |  0.1640        | 
|                                          |                | 
| data arrival time                        |  0.2420        | 
| data required time                       | -0.1640        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0790        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/f8_reg[2]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000  0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000  0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390  0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400  0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670  0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670  0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480  0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    multiplier_inst/inst1/my_reg_reg[2]/CK         DFF_X1        Rise  0.1470 -0.0010 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg_reg[2]/Q          DFF_X1        Fall  0.2420  0.0950 0.0070 0.757654 1.06234  1.82              1       100      F             | 
|    multiplier_inst/inst1/read_data[2]                           Fall  0.2420  0.0000                                                                           | 
|    multiplier_inst/f8_reg[2]/D                    DFF_X1        Fall  0.2420  0.0000 0.0070          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[2]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A          CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z          CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                    Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A  CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z  CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
|    multiplier_inst/f8_reg[2]/CK        DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1590 0.1590 | 
| library hold check                       |  0.0050 0.1640 | 
| data required time                       |  0.1640        | 
|                                          |                | 
| data arrival time                        |  0.2420        | 
| data required time                       | -0.1640        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0790        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/f8_reg[3]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000  0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000  0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390  0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400  0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670  0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670  0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480  0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    multiplier_inst/inst1/my_reg_reg[3]/CK         DFF_X1        Rise  0.1470 -0.0010 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg_reg[3]/Q          DFF_X1        Fall  0.2420  0.0950 0.0060 0.52648  1.06234  1.58882           1       100      F             | 
|    multiplier_inst/inst1/read_data[3]                           Fall  0.2420  0.0000                                                                           | 
|    multiplier_inst/f8_reg[3]/D                    DFF_X1        Fall  0.2420  0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[3]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A          CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z          CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                    Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A  CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z  CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
|    multiplier_inst/f8_reg[3]/CK        DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1590 0.1590 | 
| library hold check                       |  0.0050 0.1640 | 
| data required time                       |  0.1640        | 
|                                          |                | 
| data arrival time                        |  0.2420        | 
| data required time                       | -0.1640        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0790        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/f8_reg[4]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000  0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000  0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390  0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400  0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670  0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670  0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480  0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    multiplier_inst/inst1/my_reg_reg[4]/CK         DFF_X1        Rise  0.1470 -0.0010 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg_reg[4]/Q          DFF_X1        Fall  0.2420  0.0950 0.0070 0.751137 1.06234  1.81348           1       100      F             | 
|    multiplier_inst/inst1/read_data[4]                           Fall  0.2420  0.0000                                                                           | 
|    multiplier_inst/f8_reg[4]/D                    DFF_X1        Fall  0.2420  0.0000 0.0070          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[4]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A          CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z          CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                    Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A  CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z  CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
|    multiplier_inst/f8_reg[4]/CK        DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1590 0.1590 | 
| library hold check                       |  0.0050 0.1640 | 
| data required time                       |  0.1640        | 
|                                          |                | 
| data arrival time                        |  0.2420        | 
| data required time                       | -0.1640        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0790        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/f8_reg[5]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000  0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000  0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390  0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400  0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670  0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670  0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480  0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    multiplier_inst/inst1/my_reg_reg[5]/CK         DFF_X1        Rise  0.1470 -0.0010 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg_reg[5]/Q          DFF_X1        Fall  0.2420  0.0950 0.0070 0.681633 1.06234  1.74398           1       100      F             | 
|    multiplier_inst/inst1/read_data[5]                           Fall  0.2420  0.0000                                                                           | 
|    multiplier_inst/f8_reg[5]/D                    DFF_X1        Fall  0.2420  0.0000 0.0070          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[5]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A          CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z          CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                    Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A  CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z  CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
|    multiplier_inst/f8_reg[5]/CK        DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1590 0.1590 | 
| library hold check                       |  0.0050 0.1640 | 
| data required time                       |  0.1640        | 
|                                          |                | 
| data arrival time                        |  0.2420        | 
| data required time                       | -0.1640        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0790        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/f8_reg[14]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400 0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670 0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480 0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier_inst/inst1/my_reg_reg[14]/CK        DFF_X1        Rise  0.1490 0.0010 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg_reg[14]/Q         DFF_X1        Fall  0.2430 0.0940 0.0060 0.158348 1.06234  1.22069           1       100      F             | 
|    multiplier_inst/inst1/read_data[14]                          Fall  0.2430 0.0000                                                                           | 
|    multiplier_inst/f8_reg[14]/D                   DFF_X1        Fall  0.2430 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[14]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A          CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z          CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                    Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A  CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z  CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
|    multiplier_inst/f8_reg[14]/CK       DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1590 0.1590 | 
| library hold check                       |  0.0050 0.1640 | 
| data required time                       |  0.1640        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1640        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/f8_reg[15]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400 0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670 0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480 0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier_inst/inst1/my_reg_reg[15]/CK        DFF_X1        Rise  0.1490 0.0010 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg_reg[15]/Q         DFF_X1        Fall  0.2430 0.0940 0.0060 0.34406  1.06234  1.4064            1       100      F             | 
|    multiplier_inst/inst1/read_data[15]                          Fall  0.2430 0.0000                                                                           | 
|    multiplier_inst/f8_reg[15]/D                   DFF_X1        Fall  0.2430 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[15]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A          CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z          CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                    Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A  CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z  CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
|    multiplier_inst/f8_reg[15]/CK       DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1590 0.1590 | 
| library hold check                       |  0.0050 0.1640 | 
| data required time                       |  0.1640        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1640        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/f8_reg[16]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400 0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670 0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480 0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier_inst/inst1/my_reg_reg[16]/CK        DFF_X1        Rise  0.1490 0.0010 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg_reg[16]/Q         DFF_X1        Fall  0.2430 0.0940 0.0060 0.328311 1.06234  1.39065           1       100      F             | 
|    multiplier_inst/inst1/read_data[16]                          Fall  0.2430 0.0000                                                                           | 
|    multiplier_inst/f8_reg[16]/D                   DFF_X1        Fall  0.2430 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[16]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A          CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z          CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                    Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A  CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z  CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
|    multiplier_inst/f8_reg[16]/CK       DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1590 0.1590 | 
| library hold check                       |  0.0050 0.1640 | 
| data required time                       |  0.1640        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1640        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/f8_reg[19]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400 0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670 0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480 0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier_inst/inst1/my_reg_reg[19]/CK        DFF_X1        Rise  0.1490 0.0010 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg_reg[19]/Q         DFF_X1        Fall  0.2430 0.0940 0.0060 0.333353 1.06234  1.3957            1       100      F             | 
|    multiplier_inst/inst1/read_data[19]                          Fall  0.2430 0.0000                                                                           | 
|    multiplier_inst/f8_reg[19]/D                   DFF_X1        Fall  0.2430 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[19]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A          CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z          CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                    Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A  CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z  CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
|    multiplier_inst/f8_reg[19]/CK       DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1590 0.1590 | 
| library hold check                       |  0.0050 0.1640 | 
| data required time                       |  0.1640        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1640        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/f8_reg[20]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400 0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670 0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480 0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier_inst/inst1/my_reg_reg[20]/CK        DFF_X1        Rise  0.1490 0.0010 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg_reg[20]/Q         DFF_X1        Fall  0.2430 0.0940 0.0060 0.368079 1.06234  1.43042           1       100      F             | 
|    multiplier_inst/inst1/read_data[20]                          Fall  0.2430 0.0000                                                                           | 
|    multiplier_inst/f8_reg[20]/D                   DFF_X1        Fall  0.2430 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[20]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A          CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z          CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                    Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A  CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z  CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
|    multiplier_inst/f8_reg[20]/CK       DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1590 0.1590 | 
| library hold check                       |  0.0050 0.1640 | 
| data required time                       |  0.1640        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1640        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/f8_reg[21]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400 0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670 0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480 0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier_inst/inst1/my_reg_reg[21]/CK        DFF_X1        Rise  0.1490 0.0010 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg_reg[21]/Q         DFF_X1        Fall  0.2430 0.0940 0.0060 0.153554 1.06234  1.2159            1       100      F             | 
|    multiplier_inst/inst1/read_data[21]                          Fall  0.2430 0.0000                                                                           | 
|    multiplier_inst/f8_reg[21]/D                   DFF_X1        Fall  0.2430 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[21]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A          CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z          CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                    Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A  CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z  CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
|    multiplier_inst/f8_reg[21]/CK       DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1590 0.1590 | 
| library hold check                       |  0.0050 0.1640 | 
| data required time                       |  0.1640        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1640        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/f8_reg[22]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400 0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670 0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480 0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier_inst/inst1/my_reg_reg[22]/CK        DFF_X1        Rise  0.1490 0.0010 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg_reg[22]/Q         DFF_X1        Fall  0.2430 0.0940 0.0060 0.169828 1.06234  1.23217           1       100      F             | 
|    multiplier_inst/inst1/read_data[22]                          Fall  0.2430 0.0000                                                                           | 
|    multiplier_inst/f8_reg[22]/D                   DFF_X1        Fall  0.2430 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[22]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A          CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z          CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                    Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A  CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z  CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
|    multiplier_inst/f8_reg[22]/CK       DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1590 0.1590 | 
| library hold check                       |  0.0050 0.1640 | 
| data required time                       |  0.1640        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1640        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/f8_reg[8]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400 0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670 0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480 0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier_inst/inst1/my_reg_reg[8]/CK         DFF_X1        Rise  0.1500 0.0020 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg_reg[8]/Q          DFF_X1        Fall  0.2440 0.0940 0.0060 0.238225 1.06234  1.30057           1       100      F             | 
|    multiplier_inst/inst1/read_data[8]                           Fall  0.2440 0.0000                                                                           | 
|    multiplier_inst/f8_reg[8]/D                    DFF_X1        Fall  0.2440 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[8]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A          CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z          CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                    Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A  CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z  CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
|    multiplier_inst/f8_reg[8]/CK        DFF_X1        Rise  0.1600 0.0020 0.0180          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1600 0.1600 | 
| library hold check                       |  0.0050 0.1650 | 
| data required time                       |  0.1650        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1650        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/f8_reg[9]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400 0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670 0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480 0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier_inst/inst1/my_reg_reg[9]/CK         DFF_X1        Rise  0.1500 0.0020 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg_reg[9]/Q          DFF_X1        Fall  0.2440 0.0940 0.0060 0.303621 1.06234  1.36596           1       100      F             | 
|    multiplier_inst/inst1/read_data[9]                           Fall  0.2440 0.0000                                                                           | 
|    multiplier_inst/f8_reg[9]/D                    DFF_X1        Fall  0.2440 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[9]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A          CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z          CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                    Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A  CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z  CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
|    multiplier_inst/f8_reg[9]/CK        DFF_X1        Rise  0.1600 0.0020 0.0180          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1600 0.1600 | 
| library hold check                       |  0.0050 0.1650 | 
| data required time                       |  0.1650        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1650        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/f8_reg[10]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400 0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670 0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480 0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier_inst/inst1/my_reg_reg[10]/CK        DFF_X1        Rise  0.1500 0.0020 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg_reg[10]/Q         DFF_X1        Fall  0.2440 0.0940 0.0060 0.299528 1.06234  1.36187           1       100      F             | 
|    multiplier_inst/inst1/read_data[10]                          Fall  0.2440 0.0000                                                                           | 
|    multiplier_inst/f8_reg[10]/D                   DFF_X1        Fall  0.2440 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[10]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A          CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z          CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                    Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A  CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z  CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
|    multiplier_inst/f8_reg[10]/CK       DFF_X1        Rise  0.1600 0.0020 0.0180          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1600 0.1600 | 
| library hold check                       |  0.0050 0.1650 | 
| data required time                       |  0.1650        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1650        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/f8_reg[12]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400 0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670 0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480 0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier_inst/inst1/my_reg_reg[12]/CK        DFF_X1        Rise  0.1500 0.0020 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg_reg[12]/Q         DFF_X1        Fall  0.2440 0.0940 0.0060 0.318784 1.06234  1.38113           1       100      F             | 
|    multiplier_inst/inst1/read_data[12]                          Fall  0.2440 0.0000                                                                           | 
|    multiplier_inst/f8_reg[12]/D                   DFF_X1        Fall  0.2440 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[12]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A          CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z          CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                    Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A  CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z  CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
|    multiplier_inst/f8_reg[12]/CK       DFF_X1        Rise  0.1600 0.0020 0.0180          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1600 0.1600 | 
| library hold check                       |  0.0050 0.1650 | 
| data required time                       |  0.1650        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1650        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/f8_reg[13]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400 0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670 0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480 0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier_inst/inst1/my_reg_reg[13]/CK        DFF_X1        Rise  0.1500 0.0020 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg_reg[13]/Q         DFF_X1        Fall  0.2440 0.0940 0.0060 0.210939 1.06234  1.27328           1       100      F             | 
|    multiplier_inst/inst1/read_data[13]                          Fall  0.2440 0.0000                                                                           | 
|    multiplier_inst/f8_reg[13]/D                   DFF_X1        Fall  0.2440 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[13]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A          CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z          CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                    Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A  CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z  CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
|    multiplier_inst/f8_reg[13]/CK       DFF_X1        Rise  0.1600 0.0020 0.0180          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1600 0.1600 | 
| library hold check                       |  0.0050 0.1650 | 
| data required time                       |  0.1650        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1650        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/f8_reg[7]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400 0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670 0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480 0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier_inst/inst1/my_reg_reg[7]/CK         DFF_X1        Rise  0.1500 0.0020 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg_reg[7]/Q          DFF_X1        Fall  0.2440 0.0940 0.0060 0.153226 1.06234  1.21557           1       100      F             | 
|    multiplier_inst/inst1/read_data[7]                           Fall  0.2440 0.0000                                                                           | 
|    multiplier_inst/f8_reg[7]/D                    DFF_X1        Fall  0.2440 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[7]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A          CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z          CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                    Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A  CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z  CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
|    multiplier_inst/f8_reg[7]/CK        DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1590 0.1590 | 
| library hold check                       |  0.0050 0.1640 | 
| data required time                       |  0.1640        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1640        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0810        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/f8_reg[17]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400 0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670 0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480 0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier_inst/inst1/my_reg_reg[17]/CK        DFF_X1        Rise  0.1490 0.0010 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg_reg[17]/Q         DFF_X1        Fall  0.2440 0.0950 0.0060 0.492481 1.06234  1.55482           1       100      F             | 
|    multiplier_inst/inst1/read_data[17]                          Fall  0.2440 0.0000                                                                           | 
|    multiplier_inst/f8_reg[17]/D                   DFF_X1        Fall  0.2440 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[17]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A          CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z          CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                    Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A  CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z  CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
|    multiplier_inst/f8_reg[17]/CK       DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1590 0.1590 | 
| library hold check                       |  0.0050 0.1640 | 
| data required time                       |  0.1640        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1640        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0810        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/f8_reg[18]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400 0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670 0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480 0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier_inst/inst1/my_reg_reg[18]/CK        DFF_X1        Rise  0.1490 0.0010 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg_reg[18]/Q         DFF_X1        Fall  0.2440 0.0950 0.0060 0.444674 1.06234  1.50702           1       100      F             | 
|    multiplier_inst/inst1/read_data[18]                          Fall  0.2440 0.0000                                                                           | 
|    multiplier_inst/f8_reg[18]/D                   DFF_X1        Fall  0.2440 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[18]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A          CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z          CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                    Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A  CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z  CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
|    multiplier_inst/f8_reg[18]/CK       DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1590 0.1590 | 
| library hold check                       |  0.0050 0.1640 | 
| data required time                       |  0.1640        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1640        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0810        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/f8_reg[23]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg2_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000  0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000  0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390  0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400  0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670  0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670  0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480  0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    multiplier_inst/inst1/my_reg2_reg[23]/CK       DFF_X1        Rise  0.1470 -0.0010 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg2_reg[23]/Q        DFF_X1        Fall  0.2440  0.0970 0.0080 0.967678 1.96204  2.92972           2       100      F             | 
|    multiplier_inst/inst1/read_data2[23]                         Fall  0.2440  0.0000                                                                           | 
|    multiplier_inst/f8_reg[23]/D                   DFF_X1        Fall  0.2440  0.0000 0.0080          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[23]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A          CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z          CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                    Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A  CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z  CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
|    multiplier_inst/f8_reg[23]/CK       DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1590 0.1590 | 
| library hold check                       |  0.0050 0.1640 | 
| data required time                       |  0.1640        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1640        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0810        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/f8_reg[11]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400 0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670 0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480 0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier_inst/inst1/my_reg_reg[11]/CK        DFF_X1        Rise  0.1500 0.0020 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg_reg[11]/Q         DFF_X1        Fall  0.2450 0.0950 0.0070 0.804139 1.06234  1.86648           1       100      F             | 
|    multiplier_inst/inst1/read_data[11]                          Fall  0.2450 0.0000                                                                           | 
|    multiplier_inst/f8_reg[11]/D                   DFF_X1        Fall  0.2450 0.0000 0.0070          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[11]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A          CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z          CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                    Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A  CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z  CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
|    multiplier_inst/f8_reg[11]/CK       DFF_X1        Rise  0.1600 0.0020 0.0180          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1600 0.1600 | 
| library hold check                       |  0.0050 0.1650 | 
| data required time                       |  0.1650        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.1650        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0810        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/f8_reg[6]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400 0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670 0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480 0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier_inst/inst1/my_reg_reg[6]/CK         DFF_X1        Rise  0.1500 0.0020 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg_reg[6]/Q          DFF_X1        Fall  0.2450 0.0950 0.0060 0.442975 1.06234  1.50532           1       100      F             | 
|    multiplier_inst/inst1/read_data[6]                           Fall  0.2450 0.0000                                                                           | 
|    multiplier_inst/f8_reg[6]/D                    DFF_X1        Fall  0.2450 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[6]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A          CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z          CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                    Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A  CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z  CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
|    multiplier_inst/f8_reg[6]/CK        DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1590 0.1590 | 
| library hold check                       |  0.0050 0.1640 | 
| data required time                       |  0.1640        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.1640        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0820        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst2/my_reg2_reg[23]/D 
  
 Path Start Point : multiplier_inst/l8_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst2/my_reg2_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                   Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A              CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z              CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                        Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK    CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK   CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A      CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z      CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    multiplier_inst/l8_reg[23]/CK           DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
|    multiplier_inst/l8_reg[23]/Q            DFF_X1        Rise  0.2740 0.1060 0.0110 1.04089  1.96938  3.01028           2       100      F             | 
|    multiplier_inst/inst2/write_data2[23]                 Rise  0.2740 0.0000                                                                           | 
|    multiplier_inst/inst2/my_reg2_reg[23]/D DFF_X1        Rise  0.2740 0.0000 0.0110          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst2/my_reg2_reg[23]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                    CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                              Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst2/clk_CTS_1_PP_1                        Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X1 Rise  0.0410 0.0010 0.0190          1.8122                                      FA            | 
|    multiplier_inst/inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X1 Rise  0.1710 0.1300 0.1010 20.1258  22.7917  42.9175           24      100      FA   K        | 
|    multiplier_inst/inst2/my_reg2_reg[23]/CK      DFF_X1        Rise  0.1720 0.0010 0.1010          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1720 0.1720 | 
| library hold check                       |  0.0210 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2740        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0820        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/f8_reg[0]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400 0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670 0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480 0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier_inst/inst1/my_reg_reg[0]/CK         DFF_X1        Rise  0.1490 0.0010 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg_reg[0]/Q          DFF_X1        Fall  0.2460 0.0970 0.0080 1.99041  1.06234  3.05276           1       100      F             | 
|    multiplier_inst/inst1/read_data[0]                           Fall  0.2460 0.0000                                                                           | 
|    multiplier_inst/f8_reg[0]/D                    DFF_X1        Fall  0.2460 0.0000 0.0080          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[0]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A          CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z          CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                    Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A  CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z  CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
|    multiplier_inst/f8_reg[0]/CK        DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1590 0.1590 | 
| library hold check                       |  0.0050 0.1640 | 
| data required time                       |  0.1640        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.1640        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0830        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/f8_reg[24]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg2_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/f8_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400 0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670 0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480 0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier_inst/inst1/my_reg2_reg[24]/CK       DFF_X1        Rise  0.1490 0.0010 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg2_reg[24]/Q        DFF_X1        Fall  0.2490 0.1000 0.0090 2.01838  2.58265  4.60103           2       100      F             | 
|    multiplier_inst/inst1/read_data2[24]                         Fall  0.2490 0.0000                                                                           | 
|    multiplier_inst/f8_reg[24]/D                   DFF_X1        Fall  0.2490 0.0000 0.0090          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/f8_reg[24]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A          CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z          CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                    Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A  CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z  CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
|    multiplier_inst/f8_reg[24]/CK       DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1590 0.1590 | 
| library hold check                       |  0.0050 0.1640 | 
| data required time                       |  0.1640        | 
|                                          |                | 
| data arrival time                        |  0.2490        | 
| data required time                       | -0.1640        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0860        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[12]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg2_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000  0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000  0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390  0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400  0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670  0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670  0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480  0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    multiplier_inst/inst1/my_reg2_reg[12]/CK       DFF_X1        Rise  0.1460 -0.0020 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg2_reg[12]/Q        DFF_X1        Rise  0.2460  0.1000 0.0080 0.43493  0.899702 1.33463           1       100      F             | 
|    multiplier_inst/inst1/read_data2[12]                         Rise  0.2460  0.0000                                                                           | 
|    multiplier_inst/i_0_76/B                       MUX2_X1       Rise  0.2460  0.0000 0.0080          0.944775                                                  | 
|    multiplier_inst/i_0_76/Z                       MUX2_X1       Rise  0.2800  0.0340 0.0080 0.248732 1.06234  1.31107           1       100                    | 
|    multiplier_inst/l8_reg[12]/D                   DFF_X1        Rise  0.2800  0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0410 0.0010 0.0190          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0680 0.0270 0.0060 1.58621  1.42116  3.00738           1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1660 0.0980 0.0800 40.6932  53.1806  93.8738           56      100      F    K        | 
|    multiplier_inst/l8_reg[12]/CK         DFF_X1        Rise  0.1740 0.0080 0.0800          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0200 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2800        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0870        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[14]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg2_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000  0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000  0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390  0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400  0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670  0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670  0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480  0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    multiplier_inst/inst1/my_reg2_reg[14]/CK       DFF_X1        Rise  0.1460 -0.0020 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg2_reg[14]/Q        DFF_X1        Rise  0.2460  0.1000 0.0080 0.418582 0.899702 1.31828           1       100      F             | 
|    multiplier_inst/inst1/read_data2[14]                         Rise  0.2460  0.0000                                                                           | 
|    multiplier_inst/i_0_78/B                       MUX2_X1       Rise  0.2460  0.0000 0.0080          0.944775                                                  | 
|    multiplier_inst/i_0_78/Z                       MUX2_X1       Rise  0.2800  0.0340 0.0080 0.411969 1.06234  1.47431           1       100                    | 
|    multiplier_inst/l8_reg[14]/D                   DFF_X1        Rise  0.2800  0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0410 0.0010 0.0190          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0680 0.0270 0.0060 1.58621  1.42116  3.00738           1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1660 0.0980 0.0800 40.6932  53.1806  93.8738           56      100      F    K        | 
|    multiplier_inst/l8_reg[14]/CK         DFF_X1        Rise  0.1740 0.0080 0.0800          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0200 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2800        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0870        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[15]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg2_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000  0.0000 0.0000             0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390  0.0390 0.0180             5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390  0.0000                                                                                       | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390  0.0000                                                                                       | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400  0.0010 0.0180                      7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670  0.0270 0.0060             2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670  0.0000 0.0060                      1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480  0.0810 0.0590             28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                                 | 
|    multiplier_inst/inst1/my_reg2_reg[15]/CK       DFF_X1        Rise  0.1460 -0.0020 0.0590                      0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg2_reg[15]/Q        DFF_X1        Rise  0.2460  0.1000 0.0080             0.308169 0.899702 1.20787           1       100      F             | 
|    multiplier_inst/inst1/read_data2[15]                         Rise  0.2460  0.0000                                                                                       | 
|    multiplier_inst/i_0_79/B                       MUX2_X1       Rise  0.2460  0.0000 0.0080                      0.944775                                                  | 
|    multiplier_inst/i_0_79/Z                       MUX2_X1       Rise  0.2810  0.0350 0.0090             0.48277  1.06234  1.54511           1       100                    | 
|    multiplier_inst/l8_reg[15]/D                   DFF_X1        Rise  0.2800 -0.0010 0.0090    -0.0010           1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0410 0.0010 0.0190          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0680 0.0270 0.0060 1.58621  1.42116  3.00738           1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1660 0.0980 0.0800 40.6932  53.1806  93.8738           56      100      F    K        | 
|    multiplier_inst/l8_reg[15]/CK         DFF_X1        Rise  0.1740 0.0080 0.0800          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0200 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2800        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0870        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[22]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg2_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000  0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000  0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390  0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400  0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670  0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670  0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480  0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    multiplier_inst/inst1/my_reg2_reg[22]/CK       DFF_X1        Rise  0.1460 -0.0020 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg2_reg[22]/Q        DFF_X1        Rise  0.2460  0.1000 0.0080 0.286899 0.899702 1.1866            1       100      F             | 
|    multiplier_inst/inst1/read_data2[22]                         Rise  0.2460  0.0000                                                                           | 
|    multiplier_inst/i_0_86/B                       MUX2_X1       Rise  0.2460  0.0000 0.0080          0.944775                                                  | 
|    multiplier_inst/i_0_86/Z                       MUX2_X1       Rise  0.2800  0.0340 0.0080 0.384511 1.06234  1.44685           1       100                    | 
|    multiplier_inst/l8_reg[22]/D                   DFF_X1        Rise  0.2800  0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0410 0.0010 0.0190          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0680 0.0270 0.0060 1.58621  1.42116  3.00738           1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1660 0.0980 0.0800 40.6932  53.1806  93.8738           56      100      F    K        | 
|    multiplier_inst/l8_reg[22]/CK         DFF_X1        Rise  0.1740 0.0080 0.0800          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0200 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2800        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0870        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst2/my_reg_reg[2]/D 
  
 Path Start Point : multiplier_inst/A_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst2/my_reg_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    multiplier_inst/A_reg[2]/CK           DFF_X1        Rise  0.1630 0.0020 0.0760          0.949653                                    F             | 
|    multiplier_inst/A_reg[2]/Q            DFF_X1        Rise  0.2840 0.1210 0.0260 1.31842  8.61211  9.93053           6       100      F             | 
|    multiplier_inst/inst2/write_data[2]                 Rise  0.2840 0.0000                                                                           | 
|    multiplier_inst/inst2/my_reg_reg[2]/D DFF_X1        Rise  0.2840 0.0000 0.0260          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst2/my_reg_reg[2]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                    CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                              Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst2/clk_CTS_1_PP_1                        Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X1 Rise  0.0410 0.0010 0.0190          1.8122                                      FA            | 
|    multiplier_inst/inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X1 Rise  0.1710 0.1300 0.1010 20.1258  22.7917  42.9175           24      100      FA   K        | 
|    multiplier_inst/inst2/my_reg_reg[2]/CK        DFF_X1        Rise  0.1720 0.0010 0.1010          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1720 0.1720 | 
| library hold check                       |  0.0260 0.1980 | 
| data required time                       |  0.1980        | 
|                                          |                | 
| data arrival time                        |  0.2840        | 
| data required time                       | -0.1980        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0870        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[1]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg2_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400 0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670 0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480 0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier_inst/inst1/my_reg2_reg[1]/CK        DFF_X1        Rise  0.1480 0.0000 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg2_reg[1]/Q         DFF_X1        Rise  0.2480 0.1000 0.0080 0.358168 0.899702 1.25787           1       100      F             | 
|    multiplier_inst/inst1/read_data2[1]                          Rise  0.2480 0.0000                                                                           | 
|    multiplier_inst/i_0_65/B                       MUX2_X1       Rise  0.2480 0.0000 0.0080          0.944775                                                  | 
|    multiplier_inst/i_0_65/Z                       MUX2_X1       Rise  0.2810 0.0330 0.0080 0.165217 1.06234  1.22756           1       100                    | 
|    multiplier_inst/l8_reg[1]/D                    DFF_X1        Rise  0.2810 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0410 0.0010 0.0190          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0680 0.0270 0.0060 1.58621  1.42116  3.00738           1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1660 0.0980 0.0800 40.6932  53.1806  93.8738           56      100      F    K        | 
|    multiplier_inst/l8_reg[1]/CK          DFF_X1        Rise  0.1740 0.0080 0.0800          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0200 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2810        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0880        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[6]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg2_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000  0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000  0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390  0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400  0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670  0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670  0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480  0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    multiplier_inst/inst1/my_reg2_reg[6]/CK        DFF_X1        Rise  0.1470 -0.0010 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg2_reg[6]/Q         DFF_X1        Rise  0.2470  0.1000 0.0080 0.490798 0.899702 1.3905            1       100      F             | 
|    multiplier_inst/inst1/read_data2[6]                          Rise  0.2470  0.0000                                                                           | 
|    multiplier_inst/i_0_70/B                       MUX2_X1       Rise  0.2470  0.0000 0.0080          0.944775                                                  | 
|    multiplier_inst/i_0_70/Z                       MUX2_X1       Rise  0.2810  0.0340 0.0080 0.272665 1.06234  1.33501           1       100                    | 
|    multiplier_inst/l8_reg[6]/D                    DFF_X1        Rise  0.2810  0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0410 0.0010 0.0190          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0680 0.0270 0.0060 1.58621  1.42116  3.00738           1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1660 0.0980 0.0800 40.6932  53.1806  93.8738           56      100      F    K        | 
|    multiplier_inst/l8_reg[6]/CK          DFF_X1        Rise  0.1740 0.0080 0.0800          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0200 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2810        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0880        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[11]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg2_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000  0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000  0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390  0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400  0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670  0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670  0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480  0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    multiplier_inst/inst1/my_reg2_reg[11]/CK       DFF_X1        Rise  0.1470 -0.0010 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg2_reg[11]/Q        DFF_X1        Rise  0.2470  0.1000 0.0080 0.435499 0.899702 1.3352            1       100      F             | 
|    multiplier_inst/inst1/read_data2[11]                         Rise  0.2470  0.0000                                                                           | 
|    multiplier_inst/i_0_75/B                       MUX2_X1       Rise  0.2470  0.0000 0.0080          0.944775                                                  | 
|    multiplier_inst/i_0_75/Z                       MUX2_X1       Rise  0.2810  0.0340 0.0080 0.25237  1.06234  1.31471           1       100                    | 
|    multiplier_inst/l8_reg[11]/D                   DFF_X1        Rise  0.2810  0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0410 0.0010 0.0190          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0680 0.0270 0.0060 1.58621  1.42116  3.00738           1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1660 0.0980 0.0800 40.6932  53.1806  93.8738           56      100      F    K        | 
|    multiplier_inst/l8_reg[11]/CK         DFF_X1        Rise  0.1740 0.0080 0.0800          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0200 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2810        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0880        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[19]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg2_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000  0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000  0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390  0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400  0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670  0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670  0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480  0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    multiplier_inst/inst1/my_reg2_reg[19]/CK       DFF_X1        Rise  0.1470 -0.0010 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg2_reg[19]/Q        DFF_X1        Rise  0.2470  0.1000 0.0080 0.534819 0.899702 1.43452           1       100      F             | 
|    multiplier_inst/inst1/read_data2[19]                         Rise  0.2470  0.0000                                                                           | 
|    multiplier_inst/i_0_83/B                       MUX2_X1       Rise  0.2470  0.0000 0.0080          0.944775                                                  | 
|    multiplier_inst/i_0_83/Z                       MUX2_X1       Rise  0.2810  0.0340 0.0090 0.469273 1.06234  1.53162           1       100                    | 
|    multiplier_inst/l8_reg[19]/D                   DFF_X1        Rise  0.2810  0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0410 0.0010 0.0190          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0680 0.0270 0.0060 1.58621  1.42116  3.00738           1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1660 0.0980 0.0800 40.6932  53.1806  93.8738           56      100      F    K        | 
|    multiplier_inst/l8_reg[19]/CK         DFF_X1        Rise  0.1740 0.0080 0.0800          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0200 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2810        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0880        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[9]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg2_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000  0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000  0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390  0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400  0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670  0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670  0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480  0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    multiplier_inst/inst1/my_reg2_reg[9]/CK        DFF_X1        Rise  0.1460 -0.0020 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg2_reg[9]/Q         DFF_X1        Rise  0.2460  0.1000 0.0080 0.268633 0.899702 1.16834           1       100      F             | 
|    multiplier_inst/inst1/read_data2[9]                          Rise  0.2460  0.0000                                                                           | 
|    multiplier_inst/i_0_73/B                       MUX2_X1       Rise  0.2460  0.0000 0.0080          0.944775                                                  | 
|    multiplier_inst/i_0_73/Z                       MUX2_X1       Rise  0.2810  0.0350 0.0090 0.70691  1.06234  1.76925           1       100                    | 
|    multiplier_inst/l8_reg[9]/D                    DFF_X1        Rise  0.2810  0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0410 0.0010 0.0190          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0680 0.0270 0.0060 1.58621  1.42116  3.00738           1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1660 0.0980 0.0800 40.6932  53.1806  93.8738           56      100      F    K        | 
|    multiplier_inst/l8_reg[9]/CK          DFF_X1        Rise  0.1740 0.0080 0.0800          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0200 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2810        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0880        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[16]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg2_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000  0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000  0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390  0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400  0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670  0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670  0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480  0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    multiplier_inst/inst1/my_reg2_reg[16]/CK       DFF_X1        Rise  0.1460 -0.0020 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg2_reg[16]/Q        DFF_X1        Rise  0.2470  0.1010 0.0080 0.641589 0.899702 1.54129           1       100      F             | 
|    multiplier_inst/inst1/read_data2[16]                         Rise  0.2470  0.0000                                                                           | 
|    multiplier_inst/i_0_80/B                       MUX2_X1       Rise  0.2470  0.0000 0.0080          0.944775                                                  | 
|    multiplier_inst/i_0_80/Z                       MUX2_X1       Rise  0.2810  0.0340 0.0080 0.389032 1.06234  1.45137           1       100                    | 
|    multiplier_inst/l8_reg[16]/D                   DFF_X1        Rise  0.2810  0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0410 0.0010 0.0190          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0680 0.0270 0.0060 1.58621  1.42116  3.00738           1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1660 0.0980 0.0800 40.6932  53.1806  93.8738           56      100      F    K        | 
|    multiplier_inst/l8_reg[16]/CK         DFF_X1        Rise  0.1740 0.0080 0.0800          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0200 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2810        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0880        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst2/my_reg_reg[3]/D 
  
 Path Start Point : multiplier_inst/A_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst2/my_reg_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    multiplier_inst/A_reg[3]/CK           DFF_X1        Rise  0.1630 0.0020 0.0760          0.949653                                    F             | 
|    multiplier_inst/A_reg[3]/Q            DFF_X1        Rise  0.2850 0.1220 0.0270 2.00072  8.61211  10.6128           6       100      F             | 
|    multiplier_inst/inst2/write_data[3]                 Rise  0.2850 0.0000                                                                           | 
|    multiplier_inst/inst2/my_reg_reg[3]/D DFF_X1        Rise  0.2850 0.0000 0.0270          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst2/my_reg_reg[3]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                    CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                              Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst2/clk_CTS_1_PP_1                        Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X1 Rise  0.0410 0.0010 0.0190          1.8122                                      FA            | 
|    multiplier_inst/inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X1 Rise  0.1710 0.1300 0.1010 20.1258  22.7917  42.9175           24      100      FA   K        | 
|    multiplier_inst/inst2/my_reg_reg[3]/CK        DFF_X1        Rise  0.1720 0.0010 0.1010          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1720 0.1720 | 
| library hold check                       |  0.0260 0.1980 | 
| data required time                       |  0.1980        | 
|                                          |                | 
| data arrival time                        |  0.2850        | 
| data required time                       | -0.1980        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0880        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst2/my_reg_reg[1]/D 
  
 Path Start Point : multiplier_inst/A_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst2/my_reg_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    multiplier_inst/A_reg[1]/CK           DFF_X1        Rise  0.1630 0.0020 0.0760          0.949653                                    F             | 
|    multiplier_inst/A_reg[1]/Q            DFF_X1        Rise  0.2860 0.1230 0.0280 2.46761  8.61211  11.0797           6       100      F             | 
|    multiplier_inst/inst2/write_data[1]                 Rise  0.2860 0.0000                                                                           | 
|    multiplier_inst/inst2/my_reg_reg[1]/D DFF_X1        Rise  0.2860 0.0000 0.0280          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst2/my_reg_reg[1]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                    CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                              Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst2/clk_CTS_1_PP_1                        Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X1 Rise  0.0410 0.0010 0.0190          1.8122                                      FA            | 
|    multiplier_inst/inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X1 Rise  0.1710 0.1300 0.1010 20.1258  22.7917  42.9175           24      100      FA   K        | 
|    multiplier_inst/inst2/my_reg_reg[1]/CK        DFF_X1        Rise  0.1720 0.0010 0.1010          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1720 0.1720 | 
| library hold check                       |  0.0270 0.1990 | 
| data required time                       |  0.1990        | 
|                                          |                | 
| data arrival time                        |  0.2860        | 
| data required time                       | -0.1990        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0880        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[0]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg2_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400 0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670 0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480 0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier_inst/inst1/my_reg2_reg[0]/CK        DFF_X1        Rise  0.1480 0.0000 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg2_reg[0]/Q         DFF_X1        Rise  0.2480 0.1000 0.0080 0.365207 0.899702 1.26491           1       100      F             | 
|    multiplier_inst/inst1/read_data2[0]                          Rise  0.2480 0.0000                                                                           | 
|    multiplier_inst/i_0_64/B                       MUX2_X1       Rise  0.2480 0.0000 0.0080          0.944775                                                  | 
|    multiplier_inst/i_0_64/Z                       MUX2_X1       Rise  0.2820 0.0340 0.0080 0.359586 1.06234  1.42193           1       100                    | 
|    multiplier_inst/l8_reg[0]/D                    DFF_X1        Rise  0.2820 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0410 0.0010 0.0190          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0680 0.0270 0.0060 1.58621  1.42116  3.00738           1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1660 0.0980 0.0800 40.6932  53.1806  93.8738           56      100      F    K        | 
|    multiplier_inst/l8_reg[0]/CK          DFF_X1        Rise  0.1740 0.0080 0.0800          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0200 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2820        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0890        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[8]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg2_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000  0.0000 0.0000             0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390  0.0390 0.0180             5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390  0.0000                                                                                       | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390  0.0000                                                                                       | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400  0.0010 0.0180                      7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670  0.0270 0.0060             2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670  0.0000 0.0060                      1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480  0.0810 0.0590             28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                                 | 
|    multiplier_inst/inst1/my_reg2_reg[8]/CK        DFF_X1        Rise  0.1480  0.0000 0.0590                      0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg2_reg[8]/Q         DFF_X1        Rise  0.2480  0.1000 0.0080             0.24159  0.899702 1.14129           1       100      F             | 
|    multiplier_inst/inst1/read_data2[8]                          Rise  0.2480  0.0000                                                                                       | 
|    multiplier_inst/i_0_72/B                       MUX2_X1       Rise  0.2480  0.0000 0.0080                      0.944775                                                  | 
|    multiplier_inst/i_0_72/Z                       MUX2_X1       Rise  0.2830  0.0350 0.0090             0.646787 1.06234  1.70913           1       100                    | 
|    multiplier_inst/l8_reg[8]/D                    DFF_X1        Rise  0.2820 -0.0010 0.0090    -0.0010           1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[8]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0410 0.0010 0.0190          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0680 0.0270 0.0060 1.58621  1.42116  3.00738           1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1660 0.0980 0.0800 40.6932  53.1806  93.8738           56      100      F    K        | 
|    multiplier_inst/l8_reg[8]/CK          DFF_X1        Rise  0.1740 0.0080 0.0800          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0200 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2820        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0890        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[7]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg2_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000  0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000  0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390  0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400  0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670  0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670  0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480  0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    multiplier_inst/inst1/my_reg2_reg[7]/CK        DFF_X1        Rise  0.1470 -0.0010 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg2_reg[7]/Q         DFF_X1        Rise  0.2470  0.1000 0.0080 0.476081 0.899702 1.37578           1       100      F             | 
|    multiplier_inst/inst1/read_data2[7]                          Rise  0.2470  0.0000                                                                           | 
|    multiplier_inst/i_0_71/B                       MUX2_X1       Rise  0.2470  0.0000 0.0080          0.944775                                                  | 
|    multiplier_inst/i_0_71/Z                       MUX2_X1       Rise  0.2820  0.0350 0.0090 0.672327 1.06234  1.73467           1       100                    | 
|    multiplier_inst/l8_reg[7]/D                    DFF_X1        Rise  0.2820  0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0410 0.0010 0.0190          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0680 0.0270 0.0060 1.58621  1.42116  3.00738           1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1660 0.0980 0.0800 40.6932  53.1806  93.8738           56      100      F    K        | 
|    multiplier_inst/l8_reg[7]/CK          DFF_X1        Rise  0.1740 0.0080 0.0800          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0200 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2820        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0890        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[17]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg2_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000  0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000  0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390  0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400  0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670  0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670  0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480  0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    multiplier_inst/inst1/my_reg2_reg[17]/CK       DFF_X1        Rise  0.1470 -0.0010 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg2_reg[17]/Q        DFF_X1        Rise  0.2470  0.1000 0.0080 0.39719  0.899702 1.29689           1       100      F             | 
|    multiplier_inst/inst1/read_data2[17]                         Rise  0.2470  0.0000                                                                           | 
|    multiplier_inst/i_0_81/B                       MUX2_X1       Rise  0.2470  0.0000 0.0080          0.944775                                                  | 
|    multiplier_inst/i_0_81/Z                       MUX2_X1       Rise  0.2820  0.0350 0.0090 0.479248 1.06234  1.54159           1       100                    | 
|    multiplier_inst/l8_reg[17]/D                   DFF_X1        Rise  0.2820  0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0410 0.0010 0.0190          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0680 0.0270 0.0060 1.58621  1.42116  3.00738           1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1660 0.0980 0.0800 40.6932  53.1806  93.8738           56      100      F    K        | 
|    multiplier_inst/l8_reg[17]/CK         DFF_X1        Rise  0.1740 0.0080 0.0800          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0200 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2820        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0890        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[18]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg2_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000  0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000  0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390  0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400  0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670  0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670  0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480  0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    multiplier_inst/inst1/my_reg2_reg[18]/CK       DFF_X1        Rise  0.1470 -0.0010 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg2_reg[18]/Q        DFF_X1        Rise  0.2470  0.1000 0.0080 0.384709 0.899702 1.28441           1       100      F             | 
|    multiplier_inst/inst1/read_data2[18]                         Rise  0.2470  0.0000                                                                           | 
|    multiplier_inst/i_0_82/B                       MUX2_X1       Rise  0.2470  0.0000 0.0080          0.944775                                                  | 
|    multiplier_inst/i_0_82/Z                       MUX2_X1       Rise  0.2820  0.0350 0.0090 0.653036 1.06234  1.71538           1       100                    | 
|    multiplier_inst/l8_reg[18]/D                   DFF_X1        Rise  0.2820  0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0410 0.0010 0.0190          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0680 0.0270 0.0060 1.58621  1.42116  3.00738           1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1660 0.0980 0.0800 40.6932  53.1806  93.8738           56      100      F    K        | 
|    multiplier_inst/l8_reg[18]/CK         DFF_X1        Rise  0.1740 0.0080 0.0800          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0200 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2820        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0890        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[20]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg2_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000  0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000  0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390  0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400  0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670  0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670  0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480  0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    multiplier_inst/inst1/my_reg2_reg[20]/CK       DFF_X1        Rise  0.1470 -0.0010 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg2_reg[20]/Q        DFF_X1        Rise  0.2470  0.1000 0.0080 0.325138 0.899702 1.22484           1       100      F             | 
|    multiplier_inst/inst1/read_data2[20]                         Rise  0.2470  0.0000                                                                           | 
|    multiplier_inst/i_0_84/B                       MUX2_X1       Rise  0.2470  0.0000 0.0080          0.944775                                                  | 
|    multiplier_inst/i_0_84/Z                       MUX2_X1       Rise  0.2820  0.0350 0.0090 0.52685  1.06234  1.58919           1       100                    | 
|    multiplier_inst/l8_reg[20]/D                   DFF_X1        Rise  0.2820  0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0410 0.0010 0.0190          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0680 0.0270 0.0060 1.58621  1.42116  3.00738           1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1660 0.0980 0.0800 40.6932  53.1806  93.8738           56      100      F    K        | 
|    multiplier_inst/l8_reg[20]/CK         DFF_X1        Rise  0.1740 0.0080 0.0800          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0200 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2820        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0890        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[21]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg2_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000  0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000  0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390  0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400  0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670  0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670  0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480  0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    multiplier_inst/inst1/my_reg2_reg[21]/CK       DFF_X1        Rise  0.1470 -0.0010 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg2_reg[21]/Q        DFF_X1        Rise  0.2470  0.1000 0.0080 0.492432 0.899702 1.39213           1       100      F             | 
|    multiplier_inst/inst1/read_data2[21]                         Rise  0.2470  0.0000                                                                           | 
|    multiplier_inst/i_0_85/B                       MUX2_X1       Rise  0.2470  0.0000 0.0080          0.944775                                                  | 
|    multiplier_inst/i_0_85/Z                       MUX2_X1       Rise  0.2820  0.0350 0.0090 0.491357 1.06234  1.5537            1       100                    | 
|    multiplier_inst/l8_reg[21]/D                   DFF_X1        Rise  0.2820  0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0410 0.0010 0.0190          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0680 0.0270 0.0060 1.58621  1.42116  3.00738           1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1660 0.0980 0.0800 40.6932  53.1806  93.8738           56      100      F    K        | 
|    multiplier_inst/l8_reg[21]/CK         DFF_X1        Rise  0.1740 0.0080 0.0800          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0200 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2820        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0890        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[10]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg2_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000  0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000  0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390  0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400  0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670  0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670  0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480  0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    multiplier_inst/inst1/my_reg2_reg[10]/CK       DFF_X1        Rise  0.1460 -0.0020 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg2_reg[10]/Q        DFF_X1        Rise  0.2460  0.1000 0.0080 0.354369 0.899702 1.25407           1       100      F             | 
|    multiplier_inst/inst1/read_data2[10]                         Rise  0.2460  0.0000                                                                           | 
|    multiplier_inst/i_0_74/B                       MUX2_X1       Rise  0.2460  0.0000 0.0080          0.944775                                                  | 
|    multiplier_inst/i_0_74/Z                       MUX2_X1       Rise  0.2820  0.0360 0.0090 0.832809 1.06234  1.89515           1       100                    | 
|    multiplier_inst/l8_reg[10]/D                   DFF_X1        Rise  0.2820  0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0410 0.0010 0.0190          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0680 0.0270 0.0060 1.58621  1.42116  3.00738           1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1660 0.0980 0.0800 40.6932  53.1806  93.8738           56      100      F    K        | 
|    multiplier_inst/l8_reg[10]/CK         DFF_X1        Rise  0.1740 0.0080 0.0800          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0200 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2820        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0890        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[13]/D 
  
 Path Start Point : multiplier_inst/inst1/my_reg2_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000  0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000  0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0390  0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                         Rise  0.0390  0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK  CLKGATETST_X8 Rise  0.0400  0.0010 0.0180          7.95918                                     FA            | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/GCK CLKGATETST_X8 Rise  0.0670  0.0270 0.0060 2.26183  1.24879  3.51062           1       100      FA   K        | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/A        CLKBUF_X3     Rise  0.0670  0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/inst1/CTS_L3_c_tid1_3/Z        CLKBUF_X3     Rise  0.1480  0.0810 0.0590 28.8265  41.1091  69.9356           48      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    multiplier_inst/inst1/my_reg2_reg[13]/CK       DFF_X1        Rise  0.1460 -0.0020 0.0590          0.949653                                    F             | 
|    multiplier_inst/inst1/my_reg2_reg[13]/Q        DFF_X1        Rise  0.2460  0.1000 0.0080 0.440519 0.899702 1.34022           1       100      F             | 
|    multiplier_inst/inst1/read_data2[13]                         Rise  0.2460  0.0000                                                                           | 
|    multiplier_inst/i_0_77/B                       MUX2_X1       Rise  0.2460  0.0000 0.0080          0.944775                                                  | 
|    multiplier_inst/i_0_77/Z                       MUX2_X1       Rise  0.2820  0.0360 0.0090 0.790036 1.06234  1.85238           1       100                    | 
|    multiplier_inst/l8_reg[13]/D                   DFF_X1        Rise  0.2820  0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0410 0.0010 0.0190          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0680 0.0270 0.0060 1.58621  1.42116  3.00738           1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1660 0.0980 0.0800 40.6932  53.1806  93.8738           56      100      F    K        | 
|    multiplier_inst/l8_reg[13]/CK         DFF_X1        Rise  0.1740 0.0080 0.0800          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1740 0.1740 | 
| library hold check                       |  0.0200 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2820        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0890        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/clk_gate_f8_reg/E 
  
 Path Start Point : start 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/clk_gate_f8_reg (CLKGATETST_X8) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    start                                           Rise  0.2000 0.0000 0.0000 4.83855  5.53666  10.3752           5       100      cA            | 
|    multiplier_inst/start                           Rise  0.2000 0.0000                                                                           | 
|    multiplier_inst/clk_gate_f8_reg/E CLKGATETST_X8 Rise  0.2000 0.0000 0.0000          0.901507                                    FA            | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/clk_gate_f8_reg/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.0000 0.629819 1.42116 2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A          CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                    F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z          CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901 20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                    Rise  0.0400 0.0000                                                                          | 
|    multiplier_inst/CTS_L2_c_tid1_119/A CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                    F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574 4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A  CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                    F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z  CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918 8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                    FA            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1170 0.1170 | 
| library hold check                       | -0.0070 0.1100 | 
| data required time                       |  0.1100        | 
|                                          |                | 
| data arrival time                        |  0.2000        | 
| data required time                       | -0.1100        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0900        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 440M, CVMEM - 1830M, PVMEM - 2638M)
