#UNDERSTANDING OF "sky130_fd_sc_hd_tt_025C_1v80"
->typical lib, can be slow, typical, fast
->1.8V: voltage
->025C: temperature
-> P V T: TOGETHER DETERMINES HOW THE SILICONE IS GOING TO WORK, ACROSS ALL CORNERS
	P:PROCESS=>VARIATIONS DUE TO FABRICATION, DUE TO THE MACHINE IN USE
	V:VOLTAGE
	T:TEMPERATURE
techonology: cmos
delay model: table_lookup
time: 1ns
other metrics

#FIND THE LIBRARY:
find ~/.ciel -name "sky130_fd_sc_hd__tt_025C_1v80.lib"
path: /home/ank/.ciel/ciel/sky130/versions/a80ed405766c5d4f21c8bfca84552a7478fe75b2/sky130A/libs.ref/sky130_fd_sc_hd/lib/

liberty has the definition of and information on power, delay, area, timing associated with the pins of cells.

#Differnce between: and2_0 & and2_2:
	area: increases
	thus as the *_no. increases: area increases->larger cells employ wider transisters->faster->power also more->delay reduces

#HIERARCHAL SYNTHESIS AND FLAT SYNTHESIS:
	file used: multiple_modules.v
	STEPS:
```
yosys
read_liberty -lib /home/ank/.ciel/ciel/sky130/versions/a80ed405766c5d4f21c8bfca84552a7478fe75b2/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog multiple_modules.v
synth -top multiple_modules
abc -liberty /home/ank/.ciel/ciel/sky130/versions/a80ed405766c5d4f21c8bfca84552a7478fe75b2/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
-> 'flatten' 
show <specify the module name> (will show instantiation: hierarchal: the hierarchy is preserved)
write_verilog <your_generated_netlist_filename_hier.v>
#if don't want attr:
write_verilog -noattr <your_generated_netlist_filename_hier.v>
```

#Why does the tool choose an input inverted NAND implementation for OR?

CMOS always realise inverted funtions.
NOR + INV -> OR: will have a stacked PMOS: BAD, avoid. -> stacked NMOS: preferred -> cause Stacked PMOS has poor mobility. Also for good logical effort.

```
flatten
write_verilog <-noattr> <your_generated_netlist_filename_flat.v>
show <specify modulename>
```

#Synthesize at submodule level in a multiple module file:

```
yosys
read_liberty -lib /home/ank/.ciel/ciel/sky130/versions/a80ed405766c5d4f21c8bfca84552a7478fe75b2/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog multiple_modules.v
synth -top <sub_module_name>
abc -liberty /home/ank/.ciel/ciel/sky130/versions/a80ed405766c5d4f21c8bfca84552a7478fe75b2/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
show
```

#Why Submodule level synthesis?
->synthesize once, replicate multiple time and stitch together
->have multiple instances of same module
->massive design => DIVIDE AND CONQUER APPROACH

#How to design a FLOP & different flop coding styles:

## Why Flops?
output glitches due to prp delay.
GLITCH definition here:

more combinatinal ckt means more glitches.
thus we use a Flops (DFF) between combinational ckts.
Flop output is stable

Reset and Set: both can be Async or Sync.
design of sync and async reset and set, code and their pictorial representation.

Simulated: 
	dff async set & reset
	dff sync set & reset
	dff_asyncreset_syncreset
```
iverilog <filename.v> <tb_filename.v>
./a.out
gtkwave <tb_filename.vcd>
gtkwave ./<tb_filename.vcd>
```

Synthesis:
```
yosys
read_liberty -lib /home/ank/.ciel/ciel/sky130/versions/a80ed405766c5d4f21c8bfca84552a7478fe75b2/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog <filename.v>
synth -top <sub_module_name>
dfflibmap -liberty /home/ank/.ciel/ciel/sky130/versions/a80ed405766c5d4f21c8bfca84552a7478fe75b2/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
abc -liberty /home/ank/.ciel/ciel/sky130/versions/a80ed405766c5d4f21c8bfca84552a7478fe75b2/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
write_verilog <-noattr> <your_generated_netlist_filename_flat.v>
show
```

#Some Optimizations made by tool:
->defined active high set/reset macro in the liberty, tool uses inverter to provide and aling with low set/reset input in RTL code.
->multiply by 2^n => shift left by n (append 'n' number of zeros).
->multiply by 9 => 2x[2:0] mapped to [5:0].

