<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>display-training: chip/atxmega128a1/include/chip/sysclk.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.7.3 -->
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">display-training</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<h1>chip/atxmega128a1/include/chip/sysclk.h File Reference</h1>  </div>
</div>
<div class="contents">

<p>Chip-specific system clock management functions.  
<a href="#_details">More...</a></p>
<div class="textblock"><code>#include &lt;compiler.h&gt;</code><br/>
<code>#include &lt;clk/pll.h&gt;</code><br/>
<code>#include &lt;regs/xmega_pr.h&gt;</code><br/>
<code>#include &lt;regs/xmega_clk.h&gt;</code><br/>
<code>#include &lt;stdint.h&gt;</code><br/>
<code>#include &lt;stdbool.h&gt;</code><br/>
<code>#include &lt;assert.h&gt;</code><br/>
<code>#include &lt;chip/memory-map.h&gt;</code><br/>
<code>#include &lt;io.h&gt;</code><br/>
</div>
<p><a href="sysclk_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">System Clock Sources</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa8edbb5a577a618143af56c1949c3df"></a><!-- doxytag: member="sysclk.h::SYSCLK_SRC_RC2MHZ" ref="aaa8edbb5a577a618143af56c1949c3df" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCLK_SRC_RC2MHZ</b>&#160;&#160;&#160;0x00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad7a4daac37122837b0a892f7d6e19742"></a><!-- doxytag: member="sysclk.h::SYSCLK_SRC_RC32MHZ" ref="ad7a4daac37122837b0a892f7d6e19742" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCLK_SRC_RC32MHZ</b>&#160;&#160;&#160;0x01</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0775e9de5d25b08f9c02e292d4506d42"></a><!-- doxytag: member="sysclk.h::SYSCLK_SRC_RC32KHZ" ref="a0775e9de5d25b08f9c02e292d4506d42" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCLK_SRC_RC32KHZ</b>&#160;&#160;&#160;0x02</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5f3a380af0ad95a5bcf337bb30fd8f96"></a><!-- doxytag: member="sysclk.h::SYSCLK_SRC_XOSC" ref="a5f3a380af0ad95a5bcf337bb30fd8f96" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCLK_SRC_XOSC</b>&#160;&#160;&#160;0x03</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae4e485c90dca4752f087c0975a9e3498"></a><!-- doxytag: member="sysclk.h::SYSCLK_SRC_PLL" ref="ae4e485c90dca4752f087c0975a9e3498" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCLK_SRC_PLL</b>&#160;&#160;&#160;0x04</td></tr>
<tr><td colspan="2"><div class="groupHeader">System Clock Port Numbers</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sysclk_8h.html#a9a0a3b1b3b7a88e8365c5d975227f037">SYSCLK_PORT_GEN</a>&#160;&#160;&#160;XMEGA_PR_PRGEN</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">No particular port.  <a href="#a9a0a3b1b3b7a88e8365c5d975227f037"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sysclk_8h.html#a899af48bc551893044e7db037f358035">SYSCLK_PORT_A</a>&#160;&#160;&#160;XMEGA_PR_PRPA</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Devices on PORTA.  <a href="#a899af48bc551893044e7db037f358035"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sysclk_8h.html#a3f4ecb74348fb874937a073f782a3ba9">SYSCLK_PORT_B</a>&#160;&#160;&#160;XMEGA_PR_PRPB</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Devices on PORTB.  <a href="#a3f4ecb74348fb874937a073f782a3ba9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sysclk_8h.html#a832941afc9c6de7b8521c9e569d0d011">SYSCLK_PORT_C</a>&#160;&#160;&#160;XMEGA_PR_PRPC</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Devices on PORTC.  <a href="#a832941afc9c6de7b8521c9e569d0d011"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sysclk_8h.html#a4e2f9b25f3c13dc8cde4163bc43a9911">SYSCLK_PORT_D</a>&#160;&#160;&#160;XMEGA_PR_PRPD</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Devices on PORTD.  <a href="#a4e2f9b25f3c13dc8cde4163bc43a9911"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sysclk_8h.html#a8f449bbc55c3fd4313c7ef8ff32fdbca">SYSCLK_PORT_E</a>&#160;&#160;&#160;XMEGA_PR_PRPE</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Devices on PORTE.  <a href="#a8f449bbc55c3fd4313c7ef8ff32fdbca"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sysclk_8h.html#a499a61a46b1c2bd65c18a47c58b6b6fc">SYSCLK_PORT_F</a>&#160;&#160;&#160;XMEGA_PR_PRPF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Devices on PORTF.  <a href="#a499a61a46b1c2bd65c18a47c58b6b6fc"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Clocks not associated with any port</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sysclk_8h.html#ae6300bff0b95a94a293c343359d29b29">SYSCLK_DMA</a>&#160;&#160;&#160;(1U &lt;&lt; PR_DMA_BIT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Controller.  <a href="#ae6300bff0b95a94a293c343359d29b29"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sysclk_8h.html#aed9d475401acb4d84ff99e799085fcf8">SYSCLK_EVSYS</a>&#160;&#160;&#160;(1U &lt;&lt; PR_EVSYS_BIT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Event System.  <a href="#aed9d475401acb4d84ff99e799085fcf8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sysclk_8h.html#a23965e6672f9e02ad222f104261acd1a">SYSCLK_RTC</a>&#160;&#160;&#160;(1U &lt;&lt; PR_RTC_BIT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Real-Time Counter.  <a href="#a23965e6672f9e02ad222f104261acd1a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sysclk_8h.html#a30be147da40e89c8ea7fa6fd0ed30129">SYSCLK_EBI</a>&#160;&#160;&#160;(1U &lt;&lt; PR_EBI_BIT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Ext Bus Interface.  <a href="#a30be147da40e89c8ea7fa6fd0ed30129"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sysclk_8h.html#af5277864953c6741dba18c3dc180dd1e">SYSCLK_AES</a>&#160;&#160;&#160;(1U &lt;&lt; PR_AES_BIT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Module.  <a href="#af5277864953c6741dba18c3dc180dd1e"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Clocks on PORTA and PORTB</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sysclk_8h.html#acb129d5fc20d494debd5c72ae5459f18">SYSCLK_AC</a>&#160;&#160;&#160;(1U &lt;&lt; PR_AC_BIT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator.  <a href="#acb129d5fc20d494debd5c72ae5459f18"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sysclk_8h.html#a4c530814a371c788f9608e46b81feb93">SYSCLK_ADC</a>&#160;&#160;&#160;(1U &lt;&lt; PR_ADC_BIT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">A/D Converter.  <a href="#a4c530814a371c788f9608e46b81feb93"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sysclk_8h.html#a1a906a79658f393a0735f668f9ff2e5f">SYSCLK_DAC</a>&#160;&#160;&#160;(1U &lt;&lt; PR_DAC_BIT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">D/A Converter.  <a href="#a1a906a79658f393a0735f668f9ff2e5f"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Clocks on PORTC, PORTD, PORTE and PORTF</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sysclk_8h.html#abe7aa477c7c5b3887df1d762a750b04a">SYSCLK_TC0</a>&#160;&#160;&#160;(1U &lt;&lt; PR_TC0_BIT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/Counter 0.  <a href="#abe7aa477c7c5b3887df1d762a750b04a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sysclk_8h.html#a03be785696a3e76b1b3c6ea6104ac630">SYSCLK_TC1</a>&#160;&#160;&#160;(1U &lt;&lt; PR_TC1_BIT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/Counter 1.  <a href="#a03be785696a3e76b1b3c6ea6104ac630"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sysclk_8h.html#a60f56ce5bec478e5ea847e48f64ea3b3">SYSCLK_HIRES</a>&#160;&#160;&#160;(1U &lt;&lt; PR_HIRES_BIT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hi-Res Extension.  <a href="#a60f56ce5bec478e5ea847e48f64ea3b3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sysclk_8h.html#a4941f8bf9c260e3d982e281fd463fe26">SYSCLK_SPI</a>&#160;&#160;&#160;(1U &lt;&lt; PR_SPI_BIT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI controller.  <a href="#a4941f8bf9c260e3d982e281fd463fe26"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sysclk_8h.html#aeeea970aa1d68f0726f6ac7b19882491">SYSCLK_USART0</a>&#160;&#160;&#160;(1U &lt;&lt; PR_USART0_BIT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">USART 0.  <a href="#aeeea970aa1d68f0726f6ac7b19882491"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sysclk_8h.html#a1acb0cc02d975a6d9d4e92e56a2438a0">SYSCLK_USART1</a>&#160;&#160;&#160;(1U &lt;&lt; PR_USART1_BIT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">USART 1.  <a href="#a1acb0cc02d975a6d9d4e92e56a2438a0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sysclk_8h.html#ae6761c065555d454a6e104909f151289">SYSCLK_TWI</a>&#160;&#160;&#160;(1U &lt;&lt; PR_TWI_BIT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TWI controller.  <a href="#ae6761c065555d454a6e104909f151289"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static __always_inline bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga80d7b54778cb49c52a509eb10a34a8c4">sysclk_module_is_enabled</a> (<a class="el" href="group__stdint__group.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a> port, <a class="el" href="group__stdint__group.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a> id)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the synchronous clock is enabled for a module.  <a href="group__sysclk__group.html#ga80d7b54778cb49c52a509eb10a34a8c4"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Querying the system clock and its derived clocks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>The following functions may be used to query the current frequency of the system clock and the CPU and bus clocks derived from it. <a class="el" href="group__sysclk__group.html#ga4f078b193ed39eda16071c514569b8cb" title="Return the current rate in Hz of the main system clock.">sysclk_get_main_hz()</a> and <a class="el" href="group__sysclk__group.html#gae91bb547221cdd42b104342e8f776a28" title="Return the current rate in Hz of the CPU clock.">sysclk_get_cpu_hz()</a> can be assumed to be available on all platforms, although some platforms may define additional accessors for various chip-internal bus clocks. These are usually not intended to be queried directly by generic code. </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group__stdint__group.html#ga09a1e304d66d35dd47daffee9731edaa">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga4f078b193ed39eda16071c514569b8cb">sysclk_get_main_hz</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the current rate in Hz of the main system clock.  <a href="group__sysclk__group.html#ga4f078b193ed39eda16071c514569b8cb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group__stdint__group.html#ga09a1e304d66d35dd47daffee9731edaa">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gac4cdbacb40ce2c3a9ddfb9ee2078720f">sysclk_get_per4_hz</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the current rate in Hz of clk_PER4.  <a href="group__sysclk__group.html#gac4cdbacb40ce2c3a9ddfb9ee2078720f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group__stdint__group.html#ga09a1e304d66d35dd47daffee9731edaa">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gae967404bbe240b2091922e4cc959c841">sysclk_get_per2_hz</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the current rate in Hz of clk_PER2.  <a href="group__sysclk__group.html#gae967404bbe240b2091922e4cc959c841"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group__stdint__group.html#ga09a1e304d66d35dd47daffee9731edaa">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gae1a556fa8d3fb23bf1a6359c38c7c24f">sysclk_get_per_hz</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the current rate in Hz of clk_PER.  <a href="group__sysclk__group.html#gae1a556fa8d3fb23bf1a6359c38c7c24f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group__stdint__group.html#ga09a1e304d66d35dd47daffee9731edaa">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gae91bb547221cdd42b104342e8f776a28">sysclk_get_cpu_hz</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the current rate in Hz of the CPU clock.  <a href="group__sysclk__group.html#gae91bb547221cdd42b104342e8f776a28"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Enabling and disabling synchronous clocks</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga012b848a4e0d038e8e1d7432d0787554">sysclk_enable_module</a> (<a class="el" href="group__stdint__group.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a> port, <a class="el" href="group__stdint__group.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a> id)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the clock to peripheral <em>id</em> on port <em>port</em>.  <a href="group__sysclk__group.html#ga012b848a4e0d038e8e1d7432d0787554"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga0fae379b6a38fe79aaed24382f884029">sysclk_disable_module</a> (<a class="el" href="group__stdint__group.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a> port, <a class="el" href="group__stdint__group.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a> id)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the clock to peripheral <em>id</em> on port <em>port</em>.  <a href="group__sysclk__group.html#ga0fae379b6a38fe79aaed24382f884029"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">System Clock Initialization</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga242399e48a97739c88b4d0c00f6101de">sysclk_init</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the synchronous clock system.  <a href="group__sysclk__group.html#ga242399e48a97739c88b4d0c00f6101de"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>Chip-specific system clock management functions. </p>
<p>Copyright (C) 2009 - 2010 Atmel Corporation. All rights reserved. </p>

<p>Definition in file <a class="el" href="sysclk_8h_source.html">sysclk.h</a>.</p>
</div><hr/><h2>Define Documentation</h2>
<a class="anchor" id="acb129d5fc20d494debd5c72ae5459f18"></a><!-- doxytag: member="sysclk.h::SYSCLK_AC" ref="acb129d5fc20d494debd5c72ae5459f18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_AC&#160;&#160;&#160;(1U &lt;&lt; PR_AC_BIT)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Analog Comparator. </p>

<p>Definition at line <a class="el" href="sysclk_8h_source.html#l00082">82</a> of file <a class="el" href="sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4c530814a371c788f9608e46b81feb93"></a><!-- doxytag: member="sysclk.h::SYSCLK_ADC" ref="a4c530814a371c788f9608e46b81feb93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_ADC&#160;&#160;&#160;(1U &lt;&lt; PR_ADC_BIT)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>A/D Converter. </p>

<p>Definition at line <a class="el" href="sysclk_8h_source.html#l00083">83</a> of file <a class="el" href="sysclk_8h_source.html">sysclk.h</a>.</p>

<p>Referenced by <a class="el" href="board_2xplain_2include_2board_2touch_2resistive_2touch_8h_source.html#l00079">board_disable_touch_adc()</a>, and <a class="el" href="board_2xplain_2include_2board_2touch_2resistive_2touch_8h_source.html#l00067">board_enable_touch_adc()</a>.</p>

</div>
</div>
<a class="anchor" id="af5277864953c6741dba18c3dc180dd1e"></a><!-- doxytag: member="sysclk.h::SYSCLK_AES" ref="af5277864953c6741dba18c3dc180dd1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_AES&#160;&#160;&#160;(1U &lt;&lt; PR_AES_BIT)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>AES Module. </p>

<p>Definition at line <a class="el" href="sysclk_8h_source.html#l00074">74</a> of file <a class="el" href="sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1a906a79658f393a0735f668f9ff2e5f"></a><!-- doxytag: member="sysclk.h::SYSCLK_DAC" ref="a1a906a79658f393a0735f668f9ff2e5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_DAC&#160;&#160;&#160;(1U &lt;&lt; PR_DAC_BIT)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>D/A Converter. </p>

<p>Definition at line <a class="el" href="sysclk_8h_source.html#l00084">84</a> of file <a class="el" href="sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae6300bff0b95a94a293c343359d29b29"></a><!-- doxytag: member="sysclk.h::SYSCLK_DMA" ref="ae6300bff0b95a94a293c343359d29b29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_DMA&#160;&#160;&#160;(1U &lt;&lt; PR_DMA_BIT)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>DMA Controller. </p>

<p>Definition at line <a class="el" href="sysclk_8h_source.html#l00070">70</a> of file <a class="el" href="sysclk_8h_source.html">sysclk.h</a>.</p>

<p>Referenced by <a class="el" href="hx8347a__xmega_8h_source.html#l00148">gfx_init_comms()</a>.</p>

</div>
</div>
<a class="anchor" id="a30be147da40e89c8ea7fa6fd0ed30129"></a><!-- doxytag: member="sysclk.h::SYSCLK_EBI" ref="a30be147da40e89c8ea7fa6fd0ed30129" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_EBI&#160;&#160;&#160;(1U &lt;&lt; PR_EBI_BIT)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Ext Bus Interface. </p>

<p>Definition at line <a class="el" href="sysclk_8h_source.html#l00073">73</a> of file <a class="el" href="sysclk_8h_source.html">sysclk.h</a>.</p>

<p>Referenced by <a class="el" href="sdram_8h_source.html#l00121">board_disable_sdram()</a>, and <a class="el" href="sdram_8h_source.html#l00087">board_enable_sdram()</a>.</p>

</div>
</div>
<a class="anchor" id="aed9d475401acb4d84ff99e799085fcf8"></a><!-- doxytag: member="sysclk.h::SYSCLK_EVSYS" ref="aed9d475401acb4d84ff99e799085fcf8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_EVSYS&#160;&#160;&#160;(1U &lt;&lt; PR_EVSYS_BIT)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Event System. </p>

<p>Definition at line <a class="el" href="sysclk_8h_source.html#l00071">71</a> of file <a class="el" href="sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="a60f56ce5bec478e5ea847e48f64ea3b3"></a><!-- doxytag: member="sysclk.h::SYSCLK_HIRES" ref="a60f56ce5bec478e5ea847e48f64ea3b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_HIRES&#160;&#160;&#160;(1U &lt;&lt; PR_HIRES_BIT)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Hi-Res Extension. </p>

<p>Definition at line <a class="el" href="sysclk_8h_source.html#l00091">91</a> of file <a class="el" href="sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="a899af48bc551893044e7db037f358035"></a><!-- doxytag: member="sysclk.h::SYSCLK_PORT_A" ref="a899af48bc551893044e7db037f358035" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PORT_A&#160;&#160;&#160;XMEGA_PR_PRPA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Devices on PORTA. </p>

<p>Definition at line <a class="el" href="sysclk_8h_source.html#l00060">60</a> of file <a class="el" href="sysclk_8h_source.html">sysclk.h</a>.</p>

<p>Referenced by <a class="el" href="board_2xplain_2include_2board_2touch_2resistive_2touch_8h_source.html#l00079">board_disable_touch_adc()</a>, and <a class="el" href="board_2xplain_2include_2board_2touch_2resistive_2touch_8h_source.html#l00067">board_enable_touch_adc()</a>.</p>

</div>
</div>
<a class="anchor" id="a3f4ecb74348fb874937a073f782a3ba9"></a><!-- doxytag: member="sysclk.h::SYSCLK_PORT_B" ref="a3f4ecb74348fb874937a073f782a3ba9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PORT_B&#160;&#160;&#160;XMEGA_PR_PRPB</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Devices on PORTB. </p>

<p>Definition at line <a class="el" href="sysclk_8h_source.html#l00061">61</a> of file <a class="el" href="sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="a832941afc9c6de7b8521c9e569d0d011"></a><!-- doxytag: member="sysclk.h::SYSCLK_PORT_C" ref="a832941afc9c6de7b8521c9e569d0d011" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PORT_C&#160;&#160;&#160;XMEGA_PR_PRPC</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Devices on PORTC. </p>

<p>Definition at line <a class="el" href="sysclk_8h_source.html#l00062">62</a> of file <a class="el" href="sysclk_8h_source.html">sysclk.h</a>.</p>

<p>Referenced by <a class="el" href="tc_8h_source.html#l00057">tc_get_sysclk_port()</a>.</p>

</div>
</div>
<a class="anchor" id="a4e2f9b25f3c13dc8cde4163bc43a9911"></a><!-- doxytag: member="sysclk.h::SYSCLK_PORT_D" ref="a4e2f9b25f3c13dc8cde4163bc43a9911" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PORT_D&#160;&#160;&#160;XMEGA_PR_PRPD</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Devices on PORTD. </p>

<p>Definition at line <a class="el" href="sysclk_8h_source.html#l00063">63</a> of file <a class="el" href="sysclk_8h_source.html">sysclk.h</a>.</p>

<p>Referenced by <a class="el" href="hx8347a__xmega_8h_source.html#l00148">gfx_init_comms()</a>, and <a class="el" href="tc_8h_source.html#l00057">tc_get_sysclk_port()</a>.</p>

</div>
</div>
<a class="anchor" id="a8f449bbc55c3fd4313c7ef8ff32fdbca"></a><!-- doxytag: member="sysclk.h::SYSCLK_PORT_E" ref="a8f449bbc55c3fd4313c7ef8ff32fdbca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PORT_E&#160;&#160;&#160;XMEGA_PR_PRPE</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Devices on PORTE. </p>

<p>Definition at line <a class="el" href="sysclk_8h_source.html#l00064">64</a> of file <a class="el" href="sysclk_8h_source.html">sysclk.h</a>.</p>

<p>Referenced by <a class="el" href="tc_8h_source.html#l00057">tc_get_sysclk_port()</a>.</p>

</div>
</div>
<a class="anchor" id="a499a61a46b1c2bd65c18a47c58b6b6fc"></a><!-- doxytag: member="sysclk.h::SYSCLK_PORT_F" ref="a499a61a46b1c2bd65c18a47c58b6b6fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PORT_F&#160;&#160;&#160;XMEGA_PR_PRPF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Devices on PORTF. </p>

<p>Definition at line <a class="el" href="sysclk_8h_source.html#l00065">65</a> of file <a class="el" href="sysclk_8h_source.html">sysclk.h</a>.</p>

<p>Referenced by <a class="el" href="tc_8h_source.html#l00057">tc_get_sysclk_port()</a>.</p>

</div>
</div>
<a class="anchor" id="a9a0a3b1b3b7a88e8365c5d975227f037"></a><!-- doxytag: member="sysclk.h::SYSCLK_PORT_GEN" ref="a9a0a3b1b3b7a88e8365c5d975227f037" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PORT_GEN&#160;&#160;&#160;XMEGA_PR_PRGEN</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>No particular port. </p>

<p>Definition at line <a class="el" href="sysclk_8h_source.html#l00059">59</a> of file <a class="el" href="sysclk_8h_source.html">sysclk.h</a>.</p>

<p>Referenced by <a class="el" href="sdram_8h_source.html#l00121">board_disable_sdram()</a>, <a class="el" href="sdram_8h_source.html#l00087">board_enable_sdram()</a>, and <a class="el" href="hx8347a__xmega_8h_source.html#l00148">gfx_init_comms()</a>.</p>

</div>
</div>
<a class="anchor" id="a23965e6672f9e02ad222f104261acd1a"></a><!-- doxytag: member="sysclk.h::SYSCLK_RTC" ref="a23965e6672f9e02ad222f104261acd1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_RTC&#160;&#160;&#160;(1U &lt;&lt; PR_RTC_BIT)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Real-Time Counter. </p>

<p>Definition at line <a class="el" href="sysclk_8h_source.html#l00072">72</a> of file <a class="el" href="sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4941f8bf9c260e3d982e281fd463fe26"></a><!-- doxytag: member="sysclk.h::SYSCLK_SPI" ref="a4941f8bf9c260e3d982e281fd463fe26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_SPI&#160;&#160;&#160;(1U &lt;&lt; PR_SPI_BIT)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SPI controller. </p>

<p>Definition at line <a class="el" href="sysclk_8h_source.html#l00092">92</a> of file <a class="el" href="sysclk_8h_source.html">sysclk.h</a>.</p>

<p>Referenced by <a class="el" href="spi__xmega_8h_source.html#l00104">spi_priv_disable()</a>, and <a class="el" href="spi__xmega_8h_source.html#l00098">spi_priv_enable()</a>.</p>

</div>
</div>
<a class="anchor" id="abe7aa477c7c5b3887df1d762a750b04a"></a><!-- doxytag: member="sysclk.h::SYSCLK_TC0" ref="abe7aa477c7c5b3887df1d762a750b04a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_TC0&#160;&#160;&#160;(1U &lt;&lt; PR_TC0_BIT)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Timer/Counter 0. </p>

<p>Definition at line <a class="el" href="sysclk_8h_source.html#l00089">89</a> of file <a class="el" href="sysclk_8h_source.html">sysclk.h</a>.</p>

<p>Referenced by <a class="el" href="tc_8h_source.html#l00085">tc_get_sysclk_id()</a>.</p>

</div>
</div>
<a class="anchor" id="a03be785696a3e76b1b3c6ea6104ac630"></a><!-- doxytag: member="sysclk.h::SYSCLK_TC1" ref="a03be785696a3e76b1b3c6ea6104ac630" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_TC1&#160;&#160;&#160;(1U &lt;&lt; PR_TC1_BIT)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Timer/Counter 1. </p>

<p>Definition at line <a class="el" href="sysclk_8h_source.html#l00090">90</a> of file <a class="el" href="sysclk_8h_source.html">sysclk.h</a>.</p>

<p>Referenced by <a class="el" href="tc_8h_source.html#l00085">tc_get_sysclk_id()</a>.</p>

</div>
</div>
<a class="anchor" id="ae6761c065555d454a6e104909f151289"></a><!-- doxytag: member="sysclk.h::SYSCLK_TWI" ref="ae6761c065555d454a6e104909f151289" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_TWI&#160;&#160;&#160;(1U &lt;&lt; PR_TWI_BIT)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>TWI controller. </p>

<p>Definition at line <a class="el" href="sysclk_8h_source.html#l00095">95</a> of file <a class="el" href="sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="aeeea970aa1d68f0726f6ac7b19882491"></a><!-- doxytag: member="sysclk.h::SYSCLK_USART0" ref="aeeea970aa1d68f0726f6ac7b19882491" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_USART0&#160;&#160;&#160;(1U &lt;&lt; PR_USART0_BIT)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>USART 0. </p>

<p>Definition at line <a class="el" href="sysclk_8h_source.html#l00093">93</a> of file <a class="el" href="sysclk_8h_source.html">sysclk.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1acb0cc02d975a6d9d4e92e56a2438a0"></a><!-- doxytag: member="sysclk.h::SYSCLK_USART1" ref="a1acb0cc02d975a6d9d4e92e56a2438a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_USART1&#160;&#160;&#160;(1U &lt;&lt; PR_USART1_BIT)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>USART 1. </p>

<p>Definition at line <a class="el" href="sysclk_8h_source.html#l00094">94</a> of file <a class="el" href="sysclk_8h_source.html">sysclk.h</a>.</p>

<p>Referenced by <a class="el" href="hx8347a__xmega_8h_source.html#l00148">gfx_init_comms()</a>.</p>

</div>
</div>
</div>
<hr class="footer"/><address class="footer"><small>Generated on Wed Apr 6 2011 09:50:22 for display-training by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.3 </small></address>
</body>
</html>
