<stg><name>linear_activation</name>


<trans_list>

<trans id="498" from="1" to="2">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="2" to="5">
<condition id="295">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="2" to="3">
<condition id="298">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="3" to="4">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="4" to="2">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="5" to="6">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="6" to="9">
<condition id="299">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="6" to="7">
<condition id="302">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="7" to="8">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="8" to="6">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader93.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i32* %data_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str82, i32 0, i32 0, [1 x i8]* @p_str83, [1 x i8]* @p_str84, [1 x i8]* @p_str85, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str86, [1 x i8]* @p_str87)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader93.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i8* %data_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str68, i32 0, i32 0, [1 x i8]* @p_str69, [1 x i8]* @p_str70, [1 x i8]* @p_str71, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str72, [1 x i8]* @p_str73)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
.preheader93.preheader:2  br label %.preheader93

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:0  %acc_63_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_63_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_63_V"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:1  %acc_62_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_62_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_62_V"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:2  %acc_61_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_61_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_61_V"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:3  %acc_60_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_60_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_60_V"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:4  %acc_59_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_59_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_59_V"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:5  %acc_58_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_58_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_58_V"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:6  %acc_57_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_57_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_57_V"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:7  %acc_56_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_56_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_56_V"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:8  %acc_55_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_55_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_55_V"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:9  %acc_54_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_54_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_54_V"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:10  %acc_53_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_53_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_53_V"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:11  %acc_52_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_52_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_52_V"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:12  %acc_51_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_51_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_51_V"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:13  %acc_50_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_50_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_50_V"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:14  %acc_49_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_49_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_49_V"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:15  %acc_48_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_48_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_48_V"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:16  %acc_47_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_47_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_47_V"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:17  %acc_46_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_46_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_46_V"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:18  %acc_45_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_45_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_45_V"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:19  %acc_44_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_44_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_44_V"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:20  %acc_43_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_43_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_43_V"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:21  %acc_42_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_42_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_42_V"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:22  %acc_41_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_41_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_41_V"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:23  %acc_40_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_40_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_40_V"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:24  %acc_39_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_39_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_39_V"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:25  %acc_38_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_38_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_38_V"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:26  %acc_37_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_37_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_37_V"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:27  %acc_36_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_36_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_36_V"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:28  %acc_35_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_35_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_35_V"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:29  %acc_34_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_34_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_34_V"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:30  %acc_33_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_33_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_33_V"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:31  %acc_32_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_32_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_32_V"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:32  %acc_31_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_31_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_31_V"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:33  %acc_30_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_30_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_30_V"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:34  %acc_29_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_29_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_29_V"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:35  %acc_28_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_28_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_28_V"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:36  %acc_27_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_27_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_27_V"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:37  %acc_26_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_26_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_26_V"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:38  %acc_25_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_25_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_25_V"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:39  %acc_24_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_24_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_24_V"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:40  %acc_23_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_23_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_23_V"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:41  %acc_22_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_22_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_22_V"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:42  %acc_21_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_21_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_21_V"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:43  %acc_20_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_20_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_20_V"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:44  %acc_19_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_19_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_19_V"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:45  %acc_18_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_18_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_18_V"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:46  %acc_17_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_17_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_17_V"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:47  %acc_16_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_16_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_16_V"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:48  %acc_15_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_15_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_15_V"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:49  %acc_14_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_14_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_14_V"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:50  %acc_13_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_13_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_13_V"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:51  %acc_12_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_12_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_12_V"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:52  %acc_11_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_11_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_11_V"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:53  %acc_10_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_10_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_10_V"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:54  %acc_9_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_9_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_9_V"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:55  %acc_8_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_8_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_8_V"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:56  %acc_7_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_7_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_7_V"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:57  %acc_6_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_6_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_6_V"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:58  %acc_5_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_5_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_5_V"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:59  %acc_4_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_4_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_4_V"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:60  %acc_3_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_3_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_3_V"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:61  %acc_2_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_2_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_2_V"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:62  %acc_1_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_1_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_1_V"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
.preheader93:63  %acc_0_V = phi i25 [ 0, %.preheader93.preheader ], [ %acc_0_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_0_V"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader93:64  %ii = phi i10 [ 0, %.preheader93.preheader ], [ %ii_2, %0 ]

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader93:65  %exitcond2 = icmp eq i10 %ii, -240

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader93:66  %ii_2 = add i10 %ii, 1

]]></Node>
<StgValue><ssdm name="ii_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader93:67  br i1 %exitcond2, label %.preheader.preheader, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="10">
<![CDATA[
:5  %tmp_s = zext i10 %ii to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %L1_WEIGHTS_V_addr = getelementptr [784 x i512]* @L1_WEIGHTS_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="L1_WEIGHTS_V_addr"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="512" op_0_bw="10">
<![CDATA[
:8  %L1_WEIGHTS_V_load = load i512* %L1_WEIGHTS_V_addr, align 16

]]></Node>
<StgValue><ssdm name="L1_WEIGHTS_V_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="84" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp_V_2 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %data_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="512" op_0_bw="10">
<![CDATA[
:8  %L1_WEIGHTS_V_load = load i512* %L1_WEIGHTS_V_addr, align 16

]]></Node>
<StgValue><ssdm name="L1_WEIGHTS_V_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="512">
<![CDATA[
:9  %tmp_4 = trunc i512 %L1_WEIGHTS_V_load to i8

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24  %tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:29  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:34  %tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:39  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:44  %tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:49  %tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:54  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 72, i32 79)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:59  %tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 80, i32 87)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:64  %tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 88, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:69  %tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 96, i32 103)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:74  %tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 104, i32 111)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:79  %tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 112, i32 119)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:84  %tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 120, i32 127)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:89  %tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 128, i32 135)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:94  %tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 136, i32 143)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:99  %tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 144, i32 151)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:104  %tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 152, i32 159)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:109  %tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 160, i32 167)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:114  %tmp_24 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 168, i32 175)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:119  %tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 176, i32 183)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:124  %tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 184, i32 191)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:129  %tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 192, i32 199)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:134  %tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 200, i32 207)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:139  %tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 208, i32 215)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:144  %tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 216, i32 223)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:149  %tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 224, i32 231)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:154  %tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 232, i32 239)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:159  %tmp_33 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 240, i32 247)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:164  %tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 248, i32 255)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:169  %tmp_35 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 256, i32 263)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:174  %tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 264, i32 271)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:179  %tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 272, i32 279)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:184  %tmp_38 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 280, i32 287)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:189  %tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 288, i32 295)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:194  %tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 296, i32 303)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:199  %tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 304, i32 311)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:204  %tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 312, i32 319)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:209  %tmp_43 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 320, i32 327)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:214  %tmp_44 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 328, i32 335)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:219  %tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 336, i32 343)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:224  %tmp_46 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 344, i32 351)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:229  %tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 352, i32 359)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:234  %tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 360, i32 367)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:239  %tmp_49 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 368, i32 375)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:244  %tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 376, i32 383)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:249  %tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 384, i32 391)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:254  %tmp_52 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 392, i32 399)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:259  %tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 400, i32 407)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:264  %tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 408, i32 415)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:269  %tmp_55 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 416, i32 423)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:274  %tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 424, i32 431)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:279  %tmp_57 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 432, i32 439)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:284  %tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 440, i32 447)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:289  %tmp_59 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 448, i32 455)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:294  %tmp_60 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 456, i32 463)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:299  %tmp_61 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 464, i32 471)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:304  %tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 472, i32 479)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:309  %tmp_63 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 480, i32 487)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:314  %tmp_64 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 488, i32 495)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:319  %tmp_65 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 496, i32 503)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:324  %tmp_66 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %L1_WEIGHTS_V_load, i32 504, i32 511)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="8">
<![CDATA[
:6  %lhs_V = sext i8 %tmp_V_2 to i16

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="8">
<![CDATA[
:10  %rhs_V = sext i8 %tmp_4 to i16

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %r_V = mul i16 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="25" op_0_bw="16">
<![CDATA[
:12  %tmp_5_cast = sext i16 %r_V to i25

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:13  %acc_0_V_1 = add i25 %acc_0_V, %tmp_5_cast

]]></Node>
<StgValue><ssdm name="acc_0_V_1"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="8">
<![CDATA[
:15  %rhs_V_1 = sext i8 %tmp_6 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:16  %r_V_1 = mul i16 %rhs_V_1, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="25" op_0_bw="16">
<![CDATA[
:17  %tmp_5_1_cast = sext i16 %r_V_1 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_1_cast"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:18  %acc_1_V_1 = add i25 %acc_1_V, %tmp_5_1_cast

]]></Node>
<StgValue><ssdm name="acc_1_V_1"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="8">
<![CDATA[
:20  %rhs_V_2 = sext i8 %tmp_7 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:21  %r_V_2 = mul i16 %rhs_V_2, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="25" op_0_bw="16">
<![CDATA[
:22  %tmp_5_2_cast = sext i16 %r_V_2 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_2_cast"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:23  %acc_2_V_1 = add i25 %acc_2_V, %tmp_5_2_cast

]]></Node>
<StgValue><ssdm name="acc_2_V_1"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="8">
<![CDATA[
:25  %rhs_V_3 = sext i8 %tmp_8 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:26  %r_V_3 = mul i16 %rhs_V_3, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="25" op_0_bw="16">
<![CDATA[
:27  %tmp_5_3_cast = sext i16 %r_V_3 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_3_cast"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:28  %acc_3_V_1 = add i25 %acc_3_V, %tmp_5_3_cast

]]></Node>
<StgValue><ssdm name="acc_3_V_1"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="8">
<![CDATA[
:30  %rhs_V_4 = sext i8 %tmp_9 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:31  %r_V_4 = mul i16 %rhs_V_4, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="25" op_0_bw="16">
<![CDATA[
:32  %tmp_5_4_cast = sext i16 %r_V_4 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_4_cast"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:33  %acc_4_V_1 = add i25 %acc_4_V, %tmp_5_4_cast

]]></Node>
<StgValue><ssdm name="acc_4_V_1"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="8">
<![CDATA[
:35  %rhs_V_5 = sext i8 %tmp_3 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_5"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:36  %r_V_5 = mul i16 %rhs_V_5, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="25" op_0_bw="16">
<![CDATA[
:37  %tmp_5_5_cast = sext i16 %r_V_5 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_5_cast"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:38  %acc_5_V_1 = add i25 %acc_5_V, %tmp_5_5_cast

]]></Node>
<StgValue><ssdm name="acc_5_V_1"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="8">
<![CDATA[
:40  %rhs_V_6 = sext i8 %tmp_5 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_6"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:41  %r_V_6 = mul i16 %rhs_V_6, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="25" op_0_bw="16">
<![CDATA[
:42  %tmp_5_6_cast = sext i16 %r_V_6 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_6_cast"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:43  %acc_6_V_1 = add i25 %acc_6_V, %tmp_5_6_cast

]]></Node>
<StgValue><ssdm name="acc_6_V_1"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="8">
<![CDATA[
:45  %rhs_V_7 = sext i8 %tmp_10 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_7"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:46  %r_V_7 = mul i16 %rhs_V_7, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="25" op_0_bw="16">
<![CDATA[
:47  %tmp_5_7_cast = sext i16 %r_V_7 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_7_cast"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:48  %acc_7_V_1 = add i25 %acc_7_V, %tmp_5_7_cast

]]></Node>
<StgValue><ssdm name="acc_7_V_1"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="8">
<![CDATA[
:50  %rhs_V_8 = sext i8 %tmp_11 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_8"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:51  %r_V_8 = mul i16 %rhs_V_8, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="25" op_0_bw="16">
<![CDATA[
:52  %tmp_5_8_cast = sext i16 %r_V_8 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_8_cast"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:53  %acc_8_V_1 = add i25 %acc_8_V, %tmp_5_8_cast

]]></Node>
<StgValue><ssdm name="acc_8_V_1"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="8">
<![CDATA[
:55  %rhs_V_9 = sext i8 %tmp_12 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_9"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:56  %r_V_9 = mul i16 %rhs_V_9, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="25" op_0_bw="16">
<![CDATA[
:57  %tmp_5_9_cast = sext i16 %r_V_9 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_9_cast"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:58  %acc_9_V_1 = add i25 %acc_9_V, %tmp_5_9_cast

]]></Node>
<StgValue><ssdm name="acc_9_V_1"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="8">
<![CDATA[
:60  %rhs_V_s = sext i8 %tmp_13 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_s"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:61  %r_V_s = mul i16 %rhs_V_s, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="25" op_0_bw="16">
<![CDATA[
:62  %tmp_5_cast_18 = sext i16 %r_V_s to i25

]]></Node>
<StgValue><ssdm name="tmp_5_cast_18"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:63  %acc_10_V_1 = add i25 %acc_10_V, %tmp_5_cast_18

]]></Node>
<StgValue><ssdm name="acc_10_V_1"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="8">
<![CDATA[
:65  %rhs_V_10 = sext i8 %tmp_14 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_10"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:66  %r_V_10 = mul i16 %rhs_V_10, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="25" op_0_bw="16">
<![CDATA[
:67  %tmp_5_10_cast = sext i16 %r_V_10 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_10_cast"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:68  %acc_11_V_1 = add i25 %acc_11_V, %tmp_5_10_cast

]]></Node>
<StgValue><ssdm name="acc_11_V_1"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="8">
<![CDATA[
:70  %rhs_V_11 = sext i8 %tmp_15 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_11"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:71  %r_V_11 = mul i16 %rhs_V_11, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="25" op_0_bw="16">
<![CDATA[
:72  %tmp_5_11_cast = sext i16 %r_V_11 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_11_cast"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:73  %acc_12_V_1 = add i25 %acc_12_V, %tmp_5_11_cast

]]></Node>
<StgValue><ssdm name="acc_12_V_1"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="8">
<![CDATA[
:75  %rhs_V_12 = sext i8 %tmp_16 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_12"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:76  %r_V_12 = mul i16 %rhs_V_12, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="25" op_0_bw="16">
<![CDATA[
:77  %tmp_5_12_cast = sext i16 %r_V_12 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_12_cast"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:78  %acc_13_V_1 = add i25 %acc_13_V, %tmp_5_12_cast

]]></Node>
<StgValue><ssdm name="acc_13_V_1"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="8">
<![CDATA[
:80  %rhs_V_13 = sext i8 %tmp_17 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_13"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:81  %r_V_13 = mul i16 %rhs_V_13, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="25" op_0_bw="16">
<![CDATA[
:82  %tmp_5_13_cast = sext i16 %r_V_13 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_13_cast"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:83  %acc_14_V_1 = add i25 %acc_14_V, %tmp_5_13_cast

]]></Node>
<StgValue><ssdm name="acc_14_V_1"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="8">
<![CDATA[
:85  %rhs_V_14 = sext i8 %tmp_18 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_14"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:86  %r_V_14 = mul i16 %rhs_V_14, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="25" op_0_bw="16">
<![CDATA[
:87  %tmp_5_14_cast = sext i16 %r_V_14 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_14_cast"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:88  %acc_15_V_1 = add i25 %acc_15_V, %tmp_5_14_cast

]]></Node>
<StgValue><ssdm name="acc_15_V_1"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="8">
<![CDATA[
:90  %rhs_V_15 = sext i8 %tmp_19 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_15"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:91  %r_V_15 = mul i16 %rhs_V_15, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="25" op_0_bw="16">
<![CDATA[
:92  %tmp_5_15_cast = sext i16 %r_V_15 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_15_cast"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:93  %acc_16_V_1 = add i25 %acc_16_V, %tmp_5_15_cast

]]></Node>
<StgValue><ssdm name="acc_16_V_1"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="8">
<![CDATA[
:95  %rhs_V_16 = sext i8 %tmp_20 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_16"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:96  %r_V_16 = mul i16 %rhs_V_16, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="25" op_0_bw="16">
<![CDATA[
:97  %tmp_5_16_cast = sext i16 %r_V_16 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_16_cast"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:98  %acc_17_V_1 = add i25 %acc_17_V, %tmp_5_16_cast

]]></Node>
<StgValue><ssdm name="acc_17_V_1"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="8">
<![CDATA[
:100  %rhs_V_17 = sext i8 %tmp_21 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_17"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:101  %r_V_17 = mul i16 %rhs_V_17, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="25" op_0_bw="16">
<![CDATA[
:102  %tmp_5_17_cast = sext i16 %r_V_17 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_17_cast"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:103  %acc_18_V_1 = add i25 %acc_18_V, %tmp_5_17_cast

]]></Node>
<StgValue><ssdm name="acc_18_V_1"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="8">
<![CDATA[
:105  %rhs_V_18 = sext i8 %tmp_22 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_18"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:106  %r_V_18 = mul i16 %rhs_V_18, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="25" op_0_bw="16">
<![CDATA[
:107  %tmp_5_18_cast = sext i16 %r_V_18 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_18_cast"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:108  %acc_19_V_1 = add i25 %acc_19_V, %tmp_5_18_cast

]]></Node>
<StgValue><ssdm name="acc_19_V_1"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="8">
<![CDATA[
:110  %rhs_V_19 = sext i8 %tmp_23 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_19"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:111  %r_V_19 = mul i16 %rhs_V_19, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="25" op_0_bw="16">
<![CDATA[
:112  %tmp_5_19_cast = sext i16 %r_V_19 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_19_cast"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:113  %acc_20_V_1 = add i25 %acc_20_V, %tmp_5_19_cast

]]></Node>
<StgValue><ssdm name="acc_20_V_1"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="8">
<![CDATA[
:115  %rhs_V_20 = sext i8 %tmp_24 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_20"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:116  %r_V_20 = mul i16 %rhs_V_20, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="25" op_0_bw="16">
<![CDATA[
:117  %tmp_5_20_cast = sext i16 %r_V_20 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_20_cast"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:118  %acc_21_V_1 = add i25 %acc_21_V, %tmp_5_20_cast

]]></Node>
<StgValue><ssdm name="acc_21_V_1"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="8">
<![CDATA[
:120  %rhs_V_21 = sext i8 %tmp_25 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_21"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:121  %r_V_21 = mul i16 %rhs_V_21, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="25" op_0_bw="16">
<![CDATA[
:122  %tmp_5_21_cast = sext i16 %r_V_21 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_21_cast"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:123  %acc_22_V_1 = add i25 %acc_22_V, %tmp_5_21_cast

]]></Node>
<StgValue><ssdm name="acc_22_V_1"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="8">
<![CDATA[
:125  %rhs_V_22 = sext i8 %tmp_26 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_22"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:126  %r_V_22 = mul i16 %rhs_V_22, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="25" op_0_bw="16">
<![CDATA[
:127  %tmp_5_22_cast = sext i16 %r_V_22 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_22_cast"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:128  %acc_23_V_1 = add i25 %acc_23_V, %tmp_5_22_cast

]]></Node>
<StgValue><ssdm name="acc_23_V_1"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="8">
<![CDATA[
:130  %rhs_V_23 = sext i8 %tmp_27 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_23"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:131  %r_V_23 = mul i16 %rhs_V_23, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="25" op_0_bw="16">
<![CDATA[
:132  %tmp_5_23_cast = sext i16 %r_V_23 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_23_cast"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:133  %acc_24_V_1 = add i25 %acc_24_V, %tmp_5_23_cast

]]></Node>
<StgValue><ssdm name="acc_24_V_1"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="8">
<![CDATA[
:135  %rhs_V_24 = sext i8 %tmp_28 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_24"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:136  %r_V_24 = mul i16 %rhs_V_24, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="25" op_0_bw="16">
<![CDATA[
:137  %tmp_5_24_cast = sext i16 %r_V_24 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_24_cast"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:138  %acc_25_V_1 = add i25 %acc_25_V, %tmp_5_24_cast

]]></Node>
<StgValue><ssdm name="acc_25_V_1"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="8">
<![CDATA[
:140  %rhs_V_25 = sext i8 %tmp_29 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_25"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:141  %r_V_25 = mul i16 %rhs_V_25, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="25" op_0_bw="16">
<![CDATA[
:142  %tmp_5_25_cast = sext i16 %r_V_25 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_25_cast"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:143  %acc_26_V_1 = add i25 %acc_26_V, %tmp_5_25_cast

]]></Node>
<StgValue><ssdm name="acc_26_V_1"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="8">
<![CDATA[
:145  %rhs_V_26 = sext i8 %tmp_30 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_26"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:146  %r_V_26 = mul i16 %rhs_V_26, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_26"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="25" op_0_bw="16">
<![CDATA[
:147  %tmp_5_26_cast = sext i16 %r_V_26 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_26_cast"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:148  %acc_27_V_1 = add i25 %acc_27_V, %tmp_5_26_cast

]]></Node>
<StgValue><ssdm name="acc_27_V_1"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="8">
<![CDATA[
:150  %rhs_V_27 = sext i8 %tmp_31 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_27"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:151  %r_V_27 = mul i16 %rhs_V_27, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="25" op_0_bw="16">
<![CDATA[
:152  %tmp_5_27_cast = sext i16 %r_V_27 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_27_cast"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:153  %acc_28_V_1 = add i25 %acc_28_V, %tmp_5_27_cast

]]></Node>
<StgValue><ssdm name="acc_28_V_1"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="8">
<![CDATA[
:155  %rhs_V_28 = sext i8 %tmp_32 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_28"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:156  %r_V_28 = mul i16 %rhs_V_28, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="25" op_0_bw="16">
<![CDATA[
:157  %tmp_5_28_cast = sext i16 %r_V_28 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_28_cast"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:158  %acc_29_V_1 = add i25 %acc_29_V, %tmp_5_28_cast

]]></Node>
<StgValue><ssdm name="acc_29_V_1"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="8">
<![CDATA[
:160  %rhs_V_29 = sext i8 %tmp_33 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_29"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:161  %r_V_29 = mul i16 %rhs_V_29, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="25" op_0_bw="16">
<![CDATA[
:162  %tmp_5_29_cast = sext i16 %r_V_29 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_29_cast"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:163  %acc_30_V_1 = add i25 %acc_30_V, %tmp_5_29_cast

]]></Node>
<StgValue><ssdm name="acc_30_V_1"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="8">
<![CDATA[
:165  %rhs_V_30 = sext i8 %tmp_34 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_30"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:166  %r_V_30 = mul i16 %rhs_V_30, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_30"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="25" op_0_bw="16">
<![CDATA[
:167  %tmp_5_30_cast = sext i16 %r_V_30 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_30_cast"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:168  %acc_31_V_1 = add i25 %acc_31_V, %tmp_5_30_cast

]]></Node>
<StgValue><ssdm name="acc_31_V_1"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="8">
<![CDATA[
:170  %rhs_V_31 = sext i8 %tmp_35 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_31"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:171  %r_V_31 = mul i16 %rhs_V_31, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_31"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="25" op_0_bw="16">
<![CDATA[
:172  %tmp_5_31_cast = sext i16 %r_V_31 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_31_cast"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:173  %acc_32_V_1 = add i25 %acc_32_V, %tmp_5_31_cast

]]></Node>
<StgValue><ssdm name="acc_32_V_1"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="8">
<![CDATA[
:175  %rhs_V_32 = sext i8 %tmp_36 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_32"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:176  %r_V_32 = mul i16 %rhs_V_32, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="25" op_0_bw="16">
<![CDATA[
:177  %tmp_5_32_cast = sext i16 %r_V_32 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_32_cast"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:178  %acc_33_V_1 = add i25 %acc_33_V, %tmp_5_32_cast

]]></Node>
<StgValue><ssdm name="acc_33_V_1"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="8">
<![CDATA[
:180  %rhs_V_33 = sext i8 %tmp_37 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_33"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:181  %r_V_33 = mul i16 %rhs_V_33, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_33"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="25" op_0_bw="16">
<![CDATA[
:182  %tmp_5_33_cast = sext i16 %r_V_33 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_33_cast"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:183  %acc_34_V_1 = add i25 %acc_34_V, %tmp_5_33_cast

]]></Node>
<StgValue><ssdm name="acc_34_V_1"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="8">
<![CDATA[
:185  %rhs_V_34 = sext i8 %tmp_38 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_34"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:186  %r_V_34 = mul i16 %rhs_V_34, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="25" op_0_bw="16">
<![CDATA[
:187  %tmp_5_34_cast = sext i16 %r_V_34 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_34_cast"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:188  %acc_35_V_1 = add i25 %acc_35_V, %tmp_5_34_cast

]]></Node>
<StgValue><ssdm name="acc_35_V_1"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="8">
<![CDATA[
:190  %rhs_V_35 = sext i8 %tmp_39 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_35"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:191  %r_V_35 = mul i16 %rhs_V_35, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="25" op_0_bw="16">
<![CDATA[
:192  %tmp_5_35_cast = sext i16 %r_V_35 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_35_cast"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:193  %acc_36_V_1 = add i25 %acc_36_V, %tmp_5_35_cast

]]></Node>
<StgValue><ssdm name="acc_36_V_1"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="8">
<![CDATA[
:195  %rhs_V_36 = sext i8 %tmp_40 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_36"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:196  %r_V_36 = mul i16 %rhs_V_36, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="25" op_0_bw="16">
<![CDATA[
:197  %tmp_5_36_cast = sext i16 %r_V_36 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_36_cast"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:198  %acc_37_V_1 = add i25 %acc_37_V, %tmp_5_36_cast

]]></Node>
<StgValue><ssdm name="acc_37_V_1"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="8">
<![CDATA[
:200  %rhs_V_37 = sext i8 %tmp_41 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_37"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:201  %r_V_37 = mul i16 %rhs_V_37, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_37"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="25" op_0_bw="16">
<![CDATA[
:202  %tmp_5_37_cast = sext i16 %r_V_37 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_37_cast"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:203  %acc_38_V_1 = add i25 %acc_38_V, %tmp_5_37_cast

]]></Node>
<StgValue><ssdm name="acc_38_V_1"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="8">
<![CDATA[
:205  %rhs_V_38 = sext i8 %tmp_42 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_38"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:206  %r_V_38 = mul i16 %rhs_V_38, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_38"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="25" op_0_bw="16">
<![CDATA[
:207  %tmp_5_38_cast = sext i16 %r_V_38 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_38_cast"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:208  %acc_39_V_1 = add i25 %acc_39_V, %tmp_5_38_cast

]]></Node>
<StgValue><ssdm name="acc_39_V_1"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="8">
<![CDATA[
:210  %rhs_V_39 = sext i8 %tmp_43 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_39"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:211  %r_V_39 = mul i16 %rhs_V_39, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_39"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="25" op_0_bw="16">
<![CDATA[
:212  %tmp_5_39_cast = sext i16 %r_V_39 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_39_cast"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:213  %acc_40_V_1 = add i25 %acc_40_V, %tmp_5_39_cast

]]></Node>
<StgValue><ssdm name="acc_40_V_1"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="8">
<![CDATA[
:215  %rhs_V_40 = sext i8 %tmp_44 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_40"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:216  %r_V_40 = mul i16 %rhs_V_40, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_40"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="25" op_0_bw="16">
<![CDATA[
:217  %tmp_5_40_cast = sext i16 %r_V_40 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_40_cast"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:218  %acc_41_V_1 = add i25 %acc_41_V, %tmp_5_40_cast

]]></Node>
<StgValue><ssdm name="acc_41_V_1"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="8">
<![CDATA[
:220  %rhs_V_41 = sext i8 %tmp_45 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_41"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:221  %r_V_41 = mul i16 %rhs_V_41, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_41"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="25" op_0_bw="16">
<![CDATA[
:222  %tmp_5_41_cast = sext i16 %r_V_41 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_41_cast"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:223  %acc_42_V_1 = add i25 %acc_42_V, %tmp_5_41_cast

]]></Node>
<StgValue><ssdm name="acc_42_V_1"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="8">
<![CDATA[
:225  %rhs_V_42 = sext i8 %tmp_46 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_42"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:226  %r_V_42 = mul i16 %rhs_V_42, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_42"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="25" op_0_bw="16">
<![CDATA[
:227  %tmp_5_42_cast = sext i16 %r_V_42 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_42_cast"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:228  %acc_43_V_1 = add i25 %acc_43_V, %tmp_5_42_cast

]]></Node>
<StgValue><ssdm name="acc_43_V_1"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="8">
<![CDATA[
:230  %rhs_V_43 = sext i8 %tmp_47 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_43"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:231  %r_V_43 = mul i16 %rhs_V_43, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_43"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="25" op_0_bw="16">
<![CDATA[
:232  %tmp_5_43_cast = sext i16 %r_V_43 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_43_cast"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:233  %acc_44_V_1 = add i25 %acc_44_V, %tmp_5_43_cast

]]></Node>
<StgValue><ssdm name="acc_44_V_1"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="8">
<![CDATA[
:235  %rhs_V_44 = sext i8 %tmp_48 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_44"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:236  %r_V_44 = mul i16 %rhs_V_44, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_44"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="25" op_0_bw="16">
<![CDATA[
:237  %tmp_5_44_cast = sext i16 %r_V_44 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_44_cast"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:238  %acc_45_V_1 = add i25 %acc_45_V, %tmp_5_44_cast

]]></Node>
<StgValue><ssdm name="acc_45_V_1"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="8">
<![CDATA[
:240  %rhs_V_45 = sext i8 %tmp_49 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_45"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:241  %r_V_45 = mul i16 %rhs_V_45, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_45"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="25" op_0_bw="16">
<![CDATA[
:242  %tmp_5_45_cast = sext i16 %r_V_45 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_45_cast"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:243  %acc_46_V_1 = add i25 %acc_46_V, %tmp_5_45_cast

]]></Node>
<StgValue><ssdm name="acc_46_V_1"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="8">
<![CDATA[
:245  %rhs_V_46 = sext i8 %tmp_50 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_46"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:246  %r_V_46 = mul i16 %rhs_V_46, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_46"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="25" op_0_bw="16">
<![CDATA[
:247  %tmp_5_46_cast = sext i16 %r_V_46 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_46_cast"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:248  %acc_47_V_1 = add i25 %acc_47_V, %tmp_5_46_cast

]]></Node>
<StgValue><ssdm name="acc_47_V_1"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="8">
<![CDATA[
:250  %rhs_V_47 = sext i8 %tmp_51 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_47"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:251  %r_V_47 = mul i16 %rhs_V_47, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_47"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="25" op_0_bw="16">
<![CDATA[
:252  %tmp_5_47_cast = sext i16 %r_V_47 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_47_cast"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:253  %acc_48_V_1 = add i25 %acc_48_V, %tmp_5_47_cast

]]></Node>
<StgValue><ssdm name="acc_48_V_1"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="8">
<![CDATA[
:255  %rhs_V_48 = sext i8 %tmp_52 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_48"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:256  %r_V_48 = mul i16 %rhs_V_48, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_48"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="25" op_0_bw="16">
<![CDATA[
:257  %tmp_5_48_cast = sext i16 %r_V_48 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_48_cast"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:258  %acc_49_V_1 = add i25 %acc_49_V, %tmp_5_48_cast

]]></Node>
<StgValue><ssdm name="acc_49_V_1"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="8">
<![CDATA[
:260  %rhs_V_49 = sext i8 %tmp_53 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_49"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:261  %r_V_49 = mul i16 %rhs_V_49, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_49"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="25" op_0_bw="16">
<![CDATA[
:262  %tmp_5_49_cast = sext i16 %r_V_49 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_49_cast"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:263  %acc_50_V_1 = add i25 %acc_50_V, %tmp_5_49_cast

]]></Node>
<StgValue><ssdm name="acc_50_V_1"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="8">
<![CDATA[
:265  %rhs_V_50 = sext i8 %tmp_54 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_50"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:266  %r_V_50 = mul i16 %rhs_V_50, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_50"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="25" op_0_bw="16">
<![CDATA[
:267  %tmp_5_50_cast = sext i16 %r_V_50 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_50_cast"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:268  %acc_51_V_1 = add i25 %acc_51_V, %tmp_5_50_cast

]]></Node>
<StgValue><ssdm name="acc_51_V_1"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="8">
<![CDATA[
:270  %rhs_V_51 = sext i8 %tmp_55 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_51"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:271  %r_V_51 = mul i16 %rhs_V_51, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_51"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="25" op_0_bw="16">
<![CDATA[
:272  %tmp_5_51_cast = sext i16 %r_V_51 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_51_cast"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:273  %acc_52_V_1 = add i25 %acc_52_V, %tmp_5_51_cast

]]></Node>
<StgValue><ssdm name="acc_52_V_1"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="8">
<![CDATA[
:275  %rhs_V_52 = sext i8 %tmp_56 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_52"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:276  %r_V_52 = mul i16 %rhs_V_52, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_52"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="25" op_0_bw="16">
<![CDATA[
:277  %tmp_5_52_cast = sext i16 %r_V_52 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_52_cast"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:278  %acc_53_V_1 = add i25 %acc_53_V, %tmp_5_52_cast

]]></Node>
<StgValue><ssdm name="acc_53_V_1"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="8">
<![CDATA[
:280  %rhs_V_53 = sext i8 %tmp_57 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_53"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:281  %r_V_53 = mul i16 %rhs_V_53, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_53"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="25" op_0_bw="16">
<![CDATA[
:282  %tmp_5_53_cast = sext i16 %r_V_53 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_53_cast"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:283  %acc_54_V_1 = add i25 %acc_54_V, %tmp_5_53_cast

]]></Node>
<StgValue><ssdm name="acc_54_V_1"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="8">
<![CDATA[
:285  %rhs_V_54 = sext i8 %tmp_58 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_54"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:286  %r_V_54 = mul i16 %rhs_V_54, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_54"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="25" op_0_bw="16">
<![CDATA[
:287  %tmp_5_54_cast = sext i16 %r_V_54 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_54_cast"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:288  %acc_55_V_1 = add i25 %acc_55_V, %tmp_5_54_cast

]]></Node>
<StgValue><ssdm name="acc_55_V_1"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="8">
<![CDATA[
:290  %rhs_V_55 = sext i8 %tmp_59 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_55"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:291  %r_V_55 = mul i16 %rhs_V_55, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_55"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="25" op_0_bw="16">
<![CDATA[
:292  %tmp_5_55_cast = sext i16 %r_V_55 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_55_cast"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:293  %acc_56_V_1 = add i25 %acc_56_V, %tmp_5_55_cast

]]></Node>
<StgValue><ssdm name="acc_56_V_1"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="8">
<![CDATA[
:295  %rhs_V_56 = sext i8 %tmp_60 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_56"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:296  %r_V_56 = mul i16 %rhs_V_56, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_56"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="25" op_0_bw="16">
<![CDATA[
:297  %tmp_5_56_cast = sext i16 %r_V_56 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_56_cast"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:298  %acc_57_V_1 = add i25 %acc_57_V, %tmp_5_56_cast

]]></Node>
<StgValue><ssdm name="acc_57_V_1"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="8">
<![CDATA[
:300  %rhs_V_57 = sext i8 %tmp_61 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_57"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:301  %r_V_57 = mul i16 %rhs_V_57, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_57"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="25" op_0_bw="16">
<![CDATA[
:302  %tmp_5_57_cast = sext i16 %r_V_57 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_57_cast"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:303  %acc_58_V_1 = add i25 %acc_58_V, %tmp_5_57_cast

]]></Node>
<StgValue><ssdm name="acc_58_V_1"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="8">
<![CDATA[
:305  %rhs_V_58 = sext i8 %tmp_62 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_58"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:306  %r_V_58 = mul i16 %rhs_V_58, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_58"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="25" op_0_bw="16">
<![CDATA[
:307  %tmp_5_58_cast = sext i16 %r_V_58 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_58_cast"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:308  %acc_59_V_1 = add i25 %acc_59_V, %tmp_5_58_cast

]]></Node>
<StgValue><ssdm name="acc_59_V_1"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="8">
<![CDATA[
:310  %rhs_V_59 = sext i8 %tmp_63 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_59"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:311  %r_V_59 = mul i16 %rhs_V_59, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_59"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="25" op_0_bw="16">
<![CDATA[
:312  %tmp_5_59_cast = sext i16 %r_V_59 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_59_cast"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:313  %acc_60_V_1 = add i25 %acc_60_V, %tmp_5_59_cast

]]></Node>
<StgValue><ssdm name="acc_60_V_1"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="8">
<![CDATA[
:315  %rhs_V_60 = sext i8 %tmp_64 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_60"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:316  %r_V_60 = mul i16 %rhs_V_60, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_60"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="25" op_0_bw="16">
<![CDATA[
:317  %tmp_5_60_cast = sext i16 %r_V_60 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_60_cast"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:318  %acc_61_V_1 = add i25 %acc_61_V, %tmp_5_60_cast

]]></Node>
<StgValue><ssdm name="acc_61_V_1"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="8">
<![CDATA[
:320  %rhs_V_61 = sext i8 %tmp_65 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_61"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:321  %r_V_61 = mul i16 %rhs_V_61, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_61"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="25" op_0_bw="16">
<![CDATA[
:322  %tmp_5_61_cast = sext i16 %r_V_61 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_61_cast"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:323  %acc_62_V_1 = add i25 %acc_62_V, %tmp_5_61_cast

]]></Node>
<StgValue><ssdm name="acc_62_V_1"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="8">
<![CDATA[
:325  %rhs_V_62 = sext i8 %tmp_66 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_62"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:326  %r_V_62 = mul i16 %rhs_V_62, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_62"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="25" op_0_bw="16">
<![CDATA[
:327  %tmp_5_62_cast = sext i16 %r_V_62 to i25

]]></Node>
<StgValue><ssdm name="tmp_5_62_cast"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:328  %acc_63_V_1 = add i25 %acc_63_V, %tmp_5_62_cast

]]></Node>
<StgValue><ssdm name="acc_63_V_1"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:329  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str11, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
:330  br label %.preheader93

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:0  %acc_63_V_0_cast = sext i25 %acc_63_V to i32

]]></Node>
<StgValue><ssdm name="acc_63_V_0_cast"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:1  %acc_62_V_0_cast = sext i25 %acc_62_V to i32

]]></Node>
<StgValue><ssdm name="acc_62_V_0_cast"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:2  %acc_61_V_0_cast = sext i25 %acc_61_V to i32

]]></Node>
<StgValue><ssdm name="acc_61_V_0_cast"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:3  %acc_60_V_0_cast = sext i25 %acc_60_V to i32

]]></Node>
<StgValue><ssdm name="acc_60_V_0_cast"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:4  %acc_59_V_0_cast = sext i25 %acc_59_V to i32

]]></Node>
<StgValue><ssdm name="acc_59_V_0_cast"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:5  %acc_58_V_0_cast = sext i25 %acc_58_V to i32

]]></Node>
<StgValue><ssdm name="acc_58_V_0_cast"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:6  %acc_57_V_0_cast = sext i25 %acc_57_V to i32

]]></Node>
<StgValue><ssdm name="acc_57_V_0_cast"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:7  %acc_56_V_0_cast = sext i25 %acc_56_V to i32

]]></Node>
<StgValue><ssdm name="acc_56_V_0_cast"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:8  %acc_55_V_0_cast = sext i25 %acc_55_V to i32

]]></Node>
<StgValue><ssdm name="acc_55_V_0_cast"/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:9  %acc_54_V_0_cast = sext i25 %acc_54_V to i32

]]></Node>
<StgValue><ssdm name="acc_54_V_0_cast"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:10  %acc_53_V_0_cast = sext i25 %acc_53_V to i32

]]></Node>
<StgValue><ssdm name="acc_53_V_0_cast"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:11  %acc_52_V_0_cast = sext i25 %acc_52_V to i32

]]></Node>
<StgValue><ssdm name="acc_52_V_0_cast"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:12  %acc_51_V_0_cast = sext i25 %acc_51_V to i32

]]></Node>
<StgValue><ssdm name="acc_51_V_0_cast"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:13  %acc_50_V_0_cast = sext i25 %acc_50_V to i32

]]></Node>
<StgValue><ssdm name="acc_50_V_0_cast"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:14  %acc_49_V_0_cast = sext i25 %acc_49_V to i32

]]></Node>
<StgValue><ssdm name="acc_49_V_0_cast"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:15  %acc_48_V_0_cast = sext i25 %acc_48_V to i32

]]></Node>
<StgValue><ssdm name="acc_48_V_0_cast"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:16  %acc_47_V_0_cast = sext i25 %acc_47_V to i32

]]></Node>
<StgValue><ssdm name="acc_47_V_0_cast"/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:17  %acc_46_V_0_cast = sext i25 %acc_46_V to i32

]]></Node>
<StgValue><ssdm name="acc_46_V_0_cast"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:18  %acc_45_V_0_cast = sext i25 %acc_45_V to i32

]]></Node>
<StgValue><ssdm name="acc_45_V_0_cast"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:19  %acc_44_V_0_cast = sext i25 %acc_44_V to i32

]]></Node>
<StgValue><ssdm name="acc_44_V_0_cast"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:20  %acc_43_V_0_cast = sext i25 %acc_43_V to i32

]]></Node>
<StgValue><ssdm name="acc_43_V_0_cast"/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:21  %acc_42_V_0_cast = sext i25 %acc_42_V to i32

]]></Node>
<StgValue><ssdm name="acc_42_V_0_cast"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:22  %acc_41_V_0_cast = sext i25 %acc_41_V to i32

]]></Node>
<StgValue><ssdm name="acc_41_V_0_cast"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:23  %acc_40_V_0_cast = sext i25 %acc_40_V to i32

]]></Node>
<StgValue><ssdm name="acc_40_V_0_cast"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:24  %acc_39_V_0_cast = sext i25 %acc_39_V to i32

]]></Node>
<StgValue><ssdm name="acc_39_V_0_cast"/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:25  %acc_38_V_0_cast = sext i25 %acc_38_V to i32

]]></Node>
<StgValue><ssdm name="acc_38_V_0_cast"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:26  %acc_37_V_0_cast = sext i25 %acc_37_V to i32

]]></Node>
<StgValue><ssdm name="acc_37_V_0_cast"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:27  %acc_36_V_0_cast = sext i25 %acc_36_V to i32

]]></Node>
<StgValue><ssdm name="acc_36_V_0_cast"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:28  %acc_35_V_0_cast = sext i25 %acc_35_V to i32

]]></Node>
<StgValue><ssdm name="acc_35_V_0_cast"/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:29  %acc_34_V_0_cast = sext i25 %acc_34_V to i32

]]></Node>
<StgValue><ssdm name="acc_34_V_0_cast"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:30  %acc_33_V_0_cast = sext i25 %acc_33_V to i32

]]></Node>
<StgValue><ssdm name="acc_33_V_0_cast"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:31  %acc_32_V_0_cast = sext i25 %acc_32_V to i32

]]></Node>
<StgValue><ssdm name="acc_32_V_0_cast"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:32  %acc_31_V_0_cast = sext i25 %acc_31_V to i32

]]></Node>
<StgValue><ssdm name="acc_31_V_0_cast"/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:33  %acc_30_V_0_cast = sext i25 %acc_30_V to i32

]]></Node>
<StgValue><ssdm name="acc_30_V_0_cast"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:34  %acc_29_V_0_cast = sext i25 %acc_29_V to i32

]]></Node>
<StgValue><ssdm name="acc_29_V_0_cast"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:35  %acc_28_V_0_cast = sext i25 %acc_28_V to i32

]]></Node>
<StgValue><ssdm name="acc_28_V_0_cast"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:36  %acc_27_V_0_cast = sext i25 %acc_27_V to i32

]]></Node>
<StgValue><ssdm name="acc_27_V_0_cast"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:37  %acc_26_V_0_cast = sext i25 %acc_26_V to i32

]]></Node>
<StgValue><ssdm name="acc_26_V_0_cast"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:38  %acc_25_V_0_cast = sext i25 %acc_25_V to i32

]]></Node>
<StgValue><ssdm name="acc_25_V_0_cast"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:39  %acc_24_V_0_cast = sext i25 %acc_24_V to i32

]]></Node>
<StgValue><ssdm name="acc_24_V_0_cast"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:40  %acc_23_V_0_cast = sext i25 %acc_23_V to i32

]]></Node>
<StgValue><ssdm name="acc_23_V_0_cast"/></StgValue>
</operation>

<operation id="454" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:41  %acc_22_V_0_cast = sext i25 %acc_22_V to i32

]]></Node>
<StgValue><ssdm name="acc_22_V_0_cast"/></StgValue>
</operation>

<operation id="455" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:42  %acc_21_V_0_cast = sext i25 %acc_21_V to i32

]]></Node>
<StgValue><ssdm name="acc_21_V_0_cast"/></StgValue>
</operation>

<operation id="456" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:43  %acc_20_V_0_cast = sext i25 %acc_20_V to i32

]]></Node>
<StgValue><ssdm name="acc_20_V_0_cast"/></StgValue>
</operation>

<operation id="457" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:44  %acc_19_V_0_cast = sext i25 %acc_19_V to i32

]]></Node>
<StgValue><ssdm name="acc_19_V_0_cast"/></StgValue>
</operation>

<operation id="458" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:45  %acc_18_V_0_cast = sext i25 %acc_18_V to i32

]]></Node>
<StgValue><ssdm name="acc_18_V_0_cast"/></StgValue>
</operation>

<operation id="459" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:46  %acc_17_V_0_cast = sext i25 %acc_17_V to i32

]]></Node>
<StgValue><ssdm name="acc_17_V_0_cast"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:47  %acc_16_V_0_cast = sext i25 %acc_16_V to i32

]]></Node>
<StgValue><ssdm name="acc_16_V_0_cast"/></StgValue>
</operation>

<operation id="461" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:48  %acc_15_V_0_cast = sext i25 %acc_15_V to i32

]]></Node>
<StgValue><ssdm name="acc_15_V_0_cast"/></StgValue>
</operation>

<operation id="462" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:49  %acc_14_V_0_cast = sext i25 %acc_14_V to i32

]]></Node>
<StgValue><ssdm name="acc_14_V_0_cast"/></StgValue>
</operation>

<operation id="463" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:50  %acc_13_V_0_cast = sext i25 %acc_13_V to i32

]]></Node>
<StgValue><ssdm name="acc_13_V_0_cast"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:51  %acc_12_V_0_cast = sext i25 %acc_12_V to i32

]]></Node>
<StgValue><ssdm name="acc_12_V_0_cast"/></StgValue>
</operation>

<operation id="465" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:52  %acc_11_V_0_cast = sext i25 %acc_11_V to i32

]]></Node>
<StgValue><ssdm name="acc_11_V_0_cast"/></StgValue>
</operation>

<operation id="466" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:53  %acc_10_V_0_cast = sext i25 %acc_10_V to i32

]]></Node>
<StgValue><ssdm name="acc_10_V_0_cast"/></StgValue>
</operation>

<operation id="467" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:54  %acc_9_V_0_cast = sext i25 %acc_9_V to i32

]]></Node>
<StgValue><ssdm name="acc_9_V_0_cast"/></StgValue>
</operation>

<operation id="468" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:55  %acc_8_V_0_cast = sext i25 %acc_8_V to i32

]]></Node>
<StgValue><ssdm name="acc_8_V_0_cast"/></StgValue>
</operation>

<operation id="469" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:56  %acc_7_V_0_cast = sext i25 %acc_7_V to i32

]]></Node>
<StgValue><ssdm name="acc_7_V_0_cast"/></StgValue>
</operation>

<operation id="470" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:57  %acc_6_V_0_cast = sext i25 %acc_6_V to i32

]]></Node>
<StgValue><ssdm name="acc_6_V_0_cast"/></StgValue>
</operation>

<operation id="471" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:58  %acc_5_V_0_cast = sext i25 %acc_5_V to i32

]]></Node>
<StgValue><ssdm name="acc_5_V_0_cast"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:59  %acc_4_V_0_cast = sext i25 %acc_4_V to i32

]]></Node>
<StgValue><ssdm name="acc_4_V_0_cast"/></StgValue>
</operation>

<operation id="473" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:60  %acc_3_V_0_cast = sext i25 %acc_3_V to i32

]]></Node>
<StgValue><ssdm name="acc_3_V_0_cast"/></StgValue>
</operation>

<operation id="474" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:61  %acc_2_V_0_cast = sext i25 %acc_2_V to i32

]]></Node>
<StgValue><ssdm name="acc_2_V_0_cast"/></StgValue>
</operation>

<operation id="475" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:62  %acc_1_V_0_cast = sext i25 %acc_1_V to i32

]]></Node>
<StgValue><ssdm name="acc_1_V_0_cast"/></StgValue>
</operation>

<operation id="476" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="25">
<![CDATA[
.preheader.preheader:63  %acc_0_V_0_cast = sext i25 %acc_0_V to i32

]]></Node>
<StgValue><ssdm name="acc_0_V_0_cast"/></StgValue>
</operation>

<operation id="477" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:64  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="478" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:0  %ires = phi i7 [ %ires_1, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="ires"/></StgValue>
</operation>

<operation id="479" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1  %exitcond = icmp eq i7 %ires, -64

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="480" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:2  %ires_1 = add i7 %ires, 1

]]></Node>
<StgValue><ssdm name="ires_1"/></StgValue>
</operation>

<operation id="481" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %exitcond, label %2, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="7">
<![CDATA[
:4  %tmp_1 = zext i7 %ires to i64

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="483" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %L1_BIAS_V_addr = getelementptr [64 x i8]* @L1_BIAS_V, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="L1_BIAS_V_addr"/></StgValue>
</operation>

<operation id="484" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="6">
<![CDATA[
:6  %L1_BIAS_V_load = load i8* %L1_BIAS_V_addr, align 1

]]></Node>
<StgValue><ssdm name="L1_BIAS_V_load"/></StgValue>
</operation>

<operation id="485" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="6" op_0_bw="7">
<![CDATA[
:7  %tmp_69 = trunc i7 %ires to i6

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="486" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="6">
<![CDATA[
:8  %tmp_68 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %acc_0_V_0_cast, i32 %acc_1_V_0_cast, i32 %acc_2_V_0_cast, i32 %acc_3_V_0_cast, i32 %acc_4_V_0_cast, i32 %acc_5_V_0_cast, i32 %acc_6_V_0_cast, i32 %acc_7_V_0_cast, i32 %acc_8_V_0_cast, i32 %acc_9_V_0_cast, i32 %acc_10_V_0_cast, i32 %acc_11_V_0_cast, i32 %acc_12_V_0_cast, i32 %acc_13_V_0_cast, i32 %acc_14_V_0_cast, i32 %acc_15_V_0_cast, i32 %acc_16_V_0_cast, i32 %acc_17_V_0_cast, i32 %acc_18_V_0_cast, i32 %acc_19_V_0_cast, i32 %acc_20_V_0_cast, i32 %acc_21_V_0_cast, i32 %acc_22_V_0_cast, i32 %acc_23_V_0_cast, i32 %acc_24_V_0_cast, i32 %acc_25_V_0_cast, i32 %acc_26_V_0_cast, i32 %acc_27_V_0_cast, i32 %acc_28_V_0_cast, i32 %acc_29_V_0_cast, i32 %acc_30_V_0_cast, i32 %acc_31_V_0_cast, i32 %acc_32_V_0_cast, i32 %acc_33_V_0_cast, i32 %acc_34_V_0_cast, i32 %acc_35_V_0_cast, i32 %acc_36_V_0_cast, i32 %acc_37_V_0_cast, i32 %acc_38_V_0_cast, i32 %acc_39_V_0_cast, i32 %acc_40_V_0_cast, i32 %acc_41_V_0_cast, i32 %acc_42_V_0_cast, i32 %acc_43_V_0_cast, i32 %acc_44_V_0_cast, i32 %acc_45_V_0_cast, i32 %acc_46_V_0_cast, i32 %acc_47_V_0_cast, i32 %acc_48_V_0_cast, i32 %acc_49_V_0_cast, i32 %acc_50_V_0_cast, i32 %acc_51_V_0_cast, i32 %acc_52_V_0_cast, i32 %acc_53_V_0_cast, i32 %acc_54_V_0_cast, i32 %acc_55_V_0_cast, i32 %acc_56_V_0_cast, i32 %acc_57_V_0_cast, i32 %acc_58_V_0_cast, i32 %acc_59_V_0_cast, i32 %acc_60_V_0_cast, i32 %acc_61_V_0_cast, i32 %acc_62_V_0_cast, i32 %acc_63_V_0_cast, i6 %tmp_69)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="487" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="6">
<![CDATA[
:6  %L1_BIAS_V_load = load i8* %L1_BIAS_V_addr, align 1

]]></Node>
<StgValue><ssdm name="L1_BIAS_V_load"/></StgValue>
</operation>

<operation id="488" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="8">
<![CDATA[
:9  %tmp_2 = sext i8 %L1_BIAS_V_load to i32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="489" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_V = add i32 %tmp_68, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="490" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="491" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="493" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %data_out_V_V, i32 %tmp_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="495" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:12  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str13, i32 %tmp_67)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="496" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="497" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
