{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 10 16:48:59 2021 " "Info: Processing started: Sat Apr 10 16:48:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 4bitadd -c 4bitadd --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 4bitadd -c 4bitadd --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A1 S4 10.391 ns Longest " "Info: Longest tpd from source pin \"A1\" to destination pin \"S4\" is 10.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns A1 1 PIN PIN_P5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_P5; Fanout = 3; PIN Node = 'A1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } { "4bitadd.bdf" "" { Schematic "E:/lhr/4bitadd.bdf" { { 152 192 360 168 "A1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.345 ns) + CELL(0.346 ns) 5.491 ns 7483:inst\|18~0 2 COMB LCCOMB_X23_Y3_N0 2 " "Info: 2: + IC(4.345 ns) + CELL(0.346 ns) = 5.491 ns; Loc. = LCCOMB_X23_Y3_N0; Fanout = 2; COMB Node = '7483:inst\|18~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.691 ns" { A1 7483:inst|18~0 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7483.bdf" { { 848 616 680 888 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 5.768 ns 7483:inst\|45~0 3 COMB LCCOMB_X23_Y3_N26 2 " "Info: 3: + IC(0.224 ns) + CELL(0.053 ns) = 5.768 ns; Loc. = LCCOMB_X23_Y3_N26; Fanout = 2; COMB Node = '7483:inst\|45~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.277 ns" { 7483:inst|18~0 7483:inst|45~0 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7483.bdf" { { 328 696 760 368 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.053 ns) 6.024 ns 7483:inst\|45~1 4 COMB LCCOMB_X23_Y3_N30 1 " "Info: 4: + IC(0.203 ns) + CELL(0.053 ns) = 6.024 ns; Loc. = LCCOMB_X23_Y3_N30; Fanout = 1; COMB Node = '7483:inst\|45~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.256 ns" { 7483:inst|45~0 7483:inst|45~1 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7483.bdf" { { 328 696 760 368 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.331 ns) + CELL(2.036 ns) 10.391 ns S4 5 PIN PIN_D10 0 " "Info: 5: + IC(2.331 ns) + CELL(2.036 ns) = 10.391 ns; Loc. = PIN_D10; Fanout = 0; PIN Node = 'S4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.367 ns" { 7483:inst|45~1 S4 } "NODE_NAME" } } { "4bitadd.bdf" "" { Schematic "E:/lhr/4bitadd.bdf" { { 200 480 656 216 "S4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.288 ns ( 31.64 % ) " "Info: Total cell delay = 3.288 ns ( 31.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.103 ns ( 68.36 % ) " "Info: Total interconnect delay = 7.103 ns ( 68.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.391 ns" { A1 7483:inst|18~0 7483:inst|45~0 7483:inst|45~1 S4 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.391 ns" { A1 {} A1~combout {} 7483:inst|18~0 {} 7483:inst|45~0 {} 7483:inst|45~1 {} S4 {} } { 0.000ns 0.000ns 4.345ns 0.224ns 0.203ns 2.331ns } { 0.000ns 0.800ns 0.346ns 0.053ns 0.053ns 2.036ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "162 " "Info: Peak virtual memory: 162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 10 16:48:59 2021 " "Info: Processing ended: Sat Apr 10 16:48:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
