;redcode
;assert 1
	SPL 0, <-52
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ @-12, #-0
	JMZ @-12, #-0
	SUB #100, @-63
	SUB #100, @-63
	MOV -7, <20
	ADD 270, 60
	JMZ 0, -5
	SUB #22, @0
	ADD #130, 9
	SUB #22, @0
	ADD 270, 40
	SUB @0, @2
	MOV -7, <20
	JMZ 0, -5
	SPL 0, <-52
	SUB @427, 106
	SUB @427, 106
	SUB 12, <10
	SUB #12, @0
	SUB 12, <10
	JMP 900, 4
	JMP 900, 4
	SUB @0, @2
	SUB @427, 106
	JMP 900, 4
	JMZ 0, -5
	JMZ 0, -5
	CMP -207, <-120
	MOV -7, <20
	JMP 900, 4
	MOV -7, <20
	MOV -1, <-20
	SUB -1, <-0
	MOV -1, <-20
	SUB -1, <-0
	SUB -1, <-0
	CMP -207, <-120
	SUB -1, <-0
	SUB #12, @0
	SUB -1, <-0
	SPL 0, <-52
	SUB #10, @700
	CMP -207, <-120
	SUB #100, @-63
	SPL 0, <-52
	CMP -207, <-120
	MOV -1, <-20
