

================================================================
== Vivado HLS Report for 'invCosh_1'
================================================================
* Date:           Thu Aug 23 18:03:56 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        hls_prop
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.11|      3.10|        0.51|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    5|    5|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
* FSM state operations: 

 <State 1>: 2.94ns
ST_1: data_V_read_3 (3)  [1/1] 0.00ns
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:0  %data_V_read_3 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %data_V_read)

ST_1: tmp (5)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:330
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:2  %tmp = trunc i12 %data_V_read_3 to i11

ST_1: zext_cast (6)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:330
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:3  %zext_cast = zext i11 %tmp to i24

ST_1: mul (7)  [3/3] 2.94ns  loc: src/tk-mu_simple.h:330
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:4  %mul = mul i24 2731, %zext_cast


 <State 2>: 2.94ns
ST_2: mul (7)  [2/3] 2.94ns  loc: src/tk-mu_simple.h:330
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:4  %mul = mul i24 2731, %zext_cast


 <State 3>: 0.00ns
ST_3: mul (7)  [1/3] 0.00ns  loc: src/tk-mu_simple.h:330
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:4  %mul = mul i24 2731, %zext_cast

ST_3: tmp_230 (8)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:330
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:5  %tmp_230 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %mul, i32 13, i32 23)


 <State 4>: 2.09ns
ST_4: tmp_cast_cast (9)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:330
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:6  %tmp_cast_cast = zext i11 %tmp_230 to i12

ST_4: r_V (10)  [1/1] 1.33ns  loc: src/tk-mu_simple.h:330
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:7  %r_V = sub i12 1024, %tmp_cast_cast

ST_4: tmp_232 (13)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:333
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:10  %tmp_232 = call i2 @_ssdm_op_PartSelect.i2.i12.i32.i32(i12 %r_V, i32 10, i32 11)

ST_4: icmp (14)  [1/1] 0.76ns  loc: src/tk-mu_simple.h:333
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:11  %icmp = icmp ne i2 %tmp_232, 0


 <State 5>: 2.39ns
ST_5: tmp_231 (11)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:330
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:8  %tmp_231 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %r_V, i3 0)

ST_5: tmp_s (12)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:330
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:9  %tmp_s = sext i15 %tmp_231 to i16

ST_5: tmp_192 (15)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:334
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:12  %tmp_192 = zext i16 %tmp_s to i64

ST_5: cosh_table7_addr (16)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:334
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:13  %cosh_table7_addr = getelementptr [8192 x i11]* @cosh_table7, i64 0, i64 %tmp_192

ST_5: cosh_table7_load (17)  [2/2] 2.39ns  loc: src/tk-mu_simple.h:334
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:14  %cosh_table7_load = load i11* %cosh_table7_addr, align 2


 <State 6>: 3.10ns
ST_6: StgValue_23 (4)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:327
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_6: cosh_table7_load (17)  [1/2] 2.39ns  loc: src/tk-mu_simple.h:334
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:14  %cosh_table7_load = load i11* %cosh_table7_addr, align 2

ST_6: ssdm_int_V_write_ass (18)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:334
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:15  %ssdm_int_V_write_ass = select i1 %icmp, i11 -1024, i11 %cosh_table7_load

ST_6: StgValue_26 (19)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:336
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:16  ret i11 %ssdm_int_V_write_ass



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cosh_table7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_V_read_3        (read          ) [ 0000000]
tmp                  (trunc         ) [ 0000000]
zext_cast            (zext          ) [ 0111000]
mul                  (mul           ) [ 0000000]
tmp_230              (partselect    ) [ 0100100]
tmp_cast_cast        (zext          ) [ 0000000]
r_V                  (sub           ) [ 0100010]
tmp_232              (partselect    ) [ 0000000]
icmp                 (icmp          ) [ 0100011]
tmp_231              (bitconcatenate) [ 0000000]
tmp_s                (sext          ) [ 0000000]
tmp_192              (zext          ) [ 0000000]
cosh_table7_addr     (getelementptr ) [ 0100001]
StgValue_23          (specpipeline  ) [ 0000000]
cosh_table7_load     (load          ) [ 0000000]
ssdm_int_V_write_ass (select        ) [ 0000000]
StgValue_26          (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cosh_table7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cosh_table7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i12.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="data_V_read_3_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="12" slack="0"/>
<pin id="44" dir="0" index="1" bw="12" slack="0"/>
<pin id="45" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_read_3/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="cosh_table7_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="11" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="16" slack="0"/>
<pin id="52" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cosh_table7_addr/5 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="13" slack="0"/>
<pin id="57" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="58" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cosh_table7_load/5 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="12" slack="0"/>
<pin id="62" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="zext_cast_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="11" slack="0"/>
<pin id="66" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_cast/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_230_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="11" slack="0"/>
<pin id="70" dir="0" index="1" bw="24" slack="0"/>
<pin id="71" dir="0" index="2" bw="5" slack="0"/>
<pin id="72" dir="0" index="3" bw="6" slack="0"/>
<pin id="73" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_230/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="tmp_cast_cast_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="11" slack="1"/>
<pin id="79" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_cast/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="r_V_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="12" slack="0"/>
<pin id="82" dir="0" index="1" bw="11" slack="0"/>
<pin id="83" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_232_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="2" slack="0"/>
<pin id="88" dir="0" index="1" bw="12" slack="0"/>
<pin id="89" dir="0" index="2" bw="5" slack="0"/>
<pin id="90" dir="0" index="3" bw="5" slack="0"/>
<pin id="91" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_232/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="icmp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="2" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_231_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="15" slack="0"/>
<pin id="104" dir="0" index="1" bw="12" slack="1"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_231/5 "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_s_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="15" slack="0"/>
<pin id="111" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_192_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="15" slack="0"/>
<pin id="115" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_192/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="ssdm_int_V_write_ass_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="2"/>
<pin id="120" dir="0" index="1" bw="11" slack="0"/>
<pin id="121" dir="0" index="2" bw="11" slack="0"/>
<pin id="122" dir="1" index="3" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ssdm_int_V_write_ass/6 "/>
</bind>
</comp>

<comp id="125" class="1007" name="grp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="13" slack="0"/>
<pin id="127" dir="0" index="1" bw="11" slack="0"/>
<pin id="128" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/1 "/>
</bind>
</comp>

<comp id="132" class="1005" name="zext_cast_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="24" slack="1"/>
<pin id="134" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_cast "/>
</bind>
</comp>

<comp id="137" class="1005" name="tmp_230_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="11" slack="1"/>
<pin id="139" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_230 "/>
</bind>
</comp>

<comp id="142" class="1005" name="r_V_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="12" slack="1"/>
<pin id="144" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="147" class="1005" name="icmp_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="152" class="1005" name="cosh_table7_addr_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="13" slack="1"/>
<pin id="154" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="cosh_table7_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="28" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="63"><net_src comp="42" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="60" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="68" pin=3"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="77" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="80" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="100"><net_src comp="86" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="112"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="123"><net_src comp="40" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="124"><net_src comp="55" pin="2"/><net_sink comp="118" pin=2"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="64" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="131"><net_src comp="125" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="135"><net_src comp="64" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="140"><net_src comp="68" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="145"><net_src comp="80" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="150"><net_src comp="96" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="155"><net_src comp="48" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="55" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: invCosh.1 : data_V_read | {1 }
	Port: invCosh.1 : cosh_table7 | {5 6 }
  - Chain level:
	State 1
		zext_cast : 1
		mul : 2
	State 2
	State 3
		tmp_230 : 1
	State 4
		r_V : 1
		tmp_232 : 2
		icmp : 3
	State 5
		tmp_s : 1
		tmp_192 : 2
		cosh_table7_addr : 3
		cosh_table7_load : 4
	State 6
		ssdm_int_V_write_ass : 1
		StgValue_26 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |          r_V_fu_80          |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|  select  | ssdm_int_V_write_ass_fu_118 |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |          icmp_fu_96         |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          grp_fu_125         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   read   |   data_V_read_3_read_fu_42  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |          tmp_fu_60          |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       zext_cast_fu_64       |    0    |    0    |    0    |
|   zext   |     tmp_cast_cast_fu_77     |    0    |    0    |    0    |
|          |        tmp_192_fu_113       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|        tmp_230_fu_68        |    0    |    0    |    0    |
|          |        tmp_232_fu_86        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|        tmp_231_fu_102       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |         tmp_s_fu_109        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    1    |    0    |    24   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|cosh_table7_addr_reg_152|   13   |
|      icmp_reg_147      |    1   |
|       r_V_reg_142      |   12   |
|     tmp_230_reg_137    |   11   |
|    zext_cast_reg_132   |   24   |
+------------------------+--------+
|          Total         |   61   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |  13  |   26   ||    13   |
|    grp_fu_125    |  p1  |   2  |  11  |   22   ||    11   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   48   ||  1.784  ||    24   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   24   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   24   |
|  Register |    -   |    -   |   61   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   61   |   48   |
+-----------+--------+--------+--------+--------+
