	component test is
		port (
			bridge_0_external_interface_address     : in  std_logic_vector(23 downto 0) := (others => 'X'); -- address
			bridge_0_external_interface_byte_enable : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- byte_enable
			bridge_0_external_interface_read        : in  std_logic                     := 'X';             -- read
			bridge_0_external_interface_write       : in  std_logic                     := 'X';             -- write
			bridge_0_external_interface_write_data  : in  std_logic_vector(31 downto 0) := (others => 'X'); -- write_data
			bridge_0_external_interface_acknowledge : out std_logic;                                        -- acknowledge
			bridge_0_external_interface_read_data   : out std_logic_vector(31 downto 0);                    -- read_data
			clk_clk                                 : in  std_logic                     := 'X';             -- clk
			reset_reset_n                           : in  std_logic                     := 'X'              -- reset_n
		);
	end component test;

