# FPGA-Beamforming
Project files for 6.2050 final project, implementing beamforming on an FPGA.

## sv_folder
Contains folders for building and testing System Verilog to be put onto the FPGA in addition to the source code of our design.

## sim
Contains the Python scripts to plot and save the output audio received by the computer. collect_beamforms.py was used in our demo video to plot the recieved audio from our system at different angles.

