[13:40:33.167] <TB2>     INFO: *** Welcome to pxar ***
[13:40:33.167] <TB2>     INFO: *** Today: 2016/06/28
[13:40:33.174] <TB2>     INFO: *** Version: b2a7-dirty
[13:40:33.174] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C15.dat
[13:40:33.175] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:40:33.175] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//defaultMaskFile.dat
[13:40:33.175] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters_C15.dat
[13:40:33.253] <TB2>     INFO:         clk: 4
[13:40:33.254] <TB2>     INFO:         ctr: 4
[13:40:33.254] <TB2>     INFO:         sda: 19
[13:40:33.254] <TB2>     INFO:         tin: 9
[13:40:33.254] <TB2>     INFO:         level: 15
[13:40:33.254] <TB2>     INFO:         triggerdelay: 0
[13:40:33.254] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:40:33.254] <TB2>     INFO: Log level: DEBUG
[13:40:33.262] <TB2>     INFO: Found DTB DTB_WWXLHF
[13:40:33.269] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:40:33.272] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:40:33.275] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:40:34.835] <TB2>     INFO: DUT info: 
[13:40:34.835] <TB2>     INFO: The DUT currently contains the following objects:
[13:40:34.835] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:40:34.835] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:40:34.835] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:40:34.835] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:40:34.835] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:34.835] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:34.835] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:34.835] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:34.835] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:34.835] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:34.835] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:34.835] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:34.835] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:34.835] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:34.835] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:34.835] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:34.835] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:34.835] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:34.835] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:34.835] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:34.836] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:40:34.837] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:40:34.838] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:40:34.849] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28499968
[13:40:34.849] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xfde990
[13:40:34.849] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xdb3770
[13:40:34.849] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fbf61d94010
[13:40:34.849] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fbf67fff510
[13:40:34.849] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28565504 fPxarMemory = 0x7fbf61d94010
[13:40:34.850] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 381.9mA
[13:40:34.851] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 472.7mA
[13:40:34.851] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.0 C
[13:40:34.852] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:40:35.252] <TB2>     INFO: enter 'restricted' command line mode
[13:40:35.252] <TB2>     INFO: enter test to run
[13:40:35.252] <TB2>     INFO:   test: FPIXTest no parameter change
[13:40:35.252] <TB2>     INFO:   running: fpixtest
[13:40:35.252] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:40:35.255] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:40:35.255] <TB2>     INFO: ######################################################################
[13:40:35.255] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:40:35.255] <TB2>     INFO: ######################################################################
[13:40:35.259] <TB2>     INFO: ######################################################################
[13:40:35.259] <TB2>     INFO: PixTestPretest::doTest()
[13:40:35.259] <TB2>     INFO: ######################################################################
[13:40:35.261] <TB2>     INFO:    ----------------------------------------------------------------------
[13:40:35.261] <TB2>     INFO:    PixTestPretest::programROC() 
[13:40:35.261] <TB2>     INFO:    ----------------------------------------------------------------------
[13:40:53.278] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:40:53.278] <TB2>     INFO: IA differences per ROC:  20.1 18.5 18.5 19.3 19.3 19.3 19.3 19.3 18.5 19.3 19.3 20.1 19.3 19.3 21.7 20.9
[13:40:53.347] <TB2>     INFO:    ----------------------------------------------------------------------
[13:40:53.347] <TB2>     INFO:    PixTestPretest::checkIdig() 
[13:40:53.347] <TB2>     INFO:    ----------------------------------------------------------------------
[13:40:54.600] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:40:55.102] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:40:55.604] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:40:56.105] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[13:40:56.607] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:40:57.109] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:40:57.610] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[13:40:58.112] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:40:58.614] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[13:40:59.115] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[13:40:59.617] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:41:00.122] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[13:41:00.623] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[13:41:01.125] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[13:41:01.627] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:41:02.128] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:41:02.382] <TB2>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 
[13:41:02.382] <TB2>     INFO: Test took 9038 ms.
[13:41:02.382] <TB2>     INFO: PixTestPretest::checkIdig() done.
[13:41:02.411] <TB2>     INFO:    ----------------------------------------------------------------------
[13:41:02.411] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:41:02.411] <TB2>     INFO:    ----------------------------------------------------------------------
[13:41:02.514] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 70.7812 mA
[13:41:02.615] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 24.8188 mA
[13:41:02.716] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  74 Ia 23.2188 mA
[13:41:02.817] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  79 Ia 24.8188 mA
[13:41:02.918] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  75 Ia 23.2188 mA
[13:41:03.018] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  80 Ia 24.8188 mA
[13:41:03.119] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  76 Ia 24.0187 mA
[13:41:03.220] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.4188 mA
[13:41:03.321] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  88 Ia 24.8188 mA
[13:41:03.422] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  84 Ia 24.0187 mA
[13:41:03.524] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 22.4188 mA
[13:41:03.625] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  88 Ia 24.8188 mA
[13:41:03.726] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  84 Ia 24.0187 mA
[13:41:03.827] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 24.0187 mA
[13:41:03.929] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.2188 mA
[13:41:04.029] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  83 Ia 24.8188 mA
[13:41:04.131] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  79 Ia 24.0187 mA
[13:41:04.233] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 24.0187 mA
[13:41:04.334] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 24.0187 mA
[13:41:04.436] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.2188 mA
[13:41:04.537] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  83 Ia 24.8188 mA
[13:41:04.638] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  79 Ia 23.2188 mA
[13:41:04.738] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  84 Ia 25.6188 mA
[13:41:04.839] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  75 Ia 22.4188 mA
[13:41:04.939] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  85 Ia 24.8188 mA
[13:41:05.040] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  81 Ia 24.0187 mA
[13:41:05.142] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 22.4188 mA
[13:41:05.243] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  88 Ia 24.8188 mA
[13:41:05.343] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  84 Ia 24.0187 mA
[13:41:05.445] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.2188 mA
[13:41:05.546] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  83 Ia 24.8188 mA
[13:41:05.647] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  79 Ia 23.2188 mA
[13:41:05.747] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  84 Ia 24.8188 mA
[13:41:05.848] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  80 Ia 24.0187 mA
[13:41:05.949] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.2188 mA
[13:41:06.050] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  83 Ia 24.8188 mA
[13:41:06.150] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  79 Ia 23.2188 mA
[13:41:06.251] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  84 Ia 24.8188 mA
[13:41:06.352] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  80 Ia 24.0187 mA
[13:41:06.454] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 24.0187 mA
[13:41:06.555] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.2188 mA
[13:41:06.656] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  83 Ia 24.8188 mA
[13:41:06.758] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  79 Ia 23.2188 mA
[13:41:06.859] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  84 Ia 24.8188 mA
[13:41:06.960] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  80 Ia 24.0187 mA
[13:41:07.061] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.2188 mA
[13:41:07.162] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  83 Ia 25.6188 mA
[13:41:07.263] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  74 Ia 22.4188 mA
[13:41:07.364] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  84 Ia 25.6188 mA
[13:41:07.465] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  75 Ia 22.4188 mA
[13:41:07.565] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  85 Ia 25.6188 mA
[13:41:07.666] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  76 Ia 23.2188 mA
[13:41:07.767] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  81 Ia 24.8188 mA
[13:41:07.868] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  77 Ia 23.2188 mA
[13:41:07.968] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  82 Ia 24.8188 mA
[13:41:08.070] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  78 Ia 23.2188 mA
[13:41:08.170] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  83 Ia 25.6188 mA
[13:41:08.272] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 25.6188 mA
[13:41:08.373] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  69 Ia 23.2188 mA
[13:41:08.474] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  74 Ia 24.0187 mA
[13:41:08.575] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 24.8188 mA
[13:41:08.676] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  74 Ia 24.0187 mA
[13:41:08.710] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  76
[13:41:08.710] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  84
[13:41:08.710] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  84
[13:41:08.710] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  78
[13:41:08.711] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  79
[13:41:08.711] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  78
[13:41:08.711] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  78
[13:41:08.711] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  81
[13:41:08.711] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  84
[13:41:08.711] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  80
[13:41:08.711] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  80
[13:41:08.711] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  78
[13:41:08.711] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  80
[13:41:08.712] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  83
[13:41:08.712] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  74
[13:41:08.712] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  74
[13:41:10.540] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 392.3 mA = 24.5187 mA/ROC
[13:41:10.540] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  19.3  20.1  19.3  19.3  19.3  19.3  20.1  19.3  19.3  19.3  19.3  19.3  20.9  19.3  19.3
[13:41:10.573] <TB2>     INFO:    ----------------------------------------------------------------------
[13:41:10.573] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:41:10.573] <TB2>     INFO:    ----------------------------------------------------------------------
[13:41:10.708] <TB2>     INFO: Expecting 231680 events.
[13:41:18.001] <TB2>     INFO: 231680 events read in total (7575ms).
[13:41:19.087] <TB2>     INFO: Test took 8511ms.
[13:41:19.290] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 73 and Delta(CalDel) = 70
[13:41:19.294] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 87 and Delta(CalDel) = 66
[13:41:19.298] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 94 and Delta(CalDel) = 61
[13:41:19.301] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 97 and Delta(CalDel) = 61
[13:41:19.304] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 81 and Delta(CalDel) = 60
[13:41:19.308] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 95 and Delta(CalDel) = 63
[13:41:19.314] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 85 and Delta(CalDel) = 57
[13:41:19.317] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 59
[13:41:19.321] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 110 and Delta(CalDel) = 58
[13:41:19.324] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 93 and Delta(CalDel) = 62
[13:41:19.328] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 75 and Delta(CalDel) = 64
[13:41:19.333] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 94 and Delta(CalDel) = 58
[13:41:19.336] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 93 and Delta(CalDel) = 61
[13:41:19.340] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 124 and Delta(CalDel) = 61
[13:41:19.343] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 84 and Delta(CalDel) = 64
[13:41:19.347] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 113 and Delta(CalDel) = 60
[13:41:19.394] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:41:19.429] <TB2>     INFO:    ----------------------------------------------------------------------
[13:41:19.429] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:41:19.429] <TB2>     INFO:    ----------------------------------------------------------------------
[13:41:19.565] <TB2>     INFO: Expecting 231680 events.
[13:41:27.794] <TB2>     INFO: 231680 events read in total (7514ms).
[13:41:27.800] <TB2>     INFO: Test took 8367ms.
[13:41:27.823] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 179 +/- 34
[13:41:28.124] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 154 +/- 32.5
[13:41:28.129] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 30
[13:41:28.132] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 30
[13:41:28.136] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 30
[13:41:28.142] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 31
[13:41:28.146] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 113 +/- 30
[13:41:28.149] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30.5
[13:41:28.154] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30
[13:41:28.157] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 30.5
[13:41:28.161] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 150 +/- 32
[13:41:28.164] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 29.5
[13:41:28.168] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 30.5
[13:41:28.171] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 30.5
[13:41:28.177] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 162 +/- 32
[13:41:28.181] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30.5
[13:41:28.217] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:41:28.217] <TB2>     INFO: CalDel:      179   154   123   123   142   133   113   128   125   137   150   127   133   140   162   126
[13:41:28.217] <TB2>     INFO: VthrComp:     51    52    52    51    51    51    51    51    51    51    51    51    51    51    51    53
[13:41:28.222] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C0.dat
[13:41:28.222] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C1.dat
[13:41:28.222] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C2.dat
[13:41:28.222] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C3.dat
[13:41:28.222] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C4.dat
[13:41:28.222] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C5.dat
[13:41:28.223] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C6.dat
[13:41:28.223] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C7.dat
[13:41:28.223] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C8.dat
[13:41:28.223] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C9.dat
[13:41:28.223] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C10.dat
[13:41:28.223] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C11.dat
[13:41:28.223] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C12.dat
[13:41:28.224] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C13.dat
[13:41:28.224] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C14.dat
[13:41:28.224] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C15.dat
[13:41:28.224] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:41:28.224] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:41:28.224] <TB2>     INFO: PixTestPretest::doTest() done, duration: 52 seconds
[13:41:28.224] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:41:28.310] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:41:28.310] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:41:28.310] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:41:28.310] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:41:28.313] <TB2>     INFO: ######################################################################
[13:41:28.313] <TB2>     INFO: PixTestTiming::doTest()
[13:41:28.313] <TB2>     INFO: ######################################################################
[13:41:28.313] <TB2>     INFO:    ----------------------------------------------------------------------
[13:41:28.313] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[13:41:28.313] <TB2>     INFO:    ----------------------------------------------------------------------
[13:41:28.313] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:41:30.209] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:41:32.486] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:41:34.381] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:41:36.656] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:41:38.930] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:41:41.203] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:41:43.476] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:41:45.749] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:41:48.022] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:41:50.296] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:41:52.569] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:41:54.842] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:41:57.115] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:41:59.389] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:42:01.663] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:42:03.936] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:42:05.457] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:42:06.977] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:42:08.496] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:42:10.018] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:42:11.539] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:42:13.058] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:42:14.578] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:42:17.041] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:42:29.558] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:42:42.079] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:42:53.778] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:43:06.308] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:43:18.854] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:43:31.360] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:43:43.819] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:43:55.487] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:44:07.979] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:44:20.458] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:44:32.936] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:44:45.437] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:44:48.186] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:45:00.677] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:45:13.154] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:45:25.653] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:45:27.550] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:45:29.822] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:45:32.096] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:45:33.616] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:45:39.355] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:45:40.876] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:45:43.150] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:45:45.425] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:45:47.698] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:45:49.971] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:45:52.247] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:45:54.520] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:45:58.297] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:46:00.573] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:46:02.846] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:46:05.119] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:46:07.392] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:46:09.667] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:46:11.941] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:46:14.214] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:46:16.111] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:46:18.385] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:46:20.659] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:46:22.934] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:46:25.209] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:46:27.482] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:46:29.755] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:46:32.028] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:46:34.301] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:46:36.576] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:46:38.850] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:46:41.123] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:46:43.397] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:46:45.670] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:46:47.944] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:46:50.220] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:46:52.496] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:46:54.771] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:46:57.044] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:46:59.317] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:47:00.837] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:47:02.357] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:47:03.880] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:47:05.399] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:47:06.919] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:47:08.439] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:47:09.958] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:47:11.478] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:47:12.998] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:47:14.525] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:47:16.048] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:47:17.571] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:47:19.093] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:47:20.616] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:47:22.141] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:47:23.665] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:47:25.185] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:47:26.705] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:47:28.226] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:47:29.749] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:47:31.272] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:47:32.794] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:47:34.314] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:47:35.834] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:47:38.108] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:47:39.628] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:47:41.148] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:47:53.688] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:47:56.448] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:47:58.721] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:48:00.241] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:48:01.760] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:48:04.034] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:48:06.309] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:48:08.581] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:48:10.855] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:48:13.128] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:48:15.401] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:48:17.673] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:48:19.946] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:48:22.224] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:48:24.497] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:48:26.770] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:48:29.043] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:48:30.563] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:48:32.836] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:48:35.109] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:48:37.768] <TB2>     INFO: TBM Phase Settings: 252
[13:48:37.769] <TB2>     INFO: 400MHz Phase: 7
[13:48:37.769] <TB2>     INFO: 160MHz Phase: 7
[13:48:37.769] <TB2>     INFO: Functional Phase Area: 4
[13:48:37.771] <TB2>     INFO: Test took 429458 ms.
[13:48:37.771] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:48:37.771] <TB2>     INFO:    ----------------------------------------------------------------------
[13:48:37.771] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[13:48:37.771] <TB2>     INFO:    ----------------------------------------------------------------------
[13:48:37.772] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:48:38.913] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:48:41.938] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:48:44.776] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:48:47.425] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:48:50.072] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:48:52.532] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:48:54.804] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:48:57.264] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:48:58.784] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:49:00.305] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:49:01.826] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:49:03.347] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:49:04.868] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:49:06.388] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:49:07.913] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:49:09.434] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:49:10.954] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:49:12.474] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:49:14.748] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:49:17.023] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:49:19.298] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:49:21.572] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:49:23.845] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:49:25.368] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:49:26.888] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:49:28.408] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:49:30.680] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:49:32.953] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:49:35.227] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:49:37.501] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:49:39.774] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:49:41.294] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:49:42.814] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:49:44.334] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:49:46.607] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:49:48.881] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:49:51.154] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:49:53.428] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:49:55.701] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:49:57.220] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:49:58.740] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:50:00.259] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:50:02.533] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:50:04.806] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:50:07.082] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:50:09.355] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:50:11.631] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:50:13.150] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:50:14.670] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:50:16.190] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:50:18.463] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:50:20.736] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:50:23.011] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:50:25.283] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:50:27.556] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:50:29.076] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:50:30.598] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:50:32.118] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:50:33.638] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:50:35.158] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:50:36.679] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:50:38.199] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:50:39.719] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:50:41.622] <TB2>     INFO: ROC Delay Settings: 228
[13:50:41.622] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[13:50:41.622] <TB2>     INFO: ROC Port 0 Delay: 4
[13:50:41.622] <TB2>     INFO: ROC Port 1 Delay: 4
[13:50:41.622] <TB2>     INFO: Functional ROC Area: 5
[13:50:41.625] <TB2>     INFO: Test took 123854 ms.
[13:50:41.625] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[13:50:41.625] <TB2>     INFO:    ----------------------------------------------------------------------
[13:50:41.625] <TB2>     INFO:    PixTestTiming::TimingTest()
[13:50:41.625] <TB2>     INFO:    ----------------------------------------------------------------------
[13:50:42.764] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4028 4029 4028 4028 4028 4029 4028 4029 e062 c000 a101 8040 4028 4029 4028 4028 4028 4029 4028 4029 e062 c000 
[13:50:42.764] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4028 4028 4028 4028 4028 4028 4028 4028 e022 c000 a102 80b1 4028 4028 4028 4028 4028 4028 4028 4028 e022 c000 
[13:50:42.764] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4028 4028 4028 4028 4028 4028 4028 4028 e022 c000 a103 80c0 4028 4028 4028 4028 4028 4028 4028 4028 e022 c000 
[13:50:42.764] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:50:57.025] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:57.025] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:51:11.243] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:11.243] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:51:25.373] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:25.373] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:51:39.533] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:39.534] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:51:53.817] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:53.817] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:52:05.278] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (241) !=  TBM ID (209)
[13:52:05.278] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (241) !=  TBM ID (225)
[13:52:05.278] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (210) !=  TBM ID (242)
[13:52:05.278] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (226) !=  TBM ID (242)
[13:52:05.819] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (113) !=  TBM ID (81)
[13:52:05.819] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (113) !=  TBM ID (97)
[13:52:05.819] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (82) !=  TBM ID (114)
[13:52:05.819] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (98) !=  TBM ID (114)
[13:52:06.406] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (241) !=  TBM ID (209)
[13:52:06.406] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (241) !=  TBM ID (225)
[13:52:06.406] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (210) !=  TBM ID (242)
[13:52:06.406] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (226) !=  TBM ID (242)
[13:52:07.899] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:07.899] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:52:22.067] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:22.067] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:52:36.163] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:36.163] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:52:50.239] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:50.239] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:53:04.422] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:04.801] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:04.814] <TB2>     INFO: Decoding statistics:
[13:53:04.814] <TB2>     INFO:   General information:
[13:53:04.814] <TB2>     INFO: 	 16bit words read:         240000000
[13:53:04.814] <TB2>     INFO: 	 valid events total:       20000000
[13:53:04.814] <TB2>     INFO: 	 empty events:             20000000
[13:53:04.814] <TB2>     INFO: 	 valid events with pixels: 0
[13:53:04.814] <TB2>     INFO: 	 valid pixel hits:         0
[13:53:04.814] <TB2>     INFO:   Event errors: 	           0
[13:53:04.814] <TB2>     INFO: 	 start marker:             0
[13:53:04.814] <TB2>     INFO: 	 stop marker:              0
[13:53:04.814] <TB2>     INFO: 	 overflow:                 0
[13:53:04.814] <TB2>     INFO: 	 invalid 5bit words:       0
[13:53:04.814] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[13:53:04.814] <TB2>     INFO:   TBM errors: 		           12
[13:53:04.814] <TB2>     INFO: 	 flawed TBM headers:       0
[13:53:04.814] <TB2>     INFO: 	 flawed TBM trailers:      0
[13:53:04.814] <TB2>     INFO: 	 event ID mismatches:      12
[13:53:04.814] <TB2>     INFO:   ROC errors: 		           0
[13:53:04.814] <TB2>     INFO: 	 missing ROC header(s):    0
[13:53:04.814] <TB2>     INFO: 	 misplaced readback start: 0
[13:53:04.814] <TB2>     INFO:   Pixel decoding errors:	   0
[13:53:04.814] <TB2>     INFO: 	 pixel data incomplete:    0
[13:53:04.814] <TB2>     INFO: 	 pixel address:            0
[13:53:04.814] <TB2>     INFO: 	 pulse height fill bit:    0
[13:53:04.814] <TB2>     INFO: 	 buffer corruption:        0
[13:53:04.814] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:04.814] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:53:04.814] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:04.814] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:04.814] <TB2>     INFO:    Read back bit status: 1
[13:53:04.814] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:04.814] <TB2>    ERROR: <PixTest.cc/banner:L1418>    ----------------------------------------------------------------------
[13:53:04.814] <TB2>    ERROR: <PixTest.cc/banner:L1419>    Timings are not good :(
[13:53:04.814] <TB2>    ERROR: <PixTest.cc/banner:L1420>    ----------------------------------------------------------------------
[13:53:04.814] <TB2>     INFO: Test took 143189 ms.
[13:53:04.814] <TB2>     INFO: PixTestTiming::TimingTest() done.
[13:53:04.814] <TB2>     INFO: Problem with TimingTest! Timings not saved!
[13:53:04.814] <TB2>     INFO: PixTestTiming::doTest took 696504 ms.
[13:53:04.814] <TB2>     INFO: PixTestTiming::doTest() done
[13:53:04.814] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:53:04.814] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[13:53:04.815] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[13:53:04.815] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[13:53:04.815] <TB2>     INFO: Write out ROCDelayScan3_V0
[13:53:04.815] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:53:04.815] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:53:05.167] <TB2>     INFO: ######################################################################
[13:53:05.167] <TB2>     INFO: PixTestAlive::doTest()
[13:53:05.167] <TB2>     INFO: ######################################################################
[13:53:05.170] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:05.170] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:53:05.170] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:05.172] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:53:05.514] <TB2>     INFO: Expecting 41600 events.
[13:53:09.580] <TB2>     INFO: 41600 events read in total (3351ms).
[13:53:09.581] <TB2>     INFO: Test took 4409ms.
[13:53:09.588] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:09.588] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[13:53:09.588] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:53:09.963] <TB2>     INFO: PixTestAlive::aliveTest() done
[13:53:09.963] <TB2>     INFO: number of dead pixels (per ROC):     1    0    0    0    0    0    4    0    0    0    0    0    0    0    0    0
[13:53:09.963] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     1    0    0    0    0    0    4    0    0    0    0    0    0    0    0    0
[13:53:09.966] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:09.966] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:53:09.966] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:09.967] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:53:10.317] <TB2>     INFO: Expecting 41600 events.
[13:53:13.284] <TB2>     INFO: 41600 events read in total (2253ms).
[13:53:13.285] <TB2>     INFO: Test took 3318ms.
[13:53:13.285] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:13.285] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:53:13.285] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:53:13.285] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:53:13.691] <TB2>     INFO: PixTestAlive::maskTest() done
[13:53:13.691] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:53:13.695] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:13.695] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:53:13.695] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:13.696] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:53:14.039] <TB2>     INFO: Expecting 41600 events.
[13:53:18.100] <TB2>     INFO: 41600 events read in total (3346ms).
[13:53:18.101] <TB2>     INFO: Test took 4405ms.
[13:53:18.108] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:18.108] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[13:53:18.109] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:53:18.486] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[13:53:18.486] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:53:18.486] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:53:18.486] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:53:18.498] <TB2>     INFO: ######################################################################
[13:53:18.498] <TB2>     INFO: PixTestTrim::doTest()
[13:53:18.498] <TB2>     INFO: ######################################################################
[13:53:18.501] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:18.501] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:53:18.501] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:18.579] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:53:18.579] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:53:18.603] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:53:18.603] <TB2>     INFO:     run 1 of 1
[13:53:18.603] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:53:18.945] <TB2>     INFO: Expecting 5025280 events.
[13:54:02.927] <TB2>     INFO: 1405872 events read in total (43267ms).
[13:54:46.263] <TB2>     INFO: 2798256 events read in total (86603ms).
[13:55:30.670] <TB2>     INFO: 4199560 events read in total (131010ms).
[13:55:56.945] <TB2>     INFO: 5025280 events read in total (157285ms).
[13:55:56.990] <TB2>     INFO: Test took 158387ms.
[13:55:57.047] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:57.159] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:55:58.437] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:55:59.733] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:56:01.072] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:56:02.451] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:56:03.767] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:56:05.095] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:56:06.423] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:56:07.799] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:56:09.180] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:56:10.503] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:56:11.801] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:56:13.196] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:56:14.497] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:56:15.887] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:56:17.196] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:56:18.595] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 232263680
[13:56:18.598] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.3006 minThrLimit = 89.1306 minThrNLimit = 104.56 -> result = 89.3006 -> 89
[13:56:18.598] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.9145 minThrLimit = 95.9102 minThrNLimit = 112.039 -> result = 95.9145 -> 95
[13:56:18.599] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.435 minThrLimit = 100.365 minThrNLimit = 119.609 -> result = 100.435 -> 100
[13:56:18.599] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.3794 minThrLimit = 99.3748 minThrNLimit = 123.8 -> result = 99.3794 -> 99
[13:56:18.599] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.2742 minThrLimit = 86.2547 minThrNLimit = 110.094 -> result = 86.2742 -> 86
[13:56:18.600] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.6094 minThrLimit = 92.6019 minThrNLimit = 114.785 -> result = 92.6094 -> 92
[13:56:18.600] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.5382 minThrLimit = 97.5289 minThrNLimit = 116.9 -> result = 97.5382 -> 97
[13:56:18.600] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.6121 minThrLimit = 99.6062 minThrNLimit = 124.144 -> result = 99.6121 -> 99
[13:56:18.601] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.0424 minThrLimit = 97.0327 minThrNLimit = 121.914 -> result = 97.0424 -> 97
[13:56:18.601] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3781 minThrLimit = 90.3337 minThrNLimit = 112.497 -> result = 90.3781 -> 90
[13:56:18.602] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.0862 minThrLimit = 85.0637 minThrNLimit = 106.771 -> result = 85.0862 -> 85
[13:56:18.602] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.05 minThrLimit = 101.993 minThrNLimit = 126.629 -> result = 102.05 -> 102
[13:56:18.602] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.1387 minThrLimit = 91.1363 minThrNLimit = 111.406 -> result = 91.1387 -> 91
[13:56:18.603] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.3381 minThrLimit = 95.3194 minThrNLimit = 123.031 -> result = 95.3381 -> 95
[13:56:18.603] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.5031 minThrLimit = 85.4738 minThrNLimit = 108.256 -> result = 85.5031 -> 85
[13:56:18.604] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.292 minThrLimit = 104.288 minThrNLimit = 129.836 -> result = 104.292 -> 104
[13:56:18.604] <TB2>     INFO: ROC 0 VthrComp = 89
[13:56:18.604] <TB2>     INFO: ROC 1 VthrComp = 95
[13:56:18.604] <TB2>     INFO: ROC 2 VthrComp = 100
[13:56:18.605] <TB2>     INFO: ROC 3 VthrComp = 99
[13:56:18.605] <TB2>     INFO: ROC 4 VthrComp = 86
[13:56:18.605] <TB2>     INFO: ROC 5 VthrComp = 92
[13:56:18.605] <TB2>     INFO: ROC 6 VthrComp = 97
[13:56:18.605] <TB2>     INFO: ROC 7 VthrComp = 99
[13:56:18.605] <TB2>     INFO: ROC 8 VthrComp = 97
[13:56:18.605] <TB2>     INFO: ROC 9 VthrComp = 90
[13:56:18.605] <TB2>     INFO: ROC 10 VthrComp = 85
[13:56:18.605] <TB2>     INFO: ROC 11 VthrComp = 102
[13:56:18.606] <TB2>     INFO: ROC 12 VthrComp = 91
[13:56:18.606] <TB2>     INFO: ROC 13 VthrComp = 95
[13:56:18.606] <TB2>     INFO: ROC 14 VthrComp = 85
[13:56:18.606] <TB2>     INFO: ROC 15 VthrComp = 104
[13:56:18.606] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:56:18.606] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:56:18.624] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:56:18.624] <TB2>     INFO:     run 1 of 1
[13:56:18.625] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:56:18.968] <TB2>     INFO: Expecting 5025280 events.
[13:56:55.135] <TB2>     INFO: 886608 events read in total (35452ms).
[13:57:29.189] <TB2>     INFO: 1771272 events read in total (69506ms).
[13:58:04.562] <TB2>     INFO: 2654472 events read in total (104879ms).
[13:58:38.156] <TB2>     INFO: 3528528 events read in total (138473ms).
[13:59:13.430] <TB2>     INFO: 4398072 events read in total (173748ms).
[13:59:38.953] <TB2>     INFO: 5025280 events read in total (199270ms).
[13:59:39.022] <TB2>     INFO: Test took 200397ms.
[13:59:39.189] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:39.570] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:59:41.240] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:59:42.925] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:59:44.576] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:59:46.210] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:59:47.818] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:59:49.432] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:59:51.063] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:59:52.642] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:59:54.207] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:59:55.764] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:59:57.335] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:59:58.900] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:00:00.457] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:00:02.008] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:00:03.542] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:00:05.117] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 233271296
[14:00:05.121] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 61.1284 for pixel 27/16 mean/min/max = 47.3963/33.556/61.2365
[14:00:05.121] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 64.9067 for pixel 10/16 mean/min/max = 48.9127/32.8575/64.9678
[14:00:05.122] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 59.7294 for pixel 6/8 mean/min/max = 45.7362/31.6996/59.7728
[14:00:05.122] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.2819 for pixel 8/6 mean/min/max = 44.5286/31.7686/57.2886
[14:00:05.122] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 54.2811 for pixel 9/6 mean/min/max = 43.576/32.3136/54.8385
[14:00:05.123] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.0343 for pixel 34/4 mean/min/max = 45.1564/34.1432/56.1695
[14:00:05.123] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 61.0173 for pixel 22/11 mean/min/max = 46.3695/31.7201/61.0189
[14:00:05.123] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.7691 for pixel 51/4 mean/min/max = 43.9446/31.9391/55.9501
[14:00:05.124] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.31 for pixel 16/79 mean/min/max = 44.0641/31.6744/56.4538
[14:00:05.124] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.0299 for pixel 7/65 mean/min/max = 45.5582/34.0245/57.0918
[14:00:05.124] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.6216 for pixel 7/9 mean/min/max = 44.8086/31.9834/57.6339
[14:00:05.125] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.641 for pixel 4/24 mean/min/max = 44.4768/32.2142/56.7395
[14:00:05.125] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.6619 for pixel 14/32 mean/min/max = 45.1068/33.5278/56.6858
[14:00:05.125] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.4074 for pixel 8/13 mean/min/max = 44.6008/32.731/56.4705
[14:00:05.126] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 54.8024 for pixel 0/23 mean/min/max = 43.9706/32.679/55.2621
[14:00:05.126] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 59.936 for pixel 25/11 mean/min/max = 46.7867/33.5498/60.0236
[14:00:05.126] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:00:05.259] <TB2>     INFO: Expecting 411648 events.
[14:00:12.874] <TB2>     INFO: 411648 events read in total (6900ms).
[14:00:12.880] <TB2>     INFO: Expecting 411648 events.
[14:00:20.568] <TB2>     INFO: 411648 events read in total (7016ms).
[14:00:20.575] <TB2>     INFO: Expecting 411648 events.
[14:00:28.281] <TB2>     INFO: 411648 events read in total (7041ms).
[14:00:28.291] <TB2>     INFO: Expecting 411648 events.
[14:00:35.927] <TB2>     INFO: 411648 events read in total (6975ms).
[14:00:35.940] <TB2>     INFO: Expecting 411648 events.
[14:00:43.620] <TB2>     INFO: 411648 events read in total (7023ms).
[14:00:43.636] <TB2>     INFO: Expecting 411648 events.
[14:00:51.273] <TB2>     INFO: 411648 events read in total (6986ms).
[14:00:51.291] <TB2>     INFO: Expecting 411648 events.
[14:00:59.041] <TB2>     INFO: 411648 events read in total (7098ms).
[14:00:59.062] <TB2>     INFO: Expecting 411648 events.
[14:01:06.703] <TB2>     INFO: 411648 events read in total (6992ms).
[14:01:06.725] <TB2>     INFO: Expecting 411648 events.
[14:01:14.350] <TB2>     INFO: 411648 events read in total (6974ms).
[14:01:14.376] <TB2>     INFO: Expecting 411648 events.
[14:01:22.037] <TB2>     INFO: 411648 events read in total (7014ms).
[14:01:22.067] <TB2>     INFO: Expecting 411648 events.
[14:01:29.693] <TB2>     INFO: 411648 events read in total (6985ms).
[14:01:29.723] <TB2>     INFO: Expecting 411648 events.
[14:01:37.466] <TB2>     INFO: 411648 events read in total (7102ms).
[14:01:37.498] <TB2>     INFO: Expecting 411648 events.
[14:01:45.108] <TB2>     INFO: 411648 events read in total (6972ms).
[14:01:45.143] <TB2>     INFO: Expecting 411648 events.
[14:01:52.808] <TB2>     INFO: 411648 events read in total (7024ms).
[14:01:52.846] <TB2>     INFO: Expecting 411648 events.
[14:02:00.401] <TB2>     INFO: 411648 events read in total (6925ms).
[14:02:00.440] <TB2>     INFO: Expecting 411648 events.
[14:02:08.175] <TB2>     INFO: 411648 events read in total (7100ms).
[14:02:08.248] <TB2>     INFO: Test took 123122ms.
[14:02:08.702] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0448 < 35 for itrim = 97; old thr = 34.7843 ... break
[14:02:08.725] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2731 < 35 for itrim+1 = 118; old thr = 34.7424 ... break
[14:02:08.752] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1084 < 35 for itrim = 103; old thr = 34.4585 ... break
[14:02:08.787] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0509 < 35 for itrim = 102; old thr = 34.8038 ... break
[14:02:08.825] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0071 < 35 for itrim = 102; old thr = 33.2987 ... break
[14:02:08.862] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4588 < 35 for itrim = 98; old thr = 33.2563 ... break
[14:02:08.894] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1294 < 35 for itrim = 112; old thr = 34.4173 ... break
[14:02:08.930] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3874 < 35 for itrim+1 = 95; old thr = 34.9821 ... break
[14:02:08.962] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1684 < 35 for itrim = 99; old thr = 33.24 ... break
[14:02:08.995] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0089 < 35 for itrim = 97; old thr = 34.8085 ... break
[14:02:09.031] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.4437 < 35 for itrim+1 = 100; old thr = 34.8542 ... break
[14:02:09.069] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3129 < 35 for itrim+1 = 107; old thr = 34.9072 ... break
[14:02:09.100] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.29 < 35 for itrim = 95; old thr = 34.5816 ... break
[14:02:09.142] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3397 < 35 for itrim = 111; old thr = 33.8049 ... break
[14:02:09.175] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0075 < 35 for itrim = 88; old thr = 34.5033 ... break
[14:02:09.212] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0983 < 35 for itrim = 107; old thr = 34.8994 ... break
[14:02:09.288] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:02:09.299] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:02:09.299] <TB2>     INFO:     run 1 of 1
[14:02:09.299] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:09.641] <TB2>     INFO: Expecting 5025280 events.
[14:02:45.516] <TB2>     INFO: 868480 events read in total (35160ms).
[14:03:19.508] <TB2>     INFO: 1736696 events read in total (69152ms).
[14:03:54.744] <TB2>     INFO: 2605432 events read in total (104388ms).
[14:04:28.247] <TB2>     INFO: 3464264 events read in total (137891ms).
[14:05:01.420] <TB2>     INFO: 4318000 events read in total (171064ms).
[14:05:30.288] <TB2>     INFO: 5025280 events read in total (199932ms).
[14:05:30.362] <TB2>     INFO: Test took 201064ms.
[14:05:30.544] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:30.928] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:05:32.583] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:05:34.229] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:05:35.848] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:05:37.444] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:05:39.020] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:05:40.610] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:05:42.197] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:05:43.770] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:05:45.328] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:05:46.895] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:05:48.483] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:05:50.071] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:05:51.664] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:05:53.197] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:05:54.756] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:05:56.351] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 413708288
[14:05:56.353] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 7.500000 .. 51.443170
[14:05:56.431] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 7 .. 61 (-1/-1) hits flags = 528 (plus default)
[14:05:56.441] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:05:56.441] <TB2>     INFO:     run 1 of 1
[14:05:56.441] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:05:56.795] <TB2>     INFO: Expecting 1830400 events.
[14:06:37.281] <TB2>     INFO: 1104304 events read in total (39757ms).
[14:07:03.119] <TB2>     INFO: 1830400 events read in total (65595ms).
[14:07:03.145] <TB2>     INFO: Test took 66703ms.
[14:07:03.196] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:03.325] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:04.562] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:05.661] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:06.908] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:08.218] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:09.406] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:10.680] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:12.046] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:13.060] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:14.081] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:07:15.098] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:16.116] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:17.136] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:07:18.150] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:19.169] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:20.192] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:21.212] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 216866816
[14:07:21.293] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.326826 .. 45.264831
[14:07:21.369] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:07:21.379] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:07:21.379] <TB2>     INFO:     run 1 of 1
[14:07:21.379] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:21.722] <TB2>     INFO: Expecting 1630720 events.
[14:08:02.862] <TB2>     INFO: 1148976 events read in total (40425ms).
[14:08:19.759] <TB2>     INFO: 1630720 events read in total (57322ms).
[14:08:19.775] <TB2>     INFO: Test took 58395ms.
[14:08:19.809] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:19.899] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:20.865] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:21.836] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:22.811] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:23.779] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:24.755] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:25.726] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:26.691] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:27.663] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:28.634] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:29.606] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:30.578] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:31.552] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:32.524] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:33.499] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:34.474] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:35.449] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 216866816
[14:08:35.532] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.095836 .. 41.404187
[14:08:35.607] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:08:35.617] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:08:35.617] <TB2>     INFO:     run 1 of 1
[14:08:35.617] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:35.959] <TB2>     INFO: Expecting 1364480 events.
[14:09:16.926] <TB2>     INFO: 1167680 events read in total (40252ms).
[14:09:23.805] <TB2>     INFO: 1364480 events read in total (47131ms).
[14:09:23.816] <TB2>     INFO: Test took 48199ms.
[14:09:23.845] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:23.910] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:24.863] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:25.818] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:09:26.777] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:09:27.738] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:09:28.708] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:29.670] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:09:30.629] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:31.592] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:32.538] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:33.475] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:34.407] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:35.344] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:36.278] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:37.216] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:38.152] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:39.090] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 216866816
[14:09:39.175] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.348739 .. 40.389860
[14:09:39.251] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:09:39.261] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:09:39.261] <TB2>     INFO:     run 1 of 1
[14:09:39.261] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:39.607] <TB2>     INFO: Expecting 1231360 events.
[14:10:20.422] <TB2>     INFO: 1154640 events read in total (40100ms).
[14:10:23.448] <TB2>     INFO: 1231360 events read in total (43126ms).
[14:10:23.460] <TB2>     INFO: Test took 44199ms.
[14:10:23.487] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:23.547] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:24.459] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:25.376] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:26.296] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:27.218] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:28.142] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:29.064] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:29.980] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:30.902] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:31.826] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:10:32.746] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:10:33.667] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:10:34.596] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:10:35.520] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:10:36.449] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:10:37.374] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:10:38.300] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 300388352
[14:10:38.383] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:10:38.383] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:10:38.394] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:10:38.395] <TB2>     INFO:     run 1 of 1
[14:10:38.395] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:38.737] <TB2>     INFO: Expecting 1364480 events.
[14:11:19.128] <TB2>     INFO: 1076088 events read in total (39676ms).
[14:11:29.971] <TB2>     INFO: 1364480 events read in total (50519ms).
[14:11:29.985] <TB2>     INFO: Test took 51590ms.
[14:11:30.020] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:30.097] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:11:31.063] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:11:32.029] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:11:32.997] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:11:33.966] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:11:34.935] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:11:35.908] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:11:36.874] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:11:37.845] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:11:38.816] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:39.787] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:40.753] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:41.729] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:42.699] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:43.677] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:44.651] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:45.630] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 354492416
[14:11:45.682] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C0.dat
[14:11:45.682] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C1.dat
[14:11:45.682] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C2.dat
[14:11:45.682] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C3.dat
[14:11:45.682] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C4.dat
[14:11:45.682] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C5.dat
[14:11:45.683] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C6.dat
[14:11:45.683] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C7.dat
[14:11:45.683] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C8.dat
[14:11:45.683] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C9.dat
[14:11:45.683] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C10.dat
[14:11:45.683] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C11.dat
[14:11:45.683] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C12.dat
[14:11:45.683] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C13.dat
[14:11:45.683] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C14.dat
[14:11:45.683] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C15.dat
[14:11:45.683] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C0.dat
[14:11:45.691] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C1.dat
[14:11:45.698] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C2.dat
[14:11:45.705] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C3.dat
[14:11:45.712] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C4.dat
[14:11:45.719] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C5.dat
[14:11:45.726] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C6.dat
[14:11:45.732] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C7.dat
[14:11:45.739] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C8.dat
[14:11:45.746] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C9.dat
[14:11:45.753] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C10.dat
[14:11:45.760] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C11.dat
[14:11:45.766] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C12.dat
[14:11:45.773] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C13.dat
[14:11:45.780] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C14.dat
[14:11:45.787] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C15.dat
[14:11:45.793] <TB2>     INFO: PixTestTrim::trimTest() done
[14:11:45.793] <TB2>     INFO: vtrim:      97 118 103 102 102  98 112  95  99  97 100 107  95 111  88 107 
[14:11:45.793] <TB2>     INFO: vthrcomp:   89  95 100  99  86  92  97  99  97  90  85 102  91  95  85 104 
[14:11:45.793] <TB2>     INFO: vcal mean:  35.00  35.02  34.97  34.95  35.03  35.04  34.95  35.00  34.96  35.04  34.99  34.98  34.95  35.01  35.00  35.00 
[14:11:45.793] <TB2>     INFO: vcal RMS:    1.04   0.96   0.88   0.83   0.84   0.81   1.40   0.82   0.85   0.80   0.85   0.81   0.83   0.77   0.75   0.82 
[14:11:45.793] <TB2>     INFO: bits mean:   9.12   9.22   9.55   9.75  10.30   9.46   9.66   9.73   9.86   9.30   9.72   9.87   9.66   9.88   9.33   8.99 
[14:11:45.793] <TB2>     INFO: bits RMS:    2.50   2.44   2.76   2.75   2.38   2.45   2.59   2.73   2.71   2.59   2.67   2.61   2.45   2.52   2.78   2.63 
[14:11:45.804] <TB2>     INFO:    ----------------------------------------------------------------------
[14:11:45.805] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:11:45.805] <TB2>     INFO:    ----------------------------------------------------------------------
[14:11:45.808] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:11:45.808] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:11:45.819] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:11:45.819] <TB2>     INFO:     run 1 of 1
[14:11:45.819] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:46.163] <TB2>     INFO: Expecting 4160000 events.
[14:12:32.171] <TB2>     INFO: 1146655 events read in total (45294ms).
[14:13:17.405] <TB2>     INFO: 2282575 events read in total (90528ms).
[14:14:03.243] <TB2>     INFO: 3404320 events read in total (136367ms).
[14:14:33.003] <TB2>     INFO: 4160000 events read in total (167126ms).
[14:14:34.066] <TB2>     INFO: Test took 168247ms.
[14:14:34.192] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:34.445] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:36.357] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:38.232] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:40.108] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:41.991] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:43.886] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:45.764] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:47.633] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:49.538] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:51.416] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:53.278] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:55.169] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:57.052] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:58.935] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:15:00.796] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:15:02.672] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:15:04.529] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 322977792
[14:15:04.532] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:15:04.607] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:15:04.607] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 185 (-1/-1) hits flags = 528 (plus default)
[14:15:04.618] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:15:04.618] <TB2>     INFO:     run 1 of 1
[14:15:04.618] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:15:04.971] <TB2>     INFO: Expecting 3868800 events.
[14:15:50.565] <TB2>     INFO: 1142715 events read in total (44879ms).
[14:16:34.726] <TB2>     INFO: 2271545 events read in total (89040ms).
[14:17:20.127] <TB2>     INFO: 3387005 events read in total (134441ms).
[14:17:39.949] <TB2>     INFO: 3868800 events read in total (154263ms).
[14:17:39.002] <TB2>     INFO: Test took 155384ms.
[14:17:40.116] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:40.353] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:17:42.193] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:17:44.020] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:45.852] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:17:47.659] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:17:49.516] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:17:51.358] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:17:53.177] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:17:54.991] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:17:56.808] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:17:58.655] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:00.495] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:02.298] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:04.121] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:05.950] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:07.778] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:09.594] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 327618560
[14:18:09.596] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:18:09.671] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:18:09.672] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[14:18:09.682] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:18:09.682] <TB2>     INFO:     run 1 of 1
[14:18:09.682] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:10.026] <TB2>     INFO: Expecting 3536000 events.
[14:18:57.471] <TB2>     INFO: 1198100 events read in total (46730ms).
[14:19:44.515] <TB2>     INFO: 2377415 events read in total (93774ms).
[14:20:30.244] <TB2>     INFO: 3536000 events read in total (139503ms).
[14:20:30.293] <TB2>     INFO: Test took 140611ms.
[14:20:30.389] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:30.582] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:32.287] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:33.963] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:35.652] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:37.347] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:39.102] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:40.825] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:42.516] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:44.200] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:45.936] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:47.677] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:49.446] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:51.147] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:52.856] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:54.579] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:56.320] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:58.008] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 376557568
[14:20:58.009] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:20:58.083] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:20:58.083] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 167 (-1/-1) hits flags = 528 (plus default)
[14:20:58.094] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:20:58.094] <TB2>     INFO:     run 1 of 1
[14:20:58.094] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:58.437] <TB2>     INFO: Expecting 3494400 events.
[14:21:45.307] <TB2>     INFO: 1206220 events read in total (46155ms).
[14:22:32.174] <TB2>     INFO: 2392715 events read in total (93022ms).
[14:23:14.698] <TB2>     INFO: 3494400 events read in total (135546ms).
[14:23:14.745] <TB2>     INFO: Test took 136651ms.
[14:23:14.840] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:15.027] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:16.729] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:18.402] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:20.074] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:21.750] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:23.498] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:25.218] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:26.909] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:28.607] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:30.313] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:32.055] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:33.792] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:35.472] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:37.198] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:38.919] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:40.658] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:42.328] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 395128832
[14:23:42.329] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:23:42.405] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:23:42.405] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[14:23:42.416] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:23:42.416] <TB2>     INFO:     run 1 of 1
[14:23:42.416] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:42.759] <TB2>     INFO: Expecting 3536000 events.
[14:24:29.487] <TB2>     INFO: 1198485 events read in total (46013ms).
[14:25:16.282] <TB2>     INFO: 2377120 events read in total (92808ms).
[14:26:02.471] <TB2>     INFO: 3536000 events read in total (138997ms).
[14:26:02.517] <TB2>     INFO: Test took 140102ms.
[14:26:02.609] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:02.805] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:04.527] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:06.209] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:07.899] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:09.602] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:11.362] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:13.092] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:14.782] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:16.467] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:18.179] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:19.915] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:21.667] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:23.370] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:25.092] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:26.819] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:28.563] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:30.237] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 395128832
[14:26:30.238] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 10.9176, thr difference RMS: 1.85057
[14:26:30.238] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.2383, thr difference RMS: 1.3307
[14:26:30.238] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 10.5152, thr difference RMS: 1.22583
[14:26:30.239] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.25522, thr difference RMS: 1.75564
[14:26:30.239] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.20452, thr difference RMS: 1.3374
[14:26:30.239] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.20969, thr difference RMS: 1.64794
[14:26:30.239] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.95667, thr difference RMS: 1.44745
[14:26:30.240] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.87409, thr difference RMS: 1.83472
[14:26:30.240] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.18655, thr difference RMS: 1.66291
[14:26:30.240] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.16797, thr difference RMS: 1.65268
[14:26:30.240] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.07723, thr difference RMS: 1.29513
[14:26:30.240] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.57762, thr difference RMS: 1.5914
[14:26:30.241] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.75647, thr difference RMS: 1.58151
[14:26:30.241] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 7.99233, thr difference RMS: 1.54324
[14:26:30.241] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.97564, thr difference RMS: 1.1742
[14:26:30.241] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.4095, thr difference RMS: 1.18192
[14:26:30.241] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 10.8902, thr difference RMS: 1.88862
[14:26:30.242] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.1762, thr difference RMS: 1.34312
[14:26:30.242] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 10.4695, thr difference RMS: 1.23413
[14:26:30.242] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.25009, thr difference RMS: 1.76555
[14:26:30.242] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.12657, thr difference RMS: 1.31544
[14:26:30.242] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.21834, thr difference RMS: 1.65375
[14:26:30.243] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.96169, thr difference RMS: 1.44848
[14:26:30.243] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.85809, thr difference RMS: 1.85646
[14:26:30.243] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.07086, thr difference RMS: 1.65651
[14:26:30.243] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.17027, thr difference RMS: 1.6073
[14:26:30.243] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.07076, thr difference RMS: 1.27184
[14:26:30.244] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.55658, thr difference RMS: 1.58069
[14:26:30.244] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.79623, thr difference RMS: 1.56968
[14:26:30.244] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 7.91401, thr difference RMS: 1.54841
[14:26:30.244] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.91608, thr difference RMS: 1.18533
[14:26:30.244] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.425, thr difference RMS: 1.17886
[14:26:30.245] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.949, thr difference RMS: 1.81178
[14:26:30.245] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.1975, thr difference RMS: 1.32677
[14:26:30.245] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.3802, thr difference RMS: 1.22522
[14:26:30.245] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.32575, thr difference RMS: 1.76066
[14:26:30.245] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.11043, thr difference RMS: 1.25784
[14:26:30.246] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.21564, thr difference RMS: 1.65385
[14:26:30.246] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.91477, thr difference RMS: 1.43859
[14:26:30.246] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.90817, thr difference RMS: 1.83556
[14:26:30.246] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.10606, thr difference RMS: 1.66611
[14:26:30.246] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.31921, thr difference RMS: 1.62383
[14:26:30.247] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.09002, thr difference RMS: 1.2495
[14:26:30.247] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.56254, thr difference RMS: 1.58719
[14:26:30.247] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.9154, thr difference RMS: 1.58521
[14:26:30.247] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 7.92226, thr difference RMS: 1.53953
[14:26:30.247] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.8775, thr difference RMS: 1.16398
[14:26:30.248] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.4778, thr difference RMS: 1.17376
[14:26:30.248] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.9315, thr difference RMS: 1.79556
[14:26:30.248] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.1939, thr difference RMS: 1.32402
[14:26:30.249] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.3304, thr difference RMS: 1.216
[14:26:30.249] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.34597, thr difference RMS: 1.77639
[14:26:30.250] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.02094, thr difference RMS: 1.28115
[14:26:30.250] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.31538, thr difference RMS: 3.08854
[14:26:30.250] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.83692, thr difference RMS: 1.42075
[14:26:30.250] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.90665, thr difference RMS: 1.80105
[14:26:30.250] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.10264, thr difference RMS: 1.65498
[14:26:30.251] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.47344, thr difference RMS: 1.64391
[14:26:30.251] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.11038, thr difference RMS: 1.25529
[14:26:30.251] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.51874, thr difference RMS: 1.58207
[14:26:30.251] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.83205, thr difference RMS: 1.57488
[14:26:30.251] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 7.97258, thr difference RMS: 1.55025
[14:26:30.251] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.91563, thr difference RMS: 1.15632
[14:26:30.252] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.5405, thr difference RMS: 1.17667
[14:26:30.365] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:26:30.368] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1991 seconds
[14:26:30.368] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:26:31.099] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:26:31.099] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:26:31.102] <TB2>     INFO: ######################################################################
[14:26:31.102] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:26:31.102] <TB2>     INFO: ######################################################################
[14:26:31.102] <TB2>     INFO:    ----------------------------------------------------------------------
[14:26:31.102] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:26:31.102] <TB2>     INFO:    ----------------------------------------------------------------------
[14:26:31.103] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:26:31.113] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:26:31.113] <TB2>     INFO:     run 1 of 1
[14:26:31.113] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:31.456] <TB2>     INFO: Expecting 59072000 events.
[14:27:00.459] <TB2>     INFO: 1073400 events read in total (28288ms).
[14:27:28.763] <TB2>     INFO: 2142200 events read in total (56592ms).
[14:27:56.975] <TB2>     INFO: 3211800 events read in total (84804ms).
[14:28:25.280] <TB2>     INFO: 4283200 events read in total (113109ms).
[14:28:53.501] <TB2>     INFO: 5352000 events read in total (141330ms).
[14:29:21.743] <TB2>     INFO: 6424800 events read in total (169572ms).
[14:29:50.028] <TB2>     INFO: 7494000 events read in total (197857ms).
[14:30:18.233] <TB2>     INFO: 8562400 events read in total (226062ms).
[14:30:46.479] <TB2>     INFO: 9634800 events read in total (254308ms).
[14:31:14.748] <TB2>     INFO: 10704000 events read in total (282577ms).
[14:31:43.048] <TB2>     INFO: 11774600 events read in total (310877ms).
[14:32:11.291] <TB2>     INFO: 12845200 events read in total (339120ms).
[14:32:39.619] <TB2>     INFO: 13913600 events read in total (367448ms).
[14:33:07.993] <TB2>     INFO: 14984000 events read in total (395822ms).
[14:33:36.330] <TB2>     INFO: 16055800 events read in total (424159ms).
[14:34:04.590] <TB2>     INFO: 17124200 events read in total (452419ms).
[14:34:32.963] <TB2>     INFO: 18195400 events read in total (480793ms).
[14:35:01.242] <TB2>     INFO: 19264600 events read in total (509071ms).
[14:35:29.566] <TB2>     INFO: 20333400 events read in total (537395ms).
[14:35:58.009] <TB2>     INFO: 21406400 events read in total (565838ms).
[14:36:26.408] <TB2>     INFO: 22475400 events read in total (594237ms).
[14:36:54.638] <TB2>     INFO: 23543600 events read in total (622467ms).
[14:37:23.018] <TB2>     INFO: 24616000 events read in total (650847ms).
[14:37:51.399] <TB2>     INFO: 25684400 events read in total (679228ms).
[14:38:19.671] <TB2>     INFO: 26753800 events read in total (707500ms).
[14:38:47.975] <TB2>     INFO: 27826000 events read in total (735804ms).
[14:39:16.267] <TB2>     INFO: 28894400 events read in total (764096ms).
[14:39:44.492] <TB2>     INFO: 29963200 events read in total (792321ms).
[14:40:12.817] <TB2>     INFO: 31035000 events read in total (820646ms).
[14:40:41.225] <TB2>     INFO: 32103800 events read in total (849054ms).
[14:41:09.485] <TB2>     INFO: 33173000 events read in total (877314ms).
[14:41:37.921] <TB2>     INFO: 34244200 events read in total (905750ms).
[14:42:06.279] <TB2>     INFO: 35312600 events read in total (934108ms).
[14:42:34.622] <TB2>     INFO: 36381400 events read in total (962451ms).
[14:43:02.999] <TB2>     INFO: 37453400 events read in total (990828ms).
[14:43:31.398] <TB2>     INFO: 38521400 events read in total (1019227ms).
[14:43:59.695] <TB2>     INFO: 39589000 events read in total (1047524ms).
[14:44:28.182] <TB2>     INFO: 40660000 events read in total (1076011ms).
[14:44:56.552] <TB2>     INFO: 41729000 events read in total (1104381ms).
[14:45:24.883] <TB2>     INFO: 42797200 events read in total (1132712ms).
[14:45:53.265] <TB2>     INFO: 43866800 events read in total (1161094ms).
[14:46:21.590] <TB2>     INFO: 44937000 events read in total (1189419ms).
[14:46:49.964] <TB2>     INFO: 46005200 events read in total (1217793ms).
[14:47:18.407] <TB2>     INFO: 47073200 events read in total (1246236ms).
[14:47:46.865] <TB2>     INFO: 48145000 events read in total (1274694ms).
[14:48:15.221] <TB2>     INFO: 49213200 events read in total (1303050ms).
[14:48:43.576] <TB2>     INFO: 50280200 events read in total (1331405ms).
[14:49:12.030] <TB2>     INFO: 51349400 events read in total (1359859ms).
[14:49:39.093] <TB2>     INFO: 52420600 events read in total (1386922ms).
[14:50:07.660] <TB2>     INFO: 53489000 events read in total (1415489ms).
[14:50:35.603] <TB2>     INFO: 54556800 events read in total (1443432ms).
[14:51:03.212] <TB2>     INFO: 55626600 events read in total (1471041ms).
[14:51:31.945] <TB2>     INFO: 56695200 events read in total (1499774ms).
[14:52:00.600] <TB2>     INFO: 57763200 events read in total (1528429ms).
[14:52:29.123] <TB2>     INFO: 58833400 events read in total (1556952ms).
[14:52:35.768] <TB2>     INFO: 59072000 events read in total (1563597ms).
[14:52:35.790] <TB2>     INFO: Test took 1564677ms.
[14:52:35.856] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:35.990] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:52:35.991] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:37.180] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:52:37.180] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:38.353] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:52:38.353] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:39.528] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:52:39.528] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:40.712] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:52:40.712] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:41.900] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:52:41.900] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:43.073] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:52:43.073] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:44.267] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:52:44.267] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:45.485] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:52:45.485] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:46.708] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:52:46.708] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:47.929] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:52:47.929] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:49.158] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:52:49.158] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:50.389] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:52:50.389] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:51.616] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:52:51.617] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:52.795] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:52:52.795] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:54.022] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:52:54.022] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:55.225] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 432959488
[14:52:55.257] <TB2>     INFO: PixTestScurves::scurves() done 
[14:52:55.257] <TB2>     INFO: Vcal mean:  35.10  35.14  35.09  35.04  35.07  35.14  35.06  35.07  35.04  35.10  35.09  35.15  35.05  35.09  35.02  35.12 
[14:52:55.257] <TB2>     INFO: Vcal RMS:    0.93   0.84   0.74   0.72   0.71   0.68   1.34   0.68   0.73   0.67   0.74   0.70   0.70   0.66   0.63   0.68 
[14:52:55.257] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:52:55.332] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:52:55.332] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:52:55.332] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:52:55.332] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:52:55.332] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:52:55.332] <TB2>     INFO: ######################################################################
[14:52:55.332] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:52:55.332] <TB2>     INFO: ######################################################################
[14:52:55.337] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:52:55.680] <TB2>     INFO: Expecting 41600 events.
[14:52:59.801] <TB2>     INFO: 41600 events read in total (3397ms).
[14:52:59.802] <TB2>     INFO: Test took 4465ms.
[14:52:59.810] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:59.810] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[14:52:59.810] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:52:59.814] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 0, 9] has eff 0/10
[14:52:59.814] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 0, 9]
[14:52:59.815] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 4, 59] has eff 0/10
[14:52:59.815] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 4, 59]
[14:52:59.815] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 7, 68] has eff 0/10
[14:52:59.815] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 7, 68]
[14:52:59.815] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 11, 71] has eff 0/10
[14:52:59.815] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 11, 71]
[14:52:59.815] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 0, 77] has eff 0/10
[14:52:59.815] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 0, 77]
[14:52:59.818] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 5
[14:52:59.818] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:52:59.818] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:52:59.818] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:53:00.157] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:53:00.509] <TB2>     INFO: Expecting 41600 events.
[14:53:04.694] <TB2>     INFO: 41600 events read in total (3471ms).
[14:53:04.694] <TB2>     INFO: Test took 4537ms.
[14:53:04.702] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:04.702] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66555
[14:53:04.702] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:53:04.707] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.463
[14:53:04.707] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 182
[14:53:04.707] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.009
[14:53:04.707] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,9] phvalue 166
[14:53:04.707] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.832
[14:53:04.707] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,16] phvalue 174
[14:53:04.707] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.454
[14:53:04.707] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 179
[14:53:04.707] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.25
[14:53:04.707] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 174
[14:53:04.707] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.25
[14:53:04.708] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 166
[14:53:04.708] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.08
[14:53:04.708] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,16] phvalue 172
[14:53:04.708] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.57
[14:53:04.708] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[14:53:04.708] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.025
[14:53:04.708] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 163
[14:53:04.708] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.082
[14:53:04.708] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[14:53:04.708] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.258
[14:53:04.708] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 166
[14:53:04.708] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.201
[14:53:04.708] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 182
[14:53:04.709] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.328
[14:53:04.709] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 169
[14:53:04.709] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.471
[14:53:04.709] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 167
[14:53:04.709] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.283
[14:53:04.709] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,11] phvalue 176
[14:53:04.709] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.934
[14:53:04.709] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 168
[14:53:04.709] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:53:04.709] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:53:04.709] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:53:04.792] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:53:05.141] <TB2>     INFO: Expecting 41600 events.
[14:53:09.288] <TB2>     INFO: 41600 events read in total (3433ms).
[14:53:09.289] <TB2>     INFO: Test took 4497ms.
[14:53:09.296] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:09.296] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66555
[14:53:09.296] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:53:09.300] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:53:09.301] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 52minph_roc = 8
[14:53:09.301] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.0044
[14:53:09.301] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,24] phvalue 78
[14:53:09.301] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.9675
[14:53:09.301] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 65
[14:53:09.301] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.4954
[14:53:09.301] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 70
[14:53:09.301] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.06
[14:53:09.301] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,6] phvalue 82
[14:53:09.302] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.2281
[14:53:09.302] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 78
[14:53:09.302] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.5618
[14:53:09.302] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 59
[14:53:09.302] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.1856
[14:53:09.302] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 72
[14:53:09.302] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.3463
[14:53:09.302] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,7] phvalue 64
[14:53:09.302] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.0462
[14:53:09.302] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 56
[14:53:09.302] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.8674
[14:53:09.302] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,44] phvalue 89
[14:53:09.303] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.9196
[14:53:09.303] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,48] phvalue 71
[14:53:09.303] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.128
[14:53:09.303] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 88
[14:53:09.303] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.9693
[14:53:09.303] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 64
[14:53:09.303] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.6613
[14:53:09.303] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,43] phvalue 62
[14:53:09.303] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.4692
[14:53:09.303] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 77
[14:53:09.303] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.179
[14:53:09.303] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,49] phvalue 64
[14:53:09.305] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 24, 0 0
[14:53:09.709] <TB2>     INFO: Expecting 2560 events.
[14:53:10.667] <TB2>     INFO: 2560 events read in total (243ms).
[14:53:10.668] <TB2>     INFO: Test took 1363ms.
[14:53:10.668] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:10.668] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 1 1
[14:53:11.175] <TB2>     INFO: Expecting 2560 events.
[14:53:12.135] <TB2>     INFO: 2560 events read in total (245ms).
[14:53:12.136] <TB2>     INFO: Test took 1468ms.
[14:53:12.136] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:12.136] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 2 2
[14:53:12.642] <TB2>     INFO: Expecting 2560 events.
[14:53:13.600] <TB2>     INFO: 2560 events read in total (242ms).
[14:53:13.600] <TB2>     INFO: Test took 1464ms.
[14:53:13.601] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:13.601] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 6, 3 3
[14:53:14.108] <TB2>     INFO: Expecting 2560 events.
[14:53:15.068] <TB2>     INFO: 2560 events read in total (245ms).
[14:53:15.069] <TB2>     INFO: Test took 1468ms.
[14:53:15.069] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:15.069] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 4 4
[14:53:15.577] <TB2>     INFO: Expecting 2560 events.
[14:53:16.537] <TB2>     INFO: 2560 events read in total (245ms).
[14:53:16.537] <TB2>     INFO: Test took 1468ms.
[14:53:16.537] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:16.537] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 5 5
[14:53:17.045] <TB2>     INFO: Expecting 2560 events.
[14:53:18.005] <TB2>     INFO: 2560 events read in total (245ms).
[14:53:18.005] <TB2>     INFO: Test took 1468ms.
[14:53:18.006] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:18.006] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 6 6
[14:53:18.513] <TB2>     INFO: Expecting 2560 events.
[14:53:19.473] <TB2>     INFO: 2560 events read in total (244ms).
[14:53:19.474] <TB2>     INFO: Test took 1468ms.
[14:53:19.477] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:19.477] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 7, 7 7
[14:53:19.981] <TB2>     INFO: Expecting 2560 events.
[14:53:20.941] <TB2>     INFO: 2560 events read in total (245ms).
[14:53:20.941] <TB2>     INFO: Test took 1464ms.
[14:53:20.942] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:20.942] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 8 8
[14:53:21.449] <TB2>     INFO: Expecting 2560 events.
[14:53:22.407] <TB2>     INFO: 2560 events read in total (243ms).
[14:53:22.407] <TB2>     INFO: Test took 1465ms.
[14:53:22.408] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:22.408] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 44, 9 9
[14:53:22.915] <TB2>     INFO: Expecting 2560 events.
[14:53:23.872] <TB2>     INFO: 2560 events read in total (242ms).
[14:53:23.873] <TB2>     INFO: Test took 1465ms.
[14:53:23.873] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:23.874] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 48, 10 10
[14:53:24.380] <TB2>     INFO: Expecting 2560 events.
[14:53:25.338] <TB2>     INFO: 2560 events read in total (243ms).
[14:53:25.338] <TB2>     INFO: Test took 1464ms.
[14:53:25.338] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:25.338] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 11 11
[14:53:25.846] <TB2>     INFO: Expecting 2560 events.
[14:53:26.805] <TB2>     INFO: 2560 events read in total (244ms).
[14:53:26.805] <TB2>     INFO: Test took 1467ms.
[14:53:26.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:26.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 12 12
[14:53:27.314] <TB2>     INFO: Expecting 2560 events.
[14:53:28.274] <TB2>     INFO: 2560 events read in total (245ms).
[14:53:28.274] <TB2>     INFO: Test took 1466ms.
[14:53:28.274] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:28.275] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 43, 13 13
[14:53:28.782] <TB2>     INFO: Expecting 2560 events.
[14:53:29.742] <TB2>     INFO: 2560 events read in total (245ms).
[14:53:29.742] <TB2>     INFO: Test took 1467ms.
[14:53:29.742] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:29.743] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 14 14
[14:53:30.250] <TB2>     INFO: Expecting 2560 events.
[14:53:31.209] <TB2>     INFO: 2560 events read in total (244ms).
[14:53:31.210] <TB2>     INFO: Test took 1467ms.
[14:53:31.210] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:31.210] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 49, 15 15
[14:53:31.717] <TB2>     INFO: Expecting 2560 events.
[14:53:32.676] <TB2>     INFO: 2560 events read in total (244ms).
[14:53:32.677] <TB2>     INFO: Test took 1467ms.
[14:53:32.677] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:32.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[14:53:32.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[14:53:32.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[14:53:32.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[14:53:32.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[14:53:32.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[14:53:32.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[14:53:32.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[14:53:32.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:53:32.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[14:53:32.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[14:53:32.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[14:53:32.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:53:32.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[14:53:32.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[14:53:32.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[14:53:32.680] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:33.185] <TB2>     INFO: Expecting 655360 events.
[14:53:45.101] <TB2>     INFO: 655360 events read in total (11201ms).
[14:53:45.112] <TB2>     INFO: Expecting 655360 events.
[14:53:56.854] <TB2>     INFO: 655360 events read in total (11188ms).
[14:53:56.869] <TB2>     INFO: Expecting 655360 events.
[14:54:08.599] <TB2>     INFO: 655360 events read in total (11174ms).
[14:54:08.618] <TB2>     INFO: Expecting 655360 events.
[14:54:20.357] <TB2>     INFO: 655360 events read in total (11184ms).
[14:54:20.380] <TB2>     INFO: Expecting 655360 events.
[14:54:32.134] <TB2>     INFO: 655360 events read in total (11204ms).
[14:54:32.162] <TB2>     INFO: Expecting 655360 events.
[14:54:43.845] <TB2>     INFO: 655360 events read in total (11138ms).
[14:54:43.878] <TB2>     INFO: Expecting 655360 events.
[14:54:55.573] <TB2>     INFO: 655360 events read in total (11159ms).
[14:54:55.611] <TB2>     INFO: Expecting 655360 events.
[14:55:07.303] <TB2>     INFO: 655360 events read in total (11156ms).
[14:55:07.347] <TB2>     INFO: Expecting 655360 events.
[14:55:19.090] <TB2>     INFO: 655360 events read in total (11216ms).
[14:55:19.135] <TB2>     INFO: Expecting 655360 events.
[14:55:30.896] <TB2>     INFO: 655360 events read in total (11230ms).
[14:55:30.944] <TB2>     INFO: Expecting 655360 events.
[14:55:42.694] <TB2>     INFO: 655360 events read in total (11223ms).
[14:55:42.751] <TB2>     INFO: Expecting 655360 events.
[14:55:54.488] <TB2>     INFO: 655360 events read in total (11211ms).
[14:55:54.545] <TB2>     INFO: Expecting 655360 events.
[14:56:06.300] <TB2>     INFO: 655360 events read in total (11228ms).
[14:56:06.363] <TB2>     INFO: Expecting 655360 events.
[14:56:18.128] <TB2>     INFO: 655360 events read in total (11239ms).
[14:56:18.195] <TB2>     INFO: Expecting 655360 events.
[14:56:29.896] <TB2>     INFO: 655360 events read in total (11174ms).
[14:56:29.967] <TB2>     INFO: Expecting 655360 events.
[14:56:41.717] <TB2>     INFO: 655360 events read in total (11223ms).
[14:56:41.792] <TB2>     INFO: Test took 189112ms.
[14:56:41.888] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:42.197] <TB2>     INFO: Expecting 655360 events.
[14:56:54.054] <TB2>     INFO: 655360 events read in total (11142ms).
[14:56:54.065] <TB2>     INFO: Expecting 655360 events.
[14:57:05.749] <TB2>     INFO: 655360 events read in total (11123ms).
[14:57:05.765] <TB2>     INFO: Expecting 655360 events.
[14:57:17.518] <TB2>     INFO: 655360 events read in total (11196ms).
[14:57:17.538] <TB2>     INFO: Expecting 655360 events.
[14:57:29.266] <TB2>     INFO: 655360 events read in total (11183ms).
[14:57:29.292] <TB2>     INFO: Expecting 655360 events.
[14:57:41.013] <TB2>     INFO: 655360 events read in total (11179ms).
[14:57:41.041] <TB2>     INFO: Expecting 655360 events.
[14:57:52.731] <TB2>     INFO: 655360 events read in total (11149ms).
[14:57:52.763] <TB2>     INFO: Expecting 655360 events.
[14:58:04.510] <TB2>     INFO: 655360 events read in total (11206ms).
[14:58:04.547] <TB2>     INFO: Expecting 655360 events.
[14:58:16.198] <TB2>     INFO: 655360 events read in total (11119ms).
[14:58:16.239] <TB2>     INFO: Expecting 655360 events.
[14:58:28.073] <TB2>     INFO: 655360 events read in total (11303ms).
[14:58:28.117] <TB2>     INFO: Expecting 655360 events.
[14:58:39.894] <TB2>     INFO: 655360 events read in total (11249ms).
[14:58:39.944] <TB2>     INFO: Expecting 655360 events.
[14:58:51.667] <TB2>     INFO: 655360 events read in total (11192ms).
[14:58:51.721] <TB2>     INFO: Expecting 655360 events.
[14:59:03.430] <TB2>     INFO: 655360 events read in total (11182ms).
[14:59:03.488] <TB2>     INFO: Expecting 655360 events.
[14:59:15.301] <TB2>     INFO: 655360 events read in total (11287ms).
[14:59:15.364] <TB2>     INFO: Expecting 655360 events.
[14:59:27.140] <TB2>     INFO: 655360 events read in total (11250ms).
[14:59:27.205] <TB2>     INFO: Expecting 655360 events.
[14:59:39.006] <TB2>     INFO: 655360 events read in total (11274ms).
[14:59:39.077] <TB2>     INFO: Expecting 655360 events.
[14:59:50.827] <TB2>     INFO: 655360 events read in total (11223ms).
[14:59:50.904] <TB2>     INFO: Test took 189016ms.
[14:59:51.081] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:51.081] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:59:51.081] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:51.082] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:59:51.082] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:51.082] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:59:51.082] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:51.083] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:59:51.083] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:51.083] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:59:51.083] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:51.083] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:59:51.083] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:51.084] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:59:51.084] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:51.084] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:59:51.084] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:51.085] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:59:51.085] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:51.085] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:59:51.085] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:51.086] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:59:51.086] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:51.086] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:59:51.086] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:51.087] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:59:51.087] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:51.087] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:59:51.087] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:51.088] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:59:51.088] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:51.088] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:59:51.088] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:51.095] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:51.102] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:51.109] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:51.116] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:51.123] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:59:51.129] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:51.136] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:51.143] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:51.150] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:51.157] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:51.164] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:51.171] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:51.178] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:51.184] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:51.192] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:51.198] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:51.206] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:59:51.233] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C0.dat
[14:59:51.234] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C1.dat
[14:59:51.234] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C2.dat
[14:59:51.234] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C3.dat
[14:59:51.234] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C4.dat
[14:59:51.234] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C5.dat
[14:59:51.234] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C6.dat
[14:59:51.234] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C7.dat
[14:59:51.235] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C8.dat
[14:59:51.235] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C9.dat
[14:59:51.235] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C10.dat
[14:59:51.235] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C11.dat
[14:59:51.235] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C12.dat
[14:59:51.235] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C13.dat
[14:59:51.235] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C14.dat
[14:59:51.235] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C15.dat
[14:59:51.580] <TB2>     INFO: Expecting 41600 events.
[14:59:55.422] <TB2>     INFO: 41600 events read in total (3127ms).
[14:59:55.422] <TB2>     INFO: Test took 4184ms.
[14:59:56.067] <TB2>     INFO: Expecting 41600 events.
[14:59:59.934] <TB2>     INFO: 41600 events read in total (3152ms).
[14:59:59.936] <TB2>     INFO: Test took 4212ms.
[15:00:00.543] <TB2>     INFO: Expecting 41600 events.
[15:00:04.365] <TB2>     INFO: 41600 events read in total (3107ms).
[15:00:04.367] <TB2>     INFO: Test took 4169ms.
[15:00:04.668] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:04.801] <TB2>     INFO: Expecting 2560 events.
[15:00:05.759] <TB2>     INFO: 2560 events read in total (243ms).
[15:00:05.759] <TB2>     INFO: Test took 1091ms.
[15:00:05.761] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:06.268] <TB2>     INFO: Expecting 2560 events.
[15:00:07.225] <TB2>     INFO: 2560 events read in total (242ms).
[15:00:07.225] <TB2>     INFO: Test took 1464ms.
[15:00:07.227] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:07.734] <TB2>     INFO: Expecting 2560 events.
[15:00:08.691] <TB2>     INFO: 2560 events read in total (242ms).
[15:00:08.691] <TB2>     INFO: Test took 1464ms.
[15:00:08.695] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:09.201] <TB2>     INFO: Expecting 2560 events.
[15:00:10.157] <TB2>     INFO: 2560 events read in total (241ms).
[15:00:10.158] <TB2>     INFO: Test took 1464ms.
[15:00:10.160] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:10.667] <TB2>     INFO: Expecting 2560 events.
[15:00:11.624] <TB2>     INFO: 2560 events read in total (242ms).
[15:00:11.625] <TB2>     INFO: Test took 1465ms.
[15:00:11.627] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:12.133] <TB2>     INFO: Expecting 2560 events.
[15:00:13.090] <TB2>     INFO: 2560 events read in total (242ms).
[15:00:13.090] <TB2>     INFO: Test took 1463ms.
[15:00:13.092] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:13.598] <TB2>     INFO: Expecting 2560 events.
[15:00:14.555] <TB2>     INFO: 2560 events read in total (242ms).
[15:00:14.555] <TB2>     INFO: Test took 1463ms.
[15:00:14.557] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:15.063] <TB2>     INFO: Expecting 2560 events.
[15:00:16.020] <TB2>     INFO: 2560 events read in total (242ms).
[15:00:16.020] <TB2>     INFO: Test took 1463ms.
[15:00:16.022] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:16.529] <TB2>     INFO: Expecting 2560 events.
[15:00:17.486] <TB2>     INFO: 2560 events read in total (242ms).
[15:00:17.487] <TB2>     INFO: Test took 1465ms.
[15:00:17.488] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:17.995] <TB2>     INFO: Expecting 2560 events.
[15:00:18.952] <TB2>     INFO: 2560 events read in total (242ms).
[15:00:18.952] <TB2>     INFO: Test took 1464ms.
[15:00:18.955] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:19.460] <TB2>     INFO: Expecting 2560 events.
[15:00:20.417] <TB2>     INFO: 2560 events read in total (242ms).
[15:00:20.418] <TB2>     INFO: Test took 1463ms.
[15:00:20.419] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:20.927] <TB2>     INFO: Expecting 2560 events.
[15:00:21.883] <TB2>     INFO: 2560 events read in total (241ms).
[15:00:21.883] <TB2>     INFO: Test took 1464ms.
[15:00:21.885] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:22.391] <TB2>     INFO: Expecting 2560 events.
[15:00:23.348] <TB2>     INFO: 2560 events read in total (242ms).
[15:00:23.349] <TB2>     INFO: Test took 1464ms.
[15:00:23.350] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:23.857] <TB2>     INFO: Expecting 2560 events.
[15:00:24.814] <TB2>     INFO: 2560 events read in total (242ms).
[15:00:24.814] <TB2>     INFO: Test took 1464ms.
[15:00:24.816] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:25.322] <TB2>     INFO: Expecting 2560 events.
[15:00:26.279] <TB2>     INFO: 2560 events read in total (242ms).
[15:00:26.279] <TB2>     INFO: Test took 1463ms.
[15:00:26.281] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:26.788] <TB2>     INFO: Expecting 2560 events.
[15:00:27.744] <TB2>     INFO: 2560 events read in total (242ms).
[15:00:27.744] <TB2>     INFO: Test took 1463ms.
[15:00:27.747] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:28.252] <TB2>     INFO: Expecting 2560 events.
[15:00:29.214] <TB2>     INFO: 2560 events read in total (247ms).
[15:00:29.214] <TB2>     INFO: Test took 1467ms.
[15:00:29.217] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:29.722] <TB2>     INFO: Expecting 2560 events.
[15:00:30.681] <TB2>     INFO: 2560 events read in total (244ms).
[15:00:30.681] <TB2>     INFO: Test took 1464ms.
[15:00:30.683] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:31.188] <TB2>     INFO: Expecting 2560 events.
[15:00:32.149] <TB2>     INFO: 2560 events read in total (246ms).
[15:00:32.149] <TB2>     INFO: Test took 1466ms.
[15:00:32.151] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:32.658] <TB2>     INFO: Expecting 2560 events.
[15:00:33.619] <TB2>     INFO: 2560 events read in total (246ms).
[15:00:33.620] <TB2>     INFO: Test took 1469ms.
[15:00:33.622] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:34.128] <TB2>     INFO: Expecting 2560 events.
[15:00:35.088] <TB2>     INFO: 2560 events read in total (245ms).
[15:00:35.088] <TB2>     INFO: Test took 1466ms.
[15:00:35.090] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:35.597] <TB2>     INFO: Expecting 2560 events.
[15:00:36.559] <TB2>     INFO: 2560 events read in total (247ms).
[15:00:36.559] <TB2>     INFO: Test took 1469ms.
[15:00:36.561] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:37.068] <TB2>     INFO: Expecting 2560 events.
[15:00:38.028] <TB2>     INFO: 2560 events read in total (245ms).
[15:00:38.029] <TB2>     INFO: Test took 1468ms.
[15:00:38.031] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:38.539] <TB2>     INFO: Expecting 2560 events.
[15:00:39.500] <TB2>     INFO: 2560 events read in total (246ms).
[15:00:39.500] <TB2>     INFO: Test took 1469ms.
[15:00:39.504] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:40.009] <TB2>     INFO: Expecting 2560 events.
[15:00:40.968] <TB2>     INFO: 2560 events read in total (244ms).
[15:00:40.969] <TB2>     INFO: Test took 1465ms.
[15:00:40.971] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:41.477] <TB2>     INFO: Expecting 2560 events.
[15:00:42.438] <TB2>     INFO: 2560 events read in total (246ms).
[15:00:42.438] <TB2>     INFO: Test took 1467ms.
[15:00:42.441] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:42.947] <TB2>     INFO: Expecting 2560 events.
[15:00:43.907] <TB2>     INFO: 2560 events read in total (245ms).
[15:00:43.907] <TB2>     INFO: Test took 1467ms.
[15:00:43.909] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:44.415] <TB2>     INFO: Expecting 2560 events.
[15:00:45.375] <TB2>     INFO: 2560 events read in total (245ms).
[15:00:45.375] <TB2>     INFO: Test took 1466ms.
[15:00:45.377] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:45.884] <TB2>     INFO: Expecting 2560 events.
[15:00:46.841] <TB2>     INFO: 2560 events read in total (242ms).
[15:00:46.842] <TB2>     INFO: Test took 1465ms.
[15:00:46.844] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:47.350] <TB2>     INFO: Expecting 2560 events.
[15:00:48.311] <TB2>     INFO: 2560 events read in total (246ms).
[15:00:48.311] <TB2>     INFO: Test took 1467ms.
[15:00:48.313] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:48.820] <TB2>     INFO: Expecting 2560 events.
[15:00:49.780] <TB2>     INFO: 2560 events read in total (245ms).
[15:00:49.780] <TB2>     INFO: Test took 1467ms.
[15:00:49.782] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:50.289] <TB2>     INFO: Expecting 2560 events.
[15:00:51.248] <TB2>     INFO: 2560 events read in total (245ms).
[15:00:51.248] <TB2>     INFO: Test took 1466ms.
[15:00:52.268] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 476 seconds
[15:00:52.268] <TB2>     INFO: PH scale (per ROC):    63  60  67  75  79  75  68  77  78  79  71  74  75  78  79  71
[15:00:52.268] <TB2>     INFO: PH offset (per ROC):  178 191 186 171 173 189 181 184 190 161 177 165 187 184 174 188
[15:00:52.440] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:00:52.443] <TB2>     INFO: ######################################################################
[15:00:52.443] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:00:52.443] <TB2>     INFO: ######################################################################
[15:00:52.443] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:00:52.455] <TB2>     INFO: scanning low vcal = 10
[15:00:52.798] <TB2>     INFO: Expecting 41600 events.
[15:00:56.525] <TB2>     INFO: 41600 events read in total (3013ms).
[15:00:56.525] <TB2>     INFO: Test took 4070ms.
[15:00:56.527] <TB2>     INFO: scanning low vcal = 20
[15:00:57.035] <TB2>     INFO: Expecting 41600 events.
[15:01:00.755] <TB2>     INFO: 41600 events read in total (3005ms).
[15:01:00.756] <TB2>     INFO: Test took 4229ms.
[15:01:00.757] <TB2>     INFO: scanning low vcal = 30
[15:01:01.264] <TB2>     INFO: Expecting 41600 events.
[15:01:04.997] <TB2>     INFO: 41600 events read in total (3018ms).
[15:01:04.998] <TB2>     INFO: Test took 4240ms.
[15:01:04.000] <TB2>     INFO: scanning low vcal = 40
[15:01:05.503] <TB2>     INFO: Expecting 41600 events.
[15:01:09.727] <TB2>     INFO: 41600 events read in total (3509ms).
[15:01:09.731] <TB2>     INFO: Test took 4731ms.
[15:01:09.734] <TB2>     INFO: scanning low vcal = 50
[15:01:10.149] <TB2>     INFO: Expecting 41600 events.
[15:01:14.384] <TB2>     INFO: 41600 events read in total (3520ms).
[15:01:14.384] <TB2>     INFO: Test took 4650ms.
[15:01:14.387] <TB2>     INFO: scanning low vcal = 60
[15:01:14.806] <TB2>     INFO: Expecting 41600 events.
[15:01:19.054] <TB2>     INFO: 41600 events read in total (3534ms).
[15:01:19.059] <TB2>     INFO: Test took 4671ms.
[15:01:19.062] <TB2>     INFO: scanning low vcal = 70
[15:01:19.474] <TB2>     INFO: Expecting 41600 events.
[15:01:23.699] <TB2>     INFO: 41600 events read in total (3510ms).
[15:01:23.700] <TB2>     INFO: Test took 4637ms.
[15:01:23.703] <TB2>     INFO: scanning low vcal = 80
[15:01:24.121] <TB2>     INFO: Expecting 41600 events.
[15:01:28.351] <TB2>     INFO: 41600 events read in total (3515ms).
[15:01:28.351] <TB2>     INFO: Test took 4648ms.
[15:01:28.355] <TB2>     INFO: scanning low vcal = 90
[15:01:28.775] <TB2>     INFO: Expecting 41600 events.
[15:01:32.000] <TB2>     INFO: 41600 events read in total (3510ms).
[15:01:32.001] <TB2>     INFO: Test took 4646ms.
[15:01:33.005] <TB2>     INFO: scanning low vcal = 100
[15:01:33.424] <TB2>     INFO: Expecting 41600 events.
[15:01:37.766] <TB2>     INFO: 41600 events read in total (3627ms).
[15:01:37.767] <TB2>     INFO: Test took 4762ms.
[15:01:37.770] <TB2>     INFO: scanning low vcal = 110
[15:01:38.190] <TB2>     INFO: Expecting 41600 events.
[15:01:42.414] <TB2>     INFO: 41600 events read in total (3509ms).
[15:01:42.414] <TB2>     INFO: Test took 4644ms.
[15:01:42.418] <TB2>     INFO: scanning low vcal = 120
[15:01:42.837] <TB2>     INFO: Expecting 41600 events.
[15:01:47.114] <TB2>     INFO: 41600 events read in total (3562ms).
[15:01:47.114] <TB2>     INFO: Test took 4696ms.
[15:01:47.117] <TB2>     INFO: scanning low vcal = 130
[15:01:47.534] <TB2>     INFO: Expecting 41600 events.
[15:01:51.780] <TB2>     INFO: 41600 events read in total (3531ms).
[15:01:51.781] <TB2>     INFO: Test took 4664ms.
[15:01:51.784] <TB2>     INFO: scanning low vcal = 140
[15:01:52.206] <TB2>     INFO: Expecting 41600 events.
[15:01:56.467] <TB2>     INFO: 41600 events read in total (3546ms).
[15:01:56.468] <TB2>     INFO: Test took 4684ms.
[15:01:56.471] <TB2>     INFO: scanning low vcal = 150
[15:01:56.889] <TB2>     INFO: Expecting 41600 events.
[15:02:01.149] <TB2>     INFO: 41600 events read in total (3545ms).
[15:02:01.149] <TB2>     INFO: Test took 4678ms.
[15:02:01.152] <TB2>     INFO: scanning low vcal = 160
[15:02:01.570] <TB2>     INFO: Expecting 41600 events.
[15:02:05.817] <TB2>     INFO: 41600 events read in total (3532ms).
[15:02:05.818] <TB2>     INFO: Test took 4666ms.
[15:02:05.821] <TB2>     INFO: scanning low vcal = 170
[15:02:06.238] <TB2>     INFO: Expecting 41600 events.
[15:02:10.513] <TB2>     INFO: 41600 events read in total (3560ms).
[15:02:10.513] <TB2>     INFO: Test took 4691ms.
[15:02:10.518] <TB2>     INFO: scanning low vcal = 180
[15:02:10.937] <TB2>     INFO: Expecting 41600 events.
[15:02:15.228] <TB2>     INFO: 41600 events read in total (3576ms).
[15:02:15.229] <TB2>     INFO: Test took 4711ms.
[15:02:15.232] <TB2>     INFO: scanning low vcal = 190
[15:02:15.650] <TB2>     INFO: Expecting 41600 events.
[15:02:19.917] <TB2>     INFO: 41600 events read in total (3552ms).
[15:02:19.917] <TB2>     INFO: Test took 4685ms.
[15:02:19.921] <TB2>     INFO: scanning low vcal = 200
[15:02:20.337] <TB2>     INFO: Expecting 41600 events.
[15:02:24.612] <TB2>     INFO: 41600 events read in total (3560ms).
[15:02:24.613] <TB2>     INFO: Test took 4692ms.
[15:02:24.616] <TB2>     INFO: scanning low vcal = 210
[15:02:25.035] <TB2>     INFO: Expecting 41600 events.
[15:02:29.310] <TB2>     INFO: 41600 events read in total (3559ms).
[15:02:29.310] <TB2>     INFO: Test took 4694ms.
[15:02:29.315] <TB2>     INFO: scanning low vcal = 220
[15:02:29.733] <TB2>     INFO: Expecting 41600 events.
[15:02:33.002] <TB2>     INFO: 41600 events read in total (3554ms).
[15:02:33.003] <TB2>     INFO: Test took 4688ms.
[15:02:34.007] <TB2>     INFO: scanning low vcal = 230
[15:02:34.425] <TB2>     INFO: Expecting 41600 events.
[15:02:38.655] <TB2>     INFO: 41600 events read in total (3513ms).
[15:02:38.657] <TB2>     INFO: Test took 4650ms.
[15:02:38.660] <TB2>     INFO: scanning low vcal = 240
[15:02:39.078] <TB2>     INFO: Expecting 41600 events.
[15:02:43.299] <TB2>     INFO: 41600 events read in total (3506ms).
[15:02:43.300] <TB2>     INFO: Test took 4640ms.
[15:02:43.303] <TB2>     INFO: scanning low vcal = 250
[15:02:43.721] <TB2>     INFO: Expecting 41600 events.
[15:02:47.953] <TB2>     INFO: 41600 events read in total (3517ms).
[15:02:47.955] <TB2>     INFO: Test took 4652ms.
[15:02:47.959] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:02:48.378] <TB2>     INFO: Expecting 41600 events.
[15:02:52.598] <TB2>     INFO: 41600 events read in total (3505ms).
[15:02:52.599] <TB2>     INFO: Test took 4640ms.
[15:02:52.601] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:02:53.022] <TB2>     INFO: Expecting 41600 events.
[15:02:57.245] <TB2>     INFO: 41600 events read in total (3509ms).
[15:02:57.247] <TB2>     INFO: Test took 4646ms.
[15:02:57.253] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:02:57.668] <TB2>     INFO: Expecting 41600 events.
[15:03:01.954] <TB2>     INFO: 41600 events read in total (3571ms).
[15:03:01.955] <TB2>     INFO: Test took 4702ms.
[15:03:01.959] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:03:02.376] <TB2>     INFO: Expecting 41600 events.
[15:03:06.646] <TB2>     INFO: 41600 events read in total (3555ms).
[15:03:06.647] <TB2>     INFO: Test took 4688ms.
[15:03:06.650] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:03:07.064] <TB2>     INFO: Expecting 41600 events.
[15:03:11.350] <TB2>     INFO: 41600 events read in total (3571ms).
[15:03:11.351] <TB2>     INFO: Test took 4701ms.
[15:03:11.896] <TB2>     INFO: PixTestGainPedestal::measure() done 
[15:03:11.900] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:03:11.900] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:03:11.900] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:03:11.901] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:03:11.901] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:03:11.901] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:03:11.901] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:03:11.901] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:03:11.901] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:03:11.902] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:03:11.902] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:03:11.902] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:03:11.902] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:03:11.902] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:03:11.903] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:03:11.903] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:03:51.712] <TB2>     INFO: PixTestGainPedestal::fit() done
[15:03:51.712] <TB2>     INFO: non-linearity mean:  0.950 0.967 0.963 0.965 0.955 0.961 0.959 0.953 0.964 0.959 0.962 0.961 0.967 0.954 0.966 0.966
[15:03:51.712] <TB2>     INFO: non-linearity RMS:   0.008 0.006 0.005 0.005 0.005 0.006 0.006 0.006 0.005 0.006 0.005 0.006 0.005 0.006 0.004 0.004
[15:03:51.713] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:03:51.735] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:03:51.758] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:03:51.780] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:03:51.803] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:03:51.825] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:03:51.848] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:03:51.870] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:03:51.893] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:03:51.915] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:03:51.938] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:03:51.961] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:03:51.983] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:03:52.006] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:03:52.028] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:03:52.051] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-08_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:03:52.073] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[15:03:52.073] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:03:52.080] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:03:52.081] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:03:52.083] <TB2>     INFO: ######################################################################
[15:03:52.084] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:03:52.084] <TB2>     INFO: ######################################################################
[15:03:52.086] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:03:52.098] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:03:52.098] <TB2>     INFO:     run 1 of 1
[15:03:52.098] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:03:52.443] <TB2>     INFO: Expecting 3120000 events.
[15:04:41.404] <TB2>     INFO: 1308455 events read in total (48247ms).
[15:05:30.256] <TB2>     INFO: 2603360 events read in total (97099ms).
[15:05:49.561] <TB2>     INFO: 3120000 events read in total (116405ms).
[15:05:49.602] <TB2>     INFO: Test took 117505ms.
[15:05:49.675] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:05:49.798] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:05:51.179] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:05:52.554] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:05:54.022] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:05:55.536] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:05:56.924] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:05:58.331] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:05:59.748] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:06:01.240] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:06:02.731] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:06:04.133] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:06:05.524] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:06:07.012] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:06:08.396] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:06:09.881] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:06:11.244] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:06:12.719] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 378343424
[15:06:12.751] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:06:12.751] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.0237, RMS = 2.31268
[15:06:12.751] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:06:12.751] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:06:12.751] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.4335, RMS = 2.32712
[15:06:12.751] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:06:12.752] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:06:12.752] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.469, RMS = 1.84209
[15:06:12.752] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:06:12.752] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:06:12.752] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.1209, RMS = 1.75657
[15:06:12.752] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:06:12.753] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:06:12.753] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.9886, RMS = 1.55563
[15:06:12.753] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:06:12.753] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:06:12.753] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.381, RMS = 1.39849
[15:06:12.753] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:06:12.754] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:06:12.754] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.2934, RMS = 1.44239
[15:06:12.754] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:06:12.754] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:06:12.754] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.141, RMS = 1.77319
[15:06:12.755] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:06:12.756] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:06:12.756] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.3363, RMS = 1.52883
[15:06:12.756] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:06:12.756] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:06:12.756] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.6039, RMS = 1.57467
[15:06:12.756] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:06:12.757] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:06:12.757] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.0303, RMS = 1.44867
[15:06:12.757] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:06:12.757] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:06:12.757] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.1277, RMS = 1.52585
[15:06:12.757] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:06:12.758] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 2 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:06:12.758] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.5537, RMS = 2.98274
[15:06:12.758] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:06:12.758] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 2 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:06:12.758] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.5876, RMS = 3.08591
[15:06:12.758] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:06:12.760] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:06:12.760] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.2695, RMS = 1.70594
[15:06:12.760] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:06:12.760] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:06:12.760] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.2977, RMS = 1.89701
[15:06:12.760] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[15:06:12.761] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:06:12.761] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.1409, RMS = 1.67937
[15:06:12.761] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:06:12.761] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:06:12.761] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.6263, RMS = 1.42188
[15:06:12.761] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:06:12.762] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:06:12.762] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0771, RMS = 1.11207
[15:06:12.762] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:06:12.762] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:06:12.762] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6173, RMS = 1.3931
[15:06:12.762] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:06:12.763] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:06:12.763] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.7098, RMS = 1.87343
[15:06:12.763] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:06:12.763] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:06:12.763] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.9871, RMS = 2.2398
[15:06:12.763] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:06:12.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:06:12.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.6092, RMS = 2.137
[15:06:12.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[15:06:12.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:06:12.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.9579, RMS = 2.30771
[15:06:12.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[15:06:12.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:06:12.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4124, RMS = 1.112
[15:06:12.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:06:12.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:06:12.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.6342, RMS = 1.21001
[15:06:12.765] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:06:12.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:06:12.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.6091, RMS = 1.76751
[15:06:12.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:06:12.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:06:12.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.4915, RMS = 1.68603
[15:06:12.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:06:12.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:06:12.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.4383, RMS = 1.29218
[15:06:12.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:06:12.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:06:12.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.3401, RMS = 1.13668
[15:06:12.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:06:12.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:06:12.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 92.0437, RMS = 1.39437
[15:06:12.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[15:06:12.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:06:12.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 90.9056, RMS = 1.51662
[15:06:12.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[15:06:12.772] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 140 seconds
[15:06:12.772] <TB2>     INFO: number of dead bumps (per ROC):     1    0    0    2    0    0  327    0    0    0    0    0    0    0    0    0
[15:06:12.772] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:06:12.867] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:06:12.867] <TB2>     INFO: enter test to run
[15:06:12.867] <TB2>     INFO:   test:  no parameter change
[15:06:12.868] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 394.7mA
[15:06:12.869] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 475.1mA
[15:06:12.869] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.3 C
[15:06:12.869] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:06:13.346] <TB2>    QUIET: Connection to board 141 closed.
[15:06:13.347] <TB2>     INFO: pXar: this is the end, my friend
[15:06:13.347] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
