Analysis & Synthesis report for DE1_SoC
Thu Nov 09 16:34:41 2017
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: controlLogic:theBrain
 10. Port Connectivity Checks: "alu:mainALU|alu_1bit:firstAlu|mux8_1:submodule2"
 11. Port Connectivity Checks: "mux128_64:movInstMux"
 12. Port Connectivity Checks: "mux128_64:immOrAddrMux"
 13. Port Connectivity Checks: "shifter:movzShifter1"
 14. Port Connectivity Checks: "regfile:registerFile|D_FF_enable:eachReg[0].eachDff[0].theReg|D_FF:d0"
 15. Port Connectivity Checks: "regfile:registerFile|decode_5_32:Decoder"
 16. Port Connectivity Checks: "regfile:registerFile"
 17. Port Connectivity Checks: "mux10_5:regMux"
 18. Port Connectivity Checks: "fullAdder_64bit:normalCounter|fullAdder_1bit:sixtyFourthAdder"
 19. Port Connectivity Checks: "fullAdder_64bit:normalCounter|fullAdder_1bit:firstAdder"
 20. Port Connectivity Checks: "fullAdder_64bit:normalCounter"
 21. Port Connectivity Checks: "shifter:movzShifter"
 22. Port Connectivity Checks: "mux128_64:brSelect"
 23. Port Connectivity Checks: "controlLogic:theBrain"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Nov 09 16:34:40 2017           ;
; Quartus Prime Version           ; 17.0.2 Build 602 07/19/2017 SJ Standard Edition ;
; Revision Name                   ; DE1_SoC                                         ;
; Top-level Entity Name           ; CPU_64bit                                       ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 0                                               ;
; Total pins                      ; 2                                               ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 0                                               ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; CPU_64bit          ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path            ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------+---------+
; zero_flag.sv                     ; yes             ; User SystemVerilog HDL File  ; U:/EE-469/Lab_3_Temp/zero_flag.sv       ;         ;
; pcUnit.sv                        ; yes             ; User SystemVerilog HDL File  ; U:/EE-469/Lab_3_Temp/pcUnit.sv          ;         ;
; nor_16x1.sv                      ; yes             ; User SystemVerilog HDL File  ; U:/EE-469/Lab_3_Temp/nor_16x1.sv        ;         ;
; mux128_64.sv                     ; yes             ; User SystemVerilog HDL File  ; U:/EE-469/Lab_3_Temp/mux128_64.sv       ;         ;
; mux32_1.sv                       ; yes             ; User SystemVerilog HDL File  ; U:/EE-469/Lab_3_Temp/mux32_1.sv         ;         ;
; mux16_1.sv                       ; yes             ; User SystemVerilog HDL File  ; U:/EE-469/Lab_3_Temp/mux16_1.sv         ;         ;
; mux10_5.sv                       ; yes             ; User SystemVerilog HDL File  ; U:/EE-469/Lab_3_Temp/mux10_5.sv         ;         ;
; mux8_1.sv                        ; yes             ; User SystemVerilog HDL File  ; U:/EE-469/Lab_3_Temp/mux8_1.sv          ;         ;
; mux_4_1.sv                       ; yes             ; User SystemVerilog HDL File  ; U:/EE-469/Lab_3_Temp/mux_4_1.sv         ;         ;
; math.sv                          ; yes             ; User SystemVerilog HDL File  ; U:/EE-469/Lab_3_Temp/math.sv            ;         ;
; fullAdder_64bit.sv               ; yes             ; User SystemVerilog HDL File  ; U:/EE-469/Lab_3_Temp/fullAdder_64bit.sv ;         ;
; fullAdder_1bit.sv                ; yes             ; User SystemVerilog HDL File  ; U:/EE-469/Lab_3_Temp/fullAdder_1bit.sv  ;         ;
; decode_5_32.sv                   ; yes             ; User SystemVerilog HDL File  ; U:/EE-469/Lab_3_Temp/decode_5_32.sv     ;         ;
; decode_3_8.sv                    ; yes             ; User SystemVerilog HDL File  ; U:/EE-469/Lab_3_Temp/decode_3_8.sv      ;         ;
; decode_2_4.sv                    ; yes             ; User SystemVerilog HDL File  ; U:/EE-469/Lab_3_Temp/decode_2_4.sv      ;         ;
; decode_1_2.sv                    ; yes             ; User SystemVerilog HDL File  ; U:/EE-469/Lab_3_Temp/decode_1_2.sv      ;         ;
; D_FF_enable.sv                   ; yes             ; User SystemVerilog HDL File  ; U:/EE-469/Lab_3_Temp/D_FF_enable.sv     ;         ;
; D_FF.sv                          ; yes             ; User SystemVerilog HDL File  ; U:/EE-469/Lab_3_Temp/D_FF.sv            ;         ;
; controlLogic.sv                  ; yes             ; User SystemVerilog HDL File  ; U:/EE-469/Lab_3_Temp/controlLogic.sv    ;         ;
; alu_1bit.sv                      ; yes             ; User SystemVerilog HDL File  ; U:/EE-469/Lab_3_Temp/alu_1bit.sv        ;         ;
; alu.sv                           ; yes             ; User SystemVerilog HDL File  ; U:/EE-469/Lab_3_Temp/alu.sv             ;         ;
; mux2_1.sv                        ; yes             ; User SystemVerilog HDL File  ; U:/EE-469/Lab_3_Temp/mux2_1.sv          ;         ;
; CPU_64bit.sv                     ; yes             ; User SystemVerilog HDL File  ; U:/EE-469/Lab_3_Temp/CPU_64bit.sv       ;         ;
; regfile.sv                       ; yes             ; User SystemVerilog HDL File  ; U:/EE-469/Lab_3_Temp/regfile.sv         ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |CPU_64bit                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 2    ; 0            ; |CPU_64bit          ; CPU_64bit   ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlLogic:theBrain ;
+----------------+-------------+-------------------------------------+
; Parameter Name ; Value       ; Type                                ;
+----------------+-------------+-------------------------------------+
; ADDI           ; 1001000100X ; Unsigned Binary                     ;
; ADDS           ; 10101011000 ; Unsigned Binary                     ;
; B              ; 000101XXXXX ; Unsigned Binary                     ;
; CBZ            ; 10110100XXX ; Unsigned Binary                     ;
; LDUR           ; 11111000010 ; Unsigned Binary                     ;
; STUR           ; 11111000000 ; Unsigned Binary                     ;
; SUBS           ; 11101011000 ; Unsigned Binary                     ;
; B_LT           ; 01010100XXX ; Unsigned Binary                     ;
; LDURB          ; 111000010XX ; Unsigned Binary                     ;
; STURB          ; 111000000XX ; Unsigned Binary                     ;
+----------------+-------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:mainALU|alu_1bit:firstAlu|mux8_1:submodule2" ;
+-------+-------+----------+--------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                          ;
+-------+-------+----------+--------------------------------------------------+
; in[7] ; Input ; Info     ; Stuck at GND                                     ;
; in[1] ; Input ; Info     ; Stuck at GND                                     ;
+-------+-------+----------+--------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "mux128_64:movInstMux" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; sel  ; Input ; Info     ; Stuck at GND           ;
+------+-------+----------+------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "mux128_64:immOrAddrMux" ;
+--------------+-------+----------+------------------+
; Port         ; Type  ; Severity ; Details          ;
+--------------+-------+----------+------------------+
; inOne        ; Input ; Info     ; Stuck at GND     ;
; inZero[7..0] ; Input ; Info     ; Stuck at GND     ;
+--------------+-------+----------+------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "shifter:movzShifter1" ;
+-----------+-------+----------+-------------------+
; Port      ; Type  ; Severity ; Details           ;
+-----------+-------+----------+-------------------+
; value     ; Input ; Info     ; Stuck at GND      ;
; direction ; Input ; Info     ; Stuck at GND      ;
; distance  ; Input ; Info     ; Stuck at GND      ;
+-----------+-------+----------+-------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regfile:registerFile|D_FF_enable:eachReg[0].eachDff[0].theReg|D_FF:d0" ;
+-------+-------+----------+------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                ;
+-------+-------+----------+------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                           ;
+-------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regfile:registerFile|decode_5_32:Decoder"                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; out[31] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "regfile:registerFile" ;
+---------------+-------+----------+---------------+
; Port          ; Type  ; Severity ; Details       ;
+---------------+-------+----------+---------------+
; ReadRegister1 ; Input ; Info     ; Stuck at GND  ;
+---------------+-------+----------+---------------+


+--------------------------------------------+
; Port Connectivity Checks: "mux10_5:regMux" ;
+--------+-------+----------+----------------+
; Port   ; Type  ; Severity ; Details        ;
+--------+-------+----------+----------------+
; inOne  ; Input ; Info     ; Stuck at GND   ;
; inZero ; Input ; Info     ; Stuck at GND   ;
+--------+-------+----------+----------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fullAdder_64bit:normalCounter|fullAdder_1bit:sixtyFourthAdder"                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fullAdder_64bit:normalCounter|fullAdder_1bit:firstAdder" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; Cin  ; Input ; Info     ; Stuck at GND                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "fullAdder_64bit:normalCounter" ;
+----------+-------+----------+-----------------------------+
; Port     ; Type  ; Severity ; Details                     ;
+----------+-------+----------+-----------------------------+
; B[63..3] ; Input ; Info     ; Stuck at GND                ;
; B[1..0]  ; Input ; Info     ; Stuck at GND                ;
; B[2]     ; Input ; Info     ; Stuck at VCC                ;
+----------+-------+----------+-----------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "shifter:movzShifter"  ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; direction      ; Input ; Info     ; Stuck at GND ;
; distance[5..2] ; Input ; Info     ; Stuck at GND ;
; distance[1]    ; Input ; Info     ; Stuck at VCC ;
; distance[0]    ; Input ; Info     ; Stuck at GND ;
+----------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "mux128_64:brSelect" ;
+--------+-------+----------+--------------------+
; Port   ; Type  ; Severity ; Details            ;
+--------+-------+----------+--------------------+
; inOne  ; Input ; Info     ; Stuck at GND       ;
; inZero ; Input ; Info     ; Stuck at GND       ;
+--------+-------+----------+--------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlLogic:theBrain"                                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; OpCode    ; Input  ; Info     ; Stuck at GND                                                                        ;
; MemWrite  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xfer_size ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; read_en   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition
    Info: Processing started: Thu Nov 09 16:34:08 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file zero_flag.sv
    Info (12023): Found entity 1: zero_flag File: U:/EE-469/Lab_3_Temp/zero_flag.sv Line: 21
    Info (12023): Found entity 2: zero_flag_testbench File: U:/EE-469/Lab_3_Temp/zero_flag.sv Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file regstim.sv
    Info (12023): Found entity 1: regstim File: U:/EE-469/Lab_3_Temp/regstim.sv Line: 4
Info (12021): Found 2 design units, including 2 entities, in source file pcunit.sv
    Info (12023): Found entity 1: pcUnit File: U:/EE-469/Lab_3_Temp/pcUnit.sv Line: 21
    Info (12023): Found entity 2: pcUnit_testbench File: U:/EE-469/Lab_3_Temp/pcUnit.sv Line: 36
Info (12021): Found 2 design units, including 2 entities, in source file nor_16x1.sv
    Info (12023): Found entity 1: nor_16x1 File: U:/EE-469/Lab_3_Temp/nor_16x1.sv Line: 19
    Info (12023): Found entity 2: nor_16x1_testbench File: U:/EE-469/Lab_3_Temp/nor_16x1.sv Line: 35
Info (12021): Found 2 design units, including 2 entities, in source file mux128_64.sv
    Info (12023): Found entity 1: mux128_64 File: U:/EE-469/Lab_3_Temp/mux128_64.sv Line: 19
    Info (12023): Found entity 2: mux128_64_testbench File: U:/EE-469/Lab_3_Temp/mux128_64.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file mux32_1.sv
    Info (12023): Found entity 1: mux32_1 File: U:/EE-469/Lab_3_Temp/mux32_1.sv Line: 11
Info (12021): Found 2 design units, including 2 entities, in source file mux16_1.sv
    Info (12023): Found entity 1: mux16_1 File: U:/EE-469/Lab_3_Temp/mux16_1.sv Line: 11
    Info (12023): Found entity 2: mux16_1_testbench File: U:/EE-469/Lab_3_Temp/mux16_1.sv Line: 25
Info (12021): Found 2 design units, including 2 entities, in source file mux10_5.sv
    Info (12023): Found entity 1: mux10_5 File: U:/EE-469/Lab_3_Temp/mux10_5.sv Line: 19
    Info (12023): Found entity 2: mux10_5_testbench File: U:/EE-469/Lab_3_Temp/mux10_5.sv Line: 34
Info (12021): Found 2 design units, including 2 entities, in source file mux8_1.sv
    Info (12023): Found entity 1: mux8_1 File: U:/EE-469/Lab_3_Temp/mux8_1.sv Line: 28
    Info (12023): Found entity 2: mux8_1_testbench File: U:/EE-469/Lab_3_Temp/mux8_1.sv Line: 41
Info (12021): Found 2 design units, including 2 entities, in source file mux_4_1.sv
    Info (12023): Found entity 1: mux_4_1 File: U:/EE-469/Lab_3_Temp/mux_4_1.sv Line: 24
    Info (12023): Found entity 2: mux_4_1_testbench File: U:/EE-469/Lab_3_Temp/mux_4_1.sv Line: 40
Info (12021): Found 4 design units, including 4 entities, in source file math.sv
    Info (12023): Found entity 1: mult File: U:/EE-469/Lab_3_Temp/math.sv Line: 3
    Info (12023): Found entity 2: shifter File: U:/EE-469/Lab_3_Temp/math.sv Line: 33
    Info (12023): Found entity 3: shifter_testbench File: U:/EE-469/Lab_3_Temp/math.sv Line: 48
    Info (12023): Found entity 4: mult_testbench File: U:/EE-469/Lab_3_Temp/math.sv Line: 68
Info (12021): Found 2 design units, including 2 entities, in source file instructmem.sv
    Info (12023): Found entity 1: instructmem File: U:/EE-469/Lab_3_Temp/instructmem.sv Line: 17
    Info (12023): Found entity 2: instructmem_testbench File: U:/EE-469/Lab_3_Temp/instructmem.sv Line: 57
Info (12021): Found 2 design units, including 2 entities, in source file fulladder_64bit.sv
    Info (12023): Found entity 1: fullAdder_64bit File: U:/EE-469/Lab_3_Temp/fullAdder_64bit.sv Line: 18
    Info (12023): Found entity 2: adderstim File: U:/EE-469/Lab_3_Temp/fullAdder_64bit.sv Line: 39
Info (12021): Found 2 design units, including 2 entities, in source file fulladder_1bit.sv
    Info (12023): Found entity 1: fullAdder_1bit File: U:/EE-469/Lab_3_Temp/fullAdder_1bit.sv Line: 23
    Info (12023): Found entity 2: fullAdder_1bit_testbench File: U:/EE-469/Lab_3_Temp/fullAdder_1bit.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file decode_5_32.sv
    Info (12023): Found entity 1: decode_5_32 File: U:/EE-469/Lab_3_Temp/decode_5_32.sv Line: 14
    Info (12023): Found entity 2: decode_5_32_testbench File: U:/EE-469/Lab_3_Temp/decode_5_32.sv Line: 28
Info (12021): Found 2 design units, including 2 entities, in source file decode_3_8.sv
    Info (12023): Found entity 1: decode_3_8 File: U:/EE-469/Lab_3_Temp/decode_3_8.sv Line: 14
    Info (12023): Found entity 2: decode_3_8_testbench File: U:/EE-469/Lab_3_Temp/decode_3_8.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file decode_2_4.sv
    Info (12023): Found entity 1: decode_2_4 File: U:/EE-469/Lab_3_Temp/decode_2_4.sv Line: 10
    Info (12023): Found entity 2: decode_2_4_testbench File: U:/EE-469/Lab_3_Temp/decode_2_4.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file decode_1_2.sv
    Info (12023): Found entity 1: decode_1_2 File: U:/EE-469/Lab_3_Temp/decode_1_2.sv Line: 10
    Info (12023): Found entity 2: decode_1_2_testbench File: U:/EE-469/Lab_3_Temp/decode_1_2.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file datamem.sv
    Info (12023): Found entity 1: datamem File: U:/EE-469/Lab_3_Temp/datamem.sv Line: 12
    Info (12023): Found entity 2: datamem_testbench File: U:/EE-469/Lab_3_Temp/datamem.sv Line: 70
Info (12021): Found 2 design units, including 2 entities, in source file d_ff_enable.sv
    Info (12023): Found entity 1: D_FF_enable File: U:/EE-469/Lab_3_Temp/D_FF_enable.sv Line: 18
    Info (12023): Found entity 2: D_FF_enable_testbench File: U:/EE-469/Lab_3_Temp/D_FF_enable.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file d_ff.sv
    Info (12023): Found entity 1: D_FF File: U:/EE-469/Lab_3_Temp/D_FF.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file controllogic.sv
    Info (12023): Found entity 1: controlLogic File: U:/EE-469/Lab_3_Temp/controlLogic.sv Line: 16
    Info (12023): Found entity 2: controlLogic_testbench File: U:/EE-469/Lab_3_Temp/controlLogic.sv Line: 181
Info (12021): Found 1 design units, including 1 entities, in source file alustim.sv
    Info (12023): Found entity 1: alustim File: U:/EE-469/Lab_3_Temp/alustim.sv Line: 201
Info (12021): Found 1 design units, including 1 entities, in source file alu_64bit.sv
    Info (12023): Found entity 1: alu_64bit File: U:/EE-469/Lab_3_Temp/alu_64bit.sv Line: 10
Info (12021): Found 2 design units, including 2 entities, in source file alu_1bit.sv
    Info (12023): Found entity 1: alu_1bit File: U:/EE-469/Lab_3_Temp/alu_1bit.sv Line: 37
    Info (12023): Found entity 2: alu_1bit_testbench File: U:/EE-469/Lab_3_Temp/alu_1bit.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: U:/EE-469/Lab_3_Temp/alu.sv Line: 32
Warning (12019): Can't analyze file -- file DE1_SoC.sv is missing
Info (12021): Found 2 design units, including 2 entities, in source file mux2_1.sv
    Info (12023): Found entity 1: mux2_1 File: U:/EE-469/Lab_3_Temp/mux2_1.sv Line: 18
    Info (12023): Found entity 2: mux2_1_testbench File: U:/EE-469/Lab_3_Temp/mux2_1.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file cpu_64bit.sv
    Info (12023): Found entity 1: CPU_64bit File: U:/EE-469/Lab_3_Temp/CPU_64bit.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: U:/EE-469/Lab_3_Temp/regfile.sv Line: 27
Info (12127): Elaborating entity "CPU_64bit" for the top level hierarchy
Warning (10858): Verilog HDL warning at CPU_64bit.sv(22): object instruction used but never assigned File: U:/EE-469/Lab_3_Temp/CPU_64bit.sv Line: 22
Info (12128): Elaborating entity "controlLogic" for hierarchy "controlLogic:theBrain" File: U:/EE-469/Lab_3_Temp/CPU_64bit.sv Line: 63
Info (12128): Elaborating entity "mux128_64" for hierarchy "mux128_64:brSelect" File: U:/EE-469/Lab_3_Temp/CPU_64bit.sv Line: 71
Info (12128): Elaborating entity "mux2_1" for hierarchy "mux128_64:brSelect|mux2_1:eachRouteMux[0].routeMux1" File: U:/EE-469/Lab_3_Temp/mux128_64.sv Line: 28
Info (12128): Elaborating entity "shifter" for hierarchy "shifter:movzShifter" File: U:/EE-469/Lab_3_Temp/CPU_64bit.sv Line: 74
Info (12128): Elaborating entity "pcUnit" for hierarchy "pcUnit:theProgramCounter" File: U:/EE-469/Lab_3_Temp/CPU_64bit.sv Line: 79
Info (12128): Elaborating entity "D_FF" for hierarchy "pcUnit:theProgramCounter|D_FF:holdingDFF[0].holdingDFF1" File: U:/EE-469/Lab_3_Temp/pcUnit.sv Line: 30
Info (12128): Elaborating entity "fullAdder_64bit" for hierarchy "fullAdder_64bit:normalCounter" File: U:/EE-469/Lab_3_Temp/CPU_64bit.sv Line: 82
Info (12128): Elaborating entity "fullAdder_1bit" for hierarchy "fullAdder_64bit:normalCounter|fullAdder_1bit:firstAdder" File: U:/EE-469/Lab_3_Temp/fullAdder_64bit.sv Line: 24
Info (12128): Elaborating entity "mux10_5" for hierarchy "mux10_5:regMux" File: U:/EE-469/Lab_3_Temp/CPU_64bit.sv Line: 102
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:registerFile" File: U:/EE-469/Lab_3_Temp/CPU_64bit.sv Line: 108
Info (12128): Elaborating entity "decode_5_32" for hierarchy "regfile:registerFile|decode_5_32:Decoder" File: U:/EE-469/Lab_3_Temp/regfile.sv Line: 39
Info (12128): Elaborating entity "decode_2_4" for hierarchy "regfile:registerFile|decode_5_32:Decoder|decode_2_4:submodule1" File: U:/EE-469/Lab_3_Temp/decode_5_32.sv Line: 21
Info (12128): Elaborating entity "decode_3_8" for hierarchy "regfile:registerFile|decode_5_32:Decoder|decode_3_8:submodule2" File: U:/EE-469/Lab_3_Temp/decode_5_32.sv Line: 22
Info (12128): Elaborating entity "decode_1_2" for hierarchy "regfile:registerFile|decode_5_32:Decoder|decode_3_8:submodule2|decode_1_2:submodule1" File: U:/EE-469/Lab_3_Temp/decode_3_8.sv Line: 21
Info (12128): Elaborating entity "mux32_1" for hierarchy "regfile:registerFile|mux32_1:eachMux[0].largeMux1" File: U:/EE-469/Lab_3_Temp/regfile.sv Line: 46
Info (12128): Elaborating entity "mux16_1" for hierarchy "regfile:registerFile|mux32_1:eachMux[0].largeMux1|mux16_1:submodule_1" File: U:/EE-469/Lab_3_Temp/mux32_1.sv Line: 17
Info (12128): Elaborating entity "mux_4_1" for hierarchy "regfile:registerFile|mux32_1:eachMux[0].largeMux1|mux16_1:submodule_1|mux_4_1:submodule1" File: U:/EE-469/Lab_3_Temp/mux16_1.sv Line: 18
Info (12128): Elaborating entity "D_FF_enable" for hierarchy "regfile:registerFile|D_FF_enable:eachReg[0].eachDff[0].theReg" File: U:/EE-469/Lab_3_Temp/regfile.sv Line: 58
Info (12128): Elaborating entity "alu" for hierarchy "alu:mainALU" File: U:/EE-469/Lab_3_Temp/CPU_64bit.sv Line: 127
Info (12128): Elaborating entity "alu_1bit" for hierarchy "alu:mainALU|alu_1bit:firstAlu" File: U:/EE-469/Lab_3_Temp/alu.sv Line: 40
Info (12128): Elaborating entity "mux8_1" for hierarchy "alu:mainALU|alu_1bit:firstAlu|mux8_1:submodule2" File: U:/EE-469/Lab_3_Temp/alu_1bit.sv Line: 57
Info (12128): Elaborating entity "zero_flag" for hierarchy "alu:mainALU|zero_flag:check" File: U:/EE-469/Lab_3_Temp/alu.sv Line: 55
Info (12128): Elaborating entity "nor_16x1" for hierarchy "alu:mainALU|zero_flag:check|nor_16x1:nor1" File: U:/EE-469/Lab_3_Temp/zero_flag.sv Line: 27
Info (144001): Generated suppressed messages file U:/EE-469/Lab_3_Temp/output_files/DE1_SoC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 805 megabytes
    Info: Processing ended: Thu Nov 09 16:34:41 2017
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in U:/EE-469/Lab_3_Temp/output_files/DE1_SoC.map.smsg.


