-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.


-- Generated by Quartus Prime Version 18.1 (Build Build 625 09/12/2018)
-- Created on Tue Oct 15 09:35:58 2019

FUNCTION Pixel_Buffer (reset, clk, buf_data_act, buf_data_rdy, buf_data[7..0], buf_data_val, pxl_data_req, pxl_data_ena, pxl_frame_x[addr_x_width-1..0], pxl_frame_w[addr_x_width-1..0], pxl_frame_y[addr_y_width-1..0], pxl_frame_h[addr_y_width-1..0])
	WITH (RES_WIDTH, RES_HEIGHT, ADDR_X_WIDTH, ADDR_Y_WIDTH)
	RETURNS (buf_data_req, buf_data_ena, buf_frame_x[addr_x_width-1..0], buf_frame_w[addr_x_width-1..0], buf_frame_y[addr_y_width-1..0], buf_frame_h[addr_y_width-1..0], pxl_data_act, pxl_data_rdy, pxl_data_l1[39..0], pxl_data_l2[39..0], pxl_data_l3[39..0], pxl_data_l4[39..0], pxl_data_l5[39..0], pxl_data_val, pxl_center_x[addr_x_width-1..0], pxl_center_y[addr_y_width-1..0], dbg_state[7..0], dbg_err_code[15..0]);
