
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002342                       # Number of seconds simulated
sim_ticks                                  2341872000                       # Number of ticks simulated
final_tick                                 2341872000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 226487                       # Simulator instruction rate (inst/s)
host_op_rate                                   343317                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              106945236                       # Simulator tick rate (ticks/s)
host_mem_usage                                 647816                       # Number of bytes of host memory used
host_seconds                                    21.90                       # Real time elapsed on the host
sim_insts                                     4959569                       # Number of instructions simulated
sim_ops                                       7517907                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2341872000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           28160                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           62720                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               90880                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        28160                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          28160                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              440                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              980                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1420                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           12024568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           26781993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               38806562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      12024568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          12024568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          12024568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          26781993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              38806562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       440.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       980.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 3130                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         1420                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1420                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   90880                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    90880                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                145                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 81                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                150                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                137                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                130                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                137                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                193                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 64                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  1                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                  7                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                26                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                11                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                46                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                84                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               113                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                95                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     2341788500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1420                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1181                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      191                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       39                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        7                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          387                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     230.366925                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    129.591531                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    274.113965                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           240     62.02%     62.02% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           36      9.30%     71.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           18      4.65%     75.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           15      3.88%     79.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            5      1.29%     81.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           53     13.70%     94.83% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            3      0.78%     95.61% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            3      0.78%     96.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           14      3.62%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           387                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        28160                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        62720                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 12024568.379484446719                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 26781993.208851721138                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          440                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          980                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     16685000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     58388250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     37920.45                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     59579.85                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      48448250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 75073250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     7100000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      34118.49                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 52868.49                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         38.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      38.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.30                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.30                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1023                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  72.04                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     1649146.83                       # Average gap between requests
system.mem_ctrl.pageHitRate                     72.04                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2191980                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1149885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  7404180                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          180704160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              46558170                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               8507040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        566297280                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        360868320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          35141820                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1208824755                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             516.178833                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            2217574000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      14736500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       76440000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF      35967500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    939745250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       33081250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   1241901500                       # Time in different power states
system.mem_ctrl_1.actEnergy                    642600                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    318780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  2734620                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          7375680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               5765550                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                400800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         30697350                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          6331680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         539755080                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               594022140                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             253.652693                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            2327941750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        724500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        3120000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    2244378000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     16489750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        9843000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     67316750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2341872000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  266917                       # Number of BP lookups
system.cpu.branchPred.condPredicted            266917                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              4459                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               237427                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   29425                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                129                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          237427                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             196746                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            40681                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          638                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2341872000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1883855                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      303265                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            73                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            40                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2341872000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2341872000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      515850                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           125                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2341872000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4683745                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              31882                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5134333                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      266917                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             226171                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4622444                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    9082                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   62                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           885                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           18                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    515765                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   261                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4659896                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.669029                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.696222                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   613467     13.16%     13.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   315355      6.77%     19.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3731074     80.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4659896                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.056988                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.096203                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   234750                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                548367                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3614831                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                257407                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   4541                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                7664749                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 15085                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   4541                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   375681                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   23144                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1370                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3730248                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                524912                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                7648735                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  8195                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    24                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  54812                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 257112                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  76461                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             8972                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            10272111                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              17173811                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         12157423                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            686103                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              10093581                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   178530                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 23                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             19                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    325950                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1899970                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              304529                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            306601                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               70                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    7633224                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 108                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7570190                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             11214                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          115424                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       165870                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             99                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4659896                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.624541                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.650919                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              440839      9.46%      9.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              867924     18.63%     28.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3351133     71.91%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4659896                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       1      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  5151      1.08%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    250      0.05%      1.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     53      0.01%      1.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      1.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     19      0.00%      1.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   117      0.02%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  124      0.03%      1.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      1.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      1.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      1.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      1.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      1.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      1.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      1.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      1.20% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 466216     97.90%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  4280      0.90%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               282      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4233649     55.93%     55.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               391135      5.17%     61.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    41      0.00%     61.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              548645      7.25%     68.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 6093      0.08%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                9515      0.13%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd           90000      1.19%     69.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            9300      0.12%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          90000      1.19%     71.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1617212     21.36%     92.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              200854      2.65%     95.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          270065      3.57%     98.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         102730      1.36%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7570190                       # Type of FU issued
system.cpu.iq.rate                           1.616269                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      476211                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.062906                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           18024105                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6595621                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6431898                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             2263596                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1153160                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1124321                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6912874                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 1133245                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           394782                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        31376                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         2284                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         2511                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            16                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   4541                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    4800                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4953                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             7633332                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1081                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1899970                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               304529                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 47                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     17                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3903                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             25                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           3806                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          812                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 4618                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7559549                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1883851                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             10641                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2187116                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   258767                       # Number of branches executed
system.cpu.iew.exec_stores                     303265                       # Number of stores executed
system.cpu.iew.exec_rate                     1.613997                       # Inst execution rate
system.cpu.iew.wb_sent                        7556903                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7556219                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5865449                       # num instructions producing a value
system.cpu.iew.wb_consumers                   9314592                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.613286                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.629705                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          107013                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               9                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              4516                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4651592                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.616201                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.751703                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       764164     16.43%     16.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       256949      5.52%     21.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3630479     78.05%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4651592                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              4959569                       # Number of instructions committed
system.cpu.commit.committedOps                7517907                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2170612                       # Number of memory references committed
system.cpu.commit.loads                       1868594                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     258206                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1118846                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   6781078                       # Number of committed integer instructions.
system.cpu.commit.function_calls                28023                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          105      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4210661     56.01%     56.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          390928      5.20%     61.21% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               39      0.00%     61.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         540010      7.18%     68.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            6070      0.08%     68.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.00%     68.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           9514      0.13%     68.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     68.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd        90000      1.20%     69.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9300      0.12%     69.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult        90000      1.20%     71.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1598538     21.26%     92.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         199302      2.65%     95.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       270056      3.59%     98.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       102716      1.37%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           7517907                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3630479                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      8646033                       # The number of ROB reads
system.cpu.rob.rob_writes                    15258145                       # The number of ROB writes
system.cpu.timesIdled                             266                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           23849                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     4959569                       # Number of Instructions Simulated
system.cpu.committedOps                       7517907                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.944385                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.944385                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.058890                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.058890                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 12002062                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6363973                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    686032                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1021612                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1560372                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2752915                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2724592                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2341872000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           251.318741                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1790711                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6576                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            272.310067                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            170000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   251.318741                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.981714                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981714                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          177                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3588600                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3588600                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2341872000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1483003                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1483003                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       301132                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         301132                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      1784135                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1784135                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1784135                       # number of overall hits
system.cpu.dcache.overall_hits::total         1784135                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5991                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5991                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          886                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          886                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         6877                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6877                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6877                       # number of overall misses
system.cpu.dcache.overall_misses::total          6877                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    127083000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    127083000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     98782000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     98782000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    225865000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    225865000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    225865000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    225865000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1488994                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1488994                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       302018                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       302018                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      1791012                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1791012                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1791012                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1791012                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004024                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004024                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002934                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002934                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003840                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003840                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003840                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003840                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21212.318478                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21212.318478                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 111492.099323                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 111492.099323                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32843.536426                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32843.536426                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32843.536426                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32843.536426                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          373                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    62.166667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         6246                       # number of writebacks
system.cpu.dcache.writebacks::total              6246                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          299                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          299                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          301                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          301                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          301                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          301                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5692                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5692                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          884                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          884                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         6576                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6576                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6576                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6576                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     73699500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     73699500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     97752500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     97752500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    171452000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    171452000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    171452000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    171452000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003823                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003823                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002927                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002927                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003672                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003672                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003672                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003672                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12947.909346                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12947.909346                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 110579.751131                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 110579.751131                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26072.384428                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26072.384428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26072.384428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26072.384428                       # average overall mshr miss latency
system.cpu.dcache.replacements                   6320                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2341872000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.597300                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              515654                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               447                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1153.588367                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.597300                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994521                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994521                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          211                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4126567                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4126567                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2341872000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       515207                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          515207                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       515207                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           515207                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       515207                       # number of overall hits
system.cpu.icache.overall_hits::total          515207                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          558                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           558                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          558                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            558                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          558                       # number of overall misses
system.cpu.icache.overall_misses::total           558                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46331999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46331999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     46331999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46331999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46331999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46331999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       515765                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       515765                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       515765                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       515765                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       515765                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       515765                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001082                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001082                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001082                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001082                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001082                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001082                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 83032.256272                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 83032.256272                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 83032.256272                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 83032.256272                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 83032.256272                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 83032.256272                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          126                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           63                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          110                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          110                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          110                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          110                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          110                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          110                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          448                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          448                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          448                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          448                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          448                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          448                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38642000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38642000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38642000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38642000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38642000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38642000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000869                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000869                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000869                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000869                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000869                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000869                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 86254.464286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86254.464286                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 86254.464286                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86254.464286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 86254.464286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86254.464286                       # average overall mshr miss latency
system.cpu.icache.replacements                    191                       # number of replacements
system.l2bus.snoop_filter.tot_requests          13535                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         6511                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                3                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2341872000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                6139                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          6246                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               273                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                884                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               884                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           6140                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1086                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        19472                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   20558                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        28608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       820608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   849216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 8                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               7032                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000569                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.023845                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     7028     99.94%     99.94% # Request fanout histogram
system.l2bus.snoop_fanout::1                        4      0.06%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 7032                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             19259500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1117500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            16440000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2341872000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1177.960505                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13269                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1420                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.344366                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   388.918555                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   789.041950                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.189902                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.385274                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.575176                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1412                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1253                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.689453                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               107580                       # Number of tag accesses
system.l2cache.tags.data_accesses              107580                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   2341872000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         6246                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         6246                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data           15                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               15                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst            7                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         5581                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5588                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst               7                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5596                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                5603                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              7                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5596                       # number of overall hits
system.l2cache.overall_hits::total               5603                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          869                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            869                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          441                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          111                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          552                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           441                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           980                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1421                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          441                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          980                       # number of overall misses
system.l2cache.overall_misses::total             1421                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     96276000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     96276000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     37899000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      9341000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     47240000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     37899000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    105617000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    143516000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     37899000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    105617000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    143516000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         6246                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         6246                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          884                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          884                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          448                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         5692                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         6140                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          448                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         6576                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            7024                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          448                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         6576                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           7024                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.983032                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.983032                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.984375                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.019501                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.089902                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.984375                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.149027                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.202306                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.984375                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.149027                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.202306                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 110789.413119                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 110789.413119                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 85938.775510                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 84153.153153                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 85579.710145                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 85938.775510                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 107772.448980                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 100996.481351                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 85938.775510                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 107772.448980                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 100996.481351                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          869                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          869                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          441                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          111                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          552                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          441                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          980                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1421                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          441                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          980                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1421                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     94538000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     94538000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     37019000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9119000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     46138000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     37019000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    103657000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    140676000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     37019000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    103657000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    140676000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.983032                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.983032                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.984375                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.019501                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.089902                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.984375                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.149027                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.202306                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.984375                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.149027                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.202306                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 108789.413119                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 108789.413119                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 83943.310658                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82153.153153                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 83583.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 83943.310658                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 105772.448980                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 98997.888811                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 83943.310658                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 105772.448980                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 98997.888811                       # average overall mshr miss latency
system.l2cache.replacements                         8                       # number of replacements
system.l3bus.snoop_filter.tot_requests           1425                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            5                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   2341872000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 551                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                 5                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                869                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               869                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            551                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         2845                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        90880                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               1420                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     1420    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 1420                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               712500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             3550000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   2341872000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1182.294534                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   1420                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 1420                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   393.251328                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   789.043206                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.024002                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.048159                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.072162                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         1420                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         1261                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.086670                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                24140                       # Number of tag accesses
system.l3cache.tags.data_accesses               24140                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   2341872000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          869                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            869                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          440                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          111                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          551                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           440                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           980                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              1420                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          440                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          980                       # number of overall misses
system.l3cache.overall_misses::total             1420                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     86717000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     86717000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     33059000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data      8120000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     41179000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     33059000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     94837000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    127896000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     33059000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     94837000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    127896000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          869                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          869                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          440                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          111                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          551                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          440                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          980                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            1420                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          440                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          980                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           1420                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 99789.413119                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 99789.413119                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 75134.090909                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 73153.153153                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 74735.027223                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 75134.090909                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 96772.448980                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 90067.605634                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 75134.090909                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 96772.448980                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 90067.605634                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          869                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          869                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          440                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          111                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          551                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          440                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          980                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         1420                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          440                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          980                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         1420                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     84979000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     84979000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     32179000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7898000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     40077000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     32179000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     92877000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    125056000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     32179000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     92877000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    125056000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 97789.413119                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 97789.413119                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 73134.090909                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71153.153153                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 72735.027223                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 73134.090909                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 94772.448980                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 88067.605634                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 73134.090909                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 94772.448980                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 88067.605634                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          1420                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2341872000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                551                       # Transaction distribution
system.membus.trans_dist::ReadExReq               869                       # Transaction distribution
system.membus.trans_dist::ReadExResp              869                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           551                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         2840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         2840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        90880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        90880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   90880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1420                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1420    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1420                       # Request fanout histogram
system.membus.reqLayer0.occupancy              710000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            3832750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
