-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "08/23/2021 16:29:55"

-- 
-- Device: Altera EP4CE6E22C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	PFC IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	CLOCK : IN std_logic;
	LED : OUT std_logic_vector(3 DOWNTO 0);
	BT : IN std_logic_vector(1 DOWNTO 0);
	CS : OUT std_logic_vector(9 DOWNTO 0);
	DATA : IN std_logic_vector(9 DOWNTO 0);
	ADCLK : OUT std_logic_vector(1 DOWNTO 0);
	GPIO : INOUT std_logic_vector(24 DOWNTO 0);
	SAIDA : OUT std_logic_vector(23 DOWNTO 0)
	);
END PFC;

-- Design Ports Information
-- LED[0]	=>  Location: PIN_31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[1]	=>  Location: PIN_32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[2]	=>  Location: PIN_33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[3]	=>  Location: PIN_34,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BT[1]	=>  Location: PIN_77,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CS[0]	=>  Location: PIN_38,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CS[1]	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CS[2]	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CS[3]	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CS[4]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CS[5]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CS[6]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CS[7]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CS[8]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CS[9]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[0]	=>  Location: PIN_39,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[4]	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[5]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[6]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[7]	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[8]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[9]	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADCLK[0]	=>  Location: PIN_42,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADCLK[1]	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SAIDA[0]	=>  Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SAIDA[1]	=>  Location: PIN_99,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SAIDA[2]	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SAIDA[3]	=>  Location: PIN_7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SAIDA[4]	=>  Location: PIN_112,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SAIDA[5]	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SAIDA[6]	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SAIDA[7]	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SAIDA[8]	=>  Location: PIN_111,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SAIDA[9]	=>  Location: PIN_2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SAIDA[10]	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SAIDA[11]	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SAIDA[12]	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SAIDA[13]	=>  Location: PIN_1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SAIDA[14]	=>  Location: PIN_11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SAIDA[15]	=>  Location: PIN_103,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SAIDA[16]	=>  Location: PIN_98,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SAIDA[17]	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SAIDA[18]	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SAIDA[19]	=>  Location: PIN_3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SAIDA[20]	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SAIDA[21]	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SAIDA[22]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SAIDA[23]	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[0]	=>  Location: PIN_144,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[1]	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[2]	=>  Location: PIN_138,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[3]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[4]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[5]	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[6]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[7]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[8]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[9]	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[10]	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[11]	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[12]	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[13]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[14]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[15]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[16]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[17]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[18]	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[19]	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[20]	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[21]	=>  Location: PIN_73,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[22]	=>  Location: PIN_74,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[23]	=>  Location: PIN_75,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[24]	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BT[0]	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[1]	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[3]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DATA[2]	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_20,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF PFC IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_CLOCK : std_logic;
SIGNAL ww_LED : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_BT : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_CS : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_DATA : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_ADCLK : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_SAIDA : std_logic_vector(23 DOWNTO 0);
SIGNAL \PLL_1|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \PLL_1|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \PLL_1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \PLL_1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \PLL_1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \PWM1|pwmA|ADC_clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \BT_FLAG[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~5\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~6\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~7\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~8\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~9\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~10\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~11\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~12\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~13\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~14\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~15\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~16\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~17\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~18\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~19\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~20\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~5\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~6\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~7\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~8\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~9\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~10\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~11\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~12\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~5\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~6\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~7\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~8\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~9\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~10\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~11\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~12\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~13\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~14\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout\ : std_logic;
SIGNAL \BT[1]~input_o\ : std_logic;
SIGNAL \DATA[0]~input_o\ : std_logic;
SIGNAL \DATA[4]~input_o\ : std_logic;
SIGNAL \DATA[5]~input_o\ : std_logic;
SIGNAL \DATA[6]~input_o\ : std_logic;
SIGNAL \DATA[7]~input_o\ : std_logic;
SIGNAL \DATA[8]~input_o\ : std_logic;
SIGNAL \DATA[9]~input_o\ : std_logic;
SIGNAL \GPIO[0]~input_o\ : std_logic;
SIGNAL \GPIO[1]~input_o\ : std_logic;
SIGNAL \GPIO[2]~input_o\ : std_logic;
SIGNAL \GPIO[3]~input_o\ : std_logic;
SIGNAL \GPIO[4]~input_o\ : std_logic;
SIGNAL \GPIO[5]~input_o\ : std_logic;
SIGNAL \GPIO[6]~input_o\ : std_logic;
SIGNAL \GPIO[8]~input_o\ : std_logic;
SIGNAL \GPIO[9]~input_o\ : std_logic;
SIGNAL \GPIO[10]~input_o\ : std_logic;
SIGNAL \GPIO[11]~input_o\ : std_logic;
SIGNAL \GPIO[12]~input_o\ : std_logic;
SIGNAL \GPIO[13]~input_o\ : std_logic;
SIGNAL \GPIO[14]~input_o\ : std_logic;
SIGNAL \GPIO[15]~input_o\ : std_logic;
SIGNAL \GPIO[16]~input_o\ : std_logic;
SIGNAL \GPIO[17]~input_o\ : std_logic;
SIGNAL \GPIO[18]~input_o\ : std_logic;
SIGNAL \GPIO[19]~input_o\ : std_logic;
SIGNAL \GPIO[20]~input_o\ : std_logic;
SIGNAL \GPIO[21]~input_o\ : std_logic;
SIGNAL \GPIO[22]~input_o\ : std_logic;
SIGNAL \GPIO[23]~input_o\ : std_logic;
SIGNAL \GPIO[24]~input_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_nCEO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~obuf_o\ : std_logic;
SIGNAL \~ALTERA_nCEO~~obuf_o\ : std_logic;
SIGNAL \CLOCK~input_o\ : std_logic;
SIGNAL \PLL_1|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \PWM1|pwmA|counter[0]~32_combout\ : std_logic;
SIGNAL \PWM1|pwmA|counter[0]~33\ : std_logic;
SIGNAL \PWM1|pwmA|counter[1]~34_combout\ : std_logic;
SIGNAL \PWM1|pwmA|counter[1]~35\ : std_logic;
SIGNAL \PWM1|pwmA|counter[2]~36_combout\ : std_logic;
SIGNAL \PWM1|pwmA|counter[2]~37\ : std_logic;
SIGNAL \PWM1|pwmA|counter[3]~38_combout\ : std_logic;
SIGNAL \PWM1|pwmA|counter[3]~39\ : std_logic;
SIGNAL \PWM1|pwmA|counter[4]~40_combout\ : std_logic;
SIGNAL \PWM1|pwmA|Equal4~0_combout\ : std_logic;
SIGNAL \PWM1|pwmA|Equal4~1_combout\ : std_logic;
SIGNAL \PWM1|pwmA|counter[4]~41\ : std_logic;
SIGNAL \PWM1|pwmA|counter[5]~43\ : std_logic;
SIGNAL \PWM1|pwmA|counter[6]~44_combout\ : std_logic;
SIGNAL \PWM1|pwmA|counter[6]~45\ : std_logic;
SIGNAL \PWM1|pwmA|counter[7]~46_combout\ : std_logic;
SIGNAL \PWM1|pwmA|counter[7]~47\ : std_logic;
SIGNAL \PWM1|pwmA|counter[8]~48_combout\ : std_logic;
SIGNAL \PWM1|pwmA|counter[8]~49\ : std_logic;
SIGNAL \PWM1|pwmA|counter[9]~50_combout\ : std_logic;
SIGNAL \PWM1|pwmA|counter[9]~51\ : std_logic;
SIGNAL \PWM1|pwmA|counter[10]~52_combout\ : std_logic;
SIGNAL \PWM1|pwmA|counter[10]~53\ : std_logic;
SIGNAL \PWM1|pwmA|counter[11]~54_combout\ : std_logic;
SIGNAL \PWM1|pwmA|counter[11]~55\ : std_logic;
SIGNAL \PWM1|pwmA|counter[12]~56_combout\ : std_logic;
SIGNAL \PWM1|pwmA|counter[12]~57\ : std_logic;
SIGNAL \PWM1|pwmA|counter[13]~58_combout\ : std_logic;
SIGNAL \PWM1|pwmA|counter[13]~59\ : std_logic;
SIGNAL \PWM1|pwmA|counter[14]~60_combout\ : std_logic;
SIGNAL \PWM1|pwmA|counter[14]~61\ : std_logic;
SIGNAL \PWM1|pwmA|counter[15]~62_combout\ : std_logic;
SIGNAL \PWM1|pwmA|counter[15]~63\ : std_logic;
SIGNAL \PWM1|pwmA|counter[16]~64_combout\ : std_logic;
SIGNAL \PWM1|pwmA|counter[16]~65\ : std_logic;
SIGNAL \PWM1|pwmA|counter[17]~66_combout\ : std_logic;
SIGNAL \PWM1|pwmA|Equal2~1_combout\ : std_logic;
SIGNAL \PWM1|pwmA|counter[17]~67\ : std_logic;
SIGNAL \PWM1|pwmA|counter[18]~68_combout\ : std_logic;
SIGNAL \PWM1|pwmA|counter[18]~69\ : std_logic;
SIGNAL \PWM1|pwmA|counter[19]~70_combout\ : std_logic;
SIGNAL \PWM1|pwmA|counter[19]~71\ : std_logic;
SIGNAL \PWM1|pwmA|counter[20]~72_combout\ : std_logic;
SIGNAL \PWM1|pwmA|counter[20]~73\ : std_logic;
SIGNAL \PWM1|pwmA|counter[21]~74_combout\ : std_logic;
SIGNAL \PWM1|pwmA|Equal2~2_combout\ : std_logic;
SIGNAL \PWM1|pwmA|counter[21]~75\ : std_logic;
SIGNAL \PWM1|pwmA|counter[22]~76_combout\ : std_logic;
SIGNAL \PWM1|pwmA|counter[22]~77\ : std_logic;
SIGNAL \PWM1|pwmA|counter[23]~78_combout\ : std_logic;
SIGNAL \PWM1|pwmA|counter[23]~79\ : std_logic;
SIGNAL \PWM1|pwmA|counter[24]~80_combout\ : std_logic;
SIGNAL \PWM1|pwmA|counter[24]~81\ : std_logic;
SIGNAL \PWM1|pwmA|counter[25]~82_combout\ : std_logic;
SIGNAL \PWM1|pwmA|Equal2~3_combout\ : std_logic;
SIGNAL \PWM1|pwmA|Equal2~0_combout\ : std_logic;
SIGNAL \PWM1|pwmA|Equal2~4_combout\ : std_logic;
SIGNAL \PWM1|pwmA|counter[25]~83\ : std_logic;
SIGNAL \PWM1|pwmA|counter[26]~84_combout\ : std_logic;
SIGNAL \PWM1|pwmA|counter[26]~85\ : std_logic;
SIGNAL \PWM1|pwmA|counter[27]~86_combout\ : std_logic;
SIGNAL \PWM1|pwmA|counter[27]~87\ : std_logic;
SIGNAL \PWM1|pwmA|counter[28]~88_combout\ : std_logic;
SIGNAL \PWM1|pwmA|counter[28]~89\ : std_logic;
SIGNAL \PWM1|pwmA|counter[29]~90_combout\ : std_logic;
SIGNAL \PWM1|pwmA|counter[29]~91\ : std_logic;
SIGNAL \PWM1|pwmA|counter[30]~92_combout\ : std_logic;
SIGNAL \PWM1|pwmA|counter[30]~93\ : std_logic;
SIGNAL \PWM1|pwmA|counter[31]~94_combout\ : std_logic;
SIGNAL \PWM1|pwmA|Equal2~6_combout\ : std_logic;
SIGNAL \PWM1|pwmA|Equal2~7_combout\ : std_logic;
SIGNAL \PWM1|pwmA|Equal2~5_combout\ : std_logic;
SIGNAL \PWM1|pwmA|Equal2~8_combout\ : std_logic;
SIGNAL \PWM1|pwmA|Equal2~10_combout\ : std_logic;
SIGNAL \PWM1|pwmA|dir~0_combout\ : std_logic;
SIGNAL \PWM1|pwmA|Equal2~9_combout\ : std_logic;
SIGNAL \PWM1|pwmA|dir~1_combout\ : std_logic;
SIGNAL \PWM1|pwmA|dir~q\ : std_logic;
SIGNAL \PWM1|pwmA|counter[5]~42_combout\ : std_logic;
SIGNAL \PWM1|pwmA|Equal2~11_combout\ : std_logic;
SIGNAL \PWM1|pwmA|trigger_process~0_combout\ : std_logic;
SIGNAL \PWM1|pwmA|trigger_process~1_combout\ : std_logic;
SIGNAL \PWM1|pwmA|ADC_clk~0_combout\ : std_logic;
SIGNAL \PWM1|pwmA|ADC_clk~q\ : std_logic;
SIGNAL \PWM1|pwmA|ADC_clk~clkctrl_outclk\ : std_logic;
SIGNAL \DATA[1]~input_o\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[0]~feeder_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~1\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~2_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~94_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[0]~5_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[1]~8\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[2]~11_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Equal1~6_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Equal1~8_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Equal1~7_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Equal1~5_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Equal1~9_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Equal1~10_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|clk_toggles~10_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[2]~12\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[3]~13_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[3]~14\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[4]~15_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Equal3~0_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[4]~9_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[0]~6\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[1]~7_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Equal3~1_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|state~0_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|state~q\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~3\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~4_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~93_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~5\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~6_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~92_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~7\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~8_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~91_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~9\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~10_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~90_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~11\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~12_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~89_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~13\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~14_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~88_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~15\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~16_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~87_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~17\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~18_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~86_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~19\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~20_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~85_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~21\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~22_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~84_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~23\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~24_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~83_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~25\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~26_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~82_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~27\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~28_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~81_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~29\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~30_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~80_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~31\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~32_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~79_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~33\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~34_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~78_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~35\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~36_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~77_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~37\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~38_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~76_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~39\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~40_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~75_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~41\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~42_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~74_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~43\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~44_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~73_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~45\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~46_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~72_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~47\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~48_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~71_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~49\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~50_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~70_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~51\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~52_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~69_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~53\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~54_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~68_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~55\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~56_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~67_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~57\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~58_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~66_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~59\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~60_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~65_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~61\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~62_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~64_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|clk_ratio[31]~0_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Equal1~0_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Equal1~1_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Equal1~3_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Equal1~2_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Equal1~4_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~0_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|Add5~95_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~0_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|assert_data~0_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|assert_data~q\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|cs~0_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|cs~q\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|LessThan1~0_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|LessThan1~1_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[3]~feeder_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[4]~feeder_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[5]~feeder_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[6]~feeder_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[7]~feeder_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[9]~feeder_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~feeder_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2_combout\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~3\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|cntr1|trigger_mux_w[2]~2_combout\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|cntr1|trigger_mux_w[2]~3_combout\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~5\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[3]~6_combout\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|cntr1|cout_actual~combout\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0_combout\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout\ : std_logic;
SIGNAL \DATA[3]~input_o\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:2:ADC_x|rx_buffer[0]~feeder_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:2:ADC_x|rx_buffer[2]~feeder_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:2:ADC_x|rx_buffer[4]~feeder_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:2:ADC_x|rx_buffer[6]~feeder_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:2:ADC_x|rx_buffer[7]~feeder_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:2:ADC_x|rx_buffer[9]~feeder_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:2:ADC_x|rx_buffer[10]~feeder_combout\ : std_logic;
SIGNAL \DATA[2]~input_o\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:1:ADC_x|rx_buffer[0]~feeder_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:1:ADC_x|rx_buffer[4]~feeder_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:1:ADC_x|rx_buffer[5]~feeder_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:1:ADC_x|rx_buffer[6]~feeder_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:1:ADC_x|rx_buffer[7]~feeder_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:1:ADC_x|rx_buffer[9]~feeder_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:1:ADC_x|rx_buffer[10]~feeder_combout\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a1\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a2\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a6\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a8\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a9\ : std_logic;
SIGNAL \maVout|Add0~0_combout\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a11\ : std_logic;
SIGNAL \maVout|r_acc[0]~16_combout\ : std_logic;
SIGNAL \maVout|Add0~1\ : std_logic;
SIGNAL \maVout|Add0~2_combout\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a10\ : std_logic;
SIGNAL \maVout|r_acc[0]~17\ : std_logic;
SIGNAL \maVout|r_acc[1]~18_combout\ : std_logic;
SIGNAL \maVout|Add0~3\ : std_logic;
SIGNAL \maVout|Add0~4_combout\ : std_logic;
SIGNAL \maVout|r_acc[1]~19\ : std_logic;
SIGNAL \maVout|r_acc[2]~20_combout\ : std_logic;
SIGNAL \maVout|Add0~5\ : std_logic;
SIGNAL \maVout|Add0~6_combout\ : std_logic;
SIGNAL \maVout|r_acc[2]~21\ : std_logic;
SIGNAL \maVout|r_acc[3]~22_combout\ : std_logic;
SIGNAL \maVout|Add0~7\ : std_logic;
SIGNAL \maVout|Add0~8_combout\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a7\ : std_logic;
SIGNAL \maVout|r_acc[3]~23\ : std_logic;
SIGNAL \maVout|r_acc[4]~24_combout\ : std_logic;
SIGNAL \maVout|Add0~9\ : std_logic;
SIGNAL \maVout|Add0~10_combout\ : std_logic;
SIGNAL \maVout|r_acc[4]~25\ : std_logic;
SIGNAL \maVout|r_acc[5]~26_combout\ : std_logic;
SIGNAL \maVout|Add0~11\ : std_logic;
SIGNAL \maVout|Add0~12_combout\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a5\ : std_logic;
SIGNAL \maVout|r_acc[5]~27\ : std_logic;
SIGNAL \maVout|r_acc[6]~28_combout\ : std_logic;
SIGNAL \maVout|Add0~13\ : std_logic;
SIGNAL \maVout|Add0~14_combout\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a4\ : std_logic;
SIGNAL \maVout|r_acc[6]~29\ : std_logic;
SIGNAL \maVout|r_acc[7]~30_combout\ : std_logic;
SIGNAL \maVout|Add0~15\ : std_logic;
SIGNAL \maVout|Add0~16_combout\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a3\ : std_logic;
SIGNAL \maVout|r_acc[7]~31\ : std_logic;
SIGNAL \maVout|r_acc[8]~32_combout\ : std_logic;
SIGNAL \maVout|Add0~17\ : std_logic;
SIGNAL \maVout|Add0~18_combout\ : std_logic;
SIGNAL \maVout|r_acc[8]~33\ : std_logic;
SIGNAL \maVout|r_acc[9]~34_combout\ : std_logic;
SIGNAL \maVout|Add0~19\ : std_logic;
SIGNAL \maVout|Add0~20_combout\ : std_logic;
SIGNAL \maVout|r_acc[9]~35\ : std_logic;
SIGNAL \maVout|r_acc[10]~36_combout\ : std_logic;
SIGNAL \maVout|Add0~21\ : std_logic;
SIGNAL \maVout|Add0~22_combout\ : std_logic;
SIGNAL \maVout|r_acc[10]~37\ : std_logic;
SIGNAL \maVout|r_acc[11]~38_combout\ : std_logic;
SIGNAL \maVout|Add0~23\ : std_logic;
SIGNAL \maVout|Add0~24_combout\ : std_logic;
SIGNAL \maVout|r_acc[11]~39\ : std_logic;
SIGNAL \maVout|r_acc[12]~40_combout\ : std_logic;
SIGNAL \maVout|o_data[9]~feeder_combout\ : std_logic;
SIGNAL \maVout|Add0~25\ : std_logic;
SIGNAL \maVout|Add0~26_combout\ : std_logic;
SIGNAL \maVout|r_acc[12]~41\ : std_logic;
SIGNAL \maVout|r_acc[13]~42_combout\ : std_logic;
SIGNAL \maVout|Add0~27\ : std_logic;
SIGNAL \maVout|Add0~28_combout\ : std_logic;
SIGNAL \maVout|r_acc[13]~43\ : std_logic;
SIGNAL \maVout|r_acc[14]~44_combout\ : std_logic;
SIGNAL \maVout|Add0~29\ : std_logic;
SIGNAL \maVout|Add0~30_combout\ : std_logic;
SIGNAL \maVout|r_acc[14]~45\ : std_logic;
SIGNAL \maVout|r_acc[15]~46_combout\ : std_logic;
SIGNAL \maVout|o_data[8]~feeder_combout\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[1][9]~6_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[1][8]~5_combout\ : std_logic;
SIGNAL \maVout|o_data[1]~feeder_combout\ : std_logic;
SIGNAL \maVout|o_data[2]~feeder_combout\ : std_logic;
SIGNAL \Mult0|mult_core|_~0_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[1][7]~4_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[0][10]~3_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[0][9]~2_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[0][8]~1_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[0][7]~0_combout\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \Vo_mV[8]~14\ : std_logic;
SIGNAL \Vo_mV[9]~16\ : std_logic;
SIGNAL \Vo_mV[10]~18\ : std_logic;
SIGNAL \Vo_mV[11]~20\ : std_logic;
SIGNAL \Vo_mV[12]~22\ : std_logic;
SIGNAL \Vo_mV[13]~23_combout\ : std_logic;
SIGNAL \Mult0|mult_core|_~1_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[1][10]~7_combout\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[2][7]~8_combout\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \Vo_mV[13]~24\ : std_logic;
SIGNAL \Vo_mV[14]~26\ : std_logic;
SIGNAL \Vo_mV[15]~27_combout\ : std_logic;
SIGNAL \Vo_mV[12]~21_combout\ : std_logic;
SIGNAL \Vo_mV[14]~25_combout\ : std_logic;
SIGNAL \PROTECAO_KIT|LessThan2~0_combout\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \Vo_mV[9]~15_combout\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \Vo_mV[8]~13_combout\ : std_logic;
SIGNAL \PROTECAO_KIT|LessThan2~1_combout\ : std_logic;
SIGNAL \Vo_mV[10]~17_combout\ : std_logic;
SIGNAL \Vo_mV[11]~19_combout\ : std_logic;
SIGNAL \PROTECAO_KIT|LessThan2~2_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[2][8]~9_combout\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \Vo_mV[15]~28\ : std_logic;
SIGNAL \Vo_mV[16]~29_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[2][10]~11_combout\ : std_logic;
SIGNAL \Mult0|mult_core|romout[2][9]~10_combout\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \Vo_mV[16]~30\ : std_logic;
SIGNAL \Vo_mV[17]~32\ : std_logic;
SIGNAL \Vo_mV[18]~33_combout\ : std_logic;
SIGNAL \Mult0|mult_core|_~2_combout\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \Vo_mV[18]~34\ : std_logic;
SIGNAL \Vo_mV[19]~36\ : std_logic;
SIGNAL \Vo_mV[20]~37_combout\ : std_logic;
SIGNAL \Vo_mV[19]~35_combout\ : std_logic;
SIGNAL \PROTECAO_KIT|FLAG_TENSAO~0_combout\ : std_logic;
SIGNAL \Vo_mV[17]~31_combout\ : std_logic;
SIGNAL \PROTECAO_KIT|FLAG_TENSAO~1_combout\ : std_logic;
SIGNAL \BT[0]~input_o\ : std_logic;
SIGNAL \BT_FLAG[0]~0_combout\ : std_logic;
SIGNAL \BT_FLAG[0]~clkctrl_outclk\ : std_logic;
SIGNAL \PROTECAO_KIT|FLAG_TENSAO~q\ : std_logic;
SIGNAL \PROTECAO_KIT|FLAG_CORRENTE~feeder_combout\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a24\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a25\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a26\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a29\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a30\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a31\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a32\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a33\ : std_logic;
SIGNAL \maIin|Add0~0_combout\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a35\ : std_logic;
SIGNAL \maIin|r_acc[0]~16_combout\ : std_logic;
SIGNAL \maIin|Add0~1\ : std_logic;
SIGNAL \maIin|Add0~2_combout\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a34\ : std_logic;
SIGNAL \maIin|r_acc[0]~17\ : std_logic;
SIGNAL \maIin|r_acc[1]~18_combout\ : std_logic;
SIGNAL \maIin|Add0~3\ : std_logic;
SIGNAL \maIin|Add0~4_combout\ : std_logic;
SIGNAL \maIin|r_acc[1]~19\ : std_logic;
SIGNAL \maIin|r_acc[2]~20_combout\ : std_logic;
SIGNAL \maIin|Add0~5\ : std_logic;
SIGNAL \maIin|Add0~6_combout\ : std_logic;
SIGNAL \maIin|r_acc[2]~21\ : std_logic;
SIGNAL \maIin|r_acc[3]~22_combout\ : std_logic;
SIGNAL \maIin|Add0~7\ : std_logic;
SIGNAL \maIin|Add0~8_combout\ : std_logic;
SIGNAL \maIin|r_acc[3]~23\ : std_logic;
SIGNAL \maIin|r_acc[4]~24_combout\ : std_logic;
SIGNAL \maIin|Add0~9\ : std_logic;
SIGNAL \maIin|Add0~10_combout\ : std_logic;
SIGNAL \maIin|r_acc[4]~25\ : std_logic;
SIGNAL \maIin|r_acc[5]~26_combout\ : std_logic;
SIGNAL \maIin|Add0~11\ : std_logic;
SIGNAL \maIin|Add0~12_combout\ : std_logic;
SIGNAL \maIin|r_acc[5]~27\ : std_logic;
SIGNAL \maIin|r_acc[6]~28_combout\ : std_logic;
SIGNAL \maIin|Add0~13\ : std_logic;
SIGNAL \maIin|Add0~14_combout\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a28\ : std_logic;
SIGNAL \maIin|r_acc[6]~29\ : std_logic;
SIGNAL \maIin|r_acc[7]~30_combout\ : std_logic;
SIGNAL \maIin|Add0~15\ : std_logic;
SIGNAL \maIin|Add0~16_combout\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a27\ : std_logic;
SIGNAL \maIin|r_acc[7]~31\ : std_logic;
SIGNAL \maIin|r_acc[8]~32_combout\ : std_logic;
SIGNAL \maIin|Add0~17\ : std_logic;
SIGNAL \maIin|Add0~18_combout\ : std_logic;
SIGNAL \maIin|r_acc[8]~33\ : std_logic;
SIGNAL \maIin|r_acc[9]~34_combout\ : std_logic;
SIGNAL \maIin|Add0~19\ : std_logic;
SIGNAL \maIin|Add0~20_combout\ : std_logic;
SIGNAL \maIin|r_acc[9]~35\ : std_logic;
SIGNAL \maIin|r_acc[10]~36_combout\ : std_logic;
SIGNAL \maIin|Add0~21\ : std_logic;
SIGNAL \maIin|Add0~22_combout\ : std_logic;
SIGNAL \maIin|r_acc[10]~37\ : std_logic;
SIGNAL \maIin|r_acc[11]~38_combout\ : std_logic;
SIGNAL \maIin|Add0~23\ : std_logic;
SIGNAL \maIin|Add0~24_combout\ : std_logic;
SIGNAL \maIin|r_acc[11]~39\ : std_logic;
SIGNAL \maIin|r_acc[12]~40_combout\ : std_logic;
SIGNAL \maIin|Add0~25\ : std_logic;
SIGNAL \maIin|Add0~26_combout\ : std_logic;
SIGNAL \maIin|r_acc[12]~41\ : std_logic;
SIGNAL \maIin|r_acc[13]~42_combout\ : std_logic;
SIGNAL \maIin|Add0~27\ : std_logic;
SIGNAL \maIin|Add0~28_combout\ : std_logic;
SIGNAL \maIin|r_acc[13]~43\ : std_logic;
SIGNAL \maIin|r_acc[14]~44_combout\ : std_logic;
SIGNAL \Add1~1\ : std_logic;
SIGNAL \Add1~3\ : std_logic;
SIGNAL \Add1~5\ : std_logic;
SIGNAL \Add1~7\ : std_logic;
SIGNAL \Add1~9\ : std_logic;
SIGNAL \Add1~11\ : std_logic;
SIGNAL \Add1~13\ : std_logic;
SIGNAL \Add1~15\ : std_logic;
SIGNAL \Add1~17\ : std_logic;
SIGNAL \Add1~19\ : std_logic;
SIGNAL \Add1~20_combout\ : std_logic;
SIGNAL \Add1~16_combout\ : std_logic;
SIGNAL \Add1~14_combout\ : std_logic;
SIGNAL \Add1~18_combout\ : std_logic;
SIGNAL \Mult2|mult_core|romout[2][8]~18_combout\ : std_logic;
SIGNAL \Mult2|mult_core|romout[2][7]~17_combout\ : std_logic;
SIGNAL \maIin|Add0~29\ : std_logic;
SIGNAL \maIin|Add0~30_combout\ : std_logic;
SIGNAL \maIin|r_acc[14]~45\ : std_logic;
SIGNAL \maIin|r_acc[15]~46_combout\ : std_logic;
SIGNAL \Add1~21\ : std_logic;
SIGNAL \Add1~22_combout\ : std_logic;
SIGNAL \Mult2|mult_core|romout[2][6]~16_combout\ : std_logic;
SIGNAL \Mult2|mult_core|romout[2][5]~combout\ : std_logic;
SIGNAL \Mult2|mult_core|romout[2][4]~15_combout\ : std_logic;
SIGNAL \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \Add1~6_combout\ : std_logic;
SIGNAL \Add1~12_combout\ : std_logic;
SIGNAL \Add1~8_combout\ : std_logic;
SIGNAL \Add1~10_combout\ : std_logic;
SIGNAL \Mult2|mult_core|romout[1][8]~14_combout\ : std_logic;
SIGNAL \Add1~0_combout\ : std_logic;
SIGNAL \Add1~2_combout\ : std_logic;
SIGNAL \Add1~4_combout\ : std_logic;
SIGNAL \Mult2|mult_core|romout[0][8]~8_combout\ : std_logic;
SIGNAL \Mult2|mult_core|romout[1][7]~12_combout\ : std_logic;
SIGNAL \Mult2|mult_core|romout[1][6]~10_combout\ : std_logic;
SIGNAL \Mult2|mult_core|romout[1][5]~combout\ : std_logic;
SIGNAL \Mult2|mult_core|romout[1][4]~7_combout\ : std_logic;
SIGNAL \Mult2|mult_core|romout[0][7]~combout\ : std_logic;
SIGNAL \Mult2|mult_core|romout[1][3]~6_combout\ : std_logic;
SIGNAL \Mult2|mult_core|romout[0][6]~5_combout\ : std_logic;
SIGNAL \Mult2|mult_core|romout[1][2]~4_combout\ : std_logic;
SIGNAL \Mult2|mult_core|romout[1][1]~3_combout\ : std_logic;
SIGNAL \Mult2|mult_core|romout[0][5]~combout\ : std_logic;
SIGNAL \Mult2|mult_core|romout[0][4]~2_combout\ : std_logic;
SIGNAL \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \Mult2|mult_core|romout[2][3]~13_combout\ : std_logic;
SIGNAL \Mult2|mult_core|romout[2][2]~11_combout\ : std_logic;
SIGNAL \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \Mult2|mult_core|romout[2][1]~9_combout\ : std_logic;
SIGNAL \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \Iin_mA[8]~11\ : std_logic;
SIGNAL \Iin_mA[9]~13\ : std_logic;
SIGNAL \Iin_mA[10]~15\ : std_logic;
SIGNAL \Iin_mA[11]~17\ : std_logic;
SIGNAL \Iin_mA[12]~19\ : std_logic;
SIGNAL \Iin_mA[13]~21\ : std_logic;
SIGNAL \Iin_mA[14]~23\ : std_logic;
SIGNAL \Iin_mA[15]~25\ : std_logic;
SIGNAL \Iin_mA[16]~27\ : std_logic;
SIGNAL \Iin_mA[17]~28_combout\ : std_logic;
SIGNAL \Iin_mA[8]~10_combout\ : std_logic;
SIGNAL \Iin_mA[9]~12_combout\ : std_logic;
SIGNAL \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \Mult2|mult_core|romout[0][3]~combout\ : std_logic;
SIGNAL \Mult2|mult_core|romout[0][1]~0_combout\ : std_logic;
SIGNAL \Mult2|mult_core|romout[0][2]~1_combout\ : std_logic;
SIGNAL \PROTECAO_KIT|LessThan0~0_combout\ : std_logic;
SIGNAL \PROTECAO_KIT|LessThan0~1_combout\ : std_logic;
SIGNAL \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \PROTECAO_KIT|LessThan0~2_combout\ : std_logic;
SIGNAL \Iin_mA[10]~14_combout\ : std_logic;
SIGNAL \Iin_mA[13]~20_combout\ : std_logic;
SIGNAL \Iin_mA[12]~18_combout\ : std_logic;
SIGNAL \Iin_mA[11]~16_combout\ : std_logic;
SIGNAL \PROTECAO_KIT|CORRENTE_VALUE~3_combout\ : std_logic;
SIGNAL \PROTECAO_KIT|CORRENTE_VALUE~4_combout\ : std_logic;
SIGNAL \Iin_mA[15]~24_combout\ : std_logic;
SIGNAL \Iin_mA[16]~26_combout\ : std_logic;
SIGNAL \Iin_mA[14]~22_combout\ : std_logic;
SIGNAL \PROTECAO_KIT|CORRENTE_VALUE~5_combout\ : std_logic;
SIGNAL \PROTECAO_KIT|LessThan1~0_combout\ : std_logic;
SIGNAL \PROTECAO_KIT|LessThan1~1_combout\ : std_logic;
SIGNAL \PROTECAO_KIT|CORRENTE_VALUE~1_combout\ : std_logic;
SIGNAL \PROTECAO_KIT|CORRENTE_VALUE~0_combout\ : std_logic;
SIGNAL \PROTECAO_KIT|CORRENTE_VALUE~2_combout\ : std_logic;
SIGNAL \PROTECAO_KIT|CORRENTE_VALUE~6_combout\ : std_logic;
SIGNAL \PROTECAO_KIT|FLAG_CORRENTE~q\ : std_logic;
SIGNAL \CONTROLE|Add1~1\ : std_logic;
SIGNAL \CONTROLE|Add1~3\ : std_logic;
SIGNAL \CONTROLE|Add1~5\ : std_logic;
SIGNAL \CONTROLE|Add1~7\ : std_logic;
SIGNAL \CONTROLE|Add1~9\ : std_logic;
SIGNAL \CONTROLE|Add1~11\ : std_logic;
SIGNAL \CONTROLE|Add1~12_combout\ : std_logic;
SIGNAL \CONTROLE|Add1~10_combout\ : std_logic;
SIGNAL \CONTROLE|Add1~6_combout\ : std_logic;
SIGNAL \CONTROLE|Add1~8_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|romout[1][4]~4_combout\ : std_logic;
SIGNAL \CONTROLE|Add1~4_combout\ : std_logic;
SIGNAL \CONTROLE|Add1~2_combout\ : std_logic;
SIGNAL \CONTROLE|Add1~0_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|romout[0][8]~1_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|romout[0][7]~6_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|romout[1][3]~5_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|romout[0][6]~8_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|romout[1][2]~7_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|romout[0][5]~combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|romout[1][1]~9_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|romout[0][4]~10_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \CONTROLE|Add1~13\ : std_logic;
SIGNAL \CONTROLE|Add1~14_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \CONTROLE|Add1~15\ : std_logic;
SIGNAL \CONTROLE|Add1~17\ : std_logic;
SIGNAL \CONTROLE|Add1~19\ : std_logic;
SIGNAL \CONTROLE|Add1~21\ : std_logic;
SIGNAL \CONTROLE|Add1~22_combout\ : std_logic;
SIGNAL \CONTROLE|Add1~18_combout\ : std_logic;
SIGNAL \CONTROLE|Add1~20_combout\ : std_logic;
SIGNAL \CONTROLE|Add1~16_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|romout[2][7]~11_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|romout[2][6]~combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|romout[2][5]~12_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|romout[2][4]~13_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|romout[1][8]~0_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|romout[1][7]~2_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|romout[1][6]~3_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|romout[1][5]~combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|romout[2][3]~14_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|romout[2][2]~15_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|romout[2][1]~16_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|romout[0][3]~17_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|romout[0][2]~18_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|romout[0][1]~19_combout\ : std_logic;
SIGNAL \CONTROLE|ERRO~12_combout\ : std_logic;
SIGNAL \CONTROLE|Add5~1\ : std_logic;
SIGNAL \CONTROLE|Add5~3\ : std_logic;
SIGNAL \CONTROLE|Add5~5\ : std_logic;
SIGNAL \CONTROLE|Add5~7\ : std_logic;
SIGNAL \CONTROLE|Add5~9\ : std_logic;
SIGNAL \CONTROLE|Add5~11\ : std_logic;
SIGNAL \CONTROLE|Add5~13\ : std_logic;
SIGNAL \CONTROLE|Add5~15\ : std_logic;
SIGNAL \CONTROLE|Add5~16_combout\ : std_logic;
SIGNAL \CONTROLE|Add5~6_combout\ : std_logic;
SIGNAL \CONTROLE|Add10~45\ : std_logic;
SIGNAL \CONTROLE|Add10~46_combout\ : std_logic;
SIGNAL \CONTROLE|Add10~47\ : std_logic;
SIGNAL \CONTROLE|Add10~48_combout\ : std_logic;
SIGNAL \CONTROLE|Add10~49\ : std_logic;
SIGNAL \CONTROLE|Add10~50_combout\ : std_logic;
SIGNAL \CONTROLE|Add10~51\ : std_logic;
SIGNAL \CONTROLE|Add10~52_combout\ : std_logic;
SIGNAL \CONTROLE|Add10~53\ : std_logic;
SIGNAL \CONTROLE|Add10~54_combout\ : std_logic;
SIGNAL \CONTROLE|Add10~55\ : std_logic;
SIGNAL \CONTROLE|Add10~56_combout\ : std_logic;
SIGNAL \CONTROLE|Add10~57\ : std_logic;
SIGNAL \CONTROLE|Add10~58_combout\ : std_logic;
SIGNAL \CONTROLE|Add10~59\ : std_logic;
SIGNAL \CONTROLE|Add10~60_combout\ : std_logic;
SIGNAL \CONTROLE|Add10~61\ : std_logic;
SIGNAL \CONTROLE|Add10~62_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[20]~30_combout\ : std_logic;
SIGNAL \CONTROLE|Y[19]~38_combout\ : std_logic;
SIGNAL \CONTROLE|Y[18]~36_combout\ : std_logic;
SIGNAL \CONTROLE|Y[17]~34_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[17]~21_combout\ : std_logic;
SIGNAL \CONTROLE|Y[16]~32_combout\ : std_logic;
SIGNAL \CONTROLE|Y[26]~52_combout\ : std_logic;
SIGNAL \CONTROLE|Y[28]~56_combout\ : std_logic;
SIGNAL \CONTROLE|Y[25]~50_combout\ : std_logic;
SIGNAL \CONTROLE|Y[27]~54_combout\ : std_logic;
SIGNAL \CONTROLE|LessThan1~0_combout\ : std_logic;
SIGNAL \CONTROLE|Y[24]~48_combout\ : std_logic;
SIGNAL \CONTROLE|Y[23]~46_combout\ : std_logic;
SIGNAL \CONTROLE|Y[21]~42_combout\ : std_logic;
SIGNAL \CONTROLE|LessThan1~3_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[16]~18_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[16]~19_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[21]~31_combout\ : std_logic;
SIGNAL \CONTROLE|e_sat[20]~41\ : std_logic;
SIGNAL \CONTROLE|e_sat[21]~42_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[22]~32_combout\ : std_logic;
SIGNAL \CONTROLE|e_sat[21]~43\ : std_logic;
SIGNAL \CONTROLE|e_sat[22]~44_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[23]~33_combout\ : std_logic;
SIGNAL \CONTROLE|e_sat[22]~45\ : std_logic;
SIGNAL \CONTROLE|e_sat[23]~46_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[24]~34_combout\ : std_logic;
SIGNAL \CONTROLE|e_sat[23]~47\ : std_logic;
SIGNAL \CONTROLE|e_sat[24]~48_combout\ : std_logic;
SIGNAL \CONTROLE|e_sat[24]~49\ : std_logic;
SIGNAL \CONTROLE|e_sat[25]~50_combout\ : std_logic;
SIGNAL \CONTROLE|e_sat[25]~51\ : std_logic;
SIGNAL \CONTROLE|e_sat[26]~52_combout\ : std_logic;
SIGNAL \CONTROLE|e_sat[26]~53\ : std_logic;
SIGNAL \CONTROLE|e_sat[27]~54_combout\ : std_logic;
SIGNAL \CONTROLE|e_sat[27]~55\ : std_logic;
SIGNAL \CONTROLE|e_sat[28]~56_combout\ : std_logic;
SIGNAL \CONTROLE|e_sat[28]~57\ : std_logic;
SIGNAL \CONTROLE|e_sat[29]~58_combout\ : std_logic;
SIGNAL \CONTROLE|Y[30]~60_combout\ : std_logic;
SIGNAL \CONTROLE|e_sat[29]~59\ : std_logic;
SIGNAL \CONTROLE|e_sat[30]~60_combout\ : std_logic;
SIGNAL \CONTROLE|e_sat[30]~61\ : std_logic;
SIGNAL \CONTROLE|e_sat[31]~62_combout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~5\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~6\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~7\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~8\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~9\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~10\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~11\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~12\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~13\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~14\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_2~1\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_2~3\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_2~5\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_2~6_combout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_2~4_combout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \CONTROLE|Add5~17\ : std_logic;
SIGNAL \CONTROLE|Add5~19\ : std_logic;
SIGNAL \CONTROLE|Add5~21\ : std_logic;
SIGNAL \CONTROLE|Add5~23\ : std_logic;
SIGNAL \CONTROLE|Add5~24_combout\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a13\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a14\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a16\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a17\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a18\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a19\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a22\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a23\ : std_logic;
SIGNAL \maVin|Add0~0_combout\ : std_logic;
SIGNAL \maVin|r_acc[0]~16_combout\ : std_logic;
SIGNAL \maVin|Add0~1\ : std_logic;
SIGNAL \maVin|Add0~2_combout\ : std_logic;
SIGNAL \maVin|r_acc[0]~17\ : std_logic;
SIGNAL \maVin|r_acc[1]~18_combout\ : std_logic;
SIGNAL \maVin|Add0~3\ : std_logic;
SIGNAL \maVin|Add0~4_combout\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a21\ : std_logic;
SIGNAL \maVin|r_acc[1]~19\ : std_logic;
SIGNAL \maVin|r_acc[2]~20_combout\ : std_logic;
SIGNAL \maVin|Add0~5\ : std_logic;
SIGNAL \maVin|Add0~6_combout\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a20\ : std_logic;
SIGNAL \maVin|r_acc[2]~21\ : std_logic;
SIGNAL \maVin|r_acc[3]~22_combout\ : std_logic;
SIGNAL \maVin|Add0~7\ : std_logic;
SIGNAL \maVin|Add0~8_combout\ : std_logic;
SIGNAL \maVin|r_acc[3]~23\ : std_logic;
SIGNAL \maVin|r_acc[4]~24_combout\ : std_logic;
SIGNAL \maVin|Add0~9\ : std_logic;
SIGNAL \maVin|Add0~10_combout\ : std_logic;
SIGNAL \maVin|r_acc[4]~25\ : std_logic;
SIGNAL \maVin|r_acc[5]~26_combout\ : std_logic;
SIGNAL \maVin|Add0~11\ : std_logic;
SIGNAL \maVin|Add0~12_combout\ : std_logic;
SIGNAL \maVin|r_acc[5]~27\ : std_logic;
SIGNAL \maVin|r_acc[6]~28_combout\ : std_logic;
SIGNAL \maVin|Add0~13\ : std_logic;
SIGNAL \maVin|Add0~14_combout\ : std_logic;
SIGNAL \maVin|r_acc[6]~29\ : std_logic;
SIGNAL \maVin|r_acc[7]~30_combout\ : std_logic;
SIGNAL \maVin|Add0~15\ : std_logic;
SIGNAL \maVin|Add0~16_combout\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a15\ : std_logic;
SIGNAL \maVin|r_acc[7]~31\ : std_logic;
SIGNAL \maVin|r_acc[8]~32_combout\ : std_logic;
SIGNAL \maVin|Add0~17\ : std_logic;
SIGNAL \maVin|Add0~18_combout\ : std_logic;
SIGNAL \maVin|r_acc[8]~33\ : std_logic;
SIGNAL \maVin|r_acc[9]~34_combout\ : std_logic;
SIGNAL \maVin|Add0~19\ : std_logic;
SIGNAL \maVin|Add0~20_combout\ : std_logic;
SIGNAL \maVin|r_acc[9]~35\ : std_logic;
SIGNAL \maVin|r_acc[10]~36_combout\ : std_logic;
SIGNAL \maVin|Add0~21\ : std_logic;
SIGNAL \maVin|Add0~22_combout\ : std_logic;
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a12\ : std_logic;
SIGNAL \maVin|r_acc[10]~37\ : std_logic;
SIGNAL \maVin|r_acc[11]~38_combout\ : std_logic;
SIGNAL \maVin|o_data[8]~feeder_combout\ : std_logic;
SIGNAL \maVin|Add0~23\ : std_logic;
SIGNAL \maVin|Add0~24_combout\ : std_logic;
SIGNAL \maVin|r_acc[11]~39\ : std_logic;
SIGNAL \maVin|r_acc[12]~40_combout\ : std_logic;
SIGNAL \maVin|Add0~25\ : std_logic;
SIGNAL \maVin|Add0~26_combout\ : std_logic;
SIGNAL \maVin|r_acc[12]~41\ : std_logic;
SIGNAL \maVin|r_acc[13]~42_combout\ : std_logic;
SIGNAL \maVin|Add0~27\ : std_logic;
SIGNAL \maVin|Add0~28_combout\ : std_logic;
SIGNAL \maVin|r_acc[13]~43\ : std_logic;
SIGNAL \maVin|r_acc[14]~44_combout\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|romout[2][10]~0_combout\ : std_logic;
SIGNAL \maVin|o_data[7]~feeder_combout\ : std_logic;
SIGNAL \maVin|o_data[6]~feeder_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[1][11]~19_combout\ : std_logic;
SIGNAL \maVin|o_data[4]~feeder_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[1][10]~17_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[1][9]~16_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[1][8]~combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[1][7]~combout\ : std_logic;
SIGNAL \maVin|o_data[1]~feeder_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[0][11]~14_combout\ : std_logic;
SIGNAL \maVin|o_data[0]~feeder_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[0][10]~12_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[1][6]~11_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[1][8]~8_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[0][9]~9_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[0][8]~combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[1][4]~combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[1][3]~7_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[0][7]~combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[0][6]~6_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[1][2]~5_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[1][1]~3_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[0][8]~4_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[0][4]~combout\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|romout[2][9]~1_combout\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|romout[2][5]~2_combout\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|romout[2][4]~3_combout\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|romout[2][6]~4_combout\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[2][3]~15_combout\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[2][2]~13_combout\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[2][1]~10_combout\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~5\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~6\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~7\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~8\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~9\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~10\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~11\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~12\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~13\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~14\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~15\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~16\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~17\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~18\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~19\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult3~20\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|op_2~1\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|op_2~3\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|op_2~4_combout\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|op_2~2_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[0][1]~0_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[0][2]~1_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[0][3]~2_combout\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|op_2~0_combout\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|op_1~1\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|op_1~3\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|op_1~5\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|op_1~7\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|op_1~9\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|op_1~11\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|op_1~13\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|op_1~15\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|op_1~17\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|op_1~19\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|op_1~21\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|op_1~23\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|op_1~25\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \CONTROLE|Mult3|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \CONTROLE|WideOr0~1_combout\ : std_logic;
SIGNAL \CONTROLE|WideOr0~0_combout\ : std_logic;
SIGNAL \CONTROLE|WideOr0~2_combout\ : std_logic;
SIGNAL \CONTROLE|Add2~1_cout\ : std_logic;
SIGNAL \CONTROLE|Add2~3\ : std_logic;
SIGNAL \CONTROLE|Add2~5\ : std_logic;
SIGNAL \CONTROLE|Add2~7\ : std_logic;
SIGNAL \CONTROLE|Add2~9\ : std_logic;
SIGNAL \CONTROLE|Add2~11\ : std_logic;
SIGNAL \CONTROLE|Add2~13\ : std_logic;
SIGNAL \CONTROLE|Add2~15\ : std_logic;
SIGNAL \CONTROLE|Add2~17\ : std_logic;
SIGNAL \CONTROLE|Add2~19\ : std_logic;
SIGNAL \CONTROLE|Add2~21\ : std_logic;
SIGNAL \CONTROLE|Add2~23\ : std_logic;
SIGNAL \CONTROLE|Add2~25\ : std_logic;
SIGNAL \CONTROLE|Add2~27\ : std_logic;
SIGNAL \CONTROLE|Add2~29\ : std_logic;
SIGNAL \CONTROLE|Add2~31\ : std_logic;
SIGNAL \CONTROLE|Add2~33\ : std_logic;
SIGNAL \CONTROLE|Add2~35\ : std_logic;
SIGNAL \CONTROLE|Add2~37\ : std_logic;
SIGNAL \CONTROLE|Add2~39\ : std_logic;
SIGNAL \CONTROLE|Add2~41\ : std_logic;
SIGNAL \CONTROLE|Add2~43\ : std_logic;
SIGNAL \CONTROLE|Add2~45\ : std_logic;
SIGNAL \CONTROLE|Add2~46_combout\ : std_logic;
SIGNAL \CONTROLE|Add2~38_combout\ : std_logic;
SIGNAL \CONTROLE|Add2~36_combout\ : std_logic;
SIGNAL \CONTROLE|Add2~34_combout\ : std_logic;
SIGNAL \CONTROLE|Add2~32_combout\ : std_logic;
SIGNAL \CONTROLE|Add2~30_combout\ : std_logic;
SIGNAL \CONTROLE|Add2~28_combout\ : std_logic;
SIGNAL \CONTROLE|Add2~26_combout\ : std_logic;
SIGNAL \CONTROLE|Add2~24_combout\ : std_logic;
SIGNAL \CONTROLE|Add2~22_combout\ : std_logic;
SIGNAL \CONTROLE|Add2~20_combout\ : std_logic;
SIGNAL \CONTROLE|Add2~18_combout\ : std_logic;
SIGNAL \CONTROLE|Add2~16_combout\ : std_logic;
SIGNAL \CONTROLE|Add2~14_combout\ : std_logic;
SIGNAL \CONTROLE|Add2~12_combout\ : std_logic;
SIGNAL \CONTROLE|Add2~10_combout\ : std_logic;
SIGNAL \CONTROLE|Add2~8_combout\ : std_logic;
SIGNAL \CONTROLE|Add2~6_combout\ : std_logic;
SIGNAL \CONTROLE|Add2~4_combout\ : std_logic;
SIGNAL \CONTROLE|Add2~2_combout\ : std_logic;
SIGNAL \CONTROLE|IREF~0_combout\ : std_logic;
SIGNAL \CONTROLE|Add3~1\ : std_logic;
SIGNAL \CONTROLE|Add3~3\ : std_logic;
SIGNAL \CONTROLE|Add3~5\ : std_logic;
SIGNAL \CONTROLE|Add3~7\ : std_logic;
SIGNAL \CONTROLE|Add3~9\ : std_logic;
SIGNAL \CONTROLE|Add3~11\ : std_logic;
SIGNAL \CONTROLE|Add3~13\ : std_logic;
SIGNAL \CONTROLE|Add3~15\ : std_logic;
SIGNAL \CONTROLE|Add3~17\ : std_logic;
SIGNAL \CONTROLE|Add3~19\ : std_logic;
SIGNAL \CONTROLE|Add3~21\ : std_logic;
SIGNAL \CONTROLE|Add3~23\ : std_logic;
SIGNAL \CONTROLE|Add3~25\ : std_logic;
SIGNAL \CONTROLE|Add3~27\ : std_logic;
SIGNAL \CONTROLE|Add3~29\ : std_logic;
SIGNAL \CONTROLE|Add3~31\ : std_logic;
SIGNAL \CONTROLE|Add3~33\ : std_logic;
SIGNAL \CONTROLE|Add3~35\ : std_logic;
SIGNAL \CONTROLE|Add3~36_combout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_2~7\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_2~9\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_2~10_combout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_1~19\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_1~21\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \CONTROLE|Add4~41\ : std_logic;
SIGNAL \CONTROLE|Add4~43\ : std_logic;
SIGNAL \CONTROLE|Add4~45\ : std_logic;
SIGNAL \CONTROLE|Add4~46_combout\ : std_logic;
SIGNAL \CONTROLE|Add2~44_combout\ : std_logic;
SIGNAL \CONTROLE|Add2~42_combout\ : std_logic;
SIGNAL \CONTROLE|Add2~40_combout\ : std_logic;
SIGNAL \CONTROLE|Add3~37\ : std_logic;
SIGNAL \CONTROLE|Add3~39\ : std_logic;
SIGNAL \CONTROLE|Add3~41\ : std_logic;
SIGNAL \CONTROLE|Add3~43\ : std_logic;
SIGNAL \CONTROLE|Add3~44_combout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \CONTROLE|Add5~8_combout\ : std_logic;
SIGNAL \CONTROLE|Add3~34_combout\ : std_logic;
SIGNAL \CONTROLE|Add3~42_combout\ : std_logic;
SIGNAL \CONTROLE|Add3~40_combout\ : std_logic;
SIGNAL \CONTROLE|Add3~38_combout\ : std_logic;
SIGNAL \CONTROLE|Add5~10_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \CONTROLE|Add5~25\ : std_logic;
SIGNAL \CONTROLE|Add5~26_combout\ : std_logic;
SIGNAL \CONTROLE|Add3~32_combout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_2~11\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_2~12_combout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_1~23\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \CONTROLE|Add4~47\ : std_logic;
SIGNAL \CONTROLE|Add4~48_combout\ : std_logic;
SIGNAL \CONTROLE|ERRO[29]~60\ : std_logic;
SIGNAL \CONTROLE|ERRO[30]~61_combout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_2~13\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_2~14_combout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_1~25\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \CONTROLE|feed_0[31]~1_combout\ : std_logic;
SIGNAL \CONTROLE|Add4~49\ : std_logic;
SIGNAL \CONTROLE|Add4~50_combout\ : std_logic;
SIGNAL \CONTROLE|ERRO[30]~62\ : std_logic;
SIGNAL \CONTROLE|ERRO[31]~63_combout\ : std_logic;
SIGNAL \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \CONTROLE|Add5~27\ : std_logic;
SIGNAL \CONTROLE|Add5~29\ : std_logic;
SIGNAL \CONTROLE|Add5~30_combout\ : std_logic;
SIGNAL \CONTROLE|Add5~28_combout\ : std_logic;
SIGNAL \CONTROLE|Add5~22_combout\ : std_logic;
SIGNAL \CONTROLE|Add7~41\ : std_logic;
SIGNAL \CONTROLE|Add7~42_combout\ : std_logic;
SIGNAL \CONTROLE|Add7~37\ : std_logic;
SIGNAL \CONTROLE|Add7~38_combout\ : std_logic;
SIGNAL \CONTROLE|Add5~20_combout\ : std_logic;
SIGNAL \CONTROLE|Add5~18_combout\ : std_logic;
SIGNAL \CONTROLE|Add3~30_combout\ : std_logic;
SIGNAL \CONTROLE|Add3~28_combout\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~5\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~6\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~7\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~8\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~9\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~10\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~11\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~12\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_2~1\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_2~3\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_2~5\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_2~6_combout\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_2~2_combout\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_2~0_combout\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \CONTROLE|Add5~12_combout\ : std_logic;
SIGNAL \CONTROLE|Add3~24_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[14]~16_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[14]~17_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[13]~10_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[13]~11_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[12]~12_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[12]~13_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[11]~6_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[11]~7_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[9]~4_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[9]~5_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[7]~0_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[7]~1_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[5]~23_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[4]~24_combout\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \CONTROLE|Add3~26_combout\ : std_logic;
SIGNAL \CONTROLE|Add3~22_combout\ : std_logic;
SIGNAL \CONTROLE|Add3~20_combout\ : std_logic;
SIGNAL \CONTROLE|Add3~18_combout\ : std_logic;
SIGNAL \CONTROLE|Add3~16_combout\ : std_logic;
SIGNAL \CONTROLE|e_sat[16]~32_combout\ : std_logic;
SIGNAL \CONTROLE|e_sat[17]~34_combout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \CONTROLE|Add3~14_combout\ : std_logic;
SIGNAL \CONTROLE|Add3~12_combout\ : std_logic;
SIGNAL \CONTROLE|Add3~10_combout\ : std_logic;
SIGNAL \CONTROLE|feed_0[5]~feeder_combout\ : std_logic;
SIGNAL \CONTROLE|Add3~8_combout\ : std_logic;
SIGNAL \CONTROLE|feed_0[4]~feeder_combout\ : std_logic;
SIGNAL \CONTROLE|Add3~6_combout\ : std_logic;
SIGNAL \CONTROLE|Add3~4_combout\ : std_logic;
SIGNAL \CONTROLE|feed_0[1]~feeder_combout\ : std_logic;
SIGNAL \CONTROLE|Add3~2_combout\ : std_logic;
SIGNAL \CONTROLE|Add3~0_combout\ : std_logic;
SIGNAL \CONTROLE|feed_0[0]~0_combout\ : std_logic;
SIGNAL \CONTROLE|ERRO[0]~1\ : std_logic;
SIGNAL \CONTROLE|ERRO[1]~3\ : std_logic;
SIGNAL \CONTROLE|ERRO[2]~5\ : std_logic;
SIGNAL \CONTROLE|ERRO[3]~7\ : std_logic;
SIGNAL \CONTROLE|ERRO[4]~9\ : std_logic;
SIGNAL \CONTROLE|ERRO[5]~11\ : std_logic;
SIGNAL \CONTROLE|Add4~1\ : std_logic;
SIGNAL \CONTROLE|Add4~3\ : std_logic;
SIGNAL \CONTROLE|Add4~5\ : std_logic;
SIGNAL \CONTROLE|Add4~7\ : std_logic;
SIGNAL \CONTROLE|Add4~9\ : std_logic;
SIGNAL \CONTROLE|Add4~11\ : std_logic;
SIGNAL \CONTROLE|Add4~13\ : std_logic;
SIGNAL \CONTROLE|Add4~14_combout\ : std_logic;
SIGNAL \CONTROLE|Add5~14_combout\ : std_logic;
SIGNAL \CONTROLE|Add4~4_combout\ : std_logic;
SIGNAL \CONTROLE|Add5~4_combout\ : std_logic;
SIGNAL \CONTROLE|Add4~2_combout\ : std_logic;
SIGNAL \CONTROLE|Add5~2_combout\ : std_logic;
SIGNAL \CONTROLE|Add4~0_combout\ : std_logic;
SIGNAL \CONTROLE|Add5~0_combout\ : std_logic;
SIGNAL \CONTROLE|ERRO[6]~14\ : std_logic;
SIGNAL \CONTROLE|ERRO[7]~16\ : std_logic;
SIGNAL \CONTROLE|ERRO[8]~18\ : std_logic;
SIGNAL \CONTROLE|ERRO[9]~20\ : std_logic;
SIGNAL \CONTROLE|ERRO[10]~22\ : std_logic;
SIGNAL \CONTROLE|ERRO[11]~24\ : std_logic;
SIGNAL \CONTROLE|ERRO[12]~26\ : std_logic;
SIGNAL \CONTROLE|ERRO[13]~27_combout\ : std_logic;
SIGNAL \CONTROLE|ERRO[13]~28\ : std_logic;
SIGNAL \CONTROLE|ERRO[14]~30\ : std_logic;
SIGNAL \CONTROLE|ERRO[15]~31_combout\ : std_logic;
SIGNAL \CONTROLE|ERRO[0]~0_combout\ : std_logic;
SIGNAL \CONTROLE|ERRO[1]~2_combout\ : std_logic;
SIGNAL \CONTROLE|ERRO[2]~4_combout\ : std_logic;
SIGNAL \CONTROLE|ERRO[3]~6_combout\ : std_logic;
SIGNAL \CONTROLE|ERRO[4]~8_combout\ : std_logic;
SIGNAL \CONTROLE|ERRO[5]~10_combout\ : std_logic;
SIGNAL \CONTROLE|ERRO[6]~13_combout\ : std_logic;
SIGNAL \CONTROLE|ERRO[7]~15_combout\ : std_logic;
SIGNAL \CONTROLE|ERRO[8]~17_combout\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \CONTROLE|WideOr2~2_combout\ : std_logic;
SIGNAL \CONTROLE|WideOr2~1_combout\ : std_logic;
SIGNAL \CONTROLE|WideOr2~3_combout\ : std_logic;
SIGNAL \CONTROLE|WideOr2~0_combout\ : std_logic;
SIGNAL \CONTROLE|WideOr2~4_combout\ : std_logic;
SIGNAL \CONTROLE|Add9~1_cout\ : std_logic;
SIGNAL \CONTROLE|Add9~3\ : std_logic;
SIGNAL \CONTROLE|Add9~5\ : std_logic;
SIGNAL \CONTROLE|Add9~6_combout\ : std_logic;
SIGNAL \CONTROLE|Add9~2_combout\ : std_logic;
SIGNAL \CONTROLE|Add10~0_combout\ : std_logic;
SIGNAL \CONTROLE|Add10~1\ : std_logic;
SIGNAL \CONTROLE|Add10~3\ : std_logic;
SIGNAL \CONTROLE|Add10~4_combout\ : std_logic;
SIGNAL \CONTROLE|Add7~1\ : std_logic;
SIGNAL \CONTROLE|Add7~3\ : std_logic;
SIGNAL \CONTROLE|Add7~5\ : std_logic;
SIGNAL \CONTROLE|Add7~7\ : std_logic;
SIGNAL \CONTROLE|Add7~9\ : std_logic;
SIGNAL \CONTROLE|Add7~11\ : std_logic;
SIGNAL \CONTROLE|Add7~13\ : std_logic;
SIGNAL \CONTROLE|Add7~15\ : std_logic;
SIGNAL \CONTROLE|Add7~17\ : std_logic;
SIGNAL \CONTROLE|Add7~19\ : std_logic;
SIGNAL \CONTROLE|Add7~21\ : std_logic;
SIGNAL \CONTROLE|Add7~22_combout\ : std_logic;
SIGNAL \CONTROLE|Add7~20_combout\ : std_logic;
SIGNAL \CONTROLE|Add7~0_combout\ : std_logic;
SIGNAL \CONTROLE|Add7~2_combout\ : std_logic;
SIGNAL \CONTROLE|WideOr1~1_combout\ : std_logic;
SIGNAL \CONTROLE|Add7~16_combout\ : std_logic;
SIGNAL \CONTROLE|WideOr1~0_combout\ : std_logic;
SIGNAL \CONTROLE|Add7~4_combout\ : std_logic;
SIGNAL \CONTROLE|Add7~8_combout\ : std_logic;
SIGNAL \CONTROLE|Add7~6_combout\ : std_logic;
SIGNAL \CONTROLE|Add7~10_combout\ : std_logic;
SIGNAL \CONTROLE|WideOr1~2_combout\ : std_logic;
SIGNAL \CONTROLE|Add7~14_combout\ : std_logic;
SIGNAL \CONTROLE|Add7~12_combout\ : std_logic;
SIGNAL \CONTROLE|WideOr1~3_combout\ : std_logic;
SIGNAL \CONTROLE|WideOr1~4_combout\ : std_logic;
SIGNAL \CONTROLE|Add8~1_cout\ : std_logic;
SIGNAL \CONTROLE|PROPORCIONAL[0]~1\ : std_logic;
SIGNAL \CONTROLE|PROPORCIONAL[1]~3\ : std_logic;
SIGNAL \CONTROLE|PROPORCIONAL[2]~4_combout\ : std_logic;
SIGNAL \CONTROLE|PROPORCIONAL[1]~2_combout\ : std_logic;
SIGNAL \CONTROLE|Y[0]~1\ : std_logic;
SIGNAL \CONTROLE|Y[1]~3\ : std_logic;
SIGNAL \CONTROLE|Y[2]~4_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[1]~27_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[0]~28_combout\ : std_logic;
SIGNAL \CONTROLE|e_sat[0]~1\ : std_logic;
SIGNAL \CONTROLE|e_sat[1]~3\ : std_logic;
SIGNAL \CONTROLE|e_sat[2]~5\ : std_logic;
SIGNAL \CONTROLE|e_sat[3]~7\ : std_logic;
SIGNAL \CONTROLE|e_sat[4]~9\ : std_logic;
SIGNAL \CONTROLE|e_sat[5]~11\ : std_logic;
SIGNAL \CONTROLE|e_sat[6]~13\ : std_logic;
SIGNAL \CONTROLE|e_sat[7]~15\ : std_logic;
SIGNAL \CONTROLE|e_sat[8]~17\ : std_logic;
SIGNAL \CONTROLE|e_sat[9]~19\ : std_logic;
SIGNAL \CONTROLE|e_sat[10]~21\ : std_logic;
SIGNAL \CONTROLE|e_sat[11]~23\ : std_logic;
SIGNAL \CONTROLE|e_sat[12]~25\ : std_logic;
SIGNAL \CONTROLE|e_sat[13]~27\ : std_logic;
SIGNAL \CONTROLE|e_sat[14]~29\ : std_logic;
SIGNAL \CONTROLE|e_sat[15]~30_combout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \CONTROLE|Add4~12_combout\ : std_logic;
SIGNAL \CONTROLE|ERRO[12]~25_combout\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_1~1\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_1~3\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_1~5\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_1~7\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_1~9\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_1~11\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_1~13\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_1~15\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_1~17\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_1~19\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_1~21\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \CONTROLE|Add9~7\ : std_logic;
SIGNAL \CONTROLE|Add9~9\ : std_logic;
SIGNAL \CONTROLE|Add9~11\ : std_logic;
SIGNAL \CONTROLE|Add9~13\ : std_logic;
SIGNAL \CONTROLE|Add9~15\ : std_logic;
SIGNAL \CONTROLE|Add9~17\ : std_logic;
SIGNAL \CONTROLE|Add9~19\ : std_logic;
SIGNAL \CONTROLE|Add9~21\ : std_logic;
SIGNAL \CONTROLE|Add9~23\ : std_logic;
SIGNAL \CONTROLE|Add9~25\ : std_logic;
SIGNAL \CONTROLE|Add9~27\ : std_logic;
SIGNAL \CONTROLE|Add9~29\ : std_logic;
SIGNAL \CONTROLE|Add9~30_combout\ : std_logic;
SIGNAL \CONTROLE|Add9~28_combout\ : std_logic;
SIGNAL \CONTROLE|Add9~24_combout\ : std_logic;
SIGNAL \CONTROLE|Add9~20_combout\ : std_logic;
SIGNAL \CONTROLE|Add9~18_combout\ : std_logic;
SIGNAL \CONTROLE|Add9~14_combout\ : std_logic;
SIGNAL \CONTROLE|Add9~10_combout\ : std_logic;
SIGNAL \CONTROLE|Add10~5\ : std_logic;
SIGNAL \CONTROLE|Add10~7\ : std_logic;
SIGNAL \CONTROLE|Add10~8_combout\ : std_logic;
SIGNAL \CONTROLE|Add10~9\ : std_logic;
SIGNAL \CONTROLE|Add10~11\ : std_logic;
SIGNAL \CONTROLE|Add10~12_combout\ : std_logic;
SIGNAL \CONTROLE|Add10~13\ : std_logic;
SIGNAL \CONTROLE|Add10~15\ : std_logic;
SIGNAL \CONTROLE|Add10~16_combout\ : std_logic;
SIGNAL \CONTROLE|Add10~17\ : std_logic;
SIGNAL \CONTROLE|Add10~18_combout\ : std_logic;
SIGNAL \CONTROLE|Add10~19\ : std_logic;
SIGNAL \CONTROLE|Add10~21\ : std_logic;
SIGNAL \CONTROLE|Add10~22_combout\ : std_logic;
SIGNAL \CONTROLE|Add10~23\ : std_logic;
SIGNAL \CONTROLE|Add10~25\ : std_logic;
SIGNAL \CONTROLE|Add10~26_combout\ : std_logic;
SIGNAL \CONTROLE|Add10~27\ : std_logic;
SIGNAL \CONTROLE|Add10~28_combout\ : std_logic;
SIGNAL \CONTROLE|PROPORCIONAL[12]~24_combout\ : std_logic;
SIGNAL \CONTROLE|PROPORCIONAL[10]~20_combout\ : std_logic;
SIGNAL \CONTROLE|Add7~23\ : std_logic;
SIGNAL \CONTROLE|Add7~25\ : std_logic;
SIGNAL \CONTROLE|Add7~27\ : std_logic;
SIGNAL \CONTROLE|Add7~28_combout\ : std_logic;
SIGNAL \CONTROLE|Add7~24_combout\ : std_logic;
SIGNAL \CONTROLE|PROPORCIONAL[2]~5\ : std_logic;
SIGNAL \CONTROLE|PROPORCIONAL[3]~7\ : std_logic;
SIGNAL \CONTROLE|PROPORCIONAL[4]~9\ : std_logic;
SIGNAL \CONTROLE|PROPORCIONAL[5]~11\ : std_logic;
SIGNAL \CONTROLE|PROPORCIONAL[6]~13\ : std_logic;
SIGNAL \CONTROLE|PROPORCIONAL[7]~14_combout\ : std_logic;
SIGNAL \CONTROLE|PROPORCIONAL[5]~10_combout\ : std_logic;
SIGNAL \CONTROLE|PROPORCIONAL[3]~6_combout\ : std_logic;
SIGNAL \CONTROLE|Y[2]~5\ : std_logic;
SIGNAL \CONTROLE|Y[3]~7\ : std_logic;
SIGNAL \CONTROLE|Y[4]~9\ : std_logic;
SIGNAL \CONTROLE|Y[5]~11\ : std_logic;
SIGNAL \CONTROLE|Y[6]~13\ : std_logic;
SIGNAL \CONTROLE|Y[7]~15\ : std_logic;
SIGNAL \CONTROLE|Y[8]~17\ : std_logic;
SIGNAL \CONTROLE|Y[9]~19\ : std_logic;
SIGNAL \CONTROLE|Y[10]~21\ : std_logic;
SIGNAL \CONTROLE|Y[11]~23\ : std_logic;
SIGNAL \CONTROLE|Y[12]~25\ : std_logic;
SIGNAL \CONTROLE|Y[13]~27\ : std_logic;
SIGNAL \CONTROLE|Y[14]~28_combout\ : std_logic;
SIGNAL \CONTROLE|e_sat[14]~28_combout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \CONTROLE|feed_0[13]~feeder_combout\ : std_logic;
SIGNAL \CONTROLE|Add4~15\ : std_logic;
SIGNAL \CONTROLE|Add4~17\ : std_logic;
SIGNAL \CONTROLE|Add4~18_combout\ : std_logic;
SIGNAL \CONTROLE|ERRO[15]~32\ : std_logic;
SIGNAL \CONTROLE|ERRO[16]~33_combout\ : std_logic;
SIGNAL \CONTROLE|Add7~29\ : std_logic;
SIGNAL \CONTROLE|Add7~31\ : std_logic;
SIGNAL \CONTROLE|Add7~32_combout\ : std_logic;
SIGNAL \CONTROLE|PROPORCIONAL[7]~15\ : std_logic;
SIGNAL \CONTROLE|PROPORCIONAL[8]~17\ : std_logic;
SIGNAL \CONTROLE|PROPORCIONAL[9]~19\ : std_logic;
SIGNAL \CONTROLE|PROPORCIONAL[10]~21\ : std_logic;
SIGNAL \CONTROLE|PROPORCIONAL[11]~23\ : std_logic;
SIGNAL \CONTROLE|PROPORCIONAL[12]~25\ : std_logic;
SIGNAL \CONTROLE|PROPORCIONAL[13]~26_combout\ : std_logic;
SIGNAL \CONTROLE|Y[13]~26_combout\ : std_logic;
SIGNAL \CONTROLE|e_sat[13]~26_combout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \CONTROLE|feed_0[15]~feeder_combout\ : std_logic;
SIGNAL \CONTROLE|Add4~19\ : std_logic;
SIGNAL \CONTROLE|Add4~20_combout\ : std_logic;
SIGNAL \CONTROLE|ERRO[16]~34\ : std_logic;
SIGNAL \CONTROLE|ERRO[17]~36\ : std_logic;
SIGNAL \CONTROLE|ERRO[18]~38\ : std_logic;
SIGNAL \CONTROLE|ERRO[19]~40\ : std_logic;
SIGNAL \CONTROLE|ERRO[20]~42\ : std_logic;
SIGNAL \CONTROLE|ERRO[21]~43_combout\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_2~4_combout\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \CONTROLE|Add9~26_combout\ : std_logic;
SIGNAL \CONTROLE|Add10~24_combout\ : std_logic;
SIGNAL \CONTROLE|Y[12]~24_combout\ : std_logic;
SIGNAL \CONTROLE|e_sat[12]~24_combout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \CONTROLE|Add4~21\ : std_logic;
SIGNAL \CONTROLE|Add4~23\ : std_logic;
SIGNAL \CONTROLE|Add4~25\ : std_logic;
SIGNAL \CONTROLE|Add4~26_combout\ : std_logic;
SIGNAL \CONTROLE|ERRO[19]~39_combout\ : std_logic;
SIGNAL \CONTROLE|Add7~39\ : std_logic;
SIGNAL \CONTROLE|Add7~40_combout\ : std_logic;
SIGNAL \CONTROLE|PROPORCIONAL[11]~22_combout\ : std_logic;
SIGNAL \CONTROLE|Y[11]~22_combout\ : std_logic;
SIGNAL \CONTROLE|e_sat[11]~22_combout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \CONTROLE|Add4~10_combout\ : std_logic;
SIGNAL \CONTROLE|ERRO[11]~23_combout\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \CONTROLE|Add9~22_combout\ : std_logic;
SIGNAL \CONTROLE|Add10~20_combout\ : std_logic;
SIGNAL \CONTROLE|Y[10]~20_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[10]~8_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[10]~9_combout\ : std_logic;
SIGNAL \CONTROLE|e_sat[10]~20_combout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_1~1\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \CONTROLE|Add4~27\ : std_logic;
SIGNAL \CONTROLE|Add4~29\ : std_logic;
SIGNAL \CONTROLE|Add4~30_combout\ : std_logic;
SIGNAL \CONTROLE|ERRO[21]~44\ : std_logic;
SIGNAL \CONTROLE|ERRO[22]~45_combout\ : std_logic;
SIGNAL \CONTROLE|Add7~33\ : std_logic;
SIGNAL \CONTROLE|Add7~35\ : std_logic;
SIGNAL \CONTROLE|Add7~36_combout\ : std_logic;
SIGNAL \CONTROLE|PROPORCIONAL[9]~18_combout\ : std_logic;
SIGNAL \CONTROLE|Y[9]~18_combout\ : std_logic;
SIGNAL \CONTROLE|e_sat[9]~18_combout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \CONTROLE|Add4~22_combout\ : std_logic;
SIGNAL \CONTROLE|ERRO[17]~35_combout\ : std_logic;
SIGNAL \CONTROLE|Add7~34_combout\ : std_logic;
SIGNAL \CONTROLE|PROPORCIONAL[8]~16_combout\ : std_logic;
SIGNAL \CONTROLE|Y[8]~16_combout\ : std_logic;
SIGNAL \CONTROLE|e_sat[8]~16_combout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \CONTROLE|feed_0[10]~feeder_combout\ : std_logic;
SIGNAL \CONTROLE|Add4~8_combout\ : std_logic;
SIGNAL \CONTROLE|ERRO[10]~21_combout\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \CONTROLE|Add9~16_combout\ : std_logic;
SIGNAL \CONTROLE|Add10~14_combout\ : std_logic;
SIGNAL \CONTROLE|Y[7]~14_combout\ : std_logic;
SIGNAL \CONTROLE|e_sat[7]~14_combout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_1~3\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \CONTROLE|Add4~28_combout\ : std_logic;
SIGNAL \CONTROLE|ERRO[20]~41_combout\ : std_logic;
SIGNAL \CONTROLE|Add7~30_combout\ : std_logic;
SIGNAL \CONTROLE|PROPORCIONAL[6]~12_combout\ : std_logic;
SIGNAL \CONTROLE|Y[6]~12_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[6]~22_combout\ : std_logic;
SIGNAL \CONTROLE|e_sat[6]~12_combout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_1~5\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \CONTROLE|Add4~31\ : std_logic;
SIGNAL \CONTROLE|Add4~32_combout\ : std_logic;
SIGNAL \CONTROLE|ERRO[22]~46\ : std_logic;
SIGNAL \CONTROLE|ERRO[23]~48\ : std_logic;
SIGNAL \CONTROLE|ERRO[24]~50\ : std_logic;
SIGNAL \CONTROLE|ERRO[25]~52\ : std_logic;
SIGNAL \CONTROLE|ERRO[26]~54\ : std_logic;
SIGNAL \CONTROLE|ERRO[27]~56\ : std_logic;
SIGNAL \CONTROLE|ERRO[28]~58\ : std_logic;
SIGNAL \CONTROLE|ERRO[29]~59_combout\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \CONTROLE|Add9~12_combout\ : std_logic;
SIGNAL \CONTROLE|Add10~10_combout\ : std_logic;
SIGNAL \CONTROLE|Y[5]~10_combout\ : std_logic;
SIGNAL \CONTROLE|e_sat[5]~10_combout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \CONTROLE|Add4~24_combout\ : std_logic;
SIGNAL \CONTROLE|ERRO[18]~37_combout\ : std_logic;
SIGNAL \CONTROLE|Add7~26_combout\ : std_logic;
SIGNAL \CONTROLE|PROPORCIONAL[4]~8_combout\ : std_logic;
SIGNAL \CONTROLE|Y[4]~8_combout\ : std_logic;
SIGNAL \CONTROLE|e_sat[4]~8_combout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_1~7\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \CONTROLE|Add4~33\ : std_logic;
SIGNAL \CONTROLE|Add4~35\ : std_logic;
SIGNAL \CONTROLE|Add4~37\ : std_logic;
SIGNAL \CONTROLE|Add4~39\ : std_logic;
SIGNAL \CONTROLE|Add4~40_combout\ : std_logic;
SIGNAL \CONTROLE|ERRO[26]~53_combout\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \CONTROLE|Add9~8_combout\ : std_logic;
SIGNAL \CONTROLE|Add10~6_combout\ : std_logic;
SIGNAL \CONTROLE|Y[3]~6_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[3]~25_combout\ : std_logic;
SIGNAL \CONTROLE|e_sat[3]~6_combout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_1~9\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_1~11\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_1~13\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_1~15\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_1~17\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \CONTROLE|Add4~42_combout\ : std_logic;
SIGNAL \CONTROLE|ERRO[27]~55_combout\ : std_logic;
SIGNAL \CONTROLE|Add7~43\ : std_logic;
SIGNAL \CONTROLE|Add7~44_combout\ : std_logic;
SIGNAL \CONTROLE|PROPORCIONAL[13]~27\ : std_logic;
SIGNAL \CONTROLE|PROPORCIONAL[14]~28_combout\ : std_logic;
SIGNAL \CONTROLE|Y[14]~29\ : std_logic;
SIGNAL \CONTROLE|Y[15]~30_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[15]~14_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[15]~15_combout\ : std_logic;
SIGNAL \CONTROLE|e_sat[15]~31\ : std_logic;
SIGNAL \CONTROLE|e_sat[16]~33\ : std_logic;
SIGNAL \CONTROLE|e_sat[17]~35\ : std_logic;
SIGNAL \CONTROLE|e_sat[18]~37\ : std_logic;
SIGNAL \CONTROLE|e_sat[19]~39\ : std_logic;
SIGNAL \CONTROLE|e_sat[20]~40_combout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_2~8_combout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \CONTROLE|Add4~44_combout\ : std_logic;
SIGNAL \CONTROLE|ERRO[28]~57_combout\ : std_logic;
SIGNAL \CONTROLE|Add7~45\ : std_logic;
SIGNAL \CONTROLE|Add7~46_combout\ : std_logic;
SIGNAL \CONTROLE|PROPORCIONAL[14]~29\ : std_logic;
SIGNAL \CONTROLE|PROPORCIONAL[15]~30_combout\ : std_logic;
SIGNAL \CONTROLE|Y[15]~31\ : std_logic;
SIGNAL \CONTROLE|Y[16]~33\ : std_logic;
SIGNAL \CONTROLE|Y[17]~35\ : std_logic;
SIGNAL \CONTROLE|Y[18]~37\ : std_logic;
SIGNAL \CONTROLE|Y[19]~39\ : std_logic;
SIGNAL \CONTROLE|Y[20]~41\ : std_logic;
SIGNAL \CONTROLE|Y[21]~43\ : std_logic;
SIGNAL \CONTROLE|Y[22]~45\ : std_logic;
SIGNAL \CONTROLE|Y[23]~47\ : std_logic;
SIGNAL \CONTROLE|Y[24]~49\ : std_logic;
SIGNAL \CONTROLE|Y[25]~51\ : std_logic;
SIGNAL \CONTROLE|Y[26]~53\ : std_logic;
SIGNAL \CONTROLE|Y[27]~55\ : std_logic;
SIGNAL \CONTROLE|Y[28]~57\ : std_logic;
SIGNAL \CONTROLE|Y[29]~59\ : std_logic;
SIGNAL \CONTROLE|Y[30]~61\ : std_logic;
SIGNAL \CONTROLE|Y[31]~62_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[19]~29_combout\ : std_logic;
SIGNAL \CONTROLE|e_sat[19]~38_combout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_2~2_combout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \CONTROLE|Add4~38_combout\ : std_logic;
SIGNAL \CONTROLE|ERRO[25]~51_combout\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_2~7\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_2~8_combout\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_1~23\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \CONTROLE|Add9~31\ : std_logic;
SIGNAL \CONTROLE|Add9~32_combout\ : std_logic;
SIGNAL \CONTROLE|Add10~29\ : std_logic;
SIGNAL \CONTROLE|Add10~30_combout\ : std_logic;
SIGNAL \CONTROLE|Add10~31\ : std_logic;
SIGNAL \CONTROLE|Add10~32_combout\ : std_logic;
SIGNAL \CONTROLE|Add10~33\ : std_logic;
SIGNAL \CONTROLE|Add10~34_combout\ : std_logic;
SIGNAL \CONTROLE|Add10~35\ : std_logic;
SIGNAL \CONTROLE|Add10~36_combout\ : std_logic;
SIGNAL \CONTROLE|Add10~37\ : std_logic;
SIGNAL \CONTROLE|Add10~38_combout\ : std_logic;
SIGNAL \CONTROLE|Add10~39\ : std_logic;
SIGNAL \CONTROLE|Add10~41\ : std_logic;
SIGNAL \CONTROLE|Add10~42_combout\ : std_logic;
SIGNAL \CONTROLE|Add10~43\ : std_logic;
SIGNAL \CONTROLE|Add10~44_combout\ : std_logic;
SIGNAL \CONTROLE|Y[22]~44_combout\ : std_logic;
SIGNAL \CONTROLE|LessThan2~6_combout\ : std_logic;
SIGNAL \CONTROLE|LessThan2~5_combout\ : std_logic;
SIGNAL \CONTROLE|LessThan2~1_combout\ : std_logic;
SIGNAL \CONTROLE|LessThan2~0_combout\ : std_logic;
SIGNAL \CONTROLE|LessThan2~2_combout\ : std_logic;
SIGNAL \CONTROLE|LessThan2~3_combout\ : std_logic;
SIGNAL \CONTROLE|LessThan2~4_combout\ : std_logic;
SIGNAL \CONTROLE|LessThan2~7_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[2]~26_combout\ : std_logic;
SIGNAL \CONTROLE|e_sat[2]~4_combout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \CONTROLE|feed_0[9]~feeder_combout\ : std_logic;
SIGNAL \CONTROLE|Add4~6_combout\ : std_logic;
SIGNAL \CONTROLE|ERRO[9]~19_combout\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \CONTROLE|Add9~4_combout\ : std_logic;
SIGNAL \CONTROLE|Add10~2_combout\ : std_logic;
SIGNAL \CONTROLE|Y[1]~2_combout\ : std_logic;
SIGNAL \CONTROLE|e_sat[1]~2_combout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \CONTROLE|feed_0[14]~feeder_combout\ : std_logic;
SIGNAL \CONTROLE|Add4~16_combout\ : std_logic;
SIGNAL \CONTROLE|ERRO[14]~29_combout\ : std_logic;
SIGNAL \CONTROLE|Add7~18_combout\ : std_logic;
SIGNAL \CONTROLE|PROPORCIONAL[0]~0_combout\ : std_logic;
SIGNAL \CONTROLE|Y[0]~0_combout\ : std_logic;
SIGNAL \CONTROLE|e_sat[0]~0_combout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \CONTROLE|Add4~34_combout\ : std_logic;
SIGNAL \CONTROLE|ERRO[23]~47_combout\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_2~9\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_2~10_combout\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_1~25\ : std_logic;
SIGNAL \CONTROLE|Mult4|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \CONTROLE|Add9~33\ : std_logic;
SIGNAL \CONTROLE|Add9~34_combout\ : std_logic;
SIGNAL \CONTROLE|Add10~40_combout\ : std_logic;
SIGNAL \CONTROLE|Y[20]~40_combout\ : std_logic;
SIGNAL \CONTROLE|LessThan1~2_combout\ : std_logic;
SIGNAL \CONTROLE|LessThan1~4_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[18]~20_combout\ : std_logic;
SIGNAL \CONTROLE|e_sat[18]~36_combout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_2~0_combout\ : std_logic;
SIGNAL \CONTROLE|Mult5|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \CONTROLE|Add4~36_combout\ : std_logic;
SIGNAL \CONTROLE|ERRO[24]~49_combout\ : std_logic;
SIGNAL \CONTROLE|Add7~47\ : std_logic;
SIGNAL \CONTROLE|Add7~48_combout\ : std_logic;
SIGNAL \CONTROLE|PROPORCIONAL[15]~31\ : std_logic;
SIGNAL \CONTROLE|Add8~2_combout\ : std_logic;
SIGNAL \CONTROLE|Y[29]~58_combout\ : std_logic;
SIGNAL \CONTROLE|LessThan1~1_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[8]~2_combout\ : std_logic;
SIGNAL \CONTROLE|Y_sat[8]~3_combout\ : std_logic;
SIGNAL \PLL_1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\ : std_logic;
SIGNAL \PWM1|pwmA|Equal5~2_combout\ : std_logic;
SIGNAL \PWM1|pwmA|Equal5~0_combout\ : std_logic;
SIGNAL \PWM1|pwmA|Equal5~1_combout\ : std_logic;
SIGNAL \PWM1|pwmA|Equal5~3_combout\ : std_logic;
SIGNAL \PWM1|pwmA|Equal5~4_combout\ : std_logic;
SIGNAL \PWM1|pwmA|Equal5~11_combout\ : std_logic;
SIGNAL \PWM1|pwmA|Equal5~10_combout\ : std_logic;
SIGNAL \PWM1|pwmA|Equal5~12_combout\ : std_logic;
SIGNAL \PWM1|pwmA|Equal5~13_combout\ : std_logic;
SIGNAL \PWM1|pwmA|Equal5~14_combout\ : std_logic;
SIGNAL \PWM1|pwmA|Equal5~6_combout\ : std_logic;
SIGNAL \PWM1|pwmA|Equal5~5_combout\ : std_logic;
SIGNAL \PWM1|pwmA|Equal5~8_combout\ : std_logic;
SIGNAL \PWM1|pwmA|Equal5~7_combout\ : std_logic;
SIGNAL \PWM1|pwmA|Equal5~9_combout\ : std_logic;
SIGNAL \PWM1|pwmA|Equal5~15_combout\ : std_logic;
SIGNAL \PWM1|pwmA|CLRD~combout\ : std_logic;
SIGNAL \PWM1|pwmA|CLR0~q\ : std_logic;
SIGNAL \PWM1|pwmA|CLR270~feeder_combout\ : std_logic;
SIGNAL \PWM1|pwmA|CLR270~q\ : std_logic;
SIGNAL \PLL_1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \PWM1|pwmA|CLR225~q\ : std_logic;
SIGNAL \PWM1|pwmA|Mux0~2_combout\ : std_logic;
SIGNAL \PLL_1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\ : std_logic;
SIGNAL \PWM1|pwmA|CLR315~q\ : std_logic;
SIGNAL \PWM1|pwmA|CLR360~q\ : std_logic;
SIGNAL \PWM1|pwmA|Mux0~3_combout\ : std_logic;
SIGNAL \PWM1|pwmA|CLR90~q\ : std_logic;
SIGNAL \PWM1|pwmA|CLR180~q\ : std_logic;
SIGNAL \PWM1|pwmA|Mux0~0_combout\ : std_logic;
SIGNAL \PWM1|pwmA|CLR135~feeder_combout\ : std_logic;
SIGNAL \PWM1|pwmA|CLR135~q\ : std_logic;
SIGNAL \PWM1|pwmA|CLR45~q\ : std_logic;
SIGNAL \PWM1|pwmA|Mux0~1_combout\ : std_logic;
SIGNAL \PWM1|pwmA|SETD~combout\ : std_logic;
SIGNAL \PWM1|pwmA|SET0~q\ : std_logic;
SIGNAL \PWM1|pwmA|SET270~feeder_combout\ : std_logic;
SIGNAL \PWM1|pwmA|SET270~q\ : std_logic;
SIGNAL \PWM1|pwmA|SET180~q\ : std_logic;
SIGNAL \PWM1|pwmA|Mux1~0_combout\ : std_logic;
SIGNAL \PWM1|pwmA|SET315~q\ : std_logic;
SIGNAL \PWM1|pwmA|SET225~feeder_combout\ : std_logic;
SIGNAL \PWM1|pwmA|SET225~q\ : std_logic;
SIGNAL \PWM1|pwmA|Mux1~1_combout\ : std_logic;
SIGNAL \PWM1|pwmA|SET90~feeder_combout\ : std_logic;
SIGNAL \PWM1|pwmA|SET90~q\ : std_logic;
SIGNAL \PWM1|pwmA|SET135~q\ : std_logic;
SIGNAL \PWM1|pwmA|SET45~q\ : std_logic;
SIGNAL \PWM1|pwmA|Mux1~2_combout\ : std_logic;
SIGNAL \PWM1|pwmA|Mux1~3_combout\ : std_logic;
SIGNAL \PWM1|pwmA|srlatch_pwm|notQ~0_combout\ : std_logic;
SIGNAL \PWM1|pwmA|srlatch_pwm|Q2~0_combout\ : std_logic;
SIGNAL \PWM1|Ep~0_combout\ : std_logic;
SIGNAL \PWM1|Ep~q\ : std_logic;
SIGNAL \PWM1|Sb~0_combout\ : std_logic;
SIGNAL \PWM1|Sb~q\ : std_logic;
SIGNAL \PROTECAO_KIT|PWMNout~0_combout\ : std_logic;
SIGNAL \PROTECAO_KIT|PWMNout~q\ : std_logic;
SIGNAL \PROTECAO_KIT|process_0~0_combout\ : std_logic;
SIGNAL \PROTECAO_KIT|ENABLEP~q\ : std_logic;
SIGNAL \GPIO[7]~input_o\ : std_logic;
SIGNAL \OverCurrent~feeder_combout\ : std_logic;
SIGNAL \OverCurrent~q\ : std_logic;
SIGNAL \PROTECAO_KIT|FLAG_OVERC~0_combout\ : std_logic;
SIGNAL \PROTECAO_KIT|FLAG_OVERC~q\ : std_logic;
SIGNAL \PWM1|Sa~0_combout\ : std_logic;
SIGNAL \PWM1|Sa~q\ : std_logic;
SIGNAL \PROTECAO_KIT|PWMPout~0_combout\ : std_logic;
SIGNAL \PROTECAO_KIT|PWMPout~q\ : std_logic;
SIGNAL \COMP1|COUNTER[0]~75_combout\ : std_logic;
SIGNAL \COMP1|COUNTER[1]~25_combout\ : std_logic;
SIGNAL \COMP1|COUNTER[1]~26\ : std_logic;
SIGNAL \COMP1|COUNTER[2]~27_combout\ : std_logic;
SIGNAL \COMP1|COUNTER[2]~28\ : std_logic;
SIGNAL \COMP1|COUNTER[3]~29_combout\ : std_logic;
SIGNAL \COMP1|COUNTER[3]~30\ : std_logic;
SIGNAL \COMP1|COUNTER[4]~31_combout\ : std_logic;
SIGNAL \COMP1|COUNTER[4]~32\ : std_logic;
SIGNAL \COMP1|COUNTER[5]~33_combout\ : std_logic;
SIGNAL \COMP1|COUNTER[5]~34\ : std_logic;
SIGNAL \COMP1|COUNTER[6]~35_combout\ : std_logic;
SIGNAL \COMP1|COUNTER[6]~36\ : std_logic;
SIGNAL \COMP1|COUNTER[7]~37_combout\ : std_logic;
SIGNAL \COMP1|COUNTER[7]~38\ : std_logic;
SIGNAL \COMP1|COUNTER[8]~39_combout\ : std_logic;
SIGNAL \COMP1|COUNTER[8]~40\ : std_logic;
SIGNAL \COMP1|COUNTER[9]~41_combout\ : std_logic;
SIGNAL \COMP1|COUNTER[9]~42\ : std_logic;
SIGNAL \COMP1|COUNTER[10]~43_combout\ : std_logic;
SIGNAL \COMP1|COUNTER[10]~44\ : std_logic;
SIGNAL \COMP1|COUNTER[11]~45_combout\ : std_logic;
SIGNAL \COMP1|COUNTER[11]~46\ : std_logic;
SIGNAL \COMP1|COUNTER[12]~47_combout\ : std_logic;
SIGNAL \COMP1|COUNTER[12]~48\ : std_logic;
SIGNAL \COMP1|COUNTER[13]~49_combout\ : std_logic;
SIGNAL \COMP1|COUNTER[13]~50\ : std_logic;
SIGNAL \COMP1|COUNTER[14]~51_combout\ : std_logic;
SIGNAL \COMP1|COUNTER[14]~52\ : std_logic;
SIGNAL \COMP1|COUNTER[15]~53_combout\ : std_logic;
SIGNAL \COMP1|COUNTER[15]~54\ : std_logic;
SIGNAL \COMP1|COUNTER[16]~55_combout\ : std_logic;
SIGNAL \COMP1|COUNTER[16]~56\ : std_logic;
SIGNAL \COMP1|COUNTER[17]~57_combout\ : std_logic;
SIGNAL \COMP1|COUNTER[17]~58\ : std_logic;
SIGNAL \COMP1|COUNTER[18]~59_combout\ : std_logic;
SIGNAL \COMP1|COUNTER[18]~60\ : std_logic;
SIGNAL \COMP1|COUNTER[19]~61_combout\ : std_logic;
SIGNAL \COMP1|Equal0~5_combout\ : std_logic;
SIGNAL \COMP1|COUNTER[19]~62\ : std_logic;
SIGNAL \COMP1|COUNTER[20]~63_combout\ : std_logic;
SIGNAL \COMP1|COUNTER[20]~64\ : std_logic;
SIGNAL \COMP1|COUNTER[21]~65_combout\ : std_logic;
SIGNAL \COMP1|COUNTER[21]~66\ : std_logic;
SIGNAL \COMP1|COUNTER[22]~67_combout\ : std_logic;
SIGNAL \COMP1|COUNTER[22]~68\ : std_logic;
SIGNAL \COMP1|COUNTER[23]~69_combout\ : std_logic;
SIGNAL \COMP1|COUNTER[23]~70\ : std_logic;
SIGNAL \COMP1|COUNTER[24]~71_combout\ : std_logic;
SIGNAL \COMP1|COUNTER[24]~72\ : std_logic;
SIGNAL \COMP1|COUNTER[25]~73_combout\ : std_logic;
SIGNAL \COMP1|Equal0~7_combout\ : std_logic;
SIGNAL \COMP1|Equal0~3_combout\ : std_logic;
SIGNAL \COMP1|Equal0~1_combout\ : std_logic;
SIGNAL \COMP1|Equal0~2_combout\ : std_logic;
SIGNAL \COMP1|Equal0~0_combout\ : std_logic;
SIGNAL \COMP1|Equal0~4_combout\ : std_logic;
SIGNAL \COMP1|Equal0~6_combout\ : std_logic;
SIGNAL \COMP1|Equal0~8_combout\ : std_logic;
SIGNAL \COMP1|LED_MASK[0]~0_combout\ : std_logic;
SIGNAL \COMP1|LessThan0~1_cout\ : std_logic;
SIGNAL \COMP1|LessThan0~3_cout\ : std_logic;
SIGNAL \COMP1|LessThan0~5_cout\ : std_logic;
SIGNAL \COMP1|LessThan0~7_cout\ : std_logic;
SIGNAL \COMP1|LessThan0~9_cout\ : std_logic;
SIGNAL \COMP1|LessThan0~11_cout\ : std_logic;
SIGNAL \COMP1|LessThan0~13_cout\ : std_logic;
SIGNAL \COMP1|LessThan0~15_cout\ : std_logic;
SIGNAL \COMP1|LessThan0~17_cout\ : std_logic;
SIGNAL \COMP1|LessThan0~19_cout\ : std_logic;
SIGNAL \COMP1|LessThan0~21_cout\ : std_logic;
SIGNAL \COMP1|LessThan0~22_combout\ : std_logic;
SIGNAL \COMP1|PWM[0]~0_combout\ : std_logic;
SIGNAL \COMP1|LED_MASK[1]~1_combout\ : std_logic;
SIGNAL \COMP1|LED_MASK[2]~2_combout\ : std_logic;
SIGNAL \COMP1|LED_MASK[2]~3_combout\ : std_logic;
SIGNAL \COMP1|LED_MASK[3]~4_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|sck~0_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|sck~1_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|sck~2_combout\ : std_logic;
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|sck~q\ : std_logic;
SIGNAL \Add3~0_combout\ : std_logic;
SIGNAL \Add2~0_combout\ : std_logic;
SIGNAL \SAIDA[0]~24_combout\ : std_logic;
SIGNAL \SAIDA[0]~reg0_q\ : std_logic;
SIGNAL \Add2~1\ : std_logic;
SIGNAL \Add2~2_combout\ : std_logic;
SIGNAL \Add3~1\ : std_logic;
SIGNAL \Add3~2_combout\ : std_logic;
SIGNAL \SAIDA[0]~25\ : std_logic;
SIGNAL \SAIDA[1]~26_combout\ : std_logic;
SIGNAL \SAIDA[1]~reg0_q\ : std_logic;
SIGNAL \Add2~3\ : std_logic;
SIGNAL \Add2~4_combout\ : std_logic;
SIGNAL \Add3~3\ : std_logic;
SIGNAL \Add3~4_combout\ : std_logic;
SIGNAL \SAIDA[1]~27\ : std_logic;
SIGNAL \SAIDA[2]~28_combout\ : std_logic;
SIGNAL \SAIDA[2]~reg0_q\ : std_logic;
SIGNAL \Add2~5\ : std_logic;
SIGNAL \Add2~6_combout\ : std_logic;
SIGNAL \Add3~5\ : std_logic;
SIGNAL \Add3~6_combout\ : std_logic;
SIGNAL \SAIDA[2]~29\ : std_logic;
SIGNAL \SAIDA[3]~30_combout\ : std_logic;
SIGNAL \SAIDA[3]~reg0_q\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \Add2~7\ : std_logic;
SIGNAL \Add2~8_combout\ : std_logic;
SIGNAL \Add3~7\ : std_logic;
SIGNAL \Add3~8_combout\ : std_logic;
SIGNAL \SAIDA[3]~31\ : std_logic;
SIGNAL \SAIDA[4]~32_combout\ : std_logic;
SIGNAL \SAIDA[4]~reg0_q\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \Add2~9\ : std_logic;
SIGNAL \Add2~10_combout\ : std_logic;
SIGNAL \Add3~9\ : std_logic;
SIGNAL \Add3~10_combout\ : std_logic;
SIGNAL \SAIDA[4]~33\ : std_logic;
SIGNAL \SAIDA[5]~34_combout\ : std_logic;
SIGNAL \SAIDA[5]~reg0_q\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \Add2~11\ : std_logic;
SIGNAL \Add2~12_combout\ : std_logic;
SIGNAL \Add3~11\ : std_logic;
SIGNAL \Add3~12_combout\ : std_logic;
SIGNAL \SAIDA[5]~35\ : std_logic;
SIGNAL \SAIDA[6]~36_combout\ : std_logic;
SIGNAL \SAIDA[6]~reg0_q\ : std_logic;
SIGNAL \Add3~13\ : std_logic;
SIGNAL \Add3~14_combout\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \Add2~13\ : std_logic;
SIGNAL \Add2~14_combout\ : std_logic;
SIGNAL \SAIDA[6]~37\ : std_logic;
SIGNAL \SAIDA[7]~38_combout\ : std_logic;
SIGNAL \SAIDA[7]~reg0_q\ : std_logic;
SIGNAL \Add3~15\ : std_logic;
SIGNAL \Add3~16_combout\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \Vin_mV[8]~14_combout\ : std_logic;
SIGNAL \Add2~15\ : std_logic;
SIGNAL \Add2~16_combout\ : std_logic;
SIGNAL \SAIDA[7]~39\ : std_logic;
SIGNAL \SAIDA[8]~40_combout\ : std_logic;
SIGNAL \SAIDA[8]~reg0_q\ : std_logic;
SIGNAL \Add3~17\ : std_logic;
SIGNAL \Add3~18_combout\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \Vin_mV[8]~15\ : std_logic;
SIGNAL \Vin_mV[9]~16_combout\ : std_logic;
SIGNAL \Add2~17\ : std_logic;
SIGNAL \Add2~18_combout\ : std_logic;
SIGNAL \SAIDA[8]~41\ : std_logic;
SIGNAL \SAIDA[9]~42_combout\ : std_logic;
SIGNAL \SAIDA[9]~reg0_q\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \Vin_mV[9]~17\ : std_logic;
SIGNAL \Vin_mV[10]~18_combout\ : std_logic;
SIGNAL \Add2~19\ : std_logic;
SIGNAL \Add2~20_combout\ : std_logic;
SIGNAL \Add3~19\ : std_logic;
SIGNAL \Add3~20_combout\ : std_logic;
SIGNAL \SAIDA[9]~43\ : std_logic;
SIGNAL \SAIDA[10]~44_combout\ : std_logic;
SIGNAL \SAIDA[10]~reg0_q\ : std_logic;
SIGNAL \Add3~21\ : std_logic;
SIGNAL \Add3~22_combout\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \Vin_mV[10]~19\ : std_logic;
SIGNAL \Vin_mV[11]~20_combout\ : std_logic;
SIGNAL \Add2~21\ : std_logic;
SIGNAL \Add2~22_combout\ : std_logic;
SIGNAL \SAIDA[10]~45\ : std_logic;
SIGNAL \SAIDA[11]~46_combout\ : std_logic;
SIGNAL \SAIDA[11]~reg0_q\ : std_logic;
SIGNAL \maVin|Add0~29\ : std_logic;
SIGNAL \maVin|Add0~30_combout\ : std_logic;
SIGNAL \maVin|r_acc[14]~45\ : std_logic;
SIGNAL \maVin|r_acc[15]~46_combout\ : std_logic;
SIGNAL \maVin|o_data[12]~feeder_combout\ : std_logic;
SIGNAL \Add0~0_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[2][4]~combout\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \Vin_mV[11]~21\ : std_logic;
SIGNAL \Vin_mV[12]~22_combout\ : std_logic;
SIGNAL \Add2~23\ : std_logic;
SIGNAL \Add2~24_combout\ : std_logic;
SIGNAL \Add3~23\ : std_logic;
SIGNAL \Add3~24_combout\ : std_logic;
SIGNAL \SAIDA[11]~47\ : std_logic;
SIGNAL \SAIDA[12]~48_combout\ : std_logic;
SIGNAL \SAIDA[12]~reg0_q\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[2][5]~combout\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \Vin_mV[12]~23\ : std_logic;
SIGNAL \Vin_mV[13]~24_combout\ : std_logic;
SIGNAL \Add2~25\ : std_logic;
SIGNAL \Add2~26_combout\ : std_logic;
SIGNAL \Add3~25\ : std_logic;
SIGNAL \Add3~26_combout\ : std_logic;
SIGNAL \SAIDA[12]~49\ : std_logic;
SIGNAL \SAIDA[13]~50_combout\ : std_logic;
SIGNAL \SAIDA[13]~reg0_q\ : std_logic;
SIGNAL \Add3~27\ : std_logic;
SIGNAL \Add3~28_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[2][6]~18_combout\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \Vin_mV[13]~25\ : std_logic;
SIGNAL \Vin_mV[14]~26_combout\ : std_logic;
SIGNAL \Add2~27\ : std_logic;
SIGNAL \Add2~28_combout\ : std_logic;
SIGNAL \SAIDA[13]~51\ : std_logic;
SIGNAL \SAIDA[14]~52_combout\ : std_logic;
SIGNAL \SAIDA[14]~reg0_q\ : std_logic;
SIGNAL \Mult1|mult_core|romout[2][7]~combout\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \Vin_mV[14]~27\ : std_logic;
SIGNAL \Vin_mV[15]~28_combout\ : std_logic;
SIGNAL \Add2~29\ : std_logic;
SIGNAL \Add2~30_combout\ : std_logic;
SIGNAL \Add3~29\ : std_logic;
SIGNAL \Add3~30_combout\ : std_logic;
SIGNAL \SAIDA[14]~53\ : std_logic;
SIGNAL \SAIDA[15]~54_combout\ : std_logic;
SIGNAL \SAIDA[15]~reg0_q\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[2][8]~combout\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \Vin_mV[15]~29\ : std_logic;
SIGNAL \Vin_mV[16]~30_combout\ : std_logic;
SIGNAL \Add2~31\ : std_logic;
SIGNAL \Add2~32_combout\ : std_logic;
SIGNAL \Add3~31\ : std_logic;
SIGNAL \Add3~32_combout\ : std_logic;
SIGNAL \SAIDA[15]~55\ : std_logic;
SIGNAL \SAIDA[16]~56_combout\ : std_logic;
SIGNAL \SAIDA[16]~reg0_q\ : std_logic;
SIGNAL \Add3~33\ : std_logic;
SIGNAL \Add3~34_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[2][9]~20_combout\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \Vin_mV[16]~31\ : std_logic;
SIGNAL \Vin_mV[17]~32_combout\ : std_logic;
SIGNAL \Add2~33\ : std_logic;
SIGNAL \Add2~34_combout\ : std_logic;
SIGNAL \SAIDA[16]~57\ : std_logic;
SIGNAL \SAIDA[17]~58_combout\ : std_logic;
SIGNAL \SAIDA[17]~reg0_q\ : std_logic;
SIGNAL \Add3~35\ : std_logic;
SIGNAL \Add3~36_combout\ : std_logic;
SIGNAL \Mult1|mult_core|romout[2][10]~21_combout\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~11\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \Vin_mV[17]~33\ : std_logic;
SIGNAL \Vin_mV[18]~34_combout\ : std_logic;
SIGNAL \Add2~35\ : std_logic;
SIGNAL \Add2~36_combout\ : std_logic;
SIGNAL \SAIDA[17]~59\ : std_logic;
SIGNAL \SAIDA[18]~60_combout\ : std_logic;
SIGNAL \SAIDA[18]~reg0_q\ : std_logic;
SIGNAL \Mult1|mult_core|romout[2][11]~22_combout\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~13\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \Vin_mV[18]~35\ : std_logic;
SIGNAL \Vin_mV[19]~36_combout\ : std_logic;
SIGNAL \Add2~37\ : std_logic;
SIGNAL \Add2~38_combout\ : std_logic;
SIGNAL \SAIDA[18]~61\ : std_logic;
SIGNAL \SAIDA[19]~62_combout\ : std_logic;
SIGNAL \SAIDA[19]~reg0_q\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~15\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \Vin_mV[19]~37\ : std_logic;
SIGNAL \Vin_mV[20]~38_combout\ : std_logic;
SIGNAL \Add2~39\ : std_logic;
SIGNAL \Add2~40_combout\ : std_logic;
SIGNAL \SAIDA[19]~63\ : std_logic;
SIGNAL \SAIDA[20]~64_combout\ : std_logic;
SIGNAL \SAIDA[20]~reg0_q\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~17\ : std_logic;
SIGNAL \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \Vin_mV[20]~39\ : std_logic;
SIGNAL \Vin_mV[21]~40_combout\ : std_logic;
SIGNAL \Add2~41\ : std_logic;
SIGNAL \Add2~42_combout\ : std_logic;
SIGNAL \SAIDA[20]~65\ : std_logic;
SIGNAL \SAIDA[21]~66_combout\ : std_logic;
SIGNAL \SAIDA[21]~reg0_q\ : std_logic;
SIGNAL \Add2~43\ : std_logic;
SIGNAL \Add2~44_combout\ : std_logic;
SIGNAL \SAIDA[21]~67\ : std_logic;
SIGNAL \SAIDA[22]~68_combout\ : std_logic;
SIGNAL \SAIDA[22]~reg0_q\ : std_logic;
SIGNAL \Add2~45\ : std_logic;
SIGNAL \Add2~46_combout\ : std_logic;
SIGNAL \SAIDA[22]~69\ : std_logic;
SIGNAL \SAIDA[23]~70_combout\ : std_logic;
SIGNAL \SAIDA[23]~reg0_q\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[99]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[25]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[29]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[28]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[33]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~8\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~10\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~12\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~16\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|~VCC~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~21_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[28]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[29]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[30]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[32]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[33]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~33\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~36\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~38\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~40\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~42\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~44\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~46\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~48\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~50\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~52\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~54\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~56\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~58\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~60\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~62\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~64\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~66\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~68\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~70\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~72\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~74\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~76\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~78\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~80\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~82\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~84\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~86\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~88\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~90\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~92\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~94\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~12\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~12\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \CONTROLE|INTEGRAL\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \maVin|r_acc\ : std_logic_vector(15 DOWNTO 0);
SIGNAL Vin_mV : std_logic_vector(23 DOWNTO 0);
SIGNAL \maVout|r_acc\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \PLL_1|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \PWM1|pwmA|counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \COMP1|COUNTER\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \CONTROLE|Mult4|auto_generated|w260w\ : std_logic_vector(41 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|clk_toggles\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ : std_logic_vector(14 DOWNTO 0);
SIGNAL Vo_mV : std_logic_vector(23 DOWNTO 0);
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|rx_data\ : std_logic_vector(13 DOWNTO 0);
SIGNAL Iin_mA : std_logic_vector(23 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \maIin|r_acc\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \COMP1|LED_MASK\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CONTROLE|Mult3|auto_generated|w179w\ : std_logic_vector(33 DOWNTO 0);
SIGNAL \CONTROLE|Mult5|auto_generated|w248w\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \COMP1|PWM\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \COMP1|LED\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \PROTECAO_KIT|CORRENTE_VALUE\ : std_logic_vector(23 DOWNTO 0);
SIGNAL BT_FLAG : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \COMP1|MODULADORA\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|clk_ratio\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \maVout|o_data\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ADC_kit|ADC_gen:0:ADC_x|count\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \auto_signaltap_0|acq_trigger_in_reg\ : std_logic_vector(33 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \maVin|o_data\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \maIin|o_data\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ADC_kit|ADC_gen:2:ADC_x|rx_data\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \ADC_kit|ADC_gen:1:ADC_x|rx_data\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \PWM1|pwmA|SEL\ : std_logic_vector(0 TO 2);
SIGNAL \CONTROLE|feed_0\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \PWM1|pwmA|shadow\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ : std_logic_vector(32 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|acq_data_in_reg\ : std_logic_vector(33 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\ : std_logic_vector(101 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ : std_logic_vector(33 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[11]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[2]~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[9]~34_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL ALT_INV_BT_FLAG : std_logic_vector(0 DOWNTO 0);
SIGNAL \ALT_INV_BT_FLAG[0]~clkctrl_outclk\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\ : std_logic;
SIGNAL \PLL_1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[2]~clkctrl_outclk\ : std_logic;
SIGNAL \PLL_1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \PLL_1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \PLL_1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_CLOCK <= CLOCK;
LED <= ww_LED;
ww_BT <= BT;
CS <= ww_CS;
ww_DATA <= DATA;
ADCLK <= ww_ADCLK;
SAIDA <= ww_SAIDA;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\PLL_1|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \CLOCK~input_o\);

\PLL_1|altpll_component|auto_generated|wire_pll1_clk\(0) <= \PLL_1|altpll_component|auto_generated|pll1_CLK_bus\(0);
\PLL_1|altpll_component|auto_generated|wire_pll1_clk\(1) <= \PLL_1|altpll_component|auto_generated|pll1_CLK_bus\(1);
\PLL_1|altpll_component|auto_generated|wire_pll1_clk\(2) <= \PLL_1|altpll_component|auto_generated|pll1_CLK_bus\(2);
\PLL_1|altpll_component|auto_generated|wire_pll1_clk\(3) <= \PLL_1|altpll_component|auto_generated|pll1_CLK_bus\(3);
\PLL_1|altpll_component|auto_generated|wire_pll1_clk\(4) <= \PLL_1|altpll_component|auto_generated|pll1_CLK_bus\(4);

\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTADATAIN_bus\ <= (\ADC_kit|ADC_gen:1:ADC_x|rx_data\(0) & \ADC_kit|ADC_gen:1:ADC_x|rx_data\(1) & \ADC_kit|ADC_gen:1:ADC_x|rx_data\(2) & \ADC_kit|ADC_gen:1:ADC_x|rx_data\(3)
& \ADC_kit|ADC_gen:1:ADC_x|rx_data\(4) & \ADC_kit|ADC_gen:1:ADC_x|rx_data\(5) & \ADC_kit|ADC_gen:1:ADC_x|rx_data\(6) & \ADC_kit|ADC_gen:1:ADC_x|rx_data\(7) & \ADC_kit|ADC_gen:1:ADC_x|rx_data\(8) & \ADC_kit|ADC_gen:1:ADC_x|rx_data\(9) & 
\ADC_kit|ADC_gen:1:ADC_x|rx_data\(10) & \ADC_kit|ADC_gen:1:ADC_x|rx_data\(11) & \ADC_kit|ADC_gen:2:ADC_x|rx_data\(0) & \ADC_kit|ADC_gen:2:ADC_x|rx_data\(1) & \ADC_kit|ADC_gen:2:ADC_x|rx_data\(2) & \ADC_kit|ADC_gen:2:ADC_x|rx_data\(3) & 
\ADC_kit|ADC_gen:2:ADC_x|rx_data\(4) & \ADC_kit|ADC_gen:2:ADC_x|rx_data\(5) & \ADC_kit|ADC_gen:2:ADC_x|rx_data\(6) & \ADC_kit|ADC_gen:2:ADC_x|rx_data\(7) & \ADC_kit|ADC_gen:2:ADC_x|rx_data\(8) & \ADC_kit|ADC_gen:2:ADC_x|rx_data\(9) & 
\ADC_kit|ADC_gen:2:ADC_x|rx_data\(10) & \ADC_kit|ADC_gen:2:ADC_x|rx_data\(11) & \ADC_kit|ADC_gen:0:ADC_x|rx_data\(0) & \ADC_kit|ADC_gen:0:ADC_x|rx_data\(1) & \ADC_kit|ADC_gen:0:ADC_x|rx_data\(2) & \ADC_kit|ADC_gen:0:ADC_x|rx_data\(3) & 
\ADC_kit|ADC_gen:0:ADC_x|rx_data\(4) & \ADC_kit|ADC_gen:0:ADC_x|rx_data\(5) & \ADC_kit|ADC_gen:0:ADC_x|rx_data\(6) & \ADC_kit|ADC_gen:0:ADC_x|rx_data\(7) & \ADC_kit|ADC_gen:0:ADC_x|rx_data\(8) & \ADC_kit|ADC_gen:0:ADC_x|rx_data\(9) & 
\ADC_kit|ADC_gen:0:ADC_x|rx_data\(10) & \ADC_kit|ADC_gen:0:ADC_x|rx_data\(11));

\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTAADDR_bus\ <= (\maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit\(2) & \maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) & 
\maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit\(0));

\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBADDR_bus\ <= (\maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit\(2) & \maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) & 
\maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit\(0));

\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(0);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a1\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(1);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a2\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(2);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a3\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(3);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a4\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(4);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a5\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(5);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a6\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(6);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a7\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(7);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a8\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(8);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a9\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(9);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a10\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(10);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a11\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(11);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a12\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(12);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a13\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(13);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a14\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(14);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a15\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(15);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a16\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(16);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a17\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(17);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a18\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(18);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a19\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(19);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a20\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(20);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a21\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(21);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a22\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(22);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a23\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(23);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a24\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(24);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a25\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(25);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a26\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(26);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a27\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(27);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a28\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(28);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a29\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(29);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a30\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(30);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a31\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(31);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a32\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(32);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a33\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(33);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a34\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(34);
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a35\ <= \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(35);

\CONTROLE|Mult3|auto_generated|mac_out4_DATAA_bus\ <= (\CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT14\ & \CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT13\ & \CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT12\ & 
\CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT11\ & \CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT10\ & \CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT9\ & \CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT8\ & 
\CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT7\ & \CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT6\ & \CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT5\ & \CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT4\ & 
\CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT3\ & \CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT2\ & \CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT1\ & \CONTROLE|Mult3|auto_generated|mac_mult3~dataout\ & \CONTROLE|Mult3|auto_generated|mac_mult3~20\
& \CONTROLE|Mult3|auto_generated|mac_mult3~19\ & \CONTROLE|Mult3|auto_generated|mac_mult3~18\ & \CONTROLE|Mult3|auto_generated|mac_mult3~17\ & \CONTROLE|Mult3|auto_generated|mac_mult3~16\ & \CONTROLE|Mult3|auto_generated|mac_mult3~15\ & 
\CONTROLE|Mult3|auto_generated|mac_mult3~14\ & \CONTROLE|Mult3|auto_generated|mac_mult3~13\ & \CONTROLE|Mult3|auto_generated|mac_mult3~12\ & \CONTROLE|Mult3|auto_generated|mac_mult3~11\ & \CONTROLE|Mult3|auto_generated|mac_mult3~10\ & 
\CONTROLE|Mult3|auto_generated|mac_mult3~9\ & \CONTROLE|Mult3|auto_generated|mac_mult3~8\ & \CONTROLE|Mult3|auto_generated|mac_mult3~7\ & \CONTROLE|Mult3|auto_generated|mac_mult3~6\ & \CONTROLE|Mult3|auto_generated|mac_mult3~5\ & 
\CONTROLE|Mult3|auto_generated|mac_mult3~4\ & \CONTROLE|Mult3|auto_generated|mac_mult3~3\ & \CONTROLE|Mult3|auto_generated|mac_mult3~2\ & \CONTROLE|Mult3|auto_generated|mac_mult3~1\ & \CONTROLE|Mult3|auto_generated|mac_mult3~0\);

\CONTROLE|Mult3|auto_generated|mac_out4~0\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(0);
\CONTROLE|Mult3|auto_generated|mac_out4~1\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(1);
\CONTROLE|Mult3|auto_generated|mac_out4~2\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(2);
\CONTROLE|Mult3|auto_generated|mac_out4~3\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(3);
\CONTROLE|Mult3|auto_generated|mac_out4~4\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(4);
\CONTROLE|Mult3|auto_generated|mac_out4~5\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(5);
\CONTROLE|Mult3|auto_generated|mac_out4~6\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(6);
\CONTROLE|Mult3|auto_generated|mac_out4~7\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(7);
\CONTROLE|Mult3|auto_generated|mac_out4~8\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(8);
\CONTROLE|Mult3|auto_generated|mac_out4~9\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(9);
\CONTROLE|Mult3|auto_generated|mac_out4~10\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(10);
\CONTROLE|Mult3|auto_generated|mac_out4~11\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(11);
\CONTROLE|Mult3|auto_generated|mac_out4~12\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(12);
\CONTROLE|Mult3|auto_generated|mac_out4~13\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(13);
\CONTROLE|Mult3|auto_generated|mac_out4~14\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(14);
\CONTROLE|Mult3|auto_generated|mac_out4~15\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(15);
\CONTROLE|Mult3|auto_generated|mac_out4~16\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(16);
\CONTROLE|Mult3|auto_generated|mac_out4~17\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(17);
\CONTROLE|Mult3|auto_generated|mac_out4~18\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(18);
\CONTROLE|Mult3|auto_generated|mac_out4~19\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(19);
\CONTROLE|Mult3|auto_generated|mac_out4~20\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(20);
\CONTROLE|Mult3|auto_generated|mac_out4~dataout\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(21);
\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT1\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(22);
\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT2\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(23);
\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT3\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(24);
\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT4\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(25);
\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT5\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(26);
\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT6\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(27);
\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT7\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(28);
\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT8\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(29);
\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT9\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(30);
\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT10\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(31);
\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT11\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(32);
\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT12\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(33);
\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT13\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(34);
\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT14\ <= \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\(35);

\CONTROLE|Mult3|auto_generated|mac_out2_DATAA_bus\ <= (\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT29\ & \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT28\ & \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT27\ & 
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT26\ & \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT25\ & \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT24\ & \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT23\ & 
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT22\ & \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT21\ & \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT20\ & \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT19\ & 
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT18\ & \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT17\ & \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT16\ & \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT15\ & 
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT14\ & \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT13\ & \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT12\ & \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT11\ & 
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT10\ & \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT9\ & \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT8\ & \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT7\ & 
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT6\ & \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT5\ & \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT4\ & \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT3\ & 
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT2\ & \CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT1\ & \CONTROLE|Mult3|auto_generated|mac_mult1~dataout\ & \CONTROLE|Mult3|auto_generated|mac_mult1~5\ & \CONTROLE|Mult3|auto_generated|mac_mult1~4\ & 
\CONTROLE|Mult3|auto_generated|mac_mult1~3\ & \CONTROLE|Mult3|auto_generated|mac_mult1~2\ & \CONTROLE|Mult3|auto_generated|mac_mult1~1\ & \CONTROLE|Mult3|auto_generated|mac_mult1~0\);

\CONTROLE|Mult3|auto_generated|mac_out2~0\ <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(0);
\CONTROLE|Mult3|auto_generated|mac_out2~1\ <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(1);
\CONTROLE|Mult3|auto_generated|mac_out2~2\ <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(2);
\CONTROLE|Mult3|auto_generated|mac_out2~3\ <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(3);
\CONTROLE|Mult3|auto_generated|mac_out2~4\ <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(4);
\CONTROLE|Mult3|auto_generated|mac_out2~5\ <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(5);
\CONTROLE|Mult3|auto_generated|w179w\(0) <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(6);
\CONTROLE|Mult3|auto_generated|w179w\(1) <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(7);
\CONTROLE|Mult3|auto_generated|w179w\(2) <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(8);
\CONTROLE|Mult3|auto_generated|w179w\(3) <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(9);
\CONTROLE|Mult3|auto_generated|w179w\(4) <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(10);
\CONTROLE|Mult3|auto_generated|w179w\(5) <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(11);
\CONTROLE|Mult3|auto_generated|w179w\(6) <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(12);
\CONTROLE|Mult3|auto_generated|w179w\(7) <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(13);
\CONTROLE|Mult3|auto_generated|w179w\(8) <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(14);
\CONTROLE|Mult3|auto_generated|w179w\(9) <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(15);
\CONTROLE|Mult3|auto_generated|w179w\(10) <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(16);
\CONTROLE|Mult3|auto_generated|w179w\(11) <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(17);
\CONTROLE|Mult3|auto_generated|w179w\(12) <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(18);
\CONTROLE|Mult3|auto_generated|w179w\(13) <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(19);
\CONTROLE|Mult3|auto_generated|w179w\(14) <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(20);
\CONTROLE|Mult3|auto_generated|w179w\(15) <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(21);
\CONTROLE|Mult3|auto_generated|w179w\(16) <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(22);
\CONTROLE|Mult3|auto_generated|w179w\(17) <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(23);
\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT18\ <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(24);
\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT19\ <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(25);
\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT20\ <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(26);
\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT21\ <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(27);
\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT22\ <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(28);
\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT23\ <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(29);
\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT24\ <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(30);
\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT25\ <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(31);
\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT26\ <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(32);
\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT27\ <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(33);
\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT28\ <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(34);
\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT29\ <= \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\(35);

\CONTROLE|Mult4|auto_generated|mac_out4_DATAA_bus\ <= (\CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT22\ & \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT21\ & \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT20\ & 
\CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT19\ & \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT18\ & \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT17\ & \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT16\ & 
\CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT15\ & \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT14\ & \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT13\ & \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT12\ & 
\CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT11\ & \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT10\ & \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT9\ & \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT8\ & 
\CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT7\ & \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT6\ & \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT5\ & \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT4\ & 
\CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT3\ & \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT2\ & \CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT1\ & \CONTROLE|Mult4|auto_generated|mac_mult3~dataout\ & \CONTROLE|Mult4|auto_generated|mac_mult3~12\
& \CONTROLE|Mult4|auto_generated|mac_mult3~11\ & \CONTROLE|Mult4|auto_generated|mac_mult3~10\ & \CONTROLE|Mult4|auto_generated|mac_mult3~9\ & \CONTROLE|Mult4|auto_generated|mac_mult3~8\ & \CONTROLE|Mult4|auto_generated|mac_mult3~7\ & 
\CONTROLE|Mult4|auto_generated|mac_mult3~6\ & \CONTROLE|Mult4|auto_generated|mac_mult3~5\ & \CONTROLE|Mult4|auto_generated|mac_mult3~4\ & \CONTROLE|Mult4|auto_generated|mac_mult3~3\ & \CONTROLE|Mult4|auto_generated|mac_mult3~2\ & 
\CONTROLE|Mult4|auto_generated|mac_mult3~1\ & \CONTROLE|Mult4|auto_generated|mac_mult3~0\);

\CONTROLE|Mult4|auto_generated|mac_out4~0\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(0);
\CONTROLE|Mult4|auto_generated|mac_out4~1\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(1);
\CONTROLE|Mult4|auto_generated|mac_out4~2\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(2);
\CONTROLE|Mult4|auto_generated|mac_out4~3\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(3);
\CONTROLE|Mult4|auto_generated|mac_out4~4\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(4);
\CONTROLE|Mult4|auto_generated|mac_out4~5\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(5);
\CONTROLE|Mult4|auto_generated|mac_out4~6\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(6);
\CONTROLE|Mult4|auto_generated|mac_out4~7\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(7);
\CONTROLE|Mult4|auto_generated|mac_out4~8\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(8);
\CONTROLE|Mult4|auto_generated|mac_out4~9\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(9);
\CONTROLE|Mult4|auto_generated|mac_out4~10\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(10);
\CONTROLE|Mult4|auto_generated|mac_out4~11\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(11);
\CONTROLE|Mult4|auto_generated|mac_out4~12\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(12);
\CONTROLE|Mult4|auto_generated|mac_out4~dataout\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(13);
\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT1\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(14);
\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT2\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(15);
\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT3\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(16);
\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT4\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(17);
\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT5\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(18);
\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT6\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(19);
\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT7\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(20);
\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT8\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(21);
\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT9\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(22);
\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT10\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(23);
\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT11\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(24);
\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT12\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(25);
\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT13\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(26);
\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT14\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(27);
\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT15\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(28);
\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT16\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(29);
\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT17\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(30);
\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT18\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(31);
\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT19\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(32);
\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT20\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(33);
\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT21\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(34);
\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT22\ <= \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\(35);

\CONTROLE|Mult4|auto_generated|mac_out2_DATAA_bus\ <= (\CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT26\ & \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT25\ & \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT24\ & 
\CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT23\ & \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT22\ & \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT21\ & \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT20\ & 
\CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT19\ & \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT18\ & \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT17\ & \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT16\ & 
\CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT15\ & \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT14\ & \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT13\ & \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT12\ & 
\CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT11\ & \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT10\ & \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT9\ & \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT8\ & 
\CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT7\ & \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT6\ & \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT5\ & \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT4\ & 
\CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT3\ & \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT2\ & \CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT1\ & \CONTROLE|Mult4|auto_generated|mac_mult1~dataout\ & \CONTROLE|Mult4|auto_generated|mac_mult1~8\
& \CONTROLE|Mult4|auto_generated|mac_mult1~7\ & \CONTROLE|Mult4|auto_generated|mac_mult1~6\ & \CONTROLE|Mult4|auto_generated|mac_mult1~5\ & \CONTROLE|Mult4|auto_generated|mac_mult1~4\ & \CONTROLE|Mult4|auto_generated|mac_mult1~3\ & 
\CONTROLE|Mult4|auto_generated|mac_mult1~2\ & \CONTROLE|Mult4|auto_generated|mac_mult1~1\ & \CONTROLE|Mult4|auto_generated|mac_mult1~0\);

\CONTROLE|Mult4|auto_generated|mac_out2~0\ <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(0);
\CONTROLE|Mult4|auto_generated|mac_out2~1\ <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(1);
\CONTROLE|Mult4|auto_generated|mac_out2~2\ <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(2);
\CONTROLE|Mult4|auto_generated|mac_out2~3\ <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(3);
\CONTROLE|Mult4|auto_generated|mac_out2~4\ <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(4);
\CONTROLE|Mult4|auto_generated|mac_out2~5\ <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(5);
\CONTROLE|Mult4|auto_generated|mac_out2~6\ <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(6);
\CONTROLE|Mult4|auto_generated|mac_out2~7\ <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(7);
\CONTROLE|Mult4|auto_generated|mac_out2~8\ <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(8);
\CONTROLE|Mult4|auto_generated|w260w\(0) <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(9);
\CONTROLE|Mult4|auto_generated|w260w\(1) <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(10);
\CONTROLE|Mult4|auto_generated|w260w\(2) <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(11);
\CONTROLE|Mult4|auto_generated|w260w\(3) <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(12);
\CONTROLE|Mult4|auto_generated|w260w\(4) <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(13);
\CONTROLE|Mult4|auto_generated|w260w\(5) <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(14);
\CONTROLE|Mult4|auto_generated|w260w\(6) <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(15);
\CONTROLE|Mult4|auto_generated|w260w\(7) <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(16);
\CONTROLE|Mult4|auto_generated|w260w\(8) <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(17);
\CONTROLE|Mult4|auto_generated|w260w\(9) <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(18);
\CONTROLE|Mult4|auto_generated|w260w\(10) <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(19);
\CONTROLE|Mult4|auto_generated|w260w\(11) <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(20);
\CONTROLE|Mult4|auto_generated|w260w\(12) <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(21);
\CONTROLE|Mult4|auto_generated|w260w\(13) <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(22);
\CONTROLE|Mult4|auto_generated|w260w\(14) <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(23);
\CONTROLE|Mult4|auto_generated|w260w\(15) <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(24);
\CONTROLE|Mult4|auto_generated|w260w\(16) <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(25);
\CONTROLE|Mult4|auto_generated|w260w\(17) <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(26);
\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT18\ <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(27);
\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT19\ <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(28);
\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT20\ <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(29);
\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT21\ <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(30);
\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT22\ <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(31);
\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT23\ <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(32);
\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT24\ <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(33);
\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT25\ <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(34);
\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT26\ <= \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\(35);

\CONTROLE|Mult5|auto_generated|mac_out4_DATAA_bus\ <= (\CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT20\ & \CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT19\ & \CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT18\ & 
\CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT17\ & \CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT16\ & \CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT15\ & \CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT14\ & 
\CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT13\ & \CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT12\ & \CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT11\ & \CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT10\ & 
\CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT9\ & \CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT8\ & \CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT7\ & \CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT6\ & 
\CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT5\ & \CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT4\ & \CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT3\ & \CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT2\ & 
\CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT1\ & \CONTROLE|Mult5|auto_generated|mac_mult3~dataout\ & \CONTROLE|Mult5|auto_generated|mac_mult3~14\ & \CONTROLE|Mult5|auto_generated|mac_mult3~13\ & \CONTROLE|Mult5|auto_generated|mac_mult3~12\ & 
\CONTROLE|Mult5|auto_generated|mac_mult3~11\ & \CONTROLE|Mult5|auto_generated|mac_mult3~10\ & \CONTROLE|Mult5|auto_generated|mac_mult3~9\ & \CONTROLE|Mult5|auto_generated|mac_mult3~8\ & \CONTROLE|Mult5|auto_generated|mac_mult3~7\ & 
\CONTROLE|Mult5|auto_generated|mac_mult3~6\ & \CONTROLE|Mult5|auto_generated|mac_mult3~5\ & \CONTROLE|Mult5|auto_generated|mac_mult3~4\ & \CONTROLE|Mult5|auto_generated|mac_mult3~3\ & \CONTROLE|Mult5|auto_generated|mac_mult3~2\ & 
\CONTROLE|Mult5|auto_generated|mac_mult3~1\ & \CONTROLE|Mult5|auto_generated|mac_mult3~0\);

\CONTROLE|Mult5|auto_generated|mac_out4~0\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(0);
\CONTROLE|Mult5|auto_generated|mac_out4~1\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(1);
\CONTROLE|Mult5|auto_generated|mac_out4~2\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(2);
\CONTROLE|Mult5|auto_generated|mac_out4~3\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(3);
\CONTROLE|Mult5|auto_generated|mac_out4~4\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(4);
\CONTROLE|Mult5|auto_generated|mac_out4~5\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(5);
\CONTROLE|Mult5|auto_generated|mac_out4~6\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(6);
\CONTROLE|Mult5|auto_generated|mac_out4~7\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(7);
\CONTROLE|Mult5|auto_generated|mac_out4~8\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(8);
\CONTROLE|Mult5|auto_generated|mac_out4~9\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(9);
\CONTROLE|Mult5|auto_generated|mac_out4~10\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(10);
\CONTROLE|Mult5|auto_generated|mac_out4~11\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(11);
\CONTROLE|Mult5|auto_generated|mac_out4~12\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(12);
\CONTROLE|Mult5|auto_generated|mac_out4~13\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(13);
\CONTROLE|Mult5|auto_generated|mac_out4~14\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(14);
\CONTROLE|Mult5|auto_generated|mac_out4~dataout\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(15);
\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT1\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(16);
\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT2\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(17);
\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT3\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(18);
\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT4\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(19);
\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT5\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(20);
\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT6\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(21);
\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT7\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(22);
\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT8\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(23);
\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT9\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(24);
\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT10\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(25);
\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT11\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(26);
\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT12\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(27);
\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT13\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(28);
\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT14\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(29);
\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT15\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(30);
\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT16\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(31);
\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT17\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(32);
\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT18\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(33);
\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT19\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(34);
\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT20\ <= \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\(35);

\CONTROLE|Mult5|auto_generated|mac_out2_DATAA_bus\ <= (\CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT24\ & \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT23\ & \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT22\ & 
\CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT21\ & \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT20\ & \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT19\ & \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT18\ & 
\CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT17\ & \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT16\ & \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT15\ & \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT14\ & 
\CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT13\ & \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT12\ & \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT11\ & \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT10\ & 
\CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT9\ & \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT8\ & \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT7\ & \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT6\ & 
\CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT5\ & \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT4\ & \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT3\ & \CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT2\ & 
\CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT1\ & \CONTROLE|Mult5|auto_generated|mac_mult1~dataout\ & \CONTROLE|Mult5|auto_generated|mac_mult1~10\ & \CONTROLE|Mult5|auto_generated|mac_mult1~9\ & \CONTROLE|Mult5|auto_generated|mac_mult1~8\ & 
\CONTROLE|Mult5|auto_generated|mac_mult1~7\ & \CONTROLE|Mult5|auto_generated|mac_mult1~6\ & \CONTROLE|Mult5|auto_generated|mac_mult1~5\ & \CONTROLE|Mult5|auto_generated|mac_mult1~4\ & \CONTROLE|Mult5|auto_generated|mac_mult1~3\ & 
\CONTROLE|Mult5|auto_generated|mac_mult1~2\ & \CONTROLE|Mult5|auto_generated|mac_mult1~1\ & \CONTROLE|Mult5|auto_generated|mac_mult1~0\);

\CONTROLE|Mult5|auto_generated|mac_out2~0\ <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(0);
\CONTROLE|Mult5|auto_generated|mac_out2~1\ <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(1);
\CONTROLE|Mult5|auto_generated|mac_out2~2\ <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(2);
\CONTROLE|Mult5|auto_generated|mac_out2~3\ <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(3);
\CONTROLE|Mult5|auto_generated|mac_out2~4\ <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(4);
\CONTROLE|Mult5|auto_generated|mac_out2~5\ <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(5);
\CONTROLE|Mult5|auto_generated|mac_out2~6\ <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(6);
\CONTROLE|Mult5|auto_generated|mac_out2~7\ <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(7);
\CONTROLE|Mult5|auto_generated|mac_out2~8\ <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(8);
\CONTROLE|Mult5|auto_generated|mac_out2~9\ <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(9);
\CONTROLE|Mult5|auto_generated|mac_out2~10\ <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(10);
\CONTROLE|Mult5|auto_generated|w248w\(0) <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(11);
\CONTROLE|Mult5|auto_generated|w248w\(1) <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(12);
\CONTROLE|Mult5|auto_generated|w248w\(2) <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(13);
\CONTROLE|Mult5|auto_generated|w248w\(3) <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(14);
\CONTROLE|Mult5|auto_generated|w248w\(4) <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(15);
\CONTROLE|Mult5|auto_generated|w248w\(5) <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(16);
\CONTROLE|Mult5|auto_generated|w248w\(6) <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(17);
\CONTROLE|Mult5|auto_generated|w248w\(7) <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(18);
\CONTROLE|Mult5|auto_generated|w248w\(8) <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(19);
\CONTROLE|Mult5|auto_generated|w248w\(9) <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(20);
\CONTROLE|Mult5|auto_generated|w248w\(10) <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(21);
\CONTROLE|Mult5|auto_generated|w248w\(11) <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(22);
\CONTROLE|Mult5|auto_generated|w248w\(12) <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(23);
\CONTROLE|Mult5|auto_generated|w248w\(13) <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(24);
\CONTROLE|Mult5|auto_generated|w248w\(14) <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(25);
\CONTROLE|Mult5|auto_generated|w248w\(15) <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(26);
\CONTROLE|Mult5|auto_generated|w248w\(16) <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(27);
\CONTROLE|Mult5|auto_generated|w248w\(17) <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(28);
\CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT18\ <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(29);
\CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT19\ <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(30);
\CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT20\ <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(31);
\CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT21\ <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(32);
\CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT22\ <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(33);
\CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT23\ <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(34);
\CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT24\ <= \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\(35);

\CONTROLE|Mult3|auto_generated|mac_mult3_DATAA_bus\ <= (gnd & vcc & vcc & vcc & vcc & vcc & vcc & gnd & vcc & vcc & vcc & vcc & gnd & gnd & gnd & gnd & gnd & gnd);

\CONTROLE|Mult3|auto_generated|mac_mult3_DATAB_bus\ <= (\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\CONTROLE|Mult3|auto_generated|mac_mult3~0\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(0);
\CONTROLE|Mult3|auto_generated|mac_mult3~1\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(1);
\CONTROLE|Mult3|auto_generated|mac_mult3~2\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(2);
\CONTROLE|Mult3|auto_generated|mac_mult3~3\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(3);
\CONTROLE|Mult3|auto_generated|mac_mult3~4\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(4);
\CONTROLE|Mult3|auto_generated|mac_mult3~5\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(5);
\CONTROLE|Mult3|auto_generated|mac_mult3~6\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(6);
\CONTROLE|Mult3|auto_generated|mac_mult3~7\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(7);
\CONTROLE|Mult3|auto_generated|mac_mult3~8\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(8);
\CONTROLE|Mult3|auto_generated|mac_mult3~9\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(9);
\CONTROLE|Mult3|auto_generated|mac_mult3~10\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(10);
\CONTROLE|Mult3|auto_generated|mac_mult3~11\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(11);
\CONTROLE|Mult3|auto_generated|mac_mult3~12\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(12);
\CONTROLE|Mult3|auto_generated|mac_mult3~13\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(13);
\CONTROLE|Mult3|auto_generated|mac_mult3~14\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(14);
\CONTROLE|Mult3|auto_generated|mac_mult3~15\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(15);
\CONTROLE|Mult3|auto_generated|mac_mult3~16\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(16);
\CONTROLE|Mult3|auto_generated|mac_mult3~17\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(17);
\CONTROLE|Mult3|auto_generated|mac_mult3~18\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(18);
\CONTROLE|Mult3|auto_generated|mac_mult3~19\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(19);
\CONTROLE|Mult3|auto_generated|mac_mult3~20\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(20);
\CONTROLE|Mult3|auto_generated|mac_mult3~dataout\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(21);
\CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT1\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(22);
\CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT2\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(23);
\CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT3\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(24);
\CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT4\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(25);
\CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT5\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(26);
\CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT6\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(27);
\CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT7\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(28);
\CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT8\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(29);
\CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT9\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(30);
\CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT10\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(31);
\CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT11\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(32);
\CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT12\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(33);
\CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT13\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(34);
\CONTROLE|Mult3|auto_generated|mac_mult3~DATAOUT14\ <= \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(35);

\CONTROLE|Mult3|auto_generated|mac_mult1_DATAA_bus\ <= (\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & 
\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & 
\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & 
\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & \Mult1|mult_core|romout[0][3]~2_combout\
& \Mult1|mult_core|romout[0][2]~1_combout\ & \Mult1|mult_core|romout[0][1]~0_combout\ & \maVin|o_data\(0));

\CONTROLE|Mult3|auto_generated|mac_mult1_DATAB_bus\ <= (gnd & vcc & vcc & vcc & vcc & vcc & vcc & gnd & vcc & vcc & vcc & vcc & gnd & gnd & gnd & gnd & gnd & gnd);

\CONTROLE|Mult3|auto_generated|mac_mult1~0\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(0);
\CONTROLE|Mult3|auto_generated|mac_mult1~1\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(1);
\CONTROLE|Mult3|auto_generated|mac_mult1~2\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(2);
\CONTROLE|Mult3|auto_generated|mac_mult1~3\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(3);
\CONTROLE|Mult3|auto_generated|mac_mult1~4\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(4);
\CONTROLE|Mult3|auto_generated|mac_mult1~5\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(5);
\CONTROLE|Mult3|auto_generated|mac_mult1~dataout\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(6);
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT1\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(7);
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT2\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(8);
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT3\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(9);
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT4\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(10);
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT5\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(11);
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT6\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(12);
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT7\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(13);
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT8\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(14);
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT9\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(15);
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT10\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(16);
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT11\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(17);
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT12\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(18);
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT13\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(19);
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT14\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(20);
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT15\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(21);
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT16\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(22);
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT17\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(23);
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT18\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(24);
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT19\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(25);
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT20\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(26);
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT21\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(27);
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT22\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(28);
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT23\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(29);
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT24\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(30);
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT25\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(31);
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT26\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(32);
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT27\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(33);
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT28\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(34);
\CONTROLE|Mult3|auto_generated|mac_mult1~DATAOUT29\ <= \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(35);

\CONTROLE|Mult4|auto_generated|mac_mult3_DATAA_bus\ <= (\CONTROLE|ERRO[31]~63_combout\ & \CONTROLE|ERRO[30]~61_combout\ & \CONTROLE|ERRO[29]~59_combout\ & \CONTROLE|ERRO[28]~57_combout\ & \CONTROLE|ERRO[27]~55_combout\ & \CONTROLE|ERRO[26]~53_combout\ & 
\CONTROLE|ERRO[25]~51_combout\ & \CONTROLE|ERRO[24]~49_combout\ & \CONTROLE|ERRO[23]~47_combout\ & \CONTROLE|ERRO[22]~45_combout\ & \CONTROLE|ERRO[21]~43_combout\ & \CONTROLE|ERRO[20]~41_combout\ & \CONTROLE|ERRO[19]~39_combout\ & 
\CONTROLE|ERRO[18]~37_combout\ & gnd & gnd & gnd & gnd);

\CONTROLE|Mult4|auto_generated|mac_mult3_DATAB_bus\ <= (gnd & vcc & gnd & gnd & vcc & gnd & vcc & gnd & vcc & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\CONTROLE|Mult4|auto_generated|mac_mult3~0\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(0);
\CONTROLE|Mult4|auto_generated|mac_mult3~1\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(1);
\CONTROLE|Mult4|auto_generated|mac_mult3~2\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(2);
\CONTROLE|Mult4|auto_generated|mac_mult3~3\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(3);
\CONTROLE|Mult4|auto_generated|mac_mult3~4\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(4);
\CONTROLE|Mult4|auto_generated|mac_mult3~5\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(5);
\CONTROLE|Mult4|auto_generated|mac_mult3~6\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(6);
\CONTROLE|Mult4|auto_generated|mac_mult3~7\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(7);
\CONTROLE|Mult4|auto_generated|mac_mult3~8\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(8);
\CONTROLE|Mult4|auto_generated|mac_mult3~9\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(9);
\CONTROLE|Mult4|auto_generated|mac_mult3~10\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(10);
\CONTROLE|Mult4|auto_generated|mac_mult3~11\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(11);
\CONTROLE|Mult4|auto_generated|mac_mult3~12\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(12);
\CONTROLE|Mult4|auto_generated|mac_mult3~dataout\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(13);
\CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT1\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(14);
\CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT2\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(15);
\CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT3\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(16);
\CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT4\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(17);
\CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT5\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(18);
\CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT6\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(19);
\CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT7\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(20);
\CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT8\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(21);
\CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT9\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(22);
\CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT10\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(23);
\CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT11\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(24);
\CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT12\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(25);
\CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT13\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(26);
\CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT14\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(27);
\CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT15\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(28);
\CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT16\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(29);
\CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT17\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(30);
\CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT18\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(31);
\CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT19\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(32);
\CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT20\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(33);
\CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT21\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(34);
\CONTROLE|Mult4|auto_generated|mac_mult3~DATAOUT22\ <= \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\(35);

\CONTROLE|Mult4|auto_generated|mac_mult1_DATAA_bus\ <= (\CONTROLE|ERRO[17]~35_combout\ & \CONTROLE|ERRO[16]~33_combout\ & \CONTROLE|ERRO[15]~31_combout\ & \CONTROLE|ERRO[14]~29_combout\ & \CONTROLE|ERRO[13]~27_combout\ & \CONTROLE|ERRO[12]~25_combout\ & 
\CONTROLE|ERRO[11]~23_combout\ & \CONTROLE|ERRO[10]~21_combout\ & \CONTROLE|ERRO[9]~19_combout\ & \CONTROLE|ERRO[8]~17_combout\ & \CONTROLE|ERRO[7]~15_combout\ & \CONTROLE|ERRO[6]~13_combout\ & \CONTROLE|ERRO[5]~10_combout\ & \CONTROLE|ERRO[4]~8_combout\
& \CONTROLE|ERRO[3]~6_combout\ & \CONTROLE|ERRO[2]~4_combout\ & \CONTROLE|ERRO[1]~2_combout\ & \CONTROLE|ERRO[0]~0_combout\);

\CONTROLE|Mult4|auto_generated|mac_mult1_DATAB_bus\ <= (gnd & vcc & gnd & gnd & vcc & gnd & vcc & gnd & vcc & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\CONTROLE|Mult4|auto_generated|mac_mult1~0\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(0);
\CONTROLE|Mult4|auto_generated|mac_mult1~1\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(1);
\CONTROLE|Mult4|auto_generated|mac_mult1~2\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(2);
\CONTROLE|Mult4|auto_generated|mac_mult1~3\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(3);
\CONTROLE|Mult4|auto_generated|mac_mult1~4\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(4);
\CONTROLE|Mult4|auto_generated|mac_mult1~5\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(5);
\CONTROLE|Mult4|auto_generated|mac_mult1~6\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(6);
\CONTROLE|Mult4|auto_generated|mac_mult1~7\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(7);
\CONTROLE|Mult4|auto_generated|mac_mult1~8\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(8);
\CONTROLE|Mult4|auto_generated|mac_mult1~dataout\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(9);
\CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT1\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(10);
\CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT2\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(11);
\CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT3\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(12);
\CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT4\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(13);
\CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT5\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(14);
\CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT6\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(15);
\CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT7\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(16);
\CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT8\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(17);
\CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT9\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(18);
\CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT10\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(19);
\CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT11\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(20);
\CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT12\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(21);
\CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT13\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(22);
\CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT14\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(23);
\CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT15\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(24);
\CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT16\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(25);
\CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT17\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(26);
\CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT18\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(27);
\CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT19\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(28);
\CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT20\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(29);
\CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT21\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(30);
\CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT22\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(31);
\CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT23\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(32);
\CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT24\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(33);
\CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT25\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(34);
\CONTROLE|Mult4|auto_generated|mac_mult1~DATAOUT26\ <= \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(35);

\CONTROLE|Mult5|auto_generated|mac_mult3_DATAA_bus\ <= (\CONTROLE|e_sat[31]~62_combout\ & \CONTROLE|e_sat[30]~60_combout\ & \CONTROLE|e_sat[29]~58_combout\ & \CONTROLE|e_sat[28]~56_combout\ & \CONTROLE|e_sat[27]~54_combout\ & 
\CONTROLE|e_sat[26]~52_combout\ & \CONTROLE|e_sat[25]~50_combout\ & \CONTROLE|e_sat[24]~48_combout\ & \CONTROLE|e_sat[23]~46_combout\ & \CONTROLE|e_sat[22]~44_combout\ & \CONTROLE|e_sat[21]~42_combout\ & \CONTROLE|e_sat[20]~40_combout\ & 
\CONTROLE|e_sat[19]~38_combout\ & \CONTROLE|e_sat[18]~36_combout\ & gnd & gnd & gnd & gnd);

\CONTROLE|Mult5|auto_generated|mac_mult3_DATAB_bus\ <= (gnd & vcc & gnd & vcc & gnd & gnd & vcc & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\CONTROLE|Mult5|auto_generated|mac_mult3~0\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(0);
\CONTROLE|Mult5|auto_generated|mac_mult3~1\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(1);
\CONTROLE|Mult5|auto_generated|mac_mult3~2\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(2);
\CONTROLE|Mult5|auto_generated|mac_mult3~3\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(3);
\CONTROLE|Mult5|auto_generated|mac_mult3~4\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(4);
\CONTROLE|Mult5|auto_generated|mac_mult3~5\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(5);
\CONTROLE|Mult5|auto_generated|mac_mult3~6\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(6);
\CONTROLE|Mult5|auto_generated|mac_mult3~7\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(7);
\CONTROLE|Mult5|auto_generated|mac_mult3~8\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(8);
\CONTROLE|Mult5|auto_generated|mac_mult3~9\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(9);
\CONTROLE|Mult5|auto_generated|mac_mult3~10\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(10);
\CONTROLE|Mult5|auto_generated|mac_mult3~11\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(11);
\CONTROLE|Mult5|auto_generated|mac_mult3~12\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(12);
\CONTROLE|Mult5|auto_generated|mac_mult3~13\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(13);
\CONTROLE|Mult5|auto_generated|mac_mult3~14\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(14);
\CONTROLE|Mult5|auto_generated|mac_mult3~dataout\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(15);
\CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT1\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(16);
\CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT2\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(17);
\CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT3\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(18);
\CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT4\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(19);
\CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT5\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(20);
\CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT6\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(21);
\CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT7\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(22);
\CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT8\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(23);
\CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT9\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(24);
\CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT10\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(25);
\CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT11\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(26);
\CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT12\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(27);
\CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT13\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(28);
\CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT14\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(29);
\CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT15\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(30);
\CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT16\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(31);
\CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT17\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(32);
\CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT18\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(33);
\CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT19\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(34);
\CONTROLE|Mult5|auto_generated|mac_mult3~DATAOUT20\ <= \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\(35);

\CONTROLE|Mult5|auto_generated|mac_mult1_DATAA_bus\ <= (\CONTROLE|e_sat[17]~34_combout\ & \CONTROLE|e_sat[16]~32_combout\ & \CONTROLE|e_sat[15]~30_combout\ & \CONTROLE|e_sat[14]~28_combout\ & \CONTROLE|e_sat[13]~26_combout\ & 
\CONTROLE|e_sat[12]~24_combout\ & \CONTROLE|e_sat[11]~22_combout\ & \CONTROLE|e_sat[10]~20_combout\ & \CONTROLE|e_sat[9]~18_combout\ & \CONTROLE|e_sat[8]~16_combout\ & \CONTROLE|e_sat[7]~14_combout\ & \CONTROLE|e_sat[6]~12_combout\ & 
\CONTROLE|e_sat[5]~10_combout\ & \CONTROLE|e_sat[4]~8_combout\ & \CONTROLE|e_sat[3]~6_combout\ & \CONTROLE|e_sat[2]~4_combout\ & \CONTROLE|e_sat[1]~2_combout\ & \CONTROLE|e_sat[0]~0_combout\);

\CONTROLE|Mult5|auto_generated|mac_mult1_DATAB_bus\ <= (gnd & vcc & gnd & vcc & gnd & gnd & vcc & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\CONTROLE|Mult5|auto_generated|mac_mult1~0\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(0);
\CONTROLE|Mult5|auto_generated|mac_mult1~1\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(1);
\CONTROLE|Mult5|auto_generated|mac_mult1~2\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(2);
\CONTROLE|Mult5|auto_generated|mac_mult1~3\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(3);
\CONTROLE|Mult5|auto_generated|mac_mult1~4\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(4);
\CONTROLE|Mult5|auto_generated|mac_mult1~5\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(5);
\CONTROLE|Mult5|auto_generated|mac_mult1~6\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(6);
\CONTROLE|Mult5|auto_generated|mac_mult1~7\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(7);
\CONTROLE|Mult5|auto_generated|mac_mult1~8\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(8);
\CONTROLE|Mult5|auto_generated|mac_mult1~9\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(9);
\CONTROLE|Mult5|auto_generated|mac_mult1~10\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(10);
\CONTROLE|Mult5|auto_generated|mac_mult1~dataout\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(11);
\CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT1\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(12);
\CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT2\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(13);
\CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT3\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(14);
\CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT4\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(15);
\CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT5\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(16);
\CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT6\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(17);
\CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT7\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(18);
\CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT8\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(19);
\CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT9\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(20);
\CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT10\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(21);
\CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT11\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(22);
\CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT12\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(23);
\CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT13\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(24);
\CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT14\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(25);
\CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT15\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(26);
\CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT16\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(27);
\CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT17\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(28);
\CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT18\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(29);
\CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT19\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(30);
\CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT20\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(31);
\CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT21\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(32);
\CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT22\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(33);
\CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT23\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(34);
\CONTROLE|Mult5|auto_generated|mac_mult1~DATAOUT24\ <= \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(35);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(32);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(33);

\PLL_1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \PLL_1|altpll_component|auto_generated|wire_pll1_clk\(3));

\PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \PLL_1|altpll_component|auto_generated|wire_pll1_clk\(0));

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\PLL_1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \PLL_1|altpll_component|auto_generated|wire_pll1_clk\(1));

\PLL_1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \PLL_1|altpll_component|auto_generated|wire_pll1_clk\(2));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q\);

\PWM1|pwmA|ADC_clk~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \PWM1|pwmA|ADC_clk~q\);

\BT_FLAG[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & BT_FLAG(0));
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[11]~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[2]~5_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~5_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[9]~34_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
ALT_INV_BT_FLAG(0) <= NOT BT_FLAG(0);
\ALT_INV_BT_FLAG[0]~clkctrl_outclk\ <= NOT \BT_FLAG[0]~clkctrl_outclk\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\;
\PLL_1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[2]~clkctrl_outclk\ <= NOT \PLL_1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\;
\PLL_1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\ <= NOT \PLL_1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\PLL_1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ <= NOT \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\;
\PLL_1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\ <= NOT \PLL_1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\;

-- Location: FF_X23_Y11_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q\);

-- Location: LCCOMB_X23_Y11_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3_combout\);

-- Location: FF_X23_Y11_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q\);

-- Location: LCCOMB_X23_Y11_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout\);

-- Location: LCCOMB_X23_Y11_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout\);

-- Location: IOOBUF_X0_Y7_N2
\LED[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \COMP1|LED\(0),
	devoe => ww_devoe,
	o => ww_LED(0));

-- Location: IOOBUF_X0_Y6_N16
\LED[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \COMP1|LED\(1),
	devoe => ww_devoe,
	o => ww_LED(1));

-- Location: IOOBUF_X0_Y6_N23
\LED[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \COMP1|LED\(2),
	devoe => ww_devoe,
	o => ww_LED(2));

-- Location: IOOBUF_X0_Y5_N16
\LED[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \COMP1|LED\(3),
	devoe => ww_devoe,
	o => ww_LED(3));

-- Location: IOOBUF_X1_Y0_N23
\CS[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_CS(0));

-- Location: IOOBUF_X5_Y0_N23
\CS[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ADC_kit|ADC_gen:0:ADC_x|cs~q\,
	devoe => ww_devoe,
	o => ww_CS(1));

-- Location: IOOBUF_X7_Y0_N2
\CS[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ADC_kit|ADC_gen:0:ADC_x|cs~q\,
	devoe => ww_devoe,
	o => ww_CS(2));

-- Location: IOOBUF_X13_Y0_N2
\CS[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ADC_kit|ADC_gen:0:ADC_x|cs~q\,
	devoe => ww_devoe,
	o => ww_CS(3));

-- Location: IOOBUF_X16_Y0_N9
\CS[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_CS(4));

-- Location: IOOBUF_X18_Y0_N23
\CS[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_CS(5));

-- Location: IOOBUF_X21_Y0_N9
\CS[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_CS(6));

-- Location: IOOBUF_X23_Y0_N9
\CS[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_CS(7));

-- Location: IOOBUF_X28_Y0_N23
\CS[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_CS(8));

-- Location: IOOBUF_X30_Y0_N2
\CS[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_CS(9));

-- Location: IOOBUF_X3_Y0_N2
\ADCLK[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ADC_kit|ADC_gen:0:ADC_x|sck~q\,
	devoe => ww_devoe,
	o => ww_ADCLK(0));

-- Location: IOOBUF_X30_Y0_N9
\ADCLK[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ADCLK(1));

-- Location: IOOBUF_X34_Y17_N2
\SAIDA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SAIDA[0]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SAIDA(0));

-- Location: IOOBUF_X34_Y17_N16
\SAIDA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SAIDA[1]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SAIDA(1));

-- Location: IOOBUF_X34_Y9_N23
\SAIDA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SAIDA[2]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SAIDA(2));

-- Location: IOOBUF_X0_Y21_N9
\SAIDA[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SAIDA[3]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SAIDA(3));

-- Location: IOOBUF_X28_Y24_N2
\SAIDA[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SAIDA[4]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SAIDA(4));

-- Location: IOOBUF_X28_Y24_N16
\SAIDA[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SAIDA[5]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SAIDA(5));

-- Location: IOOBUF_X28_Y24_N23
\SAIDA[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SAIDA[6]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SAIDA(6));

-- Location: IOOBUF_X28_Y24_N9
\SAIDA[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SAIDA[7]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SAIDA(7));

-- Location: IOOBUF_X30_Y24_N23
\SAIDA[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SAIDA[8]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SAIDA(8));

-- Location: IOOBUF_X0_Y23_N9
\SAIDA[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SAIDA[9]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SAIDA(9));

-- Location: IOOBUF_X30_Y24_N2
\SAIDA[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SAIDA[10]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SAIDA(10));

-- Location: IOOBUF_X34_Y20_N9
\SAIDA[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SAIDA[11]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SAIDA(11));

-- Location: IOOBUF_X34_Y9_N2
\SAIDA[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SAIDA[12]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SAIDA(12));

-- Location: IOOBUF_X0_Y23_N2
\SAIDA[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SAIDA[13]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SAIDA(13));

-- Location: IOOBUF_X0_Y18_N23
\SAIDA[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SAIDA[14]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SAIDA(14));

-- Location: IOOBUF_X34_Y18_N16
\SAIDA[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SAIDA[15]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SAIDA(15));

-- Location: IOOBUF_X34_Y17_N23
\SAIDA[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SAIDA[16]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SAIDA(16));

-- Location: IOOBUF_X34_Y9_N16
\SAIDA[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SAIDA[17]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SAIDA(17));

-- Location: IOOBUF_X34_Y10_N9
\SAIDA[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SAIDA[18]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SAIDA(18));

-- Location: IOOBUF_X0_Y23_N16
\SAIDA[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SAIDA[19]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SAIDA(19));

-- Location: IOOBUF_X34_Y18_N2
\SAIDA[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SAIDA[20]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SAIDA(20));

-- Location: IOOBUF_X34_Y7_N9
\SAIDA[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SAIDA[21]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SAIDA(21));

-- Location: IOOBUF_X34_Y19_N16
\SAIDA[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SAIDA[22]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SAIDA(22));

-- Location: IOOBUF_X34_Y9_N9
\SAIDA[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SAIDA[23]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SAIDA(23));

-- Location: IOOBUF_X1_Y24_N9
\GPIO[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => GPIO(0));

-- Location: IOOBUF_X3_Y24_N23
\GPIO[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => GPIO(1));

-- Location: IOOBUF_X7_Y24_N9
\GPIO[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => GPIO(2));

-- Location: IOOBUF_X9_Y24_N9
\GPIO[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => GPIO(3));

-- Location: IOOBUF_X11_Y24_N16
\GPIO[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => GPIO(4));

-- Location: IOOBUF_X13_Y24_N16
\GPIO[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => GPIO(5));

-- Location: IOOBUF_X16_Y24_N16
\GPIO[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => GPIO(6));

-- Location: IOOBUF_X16_Y24_N2
\GPIO[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(7));

-- Location: IOOBUF_X18_Y24_N16
\GPIO[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => GPIO(8));

-- Location: IOOBUF_X23_Y24_N9
\GPIO[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PROTECAO_KIT|PWMNout~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(9));

-- Location: IOOBUF_X1_Y24_N2
\GPIO[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => GPIO(10));

-- Location: IOOBUF_X5_Y24_N9
\GPIO[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => GPIO(11));

-- Location: IOOBUF_X7_Y24_N2
\GPIO[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => GPIO(12));

-- Location: IOOBUF_X13_Y24_N23
\GPIO[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => GPIO(13));

-- Location: IOOBUF_X16_Y24_N23
\GPIO[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => GPIO(14));

-- Location: IOOBUF_X16_Y24_N9
\GPIO[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => GPIO(15));

-- Location: IOOBUF_X18_Y24_N23
\GPIO[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => GPIO(16));

-- Location: IOOBUF_X23_Y24_N16
\GPIO[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PROTECAO_KIT|ENABLEP~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(17));

-- Location: IOOBUF_X30_Y0_N23
\GPIO[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PROTECAO_KIT|FLAG_CORRENTE~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(18));

-- Location: IOOBUF_X32_Y0_N16
\GPIO[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PROTECAO_KIT|FLAG_TENSAO~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(19));

-- Location: IOOBUF_X32_Y0_N9
\GPIO[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PROTECAO_KIT|FLAG_OVERC~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(20));

-- Location: IOOBUF_X34_Y2_N23
\GPIO[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(21));

-- Location: IOOBUF_X34_Y2_N16
\GPIO[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(22));

-- Location: IOOBUF_X34_Y3_N23
\GPIO[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PROTECAO_KIT|ENABLEP~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(23));

-- Location: IOOBUF_X34_Y4_N23
\GPIO[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PROTECAO_KIT|PWMPout~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(24));

-- Location: IOOBUF_X0_Y12_N15
\altera_reserved_tdo~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X0_Y11_N8
\CLOCK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK,
	o => \CLOCK~input_o\);

-- Location: PLL_1
\PLL_1|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 5,
	c0_initial => 1,
	c0_low => 5,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 5,
	c1_initial => 2,
	c1_low => 5,
	c1_mode => "even",
	c1_ph => 2,
	c1_use_casc_in => "off",
	c2_high => 5,
	c2_initial => 3,
	c2_low => 5,
	c2_mode => "even",
	c2_ph => 4,
	c2_use_casc_in => "off",
	c3_high => 5,
	c3_initial => 4,
	c3_low => 5,
	c3_mode => "even",
	c3_ph => 6,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 25,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 24,
	clk0_phase_shift => "0",
	clk1_counter => "c1",
	clk1_divide_by => 25,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 24,
	clk1_phase_shift => "2604",
	clk2_counter => "c2",
	clk2_divide_by => 25,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 24,
	clk2_phase_shift => "5208",
	clk3_counter => "c3",
	clk3_divide_by => 25,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 24,
	clk3_phase_shift => "7813",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 20,
	m => 48,
	m_initial => 1,
	m_ph => 0,
	n => 5,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 260,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	areset => GND,
	fbin => \PLL_1|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \PLL_1|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \PLL_1|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \PLL_1|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G3
\PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X25_Y14_N0
\PWM1|pwmA|counter[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|counter[0]~32_combout\ = \PWM1|pwmA|counter\(0) $ (VCC)
-- \PWM1|pwmA|counter[0]~33\ = CARRY(\PWM1|pwmA|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1|pwmA|counter\(0),
	datad => VCC,
	combout => \PWM1|pwmA|counter[0]~32_combout\,
	cout => \PWM1|pwmA|counter[0]~33\);

-- Location: FF_X25_Y14_N1
\PWM1|pwmA|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|counter[0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|counter\(0));

-- Location: LCCOMB_X25_Y14_N2
\PWM1|pwmA|counter[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|counter[1]~34_combout\ = (\PWM1|pwmA|dir~q\ & ((\PWM1|pwmA|counter\(1) & (\PWM1|pwmA|counter[0]~33\ & VCC)) # (!\PWM1|pwmA|counter\(1) & (!\PWM1|pwmA|counter[0]~33\)))) # (!\PWM1|pwmA|dir~q\ & ((\PWM1|pwmA|counter\(1) & 
-- (!\PWM1|pwmA|counter[0]~33\)) # (!\PWM1|pwmA|counter\(1) & ((\PWM1|pwmA|counter[0]~33\) # (GND)))))
-- \PWM1|pwmA|counter[1]~35\ = CARRY((\PWM1|pwmA|dir~q\ & (!\PWM1|pwmA|counter\(1) & !\PWM1|pwmA|counter[0]~33\)) # (!\PWM1|pwmA|dir~q\ & ((!\PWM1|pwmA|counter[0]~33\) # (!\PWM1|pwmA|counter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|dir~q\,
	datab => \PWM1|pwmA|counter\(1),
	datad => VCC,
	cin => \PWM1|pwmA|counter[0]~33\,
	combout => \PWM1|pwmA|counter[1]~34_combout\,
	cout => \PWM1|pwmA|counter[1]~35\);

-- Location: FF_X25_Y14_N3
\PWM1|pwmA|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|counter[1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|counter\(1));

-- Location: LCCOMB_X25_Y14_N4
\PWM1|pwmA|counter[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|counter[2]~36_combout\ = ((\PWM1|pwmA|dir~q\ $ (\PWM1|pwmA|counter\(2) $ (!\PWM1|pwmA|counter[1]~35\)))) # (GND)
-- \PWM1|pwmA|counter[2]~37\ = CARRY((\PWM1|pwmA|dir~q\ & ((\PWM1|pwmA|counter\(2)) # (!\PWM1|pwmA|counter[1]~35\))) # (!\PWM1|pwmA|dir~q\ & (\PWM1|pwmA|counter\(2) & !\PWM1|pwmA|counter[1]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|dir~q\,
	datab => \PWM1|pwmA|counter\(2),
	datad => VCC,
	cin => \PWM1|pwmA|counter[1]~35\,
	combout => \PWM1|pwmA|counter[2]~36_combout\,
	cout => \PWM1|pwmA|counter[2]~37\);

-- Location: FF_X25_Y14_N5
\PWM1|pwmA|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|counter[2]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|counter\(2));

-- Location: LCCOMB_X25_Y14_N6
\PWM1|pwmA|counter[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|counter[3]~38_combout\ = (\PWM1|pwmA|counter\(3) & ((\PWM1|pwmA|dir~q\ & (\PWM1|pwmA|counter[2]~37\ & VCC)) # (!\PWM1|pwmA|dir~q\ & (!\PWM1|pwmA|counter[2]~37\)))) # (!\PWM1|pwmA|counter\(3) & ((\PWM1|pwmA|dir~q\ & (!\PWM1|pwmA|counter[2]~37\)) 
-- # (!\PWM1|pwmA|dir~q\ & ((\PWM1|pwmA|counter[2]~37\) # (GND)))))
-- \PWM1|pwmA|counter[3]~39\ = CARRY((\PWM1|pwmA|counter\(3) & (!\PWM1|pwmA|dir~q\ & !\PWM1|pwmA|counter[2]~37\)) # (!\PWM1|pwmA|counter\(3) & ((!\PWM1|pwmA|counter[2]~37\) # (!\PWM1|pwmA|dir~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(3),
	datab => \PWM1|pwmA|dir~q\,
	datad => VCC,
	cin => \PWM1|pwmA|counter[2]~37\,
	combout => \PWM1|pwmA|counter[3]~38_combout\,
	cout => \PWM1|pwmA|counter[3]~39\);

-- Location: FF_X25_Y14_N7
\PWM1|pwmA|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|counter[3]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|counter\(3));

-- Location: LCCOMB_X25_Y14_N8
\PWM1|pwmA|counter[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|counter[4]~40_combout\ = ((\PWM1|pwmA|counter\(4) $ (\PWM1|pwmA|dir~q\ $ (!\PWM1|pwmA|counter[3]~39\)))) # (GND)
-- \PWM1|pwmA|counter[4]~41\ = CARRY((\PWM1|pwmA|counter\(4) & ((\PWM1|pwmA|dir~q\) # (!\PWM1|pwmA|counter[3]~39\))) # (!\PWM1|pwmA|counter\(4) & (\PWM1|pwmA|dir~q\ & !\PWM1|pwmA|counter[3]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(4),
	datab => \PWM1|pwmA|dir~q\,
	datad => VCC,
	cin => \PWM1|pwmA|counter[3]~39\,
	combout => \PWM1|pwmA|counter[4]~40_combout\,
	cout => \PWM1|pwmA|counter[4]~41\);

-- Location: FF_X25_Y14_N9
\PWM1|pwmA|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|counter[4]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|counter\(4));

-- Location: LCCOMB_X17_Y10_N24
\PWM1|pwmA|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Equal4~0_combout\ = (!\PWM1|pwmA|counter\(4) & (!\PWM1|pwmA|counter\(3) & (!\PWM1|pwmA|counter\(2) & !\PWM1|pwmA|counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(4),
	datab => \PWM1|pwmA|counter\(3),
	datac => \PWM1|pwmA|counter\(2),
	datad => \PWM1|pwmA|counter\(1),
	combout => \PWM1|pwmA|Equal4~0_combout\);

-- Location: LCCOMB_X17_Y10_N26
\PWM1|pwmA|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Equal4~1_combout\ = (!\PWM1|pwmA|counter\(5) & \PWM1|pwmA|Equal4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(5),
	datad => \PWM1|pwmA|Equal4~0_combout\,
	combout => \PWM1|pwmA|Equal4~1_combout\);

-- Location: LCCOMB_X25_Y14_N10
\PWM1|pwmA|counter[5]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|counter[5]~42_combout\ = (\PWM1|pwmA|counter\(5) & ((\PWM1|pwmA|dir~q\ & (\PWM1|pwmA|counter[4]~41\ & VCC)) # (!\PWM1|pwmA|dir~q\ & (!\PWM1|pwmA|counter[4]~41\)))) # (!\PWM1|pwmA|counter\(5) & ((\PWM1|pwmA|dir~q\ & (!\PWM1|pwmA|counter[4]~41\)) 
-- # (!\PWM1|pwmA|dir~q\ & ((\PWM1|pwmA|counter[4]~41\) # (GND)))))
-- \PWM1|pwmA|counter[5]~43\ = CARRY((\PWM1|pwmA|counter\(5) & (!\PWM1|pwmA|dir~q\ & !\PWM1|pwmA|counter[4]~41\)) # (!\PWM1|pwmA|counter\(5) & ((!\PWM1|pwmA|counter[4]~41\) # (!\PWM1|pwmA|dir~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(5),
	datab => \PWM1|pwmA|dir~q\,
	datad => VCC,
	cin => \PWM1|pwmA|counter[4]~41\,
	combout => \PWM1|pwmA|counter[5]~42_combout\,
	cout => \PWM1|pwmA|counter[5]~43\);

-- Location: LCCOMB_X25_Y14_N12
\PWM1|pwmA|counter[6]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|counter[6]~44_combout\ = ((\PWM1|pwmA|dir~q\ $ (\PWM1|pwmA|counter\(6) $ (!\PWM1|pwmA|counter[5]~43\)))) # (GND)
-- \PWM1|pwmA|counter[6]~45\ = CARRY((\PWM1|pwmA|dir~q\ & ((\PWM1|pwmA|counter\(6)) # (!\PWM1|pwmA|counter[5]~43\))) # (!\PWM1|pwmA|dir~q\ & (\PWM1|pwmA|counter\(6) & !\PWM1|pwmA|counter[5]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|dir~q\,
	datab => \PWM1|pwmA|counter\(6),
	datad => VCC,
	cin => \PWM1|pwmA|counter[5]~43\,
	combout => \PWM1|pwmA|counter[6]~44_combout\,
	cout => \PWM1|pwmA|counter[6]~45\);

-- Location: FF_X25_Y14_N13
\PWM1|pwmA|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|counter[6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|counter\(6));

-- Location: LCCOMB_X25_Y14_N14
\PWM1|pwmA|counter[7]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|counter[7]~46_combout\ = (\PWM1|pwmA|dir~q\ & ((\PWM1|pwmA|counter\(7) & (\PWM1|pwmA|counter[6]~45\ & VCC)) # (!\PWM1|pwmA|counter\(7) & (!\PWM1|pwmA|counter[6]~45\)))) # (!\PWM1|pwmA|dir~q\ & ((\PWM1|pwmA|counter\(7) & 
-- (!\PWM1|pwmA|counter[6]~45\)) # (!\PWM1|pwmA|counter\(7) & ((\PWM1|pwmA|counter[6]~45\) # (GND)))))
-- \PWM1|pwmA|counter[7]~47\ = CARRY((\PWM1|pwmA|dir~q\ & (!\PWM1|pwmA|counter\(7) & !\PWM1|pwmA|counter[6]~45\)) # (!\PWM1|pwmA|dir~q\ & ((!\PWM1|pwmA|counter[6]~45\) # (!\PWM1|pwmA|counter\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|dir~q\,
	datab => \PWM1|pwmA|counter\(7),
	datad => VCC,
	cin => \PWM1|pwmA|counter[6]~45\,
	combout => \PWM1|pwmA|counter[7]~46_combout\,
	cout => \PWM1|pwmA|counter[7]~47\);

-- Location: FF_X25_Y14_N15
\PWM1|pwmA|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|counter[7]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|counter\(7));

-- Location: LCCOMB_X25_Y14_N16
\PWM1|pwmA|counter[8]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|counter[8]~48_combout\ = ((\PWM1|pwmA|dir~q\ $ (\PWM1|pwmA|counter\(8) $ (!\PWM1|pwmA|counter[7]~47\)))) # (GND)
-- \PWM1|pwmA|counter[8]~49\ = CARRY((\PWM1|pwmA|dir~q\ & ((\PWM1|pwmA|counter\(8)) # (!\PWM1|pwmA|counter[7]~47\))) # (!\PWM1|pwmA|dir~q\ & (\PWM1|pwmA|counter\(8) & !\PWM1|pwmA|counter[7]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|dir~q\,
	datab => \PWM1|pwmA|counter\(8),
	datad => VCC,
	cin => \PWM1|pwmA|counter[7]~47\,
	combout => \PWM1|pwmA|counter[8]~48_combout\,
	cout => \PWM1|pwmA|counter[8]~49\);

-- Location: FF_X25_Y14_N17
\PWM1|pwmA|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|counter[8]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|counter\(8));

-- Location: LCCOMB_X25_Y14_N18
\PWM1|pwmA|counter[9]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|counter[9]~50_combout\ = (\PWM1|pwmA|counter\(9) & ((\PWM1|pwmA|dir~q\ & (\PWM1|pwmA|counter[8]~49\ & VCC)) # (!\PWM1|pwmA|dir~q\ & (!\PWM1|pwmA|counter[8]~49\)))) # (!\PWM1|pwmA|counter\(9) & ((\PWM1|pwmA|dir~q\ & (!\PWM1|pwmA|counter[8]~49\)) 
-- # (!\PWM1|pwmA|dir~q\ & ((\PWM1|pwmA|counter[8]~49\) # (GND)))))
-- \PWM1|pwmA|counter[9]~51\ = CARRY((\PWM1|pwmA|counter\(9) & (!\PWM1|pwmA|dir~q\ & !\PWM1|pwmA|counter[8]~49\)) # (!\PWM1|pwmA|counter\(9) & ((!\PWM1|pwmA|counter[8]~49\) # (!\PWM1|pwmA|dir~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(9),
	datab => \PWM1|pwmA|dir~q\,
	datad => VCC,
	cin => \PWM1|pwmA|counter[8]~49\,
	combout => \PWM1|pwmA|counter[9]~50_combout\,
	cout => \PWM1|pwmA|counter[9]~51\);

-- Location: FF_X25_Y14_N19
\PWM1|pwmA|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|counter[9]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|counter\(9));

-- Location: LCCOMB_X25_Y14_N20
\PWM1|pwmA|counter[10]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|counter[10]~52_combout\ = ((\PWM1|pwmA|counter\(10) $ (\PWM1|pwmA|dir~q\ $ (!\PWM1|pwmA|counter[9]~51\)))) # (GND)
-- \PWM1|pwmA|counter[10]~53\ = CARRY((\PWM1|pwmA|counter\(10) & ((\PWM1|pwmA|dir~q\) # (!\PWM1|pwmA|counter[9]~51\))) # (!\PWM1|pwmA|counter\(10) & (\PWM1|pwmA|dir~q\ & !\PWM1|pwmA|counter[9]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(10),
	datab => \PWM1|pwmA|dir~q\,
	datad => VCC,
	cin => \PWM1|pwmA|counter[9]~51\,
	combout => \PWM1|pwmA|counter[10]~52_combout\,
	cout => \PWM1|pwmA|counter[10]~53\);

-- Location: FF_X25_Y14_N21
\PWM1|pwmA|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|counter[10]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|counter\(10));

-- Location: LCCOMB_X25_Y14_N22
\PWM1|pwmA|counter[11]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|counter[11]~54_combout\ = (\PWM1|pwmA|counter\(11) & ((\PWM1|pwmA|dir~q\ & (\PWM1|pwmA|counter[10]~53\ & VCC)) # (!\PWM1|pwmA|dir~q\ & (!\PWM1|pwmA|counter[10]~53\)))) # (!\PWM1|pwmA|counter\(11) & ((\PWM1|pwmA|dir~q\ & 
-- (!\PWM1|pwmA|counter[10]~53\)) # (!\PWM1|pwmA|dir~q\ & ((\PWM1|pwmA|counter[10]~53\) # (GND)))))
-- \PWM1|pwmA|counter[11]~55\ = CARRY((\PWM1|pwmA|counter\(11) & (!\PWM1|pwmA|dir~q\ & !\PWM1|pwmA|counter[10]~53\)) # (!\PWM1|pwmA|counter\(11) & ((!\PWM1|pwmA|counter[10]~53\) # (!\PWM1|pwmA|dir~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(11),
	datab => \PWM1|pwmA|dir~q\,
	datad => VCC,
	cin => \PWM1|pwmA|counter[10]~53\,
	combout => \PWM1|pwmA|counter[11]~54_combout\,
	cout => \PWM1|pwmA|counter[11]~55\);

-- Location: FF_X25_Y14_N23
\PWM1|pwmA|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|counter[11]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|counter\(11));

-- Location: LCCOMB_X25_Y14_N24
\PWM1|pwmA|counter[12]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|counter[12]~56_combout\ = ((\PWM1|pwmA|counter\(12) $ (\PWM1|pwmA|dir~q\ $ (!\PWM1|pwmA|counter[11]~55\)))) # (GND)
-- \PWM1|pwmA|counter[12]~57\ = CARRY((\PWM1|pwmA|counter\(12) & ((\PWM1|pwmA|dir~q\) # (!\PWM1|pwmA|counter[11]~55\))) # (!\PWM1|pwmA|counter\(12) & (\PWM1|pwmA|dir~q\ & !\PWM1|pwmA|counter[11]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(12),
	datab => \PWM1|pwmA|dir~q\,
	datad => VCC,
	cin => \PWM1|pwmA|counter[11]~55\,
	combout => \PWM1|pwmA|counter[12]~56_combout\,
	cout => \PWM1|pwmA|counter[12]~57\);

-- Location: FF_X25_Y14_N25
\PWM1|pwmA|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|counter[12]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|counter\(12));

-- Location: LCCOMB_X25_Y14_N26
\PWM1|pwmA|counter[13]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|counter[13]~58_combout\ = (\PWM1|pwmA|dir~q\ & ((\PWM1|pwmA|counter\(13) & (\PWM1|pwmA|counter[12]~57\ & VCC)) # (!\PWM1|pwmA|counter\(13) & (!\PWM1|pwmA|counter[12]~57\)))) # (!\PWM1|pwmA|dir~q\ & ((\PWM1|pwmA|counter\(13) & 
-- (!\PWM1|pwmA|counter[12]~57\)) # (!\PWM1|pwmA|counter\(13) & ((\PWM1|pwmA|counter[12]~57\) # (GND)))))
-- \PWM1|pwmA|counter[13]~59\ = CARRY((\PWM1|pwmA|dir~q\ & (!\PWM1|pwmA|counter\(13) & !\PWM1|pwmA|counter[12]~57\)) # (!\PWM1|pwmA|dir~q\ & ((!\PWM1|pwmA|counter[12]~57\) # (!\PWM1|pwmA|counter\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|dir~q\,
	datab => \PWM1|pwmA|counter\(13),
	datad => VCC,
	cin => \PWM1|pwmA|counter[12]~57\,
	combout => \PWM1|pwmA|counter[13]~58_combout\,
	cout => \PWM1|pwmA|counter[13]~59\);

-- Location: FF_X25_Y14_N27
\PWM1|pwmA|counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|counter[13]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|counter\(13));

-- Location: LCCOMB_X25_Y14_N28
\PWM1|pwmA|counter[14]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|counter[14]~60_combout\ = ((\PWM1|pwmA|dir~q\ $ (\PWM1|pwmA|counter\(14) $ (!\PWM1|pwmA|counter[13]~59\)))) # (GND)
-- \PWM1|pwmA|counter[14]~61\ = CARRY((\PWM1|pwmA|dir~q\ & ((\PWM1|pwmA|counter\(14)) # (!\PWM1|pwmA|counter[13]~59\))) # (!\PWM1|pwmA|dir~q\ & (\PWM1|pwmA|counter\(14) & !\PWM1|pwmA|counter[13]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|dir~q\,
	datab => \PWM1|pwmA|counter\(14),
	datad => VCC,
	cin => \PWM1|pwmA|counter[13]~59\,
	combout => \PWM1|pwmA|counter[14]~60_combout\,
	cout => \PWM1|pwmA|counter[14]~61\);

-- Location: FF_X25_Y14_N29
\PWM1|pwmA|counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|counter[14]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|counter\(14));

-- Location: LCCOMB_X25_Y14_N30
\PWM1|pwmA|counter[15]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|counter[15]~62_combout\ = (\PWM1|pwmA|dir~q\ & ((\PWM1|pwmA|counter\(15) & (\PWM1|pwmA|counter[14]~61\ & VCC)) # (!\PWM1|pwmA|counter\(15) & (!\PWM1|pwmA|counter[14]~61\)))) # (!\PWM1|pwmA|dir~q\ & ((\PWM1|pwmA|counter\(15) & 
-- (!\PWM1|pwmA|counter[14]~61\)) # (!\PWM1|pwmA|counter\(15) & ((\PWM1|pwmA|counter[14]~61\) # (GND)))))
-- \PWM1|pwmA|counter[15]~63\ = CARRY((\PWM1|pwmA|dir~q\ & (!\PWM1|pwmA|counter\(15) & !\PWM1|pwmA|counter[14]~61\)) # (!\PWM1|pwmA|dir~q\ & ((!\PWM1|pwmA|counter[14]~61\) # (!\PWM1|pwmA|counter\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|dir~q\,
	datab => \PWM1|pwmA|counter\(15),
	datad => VCC,
	cin => \PWM1|pwmA|counter[14]~61\,
	combout => \PWM1|pwmA|counter[15]~62_combout\,
	cout => \PWM1|pwmA|counter[15]~63\);

-- Location: FF_X25_Y14_N31
\PWM1|pwmA|counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|counter[15]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|counter\(15));

-- Location: LCCOMB_X25_Y13_N0
\PWM1|pwmA|counter[16]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|counter[16]~64_combout\ = ((\PWM1|pwmA|counter\(16) $ (\PWM1|pwmA|dir~q\ $ (!\PWM1|pwmA|counter[15]~63\)))) # (GND)
-- \PWM1|pwmA|counter[16]~65\ = CARRY((\PWM1|pwmA|counter\(16) & ((\PWM1|pwmA|dir~q\) # (!\PWM1|pwmA|counter[15]~63\))) # (!\PWM1|pwmA|counter\(16) & (\PWM1|pwmA|dir~q\ & !\PWM1|pwmA|counter[15]~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(16),
	datab => \PWM1|pwmA|dir~q\,
	datad => VCC,
	cin => \PWM1|pwmA|counter[15]~63\,
	combout => \PWM1|pwmA|counter[16]~64_combout\,
	cout => \PWM1|pwmA|counter[16]~65\);

-- Location: FF_X25_Y13_N1
\PWM1|pwmA|counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|counter[16]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|counter\(16));

-- Location: LCCOMB_X25_Y13_N2
\PWM1|pwmA|counter[17]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|counter[17]~66_combout\ = (\PWM1|pwmA|counter\(17) & ((\PWM1|pwmA|dir~q\ & (\PWM1|pwmA|counter[16]~65\ & VCC)) # (!\PWM1|pwmA|dir~q\ & (!\PWM1|pwmA|counter[16]~65\)))) # (!\PWM1|pwmA|counter\(17) & ((\PWM1|pwmA|dir~q\ & 
-- (!\PWM1|pwmA|counter[16]~65\)) # (!\PWM1|pwmA|dir~q\ & ((\PWM1|pwmA|counter[16]~65\) # (GND)))))
-- \PWM1|pwmA|counter[17]~67\ = CARRY((\PWM1|pwmA|counter\(17) & (!\PWM1|pwmA|dir~q\ & !\PWM1|pwmA|counter[16]~65\)) # (!\PWM1|pwmA|counter\(17) & ((!\PWM1|pwmA|counter[16]~65\) # (!\PWM1|pwmA|dir~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(17),
	datab => \PWM1|pwmA|dir~q\,
	datad => VCC,
	cin => \PWM1|pwmA|counter[16]~65\,
	combout => \PWM1|pwmA|counter[17]~66_combout\,
	cout => \PWM1|pwmA|counter[17]~67\);

-- Location: FF_X25_Y13_N3
\PWM1|pwmA|counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|counter[17]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|counter\(17));

-- Location: LCCOMB_X23_Y13_N10
\PWM1|pwmA|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Equal2~1_combout\ = (!\PWM1|pwmA|counter\(15) & (!\PWM1|pwmA|counter\(17) & (!\PWM1|pwmA|counter\(16) & !\PWM1|pwmA|counter\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(15),
	datab => \PWM1|pwmA|counter\(17),
	datac => \PWM1|pwmA|counter\(16),
	datad => \PWM1|pwmA|counter\(14),
	combout => \PWM1|pwmA|Equal2~1_combout\);

-- Location: LCCOMB_X25_Y13_N4
\PWM1|pwmA|counter[18]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|counter[18]~68_combout\ = ((\PWM1|pwmA|counter\(18) $ (\PWM1|pwmA|dir~q\ $ (!\PWM1|pwmA|counter[17]~67\)))) # (GND)
-- \PWM1|pwmA|counter[18]~69\ = CARRY((\PWM1|pwmA|counter\(18) & ((\PWM1|pwmA|dir~q\) # (!\PWM1|pwmA|counter[17]~67\))) # (!\PWM1|pwmA|counter\(18) & (\PWM1|pwmA|dir~q\ & !\PWM1|pwmA|counter[17]~67\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(18),
	datab => \PWM1|pwmA|dir~q\,
	datad => VCC,
	cin => \PWM1|pwmA|counter[17]~67\,
	combout => \PWM1|pwmA|counter[18]~68_combout\,
	cout => \PWM1|pwmA|counter[18]~69\);

-- Location: FF_X25_Y13_N5
\PWM1|pwmA|counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|counter[18]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|counter\(18));

-- Location: LCCOMB_X25_Y13_N6
\PWM1|pwmA|counter[19]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|counter[19]~70_combout\ = (\PWM1|pwmA|counter\(19) & ((\PWM1|pwmA|dir~q\ & (\PWM1|pwmA|counter[18]~69\ & VCC)) # (!\PWM1|pwmA|dir~q\ & (!\PWM1|pwmA|counter[18]~69\)))) # (!\PWM1|pwmA|counter\(19) & ((\PWM1|pwmA|dir~q\ & 
-- (!\PWM1|pwmA|counter[18]~69\)) # (!\PWM1|pwmA|dir~q\ & ((\PWM1|pwmA|counter[18]~69\) # (GND)))))
-- \PWM1|pwmA|counter[19]~71\ = CARRY((\PWM1|pwmA|counter\(19) & (!\PWM1|pwmA|dir~q\ & !\PWM1|pwmA|counter[18]~69\)) # (!\PWM1|pwmA|counter\(19) & ((!\PWM1|pwmA|counter[18]~69\) # (!\PWM1|pwmA|dir~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(19),
	datab => \PWM1|pwmA|dir~q\,
	datad => VCC,
	cin => \PWM1|pwmA|counter[18]~69\,
	combout => \PWM1|pwmA|counter[19]~70_combout\,
	cout => \PWM1|pwmA|counter[19]~71\);

-- Location: FF_X25_Y13_N7
\PWM1|pwmA|counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|counter[19]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|counter\(19));

-- Location: LCCOMB_X25_Y13_N8
\PWM1|pwmA|counter[20]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|counter[20]~72_combout\ = ((\PWM1|pwmA|counter\(20) $ (\PWM1|pwmA|dir~q\ $ (!\PWM1|pwmA|counter[19]~71\)))) # (GND)
-- \PWM1|pwmA|counter[20]~73\ = CARRY((\PWM1|pwmA|counter\(20) & ((\PWM1|pwmA|dir~q\) # (!\PWM1|pwmA|counter[19]~71\))) # (!\PWM1|pwmA|counter\(20) & (\PWM1|pwmA|dir~q\ & !\PWM1|pwmA|counter[19]~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(20),
	datab => \PWM1|pwmA|dir~q\,
	datad => VCC,
	cin => \PWM1|pwmA|counter[19]~71\,
	combout => \PWM1|pwmA|counter[20]~72_combout\,
	cout => \PWM1|pwmA|counter[20]~73\);

-- Location: FF_X25_Y13_N9
\PWM1|pwmA|counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|counter[20]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|counter\(20));

-- Location: LCCOMB_X25_Y13_N10
\PWM1|pwmA|counter[21]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|counter[21]~74_combout\ = (\PWM1|pwmA|counter\(21) & ((\PWM1|pwmA|dir~q\ & (\PWM1|pwmA|counter[20]~73\ & VCC)) # (!\PWM1|pwmA|dir~q\ & (!\PWM1|pwmA|counter[20]~73\)))) # (!\PWM1|pwmA|counter\(21) & ((\PWM1|pwmA|dir~q\ & 
-- (!\PWM1|pwmA|counter[20]~73\)) # (!\PWM1|pwmA|dir~q\ & ((\PWM1|pwmA|counter[20]~73\) # (GND)))))
-- \PWM1|pwmA|counter[21]~75\ = CARRY((\PWM1|pwmA|counter\(21) & (!\PWM1|pwmA|dir~q\ & !\PWM1|pwmA|counter[20]~73\)) # (!\PWM1|pwmA|counter\(21) & ((!\PWM1|pwmA|counter[20]~73\) # (!\PWM1|pwmA|dir~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(21),
	datab => \PWM1|pwmA|dir~q\,
	datad => VCC,
	cin => \PWM1|pwmA|counter[20]~73\,
	combout => \PWM1|pwmA|counter[21]~74_combout\,
	cout => \PWM1|pwmA|counter[21]~75\);

-- Location: FF_X25_Y13_N11
\PWM1|pwmA|counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|counter[21]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|counter\(21));

-- Location: LCCOMB_X23_Y13_N28
\PWM1|pwmA|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Equal2~2_combout\ = (!\PWM1|pwmA|counter\(21) & (!\PWM1|pwmA|counter\(20) & (!\PWM1|pwmA|counter\(18) & !\PWM1|pwmA|counter\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(21),
	datab => \PWM1|pwmA|counter\(20),
	datac => \PWM1|pwmA|counter\(18),
	datad => \PWM1|pwmA|counter\(19),
	combout => \PWM1|pwmA|Equal2~2_combout\);

-- Location: LCCOMB_X25_Y13_N12
\PWM1|pwmA|counter[22]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|counter[22]~76_combout\ = ((\PWM1|pwmA|counter\(22) $ (\PWM1|pwmA|dir~q\ $ (!\PWM1|pwmA|counter[21]~75\)))) # (GND)
-- \PWM1|pwmA|counter[22]~77\ = CARRY((\PWM1|pwmA|counter\(22) & ((\PWM1|pwmA|dir~q\) # (!\PWM1|pwmA|counter[21]~75\))) # (!\PWM1|pwmA|counter\(22) & (\PWM1|pwmA|dir~q\ & !\PWM1|pwmA|counter[21]~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(22),
	datab => \PWM1|pwmA|dir~q\,
	datad => VCC,
	cin => \PWM1|pwmA|counter[21]~75\,
	combout => \PWM1|pwmA|counter[22]~76_combout\,
	cout => \PWM1|pwmA|counter[22]~77\);

-- Location: FF_X25_Y13_N13
\PWM1|pwmA|counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|counter[22]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|counter\(22));

-- Location: LCCOMB_X25_Y13_N14
\PWM1|pwmA|counter[23]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|counter[23]~78_combout\ = (\PWM1|pwmA|dir~q\ & ((\PWM1|pwmA|counter\(23) & (\PWM1|pwmA|counter[22]~77\ & VCC)) # (!\PWM1|pwmA|counter\(23) & (!\PWM1|pwmA|counter[22]~77\)))) # (!\PWM1|pwmA|dir~q\ & ((\PWM1|pwmA|counter\(23) & 
-- (!\PWM1|pwmA|counter[22]~77\)) # (!\PWM1|pwmA|counter\(23) & ((\PWM1|pwmA|counter[22]~77\) # (GND)))))
-- \PWM1|pwmA|counter[23]~79\ = CARRY((\PWM1|pwmA|dir~q\ & (!\PWM1|pwmA|counter\(23) & !\PWM1|pwmA|counter[22]~77\)) # (!\PWM1|pwmA|dir~q\ & ((!\PWM1|pwmA|counter[22]~77\) # (!\PWM1|pwmA|counter\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|dir~q\,
	datab => \PWM1|pwmA|counter\(23),
	datad => VCC,
	cin => \PWM1|pwmA|counter[22]~77\,
	combout => \PWM1|pwmA|counter[23]~78_combout\,
	cout => \PWM1|pwmA|counter[23]~79\);

-- Location: FF_X25_Y13_N15
\PWM1|pwmA|counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|counter[23]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|counter\(23));

-- Location: LCCOMB_X25_Y13_N16
\PWM1|pwmA|counter[24]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|counter[24]~80_combout\ = ((\PWM1|pwmA|dir~q\ $ (\PWM1|pwmA|counter\(24) $ (!\PWM1|pwmA|counter[23]~79\)))) # (GND)
-- \PWM1|pwmA|counter[24]~81\ = CARRY((\PWM1|pwmA|dir~q\ & ((\PWM1|pwmA|counter\(24)) # (!\PWM1|pwmA|counter[23]~79\))) # (!\PWM1|pwmA|dir~q\ & (\PWM1|pwmA|counter\(24) & !\PWM1|pwmA|counter[23]~79\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|dir~q\,
	datab => \PWM1|pwmA|counter\(24),
	datad => VCC,
	cin => \PWM1|pwmA|counter[23]~79\,
	combout => \PWM1|pwmA|counter[24]~80_combout\,
	cout => \PWM1|pwmA|counter[24]~81\);

-- Location: FF_X25_Y13_N17
\PWM1|pwmA|counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|counter[24]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|counter\(24));

-- Location: LCCOMB_X25_Y13_N18
\PWM1|pwmA|counter[25]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|counter[25]~82_combout\ = (\PWM1|pwmA|dir~q\ & ((\PWM1|pwmA|counter\(25) & (\PWM1|pwmA|counter[24]~81\ & VCC)) # (!\PWM1|pwmA|counter\(25) & (!\PWM1|pwmA|counter[24]~81\)))) # (!\PWM1|pwmA|dir~q\ & ((\PWM1|pwmA|counter\(25) & 
-- (!\PWM1|pwmA|counter[24]~81\)) # (!\PWM1|pwmA|counter\(25) & ((\PWM1|pwmA|counter[24]~81\) # (GND)))))
-- \PWM1|pwmA|counter[25]~83\ = CARRY((\PWM1|pwmA|dir~q\ & (!\PWM1|pwmA|counter\(25) & !\PWM1|pwmA|counter[24]~81\)) # (!\PWM1|pwmA|dir~q\ & ((!\PWM1|pwmA|counter[24]~81\) # (!\PWM1|pwmA|counter\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|dir~q\,
	datab => \PWM1|pwmA|counter\(25),
	datad => VCC,
	cin => \PWM1|pwmA|counter[24]~81\,
	combout => \PWM1|pwmA|counter[25]~82_combout\,
	cout => \PWM1|pwmA|counter[25]~83\);

-- Location: FF_X25_Y13_N19
\PWM1|pwmA|counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|counter[25]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|counter\(25));

-- Location: LCCOMB_X23_Y13_N30
\PWM1|pwmA|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Equal2~3_combout\ = (!\PWM1|pwmA|counter\(25) & (!\PWM1|pwmA|counter\(24) & (!\PWM1|pwmA|counter\(23) & !\PWM1|pwmA|counter\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(25),
	datab => \PWM1|pwmA|counter\(24),
	datac => \PWM1|pwmA|counter\(23),
	datad => \PWM1|pwmA|counter\(22),
	combout => \PWM1|pwmA|Equal2~3_combout\);

-- Location: LCCOMB_X23_Y13_N24
\PWM1|pwmA|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Equal2~0_combout\ = (!\PWM1|pwmA|counter\(11) & (!\PWM1|pwmA|counter\(13) & (!\PWM1|pwmA|counter\(12) & !\PWM1|pwmA|counter\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(11),
	datab => \PWM1|pwmA|counter\(13),
	datac => \PWM1|pwmA|counter\(12),
	datad => \PWM1|pwmA|counter\(10),
	combout => \PWM1|pwmA|Equal2~0_combout\);

-- Location: LCCOMB_X23_Y13_N16
\PWM1|pwmA|Equal2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Equal2~4_combout\ = (\PWM1|pwmA|Equal2~1_combout\ & (\PWM1|pwmA|Equal2~2_combout\ & (\PWM1|pwmA|Equal2~3_combout\ & \PWM1|pwmA|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|Equal2~1_combout\,
	datab => \PWM1|pwmA|Equal2~2_combout\,
	datac => \PWM1|pwmA|Equal2~3_combout\,
	datad => \PWM1|pwmA|Equal2~0_combout\,
	combout => \PWM1|pwmA|Equal2~4_combout\);

-- Location: LCCOMB_X25_Y13_N20
\PWM1|pwmA|counter[26]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|counter[26]~84_combout\ = ((\PWM1|pwmA|dir~q\ $ (\PWM1|pwmA|counter\(26) $ (!\PWM1|pwmA|counter[25]~83\)))) # (GND)
-- \PWM1|pwmA|counter[26]~85\ = CARRY((\PWM1|pwmA|dir~q\ & ((\PWM1|pwmA|counter\(26)) # (!\PWM1|pwmA|counter[25]~83\))) # (!\PWM1|pwmA|dir~q\ & (\PWM1|pwmA|counter\(26) & !\PWM1|pwmA|counter[25]~83\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|dir~q\,
	datab => \PWM1|pwmA|counter\(26),
	datad => VCC,
	cin => \PWM1|pwmA|counter[25]~83\,
	combout => \PWM1|pwmA|counter[26]~84_combout\,
	cout => \PWM1|pwmA|counter[26]~85\);

-- Location: FF_X25_Y13_N21
\PWM1|pwmA|counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|counter[26]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|counter\(26));

-- Location: LCCOMB_X25_Y13_N22
\PWM1|pwmA|counter[27]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|counter[27]~86_combout\ = (\PWM1|pwmA|dir~q\ & ((\PWM1|pwmA|counter\(27) & (\PWM1|pwmA|counter[26]~85\ & VCC)) # (!\PWM1|pwmA|counter\(27) & (!\PWM1|pwmA|counter[26]~85\)))) # (!\PWM1|pwmA|dir~q\ & ((\PWM1|pwmA|counter\(27) & 
-- (!\PWM1|pwmA|counter[26]~85\)) # (!\PWM1|pwmA|counter\(27) & ((\PWM1|pwmA|counter[26]~85\) # (GND)))))
-- \PWM1|pwmA|counter[27]~87\ = CARRY((\PWM1|pwmA|dir~q\ & (!\PWM1|pwmA|counter\(27) & !\PWM1|pwmA|counter[26]~85\)) # (!\PWM1|pwmA|dir~q\ & ((!\PWM1|pwmA|counter[26]~85\) # (!\PWM1|pwmA|counter\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|dir~q\,
	datab => \PWM1|pwmA|counter\(27),
	datad => VCC,
	cin => \PWM1|pwmA|counter[26]~85\,
	combout => \PWM1|pwmA|counter[27]~86_combout\,
	cout => \PWM1|pwmA|counter[27]~87\);

-- Location: FF_X25_Y13_N23
\PWM1|pwmA|counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|counter[27]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|counter\(27));

-- Location: LCCOMB_X25_Y13_N24
\PWM1|pwmA|counter[28]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|counter[28]~88_combout\ = ((\PWM1|pwmA|dir~q\ $ (\PWM1|pwmA|counter\(28) $ (!\PWM1|pwmA|counter[27]~87\)))) # (GND)
-- \PWM1|pwmA|counter[28]~89\ = CARRY((\PWM1|pwmA|dir~q\ & ((\PWM1|pwmA|counter\(28)) # (!\PWM1|pwmA|counter[27]~87\))) # (!\PWM1|pwmA|dir~q\ & (\PWM1|pwmA|counter\(28) & !\PWM1|pwmA|counter[27]~87\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|dir~q\,
	datab => \PWM1|pwmA|counter\(28),
	datad => VCC,
	cin => \PWM1|pwmA|counter[27]~87\,
	combout => \PWM1|pwmA|counter[28]~88_combout\,
	cout => \PWM1|pwmA|counter[28]~89\);

-- Location: FF_X25_Y13_N25
\PWM1|pwmA|counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|counter[28]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|counter\(28));

-- Location: LCCOMB_X25_Y13_N26
\PWM1|pwmA|counter[29]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|counter[29]~90_combout\ = (\PWM1|pwmA|dir~q\ & ((\PWM1|pwmA|counter\(29) & (\PWM1|pwmA|counter[28]~89\ & VCC)) # (!\PWM1|pwmA|counter\(29) & (!\PWM1|pwmA|counter[28]~89\)))) # (!\PWM1|pwmA|dir~q\ & ((\PWM1|pwmA|counter\(29) & 
-- (!\PWM1|pwmA|counter[28]~89\)) # (!\PWM1|pwmA|counter\(29) & ((\PWM1|pwmA|counter[28]~89\) # (GND)))))
-- \PWM1|pwmA|counter[29]~91\ = CARRY((\PWM1|pwmA|dir~q\ & (!\PWM1|pwmA|counter\(29) & !\PWM1|pwmA|counter[28]~89\)) # (!\PWM1|pwmA|dir~q\ & ((!\PWM1|pwmA|counter[28]~89\) # (!\PWM1|pwmA|counter\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|dir~q\,
	datab => \PWM1|pwmA|counter\(29),
	datad => VCC,
	cin => \PWM1|pwmA|counter[28]~89\,
	combout => \PWM1|pwmA|counter[29]~90_combout\,
	cout => \PWM1|pwmA|counter[29]~91\);

-- Location: FF_X25_Y13_N27
\PWM1|pwmA|counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|counter[29]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|counter\(29));

-- Location: LCCOMB_X25_Y13_N28
\PWM1|pwmA|counter[30]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|counter[30]~92_combout\ = ((\PWM1|pwmA|dir~q\ $ (\PWM1|pwmA|counter\(30) $ (!\PWM1|pwmA|counter[29]~91\)))) # (GND)
-- \PWM1|pwmA|counter[30]~93\ = CARRY((\PWM1|pwmA|dir~q\ & ((\PWM1|pwmA|counter\(30)) # (!\PWM1|pwmA|counter[29]~91\))) # (!\PWM1|pwmA|dir~q\ & (\PWM1|pwmA|counter\(30) & !\PWM1|pwmA|counter[29]~91\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|dir~q\,
	datab => \PWM1|pwmA|counter\(30),
	datad => VCC,
	cin => \PWM1|pwmA|counter[29]~91\,
	combout => \PWM1|pwmA|counter[30]~92_combout\,
	cout => \PWM1|pwmA|counter[30]~93\);

-- Location: FF_X25_Y13_N29
\PWM1|pwmA|counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|counter[30]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|counter\(30));

-- Location: LCCOMB_X25_Y13_N30
\PWM1|pwmA|counter[31]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|counter[31]~94_combout\ = \PWM1|pwmA|counter\(31) $ (\PWM1|pwmA|counter[30]~93\ $ (\PWM1|pwmA|dir~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(31),
	datad => \PWM1|pwmA|dir~q\,
	cin => \PWM1|pwmA|counter[30]~93\,
	combout => \PWM1|pwmA|counter[31]~94_combout\);

-- Location: FF_X25_Y13_N31
\PWM1|pwmA|counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|counter[31]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|counter\(31));

-- Location: LCCOMB_X24_Y13_N18
\PWM1|pwmA|Equal2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Equal2~6_combout\ = (!\PWM1|pwmA|counter\(31) & (!\PWM1|pwmA|counter\(30) & (!\PWM1|pwmA|counter\(6) & !\PWM1|pwmA|counter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(31),
	datab => \PWM1|pwmA|counter\(30),
	datac => \PWM1|pwmA|counter\(6),
	datad => \PWM1|pwmA|counter\(7),
	combout => \PWM1|pwmA|Equal2~6_combout\);

-- Location: LCCOMB_X24_Y13_N20
\PWM1|pwmA|Equal2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Equal2~7_combout\ = (!\PWM1|pwmA|counter\(9) & !\PWM1|pwmA|counter\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1|pwmA|counter\(9),
	datac => \PWM1|pwmA|counter\(8),
	combout => \PWM1|pwmA|Equal2~7_combout\);

-- Location: LCCOMB_X24_Y13_N24
\PWM1|pwmA|Equal2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Equal2~5_combout\ = (!\PWM1|pwmA|counter\(27) & (!\PWM1|pwmA|counter\(28) & (!\PWM1|pwmA|counter\(26) & !\PWM1|pwmA|counter\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(27),
	datab => \PWM1|pwmA|counter\(28),
	datac => \PWM1|pwmA|counter\(26),
	datad => \PWM1|pwmA|counter\(29),
	combout => \PWM1|pwmA|Equal2~5_combout\);

-- Location: LCCOMB_X23_Y13_N18
\PWM1|pwmA|Equal2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Equal2~8_combout\ = (\PWM1|pwmA|Equal2~4_combout\ & (\PWM1|pwmA|Equal2~6_combout\ & (\PWM1|pwmA|Equal2~7_combout\ & \PWM1|pwmA|Equal2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|Equal2~4_combout\,
	datab => \PWM1|pwmA|Equal2~6_combout\,
	datac => \PWM1|pwmA|Equal2~7_combout\,
	datad => \PWM1|pwmA|Equal2~5_combout\,
	combout => \PWM1|pwmA|Equal2~8_combout\);

-- Location: LCCOMB_X17_Y10_N12
\PWM1|pwmA|Equal2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Equal2~10_combout\ = (\PWM1|pwmA|counter\(4) & (\PWM1|pwmA|counter\(3) & (\PWM1|pwmA|counter\(2) & \PWM1|pwmA|counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(4),
	datab => \PWM1|pwmA|counter\(3),
	datac => \PWM1|pwmA|counter\(2),
	datad => \PWM1|pwmA|counter\(1),
	combout => \PWM1|pwmA|Equal2~10_combout\);

-- Location: LCCOMB_X17_Y10_N8
\PWM1|pwmA|dir~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|dir~0_combout\ = (\PWM1|pwmA|counter\(5) & (!\PWM1|pwmA|counter\(0) & (\PWM1|pwmA|Equal2~8_combout\ & \PWM1|pwmA|Equal2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(5),
	datab => \PWM1|pwmA|counter\(0),
	datac => \PWM1|pwmA|Equal2~8_combout\,
	datad => \PWM1|pwmA|Equal2~10_combout\,
	combout => \PWM1|pwmA|dir~0_combout\);

-- Location: LCCOMB_X17_Y10_N10
\PWM1|pwmA|Equal2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Equal2~9_combout\ = (\PWM1|pwmA|counter\(0) & \PWM1|pwmA|Equal2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(0),
	datac => \PWM1|pwmA|Equal2~8_combout\,
	combout => \PWM1|pwmA|Equal2~9_combout\);

-- Location: LCCOMB_X17_Y10_N30
\PWM1|pwmA|dir~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|dir~1_combout\ = (\PWM1|pwmA|Equal4~1_combout\ & (!\PWM1|pwmA|Equal2~9_combout\ & ((\PWM1|pwmA|dir~0_combout\) # (\PWM1|pwmA|dir~q\)))) # (!\PWM1|pwmA|Equal4~1_combout\ & ((\PWM1|pwmA|dir~0_combout\) # ((\PWM1|pwmA|dir~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|Equal4~1_combout\,
	datab => \PWM1|pwmA|dir~0_combout\,
	datac => \PWM1|pwmA|dir~q\,
	datad => \PWM1|pwmA|Equal2~9_combout\,
	combout => \PWM1|pwmA|dir~1_combout\);

-- Location: FF_X17_Y10_N31
\PWM1|pwmA|dir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|dir~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|dir~q\);

-- Location: FF_X25_Y14_N11
\PWM1|pwmA|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|counter[5]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|counter\(5));

-- Location: LCCOMB_X17_Y10_N22
\PWM1|pwmA|Equal2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Equal2~11_combout\ = (!\PWM1|pwmA|counter\(5) & \PWM1|pwmA|Equal2~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(5),
	datad => \PWM1|pwmA|Equal2~10_combout\,
	combout => \PWM1|pwmA|Equal2~11_combout\);

-- Location: LCCOMB_X17_Y10_N2
\PWM1|pwmA|trigger_process~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|trigger_process~0_combout\ = (\PWM1|pwmA|counter\(5) & (((\PWM1|pwmA|counter\(0) & \PWM1|pwmA|Equal2~10_combout\)))) # (!\PWM1|pwmA|counter\(5) & (\PWM1|pwmA|Equal4~0_combout\ & (!\PWM1|pwmA|counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(5),
	datab => \PWM1|pwmA|Equal4~0_combout\,
	datac => \PWM1|pwmA|counter\(0),
	datad => \PWM1|pwmA|Equal2~10_combout\,
	combout => \PWM1|pwmA|trigger_process~0_combout\);

-- Location: LCCOMB_X17_Y10_N28
\PWM1|pwmA|trigger_process~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|trigger_process~1_combout\ = (\PWM1|pwmA|Equal2~8_combout\ & \PWM1|pwmA|trigger_process~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1|pwmA|Equal2~8_combout\,
	datad => \PWM1|pwmA|trigger_process~0_combout\,
	combout => \PWM1|pwmA|trigger_process~1_combout\);

-- Location: LCCOMB_X17_Y10_N0
\PWM1|pwmA|ADC_clk~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|ADC_clk~0_combout\ = \PWM1|pwmA|ADC_clk~q\ $ (((\PWM1|pwmA|trigger_process~1_combout\) # ((\PWM1|pwmA|Equal2~11_combout\ & \PWM1|pwmA|Equal2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|Equal2~11_combout\,
	datab => \PWM1|pwmA|trigger_process~1_combout\,
	datac => \PWM1|pwmA|ADC_clk~q\,
	datad => \PWM1|pwmA|Equal2~9_combout\,
	combout => \PWM1|pwmA|ADC_clk~0_combout\);

-- Location: FF_X17_Y10_N1
\PWM1|pwmA|ADC_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|ADC_clk~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|ADC_clk~q\);

-- Location: CLKCTRL_G5
\PWM1|pwmA|ADC_clk~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \PWM1|pwmA|ADC_clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\);

-- Location: IOIBUF_X5_Y0_N15
\DATA[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA(1),
	o => \DATA[1]~input_o\);

-- Location: LCCOMB_X16_Y13_N22
\ADC_kit|ADC_gen:0:ADC_x|rx_buffer[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[0]~feeder_combout\ = \DATA[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DATA[1]~input_o\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[0]~feeder_combout\);

-- Location: LCCOMB_X9_Y11_N0
\ADC_kit|ADC_gen:0:ADC_x|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~0_combout\ = \ADC_kit|ADC_gen:0:ADC_x|count\(0) $ (GND)
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~1\ = CARRY(!\ADC_kit|ADC_gen:0:ADC_x|count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count\(0),
	datad => VCC,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~0_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|Add5~1\);

-- Location: LCCOMB_X9_Y11_N2
\ADC_kit|ADC_gen:0:ADC_x|Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~2_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|count\(1) & (!\ADC_kit|ADC_gen:0:ADC_x|Add5~1\)) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(1) & ((\ADC_kit|ADC_gen:0:ADC_x|Add5~1\) # (GND)))
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~3\ = CARRY((!\ADC_kit|ADC_gen:0:ADC_x|Add5~1\) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_kit|ADC_gen:0:ADC_x|count\(1),
	datad => VCC,
	cin => \ADC_kit|ADC_gen:0:ADC_x|Add5~1\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~2_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|Add5~3\);

-- Location: LCCOMB_X10_Y11_N0
\ADC_kit|ADC_gen:0:ADC_x|Add5~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~94_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\ & \ADC_kit|ADC_gen:0:ADC_x|Add5~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|Add5~2_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~94_combout\);

-- Location: LCCOMB_X7_Y10_N16
\ADC_kit|ADC_gen:0:ADC_x|clk_toggles[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[0]~5_combout\ = \ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(0) $ (VCC)
-- \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[0]~6\ = CARRY(\ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(0),
	datad => VCC,
	combout => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[0]~5_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[0]~6\);

-- Location: LCCOMB_X7_Y10_N18
\ADC_kit|ADC_gen:0:ADC_x|clk_toggles[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[1]~7_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(1) & (!\ADC_kit|ADC_gen:0:ADC_x|clk_toggles[0]~6\)) # (!\ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(1) & ((\ADC_kit|ADC_gen:0:ADC_x|clk_toggles[0]~6\) # (GND)))
-- \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[1]~8\ = CARRY((!\ADC_kit|ADC_gen:0:ADC_x|clk_toggles[0]~6\) # (!\ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(1),
	datad => VCC,
	cin => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[0]~6\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[1]~7_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[1]~8\);

-- Location: LCCOMB_X7_Y10_N20
\ADC_kit|ADC_gen:0:ADC_x|clk_toggles[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[2]~11_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(2) & (\ADC_kit|ADC_gen:0:ADC_x|clk_toggles[1]~8\ $ (GND))) # (!\ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(2) & (!\ADC_kit|ADC_gen:0:ADC_x|clk_toggles[1]~8\ & VCC))
-- \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[2]~12\ = CARRY((\ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(2) & !\ADC_kit|ADC_gen:0:ADC_x|clk_toggles[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(2),
	datad => VCC,
	cin => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[1]~8\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[2]~11_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[2]~12\);

-- Location: LCCOMB_X8_Y11_N10
\ADC_kit|ADC_gen:0:ADC_x|Equal1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Equal1~6_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count\(10) & (!\ADC_kit|ADC_gen:0:ADC_x|count\(9) & (!\ADC_kit|ADC_gen:0:ADC_x|count\(11) & !\ADC_kit|ADC_gen:0:ADC_x|count\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count\(10),
	datab => \ADC_kit|ADC_gen:0:ADC_x|count\(9),
	datac => \ADC_kit|ADC_gen:0:ADC_x|count\(11),
	datad => \ADC_kit|ADC_gen:0:ADC_x|count\(12),
	combout => \ADC_kit|ADC_gen:0:ADC_x|Equal1~6_combout\);

-- Location: LCCOMB_X10_Y10_N30
\ADC_kit|ADC_gen:0:ADC_x|Equal1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Equal1~8_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count\(2) & (!\ADC_kit|ADC_gen:0:ADC_x|count\(1) & (!\ADC_kit|ADC_gen:0:ADC_x|count\(4) & !\ADC_kit|ADC_gen:0:ADC_x|count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count\(2),
	datab => \ADC_kit|ADC_gen:0:ADC_x|count\(1),
	datac => \ADC_kit|ADC_gen:0:ADC_x|count\(4),
	datad => \ADC_kit|ADC_gen:0:ADC_x|count\(3),
	combout => \ADC_kit|ADC_gen:0:ADC_x|Equal1~8_combout\);

-- Location: LCCOMB_X8_Y11_N4
\ADC_kit|ADC_gen:0:ADC_x|Equal1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Equal1~7_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count\(7) & (!\ADC_kit|ADC_gen:0:ADC_x|count\(8) & (!\ADC_kit|ADC_gen:0:ADC_x|count\(5) & !\ADC_kit|ADC_gen:0:ADC_x|count\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count\(7),
	datab => \ADC_kit|ADC_gen:0:ADC_x|count\(8),
	datac => \ADC_kit|ADC_gen:0:ADC_x|count\(5),
	datad => \ADC_kit|ADC_gen:0:ADC_x|count\(6),
	combout => \ADC_kit|ADC_gen:0:ADC_x|Equal1~7_combout\);

-- Location: LCCOMB_X8_Y11_N24
\ADC_kit|ADC_gen:0:ADC_x|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Equal1~5_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count\(14) & (!\ADC_kit|ADC_gen:0:ADC_x|count\(13) & (!\ADC_kit|ADC_gen:0:ADC_x|count\(16) & !\ADC_kit|ADC_gen:0:ADC_x|count\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count\(14),
	datab => \ADC_kit|ADC_gen:0:ADC_x|count\(13),
	datac => \ADC_kit|ADC_gen:0:ADC_x|count\(16),
	datad => \ADC_kit|ADC_gen:0:ADC_x|count\(15),
	combout => \ADC_kit|ADC_gen:0:ADC_x|Equal1~5_combout\);

-- Location: LCCOMB_X8_Y11_N30
\ADC_kit|ADC_gen:0:ADC_x|Equal1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Equal1~9_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|Equal1~6_combout\ & (\ADC_kit|ADC_gen:0:ADC_x|Equal1~8_combout\ & (\ADC_kit|ADC_gen:0:ADC_x|Equal1~7_combout\ & \ADC_kit|ADC_gen:0:ADC_x|Equal1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|Equal1~6_combout\,
	datab => \ADC_kit|ADC_gen:0:ADC_x|Equal1~8_combout\,
	datac => \ADC_kit|ADC_gen:0:ADC_x|Equal1~7_combout\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|Equal1~5_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Equal1~9_combout\);

-- Location: LCCOMB_X8_Y10_N0
\ADC_kit|ADC_gen:0:ADC_x|Equal1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Equal1~10_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count\(0) & (\ADC_kit|ADC_gen:0:ADC_x|Equal1~9_combout\ & \ADC_kit|ADC_gen:0:ADC_x|Equal1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count\(0),
	datac => \ADC_kit|ADC_gen:0:ADC_x|Equal1~9_combout\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|Equal1~4_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Equal1~10_combout\);

-- Location: LCCOMB_X8_Y10_N26
\ADC_kit|ADC_gen:0:ADC_x|clk_toggles~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|clk_toggles~10_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|state~q\ & (\ADC_kit|ADC_gen:0:ADC_x|Equal1~10_combout\)) # (!\ADC_kit|ADC_gen:0:ADC_x|state~q\ & ((\PWM1|pwmA|ADC_clk~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_kit|ADC_gen:0:ADC_x|Equal1~10_combout\,
	datac => \PWM1|pwmA|ADC_clk~q\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|state~q\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles~10_combout\);

-- Location: FF_X7_Y10_N21
\ADC_kit|ADC_gen:0:ADC_x|clk_toggles[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[2]~11_combout\,
	sclr => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[4]~9_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(2));

-- Location: LCCOMB_X7_Y10_N22
\ADC_kit|ADC_gen:0:ADC_x|clk_toggles[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[3]~13_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(3) & (!\ADC_kit|ADC_gen:0:ADC_x|clk_toggles[2]~12\)) # (!\ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(3) & ((\ADC_kit|ADC_gen:0:ADC_x|clk_toggles[2]~12\) # (GND)))
-- \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[3]~14\ = CARRY((!\ADC_kit|ADC_gen:0:ADC_x|clk_toggles[2]~12\) # (!\ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(3),
	datad => VCC,
	cin => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[2]~12\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[3]~13_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[3]~14\);

-- Location: FF_X7_Y10_N23
\ADC_kit|ADC_gen:0:ADC_x|clk_toggles[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[3]~13_combout\,
	sclr => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[4]~9_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(3));

-- Location: LCCOMB_X7_Y10_N24
\ADC_kit|ADC_gen:0:ADC_x|clk_toggles[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[4]~15_combout\ = \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[3]~14\ $ (!\ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(4),
	cin => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[3]~14\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[4]~15_combout\);

-- Location: FF_X7_Y10_N25
\ADC_kit|ADC_gen:0:ADC_x|clk_toggles[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[4]~15_combout\,
	sclr => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[4]~9_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(4));

-- Location: LCCOMB_X7_Y10_N26
\ADC_kit|ADC_gen:0:ADC_x|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Equal3~0_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(2) & (\ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(3) & \ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(2),
	datac => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(3),
	datad => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(4),
	combout => \ADC_kit|ADC_gen:0:ADC_x|Equal3~0_combout\);

-- Location: LCCOMB_X7_Y10_N2
\ADC_kit|ADC_gen:0:ADC_x|clk_toggles[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[4]~9_combout\ = ((!\ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(1) & (\ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(0) & \ADC_kit|ADC_gen:0:ADC_x|Equal3~0_combout\))) # (!\ADC_kit|ADC_gen:0:ADC_x|state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(1),
	datab => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(0),
	datac => \ADC_kit|ADC_gen:0:ADC_x|Equal3~0_combout\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|state~q\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[4]~9_combout\);

-- Location: FF_X7_Y10_N17
\ADC_kit|ADC_gen:0:ADC_x|clk_toggles[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[0]~5_combout\,
	sclr => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[4]~9_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(0));

-- Location: FF_X7_Y10_N19
\ADC_kit|ADC_gen:0:ADC_x|clk_toggles[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[1]~7_combout\,
	sclr => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles[4]~9_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(1));

-- Location: LCCOMB_X7_Y10_N12
\ADC_kit|ADC_gen:0:ADC_x|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Equal3~1_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(1)) # ((!\ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(0)) # (!\ADC_kit|ADC_gen:0:ADC_x|Equal3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(1),
	datac => \ADC_kit|ADC_gen:0:ADC_x|Equal3~0_combout\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(0),
	combout => \ADC_kit|ADC_gen:0:ADC_x|Equal3~1_combout\);

-- Location: LCCOMB_X8_Y10_N18
\ADC_kit|ADC_gen:0:ADC_x|state~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|state~0_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|state~q\ & ((\ADC_kit|ADC_gen:0:ADC_x|Equal3~1_combout\) # ((!\ADC_kit|ADC_gen:0:ADC_x|Equal1~10_combout\)))) # (!\ADC_kit|ADC_gen:0:ADC_x|state~q\ & (((\PWM1|pwmA|ADC_clk~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|Equal3~1_combout\,
	datab => \PWM1|pwmA|ADC_clk~q\,
	datac => \ADC_kit|ADC_gen:0:ADC_x|state~q\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|Equal1~10_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|state~0_combout\);

-- Location: FF_X8_Y10_N19
\ADC_kit|ADC_gen:0:ADC_x|state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|state~q\);

-- Location: LCCOMB_X8_Y10_N24
\ADC_kit|ADC_gen:0:ADC_x|count[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\ = (\PWM1|pwmA|ADC_clk~q\) # (\ADC_kit|ADC_gen:0:ADC_x|state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1|pwmA|ADC_clk~q\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|state~q\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\);

-- Location: FF_X10_Y11_N1
\ADC_kit|ADC_gen:0:ADC_x|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|Add5~94_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|count\(1));

-- Location: LCCOMB_X9_Y11_N4
\ADC_kit|ADC_gen:0:ADC_x|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~4_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|count\(2) & (\ADC_kit|ADC_gen:0:ADC_x|Add5~3\ $ (GND))) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(2) & (!\ADC_kit|ADC_gen:0:ADC_x|Add5~3\ & VCC))
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~5\ = CARRY((\ADC_kit|ADC_gen:0:ADC_x|count\(2) & !\ADC_kit|ADC_gen:0:ADC_x|Add5~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_kit|ADC_gen:0:ADC_x|count\(2),
	datad => VCC,
	cin => \ADC_kit|ADC_gen:0:ADC_x|Add5~3\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~4_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|Add5~5\);

-- Location: LCCOMB_X10_Y10_N12
\ADC_kit|ADC_gen:0:ADC_x|Add5~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~93_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\ & \ADC_kit|ADC_gen:0:ADC_x|Add5~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\,
	datac => \ADC_kit|ADC_gen:0:ADC_x|Add5~4_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~93_combout\);

-- Location: FF_X10_Y10_N13
\ADC_kit|ADC_gen:0:ADC_x|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|Add5~93_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|count\(2));

-- Location: LCCOMB_X9_Y11_N6
\ADC_kit|ADC_gen:0:ADC_x|Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~6_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|count\(3) & (!\ADC_kit|ADC_gen:0:ADC_x|Add5~5\)) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(3) & ((\ADC_kit|ADC_gen:0:ADC_x|Add5~5\) # (GND)))
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~7\ = CARRY((!\ADC_kit|ADC_gen:0:ADC_x|Add5~5\) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count\(3),
	datad => VCC,
	cin => \ADC_kit|ADC_gen:0:ADC_x|Add5~5\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~6_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|Add5~7\);

-- Location: LCCOMB_X10_Y10_N10
\ADC_kit|ADC_gen:0:ADC_x|Add5~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~92_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\ & \ADC_kit|ADC_gen:0:ADC_x|Add5~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\,
	datac => \ADC_kit|ADC_gen:0:ADC_x|Add5~6_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~92_combout\);

-- Location: FF_X10_Y10_N11
\ADC_kit|ADC_gen:0:ADC_x|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|Add5~92_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|count\(3));

-- Location: LCCOMB_X9_Y11_N8
\ADC_kit|ADC_gen:0:ADC_x|Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~8_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|count\(4) & (\ADC_kit|ADC_gen:0:ADC_x|Add5~7\ $ (GND))) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(4) & (!\ADC_kit|ADC_gen:0:ADC_x|Add5~7\ & VCC))
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~9\ = CARRY((\ADC_kit|ADC_gen:0:ADC_x|count\(4) & !\ADC_kit|ADC_gen:0:ADC_x|Add5~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_kit|ADC_gen:0:ADC_x|count\(4),
	datad => VCC,
	cin => \ADC_kit|ADC_gen:0:ADC_x|Add5~7\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~8_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|Add5~9\);

-- Location: LCCOMB_X10_Y10_N8
\ADC_kit|ADC_gen:0:ADC_x|Add5~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~91_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\ & \ADC_kit|ADC_gen:0:ADC_x|Add5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\,
	datac => \ADC_kit|ADC_gen:0:ADC_x|Add5~8_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~91_combout\);

-- Location: FF_X10_Y10_N9
\ADC_kit|ADC_gen:0:ADC_x|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|Add5~91_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|count\(4));

-- Location: LCCOMB_X9_Y11_N10
\ADC_kit|ADC_gen:0:ADC_x|Add5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~10_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|count\(5) & (!\ADC_kit|ADC_gen:0:ADC_x|Add5~9\)) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(5) & ((\ADC_kit|ADC_gen:0:ADC_x|Add5~9\) # (GND)))
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~11\ = CARRY((!\ADC_kit|ADC_gen:0:ADC_x|Add5~9\) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count\(5),
	datad => VCC,
	cin => \ADC_kit|ADC_gen:0:ADC_x|Add5~9\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~10_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|Add5~11\);

-- Location: LCCOMB_X8_Y11_N26
\ADC_kit|ADC_gen:0:ADC_x|Add5~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~90_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\ & \ADC_kit|ADC_gen:0:ADC_x|Add5~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\,
	datac => \ADC_kit|ADC_gen:0:ADC_x|Add5~10_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~90_combout\);

-- Location: FF_X8_Y11_N27
\ADC_kit|ADC_gen:0:ADC_x|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|Add5~90_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|count\(5));

-- Location: LCCOMB_X9_Y11_N12
\ADC_kit|ADC_gen:0:ADC_x|Add5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~12_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|count\(6) & (\ADC_kit|ADC_gen:0:ADC_x|Add5~11\ $ (GND))) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(6) & (!\ADC_kit|ADC_gen:0:ADC_x|Add5~11\ & VCC))
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~13\ = CARRY((\ADC_kit|ADC_gen:0:ADC_x|count\(6) & !\ADC_kit|ADC_gen:0:ADC_x|Add5~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count\(6),
	datad => VCC,
	cin => \ADC_kit|ADC_gen:0:ADC_x|Add5~11\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~12_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|Add5~13\);

-- Location: LCCOMB_X8_Y11_N0
\ADC_kit|ADC_gen:0:ADC_x|Add5~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~89_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\ & \ADC_kit|ADC_gen:0:ADC_x|Add5~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\,
	datac => \ADC_kit|ADC_gen:0:ADC_x|Add5~12_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~89_combout\);

-- Location: FF_X8_Y11_N1
\ADC_kit|ADC_gen:0:ADC_x|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|Add5~89_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|count\(6));

-- Location: LCCOMB_X9_Y11_N14
\ADC_kit|ADC_gen:0:ADC_x|Add5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~14_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|count\(7) & (!\ADC_kit|ADC_gen:0:ADC_x|Add5~13\)) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(7) & ((\ADC_kit|ADC_gen:0:ADC_x|Add5~13\) # (GND)))
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~15\ = CARRY((!\ADC_kit|ADC_gen:0:ADC_x|Add5~13\) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_kit|ADC_gen:0:ADC_x|count\(7),
	datad => VCC,
	cin => \ADC_kit|ADC_gen:0:ADC_x|Add5~13\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~14_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|Add5~15\);

-- Location: LCCOMB_X8_Y11_N22
\ADC_kit|ADC_gen:0:ADC_x|Add5~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~88_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\ & \ADC_kit|ADC_gen:0:ADC_x|Add5~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\,
	datac => \ADC_kit|ADC_gen:0:ADC_x|Add5~14_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~88_combout\);

-- Location: FF_X8_Y11_N23
\ADC_kit|ADC_gen:0:ADC_x|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|Add5~88_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|count\(7));

-- Location: LCCOMB_X9_Y11_N16
\ADC_kit|ADC_gen:0:ADC_x|Add5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~16_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|count\(8) & (\ADC_kit|ADC_gen:0:ADC_x|Add5~15\ $ (GND))) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(8) & (!\ADC_kit|ADC_gen:0:ADC_x|Add5~15\ & VCC))
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~17\ = CARRY((\ADC_kit|ADC_gen:0:ADC_x|count\(8) & !\ADC_kit|ADC_gen:0:ADC_x|Add5~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_kit|ADC_gen:0:ADC_x|count\(8),
	datad => VCC,
	cin => \ADC_kit|ADC_gen:0:ADC_x|Add5~15\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~16_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|Add5~17\);

-- Location: LCCOMB_X8_Y11_N28
\ADC_kit|ADC_gen:0:ADC_x|Add5~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~87_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\ & \ADC_kit|ADC_gen:0:ADC_x|Add5~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|Add5~16_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~87_combout\);

-- Location: FF_X8_Y11_N29
\ADC_kit|ADC_gen:0:ADC_x|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|Add5~87_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|count\(8));

-- Location: LCCOMB_X9_Y11_N18
\ADC_kit|ADC_gen:0:ADC_x|Add5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~18_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|count\(9) & (!\ADC_kit|ADC_gen:0:ADC_x|Add5~17\)) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(9) & ((\ADC_kit|ADC_gen:0:ADC_x|Add5~17\) # (GND)))
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~19\ = CARRY((!\ADC_kit|ADC_gen:0:ADC_x|Add5~17\) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count\(9),
	datad => VCC,
	cin => \ADC_kit|ADC_gen:0:ADC_x|Add5~17\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~18_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|Add5~19\);

-- Location: LCCOMB_X8_Y11_N16
\ADC_kit|ADC_gen:0:ADC_x|Add5~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~86_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\ & \ADC_kit|ADC_gen:0:ADC_x|Add5~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|Add5~18_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~86_combout\);

-- Location: FF_X8_Y11_N17
\ADC_kit|ADC_gen:0:ADC_x|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|Add5~86_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|count\(9));

-- Location: LCCOMB_X9_Y11_N20
\ADC_kit|ADC_gen:0:ADC_x|Add5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~20_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|count\(10) & (\ADC_kit|ADC_gen:0:ADC_x|Add5~19\ $ (GND))) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(10) & (!\ADC_kit|ADC_gen:0:ADC_x|Add5~19\ & VCC))
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~21\ = CARRY((\ADC_kit|ADC_gen:0:ADC_x|count\(10) & !\ADC_kit|ADC_gen:0:ADC_x|Add5~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_kit|ADC_gen:0:ADC_x|count\(10),
	datad => VCC,
	cin => \ADC_kit|ADC_gen:0:ADC_x|Add5~19\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~20_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|Add5~21\);

-- Location: LCCOMB_X8_Y11_N6
\ADC_kit|ADC_gen:0:ADC_x|Add5~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~85_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\ & \ADC_kit|ADC_gen:0:ADC_x|Add5~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\,
	datac => \ADC_kit|ADC_gen:0:ADC_x|Add5~20_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~85_combout\);

-- Location: FF_X8_Y11_N7
\ADC_kit|ADC_gen:0:ADC_x|count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|Add5~85_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|count\(10));

-- Location: LCCOMB_X9_Y11_N22
\ADC_kit|ADC_gen:0:ADC_x|Add5~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~22_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|count\(11) & (!\ADC_kit|ADC_gen:0:ADC_x|Add5~21\)) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(11) & ((\ADC_kit|ADC_gen:0:ADC_x|Add5~21\) # (GND)))
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~23\ = CARRY((!\ADC_kit|ADC_gen:0:ADC_x|Add5~21\) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_kit|ADC_gen:0:ADC_x|count\(11),
	datad => VCC,
	cin => \ADC_kit|ADC_gen:0:ADC_x|Add5~21\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~22_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|Add5~23\);

-- Location: LCCOMB_X8_Y11_N20
\ADC_kit|ADC_gen:0:ADC_x|Add5~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~84_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\ & \ADC_kit|ADC_gen:0:ADC_x|Add5~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|Add5~22_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~84_combout\);

-- Location: FF_X8_Y11_N21
\ADC_kit|ADC_gen:0:ADC_x|count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|Add5~84_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|count\(11));

-- Location: LCCOMB_X9_Y11_N24
\ADC_kit|ADC_gen:0:ADC_x|Add5~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~24_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|count\(12) & (\ADC_kit|ADC_gen:0:ADC_x|Add5~23\ $ (GND))) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(12) & (!\ADC_kit|ADC_gen:0:ADC_x|Add5~23\ & VCC))
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~25\ = CARRY((\ADC_kit|ADC_gen:0:ADC_x|count\(12) & !\ADC_kit|ADC_gen:0:ADC_x|Add5~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count\(12),
	datad => VCC,
	cin => \ADC_kit|ADC_gen:0:ADC_x|Add5~23\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~24_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|Add5~25\);

-- Location: LCCOMB_X8_Y11_N2
\ADC_kit|ADC_gen:0:ADC_x|Add5~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~83_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\ & \ADC_kit|ADC_gen:0:ADC_x|Add5~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|Add5~24_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~83_combout\);

-- Location: FF_X8_Y11_N3
\ADC_kit|ADC_gen:0:ADC_x|count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|Add5~83_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|count\(12));

-- Location: LCCOMB_X9_Y11_N26
\ADC_kit|ADC_gen:0:ADC_x|Add5~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~26_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|count\(13) & (!\ADC_kit|ADC_gen:0:ADC_x|Add5~25\)) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(13) & ((\ADC_kit|ADC_gen:0:ADC_x|Add5~25\) # (GND)))
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~27\ = CARRY((!\ADC_kit|ADC_gen:0:ADC_x|Add5~25\) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count\(13),
	datad => VCC,
	cin => \ADC_kit|ADC_gen:0:ADC_x|Add5~25\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~26_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|Add5~27\);

-- Location: LCCOMB_X8_Y11_N14
\ADC_kit|ADC_gen:0:ADC_x|Add5~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~82_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\ & \ADC_kit|ADC_gen:0:ADC_x|Add5~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|Add5~26_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~82_combout\);

-- Location: FF_X8_Y11_N15
\ADC_kit|ADC_gen:0:ADC_x|count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|Add5~82_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|count\(13));

-- Location: LCCOMB_X9_Y11_N28
\ADC_kit|ADC_gen:0:ADC_x|Add5~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~28_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|count\(14) & (\ADC_kit|ADC_gen:0:ADC_x|Add5~27\ $ (GND))) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(14) & (!\ADC_kit|ADC_gen:0:ADC_x|Add5~27\ & VCC))
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~29\ = CARRY((\ADC_kit|ADC_gen:0:ADC_x|count\(14) & !\ADC_kit|ADC_gen:0:ADC_x|Add5~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count\(14),
	datad => VCC,
	cin => \ADC_kit|ADC_gen:0:ADC_x|Add5~27\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~28_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|Add5~29\);

-- Location: LCCOMB_X8_Y11_N12
\ADC_kit|ADC_gen:0:ADC_x|Add5~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~81_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\ & \ADC_kit|ADC_gen:0:ADC_x|Add5~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|Add5~28_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~81_combout\);

-- Location: FF_X8_Y11_N13
\ADC_kit|ADC_gen:0:ADC_x|count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|Add5~81_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|count\(14));

-- Location: LCCOMB_X9_Y11_N30
\ADC_kit|ADC_gen:0:ADC_x|Add5~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~30_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|count\(15) & (!\ADC_kit|ADC_gen:0:ADC_x|Add5~29\)) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(15) & ((\ADC_kit|ADC_gen:0:ADC_x|Add5~29\) # (GND)))
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~31\ = CARRY((!\ADC_kit|ADC_gen:0:ADC_x|Add5~29\) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_kit|ADC_gen:0:ADC_x|count\(15),
	datad => VCC,
	cin => \ADC_kit|ADC_gen:0:ADC_x|Add5~29\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~30_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|Add5~31\);

-- Location: LCCOMB_X8_Y11_N18
\ADC_kit|ADC_gen:0:ADC_x|Add5~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~80_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\ & \ADC_kit|ADC_gen:0:ADC_x|Add5~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\,
	datac => \ADC_kit|ADC_gen:0:ADC_x|Add5~30_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~80_combout\);

-- Location: FF_X8_Y11_N19
\ADC_kit|ADC_gen:0:ADC_x|count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|Add5~80_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|count\(15));

-- Location: LCCOMB_X9_Y10_N0
\ADC_kit|ADC_gen:0:ADC_x|Add5~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~32_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|count\(16) & (\ADC_kit|ADC_gen:0:ADC_x|Add5~31\ $ (GND))) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(16) & (!\ADC_kit|ADC_gen:0:ADC_x|Add5~31\ & VCC))
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~33\ = CARRY((\ADC_kit|ADC_gen:0:ADC_x|count\(16) & !\ADC_kit|ADC_gen:0:ADC_x|Add5~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count\(16),
	datad => VCC,
	cin => \ADC_kit|ADC_gen:0:ADC_x|Add5~31\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~32_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|Add5~33\);

-- Location: LCCOMB_X8_Y11_N8
\ADC_kit|ADC_gen:0:ADC_x|Add5~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~79_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\ & \ADC_kit|ADC_gen:0:ADC_x|Add5~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|Add5~32_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~79_combout\);

-- Location: FF_X8_Y11_N9
\ADC_kit|ADC_gen:0:ADC_x|count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|Add5~79_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|count\(16));

-- Location: LCCOMB_X9_Y10_N2
\ADC_kit|ADC_gen:0:ADC_x|Add5~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~34_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|count\(17) & (!\ADC_kit|ADC_gen:0:ADC_x|Add5~33\)) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(17) & ((\ADC_kit|ADC_gen:0:ADC_x|Add5~33\) # (GND)))
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~35\ = CARRY((!\ADC_kit|ADC_gen:0:ADC_x|Add5~33\) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count\(17),
	datad => VCC,
	cin => \ADC_kit|ADC_gen:0:ADC_x|Add5~33\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~34_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|Add5~35\);

-- Location: LCCOMB_X10_Y10_N20
\ADC_kit|ADC_gen:0:ADC_x|Add5~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~78_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\ & \ADC_kit|ADC_gen:0:ADC_x|Add5~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|Add5~34_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~78_combout\);

-- Location: FF_X10_Y10_N21
\ADC_kit|ADC_gen:0:ADC_x|count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|Add5~78_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|count\(17));

-- Location: LCCOMB_X9_Y10_N4
\ADC_kit|ADC_gen:0:ADC_x|Add5~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~36_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|count\(18) & (\ADC_kit|ADC_gen:0:ADC_x|Add5~35\ $ (GND))) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(18) & (!\ADC_kit|ADC_gen:0:ADC_x|Add5~35\ & VCC))
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~37\ = CARRY((\ADC_kit|ADC_gen:0:ADC_x|count\(18) & !\ADC_kit|ADC_gen:0:ADC_x|Add5~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count\(18),
	datad => VCC,
	cin => \ADC_kit|ADC_gen:0:ADC_x|Add5~35\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~36_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|Add5~37\);

-- Location: LCCOMB_X10_Y10_N2
\ADC_kit|ADC_gen:0:ADC_x|Add5~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~77_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\ & \ADC_kit|ADC_gen:0:ADC_x|Add5~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\,
	datac => \ADC_kit|ADC_gen:0:ADC_x|Add5~36_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~77_combout\);

-- Location: FF_X10_Y10_N3
\ADC_kit|ADC_gen:0:ADC_x|count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|Add5~77_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|count\(18));

-- Location: LCCOMB_X9_Y10_N6
\ADC_kit|ADC_gen:0:ADC_x|Add5~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~38_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|count\(19) & (!\ADC_kit|ADC_gen:0:ADC_x|Add5~37\)) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(19) & ((\ADC_kit|ADC_gen:0:ADC_x|Add5~37\) # (GND)))
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~39\ = CARRY((!\ADC_kit|ADC_gen:0:ADC_x|Add5~37\) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_kit|ADC_gen:0:ADC_x|count\(19),
	datad => VCC,
	cin => \ADC_kit|ADC_gen:0:ADC_x|Add5~37\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~38_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|Add5~39\);

-- Location: LCCOMB_X10_Y10_N24
\ADC_kit|ADC_gen:0:ADC_x|Add5~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~76_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\ & \ADC_kit|ADC_gen:0:ADC_x|Add5~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\,
	datac => \ADC_kit|ADC_gen:0:ADC_x|Add5~38_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~76_combout\);

-- Location: FF_X10_Y10_N25
\ADC_kit|ADC_gen:0:ADC_x|count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|Add5~76_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|count\(19));

-- Location: LCCOMB_X9_Y10_N8
\ADC_kit|ADC_gen:0:ADC_x|Add5~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~40_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|count\(20) & (\ADC_kit|ADC_gen:0:ADC_x|Add5~39\ $ (GND))) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(20) & (!\ADC_kit|ADC_gen:0:ADC_x|Add5~39\ & VCC))
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~41\ = CARRY((\ADC_kit|ADC_gen:0:ADC_x|count\(20) & !\ADC_kit|ADC_gen:0:ADC_x|Add5~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_kit|ADC_gen:0:ADC_x|count\(20),
	datad => VCC,
	cin => \ADC_kit|ADC_gen:0:ADC_x|Add5~39\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~40_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|Add5~41\);

-- Location: LCCOMB_X10_Y10_N22
\ADC_kit|ADC_gen:0:ADC_x|Add5~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~75_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\ & \ADC_kit|ADC_gen:0:ADC_x|Add5~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|Add5~40_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~75_combout\);

-- Location: FF_X10_Y10_N23
\ADC_kit|ADC_gen:0:ADC_x|count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|Add5~75_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|count\(20));

-- Location: LCCOMB_X9_Y10_N10
\ADC_kit|ADC_gen:0:ADC_x|Add5~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~42_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|count\(21) & (!\ADC_kit|ADC_gen:0:ADC_x|Add5~41\)) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(21) & ((\ADC_kit|ADC_gen:0:ADC_x|Add5~41\) # (GND)))
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~43\ = CARRY((!\ADC_kit|ADC_gen:0:ADC_x|Add5~41\) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count\(21),
	datad => VCC,
	cin => \ADC_kit|ADC_gen:0:ADC_x|Add5~41\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~42_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|Add5~43\);

-- Location: LCCOMB_X10_Y10_N4
\ADC_kit|ADC_gen:0:ADC_x|Add5~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~74_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\ & \ADC_kit|ADC_gen:0:ADC_x|Add5~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|Add5~42_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~74_combout\);

-- Location: FF_X10_Y10_N5
\ADC_kit|ADC_gen:0:ADC_x|count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|Add5~74_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|count\(21));

-- Location: LCCOMB_X9_Y10_N12
\ADC_kit|ADC_gen:0:ADC_x|Add5~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~44_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|count\(22) & (\ADC_kit|ADC_gen:0:ADC_x|Add5~43\ $ (GND))) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(22) & (!\ADC_kit|ADC_gen:0:ADC_x|Add5~43\ & VCC))
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~45\ = CARRY((\ADC_kit|ADC_gen:0:ADC_x|count\(22) & !\ADC_kit|ADC_gen:0:ADC_x|Add5~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_kit|ADC_gen:0:ADC_x|count\(22),
	datad => VCC,
	cin => \ADC_kit|ADC_gen:0:ADC_x|Add5~43\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~44_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|Add5~45\);

-- Location: LCCOMB_X10_Y10_N18
\ADC_kit|ADC_gen:0:ADC_x|Add5~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~73_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\ & \ADC_kit|ADC_gen:0:ADC_x|Add5~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|Add5~44_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~73_combout\);

-- Location: FF_X10_Y10_N19
\ADC_kit|ADC_gen:0:ADC_x|count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|Add5~73_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|count\(22));

-- Location: LCCOMB_X9_Y10_N14
\ADC_kit|ADC_gen:0:ADC_x|Add5~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~46_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|count\(23) & (!\ADC_kit|ADC_gen:0:ADC_x|Add5~45\)) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(23) & ((\ADC_kit|ADC_gen:0:ADC_x|Add5~45\) # (GND)))
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~47\ = CARRY((!\ADC_kit|ADC_gen:0:ADC_x|Add5~45\) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count\(23),
	datad => VCC,
	cin => \ADC_kit|ADC_gen:0:ADC_x|Add5~45\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~46_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|Add5~47\);

-- Location: LCCOMB_X11_Y10_N10
\ADC_kit|ADC_gen:0:ADC_x|Add5~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~72_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\ & \ADC_kit|ADC_gen:0:ADC_x|Add5~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|Add5~46_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~72_combout\);

-- Location: FF_X11_Y10_N11
\ADC_kit|ADC_gen:0:ADC_x|count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|Add5~72_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|count\(23));

-- Location: LCCOMB_X9_Y10_N16
\ADC_kit|ADC_gen:0:ADC_x|Add5~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~48_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|count\(24) & (\ADC_kit|ADC_gen:0:ADC_x|Add5~47\ $ (GND))) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(24) & (!\ADC_kit|ADC_gen:0:ADC_x|Add5~47\ & VCC))
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~49\ = CARRY((\ADC_kit|ADC_gen:0:ADC_x|count\(24) & !\ADC_kit|ADC_gen:0:ADC_x|Add5~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_kit|ADC_gen:0:ADC_x|count\(24),
	datad => VCC,
	cin => \ADC_kit|ADC_gen:0:ADC_x|Add5~47\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~48_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|Add5~49\);

-- Location: LCCOMB_X11_Y10_N8
\ADC_kit|ADC_gen:0:ADC_x|Add5~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~71_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\ & \ADC_kit|ADC_gen:0:ADC_x|Add5~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|Add5~48_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~71_combout\);

-- Location: FF_X11_Y10_N9
\ADC_kit|ADC_gen:0:ADC_x|count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|Add5~71_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|count\(24));

-- Location: LCCOMB_X9_Y10_N18
\ADC_kit|ADC_gen:0:ADC_x|Add5~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~50_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|count\(25) & (!\ADC_kit|ADC_gen:0:ADC_x|Add5~49\)) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(25) & ((\ADC_kit|ADC_gen:0:ADC_x|Add5~49\) # (GND)))
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~51\ = CARRY((!\ADC_kit|ADC_gen:0:ADC_x|Add5~49\) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_kit|ADC_gen:0:ADC_x|count\(25),
	datad => VCC,
	cin => \ADC_kit|ADC_gen:0:ADC_x|Add5~49\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~50_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|Add5~51\);

-- Location: LCCOMB_X10_Y10_N14
\ADC_kit|ADC_gen:0:ADC_x|Add5~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~70_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\ & \ADC_kit|ADC_gen:0:ADC_x|Add5~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\,
	datac => \ADC_kit|ADC_gen:0:ADC_x|Add5~50_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~70_combout\);

-- Location: FF_X10_Y10_N15
\ADC_kit|ADC_gen:0:ADC_x|count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|Add5~70_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|count\(25));

-- Location: LCCOMB_X9_Y10_N20
\ADC_kit|ADC_gen:0:ADC_x|Add5~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~52_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|count\(26) & (\ADC_kit|ADC_gen:0:ADC_x|Add5~51\ $ (GND))) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(26) & (!\ADC_kit|ADC_gen:0:ADC_x|Add5~51\ & VCC))
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~53\ = CARRY((\ADC_kit|ADC_gen:0:ADC_x|count\(26) & !\ADC_kit|ADC_gen:0:ADC_x|Add5~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_kit|ADC_gen:0:ADC_x|count\(26),
	datad => VCC,
	cin => \ADC_kit|ADC_gen:0:ADC_x|Add5~51\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~52_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|Add5~53\);

-- Location: LCCOMB_X10_Y10_N28
\ADC_kit|ADC_gen:0:ADC_x|Add5~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~69_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\ & \ADC_kit|ADC_gen:0:ADC_x|Add5~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|Add5~52_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~69_combout\);

-- Location: FF_X10_Y10_N29
\ADC_kit|ADC_gen:0:ADC_x|count[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|Add5~69_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|count\(26));

-- Location: LCCOMB_X9_Y10_N22
\ADC_kit|ADC_gen:0:ADC_x|Add5~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~54_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|count\(27) & (!\ADC_kit|ADC_gen:0:ADC_x|Add5~53\)) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(27) & ((\ADC_kit|ADC_gen:0:ADC_x|Add5~53\) # (GND)))
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~55\ = CARRY((!\ADC_kit|ADC_gen:0:ADC_x|Add5~53\) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count\(27),
	datad => VCC,
	cin => \ADC_kit|ADC_gen:0:ADC_x|Add5~53\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~54_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|Add5~55\);

-- Location: LCCOMB_X10_Y10_N26
\ADC_kit|ADC_gen:0:ADC_x|Add5~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~68_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\ & \ADC_kit|ADC_gen:0:ADC_x|Add5~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|Add5~54_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~68_combout\);

-- Location: FF_X10_Y10_N27
\ADC_kit|ADC_gen:0:ADC_x|count[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|Add5~68_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|count\(27));

-- Location: LCCOMB_X9_Y10_N24
\ADC_kit|ADC_gen:0:ADC_x|Add5~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~56_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|count\(28) & (\ADC_kit|ADC_gen:0:ADC_x|Add5~55\ $ (GND))) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(28) & (!\ADC_kit|ADC_gen:0:ADC_x|Add5~55\ & VCC))
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~57\ = CARRY((\ADC_kit|ADC_gen:0:ADC_x|count\(28) & !\ADC_kit|ADC_gen:0:ADC_x|Add5~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_kit|ADC_gen:0:ADC_x|count\(28),
	datad => VCC,
	cin => \ADC_kit|ADC_gen:0:ADC_x|Add5~55\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~56_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|Add5~57\);

-- Location: LCCOMB_X10_Y10_N0
\ADC_kit|ADC_gen:0:ADC_x|Add5~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~67_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\ & \ADC_kit|ADC_gen:0:ADC_x|Add5~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|Add5~56_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~67_combout\);

-- Location: FF_X10_Y10_N1
\ADC_kit|ADC_gen:0:ADC_x|count[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|Add5~67_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|count\(28));

-- Location: LCCOMB_X9_Y10_N26
\ADC_kit|ADC_gen:0:ADC_x|Add5~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~58_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|count\(29) & (!\ADC_kit|ADC_gen:0:ADC_x|Add5~57\)) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(29) & ((\ADC_kit|ADC_gen:0:ADC_x|Add5~57\) # (GND)))
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~59\ = CARRY((!\ADC_kit|ADC_gen:0:ADC_x|Add5~57\) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count\(29),
	datad => VCC,
	cin => \ADC_kit|ADC_gen:0:ADC_x|Add5~57\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~58_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|Add5~59\);

-- Location: LCCOMB_X8_Y10_N16
\ADC_kit|ADC_gen:0:ADC_x|Add5~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~66_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\ & \ADC_kit|ADC_gen:0:ADC_x|Add5~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|Add5~58_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~66_combout\);

-- Location: FF_X8_Y10_N17
\ADC_kit|ADC_gen:0:ADC_x|count[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|Add5~66_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|count\(29));

-- Location: LCCOMB_X9_Y10_N28
\ADC_kit|ADC_gen:0:ADC_x|Add5~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~60_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|count\(30) & (\ADC_kit|ADC_gen:0:ADC_x|Add5~59\ $ (GND))) # (!\ADC_kit|ADC_gen:0:ADC_x|count\(30) & (!\ADC_kit|ADC_gen:0:ADC_x|Add5~59\ & VCC))
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~61\ = CARRY((\ADC_kit|ADC_gen:0:ADC_x|count\(30) & !\ADC_kit|ADC_gen:0:ADC_x|Add5~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count\(30),
	datad => VCC,
	cin => \ADC_kit|ADC_gen:0:ADC_x|Add5~59\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~60_combout\,
	cout => \ADC_kit|ADC_gen:0:ADC_x|Add5~61\);

-- Location: LCCOMB_X8_Y10_N14
\ADC_kit|ADC_gen:0:ADC_x|Add5~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~65_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|Add5~60_combout\ & !\ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|Add5~60_combout\,
	datac => \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~65_combout\);

-- Location: FF_X8_Y10_N15
\ADC_kit|ADC_gen:0:ADC_x|count[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|Add5~65_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|count\(30));

-- Location: LCCOMB_X9_Y10_N30
\ADC_kit|ADC_gen:0:ADC_x|Add5~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~62_combout\ = \ADC_kit|ADC_gen:0:ADC_x|Add5~61\ $ (!\ADC_kit|ADC_gen:0:ADC_x|count\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ADC_kit|ADC_gen:0:ADC_x|count\(31),
	cin => \ADC_kit|ADC_gen:0:ADC_x|Add5~61\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~62_combout\);

-- Location: LCCOMB_X8_Y10_N12
\ADC_kit|ADC_gen:0:ADC_x|Add5~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~64_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\) # (!\ADC_kit|ADC_gen:0:ADC_x|Add5~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\,
	datac => \ADC_kit|ADC_gen:0:ADC_x|Add5~62_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~64_combout\);

-- Location: FF_X8_Y10_N13
\ADC_kit|ADC_gen:0:ADC_x|count[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|Add5~64_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|count\(31));

-- Location: LCCOMB_X8_Y10_N2
\ADC_kit|ADC_gen:0:ADC_x|clk_ratio[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|clk_ratio[31]~0_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|clk_ratio\(31)) # ((\PWM1|pwmA|ADC_clk~q\ & !\ADC_kit|ADC_gen:0:ADC_x|state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PWM1|pwmA|ADC_clk~q\,
	datac => \ADC_kit|ADC_gen:0:ADC_x|clk_ratio\(31),
	datad => \ADC_kit|ADC_gen:0:ADC_x|state~q\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|clk_ratio[31]~0_combout\);

-- Location: FF_X8_Y10_N3
\ADC_kit|ADC_gen:0:ADC_x|clk_ratio[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|clk_ratio[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|clk_ratio\(31));

-- Location: LCCOMB_X8_Y10_N10
\ADC_kit|ADC_gen:0:ADC_x|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Equal1~0_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count\(30) & (!\ADC_kit|ADC_gen:0:ADC_x|count\(29) & (\ADC_kit|ADC_gen:0:ADC_x|count\(31) $ (!\ADC_kit|ADC_gen:0:ADC_x|clk_ratio\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count\(31),
	datab => \ADC_kit|ADC_gen:0:ADC_x|clk_ratio\(31),
	datac => \ADC_kit|ADC_gen:0:ADC_x|count\(30),
	datad => \ADC_kit|ADC_gen:0:ADC_x|count\(29),
	combout => \ADC_kit|ADC_gen:0:ADC_x|Equal1~0_combout\);

-- Location: LCCOMB_X10_Y10_N16
\ADC_kit|ADC_gen:0:ADC_x|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Equal1~1_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count\(27) & (!\ADC_kit|ADC_gen:0:ADC_x|count\(26) & (!\ADC_kit|ADC_gen:0:ADC_x|count\(25) & !\ADC_kit|ADC_gen:0:ADC_x|count\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count\(27),
	datab => \ADC_kit|ADC_gen:0:ADC_x|count\(26),
	datac => \ADC_kit|ADC_gen:0:ADC_x|count\(25),
	datad => \ADC_kit|ADC_gen:0:ADC_x|count\(28),
	combout => \ADC_kit|ADC_gen:0:ADC_x|Equal1~1_combout\);

-- Location: LCCOMB_X10_Y10_N6
\ADC_kit|ADC_gen:0:ADC_x|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Equal1~3_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count\(17) & (!\ADC_kit|ADC_gen:0:ADC_x|count\(19) & (!\ADC_kit|ADC_gen:0:ADC_x|count\(20) & !\ADC_kit|ADC_gen:0:ADC_x|count\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count\(17),
	datab => \ADC_kit|ADC_gen:0:ADC_x|count\(19),
	datac => \ADC_kit|ADC_gen:0:ADC_x|count\(20),
	datad => \ADC_kit|ADC_gen:0:ADC_x|count\(18),
	combout => \ADC_kit|ADC_gen:0:ADC_x|Equal1~3_combout\);

-- Location: LCCOMB_X11_Y10_N28
\ADC_kit|ADC_gen:0:ADC_x|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Equal1~2_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count\(23) & (!\ADC_kit|ADC_gen:0:ADC_x|count\(22) & (!\ADC_kit|ADC_gen:0:ADC_x|count\(21) & !\ADC_kit|ADC_gen:0:ADC_x|count\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count\(23),
	datab => \ADC_kit|ADC_gen:0:ADC_x|count\(22),
	datac => \ADC_kit|ADC_gen:0:ADC_x|count\(21),
	datad => \ADC_kit|ADC_gen:0:ADC_x|count\(24),
	combout => \ADC_kit|ADC_gen:0:ADC_x|Equal1~2_combout\);

-- Location: LCCOMB_X8_Y10_N28
\ADC_kit|ADC_gen:0:ADC_x|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Equal1~4_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|Equal1~0_combout\ & (\ADC_kit|ADC_gen:0:ADC_x|Equal1~1_combout\ & (\ADC_kit|ADC_gen:0:ADC_x|Equal1~3_combout\ & \ADC_kit|ADC_gen:0:ADC_x|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|Equal1~0_combout\,
	datab => \ADC_kit|ADC_gen:0:ADC_x|Equal1~1_combout\,
	datac => \ADC_kit|ADC_gen:0:ADC_x|Equal1~3_combout\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|Equal1~2_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Equal1~4_combout\);

-- Location: LCCOMB_X8_Y10_N22
\ADC_kit|ADC_gen:0:ADC_x|count[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\ = ((!\ADC_kit|ADC_gen:0:ADC_x|count\(0) & (\ADC_kit|ADC_gen:0:ADC_x|Equal1~4_combout\ & \ADC_kit|ADC_gen:0:ADC_x|Equal1~9_combout\))) # (!\ADC_kit|ADC_gen:0:ADC_x|state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count\(0),
	datab => \ADC_kit|ADC_gen:0:ADC_x|Equal1~4_combout\,
	datac => \ADC_kit|ADC_gen:0:ADC_x|Equal1~9_combout\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|state~q\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\);

-- Location: LCCOMB_X8_Y10_N30
\ADC_kit|ADC_gen:0:ADC_x|Add5~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|Add5~95_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\ & !\ADC_kit|ADC_gen:0:ADC_x|Add5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_kit|ADC_gen:0:ADC_x|count[0]~0_combout\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|Add5~0_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|Add5~95_combout\);

-- Location: FF_X8_Y10_N31
\ADC_kit|ADC_gen:0:ADC_x|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|Add5~95_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|count\(0));

-- Location: LCCOMB_X8_Y10_N4
\ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~0_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|count\(0) & (\ADC_kit|ADC_gen:0:ADC_x|Equal1~4_combout\ & (\ADC_kit|ADC_gen:0:ADC_x|Equal1~9_combout\ & \ADC_kit|ADC_gen:0:ADC_x|state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|count\(0),
	datab => \ADC_kit|ADC_gen:0:ADC_x|Equal1~4_combout\,
	datac => \ADC_kit|ADC_gen:0:ADC_x|Equal1~9_combout\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|state~q\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~0_combout\);

-- Location: LCCOMB_X7_Y10_N10
\ADC_kit|ADC_gen:0:ADC_x|assert_data~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|assert_data~0_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~0_combout\ & (((!\ADC_kit|ADC_gen:0:ADC_x|state~q\) # (!\ADC_kit|ADC_gen:0:ADC_x|assert_data~q\)))) # (!\ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~0_combout\ & 
-- ((\ADC_kit|ADC_gen:0:ADC_x|assert_data~q\) # ((\PWM1|pwmA|ADC_clk~q\ & !\ADC_kit|ADC_gen:0:ADC_x|state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~0_combout\,
	datab => \PWM1|pwmA|ADC_clk~q\,
	datac => \ADC_kit|ADC_gen:0:ADC_x|assert_data~q\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|state~q\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|assert_data~0_combout\);

-- Location: FF_X7_Y10_N11
\ADC_kit|ADC_gen:0:ADC_x|assert_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|assert_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|assert_data~q\);

-- Location: LCCOMB_X8_Y10_N8
\ADC_kit|ADC_gen:0:ADC_x|cs~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|cs~0_combout\ = ((!\ADC_kit|ADC_gen:0:ADC_x|Equal3~1_combout\ & \ADC_kit|ADC_gen:0:ADC_x|Equal1~10_combout\)) # (!\ADC_kit|ADC_gen:0:ADC_x|state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|Equal3~1_combout\,
	datab => \ADC_kit|ADC_gen:0:ADC_x|Equal1~10_combout\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|state~q\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|cs~0_combout\);

-- Location: FF_X8_Y10_N9
\ADC_kit|ADC_gen:0:ADC_x|cs\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|cs~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|cs~q\);

-- Location: LCCOMB_X7_Y10_N4
\ADC_kit|ADC_gen:0:ADC_x|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|LessThan1~0_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(1) & (!\ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(2) & (!\ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(3) & !\ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(1),
	datab => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(2),
	datac => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(3),
	datad => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(0),
	combout => \ADC_kit|ADC_gen:0:ADC_x|LessThan1~0_combout\);

-- Location: LCCOMB_X7_Y10_N30
\ADC_kit|ADC_gen:0:ADC_x|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|LessThan1~1_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|clk_ratio\(31) & (((\ADC_kit|ADC_gen:0:ADC_x|LessThan1~0_combout\ & !\ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(4))) # (!\ADC_kit|ADC_gen:0:ADC_x|Equal3~0_combout\))) # 
-- (!\ADC_kit|ADC_gen:0:ADC_x|clk_ratio\(31) & (\ADC_kit|ADC_gen:0:ADC_x|LessThan1~0_combout\ & ((!\ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|clk_ratio\(31),
	datab => \ADC_kit|ADC_gen:0:ADC_x|LessThan1~0_combout\,
	datac => \ADC_kit|ADC_gen:0:ADC_x|Equal3~0_combout\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(4),
	combout => \ADC_kit|ADC_gen:0:ADC_x|LessThan1~1_combout\);

-- Location: LCCOMB_X7_Y10_N28
\ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|assert_data~q\ & (!\ADC_kit|ADC_gen:0:ADC_x|cs~q\ & (\ADC_kit|ADC_gen:0:ADC_x|LessThan1~1_combout\ & \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|assert_data~q\,
	datab => \ADC_kit|ADC_gen:0:ADC_x|cs~q\,
	datac => \ADC_kit|ADC_gen:0:ADC_x|LessThan1~1_combout\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~0_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\);

-- Location: FF_X16_Y13_N23
\ADC_kit|ADC_gen:0:ADC_x|rx_buffer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[0]~feeder_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(0));

-- Location: FF_X16_Y13_N5
\ADC_kit|ADC_gen:0:ADC_x|rx_buffer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(0),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(1));

-- Location: FF_X16_Y13_N11
\ADC_kit|ADC_gen:0:ADC_x|rx_buffer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(1),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(2));

-- Location: LCCOMB_X16_Y13_N0
\ADC_kit|ADC_gen:0:ADC_x|rx_buffer[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[3]~feeder_combout\ = \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(2),
	combout => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[3]~feeder_combout\);

-- Location: FF_X16_Y13_N1
\ADC_kit|ADC_gen:0:ADC_x|rx_buffer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[3]~feeder_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(3));

-- Location: LCCOMB_X16_Y13_N24
\ADC_kit|ADC_gen:0:ADC_x|rx_buffer[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[4]~feeder_combout\ = \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(3),
	combout => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[4]~feeder_combout\);

-- Location: FF_X16_Y13_N25
\ADC_kit|ADC_gen:0:ADC_x|rx_buffer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[4]~feeder_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(4));

-- Location: LCCOMB_X16_Y13_N2
\ADC_kit|ADC_gen:0:ADC_x|rx_buffer[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[5]~feeder_combout\ = \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(4),
	combout => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[5]~feeder_combout\);

-- Location: FF_X16_Y13_N3
\ADC_kit|ADC_gen:0:ADC_x|rx_buffer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[5]~feeder_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(5));

-- Location: LCCOMB_X16_Y13_N20
\ADC_kit|ADC_gen:0:ADC_x|rx_buffer[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[6]~feeder_combout\ = \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(5),
	combout => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[6]~feeder_combout\);

-- Location: FF_X16_Y13_N21
\ADC_kit|ADC_gen:0:ADC_x|rx_buffer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[6]~feeder_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(6));

-- Location: LCCOMB_X16_Y13_N14
\ADC_kit|ADC_gen:0:ADC_x|rx_buffer[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[7]~feeder_combout\ = \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(6),
	combout => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[7]~feeder_combout\);

-- Location: FF_X16_Y13_N15
\ADC_kit|ADC_gen:0:ADC_x|rx_buffer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[7]~feeder_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(7));

-- Location: FF_X16_Y13_N17
\ADC_kit|ADC_gen:0:ADC_x|rx_buffer[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(7),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(8));

-- Location: LCCOMB_X16_Y13_N26
\ADC_kit|ADC_gen:0:ADC_x|rx_buffer[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[9]~feeder_combout\ = \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(8),
	combout => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[9]~feeder_combout\);

-- Location: FF_X16_Y13_N27
\ADC_kit|ADC_gen:0:ADC_x|rx_buffer[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[9]~feeder_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(9));

-- Location: FF_X16_Y13_N29
\ADC_kit|ADC_gen:0:ADC_x|rx_buffer[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(9),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(10));

-- Location: LCCOMB_X16_Y13_N30
\ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~feeder_combout\ = \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(10),
	combout => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~feeder_combout\);

-- Location: FF_X16_Y13_N31
\ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~feeder_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(11));

-- Location: LCCOMB_X7_Y10_N14
\ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~0_combout\ & (!\ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(1) & (\ADC_kit|ADC_gen:0:ADC_x|Equal3~0_combout\ & \ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~0_combout\,
	datab => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(1),
	datac => \ADC_kit|ADC_gen:0:ADC_x|Equal3~0_combout\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(0),
	combout => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\);

-- Location: FF_X16_Y14_N23
\ADC_kit|ADC_gen:0:ADC_x|rx_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(11),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|rx_data\(11));

-- Location: LCCOMB_X16_Y16_N4
\maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0_combout\ = \maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit\(0) $ (VCC)
-- \maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1\ = CARRY(\maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit\(0),
	datad => VCC,
	combout => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0_combout\,
	cout => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1\);

-- Location: LCCOMB_X16_Y16_N6
\maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2_combout\ = (\maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) & (!\maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1\)) # 
-- (!\maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) & ((\maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1\) # (GND)))
-- \maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~3\ = CARRY((!\maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1\) # (!\maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit\(1),
	datad => VCC,
	cin => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~1\,
	combout => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2_combout\,
	cout => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~3\);

-- Location: LCCOMB_X16_Y16_N26
\maVout|p_moving_average_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|p_moving_average_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout\ = (!\maVout|p_moving_average_rtl_0|auto_generated|cntr1|cout_actual~combout\ & \maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	datad => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~2_combout\,
	combout => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout\);

-- Location: FF_X16_Y16_N27
\maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit\(1));

-- Location: LCCOMB_X16_Y16_N8
\maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout\ = (\maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit\(2) & (\maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~3\ $ (GND))) # 
-- (!\maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit\(2) & (!\maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~3\ & VCC))
-- \maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~5\ = CARRY((\maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit\(2) & !\maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit\(2),
	datad => VCC,
	cin => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[1]~3\,
	combout => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout\,
	cout => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~5\);

-- Location: LCCOMB_X16_Y16_N24
\maVout|p_moving_average_rtl_0|auto_generated|cntr1|trigger_mux_w[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|p_moving_average_rtl_0|auto_generated|cntr1|trigger_mux_w[2]~2_combout\ = (!\maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit\(0)) # (!\maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit\(2),
	datad => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit\(0),
	combout => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|trigger_mux_w[2]~2_combout\);

-- Location: LCCOMB_X16_Y16_N20
\maVout|p_moving_average_rtl_0|auto_generated|cntr1|trigger_mux_w[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|p_moving_average_rtl_0|auto_generated|cntr1|trigger_mux_w[2]~3_combout\ = (!\maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[3]~6_combout\ & 
-- (\maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout\ & ((\maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit\(1)) # (\maVout|p_moving_average_rtl_0|auto_generated|cntr1|trigger_mux_w[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[3]~6_combout\,
	datab => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~4_combout\,
	datac => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit\(1),
	datad => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|trigger_mux_w[2]~2_combout\,
	combout => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|trigger_mux_w[2]~3_combout\);

-- Location: FF_X16_Y16_N21
\maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|trigger_mux_w[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit\(2));

-- Location: LCCOMB_X16_Y16_N10
\maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[3]~6_combout\ = \maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[2]~5\,
	combout => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[3]~6_combout\);

-- Location: LCCOMB_X16_Y16_N14
\maVout|p_moving_average_rtl_0|auto_generated|cntr1|cout_actual\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|p_moving_average_rtl_0|auto_generated|cntr1|cout_actual~combout\ = (\maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[3]~6_combout\) # ((\maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit\(2) & 
-- (!\maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) & \maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[3]~6_combout\,
	datab => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit\(2),
	datac => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit\(1),
	datad => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit\(0),
	combout => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|cout_actual~combout\);

-- Location: LCCOMB_X16_Y16_N16
\maVout|p_moving_average_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|p_moving_average_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout\ = (!\maVout|p_moving_average_rtl_0|auto_generated|cntr1|cout_actual~combout\ & \maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|cout_actual~combout\,
	datac => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|add_sub4_result_int[0]~0_combout\,
	combout => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout\);

-- Location: FF_X16_Y16_N17
\maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVout|p_moving_average_rtl_0|auto_generated|cntr1|counter_reg_bit\(0));

-- Location: FF_X16_Y14_N21
\ADC_kit|ADC_gen:0:ADC_x|rx_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(10),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|rx_data\(10));

-- Location: FF_X16_Y14_N19
\ADC_kit|ADC_gen:0:ADC_x|rx_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(9),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|rx_data\(9));

-- Location: FF_X16_Y14_N17
\ADC_kit|ADC_gen:0:ADC_x|rx_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(8),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|rx_data\(8));

-- Location: FF_X16_Y14_N15
\ADC_kit|ADC_gen:0:ADC_x|rx_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(7),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|rx_data\(7));

-- Location: FF_X16_Y14_N13
\ADC_kit|ADC_gen:0:ADC_x|rx_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(6),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|rx_data\(6));

-- Location: FF_X16_Y14_N11
\ADC_kit|ADC_gen:0:ADC_x|rx_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(5),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|rx_data\(5));

-- Location: FF_X16_Y14_N9
\ADC_kit|ADC_gen:0:ADC_x|rx_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(4),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|rx_data\(4));

-- Location: FF_X16_Y14_N7
\ADC_kit|ADC_gen:0:ADC_x|rx_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(3),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|rx_data\(3));

-- Location: FF_X16_Y14_N5
\ADC_kit|ADC_gen:0:ADC_x|rx_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(2),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|rx_data\(2));

-- Location: FF_X16_Y14_N3
\ADC_kit|ADC_gen:0:ADC_x|rx_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(1),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|rx_data\(1));

-- Location: FF_X16_Y14_N1
\ADC_kit|ADC_gen:0:ADC_x|rx_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer\(0),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|rx_data\(0));

-- Location: IOIBUF_X16_Y0_N22
\DATA[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA(3),
	o => \DATA[3]~input_o\);

-- Location: LCCOMB_X17_Y16_N14
\ADC_kit|ADC_gen:2:ADC_x|rx_buffer[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:2:ADC_x|rx_buffer[0]~feeder_combout\ = \DATA[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DATA[3]~input_o\,
	combout => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer[0]~feeder_combout\);

-- Location: FF_X17_Y16_N15
\ADC_kit|ADC_gen:2:ADC_x|rx_buffer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer[0]~feeder_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(0));

-- Location: FF_X17_Y16_N13
\ADC_kit|ADC_gen:2:ADC_x|rx_buffer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(0),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(1));

-- Location: LCCOMB_X17_Y16_N26
\ADC_kit|ADC_gen:2:ADC_x|rx_buffer[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:2:ADC_x|rx_buffer[2]~feeder_combout\ = \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(1),
	combout => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer[2]~feeder_combout\);

-- Location: FF_X17_Y16_N27
\ADC_kit|ADC_gen:2:ADC_x|rx_buffer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer[2]~feeder_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(2));

-- Location: FF_X17_Y16_N25
\ADC_kit|ADC_gen:2:ADC_x|rx_buffer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(2),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(3));

-- Location: LCCOMB_X17_Y16_N8
\ADC_kit|ADC_gen:2:ADC_x|rx_buffer[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:2:ADC_x|rx_buffer[4]~feeder_combout\ = \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(3),
	combout => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer[4]~feeder_combout\);

-- Location: FF_X17_Y16_N9
\ADC_kit|ADC_gen:2:ADC_x|rx_buffer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer[4]~feeder_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(4));

-- Location: FF_X17_Y16_N3
\ADC_kit|ADC_gen:2:ADC_x|rx_buffer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(4),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(5));

-- Location: LCCOMB_X17_Y16_N20
\ADC_kit|ADC_gen:2:ADC_x|rx_buffer[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:2:ADC_x|rx_buffer[6]~feeder_combout\ = \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(5),
	combout => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer[6]~feeder_combout\);

-- Location: FF_X17_Y16_N21
\ADC_kit|ADC_gen:2:ADC_x|rx_buffer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer[6]~feeder_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(6));

-- Location: LCCOMB_X17_Y16_N22
\ADC_kit|ADC_gen:2:ADC_x|rx_buffer[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:2:ADC_x|rx_buffer[7]~feeder_combout\ = \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(6),
	combout => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer[7]~feeder_combout\);

-- Location: FF_X17_Y16_N23
\ADC_kit|ADC_gen:2:ADC_x|rx_buffer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer[7]~feeder_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(7));

-- Location: FF_X17_Y16_N17
\ADC_kit|ADC_gen:2:ADC_x|rx_buffer[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(7),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(8));

-- Location: LCCOMB_X17_Y16_N10
\ADC_kit|ADC_gen:2:ADC_x|rx_buffer[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:2:ADC_x|rx_buffer[9]~feeder_combout\ = \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(8),
	combout => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer[9]~feeder_combout\);

-- Location: FF_X17_Y16_N11
\ADC_kit|ADC_gen:2:ADC_x|rx_buffer[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer[9]~feeder_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(9));

-- Location: LCCOMB_X17_Y16_N28
\ADC_kit|ADC_gen:2:ADC_x|rx_buffer[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:2:ADC_x|rx_buffer[10]~feeder_combout\ = \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(9),
	combout => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer[10]~feeder_combout\);

-- Location: FF_X17_Y16_N29
\ADC_kit|ADC_gen:2:ADC_x|rx_buffer[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer[10]~feeder_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(10));

-- Location: FF_X14_Y16_N25
\ADC_kit|ADC_gen:2:ADC_x|rx_buffer[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(10),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(11));

-- Location: FF_X14_Y16_N23
\ADC_kit|ADC_gen:2:ADC_x|rx_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(11),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:2:ADC_x|rx_data\(11));

-- Location: FF_X14_Y16_N21
\ADC_kit|ADC_gen:2:ADC_x|rx_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(10),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:2:ADC_x|rx_data\(10));

-- Location: FF_X14_Y16_N19
\ADC_kit|ADC_gen:2:ADC_x|rx_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(9),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:2:ADC_x|rx_data\(9));

-- Location: FF_X14_Y16_N17
\ADC_kit|ADC_gen:2:ADC_x|rx_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(8),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:2:ADC_x|rx_data\(8));

-- Location: FF_X14_Y16_N15
\ADC_kit|ADC_gen:2:ADC_x|rx_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(7),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:2:ADC_x|rx_data\(7));

-- Location: FF_X14_Y16_N13
\ADC_kit|ADC_gen:2:ADC_x|rx_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(6),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:2:ADC_x|rx_data\(6));

-- Location: FF_X14_Y16_N11
\ADC_kit|ADC_gen:2:ADC_x|rx_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(5),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:2:ADC_x|rx_data\(5));

-- Location: FF_X14_Y16_N9
\ADC_kit|ADC_gen:2:ADC_x|rx_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(4),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:2:ADC_x|rx_data\(4));

-- Location: FF_X14_Y16_N7
\ADC_kit|ADC_gen:2:ADC_x|rx_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(3),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:2:ADC_x|rx_data\(3));

-- Location: FF_X14_Y16_N5
\ADC_kit|ADC_gen:2:ADC_x|rx_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(2),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:2:ADC_x|rx_data\(2));

-- Location: FF_X14_Y16_N3
\ADC_kit|ADC_gen:2:ADC_x|rx_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(1),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:2:ADC_x|rx_data\(1));

-- Location: FF_X14_Y16_N1
\ADC_kit|ADC_gen:2:ADC_x|rx_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:2:ADC_x|rx_buffer\(0),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:2:ADC_x|rx_data\(0));

-- Location: IOIBUF_X13_Y0_N15
\DATA[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA(2),
	o => \DATA[2]~input_o\);

-- Location: LCCOMB_X11_Y15_N22
\ADC_kit|ADC_gen:1:ADC_x|rx_buffer[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:1:ADC_x|rx_buffer[0]~feeder_combout\ = \DATA[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DATA[2]~input_o\,
	combout => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer[0]~feeder_combout\);

-- Location: FF_X11_Y15_N23
\ADC_kit|ADC_gen:1:ADC_x|rx_buffer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer[0]~feeder_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(0));

-- Location: FF_X11_Y15_N5
\ADC_kit|ADC_gen:1:ADC_x|rx_buffer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(0),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(1));

-- Location: FF_X11_Y15_N27
\ADC_kit|ADC_gen:1:ADC_x|rx_buffer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(1),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(2));

-- Location: FF_X11_Y15_N25
\ADC_kit|ADC_gen:1:ADC_x|rx_buffer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(2),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(3));

-- Location: LCCOMB_X11_Y15_N0
\ADC_kit|ADC_gen:1:ADC_x|rx_buffer[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:1:ADC_x|rx_buffer[4]~feeder_combout\ = \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(3),
	combout => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer[4]~feeder_combout\);

-- Location: FF_X11_Y15_N1
\ADC_kit|ADC_gen:1:ADC_x|rx_buffer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer[4]~feeder_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(4));

-- Location: LCCOMB_X11_Y15_N2
\ADC_kit|ADC_gen:1:ADC_x|rx_buffer[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:1:ADC_x|rx_buffer[5]~feeder_combout\ = \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(4),
	combout => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer[5]~feeder_combout\);

-- Location: FF_X11_Y15_N3
\ADC_kit|ADC_gen:1:ADC_x|rx_buffer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer[5]~feeder_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(5));

-- Location: LCCOMB_X11_Y15_N20
\ADC_kit|ADC_gen:1:ADC_x|rx_buffer[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:1:ADC_x|rx_buffer[6]~feeder_combout\ = \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(5),
	combout => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer[6]~feeder_combout\);

-- Location: FF_X11_Y15_N21
\ADC_kit|ADC_gen:1:ADC_x|rx_buffer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer[6]~feeder_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(6));

-- Location: LCCOMB_X11_Y15_N14
\ADC_kit|ADC_gen:1:ADC_x|rx_buffer[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:1:ADC_x|rx_buffer[7]~feeder_combout\ = \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(6),
	combout => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer[7]~feeder_combout\);

-- Location: FF_X11_Y15_N15
\ADC_kit|ADC_gen:1:ADC_x|rx_buffer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer[7]~feeder_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(7));

-- Location: FF_X11_Y15_N17
\ADC_kit|ADC_gen:1:ADC_x|rx_buffer[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(7),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(8));

-- Location: LCCOMB_X11_Y15_N10
\ADC_kit|ADC_gen:1:ADC_x|rx_buffer[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:1:ADC_x|rx_buffer[9]~feeder_combout\ = \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(8),
	combout => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer[9]~feeder_combout\);

-- Location: FF_X11_Y15_N11
\ADC_kit|ADC_gen:1:ADC_x|rx_buffer[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer[9]~feeder_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(9));

-- Location: LCCOMB_X11_Y15_N28
\ADC_kit|ADC_gen:1:ADC_x|rx_buffer[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:1:ADC_x|rx_buffer[10]~feeder_combout\ = \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(9),
	combout => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer[10]~feeder_combout\);

-- Location: FF_X11_Y15_N29
\ADC_kit|ADC_gen:1:ADC_x|rx_buffer[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer[10]~feeder_combout\,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(10));

-- Location: FF_X11_Y16_N31
\ADC_kit|ADC_gen:1:ADC_x|rx_buffer[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(10),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(11));

-- Location: FF_X11_Y16_N23
\ADC_kit|ADC_gen:1:ADC_x|rx_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(11),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:1:ADC_x|rx_data\(11));

-- Location: FF_X11_Y16_N21
\ADC_kit|ADC_gen:1:ADC_x|rx_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(10),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:1:ADC_x|rx_data\(10));

-- Location: FF_X11_Y16_N19
\ADC_kit|ADC_gen:1:ADC_x|rx_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(9),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:1:ADC_x|rx_data\(9));

-- Location: FF_X11_Y16_N17
\ADC_kit|ADC_gen:1:ADC_x|rx_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(8),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:1:ADC_x|rx_data\(8));

-- Location: FF_X11_Y16_N15
\ADC_kit|ADC_gen:1:ADC_x|rx_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(7),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:1:ADC_x|rx_data\(7));

-- Location: FF_X11_Y16_N13
\ADC_kit|ADC_gen:1:ADC_x|rx_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(6),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:1:ADC_x|rx_data\(6));

-- Location: FF_X11_Y16_N11
\ADC_kit|ADC_gen:1:ADC_x|rx_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(5),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:1:ADC_x|rx_data\(5));

-- Location: FF_X11_Y16_N9
\ADC_kit|ADC_gen:1:ADC_x|rx_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(4),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:1:ADC_x|rx_data\(4));

-- Location: FF_X11_Y16_N7
\ADC_kit|ADC_gen:1:ADC_x|rx_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(3),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:1:ADC_x|rx_data\(3));

-- Location: FF_X11_Y16_N5
\ADC_kit|ADC_gen:1:ADC_x|rx_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(2),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:1:ADC_x|rx_data\(2));

-- Location: FF_X11_Y16_N3
\ADC_kit|ADC_gen:1:ADC_x|rx_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(1),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:1:ADC_x|rx_data\(1));

-- Location: FF_X11_Y16_N1
\ADC_kit|ADC_gen:1:ADC_x|rx_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ADC_kit|ADC_gen:1:ADC_x|rx_buffer\(0),
	sload => VCC,
	ena => \ADC_kit|ADC_gen:0:ADC_x|rx_data[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:1:ADC_x|rx_data\(0));

-- Location: M9K_X15_Y16_N0
\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "moving_average:maVout|altshift_taps:p_moving_average_rtl_0|shift_taps_j6m:auto_generated|altsyncram_ee81:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 6,
	port_a_logical_ram_width => 36,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 6,
	port_b_logical_ram_width => 36,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbre => VCC,
	clk0 => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	portadatain => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTADATAIN_bus\,
	portaaddr => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y14_N0
\maVout|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|Add0~0_combout\ = (\maVout|r_acc\(0) & (\ADC_kit|ADC_gen:0:ADC_x|rx_data\(0) $ (VCC))) # (!\maVout|r_acc\(0) & (\ADC_kit|ADC_gen:0:ADC_x|rx_data\(0) & VCC))
-- \maVout|Add0~1\ = CARRY((\maVout|r_acc\(0) & \ADC_kit|ADC_gen:0:ADC_x|rx_data\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|r_acc\(0),
	datab => \ADC_kit|ADC_gen:0:ADC_x|rx_data\(0),
	datad => VCC,
	combout => \maVout|Add0~0_combout\,
	cout => \maVout|Add0~1\);

-- Location: LCCOMB_X17_Y14_N0
\maVout|r_acc[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|r_acc[0]~16_combout\ = (\maVout|Add0~0_combout\ & ((GND) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a11\))) # (!\maVout|Add0~0_combout\ & (\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a11\ $ 
-- (GND)))
-- \maVout|r_acc[0]~17\ = CARRY((\maVout|Add0~0_combout\) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|Add0~0_combout\,
	datab => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a11\,
	datad => VCC,
	combout => \maVout|r_acc[0]~16_combout\,
	cout => \maVout|r_acc[0]~17\);

-- Location: FF_X17_Y14_N1
\maVout|r_acc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVout|r_acc[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVout|r_acc\(0));

-- Location: LCCOMB_X16_Y14_N2
\maVout|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|Add0~2_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|rx_data\(1) & ((\maVout|r_acc\(1) & (\maVout|Add0~1\ & VCC)) # (!\maVout|r_acc\(1) & (!\maVout|Add0~1\)))) # (!\ADC_kit|ADC_gen:0:ADC_x|rx_data\(1) & ((\maVout|r_acc\(1) & (!\maVout|Add0~1\)) # 
-- (!\maVout|r_acc\(1) & ((\maVout|Add0~1\) # (GND)))))
-- \maVout|Add0~3\ = CARRY((\ADC_kit|ADC_gen:0:ADC_x|rx_data\(1) & (!\maVout|r_acc\(1) & !\maVout|Add0~1\)) # (!\ADC_kit|ADC_gen:0:ADC_x|rx_data\(1) & ((!\maVout|Add0~1\) # (!\maVout|r_acc\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|rx_data\(1),
	datab => \maVout|r_acc\(1),
	datad => VCC,
	cin => \maVout|Add0~1\,
	combout => \maVout|Add0~2_combout\,
	cout => \maVout|Add0~3\);

-- Location: LCCOMB_X17_Y14_N2
\maVout|r_acc[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|r_acc[1]~18_combout\ = (\maVout|Add0~2_combout\ & ((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a10\ & (!\maVout|r_acc[0]~17\)) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a10\ & 
-- (\maVout|r_acc[0]~17\ & VCC)))) # (!\maVout|Add0~2_combout\ & ((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a10\ & ((\maVout|r_acc[0]~17\) # (GND))) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a10\ & 
-- (!\maVout|r_acc[0]~17\))))
-- \maVout|r_acc[1]~19\ = CARRY((\maVout|Add0~2_combout\ & (\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a10\ & !\maVout|r_acc[0]~17\)) # (!\maVout|Add0~2_combout\ & 
-- ((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a10\) # (!\maVout|r_acc[0]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|Add0~2_combout\,
	datab => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a10\,
	datad => VCC,
	cin => \maVout|r_acc[0]~17\,
	combout => \maVout|r_acc[1]~18_combout\,
	cout => \maVout|r_acc[1]~19\);

-- Location: FF_X16_Y14_N29
\maVout|r_acc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \maVout|r_acc[1]~18_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVout|r_acc\(1));

-- Location: LCCOMB_X16_Y14_N4
\maVout|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|Add0~4_combout\ = ((\maVout|r_acc\(2) $ (\ADC_kit|ADC_gen:0:ADC_x|rx_data\(2) $ (!\maVout|Add0~3\)))) # (GND)
-- \maVout|Add0~5\ = CARRY((\maVout|r_acc\(2) & ((\ADC_kit|ADC_gen:0:ADC_x|rx_data\(2)) # (!\maVout|Add0~3\))) # (!\maVout|r_acc\(2) & (\ADC_kit|ADC_gen:0:ADC_x|rx_data\(2) & !\maVout|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|r_acc\(2),
	datab => \ADC_kit|ADC_gen:0:ADC_x|rx_data\(2),
	datad => VCC,
	cin => \maVout|Add0~3\,
	combout => \maVout|Add0~4_combout\,
	cout => \maVout|Add0~5\);

-- Location: LCCOMB_X17_Y14_N4
\maVout|r_acc[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|r_acc[2]~20_combout\ = ((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a9\ $ (\maVout|Add0~4_combout\ $ (\maVout|r_acc[1]~19\)))) # (GND)
-- \maVout|r_acc[2]~21\ = CARRY((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a9\ & (\maVout|Add0~4_combout\ & !\maVout|r_acc[1]~19\)) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a9\ & 
-- ((\maVout|Add0~4_combout\) # (!\maVout|r_acc[1]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a9\,
	datab => \maVout|Add0~4_combout\,
	datad => VCC,
	cin => \maVout|r_acc[1]~19\,
	combout => \maVout|r_acc[2]~20_combout\,
	cout => \maVout|r_acc[2]~21\);

-- Location: FF_X17_Y14_N5
\maVout|r_acc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVout|r_acc[2]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVout|r_acc\(2));

-- Location: LCCOMB_X16_Y14_N6
\maVout|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|Add0~6_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|rx_data\(3) & ((\maVout|r_acc\(3) & (\maVout|Add0~5\ & VCC)) # (!\maVout|r_acc\(3) & (!\maVout|Add0~5\)))) # (!\ADC_kit|ADC_gen:0:ADC_x|rx_data\(3) & ((\maVout|r_acc\(3) & (!\maVout|Add0~5\)) # 
-- (!\maVout|r_acc\(3) & ((\maVout|Add0~5\) # (GND)))))
-- \maVout|Add0~7\ = CARRY((\ADC_kit|ADC_gen:0:ADC_x|rx_data\(3) & (!\maVout|r_acc\(3) & !\maVout|Add0~5\)) # (!\ADC_kit|ADC_gen:0:ADC_x|rx_data\(3) & ((!\maVout|Add0~5\) # (!\maVout|r_acc\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|rx_data\(3),
	datab => \maVout|r_acc\(3),
	datad => VCC,
	cin => \maVout|Add0~5\,
	combout => \maVout|Add0~6_combout\,
	cout => \maVout|Add0~7\);

-- Location: LCCOMB_X17_Y14_N6
\maVout|r_acc[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|r_acc[3]~22_combout\ = (\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a8\ & ((\maVout|Add0~6_combout\ & (!\maVout|r_acc[2]~21\)) # (!\maVout|Add0~6_combout\ & ((\maVout|r_acc[2]~21\) # (GND))))) # 
-- (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a8\ & ((\maVout|Add0~6_combout\ & (\maVout|r_acc[2]~21\ & VCC)) # (!\maVout|Add0~6_combout\ & (!\maVout|r_acc[2]~21\))))
-- \maVout|r_acc[3]~23\ = CARRY((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a8\ & ((!\maVout|r_acc[2]~21\) # (!\maVout|Add0~6_combout\))) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a8\ & 
-- (!\maVout|Add0~6_combout\ & !\maVout|r_acc[2]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a8\,
	datab => \maVout|Add0~6_combout\,
	datad => VCC,
	cin => \maVout|r_acc[2]~21\,
	combout => \maVout|r_acc[3]~22_combout\,
	cout => \maVout|r_acc[3]~23\);

-- Location: FF_X17_Y14_N7
\maVout|r_acc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVout|r_acc[3]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVout|r_acc\(3));

-- Location: LCCOMB_X16_Y14_N8
\maVout|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|Add0~8_combout\ = ((\ADC_kit|ADC_gen:0:ADC_x|rx_data\(4) $ (\maVout|r_acc\(4) $ (!\maVout|Add0~7\)))) # (GND)
-- \maVout|Add0~9\ = CARRY((\ADC_kit|ADC_gen:0:ADC_x|rx_data\(4) & ((\maVout|r_acc\(4)) # (!\maVout|Add0~7\))) # (!\ADC_kit|ADC_gen:0:ADC_x|rx_data\(4) & (\maVout|r_acc\(4) & !\maVout|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|rx_data\(4),
	datab => \maVout|r_acc\(4),
	datad => VCC,
	cin => \maVout|Add0~7\,
	combout => \maVout|Add0~8_combout\,
	cout => \maVout|Add0~9\);

-- Location: LCCOMB_X17_Y14_N8
\maVout|r_acc[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|r_acc[4]~24_combout\ = ((\maVout|Add0~8_combout\ $ (\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a7\ $ (\maVout|r_acc[3]~23\)))) # (GND)
-- \maVout|r_acc[4]~25\ = CARRY((\maVout|Add0~8_combout\ & ((!\maVout|r_acc[3]~23\) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a7\))) # (!\maVout|Add0~8_combout\ & 
-- (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a7\ & !\maVout|r_acc[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|Add0~8_combout\,
	datab => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a7\,
	datad => VCC,
	cin => \maVout|r_acc[3]~23\,
	combout => \maVout|r_acc[4]~24_combout\,
	cout => \maVout|r_acc[4]~25\);

-- Location: FF_X17_Y14_N9
\maVout|r_acc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVout|r_acc[4]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVout|r_acc\(4));

-- Location: LCCOMB_X16_Y14_N10
\maVout|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|Add0~10_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|rx_data\(5) & ((\maVout|r_acc\(5) & (\maVout|Add0~9\ & VCC)) # (!\maVout|r_acc\(5) & (!\maVout|Add0~9\)))) # (!\ADC_kit|ADC_gen:0:ADC_x|rx_data\(5) & ((\maVout|r_acc\(5) & (!\maVout|Add0~9\)) # 
-- (!\maVout|r_acc\(5) & ((\maVout|Add0~9\) # (GND)))))
-- \maVout|Add0~11\ = CARRY((\ADC_kit|ADC_gen:0:ADC_x|rx_data\(5) & (!\maVout|r_acc\(5) & !\maVout|Add0~9\)) # (!\ADC_kit|ADC_gen:0:ADC_x|rx_data\(5) & ((!\maVout|Add0~9\) # (!\maVout|r_acc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|rx_data\(5),
	datab => \maVout|r_acc\(5),
	datad => VCC,
	cin => \maVout|Add0~9\,
	combout => \maVout|Add0~10_combout\,
	cout => \maVout|Add0~11\);

-- Location: LCCOMB_X17_Y14_N10
\maVout|r_acc[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|r_acc[5]~26_combout\ = (\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a6\ & ((\maVout|Add0~10_combout\ & (!\maVout|r_acc[4]~25\)) # (!\maVout|Add0~10_combout\ & ((\maVout|r_acc[4]~25\) # (GND))))) # 
-- (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a6\ & ((\maVout|Add0~10_combout\ & (\maVout|r_acc[4]~25\ & VCC)) # (!\maVout|Add0~10_combout\ & (!\maVout|r_acc[4]~25\))))
-- \maVout|r_acc[5]~27\ = CARRY((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a6\ & ((!\maVout|r_acc[4]~25\) # (!\maVout|Add0~10_combout\))) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a6\ & 
-- (!\maVout|Add0~10_combout\ & !\maVout|r_acc[4]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a6\,
	datab => \maVout|Add0~10_combout\,
	datad => VCC,
	cin => \maVout|r_acc[4]~25\,
	combout => \maVout|r_acc[5]~26_combout\,
	cout => \maVout|r_acc[5]~27\);

-- Location: FF_X17_Y14_N11
\maVout|r_acc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVout|r_acc[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVout|r_acc\(5));

-- Location: LCCOMB_X16_Y14_N12
\maVout|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|Add0~12_combout\ = ((\ADC_kit|ADC_gen:0:ADC_x|rx_data\(6) $ (\maVout|r_acc\(6) $ (!\maVout|Add0~11\)))) # (GND)
-- \maVout|Add0~13\ = CARRY((\ADC_kit|ADC_gen:0:ADC_x|rx_data\(6) & ((\maVout|r_acc\(6)) # (!\maVout|Add0~11\))) # (!\ADC_kit|ADC_gen:0:ADC_x|rx_data\(6) & (\maVout|r_acc\(6) & !\maVout|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|rx_data\(6),
	datab => \maVout|r_acc\(6),
	datad => VCC,
	cin => \maVout|Add0~11\,
	combout => \maVout|Add0~12_combout\,
	cout => \maVout|Add0~13\);

-- Location: LCCOMB_X17_Y14_N12
\maVout|r_acc[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|r_acc[6]~28_combout\ = ((\maVout|Add0~12_combout\ $ (\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a5\ $ (\maVout|r_acc[5]~27\)))) # (GND)
-- \maVout|r_acc[6]~29\ = CARRY((\maVout|Add0~12_combout\ & ((!\maVout|r_acc[5]~27\) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a5\))) # (!\maVout|Add0~12_combout\ & 
-- (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a5\ & !\maVout|r_acc[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|Add0~12_combout\,
	datab => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a5\,
	datad => VCC,
	cin => \maVout|r_acc[5]~27\,
	combout => \maVout|r_acc[6]~28_combout\,
	cout => \maVout|r_acc[6]~29\);

-- Location: FF_X17_Y14_N13
\maVout|r_acc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVout|r_acc[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVout|r_acc\(6));

-- Location: LCCOMB_X16_Y14_N14
\maVout|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|Add0~14_combout\ = (\maVout|r_acc\(7) & ((\ADC_kit|ADC_gen:0:ADC_x|rx_data\(7) & (\maVout|Add0~13\ & VCC)) # (!\ADC_kit|ADC_gen:0:ADC_x|rx_data\(7) & (!\maVout|Add0~13\)))) # (!\maVout|r_acc\(7) & ((\ADC_kit|ADC_gen:0:ADC_x|rx_data\(7) & 
-- (!\maVout|Add0~13\)) # (!\ADC_kit|ADC_gen:0:ADC_x|rx_data\(7) & ((\maVout|Add0~13\) # (GND)))))
-- \maVout|Add0~15\ = CARRY((\maVout|r_acc\(7) & (!\ADC_kit|ADC_gen:0:ADC_x|rx_data\(7) & !\maVout|Add0~13\)) # (!\maVout|r_acc\(7) & ((!\maVout|Add0~13\) # (!\ADC_kit|ADC_gen:0:ADC_x|rx_data\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|r_acc\(7),
	datab => \ADC_kit|ADC_gen:0:ADC_x|rx_data\(7),
	datad => VCC,
	cin => \maVout|Add0~13\,
	combout => \maVout|Add0~14_combout\,
	cout => \maVout|Add0~15\);

-- Location: LCCOMB_X17_Y14_N14
\maVout|r_acc[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|r_acc[7]~30_combout\ = (\maVout|Add0~14_combout\ & ((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a4\ & (!\maVout|r_acc[6]~29\)) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a4\ & 
-- (\maVout|r_acc[6]~29\ & VCC)))) # (!\maVout|Add0~14_combout\ & ((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a4\ & ((\maVout|r_acc[6]~29\) # (GND))) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a4\ & 
-- (!\maVout|r_acc[6]~29\))))
-- \maVout|r_acc[7]~31\ = CARRY((\maVout|Add0~14_combout\ & (\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a4\ & !\maVout|r_acc[6]~29\)) # (!\maVout|Add0~14_combout\ & 
-- ((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a4\) # (!\maVout|r_acc[6]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|Add0~14_combout\,
	datab => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a4\,
	datad => VCC,
	cin => \maVout|r_acc[6]~29\,
	combout => \maVout|r_acc[7]~30_combout\,
	cout => \maVout|r_acc[7]~31\);

-- Location: FF_X17_Y14_N15
\maVout|r_acc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVout|r_acc[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVout|r_acc\(7));

-- Location: LCCOMB_X16_Y14_N16
\maVout|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|Add0~16_combout\ = ((\ADC_kit|ADC_gen:0:ADC_x|rx_data\(8) $ (\maVout|r_acc\(8) $ (!\maVout|Add0~15\)))) # (GND)
-- \maVout|Add0~17\ = CARRY((\ADC_kit|ADC_gen:0:ADC_x|rx_data\(8) & ((\maVout|r_acc\(8)) # (!\maVout|Add0~15\))) # (!\ADC_kit|ADC_gen:0:ADC_x|rx_data\(8) & (\maVout|r_acc\(8) & !\maVout|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|rx_data\(8),
	datab => \maVout|r_acc\(8),
	datad => VCC,
	cin => \maVout|Add0~15\,
	combout => \maVout|Add0~16_combout\,
	cout => \maVout|Add0~17\);

-- Location: LCCOMB_X17_Y14_N16
\maVout|r_acc[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|r_acc[8]~32_combout\ = ((\maVout|Add0~16_combout\ $ (\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a3\ $ (\maVout|r_acc[7]~31\)))) # (GND)
-- \maVout|r_acc[8]~33\ = CARRY((\maVout|Add0~16_combout\ & ((!\maVout|r_acc[7]~31\) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a3\))) # (!\maVout|Add0~16_combout\ & 
-- (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a3\ & !\maVout|r_acc[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|Add0~16_combout\,
	datab => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a3\,
	datad => VCC,
	cin => \maVout|r_acc[7]~31\,
	combout => \maVout|r_acc[8]~32_combout\,
	cout => \maVout|r_acc[8]~33\);

-- Location: FF_X17_Y14_N17
\maVout|r_acc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVout|r_acc[8]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVout|r_acc\(8));

-- Location: LCCOMB_X16_Y14_N18
\maVout|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|Add0~18_combout\ = (\maVout|r_acc\(9) & ((\ADC_kit|ADC_gen:0:ADC_x|rx_data\(9) & (\maVout|Add0~17\ & VCC)) # (!\ADC_kit|ADC_gen:0:ADC_x|rx_data\(9) & (!\maVout|Add0~17\)))) # (!\maVout|r_acc\(9) & ((\ADC_kit|ADC_gen:0:ADC_x|rx_data\(9) & 
-- (!\maVout|Add0~17\)) # (!\ADC_kit|ADC_gen:0:ADC_x|rx_data\(9) & ((\maVout|Add0~17\) # (GND)))))
-- \maVout|Add0~19\ = CARRY((\maVout|r_acc\(9) & (!\ADC_kit|ADC_gen:0:ADC_x|rx_data\(9) & !\maVout|Add0~17\)) # (!\maVout|r_acc\(9) & ((!\maVout|Add0~17\) # (!\ADC_kit|ADC_gen:0:ADC_x|rx_data\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|r_acc\(9),
	datab => \ADC_kit|ADC_gen:0:ADC_x|rx_data\(9),
	datad => VCC,
	cin => \maVout|Add0~17\,
	combout => \maVout|Add0~18_combout\,
	cout => \maVout|Add0~19\);

-- Location: LCCOMB_X17_Y14_N18
\maVout|r_acc[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|r_acc[9]~34_combout\ = (\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a2\ & ((\maVout|Add0~18_combout\ & (!\maVout|r_acc[8]~33\)) # (!\maVout|Add0~18_combout\ & ((\maVout|r_acc[8]~33\) # (GND))))) # 
-- (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a2\ & ((\maVout|Add0~18_combout\ & (\maVout|r_acc[8]~33\ & VCC)) # (!\maVout|Add0~18_combout\ & (!\maVout|r_acc[8]~33\))))
-- \maVout|r_acc[9]~35\ = CARRY((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a2\ & ((!\maVout|r_acc[8]~33\) # (!\maVout|Add0~18_combout\))) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a2\ & 
-- (!\maVout|Add0~18_combout\ & !\maVout|r_acc[8]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a2\,
	datab => \maVout|Add0~18_combout\,
	datad => VCC,
	cin => \maVout|r_acc[8]~33\,
	combout => \maVout|r_acc[9]~34_combout\,
	cout => \maVout|r_acc[9]~35\);

-- Location: FF_X17_Y14_N19
\maVout|r_acc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVout|r_acc[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVout|r_acc\(9));

-- Location: LCCOMB_X16_Y14_N20
\maVout|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|Add0~20_combout\ = ((\maVout|r_acc\(10) $ (\ADC_kit|ADC_gen:0:ADC_x|rx_data\(10) $ (!\maVout|Add0~19\)))) # (GND)
-- \maVout|Add0~21\ = CARRY((\maVout|r_acc\(10) & ((\ADC_kit|ADC_gen:0:ADC_x|rx_data\(10)) # (!\maVout|Add0~19\))) # (!\maVout|r_acc\(10) & (\ADC_kit|ADC_gen:0:ADC_x|rx_data\(10) & !\maVout|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|r_acc\(10),
	datab => \ADC_kit|ADC_gen:0:ADC_x|rx_data\(10),
	datad => VCC,
	cin => \maVout|Add0~19\,
	combout => \maVout|Add0~20_combout\,
	cout => \maVout|Add0~21\);

-- Location: LCCOMB_X17_Y14_N20
\maVout|r_acc[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|r_acc[10]~36_combout\ = ((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a1\ $ (\maVout|Add0~20_combout\ $ (\maVout|r_acc[9]~35\)))) # (GND)
-- \maVout|r_acc[10]~37\ = CARRY((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & (\maVout|Add0~20_combout\ & !\maVout|r_acc[9]~35\)) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a1\ & 
-- ((\maVout|Add0~20_combout\) # (!\maVout|r_acc[9]~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a1\,
	datab => \maVout|Add0~20_combout\,
	datad => VCC,
	cin => \maVout|r_acc[9]~35\,
	combout => \maVout|r_acc[10]~36_combout\,
	cout => \maVout|r_acc[10]~37\);

-- Location: FF_X17_Y14_N21
\maVout|r_acc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVout|r_acc[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVout|r_acc\(10));

-- Location: LCCOMB_X16_Y14_N22
\maVout|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|Add0~22_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|rx_data\(11) & ((\maVout|r_acc\(11) & (\maVout|Add0~21\ & VCC)) # (!\maVout|r_acc\(11) & (!\maVout|Add0~21\)))) # (!\ADC_kit|ADC_gen:0:ADC_x|rx_data\(11) & ((\maVout|r_acc\(11) & (!\maVout|Add0~21\)) # 
-- (!\maVout|r_acc\(11) & ((\maVout|Add0~21\) # (GND)))))
-- \maVout|Add0~23\ = CARRY((\ADC_kit|ADC_gen:0:ADC_x|rx_data\(11) & (!\maVout|r_acc\(11) & !\maVout|Add0~21\)) # (!\ADC_kit|ADC_gen:0:ADC_x|rx_data\(11) & ((!\maVout|Add0~21\) # (!\maVout|r_acc\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|rx_data\(11),
	datab => \maVout|r_acc\(11),
	datad => VCC,
	cin => \maVout|Add0~21\,
	combout => \maVout|Add0~22_combout\,
	cout => \maVout|Add0~23\);

-- Location: LCCOMB_X17_Y14_N22
\maVout|r_acc[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|r_acc[11]~38_combout\ = (\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout\ & ((\maVout|Add0~22_combout\ & (!\maVout|r_acc[10]~37\)) # (!\maVout|Add0~22_combout\ & ((\maVout|r_acc[10]~37\) # (GND))))) # 
-- (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout\ & ((\maVout|Add0~22_combout\ & (\maVout|r_acc[10]~37\ & VCC)) # (!\maVout|Add0~22_combout\ & (!\maVout|r_acc[10]~37\))))
-- \maVout|r_acc[11]~39\ = CARRY((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout\ & ((!\maVout|r_acc[10]~37\) # (!\maVout|Add0~22_combout\))) # 
-- (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout\ & (!\maVout|Add0~22_combout\ & !\maVout|r_acc[10]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout\,
	datab => \maVout|Add0~22_combout\,
	datad => VCC,
	cin => \maVout|r_acc[10]~37\,
	combout => \maVout|r_acc[11]~38_combout\,
	cout => \maVout|r_acc[11]~39\);

-- Location: FF_X17_Y14_N23
\maVout|r_acc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVout|r_acc[11]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVout|r_acc\(11));

-- Location: LCCOMB_X16_Y14_N24
\maVout|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|Add0~24_combout\ = (\maVout|r_acc\(12) & (\maVout|Add0~23\ $ (GND))) # (!\maVout|r_acc\(12) & (!\maVout|Add0~23\ & VCC))
-- \maVout|Add0~25\ = CARRY((\maVout|r_acc\(12) & !\maVout|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \maVout|r_acc\(12),
	datad => VCC,
	cin => \maVout|Add0~23\,
	combout => \maVout|Add0~24_combout\,
	cout => \maVout|Add0~25\);

-- Location: LCCOMB_X17_Y14_N24
\maVout|r_acc[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|r_acc[12]~40_combout\ = (\maVout|Add0~24_combout\ & ((GND) # (!\maVout|r_acc[11]~39\))) # (!\maVout|Add0~24_combout\ & (\maVout|r_acc[11]~39\ $ (GND)))
-- \maVout|r_acc[12]~41\ = CARRY((\maVout|Add0~24_combout\) # (!\maVout|r_acc[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|Add0~24_combout\,
	datad => VCC,
	cin => \maVout|r_acc[11]~39\,
	combout => \maVout|r_acc[12]~40_combout\,
	cout => \maVout|r_acc[12]~41\);

-- Location: FF_X17_Y14_N25
\maVout|r_acc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVout|r_acc[12]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVout|r_acc\(12));

-- Location: LCCOMB_X21_Y18_N10
\maVout|o_data[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|o_data[9]~feeder_combout\ = \maVout|r_acc\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \maVout|r_acc\(12),
	combout => \maVout|o_data[9]~feeder_combout\);

-- Location: FF_X21_Y18_N11
\maVout|o_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVout|o_data[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVout|o_data\(9));

-- Location: LCCOMB_X16_Y14_N26
\maVout|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|Add0~26_combout\ = (\maVout|r_acc\(13) & (!\maVout|Add0~25\)) # (!\maVout|r_acc\(13) & ((\maVout|Add0~25\) # (GND)))
-- \maVout|Add0~27\ = CARRY((!\maVout|Add0~25\) # (!\maVout|r_acc\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \maVout|r_acc\(13),
	datad => VCC,
	cin => \maVout|Add0~25\,
	combout => \maVout|Add0~26_combout\,
	cout => \maVout|Add0~27\);

-- Location: LCCOMB_X17_Y14_N26
\maVout|r_acc[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|r_acc[13]~42_combout\ = (\maVout|Add0~26_combout\ & (\maVout|r_acc[12]~41\ & VCC)) # (!\maVout|Add0~26_combout\ & (!\maVout|r_acc[12]~41\))
-- \maVout|r_acc[13]~43\ = CARRY((!\maVout|Add0~26_combout\ & !\maVout|r_acc[12]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|Add0~26_combout\,
	datad => VCC,
	cin => \maVout|r_acc[12]~41\,
	combout => \maVout|r_acc[13]~42_combout\,
	cout => \maVout|r_acc[13]~43\);

-- Location: FF_X17_Y14_N27
\maVout|r_acc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVout|r_acc[13]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVout|r_acc\(13));

-- Location: LCCOMB_X16_Y14_N28
\maVout|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|Add0~28_combout\ = (\maVout|r_acc\(14) & (\maVout|Add0~27\ $ (GND))) # (!\maVout|r_acc\(14) & (!\maVout|Add0~27\ & VCC))
-- \maVout|Add0~29\ = CARRY((\maVout|r_acc\(14) & !\maVout|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \maVout|r_acc\(14),
	datad => VCC,
	cin => \maVout|Add0~27\,
	combout => \maVout|Add0~28_combout\,
	cout => \maVout|Add0~29\);

-- Location: LCCOMB_X17_Y14_N28
\maVout|r_acc[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|r_acc[14]~44_combout\ = (\maVout|Add0~28_combout\ & ((GND) # (!\maVout|r_acc[13]~43\))) # (!\maVout|Add0~28_combout\ & (\maVout|r_acc[13]~43\ $ (GND)))
-- \maVout|r_acc[14]~45\ = CARRY((\maVout|Add0~28_combout\) # (!\maVout|r_acc[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \maVout|Add0~28_combout\,
	datad => VCC,
	cin => \maVout|r_acc[13]~43\,
	combout => \maVout|r_acc[14]~44_combout\,
	cout => \maVout|r_acc[14]~45\);

-- Location: FF_X17_Y14_N29
\maVout|r_acc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVout|r_acc[14]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVout|r_acc\(14));

-- Location: LCCOMB_X16_Y14_N30
\maVout|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|Add0~30_combout\ = \maVout|Add0~29\ $ (\maVout|r_acc\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \maVout|r_acc\(15),
	cin => \maVout|Add0~29\,
	combout => \maVout|Add0~30_combout\);

-- Location: LCCOMB_X17_Y14_N30
\maVout|r_acc[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|r_acc[15]~46_combout\ = \maVout|r_acc[14]~45\ $ (!\maVout|Add0~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \maVout|Add0~30_combout\,
	cin => \maVout|r_acc[14]~45\,
	combout => \maVout|r_acc[15]~46_combout\);

-- Location: FF_X17_Y14_N31
\maVout|r_acc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVout|r_acc[15]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVout|r_acc\(15));

-- Location: FF_X17_Y14_N3
\maVout|o_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \maVout|r_acc\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVout|o_data\(12));

-- Location: LCCOMB_X21_Y18_N0
\maVout|o_data[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|o_data[8]~feeder_combout\ = \maVout|r_acc\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \maVout|r_acc\(11),
	combout => \maVout|o_data[8]~feeder_combout\);

-- Location: FF_X21_Y18_N1
\maVout|o_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVout|o_data[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVout|o_data\(8));

-- Location: LCCOMB_X21_Y18_N14
\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\maVout|o_data\(12) & (\maVout|o_data\(8) $ (VCC))) # (!\maVout|o_data\(12) & (\maVout|o_data\(8) & VCC))
-- \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\maVout|o_data\(12) & \maVout|o_data\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|o_data\(12),
	datab => \maVout|o_data\(8),
	datad => VCC,
	combout => \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X21_Y18_N16
\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\maVout|o_data\(9) & (!\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\maVout|o_data\(9) & ((\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))
-- \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((!\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\maVout|o_data\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|o_data\(9),
	datad => VCC,
	cin => \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: FF_X19_Y20_N19
\maVout|o_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \maVout|r_acc\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVout|o_data\(7));

-- Location: FF_X16_Y14_N25
\maVout|o_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \maVout|r_acc\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVout|o_data\(6));

-- Location: FF_X21_Y20_N1
\maVout|o_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \maVout|r_acc\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVout|o_data\(5));

-- Location: FF_X19_Y20_N17
\maVout|o_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \maVout|r_acc\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVout|o_data\(4));

-- Location: LCCOMB_X21_Y20_N0
\Mult0|mult_core|romout[1][9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[1][9]~6_combout\ = \maVout|o_data\(6) $ (((\maVout|o_data\(7) & (\maVout|o_data\(5) & \maVout|o_data\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|o_data\(7),
	datab => \maVout|o_data\(6),
	datac => \maVout|o_data\(5),
	datad => \maVout|o_data\(4),
	combout => \Mult0|mult_core|romout[1][9]~6_combout\);

-- Location: LCCOMB_X21_Y20_N26
\Mult0|mult_core|romout[1][8]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[1][8]~5_combout\ = \maVout|o_data\(5) $ (((\maVout|o_data\(7) & \maVout|o_data\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|o_data\(7),
	datab => \maVout|o_data\(5),
	datad => \maVout|o_data\(4),
	combout => \Mult0|mult_core|romout[1][8]~5_combout\);

-- Location: LCCOMB_X17_Y18_N24
\maVout|o_data[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|o_data[1]~feeder_combout\ = \maVout|r_acc\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \maVout|r_acc\(4),
	combout => \maVout|o_data[1]~feeder_combout\);

-- Location: FF_X17_Y18_N25
\maVout|o_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVout|o_data[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVout|o_data\(1));

-- Location: FF_X16_Y14_N31
\maVout|o_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \maVout|r_acc\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVout|o_data\(3));

-- Location: FF_X22_Y17_N25
\maVout|o_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \maVout|r_acc\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVout|o_data\(0));

-- Location: LCCOMB_X17_Y18_N10
\maVout|o_data[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVout|o_data[2]~feeder_combout\ = \maVout|r_acc\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \maVout|r_acc\(5),
	combout => \maVout|o_data[2]~feeder_combout\);

-- Location: FF_X17_Y18_N11
\maVout|o_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVout|o_data[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVout|o_data\(2));

-- Location: LCCOMB_X22_Y20_N6
\Mult0|mult_core|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|_~0_combout\ = (\maVout|o_data\(1) & (\maVout|o_data\(3) & (\maVout|o_data\(0) & \maVout|o_data\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|o_data\(1),
	datab => \maVout|o_data\(3),
	datac => \maVout|o_data\(0),
	datad => \maVout|o_data\(2),
	combout => \Mult0|mult_core|_~0_combout\);

-- Location: LCCOMB_X19_Y20_N4
\Mult0|mult_core|romout[1][7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[1][7]~4_combout\ = \maVout|o_data\(7) $ (\maVout|o_data\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \maVout|o_data\(7),
	datad => \maVout|o_data\(4),
	combout => \Mult0|mult_core|romout[1][7]~4_combout\);

-- Location: LCCOMB_X22_Y20_N4
\Mult0|mult_core|romout[0][10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[0][10]~3_combout\ = (\maVout|o_data\(3) & (((!\maVout|o_data\(2)) # (!\maVout|o_data\(0))) # (!\maVout|o_data\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|o_data\(1),
	datab => \maVout|o_data\(3),
	datac => \maVout|o_data\(0),
	datad => \maVout|o_data\(2),
	combout => \Mult0|mult_core|romout[0][10]~3_combout\);

-- Location: LCCOMB_X22_Y20_N2
\Mult0|mult_core|romout[0][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[0][9]~2_combout\ = \maVout|o_data\(2) $ (((\maVout|o_data\(1) & (\maVout|o_data\(3) & \maVout|o_data\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|o_data\(1),
	datab => \maVout|o_data\(3),
	datac => \maVout|o_data\(0),
	datad => \maVout|o_data\(2),
	combout => \Mult0|mult_core|romout[0][9]~2_combout\);

-- Location: LCCOMB_X22_Y17_N12
\Mult0|mult_core|romout[0][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[0][8]~1_combout\ = \maVout|o_data\(1) $ (((\maVout|o_data\(3) & \maVout|o_data\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \maVout|o_data\(3),
	datac => \maVout|o_data\(1),
	datad => \maVout|o_data\(0),
	combout => \Mult0|mult_core|romout[0][8]~1_combout\);

-- Location: LCCOMB_X22_Y17_N10
\Mult0|mult_core|romout[0][7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[0][7]~0_combout\ = \maVout|o_data\(3) $ (\maVout|o_data\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \maVout|o_data\(3),
	datad => \maVout|o_data\(0),
	combout => \Mult0|mult_core|romout[0][7]~0_combout\);

-- Location: LCCOMB_X21_Y20_N2
\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ = (\maVout|o_data\(4) & (\maVout|o_data\(0) $ (VCC))) # (!\maVout|o_data\(4) & (\maVout|o_data\(0) & VCC))
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ = CARRY((\maVout|o_data\(4) & \maVout|o_data\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|o_data\(4),
	datab => \maVout|o_data\(0),
	datad => VCC,
	combout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	cout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X21_Y20_N4
\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ = (\maVout|o_data\(1) & ((\maVout|o_data\(5) & (\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ & VCC)) # (!\maVout|o_data\(5) & 
-- (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\)))) # (!\maVout|o_data\(1) & ((\maVout|o_data\(5) & (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # (!\maVout|o_data\(5) & ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\) # 
-- (GND)))))
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ = CARRY((\maVout|o_data\(1) & (!\maVout|o_data\(5) & !\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # (!\maVout|o_data\(1) & ((!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\) # 
-- (!\maVout|o_data\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|o_data\(1),
	datab => \maVout|o_data\(5),
	datad => VCC,
	cin => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\,
	combout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	cout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X21_Y20_N6
\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ = ((\maVout|o_data\(2) $ (\maVout|o_data\(6) $ (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\)))) # (GND)
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ = CARRY((\maVout|o_data\(2) & ((\maVout|o_data\(6)) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\))) # (!\maVout|o_data\(2) & (\maVout|o_data\(6) & 
-- !\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|o_data\(2),
	datab => \maVout|o_data\(6),
	datad => VCC,
	cin => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\,
	combout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	cout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X21_Y20_N8
\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ = (\maVout|o_data\(7) & ((\Mult0|mult_core|romout[0][7]~0_combout\ & (\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ & VCC)) # (!\Mult0|mult_core|romout[0][7]~0_combout\ & 
-- (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\)))) # (!\maVout|o_data\(7) & ((\Mult0|mult_core|romout[0][7]~0_combout\ & (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # (!\Mult0|mult_core|romout[0][7]~0_combout\ & 
-- ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ = CARRY((\maVout|o_data\(7) & (!\Mult0|mult_core|romout[0][7]~0_combout\ & !\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # (!\maVout|o_data\(7) & 
-- ((!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (!\Mult0|mult_core|romout[0][7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|o_data\(7),
	datab => \Mult0|mult_core|romout[0][7]~0_combout\,
	datad => VCC,
	cin => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\,
	combout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	cout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X21_Y20_N10
\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\maVout|o_data\(4) $ (\Mult0|mult_core|romout[0][8]~1_combout\ $ (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\maVout|o_data\(4) & ((\Mult0|mult_core|romout[0][8]~1_combout\) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\))) # (!\maVout|o_data\(4) & 
-- (\Mult0|mult_core|romout[0][8]~1_combout\ & !\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|o_data\(4),
	datab => \Mult0|mult_core|romout[0][8]~1_combout\,
	datad => VCC,
	cin => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\,
	combout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X21_Y20_N12
\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\Mult0|mult_core|romout[0][9]~2_combout\ & ((\maVout|o_data\(5) & (\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\maVout|o_data\(5) & 
-- (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\Mult0|mult_core|romout[0][9]~2_combout\ & ((\maVout|o_data\(5) & (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\maVout|o_data\(5) & 
-- ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\Mult0|mult_core|romout[0][9]~2_combout\ & (!\maVout|o_data\(5) & !\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\Mult0|mult_core|romout[0][9]~2_combout\ & 
-- ((!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\maVout|o_data\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|mult_core|romout[0][9]~2_combout\,
	datab => \maVout|o_data\(5),
	datad => VCC,
	cin => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X21_Y20_N14
\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\Mult0|mult_core|romout[0][10]~3_combout\ $ (\maVout|o_data\(6) $ (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\Mult0|mult_core|romout[0][10]~3_combout\ & ((\maVout|o_data\(6)) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # (!\Mult0|mult_core|romout[0][10]~3_combout\ & 
-- (\maVout|o_data\(6) & !\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|mult_core|romout[0][10]~3_combout\,
	datab => \maVout|o_data\(6),
	datad => VCC,
	cin => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X21_Y20_N16
\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\Mult0|mult_core|_~0_combout\ & ((\Mult0|mult_core|romout[1][7]~4_combout\ & (\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\Mult0|mult_core|romout[1][7]~4_combout\ 
-- & (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\Mult0|mult_core|_~0_combout\ & ((\Mult0|mult_core|romout[1][7]~4_combout\ & (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\Mult0|mult_core|romout[1][7]~4_combout\ & 
-- ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\Mult0|mult_core|_~0_combout\ & (!\Mult0|mult_core|romout[1][7]~4_combout\ & !\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\Mult0|mult_core|_~0_combout\ & 
-- ((!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\Mult0|mult_core|romout[1][7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|mult_core|_~0_combout\,
	datab => \Mult0|mult_core|romout[1][7]~4_combout\,
	datad => VCC,
	cin => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X21_Y20_N18
\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = (\Mult0|mult_core|romout[1][8]~5_combout\ & (\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ $ (GND))) # (!\Mult0|mult_core|romout[1][8]~5_combout\ & 
-- (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ & VCC))
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\Mult0|mult_core|romout[1][8]~5_combout\ & !\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|mult_core|romout[1][8]~5_combout\,
	datad => VCC,
	cin => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X21_Y20_N20
\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\Mult0|mult_core|romout[1][9]~6_combout\ & (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\Mult0|mult_core|romout[1][9]~6_combout\ & 
-- ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\Mult0|mult_core|romout[1][9]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|mult_core|romout[1][9]~6_combout\,
	datad => VCC,
	cin => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: FF_X21_Y18_N7
\maVout|o_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \maVout|r_acc\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVout|o_data\(11));

-- Location: FF_X21_Y18_N13
\maVout|o_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \maVout|r_acc\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVout|o_data\(10));

-- Location: LCCOMB_X22_Y18_N0
\Vo_mV[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Vo_mV[8]~13_combout\ = (\maVout|o_data\(8) & (\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ $ (VCC))) # (!\maVout|o_data\(8) & (\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & VCC))
-- \Vo_mV[8]~14\ = CARRY((\maVout|o_data\(8) & \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|o_data\(8),
	datab => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	combout => \Vo_mV[8]~13_combout\,
	cout => \Vo_mV[8]~14\);

-- Location: LCCOMB_X22_Y18_N2
\Vo_mV[9]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Vo_mV[9]~15_combout\ = (\maVout|o_data\(9) & ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (\Vo_mV[8]~14\ & VCC)) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\Vo_mV[8]~14\)))) # (!\maVout|o_data\(9) & 
-- ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\Vo_mV[8]~14\)) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\Vo_mV[8]~14\) # (GND)))))
-- \Vo_mV[9]~16\ = CARRY((\maVout|o_data\(9) & (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & !\Vo_mV[8]~14\)) # (!\maVout|o_data\(9) & ((!\Vo_mV[8]~14\) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|o_data\(9),
	datab => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \Vo_mV[8]~14\,
	combout => \Vo_mV[9]~15_combout\,
	cout => \Vo_mV[9]~16\);

-- Location: LCCOMB_X22_Y18_N4
\Vo_mV[10]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Vo_mV[10]~17_combout\ = ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\maVout|o_data\(10) $ (!\Vo_mV[9]~16\)))) # (GND)
-- \Vo_mV[10]~18\ = CARRY((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\maVout|o_data\(10)) # (!\Vo_mV[9]~16\))) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\maVout|o_data\(10) & !\Vo_mV[9]~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \maVout|o_data\(10),
	datad => VCC,
	cin => \Vo_mV[9]~16\,
	combout => \Vo_mV[10]~17_combout\,
	cout => \Vo_mV[10]~18\);

-- Location: LCCOMB_X22_Y18_N6
\Vo_mV[11]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Vo_mV[11]~19_combout\ = (\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\maVout|o_data\(11) & (\Vo_mV[10]~18\ & VCC)) # (!\maVout|o_data\(11) & (!\Vo_mV[10]~18\)))) # 
-- (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\maVout|o_data\(11) & (!\Vo_mV[10]~18\)) # (!\maVout|o_data\(11) & ((\Vo_mV[10]~18\) # (GND)))))
-- \Vo_mV[11]~20\ = CARRY((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\maVout|o_data\(11) & !\Vo_mV[10]~18\)) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\Vo_mV[10]~18\) # (!\maVout|o_data\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \maVout|o_data\(11),
	datad => VCC,
	cin => \Vo_mV[10]~18\,
	combout => \Vo_mV[11]~19_combout\,
	cout => \Vo_mV[11]~20\);

-- Location: LCCOMB_X22_Y18_N8
\Vo_mV[12]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Vo_mV[12]~21_combout\ = ((\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ (\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ (!\Vo_mV[11]~20\)))) # (GND)
-- \Vo_mV[12]~22\ = CARRY((\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # (!\Vo_mV[11]~20\))) # (!\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & 
-- (\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & !\Vo_mV[11]~20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datab => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \Vo_mV[11]~20\,
	combout => \Vo_mV[12]~21_combout\,
	cout => \Vo_mV[12]~22\);

-- Location: LCCOMB_X22_Y18_N10
\Vo_mV[13]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Vo_mV[13]~23_combout\ = (\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (\Vo_mV[12]~22\ & VCC)) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (!\Vo_mV[12]~22\)))) # (!\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\Vo_mV[12]~22\)) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- ((\Vo_mV[12]~22\) # (GND)))))
-- \Vo_mV[13]~24\ = CARRY((\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & !\Vo_mV[12]~22\)) # (!\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- ((!\Vo_mV[12]~22\) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datab => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \Vo_mV[12]~22\,
	combout => \Vo_mV[13]~23_combout\,
	cout => \Vo_mV[13]~24\);

-- Location: FF_X22_Y18_N11
\Vo_mV[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Vo_mV[13]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vo_mV(13));

-- Location: LCCOMB_X21_Y20_N30
\Mult0|mult_core|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|_~1_combout\ = (\maVout|o_data\(4) & (\maVout|o_data\(6) & (\maVout|o_data\(7) & \maVout|o_data\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|o_data\(4),
	datab => \maVout|o_data\(6),
	datac => \maVout|o_data\(7),
	datad => \maVout|o_data\(5),
	combout => \Mult0|mult_core|_~1_combout\);

-- Location: LCCOMB_X21_Y20_N28
\Mult0|mult_core|romout[1][10]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[1][10]~7_combout\ = (\maVout|o_data\(7) & (((!\maVout|o_data\(5)) # (!\maVout|o_data\(6))) # (!\maVout|o_data\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|o_data\(4),
	datab => \maVout|o_data\(6),
	datac => \maVout|o_data\(7),
	datad => \maVout|o_data\(5),
	combout => \Mult0|mult_core|romout[1][10]~7_combout\);

-- Location: LCCOMB_X21_Y20_N22
\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = (\Mult0|mult_core|romout[1][10]~7_combout\ & (\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (GND))) # (!\Mult0|mult_core|romout[1][10]~7_combout\ & 
-- (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ & VCC))
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\Mult0|mult_core|romout[1][10]~7_combout\ & !\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mult0|mult_core|romout[1][10]~7_combout\,
	datad => VCC,
	cin => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X21_Y20_N24
\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = \Mult0|mult_core|_~1_combout\ $ (\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|mult_core|_~1_combout\,
	cin => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\);

-- Location: LCCOMB_X21_Y18_N8
\Mult0|mult_core|romout[2][7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[2][7]~8_combout\ = \maVout|o_data\(11) $ (\maVout|o_data\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|o_data\(11),
	datad => \maVout|o_data\(8),
	combout => \Mult0|mult_core|romout[2][7]~8_combout\);

-- Location: LCCOMB_X21_Y18_N18
\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = (\maVout|o_data\(10) & (\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ $ (GND))) # (!\maVout|o_data\(10) & (!\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ & VCC))
-- \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\maVout|o_data\(10) & !\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \maVout|o_data\(10),
	datad => VCC,
	cin => \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X21_Y18_N20
\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\Mult0|mult_core|romout[2][7]~8_combout\ & (!\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\Mult0|mult_core|romout[2][7]~8_combout\ & 
-- ((\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND)))
-- \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((!\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\Mult0|mult_core|romout[2][7]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mult0|mult_core|romout[2][7]~8_combout\,
	datad => VCC,
	cin => \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: LCCOMB_X22_Y18_N12
\Vo_mV[14]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Vo_mV[14]~25_combout\ = ((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ (!\Vo_mV[13]~24\)))) # (GND)
-- \Vo_mV[14]~26\ = CARRY((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\) # (!\Vo_mV[13]~24\))) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- (\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & !\Vo_mV[13]~24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \Vo_mV[13]~24\,
	combout => \Vo_mV[14]~25_combout\,
	cout => \Vo_mV[14]~26\);

-- Location: LCCOMB_X22_Y18_N14
\Vo_mV[15]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Vo_mV[15]~27_combout\ = (\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (\Vo_mV[14]~26\ & VCC)) # (!\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & 
-- (!\Vo_mV[14]~26\)))) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\Vo_mV[14]~26\)) # (!\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & 
-- ((\Vo_mV[14]~26\) # (GND)))))
-- \Vo_mV[15]~28\ = CARRY((\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & !\Vo_mV[14]~26\)) # (!\Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- ((!\Vo_mV[14]~26\) # (!\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datab => \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \Vo_mV[14]~26\,
	combout => \Vo_mV[15]~27_combout\,
	cout => \Vo_mV[15]~28\);

-- Location: FF_X22_Y18_N15
\Vo_mV[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Vo_mV[15]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vo_mV(15));

-- Location: FF_X22_Y18_N9
\Vo_mV[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Vo_mV[12]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vo_mV(12));

-- Location: FF_X22_Y18_N13
\Vo_mV[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Vo_mV[14]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vo_mV(14));

-- Location: LCCOMB_X22_Y18_N26
\PROTECAO_KIT|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PROTECAO_KIT|LessThan2~0_combout\ = (!Vo_mV(13) & (!Vo_mV(15) & (!Vo_mV(12) & !Vo_mV(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Vo_mV(13),
	datab => Vo_mV(15),
	datac => Vo_mV(12),
	datad => Vo_mV(14),
	combout => \PROTECAO_KIT|LessThan2~0_combout\);

-- Location: FF_X21_Y20_N9
\Vo_mV[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vo_mV(7));

-- Location: FF_X22_Y18_N3
\Vo_mV[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Vo_mV[9]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vo_mV(9));

-- Location: FF_X21_Y20_N7
\Vo_mV[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vo_mV(6));

-- Location: FF_X22_Y18_N1
\Vo_mV[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Vo_mV[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vo_mV(8));

-- Location: LCCOMB_X22_Y18_N28
\PROTECAO_KIT|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PROTECAO_KIT|LessThan2~1_combout\ = (!Vo_mV(9) & (((!Vo_mV(7) & !Vo_mV(6))) # (!Vo_mV(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Vo_mV(7),
	datab => Vo_mV(9),
	datac => Vo_mV(6),
	datad => Vo_mV(8),
	combout => \PROTECAO_KIT|LessThan2~1_combout\);

-- Location: FF_X22_Y18_N5
\Vo_mV[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Vo_mV[10]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vo_mV(10));

-- Location: FF_X22_Y18_N7
\Vo_mV[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Vo_mV[11]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vo_mV(11));

-- Location: LCCOMB_X22_Y18_N30
\PROTECAO_KIT|LessThan2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PROTECAO_KIT|LessThan2~2_combout\ = (\PROTECAO_KIT|LessThan2~0_combout\ & ((\PROTECAO_KIT|LessThan2~1_combout\) # ((!Vo_mV(11)) # (!Vo_mV(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROTECAO_KIT|LessThan2~0_combout\,
	datab => \PROTECAO_KIT|LessThan2~1_combout\,
	datac => Vo_mV(10),
	datad => Vo_mV(11),
	combout => \PROTECAO_KIT|LessThan2~2_combout\);

-- Location: LCCOMB_X21_Y18_N2
\Mult0|mult_core|romout[2][8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[2][8]~9_combout\ = \maVout|o_data\(9) $ (((\maVout|o_data\(11) & \maVout|o_data\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|o_data\(11),
	datab => \maVout|o_data\(8),
	datad => \maVout|o_data\(9),
	combout => \Mult0|mult_core|romout[2][8]~9_combout\);

-- Location: LCCOMB_X21_Y18_N22
\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = ((\maVout|o_data\(12) $ (\Mult0|mult_core|romout[2][8]~9_combout\ $ (!\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))) # (GND)
-- \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\maVout|o_data\(12) & ((\Mult0|mult_core|romout[2][8]~9_combout\) # (!\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\))) # (!\maVout|o_data\(12) & 
-- (\Mult0|mult_core|romout[2][8]~9_combout\ & !\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|o_data\(12),
	datab => \Mult0|mult_core|romout[2][8]~9_combout\,
	datad => VCC,
	cin => \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X22_Y18_N16
\Vo_mV[16]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Vo_mV[16]~29_combout\ = (\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & (\Vo_mV[15]~28\ $ (GND))) # (!\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & (!\Vo_mV[15]~28\ & VCC))
-- \Vo_mV[16]~30\ = CARRY((\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & !\Vo_mV[15]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \Vo_mV[15]~28\,
	combout => \Vo_mV[16]~29_combout\,
	cout => \Vo_mV[16]~30\);

-- Location: FF_X22_Y18_N17
\Vo_mV[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Vo_mV[16]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vo_mV(16));

-- Location: LCCOMB_X21_Y18_N12
\Mult0|mult_core|romout[2][10]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[2][10]~11_combout\ = (\maVout|o_data\(11) & (((!\maVout|o_data\(9)) # (!\maVout|o_data\(10))) # (!\maVout|o_data\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|o_data\(11),
	datab => \maVout|o_data\(8),
	datac => \maVout|o_data\(10),
	datad => \maVout|o_data\(9),
	combout => \Mult0|mult_core|romout[2][10]~11_combout\);

-- Location: LCCOMB_X21_Y18_N4
\Mult0|mult_core|romout[2][9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|romout[2][9]~10_combout\ = \maVout|o_data\(10) $ (((\maVout|o_data\(9) & (\maVout|o_data\(8) & \maVout|o_data\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|o_data\(9),
	datab => \maVout|o_data\(8),
	datac => \maVout|o_data\(10),
	datad => \maVout|o_data\(11),
	combout => \Mult0|mult_core|romout[2][9]~10_combout\);

-- Location: LCCOMB_X21_Y18_N24
\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = (\Mult0|mult_core|romout[2][9]~10_combout\ & (!\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # (!\Mult0|mult_core|romout[2][9]~10_combout\ & 
-- ((\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (GND)))
-- \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ = CARRY((!\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (!\Mult0|mult_core|romout[2][9]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|mult_core|romout[2][9]~10_combout\,
	datad => VCC,
	cin => \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cout => \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\);

-- Location: LCCOMB_X21_Y18_N26
\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ = (\Mult0|mult_core|romout[2][10]~11_combout\ & (\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ $ (GND))) # (!\Mult0|mult_core|romout[2][10]~11_combout\ & 
-- (!\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ & VCC))
-- \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ = CARRY((\Mult0|mult_core|romout[2][10]~11_combout\ & !\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|mult_core|romout[2][10]~11_combout\,
	datad => VCC,
	cin => \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\,
	combout => \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	cout => \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\);

-- Location: LCCOMB_X22_Y18_N18
\Vo_mV[17]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Vo_mV[17]~31_combout\ = (\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\Vo_mV[16]~30\)) # (!\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\Vo_mV[16]~30\) # (GND)))
-- \Vo_mV[17]~32\ = CARRY((!\Vo_mV[16]~30\) # (!\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \Vo_mV[16]~30\,
	combout => \Vo_mV[17]~31_combout\,
	cout => \Vo_mV[17]~32\);

-- Location: LCCOMB_X22_Y18_N20
\Vo_mV[18]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Vo_mV[18]~33_combout\ = (\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & (\Vo_mV[17]~32\ $ (GND))) # (!\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & (!\Vo_mV[17]~32\ & VCC))
-- \Vo_mV[18]~34\ = CARRY((\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & !\Vo_mV[17]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \Vo_mV[17]~32\,
	combout => \Vo_mV[18]~33_combout\,
	cout => \Vo_mV[18]~34\);

-- Location: FF_X22_Y18_N21
\Vo_mV[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Vo_mV[18]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vo_mV(18));

-- Location: LCCOMB_X21_Y18_N6
\Mult0|mult_core|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|_~2_combout\ = (\maVout|o_data\(9) & (\maVout|o_data\(10) & (\maVout|o_data\(11) & \maVout|o_data\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|o_data\(9),
	datab => \maVout|o_data\(10),
	datac => \maVout|o_data\(11),
	datad => \maVout|o_data\(8),
	combout => \Mult0|mult_core|_~2_combout\);

-- Location: LCCOMB_X21_Y18_N28
\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ = (\maVout|o_data\(12) & ((\Mult0|mult_core|_~2_combout\ & (\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ & VCC)) # (!\Mult0|mult_core|_~2_combout\ & 
-- (!\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)))) # (!\maVout|o_data\(12) & ((\Mult0|mult_core|_~2_combout\ & (!\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # (!\Mult0|mult_core|_~2_combout\ & 
-- ((\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (GND)))))
-- \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ = CARRY((\maVout|o_data\(12) & (!\Mult0|mult_core|_~2_combout\ & !\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # (!\maVout|o_data\(12) & 
-- ((!\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (!\Mult0|mult_core|_~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|o_data\(12),
	datab => \Mult0|mult_core|_~2_combout\,
	datad => VCC,
	cin => \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\,
	combout => \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	cout => \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\);

-- Location: LCCOMB_X21_Y18_N30
\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ = !\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\,
	combout => \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\);

-- Location: LCCOMB_X22_Y18_N22
\Vo_mV[19]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Vo_mV[19]~35_combout\ = (\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\Vo_mV[18]~34\)) # (!\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\Vo_mV[18]~34\) # (GND)))
-- \Vo_mV[19]~36\ = CARRY((!\Vo_mV[18]~34\) # (!\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \Vo_mV[18]~34\,
	combout => \Vo_mV[19]~35_combout\,
	cout => \Vo_mV[19]~36\);

-- Location: LCCOMB_X22_Y18_N24
\Vo_mV[20]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Vo_mV[20]~37_combout\ = \Vo_mV[19]~36\ $ (!\Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	cin => \Vo_mV[19]~36\,
	combout => \Vo_mV[20]~37_combout\);

-- Location: FF_X22_Y18_N25
\Vo_mV[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Vo_mV[20]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vo_mV(20));

-- Location: FF_X22_Y18_N23
\Vo_mV[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Vo_mV[19]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vo_mV(19));

-- Location: LCCOMB_X22_Y19_N26
\PROTECAO_KIT|FLAG_TENSAO~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PROTECAO_KIT|FLAG_TENSAO~0_combout\ = (Vo_mV(18)) # ((\PROTECAO_KIT|FLAG_TENSAO~q\) # ((Vo_mV(20)) # (Vo_mV(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Vo_mV(18),
	datab => \PROTECAO_KIT|FLAG_TENSAO~q\,
	datac => Vo_mV(20),
	datad => Vo_mV(19),
	combout => \PROTECAO_KIT|FLAG_TENSAO~0_combout\);

-- Location: FF_X22_Y18_N19
\Vo_mV[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Vo_mV[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vo_mV(17));

-- Location: LCCOMB_X22_Y19_N24
\PROTECAO_KIT|FLAG_TENSAO~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PROTECAO_KIT|FLAG_TENSAO~1_combout\ = (\PROTECAO_KIT|FLAG_TENSAO~0_combout\) # ((!\PROTECAO_KIT|LessThan2~2_combout\ & (Vo_mV(16) & Vo_mV(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROTECAO_KIT|LessThan2~2_combout\,
	datab => Vo_mV(16),
	datac => \PROTECAO_KIT|FLAG_TENSAO~0_combout\,
	datad => Vo_mV(17),
	combout => \PROTECAO_KIT|FLAG_TENSAO~1_combout\);

-- Location: IOIBUF_X23_Y24_N1
\BT[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BT(0),
	o => \BT[0]~input_o\);

-- Location: LCCOMB_X24_Y21_N16
\BT_FLAG[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BT_FLAG[0]~0_combout\ = !\BT[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BT[0]~input_o\,
	combout => \BT_FLAG[0]~0_combout\);

-- Location: FF_X24_Y21_N17
\BT_FLAG[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \BT_FLAG[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => BT_FLAG(0));

-- Location: CLKCTRL_G6
\BT_FLAG[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \BT_FLAG[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \BT_FLAG[0]~clkctrl_outclk\);

-- Location: FF_X22_Y19_N25
\PROTECAO_KIT|FLAG_TENSAO\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PROTECAO_KIT|FLAG_TENSAO~1_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PROTECAO_KIT|FLAG_TENSAO~q\);

-- Location: LCCOMB_X28_Y17_N30
\PROTECAO_KIT|FLAG_CORRENTE~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PROTECAO_KIT|FLAG_CORRENTE~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \PROTECAO_KIT|FLAG_CORRENTE~feeder_combout\);

-- Location: LCCOMB_X11_Y16_N0
\maIin|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \maIin|Add0~0_combout\ = (\ADC_kit|ADC_gen:1:ADC_x|rx_data\(0) & (\maIin|r_acc\(0) $ (VCC))) # (!\ADC_kit|ADC_gen:1:ADC_x|rx_data\(0) & (\maIin|r_acc\(0) & VCC))
-- \maIin|Add0~1\ = CARRY((\ADC_kit|ADC_gen:1:ADC_x|rx_data\(0) & \maIin|r_acc\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:1:ADC_x|rx_data\(0),
	datab => \maIin|r_acc\(0),
	datad => VCC,
	combout => \maIin|Add0~0_combout\,
	cout => \maIin|Add0~1\);

-- Location: LCCOMB_X12_Y16_N0
\maIin|r_acc[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \maIin|r_acc[0]~16_combout\ = (\maIin|Add0~0_combout\ & ((GND) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a35\))) # (!\maIin|Add0~0_combout\ & (\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a35\ $ (GND)))
-- \maIin|r_acc[0]~17\ = CARRY((\maIin|Add0~0_combout\) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maIin|Add0~0_combout\,
	datab => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a35\,
	datad => VCC,
	combout => \maIin|r_acc[0]~16_combout\,
	cout => \maIin|r_acc[0]~17\);

-- Location: FF_X12_Y16_N1
\maIin|r_acc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maIin|r_acc[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maIin|r_acc\(0));

-- Location: LCCOMB_X11_Y16_N2
\maIin|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \maIin|Add0~2_combout\ = (\maIin|r_acc\(1) & ((\ADC_kit|ADC_gen:1:ADC_x|rx_data\(1) & (\maIin|Add0~1\ & VCC)) # (!\ADC_kit|ADC_gen:1:ADC_x|rx_data\(1) & (!\maIin|Add0~1\)))) # (!\maIin|r_acc\(1) & ((\ADC_kit|ADC_gen:1:ADC_x|rx_data\(1) & 
-- (!\maIin|Add0~1\)) # (!\ADC_kit|ADC_gen:1:ADC_x|rx_data\(1) & ((\maIin|Add0~1\) # (GND)))))
-- \maIin|Add0~3\ = CARRY((\maIin|r_acc\(1) & (!\ADC_kit|ADC_gen:1:ADC_x|rx_data\(1) & !\maIin|Add0~1\)) # (!\maIin|r_acc\(1) & ((!\maIin|Add0~1\) # (!\ADC_kit|ADC_gen:1:ADC_x|rx_data\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maIin|r_acc\(1),
	datab => \ADC_kit|ADC_gen:1:ADC_x|rx_data\(1),
	datad => VCC,
	cin => \maIin|Add0~1\,
	combout => \maIin|Add0~2_combout\,
	cout => \maIin|Add0~3\);

-- Location: LCCOMB_X12_Y16_N2
\maIin|r_acc[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \maIin|r_acc[1]~18_combout\ = (\maIin|Add0~2_combout\ & ((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a34\ & (!\maIin|r_acc[0]~17\)) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a34\ & 
-- (\maIin|r_acc[0]~17\ & VCC)))) # (!\maIin|Add0~2_combout\ & ((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a34\ & ((\maIin|r_acc[0]~17\) # (GND))) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a34\ & 
-- (!\maIin|r_acc[0]~17\))))
-- \maIin|r_acc[1]~19\ = CARRY((\maIin|Add0~2_combout\ & (\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a34\ & !\maIin|r_acc[0]~17\)) # (!\maIin|Add0~2_combout\ & 
-- ((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a34\) # (!\maIin|r_acc[0]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maIin|Add0~2_combout\,
	datab => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a34\,
	datad => VCC,
	cin => \maIin|r_acc[0]~17\,
	combout => \maIin|r_acc[1]~18_combout\,
	cout => \maIin|r_acc[1]~19\);

-- Location: FF_X12_Y16_N3
\maIin|r_acc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maIin|r_acc[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maIin|r_acc\(1));

-- Location: LCCOMB_X11_Y16_N4
\maIin|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \maIin|Add0~4_combout\ = ((\maIin|r_acc\(2) $ (\ADC_kit|ADC_gen:1:ADC_x|rx_data\(2) $ (!\maIin|Add0~3\)))) # (GND)
-- \maIin|Add0~5\ = CARRY((\maIin|r_acc\(2) & ((\ADC_kit|ADC_gen:1:ADC_x|rx_data\(2)) # (!\maIin|Add0~3\))) # (!\maIin|r_acc\(2) & (\ADC_kit|ADC_gen:1:ADC_x|rx_data\(2) & !\maIin|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maIin|r_acc\(2),
	datab => \ADC_kit|ADC_gen:1:ADC_x|rx_data\(2),
	datad => VCC,
	cin => \maIin|Add0~3\,
	combout => \maIin|Add0~4_combout\,
	cout => \maIin|Add0~5\);

-- Location: LCCOMB_X12_Y16_N4
\maIin|r_acc[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \maIin|r_acc[2]~20_combout\ = ((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a33\ $ (\maIin|Add0~4_combout\ $ (\maIin|r_acc[1]~19\)))) # (GND)
-- \maIin|r_acc[2]~21\ = CARRY((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a33\ & (\maIin|Add0~4_combout\ & !\maIin|r_acc[1]~19\)) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a33\ & 
-- ((\maIin|Add0~4_combout\) # (!\maIin|r_acc[1]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a33\,
	datab => \maIin|Add0~4_combout\,
	datad => VCC,
	cin => \maIin|r_acc[1]~19\,
	combout => \maIin|r_acc[2]~20_combout\,
	cout => \maIin|r_acc[2]~21\);

-- Location: FF_X12_Y16_N5
\maIin|r_acc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maIin|r_acc[2]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maIin|r_acc\(2));

-- Location: LCCOMB_X11_Y16_N6
\maIin|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \maIin|Add0~6_combout\ = (\ADC_kit|ADC_gen:1:ADC_x|rx_data\(3) & ((\maIin|r_acc\(3) & (\maIin|Add0~5\ & VCC)) # (!\maIin|r_acc\(3) & (!\maIin|Add0~5\)))) # (!\ADC_kit|ADC_gen:1:ADC_x|rx_data\(3) & ((\maIin|r_acc\(3) & (!\maIin|Add0~5\)) # 
-- (!\maIin|r_acc\(3) & ((\maIin|Add0~5\) # (GND)))))
-- \maIin|Add0~7\ = CARRY((\ADC_kit|ADC_gen:1:ADC_x|rx_data\(3) & (!\maIin|r_acc\(3) & !\maIin|Add0~5\)) # (!\ADC_kit|ADC_gen:1:ADC_x|rx_data\(3) & ((!\maIin|Add0~5\) # (!\maIin|r_acc\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:1:ADC_x|rx_data\(3),
	datab => \maIin|r_acc\(3),
	datad => VCC,
	cin => \maIin|Add0~5\,
	combout => \maIin|Add0~6_combout\,
	cout => \maIin|Add0~7\);

-- Location: LCCOMB_X12_Y16_N6
\maIin|r_acc[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \maIin|r_acc[3]~22_combout\ = (\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a32\ & ((\maIin|Add0~6_combout\ & (!\maIin|r_acc[2]~21\)) # (!\maIin|Add0~6_combout\ & ((\maIin|r_acc[2]~21\) # (GND))))) # 
-- (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a32\ & ((\maIin|Add0~6_combout\ & (\maIin|r_acc[2]~21\ & VCC)) # (!\maIin|Add0~6_combout\ & (!\maIin|r_acc[2]~21\))))
-- \maIin|r_acc[3]~23\ = CARRY((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a32\ & ((!\maIin|r_acc[2]~21\) # (!\maIin|Add0~6_combout\))) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a32\ & 
-- (!\maIin|Add0~6_combout\ & !\maIin|r_acc[2]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a32\,
	datab => \maIin|Add0~6_combout\,
	datad => VCC,
	cin => \maIin|r_acc[2]~21\,
	combout => \maIin|r_acc[3]~22_combout\,
	cout => \maIin|r_acc[3]~23\);

-- Location: FF_X12_Y16_N7
\maIin|r_acc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maIin|r_acc[3]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maIin|r_acc\(3));

-- Location: LCCOMB_X11_Y16_N8
\maIin|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \maIin|Add0~8_combout\ = ((\maIin|r_acc\(4) $ (\ADC_kit|ADC_gen:1:ADC_x|rx_data\(4) $ (!\maIin|Add0~7\)))) # (GND)
-- \maIin|Add0~9\ = CARRY((\maIin|r_acc\(4) & ((\ADC_kit|ADC_gen:1:ADC_x|rx_data\(4)) # (!\maIin|Add0~7\))) # (!\maIin|r_acc\(4) & (\ADC_kit|ADC_gen:1:ADC_x|rx_data\(4) & !\maIin|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maIin|r_acc\(4),
	datab => \ADC_kit|ADC_gen:1:ADC_x|rx_data\(4),
	datad => VCC,
	cin => \maIin|Add0~7\,
	combout => \maIin|Add0~8_combout\,
	cout => \maIin|Add0~9\);

-- Location: LCCOMB_X12_Y16_N8
\maIin|r_acc[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \maIin|r_acc[4]~24_combout\ = ((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a31\ $ (\maIin|Add0~8_combout\ $ (\maIin|r_acc[3]~23\)))) # (GND)
-- \maIin|r_acc[4]~25\ = CARRY((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a31\ & (\maIin|Add0~8_combout\ & !\maIin|r_acc[3]~23\)) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a31\ & 
-- ((\maIin|Add0~8_combout\) # (!\maIin|r_acc[3]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a31\,
	datab => \maIin|Add0~8_combout\,
	datad => VCC,
	cin => \maIin|r_acc[3]~23\,
	combout => \maIin|r_acc[4]~24_combout\,
	cout => \maIin|r_acc[4]~25\);

-- Location: FF_X12_Y16_N9
\maIin|r_acc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maIin|r_acc[4]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maIin|r_acc\(4));

-- Location: LCCOMB_X11_Y16_N10
\maIin|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \maIin|Add0~10_combout\ = (\ADC_kit|ADC_gen:1:ADC_x|rx_data\(5) & ((\maIin|r_acc\(5) & (\maIin|Add0~9\ & VCC)) # (!\maIin|r_acc\(5) & (!\maIin|Add0~9\)))) # (!\ADC_kit|ADC_gen:1:ADC_x|rx_data\(5) & ((\maIin|r_acc\(5) & (!\maIin|Add0~9\)) # 
-- (!\maIin|r_acc\(5) & ((\maIin|Add0~9\) # (GND)))))
-- \maIin|Add0~11\ = CARRY((\ADC_kit|ADC_gen:1:ADC_x|rx_data\(5) & (!\maIin|r_acc\(5) & !\maIin|Add0~9\)) # (!\ADC_kit|ADC_gen:1:ADC_x|rx_data\(5) & ((!\maIin|Add0~9\) # (!\maIin|r_acc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:1:ADC_x|rx_data\(5),
	datab => \maIin|r_acc\(5),
	datad => VCC,
	cin => \maIin|Add0~9\,
	combout => \maIin|Add0~10_combout\,
	cout => \maIin|Add0~11\);

-- Location: LCCOMB_X12_Y16_N10
\maIin|r_acc[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \maIin|r_acc[5]~26_combout\ = (\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a30\ & ((\maIin|Add0~10_combout\ & (!\maIin|r_acc[4]~25\)) # (!\maIin|Add0~10_combout\ & ((\maIin|r_acc[4]~25\) # (GND))))) # 
-- (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a30\ & ((\maIin|Add0~10_combout\ & (\maIin|r_acc[4]~25\ & VCC)) # (!\maIin|Add0~10_combout\ & (!\maIin|r_acc[4]~25\))))
-- \maIin|r_acc[5]~27\ = CARRY((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a30\ & ((!\maIin|r_acc[4]~25\) # (!\maIin|Add0~10_combout\))) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a30\ & 
-- (!\maIin|Add0~10_combout\ & !\maIin|r_acc[4]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a30\,
	datab => \maIin|Add0~10_combout\,
	datad => VCC,
	cin => \maIin|r_acc[4]~25\,
	combout => \maIin|r_acc[5]~26_combout\,
	cout => \maIin|r_acc[5]~27\);

-- Location: FF_X12_Y16_N11
\maIin|r_acc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maIin|r_acc[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maIin|r_acc\(5));

-- Location: LCCOMB_X11_Y16_N12
\maIin|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \maIin|Add0~12_combout\ = ((\ADC_kit|ADC_gen:1:ADC_x|rx_data\(6) $ (\maIin|r_acc\(6) $ (!\maIin|Add0~11\)))) # (GND)
-- \maIin|Add0~13\ = CARRY((\ADC_kit|ADC_gen:1:ADC_x|rx_data\(6) & ((\maIin|r_acc\(6)) # (!\maIin|Add0~11\))) # (!\ADC_kit|ADC_gen:1:ADC_x|rx_data\(6) & (\maIin|r_acc\(6) & !\maIin|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:1:ADC_x|rx_data\(6),
	datab => \maIin|r_acc\(6),
	datad => VCC,
	cin => \maIin|Add0~11\,
	combout => \maIin|Add0~12_combout\,
	cout => \maIin|Add0~13\);

-- Location: LCCOMB_X12_Y16_N12
\maIin|r_acc[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \maIin|r_acc[6]~28_combout\ = ((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a29\ $ (\maIin|Add0~12_combout\ $ (\maIin|r_acc[5]~27\)))) # (GND)
-- \maIin|r_acc[6]~29\ = CARRY((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a29\ & (\maIin|Add0~12_combout\ & !\maIin|r_acc[5]~27\)) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a29\ & 
-- ((\maIin|Add0~12_combout\) # (!\maIin|r_acc[5]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a29\,
	datab => \maIin|Add0~12_combout\,
	datad => VCC,
	cin => \maIin|r_acc[5]~27\,
	combout => \maIin|r_acc[6]~28_combout\,
	cout => \maIin|r_acc[6]~29\);

-- Location: FF_X12_Y16_N13
\maIin|r_acc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maIin|r_acc[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maIin|r_acc\(6));

-- Location: LCCOMB_X11_Y16_N14
\maIin|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \maIin|Add0~14_combout\ = (\maIin|r_acc\(7) & ((\ADC_kit|ADC_gen:1:ADC_x|rx_data\(7) & (\maIin|Add0~13\ & VCC)) # (!\ADC_kit|ADC_gen:1:ADC_x|rx_data\(7) & (!\maIin|Add0~13\)))) # (!\maIin|r_acc\(7) & ((\ADC_kit|ADC_gen:1:ADC_x|rx_data\(7) & 
-- (!\maIin|Add0~13\)) # (!\ADC_kit|ADC_gen:1:ADC_x|rx_data\(7) & ((\maIin|Add0~13\) # (GND)))))
-- \maIin|Add0~15\ = CARRY((\maIin|r_acc\(7) & (!\ADC_kit|ADC_gen:1:ADC_x|rx_data\(7) & !\maIin|Add0~13\)) # (!\maIin|r_acc\(7) & ((!\maIin|Add0~13\) # (!\ADC_kit|ADC_gen:1:ADC_x|rx_data\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maIin|r_acc\(7),
	datab => \ADC_kit|ADC_gen:1:ADC_x|rx_data\(7),
	datad => VCC,
	cin => \maIin|Add0~13\,
	combout => \maIin|Add0~14_combout\,
	cout => \maIin|Add0~15\);

-- Location: LCCOMB_X12_Y16_N14
\maIin|r_acc[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \maIin|r_acc[7]~30_combout\ = (\maIin|Add0~14_combout\ & ((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a28\ & (!\maIin|r_acc[6]~29\)) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a28\ & 
-- (\maIin|r_acc[6]~29\ & VCC)))) # (!\maIin|Add0~14_combout\ & ((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a28\ & ((\maIin|r_acc[6]~29\) # (GND))) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a28\ & 
-- (!\maIin|r_acc[6]~29\))))
-- \maIin|r_acc[7]~31\ = CARRY((\maIin|Add0~14_combout\ & (\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a28\ & !\maIin|r_acc[6]~29\)) # (!\maIin|Add0~14_combout\ & 
-- ((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a28\) # (!\maIin|r_acc[6]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maIin|Add0~14_combout\,
	datab => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a28\,
	datad => VCC,
	cin => \maIin|r_acc[6]~29\,
	combout => \maIin|r_acc[7]~30_combout\,
	cout => \maIin|r_acc[7]~31\);

-- Location: FF_X12_Y16_N15
\maIin|r_acc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maIin|r_acc[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maIin|r_acc\(7));

-- Location: LCCOMB_X11_Y16_N16
\maIin|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \maIin|Add0~16_combout\ = ((\maIin|r_acc\(8) $ (\ADC_kit|ADC_gen:1:ADC_x|rx_data\(8) $ (!\maIin|Add0~15\)))) # (GND)
-- \maIin|Add0~17\ = CARRY((\maIin|r_acc\(8) & ((\ADC_kit|ADC_gen:1:ADC_x|rx_data\(8)) # (!\maIin|Add0~15\))) # (!\maIin|r_acc\(8) & (\ADC_kit|ADC_gen:1:ADC_x|rx_data\(8) & !\maIin|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maIin|r_acc\(8),
	datab => \ADC_kit|ADC_gen:1:ADC_x|rx_data\(8),
	datad => VCC,
	cin => \maIin|Add0~15\,
	combout => \maIin|Add0~16_combout\,
	cout => \maIin|Add0~17\);

-- Location: LCCOMB_X12_Y16_N16
\maIin|r_acc[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \maIin|r_acc[8]~32_combout\ = ((\maIin|Add0~16_combout\ $ (\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a27\ $ (\maIin|r_acc[7]~31\)))) # (GND)
-- \maIin|r_acc[8]~33\ = CARRY((\maIin|Add0~16_combout\ & ((!\maIin|r_acc[7]~31\) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a27\))) # (!\maIin|Add0~16_combout\ & 
-- (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a27\ & !\maIin|r_acc[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maIin|Add0~16_combout\,
	datab => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a27\,
	datad => VCC,
	cin => \maIin|r_acc[7]~31\,
	combout => \maIin|r_acc[8]~32_combout\,
	cout => \maIin|r_acc[8]~33\);

-- Location: FF_X12_Y16_N17
\maIin|r_acc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maIin|r_acc[8]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maIin|r_acc\(8));

-- Location: LCCOMB_X11_Y16_N18
\maIin|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \maIin|Add0~18_combout\ = (\ADC_kit|ADC_gen:1:ADC_x|rx_data\(9) & ((\maIin|r_acc\(9) & (\maIin|Add0~17\ & VCC)) # (!\maIin|r_acc\(9) & (!\maIin|Add0~17\)))) # (!\ADC_kit|ADC_gen:1:ADC_x|rx_data\(9) & ((\maIin|r_acc\(9) & (!\maIin|Add0~17\)) # 
-- (!\maIin|r_acc\(9) & ((\maIin|Add0~17\) # (GND)))))
-- \maIin|Add0~19\ = CARRY((\ADC_kit|ADC_gen:1:ADC_x|rx_data\(9) & (!\maIin|r_acc\(9) & !\maIin|Add0~17\)) # (!\ADC_kit|ADC_gen:1:ADC_x|rx_data\(9) & ((!\maIin|Add0~17\) # (!\maIin|r_acc\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:1:ADC_x|rx_data\(9),
	datab => \maIin|r_acc\(9),
	datad => VCC,
	cin => \maIin|Add0~17\,
	combout => \maIin|Add0~18_combout\,
	cout => \maIin|Add0~19\);

-- Location: LCCOMB_X12_Y16_N18
\maIin|r_acc[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \maIin|r_acc[9]~34_combout\ = (\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a26\ & ((\maIin|Add0~18_combout\ & (!\maIin|r_acc[8]~33\)) # (!\maIin|Add0~18_combout\ & ((\maIin|r_acc[8]~33\) # (GND))))) # 
-- (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a26\ & ((\maIin|Add0~18_combout\ & (\maIin|r_acc[8]~33\ & VCC)) # (!\maIin|Add0~18_combout\ & (!\maIin|r_acc[8]~33\))))
-- \maIin|r_acc[9]~35\ = CARRY((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a26\ & ((!\maIin|r_acc[8]~33\) # (!\maIin|Add0~18_combout\))) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a26\ & 
-- (!\maIin|Add0~18_combout\ & !\maIin|r_acc[8]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a26\,
	datab => \maIin|Add0~18_combout\,
	datad => VCC,
	cin => \maIin|r_acc[8]~33\,
	combout => \maIin|r_acc[9]~34_combout\,
	cout => \maIin|r_acc[9]~35\);

-- Location: FF_X12_Y16_N19
\maIin|r_acc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maIin|r_acc[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maIin|r_acc\(9));

-- Location: LCCOMB_X11_Y16_N20
\maIin|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \maIin|Add0~20_combout\ = ((\maIin|r_acc\(10) $ (\ADC_kit|ADC_gen:1:ADC_x|rx_data\(10) $ (!\maIin|Add0~19\)))) # (GND)
-- \maIin|Add0~21\ = CARRY((\maIin|r_acc\(10) & ((\ADC_kit|ADC_gen:1:ADC_x|rx_data\(10)) # (!\maIin|Add0~19\))) # (!\maIin|r_acc\(10) & (\ADC_kit|ADC_gen:1:ADC_x|rx_data\(10) & !\maIin|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maIin|r_acc\(10),
	datab => \ADC_kit|ADC_gen:1:ADC_x|rx_data\(10),
	datad => VCC,
	cin => \maIin|Add0~19\,
	combout => \maIin|Add0~20_combout\,
	cout => \maIin|Add0~21\);

-- Location: LCCOMB_X12_Y16_N20
\maIin|r_acc[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \maIin|r_acc[10]~36_combout\ = ((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a25\ $ (\maIin|Add0~20_combout\ $ (\maIin|r_acc[9]~35\)))) # (GND)
-- \maIin|r_acc[10]~37\ = CARRY((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a25\ & (\maIin|Add0~20_combout\ & !\maIin|r_acc[9]~35\)) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a25\ & 
-- ((\maIin|Add0~20_combout\) # (!\maIin|r_acc[9]~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a25\,
	datab => \maIin|Add0~20_combout\,
	datad => VCC,
	cin => \maIin|r_acc[9]~35\,
	combout => \maIin|r_acc[10]~36_combout\,
	cout => \maIin|r_acc[10]~37\);

-- Location: FF_X12_Y16_N21
\maIin|r_acc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maIin|r_acc[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maIin|r_acc\(10));

-- Location: LCCOMB_X11_Y16_N22
\maIin|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \maIin|Add0~22_combout\ = (\ADC_kit|ADC_gen:1:ADC_x|rx_data\(11) & ((\maIin|r_acc\(11) & (\maIin|Add0~21\ & VCC)) # (!\maIin|r_acc\(11) & (!\maIin|Add0~21\)))) # (!\ADC_kit|ADC_gen:1:ADC_x|rx_data\(11) & ((\maIin|r_acc\(11) & (!\maIin|Add0~21\)) # 
-- (!\maIin|r_acc\(11) & ((\maIin|Add0~21\) # (GND)))))
-- \maIin|Add0~23\ = CARRY((\ADC_kit|ADC_gen:1:ADC_x|rx_data\(11) & (!\maIin|r_acc\(11) & !\maIin|Add0~21\)) # (!\ADC_kit|ADC_gen:1:ADC_x|rx_data\(11) & ((!\maIin|Add0~21\) # (!\maIin|r_acc\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:1:ADC_x|rx_data\(11),
	datab => \maIin|r_acc\(11),
	datad => VCC,
	cin => \maIin|Add0~21\,
	combout => \maIin|Add0~22_combout\,
	cout => \maIin|Add0~23\);

-- Location: LCCOMB_X12_Y16_N22
\maIin|r_acc[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \maIin|r_acc[11]~38_combout\ = (\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a24\ & ((\maIin|Add0~22_combout\ & (!\maIin|r_acc[10]~37\)) # (!\maIin|Add0~22_combout\ & ((\maIin|r_acc[10]~37\) # (GND))))) # 
-- (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a24\ & ((\maIin|Add0~22_combout\ & (\maIin|r_acc[10]~37\ & VCC)) # (!\maIin|Add0~22_combout\ & (!\maIin|r_acc[10]~37\))))
-- \maIin|r_acc[11]~39\ = CARRY((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a24\ & ((!\maIin|r_acc[10]~37\) # (!\maIin|Add0~22_combout\))) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a24\ & 
-- (!\maIin|Add0~22_combout\ & !\maIin|r_acc[10]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a24\,
	datab => \maIin|Add0~22_combout\,
	datad => VCC,
	cin => \maIin|r_acc[10]~37\,
	combout => \maIin|r_acc[11]~38_combout\,
	cout => \maIin|r_acc[11]~39\);

-- Location: FF_X12_Y16_N23
\maIin|r_acc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maIin|r_acc[11]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maIin|r_acc\(11));

-- Location: LCCOMB_X11_Y16_N24
\maIin|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \maIin|Add0~24_combout\ = (\maIin|r_acc\(12) & (\maIin|Add0~23\ $ (GND))) # (!\maIin|r_acc\(12) & (!\maIin|Add0~23\ & VCC))
-- \maIin|Add0~25\ = CARRY((\maIin|r_acc\(12) & !\maIin|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \maIin|r_acc\(12),
	datad => VCC,
	cin => \maIin|Add0~23\,
	combout => \maIin|Add0~24_combout\,
	cout => \maIin|Add0~25\);

-- Location: LCCOMB_X12_Y16_N24
\maIin|r_acc[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \maIin|r_acc[12]~40_combout\ = (\maIin|Add0~24_combout\ & ((GND) # (!\maIin|r_acc[11]~39\))) # (!\maIin|Add0~24_combout\ & (\maIin|r_acc[11]~39\ $ (GND)))
-- \maIin|r_acc[12]~41\ = CARRY((\maIin|Add0~24_combout\) # (!\maIin|r_acc[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \maIin|Add0~24_combout\,
	datad => VCC,
	cin => \maIin|r_acc[11]~39\,
	combout => \maIin|r_acc[12]~40_combout\,
	cout => \maIin|r_acc[12]~41\);

-- Location: FF_X12_Y16_N25
\maIin|r_acc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maIin|r_acc[12]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maIin|r_acc\(12));

-- Location: LCCOMB_X11_Y16_N26
\maIin|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \maIin|Add0~26_combout\ = (\maIin|r_acc\(13) & (!\maIin|Add0~25\)) # (!\maIin|r_acc\(13) & ((\maIin|Add0~25\) # (GND)))
-- \maIin|Add0~27\ = CARRY((!\maIin|Add0~25\) # (!\maIin|r_acc\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \maIin|r_acc\(13),
	datad => VCC,
	cin => \maIin|Add0~25\,
	combout => \maIin|Add0~26_combout\,
	cout => \maIin|Add0~27\);

-- Location: LCCOMB_X12_Y16_N26
\maIin|r_acc[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \maIin|r_acc[13]~42_combout\ = (\maIin|Add0~26_combout\ & (\maIin|r_acc[12]~41\ & VCC)) # (!\maIin|Add0~26_combout\ & (!\maIin|r_acc[12]~41\))
-- \maIin|r_acc[13]~43\ = CARRY((!\maIin|Add0~26_combout\ & !\maIin|r_acc[12]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maIin|Add0~26_combout\,
	datad => VCC,
	cin => \maIin|r_acc[12]~41\,
	combout => \maIin|r_acc[13]~42_combout\,
	cout => \maIin|r_acc[13]~43\);

-- Location: FF_X12_Y16_N27
\maIin|r_acc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maIin|r_acc[13]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maIin|r_acc\(13));

-- Location: LCCOMB_X11_Y16_N28
\maIin|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \maIin|Add0~28_combout\ = (\maIin|r_acc\(14) & (\maIin|Add0~27\ $ (GND))) # (!\maIin|r_acc\(14) & (!\maIin|Add0~27\ & VCC))
-- \maIin|Add0~29\ = CARRY((\maIin|r_acc\(14) & !\maIin|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \maIin|r_acc\(14),
	datad => VCC,
	cin => \maIin|Add0~27\,
	combout => \maIin|Add0~28_combout\,
	cout => \maIin|Add0~29\);

-- Location: LCCOMB_X12_Y16_N28
\maIin|r_acc[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \maIin|r_acc[14]~44_combout\ = (\maIin|Add0~28_combout\ & ((GND) # (!\maIin|r_acc[13]~43\))) # (!\maIin|Add0~28_combout\ & (\maIin|r_acc[13]~43\ $ (GND)))
-- \maIin|r_acc[14]~45\ = CARRY((\maIin|Add0~28_combout\) # (!\maIin|r_acc[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \maIin|Add0~28_combout\,
	datad => VCC,
	cin => \maIin|r_acc[13]~43\,
	combout => \maIin|r_acc[14]~44_combout\,
	cout => \maIin|r_acc[14]~45\);

-- Location: FF_X12_Y16_N29
\maIin|r_acc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maIin|r_acc[14]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maIin|r_acc\(14));

-- Location: FF_X25_Y16_N29
\maIin|o_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \maIin|r_acc\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maIin|o_data\(11));

-- Location: FF_X25_Y16_N27
\maIin|o_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \maIin|r_acc\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maIin|o_data\(10));

-- Location: FF_X25_Y16_N25
\maIin|o_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \maIin|r_acc\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maIin|o_data\(9));

-- Location: FF_X25_Y16_N23
\maIin|o_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \maIin|r_acc\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maIin|o_data\(8));

-- Location: FF_X25_Y16_N21
\maIin|o_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \maIin|r_acc\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maIin|o_data\(7));

-- Location: FF_X25_Y16_N19
\maIin|o_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \maIin|r_acc\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maIin|o_data\(6));

-- Location: FF_X25_Y16_N17
\maIin|o_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \maIin|r_acc\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maIin|o_data\(5));

-- Location: FF_X25_Y16_N15
\maIin|o_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \maIin|r_acc\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maIin|o_data\(4));

-- Location: FF_X25_Y16_N13
\maIin|o_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \maIin|r_acc\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maIin|o_data\(3));

-- Location: FF_X25_Y16_N11
\maIin|o_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \maIin|r_acc\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maIin|o_data\(2));

-- Location: FF_X25_Y16_N9
\maIin|o_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \maIin|r_acc\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maIin|o_data\(1));

-- Location: LCCOMB_X25_Y18_N8
\Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~0_combout\ = \maIin|o_data\(1) $ (VCC)
-- \Add1~1\ = CARRY(\maIin|o_data\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \maIin|o_data\(1),
	datad => VCC,
	combout => \Add1~0_combout\,
	cout => \Add1~1\);

-- Location: LCCOMB_X25_Y18_N10
\Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~2_combout\ = (\maIin|o_data\(2) & (!\Add1~1\)) # (!\maIin|o_data\(2) & ((\Add1~1\) # (GND)))
-- \Add1~3\ = CARRY((!\Add1~1\) # (!\maIin|o_data\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maIin|o_data\(2),
	datad => VCC,
	cin => \Add1~1\,
	combout => \Add1~2_combout\,
	cout => \Add1~3\);

-- Location: LCCOMB_X25_Y18_N12
\Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~4_combout\ = (\maIin|o_data\(3) & (\Add1~3\ $ (GND))) # (!\maIin|o_data\(3) & (!\Add1~3\ & VCC))
-- \Add1~5\ = CARRY((\maIin|o_data\(3) & !\Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maIin|o_data\(3),
	datad => VCC,
	cin => \Add1~3\,
	combout => \Add1~4_combout\,
	cout => \Add1~5\);

-- Location: LCCOMB_X25_Y18_N14
\Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~6_combout\ = (\maIin|o_data\(4) & (\Add1~5\ & VCC)) # (!\maIin|o_data\(4) & (!\Add1~5\))
-- \Add1~7\ = CARRY((!\maIin|o_data\(4) & !\Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \maIin|o_data\(4),
	datad => VCC,
	cin => \Add1~5\,
	combout => \Add1~6_combout\,
	cout => \Add1~7\);

-- Location: LCCOMB_X25_Y18_N16
\Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~8_combout\ = (\maIin|o_data\(5) & (\Add1~7\ $ (GND))) # (!\maIin|o_data\(5) & (!\Add1~7\ & VCC))
-- \Add1~9\ = CARRY((\maIin|o_data\(5) & !\Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maIin|o_data\(5),
	datad => VCC,
	cin => \Add1~7\,
	combout => \Add1~8_combout\,
	cout => \Add1~9\);

-- Location: LCCOMB_X25_Y18_N18
\Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~10_combout\ = (\maIin|o_data\(6) & (!\Add1~9\)) # (!\maIin|o_data\(6) & ((\Add1~9\) # (GND)))
-- \Add1~11\ = CARRY((!\Add1~9\) # (!\maIin|o_data\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \maIin|o_data\(6),
	datad => VCC,
	cin => \Add1~9\,
	combout => \Add1~10_combout\,
	cout => \Add1~11\);

-- Location: LCCOMB_X25_Y18_N20
\Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~12_combout\ = (\maIin|o_data\(7) & ((GND) # (!\Add1~11\))) # (!\maIin|o_data\(7) & (\Add1~11\ $ (GND)))
-- \Add1~13\ = CARRY((\maIin|o_data\(7)) # (!\Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maIin|o_data\(7),
	datad => VCC,
	cin => \Add1~11\,
	combout => \Add1~12_combout\,
	cout => \Add1~13\);

-- Location: LCCOMB_X25_Y18_N22
\Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~14_combout\ = (\maIin|o_data\(8) & (!\Add1~13\)) # (!\maIin|o_data\(8) & ((\Add1~13\) # (GND)))
-- \Add1~15\ = CARRY((!\Add1~13\) # (!\maIin|o_data\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maIin|o_data\(8),
	datad => VCC,
	cin => \Add1~13\,
	combout => \Add1~14_combout\,
	cout => \Add1~15\);

-- Location: LCCOMB_X25_Y18_N24
\Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~16_combout\ = (\maIin|o_data\(9) & (\Add1~15\ $ (GND))) # (!\maIin|o_data\(9) & (!\Add1~15\ & VCC))
-- \Add1~17\ = CARRY((\maIin|o_data\(9) & !\Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \maIin|o_data\(9),
	datad => VCC,
	cin => \Add1~15\,
	combout => \Add1~16_combout\,
	cout => \Add1~17\);

-- Location: LCCOMB_X25_Y18_N26
\Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~18_combout\ = (\maIin|o_data\(10) & (!\Add1~17\)) # (!\maIin|o_data\(10) & ((\Add1~17\) # (GND)))
-- \Add1~19\ = CARRY((!\Add1~17\) # (!\maIin|o_data\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \maIin|o_data\(10),
	datad => VCC,
	cin => \Add1~17\,
	combout => \Add1~18_combout\,
	cout => \Add1~19\);

-- Location: LCCOMB_X25_Y18_N28
\Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~20_combout\ = (\maIin|o_data\(11) & ((GND) # (!\Add1~19\))) # (!\maIin|o_data\(11) & (\Add1~19\ $ (GND)))
-- \Add1~21\ = CARRY((\maIin|o_data\(11)) # (!\Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \maIin|o_data\(11),
	datad => VCC,
	cin => \Add1~19\,
	combout => \Add1~20_combout\,
	cout => \Add1~21\);

-- Location: LCCOMB_X26_Y17_N28
\Mult2|mult_core|romout[2][8]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|romout[2][8]~18_combout\ = (\Add1~20_combout\) # ((\Add1~16_combout\) # ((\Add1~14_combout\) # (\Add1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~20_combout\,
	datab => \Add1~16_combout\,
	datac => \Add1~14_combout\,
	datad => \Add1~18_combout\,
	combout => \Mult2|mult_core|romout[2][8]~18_combout\);

-- Location: LCCOMB_X26_Y17_N26
\Mult2|mult_core|romout[2][7]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|romout[2][7]~17_combout\ = (\Add1~20_combout\ & (!\Add1~16_combout\ & ((!\Add1~18_combout\)))) # (!\Add1~20_combout\ & ((\Add1~16_combout\) # ((\Add1~14_combout\) # (\Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~20_combout\,
	datab => \Add1~16_combout\,
	datac => \Add1~14_combout\,
	datad => \Add1~18_combout\,
	combout => \Mult2|mult_core|romout[2][7]~17_combout\);

-- Location: LCCOMB_X11_Y16_N30
\maIin|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \maIin|Add0~30_combout\ = \maIin|Add0~29\ $ (\maIin|r_acc\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \maIin|r_acc\(15),
	cin => \maIin|Add0~29\,
	combout => \maIin|Add0~30_combout\);

-- Location: LCCOMB_X12_Y16_N30
\maIin|r_acc[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \maIin|r_acc[15]~46_combout\ = \maIin|r_acc[14]~45\ $ (!\maIin|Add0~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \maIin|Add0~30_combout\,
	cin => \maIin|r_acc[14]~45\,
	combout => \maIin|r_acc[15]~46_combout\);

-- Location: FF_X12_Y16_N31
\maIin|r_acc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maIin|r_acc[15]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maIin|r_acc\(15));

-- Location: FF_X25_Y18_N31
\maIin|o_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \maIin|r_acc\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maIin|o_data\(12));

-- Location: LCCOMB_X25_Y18_N30
\Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~22_combout\ = \maIin|o_data\(12) $ (!\Add1~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maIin|o_data\(12),
	cin => \Add1~21\,
	combout => \Add1~22_combout\);

-- Location: LCCOMB_X26_Y17_N12
\Mult2|mult_core|romout[2][6]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|romout[2][6]~16_combout\ = (\Add1~16_combout\ & (((\Add1~20_combout\ & !\Add1~14_combout\)) # (!\Add1~18_combout\))) # (!\Add1~16_combout\ & (\Add1~18_combout\ $ (((!\Add1~20_combout\ & \Add1~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~20_combout\,
	datab => \Add1~16_combout\,
	datac => \Add1~14_combout\,
	datad => \Add1~18_combout\,
	combout => \Mult2|mult_core|romout[2][6]~16_combout\);

-- Location: LCCOMB_X26_Y17_N10
\Mult2|mult_core|romout[2][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|romout[2][5]~combout\ = (\Add1~20_combout\ & (\Add1~16_combout\ $ (((!\Add1~14_combout\ & \Add1~18_combout\))))) # (!\Add1~20_combout\ & ((\Add1~16_combout\ & ((\Add1~18_combout\) # (!\Add1~14_combout\))) # (!\Add1~16_combout\ & 
-- (\Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~20_combout\,
	datab => \Add1~16_combout\,
	datac => \Add1~14_combout\,
	datad => \Add1~18_combout\,
	combout => \Mult2|mult_core|romout[2][5]~combout\);

-- Location: LCCOMB_X26_Y17_N0
\Mult2|mult_core|romout[2][4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|romout[2][4]~15_combout\ = (\Add1~20_combout\ & ((\Add1~14_combout\ & ((\Add1~16_combout\) # (\Add1~18_combout\))) # (!\Add1~14_combout\ & ((!\Add1~18_combout\))))) # (!\Add1~20_combout\ & (\Add1~14_combout\ $ (((\Add1~16_combout\ & 
-- \Add1~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~20_combout\,
	datab => \Add1~16_combout\,
	datac => \Add1~14_combout\,
	datad => \Add1~18_combout\,
	combout => \Mult2|mult_core|romout[2][4]~15_combout\);

-- Location: LCCOMB_X26_Y17_N14
\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\Mult2|mult_core|romout[2][4]~15_combout\ & (\Add1~22_combout\ $ (VCC))) # (!\Mult2|mult_core|romout[2][4]~15_combout\ & (\Add1~22_combout\ & VCC))
-- \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\Mult2|mult_core|romout[2][4]~15_combout\ & \Add1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mult2|mult_core|romout[2][4]~15_combout\,
	datab => \Add1~22_combout\,
	datad => VCC,
	combout => \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X26_Y17_N16
\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\Mult2|mult_core|romout[2][5]~combout\ & (!\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\Mult2|mult_core|romout[2][5]~combout\ & 
-- ((\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))
-- \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((!\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\Mult2|mult_core|romout[2][5]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult2|mult_core|romout[2][5]~combout\,
	datad => VCC,
	cin => \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X26_Y17_N18
\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\Mult2|mult_core|romout[2][6]~16_combout\ $ (\Add1~22_combout\ $ (!\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\Mult2|mult_core|romout[2][6]~16_combout\ & ((\Add1~22_combout\) # (!\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~3\))) # (!\Mult2|mult_core|romout[2][6]~16_combout\ & 
-- (\Add1~22_combout\ & !\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult2|mult_core|romout[2][6]~16_combout\,
	datab => \Add1~22_combout\,
	datad => VCC,
	cin => \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X26_Y17_N20
\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\Mult2|mult_core|romout[2][7]~17_combout\ & ((\Add1~22_combout\ & (\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~5\ & VCC)) # (!\Add1~22_combout\ & 
-- (!\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~5\)))) # (!\Mult2|mult_core|romout[2][7]~17_combout\ & ((\Add1~22_combout\ & (!\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\Add1~22_combout\ & 
-- ((\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND)))))
-- \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((\Mult2|mult_core|romout[2][7]~17_combout\ & (!\Add1~22_combout\ & !\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\Mult2|mult_core|romout[2][7]~17_combout\ & 
-- ((!\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\Add1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult2|mult_core|romout[2][7]~17_combout\,
	datab => \Add1~22_combout\,
	datad => VCC,
	cin => \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: LCCOMB_X26_Y17_N22
\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = (\Mult2|mult_core|romout[2][8]~18_combout\ & (\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~7\ $ (GND))) # (!\Mult2|mult_core|romout[2][8]~18_combout\ & 
-- (!\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~7\ & VCC))
-- \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\Mult2|mult_core|romout[2][8]~18_combout\ & !\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mult2|mult_core|romout[2][8]~18_combout\,
	datad => VCC,
	cin => \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X26_Y17_N24
\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~9\ $ (\Mult2|mult_core|romout[2][8]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Mult2|mult_core|romout[2][8]~18_combout\,
	cin => \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\);

-- Location: LCCOMB_X26_Y18_N6
\Mult2|mult_core|romout[1][8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|romout[1][8]~14_combout\ = (\Add1~6_combout\) # ((\Add1~12_combout\) # ((\Add1~8_combout\) # (\Add1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~6_combout\,
	datab => \Add1~12_combout\,
	datac => \Add1~8_combout\,
	datad => \Add1~10_combout\,
	combout => \Mult2|mult_core|romout[1][8]~14_combout\);

-- Location: FF_X28_Y16_N1
\maIin|o_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \maIin|r_acc\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maIin|o_data\(0));

-- Location: LCCOMB_X28_Y18_N6
\Mult2|mult_core|romout[0][8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|romout[0][8]~8_combout\ = (\Add1~0_combout\) # ((\Add1~2_combout\) # ((\maIin|o_data\(0)) # (\Add1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~0_combout\,
	datab => \Add1~2_combout\,
	datac => \maIin|o_data\(0),
	datad => \Add1~4_combout\,
	combout => \Mult2|mult_core|romout[0][8]~8_combout\);

-- Location: LCCOMB_X26_Y18_N28
\Mult2|mult_core|romout[1][7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|romout[1][7]~12_combout\ = (\Add1~12_combout\ & (((!\Add1~8_combout\ & !\Add1~10_combout\)))) # (!\Add1~12_combout\ & ((\Add1~6_combout\) # ((\Add1~8_combout\) # (\Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~6_combout\,
	datab => \Add1~12_combout\,
	datac => \Add1~8_combout\,
	datad => \Add1~10_combout\,
	combout => \Mult2|mult_core|romout[1][7]~12_combout\);

-- Location: LCCOMB_X26_Y18_N26
\Mult2|mult_core|romout[1][6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|romout[1][6]~10_combout\ = (\Add1~8_combout\ & (((!\Add1~6_combout\ & \Add1~12_combout\)) # (!\Add1~10_combout\))) # (!\Add1~8_combout\ & (\Add1~10_combout\ $ (((\Add1~6_combout\ & !\Add1~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~6_combout\,
	datab => \Add1~12_combout\,
	datac => \Add1~8_combout\,
	datad => \Add1~10_combout\,
	combout => \Mult2|mult_core|romout[1][6]~10_combout\);

-- Location: LCCOMB_X26_Y18_N30
\Mult2|mult_core|romout[1][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|romout[1][5]~combout\ = (\Add1~6_combout\ & ((\Add1~12_combout\ & (\Add1~8_combout\)) # (!\Add1~12_combout\ & ((\Add1~10_combout\) # (!\Add1~8_combout\))))) # (!\Add1~6_combout\ & (\Add1~8_combout\ $ (((\Add1~12_combout\ & 
-- \Add1~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~6_combout\,
	datab => \Add1~12_combout\,
	datac => \Add1~8_combout\,
	datad => \Add1~10_combout\,
	combout => \Mult2|mult_core|romout[1][5]~combout\);

-- Location: LCCOMB_X26_Y18_N4
\Mult2|mult_core|romout[1][4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|romout[1][4]~7_combout\ = (\Add1~12_combout\ & ((\Add1~6_combout\ & ((\Add1~8_combout\) # (\Add1~10_combout\))) # (!\Add1~6_combout\ & ((!\Add1~10_combout\))))) # (!\Add1~12_combout\ & (\Add1~6_combout\ $ (((\Add1~8_combout\ & 
-- \Add1~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~6_combout\,
	datab => \Add1~12_combout\,
	datac => \Add1~8_combout\,
	datad => \Add1~10_combout\,
	combout => \Mult2|mult_core|romout[1][4]~7_combout\);

-- Location: LCCOMB_X28_Y18_N12
\Mult2|mult_core|romout[0][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|romout[0][7]~combout\ = (\Add1~0_combout\ & (((!\Add1~4_combout\)))) # (!\Add1~0_combout\ & ((\Add1~2_combout\ & ((!\Add1~4_combout\))) # (!\Add1~2_combout\ & ((\maIin|o_data\(0)) # (\Add1~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~0_combout\,
	datab => \Add1~2_combout\,
	datac => \maIin|o_data\(0),
	datad => \Add1~4_combout\,
	combout => \Mult2|mult_core|romout[0][7]~combout\);

-- Location: LCCOMB_X26_Y18_N2
\Mult2|mult_core|romout[1][3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|romout[1][3]~6_combout\ = \Add1~12_combout\ $ (((\Add1~8_combout\ & (\Add1~6_combout\ & !\Add1~10_combout\)) # (!\Add1~8_combout\ & ((\Add1~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~6_combout\,
	datab => \Add1~12_combout\,
	datac => \Add1~8_combout\,
	datad => \Add1~10_combout\,
	combout => \Mult2|mult_core|romout[1][3]~6_combout\);

-- Location: LCCOMB_X25_Y18_N6
\Mult2|mult_core|romout[0][6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|romout[0][6]~5_combout\ = (\Add1~0_combout\ & (((\Add1~4_combout\ & !\maIin|o_data\(0))) # (!\Add1~2_combout\))) # (!\Add1~0_combout\ & (\Add1~2_combout\ $ (((!\Add1~4_combout\ & \maIin|o_data\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~2_combout\,
	datab => \Add1~4_combout\,
	datac => \Add1~0_combout\,
	datad => \maIin|o_data\(0),
	combout => \Mult2|mult_core|romout[0][6]~5_combout\);

-- Location: LCCOMB_X26_Y18_N0
\Mult2|mult_core|romout[1][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|romout[1][2]~4_combout\ = \Add1~10_combout\ $ (((\Add1~8_combout\ & !\Add1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add1~10_combout\,
	datac => \Add1~8_combout\,
	datad => \Add1~6_combout\,
	combout => \Mult2|mult_core|romout[1][2]~4_combout\);

-- Location: LCCOMB_X25_Y18_N2
\Mult2|mult_core|romout[1][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|romout[1][1]~3_combout\ = \Add1~6_combout\ $ (\Add1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add1~6_combout\,
	datad => \Add1~8_combout\,
	combout => \Mult2|mult_core|romout[1][1]~3_combout\);

-- Location: LCCOMB_X25_Y18_N4
\Mult2|mult_core|romout[0][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|romout[0][5]~combout\ = (\Add1~4_combout\ & (\Add1~0_combout\ $ (((\Add1~2_combout\ & !\maIin|o_data\(0)))))) # (!\Add1~4_combout\ & ((\Add1~0_combout\ & ((\Add1~2_combout\) # (!\maIin|o_data\(0)))) # (!\Add1~0_combout\ & 
-- ((\maIin|o_data\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~2_combout\,
	datab => \Add1~4_combout\,
	datac => \Add1~0_combout\,
	datad => \maIin|o_data\(0),
	combout => \Mult2|mult_core|romout[0][5]~combout\);

-- Location: LCCOMB_X25_Y18_N0
\Mult2|mult_core|romout[0][4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|romout[0][4]~2_combout\ = (\Add1~2_combout\ & (\maIin|o_data\(0) $ (((!\Add1~4_combout\ & \Add1~0_combout\))))) # (!\Add1~2_combout\ & ((\Add1~4_combout\ & ((\Add1~0_combout\) # (!\maIin|o_data\(0)))) # (!\Add1~4_combout\ & 
-- ((\maIin|o_data\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~2_combout\,
	datab => \Add1~4_combout\,
	datac => \Add1~0_combout\,
	datad => \maIin|o_data\(0),
	combout => \Mult2|mult_core|romout[0][4]~2_combout\);

-- Location: LCCOMB_X26_Y18_N8
\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ = (\Add1~6_combout\ & (\Mult2|mult_core|romout[0][4]~2_combout\ $ (VCC))) # (!\Add1~6_combout\ & (\Mult2|mult_core|romout[0][4]~2_combout\ & VCC))
-- \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\ = CARRY((\Add1~6_combout\ & \Mult2|mult_core|romout[0][4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~6_combout\,
	datab => \Mult2|mult_core|romout[0][4]~2_combout\,
	datad => VCC,
	combout => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	cout => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X26_Y18_N10
\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ = (\Mult2|mult_core|romout[1][1]~3_combout\ & ((\Mult2|mult_core|romout[0][5]~combout\ & (\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\ & VCC)) # 
-- (!\Mult2|mult_core|romout[0][5]~combout\ & (!\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\)))) # (!\Mult2|mult_core|romout[1][1]~3_combout\ & ((\Mult2|mult_core|romout[0][5]~combout\ & (!\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\)) 
-- # (!\Mult2|mult_core|romout[0][5]~combout\ & ((\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3\ = CARRY((\Mult2|mult_core|romout[1][1]~3_combout\ & (!\Mult2|mult_core|romout[0][5]~combout\ & !\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # (!\Mult2|mult_core|romout[1][1]~3_combout\ 
-- & ((!\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\) # (!\Mult2|mult_core|romout[0][5]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult2|mult_core|romout[1][1]~3_combout\,
	datab => \Mult2|mult_core|romout[0][5]~combout\,
	datad => VCC,
	cin => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\,
	combout => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	cout => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X26_Y18_N12
\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ = ((\Mult2|mult_core|romout[0][6]~5_combout\ $ (\Mult2|mult_core|romout[1][2]~4_combout\ $ (!\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3\)))) # (GND)
-- \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\ = CARRY((\Mult2|mult_core|romout[0][6]~5_combout\ & ((\Mult2|mult_core|romout[1][2]~4_combout\) # (!\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3\))) # 
-- (!\Mult2|mult_core|romout[0][6]~5_combout\ & (\Mult2|mult_core|romout[1][2]~4_combout\ & !\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult2|mult_core|romout[0][6]~5_combout\,
	datab => \Mult2|mult_core|romout[1][2]~4_combout\,
	datad => VCC,
	cin => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3\,
	combout => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	cout => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X26_Y18_N14
\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ = (\Mult2|mult_core|romout[0][7]~combout\ & ((\Mult2|mult_core|romout[1][3]~6_combout\ & (\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\ & VCC)) # 
-- (!\Mult2|mult_core|romout[1][3]~6_combout\ & (!\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\)))) # (!\Mult2|mult_core|romout[0][7]~combout\ & ((\Mult2|mult_core|romout[1][3]~6_combout\ & 
-- (!\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # (!\Mult2|mult_core|romout[1][3]~6_combout\ & ((\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7\ = CARRY((\Mult2|mult_core|romout[0][7]~combout\ & (!\Mult2|mult_core|romout[1][3]~6_combout\ & !\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # (!\Mult2|mult_core|romout[0][7]~combout\ & 
-- ((!\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (!\Mult2|mult_core|romout[1][3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult2|mult_core|romout[0][7]~combout\,
	datab => \Mult2|mult_core|romout[1][3]~6_combout\,
	datad => VCC,
	cin => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\,
	combout => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	cout => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X26_Y18_N16
\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\Mult2|mult_core|romout[1][4]~7_combout\ $ (\Mult2|mult_core|romout[0][8]~8_combout\ $ (!\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\Mult2|mult_core|romout[1][4]~7_combout\ & ((\Mult2|mult_core|romout[0][8]~8_combout\) # (!\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7\))) # 
-- (!\Mult2|mult_core|romout[1][4]~7_combout\ & (\Mult2|mult_core|romout[0][8]~8_combout\ & !\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult2|mult_core|romout[1][4]~7_combout\,
	datab => \Mult2|mult_core|romout[0][8]~8_combout\,
	datad => VCC,
	cin => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7\,
	combout => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X26_Y18_N18
\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\Mult2|mult_core|romout[1][5]~combout\ & ((\Mult2|mult_core|romout[0][8]~8_combout\ & (\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\Mult2|mult_core|romout[0][8]~8_combout\ & (!\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\Mult2|mult_core|romout[1][5]~combout\ & ((\Mult2|mult_core|romout[0][8]~8_combout\ & 
-- (!\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\Mult2|mult_core|romout[0][8]~8_combout\ & ((\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\Mult2|mult_core|romout[1][5]~combout\ & (!\Mult2|mult_core|romout[0][8]~8_combout\ & !\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\Mult2|mult_core|romout[1][5]~combout\ & 
-- ((!\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\Mult2|mult_core|romout[0][8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult2|mult_core|romout[1][5]~combout\,
	datab => \Mult2|mult_core|romout[0][8]~8_combout\,
	datad => VCC,
	cin => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X26_Y18_N20
\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\Mult2|mult_core|romout[1][6]~10_combout\ $ (\Mult2|mult_core|romout[0][8]~8_combout\ $ (!\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\Mult2|mult_core|romout[1][6]~10_combout\ & ((\Mult2|mult_core|romout[0][8]~8_combout\) # (!\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\Mult2|mult_core|romout[1][6]~10_combout\ & (\Mult2|mult_core|romout[0][8]~8_combout\ & !\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult2|mult_core|romout[1][6]~10_combout\,
	datab => \Mult2|mult_core|romout[0][8]~8_combout\,
	datad => VCC,
	cin => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X26_Y18_N22
\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\Mult2|mult_core|romout[1][7]~12_combout\ & ((\Mult2|mult_core|romout[0][8]~8_combout\ & (\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\Mult2|mult_core|romout[0][8]~8_combout\ & (!\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\Mult2|mult_core|romout[1][7]~12_combout\ & ((\Mult2|mult_core|romout[0][8]~8_combout\ & 
-- (!\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\Mult2|mult_core|romout[0][8]~8_combout\ & ((\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\Mult2|mult_core|romout[1][7]~12_combout\ & (!\Mult2|mult_core|romout[0][8]~8_combout\ & !\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\Mult2|mult_core|romout[1][7]~12_combout\ & ((!\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\Mult2|mult_core|romout[0][8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult2|mult_core|romout[1][7]~12_combout\,
	datab => \Mult2|mult_core|romout[0][8]~8_combout\,
	datad => VCC,
	cin => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X26_Y18_N24
\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = \Mult2|mult_core|romout[1][8]~14_combout\ $ (\Mult2|mult_core|romout[0][8]~8_combout\ $ (!\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult2|mult_core|romout[1][8]~14_combout\,
	datab => \Mult2|mult_core|romout[0][8]~8_combout\,
	cin => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\);

-- Location: LCCOMB_X26_Y17_N30
\Mult2|mult_core|romout[2][3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|romout[2][3]~13_combout\ = \Add1~20_combout\ $ (((\Add1~16_combout\ & (\Add1~14_combout\ & !\Add1~18_combout\)) # (!\Add1~16_combout\ & ((\Add1~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~20_combout\,
	datab => \Add1~16_combout\,
	datac => \Add1~14_combout\,
	datad => \Add1~18_combout\,
	combout => \Mult2|mult_core|romout[2][3]~13_combout\);

-- Location: LCCOMB_X26_Y17_N4
\Mult2|mult_core|romout[2][2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|romout[2][2]~11_combout\ = \Add1~18_combout\ $ (((\Add1~16_combout\ & !\Add1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add1~16_combout\,
	datac => \Add1~14_combout\,
	datad => \Add1~18_combout\,
	combout => \Mult2|mult_core|romout[2][2]~11_combout\);

-- Location: LCCOMB_X26_Y17_N2
\Mult2|mult_core|romout[2][1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|romout[2][1]~9_combout\ = \Add1~16_combout\ $ (\Add1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add1~16_combout\,
	datac => \Add1~14_combout\,
	combout => \Mult2|mult_core|romout[2][1]~9_combout\);

-- Location: LCCOMB_X25_Y17_N10
\Iin_mA[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Iin_mA[8]~10_combout\ = (\Add1~14_combout\ & (\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ $ (VCC))) # (!\Add1~14_combout\ & (\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & VCC))
-- \Iin_mA[8]~11\ = CARRY((\Add1~14_combout\ & \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~14_combout\,
	datab => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	combout => \Iin_mA[8]~10_combout\,
	cout => \Iin_mA[8]~11\);

-- Location: LCCOMB_X25_Y17_N12
\Iin_mA[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Iin_mA[9]~12_combout\ = (\Mult2|mult_core|romout[2][1]~9_combout\ & ((\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (\Iin_mA[8]~11\ & VCC)) # (!\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\Iin_mA[8]~11\)))) # 
-- (!\Mult2|mult_core|romout[2][1]~9_combout\ & ((\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\Iin_mA[8]~11\)) # (!\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\Iin_mA[8]~11\) # (GND)))))
-- \Iin_mA[9]~13\ = CARRY((\Mult2|mult_core|romout[2][1]~9_combout\ & (!\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & !\Iin_mA[8]~11\)) # (!\Mult2|mult_core|romout[2][1]~9_combout\ & ((!\Iin_mA[8]~11\) # 
-- (!\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult2|mult_core|romout[2][1]~9_combout\,
	datab => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \Iin_mA[8]~11\,
	combout => \Iin_mA[9]~12_combout\,
	cout => \Iin_mA[9]~13\);

-- Location: LCCOMB_X25_Y17_N14
\Iin_mA[10]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Iin_mA[10]~14_combout\ = ((\Mult2|mult_core|romout[2][2]~11_combout\ $ (\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (!\Iin_mA[9]~13\)))) # (GND)
-- \Iin_mA[10]~15\ = CARRY((\Mult2|mult_core|romout[2][2]~11_combout\ & ((\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # (!\Iin_mA[9]~13\))) # (!\Mult2|mult_core|romout[2][2]~11_combout\ & 
-- (\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & !\Iin_mA[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult2|mult_core|romout[2][2]~11_combout\,
	datab => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \Iin_mA[9]~13\,
	combout => \Iin_mA[10]~14_combout\,
	cout => \Iin_mA[10]~15\);

-- Location: LCCOMB_X25_Y17_N16
\Iin_mA[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Iin_mA[11]~16_combout\ = (\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\Mult2|mult_core|romout[2][3]~13_combout\ & (\Iin_mA[10]~15\ & VCC)) # (!\Mult2|mult_core|romout[2][3]~13_combout\ & (!\Iin_mA[10]~15\)))) # 
-- (!\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\Mult2|mult_core|romout[2][3]~13_combout\ & (!\Iin_mA[10]~15\)) # (!\Mult2|mult_core|romout[2][3]~13_combout\ & ((\Iin_mA[10]~15\) # (GND)))))
-- \Iin_mA[11]~17\ = CARRY((\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\Mult2|mult_core|romout[2][3]~13_combout\ & !\Iin_mA[10]~15\)) # (!\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\Iin_mA[10]~15\) # 
-- (!\Mult2|mult_core|romout[2][3]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \Mult2|mult_core|romout[2][3]~13_combout\,
	datad => VCC,
	cin => \Iin_mA[10]~15\,
	combout => \Iin_mA[11]~16_combout\,
	cout => \Iin_mA[11]~17\);

-- Location: LCCOMB_X25_Y17_N18
\Iin_mA[12]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Iin_mA[12]~18_combout\ = ((\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ (\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ (!\Iin_mA[11]~17\)))) # (GND)
-- \Iin_mA[12]~19\ = CARRY((\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\) # (!\Iin_mA[11]~17\))) # (!\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- (\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & !\Iin_mA[11]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datab => \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \Iin_mA[11]~17\,
	combout => \Iin_mA[12]~18_combout\,
	cout => \Iin_mA[12]~19\);

-- Location: LCCOMB_X25_Y17_N20
\Iin_mA[13]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Iin_mA[13]~20_combout\ = (\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (\Iin_mA[12]~19\ & VCC)) # (!\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ 
-- & (!\Iin_mA[12]~19\)))) # (!\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\Iin_mA[12]~19\)) # (!\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- ((\Iin_mA[12]~19\) # (GND)))))
-- \Iin_mA[13]~21\ = CARRY((\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & (!\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & !\Iin_mA[12]~19\)) # (!\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- ((!\Iin_mA[12]~19\) # (!\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datab => \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \Iin_mA[12]~19\,
	combout => \Iin_mA[13]~20_combout\,
	cout => \Iin_mA[13]~21\);

-- Location: LCCOMB_X25_Y17_N22
\Iin_mA[14]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Iin_mA[14]~22_combout\ = ((\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ (\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ (!\Iin_mA[13]~21\)))) # (GND)
-- \Iin_mA[14]~23\ = CARRY((\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\) # (!\Iin_mA[13]~21\))) # (!\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- (\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & !\Iin_mA[13]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datab => \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \Iin_mA[13]~21\,
	combout => \Iin_mA[14]~22_combout\,
	cout => \Iin_mA[14]~23\);

-- Location: LCCOMB_X25_Y17_N24
\Iin_mA[15]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Iin_mA[15]~24_combout\ = (\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (\Iin_mA[14]~23\ & VCC)) # (!\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ 
-- & (!\Iin_mA[14]~23\)))) # (!\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\Iin_mA[14]~23\)) # (!\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & 
-- ((\Iin_mA[14]~23\) # (GND)))))
-- \Iin_mA[15]~25\ = CARRY((\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & (!\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & !\Iin_mA[14]~23\)) # (!\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- ((!\Iin_mA[14]~23\) # (!\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datab => \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \Iin_mA[14]~23\,
	combout => \Iin_mA[15]~24_combout\,
	cout => \Iin_mA[15]~25\);

-- Location: LCCOMB_X25_Y17_N26
\Iin_mA[16]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Iin_mA[16]~26_combout\ = ((\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ (\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ $ (!\Iin_mA[15]~25\)))) # (GND)
-- \Iin_mA[16]~27\ = CARRY((\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\) # (!\Iin_mA[15]~25\))) # (!\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- (\Mult2|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & !\Iin_mA[15]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datab => \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \Iin_mA[15]~25\,
	combout => \Iin_mA[16]~26_combout\,
	cout => \Iin_mA[16]~27\);

-- Location: LCCOMB_X25_Y17_N28
\Iin_mA[17]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Iin_mA[17]~28_combout\ = \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ $ (\Iin_mA[16]~27\ $ (\Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mult2|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datad => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cin => \Iin_mA[16]~27\,
	combout => \Iin_mA[17]~28_combout\);

-- Location: FF_X25_Y17_N29
\Iin_mA[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Iin_mA[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Iin_mA(17));

-- Location: FF_X25_Y17_N11
\Iin_mA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Iin_mA[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Iin_mA(8));

-- Location: FF_X25_Y17_N13
\Iin_mA[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Iin_mA[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Iin_mA(9));

-- Location: FF_X26_Y18_N13
\Iin_mA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Iin_mA(6));

-- Location: FF_X26_Y18_N9
\Iin_mA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Iin_mA(4));

-- Location: FF_X26_Y18_N11
\Iin_mA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Iin_mA(5));

-- Location: LCCOMB_X28_Y18_N10
\Mult2|mult_core|romout[0][3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|romout[0][3]~combout\ = \Add1~4_combout\ $ (((\Add1~0_combout\ & (!\Add1~2_combout\ & \maIin|o_data\(0))) # (!\Add1~0_combout\ & (\Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~0_combout\,
	datab => \Add1~2_combout\,
	datac => \maIin|o_data\(0),
	datad => \Add1~4_combout\,
	combout => \Mult2|mult_core|romout[0][3]~combout\);

-- Location: FF_X28_Y18_N11
\Iin_mA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Mult2|mult_core|romout[0][3]~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Iin_mA(3));

-- Location: LCCOMB_X28_Y18_N4
\Mult2|mult_core|romout[0][1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|romout[0][1]~0_combout\ = \Add1~0_combout\ $ (\maIin|o_data\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~0_combout\,
	datac => \maIin|o_data\(0),
	combout => \Mult2|mult_core|romout[0][1]~0_combout\);

-- Location: FF_X28_Y18_N5
\Iin_mA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Mult2|mult_core|romout[0][1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Iin_mA(1));

-- Location: FF_X28_Y18_N1
\Iin_mA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \maIin|o_data\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Iin_mA(0));

-- Location: LCCOMB_X28_Y18_N8
\Mult2|mult_core|romout[0][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult2|mult_core|romout[0][2]~1_combout\ = \Add1~2_combout\ $ (((\Add1~0_combout\ & !\maIin|o_data\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~0_combout\,
	datab => \maIin|o_data\(0),
	datac => \Add1~2_combout\,
	combout => \Mult2|mult_core|romout[0][2]~1_combout\);

-- Location: FF_X28_Y18_N9
\Iin_mA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Mult2|mult_core|romout[0][2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Iin_mA(2));

-- Location: LCCOMB_X28_Y18_N0
\PROTECAO_KIT|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PROTECAO_KIT|LessThan0~0_combout\ = (Iin_mA(3) & ((Iin_mA(1)) # ((Iin_mA(0)) # (Iin_mA(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Iin_mA(3),
	datab => Iin_mA(1),
	datac => Iin_mA(0),
	datad => Iin_mA(2),
	combout => \PROTECAO_KIT|LessThan0~0_combout\);

-- Location: LCCOMB_X28_Y18_N2
\PROTECAO_KIT|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PROTECAO_KIT|LessThan0~1_combout\ = (Iin_mA(6)) # ((Iin_mA(5)) # ((Iin_mA(4) & \PROTECAO_KIT|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Iin_mA(6),
	datab => Iin_mA(4),
	datac => Iin_mA(5),
	datad => \PROTECAO_KIT|LessThan0~0_combout\,
	combout => \PROTECAO_KIT|LessThan0~1_combout\);

-- Location: FF_X26_Y18_N15
\Iin_mA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Iin_mA(7));

-- Location: LCCOMB_X25_Y17_N4
\PROTECAO_KIT|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PROTECAO_KIT|LessThan0~2_combout\ = (Iin_mA(9) & ((Iin_mA(8)) # ((\PROTECAO_KIT|LessThan0~1_combout\ & Iin_mA(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Iin_mA(8),
	datab => Iin_mA(9),
	datac => \PROTECAO_KIT|LessThan0~1_combout\,
	datad => Iin_mA(7),
	combout => \PROTECAO_KIT|LessThan0~2_combout\);

-- Location: FF_X25_Y17_N15
\Iin_mA[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Iin_mA[10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Iin_mA(10));

-- Location: FF_X25_Y17_N21
\Iin_mA[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Iin_mA[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Iin_mA(13));

-- Location: FF_X25_Y17_N19
\Iin_mA[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Iin_mA[12]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Iin_mA(12));

-- Location: FF_X25_Y17_N17
\Iin_mA[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Iin_mA[11]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Iin_mA(11));

-- Location: LCCOMB_X25_Y17_N2
\PROTECAO_KIT|CORRENTE_VALUE~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \PROTECAO_KIT|CORRENTE_VALUE~3_combout\ = (Iin_mA(13) & (Iin_mA(12) & Iin_mA(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Iin_mA(13),
	datac => Iin_mA(12),
	datad => Iin_mA(11),
	combout => \PROTECAO_KIT|CORRENTE_VALUE~3_combout\);

-- Location: LCCOMB_X25_Y17_N6
\PROTECAO_KIT|CORRENTE_VALUE~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PROTECAO_KIT|CORRENTE_VALUE~4_combout\ = (\PROTECAO_KIT|CORRENTE_VALUE~3_combout\ & ((\PROTECAO_KIT|LessThan0~2_combout\) # (Iin_mA(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PROTECAO_KIT|LessThan0~2_combout\,
	datac => Iin_mA(10),
	datad => \PROTECAO_KIT|CORRENTE_VALUE~3_combout\,
	combout => \PROTECAO_KIT|CORRENTE_VALUE~4_combout\);

-- Location: FF_X25_Y17_N25
\Iin_mA[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Iin_mA[15]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Iin_mA(15));

-- Location: FF_X25_Y17_N27
\Iin_mA[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Iin_mA[16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Iin_mA(16));

-- Location: FF_X25_Y17_N23
\Iin_mA[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Iin_mA[14]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Iin_mA(14));

-- Location: LCCOMB_X28_Y17_N26
\PROTECAO_KIT|CORRENTE_VALUE~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \PROTECAO_KIT|CORRENTE_VALUE~5_combout\ = (Iin_mA(15)) # ((Iin_mA(16)) # (Iin_mA(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Iin_mA(15),
	datac => Iin_mA(16),
	datad => Iin_mA(14),
	combout => \PROTECAO_KIT|CORRENTE_VALUE~5_combout\);

-- Location: LCCOMB_X26_Y17_N8
\PROTECAO_KIT|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PROTECAO_KIT|LessThan1~0_combout\ = (((!Iin_mA(4) & !Iin_mA(3))) # (!Iin_mA(5))) # (!Iin_mA(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Iin_mA(4),
	datab => Iin_mA(3),
	datac => Iin_mA(6),
	datad => Iin_mA(5),
	combout => \PROTECAO_KIT|LessThan1~0_combout\);

-- Location: LCCOMB_X25_Y17_N8
\PROTECAO_KIT|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PROTECAO_KIT|LessThan1~1_combout\ = (!Iin_mA(9) & (((\PROTECAO_KIT|LessThan1~0_combout\ & !Iin_mA(7))) # (!Iin_mA(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Iin_mA(8),
	datab => \PROTECAO_KIT|LessThan1~0_combout\,
	datac => Iin_mA(9),
	datad => Iin_mA(7),
	combout => \PROTECAO_KIT|LessThan1~1_combout\);

-- Location: LCCOMB_X28_Y17_N22
\PROTECAO_KIT|CORRENTE_VALUE~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PROTECAO_KIT|CORRENTE_VALUE~1_combout\ = (!Iin_mA(12) & (!Iin_mA(13) & !Iin_mA(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Iin_mA(12),
	datab => Iin_mA(13),
	datad => Iin_mA(11),
	combout => \PROTECAO_KIT|CORRENTE_VALUE~1_combout\);

-- Location: LCCOMB_X28_Y17_N28
\PROTECAO_KIT|CORRENTE_VALUE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PROTECAO_KIT|CORRENTE_VALUE~0_combout\ = ((!Iin_mA(14)) # (!Iin_mA(16))) # (!Iin_mA(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Iin_mA(15),
	datac => Iin_mA(16),
	datad => Iin_mA(14),
	combout => \PROTECAO_KIT|CORRENTE_VALUE~0_combout\);

-- Location: LCCOMB_X28_Y17_N24
\PROTECAO_KIT|CORRENTE_VALUE~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PROTECAO_KIT|CORRENTE_VALUE~2_combout\ = (\PROTECAO_KIT|CORRENTE_VALUE~0_combout\) # ((\PROTECAO_KIT|CORRENTE_VALUE~1_combout\ & ((\PROTECAO_KIT|LessThan1~1_combout\) # (!Iin_mA(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROTECAO_KIT|LessThan1~1_combout\,
	datab => Iin_mA(10),
	datac => \PROTECAO_KIT|CORRENTE_VALUE~1_combout\,
	datad => \PROTECAO_KIT|CORRENTE_VALUE~0_combout\,
	combout => \PROTECAO_KIT|CORRENTE_VALUE~2_combout\);

-- Location: LCCOMB_X28_Y17_N20
\PROTECAO_KIT|CORRENTE_VALUE~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PROTECAO_KIT|CORRENTE_VALUE~6_combout\ = (Iin_mA(17) & (((\PROTECAO_KIT|CORRENTE_VALUE~2_combout\)))) # (!Iin_mA(17) & ((\PROTECAO_KIT|CORRENTE_VALUE~4_combout\) # ((\PROTECAO_KIT|CORRENTE_VALUE~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Iin_mA(17),
	datab => \PROTECAO_KIT|CORRENTE_VALUE~4_combout\,
	datac => \PROTECAO_KIT|CORRENTE_VALUE~5_combout\,
	datad => \PROTECAO_KIT|CORRENTE_VALUE~2_combout\,
	combout => \PROTECAO_KIT|CORRENTE_VALUE~6_combout\);

-- Location: FF_X28_Y17_N31
\PROTECAO_KIT|FLAG_CORRENTE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PROTECAO_KIT|FLAG_CORRENTE~feeder_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	ena => \PROTECAO_KIT|CORRENTE_VALUE~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PROTECAO_KIT|FLAG_CORRENTE~q\);

-- Location: LCCOMB_X25_Y16_N8
\CONTROLE|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add1~0_combout\ = \maIin|o_data\(1) $ (VCC)
-- \CONTROLE|Add1~1\ = CARRY(\maIin|o_data\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \maIin|o_data\(1),
	datad => VCC,
	combout => \CONTROLE|Add1~0_combout\,
	cout => \CONTROLE|Add1~1\);

-- Location: LCCOMB_X25_Y16_N10
\CONTROLE|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add1~2_combout\ = (\maIin|o_data\(2) & (!\CONTROLE|Add1~1\)) # (!\maIin|o_data\(2) & ((\CONTROLE|Add1~1\) # (GND)))
-- \CONTROLE|Add1~3\ = CARRY((!\CONTROLE|Add1~1\) # (!\maIin|o_data\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maIin|o_data\(2),
	datad => VCC,
	cin => \CONTROLE|Add1~1\,
	combout => \CONTROLE|Add1~2_combout\,
	cout => \CONTROLE|Add1~3\);

-- Location: LCCOMB_X25_Y16_N12
\CONTROLE|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add1~4_combout\ = (\maIin|o_data\(3) & (\CONTROLE|Add1~3\ $ (GND))) # (!\maIin|o_data\(3) & (!\CONTROLE|Add1~3\ & VCC))
-- \CONTROLE|Add1~5\ = CARRY((\maIin|o_data\(3) & !\CONTROLE|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maIin|o_data\(3),
	datad => VCC,
	cin => \CONTROLE|Add1~3\,
	combout => \CONTROLE|Add1~4_combout\,
	cout => \CONTROLE|Add1~5\);

-- Location: LCCOMB_X25_Y16_N14
\CONTROLE|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add1~6_combout\ = (\maIin|o_data\(4) & (\CONTROLE|Add1~5\ & VCC)) # (!\maIin|o_data\(4) & (!\CONTROLE|Add1~5\))
-- \CONTROLE|Add1~7\ = CARRY((!\maIin|o_data\(4) & !\CONTROLE|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \maIin|o_data\(4),
	datad => VCC,
	cin => \CONTROLE|Add1~5\,
	combout => \CONTROLE|Add1~6_combout\,
	cout => \CONTROLE|Add1~7\);

-- Location: LCCOMB_X25_Y16_N16
\CONTROLE|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add1~8_combout\ = (\maIin|o_data\(5) & (\CONTROLE|Add1~7\ $ (GND))) # (!\maIin|o_data\(5) & (!\CONTROLE|Add1~7\ & VCC))
-- \CONTROLE|Add1~9\ = CARRY((\maIin|o_data\(5) & !\CONTROLE|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \maIin|o_data\(5),
	datad => VCC,
	cin => \CONTROLE|Add1~7\,
	combout => \CONTROLE|Add1~8_combout\,
	cout => \CONTROLE|Add1~9\);

-- Location: LCCOMB_X25_Y16_N18
\CONTROLE|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add1~10_combout\ = (\maIin|o_data\(6) & (!\CONTROLE|Add1~9\)) # (!\maIin|o_data\(6) & ((\CONTROLE|Add1~9\) # (GND)))
-- \CONTROLE|Add1~11\ = CARRY((!\CONTROLE|Add1~9\) # (!\maIin|o_data\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \maIin|o_data\(6),
	datad => VCC,
	cin => \CONTROLE|Add1~9\,
	combout => \CONTROLE|Add1~10_combout\,
	cout => \CONTROLE|Add1~11\);

-- Location: LCCOMB_X25_Y16_N20
\CONTROLE|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add1~12_combout\ = (\maIin|o_data\(7) & ((GND) # (!\CONTROLE|Add1~11\))) # (!\maIin|o_data\(7) & (\CONTROLE|Add1~11\ $ (GND)))
-- \CONTROLE|Add1~13\ = CARRY((\maIin|o_data\(7)) # (!\CONTROLE|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \maIin|o_data\(7),
	datad => VCC,
	cin => \CONTROLE|Add1~11\,
	combout => \CONTROLE|Add1~12_combout\,
	cout => \CONTROLE|Add1~13\);

-- Location: LCCOMB_X30_Y12_N8
\CONTROLE|Mult2|mult_core|romout[1][4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|romout[1][4]~4_combout\ = (\CONTROLE|Add1~12_combout\ & ((\CONTROLE|Add1~10_combout\ & (\CONTROLE|Add1~6_combout\)) # (!\CONTROLE|Add1~10_combout\ & ((\CONTROLE|Add1~8_combout\) # (!\CONTROLE|Add1~6_combout\))))) # 
-- (!\CONTROLE|Add1~12_combout\ & (\CONTROLE|Add1~6_combout\ $ (((\CONTROLE|Add1~10_combout\ & \CONTROLE|Add1~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add1~12_combout\,
	datab => \CONTROLE|Add1~10_combout\,
	datac => \CONTROLE|Add1~6_combout\,
	datad => \CONTROLE|Add1~8_combout\,
	combout => \CONTROLE|Mult2|mult_core|romout[1][4]~4_combout\);

-- Location: LCCOMB_X31_Y12_N24
\CONTROLE|Mult2|mult_core|romout[0][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|romout[0][8]~1_combout\ = (\maIin|o_data\(0)) # ((\CONTROLE|Add1~4_combout\) # ((\CONTROLE|Add1~2_combout\) # (\CONTROLE|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maIin|o_data\(0),
	datab => \CONTROLE|Add1~4_combout\,
	datac => \CONTROLE|Add1~2_combout\,
	datad => \CONTROLE|Add1~0_combout\,
	combout => \CONTROLE|Mult2|mult_core|romout[0][8]~1_combout\);

-- Location: LCCOMB_X31_Y12_N2
\CONTROLE|Mult2|mult_core|romout[0][7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|romout[0][7]~6_combout\ = (\CONTROLE|Add1~4_combout\ & (((!\CONTROLE|Add1~2_combout\ & !\CONTROLE|Add1~0_combout\)))) # (!\CONTROLE|Add1~4_combout\ & ((\maIin|o_data\(0)) # ((\CONTROLE|Add1~2_combout\) # 
-- (\CONTROLE|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maIin|o_data\(0),
	datab => \CONTROLE|Add1~4_combout\,
	datac => \CONTROLE|Add1~2_combout\,
	datad => \CONTROLE|Add1~0_combout\,
	combout => \CONTROLE|Mult2|mult_core|romout[0][7]~6_combout\);

-- Location: LCCOMB_X30_Y12_N10
\CONTROLE|Mult2|mult_core|romout[1][3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|romout[1][3]~5_combout\ = \CONTROLE|Add1~12_combout\ $ (((\CONTROLE|Add1~10_combout\ & ((!\CONTROLE|Add1~8_combout\))) # (!\CONTROLE|Add1~10_combout\ & (\CONTROLE|Add1~6_combout\ & \CONTROLE|Add1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add1~12_combout\,
	datab => \CONTROLE|Add1~10_combout\,
	datac => \CONTROLE|Add1~6_combout\,
	datad => \CONTROLE|Add1~8_combout\,
	combout => \CONTROLE|Mult2|mult_core|romout[1][3]~5_combout\);

-- Location: LCCOMB_X31_Y12_N20
\CONTROLE|Mult2|mult_core|romout[0][6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|romout[0][6]~8_combout\ = (\CONTROLE|Add1~0_combout\ & (((!\maIin|o_data\(0) & \CONTROLE|Add1~4_combout\)) # (!\CONTROLE|Add1~2_combout\))) # (!\CONTROLE|Add1~0_combout\ & (\CONTROLE|Add1~2_combout\ $ (((\maIin|o_data\(0) & 
-- !\CONTROLE|Add1~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maIin|o_data\(0),
	datab => \CONTROLE|Add1~4_combout\,
	datac => \CONTROLE|Add1~2_combout\,
	datad => \CONTROLE|Add1~0_combout\,
	combout => \CONTROLE|Mult2|mult_core|romout[0][6]~8_combout\);

-- Location: LCCOMB_X30_Y12_N4
\CONTROLE|Mult2|mult_core|romout[1][2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|romout[1][2]~7_combout\ = \CONTROLE|Add1~10_combout\ $ (((!\CONTROLE|Add1~6_combout\ & \CONTROLE|Add1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Add1~10_combout\,
	datac => \CONTROLE|Add1~6_combout\,
	datad => \CONTROLE|Add1~8_combout\,
	combout => \CONTROLE|Mult2|mult_core|romout[1][2]~7_combout\);

-- Location: LCCOMB_X31_Y12_N6
\CONTROLE|Mult2|mult_core|romout[0][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|romout[0][5]~combout\ = (\maIin|o_data\(0) & ((\CONTROLE|Add1~4_combout\ & ((\CONTROLE|Add1~0_combout\))) # (!\CONTROLE|Add1~4_combout\ & ((\CONTROLE|Add1~2_combout\) # (!\CONTROLE|Add1~0_combout\))))) # (!\maIin|o_data\(0) & 
-- (\CONTROLE|Add1~0_combout\ $ (((\CONTROLE|Add1~4_combout\ & \CONTROLE|Add1~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maIin|o_data\(0),
	datab => \CONTROLE|Add1~4_combout\,
	datac => \CONTROLE|Add1~2_combout\,
	datad => \CONTROLE|Add1~0_combout\,
	combout => \CONTROLE|Mult2|mult_core|romout[0][5]~combout\);

-- Location: LCCOMB_X30_Y13_N8
\CONTROLE|Mult2|mult_core|romout[1][1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|romout[1][1]~9_combout\ = \CONTROLE|Add1~8_combout\ $ (\CONTROLE|Add1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add1~8_combout\,
	datac => \CONTROLE|Add1~6_combout\,
	combout => \CONTROLE|Mult2|mult_core|romout[1][1]~9_combout\);

-- Location: LCCOMB_X31_Y12_N0
\CONTROLE|Mult2|mult_core|romout[0][4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|romout[0][4]~10_combout\ = (\CONTROLE|Add1~4_combout\ & ((\maIin|o_data\(0) & ((\CONTROLE|Add1~2_combout\) # (\CONTROLE|Add1~0_combout\))) # (!\maIin|o_data\(0) & (!\CONTROLE|Add1~2_combout\)))) # (!\CONTROLE|Add1~4_combout\ & 
-- (\maIin|o_data\(0) $ (((\CONTROLE|Add1~2_combout\ & \CONTROLE|Add1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maIin|o_data\(0),
	datab => \CONTROLE|Add1~4_combout\,
	datac => \CONTROLE|Add1~2_combout\,
	datad => \CONTROLE|Add1~0_combout\,
	combout => \CONTROLE|Mult2|mult_core|romout[0][4]~10_combout\);

-- Location: LCCOMB_X30_Y12_N14
\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ = (\CONTROLE|Add1~6_combout\ & (\CONTROLE|Mult2|mult_core|romout[0][4]~10_combout\ $ (VCC))) # (!\CONTROLE|Add1~6_combout\ & (\CONTROLE|Mult2|mult_core|romout[0][4]~10_combout\ & 
-- VCC))
-- \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\ = CARRY((\CONTROLE|Add1~6_combout\ & \CONTROLE|Mult2|mult_core|romout[0][4]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add1~6_combout\,
	datab => \CONTROLE|Mult2|mult_core|romout[0][4]~10_combout\,
	datad => VCC,
	combout => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	cout => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X30_Y12_N16
\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ = (\CONTROLE|Mult2|mult_core|romout[0][5]~combout\ & ((\CONTROLE|Mult2|mult_core|romout[1][1]~9_combout\ & (\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\ & VCC)) # 
-- (!\CONTROLE|Mult2|mult_core|romout[1][1]~9_combout\ & (!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\)))) # (!\CONTROLE|Mult2|mult_core|romout[0][5]~combout\ & ((\CONTROLE|Mult2|mult_core|romout[1][1]~9_combout\ & 
-- (!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # (!\CONTROLE|Mult2|mult_core|romout[1][1]~9_combout\ & ((\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3\ = CARRY((\CONTROLE|Mult2|mult_core|romout[0][5]~combout\ & (!\CONTROLE|Mult2|mult_core|romout[1][1]~9_combout\ & !\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # 
-- (!\CONTROLE|Mult2|mult_core|romout[0][5]~combout\ & ((!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\) # (!\CONTROLE|Mult2|mult_core|romout[1][1]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult2|mult_core|romout[0][5]~combout\,
	datab => \CONTROLE|Mult2|mult_core|romout[1][1]~9_combout\,
	datad => VCC,
	cin => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\,
	combout => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	cout => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X30_Y12_N18
\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ = ((\CONTROLE|Mult2|mult_core|romout[0][6]~8_combout\ $ (\CONTROLE|Mult2|mult_core|romout[1][2]~7_combout\ $ (!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3\)))) # 
-- (GND)
-- \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\ = CARRY((\CONTROLE|Mult2|mult_core|romout[0][6]~8_combout\ & ((\CONTROLE|Mult2|mult_core|romout[1][2]~7_combout\) # (!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3\))) # 
-- (!\CONTROLE|Mult2|mult_core|romout[0][6]~8_combout\ & (\CONTROLE|Mult2|mult_core|romout[1][2]~7_combout\ & !\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult2|mult_core|romout[0][6]~8_combout\,
	datab => \CONTROLE|Mult2|mult_core|romout[1][2]~7_combout\,
	datad => VCC,
	cin => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3\,
	combout => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	cout => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X30_Y12_N20
\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ = (\CONTROLE|Mult2|mult_core|romout[0][7]~6_combout\ & ((\CONTROLE|Mult2|mult_core|romout[1][3]~5_combout\ & (\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\ & VCC)) 
-- # (!\CONTROLE|Mult2|mult_core|romout[1][3]~5_combout\ & (!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\)))) # (!\CONTROLE|Mult2|mult_core|romout[0][7]~6_combout\ & ((\CONTROLE|Mult2|mult_core|romout[1][3]~5_combout\ & 
-- (!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # (!\CONTROLE|Mult2|mult_core|romout[1][3]~5_combout\ & ((\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7\ = CARRY((\CONTROLE|Mult2|mult_core|romout[0][7]~6_combout\ & (!\CONTROLE|Mult2|mult_core|romout[1][3]~5_combout\ & !\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # 
-- (!\CONTROLE|Mult2|mult_core|romout[0][7]~6_combout\ & ((!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (!\CONTROLE|Mult2|mult_core|romout[1][3]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult2|mult_core|romout[0][7]~6_combout\,
	datab => \CONTROLE|Mult2|mult_core|romout[1][3]~5_combout\,
	datad => VCC,
	cin => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\,
	combout => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	cout => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X30_Y12_N22
\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\CONTROLE|Mult2|mult_core|romout[1][4]~4_combout\ $ (\CONTROLE|Mult2|mult_core|romout[0][8]~1_combout\ $ (!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7\)))) # 
-- (GND)
-- \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\CONTROLE|Mult2|mult_core|romout[1][4]~4_combout\ & ((\CONTROLE|Mult2|mult_core|romout[0][8]~1_combout\) # (!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7\))) # 
-- (!\CONTROLE|Mult2|mult_core|romout[1][4]~4_combout\ & (\CONTROLE|Mult2|mult_core|romout[0][8]~1_combout\ & !\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult2|mult_core|romout[1][4]~4_combout\,
	datab => \CONTROLE|Mult2|mult_core|romout[0][8]~1_combout\,
	datad => VCC,
	cin => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7\,
	combout => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X25_Y16_N22
\CONTROLE|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add1~14_combout\ = (\maIin|o_data\(8) & (!\CONTROLE|Add1~13\)) # (!\maIin|o_data\(8) & ((\CONTROLE|Add1~13\) # (GND)))
-- \CONTROLE|Add1~15\ = CARRY((!\CONTROLE|Add1~13\) # (!\maIin|o_data\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maIin|o_data\(8),
	datad => VCC,
	cin => \CONTROLE|Add1~13\,
	combout => \CONTROLE|Add1~14_combout\,
	cout => \CONTROLE|Add1~15\);

-- Location: LCCOMB_X29_Y8_N6
\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ = (\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & (\CONTROLE|Add1~14_combout\ $ (VCC))) # 
-- (!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & (\CONTROLE|Add1~14_combout\ & VCC))
-- \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ = CARRY((\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & \CONTROLE|Add1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \CONTROLE|Add1~14_combout\,
	datad => VCC,
	combout => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	cout => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X25_Y16_N24
\CONTROLE|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add1~16_combout\ = (\maIin|o_data\(9) & (\CONTROLE|Add1~15\ $ (GND))) # (!\maIin|o_data\(9) & (!\CONTROLE|Add1~15\ & VCC))
-- \CONTROLE|Add1~17\ = CARRY((\maIin|o_data\(9) & !\CONTROLE|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \maIin|o_data\(9),
	datad => VCC,
	cin => \CONTROLE|Add1~15\,
	combout => \CONTROLE|Add1~16_combout\,
	cout => \CONTROLE|Add1~17\);

-- Location: LCCOMB_X25_Y16_N26
\CONTROLE|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add1~18_combout\ = (\maIin|o_data\(10) & (!\CONTROLE|Add1~17\)) # (!\maIin|o_data\(10) & ((\CONTROLE|Add1~17\) # (GND)))
-- \CONTROLE|Add1~19\ = CARRY((!\CONTROLE|Add1~17\) # (!\maIin|o_data\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maIin|o_data\(10),
	datad => VCC,
	cin => \CONTROLE|Add1~17\,
	combout => \CONTROLE|Add1~18_combout\,
	cout => \CONTROLE|Add1~19\);

-- Location: LCCOMB_X25_Y16_N28
\CONTROLE|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add1~20_combout\ = (\maIin|o_data\(11) & ((GND) # (!\CONTROLE|Add1~19\))) # (!\maIin|o_data\(11) & (\CONTROLE|Add1~19\ $ (GND)))
-- \CONTROLE|Add1~21\ = CARRY((\maIin|o_data\(11)) # (!\CONTROLE|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \maIin|o_data\(11),
	datad => VCC,
	cin => \CONTROLE|Add1~19\,
	combout => \CONTROLE|Add1~20_combout\,
	cout => \CONTROLE|Add1~21\);

-- Location: LCCOMB_X25_Y16_N30
\CONTROLE|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add1~22_combout\ = !\CONTROLE|Add1~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \CONTROLE|Add1~21\,
	combout => \CONTROLE|Add1~22_combout\);

-- Location: LCCOMB_X28_Y12_N16
\CONTROLE|Mult2|mult_core|romout[2][7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|romout[2][7]~11_combout\ = (\CONTROLE|Add1~18_combout\ & (((!\CONTROLE|Add1~20_combout\)))) # (!\CONTROLE|Add1~18_combout\ & ((\CONTROLE|Add1~20_combout\ & ((!\CONTROLE|Add1~16_combout\))) # (!\CONTROLE|Add1~20_combout\ & 
-- ((\CONTROLE|Add1~14_combout\) # (\CONTROLE|Add1~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add1~14_combout\,
	datab => \CONTROLE|Add1~18_combout\,
	datac => \CONTROLE|Add1~20_combout\,
	datad => \CONTROLE|Add1~16_combout\,
	combout => \CONTROLE|Mult2|mult_core|romout[2][7]~11_combout\);

-- Location: LCCOMB_X28_Y12_N18
\CONTROLE|Mult2|mult_core|romout[2][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|romout[2][6]~combout\ = (\CONTROLE|Add1~16_combout\ & (((!\CONTROLE|Add1~14_combout\ & \CONTROLE|Add1~20_combout\)) # (!\CONTROLE|Add1~18_combout\))) # (!\CONTROLE|Add1~16_combout\ & (\CONTROLE|Add1~18_combout\ $ 
-- (((\CONTROLE|Add1~14_combout\ & !\CONTROLE|Add1~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add1~14_combout\,
	datab => \CONTROLE|Add1~18_combout\,
	datac => \CONTROLE|Add1~20_combout\,
	datad => \CONTROLE|Add1~16_combout\,
	combout => \CONTROLE|Mult2|mult_core|romout[2][6]~combout\);

-- Location: LCCOMB_X28_Y12_N12
\CONTROLE|Mult2|mult_core|romout[2][5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|romout[2][5]~12_combout\ = (\CONTROLE|Add1~14_combout\ & ((\CONTROLE|Add1~20_combout\ & ((\CONTROLE|Add1~16_combout\))) # (!\CONTROLE|Add1~20_combout\ & ((\CONTROLE|Add1~18_combout\) # (!\CONTROLE|Add1~16_combout\))))) # 
-- (!\CONTROLE|Add1~14_combout\ & (\CONTROLE|Add1~16_combout\ $ (((\CONTROLE|Add1~18_combout\ & \CONTROLE|Add1~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add1~14_combout\,
	datab => \CONTROLE|Add1~18_combout\,
	datac => \CONTROLE|Add1~20_combout\,
	datad => \CONTROLE|Add1~16_combout\,
	combout => \CONTROLE|Mult2|mult_core|romout[2][5]~12_combout\);

-- Location: LCCOMB_X28_Y12_N22
\CONTROLE|Mult2|mult_core|romout[2][4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|romout[2][4]~13_combout\ = (\CONTROLE|Add1~18_combout\ & (\CONTROLE|Add1~14_combout\ $ (((!\CONTROLE|Add1~20_combout\ & \CONTROLE|Add1~16_combout\))))) # (!\CONTROLE|Add1~18_combout\ & ((\CONTROLE|Add1~14_combout\ & 
-- ((\CONTROLE|Add1~16_combout\) # (!\CONTROLE|Add1~20_combout\))) # (!\CONTROLE|Add1~14_combout\ & (\CONTROLE|Add1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add1~14_combout\,
	datab => \CONTROLE|Add1~18_combout\,
	datac => \CONTROLE|Add1~20_combout\,
	datad => \CONTROLE|Add1~16_combout\,
	combout => \CONTROLE|Mult2|mult_core|romout[2][4]~13_combout\);

-- Location: LCCOMB_X28_Y12_N24
\CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\CONTROLE|Mult2|mult_core|romout[2][4]~13_combout\ & (\CONTROLE|Add1~22_combout\ $ (VCC))) # (!\CONTROLE|Mult2|mult_core|romout[2][4]~13_combout\ & (\CONTROLE|Add1~22_combout\ & 
-- VCC))
-- \CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\CONTROLE|Mult2|mult_core|romout[2][4]~13_combout\ & \CONTROLE|Add1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult2|mult_core|romout[2][4]~13_combout\,
	datab => \CONTROLE|Add1~22_combout\,
	datad => VCC,
	combout => \CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X28_Y12_N26
\CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\CONTROLE|Mult2|mult_core|romout[2][5]~12_combout\ & (!\CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\CONTROLE|Mult2|mult_core|romout[2][5]~12_combout\ & 
-- ((\CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))
-- \CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((!\CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\CONTROLE|Mult2|mult_core|romout[2][5]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult2|mult_core|romout[2][5]~12_combout\,
	datad => VCC,
	cin => \CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X28_Y12_N28
\CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\CONTROLE|Add1~22_combout\ $ (\CONTROLE|Mult2|mult_core|romout[2][6]~combout\ $ (!\CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\CONTROLE|Add1~22_combout\ & ((\CONTROLE|Mult2|mult_core|romout[2][6]~combout\) # (!\CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~3\))) # 
-- (!\CONTROLE|Add1~22_combout\ & (\CONTROLE|Mult2|mult_core|romout[2][6]~combout\ & !\CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add1~22_combout\,
	datab => \CONTROLE|Mult2|mult_core|romout[2][6]~combout\,
	datad => VCC,
	cin => \CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X28_Y12_N30
\CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = \CONTROLE|Add1~22_combout\ $ (\CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~5\ $ (\CONTROLE|Mult2|mult_core|romout[2][7]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add1~22_combout\,
	datad => \CONTROLE|Mult2|mult_core|romout[2][7]~11_combout\,
	cin => \CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\);

-- Location: LCCOMB_X30_Y12_N0
\CONTROLE|Mult2|mult_core|romout[1][8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|romout[1][8]~0_combout\ = (\CONTROLE|Add1~12_combout\) # ((\CONTROLE|Add1~10_combout\) # ((\CONTROLE|Add1~6_combout\) # (\CONTROLE|Add1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add1~12_combout\,
	datab => \CONTROLE|Add1~10_combout\,
	datac => \CONTROLE|Add1~6_combout\,
	datad => \CONTROLE|Add1~8_combout\,
	combout => \CONTROLE|Mult2|mult_core|romout[1][8]~0_combout\);

-- Location: LCCOMB_X30_Y12_N2
\CONTROLE|Mult2|mult_core|romout[1][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|romout[1][7]~2_combout\ = (\CONTROLE|Add1~12_combout\ & (!\CONTROLE|Add1~10_combout\ & ((!\CONTROLE|Add1~8_combout\)))) # (!\CONTROLE|Add1~12_combout\ & ((\CONTROLE|Add1~10_combout\) # ((\CONTROLE|Add1~6_combout\) # 
-- (\CONTROLE|Add1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add1~12_combout\,
	datab => \CONTROLE|Add1~10_combout\,
	datac => \CONTROLE|Add1~6_combout\,
	datad => \CONTROLE|Add1~8_combout\,
	combout => \CONTROLE|Mult2|mult_core|romout[1][7]~2_combout\);

-- Location: LCCOMB_X30_Y12_N12
\CONTROLE|Mult2|mult_core|romout[1][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|romout[1][6]~3_combout\ = (\CONTROLE|Add1~8_combout\ & (((\CONTROLE|Add1~12_combout\ & !\CONTROLE|Add1~6_combout\)) # (!\CONTROLE|Add1~10_combout\))) # (!\CONTROLE|Add1~8_combout\ & (\CONTROLE|Add1~10_combout\ $ 
-- (((!\CONTROLE|Add1~12_combout\ & \CONTROLE|Add1~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add1~12_combout\,
	datab => \CONTROLE|Add1~10_combout\,
	datac => \CONTROLE|Add1~6_combout\,
	datad => \CONTROLE|Add1~8_combout\,
	combout => \CONTROLE|Mult2|mult_core|romout[1][6]~3_combout\);

-- Location: LCCOMB_X30_Y12_N6
\CONTROLE|Mult2|mult_core|romout[1][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|romout[1][5]~combout\ = (\CONTROLE|Add1~12_combout\ & (\CONTROLE|Add1~8_combout\ $ (((\CONTROLE|Add1~10_combout\ & !\CONTROLE|Add1~6_combout\))))) # (!\CONTROLE|Add1~12_combout\ & ((\CONTROLE|Add1~6_combout\ & 
-- ((\CONTROLE|Add1~10_combout\) # (!\CONTROLE|Add1~8_combout\))) # (!\CONTROLE|Add1~6_combout\ & ((\CONTROLE|Add1~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add1~12_combout\,
	datab => \CONTROLE|Add1~10_combout\,
	datac => \CONTROLE|Add1~6_combout\,
	datad => \CONTROLE|Add1~8_combout\,
	combout => \CONTROLE|Mult2|mult_core|romout[1][5]~combout\);

-- Location: LCCOMB_X30_Y12_N24
\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\CONTROLE|Mult2|mult_core|romout[1][5]~combout\ & ((\CONTROLE|Mult2|mult_core|romout[0][8]~1_combout\ & (\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) 
-- # (!\CONTROLE|Mult2|mult_core|romout[0][8]~1_combout\ & (!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\CONTROLE|Mult2|mult_core|romout[1][5]~combout\ & ((\CONTROLE|Mult2|mult_core|romout[0][8]~1_combout\ & 
-- (!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\CONTROLE|Mult2|mult_core|romout[0][8]~1_combout\ & ((\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\CONTROLE|Mult2|mult_core|romout[1][5]~combout\ & (!\CONTROLE|Mult2|mult_core|romout[0][8]~1_combout\ & !\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\CONTROLE|Mult2|mult_core|romout[1][5]~combout\ & ((!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\CONTROLE|Mult2|mult_core|romout[0][8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult2|mult_core|romout[1][5]~combout\,
	datab => \CONTROLE|Mult2|mult_core|romout[0][8]~1_combout\,
	datad => VCC,
	cin => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X30_Y12_N26
\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\CONTROLE|Mult2|mult_core|romout[1][6]~3_combout\ $ (\CONTROLE|Mult2|mult_core|romout[0][8]~1_combout\ $ (!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) 
-- # (GND)
-- \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\CONTROLE|Mult2|mult_core|romout[1][6]~3_combout\ & ((\CONTROLE|Mult2|mult_core|romout[0][8]~1_combout\) # (!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\CONTROLE|Mult2|mult_core|romout[1][6]~3_combout\ & (\CONTROLE|Mult2|mult_core|romout[0][8]~1_combout\ & !\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult2|mult_core|romout[1][6]~3_combout\,
	datab => \CONTROLE|Mult2|mult_core|romout[0][8]~1_combout\,
	datad => VCC,
	cin => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X30_Y12_N28
\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\CONTROLE|Mult2|mult_core|romout[1][7]~2_combout\ & ((\CONTROLE|Mult2|mult_core|romout[0][8]~1_combout\ & (\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\ & 
-- VCC)) # (!\CONTROLE|Mult2|mult_core|romout[0][8]~1_combout\ & (!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\CONTROLE|Mult2|mult_core|romout[1][7]~2_combout\ & ((\CONTROLE|Mult2|mult_core|romout[0][8]~1_combout\ & 
-- (!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\CONTROLE|Mult2|mult_core|romout[0][8]~1_combout\ & ((\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\CONTROLE|Mult2|mult_core|romout[1][7]~2_combout\ & (!\CONTROLE|Mult2|mult_core|romout[0][8]~1_combout\ & !\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\CONTROLE|Mult2|mult_core|romout[1][7]~2_combout\ & ((!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\CONTROLE|Mult2|mult_core|romout[0][8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult2|mult_core|romout[1][7]~2_combout\,
	datab => \CONTROLE|Mult2|mult_core|romout[0][8]~1_combout\,
	datad => VCC,
	cin => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X30_Y12_N30
\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = \CONTROLE|Mult2|mult_core|romout[1][8]~0_combout\ $ (\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\ $ (!\CONTROLE|Mult2|mult_core|romout[0][8]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult2|mult_core|romout[1][8]~0_combout\,
	datad => \CONTROLE|Mult2|mult_core|romout[0][8]~1_combout\,
	cin => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\);

-- Location: LCCOMB_X28_Y12_N8
\CONTROLE|Mult2|mult_core|romout[2][3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|romout[2][3]~14_combout\ = \CONTROLE|Add1~20_combout\ $ (((\CONTROLE|Add1~18_combout\ & ((!\CONTROLE|Add1~16_combout\))) # (!\CONTROLE|Add1~18_combout\ & (\CONTROLE|Add1~14_combout\ & \CONTROLE|Add1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add1~14_combout\,
	datab => \CONTROLE|Add1~18_combout\,
	datac => \CONTROLE|Add1~20_combout\,
	datad => \CONTROLE|Add1~16_combout\,
	combout => \CONTROLE|Mult2|mult_core|romout[2][3]~14_combout\);

-- Location: LCCOMB_X28_Y12_N10
\CONTROLE|Mult2|mult_core|romout[2][2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|romout[2][2]~15_combout\ = \CONTROLE|Add1~18_combout\ $ (((!\CONTROLE|Add1~14_combout\ & \CONTROLE|Add1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add1~14_combout\,
	datab => \CONTROLE|Add1~18_combout\,
	datad => \CONTROLE|Add1~16_combout\,
	combout => \CONTROLE|Mult2|mult_core|romout[2][2]~15_combout\);

-- Location: LCCOMB_X28_Y12_N4
\CONTROLE|Mult2|mult_core|romout[2][1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|romout[2][1]~16_combout\ = \CONTROLE|Add1~14_combout\ $ (\CONTROLE|Add1~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add1~14_combout\,
	datad => \CONTROLE|Add1~16_combout\,
	combout => \CONTROLE|Mult2|mult_core|romout[2][1]~16_combout\);

-- Location: LCCOMB_X29_Y8_N8
\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ = (\CONTROLE|Mult2|mult_core|romout[2][1]~16_combout\ & ((\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ & VCC)) # (!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)))) # 
-- (!\CONTROLE|Mult2|mult_core|romout[2][1]~16_combout\ & ((\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # 
-- (!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ = CARRY((\CONTROLE|Mult2|mult_core|romout[2][1]~16_combout\ & (!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- !\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # (!\CONTROLE|Mult2|mult_core|romout[2][1]~16_combout\ & ((!\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # 
-- (!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult2|mult_core|romout[2][1]~16_combout\,
	datab => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\,
	combout => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	cout => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X29_Y8_N10
\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ = ((\CONTROLE|Mult2|mult_core|romout[2][2]~15_combout\ $ (\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ 
-- (!\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))) # (GND)
-- \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ = CARRY((\CONTROLE|Mult2|mult_core|romout[2][2]~15_combout\ & ((\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # 
-- (!\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\))) # (!\CONTROLE|Mult2|mult_core|romout[2][2]~15_combout\ & (\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult2|mult_core|romout[2][2]~15_combout\,
	datab => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\,
	combout => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	cout => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X29_Y8_N12
\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\CONTROLE|Mult2|mult_core|romout[2][3]~14_combout\ & ((\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ & VCC)) # (!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)))) # 
-- (!\CONTROLE|Mult2|mult_core|romout[2][3]~14_combout\ & ((\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # 
-- (!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\CONTROLE|Mult2|mult_core|romout[2][3]~14_combout\ & (!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- !\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # (!\CONTROLE|Mult2|mult_core|romout[2][3]~14_combout\ & ((!\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # 
-- (!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult2|mult_core|romout[2][3]~14_combout\,
	datab => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\,
	combout => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X29_Y8_N14
\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ (\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ 
-- (!\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & ((\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & (\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datab => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X29_Y8_N16
\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & (!\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & (!\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((!\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datab => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X29_Y8_N18
\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ (\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ 
-- (!\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & ((\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & (\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datab => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X29_Y8_N20
\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = \CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ $ (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ $ 
-- (\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datad => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cin => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\);

-- Location: LCCOMB_X31_Y12_N10
\CONTROLE|Mult2|mult_core|romout[0][3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|romout[0][3]~17_combout\ = \CONTROLE|Add1~4_combout\ $ (((\CONTROLE|Add1~2_combout\ & ((!\CONTROLE|Add1~0_combout\))) # (!\CONTROLE|Add1~2_combout\ & (\maIin|o_data\(0) & \CONTROLE|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maIin|o_data\(0),
	datab => \CONTROLE|Add1~4_combout\,
	datac => \CONTROLE|Add1~2_combout\,
	datad => \CONTROLE|Add1~0_combout\,
	combout => \CONTROLE|Mult2|mult_core|romout[0][3]~17_combout\);

-- Location: LCCOMB_X31_Y12_N4
\CONTROLE|Mult2|mult_core|romout[0][2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|romout[0][2]~18_combout\ = \CONTROLE|Add1~2_combout\ $ (((!\maIin|o_data\(0) & \CONTROLE|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maIin|o_data\(0),
	datab => \CONTROLE|Add1~2_combout\,
	datad => \CONTROLE|Add1~0_combout\,
	combout => \CONTROLE|Mult2|mult_core|romout[0][2]~18_combout\);

-- Location: LCCOMB_X31_Y12_N22
\CONTROLE|Mult2|mult_core|romout[0][1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult2|mult_core|romout[0][1]~19_combout\ = \maIin|o_data\(0) $ (\CONTROLE|Add1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maIin|o_data\(0),
	datad => \CONTROLE|Add1~0_combout\,
	combout => \CONTROLE|Mult2|mult_core|romout[0][1]~19_combout\);

-- Location: LCCOMB_X29_Y9_N16
\CONTROLE|ERRO~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|ERRO~12_combout\ = \maIin|o_data\(0) $ (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maIin|o_data\(0),
	datac => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	combout => \CONTROLE|ERRO~12_combout\);

-- Location: LCCOMB_X28_Y8_N0
\CONTROLE|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add5~0_combout\ = (\CONTROLE|ERRO~12_combout\ & (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (VCC))) # (!\CONTROLE|ERRO~12_combout\ & 
-- (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & VCC))
-- \CONTROLE|Add5~1\ = CARRY((\CONTROLE|ERRO~12_combout\ & \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|ERRO~12_combout\,
	datab => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	combout => \CONTROLE|Add5~0_combout\,
	cout => \CONTROLE|Add5~1\);

-- Location: LCCOMB_X28_Y8_N2
\CONTROLE|Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add5~2_combout\ = (\CONTROLE|Add5~1\ & (\CONTROLE|Mult2|mult_core|romout[0][1]~19_combout\ $ ((!\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\)))) # (!\CONTROLE|Add5~1\ & 
-- ((\CONTROLE|Mult2|mult_core|romout[0][1]~19_combout\ $ (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\)) # (GND)))
-- \CONTROLE|Add5~3\ = CARRY((\CONTROLE|Mult2|mult_core|romout[0][1]~19_combout\ $ (!\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\)) # (!\CONTROLE|Add5~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult2|mult_core|romout[0][1]~19_combout\,
	datab => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \CONTROLE|Add5~1\,
	combout => \CONTROLE|Add5~2_combout\,
	cout => \CONTROLE|Add5~3\);

-- Location: LCCOMB_X28_Y8_N4
\CONTROLE|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add5~4_combout\ = (\CONTROLE|Add5~3\ & ((\CONTROLE|Mult2|mult_core|romout[0][2]~18_combout\ $ (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\)))) # (!\CONTROLE|Add5~3\ & 
-- (\CONTROLE|Mult2|mult_core|romout[0][2]~18_combout\ $ (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (VCC))))
-- \CONTROLE|Add5~5\ = CARRY((!\CONTROLE|Add5~3\ & (\CONTROLE|Mult2|mult_core|romout[0][2]~18_combout\ $ (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult2|mult_core|romout[0][2]~18_combout\,
	datab => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \CONTROLE|Add5~3\,
	combout => \CONTROLE|Add5~4_combout\,
	cout => \CONTROLE|Add5~5\);

-- Location: LCCOMB_X28_Y8_N6
\CONTROLE|Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add5~6_combout\ = (\CONTROLE|Add5~5\ & (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ ((!\CONTROLE|Mult2|mult_core|romout[0][3]~17_combout\)))) # (!\CONTROLE|Add5~5\ & 
-- ((\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (\CONTROLE|Mult2|mult_core|romout[0][3]~17_combout\)) # (GND)))
-- \CONTROLE|Add5~7\ = CARRY((\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (!\CONTROLE|Mult2|mult_core|romout[0][3]~17_combout\)) # (!\CONTROLE|Add5~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datab => \CONTROLE|Mult2|mult_core|romout[0][3]~17_combout\,
	datad => VCC,
	cin => \CONTROLE|Add5~5\,
	combout => \CONTROLE|Add5~6_combout\,
	cout => \CONTROLE|Add5~7\);

-- Location: LCCOMB_X28_Y8_N8
\CONTROLE|Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add5~8_combout\ = (\CONTROLE|Add5~7\ & ((\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ $ (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\)))) # (!\CONTROLE|Add5~7\ & 
-- (\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ $ (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (VCC))))
-- \CONTROLE|Add5~9\ = CARRY((!\CONTROLE|Add5~7\ & (\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ $ (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	datab => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \CONTROLE|Add5~7\,
	combout => \CONTROLE|Add5~8_combout\,
	cout => \CONTROLE|Add5~9\);

-- Location: LCCOMB_X28_Y8_N10
\CONTROLE|Add5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add5~10_combout\ = (\CONTROLE|Add5~9\ & (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ ((!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\)))) # (!\CONTROLE|Add5~9\ & 
-- ((\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\)) # (GND)))
-- \CONTROLE|Add5~11\ = CARRY((\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\)) # (!\CONTROLE|Add5~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datab => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \CONTROLE|Add5~9\,
	combout => \CONTROLE|Add5~10_combout\,
	cout => \CONTROLE|Add5~11\);

-- Location: LCCOMB_X28_Y8_N12
\CONTROLE|Add5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add5~12_combout\ = (\CONTROLE|Add5~11\ & ((\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ $ (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\)))) # (!\CONTROLE|Add5~11\ & 
-- (\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ $ (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (VCC))))
-- \CONTROLE|Add5~13\ = CARRY((!\CONTROLE|Add5~11\ & (\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ $ (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	datab => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \CONTROLE|Add5~11\,
	combout => \CONTROLE|Add5~12_combout\,
	cout => \CONTROLE|Add5~13\);

-- Location: LCCOMB_X28_Y8_N14
\CONTROLE|Add5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add5~14_combout\ = (\CONTROLE|Add5~13\ & (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ ((!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\)))) # (!\CONTROLE|Add5~13\ & 
-- ((\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\)) # (GND)))
-- \CONTROLE|Add5~15\ = CARRY((\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (!\CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\)) # (!\CONTROLE|Add5~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datab => \CONTROLE|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \CONTROLE|Add5~13\,
	combout => \CONTROLE|Add5~14_combout\,
	cout => \CONTROLE|Add5~15\);

-- Location: LCCOMB_X28_Y8_N16
\CONTROLE|Add5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add5~16_combout\ = (\CONTROLE|Add5~15\ & ((\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ $ (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\)))) # (!\CONTROLE|Add5~15\ & 
-- (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ $ (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (VCC))))
-- \CONTROLE|Add5~17\ = CARRY((!\CONTROLE|Add5~15\ & (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ $ (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datab => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \CONTROLE|Add5~15\,
	combout => \CONTROLE|Add5~16_combout\,
	cout => \CONTROLE|Add5~17\);

-- Location: LCCOMB_X18_Y5_N12
\CONTROLE|Add10~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add10~44_combout\ = ((\CONTROLE|Add9~34_combout\ $ (\CONTROLE|INTEGRAL\(22) $ (!\CONTROLE|Add10~43\)))) # (GND)
-- \CONTROLE|Add10~45\ = CARRY((\CONTROLE|Add9~34_combout\ & ((\CONTROLE|INTEGRAL\(22)) # (!\CONTROLE|Add10~43\))) # (!\CONTROLE|Add9~34_combout\ & (\CONTROLE|INTEGRAL\(22) & !\CONTROLE|Add10~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add9~34_combout\,
	datab => \CONTROLE|INTEGRAL\(22),
	datad => VCC,
	cin => \CONTROLE|Add10~43\,
	combout => \CONTROLE|Add10~44_combout\,
	cout => \CONTROLE|Add10~45\);

-- Location: LCCOMB_X18_Y5_N14
\CONTROLE|Add10~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add10~46_combout\ = (\CONTROLE|INTEGRAL\(23) & ((\CONTROLE|Add9~34_combout\ & (\CONTROLE|Add10~45\ & VCC)) # (!\CONTROLE|Add9~34_combout\ & (!\CONTROLE|Add10~45\)))) # (!\CONTROLE|INTEGRAL\(23) & ((\CONTROLE|Add9~34_combout\ & 
-- (!\CONTROLE|Add10~45\)) # (!\CONTROLE|Add9~34_combout\ & ((\CONTROLE|Add10~45\) # (GND)))))
-- \CONTROLE|Add10~47\ = CARRY((\CONTROLE|INTEGRAL\(23) & (!\CONTROLE|Add9~34_combout\ & !\CONTROLE|Add10~45\)) # (!\CONTROLE|INTEGRAL\(23) & ((!\CONTROLE|Add10~45\) # (!\CONTROLE|Add9~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|INTEGRAL\(23),
	datab => \CONTROLE|Add9~34_combout\,
	datad => VCC,
	cin => \CONTROLE|Add10~45\,
	combout => \CONTROLE|Add10~46_combout\,
	cout => \CONTROLE|Add10~47\);

-- Location: FF_X18_Y5_N15
\CONTROLE|INTEGRAL[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Add10~46_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|INTEGRAL\(23));

-- Location: LCCOMB_X18_Y5_N16
\CONTROLE|Add10~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add10~48_combout\ = ((\CONTROLE|Add9~34_combout\ $ (\CONTROLE|INTEGRAL\(24) $ (!\CONTROLE|Add10~47\)))) # (GND)
-- \CONTROLE|Add10~49\ = CARRY((\CONTROLE|Add9~34_combout\ & ((\CONTROLE|INTEGRAL\(24)) # (!\CONTROLE|Add10~47\))) # (!\CONTROLE|Add9~34_combout\ & (\CONTROLE|INTEGRAL\(24) & !\CONTROLE|Add10~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add9~34_combout\,
	datab => \CONTROLE|INTEGRAL\(24),
	datad => VCC,
	cin => \CONTROLE|Add10~47\,
	combout => \CONTROLE|Add10~48_combout\,
	cout => \CONTROLE|Add10~49\);

-- Location: FF_X18_Y5_N17
\CONTROLE|INTEGRAL[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Add10~48_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|INTEGRAL\(24));

-- Location: LCCOMB_X18_Y5_N18
\CONTROLE|Add10~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add10~50_combout\ = (\CONTROLE|Add9~34_combout\ & ((\CONTROLE|INTEGRAL\(25) & (\CONTROLE|Add10~49\ & VCC)) # (!\CONTROLE|INTEGRAL\(25) & (!\CONTROLE|Add10~49\)))) # (!\CONTROLE|Add9~34_combout\ & ((\CONTROLE|INTEGRAL\(25) & 
-- (!\CONTROLE|Add10~49\)) # (!\CONTROLE|INTEGRAL\(25) & ((\CONTROLE|Add10~49\) # (GND)))))
-- \CONTROLE|Add10~51\ = CARRY((\CONTROLE|Add9~34_combout\ & (!\CONTROLE|INTEGRAL\(25) & !\CONTROLE|Add10~49\)) # (!\CONTROLE|Add9~34_combout\ & ((!\CONTROLE|Add10~49\) # (!\CONTROLE|INTEGRAL\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add9~34_combout\,
	datab => \CONTROLE|INTEGRAL\(25),
	datad => VCC,
	cin => \CONTROLE|Add10~49\,
	combout => \CONTROLE|Add10~50_combout\,
	cout => \CONTROLE|Add10~51\);

-- Location: FF_X18_Y5_N19
\CONTROLE|INTEGRAL[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Add10~50_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|INTEGRAL\(25));

-- Location: LCCOMB_X18_Y5_N20
\CONTROLE|Add10~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add10~52_combout\ = ((\CONTROLE|Add9~34_combout\ $ (\CONTROLE|INTEGRAL\(26) $ (!\CONTROLE|Add10~51\)))) # (GND)
-- \CONTROLE|Add10~53\ = CARRY((\CONTROLE|Add9~34_combout\ & ((\CONTROLE|INTEGRAL\(26)) # (!\CONTROLE|Add10~51\))) # (!\CONTROLE|Add9~34_combout\ & (\CONTROLE|INTEGRAL\(26) & !\CONTROLE|Add10~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add9~34_combout\,
	datab => \CONTROLE|INTEGRAL\(26),
	datad => VCC,
	cin => \CONTROLE|Add10~51\,
	combout => \CONTROLE|Add10~52_combout\,
	cout => \CONTROLE|Add10~53\);

-- Location: FF_X18_Y5_N21
\CONTROLE|INTEGRAL[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Add10~52_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|INTEGRAL\(26));

-- Location: LCCOMB_X18_Y5_N22
\CONTROLE|Add10~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add10~54_combout\ = (\CONTROLE|Add9~34_combout\ & ((\CONTROLE|INTEGRAL\(27) & (\CONTROLE|Add10~53\ & VCC)) # (!\CONTROLE|INTEGRAL\(27) & (!\CONTROLE|Add10~53\)))) # (!\CONTROLE|Add9~34_combout\ & ((\CONTROLE|INTEGRAL\(27) & 
-- (!\CONTROLE|Add10~53\)) # (!\CONTROLE|INTEGRAL\(27) & ((\CONTROLE|Add10~53\) # (GND)))))
-- \CONTROLE|Add10~55\ = CARRY((\CONTROLE|Add9~34_combout\ & (!\CONTROLE|INTEGRAL\(27) & !\CONTROLE|Add10~53\)) # (!\CONTROLE|Add9~34_combout\ & ((!\CONTROLE|Add10~53\) # (!\CONTROLE|INTEGRAL\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add9~34_combout\,
	datab => \CONTROLE|INTEGRAL\(27),
	datad => VCC,
	cin => \CONTROLE|Add10~53\,
	combout => \CONTROLE|Add10~54_combout\,
	cout => \CONTROLE|Add10~55\);

-- Location: FF_X18_Y5_N23
\CONTROLE|INTEGRAL[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Add10~54_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|INTEGRAL\(27));

-- Location: LCCOMB_X18_Y5_N24
\CONTROLE|Add10~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add10~56_combout\ = ((\CONTROLE|INTEGRAL\(28) $ (\CONTROLE|Add9~34_combout\ $ (!\CONTROLE|Add10~55\)))) # (GND)
-- \CONTROLE|Add10~57\ = CARRY((\CONTROLE|INTEGRAL\(28) & ((\CONTROLE|Add9~34_combout\) # (!\CONTROLE|Add10~55\))) # (!\CONTROLE|INTEGRAL\(28) & (\CONTROLE|Add9~34_combout\ & !\CONTROLE|Add10~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|INTEGRAL\(28),
	datab => \CONTROLE|Add9~34_combout\,
	datad => VCC,
	cin => \CONTROLE|Add10~55\,
	combout => \CONTROLE|Add10~56_combout\,
	cout => \CONTROLE|Add10~57\);

-- Location: FF_X18_Y5_N25
\CONTROLE|INTEGRAL[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Add10~56_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|INTEGRAL\(28));

-- Location: LCCOMB_X18_Y5_N26
\CONTROLE|Add10~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add10~58_combout\ = (\CONTROLE|INTEGRAL\(29) & ((\CONTROLE|Add9~34_combout\ & (\CONTROLE|Add10~57\ & VCC)) # (!\CONTROLE|Add9~34_combout\ & (!\CONTROLE|Add10~57\)))) # (!\CONTROLE|INTEGRAL\(29) & ((\CONTROLE|Add9~34_combout\ & 
-- (!\CONTROLE|Add10~57\)) # (!\CONTROLE|Add9~34_combout\ & ((\CONTROLE|Add10~57\) # (GND)))))
-- \CONTROLE|Add10~59\ = CARRY((\CONTROLE|INTEGRAL\(29) & (!\CONTROLE|Add9~34_combout\ & !\CONTROLE|Add10~57\)) # (!\CONTROLE|INTEGRAL\(29) & ((!\CONTROLE|Add10~57\) # (!\CONTROLE|Add9~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|INTEGRAL\(29),
	datab => \CONTROLE|Add9~34_combout\,
	datad => VCC,
	cin => \CONTROLE|Add10~57\,
	combout => \CONTROLE|Add10~58_combout\,
	cout => \CONTROLE|Add10~59\);

-- Location: FF_X18_Y5_N27
\CONTROLE|INTEGRAL[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Add10~58_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|INTEGRAL\(29));

-- Location: LCCOMB_X18_Y5_N28
\CONTROLE|Add10~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add10~60_combout\ = ((\CONTROLE|INTEGRAL\(30) $ (\CONTROLE|Add9~34_combout\ $ (!\CONTROLE|Add10~59\)))) # (GND)
-- \CONTROLE|Add10~61\ = CARRY((\CONTROLE|INTEGRAL\(30) & ((\CONTROLE|Add9~34_combout\) # (!\CONTROLE|Add10~59\))) # (!\CONTROLE|INTEGRAL\(30) & (\CONTROLE|Add9~34_combout\ & !\CONTROLE|Add10~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|INTEGRAL\(30),
	datab => \CONTROLE|Add9~34_combout\,
	datad => VCC,
	cin => \CONTROLE|Add10~59\,
	combout => \CONTROLE|Add10~60_combout\,
	cout => \CONTROLE|Add10~61\);

-- Location: FF_X18_Y5_N29
\CONTROLE|INTEGRAL[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Add10~60_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|INTEGRAL\(30));

-- Location: LCCOMB_X18_Y5_N30
\CONTROLE|Add10~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add10~62_combout\ = \CONTROLE|Add9~34_combout\ $ (\CONTROLE|Add10~61\ $ (\CONTROLE|INTEGRAL\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Add9~34_combout\,
	datad => \CONTROLE|INTEGRAL\(31),
	cin => \CONTROLE|Add10~61\,
	combout => \CONTROLE|Add10~62_combout\);

-- Location: FF_X18_Y5_N31
\CONTROLE|INTEGRAL[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Add10~62_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|INTEGRAL\(31));

-- Location: LCCOMB_X14_Y6_N8
\CONTROLE|Y_sat[20]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[20]~30_combout\ = (!\CONTROLE|Y[31]~62_combout\ & (((\CONTROLE|Y[20]~40_combout\ & \CONTROLE|LessThan2~7_combout\)) # (!\CONTROLE|LessThan1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[20]~40_combout\,
	datab => \CONTROLE|LessThan2~7_combout\,
	datac => \CONTROLE|Y[31]~62_combout\,
	datad => \CONTROLE|LessThan1~4_combout\,
	combout => \CONTROLE|Y_sat[20]~30_combout\);

-- Location: LCCOMB_X17_Y5_N6
\CONTROLE|Y[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y[19]~38_combout\ = (\CONTROLE|INTEGRAL\(19) & ((\CONTROLE|Add8~2_combout\ & (\CONTROLE|Y[18]~37\ & VCC)) # (!\CONTROLE|Add8~2_combout\ & (!\CONTROLE|Y[18]~37\)))) # (!\CONTROLE|INTEGRAL\(19) & ((\CONTROLE|Add8~2_combout\ & 
-- (!\CONTROLE|Y[18]~37\)) # (!\CONTROLE|Add8~2_combout\ & ((\CONTROLE|Y[18]~37\) # (GND)))))
-- \CONTROLE|Y[19]~39\ = CARRY((\CONTROLE|INTEGRAL\(19) & (!\CONTROLE|Add8~2_combout\ & !\CONTROLE|Y[18]~37\)) # (!\CONTROLE|INTEGRAL\(19) & ((!\CONTROLE|Y[18]~37\) # (!\CONTROLE|Add8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|INTEGRAL\(19),
	datab => \CONTROLE|Add8~2_combout\,
	datad => VCC,
	cin => \CONTROLE|Y[18]~37\,
	combout => \CONTROLE|Y[19]~38_combout\,
	cout => \CONTROLE|Y[19]~39\);

-- Location: LCCOMB_X17_Y5_N4
\CONTROLE|Y[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y[18]~36_combout\ = ((\CONTROLE|INTEGRAL\(18) $ (\CONTROLE|Add8~2_combout\ $ (!\CONTROLE|Y[17]~35\)))) # (GND)
-- \CONTROLE|Y[18]~37\ = CARRY((\CONTROLE|INTEGRAL\(18) & ((\CONTROLE|Add8~2_combout\) # (!\CONTROLE|Y[17]~35\))) # (!\CONTROLE|INTEGRAL\(18) & (\CONTROLE|Add8~2_combout\ & !\CONTROLE|Y[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|INTEGRAL\(18),
	datab => \CONTROLE|Add8~2_combout\,
	datad => VCC,
	cin => \CONTROLE|Y[17]~35\,
	combout => \CONTROLE|Y[18]~36_combout\,
	cout => \CONTROLE|Y[18]~37\);

-- Location: LCCOMB_X17_Y5_N2
\CONTROLE|Y[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y[17]~34_combout\ = (\CONTROLE|Add8~2_combout\ & ((\CONTROLE|INTEGRAL\(17) & (\CONTROLE|Y[16]~33\ & VCC)) # (!\CONTROLE|INTEGRAL\(17) & (!\CONTROLE|Y[16]~33\)))) # (!\CONTROLE|Add8~2_combout\ & ((\CONTROLE|INTEGRAL\(17) & (!\CONTROLE|Y[16]~33\)) 
-- # (!\CONTROLE|INTEGRAL\(17) & ((\CONTROLE|Y[16]~33\) # (GND)))))
-- \CONTROLE|Y[17]~35\ = CARRY((\CONTROLE|Add8~2_combout\ & (!\CONTROLE|INTEGRAL\(17) & !\CONTROLE|Y[16]~33\)) # (!\CONTROLE|Add8~2_combout\ & ((!\CONTROLE|Y[16]~33\) # (!\CONTROLE|INTEGRAL\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add8~2_combout\,
	datab => \CONTROLE|INTEGRAL\(17),
	datad => VCC,
	cin => \CONTROLE|Y[16]~33\,
	combout => \CONTROLE|Y[17]~34_combout\,
	cout => \CONTROLE|Y[17]~35\);

-- Location: LCCOMB_X14_Y6_N12
\CONTROLE|Y_sat[17]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[17]~21_combout\ = (!\CONTROLE|Y[31]~62_combout\ & (((\CONTROLE|Y[17]~34_combout\ & \CONTROLE|LessThan2~7_combout\)) # (!\CONTROLE|LessThan1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|LessThan1~4_combout\,
	datab => \CONTROLE|Y[31]~62_combout\,
	datac => \CONTROLE|Y[17]~34_combout\,
	datad => \CONTROLE|LessThan2~7_combout\,
	combout => \CONTROLE|Y_sat[17]~21_combout\);

-- Location: LCCOMB_X17_Y5_N0
\CONTROLE|Y[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y[16]~32_combout\ = ((\CONTROLE|Add8~2_combout\ $ (\CONTROLE|INTEGRAL\(16) $ (!\CONTROLE|Y[15]~31\)))) # (GND)
-- \CONTROLE|Y[16]~33\ = CARRY((\CONTROLE|Add8~2_combout\ & ((\CONTROLE|INTEGRAL\(16)) # (!\CONTROLE|Y[15]~31\))) # (!\CONTROLE|Add8~2_combout\ & (\CONTROLE|INTEGRAL\(16) & !\CONTROLE|Y[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add8~2_combout\,
	datab => \CONTROLE|INTEGRAL\(16),
	datad => VCC,
	cin => \CONTROLE|Y[15]~31\,
	combout => \CONTROLE|Y[16]~32_combout\,
	cout => \CONTROLE|Y[16]~33\);

-- Location: LCCOMB_X17_Y5_N20
\CONTROLE|Y[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y[26]~52_combout\ = ((\CONTROLE|INTEGRAL\(26) $ (\CONTROLE|Add8~2_combout\ $ (!\CONTROLE|Y[25]~51\)))) # (GND)
-- \CONTROLE|Y[26]~53\ = CARRY((\CONTROLE|INTEGRAL\(26) & ((\CONTROLE|Add8~2_combout\) # (!\CONTROLE|Y[25]~51\))) # (!\CONTROLE|INTEGRAL\(26) & (\CONTROLE|Add8~2_combout\ & !\CONTROLE|Y[25]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|INTEGRAL\(26),
	datab => \CONTROLE|Add8~2_combout\,
	datad => VCC,
	cin => \CONTROLE|Y[25]~51\,
	combout => \CONTROLE|Y[26]~52_combout\,
	cout => \CONTROLE|Y[26]~53\);

-- Location: LCCOMB_X17_Y5_N24
\CONTROLE|Y[28]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y[28]~56_combout\ = ((\CONTROLE|Add8~2_combout\ $ (\CONTROLE|INTEGRAL\(28) $ (!\CONTROLE|Y[27]~55\)))) # (GND)
-- \CONTROLE|Y[28]~57\ = CARRY((\CONTROLE|Add8~2_combout\ & ((\CONTROLE|INTEGRAL\(28)) # (!\CONTROLE|Y[27]~55\))) # (!\CONTROLE|Add8~2_combout\ & (\CONTROLE|INTEGRAL\(28) & !\CONTROLE|Y[27]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add8~2_combout\,
	datab => \CONTROLE|INTEGRAL\(28),
	datad => VCC,
	cin => \CONTROLE|Y[27]~55\,
	combout => \CONTROLE|Y[28]~56_combout\,
	cout => \CONTROLE|Y[28]~57\);

-- Location: LCCOMB_X17_Y5_N18
\CONTROLE|Y[25]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y[25]~50_combout\ = (\CONTROLE|INTEGRAL\(25) & ((\CONTROLE|Add8~2_combout\ & (\CONTROLE|Y[24]~49\ & VCC)) # (!\CONTROLE|Add8~2_combout\ & (!\CONTROLE|Y[24]~49\)))) # (!\CONTROLE|INTEGRAL\(25) & ((\CONTROLE|Add8~2_combout\ & 
-- (!\CONTROLE|Y[24]~49\)) # (!\CONTROLE|Add8~2_combout\ & ((\CONTROLE|Y[24]~49\) # (GND)))))
-- \CONTROLE|Y[25]~51\ = CARRY((\CONTROLE|INTEGRAL\(25) & (!\CONTROLE|Add8~2_combout\ & !\CONTROLE|Y[24]~49\)) # (!\CONTROLE|INTEGRAL\(25) & ((!\CONTROLE|Y[24]~49\) # (!\CONTROLE|Add8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|INTEGRAL\(25),
	datab => \CONTROLE|Add8~2_combout\,
	datad => VCC,
	cin => \CONTROLE|Y[24]~49\,
	combout => \CONTROLE|Y[25]~50_combout\,
	cout => \CONTROLE|Y[25]~51\);

-- Location: LCCOMB_X17_Y5_N22
\CONTROLE|Y[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y[27]~54_combout\ = (\CONTROLE|Add8~2_combout\ & ((\CONTROLE|INTEGRAL\(27) & (\CONTROLE|Y[26]~53\ & VCC)) # (!\CONTROLE|INTEGRAL\(27) & (!\CONTROLE|Y[26]~53\)))) # (!\CONTROLE|Add8~2_combout\ & ((\CONTROLE|INTEGRAL\(27) & (!\CONTROLE|Y[26]~53\)) 
-- # (!\CONTROLE|INTEGRAL\(27) & ((\CONTROLE|Y[26]~53\) # (GND)))))
-- \CONTROLE|Y[27]~55\ = CARRY((\CONTROLE|Add8~2_combout\ & (!\CONTROLE|INTEGRAL\(27) & !\CONTROLE|Y[26]~53\)) # (!\CONTROLE|Add8~2_combout\ & ((!\CONTROLE|Y[26]~53\) # (!\CONTROLE|INTEGRAL\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add8~2_combout\,
	datab => \CONTROLE|INTEGRAL\(27),
	datad => VCC,
	cin => \CONTROLE|Y[26]~53\,
	combout => \CONTROLE|Y[27]~54_combout\,
	cout => \CONTROLE|Y[27]~55\);

-- Location: LCCOMB_X17_Y9_N2
\CONTROLE|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|LessThan1~0_combout\ = (!\CONTROLE|Y[26]~52_combout\ & (!\CONTROLE|Y[28]~56_combout\ & (!\CONTROLE|Y[25]~50_combout\ & !\CONTROLE|Y[27]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[26]~52_combout\,
	datab => \CONTROLE|Y[28]~56_combout\,
	datac => \CONTROLE|Y[25]~50_combout\,
	datad => \CONTROLE|Y[27]~54_combout\,
	combout => \CONTROLE|LessThan1~0_combout\);

-- Location: LCCOMB_X17_Y5_N16
\CONTROLE|Y[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y[24]~48_combout\ = ((\CONTROLE|Add8~2_combout\ $ (\CONTROLE|INTEGRAL\(24) $ (!\CONTROLE|Y[23]~47\)))) # (GND)
-- \CONTROLE|Y[24]~49\ = CARRY((\CONTROLE|Add8~2_combout\ & ((\CONTROLE|INTEGRAL\(24)) # (!\CONTROLE|Y[23]~47\))) # (!\CONTROLE|Add8~2_combout\ & (\CONTROLE|INTEGRAL\(24) & !\CONTROLE|Y[23]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add8~2_combout\,
	datab => \CONTROLE|INTEGRAL\(24),
	datad => VCC,
	cin => \CONTROLE|Y[23]~47\,
	combout => \CONTROLE|Y[24]~48_combout\,
	cout => \CONTROLE|Y[24]~49\);

-- Location: LCCOMB_X17_Y5_N14
\CONTROLE|Y[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y[23]~46_combout\ = (\CONTROLE|Add8~2_combout\ & ((\CONTROLE|INTEGRAL\(23) & (\CONTROLE|Y[22]~45\ & VCC)) # (!\CONTROLE|INTEGRAL\(23) & (!\CONTROLE|Y[22]~45\)))) # (!\CONTROLE|Add8~2_combout\ & ((\CONTROLE|INTEGRAL\(23) & (!\CONTROLE|Y[22]~45\)) 
-- # (!\CONTROLE|INTEGRAL\(23) & ((\CONTROLE|Y[22]~45\) # (GND)))))
-- \CONTROLE|Y[23]~47\ = CARRY((\CONTROLE|Add8~2_combout\ & (!\CONTROLE|INTEGRAL\(23) & !\CONTROLE|Y[22]~45\)) # (!\CONTROLE|Add8~2_combout\ & ((!\CONTROLE|Y[22]~45\) # (!\CONTROLE|INTEGRAL\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add8~2_combout\,
	datab => \CONTROLE|INTEGRAL\(23),
	datad => VCC,
	cin => \CONTROLE|Y[22]~45\,
	combout => \CONTROLE|Y[23]~46_combout\,
	cout => \CONTROLE|Y[23]~47\);

-- Location: LCCOMB_X17_Y5_N10
\CONTROLE|Y[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y[21]~42_combout\ = (\CONTROLE|INTEGRAL\(21) & ((\CONTROLE|Add8~2_combout\ & (\CONTROLE|Y[20]~41\ & VCC)) # (!\CONTROLE|Add8~2_combout\ & (!\CONTROLE|Y[20]~41\)))) # (!\CONTROLE|INTEGRAL\(21) & ((\CONTROLE|Add8~2_combout\ & 
-- (!\CONTROLE|Y[20]~41\)) # (!\CONTROLE|Add8~2_combout\ & ((\CONTROLE|Y[20]~41\) # (GND)))))
-- \CONTROLE|Y[21]~43\ = CARRY((\CONTROLE|INTEGRAL\(21) & (!\CONTROLE|Add8~2_combout\ & !\CONTROLE|Y[20]~41\)) # (!\CONTROLE|INTEGRAL\(21) & ((!\CONTROLE|Y[20]~41\) # (!\CONTROLE|Add8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|INTEGRAL\(21),
	datab => \CONTROLE|Add8~2_combout\,
	datad => VCC,
	cin => \CONTROLE|Y[20]~41\,
	combout => \CONTROLE|Y[21]~42_combout\,
	cout => \CONTROLE|Y[21]~43\);

-- Location: LCCOMB_X14_Y6_N0
\CONTROLE|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|LessThan1~3_combout\ = (((!\CONTROLE|Y[21]~42_combout\) # (!\CONTROLE|Y[23]~46_combout\)) # (!\CONTROLE|Y[22]~44_combout\)) # (!\CONTROLE|Y[24]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[24]~48_combout\,
	datab => \CONTROLE|Y[22]~44_combout\,
	datac => \CONTROLE|Y[23]~46_combout\,
	datad => \CONTROLE|Y[21]~42_combout\,
	combout => \CONTROLE|LessThan1~3_combout\);

-- Location: LCCOMB_X17_Y9_N20
\CONTROLE|Y_sat[16]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[16]~18_combout\ = (\CONTROLE|LessThan2~7_combout\ & (\CONTROLE|Y[16]~32_combout\ & ((\CONTROLE|LessThan1~3_combout\) # (\CONTROLE|LessThan1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|LessThan2~7_combout\,
	datab => \CONTROLE|LessThan1~3_combout\,
	datac => \CONTROLE|Y[16]~32_combout\,
	datad => \CONTROLE|LessThan1~2_combout\,
	combout => \CONTROLE|Y_sat[16]~18_combout\);

-- Location: LCCOMB_X17_Y9_N10
\CONTROLE|Y_sat[16]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[16]~19_combout\ = (\CONTROLE|LessThan1~1_combout\ & (!\CONTROLE|Y[31]~62_combout\ & (\CONTROLE|LessThan1~0_combout\ & \CONTROLE|Y_sat[16]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|LessThan1~1_combout\,
	datab => \CONTROLE|Y[31]~62_combout\,
	datac => \CONTROLE|LessThan1~0_combout\,
	datad => \CONTROLE|Y_sat[16]~18_combout\,
	combout => \CONTROLE|Y_sat[16]~19_combout\);

-- Location: LCCOMB_X14_Y6_N26
\CONTROLE|Y_sat[21]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[21]~31_combout\ = (!\CONTROLE|Y[31]~62_combout\ & (((\CONTROLE|Y[21]~42_combout\ & \CONTROLE|LessThan2~7_combout\)) # (!\CONTROLE|LessThan1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[21]~42_combout\,
	datab => \CONTROLE|LessThan2~7_combout\,
	datac => \CONTROLE|Y[31]~62_combout\,
	datad => \CONTROLE|LessThan1~4_combout\,
	combout => \CONTROLE|Y_sat[21]~31_combout\);

-- Location: LCCOMB_X16_Y6_N8
\CONTROLE|e_sat[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|e_sat[20]~40_combout\ = ((\CONTROLE|Y[20]~40_combout\ $ (\CONTROLE|Y_sat[20]~30_combout\ $ (\CONTROLE|e_sat[19]~39\)))) # (GND)
-- \CONTROLE|e_sat[20]~41\ = CARRY((\CONTROLE|Y[20]~40_combout\ & (\CONTROLE|Y_sat[20]~30_combout\ & !\CONTROLE|e_sat[19]~39\)) # (!\CONTROLE|Y[20]~40_combout\ & ((\CONTROLE|Y_sat[20]~30_combout\) # (!\CONTROLE|e_sat[19]~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[20]~40_combout\,
	datab => \CONTROLE|Y_sat[20]~30_combout\,
	datad => VCC,
	cin => \CONTROLE|e_sat[19]~39\,
	combout => \CONTROLE|e_sat[20]~40_combout\,
	cout => \CONTROLE|e_sat[20]~41\);

-- Location: LCCOMB_X16_Y6_N10
\CONTROLE|e_sat[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|e_sat[21]~42_combout\ = (\CONTROLE|Y[21]~42_combout\ & ((\CONTROLE|Y_sat[21]~31_combout\ & (!\CONTROLE|e_sat[20]~41\)) # (!\CONTROLE|Y_sat[21]~31_combout\ & ((\CONTROLE|e_sat[20]~41\) # (GND))))) # (!\CONTROLE|Y[21]~42_combout\ & 
-- ((\CONTROLE|Y_sat[21]~31_combout\ & (\CONTROLE|e_sat[20]~41\ & VCC)) # (!\CONTROLE|Y_sat[21]~31_combout\ & (!\CONTROLE|e_sat[20]~41\))))
-- \CONTROLE|e_sat[21]~43\ = CARRY((\CONTROLE|Y[21]~42_combout\ & ((!\CONTROLE|e_sat[20]~41\) # (!\CONTROLE|Y_sat[21]~31_combout\))) # (!\CONTROLE|Y[21]~42_combout\ & (!\CONTROLE|Y_sat[21]~31_combout\ & !\CONTROLE|e_sat[20]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[21]~42_combout\,
	datab => \CONTROLE|Y_sat[21]~31_combout\,
	datad => VCC,
	cin => \CONTROLE|e_sat[20]~41\,
	combout => \CONTROLE|e_sat[21]~42_combout\,
	cout => \CONTROLE|e_sat[21]~43\);

-- Location: LCCOMB_X14_Y6_N4
\CONTROLE|Y_sat[22]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[22]~32_combout\ = (!\CONTROLE|Y[31]~62_combout\ & (((\CONTROLE|Y[22]~44_combout\ & \CONTROLE|LessThan2~7_combout\)) # (!\CONTROLE|LessThan1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|LessThan1~4_combout\,
	datab => \CONTROLE|Y[22]~44_combout\,
	datac => \CONTROLE|Y[31]~62_combout\,
	datad => \CONTROLE|LessThan2~7_combout\,
	combout => \CONTROLE|Y_sat[22]~32_combout\);

-- Location: LCCOMB_X16_Y6_N12
\CONTROLE|e_sat[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|e_sat[22]~44_combout\ = ((\CONTROLE|Y_sat[22]~32_combout\ $ (\CONTROLE|Y[22]~44_combout\ $ (\CONTROLE|e_sat[21]~43\)))) # (GND)
-- \CONTROLE|e_sat[22]~45\ = CARRY((\CONTROLE|Y_sat[22]~32_combout\ & ((!\CONTROLE|e_sat[21]~43\) # (!\CONTROLE|Y[22]~44_combout\))) # (!\CONTROLE|Y_sat[22]~32_combout\ & (!\CONTROLE|Y[22]~44_combout\ & !\CONTROLE|e_sat[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y_sat[22]~32_combout\,
	datab => \CONTROLE|Y[22]~44_combout\,
	datad => VCC,
	cin => \CONTROLE|e_sat[21]~43\,
	combout => \CONTROLE|e_sat[22]~44_combout\,
	cout => \CONTROLE|e_sat[22]~45\);

-- Location: LCCOMB_X14_Y6_N22
\CONTROLE|Y_sat[23]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[23]~33_combout\ = (!\CONTROLE|Y[31]~62_combout\ & (((\CONTROLE|Y[23]~46_combout\ & \CONTROLE|LessThan2~7_combout\)) # (!\CONTROLE|LessThan1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[23]~46_combout\,
	datab => \CONTROLE|LessThan2~7_combout\,
	datac => \CONTROLE|Y[31]~62_combout\,
	datad => \CONTROLE|LessThan1~4_combout\,
	combout => \CONTROLE|Y_sat[23]~33_combout\);

-- Location: LCCOMB_X16_Y6_N14
\CONTROLE|e_sat[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|e_sat[23]~46_combout\ = (\CONTROLE|Y[23]~46_combout\ & ((\CONTROLE|Y_sat[23]~33_combout\ & (!\CONTROLE|e_sat[22]~45\)) # (!\CONTROLE|Y_sat[23]~33_combout\ & ((\CONTROLE|e_sat[22]~45\) # (GND))))) # (!\CONTROLE|Y[23]~46_combout\ & 
-- ((\CONTROLE|Y_sat[23]~33_combout\ & (\CONTROLE|e_sat[22]~45\ & VCC)) # (!\CONTROLE|Y_sat[23]~33_combout\ & (!\CONTROLE|e_sat[22]~45\))))
-- \CONTROLE|e_sat[23]~47\ = CARRY((\CONTROLE|Y[23]~46_combout\ & ((!\CONTROLE|e_sat[22]~45\) # (!\CONTROLE|Y_sat[23]~33_combout\))) # (!\CONTROLE|Y[23]~46_combout\ & (!\CONTROLE|Y_sat[23]~33_combout\ & !\CONTROLE|e_sat[22]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[23]~46_combout\,
	datab => \CONTROLE|Y_sat[23]~33_combout\,
	datad => VCC,
	cin => \CONTROLE|e_sat[22]~45\,
	combout => \CONTROLE|e_sat[23]~46_combout\,
	cout => \CONTROLE|e_sat[23]~47\);

-- Location: LCCOMB_X14_Y6_N16
\CONTROLE|Y_sat[24]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[24]~34_combout\ = (!\CONTROLE|Y[31]~62_combout\ & (((\CONTROLE|Y[24]~48_combout\ & \CONTROLE|LessThan2~7_combout\)) # (!\CONTROLE|LessThan1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[24]~48_combout\,
	datab => \CONTROLE|LessThan2~7_combout\,
	datac => \CONTROLE|Y[31]~62_combout\,
	datad => \CONTROLE|LessThan1~4_combout\,
	combout => \CONTROLE|Y_sat[24]~34_combout\);

-- Location: LCCOMB_X16_Y6_N16
\CONTROLE|e_sat[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|e_sat[24]~48_combout\ = ((\CONTROLE|Y_sat[24]~34_combout\ $ (\CONTROLE|Y[24]~48_combout\ $ (\CONTROLE|e_sat[23]~47\)))) # (GND)
-- \CONTROLE|e_sat[24]~49\ = CARRY((\CONTROLE|Y_sat[24]~34_combout\ & ((!\CONTROLE|e_sat[23]~47\) # (!\CONTROLE|Y[24]~48_combout\))) # (!\CONTROLE|Y_sat[24]~34_combout\ & (!\CONTROLE|Y[24]~48_combout\ & !\CONTROLE|e_sat[23]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y_sat[24]~34_combout\,
	datab => \CONTROLE|Y[24]~48_combout\,
	datad => VCC,
	cin => \CONTROLE|e_sat[23]~47\,
	combout => \CONTROLE|e_sat[24]~48_combout\,
	cout => \CONTROLE|e_sat[24]~49\);

-- Location: LCCOMB_X16_Y6_N18
\CONTROLE|e_sat[25]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|e_sat[25]~50_combout\ = (\CONTROLE|Y[25]~50_combout\ & ((\CONTROLE|e_sat[24]~49\) # (GND))) # (!\CONTROLE|Y[25]~50_combout\ & (!\CONTROLE|e_sat[24]~49\))
-- \CONTROLE|e_sat[25]~51\ = CARRY((\CONTROLE|Y[25]~50_combout\) # (!\CONTROLE|e_sat[24]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Y[25]~50_combout\,
	datad => VCC,
	cin => \CONTROLE|e_sat[24]~49\,
	combout => \CONTROLE|e_sat[25]~50_combout\,
	cout => \CONTROLE|e_sat[25]~51\);

-- Location: LCCOMB_X16_Y6_N20
\CONTROLE|e_sat[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|e_sat[26]~52_combout\ = (\CONTROLE|Y[26]~52_combout\ & (!\CONTROLE|e_sat[25]~51\ & VCC)) # (!\CONTROLE|Y[26]~52_combout\ & (\CONTROLE|e_sat[25]~51\ $ (GND)))
-- \CONTROLE|e_sat[26]~53\ = CARRY((!\CONTROLE|Y[26]~52_combout\ & !\CONTROLE|e_sat[25]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[26]~52_combout\,
	datad => VCC,
	cin => \CONTROLE|e_sat[25]~51\,
	combout => \CONTROLE|e_sat[26]~52_combout\,
	cout => \CONTROLE|e_sat[26]~53\);

-- Location: LCCOMB_X16_Y6_N22
\CONTROLE|e_sat[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|e_sat[27]~54_combout\ = (\CONTROLE|Y[27]~54_combout\ & ((\CONTROLE|e_sat[26]~53\) # (GND))) # (!\CONTROLE|Y[27]~54_combout\ & (!\CONTROLE|e_sat[26]~53\))
-- \CONTROLE|e_sat[27]~55\ = CARRY((\CONTROLE|Y[27]~54_combout\) # (!\CONTROLE|e_sat[26]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[27]~54_combout\,
	datad => VCC,
	cin => \CONTROLE|e_sat[26]~53\,
	combout => \CONTROLE|e_sat[27]~54_combout\,
	cout => \CONTROLE|e_sat[27]~55\);

-- Location: LCCOMB_X16_Y6_N24
\CONTROLE|e_sat[28]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|e_sat[28]~56_combout\ = (\CONTROLE|Y[28]~56_combout\ & (!\CONTROLE|e_sat[27]~55\ & VCC)) # (!\CONTROLE|Y[28]~56_combout\ & (\CONTROLE|e_sat[27]~55\ $ (GND)))
-- \CONTROLE|e_sat[28]~57\ = CARRY((!\CONTROLE|Y[28]~56_combout\ & !\CONTROLE|e_sat[27]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[28]~56_combout\,
	datad => VCC,
	cin => \CONTROLE|e_sat[27]~55\,
	combout => \CONTROLE|e_sat[28]~56_combout\,
	cout => \CONTROLE|e_sat[28]~57\);

-- Location: LCCOMB_X16_Y6_N26
\CONTROLE|e_sat[29]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|e_sat[29]~58_combout\ = (\CONTROLE|Y[29]~58_combout\ & ((\CONTROLE|e_sat[28]~57\) # (GND))) # (!\CONTROLE|Y[29]~58_combout\ & (!\CONTROLE|e_sat[28]~57\))
-- \CONTROLE|e_sat[29]~59\ = CARRY((\CONTROLE|Y[29]~58_combout\) # (!\CONTROLE|e_sat[28]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Y[29]~58_combout\,
	datad => VCC,
	cin => \CONTROLE|e_sat[28]~57\,
	combout => \CONTROLE|e_sat[29]~58_combout\,
	cout => \CONTROLE|e_sat[29]~59\);

-- Location: LCCOMB_X17_Y5_N28
\CONTROLE|Y[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y[30]~60_combout\ = ((\CONTROLE|Add8~2_combout\ $ (\CONTROLE|INTEGRAL\(30) $ (!\CONTROLE|Y[29]~59\)))) # (GND)
-- \CONTROLE|Y[30]~61\ = CARRY((\CONTROLE|Add8~2_combout\ & ((\CONTROLE|INTEGRAL\(30)) # (!\CONTROLE|Y[29]~59\))) # (!\CONTROLE|Add8~2_combout\ & (\CONTROLE|INTEGRAL\(30) & !\CONTROLE|Y[29]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add8~2_combout\,
	datab => \CONTROLE|INTEGRAL\(30),
	datad => VCC,
	cin => \CONTROLE|Y[29]~59\,
	combout => \CONTROLE|Y[30]~60_combout\,
	cout => \CONTROLE|Y[30]~61\);

-- Location: LCCOMB_X16_Y6_N28
\CONTROLE|e_sat[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|e_sat[30]~60_combout\ = (\CONTROLE|Y[30]~60_combout\ & (!\CONTROLE|e_sat[29]~59\ & VCC)) # (!\CONTROLE|Y[30]~60_combout\ & (\CONTROLE|e_sat[29]~59\ $ (GND)))
-- \CONTROLE|e_sat[30]~61\ = CARRY((!\CONTROLE|Y[30]~60_combout\ & !\CONTROLE|e_sat[29]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Y[30]~60_combout\,
	datad => VCC,
	cin => \CONTROLE|e_sat[29]~59\,
	combout => \CONTROLE|e_sat[30]~60_combout\,
	cout => \CONTROLE|e_sat[30]~61\);

-- Location: LCCOMB_X16_Y6_N30
\CONTROLE|e_sat[31]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|e_sat[31]~62_combout\ = \CONTROLE|Y[31]~62_combout\ $ (!\CONTROLE|e_sat[30]~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Y[31]~62_combout\,
	cin => \CONTROLE|e_sat[30]~61\,
	combout => \CONTROLE|e_sat[31]~62_combout\);

-- Location: DSPMULT_X20_Y6_N0
\CONTROLE|Mult5|auto_generated|mac_mult3\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \CONTROLE|Mult5|auto_generated|mac_mult3_DATAA_bus\,
	datab => \CONTROLE|Mult5|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \CONTROLE|Mult5|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y6_N2
\CONTROLE|Mult5|auto_generated|mac_out4\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult5|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \CONTROLE|Mult5|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: LCCOMB_X21_Y4_N16
\CONTROLE|Mult5|auto_generated|op_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult5|auto_generated|op_2~0_combout\ = \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT6\ $ (VCC)
-- \CONTROLE|Mult5|auto_generated|op_2~1\ = CARRY(\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT6\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT6\,
	datad => VCC,
	combout => \CONTROLE|Mult5|auto_generated|op_2~0_combout\,
	cout => \CONTROLE|Mult5|auto_generated|op_2~1\);

-- Location: LCCOMB_X21_Y4_N18
\CONTROLE|Mult5|auto_generated|op_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult5|auto_generated|op_2~2_combout\ = (\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT7\ & (!\CONTROLE|Mult5|auto_generated|op_2~1\)) # (!\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT7\ & ((\CONTROLE|Mult5|auto_generated|op_2~1\) # (GND)))
-- \CONTROLE|Mult5|auto_generated|op_2~3\ = CARRY((!\CONTROLE|Mult5|auto_generated|op_2~1\) # (!\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT7\,
	datad => VCC,
	cin => \CONTROLE|Mult5|auto_generated|op_2~1\,
	combout => \CONTROLE|Mult5|auto_generated|op_2~2_combout\,
	cout => \CONTROLE|Mult5|auto_generated|op_2~3\);

-- Location: LCCOMB_X21_Y4_N20
\CONTROLE|Mult5|auto_generated|op_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult5|auto_generated|op_2~4_combout\ = (\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT8\ & (\CONTROLE|Mult5|auto_generated|op_2~3\ $ (GND))) # (!\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT8\ & (!\CONTROLE|Mult5|auto_generated|op_2~3\ & 
-- VCC))
-- \CONTROLE|Mult5|auto_generated|op_2~5\ = CARRY((\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT8\ & !\CONTROLE|Mult5|auto_generated|op_2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT8\,
	datad => VCC,
	cin => \CONTROLE|Mult5|auto_generated|op_2~3\,
	combout => \CONTROLE|Mult5|auto_generated|op_2~4_combout\,
	cout => \CONTROLE|Mult5|auto_generated|op_2~5\);

-- Location: LCCOMB_X21_Y4_N22
\CONTROLE|Mult5|auto_generated|op_2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult5|auto_generated|op_2~6_combout\ = (\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT9\ & (!\CONTROLE|Mult5|auto_generated|op_2~5\)) # (!\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT9\ & ((\CONTROLE|Mult5|auto_generated|op_2~5\) # (GND)))
-- \CONTROLE|Mult5|auto_generated|op_2~7\ = CARRY((!\CONTROLE|Mult5|auto_generated|op_2~5\) # (!\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT9\,
	datad => VCC,
	cin => \CONTROLE|Mult5|auto_generated|op_2~5\,
	combout => \CONTROLE|Mult5|auto_generated|op_2~6_combout\,
	cout => \CONTROLE|Mult5|auto_generated|op_2~7\);

-- Location: LCCOMB_X21_Y7_N20
\CONTROLE|Mult5|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult5|auto_generated|op_1~16_combout\ = (\CONTROLE|Mult5|auto_generated|op_2~4_combout\ & ((GND) # (!\CONTROLE|Mult5|auto_generated|op_1~15\))) # (!\CONTROLE|Mult5|auto_generated|op_2~4_combout\ & (\CONTROLE|Mult5|auto_generated|op_1~15\ $ 
-- (GND)))
-- \CONTROLE|Mult5|auto_generated|op_1~17\ = CARRY((\CONTROLE|Mult5|auto_generated|op_2~4_combout\) # (!\CONTROLE|Mult5|auto_generated|op_1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult5|auto_generated|op_2~4_combout\,
	datad => VCC,
	cin => \CONTROLE|Mult5|auto_generated|op_1~15\,
	combout => \CONTROLE|Mult5|auto_generated|op_1~16_combout\,
	cout => \CONTROLE|Mult5|auto_generated|op_1~17\);

-- Location: FF_X21_Y7_N21
\CONTROLE|feed_0[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Mult5|auto_generated|op_1~16_combout\,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|feed_0\(26));

-- Location: LCCOMB_X28_Y8_N18
\CONTROLE|Add5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add5~18_combout\ = (\CONTROLE|Add5~17\ & (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ ((!\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\)))) # (!\CONTROLE|Add5~17\ 
-- & ((\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\)) # (GND)))
-- \CONTROLE|Add5~19\ = CARRY((\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (!\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\)) # (!\CONTROLE|Add5~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datab => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \CONTROLE|Add5~17\,
	combout => \CONTROLE|Add5~18_combout\,
	cout => \CONTROLE|Add5~19\);

-- Location: LCCOMB_X28_Y8_N20
\CONTROLE|Add5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add5~20_combout\ = (\CONTROLE|Add5~19\ & ((\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\)))) # (!\CONTROLE|Add5~19\ & 
-- (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ $ (VCC))))
-- \CONTROLE|Add5~21\ = CARRY((!\CONTROLE|Add5~19\ & (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datab => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \CONTROLE|Add5~19\,
	combout => \CONTROLE|Add5~20_combout\,
	cout => \CONTROLE|Add5~21\);

-- Location: LCCOMB_X28_Y8_N22
\CONTROLE|Add5~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add5~22_combout\ = (\CONTROLE|Add5~21\ & (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ $ ((!\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\)))) # (!\CONTROLE|Add5~21\ 
-- & ((\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ $ (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\)) # (GND)))
-- \CONTROLE|Add5~23\ = CARRY((\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ $ (!\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\)) # (!\CONTROLE|Add5~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datab => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \CONTROLE|Add5~21\,
	combout => \CONTROLE|Add5~22_combout\,
	cout => \CONTROLE|Add5~23\);

-- Location: LCCOMB_X28_Y8_N24
\CONTROLE|Add5~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add5~24_combout\ = (\CONTROLE|Add5~23\ & ((\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\)))) # (!\CONTROLE|Add5~23\ & 
-- (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ $ (VCC))))
-- \CONTROLE|Add5~25\ = CARRY((!\CONTROLE|Add5~23\ & (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datab => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \CONTROLE|Add5~23\,
	combout => \CONTROLE|Add5~24_combout\,
	cout => \CONTROLE|Add5~25\);

-- Location: LCCOMB_X14_Y16_N0
\maVin|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|Add0~0_combout\ = (\maVin|r_acc\(0) & (\ADC_kit|ADC_gen:2:ADC_x|rx_data\(0) $ (VCC))) # (!\maVin|r_acc\(0) & (\ADC_kit|ADC_gen:2:ADC_x|rx_data\(0) & VCC))
-- \maVin|Add0~1\ = CARRY((\maVin|r_acc\(0) & \ADC_kit|ADC_gen:2:ADC_x|rx_data\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|r_acc\(0),
	datab => \ADC_kit|ADC_gen:2:ADC_x|rx_data\(0),
	datad => VCC,
	combout => \maVin|Add0~0_combout\,
	cout => \maVin|Add0~1\);

-- Location: LCCOMB_X13_Y16_N0
\maVin|r_acc[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|r_acc[0]~16_combout\ = (\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a23\ & (\maVin|Add0~0_combout\ $ (VCC))) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a23\ & ((\maVin|Add0~0_combout\) # (GND)))
-- \maVin|r_acc[0]~17\ = CARRY((\maVin|Add0~0_combout\) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a23\,
	datab => \maVin|Add0~0_combout\,
	datad => VCC,
	combout => \maVin|r_acc[0]~16_combout\,
	cout => \maVin|r_acc[0]~17\);

-- Location: FF_X13_Y16_N1
\maVin|r_acc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVin|r_acc[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVin|r_acc\(0));

-- Location: LCCOMB_X14_Y16_N2
\maVin|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|Add0~2_combout\ = (\maVin|r_acc\(1) & ((\ADC_kit|ADC_gen:2:ADC_x|rx_data\(1) & (\maVin|Add0~1\ & VCC)) # (!\ADC_kit|ADC_gen:2:ADC_x|rx_data\(1) & (!\maVin|Add0~1\)))) # (!\maVin|r_acc\(1) & ((\ADC_kit|ADC_gen:2:ADC_x|rx_data\(1) & 
-- (!\maVin|Add0~1\)) # (!\ADC_kit|ADC_gen:2:ADC_x|rx_data\(1) & ((\maVin|Add0~1\) # (GND)))))
-- \maVin|Add0~3\ = CARRY((\maVin|r_acc\(1) & (!\ADC_kit|ADC_gen:2:ADC_x|rx_data\(1) & !\maVin|Add0~1\)) # (!\maVin|r_acc\(1) & ((!\maVin|Add0~1\) # (!\ADC_kit|ADC_gen:2:ADC_x|rx_data\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|r_acc\(1),
	datab => \ADC_kit|ADC_gen:2:ADC_x|rx_data\(1),
	datad => VCC,
	cin => \maVin|Add0~1\,
	combout => \maVin|Add0~2_combout\,
	cout => \maVin|Add0~3\);

-- Location: LCCOMB_X13_Y16_N2
\maVin|r_acc[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|r_acc[1]~18_combout\ = (\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a22\ & ((\maVin|Add0~2_combout\ & (!\maVin|r_acc[0]~17\)) # (!\maVin|Add0~2_combout\ & ((\maVin|r_acc[0]~17\) # (GND))))) # 
-- (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a22\ & ((\maVin|Add0~2_combout\ & (\maVin|r_acc[0]~17\ & VCC)) # (!\maVin|Add0~2_combout\ & (!\maVin|r_acc[0]~17\))))
-- \maVin|r_acc[1]~19\ = CARRY((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a22\ & ((!\maVin|r_acc[0]~17\) # (!\maVin|Add0~2_combout\))) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a22\ & 
-- (!\maVin|Add0~2_combout\ & !\maVin|r_acc[0]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a22\,
	datab => \maVin|Add0~2_combout\,
	datad => VCC,
	cin => \maVin|r_acc[0]~17\,
	combout => \maVin|r_acc[1]~18_combout\,
	cout => \maVin|r_acc[1]~19\);

-- Location: FF_X13_Y16_N3
\maVin|r_acc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVin|r_acc[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVin|r_acc\(1));

-- Location: LCCOMB_X14_Y16_N4
\maVin|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|Add0~4_combout\ = ((\ADC_kit|ADC_gen:2:ADC_x|rx_data\(2) $ (\maVin|r_acc\(2) $ (!\maVin|Add0~3\)))) # (GND)
-- \maVin|Add0~5\ = CARRY((\ADC_kit|ADC_gen:2:ADC_x|rx_data\(2) & ((\maVin|r_acc\(2)) # (!\maVin|Add0~3\))) # (!\ADC_kit|ADC_gen:2:ADC_x|rx_data\(2) & (\maVin|r_acc\(2) & !\maVin|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:2:ADC_x|rx_data\(2),
	datab => \maVin|r_acc\(2),
	datad => VCC,
	cin => \maVin|Add0~3\,
	combout => \maVin|Add0~4_combout\,
	cout => \maVin|Add0~5\);

-- Location: LCCOMB_X13_Y16_N4
\maVin|r_acc[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|r_acc[2]~20_combout\ = ((\maVin|Add0~4_combout\ $ (\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a21\ $ (\maVin|r_acc[1]~19\)))) # (GND)
-- \maVin|r_acc[2]~21\ = CARRY((\maVin|Add0~4_combout\ & ((!\maVin|r_acc[1]~19\) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a21\))) # (!\maVin|Add0~4_combout\ & 
-- (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a21\ & !\maVin|r_acc[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|Add0~4_combout\,
	datab => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a21\,
	datad => VCC,
	cin => \maVin|r_acc[1]~19\,
	combout => \maVin|r_acc[2]~20_combout\,
	cout => \maVin|r_acc[2]~21\);

-- Location: FF_X13_Y16_N5
\maVin|r_acc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVin|r_acc[2]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVin|r_acc\(2));

-- Location: LCCOMB_X14_Y16_N6
\maVin|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|Add0~6_combout\ = (\ADC_kit|ADC_gen:2:ADC_x|rx_data\(3) & ((\maVin|r_acc\(3) & (\maVin|Add0~5\ & VCC)) # (!\maVin|r_acc\(3) & (!\maVin|Add0~5\)))) # (!\ADC_kit|ADC_gen:2:ADC_x|rx_data\(3) & ((\maVin|r_acc\(3) & (!\maVin|Add0~5\)) # 
-- (!\maVin|r_acc\(3) & ((\maVin|Add0~5\) # (GND)))))
-- \maVin|Add0~7\ = CARRY((\ADC_kit|ADC_gen:2:ADC_x|rx_data\(3) & (!\maVin|r_acc\(3) & !\maVin|Add0~5\)) # (!\ADC_kit|ADC_gen:2:ADC_x|rx_data\(3) & ((!\maVin|Add0~5\) # (!\maVin|r_acc\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:2:ADC_x|rx_data\(3),
	datab => \maVin|r_acc\(3),
	datad => VCC,
	cin => \maVin|Add0~5\,
	combout => \maVin|Add0~6_combout\,
	cout => \maVin|Add0~7\);

-- Location: LCCOMB_X13_Y16_N6
\maVin|r_acc[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|r_acc[3]~22_combout\ = (\maVin|Add0~6_combout\ & ((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a20\ & (!\maVin|r_acc[2]~21\)) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a20\ & 
-- (\maVin|r_acc[2]~21\ & VCC)))) # (!\maVin|Add0~6_combout\ & ((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a20\ & ((\maVin|r_acc[2]~21\) # (GND))) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a20\ & 
-- (!\maVin|r_acc[2]~21\))))
-- \maVin|r_acc[3]~23\ = CARRY((\maVin|Add0~6_combout\ & (\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a20\ & !\maVin|r_acc[2]~21\)) # (!\maVin|Add0~6_combout\ & 
-- ((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a20\) # (!\maVin|r_acc[2]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|Add0~6_combout\,
	datab => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a20\,
	datad => VCC,
	cin => \maVin|r_acc[2]~21\,
	combout => \maVin|r_acc[3]~22_combout\,
	cout => \maVin|r_acc[3]~23\);

-- Location: FF_X13_Y16_N7
\maVin|r_acc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVin|r_acc[3]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVin|r_acc\(3));

-- Location: LCCOMB_X14_Y16_N8
\maVin|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|Add0~8_combout\ = ((\maVin|r_acc\(4) $ (\ADC_kit|ADC_gen:2:ADC_x|rx_data\(4) $ (!\maVin|Add0~7\)))) # (GND)
-- \maVin|Add0~9\ = CARRY((\maVin|r_acc\(4) & ((\ADC_kit|ADC_gen:2:ADC_x|rx_data\(4)) # (!\maVin|Add0~7\))) # (!\maVin|r_acc\(4) & (\ADC_kit|ADC_gen:2:ADC_x|rx_data\(4) & !\maVin|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|r_acc\(4),
	datab => \ADC_kit|ADC_gen:2:ADC_x|rx_data\(4),
	datad => VCC,
	cin => \maVin|Add0~7\,
	combout => \maVin|Add0~8_combout\,
	cout => \maVin|Add0~9\);

-- Location: LCCOMB_X13_Y16_N8
\maVin|r_acc[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|r_acc[4]~24_combout\ = ((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a19\ $ (\maVin|Add0~8_combout\ $ (\maVin|r_acc[3]~23\)))) # (GND)
-- \maVin|r_acc[4]~25\ = CARRY((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a19\ & (\maVin|Add0~8_combout\ & !\maVin|r_acc[3]~23\)) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a19\ & 
-- ((\maVin|Add0~8_combout\) # (!\maVin|r_acc[3]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a19\,
	datab => \maVin|Add0~8_combout\,
	datad => VCC,
	cin => \maVin|r_acc[3]~23\,
	combout => \maVin|r_acc[4]~24_combout\,
	cout => \maVin|r_acc[4]~25\);

-- Location: FF_X13_Y16_N9
\maVin|r_acc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVin|r_acc[4]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVin|r_acc\(4));

-- Location: LCCOMB_X14_Y16_N10
\maVin|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|Add0~10_combout\ = (\ADC_kit|ADC_gen:2:ADC_x|rx_data\(5) & ((\maVin|r_acc\(5) & (\maVin|Add0~9\ & VCC)) # (!\maVin|r_acc\(5) & (!\maVin|Add0~9\)))) # (!\ADC_kit|ADC_gen:2:ADC_x|rx_data\(5) & ((\maVin|r_acc\(5) & (!\maVin|Add0~9\)) # 
-- (!\maVin|r_acc\(5) & ((\maVin|Add0~9\) # (GND)))))
-- \maVin|Add0~11\ = CARRY((\ADC_kit|ADC_gen:2:ADC_x|rx_data\(5) & (!\maVin|r_acc\(5) & !\maVin|Add0~9\)) # (!\ADC_kit|ADC_gen:2:ADC_x|rx_data\(5) & ((!\maVin|Add0~9\) # (!\maVin|r_acc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:2:ADC_x|rx_data\(5),
	datab => \maVin|r_acc\(5),
	datad => VCC,
	cin => \maVin|Add0~9\,
	combout => \maVin|Add0~10_combout\,
	cout => \maVin|Add0~11\);

-- Location: LCCOMB_X13_Y16_N10
\maVin|r_acc[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|r_acc[5]~26_combout\ = (\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a18\ & ((\maVin|Add0~10_combout\ & (!\maVin|r_acc[4]~25\)) # (!\maVin|Add0~10_combout\ & ((\maVin|r_acc[4]~25\) # (GND))))) # 
-- (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a18\ & ((\maVin|Add0~10_combout\ & (\maVin|r_acc[4]~25\ & VCC)) # (!\maVin|Add0~10_combout\ & (!\maVin|r_acc[4]~25\))))
-- \maVin|r_acc[5]~27\ = CARRY((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a18\ & ((!\maVin|r_acc[4]~25\) # (!\maVin|Add0~10_combout\))) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a18\ & 
-- (!\maVin|Add0~10_combout\ & !\maVin|r_acc[4]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a18\,
	datab => \maVin|Add0~10_combout\,
	datad => VCC,
	cin => \maVin|r_acc[4]~25\,
	combout => \maVin|r_acc[5]~26_combout\,
	cout => \maVin|r_acc[5]~27\);

-- Location: FF_X13_Y16_N11
\maVin|r_acc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVin|r_acc[5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVin|r_acc\(5));

-- Location: LCCOMB_X14_Y16_N12
\maVin|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|Add0~12_combout\ = ((\ADC_kit|ADC_gen:2:ADC_x|rx_data\(6) $ (\maVin|r_acc\(6) $ (!\maVin|Add0~11\)))) # (GND)
-- \maVin|Add0~13\ = CARRY((\ADC_kit|ADC_gen:2:ADC_x|rx_data\(6) & ((\maVin|r_acc\(6)) # (!\maVin|Add0~11\))) # (!\ADC_kit|ADC_gen:2:ADC_x|rx_data\(6) & (\maVin|r_acc\(6) & !\maVin|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:2:ADC_x|rx_data\(6),
	datab => \maVin|r_acc\(6),
	datad => VCC,
	cin => \maVin|Add0~11\,
	combout => \maVin|Add0~12_combout\,
	cout => \maVin|Add0~13\);

-- Location: LCCOMB_X13_Y16_N12
\maVin|r_acc[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|r_acc[6]~28_combout\ = ((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a17\ $ (\maVin|Add0~12_combout\ $ (\maVin|r_acc[5]~27\)))) # (GND)
-- \maVin|r_acc[6]~29\ = CARRY((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a17\ & (\maVin|Add0~12_combout\ & !\maVin|r_acc[5]~27\)) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a17\ & 
-- ((\maVin|Add0~12_combout\) # (!\maVin|r_acc[5]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a17\,
	datab => \maVin|Add0~12_combout\,
	datad => VCC,
	cin => \maVin|r_acc[5]~27\,
	combout => \maVin|r_acc[6]~28_combout\,
	cout => \maVin|r_acc[6]~29\);

-- Location: FF_X13_Y16_N13
\maVin|r_acc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVin|r_acc[6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVin|r_acc\(6));

-- Location: LCCOMB_X14_Y16_N14
\maVin|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|Add0~14_combout\ = (\maVin|r_acc\(7) & ((\ADC_kit|ADC_gen:2:ADC_x|rx_data\(7) & (\maVin|Add0~13\ & VCC)) # (!\ADC_kit|ADC_gen:2:ADC_x|rx_data\(7) & (!\maVin|Add0~13\)))) # (!\maVin|r_acc\(7) & ((\ADC_kit|ADC_gen:2:ADC_x|rx_data\(7) & 
-- (!\maVin|Add0~13\)) # (!\ADC_kit|ADC_gen:2:ADC_x|rx_data\(7) & ((\maVin|Add0~13\) # (GND)))))
-- \maVin|Add0~15\ = CARRY((\maVin|r_acc\(7) & (!\ADC_kit|ADC_gen:2:ADC_x|rx_data\(7) & !\maVin|Add0~13\)) # (!\maVin|r_acc\(7) & ((!\maVin|Add0~13\) # (!\ADC_kit|ADC_gen:2:ADC_x|rx_data\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|r_acc\(7),
	datab => \ADC_kit|ADC_gen:2:ADC_x|rx_data\(7),
	datad => VCC,
	cin => \maVin|Add0~13\,
	combout => \maVin|Add0~14_combout\,
	cout => \maVin|Add0~15\);

-- Location: LCCOMB_X13_Y16_N14
\maVin|r_acc[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|r_acc[7]~30_combout\ = (\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a16\ & ((\maVin|Add0~14_combout\ & (!\maVin|r_acc[6]~29\)) # (!\maVin|Add0~14_combout\ & ((\maVin|r_acc[6]~29\) # (GND))))) # 
-- (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a16\ & ((\maVin|Add0~14_combout\ & (\maVin|r_acc[6]~29\ & VCC)) # (!\maVin|Add0~14_combout\ & (!\maVin|r_acc[6]~29\))))
-- \maVin|r_acc[7]~31\ = CARRY((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a16\ & ((!\maVin|r_acc[6]~29\) # (!\maVin|Add0~14_combout\))) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a16\ & 
-- (!\maVin|Add0~14_combout\ & !\maVin|r_acc[6]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a16\,
	datab => \maVin|Add0~14_combout\,
	datad => VCC,
	cin => \maVin|r_acc[6]~29\,
	combout => \maVin|r_acc[7]~30_combout\,
	cout => \maVin|r_acc[7]~31\);

-- Location: FF_X13_Y16_N15
\maVin|r_acc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVin|r_acc[7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVin|r_acc\(7));

-- Location: LCCOMB_X14_Y16_N16
\maVin|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|Add0~16_combout\ = ((\maVin|r_acc\(8) $ (\ADC_kit|ADC_gen:2:ADC_x|rx_data\(8) $ (!\maVin|Add0~15\)))) # (GND)
-- \maVin|Add0~17\ = CARRY((\maVin|r_acc\(8) & ((\ADC_kit|ADC_gen:2:ADC_x|rx_data\(8)) # (!\maVin|Add0~15\))) # (!\maVin|r_acc\(8) & (\ADC_kit|ADC_gen:2:ADC_x|rx_data\(8) & !\maVin|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|r_acc\(8),
	datab => \ADC_kit|ADC_gen:2:ADC_x|rx_data\(8),
	datad => VCC,
	cin => \maVin|Add0~15\,
	combout => \maVin|Add0~16_combout\,
	cout => \maVin|Add0~17\);

-- Location: LCCOMB_X13_Y16_N16
\maVin|r_acc[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|r_acc[8]~32_combout\ = ((\maVin|Add0~16_combout\ $ (\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a15\ $ (\maVin|r_acc[7]~31\)))) # (GND)
-- \maVin|r_acc[8]~33\ = CARRY((\maVin|Add0~16_combout\ & ((!\maVin|r_acc[7]~31\) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a15\))) # (!\maVin|Add0~16_combout\ & 
-- (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a15\ & !\maVin|r_acc[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|Add0~16_combout\,
	datab => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a15\,
	datad => VCC,
	cin => \maVin|r_acc[7]~31\,
	combout => \maVin|r_acc[8]~32_combout\,
	cout => \maVin|r_acc[8]~33\);

-- Location: FF_X13_Y16_N17
\maVin|r_acc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVin|r_acc[8]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVin|r_acc\(8));

-- Location: LCCOMB_X14_Y16_N18
\maVin|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|Add0~18_combout\ = (\ADC_kit|ADC_gen:2:ADC_x|rx_data\(9) & ((\maVin|r_acc\(9) & (\maVin|Add0~17\ & VCC)) # (!\maVin|r_acc\(9) & (!\maVin|Add0~17\)))) # (!\ADC_kit|ADC_gen:2:ADC_x|rx_data\(9) & ((\maVin|r_acc\(9) & (!\maVin|Add0~17\)) # 
-- (!\maVin|r_acc\(9) & ((\maVin|Add0~17\) # (GND)))))
-- \maVin|Add0~19\ = CARRY((\ADC_kit|ADC_gen:2:ADC_x|rx_data\(9) & (!\maVin|r_acc\(9) & !\maVin|Add0~17\)) # (!\ADC_kit|ADC_gen:2:ADC_x|rx_data\(9) & ((!\maVin|Add0~17\) # (!\maVin|r_acc\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:2:ADC_x|rx_data\(9),
	datab => \maVin|r_acc\(9),
	datad => VCC,
	cin => \maVin|Add0~17\,
	combout => \maVin|Add0~18_combout\,
	cout => \maVin|Add0~19\);

-- Location: LCCOMB_X13_Y16_N18
\maVin|r_acc[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|r_acc[9]~34_combout\ = (\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a14\ & ((\maVin|Add0~18_combout\ & (!\maVin|r_acc[8]~33\)) # (!\maVin|Add0~18_combout\ & ((\maVin|r_acc[8]~33\) # (GND))))) # 
-- (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a14\ & ((\maVin|Add0~18_combout\ & (\maVin|r_acc[8]~33\ & VCC)) # (!\maVin|Add0~18_combout\ & (!\maVin|r_acc[8]~33\))))
-- \maVin|r_acc[9]~35\ = CARRY((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a14\ & ((!\maVin|r_acc[8]~33\) # (!\maVin|Add0~18_combout\))) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a14\ & 
-- (!\maVin|Add0~18_combout\ & !\maVin|r_acc[8]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a14\,
	datab => \maVin|Add0~18_combout\,
	datad => VCC,
	cin => \maVin|r_acc[8]~33\,
	combout => \maVin|r_acc[9]~34_combout\,
	cout => \maVin|r_acc[9]~35\);

-- Location: FF_X13_Y16_N19
\maVin|r_acc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVin|r_acc[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVin|r_acc\(9));

-- Location: LCCOMB_X14_Y16_N20
\maVin|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|Add0~20_combout\ = ((\maVin|r_acc\(10) $ (\ADC_kit|ADC_gen:2:ADC_x|rx_data\(10) $ (!\maVin|Add0~19\)))) # (GND)
-- \maVin|Add0~21\ = CARRY((\maVin|r_acc\(10) & ((\ADC_kit|ADC_gen:2:ADC_x|rx_data\(10)) # (!\maVin|Add0~19\))) # (!\maVin|r_acc\(10) & (\ADC_kit|ADC_gen:2:ADC_x|rx_data\(10) & !\maVin|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|r_acc\(10),
	datab => \ADC_kit|ADC_gen:2:ADC_x|rx_data\(10),
	datad => VCC,
	cin => \maVin|Add0~19\,
	combout => \maVin|Add0~20_combout\,
	cout => \maVin|Add0~21\);

-- Location: LCCOMB_X13_Y16_N20
\maVin|r_acc[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|r_acc[10]~36_combout\ = ((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a13\ $ (\maVin|Add0~20_combout\ $ (\maVin|r_acc[9]~35\)))) # (GND)
-- \maVin|r_acc[10]~37\ = CARRY((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a13\ & (\maVin|Add0~20_combout\ & !\maVin|r_acc[9]~35\)) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a13\ & 
-- ((\maVin|Add0~20_combout\) # (!\maVin|r_acc[9]~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a13\,
	datab => \maVin|Add0~20_combout\,
	datad => VCC,
	cin => \maVin|r_acc[9]~35\,
	combout => \maVin|r_acc[10]~36_combout\,
	cout => \maVin|r_acc[10]~37\);

-- Location: FF_X13_Y16_N21
\maVin|r_acc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVin|r_acc[10]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVin|r_acc\(10));

-- Location: LCCOMB_X14_Y16_N22
\maVin|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|Add0~22_combout\ = (\ADC_kit|ADC_gen:2:ADC_x|rx_data\(11) & ((\maVin|r_acc\(11) & (\maVin|Add0~21\ & VCC)) # (!\maVin|r_acc\(11) & (!\maVin|Add0~21\)))) # (!\ADC_kit|ADC_gen:2:ADC_x|rx_data\(11) & ((\maVin|r_acc\(11) & (!\maVin|Add0~21\)) # 
-- (!\maVin|r_acc\(11) & ((\maVin|Add0~21\) # (GND)))))
-- \maVin|Add0~23\ = CARRY((\ADC_kit|ADC_gen:2:ADC_x|rx_data\(11) & (!\maVin|r_acc\(11) & !\maVin|Add0~21\)) # (!\ADC_kit|ADC_gen:2:ADC_x|rx_data\(11) & ((!\maVin|Add0~21\) # (!\maVin|r_acc\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:2:ADC_x|rx_data\(11),
	datab => \maVin|r_acc\(11),
	datad => VCC,
	cin => \maVin|Add0~21\,
	combout => \maVin|Add0~22_combout\,
	cout => \maVin|Add0~23\);

-- Location: LCCOMB_X13_Y16_N22
\maVin|r_acc[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|r_acc[11]~38_combout\ = (\maVin|Add0~22_combout\ & ((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a12\ & (!\maVin|r_acc[10]~37\)) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a12\ & 
-- (\maVin|r_acc[10]~37\ & VCC)))) # (!\maVin|Add0~22_combout\ & ((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a12\ & ((\maVin|r_acc[10]~37\) # (GND))) # (!\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a12\ & 
-- (!\maVin|r_acc[10]~37\))))
-- \maVin|r_acc[11]~39\ = CARRY((\maVin|Add0~22_combout\ & (\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a12\ & !\maVin|r_acc[10]~37\)) # (!\maVin|Add0~22_combout\ & 
-- ((\maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a12\) # (!\maVin|r_acc[10]~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|Add0~22_combout\,
	datab => \maVout|p_moving_average_rtl_0|auto_generated|altsyncram2|ram_block3a12\,
	datad => VCC,
	cin => \maVin|r_acc[10]~37\,
	combout => \maVin|r_acc[11]~38_combout\,
	cout => \maVin|r_acc[11]~39\);

-- Location: FF_X13_Y16_N23
\maVin|r_acc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVin|r_acc[11]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVin|r_acc\(11));

-- Location: LCCOMB_X14_Y18_N24
\maVin|o_data[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|o_data[8]~feeder_combout\ = \maVin|r_acc\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \maVin|r_acc\(11),
	combout => \maVin|o_data[8]~feeder_combout\);

-- Location: FF_X14_Y18_N25
\maVin|o_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVin|o_data[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVin|o_data\(8));

-- Location: LCCOMB_X14_Y16_N24
\maVin|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|Add0~24_combout\ = (\maVin|r_acc\(12) & (\maVin|Add0~23\ $ (GND))) # (!\maVin|r_acc\(12) & (!\maVin|Add0~23\ & VCC))
-- \maVin|Add0~25\ = CARRY((\maVin|r_acc\(12) & !\maVin|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \maVin|r_acc\(12),
	datad => VCC,
	cin => \maVin|Add0~23\,
	combout => \maVin|Add0~24_combout\,
	cout => \maVin|Add0~25\);

-- Location: LCCOMB_X13_Y16_N24
\maVin|r_acc[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|r_acc[12]~40_combout\ = (\maVin|Add0~24_combout\ & ((GND) # (!\maVin|r_acc[11]~39\))) # (!\maVin|Add0~24_combout\ & (\maVin|r_acc[11]~39\ $ (GND)))
-- \maVin|r_acc[12]~41\ = CARRY((\maVin|Add0~24_combout\) # (!\maVin|r_acc[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|Add0~24_combout\,
	datad => VCC,
	cin => \maVin|r_acc[11]~39\,
	combout => \maVin|r_acc[12]~40_combout\,
	cout => \maVin|r_acc[12]~41\);

-- Location: FF_X13_Y16_N25
\maVin|r_acc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVin|r_acc[12]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVin|r_acc\(12));

-- Location: FF_X14_Y20_N9
\maVin|o_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \maVin|r_acc\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVin|o_data\(9));

-- Location: LCCOMB_X14_Y16_N26
\maVin|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|Add0~26_combout\ = (\maVin|r_acc\(13) & (!\maVin|Add0~25\)) # (!\maVin|r_acc\(13) & ((\maVin|Add0~25\) # (GND)))
-- \maVin|Add0~27\ = CARRY((!\maVin|Add0~25\) # (!\maVin|r_acc\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \maVin|r_acc\(13),
	datad => VCC,
	cin => \maVin|Add0~25\,
	combout => \maVin|Add0~26_combout\,
	cout => \maVin|Add0~27\);

-- Location: LCCOMB_X13_Y16_N26
\maVin|r_acc[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|r_acc[13]~42_combout\ = (\maVin|Add0~26_combout\ & (\maVin|r_acc[12]~41\ & VCC)) # (!\maVin|Add0~26_combout\ & (!\maVin|r_acc[12]~41\))
-- \maVin|r_acc[13]~43\ = CARRY((!\maVin|Add0~26_combout\ & !\maVin|r_acc[12]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \maVin|Add0~26_combout\,
	datad => VCC,
	cin => \maVin|r_acc[12]~41\,
	combout => \maVin|r_acc[13]~42_combout\,
	cout => \maVin|r_acc[13]~43\);

-- Location: FF_X13_Y16_N27
\maVin|r_acc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVin|r_acc[13]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVin|r_acc\(13));

-- Location: LCCOMB_X14_Y16_N28
\maVin|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|Add0~28_combout\ = (\maVin|r_acc\(14) & (\maVin|Add0~27\ $ (GND))) # (!\maVin|r_acc\(14) & (!\maVin|Add0~27\ & VCC))
-- \maVin|Add0~29\ = CARRY((\maVin|r_acc\(14) & !\maVin|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \maVin|r_acc\(14),
	datad => VCC,
	cin => \maVin|Add0~27\,
	combout => \maVin|Add0~28_combout\,
	cout => \maVin|Add0~29\);

-- Location: LCCOMB_X13_Y16_N28
\maVin|r_acc[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|r_acc[14]~44_combout\ = (\maVin|Add0~28_combout\ & ((GND) # (!\maVin|r_acc[13]~43\))) # (!\maVin|Add0~28_combout\ & (\maVin|r_acc[13]~43\ $ (GND)))
-- \maVin|r_acc[14]~45\ = CARRY((\maVin|Add0~28_combout\) # (!\maVin|r_acc[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \maVin|Add0~28_combout\,
	datad => VCC,
	cin => \maVin|r_acc[13]~43\,
	combout => \maVin|r_acc[14]~44_combout\,
	cout => \maVin|r_acc[14]~45\);

-- Location: FF_X13_Y16_N29
\maVin|r_acc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVin|r_acc[14]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVin|r_acc\(14));

-- Location: FF_X14_Y20_N1
\maVin|o_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \maVin|r_acc\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVin|o_data\(11));

-- Location: FF_X14_Y20_N29
\maVin|o_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \maVin|r_acc\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVin|o_data\(10));

-- Location: LCCOMB_X14_Y20_N12
\PWM1|Mult0|mult_core|romout[2][10]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|Mult0|mult_core|romout[2][10]~0_combout\ = (\maVin|o_data\(10) & ((\maVin|o_data\(8)) # ((\maVin|o_data\(9)) # (!\maVin|o_data\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(8),
	datab => \maVin|o_data\(9),
	datac => \maVin|o_data\(11),
	datad => \maVin|o_data\(10),
	combout => \PWM1|Mult0|mult_core|romout[2][10]~0_combout\);

-- Location: LCCOMB_X18_Y16_N10
\maVin|o_data[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|o_data[7]~feeder_combout\ = \maVin|r_acc\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \maVin|r_acc\(10),
	combout => \maVin|o_data[7]~feeder_combout\);

-- Location: FF_X18_Y16_N11
\maVin|o_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVin|o_data[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVin|o_data\(7));

-- Location: FF_X18_Y16_N19
\maVin|o_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \maVin|r_acc\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVin|o_data\(5));

-- Location: LCCOMB_X18_Y16_N30
\maVin|o_data[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|o_data[6]~feeder_combout\ = \maVin|r_acc\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \maVin|r_acc\(9),
	combout => \maVin|o_data[6]~feeder_combout\);

-- Location: FF_X18_Y16_N31
\maVin|o_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVin|o_data[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVin|o_data\(6));

-- Location: LCCOMB_X18_Y16_N4
\Mult1|mult_core|romout[1][11]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[1][11]~19_combout\ = (\maVin|o_data\(7) & ((\maVin|o_data\(5)) # (\maVin|o_data\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(7),
	datab => \maVin|o_data\(5),
	datac => \maVin|o_data\(6),
	combout => \Mult1|mult_core|romout[1][11]~19_combout\);

-- Location: LCCOMB_X18_Y16_N24
\maVin|o_data[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|o_data[4]~feeder_combout\ = \maVin|r_acc\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \maVin|r_acc\(7),
	combout => \maVin|o_data[4]~feeder_combout\);

-- Location: FF_X18_Y16_N25
\maVin|o_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVin|o_data[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVin|o_data\(4));

-- Location: LCCOMB_X18_Y16_N2
\Mult1|mult_core|romout[1][10]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[1][10]~17_combout\ = (\maVin|o_data\(7) & ((\maVin|o_data\(5) & (\maVin|o_data\(6) & \maVin|o_data\(4))) # (!\maVin|o_data\(5) & (!\maVin|o_data\(6))))) # (!\maVin|o_data\(7) & (\maVin|o_data\(6) & ((\maVin|o_data\(5)) # 
-- (\maVin|o_data\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(7),
	datab => \maVin|o_data\(5),
	datac => \maVin|o_data\(6),
	datad => \maVin|o_data\(4),
	combout => \Mult1|mult_core|romout[1][10]~17_combout\);

-- Location: LCCOMB_X18_Y16_N16
\Mult1|mult_core|romout[1][9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[1][9]~16_combout\ = (\maVin|o_data\(7) & (((\maVin|o_data\(6) & !\maVin|o_data\(4))) # (!\maVin|o_data\(5)))) # (!\maVin|o_data\(7) & ((\maVin|o_data\(5) & (!\maVin|o_data\(6) & \maVin|o_data\(4))) # (!\maVin|o_data\(5) & 
-- (\maVin|o_data\(6) & !\maVin|o_data\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(7),
	datab => \maVin|o_data\(5),
	datac => \maVin|o_data\(6),
	datad => \maVin|o_data\(4),
	combout => \Mult1|mult_core|romout[1][9]~16_combout\);

-- Location: LCCOMB_X18_Y16_N22
\Mult1|mult_core|romout[1][8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[1][8]~combout\ = (\maVin|o_data\(7) & (\maVin|o_data\(4) $ (((\maVin|o_data\(5) & \maVin|o_data\(6)))))) # (!\maVin|o_data\(7) & ((\maVin|o_data\(5) & ((\maVin|o_data\(6)) # (!\maVin|o_data\(4)))) # (!\maVin|o_data\(5) & 
-- (\maVin|o_data\(6) & !\maVin|o_data\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(7),
	datab => \maVin|o_data\(5),
	datac => \maVin|o_data\(6),
	datad => \maVin|o_data\(4),
	combout => \Mult1|mult_core|romout[1][8]~combout\);

-- Location: LCCOMB_X18_Y16_N28
\Mult1|mult_core|romout[1][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[1][7]~combout\ = (\maVin|o_data\(5) & ((\maVin|o_data\(7) & ((\maVin|o_data\(6)) # (!\maVin|o_data\(4)))) # (!\maVin|o_data\(7) & ((\maVin|o_data\(4)) # (!\maVin|o_data\(6)))))) # (!\maVin|o_data\(5) & (!\maVin|o_data\(6) & 
-- ((\maVin|o_data\(7)) # (\maVin|o_data\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(7),
	datab => \maVin|o_data\(5),
	datac => \maVin|o_data\(6),
	datad => \maVin|o_data\(4),
	combout => \Mult1|mult_core|romout[1][7]~combout\);

-- Location: FF_X19_Y16_N3
\maVin|o_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \maVin|r_acc\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVin|o_data\(3));

-- Location: LCCOMB_X19_Y12_N0
\maVin|o_data[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|o_data[1]~feeder_combout\ = \maVin|r_acc\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \maVin|r_acc\(4),
	combout => \maVin|o_data[1]~feeder_combout\);

-- Location: FF_X19_Y12_N1
\maVin|o_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVin|o_data[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVin|o_data\(1));

-- Location: FF_X19_Y16_N17
\maVin|o_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \maVin|r_acc\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVin|o_data\(2));

-- Location: LCCOMB_X19_Y16_N26
\Mult1|mult_core|romout[0][11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[0][11]~14_combout\ = (\maVin|o_data\(3) & ((\maVin|o_data\(1)) # (\maVin|o_data\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \maVin|o_data\(3),
	datac => \maVin|o_data\(1),
	datad => \maVin|o_data\(2),
	combout => \Mult1|mult_core|romout[0][11]~14_combout\);

-- Location: LCCOMB_X19_Y16_N30
\maVin|o_data[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|o_data[0]~feeder_combout\ = \maVin|r_acc\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \maVin|r_acc\(3),
	combout => \maVin|o_data[0]~feeder_combout\);

-- Location: FF_X19_Y16_N31
\maVin|o_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVin|o_data[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVin|o_data\(0));

-- Location: LCCOMB_X19_Y16_N24
\Mult1|mult_core|romout[0][10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[0][10]~12_combout\ = (\maVin|o_data\(2) & ((\maVin|o_data\(0) & ((\maVin|o_data\(1)) # (!\maVin|o_data\(3)))) # (!\maVin|o_data\(0) & (\maVin|o_data\(1) & !\maVin|o_data\(3))))) # (!\maVin|o_data\(2) & (((!\maVin|o_data\(1) & 
-- \maVin|o_data\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(0),
	datab => \maVin|o_data\(2),
	datac => \maVin|o_data\(1),
	datad => \maVin|o_data\(3),
	combout => \Mult1|mult_core|romout[0][10]~12_combout\);

-- Location: LCCOMB_X18_Y16_N26
\Mult1|mult_core|romout[1][6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[1][6]~11_combout\ = (\maVin|o_data\(7) & ((\maVin|o_data\(5) & ((\maVin|o_data\(6)) # (\maVin|o_data\(4)))) # (!\maVin|o_data\(5) & ((!\maVin|o_data\(4)))))) # (!\maVin|o_data\(7) & ((\maVin|o_data\(5) & (\maVin|o_data\(6) & 
-- \maVin|o_data\(4))) # (!\maVin|o_data\(5) & ((\maVin|o_data\(6)) # (\maVin|o_data\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(7),
	datab => \maVin|o_data\(5),
	datac => \maVin|o_data\(6),
	datad => \maVin|o_data\(4),
	combout => \Mult1|mult_core|romout[1][6]~11_combout\);

-- Location: LCCOMB_X18_Y16_N8
\Mult1|mult_core|romout[1][8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[1][8]~8_combout\ = (\maVin|o_data\(7) & ((\maVin|o_data\(6) & ((\maVin|o_data\(4)) # (!\maVin|o_data\(5)))) # (!\maVin|o_data\(6) & ((!\maVin|o_data\(4)))))) # (!\maVin|o_data\(7) & ((\maVin|o_data\(5) & (!\maVin|o_data\(6) & 
-- \maVin|o_data\(4))) # (!\maVin|o_data\(5) & ((\maVin|o_data\(4)) # (!\maVin|o_data\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010100101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(7),
	datab => \maVin|o_data\(5),
	datac => \maVin|o_data\(6),
	datad => \maVin|o_data\(4),
	combout => \Mult1|mult_core|romout[1][8]~8_combout\);

-- Location: LCCOMB_X19_Y16_N6
\Mult1|mult_core|romout[0][9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[0][9]~9_combout\ = (\maVin|o_data\(1) & ((\maVin|o_data\(0) & (!\maVin|o_data\(2) & !\maVin|o_data\(3))) # (!\maVin|o_data\(0) & (\maVin|o_data\(2) & \maVin|o_data\(3))))) # (!\maVin|o_data\(1) & ((\maVin|o_data\(3)) # 
-- ((!\maVin|o_data\(0) & \maVin|o_data\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(0),
	datab => \maVin|o_data\(2),
	datac => \maVin|o_data\(1),
	datad => \maVin|o_data\(3),
	combout => \Mult1|mult_core|romout[0][9]~9_combout\);

-- Location: LCCOMB_X19_Y16_N28
\Mult1|mult_core|romout[0][8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[0][8]~combout\ = (\maVin|o_data\(0) & (\maVin|o_data\(3) $ (((\maVin|o_data\(2) & \maVin|o_data\(1)))))) # (!\maVin|o_data\(0) & ((\maVin|o_data\(2) & ((\maVin|o_data\(1)) # (!\maVin|o_data\(3)))) # (!\maVin|o_data\(2) & 
-- (\maVin|o_data\(1) & !\maVin|o_data\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(0),
	datab => \maVin|o_data\(2),
	datac => \maVin|o_data\(1),
	datad => \maVin|o_data\(3),
	combout => \Mult1|mult_core|romout[0][8]~combout\);

-- Location: LCCOMB_X18_Y16_N6
\Mult1|mult_core|romout[1][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[1][4]~combout\ = (\maVin|o_data\(7) & ((\maVin|o_data\(5) & (\maVin|o_data\(6))) # (!\maVin|o_data\(5) & ((\maVin|o_data\(4)) # (!\maVin|o_data\(6)))))) # (!\maVin|o_data\(7) & ((\maVin|o_data\(5) & ((\maVin|o_data\(4)) # 
-- (!\maVin|o_data\(6)))) # (!\maVin|o_data\(5) & (!\maVin|o_data\(6) & \maVin|o_data\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011110000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(7),
	datab => \maVin|o_data\(5),
	datac => \maVin|o_data\(6),
	datad => \maVin|o_data\(4),
	combout => \Mult1|mult_core|romout[1][4]~combout\);

-- Location: LCCOMB_X18_Y16_N12
\Mult1|mult_core|romout[1][3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[1][3]~7_combout\ = \maVin|o_data\(7) $ (((\maVin|o_data\(5) & (\maVin|o_data\(6) & \maVin|o_data\(4))) # (!\maVin|o_data\(5) & (\maVin|o_data\(6) $ (\maVin|o_data\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(7),
	datab => \maVin|o_data\(5),
	datac => \maVin|o_data\(6),
	datad => \maVin|o_data\(4),
	combout => \Mult1|mult_core|romout[1][3]~7_combout\);

-- Location: LCCOMB_X19_Y16_N18
\Mult1|mult_core|romout[0][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[0][7]~combout\ = (\maVin|o_data\(2) & (\maVin|o_data\(1) & ((\maVin|o_data\(0)) # (\maVin|o_data\(3))))) # (!\maVin|o_data\(2) & ((\maVin|o_data\(0) & ((!\maVin|o_data\(3)) # (!\maVin|o_data\(1)))) # (!\maVin|o_data\(0) & 
-- ((\maVin|o_data\(1)) # (\maVin|o_data\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(0),
	datab => \maVin|o_data\(2),
	datac => \maVin|o_data\(1),
	datad => \maVin|o_data\(3),
	combout => \Mult1|mult_core|romout[0][7]~combout\);

-- Location: LCCOMB_X19_Y16_N0
\Mult1|mult_core|romout[0][6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[0][6]~6_combout\ = (\maVin|o_data\(0) & ((\maVin|o_data\(1) & ((\maVin|o_data\(2)) # (\maVin|o_data\(3)))) # (!\maVin|o_data\(1) & ((!\maVin|o_data\(3)))))) # (!\maVin|o_data\(0) & ((\maVin|o_data\(2) & ((\maVin|o_data\(3)) # 
-- (!\maVin|o_data\(1)))) # (!\maVin|o_data\(2) & (!\maVin|o_data\(1) & \maVin|o_data\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(0),
	datab => \maVin|o_data\(2),
	datac => \maVin|o_data\(1),
	datad => \maVin|o_data\(3),
	combout => \Mult1|mult_core|romout[0][6]~6_combout\);

-- Location: LCCOMB_X18_Y16_N0
\Mult1|mult_core|romout[1][2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[1][2]~5_combout\ = \maVin|o_data\(6) $ (((\maVin|o_data\(5) & !\maVin|o_data\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \maVin|o_data\(5),
	datac => \maVin|o_data\(6),
	datad => \maVin|o_data\(4),
	combout => \Mult1|mult_core|romout[1][2]~5_combout\);

-- Location: LCCOMB_X18_Y16_N20
\Mult1|mult_core|romout[1][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[1][1]~3_combout\ = \maVin|o_data\(5) $ (\maVin|o_data\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \maVin|o_data\(5),
	datad => \maVin|o_data\(4),
	combout => \Mult1|mult_core|romout[1][1]~3_combout\);

-- Location: LCCOMB_X19_Y16_N14
\Mult1|mult_core|romout[0][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[0][8]~4_combout\ = (\maVin|o_data\(0) & ((\maVin|o_data\(2) & ((\maVin|o_data\(3)) # (!\maVin|o_data\(1)))) # (!\maVin|o_data\(2) & ((!\maVin|o_data\(3)))))) # (!\maVin|o_data\(0) & ((\maVin|o_data\(2) & (!\maVin|o_data\(1) & 
-- \maVin|o_data\(3))) # (!\maVin|o_data\(2) & ((\maVin|o_data\(3)) # (!\maVin|o_data\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110100101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(0),
	datab => \maVin|o_data\(2),
	datac => \maVin|o_data\(1),
	datad => \maVin|o_data\(3),
	combout => \Mult1|mult_core|romout[0][8]~4_combout\);

-- Location: LCCOMB_X19_Y16_N12
\Mult1|mult_core|romout[0][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[0][4]~combout\ = (\maVin|o_data\(2) & ((\maVin|o_data\(0) & ((\maVin|o_data\(1)) # (\maVin|o_data\(3)))) # (!\maVin|o_data\(0) & (\maVin|o_data\(1) & \maVin|o_data\(3))))) # (!\maVin|o_data\(2) & ((\maVin|o_data\(1) & 
-- ((!\maVin|o_data\(3)))) # (!\maVin|o_data\(1) & ((\maVin|o_data\(0)) # (\maVin|o_data\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(0),
	datab => \maVin|o_data\(2),
	datac => \maVin|o_data\(1),
	datad => \maVin|o_data\(3),
	combout => \Mult1|mult_core|romout[0][4]~combout\);

-- Location: LCCOMB_X18_Y17_N4
\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ = (\maVin|o_data\(4) & (\Mult1|mult_core|romout[0][4]~combout\ $ (VCC))) # (!\maVin|o_data\(4) & (\Mult1|mult_core|romout[0][4]~combout\ & VCC))
-- \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ = CARRY((\maVin|o_data\(4) & \Mult1|mult_core|romout[0][4]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(4),
	datab => \Mult1|mult_core|romout[0][4]~combout\,
	datad => VCC,
	combout => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	cout => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X18_Y17_N6
\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ = (\Mult1|mult_core|romout[1][1]~3_combout\ & ((\Mult1|mult_core|romout[0][8]~4_combout\ & (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # 
-- (!\Mult1|mult_core|romout[0][8]~4_combout\ & (\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ & VCC)))) # (!\Mult1|mult_core|romout[1][1]~3_combout\ & ((\Mult1|mult_core|romout[0][8]~4_combout\ & 
-- ((\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\) # (GND))) # (!\Mult1|mult_core|romout[0][8]~4_combout\ & (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\))))
-- \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ = CARRY((\Mult1|mult_core|romout[1][1]~3_combout\ & (\Mult1|mult_core|romout[0][8]~4_combout\ & !\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # 
-- (!\Mult1|mult_core|romout[1][1]~3_combout\ & ((\Mult1|mult_core|romout[0][8]~4_combout\) # (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[1][1]~3_combout\,
	datab => \Mult1|mult_core|romout[0][8]~4_combout\,
	datad => VCC,
	cin => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\,
	combout => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	cout => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X18_Y17_N8
\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ = ((\Mult1|mult_core|romout[0][6]~6_combout\ $ (\Mult1|mult_core|romout[1][2]~5_combout\ $ (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\)))) # (GND)
-- \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ = CARRY((\Mult1|mult_core|romout[0][6]~6_combout\ & ((\Mult1|mult_core|romout[1][2]~5_combout\) # (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\))) # 
-- (!\Mult1|mult_core|romout[0][6]~6_combout\ & (\Mult1|mult_core|romout[1][2]~5_combout\ & !\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[0][6]~6_combout\,
	datab => \Mult1|mult_core|romout[1][2]~5_combout\,
	datad => VCC,
	cin => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\,
	combout => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	cout => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X18_Y17_N10
\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ = (\Mult1|mult_core|romout[1][3]~7_combout\ & ((\Mult1|mult_core|romout[0][7]~combout\ & (\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ & VCC)) # 
-- (!\Mult1|mult_core|romout[0][7]~combout\ & (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\)))) # (!\Mult1|mult_core|romout[1][3]~7_combout\ & ((\Mult1|mult_core|romout[0][7]~combout\ & 
-- (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # (!\Mult1|mult_core|romout[0][7]~combout\ & ((\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ = CARRY((\Mult1|mult_core|romout[1][3]~7_combout\ & (!\Mult1|mult_core|romout[0][7]~combout\ & !\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # 
-- (!\Mult1|mult_core|romout[1][3]~7_combout\ & ((!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (!\Mult1|mult_core|romout[0][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[1][3]~7_combout\,
	datab => \Mult1|mult_core|romout[0][7]~combout\,
	datad => VCC,
	cin => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\,
	combout => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	cout => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X18_Y17_N12
\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\Mult1|mult_core|romout[0][8]~combout\ $ (\Mult1|mult_core|romout[1][4]~combout\ $ (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\Mult1|mult_core|romout[0][8]~combout\ & ((\Mult1|mult_core|romout[1][4]~combout\) # (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\))) # 
-- (!\Mult1|mult_core|romout[0][8]~combout\ & (\Mult1|mult_core|romout[1][4]~combout\ & !\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[0][8]~combout\,
	datab => \Mult1|mult_core|romout[1][4]~combout\,
	datad => VCC,
	cin => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\,
	combout => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X18_Y17_N14
\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\Mult1|mult_core|romout[1][8]~8_combout\ & ((\Mult1|mult_core|romout[0][9]~9_combout\ & (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\Mult1|mult_core|romout[0][9]~9_combout\ & ((\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND))))) # (!\Mult1|mult_core|romout[1][8]~8_combout\ & ((\Mult1|mult_core|romout[0][9]~9_combout\ & 
-- (\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\Mult1|mult_core|romout[0][9]~9_combout\ & (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\))))
-- \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\Mult1|mult_core|romout[1][8]~8_combout\ & ((!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\Mult1|mult_core|romout[0][9]~9_combout\))) # 
-- (!\Mult1|mult_core|romout[1][8]~8_combout\ & (!\Mult1|mult_core|romout[0][9]~9_combout\ & !\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[1][8]~8_combout\,
	datab => \Mult1|mult_core|romout[0][9]~9_combout\,
	datad => VCC,
	cin => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X18_Y17_N16
\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\Mult1|mult_core|romout[0][10]~12_combout\ $ (\Mult1|mult_core|romout[1][6]~11_combout\ $ (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\Mult1|mult_core|romout[0][10]~12_combout\ & ((\Mult1|mult_core|romout[1][6]~11_combout\) # (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\Mult1|mult_core|romout[0][10]~12_combout\ & (\Mult1|mult_core|romout[1][6]~11_combout\ & !\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[0][10]~12_combout\,
	datab => \Mult1|mult_core|romout[1][6]~11_combout\,
	datad => VCC,
	cin => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X18_Y17_N18
\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\Mult1|mult_core|romout[1][7]~combout\ & ((\Mult1|mult_core|romout[0][11]~14_combout\ & (\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\Mult1|mult_core|romout[0][11]~14_combout\ & (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\Mult1|mult_core|romout[1][7]~combout\ & ((\Mult1|mult_core|romout[0][11]~14_combout\ & 
-- (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\Mult1|mult_core|romout[0][11]~14_combout\ & ((\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\Mult1|mult_core|romout[1][7]~combout\ & (!\Mult1|mult_core|romout[0][11]~14_combout\ & !\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\Mult1|mult_core|romout[1][7]~combout\ & ((!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\Mult1|mult_core|romout[0][11]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[1][7]~combout\,
	datab => \Mult1|mult_core|romout[0][11]~14_combout\,
	datad => VCC,
	cin => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X18_Y17_N20
\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = (\Mult1|mult_core|romout[1][8]~combout\ & (\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ $ (GND))) # (!\Mult1|mult_core|romout[1][8]~combout\ & 
-- (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ & VCC))
-- \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\Mult1|mult_core|romout[1][8]~combout\ & !\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mult1|mult_core|romout[1][8]~combout\,
	datad => VCC,
	cin => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X18_Y17_N22
\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\Mult1|mult_core|romout[1][9]~16_combout\ & (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\Mult1|mult_core|romout[1][9]~16_combout\ & 
-- ((\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))
-- \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\Mult1|mult_core|romout[1][9]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mult1|mult_core|romout[1][9]~16_combout\,
	datad => VCC,
	cin => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X18_Y17_N24
\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = (\Mult1|mult_core|romout[1][10]~17_combout\ & (\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (GND))) # (!\Mult1|mult_core|romout[1][10]~17_combout\ & 
-- (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ & VCC))
-- \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\Mult1|mult_core|romout[1][10]~17_combout\ & !\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[1][10]~17_combout\,
	datad => VCC,
	cin => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X18_Y17_N26
\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\Mult1|mult_core|romout[1][11]~19_combout\ & (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\Mult1|mult_core|romout[1][11]~19_combout\ & 
-- ((\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\Mult1|mult_core|romout[1][11]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[1][11]~19_combout\,
	datad => VCC,
	cin => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X18_Y17_N28
\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = !\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\);

-- Location: LCCOMB_X14_Y20_N14
\PWM1|Mult0|mult_core|romout[2][9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|Mult0|mult_core|romout[2][9]~1_combout\ = (\maVin|o_data\(9) & (((\maVin|o_data\(8) & !\maVin|o_data\(10))) # (!\maVin|o_data\(11)))) # (!\maVin|o_data\(9) & ((\maVin|o_data\(8) & (!\maVin|o_data\(11) & !\maVin|o_data\(10))) # (!\maVin|o_data\(8) & 
-- (\maVin|o_data\(11) & \maVin|o_data\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(8),
	datab => \maVin|o_data\(9),
	datac => \maVin|o_data\(11),
	datad => \maVin|o_data\(10),
	combout => \PWM1|Mult0|mult_core|romout[2][9]~1_combout\);

-- Location: LCCOMB_X14_Y20_N8
\PWM1|Mult0|mult_core|romout[2][5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|Mult0|mult_core|romout[2][5]~2_combout\ = (\maVin|o_data\(8) & ((\maVin|o_data\(10) & ((\maVin|o_data\(9)) # (!\maVin|o_data\(11)))) # (!\maVin|o_data\(10) & (\maVin|o_data\(9) & !\maVin|o_data\(11))))) # (!\maVin|o_data\(8) & (\maVin|o_data\(11) $ 
-- (((!\maVin|o_data\(10) & !\maVin|o_data\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(8),
	datab => \maVin|o_data\(10),
	datac => \maVin|o_data\(9),
	datad => \maVin|o_data\(11),
	combout => \PWM1|Mult0|mult_core|romout[2][5]~2_combout\);

-- Location: LCCOMB_X14_Y20_N28
\PWM1|Mult0|mult_core|romout[2][4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|Mult0|mult_core|romout[2][4]~3_combout\ = (\maVin|o_data\(9) & (((\maVin|o_data\(8) & \maVin|o_data\(11))) # (!\maVin|o_data\(10)))) # (!\maVin|o_data\(9) & ((\maVin|o_data\(8) & (!\maVin|o_data\(10) & \maVin|o_data\(11))) # (!\maVin|o_data\(8) & 
-- (\maVin|o_data\(10) & !\maVin|o_data\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(8),
	datab => \maVin|o_data\(9),
	datac => \maVin|o_data\(10),
	datad => \maVin|o_data\(11),
	combout => \PWM1|Mult0|mult_core|romout[2][4]~3_combout\);

-- Location: LCCOMB_X14_Y20_N0
\PWM1|Mult0|mult_core|romout[2][6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|Mult0|mult_core|romout[2][6]~4_combout\ = (\maVin|o_data\(8) & ((\maVin|o_data\(9) & (\maVin|o_data\(11) & \maVin|o_data\(10))) # (!\maVin|o_data\(9) & ((\maVin|o_data\(11)) # (\maVin|o_data\(10)))))) # (!\maVin|o_data\(8) & ((\maVin|o_data\(9) & 
-- (!\maVin|o_data\(11))) # (!\maVin|o_data\(9) & (\maVin|o_data\(11) & \maVin|o_data\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(8),
	datab => \maVin|o_data\(9),
	datac => \maVin|o_data\(11),
	datad => \maVin|o_data\(10),
	combout => \PWM1|Mult0|mult_core|romout[2][6]~4_combout\);

-- Location: LCCOMB_X14_Y20_N26
\Mult1|mult_core|romout[2][3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[2][3]~15_combout\ = \maVin|o_data\(11) $ (((\maVin|o_data\(8) & (\maVin|o_data\(9) $ (\maVin|o_data\(10)))) # (!\maVin|o_data\(8) & ((\maVin|o_data\(9)) # (!\maVin|o_data\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(8),
	datab => \maVin|o_data\(9),
	datac => \maVin|o_data\(11),
	datad => \maVin|o_data\(10),
	combout => \Mult1|mult_core|romout[2][3]~15_combout\);

-- Location: LCCOMB_X14_Y20_N6
\Mult1|mult_core|romout[2][2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[2][2]~13_combout\ = \maVin|o_data\(10) $ (((!\maVin|o_data\(8) & \maVin|o_data\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(8),
	datac => \maVin|o_data\(9),
	datad => \maVin|o_data\(10),
	combout => \Mult1|mult_core|romout[2][2]~13_combout\);

-- Location: LCCOMB_X14_Y20_N2
\Mult1|mult_core|romout[2][1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[2][1]~10_combout\ = \maVin|o_data\(8) $ (\maVin|o_data\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(8),
	datac => \maVin|o_data\(9),
	combout => \Mult1|mult_core|romout[2][1]~10_combout\);

-- Location: LCCOMB_X17_Y17_N4
\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ = (\maVin|o_data\(8) & (\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ $ (VCC))) # (!\maVin|o_data\(8) & 
-- (\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & VCC))
-- \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ = CARRY((\maVin|o_data\(8) & \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(8),
	datab => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	combout => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	cout => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X17_Y17_N6
\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ = (\Mult1|mult_core|romout[2][1]~10_combout\ & ((\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- (\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ & VCC)) # (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)))) # 
-- (!\Mult1|mult_core|romout[2][1]~10_combout\ & ((\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # 
-- (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ = CARRY((\Mult1|mult_core|romout[2][1]~10_combout\ & (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- !\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # (!\Mult1|mult_core|romout[2][1]~10_combout\ & ((!\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # 
-- (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[2][1]~10_combout\,
	datab => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\,
	combout => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	cout => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X17_Y17_N8
\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ = ((\Mult1|mult_core|romout[2][2]~13_combout\ $ (\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ 
-- (!\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))) # (GND)
-- \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ = CARRY((\Mult1|mult_core|romout[2][2]~13_combout\ & ((\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # 
-- (!\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\))) # (!\Mult1|mult_core|romout[2][2]~13_combout\ & (\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[2][2]~13_combout\,
	datab => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\,
	combout => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	cout => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X17_Y17_N10
\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\Mult1|mult_core|romout[2][3]~15_combout\ & ((\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ & VCC)) # (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)))) # 
-- (!\Mult1|mult_core|romout[2][3]~15_combout\ & ((\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # 
-- (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\Mult1|mult_core|romout[2][3]~15_combout\ & (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- !\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # (!\Mult1|mult_core|romout[2][3]~15_combout\ & ((!\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # 
-- (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[2][3]~15_combout\,
	datab => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\,
	combout => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X17_Y17_N12
\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ (\PWM1|Mult0|mult_core|romout[2][4]~3_combout\ $ 
-- (!\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((\PWM1|Mult0|mult_core|romout[2][4]~3_combout\) # 
-- (!\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & (\PWM1|Mult0|mult_core|romout[2][4]~3_combout\ & 
-- !\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datab => \PWM1|Mult0|mult_core|romout[2][4]~3_combout\,
	datad => VCC,
	cin => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X17_Y17_N14
\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\PWM1|Mult0|mult_core|romout[2][5]~2_combout\ & ((\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\PWM1|Mult0|mult_core|romout[2][5]~2_combout\ & ((\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\PWM1|Mult0|mult_core|romout[2][5]~2_combout\ & (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\PWM1|Mult0|mult_core|romout[2][5]~2_combout\ & ((!\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|Mult0|mult_core|romout[2][5]~2_combout\,
	datab => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X17_Y17_N16
\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\PWM1|Mult0|mult_core|romout[2][6]~4_combout\ $ (\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ 
-- (!\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\PWM1|Mult0|mult_core|romout[2][6]~4_combout\ & ((\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\) # 
-- (!\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\PWM1|Mult0|mult_core|romout[2][6]~4_combout\ & (\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- !\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|Mult0|mult_core|romout[2][6]~4_combout\,
	datab => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X17_Y17_N18
\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\PWM1|Mult0|mult_core|romout[2][4]~3_combout\ & ((\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\PWM1|Mult0|mult_core|romout[2][4]~3_combout\ & ((\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # 
-- (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\PWM1|Mult0|mult_core|romout[2][4]~3_combout\ & (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\PWM1|Mult0|mult_core|romout[2][4]~3_combout\ & ((!\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|Mult0|mult_core|romout[2][4]~3_combout\,
	datab => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X17_Y17_N20
\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\PWM1|Mult0|mult_core|romout[2][5]~2_combout\ $ (\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\PWM1|Mult0|mult_core|romout[2][5]~2_combout\ & ((\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # (!\PWM1|Mult0|mult_core|romout[2][5]~2_combout\ & (\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|Mult0|mult_core|romout[2][5]~2_combout\,
	datab => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X17_Y17_N22
\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\PWM1|Mult0|mult_core|romout[2][9]~1_combout\ & ((\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- (\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (!\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\PWM1|Mult0|mult_core|romout[2][9]~1_combout\ & ((\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (!\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((\PWM1|Mult0|mult_core|romout[2][9]~1_combout\ & (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\PWM1|Mult0|mult_core|romout[2][9]~1_combout\ & ((!\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # 
-- (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|Mult0|mult_core|romout[2][9]~1_combout\,
	datab => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X17_Y17_N24
\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = ((\PWM1|Mult0|mult_core|romout[2][10]~0_combout\ $ (\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\PWM1|Mult0|mult_core|romout[2][10]~0_combout\ & ((\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))) # (!\PWM1|Mult0|mult_core|romout[2][10]~0_combout\ & (\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|Mult0|mult_core|romout[2][10]~0_combout\,
	datab => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X17_Y17_N26
\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = (\maVin|o_data\(11) & ((\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- (!\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (GND))))) # 
-- (!\maVin|o_data\(11) & ((\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ & VCC)) # (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- (!\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\))))
-- \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ = CARRY((\maVin|o_data\(11) & ((!\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # 
-- (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\))) # (!\maVin|o_data\(11) & (!\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & !\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(11),
	datab => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cout => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X17_Y17_N28
\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ = \maVin|o_data\(11) $ (\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ $ (\PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(11),
	datad => \PWM1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cin => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\,
	combout => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\);

-- Location: DSPMULT_X20_Y15_N0
\CONTROLE|Mult3|auto_generated|mac_mult3\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \CONTROLE|Mult3|auto_generated|mac_mult3_DATAA_bus\,
	datab => \CONTROLE|Mult3|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \CONTROLE|Mult3|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y15_N2
\CONTROLE|Mult3|auto_generated|mac_out4\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult3|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \CONTROLE|Mult3|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: LCCOMB_X19_Y15_N14
\CONTROLE|Mult3|auto_generated|op_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult3|auto_generated|op_2~0_combout\ = \CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT11\ $ (VCC)
-- \CONTROLE|Mult3|auto_generated|op_2~1\ = CARRY(\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT11\,
	datad => VCC,
	combout => \CONTROLE|Mult3|auto_generated|op_2~0_combout\,
	cout => \CONTROLE|Mult3|auto_generated|op_2~1\);

-- Location: LCCOMB_X19_Y15_N16
\CONTROLE|Mult3|auto_generated|op_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult3|auto_generated|op_2~2_combout\ = (\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT12\ & (!\CONTROLE|Mult3|auto_generated|op_2~1\)) # (!\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT12\ & ((\CONTROLE|Mult3|auto_generated|op_2~1\) # (GND)))
-- \CONTROLE|Mult3|auto_generated|op_2~3\ = CARRY((!\CONTROLE|Mult3|auto_generated|op_2~1\) # (!\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT12\,
	datad => VCC,
	cin => \CONTROLE|Mult3|auto_generated|op_2~1\,
	combout => \CONTROLE|Mult3|auto_generated|op_2~2_combout\,
	cout => \CONTROLE|Mult3|auto_generated|op_2~3\);

-- Location: LCCOMB_X19_Y15_N18
\CONTROLE|Mult3|auto_generated|op_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult3|auto_generated|op_2~4_combout\ = \CONTROLE|Mult3|auto_generated|op_2~3\ $ (!\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT13\,
	cin => \CONTROLE|Mult3|auto_generated|op_2~3\,
	combout => \CONTROLE|Mult3|auto_generated|op_2~4_combout\);

-- Location: LCCOMB_X19_Y16_N8
\Mult1|mult_core|romout[0][1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[0][1]~0_combout\ = \maVin|o_data\(0) $ (\maVin|o_data\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(0),
	datac => \maVin|o_data\(1),
	combout => \Mult1|mult_core|romout[0][1]~0_combout\);

-- Location: LCCOMB_X19_Y16_N10
\Mult1|mult_core|romout[0][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[0][2]~1_combout\ = \maVin|o_data\(2) $ (((!\maVin|o_data\(0) & \maVin|o_data\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(0),
	datac => \maVin|o_data\(1),
	datad => \maVin|o_data\(2),
	combout => \Mult1|mult_core|romout[0][2]~1_combout\);

-- Location: LCCOMB_X19_Y16_N20
\Mult1|mult_core|romout[0][3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[0][3]~2_combout\ = \maVin|o_data\(3) $ (((\maVin|o_data\(0) & (\maVin|o_data\(2) $ (!\maVin|o_data\(1)))) # (!\maVin|o_data\(0) & (\maVin|o_data\(2) & !\maVin|o_data\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100110000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(0),
	datab => \maVin|o_data\(2),
	datac => \maVin|o_data\(1),
	datad => \maVin|o_data\(3),
	combout => \Mult1|mult_core|romout[0][3]~2_combout\);

-- Location: DSPMULT_X20_Y12_N0
\CONTROLE|Mult3|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => VCC,
	dataa => \CONTROLE|Mult3|auto_generated|mac_mult1_DATAA_bus\,
	datab => \CONTROLE|Mult3|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \CONTROLE|Mult3|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y12_N2
\CONTROLE|Mult3|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult3|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \CONTROLE|Mult3|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X18_Y12_N0
\CONTROLE|Mult3|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult3|auto_generated|op_1~0_combout\ = (\CONTROLE|Mult3|auto_generated|mac_out4~dataout\ & (\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT18\ $ (VCC))) # (!\CONTROLE|Mult3|auto_generated|mac_out4~dataout\ & 
-- (\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT18\ & VCC))
-- \CONTROLE|Mult3|auto_generated|op_1~1\ = CARRY((\CONTROLE|Mult3|auto_generated|mac_out4~dataout\ & \CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult3|auto_generated|mac_out4~dataout\,
	datab => \CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	combout => \CONTROLE|Mult3|auto_generated|op_1~0_combout\,
	cout => \CONTROLE|Mult3|auto_generated|op_1~1\);

-- Location: LCCOMB_X18_Y12_N2
\CONTROLE|Mult3|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult3|auto_generated|op_1~2_combout\ = (\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT19\ & ((\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT1\ & (\CONTROLE|Mult3|auto_generated|op_1~1\ & VCC)) # 
-- (!\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT1\ & (!\CONTROLE|Mult3|auto_generated|op_1~1\)))) # (!\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT19\ & ((\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT1\ & (!\CONTROLE|Mult3|auto_generated|op_1~1\)) # 
-- (!\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT1\ & ((\CONTROLE|Mult3|auto_generated|op_1~1\) # (GND)))))
-- \CONTROLE|Mult3|auto_generated|op_1~3\ = CARRY((\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT19\ & (!\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT1\ & !\CONTROLE|Mult3|auto_generated|op_1~1\)) # (!\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT19\ & 
-- ((!\CONTROLE|Mult3|auto_generated|op_1~1\) # (!\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT19\,
	datab => \CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT1\,
	datad => VCC,
	cin => \CONTROLE|Mult3|auto_generated|op_1~1\,
	combout => \CONTROLE|Mult3|auto_generated|op_1~2_combout\,
	cout => \CONTROLE|Mult3|auto_generated|op_1~3\);

-- Location: LCCOMB_X18_Y12_N4
\CONTROLE|Mult3|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult3|auto_generated|op_1~4_combout\ = ((\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT20\ $ (\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT2\ $ (!\CONTROLE|Mult3|auto_generated|op_1~3\)))) # (GND)
-- \CONTROLE|Mult3|auto_generated|op_1~5\ = CARRY((\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT20\ & ((\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT2\) # (!\CONTROLE|Mult3|auto_generated|op_1~3\))) # (!\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT20\ 
-- & (\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT2\ & !\CONTROLE|Mult3|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT20\,
	datab => \CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT2\,
	datad => VCC,
	cin => \CONTROLE|Mult3|auto_generated|op_1~3\,
	combout => \CONTROLE|Mult3|auto_generated|op_1~4_combout\,
	cout => \CONTROLE|Mult3|auto_generated|op_1~5\);

-- Location: LCCOMB_X18_Y12_N6
\CONTROLE|Mult3|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult3|auto_generated|op_1~6_combout\ = (\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT3\ & ((\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT21\ & (\CONTROLE|Mult3|auto_generated|op_1~5\ & VCC)) # 
-- (!\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT21\ & (!\CONTROLE|Mult3|auto_generated|op_1~5\)))) # (!\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT3\ & ((\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT21\ & (!\CONTROLE|Mult3|auto_generated|op_1~5\)) # 
-- (!\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT21\ & ((\CONTROLE|Mult3|auto_generated|op_1~5\) # (GND)))))
-- \CONTROLE|Mult3|auto_generated|op_1~7\ = CARRY((\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT3\ & (!\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT21\ & !\CONTROLE|Mult3|auto_generated|op_1~5\)) # (!\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT3\ & 
-- ((!\CONTROLE|Mult3|auto_generated|op_1~5\) # (!\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT3\,
	datab => \CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT21\,
	datad => VCC,
	cin => \CONTROLE|Mult3|auto_generated|op_1~5\,
	combout => \CONTROLE|Mult3|auto_generated|op_1~6_combout\,
	cout => \CONTROLE|Mult3|auto_generated|op_1~7\);

-- Location: LCCOMB_X18_Y12_N8
\CONTROLE|Mult3|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult3|auto_generated|op_1~8_combout\ = ((\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT4\ $ (\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT22\ $ (!\CONTROLE|Mult3|auto_generated|op_1~7\)))) # (GND)
-- \CONTROLE|Mult3|auto_generated|op_1~9\ = CARRY((\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT4\ & ((\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT22\) # (!\CONTROLE|Mult3|auto_generated|op_1~7\))) # (!\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT4\ & 
-- (\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT22\ & !\CONTROLE|Mult3|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT4\,
	datab => \CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \CONTROLE|Mult3|auto_generated|op_1~7\,
	combout => \CONTROLE|Mult3|auto_generated|op_1~8_combout\,
	cout => \CONTROLE|Mult3|auto_generated|op_1~9\);

-- Location: LCCOMB_X18_Y12_N10
\CONTROLE|Mult3|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult3|auto_generated|op_1~10_combout\ = (\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT5\ & ((\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT23\ & (\CONTROLE|Mult3|auto_generated|op_1~9\ & VCC)) # 
-- (!\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT23\ & (!\CONTROLE|Mult3|auto_generated|op_1~9\)))) # (!\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT5\ & ((\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT23\ & (!\CONTROLE|Mult3|auto_generated|op_1~9\)) # 
-- (!\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT23\ & ((\CONTROLE|Mult3|auto_generated|op_1~9\) # (GND)))))
-- \CONTROLE|Mult3|auto_generated|op_1~11\ = CARRY((\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT5\ & (!\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT23\ & !\CONTROLE|Mult3|auto_generated|op_1~9\)) # (!\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT5\ & 
-- ((!\CONTROLE|Mult3|auto_generated|op_1~9\) # (!\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT5\,
	datab => \CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \CONTROLE|Mult3|auto_generated|op_1~9\,
	combout => \CONTROLE|Mult3|auto_generated|op_1~10_combout\,
	cout => \CONTROLE|Mult3|auto_generated|op_1~11\);

-- Location: LCCOMB_X18_Y12_N12
\CONTROLE|Mult3|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult3|auto_generated|op_1~12_combout\ = ((\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT6\ $ (\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT24\ $ (!\CONTROLE|Mult3|auto_generated|op_1~11\)))) # (GND)
-- \CONTROLE|Mult3|auto_generated|op_1~13\ = CARRY((\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT6\ & ((\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT24\) # (!\CONTROLE|Mult3|auto_generated|op_1~11\))) # (!\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT6\ 
-- & (\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT24\ & !\CONTROLE|Mult3|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT6\,
	datab => \CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT24\,
	datad => VCC,
	cin => \CONTROLE|Mult3|auto_generated|op_1~11\,
	combout => \CONTROLE|Mult3|auto_generated|op_1~12_combout\,
	cout => \CONTROLE|Mult3|auto_generated|op_1~13\);

-- Location: LCCOMB_X18_Y12_N14
\CONTROLE|Mult3|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult3|auto_generated|op_1~14_combout\ = (\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT25\ & ((\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT7\ & (\CONTROLE|Mult3|auto_generated|op_1~13\ & VCC)) # 
-- (!\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT7\ & (!\CONTROLE|Mult3|auto_generated|op_1~13\)))) # (!\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT25\ & ((\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT7\ & (!\CONTROLE|Mult3|auto_generated|op_1~13\)) 
-- # (!\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT7\ & ((\CONTROLE|Mult3|auto_generated|op_1~13\) # (GND)))))
-- \CONTROLE|Mult3|auto_generated|op_1~15\ = CARRY((\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT25\ & (!\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT7\ & !\CONTROLE|Mult3|auto_generated|op_1~13\)) # (!\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT25\ & 
-- ((!\CONTROLE|Mult3|auto_generated|op_1~13\) # (!\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT25\,
	datab => \CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT7\,
	datad => VCC,
	cin => \CONTROLE|Mult3|auto_generated|op_1~13\,
	combout => \CONTROLE|Mult3|auto_generated|op_1~14_combout\,
	cout => \CONTROLE|Mult3|auto_generated|op_1~15\);

-- Location: LCCOMB_X18_Y12_N16
\CONTROLE|Mult3|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult3|auto_generated|op_1~16_combout\ = ((\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT26\ $ (\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT8\ $ (!\CONTROLE|Mult3|auto_generated|op_1~15\)))) # (GND)
-- \CONTROLE|Mult3|auto_generated|op_1~17\ = CARRY((\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT26\ & ((\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT8\) # (!\CONTROLE|Mult3|auto_generated|op_1~15\))) # 
-- (!\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT26\ & (\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT8\ & !\CONTROLE|Mult3|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT26\,
	datab => \CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT8\,
	datad => VCC,
	cin => \CONTROLE|Mult3|auto_generated|op_1~15\,
	combout => \CONTROLE|Mult3|auto_generated|op_1~16_combout\,
	cout => \CONTROLE|Mult3|auto_generated|op_1~17\);

-- Location: LCCOMB_X18_Y12_N18
\CONTROLE|Mult3|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult3|auto_generated|op_1~18_combout\ = (\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT9\ & ((\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT27\ & (\CONTROLE|Mult3|auto_generated|op_1~17\ & VCC)) # 
-- (!\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT27\ & (!\CONTROLE|Mult3|auto_generated|op_1~17\)))) # (!\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT9\ & ((\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT27\ & (!\CONTROLE|Mult3|auto_generated|op_1~17\)) 
-- # (!\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT27\ & ((\CONTROLE|Mult3|auto_generated|op_1~17\) # (GND)))))
-- \CONTROLE|Mult3|auto_generated|op_1~19\ = CARRY((\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT9\ & (!\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT27\ & !\CONTROLE|Mult3|auto_generated|op_1~17\)) # (!\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT9\ & 
-- ((!\CONTROLE|Mult3|auto_generated|op_1~17\) # (!\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT9\,
	datab => \CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT27\,
	datad => VCC,
	cin => \CONTROLE|Mult3|auto_generated|op_1~17\,
	combout => \CONTROLE|Mult3|auto_generated|op_1~18_combout\,
	cout => \CONTROLE|Mult3|auto_generated|op_1~19\);

-- Location: LCCOMB_X18_Y12_N20
\CONTROLE|Mult3|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult3|auto_generated|op_1~20_combout\ = ((\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT28\ $ (\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT10\ $ (!\CONTROLE|Mult3|auto_generated|op_1~19\)))) # (GND)
-- \CONTROLE|Mult3|auto_generated|op_1~21\ = CARRY((\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT28\ & ((\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT10\) # (!\CONTROLE|Mult3|auto_generated|op_1~19\))) # 
-- (!\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT28\ & (\CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT10\ & !\CONTROLE|Mult3|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT28\,
	datab => \CONTROLE|Mult3|auto_generated|mac_out4~DATAOUT10\,
	datad => VCC,
	cin => \CONTROLE|Mult3|auto_generated|op_1~19\,
	combout => \CONTROLE|Mult3|auto_generated|op_1~20_combout\,
	cout => \CONTROLE|Mult3|auto_generated|op_1~21\);

-- Location: LCCOMB_X18_Y12_N22
\CONTROLE|Mult3|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult3|auto_generated|op_1~22_combout\ = (\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT29\ & ((\CONTROLE|Mult3|auto_generated|op_2~0_combout\ & (!\CONTROLE|Mult3|auto_generated|op_1~21\)) # (!\CONTROLE|Mult3|auto_generated|op_2~0_combout\ & 
-- ((\CONTROLE|Mult3|auto_generated|op_1~21\) # (GND))))) # (!\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT29\ & ((\CONTROLE|Mult3|auto_generated|op_2~0_combout\ & (\CONTROLE|Mult3|auto_generated|op_1~21\ & VCC)) # 
-- (!\CONTROLE|Mult3|auto_generated|op_2~0_combout\ & (!\CONTROLE|Mult3|auto_generated|op_1~21\))))
-- \CONTROLE|Mult3|auto_generated|op_1~23\ = CARRY((\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT29\ & ((!\CONTROLE|Mult3|auto_generated|op_1~21\) # (!\CONTROLE|Mult3|auto_generated|op_2~0_combout\))) # (!\CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT29\ 
-- & (!\CONTROLE|Mult3|auto_generated|op_2~0_combout\ & !\CONTROLE|Mult3|auto_generated|op_1~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult3|auto_generated|mac_out2~DATAOUT29\,
	datab => \CONTROLE|Mult3|auto_generated|op_2~0_combout\,
	datad => VCC,
	cin => \CONTROLE|Mult3|auto_generated|op_1~21\,
	combout => \CONTROLE|Mult3|auto_generated|op_1~22_combout\,
	cout => \CONTROLE|Mult3|auto_generated|op_1~23\);

-- Location: LCCOMB_X18_Y12_N24
\CONTROLE|Mult3|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult3|auto_generated|op_1~24_combout\ = (\CONTROLE|Mult3|auto_generated|op_2~2_combout\ & ((GND) # (!\CONTROLE|Mult3|auto_generated|op_1~23\))) # (!\CONTROLE|Mult3|auto_generated|op_2~2_combout\ & (\CONTROLE|Mult3|auto_generated|op_1~23\ $ 
-- (GND)))
-- \CONTROLE|Mult3|auto_generated|op_1~25\ = CARRY((\CONTROLE|Mult3|auto_generated|op_2~2_combout\) # (!\CONTROLE|Mult3|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult3|auto_generated|op_2~2_combout\,
	datad => VCC,
	cin => \CONTROLE|Mult3|auto_generated|op_1~23\,
	combout => \CONTROLE|Mult3|auto_generated|op_1~24_combout\,
	cout => \CONTROLE|Mult3|auto_generated|op_1~25\);

-- Location: LCCOMB_X18_Y12_N26
\CONTROLE|Mult3|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult3|auto_generated|op_1~26_combout\ = \CONTROLE|Mult3|auto_generated|op_2~4_combout\ $ (!\CONTROLE|Mult3|auto_generated|op_1~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult3|auto_generated|op_2~4_combout\,
	cin => \CONTROLE|Mult3|auto_generated|op_1~25\,
	combout => \CONTROLE|Mult3|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X19_Y12_N4
\CONTROLE|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|WideOr0~1_combout\ = (\CONTROLE|Mult3|auto_generated|w179w\(2)) # ((\CONTROLE|Mult3|auto_generated|w179w\(4)) # ((\CONTROLE|Mult3|auto_generated|w179w\(7)) # (\CONTROLE|Mult3|auto_generated|w179w\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult3|auto_generated|w179w\(2),
	datab => \CONTROLE|Mult3|auto_generated|w179w\(4),
	datac => \CONTROLE|Mult3|auto_generated|w179w\(7),
	datad => \CONTROLE|Mult3|auto_generated|w179w\(8),
	combout => \CONTROLE|WideOr0~1_combout\);

-- Location: LCCOMB_X19_Y12_N2
\CONTROLE|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|WideOr0~0_combout\ = (\maVin|o_data\(0)) # ((\CONTROLE|Mult3|auto_generated|w179w\(5)) # ((\CONTROLE|Mult3|auto_generated|w179w\(6)) # (\maVin|o_data\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(0),
	datab => \CONTROLE|Mult3|auto_generated|w179w\(5),
	datac => \CONTROLE|Mult3|auto_generated|w179w\(6),
	datad => \maVin|o_data\(1),
	combout => \CONTROLE|WideOr0~0_combout\);

-- Location: LCCOMB_X19_Y12_N6
\CONTROLE|WideOr0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|WideOr0~2_combout\ = (\CONTROLE|WideOr0~1_combout\) # ((\CONTROLE|WideOr0~0_combout\) # ((\CONTROLE|Mult3|auto_generated|w179w\(3)) # (\CONTROLE|Mult3|auto_generated|w179w\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|WideOr0~1_combout\,
	datab => \CONTROLE|WideOr0~0_combout\,
	datac => \CONTROLE|Mult3|auto_generated|w179w\(3),
	datad => \CONTROLE|Mult3|auto_generated|w179w\(9),
	combout => \CONTROLE|WideOr0~2_combout\);

-- Location: LCCOMB_X19_Y12_N8
\CONTROLE|Add2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add2~1_cout\ = CARRY((\CONTROLE|WideOr0~2_combout\ & \CONTROLE|Mult3|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|WideOr0~2_combout\,
	datab => \CONTROLE|Mult3|auto_generated|op_1~26_combout\,
	datad => VCC,
	cout => \CONTROLE|Add2~1_cout\);

-- Location: LCCOMB_X19_Y12_N10
\CONTROLE|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add2~2_combout\ = (\CONTROLE|Mult3|auto_generated|w179w\(10) & (!\CONTROLE|Add2~1_cout\)) # (!\CONTROLE|Mult3|auto_generated|w179w\(10) & ((\CONTROLE|Add2~1_cout\) # (GND)))
-- \CONTROLE|Add2~3\ = CARRY((!\CONTROLE|Add2~1_cout\) # (!\CONTROLE|Mult3|auto_generated|w179w\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult3|auto_generated|w179w\(10),
	datad => VCC,
	cin => \CONTROLE|Add2~1_cout\,
	combout => \CONTROLE|Add2~2_combout\,
	cout => \CONTROLE|Add2~3\);

-- Location: LCCOMB_X19_Y12_N12
\CONTROLE|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add2~4_combout\ = (\CONTROLE|Mult3|auto_generated|w179w\(11) & (\CONTROLE|Add2~3\ $ (GND))) # (!\CONTROLE|Mult3|auto_generated|w179w\(11) & (!\CONTROLE|Add2~3\ & VCC))
-- \CONTROLE|Add2~5\ = CARRY((\CONTROLE|Mult3|auto_generated|w179w\(11) & !\CONTROLE|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult3|auto_generated|w179w\(11),
	datad => VCC,
	cin => \CONTROLE|Add2~3\,
	combout => \CONTROLE|Add2~4_combout\,
	cout => \CONTROLE|Add2~5\);

-- Location: LCCOMB_X19_Y12_N14
\CONTROLE|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add2~6_combout\ = (\CONTROLE|Mult3|auto_generated|w179w\(12) & (!\CONTROLE|Add2~5\)) # (!\CONTROLE|Mult3|auto_generated|w179w\(12) & ((\CONTROLE|Add2~5\) # (GND)))
-- \CONTROLE|Add2~7\ = CARRY((!\CONTROLE|Add2~5\) # (!\CONTROLE|Mult3|auto_generated|w179w\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult3|auto_generated|w179w\(12),
	datad => VCC,
	cin => \CONTROLE|Add2~5\,
	combout => \CONTROLE|Add2~6_combout\,
	cout => \CONTROLE|Add2~7\);

-- Location: LCCOMB_X19_Y12_N16
\CONTROLE|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add2~8_combout\ = (\CONTROLE|Mult3|auto_generated|w179w\(13) & (\CONTROLE|Add2~7\ $ (GND))) # (!\CONTROLE|Mult3|auto_generated|w179w\(13) & (!\CONTROLE|Add2~7\ & VCC))
-- \CONTROLE|Add2~9\ = CARRY((\CONTROLE|Mult3|auto_generated|w179w\(13) & !\CONTROLE|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult3|auto_generated|w179w\(13),
	datad => VCC,
	cin => \CONTROLE|Add2~7\,
	combout => \CONTROLE|Add2~8_combout\,
	cout => \CONTROLE|Add2~9\);

-- Location: LCCOMB_X19_Y12_N18
\CONTROLE|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add2~10_combout\ = (\CONTROLE|Mult3|auto_generated|w179w\(14) & (!\CONTROLE|Add2~9\)) # (!\CONTROLE|Mult3|auto_generated|w179w\(14) & ((\CONTROLE|Add2~9\) # (GND)))
-- \CONTROLE|Add2~11\ = CARRY((!\CONTROLE|Add2~9\) # (!\CONTROLE|Mult3|auto_generated|w179w\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult3|auto_generated|w179w\(14),
	datad => VCC,
	cin => \CONTROLE|Add2~9\,
	combout => \CONTROLE|Add2~10_combout\,
	cout => \CONTROLE|Add2~11\);

-- Location: LCCOMB_X19_Y12_N20
\CONTROLE|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add2~12_combout\ = (\CONTROLE|Mult3|auto_generated|w179w\(15) & (\CONTROLE|Add2~11\ $ (GND))) # (!\CONTROLE|Mult3|auto_generated|w179w\(15) & (!\CONTROLE|Add2~11\ & VCC))
-- \CONTROLE|Add2~13\ = CARRY((\CONTROLE|Mult3|auto_generated|w179w\(15) & !\CONTROLE|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult3|auto_generated|w179w\(15),
	datad => VCC,
	cin => \CONTROLE|Add2~11\,
	combout => \CONTROLE|Add2~12_combout\,
	cout => \CONTROLE|Add2~13\);

-- Location: LCCOMB_X19_Y12_N22
\CONTROLE|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add2~14_combout\ = (\CONTROLE|Mult3|auto_generated|w179w\(16) & (!\CONTROLE|Add2~13\)) # (!\CONTROLE|Mult3|auto_generated|w179w\(16) & ((\CONTROLE|Add2~13\) # (GND)))
-- \CONTROLE|Add2~15\ = CARRY((!\CONTROLE|Add2~13\) # (!\CONTROLE|Mult3|auto_generated|w179w\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult3|auto_generated|w179w\(16),
	datad => VCC,
	cin => \CONTROLE|Add2~13\,
	combout => \CONTROLE|Add2~14_combout\,
	cout => \CONTROLE|Add2~15\);

-- Location: LCCOMB_X19_Y12_N24
\CONTROLE|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add2~16_combout\ = (\CONTROLE|Mult3|auto_generated|w179w\(17) & (\CONTROLE|Add2~15\ $ (GND))) # (!\CONTROLE|Mult3|auto_generated|w179w\(17) & (!\CONTROLE|Add2~15\ & VCC))
-- \CONTROLE|Add2~17\ = CARRY((\CONTROLE|Mult3|auto_generated|w179w\(17) & !\CONTROLE|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult3|auto_generated|w179w\(17),
	datad => VCC,
	cin => \CONTROLE|Add2~15\,
	combout => \CONTROLE|Add2~16_combout\,
	cout => \CONTROLE|Add2~17\);

-- Location: LCCOMB_X19_Y12_N26
\CONTROLE|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add2~18_combout\ = (\CONTROLE|Mult3|auto_generated|op_1~0_combout\ & (!\CONTROLE|Add2~17\)) # (!\CONTROLE|Mult3|auto_generated|op_1~0_combout\ & ((\CONTROLE|Add2~17\) # (GND)))
-- \CONTROLE|Add2~19\ = CARRY((!\CONTROLE|Add2~17\) # (!\CONTROLE|Mult3|auto_generated|op_1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult3|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \CONTROLE|Add2~17\,
	combout => \CONTROLE|Add2~18_combout\,
	cout => \CONTROLE|Add2~19\);

-- Location: LCCOMB_X19_Y12_N28
\CONTROLE|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add2~20_combout\ = (\CONTROLE|Mult3|auto_generated|op_1~2_combout\ & (\CONTROLE|Add2~19\ $ (GND))) # (!\CONTROLE|Mult3|auto_generated|op_1~2_combout\ & (!\CONTROLE|Add2~19\ & VCC))
-- \CONTROLE|Add2~21\ = CARRY((\CONTROLE|Mult3|auto_generated|op_1~2_combout\ & !\CONTROLE|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult3|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \CONTROLE|Add2~19\,
	combout => \CONTROLE|Add2~20_combout\,
	cout => \CONTROLE|Add2~21\);

-- Location: LCCOMB_X19_Y12_N30
\CONTROLE|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add2~22_combout\ = (\CONTROLE|Mult3|auto_generated|op_1~4_combout\ & (!\CONTROLE|Add2~21\)) # (!\CONTROLE|Mult3|auto_generated|op_1~4_combout\ & ((\CONTROLE|Add2~21\) # (GND)))
-- \CONTROLE|Add2~23\ = CARRY((!\CONTROLE|Add2~21\) # (!\CONTROLE|Mult3|auto_generated|op_1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult3|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \CONTROLE|Add2~21\,
	combout => \CONTROLE|Add2~22_combout\,
	cout => \CONTROLE|Add2~23\);

-- Location: LCCOMB_X19_Y11_N0
\CONTROLE|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add2~24_combout\ = (\CONTROLE|Mult3|auto_generated|op_1~6_combout\ & (\CONTROLE|Add2~23\ $ (GND))) # (!\CONTROLE|Mult3|auto_generated|op_1~6_combout\ & (!\CONTROLE|Add2~23\ & VCC))
-- \CONTROLE|Add2~25\ = CARRY((\CONTROLE|Mult3|auto_generated|op_1~6_combout\ & !\CONTROLE|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult3|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \CONTROLE|Add2~23\,
	combout => \CONTROLE|Add2~24_combout\,
	cout => \CONTROLE|Add2~25\);

-- Location: LCCOMB_X19_Y11_N2
\CONTROLE|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add2~26_combout\ = (\CONTROLE|Mult3|auto_generated|op_1~8_combout\ & (!\CONTROLE|Add2~25\)) # (!\CONTROLE|Mult3|auto_generated|op_1~8_combout\ & ((\CONTROLE|Add2~25\) # (GND)))
-- \CONTROLE|Add2~27\ = CARRY((!\CONTROLE|Add2~25\) # (!\CONTROLE|Mult3|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult3|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \CONTROLE|Add2~25\,
	combout => \CONTROLE|Add2~26_combout\,
	cout => \CONTROLE|Add2~27\);

-- Location: LCCOMB_X19_Y11_N4
\CONTROLE|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add2~28_combout\ = (\CONTROLE|Mult3|auto_generated|op_1~10_combout\ & (\CONTROLE|Add2~27\ $ (GND))) # (!\CONTROLE|Mult3|auto_generated|op_1~10_combout\ & (!\CONTROLE|Add2~27\ & VCC))
-- \CONTROLE|Add2~29\ = CARRY((\CONTROLE|Mult3|auto_generated|op_1~10_combout\ & !\CONTROLE|Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult3|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \CONTROLE|Add2~27\,
	combout => \CONTROLE|Add2~28_combout\,
	cout => \CONTROLE|Add2~29\);

-- Location: LCCOMB_X19_Y11_N6
\CONTROLE|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add2~30_combout\ = (\CONTROLE|Mult3|auto_generated|op_1~12_combout\ & (!\CONTROLE|Add2~29\)) # (!\CONTROLE|Mult3|auto_generated|op_1~12_combout\ & ((\CONTROLE|Add2~29\) # (GND)))
-- \CONTROLE|Add2~31\ = CARRY((!\CONTROLE|Add2~29\) # (!\CONTROLE|Mult3|auto_generated|op_1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult3|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \CONTROLE|Add2~29\,
	combout => \CONTROLE|Add2~30_combout\,
	cout => \CONTROLE|Add2~31\);

-- Location: LCCOMB_X19_Y11_N8
\CONTROLE|Add2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add2~32_combout\ = (\CONTROLE|Mult3|auto_generated|op_1~14_combout\ & (\CONTROLE|Add2~31\ $ (GND))) # (!\CONTROLE|Mult3|auto_generated|op_1~14_combout\ & (!\CONTROLE|Add2~31\ & VCC))
-- \CONTROLE|Add2~33\ = CARRY((\CONTROLE|Mult3|auto_generated|op_1~14_combout\ & !\CONTROLE|Add2~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult3|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \CONTROLE|Add2~31\,
	combout => \CONTROLE|Add2~32_combout\,
	cout => \CONTROLE|Add2~33\);

-- Location: LCCOMB_X19_Y11_N10
\CONTROLE|Add2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add2~34_combout\ = (\CONTROLE|Mult3|auto_generated|op_1~16_combout\ & (!\CONTROLE|Add2~33\)) # (!\CONTROLE|Mult3|auto_generated|op_1~16_combout\ & ((\CONTROLE|Add2~33\) # (GND)))
-- \CONTROLE|Add2~35\ = CARRY((!\CONTROLE|Add2~33\) # (!\CONTROLE|Mult3|auto_generated|op_1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult3|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \CONTROLE|Add2~33\,
	combout => \CONTROLE|Add2~34_combout\,
	cout => \CONTROLE|Add2~35\);

-- Location: LCCOMB_X19_Y11_N12
\CONTROLE|Add2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add2~36_combout\ = (\CONTROLE|Mult3|auto_generated|op_1~18_combout\ & (\CONTROLE|Add2~35\ $ (GND))) # (!\CONTROLE|Mult3|auto_generated|op_1~18_combout\ & (!\CONTROLE|Add2~35\ & VCC))
-- \CONTROLE|Add2~37\ = CARRY((\CONTROLE|Mult3|auto_generated|op_1~18_combout\ & !\CONTROLE|Add2~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult3|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \CONTROLE|Add2~35\,
	combout => \CONTROLE|Add2~36_combout\,
	cout => \CONTROLE|Add2~37\);

-- Location: LCCOMB_X19_Y11_N14
\CONTROLE|Add2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add2~38_combout\ = (\CONTROLE|Mult3|auto_generated|op_1~20_combout\ & (!\CONTROLE|Add2~37\)) # (!\CONTROLE|Mult3|auto_generated|op_1~20_combout\ & ((\CONTROLE|Add2~37\) # (GND)))
-- \CONTROLE|Add2~39\ = CARRY((!\CONTROLE|Add2~37\) # (!\CONTROLE|Mult3|auto_generated|op_1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult3|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \CONTROLE|Add2~37\,
	combout => \CONTROLE|Add2~38_combout\,
	cout => \CONTROLE|Add2~39\);

-- Location: LCCOMB_X19_Y11_N16
\CONTROLE|Add2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add2~40_combout\ = (\CONTROLE|Mult3|auto_generated|op_1~22_combout\ & (\CONTROLE|Add2~39\ $ (GND))) # (!\CONTROLE|Mult3|auto_generated|op_1~22_combout\ & (!\CONTROLE|Add2~39\ & VCC))
-- \CONTROLE|Add2~41\ = CARRY((\CONTROLE|Mult3|auto_generated|op_1~22_combout\ & !\CONTROLE|Add2~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult3|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \CONTROLE|Add2~39\,
	combout => \CONTROLE|Add2~40_combout\,
	cout => \CONTROLE|Add2~41\);

-- Location: LCCOMB_X19_Y11_N18
\CONTROLE|Add2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add2~42_combout\ = (\CONTROLE|Mult3|auto_generated|op_1~24_combout\ & (!\CONTROLE|Add2~41\)) # (!\CONTROLE|Mult3|auto_generated|op_1~24_combout\ & ((\CONTROLE|Add2~41\) # (GND)))
-- \CONTROLE|Add2~43\ = CARRY((!\CONTROLE|Add2~41\) # (!\CONTROLE|Mult3|auto_generated|op_1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult3|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \CONTROLE|Add2~41\,
	combout => \CONTROLE|Add2~42_combout\,
	cout => \CONTROLE|Add2~43\);

-- Location: LCCOMB_X19_Y11_N20
\CONTROLE|Add2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add2~44_combout\ = (\CONTROLE|Mult3|auto_generated|op_1~26_combout\ & (\CONTROLE|Add2~43\ $ (GND))) # (!\CONTROLE|Mult3|auto_generated|op_1~26_combout\ & (!\CONTROLE|Add2~43\ & VCC))
-- \CONTROLE|Add2~45\ = CARRY((\CONTROLE|Mult3|auto_generated|op_1~26_combout\ & !\CONTROLE|Add2~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult3|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \CONTROLE|Add2~43\,
	combout => \CONTROLE|Add2~44_combout\,
	cout => \CONTROLE|Add2~45\);

-- Location: LCCOMB_X19_Y11_N22
\CONTROLE|Add2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add2~46_combout\ = \CONTROLE|Mult3|auto_generated|op_1~26_combout\ $ (\CONTROLE|Add2~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult3|auto_generated|op_1~26_combout\,
	cin => \CONTROLE|Add2~45\,
	combout => \CONTROLE|Add2~46_combout\);

-- Location: LCCOMB_X19_Y8_N8
\CONTROLE|IREF~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|IREF~0_combout\ = \CONTROLE|Add2~2_combout\ $ (\CONTROLE|Add2~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add2~2_combout\,
	datad => \CONTROLE|Add2~46_combout\,
	combout => \CONTROLE|IREF~0_combout\);

-- Location: LCCOMB_X19_Y8_N10
\CONTROLE|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add3~0_combout\ = (\CONTROLE|IREF~0_combout\ & (\CONTROLE|Add2~46_combout\ $ (VCC))) # (!\CONTROLE|IREF~0_combout\ & (\CONTROLE|Add2~46_combout\ & VCC))
-- \CONTROLE|Add3~1\ = CARRY((\CONTROLE|IREF~0_combout\ & \CONTROLE|Add2~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|IREF~0_combout\,
	datab => \CONTROLE|Add2~46_combout\,
	datad => VCC,
	combout => \CONTROLE|Add3~0_combout\,
	cout => \CONTROLE|Add3~1\);

-- Location: LCCOMB_X19_Y8_N12
\CONTROLE|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add3~2_combout\ = (\CONTROLE|Add3~1\ & (\CONTROLE|Add2~46_combout\ $ ((!\CONTROLE|Add2~4_combout\)))) # (!\CONTROLE|Add3~1\ & ((\CONTROLE|Add2~46_combout\ $ (\CONTROLE|Add2~4_combout\)) # (GND)))
-- \CONTROLE|Add3~3\ = CARRY((\CONTROLE|Add2~46_combout\ $ (!\CONTROLE|Add2~4_combout\)) # (!\CONTROLE|Add3~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add2~46_combout\,
	datab => \CONTROLE|Add2~4_combout\,
	datad => VCC,
	cin => \CONTROLE|Add3~1\,
	combout => \CONTROLE|Add3~2_combout\,
	cout => \CONTROLE|Add3~3\);

-- Location: LCCOMB_X19_Y8_N14
\CONTROLE|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add3~4_combout\ = (\CONTROLE|Add3~3\ & ((\CONTROLE|Add2~6_combout\ $ (\CONTROLE|Add2~46_combout\)))) # (!\CONTROLE|Add3~3\ & (\CONTROLE|Add2~6_combout\ $ (\CONTROLE|Add2~46_combout\ $ (VCC))))
-- \CONTROLE|Add3~5\ = CARRY((!\CONTROLE|Add3~3\ & (\CONTROLE|Add2~6_combout\ $ (\CONTROLE|Add2~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add2~6_combout\,
	datab => \CONTROLE|Add2~46_combout\,
	datad => VCC,
	cin => \CONTROLE|Add3~3\,
	combout => \CONTROLE|Add3~4_combout\,
	cout => \CONTROLE|Add3~5\);

-- Location: LCCOMB_X19_Y8_N16
\CONTROLE|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add3~6_combout\ = (\CONTROLE|Add3~5\ & (\CONTROLE|Add2~8_combout\ $ ((!\CONTROLE|Add2~46_combout\)))) # (!\CONTROLE|Add3~5\ & ((\CONTROLE|Add2~8_combout\ $ (\CONTROLE|Add2~46_combout\)) # (GND)))
-- \CONTROLE|Add3~7\ = CARRY((\CONTROLE|Add2~8_combout\ $ (!\CONTROLE|Add2~46_combout\)) # (!\CONTROLE|Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add2~8_combout\,
	datab => \CONTROLE|Add2~46_combout\,
	datad => VCC,
	cin => \CONTROLE|Add3~5\,
	combout => \CONTROLE|Add3~6_combout\,
	cout => \CONTROLE|Add3~7\);

-- Location: LCCOMB_X19_Y8_N18
\CONTROLE|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add3~8_combout\ = (\CONTROLE|Add3~7\ & ((\CONTROLE|Add2~10_combout\ $ (\CONTROLE|Add2~46_combout\)))) # (!\CONTROLE|Add3~7\ & (\CONTROLE|Add2~10_combout\ $ (\CONTROLE|Add2~46_combout\ $ (VCC))))
-- \CONTROLE|Add3~9\ = CARRY((!\CONTROLE|Add3~7\ & (\CONTROLE|Add2~10_combout\ $ (\CONTROLE|Add2~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add2~10_combout\,
	datab => \CONTROLE|Add2~46_combout\,
	datad => VCC,
	cin => \CONTROLE|Add3~7\,
	combout => \CONTROLE|Add3~8_combout\,
	cout => \CONTROLE|Add3~9\);

-- Location: LCCOMB_X19_Y8_N20
\CONTROLE|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add3~10_combout\ = (\CONTROLE|Add3~9\ & (\CONTROLE|Add2~46_combout\ $ ((!\CONTROLE|Add2~12_combout\)))) # (!\CONTROLE|Add3~9\ & ((\CONTROLE|Add2~46_combout\ $ (\CONTROLE|Add2~12_combout\)) # (GND)))
-- \CONTROLE|Add3~11\ = CARRY((\CONTROLE|Add2~46_combout\ $ (!\CONTROLE|Add2~12_combout\)) # (!\CONTROLE|Add3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add2~46_combout\,
	datab => \CONTROLE|Add2~12_combout\,
	datad => VCC,
	cin => \CONTROLE|Add3~9\,
	combout => \CONTROLE|Add3~10_combout\,
	cout => \CONTROLE|Add3~11\);

-- Location: LCCOMB_X19_Y8_N22
\CONTROLE|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add3~12_combout\ = (\CONTROLE|Add3~11\ & ((\CONTROLE|Add2~14_combout\ $ (\CONTROLE|Add2~46_combout\)))) # (!\CONTROLE|Add3~11\ & (\CONTROLE|Add2~14_combout\ $ (\CONTROLE|Add2~46_combout\ $ (VCC))))
-- \CONTROLE|Add3~13\ = CARRY((!\CONTROLE|Add3~11\ & (\CONTROLE|Add2~14_combout\ $ (\CONTROLE|Add2~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add2~14_combout\,
	datab => \CONTROLE|Add2~46_combout\,
	datad => VCC,
	cin => \CONTROLE|Add3~11\,
	combout => \CONTROLE|Add3~12_combout\,
	cout => \CONTROLE|Add3~13\);

-- Location: LCCOMB_X19_Y8_N24
\CONTROLE|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add3~14_combout\ = (\CONTROLE|Add3~13\ & (\CONTROLE|Add2~46_combout\ $ ((!\CONTROLE|Add2~16_combout\)))) # (!\CONTROLE|Add3~13\ & ((\CONTROLE|Add2~46_combout\ $ (\CONTROLE|Add2~16_combout\)) # (GND)))
-- \CONTROLE|Add3~15\ = CARRY((\CONTROLE|Add2~46_combout\ $ (!\CONTROLE|Add2~16_combout\)) # (!\CONTROLE|Add3~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add2~46_combout\,
	datab => \CONTROLE|Add2~16_combout\,
	datad => VCC,
	cin => \CONTROLE|Add3~13\,
	combout => \CONTROLE|Add3~14_combout\,
	cout => \CONTROLE|Add3~15\);

-- Location: LCCOMB_X19_Y8_N26
\CONTROLE|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add3~16_combout\ = (\CONTROLE|Add3~15\ & ((\CONTROLE|Add2~18_combout\ $ (\CONTROLE|Add2~46_combout\)))) # (!\CONTROLE|Add3~15\ & (\CONTROLE|Add2~18_combout\ $ (\CONTROLE|Add2~46_combout\ $ (VCC))))
-- \CONTROLE|Add3~17\ = CARRY((!\CONTROLE|Add3~15\ & (\CONTROLE|Add2~18_combout\ $ (\CONTROLE|Add2~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add2~18_combout\,
	datab => \CONTROLE|Add2~46_combout\,
	datad => VCC,
	cin => \CONTROLE|Add3~15\,
	combout => \CONTROLE|Add3~16_combout\,
	cout => \CONTROLE|Add3~17\);

-- Location: LCCOMB_X19_Y8_N28
\CONTROLE|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add3~18_combout\ = (\CONTROLE|Add3~17\ & (\CONTROLE|Add2~20_combout\ $ ((!\CONTROLE|Add2~46_combout\)))) # (!\CONTROLE|Add3~17\ & ((\CONTROLE|Add2~20_combout\ $ (\CONTROLE|Add2~46_combout\)) # (GND)))
-- \CONTROLE|Add3~19\ = CARRY((\CONTROLE|Add2~20_combout\ $ (!\CONTROLE|Add2~46_combout\)) # (!\CONTROLE|Add3~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add2~20_combout\,
	datab => \CONTROLE|Add2~46_combout\,
	datad => VCC,
	cin => \CONTROLE|Add3~17\,
	combout => \CONTROLE|Add3~18_combout\,
	cout => \CONTROLE|Add3~19\);

-- Location: LCCOMB_X19_Y8_N30
\CONTROLE|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add3~20_combout\ = (\CONTROLE|Add3~19\ & ((\CONTROLE|Add2~22_combout\ $ (\CONTROLE|Add2~46_combout\)))) # (!\CONTROLE|Add3~19\ & (\CONTROLE|Add2~22_combout\ $ (\CONTROLE|Add2~46_combout\ $ (VCC))))
-- \CONTROLE|Add3~21\ = CARRY((!\CONTROLE|Add3~19\ & (\CONTROLE|Add2~22_combout\ $ (\CONTROLE|Add2~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add2~22_combout\,
	datab => \CONTROLE|Add2~46_combout\,
	datad => VCC,
	cin => \CONTROLE|Add3~19\,
	combout => \CONTROLE|Add3~20_combout\,
	cout => \CONTROLE|Add3~21\);

-- Location: LCCOMB_X19_Y7_N0
\CONTROLE|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add3~22_combout\ = (\CONTROLE|Add3~21\ & (\CONTROLE|Add2~46_combout\ $ ((!\CONTROLE|Add2~24_combout\)))) # (!\CONTROLE|Add3~21\ & ((\CONTROLE|Add2~46_combout\ $ (\CONTROLE|Add2~24_combout\)) # (GND)))
-- \CONTROLE|Add3~23\ = CARRY((\CONTROLE|Add2~46_combout\ $ (!\CONTROLE|Add2~24_combout\)) # (!\CONTROLE|Add3~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add2~46_combout\,
	datab => \CONTROLE|Add2~24_combout\,
	datad => VCC,
	cin => \CONTROLE|Add3~21\,
	combout => \CONTROLE|Add3~22_combout\,
	cout => \CONTROLE|Add3~23\);

-- Location: LCCOMB_X19_Y7_N2
\CONTROLE|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add3~24_combout\ = (\CONTROLE|Add3~23\ & ((\CONTROLE|Add2~46_combout\ $ (\CONTROLE|Add2~26_combout\)))) # (!\CONTROLE|Add3~23\ & (\CONTROLE|Add2~46_combout\ $ (\CONTROLE|Add2~26_combout\ $ (VCC))))
-- \CONTROLE|Add3~25\ = CARRY((!\CONTROLE|Add3~23\ & (\CONTROLE|Add2~46_combout\ $ (\CONTROLE|Add2~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add2~46_combout\,
	datab => \CONTROLE|Add2~26_combout\,
	datad => VCC,
	cin => \CONTROLE|Add3~23\,
	combout => \CONTROLE|Add3~24_combout\,
	cout => \CONTROLE|Add3~25\);

-- Location: LCCOMB_X19_Y7_N4
\CONTROLE|Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add3~26_combout\ = (\CONTROLE|Add3~25\ & (\CONTROLE|Add2~28_combout\ $ ((!\CONTROLE|Add2~46_combout\)))) # (!\CONTROLE|Add3~25\ & ((\CONTROLE|Add2~28_combout\ $ (\CONTROLE|Add2~46_combout\)) # (GND)))
-- \CONTROLE|Add3~27\ = CARRY((\CONTROLE|Add2~28_combout\ $ (!\CONTROLE|Add2~46_combout\)) # (!\CONTROLE|Add3~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add2~28_combout\,
	datab => \CONTROLE|Add2~46_combout\,
	datad => VCC,
	cin => \CONTROLE|Add3~25\,
	combout => \CONTROLE|Add3~26_combout\,
	cout => \CONTROLE|Add3~27\);

-- Location: LCCOMB_X19_Y7_N6
\CONTROLE|Add3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add3~28_combout\ = (\CONTROLE|Add3~27\ & ((\CONTROLE|Add2~46_combout\ $ (\CONTROLE|Add2~30_combout\)))) # (!\CONTROLE|Add3~27\ & (\CONTROLE|Add2~46_combout\ $ (\CONTROLE|Add2~30_combout\ $ (VCC))))
-- \CONTROLE|Add3~29\ = CARRY((!\CONTROLE|Add3~27\ & (\CONTROLE|Add2~46_combout\ $ (\CONTROLE|Add2~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add2~46_combout\,
	datab => \CONTROLE|Add2~30_combout\,
	datad => VCC,
	cin => \CONTROLE|Add3~27\,
	combout => \CONTROLE|Add3~28_combout\,
	cout => \CONTROLE|Add3~29\);

-- Location: LCCOMB_X19_Y7_N8
\CONTROLE|Add3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add3~30_combout\ = (\CONTROLE|Add3~29\ & (\CONTROLE|Add2~46_combout\ $ ((!\CONTROLE|Add2~32_combout\)))) # (!\CONTROLE|Add3~29\ & ((\CONTROLE|Add2~46_combout\ $ (\CONTROLE|Add2~32_combout\)) # (GND)))
-- \CONTROLE|Add3~31\ = CARRY((\CONTROLE|Add2~46_combout\ $ (!\CONTROLE|Add2~32_combout\)) # (!\CONTROLE|Add3~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add2~46_combout\,
	datab => \CONTROLE|Add2~32_combout\,
	datad => VCC,
	cin => \CONTROLE|Add3~29\,
	combout => \CONTROLE|Add3~30_combout\,
	cout => \CONTROLE|Add3~31\);

-- Location: LCCOMB_X19_Y7_N10
\CONTROLE|Add3~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add3~32_combout\ = (\CONTROLE|Add3~31\ & ((\CONTROLE|Add2~46_combout\ $ (\CONTROLE|Add2~34_combout\)))) # (!\CONTROLE|Add3~31\ & (\CONTROLE|Add2~46_combout\ $ (\CONTROLE|Add2~34_combout\ $ (VCC))))
-- \CONTROLE|Add3~33\ = CARRY((!\CONTROLE|Add3~31\ & (\CONTROLE|Add2~46_combout\ $ (\CONTROLE|Add2~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add2~46_combout\,
	datab => \CONTROLE|Add2~34_combout\,
	datad => VCC,
	cin => \CONTROLE|Add3~31\,
	combout => \CONTROLE|Add3~32_combout\,
	cout => \CONTROLE|Add3~33\);

-- Location: LCCOMB_X19_Y7_N12
\CONTROLE|Add3~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add3~34_combout\ = (\CONTROLE|Add3~33\ & (\CONTROLE|Add2~46_combout\ $ ((!\CONTROLE|Add2~36_combout\)))) # (!\CONTROLE|Add3~33\ & ((\CONTROLE|Add2~46_combout\ $ (\CONTROLE|Add2~36_combout\)) # (GND)))
-- \CONTROLE|Add3~35\ = CARRY((\CONTROLE|Add2~46_combout\ $ (!\CONTROLE|Add2~36_combout\)) # (!\CONTROLE|Add3~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add2~46_combout\,
	datab => \CONTROLE|Add2~36_combout\,
	datad => VCC,
	cin => \CONTROLE|Add3~33\,
	combout => \CONTROLE|Add3~34_combout\,
	cout => \CONTROLE|Add3~35\);

-- Location: LCCOMB_X19_Y7_N14
\CONTROLE|Add3~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add3~36_combout\ = (\CONTROLE|Add3~35\ & ((\CONTROLE|Add2~46_combout\ $ (\CONTROLE|Add2~38_combout\)))) # (!\CONTROLE|Add3~35\ & (\CONTROLE|Add2~46_combout\ $ (\CONTROLE|Add2~38_combout\ $ (VCC))))
-- \CONTROLE|Add3~37\ = CARRY((!\CONTROLE|Add3~35\ & (\CONTROLE|Add2~46_combout\ $ (\CONTROLE|Add2~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add2~46_combout\,
	datab => \CONTROLE|Add2~38_combout\,
	datad => VCC,
	cin => \CONTROLE|Add3~35\,
	combout => \CONTROLE|Add3~36_combout\,
	cout => \CONTROLE|Add3~37\);

-- Location: LCCOMB_X21_Y4_N24
\CONTROLE|Mult5|auto_generated|op_2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult5|auto_generated|op_2~8_combout\ = (\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT10\ & (\CONTROLE|Mult5|auto_generated|op_2~7\ $ (GND))) # (!\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT10\ & (!\CONTROLE|Mult5|auto_generated|op_2~7\ & 
-- VCC))
-- \CONTROLE|Mult5|auto_generated|op_2~9\ = CARRY((\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT10\ & !\CONTROLE|Mult5|auto_generated|op_2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT10\,
	datad => VCC,
	cin => \CONTROLE|Mult5|auto_generated|op_2~7\,
	combout => \CONTROLE|Mult5|auto_generated|op_2~8_combout\,
	cout => \CONTROLE|Mult5|auto_generated|op_2~9\);

-- Location: LCCOMB_X21_Y4_N26
\CONTROLE|Mult5|auto_generated|op_2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult5|auto_generated|op_2~10_combout\ = (\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT11\ & (!\CONTROLE|Mult5|auto_generated|op_2~9\)) # (!\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT11\ & ((\CONTROLE|Mult5|auto_generated|op_2~9\) # (GND)))
-- \CONTROLE|Mult5|auto_generated|op_2~11\ = CARRY((!\CONTROLE|Mult5|auto_generated|op_2~9\) # (!\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT11\,
	datad => VCC,
	cin => \CONTROLE|Mult5|auto_generated|op_2~9\,
	combout => \CONTROLE|Mult5|auto_generated|op_2~10_combout\,
	cout => \CONTROLE|Mult5|auto_generated|op_2~11\);

-- Location: LCCOMB_X21_Y7_N22
\CONTROLE|Mult5|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult5|auto_generated|op_1~18_combout\ = (\CONTROLE|Mult5|auto_generated|op_2~6_combout\ & (\CONTROLE|Mult5|auto_generated|op_1~17\ & VCC)) # (!\CONTROLE|Mult5|auto_generated|op_2~6_combout\ & (!\CONTROLE|Mult5|auto_generated|op_1~17\))
-- \CONTROLE|Mult5|auto_generated|op_1~19\ = CARRY((!\CONTROLE|Mult5|auto_generated|op_2~6_combout\ & !\CONTROLE|Mult5|auto_generated|op_1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult5|auto_generated|op_2~6_combout\,
	datad => VCC,
	cin => \CONTROLE|Mult5|auto_generated|op_1~17\,
	combout => \CONTROLE|Mult5|auto_generated|op_1~18_combout\,
	cout => \CONTROLE|Mult5|auto_generated|op_1~19\);

-- Location: LCCOMB_X21_Y7_N24
\CONTROLE|Mult5|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult5|auto_generated|op_1~20_combout\ = (\CONTROLE|Mult5|auto_generated|op_2~8_combout\ & ((GND) # (!\CONTROLE|Mult5|auto_generated|op_1~19\))) # (!\CONTROLE|Mult5|auto_generated|op_2~8_combout\ & (\CONTROLE|Mult5|auto_generated|op_1~19\ $ 
-- (GND)))
-- \CONTROLE|Mult5|auto_generated|op_1~21\ = CARRY((\CONTROLE|Mult5|auto_generated|op_2~8_combout\) # (!\CONTROLE|Mult5|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult5|auto_generated|op_2~8_combout\,
	datad => VCC,
	cin => \CONTROLE|Mult5|auto_generated|op_1~19\,
	combout => \CONTROLE|Mult5|auto_generated|op_1~20_combout\,
	cout => \CONTROLE|Mult5|auto_generated|op_1~21\);

-- Location: LCCOMB_X21_Y7_N26
\CONTROLE|Mult5|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult5|auto_generated|op_1~22_combout\ = (\CONTROLE|Mult5|auto_generated|op_2~10_combout\ & (\CONTROLE|Mult5|auto_generated|op_1~21\ & VCC)) # (!\CONTROLE|Mult5|auto_generated|op_2~10_combout\ & (!\CONTROLE|Mult5|auto_generated|op_1~21\))
-- \CONTROLE|Mult5|auto_generated|op_1~23\ = CARRY((!\CONTROLE|Mult5|auto_generated|op_2~10_combout\ & !\CONTROLE|Mult5|auto_generated|op_1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult5|auto_generated|op_2~10_combout\,
	datad => VCC,
	cin => \CONTROLE|Mult5|auto_generated|op_1~21\,
	combout => \CONTROLE|Mult5|auto_generated|op_1~22_combout\,
	cout => \CONTROLE|Mult5|auto_generated|op_1~23\);

-- Location: FF_X21_Y7_N27
\CONTROLE|feed_0[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Mult5|auto_generated|op_1~22_combout\,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|feed_0\(29));

-- Location: LCCOMB_X22_Y7_N20
\CONTROLE|Add4~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add4~40_combout\ = (\CONTROLE|feed_0\(26) & (\CONTROLE|Add4~39\ $ (GND))) # (!\CONTROLE|feed_0\(26) & (!\CONTROLE|Add4~39\ & VCC))
-- \CONTROLE|Add4~41\ = CARRY((\CONTROLE|feed_0\(26) & !\CONTROLE|Add4~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|feed_0\(26),
	datad => VCC,
	cin => \CONTROLE|Add4~39\,
	combout => \CONTROLE|Add4~40_combout\,
	cout => \CONTROLE|Add4~41\);

-- Location: LCCOMB_X22_Y7_N22
\CONTROLE|Add4~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add4~42_combout\ = (\CONTROLE|feed_0\(27) & (!\CONTROLE|Add4~41\)) # (!\CONTROLE|feed_0\(27) & ((\CONTROLE|Add4~41\) # (GND)))
-- \CONTROLE|Add4~43\ = CARRY((!\CONTROLE|Add4~41\) # (!\CONTROLE|feed_0\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|feed_0\(27),
	datad => VCC,
	cin => \CONTROLE|Add4~41\,
	combout => \CONTROLE|Add4~42_combout\,
	cout => \CONTROLE|Add4~43\);

-- Location: LCCOMB_X22_Y7_N24
\CONTROLE|Add4~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add4~44_combout\ = (\CONTROLE|feed_0\(28) & (\CONTROLE|Add4~43\ $ (GND))) # (!\CONTROLE|feed_0\(28) & (!\CONTROLE|Add4~43\ & VCC))
-- \CONTROLE|Add4~45\ = CARRY((\CONTROLE|feed_0\(28) & !\CONTROLE|Add4~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|feed_0\(28),
	datad => VCC,
	cin => \CONTROLE|Add4~43\,
	combout => \CONTROLE|Add4~44_combout\,
	cout => \CONTROLE|Add4~45\);

-- Location: LCCOMB_X22_Y7_N26
\CONTROLE|Add4~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add4~46_combout\ = (\CONTROLE|feed_0\(29) & (!\CONTROLE|Add4~45\)) # (!\CONTROLE|feed_0\(29) & ((\CONTROLE|Add4~45\) # (GND)))
-- \CONTROLE|Add4~47\ = CARRY((!\CONTROLE|Add4~45\) # (!\CONTROLE|feed_0\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|feed_0\(29),
	datad => VCC,
	cin => \CONTROLE|Add4~45\,
	combout => \CONTROLE|Add4~46_combout\,
	cout => \CONTROLE|Add4~47\);

-- Location: LCCOMB_X19_Y7_N16
\CONTROLE|Add3~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add3~38_combout\ = (\CONTROLE|Add3~37\ & (\CONTROLE|Add2~46_combout\ $ ((!\CONTROLE|Add2~40_combout\)))) # (!\CONTROLE|Add3~37\ & ((\CONTROLE|Add2~46_combout\ $ (\CONTROLE|Add2~40_combout\)) # (GND)))
-- \CONTROLE|Add3~39\ = CARRY((\CONTROLE|Add2~46_combout\ $ (!\CONTROLE|Add2~40_combout\)) # (!\CONTROLE|Add3~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add2~46_combout\,
	datab => \CONTROLE|Add2~40_combout\,
	datad => VCC,
	cin => \CONTROLE|Add3~37\,
	combout => \CONTROLE|Add3~38_combout\,
	cout => \CONTROLE|Add3~39\);

-- Location: LCCOMB_X19_Y7_N18
\CONTROLE|Add3~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add3~40_combout\ = (\CONTROLE|Add3~39\ & ((\CONTROLE|Add2~46_combout\ $ (\CONTROLE|Add2~42_combout\)))) # (!\CONTROLE|Add3~39\ & (\CONTROLE|Add2~46_combout\ $ (\CONTROLE|Add2~42_combout\ $ (VCC))))
-- \CONTROLE|Add3~41\ = CARRY((!\CONTROLE|Add3~39\ & (\CONTROLE|Add2~46_combout\ $ (\CONTROLE|Add2~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add2~46_combout\,
	datab => \CONTROLE|Add2~42_combout\,
	datad => VCC,
	cin => \CONTROLE|Add3~39\,
	combout => \CONTROLE|Add3~40_combout\,
	cout => \CONTROLE|Add3~41\);

-- Location: LCCOMB_X19_Y7_N20
\CONTROLE|Add3~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add3~42_combout\ = (\CONTROLE|Add3~41\ & (\CONTROLE|Add2~46_combout\ $ ((!\CONTROLE|Add2~44_combout\)))) # (!\CONTROLE|Add3~41\ & ((\CONTROLE|Add2~46_combout\ $ (\CONTROLE|Add2~44_combout\)) # (GND)))
-- \CONTROLE|Add3~43\ = CARRY((\CONTROLE|Add2~46_combout\ $ (!\CONTROLE|Add2~44_combout\)) # (!\CONTROLE|Add3~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add2~46_combout\,
	datab => \CONTROLE|Add2~44_combout\,
	datad => VCC,
	cin => \CONTROLE|Add3~41\,
	combout => \CONTROLE|Add3~42_combout\,
	cout => \CONTROLE|Add3~43\);

-- Location: LCCOMB_X19_Y7_N22
\CONTROLE|Add3~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add3~44_combout\ = !\CONTROLE|Add3~43\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \CONTROLE|Add3~43\,
	combout => \CONTROLE|Add3~44_combout\);

-- Location: LCCOMB_X28_Y8_N26
\CONTROLE|Add5~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add5~26_combout\ = (\CONTROLE|Add5~25\ & (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ ((!\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\)))) # (!\CONTROLE|Add5~25\ 
-- & ((\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\)) # (GND)))
-- \CONTROLE|Add5~27\ = CARRY((\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (!\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\)) # (!\CONTROLE|Add5~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datab => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \CONTROLE|Add5~25\,
	combout => \CONTROLE|Add5~26_combout\,
	cout => \CONTROLE|Add5~27\);

-- Location: LCCOMB_X21_Y4_N28
\CONTROLE|Mult5|auto_generated|op_2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult5|auto_generated|op_2~12_combout\ = (\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT12\ & (\CONTROLE|Mult5|auto_generated|op_2~11\ $ (GND))) # (!\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT12\ & (!\CONTROLE|Mult5|auto_generated|op_2~11\ & 
-- VCC))
-- \CONTROLE|Mult5|auto_generated|op_2~13\ = CARRY((\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT12\ & !\CONTROLE|Mult5|auto_generated|op_2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT12\,
	datad => VCC,
	cin => \CONTROLE|Mult5|auto_generated|op_2~11\,
	combout => \CONTROLE|Mult5|auto_generated|op_2~12_combout\,
	cout => \CONTROLE|Mult5|auto_generated|op_2~13\);

-- Location: LCCOMB_X21_Y7_N28
\CONTROLE|Mult5|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult5|auto_generated|op_1~24_combout\ = (\CONTROLE|Mult5|auto_generated|op_2~12_combout\ & ((GND) # (!\CONTROLE|Mult5|auto_generated|op_1~23\))) # (!\CONTROLE|Mult5|auto_generated|op_2~12_combout\ & (\CONTROLE|Mult5|auto_generated|op_1~23\ $ 
-- (GND)))
-- \CONTROLE|Mult5|auto_generated|op_1~25\ = CARRY((\CONTROLE|Mult5|auto_generated|op_2~12_combout\) # (!\CONTROLE|Mult5|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult5|auto_generated|op_2~12_combout\,
	datad => VCC,
	cin => \CONTROLE|Mult5|auto_generated|op_1~23\,
	combout => \CONTROLE|Mult5|auto_generated|op_1~24_combout\,
	cout => \CONTROLE|Mult5|auto_generated|op_1~25\);

-- Location: FF_X21_Y7_N29
\CONTROLE|feed_0[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Mult5|auto_generated|op_1~24_combout\,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|feed_0\(30));

-- Location: LCCOMB_X22_Y7_N28
\CONTROLE|Add4~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add4~48_combout\ = (\CONTROLE|feed_0\(30) & (\CONTROLE|Add4~47\ $ (GND))) # (!\CONTROLE|feed_0\(30) & (!\CONTROLE|Add4~47\ & VCC))
-- \CONTROLE|Add4~49\ = CARRY((\CONTROLE|feed_0\(30) & !\CONTROLE|Add4~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|feed_0\(30),
	datad => VCC,
	cin => \CONTROLE|Add4~47\,
	combout => \CONTROLE|Add4~48_combout\,
	cout => \CONTROLE|Add4~49\);

-- Location: LCCOMB_X23_Y7_N20
\CONTROLE|ERRO[29]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|ERRO[29]~59_combout\ = (\CONTROLE|Add4~46_combout\ & (\CONTROLE|ERRO[28]~58\ & VCC)) # (!\CONTROLE|Add4~46_combout\ & (!\CONTROLE|ERRO[28]~58\))
-- \CONTROLE|ERRO[29]~60\ = CARRY((!\CONTROLE|Add4~46_combout\ & !\CONTROLE|ERRO[28]~58\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add4~46_combout\,
	datad => VCC,
	cin => \CONTROLE|ERRO[28]~58\,
	combout => \CONTROLE|ERRO[29]~59_combout\,
	cout => \CONTROLE|ERRO[29]~60\);

-- Location: LCCOMB_X23_Y7_N22
\CONTROLE|ERRO[30]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|ERRO[30]~61_combout\ = (\CONTROLE|Add4~48_combout\ & ((GND) # (!\CONTROLE|ERRO[29]~60\))) # (!\CONTROLE|Add4~48_combout\ & (\CONTROLE|ERRO[29]~60\ $ (GND)))
-- \CONTROLE|ERRO[30]~62\ = CARRY((\CONTROLE|Add4~48_combout\) # (!\CONTROLE|ERRO[29]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Add4~48_combout\,
	datad => VCC,
	cin => \CONTROLE|ERRO[29]~60\,
	combout => \CONTROLE|ERRO[30]~61_combout\,
	cout => \CONTROLE|ERRO[30]~62\);

-- Location: LCCOMB_X21_Y4_N30
\CONTROLE|Mult5|auto_generated|op_2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult5|auto_generated|op_2~14_combout\ = \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT13\ $ (\CONTROLE|Mult5|auto_generated|op_2~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT13\,
	cin => \CONTROLE|Mult5|auto_generated|op_2~13\,
	combout => \CONTROLE|Mult5|auto_generated|op_2~14_combout\);

-- Location: LCCOMB_X21_Y7_N30
\CONTROLE|Mult5|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult5|auto_generated|op_1~26_combout\ = \CONTROLE|Mult5|auto_generated|op_1~25\ $ (!\CONTROLE|Mult5|auto_generated|op_2~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \CONTROLE|Mult5|auto_generated|op_2~14_combout\,
	cin => \CONTROLE|Mult5|auto_generated|op_1~25\,
	combout => \CONTROLE|Mult5|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X21_Y7_N2
\CONTROLE|feed_0[31]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|feed_0[31]~1_combout\ = !\CONTROLE|Mult5|auto_generated|op_1~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CONTROLE|Mult5|auto_generated|op_1~26_combout\,
	combout => \CONTROLE|feed_0[31]~1_combout\);

-- Location: FF_X21_Y7_N3
\CONTROLE|feed_0[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|feed_0[31]~1_combout\,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|feed_0\(31));

-- Location: LCCOMB_X22_Y7_N30
\CONTROLE|Add4~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add4~50_combout\ = \CONTROLE|Add4~49\ $ (!\CONTROLE|feed_0\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \CONTROLE|feed_0\(31),
	cin => \CONTROLE|Add4~49\,
	combout => \CONTROLE|Add4~50_combout\);

-- Location: LCCOMB_X23_Y7_N24
\CONTROLE|ERRO[31]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|ERRO[31]~63_combout\ = \CONTROLE|ERRO[30]~62\ $ (!\CONTROLE|Add4~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \CONTROLE|Add4~50_combout\,
	cin => \CONTROLE|ERRO[30]~62\,
	combout => \CONTROLE|ERRO[31]~63_combout\);

-- Location: LCCOMB_X28_Y8_N28
\CONTROLE|Add5~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add5~28_combout\ = (\CONTROLE|Add5~27\ & ((\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\)))) # (!\CONTROLE|Add5~27\ 
-- & (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ $ (VCC))))
-- \CONTROLE|Add5~29\ = CARRY((!\CONTROLE|Add5~27\ & (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (\CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datab => \CONTROLE|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \CONTROLE|Add5~27\,
	combout => \CONTROLE|Add5~28_combout\,
	cout => \CONTROLE|Add5~29\);

-- Location: LCCOMB_X28_Y8_N30
\CONTROLE|Add5~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add5~30_combout\ = \CONTROLE|Add5~29\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \CONTROLE|Add5~29\,
	combout => \CONTROLE|Add5~30_combout\);

-- Location: LCCOMB_X21_Y5_N16
\CONTROLE|Add7~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add7~40_combout\ = ((\CONTROLE|ERRO[20]~41_combout\ $ (\CONTROLE|ERRO[25]~51_combout\ $ (!\CONTROLE|Add7~39\)))) # (GND)
-- \CONTROLE|Add7~41\ = CARRY((\CONTROLE|ERRO[20]~41_combout\ & ((\CONTROLE|ERRO[25]~51_combout\) # (!\CONTROLE|Add7~39\))) # (!\CONTROLE|ERRO[20]~41_combout\ & (\CONTROLE|ERRO[25]~51_combout\ & !\CONTROLE|Add7~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|ERRO[20]~41_combout\,
	datab => \CONTROLE|ERRO[25]~51_combout\,
	datad => VCC,
	cin => \CONTROLE|Add7~39\,
	combout => \CONTROLE|Add7~40_combout\,
	cout => \CONTROLE|Add7~41\);

-- Location: LCCOMB_X21_Y5_N18
\CONTROLE|Add7~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add7~42_combout\ = (\CONTROLE|ERRO[26]~53_combout\ & ((\CONTROLE|ERRO[21]~43_combout\ & (\CONTROLE|Add7~41\ & VCC)) # (!\CONTROLE|ERRO[21]~43_combout\ & (!\CONTROLE|Add7~41\)))) # (!\CONTROLE|ERRO[26]~53_combout\ & 
-- ((\CONTROLE|ERRO[21]~43_combout\ & (!\CONTROLE|Add7~41\)) # (!\CONTROLE|ERRO[21]~43_combout\ & ((\CONTROLE|Add7~41\) # (GND)))))
-- \CONTROLE|Add7~43\ = CARRY((\CONTROLE|ERRO[26]~53_combout\ & (!\CONTROLE|ERRO[21]~43_combout\ & !\CONTROLE|Add7~41\)) # (!\CONTROLE|ERRO[26]~53_combout\ & ((!\CONTROLE|Add7~41\) # (!\CONTROLE|ERRO[21]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|ERRO[26]~53_combout\,
	datab => \CONTROLE|ERRO[21]~43_combout\,
	datad => VCC,
	cin => \CONTROLE|Add7~41\,
	combout => \CONTROLE|Add7~42_combout\,
	cout => \CONTROLE|Add7~43\);

-- Location: LCCOMB_X21_Y5_N12
\CONTROLE|Add7~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add7~36_combout\ = ((\CONTROLE|ERRO[18]~37_combout\ $ (\CONTROLE|ERRO[23]~47_combout\ $ (!\CONTROLE|Add7~35\)))) # (GND)
-- \CONTROLE|Add7~37\ = CARRY((\CONTROLE|ERRO[18]~37_combout\ & ((\CONTROLE|ERRO[23]~47_combout\) # (!\CONTROLE|Add7~35\))) # (!\CONTROLE|ERRO[18]~37_combout\ & (\CONTROLE|ERRO[23]~47_combout\ & !\CONTROLE|Add7~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|ERRO[18]~37_combout\,
	datab => \CONTROLE|ERRO[23]~47_combout\,
	datad => VCC,
	cin => \CONTROLE|Add7~35\,
	combout => \CONTROLE|Add7~36_combout\,
	cout => \CONTROLE|Add7~37\);

-- Location: LCCOMB_X21_Y5_N14
\CONTROLE|Add7~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add7~38_combout\ = (\CONTROLE|ERRO[24]~49_combout\ & ((\CONTROLE|ERRO[19]~39_combout\ & (\CONTROLE|Add7~37\ & VCC)) # (!\CONTROLE|ERRO[19]~39_combout\ & (!\CONTROLE|Add7~37\)))) # (!\CONTROLE|ERRO[24]~49_combout\ & 
-- ((\CONTROLE|ERRO[19]~39_combout\ & (!\CONTROLE|Add7~37\)) # (!\CONTROLE|ERRO[19]~39_combout\ & ((\CONTROLE|Add7~37\) # (GND)))))
-- \CONTROLE|Add7~39\ = CARRY((\CONTROLE|ERRO[24]~49_combout\ & (!\CONTROLE|ERRO[19]~39_combout\ & !\CONTROLE|Add7~37\)) # (!\CONTROLE|ERRO[24]~49_combout\ & ((!\CONTROLE|Add7~37\) # (!\CONTROLE|ERRO[19]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|ERRO[24]~49_combout\,
	datab => \CONTROLE|ERRO[19]~39_combout\,
	datad => VCC,
	cin => \CONTROLE|Add7~37\,
	combout => \CONTROLE|Add7~38_combout\,
	cout => \CONTROLE|Add7~39\);

-- Location: DSPMULT_X20_Y5_N0
\CONTROLE|Mult4|auto_generated|mac_mult3\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \CONTROLE|Mult4|auto_generated|mac_mult3_DATAA_bus\,
	datab => \CONTROLE|Mult4|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \CONTROLE|Mult4|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y5_N2
\CONTROLE|Mult4|auto_generated|mac_out4\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult4|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \CONTROLE|Mult4|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: LCCOMB_X19_Y3_N2
\CONTROLE|Mult4|auto_generated|op_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult4|auto_generated|op_2~0_combout\ = \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT8\ $ (VCC)
-- \CONTROLE|Mult4|auto_generated|op_2~1\ = CARRY(\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT8\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT8\,
	datad => VCC,
	combout => \CONTROLE|Mult4|auto_generated|op_2~0_combout\,
	cout => \CONTROLE|Mult4|auto_generated|op_2~1\);

-- Location: LCCOMB_X19_Y3_N4
\CONTROLE|Mult4|auto_generated|op_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult4|auto_generated|op_2~2_combout\ = (\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT9\ & (!\CONTROLE|Mult4|auto_generated|op_2~1\)) # (!\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT9\ & ((\CONTROLE|Mult4|auto_generated|op_2~1\) # (GND)))
-- \CONTROLE|Mult4|auto_generated|op_2~3\ = CARRY((!\CONTROLE|Mult4|auto_generated|op_2~1\) # (!\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT9\,
	datad => VCC,
	cin => \CONTROLE|Mult4|auto_generated|op_2~1\,
	combout => \CONTROLE|Mult4|auto_generated|op_2~2_combout\,
	cout => \CONTROLE|Mult4|auto_generated|op_2~3\);

-- Location: LCCOMB_X19_Y3_N6
\CONTROLE|Mult4|auto_generated|op_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult4|auto_generated|op_2~4_combout\ = (\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT10\ & (\CONTROLE|Mult4|auto_generated|op_2~3\ $ (GND))) # (!\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT10\ & (!\CONTROLE|Mult4|auto_generated|op_2~3\ & 
-- VCC))
-- \CONTROLE|Mult4|auto_generated|op_2~5\ = CARRY((\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT10\ & !\CONTROLE|Mult4|auto_generated|op_2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT10\,
	datad => VCC,
	cin => \CONTROLE|Mult4|auto_generated|op_2~3\,
	combout => \CONTROLE|Mult4|auto_generated|op_2~4_combout\,
	cout => \CONTROLE|Mult4|auto_generated|op_2~5\);

-- Location: LCCOMB_X19_Y3_N8
\CONTROLE|Mult4|auto_generated|op_2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult4|auto_generated|op_2~6_combout\ = (\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT11\ & (!\CONTROLE|Mult4|auto_generated|op_2~5\)) # (!\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT11\ & ((\CONTROLE|Mult4|auto_generated|op_2~5\) # (GND)))
-- \CONTROLE|Mult4|auto_generated|op_2~7\ = CARRY((!\CONTROLE|Mult4|auto_generated|op_2~5\) # (!\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT11\,
	datad => VCC,
	cin => \CONTROLE|Mult4|auto_generated|op_2~5\,
	combout => \CONTROLE|Mult4|auto_generated|op_2~6_combout\,
	cout => \CONTROLE|Mult4|auto_generated|op_2~7\);

-- Location: LCCOMB_X17_Y9_N18
\CONTROLE|Y_sat[14]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[14]~16_combout\ = (\CONTROLE|LessThan2~7_combout\ & (\CONTROLE|Y[14]~28_combout\ & ((\CONTROLE|LessThan1~2_combout\) # (\CONTROLE|LessThan1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|LessThan1~2_combout\,
	datab => \CONTROLE|LessThan1~3_combout\,
	datac => \CONTROLE|LessThan2~7_combout\,
	datad => \CONTROLE|Y[14]~28_combout\,
	combout => \CONTROLE|Y_sat[14]~16_combout\);

-- Location: LCCOMB_X17_Y9_N0
\CONTROLE|Y_sat[14]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[14]~17_combout\ = (\CONTROLE|LessThan1~1_combout\ & (!\CONTROLE|Y[31]~62_combout\ & (\CONTROLE|LessThan1~0_combout\ & \CONTROLE|Y_sat[14]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|LessThan1~1_combout\,
	datab => \CONTROLE|Y[31]~62_combout\,
	datac => \CONTROLE|LessThan1~0_combout\,
	datad => \CONTROLE|Y_sat[14]~16_combout\,
	combout => \CONTROLE|Y_sat[14]~17_combout\);

-- Location: LCCOMB_X17_Y9_N12
\CONTROLE|Y_sat[13]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[13]~10_combout\ = (\CONTROLE|LessThan2~7_combout\ & (\CONTROLE|Y[13]~26_combout\ & ((\CONTROLE|LessThan1~3_combout\) # (\CONTROLE|LessThan1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|LessThan2~7_combout\,
	datab => \CONTROLE|LessThan1~3_combout\,
	datac => \CONTROLE|Y[13]~26_combout\,
	datad => \CONTROLE|LessThan1~2_combout\,
	combout => \CONTROLE|Y_sat[13]~10_combout\);

-- Location: LCCOMB_X17_Y9_N24
\CONTROLE|Y_sat[13]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[13]~11_combout\ = (\CONTROLE|LessThan1~1_combout\ & (!\CONTROLE|Y[31]~62_combout\ & (\CONTROLE|LessThan1~0_combout\ & \CONTROLE|Y_sat[13]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|LessThan1~1_combout\,
	datab => \CONTROLE|Y[31]~62_combout\,
	datac => \CONTROLE|LessThan1~0_combout\,
	datad => \CONTROLE|Y_sat[13]~10_combout\,
	combout => \CONTROLE|Y_sat[13]~11_combout\);

-- Location: LCCOMB_X17_Y9_N14
\CONTROLE|Y_sat[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[12]~12_combout\ = (\CONTROLE|LessThan2~7_combout\ & (\CONTROLE|Y[12]~24_combout\ & ((\CONTROLE|LessThan1~3_combout\) # (\CONTROLE|LessThan1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|LessThan2~7_combout\,
	datab => \CONTROLE|LessThan1~3_combout\,
	datac => \CONTROLE|Y[12]~24_combout\,
	datad => \CONTROLE|LessThan1~2_combout\,
	combout => \CONTROLE|Y_sat[12]~12_combout\);

-- Location: LCCOMB_X17_Y9_N26
\CONTROLE|Y_sat[12]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[12]~13_combout\ = (\CONTROLE|LessThan1~1_combout\ & (!\CONTROLE|Y[31]~62_combout\ & (\CONTROLE|Y_sat[12]~12_combout\ & \CONTROLE|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|LessThan1~1_combout\,
	datab => \CONTROLE|Y[31]~62_combout\,
	datac => \CONTROLE|Y_sat[12]~12_combout\,
	datad => \CONTROLE|LessThan1~0_combout\,
	combout => \CONTROLE|Y_sat[12]~13_combout\);

-- Location: LCCOMB_X16_Y9_N18
\CONTROLE|Y_sat[11]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[11]~6_combout\ = (\CONTROLE|LessThan2~7_combout\ & (\CONTROLE|Y[11]~22_combout\ & ((\CONTROLE|LessThan1~2_combout\) # (\CONTROLE|LessThan1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|LessThan1~2_combout\,
	datab => \CONTROLE|LessThan2~7_combout\,
	datac => \CONTROLE|LessThan1~3_combout\,
	datad => \CONTROLE|Y[11]~22_combout\,
	combout => \CONTROLE|Y_sat[11]~6_combout\);

-- Location: LCCOMB_X16_Y9_N20
\CONTROLE|Y_sat[11]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[11]~7_combout\ = (\CONTROLE|LessThan1~1_combout\ & (\CONTROLE|Y_sat[11]~6_combout\ & (!\CONTROLE|Y[31]~62_combout\ & \CONTROLE|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|LessThan1~1_combout\,
	datab => \CONTROLE|Y_sat[11]~6_combout\,
	datac => \CONTROLE|Y[31]~62_combout\,
	datad => \CONTROLE|LessThan1~0_combout\,
	combout => \CONTROLE|Y_sat[11]~7_combout\);

-- Location: LCCOMB_X16_Y9_N10
\CONTROLE|Y_sat[9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[9]~4_combout\ = (\CONTROLE|Y[9]~18_combout\ & (\CONTROLE|LessThan2~7_combout\ & ((\CONTROLE|LessThan1~3_combout\) # (\CONTROLE|LessThan1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[9]~18_combout\,
	datab => \CONTROLE|LessThan2~7_combout\,
	datac => \CONTROLE|LessThan1~3_combout\,
	datad => \CONTROLE|LessThan1~2_combout\,
	combout => \CONTROLE|Y_sat[9]~4_combout\);

-- Location: LCCOMB_X16_Y9_N26
\CONTROLE|Y_sat[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[9]~5_combout\ = (\CONTROLE|Y_sat[9]~4_combout\ & (\CONTROLE|LessThan1~1_combout\ & (!\CONTROLE|Y[31]~62_combout\ & \CONTROLE|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y_sat[9]~4_combout\,
	datab => \CONTROLE|LessThan1~1_combout\,
	datac => \CONTROLE|Y[31]~62_combout\,
	datad => \CONTROLE|LessThan1~0_combout\,
	combout => \CONTROLE|Y_sat[9]~5_combout\);

-- Location: LCCOMB_X17_Y9_N6
\CONTROLE|Y_sat[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[7]~0_combout\ = (\CONTROLE|LessThan2~7_combout\ & (\CONTROLE|Y[7]~14_combout\ & ((\CONTROLE|LessThan1~3_combout\) # (\CONTROLE|LessThan1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|LessThan2~7_combout\,
	datab => \CONTROLE|LessThan1~3_combout\,
	datac => \CONTROLE|Y[7]~14_combout\,
	datad => \CONTROLE|LessThan1~2_combout\,
	combout => \CONTROLE|Y_sat[7]~0_combout\);

-- Location: LCCOMB_X17_Y9_N16
\CONTROLE|Y_sat[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[7]~1_combout\ = (\CONTROLE|LessThan1~1_combout\ & (!\CONTROLE|Y[31]~62_combout\ & (\CONTROLE|LessThan1~0_combout\ & \CONTROLE|Y_sat[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|LessThan1~1_combout\,
	datab => \CONTROLE|Y[31]~62_combout\,
	datac => \CONTROLE|LessThan1~0_combout\,
	datad => \CONTROLE|Y_sat[7]~0_combout\,
	combout => \CONTROLE|Y_sat[7]~1_combout\);

-- Location: LCCOMB_X17_Y7_N16
\CONTROLE|Y_sat[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[5]~23_combout\ = (!\CONTROLE|Y[31]~62_combout\ & (\CONTROLE|Y[5]~10_combout\ & (\CONTROLE|LessThan2~7_combout\ & \CONTROLE|LessThan1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[31]~62_combout\,
	datab => \CONTROLE|Y[5]~10_combout\,
	datac => \CONTROLE|LessThan2~7_combout\,
	datad => \CONTROLE|LessThan1~4_combout\,
	combout => \CONTROLE|Y_sat[5]~23_combout\);

-- Location: LCCOMB_X17_Y7_N18
\CONTROLE|Y_sat[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[4]~24_combout\ = (!\CONTROLE|Y[31]~62_combout\ & (\CONTROLE|LessThan1~4_combout\ & (\CONTROLE|LessThan2~7_combout\ & \CONTROLE|Y[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[31]~62_combout\,
	datab => \CONTROLE|LessThan1~4_combout\,
	datac => \CONTROLE|LessThan2~7_combout\,
	datad => \CONTROLE|Y[4]~8_combout\,
	combout => \CONTROLE|Y_sat[4]~24_combout\);

-- Location: LCCOMB_X16_Y6_N0
\CONTROLE|e_sat[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|e_sat[16]~32_combout\ = ((\CONTROLE|Y[16]~32_combout\ $ (\CONTROLE|Y_sat[16]~19_combout\ $ (\CONTROLE|e_sat[15]~31\)))) # (GND)
-- \CONTROLE|e_sat[16]~33\ = CARRY((\CONTROLE|Y[16]~32_combout\ & (\CONTROLE|Y_sat[16]~19_combout\ & !\CONTROLE|e_sat[15]~31\)) # (!\CONTROLE|Y[16]~32_combout\ & ((\CONTROLE|Y_sat[16]~19_combout\) # (!\CONTROLE|e_sat[15]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[16]~32_combout\,
	datab => \CONTROLE|Y_sat[16]~19_combout\,
	datad => VCC,
	cin => \CONTROLE|e_sat[15]~31\,
	combout => \CONTROLE|e_sat[16]~32_combout\,
	cout => \CONTROLE|e_sat[16]~33\);

-- Location: LCCOMB_X16_Y6_N2
\CONTROLE|e_sat[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|e_sat[17]~34_combout\ = (\CONTROLE|Y_sat[17]~21_combout\ & ((\CONTROLE|Y[17]~34_combout\ & (!\CONTROLE|e_sat[16]~33\)) # (!\CONTROLE|Y[17]~34_combout\ & (\CONTROLE|e_sat[16]~33\ & VCC)))) # (!\CONTROLE|Y_sat[17]~21_combout\ & 
-- ((\CONTROLE|Y[17]~34_combout\ & ((\CONTROLE|e_sat[16]~33\) # (GND))) # (!\CONTROLE|Y[17]~34_combout\ & (!\CONTROLE|e_sat[16]~33\))))
-- \CONTROLE|e_sat[17]~35\ = CARRY((\CONTROLE|Y_sat[17]~21_combout\ & (\CONTROLE|Y[17]~34_combout\ & !\CONTROLE|e_sat[16]~33\)) # (!\CONTROLE|Y_sat[17]~21_combout\ & ((\CONTROLE|Y[17]~34_combout\) # (!\CONTROLE|e_sat[16]~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y_sat[17]~21_combout\,
	datab => \CONTROLE|Y[17]~34_combout\,
	datad => VCC,
	cin => \CONTROLE|e_sat[16]~33\,
	combout => \CONTROLE|e_sat[17]~34_combout\,
	cout => \CONTROLE|e_sat[17]~35\);

-- Location: DSPMULT_X20_Y7_N0
\CONTROLE|Mult5|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => VCC,
	dataa => \CONTROLE|Mult5|auto_generated|mac_mult1_DATAA_bus\,
	datab => \CONTROLE|Mult5|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \CONTROLE|Mult5|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y7_N2
\CONTROLE|Mult5|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult5|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \CONTROLE|Mult5|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: FF_X21_Y8_N13
\CONTROLE|feed_0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \CONTROLE|Mult5|auto_generated|w248w\(8),
	sload => VCC,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|feed_0\(8));

-- Location: FF_X21_Y8_N31
\CONTROLE|feed_0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \CONTROLE|Mult5|auto_generated|w248w\(7),
	sload => VCC,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|feed_0\(7));

-- Location: FF_X21_Y8_N17
\CONTROLE|feed_0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \CONTROLE|Mult5|auto_generated|w248w\(6),
	sload => VCC,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|feed_0\(6));

-- Location: LCCOMB_X21_Y8_N18
\CONTROLE|feed_0[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|feed_0[5]~feeder_combout\ = \CONTROLE|Mult5|auto_generated|w248w\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CONTROLE|Mult5|auto_generated|w248w\(5),
	combout => \CONTROLE|feed_0[5]~feeder_combout\);

-- Location: FF_X21_Y8_N19
\CONTROLE|feed_0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|feed_0[5]~feeder_combout\,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|feed_0\(5));

-- Location: LCCOMB_X21_Y8_N20
\CONTROLE|feed_0[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|feed_0[4]~feeder_combout\ = \CONTROLE|Mult5|auto_generated|w248w\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CONTROLE|Mult5|auto_generated|w248w\(4),
	combout => \CONTROLE|feed_0[4]~feeder_combout\);

-- Location: FF_X21_Y8_N21
\CONTROLE|feed_0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|feed_0[4]~feeder_combout\,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|feed_0\(4));

-- Location: FF_X21_Y8_N15
\CONTROLE|feed_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \CONTROLE|Mult5|auto_generated|w248w\(3),
	sload => VCC,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|feed_0\(3));

-- Location: FF_X21_Y8_N25
\CONTROLE|feed_0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \CONTROLE|Mult5|auto_generated|w248w\(2),
	sload => VCC,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|feed_0\(2));

-- Location: LCCOMB_X21_Y8_N10
\CONTROLE|feed_0[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|feed_0[1]~feeder_combout\ = \CONTROLE|Mult5|auto_generated|w248w\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CONTROLE|Mult5|auto_generated|w248w\(1),
	combout => \CONTROLE|feed_0[1]~feeder_combout\);

-- Location: FF_X21_Y8_N11
\CONTROLE|feed_0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|feed_0[1]~feeder_combout\,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|feed_0\(1));

-- Location: LCCOMB_X21_Y8_N28
\CONTROLE|feed_0[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|feed_0[0]~0_combout\ = !\CONTROLE|Mult5|auto_generated|w248w\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CONTROLE|Mult5|auto_generated|w248w\(0),
	combout => \CONTROLE|feed_0[0]~0_combout\);

-- Location: FF_X21_Y8_N29
\CONTROLE|feed_0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|feed_0[0]~0_combout\,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|feed_0\(0));

-- Location: LCCOMB_X22_Y8_N0
\CONTROLE|ERRO[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|ERRO[0]~0_combout\ = (\CONTROLE|Add3~0_combout\ & (\CONTROLE|feed_0\(0) $ (GND))) # (!\CONTROLE|Add3~0_combout\ & (!\CONTROLE|feed_0\(0) & VCC))
-- \CONTROLE|ERRO[0]~1\ = CARRY((\CONTROLE|Add3~0_combout\ & !\CONTROLE|feed_0\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add3~0_combout\,
	datab => \CONTROLE|feed_0\(0),
	datad => VCC,
	combout => \CONTROLE|ERRO[0]~0_combout\,
	cout => \CONTROLE|ERRO[0]~1\);

-- Location: LCCOMB_X22_Y8_N2
\CONTROLE|ERRO[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|ERRO[1]~2_combout\ = (\CONTROLE|feed_0\(1) & ((\CONTROLE|Add3~2_combout\ & (\CONTROLE|ERRO[0]~1\ & VCC)) # (!\CONTROLE|Add3~2_combout\ & (!\CONTROLE|ERRO[0]~1\)))) # (!\CONTROLE|feed_0\(1) & ((\CONTROLE|Add3~2_combout\ & (!\CONTROLE|ERRO[0]~1\)) 
-- # (!\CONTROLE|Add3~2_combout\ & ((\CONTROLE|ERRO[0]~1\) # (GND)))))
-- \CONTROLE|ERRO[1]~3\ = CARRY((\CONTROLE|feed_0\(1) & (!\CONTROLE|Add3~2_combout\ & !\CONTROLE|ERRO[0]~1\)) # (!\CONTROLE|feed_0\(1) & ((!\CONTROLE|ERRO[0]~1\) # (!\CONTROLE|Add3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|feed_0\(1),
	datab => \CONTROLE|Add3~2_combout\,
	datad => VCC,
	cin => \CONTROLE|ERRO[0]~1\,
	combout => \CONTROLE|ERRO[1]~2_combout\,
	cout => \CONTROLE|ERRO[1]~3\);

-- Location: LCCOMB_X22_Y8_N4
\CONTROLE|ERRO[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|ERRO[2]~4_combout\ = ((\CONTROLE|Add3~4_combout\ $ (\CONTROLE|feed_0\(2) $ (!\CONTROLE|ERRO[1]~3\)))) # (GND)
-- \CONTROLE|ERRO[2]~5\ = CARRY((\CONTROLE|Add3~4_combout\ & ((\CONTROLE|feed_0\(2)) # (!\CONTROLE|ERRO[1]~3\))) # (!\CONTROLE|Add3~4_combout\ & (\CONTROLE|feed_0\(2) & !\CONTROLE|ERRO[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add3~4_combout\,
	datab => \CONTROLE|feed_0\(2),
	datad => VCC,
	cin => \CONTROLE|ERRO[1]~3\,
	combout => \CONTROLE|ERRO[2]~4_combout\,
	cout => \CONTROLE|ERRO[2]~5\);

-- Location: LCCOMB_X22_Y8_N6
\CONTROLE|ERRO[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|ERRO[3]~6_combout\ = (\CONTROLE|feed_0\(3) & ((\CONTROLE|Add3~6_combout\ & (\CONTROLE|ERRO[2]~5\ & VCC)) # (!\CONTROLE|Add3~6_combout\ & (!\CONTROLE|ERRO[2]~5\)))) # (!\CONTROLE|feed_0\(3) & ((\CONTROLE|Add3~6_combout\ & (!\CONTROLE|ERRO[2]~5\)) 
-- # (!\CONTROLE|Add3~6_combout\ & ((\CONTROLE|ERRO[2]~5\) # (GND)))))
-- \CONTROLE|ERRO[3]~7\ = CARRY((\CONTROLE|feed_0\(3) & (!\CONTROLE|Add3~6_combout\ & !\CONTROLE|ERRO[2]~5\)) # (!\CONTROLE|feed_0\(3) & ((!\CONTROLE|ERRO[2]~5\) # (!\CONTROLE|Add3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|feed_0\(3),
	datab => \CONTROLE|Add3~6_combout\,
	datad => VCC,
	cin => \CONTROLE|ERRO[2]~5\,
	combout => \CONTROLE|ERRO[3]~6_combout\,
	cout => \CONTROLE|ERRO[3]~7\);

-- Location: LCCOMB_X22_Y8_N8
\CONTROLE|ERRO[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|ERRO[4]~8_combout\ = ((\CONTROLE|Add3~8_combout\ $ (\CONTROLE|feed_0\(4) $ (!\CONTROLE|ERRO[3]~7\)))) # (GND)
-- \CONTROLE|ERRO[4]~9\ = CARRY((\CONTROLE|Add3~8_combout\ & ((\CONTROLE|feed_0\(4)) # (!\CONTROLE|ERRO[3]~7\))) # (!\CONTROLE|Add3~8_combout\ & (\CONTROLE|feed_0\(4) & !\CONTROLE|ERRO[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add3~8_combout\,
	datab => \CONTROLE|feed_0\(4),
	datad => VCC,
	cin => \CONTROLE|ERRO[3]~7\,
	combout => \CONTROLE|ERRO[4]~8_combout\,
	cout => \CONTROLE|ERRO[4]~9\);

-- Location: LCCOMB_X22_Y8_N10
\CONTROLE|ERRO[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|ERRO[5]~10_combout\ = (\CONTROLE|Add3~10_combout\ & ((\CONTROLE|feed_0\(5) & (\CONTROLE|ERRO[4]~9\ & VCC)) # (!\CONTROLE|feed_0\(5) & (!\CONTROLE|ERRO[4]~9\)))) # (!\CONTROLE|Add3~10_combout\ & ((\CONTROLE|feed_0\(5) & (!\CONTROLE|ERRO[4]~9\)) # 
-- (!\CONTROLE|feed_0\(5) & ((\CONTROLE|ERRO[4]~9\) # (GND)))))
-- \CONTROLE|ERRO[5]~11\ = CARRY((\CONTROLE|Add3~10_combout\ & (!\CONTROLE|feed_0\(5) & !\CONTROLE|ERRO[4]~9\)) # (!\CONTROLE|Add3~10_combout\ & ((!\CONTROLE|ERRO[4]~9\) # (!\CONTROLE|feed_0\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add3~10_combout\,
	datab => \CONTROLE|feed_0\(5),
	datad => VCC,
	cin => \CONTROLE|ERRO[4]~9\,
	combout => \CONTROLE|ERRO[5]~10_combout\,
	cout => \CONTROLE|ERRO[5]~11\);

-- Location: LCCOMB_X22_Y8_N12
\CONTROLE|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add4~0_combout\ = ((\CONTROLE|feed_0\(6) $ (\CONTROLE|Add3~12_combout\ $ (!\CONTROLE|ERRO[5]~11\)))) # (GND)
-- \CONTROLE|Add4~1\ = CARRY((\CONTROLE|feed_0\(6) & ((\CONTROLE|Add3~12_combout\) # (!\CONTROLE|ERRO[5]~11\))) # (!\CONTROLE|feed_0\(6) & (\CONTROLE|Add3~12_combout\ & !\CONTROLE|ERRO[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|feed_0\(6),
	datab => \CONTROLE|Add3~12_combout\,
	datad => VCC,
	cin => \CONTROLE|ERRO[5]~11\,
	combout => \CONTROLE|Add4~0_combout\,
	cout => \CONTROLE|Add4~1\);

-- Location: LCCOMB_X22_Y8_N14
\CONTROLE|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add4~2_combout\ = (\CONTROLE|Add3~14_combout\ & ((\CONTROLE|feed_0\(7) & (\CONTROLE|Add4~1\ & VCC)) # (!\CONTROLE|feed_0\(7) & (!\CONTROLE|Add4~1\)))) # (!\CONTROLE|Add3~14_combout\ & ((\CONTROLE|feed_0\(7) & (!\CONTROLE|Add4~1\)) # 
-- (!\CONTROLE|feed_0\(7) & ((\CONTROLE|Add4~1\) # (GND)))))
-- \CONTROLE|Add4~3\ = CARRY((\CONTROLE|Add3~14_combout\ & (!\CONTROLE|feed_0\(7) & !\CONTROLE|Add4~1\)) # (!\CONTROLE|Add3~14_combout\ & ((!\CONTROLE|Add4~1\) # (!\CONTROLE|feed_0\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add3~14_combout\,
	datab => \CONTROLE|feed_0\(7),
	datad => VCC,
	cin => \CONTROLE|Add4~1\,
	combout => \CONTROLE|Add4~2_combout\,
	cout => \CONTROLE|Add4~3\);

-- Location: LCCOMB_X22_Y8_N16
\CONTROLE|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add4~4_combout\ = ((\CONTROLE|Add3~16_combout\ $ (\CONTROLE|feed_0\(8) $ (!\CONTROLE|Add4~3\)))) # (GND)
-- \CONTROLE|Add4~5\ = CARRY((\CONTROLE|Add3~16_combout\ & ((\CONTROLE|feed_0\(8)) # (!\CONTROLE|Add4~3\))) # (!\CONTROLE|Add3~16_combout\ & (\CONTROLE|feed_0\(8) & !\CONTROLE|Add4~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add3~16_combout\,
	datab => \CONTROLE|feed_0\(8),
	datad => VCC,
	cin => \CONTROLE|Add4~3\,
	combout => \CONTROLE|Add4~4_combout\,
	cout => \CONTROLE|Add4~5\);

-- Location: LCCOMB_X22_Y8_N18
\CONTROLE|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add4~6_combout\ = (\CONTROLE|feed_0\(9) & ((\CONTROLE|Add3~18_combout\ & (\CONTROLE|Add4~5\ & VCC)) # (!\CONTROLE|Add3~18_combout\ & (!\CONTROLE|Add4~5\)))) # (!\CONTROLE|feed_0\(9) & ((\CONTROLE|Add3~18_combout\ & (!\CONTROLE|Add4~5\)) # 
-- (!\CONTROLE|Add3~18_combout\ & ((\CONTROLE|Add4~5\) # (GND)))))
-- \CONTROLE|Add4~7\ = CARRY((\CONTROLE|feed_0\(9) & (!\CONTROLE|Add3~18_combout\ & !\CONTROLE|Add4~5\)) # (!\CONTROLE|feed_0\(9) & ((!\CONTROLE|Add4~5\) # (!\CONTROLE|Add3~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|feed_0\(9),
	datab => \CONTROLE|Add3~18_combout\,
	datad => VCC,
	cin => \CONTROLE|Add4~5\,
	combout => \CONTROLE|Add4~6_combout\,
	cout => \CONTROLE|Add4~7\);

-- Location: LCCOMB_X22_Y8_N20
\CONTROLE|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add4~8_combout\ = ((\CONTROLE|feed_0\(10) $ (\CONTROLE|Add3~20_combout\ $ (!\CONTROLE|Add4~7\)))) # (GND)
-- \CONTROLE|Add4~9\ = CARRY((\CONTROLE|feed_0\(10) & ((\CONTROLE|Add3~20_combout\) # (!\CONTROLE|Add4~7\))) # (!\CONTROLE|feed_0\(10) & (\CONTROLE|Add3~20_combout\ & !\CONTROLE|Add4~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|feed_0\(10),
	datab => \CONTROLE|Add3~20_combout\,
	datad => VCC,
	cin => \CONTROLE|Add4~7\,
	combout => \CONTROLE|Add4~8_combout\,
	cout => \CONTROLE|Add4~9\);

-- Location: LCCOMB_X22_Y8_N22
\CONTROLE|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add4~10_combout\ = (\CONTROLE|feed_0\(11) & ((\CONTROLE|Add3~22_combout\ & (\CONTROLE|Add4~9\ & VCC)) # (!\CONTROLE|Add3~22_combout\ & (!\CONTROLE|Add4~9\)))) # (!\CONTROLE|feed_0\(11) & ((\CONTROLE|Add3~22_combout\ & (!\CONTROLE|Add4~9\)) # 
-- (!\CONTROLE|Add3~22_combout\ & ((\CONTROLE|Add4~9\) # (GND)))))
-- \CONTROLE|Add4~11\ = CARRY((\CONTROLE|feed_0\(11) & (!\CONTROLE|Add3~22_combout\ & !\CONTROLE|Add4~9\)) # (!\CONTROLE|feed_0\(11) & ((!\CONTROLE|Add4~9\) # (!\CONTROLE|Add3~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|feed_0\(11),
	datab => \CONTROLE|Add3~22_combout\,
	datad => VCC,
	cin => \CONTROLE|Add4~9\,
	combout => \CONTROLE|Add4~10_combout\,
	cout => \CONTROLE|Add4~11\);

-- Location: LCCOMB_X22_Y8_N24
\CONTROLE|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add4~12_combout\ = ((\CONTROLE|Add3~24_combout\ $ (\CONTROLE|feed_0\(12) $ (!\CONTROLE|Add4~11\)))) # (GND)
-- \CONTROLE|Add4~13\ = CARRY((\CONTROLE|Add3~24_combout\ & ((\CONTROLE|feed_0\(12)) # (!\CONTROLE|Add4~11\))) # (!\CONTROLE|Add3~24_combout\ & (\CONTROLE|feed_0\(12) & !\CONTROLE|Add4~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add3~24_combout\,
	datab => \CONTROLE|feed_0\(12),
	datad => VCC,
	cin => \CONTROLE|Add4~11\,
	combout => \CONTROLE|Add4~12_combout\,
	cout => \CONTROLE|Add4~13\);

-- Location: LCCOMB_X22_Y8_N26
\CONTROLE|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add4~14_combout\ = (\CONTROLE|feed_0\(13) & ((\CONTROLE|Add3~26_combout\ & (\CONTROLE|Add4~13\ & VCC)) # (!\CONTROLE|Add3~26_combout\ & (!\CONTROLE|Add4~13\)))) # (!\CONTROLE|feed_0\(13) & ((\CONTROLE|Add3~26_combout\ & (!\CONTROLE|Add4~13\)) # 
-- (!\CONTROLE|Add3~26_combout\ & ((\CONTROLE|Add4~13\) # (GND)))))
-- \CONTROLE|Add4~15\ = CARRY((\CONTROLE|feed_0\(13) & (!\CONTROLE|Add3~26_combout\ & !\CONTROLE|Add4~13\)) # (!\CONTROLE|feed_0\(13) & ((!\CONTROLE|Add4~13\) # (!\CONTROLE|Add3~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|feed_0\(13),
	datab => \CONTROLE|Add3~26_combout\,
	datad => VCC,
	cin => \CONTROLE|Add4~13\,
	combout => \CONTROLE|Add4~14_combout\,
	cout => \CONTROLE|Add4~15\);

-- Location: LCCOMB_X23_Y8_N6
\CONTROLE|ERRO[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|ERRO[6]~13_combout\ = (\CONTROLE|Add4~0_combout\ & ((GND) # (!\CONTROLE|Add5~0_combout\))) # (!\CONTROLE|Add4~0_combout\ & (\CONTROLE|Add5~0_combout\ $ (GND)))
-- \CONTROLE|ERRO[6]~14\ = CARRY((\CONTROLE|Add4~0_combout\) # (!\CONTROLE|Add5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add4~0_combout\,
	datab => \CONTROLE|Add5~0_combout\,
	datad => VCC,
	combout => \CONTROLE|ERRO[6]~13_combout\,
	cout => \CONTROLE|ERRO[6]~14\);

-- Location: LCCOMB_X23_Y8_N8
\CONTROLE|ERRO[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|ERRO[7]~15_combout\ = (\CONTROLE|Add4~2_combout\ & ((\CONTROLE|Add5~2_combout\ & (!\CONTROLE|ERRO[6]~14\)) # (!\CONTROLE|Add5~2_combout\ & (\CONTROLE|ERRO[6]~14\ & VCC)))) # (!\CONTROLE|Add4~2_combout\ & ((\CONTROLE|Add5~2_combout\ & 
-- ((\CONTROLE|ERRO[6]~14\) # (GND))) # (!\CONTROLE|Add5~2_combout\ & (!\CONTROLE|ERRO[6]~14\))))
-- \CONTROLE|ERRO[7]~16\ = CARRY((\CONTROLE|Add4~2_combout\ & (\CONTROLE|Add5~2_combout\ & !\CONTROLE|ERRO[6]~14\)) # (!\CONTROLE|Add4~2_combout\ & ((\CONTROLE|Add5~2_combout\) # (!\CONTROLE|ERRO[6]~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add4~2_combout\,
	datab => \CONTROLE|Add5~2_combout\,
	datad => VCC,
	cin => \CONTROLE|ERRO[6]~14\,
	combout => \CONTROLE|ERRO[7]~15_combout\,
	cout => \CONTROLE|ERRO[7]~16\);

-- Location: LCCOMB_X23_Y8_N10
\CONTROLE|ERRO[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|ERRO[8]~17_combout\ = ((\CONTROLE|Add4~4_combout\ $ (\CONTROLE|Add5~4_combout\ $ (\CONTROLE|ERRO[7]~16\)))) # (GND)
-- \CONTROLE|ERRO[8]~18\ = CARRY((\CONTROLE|Add4~4_combout\ & ((!\CONTROLE|ERRO[7]~16\) # (!\CONTROLE|Add5~4_combout\))) # (!\CONTROLE|Add4~4_combout\ & (!\CONTROLE|Add5~4_combout\ & !\CONTROLE|ERRO[7]~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add4~4_combout\,
	datab => \CONTROLE|Add5~4_combout\,
	datad => VCC,
	cin => \CONTROLE|ERRO[7]~16\,
	combout => \CONTROLE|ERRO[8]~17_combout\,
	cout => \CONTROLE|ERRO[8]~18\);

-- Location: LCCOMB_X23_Y8_N12
\CONTROLE|ERRO[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|ERRO[9]~19_combout\ = (\CONTROLE|Add5~6_combout\ & ((\CONTROLE|Add4~6_combout\ & (!\CONTROLE|ERRO[8]~18\)) # (!\CONTROLE|Add4~6_combout\ & ((\CONTROLE|ERRO[8]~18\) # (GND))))) # (!\CONTROLE|Add5~6_combout\ & ((\CONTROLE|Add4~6_combout\ & 
-- (\CONTROLE|ERRO[8]~18\ & VCC)) # (!\CONTROLE|Add4~6_combout\ & (!\CONTROLE|ERRO[8]~18\))))
-- \CONTROLE|ERRO[9]~20\ = CARRY((\CONTROLE|Add5~6_combout\ & ((!\CONTROLE|ERRO[8]~18\) # (!\CONTROLE|Add4~6_combout\))) # (!\CONTROLE|Add5~6_combout\ & (!\CONTROLE|Add4~6_combout\ & !\CONTROLE|ERRO[8]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add5~6_combout\,
	datab => \CONTROLE|Add4~6_combout\,
	datad => VCC,
	cin => \CONTROLE|ERRO[8]~18\,
	combout => \CONTROLE|ERRO[9]~19_combout\,
	cout => \CONTROLE|ERRO[9]~20\);

-- Location: LCCOMB_X23_Y8_N14
\CONTROLE|ERRO[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|ERRO[10]~21_combout\ = ((\CONTROLE|Add5~8_combout\ $ (\CONTROLE|Add4~8_combout\ $ (\CONTROLE|ERRO[9]~20\)))) # (GND)
-- \CONTROLE|ERRO[10]~22\ = CARRY((\CONTROLE|Add5~8_combout\ & (\CONTROLE|Add4~8_combout\ & !\CONTROLE|ERRO[9]~20\)) # (!\CONTROLE|Add5~8_combout\ & ((\CONTROLE|Add4~8_combout\) # (!\CONTROLE|ERRO[9]~20\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add5~8_combout\,
	datab => \CONTROLE|Add4~8_combout\,
	datad => VCC,
	cin => \CONTROLE|ERRO[9]~20\,
	combout => \CONTROLE|ERRO[10]~21_combout\,
	cout => \CONTROLE|ERRO[10]~22\);

-- Location: LCCOMB_X23_Y8_N16
\CONTROLE|ERRO[11]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|ERRO[11]~23_combout\ = (\CONTROLE|Add5~10_combout\ & ((\CONTROLE|Add4~10_combout\ & (!\CONTROLE|ERRO[10]~22\)) # (!\CONTROLE|Add4~10_combout\ & ((\CONTROLE|ERRO[10]~22\) # (GND))))) # (!\CONTROLE|Add5~10_combout\ & ((\CONTROLE|Add4~10_combout\ & 
-- (\CONTROLE|ERRO[10]~22\ & VCC)) # (!\CONTROLE|Add4~10_combout\ & (!\CONTROLE|ERRO[10]~22\))))
-- \CONTROLE|ERRO[11]~24\ = CARRY((\CONTROLE|Add5~10_combout\ & ((!\CONTROLE|ERRO[10]~22\) # (!\CONTROLE|Add4~10_combout\))) # (!\CONTROLE|Add5~10_combout\ & (!\CONTROLE|Add4~10_combout\ & !\CONTROLE|ERRO[10]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add5~10_combout\,
	datab => \CONTROLE|Add4~10_combout\,
	datad => VCC,
	cin => \CONTROLE|ERRO[10]~22\,
	combout => \CONTROLE|ERRO[11]~23_combout\,
	cout => \CONTROLE|ERRO[11]~24\);

-- Location: LCCOMB_X23_Y8_N18
\CONTROLE|ERRO[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|ERRO[12]~25_combout\ = ((\CONTROLE|Add5~12_combout\ $ (\CONTROLE|Add4~12_combout\ $ (\CONTROLE|ERRO[11]~24\)))) # (GND)
-- \CONTROLE|ERRO[12]~26\ = CARRY((\CONTROLE|Add5~12_combout\ & (\CONTROLE|Add4~12_combout\ & !\CONTROLE|ERRO[11]~24\)) # (!\CONTROLE|Add5~12_combout\ & ((\CONTROLE|Add4~12_combout\) # (!\CONTROLE|ERRO[11]~24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add5~12_combout\,
	datab => \CONTROLE|Add4~12_combout\,
	datad => VCC,
	cin => \CONTROLE|ERRO[11]~24\,
	combout => \CONTROLE|ERRO[12]~25_combout\,
	cout => \CONTROLE|ERRO[12]~26\);

-- Location: LCCOMB_X23_Y8_N20
\CONTROLE|ERRO[13]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|ERRO[13]~27_combout\ = (\CONTROLE|Add4~14_combout\ & ((\CONTROLE|Add5~14_combout\ & (!\CONTROLE|ERRO[12]~26\)) # (!\CONTROLE|Add5~14_combout\ & (\CONTROLE|ERRO[12]~26\ & VCC)))) # (!\CONTROLE|Add4~14_combout\ & ((\CONTROLE|Add5~14_combout\ & 
-- ((\CONTROLE|ERRO[12]~26\) # (GND))) # (!\CONTROLE|Add5~14_combout\ & (!\CONTROLE|ERRO[12]~26\))))
-- \CONTROLE|ERRO[13]~28\ = CARRY((\CONTROLE|Add4~14_combout\ & (\CONTROLE|Add5~14_combout\ & !\CONTROLE|ERRO[12]~26\)) # (!\CONTROLE|Add4~14_combout\ & ((\CONTROLE|Add5~14_combout\) # (!\CONTROLE|ERRO[12]~26\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add4~14_combout\,
	datab => \CONTROLE|Add5~14_combout\,
	datad => VCC,
	cin => \CONTROLE|ERRO[12]~26\,
	combout => \CONTROLE|ERRO[13]~27_combout\,
	cout => \CONTROLE|ERRO[13]~28\);

-- Location: LCCOMB_X23_Y8_N22
\CONTROLE|ERRO[14]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|ERRO[14]~29_combout\ = ((\CONTROLE|Add5~16_combout\ $ (\CONTROLE|Add4~16_combout\ $ (\CONTROLE|ERRO[13]~28\)))) # (GND)
-- \CONTROLE|ERRO[14]~30\ = CARRY((\CONTROLE|Add5~16_combout\ & (\CONTROLE|Add4~16_combout\ & !\CONTROLE|ERRO[13]~28\)) # (!\CONTROLE|Add5~16_combout\ & ((\CONTROLE|Add4~16_combout\) # (!\CONTROLE|ERRO[13]~28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add5~16_combout\,
	datab => \CONTROLE|Add4~16_combout\,
	datad => VCC,
	cin => \CONTROLE|ERRO[13]~28\,
	combout => \CONTROLE|ERRO[14]~29_combout\,
	cout => \CONTROLE|ERRO[14]~30\);

-- Location: LCCOMB_X23_Y8_N24
\CONTROLE|ERRO[15]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|ERRO[15]~31_combout\ = (\CONTROLE|Add5~18_combout\ & ((\CONTROLE|Add4~18_combout\ & (!\CONTROLE|ERRO[14]~30\)) # (!\CONTROLE|Add4~18_combout\ & ((\CONTROLE|ERRO[14]~30\) # (GND))))) # (!\CONTROLE|Add5~18_combout\ & ((\CONTROLE|Add4~18_combout\ & 
-- (\CONTROLE|ERRO[14]~30\ & VCC)) # (!\CONTROLE|Add4~18_combout\ & (!\CONTROLE|ERRO[14]~30\))))
-- \CONTROLE|ERRO[15]~32\ = CARRY((\CONTROLE|Add5~18_combout\ & ((!\CONTROLE|ERRO[14]~30\) # (!\CONTROLE|Add4~18_combout\))) # (!\CONTROLE|Add5~18_combout\ & (!\CONTROLE|Add4~18_combout\ & !\CONTROLE|ERRO[14]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add5~18_combout\,
	datab => \CONTROLE|Add4~18_combout\,
	datad => VCC,
	cin => \CONTROLE|ERRO[14]~30\,
	combout => \CONTROLE|ERRO[15]~31_combout\,
	cout => \CONTROLE|ERRO[15]~32\);

-- Location: DSPMULT_X20_Y4_N0
\CONTROLE|Mult4|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => VCC,
	dataa => \CONTROLE|Mult4|auto_generated|mac_mult1_DATAA_bus\,
	datab => \CONTROLE|Mult4|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \CONTROLE|Mult4|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y4_N2
\CONTROLE|Mult4|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult4|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \CONTROLE|Mult4|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X19_Y4_N0
\CONTROLE|Mult4|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult4|auto_generated|op_1~0_combout\ = (\CONTROLE|Mult4|auto_generated|mac_out4~dataout\ & (\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT18\ $ (VCC))) # (!\CONTROLE|Mult4|auto_generated|mac_out4~dataout\ & 
-- (\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT18\ & VCC))
-- \CONTROLE|Mult4|auto_generated|op_1~1\ = CARRY((\CONTROLE|Mult4|auto_generated|mac_out4~dataout\ & \CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult4|auto_generated|mac_out4~dataout\,
	datab => \CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	combout => \CONTROLE|Mult4|auto_generated|op_1~0_combout\,
	cout => \CONTROLE|Mult4|auto_generated|op_1~1\);

-- Location: LCCOMB_X19_Y4_N30
\CONTROLE|WideOr2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|WideOr2~2_combout\ = (\CONTROLE|Mult4|auto_generated|w260w\(3)) # ((\CONTROLE|Mult4|auto_generated|w260w\(15)) # ((\CONTROLE|Mult4|auto_generated|w260w\(5)) # (\CONTROLE|Mult4|auto_generated|w260w\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult4|auto_generated|w260w\(3),
	datab => \CONTROLE|Mult4|auto_generated|w260w\(15),
	datac => \CONTROLE|Mult4|auto_generated|w260w\(5),
	datad => \CONTROLE|Mult4|auto_generated|w260w\(12),
	combout => \CONTROLE|WideOr2~2_combout\);

-- Location: LCCOMB_X18_Y4_N0
\CONTROLE|WideOr2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|WideOr2~1_combout\ = (\CONTROLE|Mult4|auto_generated|w260w\(0)) # ((\CONTROLE|Mult4|auto_generated|w260w\(10)) # ((\CONTROLE|Mult4|auto_generated|w260w\(2)) # (\CONTROLE|Mult4|auto_generated|w260w\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult4|auto_generated|w260w\(0),
	datab => \CONTROLE|Mult4|auto_generated|w260w\(10),
	datac => \CONTROLE|Mult4|auto_generated|w260w\(2),
	datad => \CONTROLE|Mult4|auto_generated|w260w\(11),
	combout => \CONTROLE|WideOr2~1_combout\);

-- Location: LCCOMB_X21_Y4_N8
\CONTROLE|WideOr2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|WideOr2~3_combout\ = (\CONTROLE|Mult4|auto_generated|w260w\(14)) # ((\CONTROLE|Mult4|auto_generated|w260w\(13)) # ((\CONTROLE|Mult4|auto_generated|w260w\(7)) # (\CONTROLE|Mult4|auto_generated|w260w\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult4|auto_generated|w260w\(14),
	datab => \CONTROLE|Mult4|auto_generated|w260w\(13),
	datac => \CONTROLE|Mult4|auto_generated|w260w\(7),
	datad => \CONTROLE|Mult4|auto_generated|w260w\(6),
	combout => \CONTROLE|WideOr2~3_combout\);

-- Location: LCCOMB_X19_Y4_N28
\CONTROLE|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|WideOr2~0_combout\ = (\CONTROLE|Mult4|auto_generated|w260w\(1)) # ((\CONTROLE|Mult4|auto_generated|w260w\(4)) # ((\CONTROLE|Mult4|auto_generated|w260w\(9)) # (\CONTROLE|Mult4|auto_generated|w260w\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult4|auto_generated|w260w\(1),
	datab => \CONTROLE|Mult4|auto_generated|w260w\(4),
	datac => \CONTROLE|Mult4|auto_generated|w260w\(9),
	datad => \CONTROLE|Mult4|auto_generated|w260w\(8),
	combout => \CONTROLE|WideOr2~0_combout\);

-- Location: LCCOMB_X18_Y4_N10
\CONTROLE|WideOr2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|WideOr2~4_combout\ = (\CONTROLE|WideOr2~2_combout\) # ((\CONTROLE|WideOr2~1_combout\) # ((\CONTROLE|WideOr2~3_combout\) # (\CONTROLE|WideOr2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|WideOr2~2_combout\,
	datab => \CONTROLE|WideOr2~1_combout\,
	datac => \CONTROLE|WideOr2~3_combout\,
	datad => \CONTROLE|WideOr2~0_combout\,
	combout => \CONTROLE|WideOr2~4_combout\);

-- Location: LCCOMB_X18_Y4_N14
\CONTROLE|Add9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add9~1_cout\ = CARRY((\CONTROLE|WideOr2~4_combout\ & \CONTROLE|Mult4|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|WideOr2~4_combout\,
	datab => \CONTROLE|Mult4|auto_generated|op_1~26_combout\,
	datad => VCC,
	cout => \CONTROLE|Add9~1_cout\);

-- Location: LCCOMB_X18_Y4_N16
\CONTROLE|Add9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add9~2_combout\ = (\CONTROLE|Mult4|auto_generated|w260w\(16) & (!\CONTROLE|Add9~1_cout\)) # (!\CONTROLE|Mult4|auto_generated|w260w\(16) & ((\CONTROLE|Add9~1_cout\) # (GND)))
-- \CONTROLE|Add9~3\ = CARRY((!\CONTROLE|Add9~1_cout\) # (!\CONTROLE|Mult4|auto_generated|w260w\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult4|auto_generated|w260w\(16),
	datad => VCC,
	cin => \CONTROLE|Add9~1_cout\,
	combout => \CONTROLE|Add9~2_combout\,
	cout => \CONTROLE|Add9~3\);

-- Location: LCCOMB_X18_Y4_N18
\CONTROLE|Add9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add9~4_combout\ = (\CONTROLE|Mult4|auto_generated|w260w\(17) & (\CONTROLE|Add9~3\ $ (GND))) # (!\CONTROLE|Mult4|auto_generated|w260w\(17) & (!\CONTROLE|Add9~3\ & VCC))
-- \CONTROLE|Add9~5\ = CARRY((\CONTROLE|Mult4|auto_generated|w260w\(17) & !\CONTROLE|Add9~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult4|auto_generated|w260w\(17),
	datad => VCC,
	cin => \CONTROLE|Add9~3\,
	combout => \CONTROLE|Add9~4_combout\,
	cout => \CONTROLE|Add9~5\);

-- Location: LCCOMB_X18_Y4_N20
\CONTROLE|Add9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add9~6_combout\ = (\CONTROLE|Mult4|auto_generated|op_1~0_combout\ & (!\CONTROLE|Add9~5\)) # (!\CONTROLE|Mult4|auto_generated|op_1~0_combout\ & ((\CONTROLE|Add9~5\) # (GND)))
-- \CONTROLE|Add9~7\ = CARRY((!\CONTROLE|Add9~5\) # (!\CONTROLE|Mult4|auto_generated|op_1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult4|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \CONTROLE|Add9~5\,
	combout => \CONTROLE|Add9~6_combout\,
	cout => \CONTROLE|Add9~7\);

-- Location: LCCOMB_X18_Y6_N0
\CONTROLE|Add10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add10~0_combout\ = (\CONTROLE|Add9~2_combout\ & (\CONTROLE|INTEGRAL\(0) $ (VCC))) # (!\CONTROLE|Add9~2_combout\ & (\CONTROLE|INTEGRAL\(0) & VCC))
-- \CONTROLE|Add10~1\ = CARRY((\CONTROLE|Add9~2_combout\ & \CONTROLE|INTEGRAL\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add9~2_combout\,
	datab => \CONTROLE|INTEGRAL\(0),
	datad => VCC,
	combout => \CONTROLE|Add10~0_combout\,
	cout => \CONTROLE|Add10~1\);

-- Location: FF_X18_Y6_N1
\CONTROLE|INTEGRAL[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Add10~0_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|INTEGRAL\(0));

-- Location: LCCOMB_X18_Y6_N2
\CONTROLE|Add10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add10~2_combout\ = (\CONTROLE|Add9~4_combout\ & ((\CONTROLE|INTEGRAL\(1) & (\CONTROLE|Add10~1\ & VCC)) # (!\CONTROLE|INTEGRAL\(1) & (!\CONTROLE|Add10~1\)))) # (!\CONTROLE|Add9~4_combout\ & ((\CONTROLE|INTEGRAL\(1) & (!\CONTROLE|Add10~1\)) # 
-- (!\CONTROLE|INTEGRAL\(1) & ((\CONTROLE|Add10~1\) # (GND)))))
-- \CONTROLE|Add10~3\ = CARRY((\CONTROLE|Add9~4_combout\ & (!\CONTROLE|INTEGRAL\(1) & !\CONTROLE|Add10~1\)) # (!\CONTROLE|Add9~4_combout\ & ((!\CONTROLE|Add10~1\) # (!\CONTROLE|INTEGRAL\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add9~4_combout\,
	datab => \CONTROLE|INTEGRAL\(1),
	datad => VCC,
	cin => \CONTROLE|Add10~1\,
	combout => \CONTROLE|Add10~2_combout\,
	cout => \CONTROLE|Add10~3\);

-- Location: LCCOMB_X18_Y6_N4
\CONTROLE|Add10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add10~4_combout\ = ((\CONTROLE|Add9~6_combout\ $ (\CONTROLE|INTEGRAL\(2) $ (!\CONTROLE|Add10~3\)))) # (GND)
-- \CONTROLE|Add10~5\ = CARRY((\CONTROLE|Add9~6_combout\ & ((\CONTROLE|INTEGRAL\(2)) # (!\CONTROLE|Add10~3\))) # (!\CONTROLE|Add9~6_combout\ & (\CONTROLE|INTEGRAL\(2) & !\CONTROLE|Add10~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add9~6_combout\,
	datab => \CONTROLE|INTEGRAL\(2),
	datad => VCC,
	cin => \CONTROLE|Add10~3\,
	combout => \CONTROLE|Add10~4_combout\,
	cout => \CONTROLE|Add10~5\);

-- Location: FF_X18_Y6_N5
\CONTROLE|INTEGRAL[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Add10~4_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|INTEGRAL\(2));

-- Location: LCCOMB_X21_Y6_N8
\CONTROLE|Add7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add7~0_combout\ = (\CONTROLE|ERRO[5]~10_combout\ & (\CONTROLE|ERRO[0]~0_combout\ $ (VCC))) # (!\CONTROLE|ERRO[5]~10_combout\ & (\CONTROLE|ERRO[0]~0_combout\ & VCC))
-- \CONTROLE|Add7~1\ = CARRY((\CONTROLE|ERRO[5]~10_combout\ & \CONTROLE|ERRO[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|ERRO[5]~10_combout\,
	datab => \CONTROLE|ERRO[0]~0_combout\,
	datad => VCC,
	combout => \CONTROLE|Add7~0_combout\,
	cout => \CONTROLE|Add7~1\);

-- Location: LCCOMB_X21_Y6_N10
\CONTROLE|Add7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add7~2_combout\ = (\CONTROLE|ERRO[1]~2_combout\ & ((\CONTROLE|ERRO[6]~13_combout\ & (\CONTROLE|Add7~1\ & VCC)) # (!\CONTROLE|ERRO[6]~13_combout\ & (!\CONTROLE|Add7~1\)))) # (!\CONTROLE|ERRO[1]~2_combout\ & ((\CONTROLE|ERRO[6]~13_combout\ & 
-- (!\CONTROLE|Add7~1\)) # (!\CONTROLE|ERRO[6]~13_combout\ & ((\CONTROLE|Add7~1\) # (GND)))))
-- \CONTROLE|Add7~3\ = CARRY((\CONTROLE|ERRO[1]~2_combout\ & (!\CONTROLE|ERRO[6]~13_combout\ & !\CONTROLE|Add7~1\)) # (!\CONTROLE|ERRO[1]~2_combout\ & ((!\CONTROLE|Add7~1\) # (!\CONTROLE|ERRO[6]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|ERRO[1]~2_combout\,
	datab => \CONTROLE|ERRO[6]~13_combout\,
	datad => VCC,
	cin => \CONTROLE|Add7~1\,
	combout => \CONTROLE|Add7~2_combout\,
	cout => \CONTROLE|Add7~3\);

-- Location: LCCOMB_X21_Y6_N12
\CONTROLE|Add7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add7~4_combout\ = ((\CONTROLE|ERRO[7]~15_combout\ $ (\CONTROLE|ERRO[2]~4_combout\ $ (!\CONTROLE|Add7~3\)))) # (GND)
-- \CONTROLE|Add7~5\ = CARRY((\CONTROLE|ERRO[7]~15_combout\ & ((\CONTROLE|ERRO[2]~4_combout\) # (!\CONTROLE|Add7~3\))) # (!\CONTROLE|ERRO[7]~15_combout\ & (\CONTROLE|ERRO[2]~4_combout\ & !\CONTROLE|Add7~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|ERRO[7]~15_combout\,
	datab => \CONTROLE|ERRO[2]~4_combout\,
	datad => VCC,
	cin => \CONTROLE|Add7~3\,
	combout => \CONTROLE|Add7~4_combout\,
	cout => \CONTROLE|Add7~5\);

-- Location: LCCOMB_X21_Y6_N14
\CONTROLE|Add7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add7~6_combout\ = (\CONTROLE|ERRO[8]~17_combout\ & ((\CONTROLE|ERRO[3]~6_combout\ & (\CONTROLE|Add7~5\ & VCC)) # (!\CONTROLE|ERRO[3]~6_combout\ & (!\CONTROLE|Add7~5\)))) # (!\CONTROLE|ERRO[8]~17_combout\ & ((\CONTROLE|ERRO[3]~6_combout\ & 
-- (!\CONTROLE|Add7~5\)) # (!\CONTROLE|ERRO[3]~6_combout\ & ((\CONTROLE|Add7~5\) # (GND)))))
-- \CONTROLE|Add7~7\ = CARRY((\CONTROLE|ERRO[8]~17_combout\ & (!\CONTROLE|ERRO[3]~6_combout\ & !\CONTROLE|Add7~5\)) # (!\CONTROLE|ERRO[8]~17_combout\ & ((!\CONTROLE|Add7~5\) # (!\CONTROLE|ERRO[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|ERRO[8]~17_combout\,
	datab => \CONTROLE|ERRO[3]~6_combout\,
	datad => VCC,
	cin => \CONTROLE|Add7~5\,
	combout => \CONTROLE|Add7~6_combout\,
	cout => \CONTROLE|Add7~7\);

-- Location: LCCOMB_X21_Y6_N16
\CONTROLE|Add7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add7~8_combout\ = ((\CONTROLE|ERRO[4]~8_combout\ $ (\CONTROLE|ERRO[9]~19_combout\ $ (!\CONTROLE|Add7~7\)))) # (GND)
-- \CONTROLE|Add7~9\ = CARRY((\CONTROLE|ERRO[4]~8_combout\ & ((\CONTROLE|ERRO[9]~19_combout\) # (!\CONTROLE|Add7~7\))) # (!\CONTROLE|ERRO[4]~8_combout\ & (\CONTROLE|ERRO[9]~19_combout\ & !\CONTROLE|Add7~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|ERRO[4]~8_combout\,
	datab => \CONTROLE|ERRO[9]~19_combout\,
	datad => VCC,
	cin => \CONTROLE|Add7~7\,
	combout => \CONTROLE|Add7~8_combout\,
	cout => \CONTROLE|Add7~9\);

-- Location: LCCOMB_X21_Y6_N18
\CONTROLE|Add7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add7~10_combout\ = (\CONTROLE|ERRO[10]~21_combout\ & ((\CONTROLE|ERRO[5]~10_combout\ & (\CONTROLE|Add7~9\ & VCC)) # (!\CONTROLE|ERRO[5]~10_combout\ & (!\CONTROLE|Add7~9\)))) # (!\CONTROLE|ERRO[10]~21_combout\ & ((\CONTROLE|ERRO[5]~10_combout\ & 
-- (!\CONTROLE|Add7~9\)) # (!\CONTROLE|ERRO[5]~10_combout\ & ((\CONTROLE|Add7~9\) # (GND)))))
-- \CONTROLE|Add7~11\ = CARRY((\CONTROLE|ERRO[10]~21_combout\ & (!\CONTROLE|ERRO[5]~10_combout\ & !\CONTROLE|Add7~9\)) # (!\CONTROLE|ERRO[10]~21_combout\ & ((!\CONTROLE|Add7~9\) # (!\CONTROLE|ERRO[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|ERRO[10]~21_combout\,
	datab => \CONTROLE|ERRO[5]~10_combout\,
	datad => VCC,
	cin => \CONTROLE|Add7~9\,
	combout => \CONTROLE|Add7~10_combout\,
	cout => \CONTROLE|Add7~11\);

-- Location: LCCOMB_X21_Y6_N20
\CONTROLE|Add7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add7~12_combout\ = ((\CONTROLE|ERRO[11]~23_combout\ $ (\CONTROLE|ERRO[6]~13_combout\ $ (!\CONTROLE|Add7~11\)))) # (GND)
-- \CONTROLE|Add7~13\ = CARRY((\CONTROLE|ERRO[11]~23_combout\ & ((\CONTROLE|ERRO[6]~13_combout\) # (!\CONTROLE|Add7~11\))) # (!\CONTROLE|ERRO[11]~23_combout\ & (\CONTROLE|ERRO[6]~13_combout\ & !\CONTROLE|Add7~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|ERRO[11]~23_combout\,
	datab => \CONTROLE|ERRO[6]~13_combout\,
	datad => VCC,
	cin => \CONTROLE|Add7~11\,
	combout => \CONTROLE|Add7~12_combout\,
	cout => \CONTROLE|Add7~13\);

-- Location: LCCOMB_X21_Y6_N22
\CONTROLE|Add7~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add7~14_combout\ = (\CONTROLE|ERRO[7]~15_combout\ & ((\CONTROLE|ERRO[12]~25_combout\ & (\CONTROLE|Add7~13\ & VCC)) # (!\CONTROLE|ERRO[12]~25_combout\ & (!\CONTROLE|Add7~13\)))) # (!\CONTROLE|ERRO[7]~15_combout\ & ((\CONTROLE|ERRO[12]~25_combout\ 
-- & (!\CONTROLE|Add7~13\)) # (!\CONTROLE|ERRO[12]~25_combout\ & ((\CONTROLE|Add7~13\) # (GND)))))
-- \CONTROLE|Add7~15\ = CARRY((\CONTROLE|ERRO[7]~15_combout\ & (!\CONTROLE|ERRO[12]~25_combout\ & !\CONTROLE|Add7~13\)) # (!\CONTROLE|ERRO[7]~15_combout\ & ((!\CONTROLE|Add7~13\) # (!\CONTROLE|ERRO[12]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|ERRO[7]~15_combout\,
	datab => \CONTROLE|ERRO[12]~25_combout\,
	datad => VCC,
	cin => \CONTROLE|Add7~13\,
	combout => \CONTROLE|Add7~14_combout\,
	cout => \CONTROLE|Add7~15\);

-- Location: LCCOMB_X21_Y6_N24
\CONTROLE|Add7~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add7~16_combout\ = ((\CONTROLE|ERRO[8]~17_combout\ $ (\CONTROLE|ERRO[13]~27_combout\ $ (!\CONTROLE|Add7~15\)))) # (GND)
-- \CONTROLE|Add7~17\ = CARRY((\CONTROLE|ERRO[8]~17_combout\ & ((\CONTROLE|ERRO[13]~27_combout\) # (!\CONTROLE|Add7~15\))) # (!\CONTROLE|ERRO[8]~17_combout\ & (\CONTROLE|ERRO[13]~27_combout\ & !\CONTROLE|Add7~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|ERRO[8]~17_combout\,
	datab => \CONTROLE|ERRO[13]~27_combout\,
	datad => VCC,
	cin => \CONTROLE|Add7~15\,
	combout => \CONTROLE|Add7~16_combout\,
	cout => \CONTROLE|Add7~17\);

-- Location: LCCOMB_X21_Y6_N26
\CONTROLE|Add7~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add7~18_combout\ = (\CONTROLE|ERRO[14]~29_combout\ & ((\CONTROLE|ERRO[9]~19_combout\ & (\CONTROLE|Add7~17\ & VCC)) # (!\CONTROLE|ERRO[9]~19_combout\ & (!\CONTROLE|Add7~17\)))) # (!\CONTROLE|ERRO[14]~29_combout\ & ((\CONTROLE|ERRO[9]~19_combout\ 
-- & (!\CONTROLE|Add7~17\)) # (!\CONTROLE|ERRO[9]~19_combout\ & ((\CONTROLE|Add7~17\) # (GND)))))
-- \CONTROLE|Add7~19\ = CARRY((\CONTROLE|ERRO[14]~29_combout\ & (!\CONTROLE|ERRO[9]~19_combout\ & !\CONTROLE|Add7~17\)) # (!\CONTROLE|ERRO[14]~29_combout\ & ((!\CONTROLE|Add7~17\) # (!\CONTROLE|ERRO[9]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|ERRO[14]~29_combout\,
	datab => \CONTROLE|ERRO[9]~19_combout\,
	datad => VCC,
	cin => \CONTROLE|Add7~17\,
	combout => \CONTROLE|Add7~18_combout\,
	cout => \CONTROLE|Add7~19\);

-- Location: LCCOMB_X21_Y6_N28
\CONTROLE|Add7~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add7~20_combout\ = ((\CONTROLE|ERRO[10]~21_combout\ $ (\CONTROLE|ERRO[15]~31_combout\ $ (!\CONTROLE|Add7~19\)))) # (GND)
-- \CONTROLE|Add7~21\ = CARRY((\CONTROLE|ERRO[10]~21_combout\ & ((\CONTROLE|ERRO[15]~31_combout\) # (!\CONTROLE|Add7~19\))) # (!\CONTROLE|ERRO[10]~21_combout\ & (\CONTROLE|ERRO[15]~31_combout\ & !\CONTROLE|Add7~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|ERRO[10]~21_combout\,
	datab => \CONTROLE|ERRO[15]~31_combout\,
	datad => VCC,
	cin => \CONTROLE|Add7~19\,
	combout => \CONTROLE|Add7~20_combout\,
	cout => \CONTROLE|Add7~21\);

-- Location: LCCOMB_X21_Y6_N30
\CONTROLE|Add7~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add7~22_combout\ = (\CONTROLE|ERRO[11]~23_combout\ & ((\CONTROLE|ERRO[16]~33_combout\ & (\CONTROLE|Add7~21\ & VCC)) # (!\CONTROLE|ERRO[16]~33_combout\ & (!\CONTROLE|Add7~21\)))) # (!\CONTROLE|ERRO[11]~23_combout\ & 
-- ((\CONTROLE|ERRO[16]~33_combout\ & (!\CONTROLE|Add7~21\)) # (!\CONTROLE|ERRO[16]~33_combout\ & ((\CONTROLE|Add7~21\) # (GND)))))
-- \CONTROLE|Add7~23\ = CARRY((\CONTROLE|ERRO[11]~23_combout\ & (!\CONTROLE|ERRO[16]~33_combout\ & !\CONTROLE|Add7~21\)) # (!\CONTROLE|ERRO[11]~23_combout\ & ((!\CONTROLE|Add7~21\) # (!\CONTROLE|ERRO[16]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|ERRO[11]~23_combout\,
	datab => \CONTROLE|ERRO[16]~33_combout\,
	datad => VCC,
	cin => \CONTROLE|Add7~21\,
	combout => \CONTROLE|Add7~22_combout\,
	cout => \CONTROLE|Add7~23\);

-- Location: LCCOMB_X21_Y6_N2
\CONTROLE|WideOr1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|WideOr1~1_combout\ = (\CONTROLE|ERRO[4]~8_combout\) # ((\CONTROLE|ERRO[3]~6_combout\) # ((\CONTROLE|Add7~0_combout\) # (\CONTROLE|Add7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|ERRO[4]~8_combout\,
	datab => \CONTROLE|ERRO[3]~6_combout\,
	datac => \CONTROLE|Add7~0_combout\,
	datad => \CONTROLE|Add7~2_combout\,
	combout => \CONTROLE|WideOr1~1_combout\);

-- Location: LCCOMB_X21_Y6_N0
\CONTROLE|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|WideOr1~0_combout\ = (\CONTROLE|ERRO[1]~2_combout\) # ((\CONTROLE|ERRO[2]~4_combout\) # ((\CONTROLE|ERRO[0]~0_combout\) # (\CONTROLE|Add7~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|ERRO[1]~2_combout\,
	datab => \CONTROLE|ERRO[2]~4_combout\,
	datac => \CONTROLE|ERRO[0]~0_combout\,
	datad => \CONTROLE|Add7~16_combout\,
	combout => \CONTROLE|WideOr1~0_combout\);

-- Location: LCCOMB_X21_Y6_N4
\CONTROLE|WideOr1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|WideOr1~2_combout\ = (\CONTROLE|Add7~4_combout\) # ((\CONTROLE|Add7~8_combout\) # ((\CONTROLE|Add7~6_combout\) # (\CONTROLE|Add7~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add7~4_combout\,
	datab => \CONTROLE|Add7~8_combout\,
	datac => \CONTROLE|Add7~6_combout\,
	datad => \CONTROLE|Add7~10_combout\,
	combout => \CONTROLE|WideOr1~2_combout\);

-- Location: LCCOMB_X22_Y6_N24
\CONTROLE|WideOr1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|WideOr1~3_combout\ = (\CONTROLE|Add7~14_combout\) # (\CONTROLE|Add7~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Add7~14_combout\,
	datad => \CONTROLE|Add7~12_combout\,
	combout => \CONTROLE|WideOr1~3_combout\);

-- Location: LCCOMB_X21_Y6_N6
\CONTROLE|WideOr1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|WideOr1~4_combout\ = (\CONTROLE|WideOr1~1_combout\) # ((\CONTROLE|WideOr1~0_combout\) # ((\CONTROLE|WideOr1~2_combout\) # (\CONTROLE|WideOr1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|WideOr1~1_combout\,
	datab => \CONTROLE|WideOr1~0_combout\,
	datac => \CONTROLE|WideOr1~2_combout\,
	datad => \CONTROLE|WideOr1~3_combout\,
	combout => \CONTROLE|WideOr1~4_combout\);

-- Location: LCCOMB_X19_Y6_N14
\CONTROLE|Add8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add8~1_cout\ = CARRY((\CONTROLE|WideOr1~4_combout\ & \CONTROLE|Add7~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|WideOr1~4_combout\,
	datab => \CONTROLE|Add7~48_combout\,
	datad => VCC,
	cout => \CONTROLE|Add8~1_cout\);

-- Location: LCCOMB_X19_Y6_N16
\CONTROLE|PROPORCIONAL[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|PROPORCIONAL[0]~0_combout\ = (\CONTROLE|Add7~18_combout\ & (!\CONTROLE|Add8~1_cout\)) # (!\CONTROLE|Add7~18_combout\ & ((\CONTROLE|Add8~1_cout\) # (GND)))
-- \CONTROLE|PROPORCIONAL[0]~1\ = CARRY((!\CONTROLE|Add8~1_cout\) # (!\CONTROLE|Add7~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add7~18_combout\,
	datad => VCC,
	cin => \CONTROLE|Add8~1_cout\,
	combout => \CONTROLE|PROPORCIONAL[0]~0_combout\,
	cout => \CONTROLE|PROPORCIONAL[0]~1\);

-- Location: LCCOMB_X19_Y6_N18
\CONTROLE|PROPORCIONAL[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|PROPORCIONAL[1]~2_combout\ = (\CONTROLE|Add7~20_combout\ & (\CONTROLE|PROPORCIONAL[0]~1\ $ (GND))) # (!\CONTROLE|Add7~20_combout\ & (!\CONTROLE|PROPORCIONAL[0]~1\ & VCC))
-- \CONTROLE|PROPORCIONAL[1]~3\ = CARRY((\CONTROLE|Add7~20_combout\ & !\CONTROLE|PROPORCIONAL[0]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add7~20_combout\,
	datad => VCC,
	cin => \CONTROLE|PROPORCIONAL[0]~1\,
	combout => \CONTROLE|PROPORCIONAL[1]~2_combout\,
	cout => \CONTROLE|PROPORCIONAL[1]~3\);

-- Location: LCCOMB_X19_Y6_N20
\CONTROLE|PROPORCIONAL[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|PROPORCIONAL[2]~4_combout\ = (\CONTROLE|Add7~22_combout\ & (!\CONTROLE|PROPORCIONAL[1]~3\)) # (!\CONTROLE|Add7~22_combout\ & ((\CONTROLE|PROPORCIONAL[1]~3\) # (GND)))
-- \CONTROLE|PROPORCIONAL[2]~5\ = CARRY((!\CONTROLE|PROPORCIONAL[1]~3\) # (!\CONTROLE|Add7~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Add7~22_combout\,
	datad => VCC,
	cin => \CONTROLE|PROPORCIONAL[1]~3\,
	combout => \CONTROLE|PROPORCIONAL[2]~4_combout\,
	cout => \CONTROLE|PROPORCIONAL[2]~5\);

-- Location: LCCOMB_X17_Y6_N0
\CONTROLE|Y[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y[0]~0_combout\ = (\CONTROLE|PROPORCIONAL[0]~0_combout\ & (\CONTROLE|INTEGRAL\(0) $ (VCC))) # (!\CONTROLE|PROPORCIONAL[0]~0_combout\ & (\CONTROLE|INTEGRAL\(0) & VCC))
-- \CONTROLE|Y[0]~1\ = CARRY((\CONTROLE|PROPORCIONAL[0]~0_combout\ & \CONTROLE|INTEGRAL\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|PROPORCIONAL[0]~0_combout\,
	datab => \CONTROLE|INTEGRAL\(0),
	datad => VCC,
	combout => \CONTROLE|Y[0]~0_combout\,
	cout => \CONTROLE|Y[0]~1\);

-- Location: LCCOMB_X17_Y6_N2
\CONTROLE|Y[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y[1]~2_combout\ = (\CONTROLE|INTEGRAL\(1) & ((\CONTROLE|PROPORCIONAL[1]~2_combout\ & (\CONTROLE|Y[0]~1\ & VCC)) # (!\CONTROLE|PROPORCIONAL[1]~2_combout\ & (!\CONTROLE|Y[0]~1\)))) # (!\CONTROLE|INTEGRAL\(1) & 
-- ((\CONTROLE|PROPORCIONAL[1]~2_combout\ & (!\CONTROLE|Y[0]~1\)) # (!\CONTROLE|PROPORCIONAL[1]~2_combout\ & ((\CONTROLE|Y[0]~1\) # (GND)))))
-- \CONTROLE|Y[1]~3\ = CARRY((\CONTROLE|INTEGRAL\(1) & (!\CONTROLE|PROPORCIONAL[1]~2_combout\ & !\CONTROLE|Y[0]~1\)) # (!\CONTROLE|INTEGRAL\(1) & ((!\CONTROLE|Y[0]~1\) # (!\CONTROLE|PROPORCIONAL[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|INTEGRAL\(1),
	datab => \CONTROLE|PROPORCIONAL[1]~2_combout\,
	datad => VCC,
	cin => \CONTROLE|Y[0]~1\,
	combout => \CONTROLE|Y[1]~2_combout\,
	cout => \CONTROLE|Y[1]~3\);

-- Location: LCCOMB_X17_Y6_N4
\CONTROLE|Y[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y[2]~4_combout\ = ((\CONTROLE|INTEGRAL\(2) $ (\CONTROLE|PROPORCIONAL[2]~4_combout\ $ (!\CONTROLE|Y[1]~3\)))) # (GND)
-- \CONTROLE|Y[2]~5\ = CARRY((\CONTROLE|INTEGRAL\(2) & ((\CONTROLE|PROPORCIONAL[2]~4_combout\) # (!\CONTROLE|Y[1]~3\))) # (!\CONTROLE|INTEGRAL\(2) & (\CONTROLE|PROPORCIONAL[2]~4_combout\ & !\CONTROLE|Y[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|INTEGRAL\(2),
	datab => \CONTROLE|PROPORCIONAL[2]~4_combout\,
	datad => VCC,
	cin => \CONTROLE|Y[1]~3\,
	combout => \CONTROLE|Y[2]~4_combout\,
	cout => \CONTROLE|Y[2]~5\);

-- Location: LCCOMB_X17_Y7_N0
\CONTROLE|Y_sat[1]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[1]~27_combout\ = (!\CONTROLE|Y[31]~62_combout\ & (\CONTROLE|Y[1]~2_combout\ & (\CONTROLE|LessThan2~7_combout\ & \CONTROLE|LessThan1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[31]~62_combout\,
	datab => \CONTROLE|Y[1]~2_combout\,
	datac => \CONTROLE|LessThan2~7_combout\,
	datad => \CONTROLE|LessThan1~4_combout\,
	combout => \CONTROLE|Y_sat[1]~27_combout\);

-- Location: LCCOMB_X17_Y7_N26
\CONTROLE|Y_sat[0]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[0]~28_combout\ = (!\CONTROLE|Y[31]~62_combout\ & (\CONTROLE|LessThan1~4_combout\ & (\CONTROLE|LessThan2~7_combout\ & \CONTROLE|Y[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[31]~62_combout\,
	datab => \CONTROLE|LessThan1~4_combout\,
	datac => \CONTROLE|LessThan2~7_combout\,
	datad => \CONTROLE|Y[0]~0_combout\,
	combout => \CONTROLE|Y_sat[0]~28_combout\);

-- Location: LCCOMB_X16_Y7_N0
\CONTROLE|e_sat[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|e_sat[0]~0_combout\ = (\CONTROLE|Y[0]~0_combout\ & (\CONTROLE|Y_sat[0]~28_combout\ $ (VCC))) # (!\CONTROLE|Y[0]~0_combout\ & ((\CONTROLE|Y_sat[0]~28_combout\) # (GND)))
-- \CONTROLE|e_sat[0]~1\ = CARRY((\CONTROLE|Y_sat[0]~28_combout\) # (!\CONTROLE|Y[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[0]~0_combout\,
	datab => \CONTROLE|Y_sat[0]~28_combout\,
	datad => VCC,
	combout => \CONTROLE|e_sat[0]~0_combout\,
	cout => \CONTROLE|e_sat[0]~1\);

-- Location: LCCOMB_X16_Y7_N2
\CONTROLE|e_sat[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|e_sat[1]~2_combout\ = (\CONTROLE|Y[1]~2_combout\ & ((\CONTROLE|Y_sat[1]~27_combout\ & (!\CONTROLE|e_sat[0]~1\)) # (!\CONTROLE|Y_sat[1]~27_combout\ & ((\CONTROLE|e_sat[0]~1\) # (GND))))) # (!\CONTROLE|Y[1]~2_combout\ & 
-- ((\CONTROLE|Y_sat[1]~27_combout\ & (\CONTROLE|e_sat[0]~1\ & VCC)) # (!\CONTROLE|Y_sat[1]~27_combout\ & (!\CONTROLE|e_sat[0]~1\))))
-- \CONTROLE|e_sat[1]~3\ = CARRY((\CONTROLE|Y[1]~2_combout\ & ((!\CONTROLE|e_sat[0]~1\) # (!\CONTROLE|Y_sat[1]~27_combout\))) # (!\CONTROLE|Y[1]~2_combout\ & (!\CONTROLE|Y_sat[1]~27_combout\ & !\CONTROLE|e_sat[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[1]~2_combout\,
	datab => \CONTROLE|Y_sat[1]~27_combout\,
	datad => VCC,
	cin => \CONTROLE|e_sat[0]~1\,
	combout => \CONTROLE|e_sat[1]~2_combout\,
	cout => \CONTROLE|e_sat[1]~3\);

-- Location: LCCOMB_X16_Y7_N4
\CONTROLE|e_sat[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|e_sat[2]~4_combout\ = ((\CONTROLE|Y_sat[2]~26_combout\ $ (\CONTROLE|Y[2]~4_combout\ $ (\CONTROLE|e_sat[1]~3\)))) # (GND)
-- \CONTROLE|e_sat[2]~5\ = CARRY((\CONTROLE|Y_sat[2]~26_combout\ & ((!\CONTROLE|e_sat[1]~3\) # (!\CONTROLE|Y[2]~4_combout\))) # (!\CONTROLE|Y_sat[2]~26_combout\ & (!\CONTROLE|Y[2]~4_combout\ & !\CONTROLE|e_sat[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y_sat[2]~26_combout\,
	datab => \CONTROLE|Y[2]~4_combout\,
	datad => VCC,
	cin => \CONTROLE|e_sat[1]~3\,
	combout => \CONTROLE|e_sat[2]~4_combout\,
	cout => \CONTROLE|e_sat[2]~5\);

-- Location: LCCOMB_X16_Y7_N6
\CONTROLE|e_sat[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|e_sat[3]~6_combout\ = (\CONTROLE|Y_sat[3]~25_combout\ & ((\CONTROLE|Y[3]~6_combout\ & (!\CONTROLE|e_sat[2]~5\)) # (!\CONTROLE|Y[3]~6_combout\ & (\CONTROLE|e_sat[2]~5\ & VCC)))) # (!\CONTROLE|Y_sat[3]~25_combout\ & ((\CONTROLE|Y[3]~6_combout\ & 
-- ((\CONTROLE|e_sat[2]~5\) # (GND))) # (!\CONTROLE|Y[3]~6_combout\ & (!\CONTROLE|e_sat[2]~5\))))
-- \CONTROLE|e_sat[3]~7\ = CARRY((\CONTROLE|Y_sat[3]~25_combout\ & (\CONTROLE|Y[3]~6_combout\ & !\CONTROLE|e_sat[2]~5\)) # (!\CONTROLE|Y_sat[3]~25_combout\ & ((\CONTROLE|Y[3]~6_combout\) # (!\CONTROLE|e_sat[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y_sat[3]~25_combout\,
	datab => \CONTROLE|Y[3]~6_combout\,
	datad => VCC,
	cin => \CONTROLE|e_sat[2]~5\,
	combout => \CONTROLE|e_sat[3]~6_combout\,
	cout => \CONTROLE|e_sat[3]~7\);

-- Location: LCCOMB_X16_Y7_N8
\CONTROLE|e_sat[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|e_sat[4]~8_combout\ = ((\CONTROLE|Y[4]~8_combout\ $ (\CONTROLE|Y_sat[4]~24_combout\ $ (\CONTROLE|e_sat[3]~7\)))) # (GND)
-- \CONTROLE|e_sat[4]~9\ = CARRY((\CONTROLE|Y[4]~8_combout\ & (\CONTROLE|Y_sat[4]~24_combout\ & !\CONTROLE|e_sat[3]~7\)) # (!\CONTROLE|Y[4]~8_combout\ & ((\CONTROLE|Y_sat[4]~24_combout\) # (!\CONTROLE|e_sat[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[4]~8_combout\,
	datab => \CONTROLE|Y_sat[4]~24_combout\,
	datad => VCC,
	cin => \CONTROLE|e_sat[3]~7\,
	combout => \CONTROLE|e_sat[4]~8_combout\,
	cout => \CONTROLE|e_sat[4]~9\);

-- Location: LCCOMB_X16_Y7_N10
\CONTROLE|e_sat[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|e_sat[5]~10_combout\ = (\CONTROLE|Y[5]~10_combout\ & ((\CONTROLE|Y_sat[5]~23_combout\ & (!\CONTROLE|e_sat[4]~9\)) # (!\CONTROLE|Y_sat[5]~23_combout\ & ((\CONTROLE|e_sat[4]~9\) # (GND))))) # (!\CONTROLE|Y[5]~10_combout\ & 
-- ((\CONTROLE|Y_sat[5]~23_combout\ & (\CONTROLE|e_sat[4]~9\ & VCC)) # (!\CONTROLE|Y_sat[5]~23_combout\ & (!\CONTROLE|e_sat[4]~9\))))
-- \CONTROLE|e_sat[5]~11\ = CARRY((\CONTROLE|Y[5]~10_combout\ & ((!\CONTROLE|e_sat[4]~9\) # (!\CONTROLE|Y_sat[5]~23_combout\))) # (!\CONTROLE|Y[5]~10_combout\ & (!\CONTROLE|Y_sat[5]~23_combout\ & !\CONTROLE|e_sat[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[5]~10_combout\,
	datab => \CONTROLE|Y_sat[5]~23_combout\,
	datad => VCC,
	cin => \CONTROLE|e_sat[4]~9\,
	combout => \CONTROLE|e_sat[5]~10_combout\,
	cout => \CONTROLE|e_sat[5]~11\);

-- Location: LCCOMB_X16_Y7_N12
\CONTROLE|e_sat[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|e_sat[6]~12_combout\ = ((\CONTROLE|Y_sat[6]~22_combout\ $ (\CONTROLE|Y[6]~12_combout\ $ (\CONTROLE|e_sat[5]~11\)))) # (GND)
-- \CONTROLE|e_sat[6]~13\ = CARRY((\CONTROLE|Y_sat[6]~22_combout\ & ((!\CONTROLE|e_sat[5]~11\) # (!\CONTROLE|Y[6]~12_combout\))) # (!\CONTROLE|Y_sat[6]~22_combout\ & (!\CONTROLE|Y[6]~12_combout\ & !\CONTROLE|e_sat[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y_sat[6]~22_combout\,
	datab => \CONTROLE|Y[6]~12_combout\,
	datad => VCC,
	cin => \CONTROLE|e_sat[5]~11\,
	combout => \CONTROLE|e_sat[6]~12_combout\,
	cout => \CONTROLE|e_sat[6]~13\);

-- Location: LCCOMB_X16_Y7_N14
\CONTROLE|e_sat[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|e_sat[7]~14_combout\ = (\CONTROLE|Y[7]~14_combout\ & ((\CONTROLE|Y_sat[7]~1_combout\ & (!\CONTROLE|e_sat[6]~13\)) # (!\CONTROLE|Y_sat[7]~1_combout\ & ((\CONTROLE|e_sat[6]~13\) # (GND))))) # (!\CONTROLE|Y[7]~14_combout\ & 
-- ((\CONTROLE|Y_sat[7]~1_combout\ & (\CONTROLE|e_sat[6]~13\ & VCC)) # (!\CONTROLE|Y_sat[7]~1_combout\ & (!\CONTROLE|e_sat[6]~13\))))
-- \CONTROLE|e_sat[7]~15\ = CARRY((\CONTROLE|Y[7]~14_combout\ & ((!\CONTROLE|e_sat[6]~13\) # (!\CONTROLE|Y_sat[7]~1_combout\))) # (!\CONTROLE|Y[7]~14_combout\ & (!\CONTROLE|Y_sat[7]~1_combout\ & !\CONTROLE|e_sat[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[7]~14_combout\,
	datab => \CONTROLE|Y_sat[7]~1_combout\,
	datad => VCC,
	cin => \CONTROLE|e_sat[6]~13\,
	combout => \CONTROLE|e_sat[7]~14_combout\,
	cout => \CONTROLE|e_sat[7]~15\);

-- Location: LCCOMB_X16_Y7_N16
\CONTROLE|e_sat[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|e_sat[8]~16_combout\ = ((\CONTROLE|Y[8]~16_combout\ $ (\CONTROLE|Y_sat[8]~3_combout\ $ (\CONTROLE|e_sat[7]~15\)))) # (GND)
-- \CONTROLE|e_sat[8]~17\ = CARRY((\CONTROLE|Y[8]~16_combout\ & (\CONTROLE|Y_sat[8]~3_combout\ & !\CONTROLE|e_sat[7]~15\)) # (!\CONTROLE|Y[8]~16_combout\ & ((\CONTROLE|Y_sat[8]~3_combout\) # (!\CONTROLE|e_sat[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[8]~16_combout\,
	datab => \CONTROLE|Y_sat[8]~3_combout\,
	datad => VCC,
	cin => \CONTROLE|e_sat[7]~15\,
	combout => \CONTROLE|e_sat[8]~16_combout\,
	cout => \CONTROLE|e_sat[8]~17\);

-- Location: LCCOMB_X16_Y7_N18
\CONTROLE|e_sat[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|e_sat[9]~18_combout\ = (\CONTROLE|Y[9]~18_combout\ & ((\CONTROLE|Y_sat[9]~5_combout\ & (!\CONTROLE|e_sat[8]~17\)) # (!\CONTROLE|Y_sat[9]~5_combout\ & ((\CONTROLE|e_sat[8]~17\) # (GND))))) # (!\CONTROLE|Y[9]~18_combout\ & 
-- ((\CONTROLE|Y_sat[9]~5_combout\ & (\CONTROLE|e_sat[8]~17\ & VCC)) # (!\CONTROLE|Y_sat[9]~5_combout\ & (!\CONTROLE|e_sat[8]~17\))))
-- \CONTROLE|e_sat[9]~19\ = CARRY((\CONTROLE|Y[9]~18_combout\ & ((!\CONTROLE|e_sat[8]~17\) # (!\CONTROLE|Y_sat[9]~5_combout\))) # (!\CONTROLE|Y[9]~18_combout\ & (!\CONTROLE|Y_sat[9]~5_combout\ & !\CONTROLE|e_sat[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[9]~18_combout\,
	datab => \CONTROLE|Y_sat[9]~5_combout\,
	datad => VCC,
	cin => \CONTROLE|e_sat[8]~17\,
	combout => \CONTROLE|e_sat[9]~18_combout\,
	cout => \CONTROLE|e_sat[9]~19\);

-- Location: LCCOMB_X16_Y7_N20
\CONTROLE|e_sat[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|e_sat[10]~20_combout\ = ((\CONTROLE|Y_sat[10]~9_combout\ $ (\CONTROLE|Y[10]~20_combout\ $ (\CONTROLE|e_sat[9]~19\)))) # (GND)
-- \CONTROLE|e_sat[10]~21\ = CARRY((\CONTROLE|Y_sat[10]~9_combout\ & ((!\CONTROLE|e_sat[9]~19\) # (!\CONTROLE|Y[10]~20_combout\))) # (!\CONTROLE|Y_sat[10]~9_combout\ & (!\CONTROLE|Y[10]~20_combout\ & !\CONTROLE|e_sat[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y_sat[10]~9_combout\,
	datab => \CONTROLE|Y[10]~20_combout\,
	datad => VCC,
	cin => \CONTROLE|e_sat[9]~19\,
	combout => \CONTROLE|e_sat[10]~20_combout\,
	cout => \CONTROLE|e_sat[10]~21\);

-- Location: LCCOMB_X16_Y7_N22
\CONTROLE|e_sat[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|e_sat[11]~22_combout\ = (\CONTROLE|Y[11]~22_combout\ & ((\CONTROLE|Y_sat[11]~7_combout\ & (!\CONTROLE|e_sat[10]~21\)) # (!\CONTROLE|Y_sat[11]~7_combout\ & ((\CONTROLE|e_sat[10]~21\) # (GND))))) # (!\CONTROLE|Y[11]~22_combout\ & 
-- ((\CONTROLE|Y_sat[11]~7_combout\ & (\CONTROLE|e_sat[10]~21\ & VCC)) # (!\CONTROLE|Y_sat[11]~7_combout\ & (!\CONTROLE|e_sat[10]~21\))))
-- \CONTROLE|e_sat[11]~23\ = CARRY((\CONTROLE|Y[11]~22_combout\ & ((!\CONTROLE|e_sat[10]~21\) # (!\CONTROLE|Y_sat[11]~7_combout\))) # (!\CONTROLE|Y[11]~22_combout\ & (!\CONTROLE|Y_sat[11]~7_combout\ & !\CONTROLE|e_sat[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[11]~22_combout\,
	datab => \CONTROLE|Y_sat[11]~7_combout\,
	datad => VCC,
	cin => \CONTROLE|e_sat[10]~21\,
	combout => \CONTROLE|e_sat[11]~22_combout\,
	cout => \CONTROLE|e_sat[11]~23\);

-- Location: LCCOMB_X16_Y7_N24
\CONTROLE|e_sat[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|e_sat[12]~24_combout\ = ((\CONTROLE|Y[12]~24_combout\ $ (\CONTROLE|Y_sat[12]~13_combout\ $ (\CONTROLE|e_sat[11]~23\)))) # (GND)
-- \CONTROLE|e_sat[12]~25\ = CARRY((\CONTROLE|Y[12]~24_combout\ & (\CONTROLE|Y_sat[12]~13_combout\ & !\CONTROLE|e_sat[11]~23\)) # (!\CONTROLE|Y[12]~24_combout\ & ((\CONTROLE|Y_sat[12]~13_combout\) # (!\CONTROLE|e_sat[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[12]~24_combout\,
	datab => \CONTROLE|Y_sat[12]~13_combout\,
	datad => VCC,
	cin => \CONTROLE|e_sat[11]~23\,
	combout => \CONTROLE|e_sat[12]~24_combout\,
	cout => \CONTROLE|e_sat[12]~25\);

-- Location: LCCOMB_X16_Y7_N26
\CONTROLE|e_sat[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|e_sat[13]~26_combout\ = (\CONTROLE|Y[13]~26_combout\ & ((\CONTROLE|Y_sat[13]~11_combout\ & (!\CONTROLE|e_sat[12]~25\)) # (!\CONTROLE|Y_sat[13]~11_combout\ & ((\CONTROLE|e_sat[12]~25\) # (GND))))) # (!\CONTROLE|Y[13]~26_combout\ & 
-- ((\CONTROLE|Y_sat[13]~11_combout\ & (\CONTROLE|e_sat[12]~25\ & VCC)) # (!\CONTROLE|Y_sat[13]~11_combout\ & (!\CONTROLE|e_sat[12]~25\))))
-- \CONTROLE|e_sat[13]~27\ = CARRY((\CONTROLE|Y[13]~26_combout\ & ((!\CONTROLE|e_sat[12]~25\) # (!\CONTROLE|Y_sat[13]~11_combout\))) # (!\CONTROLE|Y[13]~26_combout\ & (!\CONTROLE|Y_sat[13]~11_combout\ & !\CONTROLE|e_sat[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[13]~26_combout\,
	datab => \CONTROLE|Y_sat[13]~11_combout\,
	datad => VCC,
	cin => \CONTROLE|e_sat[12]~25\,
	combout => \CONTROLE|e_sat[13]~26_combout\,
	cout => \CONTROLE|e_sat[13]~27\);

-- Location: LCCOMB_X16_Y7_N28
\CONTROLE|e_sat[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|e_sat[14]~28_combout\ = ((\CONTROLE|Y[14]~28_combout\ $ (\CONTROLE|Y_sat[14]~17_combout\ $ (\CONTROLE|e_sat[13]~27\)))) # (GND)
-- \CONTROLE|e_sat[14]~29\ = CARRY((\CONTROLE|Y[14]~28_combout\ & (\CONTROLE|Y_sat[14]~17_combout\ & !\CONTROLE|e_sat[13]~27\)) # (!\CONTROLE|Y[14]~28_combout\ & ((\CONTROLE|Y_sat[14]~17_combout\) # (!\CONTROLE|e_sat[13]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[14]~28_combout\,
	datab => \CONTROLE|Y_sat[14]~17_combout\,
	datad => VCC,
	cin => \CONTROLE|e_sat[13]~27\,
	combout => \CONTROLE|e_sat[14]~28_combout\,
	cout => \CONTROLE|e_sat[14]~29\);

-- Location: LCCOMB_X16_Y7_N30
\CONTROLE|e_sat[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|e_sat[15]~30_combout\ = (\CONTROLE|Y_sat[15]~15_combout\ & ((\CONTROLE|Y[15]~30_combout\ & (!\CONTROLE|e_sat[14]~29\)) # (!\CONTROLE|Y[15]~30_combout\ & (\CONTROLE|e_sat[14]~29\ & VCC)))) # (!\CONTROLE|Y_sat[15]~15_combout\ & 
-- ((\CONTROLE|Y[15]~30_combout\ & ((\CONTROLE|e_sat[14]~29\) # (GND))) # (!\CONTROLE|Y[15]~30_combout\ & (!\CONTROLE|e_sat[14]~29\))))
-- \CONTROLE|e_sat[15]~31\ = CARRY((\CONTROLE|Y_sat[15]~15_combout\ & (\CONTROLE|Y[15]~30_combout\ & !\CONTROLE|e_sat[14]~29\)) # (!\CONTROLE|Y_sat[15]~15_combout\ & ((\CONTROLE|Y[15]~30_combout\) # (!\CONTROLE|e_sat[14]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y_sat[15]~15_combout\,
	datab => \CONTROLE|Y[15]~30_combout\,
	datad => VCC,
	cin => \CONTROLE|e_sat[14]~29\,
	combout => \CONTROLE|e_sat[15]~30_combout\,
	cout => \CONTROLE|e_sat[15]~31\);

-- Location: FF_X21_Y8_N5
\CONTROLE|feed_0[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \CONTROLE|Mult5|auto_generated|w248w\(12),
	sload => VCC,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|feed_0\(12));

-- Location: LCCOMB_X19_Y4_N2
\CONTROLE|Mult4|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult4|auto_generated|op_1~2_combout\ = (\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT1\ & ((\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT19\ & (\CONTROLE|Mult4|auto_generated|op_1~1\ & VCC)) # 
-- (!\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT19\ & (!\CONTROLE|Mult4|auto_generated|op_1~1\)))) # (!\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT1\ & ((\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT19\ & (!\CONTROLE|Mult4|auto_generated|op_1~1\)) # 
-- (!\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT19\ & ((\CONTROLE|Mult4|auto_generated|op_1~1\) # (GND)))))
-- \CONTROLE|Mult4|auto_generated|op_1~3\ = CARRY((\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT1\ & (!\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT19\ & !\CONTROLE|Mult4|auto_generated|op_1~1\)) # (!\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT1\ & 
-- ((!\CONTROLE|Mult4|auto_generated|op_1~1\) # (!\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT1\,
	datab => \CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \CONTROLE|Mult4|auto_generated|op_1~1\,
	combout => \CONTROLE|Mult4|auto_generated|op_1~2_combout\,
	cout => \CONTROLE|Mult4|auto_generated|op_1~3\);

-- Location: LCCOMB_X19_Y4_N4
\CONTROLE|Mult4|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult4|auto_generated|op_1~4_combout\ = ((\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT20\ $ (\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT2\ $ (!\CONTROLE|Mult4|auto_generated|op_1~3\)))) # (GND)
-- \CONTROLE|Mult4|auto_generated|op_1~5\ = CARRY((\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT20\ & ((\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT2\) # (!\CONTROLE|Mult4|auto_generated|op_1~3\))) # (!\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT20\ 
-- & (\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT2\ & !\CONTROLE|Mult4|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT20\,
	datab => \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT2\,
	datad => VCC,
	cin => \CONTROLE|Mult4|auto_generated|op_1~3\,
	combout => \CONTROLE|Mult4|auto_generated|op_1~4_combout\,
	cout => \CONTROLE|Mult4|auto_generated|op_1~5\);

-- Location: LCCOMB_X19_Y4_N6
\CONTROLE|Mult4|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult4|auto_generated|op_1~6_combout\ = (\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT3\ & ((\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT21\ & (\CONTROLE|Mult4|auto_generated|op_1~5\ & VCC)) # 
-- (!\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT21\ & (!\CONTROLE|Mult4|auto_generated|op_1~5\)))) # (!\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT3\ & ((\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT21\ & (!\CONTROLE|Mult4|auto_generated|op_1~5\)) # 
-- (!\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT21\ & ((\CONTROLE|Mult4|auto_generated|op_1~5\) # (GND)))))
-- \CONTROLE|Mult4|auto_generated|op_1~7\ = CARRY((\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT3\ & (!\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT21\ & !\CONTROLE|Mult4|auto_generated|op_1~5\)) # (!\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT3\ & 
-- ((!\CONTROLE|Mult4|auto_generated|op_1~5\) # (!\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT3\,
	datab => \CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT21\,
	datad => VCC,
	cin => \CONTROLE|Mult4|auto_generated|op_1~5\,
	combout => \CONTROLE|Mult4|auto_generated|op_1~6_combout\,
	cout => \CONTROLE|Mult4|auto_generated|op_1~7\);

-- Location: LCCOMB_X19_Y4_N8
\CONTROLE|Mult4|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult4|auto_generated|op_1~8_combout\ = ((\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT4\ $ (\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT22\ $ (!\CONTROLE|Mult4|auto_generated|op_1~7\)))) # (GND)
-- \CONTROLE|Mult4|auto_generated|op_1~9\ = CARRY((\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT4\ & ((\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT22\) # (!\CONTROLE|Mult4|auto_generated|op_1~7\))) # (!\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT4\ & 
-- (\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT22\ & !\CONTROLE|Mult4|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT4\,
	datab => \CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \CONTROLE|Mult4|auto_generated|op_1~7\,
	combout => \CONTROLE|Mult4|auto_generated|op_1~8_combout\,
	cout => \CONTROLE|Mult4|auto_generated|op_1~9\);

-- Location: LCCOMB_X19_Y4_N10
\CONTROLE|Mult4|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult4|auto_generated|op_1~10_combout\ = (\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT23\ & ((\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT5\ & (\CONTROLE|Mult4|auto_generated|op_1~9\ & VCC)) # 
-- (!\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT5\ & (!\CONTROLE|Mult4|auto_generated|op_1~9\)))) # (!\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT23\ & ((\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT5\ & (!\CONTROLE|Mult4|auto_generated|op_1~9\)) # 
-- (!\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT5\ & ((\CONTROLE|Mult4|auto_generated|op_1~9\) # (GND)))))
-- \CONTROLE|Mult4|auto_generated|op_1~11\ = CARRY((\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT23\ & (!\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT5\ & !\CONTROLE|Mult4|auto_generated|op_1~9\)) # (!\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT23\ & 
-- ((!\CONTROLE|Mult4|auto_generated|op_1~9\) # (!\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT23\,
	datab => \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT5\,
	datad => VCC,
	cin => \CONTROLE|Mult4|auto_generated|op_1~9\,
	combout => \CONTROLE|Mult4|auto_generated|op_1~10_combout\,
	cout => \CONTROLE|Mult4|auto_generated|op_1~11\);

-- Location: LCCOMB_X19_Y4_N12
\CONTROLE|Mult4|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult4|auto_generated|op_1~12_combout\ = ((\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT24\ $ (\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT6\ $ (!\CONTROLE|Mult4|auto_generated|op_1~11\)))) # (GND)
-- \CONTROLE|Mult4|auto_generated|op_1~13\ = CARRY((\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT24\ & ((\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT6\) # (!\CONTROLE|Mult4|auto_generated|op_1~11\))) # 
-- (!\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT24\ & (\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT6\ & !\CONTROLE|Mult4|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT24\,
	datab => \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT6\,
	datad => VCC,
	cin => \CONTROLE|Mult4|auto_generated|op_1~11\,
	combout => \CONTROLE|Mult4|auto_generated|op_1~12_combout\,
	cout => \CONTROLE|Mult4|auto_generated|op_1~13\);

-- Location: LCCOMB_X19_Y4_N14
\CONTROLE|Mult4|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult4|auto_generated|op_1~14_combout\ = (\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT7\ & ((\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT25\ & (\CONTROLE|Mult4|auto_generated|op_1~13\ & VCC)) # 
-- (!\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT25\ & (!\CONTROLE|Mult4|auto_generated|op_1~13\)))) # (!\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT7\ & ((\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT25\ & (!\CONTROLE|Mult4|auto_generated|op_1~13\)) 
-- # (!\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT25\ & ((\CONTROLE|Mult4|auto_generated|op_1~13\) # (GND)))))
-- \CONTROLE|Mult4|auto_generated|op_1~15\ = CARRY((\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT7\ & (!\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT25\ & !\CONTROLE|Mult4|auto_generated|op_1~13\)) # (!\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT7\ & 
-- ((!\CONTROLE|Mult4|auto_generated|op_1~13\) # (!\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT7\,
	datab => \CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT25\,
	datad => VCC,
	cin => \CONTROLE|Mult4|auto_generated|op_1~13\,
	combout => \CONTROLE|Mult4|auto_generated|op_1~14_combout\,
	cout => \CONTROLE|Mult4|auto_generated|op_1~15\);

-- Location: LCCOMB_X19_Y4_N16
\CONTROLE|Mult4|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult4|auto_generated|op_1~16_combout\ = ((\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT26\ $ (\CONTROLE|Mult4|auto_generated|op_2~0_combout\ $ (\CONTROLE|Mult4|auto_generated|op_1~15\)))) # (GND)
-- \CONTROLE|Mult4|auto_generated|op_1~17\ = CARRY((\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT26\ & (\CONTROLE|Mult4|auto_generated|op_2~0_combout\ & !\CONTROLE|Mult4|auto_generated|op_1~15\)) # (!\CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT26\ & 
-- ((\CONTROLE|Mult4|auto_generated|op_2~0_combout\) # (!\CONTROLE|Mult4|auto_generated|op_1~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult4|auto_generated|mac_out2~DATAOUT26\,
	datab => \CONTROLE|Mult4|auto_generated|op_2~0_combout\,
	datad => VCC,
	cin => \CONTROLE|Mult4|auto_generated|op_1~15\,
	combout => \CONTROLE|Mult4|auto_generated|op_1~16_combout\,
	cout => \CONTROLE|Mult4|auto_generated|op_1~17\);

-- Location: LCCOMB_X19_Y4_N18
\CONTROLE|Mult4|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult4|auto_generated|op_1~18_combout\ = (\CONTROLE|Mult4|auto_generated|op_2~2_combout\ & (\CONTROLE|Mult4|auto_generated|op_1~17\ & VCC)) # (!\CONTROLE|Mult4|auto_generated|op_2~2_combout\ & (!\CONTROLE|Mult4|auto_generated|op_1~17\))
-- \CONTROLE|Mult4|auto_generated|op_1~19\ = CARRY((!\CONTROLE|Mult4|auto_generated|op_2~2_combout\ & !\CONTROLE|Mult4|auto_generated|op_1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult4|auto_generated|op_2~2_combout\,
	datad => VCC,
	cin => \CONTROLE|Mult4|auto_generated|op_1~17\,
	combout => \CONTROLE|Mult4|auto_generated|op_1~18_combout\,
	cout => \CONTROLE|Mult4|auto_generated|op_1~19\);

-- Location: LCCOMB_X19_Y4_N20
\CONTROLE|Mult4|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult4|auto_generated|op_1~20_combout\ = (\CONTROLE|Mult4|auto_generated|op_2~4_combout\ & ((GND) # (!\CONTROLE|Mult4|auto_generated|op_1~19\))) # (!\CONTROLE|Mult4|auto_generated|op_2~4_combout\ & (\CONTROLE|Mult4|auto_generated|op_1~19\ $ 
-- (GND)))
-- \CONTROLE|Mult4|auto_generated|op_1~21\ = CARRY((\CONTROLE|Mult4|auto_generated|op_2~4_combout\) # (!\CONTROLE|Mult4|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult4|auto_generated|op_2~4_combout\,
	datad => VCC,
	cin => \CONTROLE|Mult4|auto_generated|op_1~19\,
	combout => \CONTROLE|Mult4|auto_generated|op_1~20_combout\,
	cout => \CONTROLE|Mult4|auto_generated|op_1~21\);

-- Location: LCCOMB_X19_Y4_N22
\CONTROLE|Mult4|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult4|auto_generated|op_1~22_combout\ = (\CONTROLE|Mult4|auto_generated|op_2~6_combout\ & (\CONTROLE|Mult4|auto_generated|op_1~21\ & VCC)) # (!\CONTROLE|Mult4|auto_generated|op_2~6_combout\ & (!\CONTROLE|Mult4|auto_generated|op_1~21\))
-- \CONTROLE|Mult4|auto_generated|op_1~23\ = CARRY((!\CONTROLE|Mult4|auto_generated|op_2~6_combout\ & !\CONTROLE|Mult4|auto_generated|op_1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult4|auto_generated|op_2~6_combout\,
	datad => VCC,
	cin => \CONTROLE|Mult4|auto_generated|op_1~21\,
	combout => \CONTROLE|Mult4|auto_generated|op_1~22_combout\,
	cout => \CONTROLE|Mult4|auto_generated|op_1~23\);

-- Location: LCCOMB_X18_Y4_N22
\CONTROLE|Add9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add9~8_combout\ = (\CONTROLE|Mult4|auto_generated|op_1~2_combout\ & (\CONTROLE|Add9~7\ $ (GND))) # (!\CONTROLE|Mult4|auto_generated|op_1~2_combout\ & (!\CONTROLE|Add9~7\ & VCC))
-- \CONTROLE|Add9~9\ = CARRY((\CONTROLE|Mult4|auto_generated|op_1~2_combout\ & !\CONTROLE|Add9~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult4|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \CONTROLE|Add9~7\,
	combout => \CONTROLE|Add9~8_combout\,
	cout => \CONTROLE|Add9~9\);

-- Location: LCCOMB_X18_Y4_N24
\CONTROLE|Add9~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add9~10_combout\ = (\CONTROLE|Mult4|auto_generated|op_1~4_combout\ & (!\CONTROLE|Add9~9\)) # (!\CONTROLE|Mult4|auto_generated|op_1~4_combout\ & ((\CONTROLE|Add9~9\) # (GND)))
-- \CONTROLE|Add9~11\ = CARRY((!\CONTROLE|Add9~9\) # (!\CONTROLE|Mult4|auto_generated|op_1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult4|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \CONTROLE|Add9~9\,
	combout => \CONTROLE|Add9~10_combout\,
	cout => \CONTROLE|Add9~11\);

-- Location: LCCOMB_X18_Y4_N26
\CONTROLE|Add9~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add9~12_combout\ = (\CONTROLE|Mult4|auto_generated|op_1~6_combout\ & (\CONTROLE|Add9~11\ $ (GND))) # (!\CONTROLE|Mult4|auto_generated|op_1~6_combout\ & (!\CONTROLE|Add9~11\ & VCC))
-- \CONTROLE|Add9~13\ = CARRY((\CONTROLE|Mult4|auto_generated|op_1~6_combout\ & !\CONTROLE|Add9~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult4|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \CONTROLE|Add9~11\,
	combout => \CONTROLE|Add9~12_combout\,
	cout => \CONTROLE|Add9~13\);

-- Location: LCCOMB_X18_Y4_N28
\CONTROLE|Add9~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add9~14_combout\ = (\CONTROLE|Mult4|auto_generated|op_1~8_combout\ & (!\CONTROLE|Add9~13\)) # (!\CONTROLE|Mult4|auto_generated|op_1~8_combout\ & ((\CONTROLE|Add9~13\) # (GND)))
-- \CONTROLE|Add9~15\ = CARRY((!\CONTROLE|Add9~13\) # (!\CONTROLE|Mult4|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult4|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \CONTROLE|Add9~13\,
	combout => \CONTROLE|Add9~14_combout\,
	cout => \CONTROLE|Add9~15\);

-- Location: LCCOMB_X18_Y4_N30
\CONTROLE|Add9~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add9~16_combout\ = (\CONTROLE|Mult4|auto_generated|op_1~10_combout\ & (\CONTROLE|Add9~15\ $ (GND))) # (!\CONTROLE|Mult4|auto_generated|op_1~10_combout\ & (!\CONTROLE|Add9~15\ & VCC))
-- \CONTROLE|Add9~17\ = CARRY((\CONTROLE|Mult4|auto_generated|op_1~10_combout\ & !\CONTROLE|Add9~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult4|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \CONTROLE|Add9~15\,
	combout => \CONTROLE|Add9~16_combout\,
	cout => \CONTROLE|Add9~17\);

-- Location: LCCOMB_X18_Y3_N0
\CONTROLE|Add9~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add9~18_combout\ = (\CONTROLE|Mult4|auto_generated|op_1~12_combout\ & (!\CONTROLE|Add9~17\)) # (!\CONTROLE|Mult4|auto_generated|op_1~12_combout\ & ((\CONTROLE|Add9~17\) # (GND)))
-- \CONTROLE|Add9~19\ = CARRY((!\CONTROLE|Add9~17\) # (!\CONTROLE|Mult4|auto_generated|op_1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult4|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \CONTROLE|Add9~17\,
	combout => \CONTROLE|Add9~18_combout\,
	cout => \CONTROLE|Add9~19\);

-- Location: LCCOMB_X18_Y3_N2
\CONTROLE|Add9~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add9~20_combout\ = (\CONTROLE|Mult4|auto_generated|op_1~14_combout\ & (\CONTROLE|Add9~19\ $ (GND))) # (!\CONTROLE|Mult4|auto_generated|op_1~14_combout\ & (!\CONTROLE|Add9~19\ & VCC))
-- \CONTROLE|Add9~21\ = CARRY((\CONTROLE|Mult4|auto_generated|op_1~14_combout\ & !\CONTROLE|Add9~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult4|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \CONTROLE|Add9~19\,
	combout => \CONTROLE|Add9~20_combout\,
	cout => \CONTROLE|Add9~21\);

-- Location: LCCOMB_X18_Y3_N4
\CONTROLE|Add9~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add9~22_combout\ = (\CONTROLE|Mult4|auto_generated|op_1~16_combout\ & (!\CONTROLE|Add9~21\)) # (!\CONTROLE|Mult4|auto_generated|op_1~16_combout\ & ((\CONTROLE|Add9~21\) # (GND)))
-- \CONTROLE|Add9~23\ = CARRY((!\CONTROLE|Add9~21\) # (!\CONTROLE|Mult4|auto_generated|op_1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult4|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \CONTROLE|Add9~21\,
	combout => \CONTROLE|Add9~22_combout\,
	cout => \CONTROLE|Add9~23\);

-- Location: LCCOMB_X18_Y3_N6
\CONTROLE|Add9~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add9~24_combout\ = (\CONTROLE|Mult4|auto_generated|op_1~18_combout\ & (\CONTROLE|Add9~23\ $ (GND))) # (!\CONTROLE|Mult4|auto_generated|op_1~18_combout\ & (!\CONTROLE|Add9~23\ & VCC))
-- \CONTROLE|Add9~25\ = CARRY((\CONTROLE|Mult4|auto_generated|op_1~18_combout\ & !\CONTROLE|Add9~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult4|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \CONTROLE|Add9~23\,
	combout => \CONTROLE|Add9~24_combout\,
	cout => \CONTROLE|Add9~25\);

-- Location: LCCOMB_X18_Y3_N8
\CONTROLE|Add9~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add9~26_combout\ = (\CONTROLE|Mult4|auto_generated|op_1~20_combout\ & (!\CONTROLE|Add9~25\)) # (!\CONTROLE|Mult4|auto_generated|op_1~20_combout\ & ((\CONTROLE|Add9~25\) # (GND)))
-- \CONTROLE|Add9~27\ = CARRY((!\CONTROLE|Add9~25\) # (!\CONTROLE|Mult4|auto_generated|op_1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult4|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \CONTROLE|Add9~25\,
	combout => \CONTROLE|Add9~26_combout\,
	cout => \CONTROLE|Add9~27\);

-- Location: LCCOMB_X18_Y3_N10
\CONTROLE|Add9~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add9~28_combout\ = (\CONTROLE|Mult4|auto_generated|op_1~22_combout\ & (\CONTROLE|Add9~27\ $ (GND))) # (!\CONTROLE|Mult4|auto_generated|op_1~22_combout\ & (!\CONTROLE|Add9~27\ & VCC))
-- \CONTROLE|Add9~29\ = CARRY((\CONTROLE|Mult4|auto_generated|op_1~22_combout\ & !\CONTROLE|Add9~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult4|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \CONTROLE|Add9~27\,
	combout => \CONTROLE|Add9~28_combout\,
	cout => \CONTROLE|Add9~29\);

-- Location: LCCOMB_X18_Y3_N12
\CONTROLE|Add9~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add9~30_combout\ = (\CONTROLE|Mult4|auto_generated|op_1~24_combout\ & (!\CONTROLE|Add9~29\)) # (!\CONTROLE|Mult4|auto_generated|op_1~24_combout\ & ((\CONTROLE|Add9~29\) # (GND)))
-- \CONTROLE|Add9~31\ = CARRY((!\CONTROLE|Add9~29\) # (!\CONTROLE|Mult4|auto_generated|op_1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult4|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \CONTROLE|Add9~29\,
	combout => \CONTROLE|Add9~30_combout\,
	cout => \CONTROLE|Add9~31\);

-- Location: LCCOMB_X18_Y6_N6
\CONTROLE|Add10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add10~6_combout\ = (\CONTROLE|INTEGRAL\(3) & ((\CONTROLE|Add9~8_combout\ & (\CONTROLE|Add10~5\ & VCC)) # (!\CONTROLE|Add9~8_combout\ & (!\CONTROLE|Add10~5\)))) # (!\CONTROLE|INTEGRAL\(3) & ((\CONTROLE|Add9~8_combout\ & (!\CONTROLE|Add10~5\)) # 
-- (!\CONTROLE|Add9~8_combout\ & ((\CONTROLE|Add10~5\) # (GND)))))
-- \CONTROLE|Add10~7\ = CARRY((\CONTROLE|INTEGRAL\(3) & (!\CONTROLE|Add9~8_combout\ & !\CONTROLE|Add10~5\)) # (!\CONTROLE|INTEGRAL\(3) & ((!\CONTROLE|Add10~5\) # (!\CONTROLE|Add9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|INTEGRAL\(3),
	datab => \CONTROLE|Add9~8_combout\,
	datad => VCC,
	cin => \CONTROLE|Add10~5\,
	combout => \CONTROLE|Add10~6_combout\,
	cout => \CONTROLE|Add10~7\);

-- Location: LCCOMB_X18_Y6_N8
\CONTROLE|Add10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add10~8_combout\ = ((\CONTROLE|Add9~10_combout\ $ (\CONTROLE|INTEGRAL\(4) $ (!\CONTROLE|Add10~7\)))) # (GND)
-- \CONTROLE|Add10~9\ = CARRY((\CONTROLE|Add9~10_combout\ & ((\CONTROLE|INTEGRAL\(4)) # (!\CONTROLE|Add10~7\))) # (!\CONTROLE|Add9~10_combout\ & (\CONTROLE|INTEGRAL\(4) & !\CONTROLE|Add10~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add9~10_combout\,
	datab => \CONTROLE|INTEGRAL\(4),
	datad => VCC,
	cin => \CONTROLE|Add10~7\,
	combout => \CONTROLE|Add10~8_combout\,
	cout => \CONTROLE|Add10~9\);

-- Location: FF_X18_Y6_N9
\CONTROLE|INTEGRAL[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Add10~8_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|INTEGRAL\(4));

-- Location: LCCOMB_X18_Y6_N10
\CONTROLE|Add10~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add10~10_combout\ = (\CONTROLE|INTEGRAL\(5) & ((\CONTROLE|Add9~12_combout\ & (\CONTROLE|Add10~9\ & VCC)) # (!\CONTROLE|Add9~12_combout\ & (!\CONTROLE|Add10~9\)))) # (!\CONTROLE|INTEGRAL\(5) & ((\CONTROLE|Add9~12_combout\ & (!\CONTROLE|Add10~9\)) 
-- # (!\CONTROLE|Add9~12_combout\ & ((\CONTROLE|Add10~9\) # (GND)))))
-- \CONTROLE|Add10~11\ = CARRY((\CONTROLE|INTEGRAL\(5) & (!\CONTROLE|Add9~12_combout\ & !\CONTROLE|Add10~9\)) # (!\CONTROLE|INTEGRAL\(5) & ((!\CONTROLE|Add10~9\) # (!\CONTROLE|Add9~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|INTEGRAL\(5),
	datab => \CONTROLE|Add9~12_combout\,
	datad => VCC,
	cin => \CONTROLE|Add10~9\,
	combout => \CONTROLE|Add10~10_combout\,
	cout => \CONTROLE|Add10~11\);

-- Location: LCCOMB_X18_Y6_N12
\CONTROLE|Add10~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add10~12_combout\ = ((\CONTROLE|INTEGRAL\(6) $ (\CONTROLE|Add9~14_combout\ $ (!\CONTROLE|Add10~11\)))) # (GND)
-- \CONTROLE|Add10~13\ = CARRY((\CONTROLE|INTEGRAL\(6) & ((\CONTROLE|Add9~14_combout\) # (!\CONTROLE|Add10~11\))) # (!\CONTROLE|INTEGRAL\(6) & (\CONTROLE|Add9~14_combout\ & !\CONTROLE|Add10~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|INTEGRAL\(6),
	datab => \CONTROLE|Add9~14_combout\,
	datad => VCC,
	cin => \CONTROLE|Add10~11\,
	combout => \CONTROLE|Add10~12_combout\,
	cout => \CONTROLE|Add10~13\);

-- Location: FF_X18_Y6_N13
\CONTROLE|INTEGRAL[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Add10~12_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|INTEGRAL\(6));

-- Location: LCCOMB_X18_Y6_N14
\CONTROLE|Add10~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add10~14_combout\ = (\CONTROLE|Add9~16_combout\ & ((\CONTROLE|INTEGRAL\(7) & (\CONTROLE|Add10~13\ & VCC)) # (!\CONTROLE|INTEGRAL\(7) & (!\CONTROLE|Add10~13\)))) # (!\CONTROLE|Add9~16_combout\ & ((\CONTROLE|INTEGRAL\(7) & (!\CONTROLE|Add10~13\)) 
-- # (!\CONTROLE|INTEGRAL\(7) & ((\CONTROLE|Add10~13\) # (GND)))))
-- \CONTROLE|Add10~15\ = CARRY((\CONTROLE|Add9~16_combout\ & (!\CONTROLE|INTEGRAL\(7) & !\CONTROLE|Add10~13\)) # (!\CONTROLE|Add9~16_combout\ & ((!\CONTROLE|Add10~13\) # (!\CONTROLE|INTEGRAL\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add9~16_combout\,
	datab => \CONTROLE|INTEGRAL\(7),
	datad => VCC,
	cin => \CONTROLE|Add10~13\,
	combout => \CONTROLE|Add10~14_combout\,
	cout => \CONTROLE|Add10~15\);

-- Location: LCCOMB_X18_Y6_N16
\CONTROLE|Add10~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add10~16_combout\ = ((\CONTROLE|Add9~18_combout\ $ (\CONTROLE|INTEGRAL\(8) $ (!\CONTROLE|Add10~15\)))) # (GND)
-- \CONTROLE|Add10~17\ = CARRY((\CONTROLE|Add9~18_combout\ & ((\CONTROLE|INTEGRAL\(8)) # (!\CONTROLE|Add10~15\))) # (!\CONTROLE|Add9~18_combout\ & (\CONTROLE|INTEGRAL\(8) & !\CONTROLE|Add10~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add9~18_combout\,
	datab => \CONTROLE|INTEGRAL\(8),
	datad => VCC,
	cin => \CONTROLE|Add10~15\,
	combout => \CONTROLE|Add10~16_combout\,
	cout => \CONTROLE|Add10~17\);

-- Location: FF_X18_Y6_N17
\CONTROLE|INTEGRAL[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Add10~16_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|INTEGRAL\(8));

-- Location: LCCOMB_X18_Y6_N18
\CONTROLE|Add10~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add10~18_combout\ = (\CONTROLE|INTEGRAL\(9) & ((\CONTROLE|Add9~20_combout\ & (\CONTROLE|Add10~17\ & VCC)) # (!\CONTROLE|Add9~20_combout\ & (!\CONTROLE|Add10~17\)))) # (!\CONTROLE|INTEGRAL\(9) & ((\CONTROLE|Add9~20_combout\ & 
-- (!\CONTROLE|Add10~17\)) # (!\CONTROLE|Add9~20_combout\ & ((\CONTROLE|Add10~17\) # (GND)))))
-- \CONTROLE|Add10~19\ = CARRY((\CONTROLE|INTEGRAL\(9) & (!\CONTROLE|Add9~20_combout\ & !\CONTROLE|Add10~17\)) # (!\CONTROLE|INTEGRAL\(9) & ((!\CONTROLE|Add10~17\) # (!\CONTROLE|Add9~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|INTEGRAL\(9),
	datab => \CONTROLE|Add9~20_combout\,
	datad => VCC,
	cin => \CONTROLE|Add10~17\,
	combout => \CONTROLE|Add10~18_combout\,
	cout => \CONTROLE|Add10~19\);

-- Location: FF_X18_Y6_N19
\CONTROLE|INTEGRAL[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Add10~18_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|INTEGRAL\(9));

-- Location: LCCOMB_X18_Y6_N20
\CONTROLE|Add10~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add10~20_combout\ = ((\CONTROLE|Add9~22_combout\ $ (\CONTROLE|INTEGRAL\(10) $ (!\CONTROLE|Add10~19\)))) # (GND)
-- \CONTROLE|Add10~21\ = CARRY((\CONTROLE|Add9~22_combout\ & ((\CONTROLE|INTEGRAL\(10)) # (!\CONTROLE|Add10~19\))) # (!\CONTROLE|Add9~22_combout\ & (\CONTROLE|INTEGRAL\(10) & !\CONTROLE|Add10~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add9~22_combout\,
	datab => \CONTROLE|INTEGRAL\(10),
	datad => VCC,
	cin => \CONTROLE|Add10~19\,
	combout => \CONTROLE|Add10~20_combout\,
	cout => \CONTROLE|Add10~21\);

-- Location: LCCOMB_X18_Y6_N22
\CONTROLE|Add10~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add10~22_combout\ = (\CONTROLE|INTEGRAL\(11) & ((\CONTROLE|Add9~24_combout\ & (\CONTROLE|Add10~21\ & VCC)) # (!\CONTROLE|Add9~24_combout\ & (!\CONTROLE|Add10~21\)))) # (!\CONTROLE|INTEGRAL\(11) & ((\CONTROLE|Add9~24_combout\ & 
-- (!\CONTROLE|Add10~21\)) # (!\CONTROLE|Add9~24_combout\ & ((\CONTROLE|Add10~21\) # (GND)))))
-- \CONTROLE|Add10~23\ = CARRY((\CONTROLE|INTEGRAL\(11) & (!\CONTROLE|Add9~24_combout\ & !\CONTROLE|Add10~21\)) # (!\CONTROLE|INTEGRAL\(11) & ((!\CONTROLE|Add10~21\) # (!\CONTROLE|Add9~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|INTEGRAL\(11),
	datab => \CONTROLE|Add9~24_combout\,
	datad => VCC,
	cin => \CONTROLE|Add10~21\,
	combout => \CONTROLE|Add10~22_combout\,
	cout => \CONTROLE|Add10~23\);

-- Location: FF_X18_Y6_N23
\CONTROLE|INTEGRAL[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Add10~22_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|INTEGRAL\(11));

-- Location: LCCOMB_X18_Y6_N24
\CONTROLE|Add10~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add10~24_combout\ = ((\CONTROLE|Add9~26_combout\ $ (\CONTROLE|INTEGRAL\(12) $ (!\CONTROLE|Add10~23\)))) # (GND)
-- \CONTROLE|Add10~25\ = CARRY((\CONTROLE|Add9~26_combout\ & ((\CONTROLE|INTEGRAL\(12)) # (!\CONTROLE|Add10~23\))) # (!\CONTROLE|Add9~26_combout\ & (\CONTROLE|INTEGRAL\(12) & !\CONTROLE|Add10~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add9~26_combout\,
	datab => \CONTROLE|INTEGRAL\(12),
	datad => VCC,
	cin => \CONTROLE|Add10~23\,
	combout => \CONTROLE|Add10~24_combout\,
	cout => \CONTROLE|Add10~25\);

-- Location: LCCOMB_X18_Y6_N26
\CONTROLE|Add10~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add10~26_combout\ = (\CONTROLE|INTEGRAL\(13) & ((\CONTROLE|Add9~28_combout\ & (\CONTROLE|Add10~25\ & VCC)) # (!\CONTROLE|Add9~28_combout\ & (!\CONTROLE|Add10~25\)))) # (!\CONTROLE|INTEGRAL\(13) & ((\CONTROLE|Add9~28_combout\ & 
-- (!\CONTROLE|Add10~25\)) # (!\CONTROLE|Add9~28_combout\ & ((\CONTROLE|Add10~25\) # (GND)))))
-- \CONTROLE|Add10~27\ = CARRY((\CONTROLE|INTEGRAL\(13) & (!\CONTROLE|Add9~28_combout\ & !\CONTROLE|Add10~25\)) # (!\CONTROLE|INTEGRAL\(13) & ((!\CONTROLE|Add10~25\) # (!\CONTROLE|Add9~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|INTEGRAL\(13),
	datab => \CONTROLE|Add9~28_combout\,
	datad => VCC,
	cin => \CONTROLE|Add10~25\,
	combout => \CONTROLE|Add10~26_combout\,
	cout => \CONTROLE|Add10~27\);

-- Location: FF_X18_Y6_N27
\CONTROLE|INTEGRAL[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Add10~26_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|INTEGRAL\(13));

-- Location: LCCOMB_X18_Y6_N28
\CONTROLE|Add10~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add10~28_combout\ = ((\CONTROLE|Add9~30_combout\ $ (\CONTROLE|INTEGRAL\(14) $ (!\CONTROLE|Add10~27\)))) # (GND)
-- \CONTROLE|Add10~29\ = CARRY((\CONTROLE|Add9~30_combout\ & ((\CONTROLE|INTEGRAL\(14)) # (!\CONTROLE|Add10~27\))) # (!\CONTROLE|Add9~30_combout\ & (\CONTROLE|INTEGRAL\(14) & !\CONTROLE|Add10~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add9~30_combout\,
	datab => \CONTROLE|INTEGRAL\(14),
	datad => VCC,
	cin => \CONTROLE|Add10~27\,
	combout => \CONTROLE|Add10~28_combout\,
	cout => \CONTROLE|Add10~29\);

-- Location: FF_X18_Y6_N29
\CONTROLE|INTEGRAL[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Add10~28_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|INTEGRAL\(14));

-- Location: LCCOMB_X19_Y5_N8
\CONTROLE|PROPORCIONAL[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|PROPORCIONAL[12]~24_combout\ = (\CONTROLE|Add7~42_combout\ & (!\CONTROLE|PROPORCIONAL[11]~23\)) # (!\CONTROLE|Add7~42_combout\ & ((\CONTROLE|PROPORCIONAL[11]~23\) # (GND)))
-- \CONTROLE|PROPORCIONAL[12]~25\ = CARRY((!\CONTROLE|PROPORCIONAL[11]~23\) # (!\CONTROLE|Add7~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add7~42_combout\,
	datad => VCC,
	cin => \CONTROLE|PROPORCIONAL[11]~23\,
	combout => \CONTROLE|PROPORCIONAL[12]~24_combout\,
	cout => \CONTROLE|PROPORCIONAL[12]~25\);

-- Location: LCCOMB_X19_Y5_N4
\CONTROLE|PROPORCIONAL[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|PROPORCIONAL[10]~20_combout\ = (\CONTROLE|Add7~38_combout\ & (!\CONTROLE|PROPORCIONAL[9]~19\)) # (!\CONTROLE|Add7~38_combout\ & ((\CONTROLE|PROPORCIONAL[9]~19\) # (GND)))
-- \CONTROLE|PROPORCIONAL[10]~21\ = CARRY((!\CONTROLE|PROPORCIONAL[9]~19\) # (!\CONTROLE|Add7~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Add7~38_combout\,
	datad => VCC,
	cin => \CONTROLE|PROPORCIONAL[9]~19\,
	combout => \CONTROLE|PROPORCIONAL[10]~20_combout\,
	cout => \CONTROLE|PROPORCIONAL[10]~21\);

-- Location: LCCOMB_X21_Y5_N0
\CONTROLE|Add7~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add7~24_combout\ = ((\CONTROLE|ERRO[17]~35_combout\ $ (\CONTROLE|ERRO[12]~25_combout\ $ (!\CONTROLE|Add7~23\)))) # (GND)
-- \CONTROLE|Add7~25\ = CARRY((\CONTROLE|ERRO[17]~35_combout\ & ((\CONTROLE|ERRO[12]~25_combout\) # (!\CONTROLE|Add7~23\))) # (!\CONTROLE|ERRO[17]~35_combout\ & (\CONTROLE|ERRO[12]~25_combout\ & !\CONTROLE|Add7~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|ERRO[17]~35_combout\,
	datab => \CONTROLE|ERRO[12]~25_combout\,
	datad => VCC,
	cin => \CONTROLE|Add7~23\,
	combout => \CONTROLE|Add7~24_combout\,
	cout => \CONTROLE|Add7~25\);

-- Location: LCCOMB_X21_Y5_N2
\CONTROLE|Add7~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add7~26_combout\ = (\CONTROLE|ERRO[18]~37_combout\ & ((\CONTROLE|ERRO[13]~27_combout\ & (\CONTROLE|Add7~25\ & VCC)) # (!\CONTROLE|ERRO[13]~27_combout\ & (!\CONTROLE|Add7~25\)))) # (!\CONTROLE|ERRO[18]~37_combout\ & 
-- ((\CONTROLE|ERRO[13]~27_combout\ & (!\CONTROLE|Add7~25\)) # (!\CONTROLE|ERRO[13]~27_combout\ & ((\CONTROLE|Add7~25\) # (GND)))))
-- \CONTROLE|Add7~27\ = CARRY((\CONTROLE|ERRO[18]~37_combout\ & (!\CONTROLE|ERRO[13]~27_combout\ & !\CONTROLE|Add7~25\)) # (!\CONTROLE|ERRO[18]~37_combout\ & ((!\CONTROLE|Add7~25\) # (!\CONTROLE|ERRO[13]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|ERRO[18]~37_combout\,
	datab => \CONTROLE|ERRO[13]~27_combout\,
	datad => VCC,
	cin => \CONTROLE|Add7~25\,
	combout => \CONTROLE|Add7~26_combout\,
	cout => \CONTROLE|Add7~27\);

-- Location: LCCOMB_X21_Y5_N4
\CONTROLE|Add7~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add7~28_combout\ = ((\CONTROLE|ERRO[14]~29_combout\ $ (\CONTROLE|ERRO[19]~39_combout\ $ (!\CONTROLE|Add7~27\)))) # (GND)
-- \CONTROLE|Add7~29\ = CARRY((\CONTROLE|ERRO[14]~29_combout\ & ((\CONTROLE|ERRO[19]~39_combout\) # (!\CONTROLE|Add7~27\))) # (!\CONTROLE|ERRO[14]~29_combout\ & (\CONTROLE|ERRO[19]~39_combout\ & !\CONTROLE|Add7~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|ERRO[14]~29_combout\,
	datab => \CONTROLE|ERRO[19]~39_combout\,
	datad => VCC,
	cin => \CONTROLE|Add7~27\,
	combout => \CONTROLE|Add7~28_combout\,
	cout => \CONTROLE|Add7~29\);

-- Location: LCCOMB_X19_Y6_N22
\CONTROLE|PROPORCIONAL[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|PROPORCIONAL[3]~6_combout\ = (\CONTROLE|Add7~24_combout\ & (\CONTROLE|PROPORCIONAL[2]~5\ $ (GND))) # (!\CONTROLE|Add7~24_combout\ & (!\CONTROLE|PROPORCIONAL[2]~5\ & VCC))
-- \CONTROLE|PROPORCIONAL[3]~7\ = CARRY((\CONTROLE|Add7~24_combout\ & !\CONTROLE|PROPORCIONAL[2]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add7~24_combout\,
	datad => VCC,
	cin => \CONTROLE|PROPORCIONAL[2]~5\,
	combout => \CONTROLE|PROPORCIONAL[3]~6_combout\,
	cout => \CONTROLE|PROPORCIONAL[3]~7\);

-- Location: LCCOMB_X19_Y6_N24
\CONTROLE|PROPORCIONAL[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|PROPORCIONAL[4]~8_combout\ = (\CONTROLE|Add7~26_combout\ & (!\CONTROLE|PROPORCIONAL[3]~7\)) # (!\CONTROLE|Add7~26_combout\ & ((\CONTROLE|PROPORCIONAL[3]~7\) # (GND)))
-- \CONTROLE|PROPORCIONAL[4]~9\ = CARRY((!\CONTROLE|PROPORCIONAL[3]~7\) # (!\CONTROLE|Add7~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add7~26_combout\,
	datad => VCC,
	cin => \CONTROLE|PROPORCIONAL[3]~7\,
	combout => \CONTROLE|PROPORCIONAL[4]~8_combout\,
	cout => \CONTROLE|PROPORCIONAL[4]~9\);

-- Location: LCCOMB_X19_Y6_N26
\CONTROLE|PROPORCIONAL[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|PROPORCIONAL[5]~10_combout\ = (\CONTROLE|Add7~28_combout\ & (\CONTROLE|PROPORCIONAL[4]~9\ $ (GND))) # (!\CONTROLE|Add7~28_combout\ & (!\CONTROLE|PROPORCIONAL[4]~9\ & VCC))
-- \CONTROLE|PROPORCIONAL[5]~11\ = CARRY((\CONTROLE|Add7~28_combout\ & !\CONTROLE|PROPORCIONAL[4]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add7~28_combout\,
	datad => VCC,
	cin => \CONTROLE|PROPORCIONAL[4]~9\,
	combout => \CONTROLE|PROPORCIONAL[5]~10_combout\,
	cout => \CONTROLE|PROPORCIONAL[5]~11\);

-- Location: LCCOMB_X19_Y6_N28
\CONTROLE|PROPORCIONAL[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|PROPORCIONAL[6]~12_combout\ = (\CONTROLE|Add7~30_combout\ & (!\CONTROLE|PROPORCIONAL[5]~11\)) # (!\CONTROLE|Add7~30_combout\ & ((\CONTROLE|PROPORCIONAL[5]~11\) # (GND)))
-- \CONTROLE|PROPORCIONAL[6]~13\ = CARRY((!\CONTROLE|PROPORCIONAL[5]~11\) # (!\CONTROLE|Add7~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Add7~30_combout\,
	datad => VCC,
	cin => \CONTROLE|PROPORCIONAL[5]~11\,
	combout => \CONTROLE|PROPORCIONAL[6]~12_combout\,
	cout => \CONTROLE|PROPORCIONAL[6]~13\);

-- Location: LCCOMB_X19_Y6_N30
\CONTROLE|PROPORCIONAL[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|PROPORCIONAL[7]~14_combout\ = (\CONTROLE|Add7~32_combout\ & (\CONTROLE|PROPORCIONAL[6]~13\ $ (GND))) # (!\CONTROLE|Add7~32_combout\ & (!\CONTROLE|PROPORCIONAL[6]~13\ & VCC))
-- \CONTROLE|PROPORCIONAL[7]~15\ = CARRY((\CONTROLE|Add7~32_combout\ & !\CONTROLE|PROPORCIONAL[6]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Add7~32_combout\,
	datad => VCC,
	cin => \CONTROLE|PROPORCIONAL[6]~13\,
	combout => \CONTROLE|PROPORCIONAL[7]~14_combout\,
	cout => \CONTROLE|PROPORCIONAL[7]~15\);

-- Location: LCCOMB_X17_Y6_N6
\CONTROLE|Y[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y[3]~6_combout\ = (\CONTROLE|INTEGRAL\(3) & ((\CONTROLE|PROPORCIONAL[3]~6_combout\ & (\CONTROLE|Y[2]~5\ & VCC)) # (!\CONTROLE|PROPORCIONAL[3]~6_combout\ & (!\CONTROLE|Y[2]~5\)))) # (!\CONTROLE|INTEGRAL\(3) & 
-- ((\CONTROLE|PROPORCIONAL[3]~6_combout\ & (!\CONTROLE|Y[2]~5\)) # (!\CONTROLE|PROPORCIONAL[3]~6_combout\ & ((\CONTROLE|Y[2]~5\) # (GND)))))
-- \CONTROLE|Y[3]~7\ = CARRY((\CONTROLE|INTEGRAL\(3) & (!\CONTROLE|PROPORCIONAL[3]~6_combout\ & !\CONTROLE|Y[2]~5\)) # (!\CONTROLE|INTEGRAL\(3) & ((!\CONTROLE|Y[2]~5\) # (!\CONTROLE|PROPORCIONAL[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|INTEGRAL\(3),
	datab => \CONTROLE|PROPORCIONAL[3]~6_combout\,
	datad => VCC,
	cin => \CONTROLE|Y[2]~5\,
	combout => \CONTROLE|Y[3]~6_combout\,
	cout => \CONTROLE|Y[3]~7\);

-- Location: LCCOMB_X17_Y6_N8
\CONTROLE|Y[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y[4]~8_combout\ = ((\CONTROLE|PROPORCIONAL[4]~8_combout\ $ (\CONTROLE|INTEGRAL\(4) $ (!\CONTROLE|Y[3]~7\)))) # (GND)
-- \CONTROLE|Y[4]~9\ = CARRY((\CONTROLE|PROPORCIONAL[4]~8_combout\ & ((\CONTROLE|INTEGRAL\(4)) # (!\CONTROLE|Y[3]~7\))) # (!\CONTROLE|PROPORCIONAL[4]~8_combout\ & (\CONTROLE|INTEGRAL\(4) & !\CONTROLE|Y[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|PROPORCIONAL[4]~8_combout\,
	datab => \CONTROLE|INTEGRAL\(4),
	datad => VCC,
	cin => \CONTROLE|Y[3]~7\,
	combout => \CONTROLE|Y[4]~8_combout\,
	cout => \CONTROLE|Y[4]~9\);

-- Location: LCCOMB_X17_Y6_N10
\CONTROLE|Y[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y[5]~10_combout\ = (\CONTROLE|INTEGRAL\(5) & ((\CONTROLE|PROPORCIONAL[5]~10_combout\ & (\CONTROLE|Y[4]~9\ & VCC)) # (!\CONTROLE|PROPORCIONAL[5]~10_combout\ & (!\CONTROLE|Y[4]~9\)))) # (!\CONTROLE|INTEGRAL\(5) & 
-- ((\CONTROLE|PROPORCIONAL[5]~10_combout\ & (!\CONTROLE|Y[4]~9\)) # (!\CONTROLE|PROPORCIONAL[5]~10_combout\ & ((\CONTROLE|Y[4]~9\) # (GND)))))
-- \CONTROLE|Y[5]~11\ = CARRY((\CONTROLE|INTEGRAL\(5) & (!\CONTROLE|PROPORCIONAL[5]~10_combout\ & !\CONTROLE|Y[4]~9\)) # (!\CONTROLE|INTEGRAL\(5) & ((!\CONTROLE|Y[4]~9\) # (!\CONTROLE|PROPORCIONAL[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|INTEGRAL\(5),
	datab => \CONTROLE|PROPORCIONAL[5]~10_combout\,
	datad => VCC,
	cin => \CONTROLE|Y[4]~9\,
	combout => \CONTROLE|Y[5]~10_combout\,
	cout => \CONTROLE|Y[5]~11\);

-- Location: LCCOMB_X17_Y6_N12
\CONTROLE|Y[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y[6]~12_combout\ = ((\CONTROLE|PROPORCIONAL[6]~12_combout\ $ (\CONTROLE|INTEGRAL\(6) $ (!\CONTROLE|Y[5]~11\)))) # (GND)
-- \CONTROLE|Y[6]~13\ = CARRY((\CONTROLE|PROPORCIONAL[6]~12_combout\ & ((\CONTROLE|INTEGRAL\(6)) # (!\CONTROLE|Y[5]~11\))) # (!\CONTROLE|PROPORCIONAL[6]~12_combout\ & (\CONTROLE|INTEGRAL\(6) & !\CONTROLE|Y[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|PROPORCIONAL[6]~12_combout\,
	datab => \CONTROLE|INTEGRAL\(6),
	datad => VCC,
	cin => \CONTROLE|Y[5]~11\,
	combout => \CONTROLE|Y[6]~12_combout\,
	cout => \CONTROLE|Y[6]~13\);

-- Location: LCCOMB_X17_Y6_N14
\CONTROLE|Y[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y[7]~14_combout\ = (\CONTROLE|INTEGRAL\(7) & ((\CONTROLE|PROPORCIONAL[7]~14_combout\ & (\CONTROLE|Y[6]~13\ & VCC)) # (!\CONTROLE|PROPORCIONAL[7]~14_combout\ & (!\CONTROLE|Y[6]~13\)))) # (!\CONTROLE|INTEGRAL\(7) & 
-- ((\CONTROLE|PROPORCIONAL[7]~14_combout\ & (!\CONTROLE|Y[6]~13\)) # (!\CONTROLE|PROPORCIONAL[7]~14_combout\ & ((\CONTROLE|Y[6]~13\) # (GND)))))
-- \CONTROLE|Y[7]~15\ = CARRY((\CONTROLE|INTEGRAL\(7) & (!\CONTROLE|PROPORCIONAL[7]~14_combout\ & !\CONTROLE|Y[6]~13\)) # (!\CONTROLE|INTEGRAL\(7) & ((!\CONTROLE|Y[6]~13\) # (!\CONTROLE|PROPORCIONAL[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|INTEGRAL\(7),
	datab => \CONTROLE|PROPORCIONAL[7]~14_combout\,
	datad => VCC,
	cin => \CONTROLE|Y[6]~13\,
	combout => \CONTROLE|Y[7]~14_combout\,
	cout => \CONTROLE|Y[7]~15\);

-- Location: LCCOMB_X17_Y6_N16
\CONTROLE|Y[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y[8]~16_combout\ = ((\CONTROLE|PROPORCIONAL[8]~16_combout\ $ (\CONTROLE|INTEGRAL\(8) $ (!\CONTROLE|Y[7]~15\)))) # (GND)
-- \CONTROLE|Y[8]~17\ = CARRY((\CONTROLE|PROPORCIONAL[8]~16_combout\ & ((\CONTROLE|INTEGRAL\(8)) # (!\CONTROLE|Y[7]~15\))) # (!\CONTROLE|PROPORCIONAL[8]~16_combout\ & (\CONTROLE|INTEGRAL\(8) & !\CONTROLE|Y[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|PROPORCIONAL[8]~16_combout\,
	datab => \CONTROLE|INTEGRAL\(8),
	datad => VCC,
	cin => \CONTROLE|Y[7]~15\,
	combout => \CONTROLE|Y[8]~16_combout\,
	cout => \CONTROLE|Y[8]~17\);

-- Location: LCCOMB_X17_Y6_N18
\CONTROLE|Y[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y[9]~18_combout\ = (\CONTROLE|PROPORCIONAL[9]~18_combout\ & ((\CONTROLE|INTEGRAL\(9) & (\CONTROLE|Y[8]~17\ & VCC)) # (!\CONTROLE|INTEGRAL\(9) & (!\CONTROLE|Y[8]~17\)))) # (!\CONTROLE|PROPORCIONAL[9]~18_combout\ & ((\CONTROLE|INTEGRAL\(9) & 
-- (!\CONTROLE|Y[8]~17\)) # (!\CONTROLE|INTEGRAL\(9) & ((\CONTROLE|Y[8]~17\) # (GND)))))
-- \CONTROLE|Y[9]~19\ = CARRY((\CONTROLE|PROPORCIONAL[9]~18_combout\ & (!\CONTROLE|INTEGRAL\(9) & !\CONTROLE|Y[8]~17\)) # (!\CONTROLE|PROPORCIONAL[9]~18_combout\ & ((!\CONTROLE|Y[8]~17\) # (!\CONTROLE|INTEGRAL\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|PROPORCIONAL[9]~18_combout\,
	datab => \CONTROLE|INTEGRAL\(9),
	datad => VCC,
	cin => \CONTROLE|Y[8]~17\,
	combout => \CONTROLE|Y[9]~18_combout\,
	cout => \CONTROLE|Y[9]~19\);

-- Location: LCCOMB_X17_Y6_N20
\CONTROLE|Y[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y[10]~20_combout\ = ((\CONTROLE|INTEGRAL\(10) $ (\CONTROLE|PROPORCIONAL[10]~20_combout\ $ (!\CONTROLE|Y[9]~19\)))) # (GND)
-- \CONTROLE|Y[10]~21\ = CARRY((\CONTROLE|INTEGRAL\(10) & ((\CONTROLE|PROPORCIONAL[10]~20_combout\) # (!\CONTROLE|Y[9]~19\))) # (!\CONTROLE|INTEGRAL\(10) & (\CONTROLE|PROPORCIONAL[10]~20_combout\ & !\CONTROLE|Y[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|INTEGRAL\(10),
	datab => \CONTROLE|PROPORCIONAL[10]~20_combout\,
	datad => VCC,
	cin => \CONTROLE|Y[9]~19\,
	combout => \CONTROLE|Y[10]~20_combout\,
	cout => \CONTROLE|Y[10]~21\);

-- Location: LCCOMB_X17_Y6_N22
\CONTROLE|Y[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y[11]~22_combout\ = (\CONTROLE|PROPORCIONAL[11]~22_combout\ & ((\CONTROLE|INTEGRAL\(11) & (\CONTROLE|Y[10]~21\ & VCC)) # (!\CONTROLE|INTEGRAL\(11) & (!\CONTROLE|Y[10]~21\)))) # (!\CONTROLE|PROPORCIONAL[11]~22_combout\ & ((\CONTROLE|INTEGRAL\(11) 
-- & (!\CONTROLE|Y[10]~21\)) # (!\CONTROLE|INTEGRAL\(11) & ((\CONTROLE|Y[10]~21\) # (GND)))))
-- \CONTROLE|Y[11]~23\ = CARRY((\CONTROLE|PROPORCIONAL[11]~22_combout\ & (!\CONTROLE|INTEGRAL\(11) & !\CONTROLE|Y[10]~21\)) # (!\CONTROLE|PROPORCIONAL[11]~22_combout\ & ((!\CONTROLE|Y[10]~21\) # (!\CONTROLE|INTEGRAL\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|PROPORCIONAL[11]~22_combout\,
	datab => \CONTROLE|INTEGRAL\(11),
	datad => VCC,
	cin => \CONTROLE|Y[10]~21\,
	combout => \CONTROLE|Y[11]~22_combout\,
	cout => \CONTROLE|Y[11]~23\);

-- Location: LCCOMB_X17_Y6_N24
\CONTROLE|Y[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y[12]~24_combout\ = ((\CONTROLE|INTEGRAL\(12) $ (\CONTROLE|PROPORCIONAL[12]~24_combout\ $ (!\CONTROLE|Y[11]~23\)))) # (GND)
-- \CONTROLE|Y[12]~25\ = CARRY((\CONTROLE|INTEGRAL\(12) & ((\CONTROLE|PROPORCIONAL[12]~24_combout\) # (!\CONTROLE|Y[11]~23\))) # (!\CONTROLE|INTEGRAL\(12) & (\CONTROLE|PROPORCIONAL[12]~24_combout\ & !\CONTROLE|Y[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|INTEGRAL\(12),
	datab => \CONTROLE|PROPORCIONAL[12]~24_combout\,
	datad => VCC,
	cin => \CONTROLE|Y[11]~23\,
	combout => \CONTROLE|Y[12]~24_combout\,
	cout => \CONTROLE|Y[12]~25\);

-- Location: LCCOMB_X17_Y6_N26
\CONTROLE|Y[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y[13]~26_combout\ = (\CONTROLE|PROPORCIONAL[13]~26_combout\ & ((\CONTROLE|INTEGRAL\(13) & (\CONTROLE|Y[12]~25\ & VCC)) # (!\CONTROLE|INTEGRAL\(13) & (!\CONTROLE|Y[12]~25\)))) # (!\CONTROLE|PROPORCIONAL[13]~26_combout\ & ((\CONTROLE|INTEGRAL\(13) 
-- & (!\CONTROLE|Y[12]~25\)) # (!\CONTROLE|INTEGRAL\(13) & ((\CONTROLE|Y[12]~25\) # (GND)))))
-- \CONTROLE|Y[13]~27\ = CARRY((\CONTROLE|PROPORCIONAL[13]~26_combout\ & (!\CONTROLE|INTEGRAL\(13) & !\CONTROLE|Y[12]~25\)) # (!\CONTROLE|PROPORCIONAL[13]~26_combout\ & ((!\CONTROLE|Y[12]~25\) # (!\CONTROLE|INTEGRAL\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|PROPORCIONAL[13]~26_combout\,
	datab => \CONTROLE|INTEGRAL\(13),
	datad => VCC,
	cin => \CONTROLE|Y[12]~25\,
	combout => \CONTROLE|Y[13]~26_combout\,
	cout => \CONTROLE|Y[13]~27\);

-- Location: LCCOMB_X17_Y6_N28
\CONTROLE|Y[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y[14]~28_combout\ = ((\CONTROLE|PROPORCIONAL[14]~28_combout\ $ (\CONTROLE|INTEGRAL\(14) $ (!\CONTROLE|Y[13]~27\)))) # (GND)
-- \CONTROLE|Y[14]~29\ = CARRY((\CONTROLE|PROPORCIONAL[14]~28_combout\ & ((\CONTROLE|INTEGRAL\(14)) # (!\CONTROLE|Y[13]~27\))) # (!\CONTROLE|PROPORCIONAL[14]~28_combout\ & (\CONTROLE|INTEGRAL\(14) & !\CONTROLE|Y[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|PROPORCIONAL[14]~28_combout\,
	datab => \CONTROLE|INTEGRAL\(14),
	datad => VCC,
	cin => \CONTROLE|Y[13]~27\,
	combout => \CONTROLE|Y[14]~28_combout\,
	cout => \CONTROLE|Y[14]~29\);

-- Location: LCCOMB_X21_Y8_N26
\CONTROLE|feed_0[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|feed_0[13]~feeder_combout\ = \CONTROLE|Mult5|auto_generated|w248w\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CONTROLE|Mult5|auto_generated|w248w\(13),
	combout => \CONTROLE|feed_0[13]~feeder_combout\);

-- Location: FF_X21_Y8_N27
\CONTROLE|feed_0[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|feed_0[13]~feeder_combout\,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|feed_0\(13));

-- Location: LCCOMB_X22_Y8_N28
\CONTROLE|Add4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add4~16_combout\ = ((\CONTROLE|feed_0\(14) $ (\CONTROLE|Add3~28_combout\ $ (!\CONTROLE|Add4~15\)))) # (GND)
-- \CONTROLE|Add4~17\ = CARRY((\CONTROLE|feed_0\(14) & ((\CONTROLE|Add3~28_combout\) # (!\CONTROLE|Add4~15\))) # (!\CONTROLE|feed_0\(14) & (\CONTROLE|Add3~28_combout\ & !\CONTROLE|Add4~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|feed_0\(14),
	datab => \CONTROLE|Add3~28_combout\,
	datad => VCC,
	cin => \CONTROLE|Add4~15\,
	combout => \CONTROLE|Add4~16_combout\,
	cout => \CONTROLE|Add4~17\);

-- Location: LCCOMB_X22_Y8_N30
\CONTROLE|Add4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add4~18_combout\ = (\CONTROLE|feed_0\(15) & ((\CONTROLE|Add3~30_combout\ & (\CONTROLE|Add4~17\ & VCC)) # (!\CONTROLE|Add3~30_combout\ & (!\CONTROLE|Add4~17\)))) # (!\CONTROLE|feed_0\(15) & ((\CONTROLE|Add3~30_combout\ & (!\CONTROLE|Add4~17\)) # 
-- (!\CONTROLE|Add3~30_combout\ & ((\CONTROLE|Add4~17\) # (GND)))))
-- \CONTROLE|Add4~19\ = CARRY((\CONTROLE|feed_0\(15) & (!\CONTROLE|Add3~30_combout\ & !\CONTROLE|Add4~17\)) # (!\CONTROLE|feed_0\(15) & ((!\CONTROLE|Add4~17\) # (!\CONTROLE|Add3~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|feed_0\(15),
	datab => \CONTROLE|Add3~30_combout\,
	datad => VCC,
	cin => \CONTROLE|Add4~17\,
	combout => \CONTROLE|Add4~18_combout\,
	cout => \CONTROLE|Add4~19\);

-- Location: LCCOMB_X23_Y8_N26
\CONTROLE|ERRO[16]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|ERRO[16]~33_combout\ = ((\CONTROLE|Add4~20_combout\ $ (\CONTROLE|Add5~20_combout\ $ (\CONTROLE|ERRO[15]~32\)))) # (GND)
-- \CONTROLE|ERRO[16]~34\ = CARRY((\CONTROLE|Add4~20_combout\ & ((!\CONTROLE|ERRO[15]~32\) # (!\CONTROLE|Add5~20_combout\))) # (!\CONTROLE|Add4~20_combout\ & (!\CONTROLE|Add5~20_combout\ & !\CONTROLE|ERRO[15]~32\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add4~20_combout\,
	datab => \CONTROLE|Add5~20_combout\,
	datad => VCC,
	cin => \CONTROLE|ERRO[15]~32\,
	combout => \CONTROLE|ERRO[16]~33_combout\,
	cout => \CONTROLE|ERRO[16]~34\);

-- Location: LCCOMB_X21_Y5_N6
\CONTROLE|Add7~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add7~30_combout\ = (\CONTROLE|ERRO[20]~41_combout\ & ((\CONTROLE|ERRO[15]~31_combout\ & (\CONTROLE|Add7~29\ & VCC)) # (!\CONTROLE|ERRO[15]~31_combout\ & (!\CONTROLE|Add7~29\)))) # (!\CONTROLE|ERRO[20]~41_combout\ & 
-- ((\CONTROLE|ERRO[15]~31_combout\ & (!\CONTROLE|Add7~29\)) # (!\CONTROLE|ERRO[15]~31_combout\ & ((\CONTROLE|Add7~29\) # (GND)))))
-- \CONTROLE|Add7~31\ = CARRY((\CONTROLE|ERRO[20]~41_combout\ & (!\CONTROLE|ERRO[15]~31_combout\ & !\CONTROLE|Add7~29\)) # (!\CONTROLE|ERRO[20]~41_combout\ & ((!\CONTROLE|Add7~29\) # (!\CONTROLE|ERRO[15]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|ERRO[20]~41_combout\,
	datab => \CONTROLE|ERRO[15]~31_combout\,
	datad => VCC,
	cin => \CONTROLE|Add7~29\,
	combout => \CONTROLE|Add7~30_combout\,
	cout => \CONTROLE|Add7~31\);

-- Location: LCCOMB_X21_Y5_N8
\CONTROLE|Add7~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add7~32_combout\ = ((\CONTROLE|ERRO[16]~33_combout\ $ (\CONTROLE|ERRO[21]~43_combout\ $ (!\CONTROLE|Add7~31\)))) # (GND)
-- \CONTROLE|Add7~33\ = CARRY((\CONTROLE|ERRO[16]~33_combout\ & ((\CONTROLE|ERRO[21]~43_combout\) # (!\CONTROLE|Add7~31\))) # (!\CONTROLE|ERRO[16]~33_combout\ & (\CONTROLE|ERRO[21]~43_combout\ & !\CONTROLE|Add7~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|ERRO[16]~33_combout\,
	datab => \CONTROLE|ERRO[21]~43_combout\,
	datad => VCC,
	cin => \CONTROLE|Add7~31\,
	combout => \CONTROLE|Add7~32_combout\,
	cout => \CONTROLE|Add7~33\);

-- Location: LCCOMB_X19_Y5_N0
\CONTROLE|PROPORCIONAL[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|PROPORCIONAL[8]~16_combout\ = (\CONTROLE|Add7~34_combout\ & (!\CONTROLE|PROPORCIONAL[7]~15\)) # (!\CONTROLE|Add7~34_combout\ & ((\CONTROLE|PROPORCIONAL[7]~15\) # (GND)))
-- \CONTROLE|PROPORCIONAL[8]~17\ = CARRY((!\CONTROLE|PROPORCIONAL[7]~15\) # (!\CONTROLE|Add7~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Add7~34_combout\,
	datad => VCC,
	cin => \CONTROLE|PROPORCIONAL[7]~15\,
	combout => \CONTROLE|PROPORCIONAL[8]~16_combout\,
	cout => \CONTROLE|PROPORCIONAL[8]~17\);

-- Location: LCCOMB_X19_Y5_N2
\CONTROLE|PROPORCIONAL[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|PROPORCIONAL[9]~18_combout\ = (\CONTROLE|Add7~36_combout\ & (\CONTROLE|PROPORCIONAL[8]~17\ $ (GND))) # (!\CONTROLE|Add7~36_combout\ & (!\CONTROLE|PROPORCIONAL[8]~17\ & VCC))
-- \CONTROLE|PROPORCIONAL[9]~19\ = CARRY((\CONTROLE|Add7~36_combout\ & !\CONTROLE|PROPORCIONAL[8]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add7~36_combout\,
	datad => VCC,
	cin => \CONTROLE|PROPORCIONAL[8]~17\,
	combout => \CONTROLE|PROPORCIONAL[9]~18_combout\,
	cout => \CONTROLE|PROPORCIONAL[9]~19\);

-- Location: LCCOMB_X19_Y5_N6
\CONTROLE|PROPORCIONAL[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|PROPORCIONAL[11]~22_combout\ = (\CONTROLE|Add7~40_combout\ & (\CONTROLE|PROPORCIONAL[10]~21\ $ (GND))) # (!\CONTROLE|Add7~40_combout\ & (!\CONTROLE|PROPORCIONAL[10]~21\ & VCC))
-- \CONTROLE|PROPORCIONAL[11]~23\ = CARRY((\CONTROLE|Add7~40_combout\ & !\CONTROLE|PROPORCIONAL[10]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add7~40_combout\,
	datad => VCC,
	cin => \CONTROLE|PROPORCIONAL[10]~21\,
	combout => \CONTROLE|PROPORCIONAL[11]~22_combout\,
	cout => \CONTROLE|PROPORCIONAL[11]~23\);

-- Location: LCCOMB_X19_Y5_N10
\CONTROLE|PROPORCIONAL[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|PROPORCIONAL[13]~26_combout\ = (\CONTROLE|Add7~44_combout\ & (\CONTROLE|PROPORCIONAL[12]~25\ $ (GND))) # (!\CONTROLE|Add7~44_combout\ & (!\CONTROLE|PROPORCIONAL[12]~25\ & VCC))
-- \CONTROLE|PROPORCIONAL[13]~27\ = CARRY((\CONTROLE|Add7~44_combout\ & !\CONTROLE|PROPORCIONAL[12]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Add7~44_combout\,
	datad => VCC,
	cin => \CONTROLE|PROPORCIONAL[12]~25\,
	combout => \CONTROLE|PROPORCIONAL[13]~26_combout\,
	cout => \CONTROLE|PROPORCIONAL[13]~27\);

-- Location: LCCOMB_X21_Y7_N0
\CONTROLE|feed_0[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|feed_0[15]~feeder_combout\ = \CONTROLE|Mult5|auto_generated|w248w\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CONTROLE|Mult5|auto_generated|w248w\(15),
	combout => \CONTROLE|feed_0[15]~feeder_combout\);

-- Location: FF_X21_Y7_N1
\CONTROLE|feed_0[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|feed_0[15]~feeder_combout\,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|feed_0\(15));

-- Location: LCCOMB_X22_Y7_N0
\CONTROLE|Add4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add4~20_combout\ = ((\CONTROLE|Add3~32_combout\ $ (\CONTROLE|feed_0\(16) $ (!\CONTROLE|Add4~19\)))) # (GND)
-- \CONTROLE|Add4~21\ = CARRY((\CONTROLE|Add3~32_combout\ & ((\CONTROLE|feed_0\(16)) # (!\CONTROLE|Add4~19\))) # (!\CONTROLE|Add3~32_combout\ & (\CONTROLE|feed_0\(16) & !\CONTROLE|Add4~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add3~32_combout\,
	datab => \CONTROLE|feed_0\(16),
	datad => VCC,
	cin => \CONTROLE|Add4~19\,
	combout => \CONTROLE|Add4~20_combout\,
	cout => \CONTROLE|Add4~21\);

-- Location: LCCOMB_X23_Y8_N28
\CONTROLE|ERRO[17]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|ERRO[17]~35_combout\ = (\CONTROLE|Add4~22_combout\ & ((\CONTROLE|Add5~22_combout\ & (!\CONTROLE|ERRO[16]~34\)) # (!\CONTROLE|Add5~22_combout\ & (\CONTROLE|ERRO[16]~34\ & VCC)))) # (!\CONTROLE|Add4~22_combout\ & ((\CONTROLE|Add5~22_combout\ & 
-- ((\CONTROLE|ERRO[16]~34\) # (GND))) # (!\CONTROLE|Add5~22_combout\ & (!\CONTROLE|ERRO[16]~34\))))
-- \CONTROLE|ERRO[17]~36\ = CARRY((\CONTROLE|Add4~22_combout\ & (\CONTROLE|Add5~22_combout\ & !\CONTROLE|ERRO[16]~34\)) # (!\CONTROLE|Add4~22_combout\ & ((\CONTROLE|Add5~22_combout\) # (!\CONTROLE|ERRO[16]~34\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add4~22_combout\,
	datab => \CONTROLE|Add5~22_combout\,
	datad => VCC,
	cin => \CONTROLE|ERRO[16]~34\,
	combout => \CONTROLE|ERRO[17]~35_combout\,
	cout => \CONTROLE|ERRO[17]~36\);

-- Location: LCCOMB_X23_Y8_N30
\CONTROLE|ERRO[18]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|ERRO[18]~37_combout\ = ((\CONTROLE|Add5~24_combout\ $ (\CONTROLE|Add4~24_combout\ $ (\CONTROLE|ERRO[17]~36\)))) # (GND)
-- \CONTROLE|ERRO[18]~38\ = CARRY((\CONTROLE|Add5~24_combout\ & (\CONTROLE|Add4~24_combout\ & !\CONTROLE|ERRO[17]~36\)) # (!\CONTROLE|Add5~24_combout\ & ((\CONTROLE|Add4~24_combout\) # (!\CONTROLE|ERRO[17]~36\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add5~24_combout\,
	datab => \CONTROLE|Add4~24_combout\,
	datad => VCC,
	cin => \CONTROLE|ERRO[17]~36\,
	combout => \CONTROLE|ERRO[18]~37_combout\,
	cout => \CONTROLE|ERRO[18]~38\);

-- Location: LCCOMB_X23_Y7_N0
\CONTROLE|ERRO[19]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|ERRO[19]~39_combout\ = (\CONTROLE|Add5~26_combout\ & ((\CONTROLE|Add4~26_combout\ & (!\CONTROLE|ERRO[18]~38\)) # (!\CONTROLE|Add4~26_combout\ & ((\CONTROLE|ERRO[18]~38\) # (GND))))) # (!\CONTROLE|Add5~26_combout\ & ((\CONTROLE|Add4~26_combout\ & 
-- (\CONTROLE|ERRO[18]~38\ & VCC)) # (!\CONTROLE|Add4~26_combout\ & (!\CONTROLE|ERRO[18]~38\))))
-- \CONTROLE|ERRO[19]~40\ = CARRY((\CONTROLE|Add5~26_combout\ & ((!\CONTROLE|ERRO[18]~38\) # (!\CONTROLE|Add4~26_combout\))) # (!\CONTROLE|Add5~26_combout\ & (!\CONTROLE|Add4~26_combout\ & !\CONTROLE|ERRO[18]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add5~26_combout\,
	datab => \CONTROLE|Add4~26_combout\,
	datad => VCC,
	cin => \CONTROLE|ERRO[18]~38\,
	combout => \CONTROLE|ERRO[19]~39_combout\,
	cout => \CONTROLE|ERRO[19]~40\);

-- Location: LCCOMB_X23_Y7_N2
\CONTROLE|ERRO[20]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|ERRO[20]~41_combout\ = ((\CONTROLE|Add4~28_combout\ $ (\CONTROLE|Add5~28_combout\ $ (\CONTROLE|ERRO[19]~40\)))) # (GND)
-- \CONTROLE|ERRO[20]~42\ = CARRY((\CONTROLE|Add4~28_combout\ & ((!\CONTROLE|ERRO[19]~40\) # (!\CONTROLE|Add5~28_combout\))) # (!\CONTROLE|Add4~28_combout\ & (!\CONTROLE|Add5~28_combout\ & !\CONTROLE|ERRO[19]~40\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add4~28_combout\,
	datab => \CONTROLE|Add5~28_combout\,
	datad => VCC,
	cin => \CONTROLE|ERRO[19]~40\,
	combout => \CONTROLE|ERRO[20]~41_combout\,
	cout => \CONTROLE|ERRO[20]~42\);

-- Location: LCCOMB_X23_Y7_N4
\CONTROLE|ERRO[21]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|ERRO[21]~43_combout\ = (\CONTROLE|Add4~30_combout\ & ((\CONTROLE|Add5~30_combout\ & (!\CONTROLE|ERRO[20]~42\)) # (!\CONTROLE|Add5~30_combout\ & (\CONTROLE|ERRO[20]~42\ & VCC)))) # (!\CONTROLE|Add4~30_combout\ & ((\CONTROLE|Add5~30_combout\ & 
-- ((\CONTROLE|ERRO[20]~42\) # (GND))) # (!\CONTROLE|Add5~30_combout\ & (!\CONTROLE|ERRO[20]~42\))))
-- \CONTROLE|ERRO[21]~44\ = CARRY((\CONTROLE|Add4~30_combout\ & (\CONTROLE|Add5~30_combout\ & !\CONTROLE|ERRO[20]~42\)) # (!\CONTROLE|Add4~30_combout\ & ((\CONTROLE|Add5~30_combout\) # (!\CONTROLE|ERRO[20]~42\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add4~30_combout\,
	datab => \CONTROLE|Add5~30_combout\,
	datad => VCC,
	cin => \CONTROLE|ERRO[20]~42\,
	combout => \CONTROLE|ERRO[21]~43_combout\,
	cout => \CONTROLE|ERRO[21]~44\);

-- Location: FF_X18_Y6_N25
\CONTROLE|INTEGRAL[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Add10~24_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|INTEGRAL\(12));

-- Location: FF_X22_Y7_N1
\CONTROLE|feed_0[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \CONTROLE|Mult5|auto_generated|w248w\(16),
	sload => VCC,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|feed_0\(16));

-- Location: LCCOMB_X22_Y7_N2
\CONTROLE|Add4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add4~22_combout\ = (\CONTROLE|Add3~34_combout\ & ((\CONTROLE|feed_0\(17) & (\CONTROLE|Add4~21\ & VCC)) # (!\CONTROLE|feed_0\(17) & (!\CONTROLE|Add4~21\)))) # (!\CONTROLE|Add3~34_combout\ & ((\CONTROLE|feed_0\(17) & (!\CONTROLE|Add4~21\)) # 
-- (!\CONTROLE|feed_0\(17) & ((\CONTROLE|Add4~21\) # (GND)))))
-- \CONTROLE|Add4~23\ = CARRY((\CONTROLE|Add3~34_combout\ & (!\CONTROLE|feed_0\(17) & !\CONTROLE|Add4~21\)) # (!\CONTROLE|Add3~34_combout\ & ((!\CONTROLE|Add4~21\) # (!\CONTROLE|feed_0\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add3~34_combout\,
	datab => \CONTROLE|feed_0\(17),
	datad => VCC,
	cin => \CONTROLE|Add4~21\,
	combout => \CONTROLE|Add4~22_combout\,
	cout => \CONTROLE|Add4~23\);

-- Location: LCCOMB_X22_Y7_N4
\CONTROLE|Add4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add4~24_combout\ = ((\CONTROLE|Add3~36_combout\ $ (\CONTROLE|feed_0\(18) $ (!\CONTROLE|Add4~23\)))) # (GND)
-- \CONTROLE|Add4~25\ = CARRY((\CONTROLE|Add3~36_combout\ & ((\CONTROLE|feed_0\(18)) # (!\CONTROLE|Add4~23\))) # (!\CONTROLE|Add3~36_combout\ & (\CONTROLE|feed_0\(18) & !\CONTROLE|Add4~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add3~36_combout\,
	datab => \CONTROLE|feed_0\(18),
	datad => VCC,
	cin => \CONTROLE|Add4~23\,
	combout => \CONTROLE|Add4~24_combout\,
	cout => \CONTROLE|Add4~25\);

-- Location: LCCOMB_X22_Y7_N6
\CONTROLE|Add4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add4~26_combout\ = (\CONTROLE|Add3~38_combout\ & ((\CONTROLE|feed_0\(19) & (\CONTROLE|Add4~25\ & VCC)) # (!\CONTROLE|feed_0\(19) & (!\CONTROLE|Add4~25\)))) # (!\CONTROLE|Add3~38_combout\ & ((\CONTROLE|feed_0\(19) & (!\CONTROLE|Add4~25\)) # 
-- (!\CONTROLE|feed_0\(19) & ((\CONTROLE|Add4~25\) # (GND)))))
-- \CONTROLE|Add4~27\ = CARRY((\CONTROLE|Add3~38_combout\ & (!\CONTROLE|feed_0\(19) & !\CONTROLE|Add4~25\)) # (!\CONTROLE|Add3~38_combout\ & ((!\CONTROLE|Add4~25\) # (!\CONTROLE|feed_0\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add3~38_combout\,
	datab => \CONTROLE|feed_0\(19),
	datad => VCC,
	cin => \CONTROLE|Add4~25\,
	combout => \CONTROLE|Add4~26_combout\,
	cout => \CONTROLE|Add4~27\);

-- Location: FF_X21_Y8_N7
\CONTROLE|feed_0[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \CONTROLE|Mult5|auto_generated|w248w\(11),
	sload => VCC,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|feed_0\(11));

-- Location: FF_X18_Y6_N21
\CONTROLE|INTEGRAL[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Add10~20_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|INTEGRAL\(10));

-- Location: LCCOMB_X16_Y9_N28
\CONTROLE|Y_sat[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[10]~8_combout\ = (\CONTROLE|Y[10]~20_combout\ & (\CONTROLE|LessThan2~7_combout\ & ((\CONTROLE|LessThan1~3_combout\) # (\CONTROLE|LessThan1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[10]~20_combout\,
	datab => \CONTROLE|LessThan2~7_combout\,
	datac => \CONTROLE|LessThan1~3_combout\,
	datad => \CONTROLE|LessThan1~2_combout\,
	combout => \CONTROLE|Y_sat[10]~8_combout\);

-- Location: LCCOMB_X16_Y9_N6
\CONTROLE|Y_sat[10]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[10]~9_combout\ = (\CONTROLE|LessThan1~1_combout\ & (\CONTROLE|Y_sat[10]~8_combout\ & (!\CONTROLE|Y[31]~62_combout\ & \CONTROLE|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|LessThan1~1_combout\,
	datab => \CONTROLE|Y_sat[10]~8_combout\,
	datac => \CONTROLE|Y[31]~62_combout\,
	datad => \CONTROLE|LessThan1~0_combout\,
	combout => \CONTROLE|Y_sat[10]~9_combout\);

-- Location: LCCOMB_X21_Y7_N4
\CONTROLE|Mult5|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult5|auto_generated|op_1~0_combout\ = (\CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT18\ & (\CONTROLE|Mult5|auto_generated|mac_out4~dataout\ $ (VCC))) # (!\CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT18\ & 
-- (\CONTROLE|Mult5|auto_generated|mac_out4~dataout\ & VCC))
-- \CONTROLE|Mult5|auto_generated|op_1~1\ = CARRY((\CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT18\ & \CONTROLE|Mult5|auto_generated|mac_out4~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT18\,
	datab => \CONTROLE|Mult5|auto_generated|mac_out4~dataout\,
	datad => VCC,
	combout => \CONTROLE|Mult5|auto_generated|op_1~0_combout\,
	cout => \CONTROLE|Mult5|auto_generated|op_1~1\);

-- Location: LCCOMB_X21_Y7_N6
\CONTROLE|Mult5|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult5|auto_generated|op_1~2_combout\ = (\CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT19\ & ((\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT1\ & (\CONTROLE|Mult5|auto_generated|op_1~1\ & VCC)) # 
-- (!\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT1\ & (!\CONTROLE|Mult5|auto_generated|op_1~1\)))) # (!\CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT19\ & ((\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT1\ & (!\CONTROLE|Mult5|auto_generated|op_1~1\)) # 
-- (!\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT1\ & ((\CONTROLE|Mult5|auto_generated|op_1~1\) # (GND)))))
-- \CONTROLE|Mult5|auto_generated|op_1~3\ = CARRY((\CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT19\ & (!\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT1\ & !\CONTROLE|Mult5|auto_generated|op_1~1\)) # (!\CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT19\ & 
-- ((!\CONTROLE|Mult5|auto_generated|op_1~1\) # (!\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT19\,
	datab => \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT1\,
	datad => VCC,
	cin => \CONTROLE|Mult5|auto_generated|op_1~1\,
	combout => \CONTROLE|Mult5|auto_generated|op_1~2_combout\,
	cout => \CONTROLE|Mult5|auto_generated|op_1~3\);

-- Location: FF_X21_Y7_N7
\CONTROLE|feed_0[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Mult5|auto_generated|op_1~2_combout\,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|feed_0\(19));

-- Location: LCCOMB_X22_Y7_N8
\CONTROLE|Add4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add4~28_combout\ = ((\CONTROLE|feed_0\(20) $ (\CONTROLE|Add3~40_combout\ $ (!\CONTROLE|Add4~27\)))) # (GND)
-- \CONTROLE|Add4~29\ = CARRY((\CONTROLE|feed_0\(20) & ((\CONTROLE|Add3~40_combout\) # (!\CONTROLE|Add4~27\))) # (!\CONTROLE|feed_0\(20) & (\CONTROLE|Add3~40_combout\ & !\CONTROLE|Add4~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|feed_0\(20),
	datab => \CONTROLE|Add3~40_combout\,
	datad => VCC,
	cin => \CONTROLE|Add4~27\,
	combout => \CONTROLE|Add4~28_combout\,
	cout => \CONTROLE|Add4~29\);

-- Location: LCCOMB_X22_Y7_N10
\CONTROLE|Add4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add4~30_combout\ = (\CONTROLE|feed_0\(21) & ((\CONTROLE|Add3~42_combout\ & (\CONTROLE|Add4~29\ & VCC)) # (!\CONTROLE|Add3~42_combout\ & (!\CONTROLE|Add4~29\)))) # (!\CONTROLE|feed_0\(21) & ((\CONTROLE|Add3~42_combout\ & (!\CONTROLE|Add4~29\)) # 
-- (!\CONTROLE|Add3~42_combout\ & ((\CONTROLE|Add4~29\) # (GND)))))
-- \CONTROLE|Add4~31\ = CARRY((\CONTROLE|feed_0\(21) & (!\CONTROLE|Add3~42_combout\ & !\CONTROLE|Add4~29\)) # (!\CONTROLE|feed_0\(21) & ((!\CONTROLE|Add4~29\) # (!\CONTROLE|Add3~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|feed_0\(21),
	datab => \CONTROLE|Add3~42_combout\,
	datad => VCC,
	cin => \CONTROLE|Add4~29\,
	combout => \CONTROLE|Add4~30_combout\,
	cout => \CONTROLE|Add4~31\);

-- Location: LCCOMB_X23_Y7_N6
\CONTROLE|ERRO[22]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|ERRO[22]~45_combout\ = (\CONTROLE|Add4~32_combout\ & ((GND) # (!\CONTROLE|ERRO[21]~44\))) # (!\CONTROLE|Add4~32_combout\ & (\CONTROLE|ERRO[21]~44\ $ (GND)))
-- \CONTROLE|ERRO[22]~46\ = CARRY((\CONTROLE|Add4~32_combout\) # (!\CONTROLE|ERRO[21]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add4~32_combout\,
	datad => VCC,
	cin => \CONTROLE|ERRO[21]~44\,
	combout => \CONTROLE|ERRO[22]~45_combout\,
	cout => \CONTROLE|ERRO[22]~46\);

-- Location: LCCOMB_X21_Y5_N10
\CONTROLE|Add7~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add7~34_combout\ = (\CONTROLE|ERRO[17]~35_combout\ & ((\CONTROLE|ERRO[22]~45_combout\ & (\CONTROLE|Add7~33\ & VCC)) # (!\CONTROLE|ERRO[22]~45_combout\ & (!\CONTROLE|Add7~33\)))) # (!\CONTROLE|ERRO[17]~35_combout\ & 
-- ((\CONTROLE|ERRO[22]~45_combout\ & (!\CONTROLE|Add7~33\)) # (!\CONTROLE|ERRO[22]~45_combout\ & ((\CONTROLE|Add7~33\) # (GND)))))
-- \CONTROLE|Add7~35\ = CARRY((\CONTROLE|ERRO[17]~35_combout\ & (!\CONTROLE|ERRO[22]~45_combout\ & !\CONTROLE|Add7~33\)) # (!\CONTROLE|ERRO[17]~35_combout\ & ((!\CONTROLE|Add7~33\) # (!\CONTROLE|ERRO[22]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|ERRO[17]~35_combout\,
	datab => \CONTROLE|ERRO[22]~45_combout\,
	datad => VCC,
	cin => \CONTROLE|Add7~33\,
	combout => \CONTROLE|Add7~34_combout\,
	cout => \CONTROLE|Add7~35\);

-- Location: FF_X22_Y7_N3
\CONTROLE|feed_0[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	asdata => \CONTROLE|Mult5|auto_generated|w248w\(17),
	sload => VCC,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|feed_0\(17));

-- Location: LCCOMB_X21_Y8_N0
\CONTROLE|feed_0[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|feed_0[10]~feeder_combout\ = \CONTROLE|Mult5|auto_generated|w248w\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CONTROLE|Mult5|auto_generated|w248w\(10),
	combout => \CONTROLE|feed_0[10]~feeder_combout\);

-- Location: FF_X21_Y8_N1
\CONTROLE|feed_0[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|feed_0[10]~feeder_combout\,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|feed_0\(10));

-- Location: FF_X18_Y6_N15
\CONTROLE|INTEGRAL[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Add10~14_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|INTEGRAL\(7));

-- Location: LCCOMB_X21_Y7_N8
\CONTROLE|Mult5|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult5|auto_generated|op_1~4_combout\ = ((\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT2\ $ (\CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT20\ $ (!\CONTROLE|Mult5|auto_generated|op_1~3\)))) # (GND)
-- \CONTROLE|Mult5|auto_generated|op_1~5\ = CARRY((\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT2\ & ((\CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT20\) # (!\CONTROLE|Mult5|auto_generated|op_1~3\))) # (!\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT2\ & 
-- (\CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT20\ & !\CONTROLE|Mult5|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT2\,
	datab => \CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT20\,
	datad => VCC,
	cin => \CONTROLE|Mult5|auto_generated|op_1~3\,
	combout => \CONTROLE|Mult5|auto_generated|op_1~4_combout\,
	cout => \CONTROLE|Mult5|auto_generated|op_1~5\);

-- Location: FF_X21_Y7_N9
\CONTROLE|feed_0[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Mult5|auto_generated|op_1~4_combout\,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|feed_0\(20));

-- Location: LCCOMB_X17_Y7_N6
\CONTROLE|Y_sat[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[6]~22_combout\ = (!\CONTROLE|Y[31]~62_combout\ & (\CONTROLE|LessThan1~4_combout\ & (\CONTROLE|LessThan2~7_combout\ & \CONTROLE|Y[6]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[31]~62_combout\,
	datab => \CONTROLE|LessThan1~4_combout\,
	datac => \CONTROLE|LessThan2~7_combout\,
	datad => \CONTROLE|Y[6]~12_combout\,
	combout => \CONTROLE|Y_sat[6]~22_combout\);

-- Location: LCCOMB_X21_Y7_N10
\CONTROLE|Mult5|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult5|auto_generated|op_1~6_combout\ = (\CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT21\ & ((\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT3\ & (\CONTROLE|Mult5|auto_generated|op_1~5\ & VCC)) # 
-- (!\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT3\ & (!\CONTROLE|Mult5|auto_generated|op_1~5\)))) # (!\CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT21\ & ((\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT3\ & (!\CONTROLE|Mult5|auto_generated|op_1~5\)) # 
-- (!\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT3\ & ((\CONTROLE|Mult5|auto_generated|op_1~5\) # (GND)))))
-- \CONTROLE|Mult5|auto_generated|op_1~7\ = CARRY((\CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT21\ & (!\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT3\ & !\CONTROLE|Mult5|auto_generated|op_1~5\)) # (!\CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT21\ & 
-- ((!\CONTROLE|Mult5|auto_generated|op_1~5\) # (!\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT21\,
	datab => \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT3\,
	datad => VCC,
	cin => \CONTROLE|Mult5|auto_generated|op_1~5\,
	combout => \CONTROLE|Mult5|auto_generated|op_1~6_combout\,
	cout => \CONTROLE|Mult5|auto_generated|op_1~7\);

-- Location: FF_X21_Y7_N11
\CONTROLE|feed_0[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Mult5|auto_generated|op_1~6_combout\,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|feed_0\(21));

-- Location: LCCOMB_X22_Y7_N12
\CONTROLE|Add4~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add4~32_combout\ = ((\CONTROLE|feed_0\(22) $ (\CONTROLE|Add3~44_combout\ $ (!\CONTROLE|Add4~31\)))) # (GND)
-- \CONTROLE|Add4~33\ = CARRY((\CONTROLE|feed_0\(22) & ((\CONTROLE|Add3~44_combout\) # (!\CONTROLE|Add4~31\))) # (!\CONTROLE|feed_0\(22) & (\CONTROLE|Add3~44_combout\ & !\CONTROLE|Add4~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|feed_0\(22),
	datab => \CONTROLE|Add3~44_combout\,
	datad => VCC,
	cin => \CONTROLE|Add4~31\,
	combout => \CONTROLE|Add4~32_combout\,
	cout => \CONTROLE|Add4~33\);

-- Location: LCCOMB_X23_Y7_N8
\CONTROLE|ERRO[23]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|ERRO[23]~47_combout\ = (\CONTROLE|Add4~34_combout\ & (\CONTROLE|ERRO[22]~46\ & VCC)) # (!\CONTROLE|Add4~34_combout\ & (!\CONTROLE|ERRO[22]~46\))
-- \CONTROLE|ERRO[23]~48\ = CARRY((!\CONTROLE|Add4~34_combout\ & !\CONTROLE|ERRO[22]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add4~34_combout\,
	datad => VCC,
	cin => \CONTROLE|ERRO[22]~46\,
	combout => \CONTROLE|ERRO[23]~47_combout\,
	cout => \CONTROLE|ERRO[23]~48\);

-- Location: LCCOMB_X23_Y7_N10
\CONTROLE|ERRO[24]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|ERRO[24]~49_combout\ = (\CONTROLE|Add4~36_combout\ & ((GND) # (!\CONTROLE|ERRO[23]~48\))) # (!\CONTROLE|Add4~36_combout\ & (\CONTROLE|ERRO[23]~48\ $ (GND)))
-- \CONTROLE|ERRO[24]~50\ = CARRY((\CONTROLE|Add4~36_combout\) # (!\CONTROLE|ERRO[23]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add4~36_combout\,
	datad => VCC,
	cin => \CONTROLE|ERRO[23]~48\,
	combout => \CONTROLE|ERRO[24]~49_combout\,
	cout => \CONTROLE|ERRO[24]~50\);

-- Location: LCCOMB_X23_Y7_N12
\CONTROLE|ERRO[25]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|ERRO[25]~51_combout\ = (\CONTROLE|Add4~38_combout\ & (\CONTROLE|ERRO[24]~50\ & VCC)) # (!\CONTROLE|Add4~38_combout\ & (!\CONTROLE|ERRO[24]~50\))
-- \CONTROLE|ERRO[25]~52\ = CARRY((!\CONTROLE|Add4~38_combout\ & !\CONTROLE|ERRO[24]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Add4~38_combout\,
	datad => VCC,
	cin => \CONTROLE|ERRO[24]~50\,
	combout => \CONTROLE|ERRO[25]~51_combout\,
	cout => \CONTROLE|ERRO[25]~52\);

-- Location: LCCOMB_X23_Y7_N14
\CONTROLE|ERRO[26]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|ERRO[26]~53_combout\ = (\CONTROLE|Add4~40_combout\ & ((GND) # (!\CONTROLE|ERRO[25]~52\))) # (!\CONTROLE|Add4~40_combout\ & (\CONTROLE|ERRO[25]~52\ $ (GND)))
-- \CONTROLE|ERRO[26]~54\ = CARRY((\CONTROLE|Add4~40_combout\) # (!\CONTROLE|ERRO[25]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Add4~40_combout\,
	datad => VCC,
	cin => \CONTROLE|ERRO[25]~52\,
	combout => \CONTROLE|ERRO[26]~53_combout\,
	cout => \CONTROLE|ERRO[26]~54\);

-- Location: LCCOMB_X23_Y7_N16
\CONTROLE|ERRO[27]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|ERRO[27]~55_combout\ = (\CONTROLE|Add4~42_combout\ & (\CONTROLE|ERRO[26]~54\ & VCC)) # (!\CONTROLE|Add4~42_combout\ & (!\CONTROLE|ERRO[26]~54\))
-- \CONTROLE|ERRO[27]~56\ = CARRY((!\CONTROLE|Add4~42_combout\ & !\CONTROLE|ERRO[26]~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Add4~42_combout\,
	datad => VCC,
	cin => \CONTROLE|ERRO[26]~54\,
	combout => \CONTROLE|ERRO[27]~55_combout\,
	cout => \CONTROLE|ERRO[27]~56\);

-- Location: LCCOMB_X23_Y7_N18
\CONTROLE|ERRO[28]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|ERRO[28]~57_combout\ = (\CONTROLE|Add4~44_combout\ & ((GND) # (!\CONTROLE|ERRO[27]~56\))) # (!\CONTROLE|Add4~44_combout\ & (\CONTROLE|ERRO[27]~56\ $ (GND)))
-- \CONTROLE|ERRO[28]~58\ = CARRY((\CONTROLE|Add4~44_combout\) # (!\CONTROLE|ERRO[27]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Add4~44_combout\,
	datad => VCC,
	cin => \CONTROLE|ERRO[27]~56\,
	combout => \CONTROLE|ERRO[28]~57_combout\,
	cout => \CONTROLE|ERRO[28]~58\);

-- Location: FF_X18_Y6_N11
\CONTROLE|INTEGRAL[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Add10~10_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|INTEGRAL\(5));

-- Location: FF_X21_Y7_N5
\CONTROLE|feed_0[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Mult5|auto_generated|op_1~0_combout\,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|feed_0\(18));

-- Location: LCCOMB_X21_Y7_N12
\CONTROLE|Mult5|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult5|auto_generated|op_1~8_combout\ = ((\CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT22\ $ (\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT4\ $ (!\CONTROLE|Mult5|auto_generated|op_1~7\)))) # (GND)
-- \CONTROLE|Mult5|auto_generated|op_1~9\ = CARRY((\CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT22\ & ((\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT4\) # (!\CONTROLE|Mult5|auto_generated|op_1~7\))) # (!\CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT22\ 
-- & (\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT4\ & !\CONTROLE|Mult5|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT22\,
	datab => \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT4\,
	datad => VCC,
	cin => \CONTROLE|Mult5|auto_generated|op_1~7\,
	combout => \CONTROLE|Mult5|auto_generated|op_1~8_combout\,
	cout => \CONTROLE|Mult5|auto_generated|op_1~9\);

-- Location: FF_X21_Y7_N13
\CONTROLE|feed_0[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Mult5|auto_generated|op_1~8_combout\,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|feed_0\(22));

-- Location: LCCOMB_X22_Y7_N14
\CONTROLE|Add4~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add4~34_combout\ = (\CONTROLE|feed_0\(23) & (!\CONTROLE|Add4~33\)) # (!\CONTROLE|feed_0\(23) & ((\CONTROLE|Add4~33\) # (GND)))
-- \CONTROLE|Add4~35\ = CARRY((!\CONTROLE|Add4~33\) # (!\CONTROLE|feed_0\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|feed_0\(23),
	datad => VCC,
	cin => \CONTROLE|Add4~33\,
	combout => \CONTROLE|Add4~34_combout\,
	cout => \CONTROLE|Add4~35\);

-- Location: LCCOMB_X22_Y7_N16
\CONTROLE|Add4~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add4~36_combout\ = (\CONTROLE|feed_0\(24) & (\CONTROLE|Add4~35\ $ (GND))) # (!\CONTROLE|feed_0\(24) & (!\CONTROLE|Add4~35\ & VCC))
-- \CONTROLE|Add4~37\ = CARRY((\CONTROLE|feed_0\(24) & !\CONTROLE|Add4~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|feed_0\(24),
	datad => VCC,
	cin => \CONTROLE|Add4~35\,
	combout => \CONTROLE|Add4~36_combout\,
	cout => \CONTROLE|Add4~37\);

-- Location: LCCOMB_X22_Y7_N18
\CONTROLE|Add4~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add4~38_combout\ = (\CONTROLE|feed_0\(25) & (!\CONTROLE|Add4~37\)) # (!\CONTROLE|feed_0\(25) & ((\CONTROLE|Add4~37\) # (GND)))
-- \CONTROLE|Add4~39\ = CARRY((!\CONTROLE|Add4~37\) # (!\CONTROLE|feed_0\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|feed_0\(25),
	datad => VCC,
	cin => \CONTROLE|Add4~37\,
	combout => \CONTROLE|Add4~38_combout\,
	cout => \CONTROLE|Add4~39\);

-- Location: FF_X18_Y6_N7
\CONTROLE|INTEGRAL[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Add10~6_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|INTEGRAL\(3));

-- Location: LCCOMB_X17_Y7_N4
\CONTROLE|Y_sat[3]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[3]~25_combout\ = (!\CONTROLE|Y[31]~62_combout\ & (\CONTROLE|LessThan1~4_combout\ & (\CONTROLE|LessThan2~7_combout\ & \CONTROLE|Y[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[31]~62_combout\,
	datab => \CONTROLE|LessThan1~4_combout\,
	datac => \CONTROLE|LessThan2~7_combout\,
	datad => \CONTROLE|Y[3]~6_combout\,
	combout => \CONTROLE|Y_sat[3]~25_combout\);

-- Location: LCCOMB_X21_Y7_N14
\CONTROLE|Mult5|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult5|auto_generated|op_1~10_combout\ = (\CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT23\ & ((\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT5\ & (\CONTROLE|Mult5|auto_generated|op_1~9\ & VCC)) # 
-- (!\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT5\ & (!\CONTROLE|Mult5|auto_generated|op_1~9\)))) # (!\CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT23\ & ((\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT5\ & (!\CONTROLE|Mult5|auto_generated|op_1~9\)) # 
-- (!\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT5\ & ((\CONTROLE|Mult5|auto_generated|op_1~9\) # (GND)))))
-- \CONTROLE|Mult5|auto_generated|op_1~11\ = CARRY((\CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT23\ & (!\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT5\ & !\CONTROLE|Mult5|auto_generated|op_1~9\)) # (!\CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT23\ & 
-- ((!\CONTROLE|Mult5|auto_generated|op_1~9\) # (!\CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT23\,
	datab => \CONTROLE|Mult5|auto_generated|mac_out4~DATAOUT5\,
	datad => VCC,
	cin => \CONTROLE|Mult5|auto_generated|op_1~9\,
	combout => \CONTROLE|Mult5|auto_generated|op_1~10_combout\,
	cout => \CONTROLE|Mult5|auto_generated|op_1~11\);

-- Location: LCCOMB_X21_Y7_N16
\CONTROLE|Mult5|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult5|auto_generated|op_1~12_combout\ = ((\CONTROLE|Mult5|auto_generated|op_2~0_combout\ $ (\CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT24\ $ (\CONTROLE|Mult5|auto_generated|op_1~11\)))) # (GND)
-- \CONTROLE|Mult5|auto_generated|op_1~13\ = CARRY((\CONTROLE|Mult5|auto_generated|op_2~0_combout\ & ((!\CONTROLE|Mult5|auto_generated|op_1~11\) # (!\CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT24\))) # (!\CONTROLE|Mult5|auto_generated|op_2~0_combout\ & 
-- (!\CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT24\ & !\CONTROLE|Mult5|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult5|auto_generated|op_2~0_combout\,
	datab => \CONTROLE|Mult5|auto_generated|mac_out2~DATAOUT24\,
	datad => VCC,
	cin => \CONTROLE|Mult5|auto_generated|op_1~11\,
	combout => \CONTROLE|Mult5|auto_generated|op_1~12_combout\,
	cout => \CONTROLE|Mult5|auto_generated|op_1~13\);

-- Location: LCCOMB_X21_Y7_N18
\CONTROLE|Mult5|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult5|auto_generated|op_1~14_combout\ = (\CONTROLE|Mult5|auto_generated|op_2~2_combout\ & (\CONTROLE|Mult5|auto_generated|op_1~13\ & VCC)) # (!\CONTROLE|Mult5|auto_generated|op_2~2_combout\ & (!\CONTROLE|Mult5|auto_generated|op_1~13\))
-- \CONTROLE|Mult5|auto_generated|op_1~15\ = CARRY((!\CONTROLE|Mult5|auto_generated|op_2~2_combout\ & !\CONTROLE|Mult5|auto_generated|op_1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult5|auto_generated|op_2~2_combout\,
	datad => VCC,
	cin => \CONTROLE|Mult5|auto_generated|op_1~13\,
	combout => \CONTROLE|Mult5|auto_generated|op_1~14_combout\,
	cout => \CONTROLE|Mult5|auto_generated|op_1~15\);

-- Location: FF_X21_Y7_N23
\CONTROLE|feed_0[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Mult5|auto_generated|op_1~18_combout\,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|feed_0\(27));

-- Location: LCCOMB_X21_Y5_N20
\CONTROLE|Add7~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add7~44_combout\ = ((\CONTROLE|ERRO[27]~55_combout\ $ (\CONTROLE|ERRO[22]~45_combout\ $ (!\CONTROLE|Add7~43\)))) # (GND)
-- \CONTROLE|Add7~45\ = CARRY((\CONTROLE|ERRO[27]~55_combout\ & ((\CONTROLE|ERRO[22]~45_combout\) # (!\CONTROLE|Add7~43\))) # (!\CONTROLE|ERRO[27]~55_combout\ & (\CONTROLE|ERRO[22]~45_combout\ & !\CONTROLE|Add7~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|ERRO[27]~55_combout\,
	datab => \CONTROLE|ERRO[22]~45_combout\,
	datad => VCC,
	cin => \CONTROLE|Add7~43\,
	combout => \CONTROLE|Add7~44_combout\,
	cout => \CONTROLE|Add7~45\);

-- Location: LCCOMB_X19_Y5_N12
\CONTROLE|PROPORCIONAL[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|PROPORCIONAL[14]~28_combout\ = (\CONTROLE|Add7~46_combout\ & (!\CONTROLE|PROPORCIONAL[13]~27\)) # (!\CONTROLE|Add7~46_combout\ & ((\CONTROLE|PROPORCIONAL[13]~27\) # (GND)))
-- \CONTROLE|PROPORCIONAL[14]~29\ = CARRY((!\CONTROLE|PROPORCIONAL[13]~27\) # (!\CONTROLE|Add7~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add7~46_combout\,
	datad => VCC,
	cin => \CONTROLE|PROPORCIONAL[13]~27\,
	combout => \CONTROLE|PROPORCIONAL[14]~28_combout\,
	cout => \CONTROLE|PROPORCIONAL[14]~29\);

-- Location: LCCOMB_X17_Y6_N30
\CONTROLE|Y[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y[15]~30_combout\ = (\CONTROLE|INTEGRAL\(15) & ((\CONTROLE|PROPORCIONAL[15]~30_combout\ & (\CONTROLE|Y[14]~29\ & VCC)) # (!\CONTROLE|PROPORCIONAL[15]~30_combout\ & (!\CONTROLE|Y[14]~29\)))) # (!\CONTROLE|INTEGRAL\(15) & 
-- ((\CONTROLE|PROPORCIONAL[15]~30_combout\ & (!\CONTROLE|Y[14]~29\)) # (!\CONTROLE|PROPORCIONAL[15]~30_combout\ & ((\CONTROLE|Y[14]~29\) # (GND)))))
-- \CONTROLE|Y[15]~31\ = CARRY((\CONTROLE|INTEGRAL\(15) & (!\CONTROLE|PROPORCIONAL[15]~30_combout\ & !\CONTROLE|Y[14]~29\)) # (!\CONTROLE|INTEGRAL\(15) & ((!\CONTROLE|Y[14]~29\) # (!\CONTROLE|PROPORCIONAL[15]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|INTEGRAL\(15),
	datab => \CONTROLE|PROPORCIONAL[15]~30_combout\,
	datad => VCC,
	cin => \CONTROLE|Y[14]~29\,
	combout => \CONTROLE|Y[15]~30_combout\,
	cout => \CONTROLE|Y[15]~31\);

-- Location: LCCOMB_X17_Y9_N8
\CONTROLE|Y_sat[15]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[15]~14_combout\ = (\CONTROLE|LessThan2~7_combout\ & (\CONTROLE|Y[15]~30_combout\ & ((\CONTROLE|LessThan1~3_combout\) # (\CONTROLE|LessThan1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|LessThan2~7_combout\,
	datab => \CONTROLE|LessThan1~3_combout\,
	datac => \CONTROLE|Y[15]~30_combout\,
	datad => \CONTROLE|LessThan1~2_combout\,
	combout => \CONTROLE|Y_sat[15]~14_combout\);

-- Location: LCCOMB_X17_Y9_N22
\CONTROLE|Y_sat[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[15]~15_combout\ = (\CONTROLE|LessThan1~1_combout\ & (!\CONTROLE|Y[31]~62_combout\ & (\CONTROLE|Y_sat[15]~14_combout\ & \CONTROLE|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|LessThan1~1_combout\,
	datab => \CONTROLE|Y[31]~62_combout\,
	datac => \CONTROLE|Y_sat[15]~14_combout\,
	datad => \CONTROLE|LessThan1~0_combout\,
	combout => \CONTROLE|Y_sat[15]~15_combout\);

-- Location: LCCOMB_X16_Y6_N4
\CONTROLE|e_sat[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|e_sat[18]~36_combout\ = ((\CONTROLE|Y_sat[18]~20_combout\ $ (\CONTROLE|Y[18]~36_combout\ $ (\CONTROLE|e_sat[17]~35\)))) # (GND)
-- \CONTROLE|e_sat[18]~37\ = CARRY((\CONTROLE|Y_sat[18]~20_combout\ & ((!\CONTROLE|e_sat[17]~35\) # (!\CONTROLE|Y[18]~36_combout\))) # (!\CONTROLE|Y_sat[18]~20_combout\ & (!\CONTROLE|Y[18]~36_combout\ & !\CONTROLE|e_sat[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y_sat[18]~20_combout\,
	datab => \CONTROLE|Y[18]~36_combout\,
	datad => VCC,
	cin => \CONTROLE|e_sat[17]~35\,
	combout => \CONTROLE|e_sat[18]~36_combout\,
	cout => \CONTROLE|e_sat[18]~37\);

-- Location: LCCOMB_X16_Y6_N6
\CONTROLE|e_sat[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|e_sat[19]~38_combout\ = (\CONTROLE|Y_sat[19]~29_combout\ & ((\CONTROLE|Y[19]~38_combout\ & (!\CONTROLE|e_sat[18]~37\)) # (!\CONTROLE|Y[19]~38_combout\ & (\CONTROLE|e_sat[18]~37\ & VCC)))) # (!\CONTROLE|Y_sat[19]~29_combout\ & 
-- ((\CONTROLE|Y[19]~38_combout\ & ((\CONTROLE|e_sat[18]~37\) # (GND))) # (!\CONTROLE|Y[19]~38_combout\ & (!\CONTROLE|e_sat[18]~37\))))
-- \CONTROLE|e_sat[19]~39\ = CARRY((\CONTROLE|Y_sat[19]~29_combout\ & (\CONTROLE|Y[19]~38_combout\ & !\CONTROLE|e_sat[18]~37\)) # (!\CONTROLE|Y_sat[19]~29_combout\ & ((\CONTROLE|Y[19]~38_combout\) # (!\CONTROLE|e_sat[18]~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y_sat[19]~29_combout\,
	datab => \CONTROLE|Y[19]~38_combout\,
	datad => VCC,
	cin => \CONTROLE|e_sat[18]~37\,
	combout => \CONTROLE|e_sat[19]~38_combout\,
	cout => \CONTROLE|e_sat[19]~39\);

-- Location: FF_X21_Y7_N25
\CONTROLE|feed_0[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Mult5|auto_generated|op_1~20_combout\,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|feed_0\(28));

-- Location: LCCOMB_X21_Y5_N22
\CONTROLE|Add7~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add7~46_combout\ = (\CONTROLE|ERRO[23]~47_combout\ & ((\CONTROLE|ERRO[28]~57_combout\ & (\CONTROLE|Add7~45\ & VCC)) # (!\CONTROLE|ERRO[28]~57_combout\ & (!\CONTROLE|Add7~45\)))) # (!\CONTROLE|ERRO[23]~47_combout\ & 
-- ((\CONTROLE|ERRO[28]~57_combout\ & (!\CONTROLE|Add7~45\)) # (!\CONTROLE|ERRO[28]~57_combout\ & ((\CONTROLE|Add7~45\) # (GND)))))
-- \CONTROLE|Add7~47\ = CARRY((\CONTROLE|ERRO[23]~47_combout\ & (!\CONTROLE|ERRO[28]~57_combout\ & !\CONTROLE|Add7~45\)) # (!\CONTROLE|ERRO[23]~47_combout\ & ((!\CONTROLE|Add7~45\) # (!\CONTROLE|ERRO[28]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|ERRO[23]~47_combout\,
	datab => \CONTROLE|ERRO[28]~57_combout\,
	datad => VCC,
	cin => \CONTROLE|Add7~45\,
	combout => \CONTROLE|Add7~46_combout\,
	cout => \CONTROLE|Add7~47\);

-- Location: LCCOMB_X19_Y5_N14
\CONTROLE|PROPORCIONAL[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|PROPORCIONAL[15]~30_combout\ = (\CONTROLE|Add7~48_combout\ & (\CONTROLE|PROPORCIONAL[14]~29\ $ (GND))) # (!\CONTROLE|Add7~48_combout\ & (!\CONTROLE|PROPORCIONAL[14]~29\ & VCC))
-- \CONTROLE|PROPORCIONAL[15]~31\ = CARRY((\CONTROLE|Add7~48_combout\ & !\CONTROLE|PROPORCIONAL[14]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Add7~48_combout\,
	datad => VCC,
	cin => \CONTROLE|PROPORCIONAL[14]~29\,
	combout => \CONTROLE|PROPORCIONAL[15]~30_combout\,
	cout => \CONTROLE|PROPORCIONAL[15]~31\);

-- Location: LCCOMB_X17_Y5_N8
\CONTROLE|Y[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y[20]~40_combout\ = ((\CONTROLE|INTEGRAL\(20) $ (\CONTROLE|Add8~2_combout\ $ (!\CONTROLE|Y[19]~39\)))) # (GND)
-- \CONTROLE|Y[20]~41\ = CARRY((\CONTROLE|INTEGRAL\(20) & ((\CONTROLE|Add8~2_combout\) # (!\CONTROLE|Y[19]~39\))) # (!\CONTROLE|INTEGRAL\(20) & (\CONTROLE|Add8~2_combout\ & !\CONTROLE|Y[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|INTEGRAL\(20),
	datab => \CONTROLE|Add8~2_combout\,
	datad => VCC,
	cin => \CONTROLE|Y[19]~39\,
	combout => \CONTROLE|Y[20]~40_combout\,
	cout => \CONTROLE|Y[20]~41\);

-- Location: LCCOMB_X17_Y5_N12
\CONTROLE|Y[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y[22]~44_combout\ = ((\CONTROLE|INTEGRAL\(22) $ (\CONTROLE|Add8~2_combout\ $ (!\CONTROLE|Y[21]~43\)))) # (GND)
-- \CONTROLE|Y[22]~45\ = CARRY((\CONTROLE|INTEGRAL\(22) & ((\CONTROLE|Add8~2_combout\) # (!\CONTROLE|Y[21]~43\))) # (!\CONTROLE|INTEGRAL\(22) & (\CONTROLE|Add8~2_combout\ & !\CONTROLE|Y[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|INTEGRAL\(22),
	datab => \CONTROLE|Add8~2_combout\,
	datad => VCC,
	cin => \CONTROLE|Y[21]~43\,
	combout => \CONTROLE|Y[22]~44_combout\,
	cout => \CONTROLE|Y[22]~45\);

-- Location: LCCOMB_X17_Y5_N26
\CONTROLE|Y[29]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y[29]~58_combout\ = (\CONTROLE|Add8~2_combout\ & ((\CONTROLE|INTEGRAL\(29) & (\CONTROLE|Y[28]~57\ & VCC)) # (!\CONTROLE|INTEGRAL\(29) & (!\CONTROLE|Y[28]~57\)))) # (!\CONTROLE|Add8~2_combout\ & ((\CONTROLE|INTEGRAL\(29) & (!\CONTROLE|Y[28]~57\)) 
-- # (!\CONTROLE|INTEGRAL\(29) & ((\CONTROLE|Y[28]~57\) # (GND)))))
-- \CONTROLE|Y[29]~59\ = CARRY((\CONTROLE|Add8~2_combout\ & (!\CONTROLE|INTEGRAL\(29) & !\CONTROLE|Y[28]~57\)) # (!\CONTROLE|Add8~2_combout\ & ((!\CONTROLE|Y[28]~57\) # (!\CONTROLE|INTEGRAL\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add8~2_combout\,
	datab => \CONTROLE|INTEGRAL\(29),
	datad => VCC,
	cin => \CONTROLE|Y[28]~57\,
	combout => \CONTROLE|Y[29]~58_combout\,
	cout => \CONTROLE|Y[29]~59\);

-- Location: LCCOMB_X17_Y5_N30
\CONTROLE|Y[31]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y[31]~62_combout\ = \CONTROLE|INTEGRAL\(31) $ (\CONTROLE|Y[30]~61\ $ (\CONTROLE|Add8~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|INTEGRAL\(31),
	datad => \CONTROLE|Add8~2_combout\,
	cin => \CONTROLE|Y[30]~61\,
	combout => \CONTROLE|Y[31]~62_combout\);

-- Location: LCCOMB_X14_Y6_N6
\CONTROLE|Y_sat[19]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[19]~29_combout\ = (!\CONTROLE|Y[31]~62_combout\ & (((\CONTROLE|Y[19]~38_combout\ & \CONTROLE|LessThan2~7_combout\)) # (!\CONTROLE|LessThan1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|LessThan1~4_combout\,
	datab => \CONTROLE|Y[31]~62_combout\,
	datac => \CONTROLE|Y[19]~38_combout\,
	datad => \CONTROLE|LessThan2~7_combout\,
	combout => \CONTROLE|Y_sat[19]~29_combout\);

-- Location: FF_X21_Y7_N19
\CONTROLE|feed_0[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Mult5|auto_generated|op_1~14_combout\,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|feed_0\(25));

-- Location: LCCOMB_X19_Y3_N10
\CONTROLE|Mult4|auto_generated|op_2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult4|auto_generated|op_2~8_combout\ = (\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT12\ & (\CONTROLE|Mult4|auto_generated|op_2~7\ $ (GND))) # (!\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT12\ & (!\CONTROLE|Mult4|auto_generated|op_2~7\ & 
-- VCC))
-- \CONTROLE|Mult4|auto_generated|op_2~9\ = CARRY((\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT12\ & !\CONTROLE|Mult4|auto_generated|op_2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT12\,
	datad => VCC,
	cin => \CONTROLE|Mult4|auto_generated|op_2~7\,
	combout => \CONTROLE|Mult4|auto_generated|op_2~8_combout\,
	cout => \CONTROLE|Mult4|auto_generated|op_2~9\);

-- Location: LCCOMB_X19_Y4_N24
\CONTROLE|Mult4|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult4|auto_generated|op_1~24_combout\ = (\CONTROLE|Mult4|auto_generated|op_2~8_combout\ & ((GND) # (!\CONTROLE|Mult4|auto_generated|op_1~23\))) # (!\CONTROLE|Mult4|auto_generated|op_2~8_combout\ & (\CONTROLE|Mult4|auto_generated|op_1~23\ $ 
-- (GND)))
-- \CONTROLE|Mult4|auto_generated|op_1~25\ = CARRY((\CONTROLE|Mult4|auto_generated|op_2~8_combout\) # (!\CONTROLE|Mult4|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult4|auto_generated|op_2~8_combout\,
	datad => VCC,
	cin => \CONTROLE|Mult4|auto_generated|op_1~23\,
	combout => \CONTROLE|Mult4|auto_generated|op_1~24_combout\,
	cout => \CONTROLE|Mult4|auto_generated|op_1~25\);

-- Location: LCCOMB_X18_Y3_N14
\CONTROLE|Add9~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add9~32_combout\ = (\CONTROLE|Mult4|auto_generated|op_1~26_combout\ & (\CONTROLE|Add9~31\ $ (GND))) # (!\CONTROLE|Mult4|auto_generated|op_1~26_combout\ & (!\CONTROLE|Add9~31\ & VCC))
-- \CONTROLE|Add9~33\ = CARRY((\CONTROLE|Mult4|auto_generated|op_1~26_combout\ & !\CONTROLE|Add9~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Mult4|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \CONTROLE|Add9~31\,
	combout => \CONTROLE|Add9~32_combout\,
	cout => \CONTROLE|Add9~33\);

-- Location: LCCOMB_X18_Y6_N30
\CONTROLE|Add10~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add10~30_combout\ = (\CONTROLE|INTEGRAL\(15) & ((\CONTROLE|Add9~32_combout\ & (\CONTROLE|Add10~29\ & VCC)) # (!\CONTROLE|Add9~32_combout\ & (!\CONTROLE|Add10~29\)))) # (!\CONTROLE|INTEGRAL\(15) & ((\CONTROLE|Add9~32_combout\ & 
-- (!\CONTROLE|Add10~29\)) # (!\CONTROLE|Add9~32_combout\ & ((\CONTROLE|Add10~29\) # (GND)))))
-- \CONTROLE|Add10~31\ = CARRY((\CONTROLE|INTEGRAL\(15) & (!\CONTROLE|Add9~32_combout\ & !\CONTROLE|Add10~29\)) # (!\CONTROLE|INTEGRAL\(15) & ((!\CONTROLE|Add10~29\) # (!\CONTROLE|Add9~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|INTEGRAL\(15),
	datab => \CONTROLE|Add9~32_combout\,
	datad => VCC,
	cin => \CONTROLE|Add10~29\,
	combout => \CONTROLE|Add10~30_combout\,
	cout => \CONTROLE|Add10~31\);

-- Location: FF_X18_Y6_N31
\CONTROLE|INTEGRAL[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Add10~30_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|INTEGRAL\(15));

-- Location: LCCOMB_X18_Y5_N0
\CONTROLE|Add10~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add10~32_combout\ = ((\CONTROLE|INTEGRAL\(16) $ (\CONTROLE|Add9~34_combout\ $ (!\CONTROLE|Add10~31\)))) # (GND)
-- \CONTROLE|Add10~33\ = CARRY((\CONTROLE|INTEGRAL\(16) & ((\CONTROLE|Add9~34_combout\) # (!\CONTROLE|Add10~31\))) # (!\CONTROLE|INTEGRAL\(16) & (\CONTROLE|Add9~34_combout\ & !\CONTROLE|Add10~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|INTEGRAL\(16),
	datab => \CONTROLE|Add9~34_combout\,
	datad => VCC,
	cin => \CONTROLE|Add10~31\,
	combout => \CONTROLE|Add10~32_combout\,
	cout => \CONTROLE|Add10~33\);

-- Location: FF_X18_Y5_N1
\CONTROLE|INTEGRAL[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Add10~32_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|INTEGRAL\(16));

-- Location: LCCOMB_X18_Y5_N2
\CONTROLE|Add10~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add10~34_combout\ = (\CONTROLE|INTEGRAL\(17) & ((\CONTROLE|Add9~34_combout\ & (\CONTROLE|Add10~33\ & VCC)) # (!\CONTROLE|Add9~34_combout\ & (!\CONTROLE|Add10~33\)))) # (!\CONTROLE|INTEGRAL\(17) & ((\CONTROLE|Add9~34_combout\ & 
-- (!\CONTROLE|Add10~33\)) # (!\CONTROLE|Add9~34_combout\ & ((\CONTROLE|Add10~33\) # (GND)))))
-- \CONTROLE|Add10~35\ = CARRY((\CONTROLE|INTEGRAL\(17) & (!\CONTROLE|Add9~34_combout\ & !\CONTROLE|Add10~33\)) # (!\CONTROLE|INTEGRAL\(17) & ((!\CONTROLE|Add10~33\) # (!\CONTROLE|Add9~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|INTEGRAL\(17),
	datab => \CONTROLE|Add9~34_combout\,
	datad => VCC,
	cin => \CONTROLE|Add10~33\,
	combout => \CONTROLE|Add10~34_combout\,
	cout => \CONTROLE|Add10~35\);

-- Location: FF_X18_Y5_N3
\CONTROLE|INTEGRAL[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Add10~34_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|INTEGRAL\(17));

-- Location: LCCOMB_X18_Y5_N4
\CONTROLE|Add10~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add10~36_combout\ = ((\CONTROLE|Add9~34_combout\ $ (\CONTROLE|INTEGRAL\(18) $ (!\CONTROLE|Add10~35\)))) # (GND)
-- \CONTROLE|Add10~37\ = CARRY((\CONTROLE|Add9~34_combout\ & ((\CONTROLE|INTEGRAL\(18)) # (!\CONTROLE|Add10~35\))) # (!\CONTROLE|Add9~34_combout\ & (\CONTROLE|INTEGRAL\(18) & !\CONTROLE|Add10~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add9~34_combout\,
	datab => \CONTROLE|INTEGRAL\(18),
	datad => VCC,
	cin => \CONTROLE|Add10~35\,
	combout => \CONTROLE|Add10~36_combout\,
	cout => \CONTROLE|Add10~37\);

-- Location: FF_X18_Y5_N5
\CONTROLE|INTEGRAL[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Add10~36_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|INTEGRAL\(18));

-- Location: LCCOMB_X18_Y5_N6
\CONTROLE|Add10~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add10~38_combout\ = (\CONTROLE|INTEGRAL\(19) & ((\CONTROLE|Add9~34_combout\ & (\CONTROLE|Add10~37\ & VCC)) # (!\CONTROLE|Add9~34_combout\ & (!\CONTROLE|Add10~37\)))) # (!\CONTROLE|INTEGRAL\(19) & ((\CONTROLE|Add9~34_combout\ & 
-- (!\CONTROLE|Add10~37\)) # (!\CONTROLE|Add9~34_combout\ & ((\CONTROLE|Add10~37\) # (GND)))))
-- \CONTROLE|Add10~39\ = CARRY((\CONTROLE|INTEGRAL\(19) & (!\CONTROLE|Add9~34_combout\ & !\CONTROLE|Add10~37\)) # (!\CONTROLE|INTEGRAL\(19) & ((!\CONTROLE|Add10~37\) # (!\CONTROLE|Add9~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|INTEGRAL\(19),
	datab => \CONTROLE|Add9~34_combout\,
	datad => VCC,
	cin => \CONTROLE|Add10~37\,
	combout => \CONTROLE|Add10~38_combout\,
	cout => \CONTROLE|Add10~39\);

-- Location: FF_X18_Y5_N7
\CONTROLE|INTEGRAL[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Add10~38_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|INTEGRAL\(19));

-- Location: LCCOMB_X18_Y5_N8
\CONTROLE|Add10~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add10~40_combout\ = ((\CONTROLE|Add9~34_combout\ $ (\CONTROLE|INTEGRAL\(20) $ (!\CONTROLE|Add10~39\)))) # (GND)
-- \CONTROLE|Add10~41\ = CARRY((\CONTROLE|Add9~34_combout\ & ((\CONTROLE|INTEGRAL\(20)) # (!\CONTROLE|Add10~39\))) # (!\CONTROLE|Add9~34_combout\ & (\CONTROLE|INTEGRAL\(20) & !\CONTROLE|Add10~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add9~34_combout\,
	datab => \CONTROLE|INTEGRAL\(20),
	datad => VCC,
	cin => \CONTROLE|Add10~39\,
	combout => \CONTROLE|Add10~40_combout\,
	cout => \CONTROLE|Add10~41\);

-- Location: LCCOMB_X18_Y5_N10
\CONTROLE|Add10~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add10~42_combout\ = (\CONTROLE|Add9~34_combout\ & ((\CONTROLE|INTEGRAL\(21) & (\CONTROLE|Add10~41\ & VCC)) # (!\CONTROLE|INTEGRAL\(21) & (!\CONTROLE|Add10~41\)))) # (!\CONTROLE|Add9~34_combout\ & ((\CONTROLE|INTEGRAL\(21) & 
-- (!\CONTROLE|Add10~41\)) # (!\CONTROLE|INTEGRAL\(21) & ((\CONTROLE|Add10~41\) # (GND)))))
-- \CONTROLE|Add10~43\ = CARRY((\CONTROLE|Add9~34_combout\ & (!\CONTROLE|INTEGRAL\(21) & !\CONTROLE|Add10~41\)) # (!\CONTROLE|Add9~34_combout\ & ((!\CONTROLE|Add10~41\) # (!\CONTROLE|INTEGRAL\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Add9~34_combout\,
	datab => \CONTROLE|INTEGRAL\(21),
	datad => VCC,
	cin => \CONTROLE|Add10~41\,
	combout => \CONTROLE|Add10~42_combout\,
	cout => \CONTROLE|Add10~43\);

-- Location: FF_X18_Y5_N11
\CONTROLE|INTEGRAL[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Add10~42_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|INTEGRAL\(21));

-- Location: FF_X18_Y5_N13
\CONTROLE|INTEGRAL[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Add10~44_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|INTEGRAL\(22));

-- Location: LCCOMB_X14_Y6_N10
\CONTROLE|LessThan2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|LessThan2~6_combout\ = (\CONTROLE|Y[20]~40_combout\) # ((\CONTROLE|Y[22]~44_combout\) # ((\CONTROLE|Y[23]~46_combout\) # (\CONTROLE|Y[21]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[20]~40_combout\,
	datab => \CONTROLE|Y[22]~44_combout\,
	datac => \CONTROLE|Y[23]~46_combout\,
	datad => \CONTROLE|Y[21]~42_combout\,
	combout => \CONTROLE|LessThan2~6_combout\);

-- Location: LCCOMB_X14_Y6_N24
\CONTROLE|LessThan2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|LessThan2~5_combout\ = (\CONTROLE|Y[16]~32_combout\) # ((\CONTROLE|Y[19]~38_combout\) # ((\CONTROLE|Y[17]~34_combout\) # (\CONTROLE|Y[18]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[16]~32_combout\,
	datab => \CONTROLE|Y[19]~38_combout\,
	datac => \CONTROLE|Y[17]~34_combout\,
	datad => \CONTROLE|Y[18]~36_combout\,
	combout => \CONTROLE|LessThan2~5_combout\);

-- Location: LCCOMB_X17_Y7_N10
\CONTROLE|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|LessThan2~1_combout\ = (\CONTROLE|Y[7]~14_combout\) # ((\CONTROLE|Y[4]~8_combout\) # ((\CONTROLE|Y[5]~10_combout\) # (\CONTROLE|Y[6]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[7]~14_combout\,
	datab => \CONTROLE|Y[4]~8_combout\,
	datac => \CONTROLE|Y[5]~10_combout\,
	datad => \CONTROLE|Y[6]~12_combout\,
	combout => \CONTROLE|LessThan2~1_combout\);

-- Location: LCCOMB_X17_Y7_N24
\CONTROLE|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|LessThan2~0_combout\ = (\CONTROLE|Y[3]~6_combout\) # ((\CONTROLE|Y[1]~2_combout\) # ((\CONTROLE|Y[2]~4_combout\) # (\CONTROLE|Y[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[3]~6_combout\,
	datab => \CONTROLE|Y[1]~2_combout\,
	datac => \CONTROLE|Y[2]~4_combout\,
	datad => \CONTROLE|Y[0]~0_combout\,
	combout => \CONTROLE|LessThan2~0_combout\);

-- Location: LCCOMB_X16_Y9_N22
\CONTROLE|LessThan2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|LessThan2~2_combout\ = (\CONTROLE|Y[9]~18_combout\) # ((\CONTROLE|Y[11]~22_combout\) # ((\CONTROLE|Y[10]~20_combout\) # (\CONTROLE|Y[8]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[9]~18_combout\,
	datab => \CONTROLE|Y[11]~22_combout\,
	datac => \CONTROLE|Y[10]~20_combout\,
	datad => \CONTROLE|Y[8]~16_combout\,
	combout => \CONTROLE|LessThan2~2_combout\);

-- Location: LCCOMB_X17_Y9_N28
\CONTROLE|LessThan2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|LessThan2~3_combout\ = (\CONTROLE|Y[13]~26_combout\) # ((\CONTROLE|Y[15]~30_combout\) # ((\CONTROLE|Y[12]~24_combout\) # (\CONTROLE|Y[14]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[13]~26_combout\,
	datab => \CONTROLE|Y[15]~30_combout\,
	datac => \CONTROLE|Y[12]~24_combout\,
	datad => \CONTROLE|Y[14]~28_combout\,
	combout => \CONTROLE|LessThan2~3_combout\);

-- Location: LCCOMB_X17_Y7_N28
\CONTROLE|LessThan2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|LessThan2~4_combout\ = (\CONTROLE|LessThan2~1_combout\) # ((\CONTROLE|LessThan2~0_combout\) # ((\CONTROLE|LessThan2~2_combout\) # (\CONTROLE|LessThan2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|LessThan2~1_combout\,
	datab => \CONTROLE|LessThan2~0_combout\,
	datac => \CONTROLE|LessThan2~2_combout\,
	datad => \CONTROLE|LessThan2~3_combout\,
	combout => \CONTROLE|LessThan2~4_combout\);

-- Location: LCCOMB_X14_Y6_N28
\CONTROLE|LessThan2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|LessThan2~7_combout\ = (\CONTROLE|LessThan2~6_combout\) # ((\CONTROLE|LessThan2~5_combout\) # ((\CONTROLE|Y[24]~48_combout\) # (\CONTROLE|LessThan2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|LessThan2~6_combout\,
	datab => \CONTROLE|LessThan2~5_combout\,
	datac => \CONTROLE|Y[24]~48_combout\,
	datad => \CONTROLE|LessThan2~4_combout\,
	combout => \CONTROLE|LessThan2~7_combout\);

-- Location: LCCOMB_X17_Y7_N22
\CONTROLE|Y_sat[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[2]~26_combout\ = (\CONTROLE|LessThan2~7_combout\ & (\CONTROLE|LessThan1~4_combout\ & (\CONTROLE|Y[2]~4_combout\ & !\CONTROLE|Y[31]~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|LessThan2~7_combout\,
	datab => \CONTROLE|LessThan1~4_combout\,
	datac => \CONTROLE|Y[2]~4_combout\,
	datad => \CONTROLE|Y[31]~62_combout\,
	combout => \CONTROLE|Y_sat[2]~26_combout\);

-- Location: LCCOMB_X21_Y8_N2
\CONTROLE|feed_0[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|feed_0[9]~feeder_combout\ = \CONTROLE|Mult5|auto_generated|w248w\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CONTROLE|Mult5|auto_generated|w248w\(9),
	combout => \CONTROLE|feed_0[9]~feeder_combout\);

-- Location: FF_X21_Y8_N3
\CONTROLE|feed_0[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|feed_0[9]~feeder_combout\,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|feed_0\(9));

-- Location: FF_X18_Y6_N3
\CONTROLE|INTEGRAL[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Add10~2_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|INTEGRAL\(1));

-- Location: LCCOMB_X21_Y8_N8
\CONTROLE|feed_0[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|feed_0[14]~feeder_combout\ = \CONTROLE|Mult5|auto_generated|w248w\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CONTROLE|Mult5|auto_generated|w248w\(14),
	combout => \CONTROLE|feed_0[14]~feeder_combout\);

-- Location: FF_X21_Y8_N9
\CONTROLE|feed_0[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|feed_0[14]~feeder_combout\,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|feed_0\(14));

-- Location: FF_X21_Y7_N15
\CONTROLE|feed_0[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Mult5|auto_generated|op_1~10_combout\,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|feed_0\(23));

-- Location: LCCOMB_X19_Y3_N12
\CONTROLE|Mult4|auto_generated|op_2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult4|auto_generated|op_2~10_combout\ = \CONTROLE|Mult4|auto_generated|op_2~9\ $ (\CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \CONTROLE|Mult4|auto_generated|mac_out4~DATAOUT13\,
	cin => \CONTROLE|Mult4|auto_generated|op_2~9\,
	combout => \CONTROLE|Mult4|auto_generated|op_2~10_combout\);

-- Location: LCCOMB_X19_Y4_N26
\CONTROLE|Mult4|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Mult4|auto_generated|op_1~26_combout\ = \CONTROLE|Mult4|auto_generated|op_2~10_combout\ $ (!\CONTROLE|Mult4|auto_generated|op_1~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Mult4|auto_generated|op_2~10_combout\,
	cin => \CONTROLE|Mult4|auto_generated|op_1~25\,
	combout => \CONTROLE|Mult4|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X18_Y3_N16
\CONTROLE|Add9~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add9~34_combout\ = \CONTROLE|Add9~33\ $ (\CONTROLE|Mult4|auto_generated|op_1~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \CONTROLE|Mult4|auto_generated|op_1~26_combout\,
	cin => \CONTROLE|Add9~33\,
	combout => \CONTROLE|Add9~34_combout\);

-- Location: FF_X18_Y5_N9
\CONTROLE|INTEGRAL[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Add10~40_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|INTEGRAL\(20));

-- Location: LCCOMB_X14_Y6_N14
\CONTROLE|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|LessThan1~2_combout\ = (((!\CONTROLE|Y[18]~36_combout\) # (!\CONTROLE|Y[17]~34_combout\)) # (!\CONTROLE|Y[19]~38_combout\)) # (!\CONTROLE|Y[20]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|Y[20]~40_combout\,
	datab => \CONTROLE|Y[19]~38_combout\,
	datac => \CONTROLE|Y[17]~34_combout\,
	datad => \CONTROLE|Y[18]~36_combout\,
	combout => \CONTROLE|LessThan1~2_combout\);

-- Location: LCCOMB_X17_Y9_N30
\CONTROLE|LessThan1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|LessThan1~4_combout\ = (\CONTROLE|LessThan1~0_combout\ & (\CONTROLE|LessThan1~1_combout\ & ((\CONTROLE|LessThan1~2_combout\) # (\CONTROLE|LessThan1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|LessThan1~2_combout\,
	datab => \CONTROLE|LessThan1~0_combout\,
	datac => \CONTROLE|LessThan1~3_combout\,
	datad => \CONTROLE|LessThan1~1_combout\,
	combout => \CONTROLE|LessThan1~4_combout\);

-- Location: LCCOMB_X14_Y6_N2
\CONTROLE|Y_sat[18]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[18]~20_combout\ = (!\CONTROLE|Y[31]~62_combout\ & (((\CONTROLE|Y[18]~36_combout\ & \CONTROLE|LessThan2~7_combout\)) # (!\CONTROLE|LessThan1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|LessThan1~4_combout\,
	datab => \CONTROLE|Y[18]~36_combout\,
	datac => \CONTROLE|Y[31]~62_combout\,
	datad => \CONTROLE|LessThan2~7_combout\,
	combout => \CONTROLE|Y_sat[18]~20_combout\);

-- Location: FF_X21_Y7_N17
\CONTROLE|feed_0[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \CONTROLE|Mult5|auto_generated|op_1~12_combout\,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONTROLE|feed_0\(24));

-- Location: LCCOMB_X21_Y5_N24
\CONTROLE|Add7~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add7~48_combout\ = \CONTROLE|ERRO[24]~49_combout\ $ (\CONTROLE|Add7~47\ $ (!\CONTROLE|ERRO[29]~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|ERRO[24]~49_combout\,
	datad => \CONTROLE|ERRO[29]~59_combout\,
	cin => \CONTROLE|Add7~47\,
	combout => \CONTROLE|Add7~48_combout\);

-- Location: LCCOMB_X19_Y5_N16
\CONTROLE|Add8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Add8~2_combout\ = \CONTROLE|PROPORCIONAL[15]~31\ $ (\CONTROLE|Add7~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \CONTROLE|Add7~48_combout\,
	cin => \CONTROLE|PROPORCIONAL[15]~31\,
	combout => \CONTROLE|Add8~2_combout\);

-- Location: LCCOMB_X16_Y9_N12
\CONTROLE|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|LessThan1~1_combout\ = (!\CONTROLE|Y[29]~58_combout\ & !\CONTROLE|Y[30]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLE|Y[29]~58_combout\,
	datad => \CONTROLE|Y[30]~60_combout\,
	combout => \CONTROLE|LessThan1~1_combout\);

-- Location: LCCOMB_X16_Y9_N24
\CONTROLE|Y_sat[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[8]~2_combout\ = (\CONTROLE|LessThan2~7_combout\ & (\CONTROLE|Y[8]~16_combout\ & ((\CONTROLE|LessThan1~2_combout\) # (\CONTROLE|LessThan1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|LessThan1~2_combout\,
	datab => \CONTROLE|LessThan2~7_combout\,
	datac => \CONTROLE|LessThan1~3_combout\,
	datad => \CONTROLE|Y[8]~16_combout\,
	combout => \CONTROLE|Y_sat[8]~2_combout\);

-- Location: LCCOMB_X16_Y9_N8
\CONTROLE|Y_sat[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CONTROLE|Y_sat[8]~3_combout\ = (\CONTROLE|LessThan1~1_combout\ & (\CONTROLE|Y_sat[8]~2_combout\ & (!\CONTROLE|Y[31]~62_combout\ & \CONTROLE|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLE|LessThan1~1_combout\,
	datab => \CONTROLE|Y_sat[8]~2_combout\,
	datac => \CONTROLE|Y[31]~62_combout\,
	datad => \CONTROLE|LessThan1~0_combout\,
	combout => \CONTROLE|Y_sat[8]~3_combout\);

-- Location: FF_X16_Y9_N9
\PWM1|pwmA|SEL[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \CONTROLE|Y_sat[8]~3_combout\,
	ena => \PWM1|pwmA|trigger_process~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|SEL\(1));

-- Location: CLKCTRL_G2
\PLL_1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\);

-- Location: FF_X17_Y9_N1
\PWM1|pwmA|shadow[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \CONTROLE|Y_sat[14]~17_combout\,
	ena => \PWM1|pwmA|trigger_process~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|shadow\(4));

-- Location: FF_X17_Y9_N23
\PWM1|pwmA|shadow[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \CONTROLE|Y_sat[15]~15_combout\,
	ena => \PWM1|pwmA|trigger_process~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|shadow\(5));

-- Location: LCCOMB_X17_Y10_N20
\PWM1|pwmA|Equal5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Equal5~2_combout\ = (\PWM1|pwmA|counter\(5) & (\PWM1|pwmA|shadow\(5) & (\PWM1|pwmA|shadow\(4) $ (!\PWM1|pwmA|counter\(4))))) # (!\PWM1|pwmA|counter\(5) & (!\PWM1|pwmA|shadow\(5) & (\PWM1|pwmA|shadow\(4) $ (!\PWM1|pwmA|counter\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(5),
	datab => \PWM1|pwmA|shadow\(4),
	datac => \PWM1|pwmA|counter\(4),
	datad => \PWM1|pwmA|shadow\(5),
	combout => \PWM1|pwmA|Equal5~2_combout\);

-- Location: FF_X16_Y9_N7
\PWM1|pwmA|shadow[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \CONTROLE|Y_sat[10]~9_combout\,
	ena => \PWM1|pwmA|trigger_process~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|shadow\(0));

-- Location: FF_X16_Y9_N21
\PWM1|pwmA|shadow[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \CONTROLE|Y_sat[11]~7_combout\,
	ena => \PWM1|pwmA|trigger_process~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|shadow\(1));

-- Location: LCCOMB_X16_Y9_N16
\PWM1|pwmA|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Equal5~0_combout\ = (\PWM1|pwmA|shadow\(0) & (\PWM1|pwmA|counter\(0) & (\PWM1|pwmA|counter\(1) $ (!\PWM1|pwmA|shadow\(1))))) # (!\PWM1|pwmA|shadow\(0) & (!\PWM1|pwmA|counter\(0) & (\PWM1|pwmA|counter\(1) $ (!\PWM1|pwmA|shadow\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|shadow\(0),
	datab => \PWM1|pwmA|counter\(0),
	datac => \PWM1|pwmA|counter\(1),
	datad => \PWM1|pwmA|shadow\(1),
	combout => \PWM1|pwmA|Equal5~0_combout\);

-- Location: FF_X17_Y9_N27
\PWM1|pwmA|shadow[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \CONTROLE|Y_sat[12]~13_combout\,
	ena => \PWM1|pwmA|trigger_process~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|shadow\(2));

-- Location: FF_X17_Y9_N25
\PWM1|pwmA|shadow[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \CONTROLE|Y_sat[13]~11_combout\,
	ena => \PWM1|pwmA|trigger_process~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|shadow\(3));

-- Location: LCCOMB_X17_Y9_N4
\PWM1|pwmA|Equal5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Equal5~1_combout\ = (\PWM1|pwmA|shadow\(2) & (\PWM1|pwmA|counter\(2) & (\PWM1|pwmA|counter\(3) $ (!\PWM1|pwmA|shadow\(3))))) # (!\PWM1|pwmA|shadow\(2) & (!\PWM1|pwmA|counter\(2) & (\PWM1|pwmA|counter\(3) $ (!\PWM1|pwmA|shadow\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|shadow\(2),
	datab => \PWM1|pwmA|counter\(3),
	datac => \PWM1|pwmA|counter\(2),
	datad => \PWM1|pwmA|shadow\(3),
	combout => \PWM1|pwmA|Equal5~1_combout\);

-- Location: FF_X17_Y9_N11
\PWM1|pwmA|shadow[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \CONTROLE|Y_sat[16]~19_combout\,
	ena => \PWM1|pwmA|trigger_process~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|shadow\(10));

-- Location: LCCOMB_X24_Y13_N22
\PWM1|pwmA|Equal5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Equal5~3_combout\ = (\PWM1|pwmA|shadow\(10) & (\PWM1|pwmA|counter\(8) & (\PWM1|pwmA|counter\(6) & \PWM1|pwmA|counter\(7)))) # (!\PWM1|pwmA|shadow\(10) & (!\PWM1|pwmA|counter\(8) & (!\PWM1|pwmA|counter\(6) & !\PWM1|pwmA|counter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|shadow\(10),
	datab => \PWM1|pwmA|counter\(8),
	datac => \PWM1|pwmA|counter\(6),
	datad => \PWM1|pwmA|counter\(7),
	combout => \PWM1|pwmA|Equal5~3_combout\);

-- Location: LCCOMB_X23_Y13_N12
\PWM1|pwmA|Equal5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Equal5~4_combout\ = (\PWM1|pwmA|Equal5~2_combout\ & (\PWM1|pwmA|Equal5~0_combout\ & (\PWM1|pwmA|Equal5~1_combout\ & \PWM1|pwmA|Equal5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|Equal5~2_combout\,
	datab => \PWM1|pwmA|Equal5~0_combout\,
	datac => \PWM1|pwmA|Equal5~1_combout\,
	datad => \PWM1|pwmA|Equal5~3_combout\,
	combout => \PWM1|pwmA|Equal5~4_combout\);

-- Location: LCCOMB_X23_Y13_N8
\PWM1|pwmA|Equal5~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Equal5~11_combout\ = (\PWM1|pwmA|counter\(26) & (\PWM1|pwmA|counter\(24) & (\PWM1|pwmA|shadow\(10) & \PWM1|pwmA|counter\(25)))) # (!\PWM1|pwmA|counter\(26) & (!\PWM1|pwmA|counter\(24) & (!\PWM1|pwmA|shadow\(10) & !\PWM1|pwmA|counter\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(26),
	datab => \PWM1|pwmA|counter\(24),
	datac => \PWM1|pwmA|shadow\(10),
	datad => \PWM1|pwmA|counter\(25),
	combout => \PWM1|pwmA|Equal5~11_combout\);

-- Location: LCCOMB_X23_Y13_N22
\PWM1|pwmA|Equal5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Equal5~10_combout\ = (\PWM1|pwmA|shadow\(10) & (\PWM1|pwmA|counter\(23) & \PWM1|pwmA|counter\(22))) # (!\PWM1|pwmA|shadow\(10) & (!\PWM1|pwmA|counter\(23) & !\PWM1|pwmA|counter\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|shadow\(10),
	datac => \PWM1|pwmA|counter\(23),
	datad => \PWM1|pwmA|counter\(22),
	combout => \PWM1|pwmA|Equal5~10_combout\);

-- Location: LCCOMB_X23_Y13_N2
\PWM1|pwmA|Equal5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Equal5~12_combout\ = (\PWM1|pwmA|Equal5~11_combout\ & (\PWM1|pwmA|Equal5~10_combout\ & (\PWM1|pwmA|counter\(21) $ (!\PWM1|pwmA|shadow\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(21),
	datab => \PWM1|pwmA|Equal5~11_combout\,
	datac => \PWM1|pwmA|Equal5~10_combout\,
	datad => \PWM1|pwmA|shadow\(10),
	combout => \PWM1|pwmA|Equal5~12_combout\);

-- Location: LCCOMB_X24_Y13_N10
\PWM1|pwmA|Equal5~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Equal5~13_combout\ = (\PWM1|pwmA|shadow\(10) & (\PWM1|pwmA|counter\(28) & (\PWM1|pwmA|counter\(27) & \PWM1|pwmA|counter\(29)))) # (!\PWM1|pwmA|shadow\(10) & (!\PWM1|pwmA|counter\(28) & (!\PWM1|pwmA|counter\(27) & !\PWM1|pwmA|counter\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|shadow\(10),
	datab => \PWM1|pwmA|counter\(28),
	datac => \PWM1|pwmA|counter\(27),
	datad => \PWM1|pwmA|counter\(29),
	combout => \PWM1|pwmA|Equal5~13_combout\);

-- Location: LCCOMB_X24_Y13_N28
\PWM1|pwmA|Equal5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Equal5~14_combout\ = (\PWM1|pwmA|Equal5~13_combout\ & ((\PWM1|pwmA|shadow\(10) & (\PWM1|pwmA|counter\(30) & \PWM1|pwmA|counter\(31))) # (!\PWM1|pwmA|shadow\(10) & (!\PWM1|pwmA|counter\(30) & !\PWM1|pwmA|counter\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|shadow\(10),
	datab => \PWM1|pwmA|counter\(30),
	datac => \PWM1|pwmA|counter\(31),
	datad => \PWM1|pwmA|Equal5~13_combout\,
	combout => \PWM1|pwmA|Equal5~14_combout\);

-- Location: LCCOMB_X24_Y13_N8
\PWM1|pwmA|Equal5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Equal5~6_combout\ = (\PWM1|pwmA|counter\(13) & (\PWM1|pwmA|counter\(14) & (\PWM1|pwmA|counter\(12) & \PWM1|pwmA|shadow\(10)))) # (!\PWM1|pwmA|counter\(13) & (!\PWM1|pwmA|counter\(14) & (!\PWM1|pwmA|counter\(12) & !\PWM1|pwmA|shadow\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(13),
	datab => \PWM1|pwmA|counter\(14),
	datac => \PWM1|pwmA|counter\(12),
	datad => \PWM1|pwmA|shadow\(10),
	combout => \PWM1|pwmA|Equal5~6_combout\);

-- Location: LCCOMB_X23_Y13_N14
\PWM1|pwmA|Equal5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Equal5~5_combout\ = (\PWM1|pwmA|counter\(11) & (\PWM1|pwmA|counter\(10) & (\PWM1|pwmA|shadow\(10) & \PWM1|pwmA|counter\(9)))) # (!\PWM1|pwmA|counter\(11) & (!\PWM1|pwmA|counter\(10) & (!\PWM1|pwmA|shadow\(10) & !\PWM1|pwmA|counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(11),
	datab => \PWM1|pwmA|counter\(10),
	datac => \PWM1|pwmA|shadow\(10),
	datad => \PWM1|pwmA|counter\(9),
	combout => \PWM1|pwmA|Equal5~5_combout\);

-- Location: LCCOMB_X23_Y13_N26
\PWM1|pwmA|Equal5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Equal5~8_combout\ = (\PWM1|pwmA|counter\(19) & (\PWM1|pwmA|counter\(20) & (\PWM1|pwmA|counter\(18) & \PWM1|pwmA|shadow\(10)))) # (!\PWM1|pwmA|counter\(19) & (!\PWM1|pwmA|counter\(20) & (!\PWM1|pwmA|counter\(18) & !\PWM1|pwmA|shadow\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(19),
	datab => \PWM1|pwmA|counter\(20),
	datac => \PWM1|pwmA|counter\(18),
	datad => \PWM1|pwmA|shadow\(10),
	combout => \PWM1|pwmA|Equal5~8_combout\);

-- Location: LCCOMB_X23_Y13_N0
\PWM1|pwmA|Equal5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Equal5~7_combout\ = (\PWM1|pwmA|counter\(15) & (\PWM1|pwmA|counter\(16) & (\PWM1|pwmA|counter\(17) & \PWM1|pwmA|shadow\(10)))) # (!\PWM1|pwmA|counter\(15) & (!\PWM1|pwmA|counter\(16) & (!\PWM1|pwmA|counter\(17) & !\PWM1|pwmA|shadow\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|counter\(15),
	datab => \PWM1|pwmA|counter\(16),
	datac => \PWM1|pwmA|counter\(17),
	datad => \PWM1|pwmA|shadow\(10),
	combout => \PWM1|pwmA|Equal5~7_combout\);

-- Location: LCCOMB_X23_Y13_N20
\PWM1|pwmA|Equal5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Equal5~9_combout\ = (\PWM1|pwmA|Equal5~6_combout\ & (\PWM1|pwmA|Equal5~5_combout\ & (\PWM1|pwmA|Equal5~8_combout\ & \PWM1|pwmA|Equal5~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|Equal5~6_combout\,
	datab => \PWM1|pwmA|Equal5~5_combout\,
	datac => \PWM1|pwmA|Equal5~8_combout\,
	datad => \PWM1|pwmA|Equal5~7_combout\,
	combout => \PWM1|pwmA|Equal5~9_combout\);

-- Location: LCCOMB_X23_Y13_N4
\PWM1|pwmA|Equal5~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Equal5~15_combout\ = (\PWM1|pwmA|Equal5~4_combout\ & (\PWM1|pwmA|Equal5~12_combout\ & (\PWM1|pwmA|Equal5~14_combout\ & \PWM1|pwmA|Equal5~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|Equal5~4_combout\,
	datab => \PWM1|pwmA|Equal5~12_combout\,
	datac => \PWM1|pwmA|Equal5~14_combout\,
	datad => \PWM1|pwmA|Equal5~9_combout\,
	combout => \PWM1|pwmA|Equal5~15_combout\);

-- Location: LCCOMB_X16_Y8_N28
\PWM1|pwmA|CLRD\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|CLRD~combout\ = (!\PWM1|pwmA|dir~q\ & \PWM1|pwmA|Equal5~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|dir~q\,
	datad => \PWM1|pwmA|Equal5~15_combout\,
	combout => \PWM1|pwmA|CLRD~combout\);

-- Location: FF_X16_Y8_N29
\PWM1|pwmA|CLR0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|CLRD~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|CLR0~q\);

-- Location: LCCOMB_X14_Y7_N24
\PWM1|pwmA|CLR270~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|CLR270~feeder_combout\ = \PWM1|pwmA|CLR0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|CLR0~q\,
	combout => \PWM1|pwmA|CLR270~feeder_combout\);

-- Location: FF_X14_Y7_N25
\PWM1|pwmA|CLR270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[2]~clkctrl_outclk\,
	d => \PWM1|pwmA|CLR270~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|CLR270~q\);

-- Location: CLKCTRL_G4
\PLL_1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\);

-- Location: FF_X14_Y7_N3
\PWM1|pwmA|CLR225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \PWM1|pwmA|CLR0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|CLR225~q\);

-- Location: FF_X17_Y9_N17
\PWM1|pwmA|SEL[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \CONTROLE|Y_sat[7]~1_combout\,
	ena => \PWM1|pwmA|trigger_process~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|SEL\(2));

-- Location: LCCOMB_X14_Y7_N2
\PWM1|pwmA|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Mux0~2_combout\ = (\PWM1|pwmA|SEL\(1) & ((\PWM1|pwmA|SEL\(2) & ((\PWM1|pwmA|CLR225~q\))) # (!\PWM1|pwmA|SEL\(2) & (\PWM1|pwmA|CLR270~q\)))) # (!\PWM1|pwmA|SEL\(1) & (((\PWM1|pwmA|SEL\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|SEL\(1),
	datab => \PWM1|pwmA|CLR270~q\,
	datac => \PWM1|pwmA|CLR225~q\,
	datad => \PWM1|pwmA|SEL\(2),
	combout => \PWM1|pwmA|Mux0~2_combout\);

-- Location: CLKCTRL_G1
\PLL_1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\);

-- Location: FF_X16_Y8_N3
\PWM1|pwmA|CLR315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \PWM1|pwmA|CLR0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|CLR315~q\);

-- Location: FF_X16_Y8_N13
\PWM1|pwmA|CLR360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1|pwmA|CLR0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|CLR360~q\);

-- Location: LCCOMB_X16_Y8_N12
\PWM1|pwmA|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Mux0~3_combout\ = (\PWM1|pwmA|Mux0~2_combout\ & ((\PWM1|pwmA|CLR315~q\) # ((\PWM1|pwmA|SEL\(1))))) # (!\PWM1|pwmA|Mux0~2_combout\ & (((\PWM1|pwmA|CLR360~q\ & !\PWM1|pwmA|SEL\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|Mux0~2_combout\,
	datab => \PWM1|pwmA|CLR315~q\,
	datac => \PWM1|pwmA|CLR360~q\,
	datad => \PWM1|pwmA|SEL\(1),
	combout => \PWM1|pwmA|Mux0~3_combout\);

-- Location: FF_X16_Y9_N27
\PWM1|pwmA|SEL[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \CONTROLE|Y_sat[9]~5_combout\,
	ena => \PWM1|pwmA|trigger_process~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|SEL\(0));

-- Location: FF_X13_Y7_N25
\PWM1|pwmA|CLR90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \PWM1|pwmA|CLR0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|CLR90~q\);

-- Location: FF_X13_Y7_N11
\PWM1|pwmA|CLR180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1|pwmA|CLR0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|CLR180~q\);

-- Location: LCCOMB_X13_Y7_N10
\PWM1|pwmA|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Mux0~0_combout\ = (\PWM1|pwmA|SEL\(2) & (((\PWM1|pwmA|SEL\(1))))) # (!\PWM1|pwmA|SEL\(2) & ((\PWM1|pwmA|SEL\(1) & (\PWM1|pwmA|CLR90~q\)) # (!\PWM1|pwmA|SEL\(1) & ((\PWM1|pwmA|CLR180~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|SEL\(2),
	datab => \PWM1|pwmA|CLR90~q\,
	datac => \PWM1|pwmA|CLR180~q\,
	datad => \PWM1|pwmA|SEL\(1),
	combout => \PWM1|pwmA|Mux0~0_combout\);

-- Location: LCCOMB_X13_Y8_N24
\PWM1|pwmA|CLR135~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|CLR135~feeder_combout\ = \PWM1|pwmA|CLR0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|CLR0~q\,
	combout => \PWM1|pwmA|CLR135~feeder_combout\);

-- Location: FF_X13_Y8_N25
\PWM1|pwmA|CLR135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \PWM1|pwmA|CLR135~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|CLR135~q\);

-- Location: FF_X13_Y8_N27
\PWM1|pwmA|CLR45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \PWM1|pwmA|CLR0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|CLR45~q\);

-- Location: LCCOMB_X13_Y8_N26
\PWM1|pwmA|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Mux0~1_combout\ = (\PWM1|pwmA|Mux0~0_combout\ & (((\PWM1|pwmA|CLR45~q\) # (!\PWM1|pwmA|SEL\(2))))) # (!\PWM1|pwmA|Mux0~0_combout\ & (\PWM1|pwmA|CLR135~q\ & ((\PWM1|pwmA|SEL\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|Mux0~0_combout\,
	datab => \PWM1|pwmA|CLR135~q\,
	datac => \PWM1|pwmA|CLR45~q\,
	datad => \PWM1|pwmA|SEL\(2),
	combout => \PWM1|pwmA|Mux0~1_combout\);

-- Location: LCCOMB_X16_Y8_N30
\PWM1|pwmA|SETD\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|SETD~combout\ = (\PWM1|pwmA|dir~q\ & \PWM1|pwmA|Equal5~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|dir~q\,
	datad => \PWM1|pwmA|Equal5~15_combout\,
	combout => \PWM1|pwmA|SETD~combout\);

-- Location: FF_X16_Y8_N31
\PWM1|pwmA|SET0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|pwmA|SETD~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|SET0~q\);

-- Location: LCCOMB_X11_Y7_N8
\PWM1|pwmA|SET270~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|SET270~feeder_combout\ = \PWM1|pwmA|SET0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|SET0~q\,
	combout => \PWM1|pwmA|SET270~feeder_combout\);

-- Location: FF_X11_Y7_N9
\PWM1|pwmA|SET270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[2]~clkctrl_outclk\,
	d => \PWM1|pwmA|SET270~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|SET270~q\);

-- Location: FF_X13_Y7_N13
\PWM1|pwmA|SET180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1|pwmA|SET0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|SET180~q\);

-- Location: LCCOMB_X13_Y7_N12
\PWM1|pwmA|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Mux1~0_combout\ = (\PWM1|pwmA|SEL\(1) & ((\PWM1|pwmA|SET270~q\) # ((\PWM1|pwmA|SEL\(2))))) # (!\PWM1|pwmA|SEL\(1) & (((\PWM1|pwmA|SET180~q\ & !\PWM1|pwmA|SEL\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|SET270~q\,
	datab => \PWM1|pwmA|SEL\(1),
	datac => \PWM1|pwmA|SET180~q\,
	datad => \PWM1|pwmA|SEL\(2),
	combout => \PWM1|pwmA|Mux1~0_combout\);

-- Location: FF_X12_Y8_N11
\PWM1|pwmA|SET315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \PWM1|pwmA|SET0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|SET315~q\);

-- Location: LCCOMB_X12_Y8_N24
\PWM1|pwmA|SET225~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|SET225~feeder_combout\ = \PWM1|pwmA|SET0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|SET0~q\,
	combout => \PWM1|pwmA|SET225~feeder_combout\);

-- Location: FF_X12_Y8_N25
\PWM1|pwmA|SET225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \PWM1|pwmA|SET225~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|SET225~q\);

-- Location: LCCOMB_X12_Y8_N10
\PWM1|pwmA|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Mux1~1_combout\ = (\PWM1|pwmA|Mux1~0_combout\ & (((\PWM1|pwmA|SET315~q\)) # (!\PWM1|pwmA|SEL\(2)))) # (!\PWM1|pwmA|Mux1~0_combout\ & (\PWM1|pwmA|SEL\(2) & ((\PWM1|pwmA|SET225~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|Mux1~0_combout\,
	datab => \PWM1|pwmA|SEL\(2),
	datac => \PWM1|pwmA|SET315~q\,
	datad => \PWM1|pwmA|SET225~q\,
	combout => \PWM1|pwmA|Mux1~1_combout\);

-- Location: LCCOMB_X13_Y7_N6
\PWM1|pwmA|SET90~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|SET90~feeder_combout\ = \PWM1|pwmA|SET0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|SET0~q\,
	combout => \PWM1|pwmA|SET90~feeder_combout\);

-- Location: FF_X13_Y7_N7
\PWM1|pwmA|SET90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \PWM1|pwmA|SET90~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|SET90~q\);

-- Location: FF_X13_Y8_N31
\PWM1|pwmA|SET135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \PWM1|pwmA|SET0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|SET135~q\);

-- Location: FF_X13_Y8_N13
\PWM1|pwmA|SET45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \PWM1|pwmA|SET0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|pwmA|SET45~q\);

-- Location: LCCOMB_X13_Y8_N12
\PWM1|pwmA|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Mux1~2_combout\ = (\PWM1|pwmA|SEL\(1) & (((\PWM1|pwmA|SEL\(2))))) # (!\PWM1|pwmA|SEL\(1) & ((\PWM1|pwmA|SEL\(2) & ((\PWM1|pwmA|SET45~q\))) # (!\PWM1|pwmA|SEL\(2) & (\PWM1|pwmA|SET0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|SET0~q\,
	datab => \PWM1|pwmA|SEL\(1),
	datac => \PWM1|pwmA|SET45~q\,
	datad => \PWM1|pwmA|SEL\(2),
	combout => \PWM1|pwmA|Mux1~2_combout\);

-- Location: LCCOMB_X13_Y8_N30
\PWM1|pwmA|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|Mux1~3_combout\ = (\PWM1|pwmA|SEL\(1) & ((\PWM1|pwmA|Mux1~2_combout\ & ((\PWM1|pwmA|SET135~q\))) # (!\PWM1|pwmA|Mux1~2_combout\ & (\PWM1|pwmA|SET90~q\)))) # (!\PWM1|pwmA|SEL\(1) & (((\PWM1|pwmA|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|SET90~q\,
	datab => \PWM1|pwmA|SEL\(1),
	datac => \PWM1|pwmA|SET135~q\,
	datad => \PWM1|pwmA|Mux1~2_combout\,
	combout => \PWM1|pwmA|Mux1~3_combout\);

-- Location: LCCOMB_X16_Y8_N24
\PWM1|pwmA|srlatch_pwm|notQ~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|srlatch_pwm|notQ~0_combout\ = ((\PWM1|pwmA|SEL\(0) & (\PWM1|pwmA|Mux1~1_combout\)) # (!\PWM1|pwmA|SEL\(0) & ((\PWM1|pwmA|Mux1~3_combout\)))) # (!\PWM1|pwmA|srlatch_pwm|Q2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|Mux1~1_combout\,
	datab => \PWM1|pwmA|SEL\(0),
	datac => \PWM1|pwmA|Mux1~3_combout\,
	datad => \PWM1|pwmA|srlatch_pwm|Q2~0_combout\,
	combout => \PWM1|pwmA|srlatch_pwm|notQ~0_combout\);

-- Location: LCCOMB_X16_Y8_N10
\PWM1|pwmA|srlatch_pwm|Q2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|pwmA|srlatch_pwm|Q2~0_combout\ = ((\PWM1|pwmA|SEL\(0) & ((\PWM1|pwmA|Mux0~1_combout\))) # (!\PWM1|pwmA|SEL\(0) & (\PWM1|pwmA|Mux0~3_combout\))) # (!\PWM1|pwmA|srlatch_pwm|notQ~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|Mux0~3_combout\,
	datab => \PWM1|pwmA|SEL\(0),
	datac => \PWM1|pwmA|Mux0~1_combout\,
	datad => \PWM1|pwmA|srlatch_pwm|notQ~0_combout\,
	combout => \PWM1|pwmA|srlatch_pwm|Q2~0_combout\);

-- Location: LCCOMB_X16_Y11_N8
\PWM1|Ep~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|Ep~0_combout\ = !\PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	combout => \PWM1|Ep~0_combout\);

-- Location: FF_X16_Y11_N9
\PWM1|Ep\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|Ep~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|Ep~q\);

-- Location: LCCOMB_X16_Y8_N6
\PWM1|Sb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|Sb~0_combout\ = (!\PWM1|pwmA|srlatch_pwm|Q2~0_combout\ & !\PWM1|Ep~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|srlatch_pwm|Q2~0_combout\,
	datac => \PWM1|Ep~q\,
	combout => \PWM1|Sb~0_combout\);

-- Location: FF_X16_Y8_N7
\PWM1|Sb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|Sb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|Sb~q\);

-- Location: LCCOMB_X16_Y8_N16
\PROTECAO_KIT|PWMNout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PROTECAO_KIT|PWMNout~0_combout\ = (!\PROTECAO_KIT|FLAG_TENSAO~q\ & (!\PROTECAO_KIT|FLAG_CORRENTE~q\ & \PWM1|Sb~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PROTECAO_KIT|FLAG_TENSAO~q\,
	datac => \PROTECAO_KIT|FLAG_CORRENTE~q\,
	datad => \PWM1|Sb~q\,
	combout => \PROTECAO_KIT|PWMNout~0_combout\);

-- Location: FF_X16_Y8_N17
\PROTECAO_KIT|PWMNout\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PROTECAO_KIT|PWMNout~0_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PROTECAO_KIT|PWMNout~q\);

-- Location: LCCOMB_X16_Y8_N18
\PROTECAO_KIT|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PROTECAO_KIT|process_0~0_combout\ = (!\PROTECAO_KIT|FLAG_TENSAO~q\ & !\PROTECAO_KIT|FLAG_CORRENTE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PROTECAO_KIT|FLAG_TENSAO~q\,
	datac => \PROTECAO_KIT|FLAG_CORRENTE~q\,
	combout => \PROTECAO_KIT|process_0~0_combout\);

-- Location: FF_X16_Y8_N19
\PROTECAO_KIT|ENABLEP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PROTECAO_KIT|process_0~0_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PROTECAO_KIT|ENABLEP~q\);

-- Location: IOIBUF_X16_Y24_N1
\GPIO[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(7),
	o => \GPIO[7]~input_o\);

-- Location: LCCOMB_X16_Y23_N8
\OverCurrent~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \OverCurrent~feeder_combout\ = \GPIO[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GPIO[7]~input_o\,
	combout => \OverCurrent~feeder_combout\);

-- Location: FF_X16_Y23_N9
OverCurrent : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \OverCurrent~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \OverCurrent~q\);

-- Location: LCCOMB_X29_Y19_N0
\PROTECAO_KIT|FLAG_OVERC~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PROTECAO_KIT|FLAG_OVERC~0_combout\ = (\PROTECAO_KIT|FLAG_OVERC~q\) # (!\OverCurrent~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OverCurrent~q\,
	datac => \PROTECAO_KIT|FLAG_OVERC~q\,
	combout => \PROTECAO_KIT|FLAG_OVERC~0_combout\);

-- Location: FF_X29_Y19_N1
\PROTECAO_KIT|FLAG_OVERC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PROTECAO_KIT|FLAG_OVERC~0_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PROTECAO_KIT|FLAG_OVERC~q\);

-- Location: LCCOMB_X16_Y8_N0
\PWM1|Sa~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PWM1|Sa~0_combout\ = (!\PWM1|pwmA|srlatch_pwm|Q2~0_combout\ & \PWM1|Ep~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|srlatch_pwm|Q2~0_combout\,
	datac => \PWM1|Ep~q\,
	combout => \PWM1|Sa~0_combout\);

-- Location: FF_X16_Y8_N1
\PWM1|Sa\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PWM1|Sa~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PWM1|Sa~q\);

-- Location: LCCOMB_X16_Y8_N20
\PROTECAO_KIT|PWMPout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PROTECAO_KIT|PWMPout~0_combout\ = (!\PROTECAO_KIT|FLAG_TENSAO~q\ & (!\PROTECAO_KIT|FLAG_CORRENTE~q\ & \PWM1|Sa~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PROTECAO_KIT|FLAG_TENSAO~q\,
	datac => \PROTECAO_KIT|FLAG_CORRENTE~q\,
	datad => \PWM1|Sa~q\,
	combout => \PROTECAO_KIT|PWMPout~0_combout\);

-- Location: FF_X16_Y8_N21
\PROTECAO_KIT|PWMPout\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \PROTECAO_KIT|PWMPout~0_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PROTECAO_KIT|PWMPout~q\);

-- Location: LCCOMB_X2_Y10_N2
\COMP1|COUNTER[0]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|COUNTER[0]~75_combout\ = !\COMP1|COUNTER\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP1|COUNTER\(0),
	combout => \COMP1|COUNTER[0]~75_combout\);

-- Location: FF_X2_Y10_N3
\COMP1|COUNTER[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP1|COUNTER[0]~75_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|COUNTER\(0));

-- Location: LCCOMB_X1_Y10_N8
\COMP1|COUNTER[1]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|COUNTER[1]~25_combout\ = (\COMP1|COUNTER\(0) & (\COMP1|COUNTER\(1) $ (VCC))) # (!\COMP1|COUNTER\(0) & (\COMP1|COUNTER\(1) & VCC))
-- \COMP1|COUNTER[1]~26\ = CARRY((\COMP1|COUNTER\(0) & \COMP1|COUNTER\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|COUNTER\(0),
	datab => \COMP1|COUNTER\(1),
	datad => VCC,
	combout => \COMP1|COUNTER[1]~25_combout\,
	cout => \COMP1|COUNTER[1]~26\);

-- Location: FF_X1_Y10_N9
\COMP1|COUNTER[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP1|COUNTER[1]~25_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|COUNTER\(1));

-- Location: LCCOMB_X1_Y10_N10
\COMP1|COUNTER[2]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|COUNTER[2]~27_combout\ = (\COMP1|COUNTER\(2) & (!\COMP1|COUNTER[1]~26\)) # (!\COMP1|COUNTER\(2) & ((\COMP1|COUNTER[1]~26\) # (GND)))
-- \COMP1|COUNTER[2]~28\ = CARRY((!\COMP1|COUNTER[1]~26\) # (!\COMP1|COUNTER\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|COUNTER\(2),
	datad => VCC,
	cin => \COMP1|COUNTER[1]~26\,
	combout => \COMP1|COUNTER[2]~27_combout\,
	cout => \COMP1|COUNTER[2]~28\);

-- Location: FF_X1_Y10_N11
\COMP1|COUNTER[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP1|COUNTER[2]~27_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|COUNTER\(2));

-- Location: LCCOMB_X1_Y10_N12
\COMP1|COUNTER[3]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|COUNTER[3]~29_combout\ = (\COMP1|COUNTER\(3) & (\COMP1|COUNTER[2]~28\ $ (GND))) # (!\COMP1|COUNTER\(3) & (!\COMP1|COUNTER[2]~28\ & VCC))
-- \COMP1|COUNTER[3]~30\ = CARRY((\COMP1|COUNTER\(3) & !\COMP1|COUNTER[2]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \COMP1|COUNTER\(3),
	datad => VCC,
	cin => \COMP1|COUNTER[2]~28\,
	combout => \COMP1|COUNTER[3]~29_combout\,
	cout => \COMP1|COUNTER[3]~30\);

-- Location: FF_X1_Y10_N13
\COMP1|COUNTER[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP1|COUNTER[3]~29_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|COUNTER\(3));

-- Location: LCCOMB_X1_Y10_N14
\COMP1|COUNTER[4]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|COUNTER[4]~31_combout\ = (\COMP1|COUNTER\(4) & (!\COMP1|COUNTER[3]~30\)) # (!\COMP1|COUNTER\(4) & ((\COMP1|COUNTER[3]~30\) # (GND)))
-- \COMP1|COUNTER[4]~32\ = CARRY((!\COMP1|COUNTER[3]~30\) # (!\COMP1|COUNTER\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \COMP1|COUNTER\(4),
	datad => VCC,
	cin => \COMP1|COUNTER[3]~30\,
	combout => \COMP1|COUNTER[4]~31_combout\,
	cout => \COMP1|COUNTER[4]~32\);

-- Location: FF_X1_Y10_N15
\COMP1|COUNTER[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP1|COUNTER[4]~31_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|COUNTER\(4));

-- Location: LCCOMB_X1_Y10_N16
\COMP1|COUNTER[5]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|COUNTER[5]~33_combout\ = (\COMP1|COUNTER\(5) & (\COMP1|COUNTER[4]~32\ $ (GND))) # (!\COMP1|COUNTER\(5) & (!\COMP1|COUNTER[4]~32\ & VCC))
-- \COMP1|COUNTER[5]~34\ = CARRY((\COMP1|COUNTER\(5) & !\COMP1|COUNTER[4]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \COMP1|COUNTER\(5),
	datad => VCC,
	cin => \COMP1|COUNTER[4]~32\,
	combout => \COMP1|COUNTER[5]~33_combout\,
	cout => \COMP1|COUNTER[5]~34\);

-- Location: FF_X1_Y10_N17
\COMP1|COUNTER[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP1|COUNTER[5]~33_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|COUNTER\(5));

-- Location: LCCOMB_X1_Y10_N18
\COMP1|COUNTER[6]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|COUNTER[6]~35_combout\ = (\COMP1|COUNTER\(6) & (!\COMP1|COUNTER[5]~34\)) # (!\COMP1|COUNTER\(6) & ((\COMP1|COUNTER[5]~34\) # (GND)))
-- \COMP1|COUNTER[6]~36\ = CARRY((!\COMP1|COUNTER[5]~34\) # (!\COMP1|COUNTER\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|COUNTER\(6),
	datad => VCC,
	cin => \COMP1|COUNTER[5]~34\,
	combout => \COMP1|COUNTER[6]~35_combout\,
	cout => \COMP1|COUNTER[6]~36\);

-- Location: FF_X1_Y10_N19
\COMP1|COUNTER[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP1|COUNTER[6]~35_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|COUNTER\(6));

-- Location: LCCOMB_X1_Y10_N20
\COMP1|COUNTER[7]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|COUNTER[7]~37_combout\ = (\COMP1|COUNTER\(7) & (\COMP1|COUNTER[6]~36\ $ (GND))) # (!\COMP1|COUNTER\(7) & (!\COMP1|COUNTER[6]~36\ & VCC))
-- \COMP1|COUNTER[7]~38\ = CARRY((\COMP1|COUNTER\(7) & !\COMP1|COUNTER[6]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \COMP1|COUNTER\(7),
	datad => VCC,
	cin => \COMP1|COUNTER[6]~36\,
	combout => \COMP1|COUNTER[7]~37_combout\,
	cout => \COMP1|COUNTER[7]~38\);

-- Location: FF_X1_Y10_N21
\COMP1|COUNTER[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP1|COUNTER[7]~37_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|COUNTER\(7));

-- Location: LCCOMB_X1_Y10_N22
\COMP1|COUNTER[8]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|COUNTER[8]~39_combout\ = (\COMP1|COUNTER\(8) & (!\COMP1|COUNTER[7]~38\)) # (!\COMP1|COUNTER\(8) & ((\COMP1|COUNTER[7]~38\) # (GND)))
-- \COMP1|COUNTER[8]~40\ = CARRY((!\COMP1|COUNTER[7]~38\) # (!\COMP1|COUNTER\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|COUNTER\(8),
	datad => VCC,
	cin => \COMP1|COUNTER[7]~38\,
	combout => \COMP1|COUNTER[8]~39_combout\,
	cout => \COMP1|COUNTER[8]~40\);

-- Location: FF_X1_Y10_N23
\COMP1|COUNTER[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP1|COUNTER[8]~39_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|COUNTER\(8));

-- Location: LCCOMB_X1_Y10_N24
\COMP1|COUNTER[9]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|COUNTER[9]~41_combout\ = (\COMP1|COUNTER\(9) & (\COMP1|COUNTER[8]~40\ $ (GND))) # (!\COMP1|COUNTER\(9) & (!\COMP1|COUNTER[8]~40\ & VCC))
-- \COMP1|COUNTER[9]~42\ = CARRY((\COMP1|COUNTER\(9) & !\COMP1|COUNTER[8]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \COMP1|COUNTER\(9),
	datad => VCC,
	cin => \COMP1|COUNTER[8]~40\,
	combout => \COMP1|COUNTER[9]~41_combout\,
	cout => \COMP1|COUNTER[9]~42\);

-- Location: FF_X1_Y10_N25
\COMP1|COUNTER[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP1|COUNTER[9]~41_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|COUNTER\(9));

-- Location: LCCOMB_X1_Y10_N26
\COMP1|COUNTER[10]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|COUNTER[10]~43_combout\ = (\COMP1|COUNTER\(10) & (!\COMP1|COUNTER[9]~42\)) # (!\COMP1|COUNTER\(10) & ((\COMP1|COUNTER[9]~42\) # (GND)))
-- \COMP1|COUNTER[10]~44\ = CARRY((!\COMP1|COUNTER[9]~42\) # (!\COMP1|COUNTER\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|COUNTER\(10),
	datad => VCC,
	cin => \COMP1|COUNTER[9]~42\,
	combout => \COMP1|COUNTER[10]~43_combout\,
	cout => \COMP1|COUNTER[10]~44\);

-- Location: FF_X1_Y10_N27
\COMP1|COUNTER[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP1|COUNTER[10]~43_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|COUNTER\(10));

-- Location: LCCOMB_X1_Y10_N28
\COMP1|COUNTER[11]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|COUNTER[11]~45_combout\ = (\COMP1|COUNTER\(11) & (\COMP1|COUNTER[10]~44\ $ (GND))) # (!\COMP1|COUNTER\(11) & (!\COMP1|COUNTER[10]~44\ & VCC))
-- \COMP1|COUNTER[11]~46\ = CARRY((\COMP1|COUNTER\(11) & !\COMP1|COUNTER[10]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \COMP1|COUNTER\(11),
	datad => VCC,
	cin => \COMP1|COUNTER[10]~44\,
	combout => \COMP1|COUNTER[11]~45_combout\,
	cout => \COMP1|COUNTER[11]~46\);

-- Location: FF_X1_Y10_N29
\COMP1|COUNTER[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP1|COUNTER[11]~45_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|COUNTER\(11));

-- Location: LCCOMB_X1_Y10_N30
\COMP1|COUNTER[12]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|COUNTER[12]~47_combout\ = (\COMP1|COUNTER\(12) & (!\COMP1|COUNTER[11]~46\)) # (!\COMP1|COUNTER\(12) & ((\COMP1|COUNTER[11]~46\) # (GND)))
-- \COMP1|COUNTER[12]~48\ = CARRY((!\COMP1|COUNTER[11]~46\) # (!\COMP1|COUNTER\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|COUNTER\(12),
	datad => VCC,
	cin => \COMP1|COUNTER[11]~46\,
	combout => \COMP1|COUNTER[12]~47_combout\,
	cout => \COMP1|COUNTER[12]~48\);

-- Location: FF_X1_Y10_N31
\COMP1|COUNTER[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP1|COUNTER[12]~47_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|COUNTER\(12));

-- Location: LCCOMB_X1_Y9_N0
\COMP1|COUNTER[13]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|COUNTER[13]~49_combout\ = (\COMP1|COUNTER\(13) & (\COMP1|COUNTER[12]~48\ $ (GND))) # (!\COMP1|COUNTER\(13) & (!\COMP1|COUNTER[12]~48\ & VCC))
-- \COMP1|COUNTER[13]~50\ = CARRY((\COMP1|COUNTER\(13) & !\COMP1|COUNTER[12]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \COMP1|COUNTER\(13),
	datad => VCC,
	cin => \COMP1|COUNTER[12]~48\,
	combout => \COMP1|COUNTER[13]~49_combout\,
	cout => \COMP1|COUNTER[13]~50\);

-- Location: FF_X1_Y9_N1
\COMP1|COUNTER[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP1|COUNTER[13]~49_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|COUNTER\(13));

-- Location: LCCOMB_X1_Y9_N2
\COMP1|COUNTER[14]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|COUNTER[14]~51_combout\ = (\COMP1|COUNTER\(14) & (!\COMP1|COUNTER[13]~50\)) # (!\COMP1|COUNTER\(14) & ((\COMP1|COUNTER[13]~50\) # (GND)))
-- \COMP1|COUNTER[14]~52\ = CARRY((!\COMP1|COUNTER[13]~50\) # (!\COMP1|COUNTER\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \COMP1|COUNTER\(14),
	datad => VCC,
	cin => \COMP1|COUNTER[13]~50\,
	combout => \COMP1|COUNTER[14]~51_combout\,
	cout => \COMP1|COUNTER[14]~52\);

-- Location: FF_X1_Y9_N3
\COMP1|COUNTER[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP1|COUNTER[14]~51_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|COUNTER\(14));

-- Location: LCCOMB_X1_Y9_N4
\COMP1|COUNTER[15]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|COUNTER[15]~53_combout\ = (\COMP1|COUNTER\(15) & (\COMP1|COUNTER[14]~52\ $ (GND))) # (!\COMP1|COUNTER\(15) & (!\COMP1|COUNTER[14]~52\ & VCC))
-- \COMP1|COUNTER[15]~54\ = CARRY((\COMP1|COUNTER\(15) & !\COMP1|COUNTER[14]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \COMP1|COUNTER\(15),
	datad => VCC,
	cin => \COMP1|COUNTER[14]~52\,
	combout => \COMP1|COUNTER[15]~53_combout\,
	cout => \COMP1|COUNTER[15]~54\);

-- Location: FF_X1_Y9_N5
\COMP1|COUNTER[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP1|COUNTER[15]~53_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|COUNTER\(15));

-- Location: LCCOMB_X1_Y9_N6
\COMP1|COUNTER[16]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|COUNTER[16]~55_combout\ = (\COMP1|COUNTER\(16) & (!\COMP1|COUNTER[15]~54\)) # (!\COMP1|COUNTER\(16) & ((\COMP1|COUNTER[15]~54\) # (GND)))
-- \COMP1|COUNTER[16]~56\ = CARRY((!\COMP1|COUNTER[15]~54\) # (!\COMP1|COUNTER\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|COUNTER\(16),
	datad => VCC,
	cin => \COMP1|COUNTER[15]~54\,
	combout => \COMP1|COUNTER[16]~55_combout\,
	cout => \COMP1|COUNTER[16]~56\);

-- Location: FF_X1_Y9_N7
\COMP1|COUNTER[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP1|COUNTER[16]~55_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|COUNTER\(16));

-- Location: LCCOMB_X1_Y9_N8
\COMP1|COUNTER[17]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|COUNTER[17]~57_combout\ = (\COMP1|COUNTER\(17) & (\COMP1|COUNTER[16]~56\ $ (GND))) # (!\COMP1|COUNTER\(17) & (!\COMP1|COUNTER[16]~56\ & VCC))
-- \COMP1|COUNTER[17]~58\ = CARRY((\COMP1|COUNTER\(17) & !\COMP1|COUNTER[16]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \COMP1|COUNTER\(17),
	datad => VCC,
	cin => \COMP1|COUNTER[16]~56\,
	combout => \COMP1|COUNTER[17]~57_combout\,
	cout => \COMP1|COUNTER[17]~58\);

-- Location: FF_X1_Y9_N9
\COMP1|COUNTER[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP1|COUNTER[17]~57_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|COUNTER\(17));

-- Location: LCCOMB_X1_Y9_N10
\COMP1|COUNTER[18]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|COUNTER[18]~59_combout\ = (\COMP1|COUNTER\(18) & (!\COMP1|COUNTER[17]~58\)) # (!\COMP1|COUNTER\(18) & ((\COMP1|COUNTER[17]~58\) # (GND)))
-- \COMP1|COUNTER[18]~60\ = CARRY((!\COMP1|COUNTER[17]~58\) # (!\COMP1|COUNTER\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \COMP1|COUNTER\(18),
	datad => VCC,
	cin => \COMP1|COUNTER[17]~58\,
	combout => \COMP1|COUNTER[18]~59_combout\,
	cout => \COMP1|COUNTER[18]~60\);

-- Location: FF_X1_Y9_N11
\COMP1|COUNTER[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP1|COUNTER[18]~59_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|COUNTER\(18));

-- Location: LCCOMB_X1_Y9_N12
\COMP1|COUNTER[19]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|COUNTER[19]~61_combout\ = (\COMP1|COUNTER\(19) & (\COMP1|COUNTER[18]~60\ $ (GND))) # (!\COMP1|COUNTER\(19) & (!\COMP1|COUNTER[18]~60\ & VCC))
-- \COMP1|COUNTER[19]~62\ = CARRY((\COMP1|COUNTER\(19) & !\COMP1|COUNTER[18]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|COUNTER\(19),
	datad => VCC,
	cin => \COMP1|COUNTER[18]~60\,
	combout => \COMP1|COUNTER[19]~61_combout\,
	cout => \COMP1|COUNTER[19]~62\);

-- Location: FF_X1_Y9_N13
\COMP1|COUNTER[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP1|COUNTER[19]~61_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|COUNTER\(19));

-- Location: LCCOMB_X1_Y9_N26
\COMP1|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|Equal0~5_combout\ = (!\COMP1|COUNTER\(16) & (!\COMP1|COUNTER\(18) & (!\COMP1|COUNTER\(17) & !\COMP1|COUNTER\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|COUNTER\(16),
	datab => \COMP1|COUNTER\(18),
	datac => \COMP1|COUNTER\(17),
	datad => \COMP1|COUNTER\(19),
	combout => \COMP1|Equal0~5_combout\);

-- Location: LCCOMB_X1_Y9_N14
\COMP1|COUNTER[20]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|COUNTER[20]~63_combout\ = (\COMP1|COUNTER\(20) & (!\COMP1|COUNTER[19]~62\)) # (!\COMP1|COUNTER\(20) & ((\COMP1|COUNTER[19]~62\) # (GND)))
-- \COMP1|COUNTER[20]~64\ = CARRY((!\COMP1|COUNTER[19]~62\) # (!\COMP1|COUNTER\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \COMP1|COUNTER\(20),
	datad => VCC,
	cin => \COMP1|COUNTER[19]~62\,
	combout => \COMP1|COUNTER[20]~63_combout\,
	cout => \COMP1|COUNTER[20]~64\);

-- Location: FF_X1_Y9_N15
\COMP1|COUNTER[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP1|COUNTER[20]~63_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|COUNTER\(20));

-- Location: LCCOMB_X1_Y9_N16
\COMP1|COUNTER[21]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|COUNTER[21]~65_combout\ = (\COMP1|COUNTER\(21) & (\COMP1|COUNTER[20]~64\ $ (GND))) # (!\COMP1|COUNTER\(21) & (!\COMP1|COUNTER[20]~64\ & VCC))
-- \COMP1|COUNTER[21]~66\ = CARRY((\COMP1|COUNTER\(21) & !\COMP1|COUNTER[20]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \COMP1|COUNTER\(21),
	datad => VCC,
	cin => \COMP1|COUNTER[20]~64\,
	combout => \COMP1|COUNTER[21]~65_combout\,
	cout => \COMP1|COUNTER[21]~66\);

-- Location: FF_X1_Y9_N17
\COMP1|COUNTER[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP1|COUNTER[21]~65_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|COUNTER\(21));

-- Location: LCCOMB_X1_Y9_N18
\COMP1|COUNTER[22]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|COUNTER[22]~67_combout\ = (\COMP1|COUNTER\(22) & (!\COMP1|COUNTER[21]~66\)) # (!\COMP1|COUNTER\(22) & ((\COMP1|COUNTER[21]~66\) # (GND)))
-- \COMP1|COUNTER[22]~68\ = CARRY((!\COMP1|COUNTER[21]~66\) # (!\COMP1|COUNTER\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|COUNTER\(22),
	datad => VCC,
	cin => \COMP1|COUNTER[21]~66\,
	combout => \COMP1|COUNTER[22]~67_combout\,
	cout => \COMP1|COUNTER[22]~68\);

-- Location: FF_X1_Y9_N19
\COMP1|COUNTER[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP1|COUNTER[22]~67_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|COUNTER\(22));

-- Location: LCCOMB_X1_Y9_N20
\COMP1|COUNTER[23]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|COUNTER[23]~69_combout\ = (\COMP1|COUNTER\(23) & (\COMP1|COUNTER[22]~68\ $ (GND))) # (!\COMP1|COUNTER\(23) & (!\COMP1|COUNTER[22]~68\ & VCC))
-- \COMP1|COUNTER[23]~70\ = CARRY((\COMP1|COUNTER\(23) & !\COMP1|COUNTER[22]~68\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \COMP1|COUNTER\(23),
	datad => VCC,
	cin => \COMP1|COUNTER[22]~68\,
	combout => \COMP1|COUNTER[23]~69_combout\,
	cout => \COMP1|COUNTER[23]~70\);

-- Location: FF_X1_Y9_N21
\COMP1|COUNTER[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP1|COUNTER[23]~69_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|COUNTER\(23));

-- Location: LCCOMB_X1_Y9_N22
\COMP1|COUNTER[24]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|COUNTER[24]~71_combout\ = (\COMP1|COUNTER\(24) & (!\COMP1|COUNTER[23]~70\)) # (!\COMP1|COUNTER\(24) & ((\COMP1|COUNTER[23]~70\) # (GND)))
-- \COMP1|COUNTER[24]~72\ = CARRY((!\COMP1|COUNTER[23]~70\) # (!\COMP1|COUNTER\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|COUNTER\(24),
	datad => VCC,
	cin => \COMP1|COUNTER[23]~70\,
	combout => \COMP1|COUNTER[24]~71_combout\,
	cout => \COMP1|COUNTER[24]~72\);

-- Location: FF_X1_Y9_N23
\COMP1|COUNTER[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP1|COUNTER[24]~71_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|COUNTER\(24));

-- Location: LCCOMB_X1_Y9_N24
\COMP1|COUNTER[25]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|COUNTER[25]~73_combout\ = \COMP1|COUNTER[24]~72\ $ (!\COMP1|COUNTER\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \COMP1|COUNTER\(25),
	cin => \COMP1|COUNTER[24]~72\,
	combout => \COMP1|COUNTER[25]~73_combout\);

-- Location: FF_X1_Y9_N25
\COMP1|COUNTER[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP1|COUNTER[25]~73_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|COUNTER\(25));

-- Location: LCCOMB_X1_Y6_N16
\COMP1|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|Equal0~7_combout\ = (!\COMP1|COUNTER\(24) & !\COMP1|COUNTER\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP1|COUNTER\(24),
	datac => \COMP1|COUNTER\(25),
	combout => \COMP1|Equal0~7_combout\);

-- Location: LCCOMB_X2_Y10_N4
\COMP1|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|Equal0~3_combout\ = (!\COMP1|COUNTER\(13) & (!\COMP1|COUNTER\(14) & (!\COMP1|COUNTER\(15) & !\COMP1|COUNTER\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|COUNTER\(13),
	datab => \COMP1|COUNTER\(14),
	datac => \COMP1|COUNTER\(15),
	datad => \COMP1|COUNTER\(12),
	combout => \COMP1|Equal0~3_combout\);

-- Location: LCCOMB_X1_Y10_N2
\COMP1|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|Equal0~1_combout\ = (!\COMP1|COUNTER\(6) & (!\COMP1|COUNTER\(5) & (!\COMP1|COUNTER\(4) & !\COMP1|COUNTER\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|COUNTER\(6),
	datab => \COMP1|COUNTER\(5),
	datac => \COMP1|COUNTER\(4),
	datad => \COMP1|COUNTER\(7),
	combout => \COMP1|Equal0~1_combout\);

-- Location: LCCOMB_X1_Y10_N4
\COMP1|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|Equal0~2_combout\ = (!\COMP1|COUNTER\(8) & (!\COMP1|COUNTER\(9) & (!\COMP1|COUNTER\(10) & !\COMP1|COUNTER\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|COUNTER\(8),
	datab => \COMP1|COUNTER\(9),
	datac => \COMP1|COUNTER\(10),
	datad => \COMP1|COUNTER\(11),
	combout => \COMP1|Equal0~2_combout\);

-- Location: LCCOMB_X1_Y10_N0
\COMP1|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|Equal0~0_combout\ = (!\COMP1|COUNTER\(2) & (!\COMP1|COUNTER\(3) & (!\COMP1|COUNTER\(1) & !\COMP1|COUNTER\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|COUNTER\(2),
	datab => \COMP1|COUNTER\(3),
	datac => \COMP1|COUNTER\(1),
	datad => \COMP1|COUNTER\(0),
	combout => \COMP1|Equal0~0_combout\);

-- Location: LCCOMB_X1_Y10_N6
\COMP1|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|Equal0~4_combout\ = (\COMP1|Equal0~3_combout\ & (\COMP1|Equal0~1_combout\ & (\COMP1|Equal0~2_combout\ & \COMP1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|Equal0~3_combout\,
	datab => \COMP1|Equal0~1_combout\,
	datac => \COMP1|Equal0~2_combout\,
	datad => \COMP1|Equal0~0_combout\,
	combout => \COMP1|Equal0~4_combout\);

-- Location: LCCOMB_X1_Y9_N28
\COMP1|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|Equal0~6_combout\ = (!\COMP1|COUNTER\(22) & (!\COMP1|COUNTER\(21) & (!\COMP1|COUNTER\(20) & !\COMP1|COUNTER\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|COUNTER\(22),
	datab => \COMP1|COUNTER\(21),
	datac => \COMP1|COUNTER\(20),
	datad => \COMP1|COUNTER\(23),
	combout => \COMP1|Equal0~6_combout\);

-- Location: LCCOMB_X1_Y9_N30
\COMP1|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|Equal0~8_combout\ = (\COMP1|Equal0~5_combout\ & (\COMP1|Equal0~7_combout\ & (\COMP1|Equal0~4_combout\ & \COMP1|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|Equal0~5_combout\,
	datab => \COMP1|Equal0~7_combout\,
	datac => \COMP1|Equal0~4_combout\,
	datad => \COMP1|Equal0~6_combout\,
	combout => \COMP1|Equal0~8_combout\);

-- Location: LCCOMB_X1_Y6_N24
\COMP1|LED_MASK[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|LED_MASK[0]~0_combout\ = \COMP1|Equal0~8_combout\ $ (\COMP1|LED_MASK\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|Equal0~8_combout\,
	datac => \COMP1|LED_MASK\(0),
	combout => \COMP1|LED_MASK[0]~0_combout\);

-- Location: FF_X1_Y6_N25
\COMP1|LED_MASK[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP1|LED_MASK[0]~0_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|LED_MASK\(0));

-- Location: FF_X2_Y10_N31
\COMP1|MODULADORA[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \COMP1|COUNTER\(25),
	sload => VCC,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|MODULADORA\(11));

-- Location: FF_X2_Y10_N29
\COMP1|MODULADORA[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \COMP1|COUNTER\(24),
	sload => VCC,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|MODULADORA\(10));

-- Location: FF_X2_Y10_N27
\COMP1|MODULADORA[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \COMP1|COUNTER\(23),
	sload => VCC,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|MODULADORA\(9));

-- Location: FF_X2_Y10_N25
\COMP1|MODULADORA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \COMP1|COUNTER\(22),
	sload => VCC,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|MODULADORA\(8));

-- Location: FF_X2_Y10_N23
\COMP1|MODULADORA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \COMP1|COUNTER\(21),
	sload => VCC,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|MODULADORA\(7));

-- Location: FF_X2_Y10_N21
\COMP1|MODULADORA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \COMP1|COUNTER\(20),
	sload => VCC,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|MODULADORA\(6));

-- Location: FF_X2_Y10_N19
\COMP1|MODULADORA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \COMP1|COUNTER\(19),
	sload => VCC,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|MODULADORA\(5));

-- Location: FF_X2_Y10_N17
\COMP1|MODULADORA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \COMP1|COUNTER\(18),
	sload => VCC,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|MODULADORA\(4));

-- Location: FF_X2_Y10_N15
\COMP1|MODULADORA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \COMP1|COUNTER\(17),
	sload => VCC,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|MODULADORA\(3));

-- Location: FF_X2_Y10_N13
\COMP1|MODULADORA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \COMP1|COUNTER\(16),
	sload => VCC,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|MODULADORA\(2));

-- Location: FF_X2_Y10_N11
\COMP1|MODULADORA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \COMP1|COUNTER\(15),
	sload => VCC,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|MODULADORA\(1));

-- Location: FF_X2_Y10_N9
\COMP1|MODULADORA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \COMP1|COUNTER\(14),
	sload => VCC,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|MODULADORA\(0));

-- Location: LCCOMB_X2_Y10_N8
\COMP1|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|LessThan0~1_cout\ = CARRY((\COMP1|COUNTER\(0) & !\COMP1|MODULADORA\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|COUNTER\(0),
	datab => \COMP1|MODULADORA\(0),
	datad => VCC,
	cout => \COMP1|LessThan0~1_cout\);

-- Location: LCCOMB_X2_Y10_N10
\COMP1|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|LessThan0~3_cout\ = CARRY((\COMP1|MODULADORA\(1) & ((!\COMP1|LessThan0~1_cout\) # (!\COMP1|COUNTER\(1)))) # (!\COMP1|MODULADORA\(1) & (!\COMP1|COUNTER\(1) & !\COMP1|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|MODULADORA\(1),
	datab => \COMP1|COUNTER\(1),
	datad => VCC,
	cin => \COMP1|LessThan0~1_cout\,
	cout => \COMP1|LessThan0~3_cout\);

-- Location: LCCOMB_X2_Y10_N12
\COMP1|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|LessThan0~5_cout\ = CARRY((\COMP1|MODULADORA\(2) & (\COMP1|COUNTER\(2) & !\COMP1|LessThan0~3_cout\)) # (!\COMP1|MODULADORA\(2) & ((\COMP1|COUNTER\(2)) # (!\COMP1|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|MODULADORA\(2),
	datab => \COMP1|COUNTER\(2),
	datad => VCC,
	cin => \COMP1|LessThan0~3_cout\,
	cout => \COMP1|LessThan0~5_cout\);

-- Location: LCCOMB_X2_Y10_N14
\COMP1|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|LessThan0~7_cout\ = CARRY((\COMP1|COUNTER\(3) & (\COMP1|MODULADORA\(3) & !\COMP1|LessThan0~5_cout\)) # (!\COMP1|COUNTER\(3) & ((\COMP1|MODULADORA\(3)) # (!\COMP1|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|COUNTER\(3),
	datab => \COMP1|MODULADORA\(3),
	datad => VCC,
	cin => \COMP1|LessThan0~5_cout\,
	cout => \COMP1|LessThan0~7_cout\);

-- Location: LCCOMB_X2_Y10_N16
\COMP1|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|LessThan0~9_cout\ = CARRY((\COMP1|COUNTER\(4) & ((!\COMP1|LessThan0~7_cout\) # (!\COMP1|MODULADORA\(4)))) # (!\COMP1|COUNTER\(4) & (!\COMP1|MODULADORA\(4) & !\COMP1|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|COUNTER\(4),
	datab => \COMP1|MODULADORA\(4),
	datad => VCC,
	cin => \COMP1|LessThan0~7_cout\,
	cout => \COMP1|LessThan0~9_cout\);

-- Location: LCCOMB_X2_Y10_N18
\COMP1|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|LessThan0~11_cout\ = CARRY((\COMP1|COUNTER\(5) & (\COMP1|MODULADORA\(5) & !\COMP1|LessThan0~9_cout\)) # (!\COMP1|COUNTER\(5) & ((\COMP1|MODULADORA\(5)) # (!\COMP1|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|COUNTER\(5),
	datab => \COMP1|MODULADORA\(5),
	datad => VCC,
	cin => \COMP1|LessThan0~9_cout\,
	cout => \COMP1|LessThan0~11_cout\);

-- Location: LCCOMB_X2_Y10_N20
\COMP1|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|LessThan0~13_cout\ = CARRY((\COMP1|MODULADORA\(6) & (\COMP1|COUNTER\(6) & !\COMP1|LessThan0~11_cout\)) # (!\COMP1|MODULADORA\(6) & ((\COMP1|COUNTER\(6)) # (!\COMP1|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|MODULADORA\(6),
	datab => \COMP1|COUNTER\(6),
	datad => VCC,
	cin => \COMP1|LessThan0~11_cout\,
	cout => \COMP1|LessThan0~13_cout\);

-- Location: LCCOMB_X2_Y10_N22
\COMP1|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|LessThan0~15_cout\ = CARRY((\COMP1|MODULADORA\(7) & ((!\COMP1|LessThan0~13_cout\) # (!\COMP1|COUNTER\(7)))) # (!\COMP1|MODULADORA\(7) & (!\COMP1|COUNTER\(7) & !\COMP1|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|MODULADORA\(7),
	datab => \COMP1|COUNTER\(7),
	datad => VCC,
	cin => \COMP1|LessThan0~13_cout\,
	cout => \COMP1|LessThan0~15_cout\);

-- Location: LCCOMB_X2_Y10_N24
\COMP1|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|LessThan0~17_cout\ = CARRY((\COMP1|MODULADORA\(8) & (\COMP1|COUNTER\(8) & !\COMP1|LessThan0~15_cout\)) # (!\COMP1|MODULADORA\(8) & ((\COMP1|COUNTER\(8)) # (!\COMP1|LessThan0~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|MODULADORA\(8),
	datab => \COMP1|COUNTER\(8),
	datad => VCC,
	cin => \COMP1|LessThan0~15_cout\,
	cout => \COMP1|LessThan0~17_cout\);

-- Location: LCCOMB_X2_Y10_N26
\COMP1|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|LessThan0~19_cout\ = CARRY((\COMP1|MODULADORA\(9) & ((!\COMP1|LessThan0~17_cout\) # (!\COMP1|COUNTER\(9)))) # (!\COMP1|MODULADORA\(9) & (!\COMP1|COUNTER\(9) & !\COMP1|LessThan0~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|MODULADORA\(9),
	datab => \COMP1|COUNTER\(9),
	datad => VCC,
	cin => \COMP1|LessThan0~17_cout\,
	cout => \COMP1|LessThan0~19_cout\);

-- Location: LCCOMB_X2_Y10_N28
\COMP1|LessThan0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|LessThan0~21_cout\ = CARRY((\COMP1|COUNTER\(10) & ((!\COMP1|LessThan0~19_cout\) # (!\COMP1|MODULADORA\(10)))) # (!\COMP1|COUNTER\(10) & (!\COMP1|MODULADORA\(10) & !\COMP1|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|COUNTER\(10),
	datab => \COMP1|MODULADORA\(10),
	datad => VCC,
	cin => \COMP1|LessThan0~19_cout\,
	cout => \COMP1|LessThan0~21_cout\);

-- Location: LCCOMB_X2_Y10_N30
\COMP1|LessThan0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|LessThan0~22_combout\ = (\COMP1|COUNTER\(11) & ((\COMP1|LessThan0~21_cout\) # (!\COMP1|MODULADORA\(11)))) # (!\COMP1|COUNTER\(11) & (\COMP1|LessThan0~21_cout\ & !\COMP1|MODULADORA\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \COMP1|COUNTER\(11),
	datad => \COMP1|MODULADORA\(11),
	cin => \COMP1|LessThan0~21_cout\,
	combout => \COMP1|LessThan0~22_combout\);

-- Location: LCCOMB_X2_Y10_N0
\COMP1|PWM[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|PWM[0]~0_combout\ = !\COMP1|LessThan0~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP1|LessThan0~22_combout\,
	combout => \COMP1|PWM[0]~0_combout\);

-- Location: FF_X2_Y10_N1
\COMP1|PWM[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP1|PWM[0]~0_combout\,
	ena => ALT_INV_BT_FLAG(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|PWM\(0));

-- Location: LCCOMB_X1_Y6_N10
\COMP1|LED[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|LED\(0) = (\COMP1|LED_MASK\(0) & \COMP1|PWM\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP1|LED_MASK\(0),
	datac => \COMP1|PWM\(0),
	combout => \COMP1|LED\(0));

-- Location: LCCOMB_X1_Y6_N12
\COMP1|LED_MASK[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|LED_MASK[1]~1_combout\ = \COMP1|LED_MASK\(1) $ (((\COMP1|Equal0~8_combout\ & \COMP1|LED_MASK\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|Equal0~8_combout\,
	datab => \COMP1|LED_MASK\(0),
	datac => \COMP1|LED_MASK\(1),
	combout => \COMP1|LED_MASK[1]~1_combout\);

-- Location: FF_X1_Y6_N13
\COMP1|LED_MASK[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP1|LED_MASK[1]~1_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|LED_MASK\(1));

-- Location: LCCOMB_X1_Y6_N14
\COMP1|LED[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|LED\(1) = (\COMP1|LED_MASK\(1) & \COMP1|PWM\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|LED_MASK\(1),
	datac => \COMP1|PWM\(0),
	combout => \COMP1|LED\(1));

-- Location: LCCOMB_X1_Y6_N0
\COMP1|LED_MASK[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|LED_MASK[2]~2_combout\ = \COMP1|LED_MASK\(2) $ (((\COMP1|Equal0~8_combout\ & (\COMP1|LED_MASK\(0) & \COMP1|LED_MASK\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|Equal0~8_combout\,
	datab => \COMP1|LED_MASK\(0),
	datac => \COMP1|LED_MASK\(2),
	datad => \COMP1|LED_MASK\(1),
	combout => \COMP1|LED_MASK[2]~2_combout\);

-- Location: FF_X1_Y6_N1
\COMP1|LED_MASK[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP1|LED_MASK[2]~2_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|LED_MASK\(2));

-- Location: LCCOMB_X1_Y6_N18
\COMP1|LED[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|LED\(2) = (\COMP1|LED_MASK\(2) & \COMP1|PWM\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP1|LED_MASK\(2),
	datac => \COMP1|PWM\(0),
	combout => \COMP1|LED\(2));

-- Location: LCCOMB_X1_Y6_N26
\COMP1|LED_MASK[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|LED_MASK[2]~3_combout\ = (\COMP1|LED_MASK\(1) & (\COMP1|LED_MASK\(0) & \COMP1|Equal0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|LED_MASK\(1),
	datab => \COMP1|LED_MASK\(0),
	datac => \COMP1|Equal0~8_combout\,
	combout => \COMP1|LED_MASK[2]~3_combout\);

-- Location: LCCOMB_X1_Y6_N4
\COMP1|LED_MASK[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|LED_MASK[3]~4_combout\ = \COMP1|LED_MASK\(3) $ (((\COMP1|LED_MASK[2]~3_combout\ & \COMP1|LED_MASK\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP1|LED_MASK[2]~3_combout\,
	datab => \COMP1|LED_MASK\(2),
	datac => \COMP1|LED_MASK\(3),
	combout => \COMP1|LED_MASK[3]~4_combout\);

-- Location: FF_X1_Y6_N5
\COMP1|LED_MASK[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP1|LED_MASK[3]~4_combout\,
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP1|LED_MASK\(3));

-- Location: LCCOMB_X1_Y6_N30
\COMP1|LED[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \COMP1|LED\(3) = (\COMP1|PWM\(0) & \COMP1|LED_MASK\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP1|PWM\(0),
	datac => \COMP1|LED_MASK\(3),
	combout => \COMP1|LED\(3));

-- Location: LCCOMB_X7_Y10_N6
\ADC_kit|ADC_gen:0:ADC_x|sck~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|sck~0_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(1) & !\ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(1),
	datad => \ADC_kit|ADC_gen:0:ADC_x|clk_toggles\(0),
	combout => \ADC_kit|ADC_gen:0:ADC_x|sck~0_combout\);

-- Location: LCCOMB_X7_Y10_N0
\ADC_kit|ADC_gen:0:ADC_x|sck~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|sck~1_combout\ = (!\ADC_kit|ADC_gen:0:ADC_x|cs~q\ & (\ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~0_combout\ & ((\ADC_kit|ADC_gen:0:ADC_x|sck~0_combout\) # (!\ADC_kit|ADC_gen:0:ADC_x|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_kit|ADC_gen:0:ADC_x|sck~0_combout\,
	datab => \ADC_kit|ADC_gen:0:ADC_x|cs~q\,
	datac => \ADC_kit|ADC_gen:0:ADC_x|Equal3~0_combout\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|rx_buffer[11]~0_combout\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|sck~1_combout\);

-- Location: LCCOMB_X7_Y10_N8
\ADC_kit|ADC_gen:0:ADC_x|sck~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ADC_kit|ADC_gen:0:ADC_x|sck~2_combout\ = (\ADC_kit|ADC_gen:0:ADC_x|sck~1_combout\ & (((!\ADC_kit|ADC_gen:0:ADC_x|state~q\) # (!\ADC_kit|ADC_gen:0:ADC_x|sck~q\)))) # (!\ADC_kit|ADC_gen:0:ADC_x|sck~1_combout\ & ((\ADC_kit|ADC_gen:0:ADC_x|sck~q\) # 
-- ((\PWM1|pwmA|ADC_clk~q\ & !\ADC_kit|ADC_gen:0:ADC_x|state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PWM1|pwmA|ADC_clk~q\,
	datab => \ADC_kit|ADC_gen:0:ADC_x|sck~1_combout\,
	datac => \ADC_kit|ADC_gen:0:ADC_x|sck~q\,
	datad => \ADC_kit|ADC_gen:0:ADC_x|state~q\,
	combout => \ADC_kit|ADC_gen:0:ADC_x|sck~2_combout\);

-- Location: FF_X7_Y10_N9
\ADC_kit|ADC_gen:0:ADC_x|sck\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ADC_kit|ADC_gen:0:ADC_x|sck~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ADC_kit|ADC_gen:0:ADC_x|sck~q\);

-- Location: FF_X28_Y18_N15
\PROTECAO_KIT|CORRENTE_VALUE[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => Iin_mA(0),
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \PROTECAO_KIT|CORRENTE_VALUE~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PROTECAO_KIT|CORRENTE_VALUE\(0));

-- Location: LCCOMB_X28_Y18_N14
\Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~0_combout\ = (Iin_mA(0) & (\PROTECAO_KIT|CORRENTE_VALUE\(0) $ (VCC))) # (!Iin_mA(0) & (\PROTECAO_KIT|CORRENTE_VALUE\(0) & VCC))
-- \Add3~1\ = CARRY((Iin_mA(0) & \PROTECAO_KIT|CORRENTE_VALUE\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Iin_mA(0),
	datab => \PROTECAO_KIT|CORRENTE_VALUE\(0),
	datad => VCC,
	combout => \Add3~0_combout\,
	cout => \Add3~1\);

-- Location: FF_X22_Y20_N1
\Vo_mV[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \maVout|o_data\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vo_mV(0));

-- Location: FF_X22_Y20_N9
\Vin_mV[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \maVin|o_data\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vin_mV(0));

-- Location: LCCOMB_X22_Y20_N8
\Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~0_combout\ = (Vo_mV(0) & (Vin_mV(0) $ (VCC))) # (!Vo_mV(0) & (Vin_mV(0) & VCC))
-- \Add2~1\ = CARRY((Vo_mV(0) & Vin_mV(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Vo_mV(0),
	datab => Vin_mV(0),
	datad => VCC,
	combout => \Add2~0_combout\,
	cout => \Add2~1\);

-- Location: LCCOMB_X28_Y20_N8
\SAIDA[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \SAIDA[0]~24_combout\ = (\Add3~0_combout\ & (\Add2~0_combout\ $ (VCC))) # (!\Add3~0_combout\ & (\Add2~0_combout\ & VCC))
-- \SAIDA[0]~25\ = CARRY((\Add3~0_combout\ & \Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~0_combout\,
	datab => \Add2~0_combout\,
	datad => VCC,
	combout => \SAIDA[0]~24_combout\,
	cout => \SAIDA[0]~25\);

-- Location: FF_X28_Y20_N9
\SAIDA[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SAIDA[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SAIDA[0]~reg0_q\);

-- Location: FF_X22_Y20_N11
\Vo_mV[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \maVout|o_data\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vo_mV(1));

-- Location: FF_X19_Y16_N9
\Vin_mV[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Mult1|mult_core|romout[0][1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vin_mV(1));

-- Location: LCCOMB_X22_Y20_N10
\Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~2_combout\ = (Vo_mV(1) & ((Vin_mV(1) & (\Add2~1\ & VCC)) # (!Vin_mV(1) & (!\Add2~1\)))) # (!Vo_mV(1) & ((Vin_mV(1) & (!\Add2~1\)) # (!Vin_mV(1) & ((\Add2~1\) # (GND)))))
-- \Add2~3\ = CARRY((Vo_mV(1) & (!Vin_mV(1) & !\Add2~1\)) # (!Vo_mV(1) & ((!\Add2~1\) # (!Vin_mV(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Vo_mV(1),
	datab => Vin_mV(1),
	datad => VCC,
	cin => \Add2~1\,
	combout => \Add2~2_combout\,
	cout => \Add2~3\);

-- Location: FF_X28_Y18_N17
\PROTECAO_KIT|CORRENTE_VALUE[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => Iin_mA(1),
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \PROTECAO_KIT|CORRENTE_VALUE~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PROTECAO_KIT|CORRENTE_VALUE\(1));

-- Location: LCCOMB_X28_Y18_N16
\Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~2_combout\ = (Iin_mA(1) & ((\PROTECAO_KIT|CORRENTE_VALUE\(1) & (\Add3~1\ & VCC)) # (!\PROTECAO_KIT|CORRENTE_VALUE\(1) & (!\Add3~1\)))) # (!Iin_mA(1) & ((\PROTECAO_KIT|CORRENTE_VALUE\(1) & (!\Add3~1\)) # (!\PROTECAO_KIT|CORRENTE_VALUE\(1) & 
-- ((\Add3~1\) # (GND)))))
-- \Add3~3\ = CARRY((Iin_mA(1) & (!\PROTECAO_KIT|CORRENTE_VALUE\(1) & !\Add3~1\)) # (!Iin_mA(1) & ((!\Add3~1\) # (!\PROTECAO_KIT|CORRENTE_VALUE\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Iin_mA(1),
	datab => \PROTECAO_KIT|CORRENTE_VALUE\(1),
	datad => VCC,
	cin => \Add3~1\,
	combout => \Add3~2_combout\,
	cout => \Add3~3\);

-- Location: LCCOMB_X28_Y20_N10
\SAIDA[1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \SAIDA[1]~26_combout\ = (\Add2~2_combout\ & ((\Add3~2_combout\ & (\SAIDA[0]~25\ & VCC)) # (!\Add3~2_combout\ & (!\SAIDA[0]~25\)))) # (!\Add2~2_combout\ & ((\Add3~2_combout\ & (!\SAIDA[0]~25\)) # (!\Add3~2_combout\ & ((\SAIDA[0]~25\) # (GND)))))
-- \SAIDA[1]~27\ = CARRY((\Add2~2_combout\ & (!\Add3~2_combout\ & !\SAIDA[0]~25\)) # (!\Add2~2_combout\ & ((!\SAIDA[0]~25\) # (!\Add3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add3~2_combout\,
	datad => VCC,
	cin => \SAIDA[0]~25\,
	combout => \SAIDA[1]~26_combout\,
	cout => \SAIDA[1]~27\);

-- Location: FF_X28_Y20_N11
\SAIDA[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SAIDA[1]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SAIDA[1]~reg0_q\);

-- Location: FF_X22_Y20_N13
\Vo_mV[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \maVout|o_data\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vo_mV(2));

-- Location: FF_X19_Y16_N11
\Vin_mV[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Mult1|mult_core|romout[0][2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vin_mV(2));

-- Location: LCCOMB_X22_Y20_N12
\Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~4_combout\ = ((Vo_mV(2) $ (Vin_mV(2) $ (!\Add2~3\)))) # (GND)
-- \Add2~5\ = CARRY((Vo_mV(2) & ((Vin_mV(2)) # (!\Add2~3\))) # (!Vo_mV(2) & (Vin_mV(2) & !\Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Vo_mV(2),
	datab => Vin_mV(2),
	datad => VCC,
	cin => \Add2~3\,
	combout => \Add2~4_combout\,
	cout => \Add2~5\);

-- Location: FF_X28_Y18_N19
\PROTECAO_KIT|CORRENTE_VALUE[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => Iin_mA(2),
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \PROTECAO_KIT|CORRENTE_VALUE~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PROTECAO_KIT|CORRENTE_VALUE\(2));

-- Location: LCCOMB_X28_Y18_N18
\Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~4_combout\ = ((\PROTECAO_KIT|CORRENTE_VALUE\(2) $ (Iin_mA(2) $ (!\Add3~3\)))) # (GND)
-- \Add3~5\ = CARRY((\PROTECAO_KIT|CORRENTE_VALUE\(2) & ((Iin_mA(2)) # (!\Add3~3\))) # (!\PROTECAO_KIT|CORRENTE_VALUE\(2) & (Iin_mA(2) & !\Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PROTECAO_KIT|CORRENTE_VALUE\(2),
	datab => Iin_mA(2),
	datad => VCC,
	cin => \Add3~3\,
	combout => \Add3~4_combout\,
	cout => \Add3~5\);

-- Location: LCCOMB_X28_Y20_N12
\SAIDA[2]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \SAIDA[2]~28_combout\ = ((\Add2~4_combout\ $ (\Add3~4_combout\ $ (!\SAIDA[1]~27\)))) # (GND)
-- \SAIDA[2]~29\ = CARRY((\Add2~4_combout\ & ((\Add3~4_combout\) # (!\SAIDA[1]~27\))) # (!\Add2~4_combout\ & (\Add3~4_combout\ & !\SAIDA[1]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \Add3~4_combout\,
	datad => VCC,
	cin => \SAIDA[1]~27\,
	combout => \SAIDA[2]~28_combout\,
	cout => \SAIDA[2]~29\);

-- Location: FF_X28_Y20_N13
\SAIDA[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SAIDA[2]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SAIDA[2]~reg0_q\);

-- Location: FF_X19_Y16_N21
\Vin_mV[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Mult1|mult_core|romout[0][3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vin_mV(3));

-- Location: FF_X22_Y20_N15
\Vo_mV[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \maVout|o_data\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vo_mV(3));

-- Location: LCCOMB_X22_Y20_N14
\Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~6_combout\ = (Vin_mV(3) & ((Vo_mV(3) & (\Add2~5\ & VCC)) # (!Vo_mV(3) & (!\Add2~5\)))) # (!Vin_mV(3) & ((Vo_mV(3) & (!\Add2~5\)) # (!Vo_mV(3) & ((\Add2~5\) # (GND)))))
-- \Add2~7\ = CARRY((Vin_mV(3) & (!Vo_mV(3) & !\Add2~5\)) # (!Vin_mV(3) & ((!\Add2~5\) # (!Vo_mV(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Vin_mV(3),
	datab => Vo_mV(3),
	datad => VCC,
	cin => \Add2~5\,
	combout => \Add2~6_combout\,
	cout => \Add2~7\);

-- Location: FF_X28_Y18_N21
\PROTECAO_KIT|CORRENTE_VALUE[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => Iin_mA(3),
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \PROTECAO_KIT|CORRENTE_VALUE~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PROTECAO_KIT|CORRENTE_VALUE\(3));

-- Location: LCCOMB_X28_Y18_N20
\Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~6_combout\ = (Iin_mA(3) & ((\PROTECAO_KIT|CORRENTE_VALUE\(3) & (\Add3~5\ & VCC)) # (!\PROTECAO_KIT|CORRENTE_VALUE\(3) & (!\Add3~5\)))) # (!Iin_mA(3) & ((\PROTECAO_KIT|CORRENTE_VALUE\(3) & (!\Add3~5\)) # (!\PROTECAO_KIT|CORRENTE_VALUE\(3) & 
-- ((\Add3~5\) # (GND)))))
-- \Add3~7\ = CARRY((Iin_mA(3) & (!\PROTECAO_KIT|CORRENTE_VALUE\(3) & !\Add3~5\)) # (!Iin_mA(3) & ((!\Add3~5\) # (!\PROTECAO_KIT|CORRENTE_VALUE\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Iin_mA(3),
	datab => \PROTECAO_KIT|CORRENTE_VALUE\(3),
	datad => VCC,
	cin => \Add3~5\,
	combout => \Add3~6_combout\,
	cout => \Add3~7\);

-- Location: LCCOMB_X28_Y20_N14
\SAIDA[3]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \SAIDA[3]~30_combout\ = (\Add2~6_combout\ & ((\Add3~6_combout\ & (\SAIDA[2]~29\ & VCC)) # (!\Add3~6_combout\ & (!\SAIDA[2]~29\)))) # (!\Add2~6_combout\ & ((\Add3~6_combout\ & (!\SAIDA[2]~29\)) # (!\Add3~6_combout\ & ((\SAIDA[2]~29\) # (GND)))))
-- \SAIDA[3]~31\ = CARRY((\Add2~6_combout\ & (!\Add3~6_combout\ & !\SAIDA[2]~29\)) # (!\Add2~6_combout\ & ((!\SAIDA[2]~29\) # (!\Add3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~6_combout\,
	datab => \Add3~6_combout\,
	datad => VCC,
	cin => \SAIDA[2]~29\,
	combout => \SAIDA[3]~30_combout\,
	cout => \SAIDA[3]~31\);

-- Location: FF_X28_Y20_N15
\SAIDA[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SAIDA[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SAIDA[3]~reg0_q\);

-- Location: FF_X21_Y20_N3
\Vo_mV[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vo_mV(4));

-- Location: LCCOMB_X18_Y19_N2
\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ = (\maVin|o_data\(4) & (\Mult1|mult_core|romout[0][4]~combout\ $ (VCC))) # (!\maVin|o_data\(4) & (\Mult1|mult_core|romout[0][4]~combout\ & VCC))
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\ = CARRY((\maVin|o_data\(4) & \Mult1|mult_core|romout[0][4]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(4),
	datab => \Mult1|mult_core|romout[0][4]~combout\,
	datad => VCC,
	combout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	cout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\);

-- Location: FF_X18_Y19_N3
\Vin_mV[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vin_mV(4));

-- Location: LCCOMB_X22_Y20_N16
\Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~8_combout\ = ((Vo_mV(4) $ (Vin_mV(4) $ (!\Add2~7\)))) # (GND)
-- \Add2~9\ = CARRY((Vo_mV(4) & ((Vin_mV(4)) # (!\Add2~7\))) # (!Vo_mV(4) & (Vin_mV(4) & !\Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Vo_mV(4),
	datab => Vin_mV(4),
	datad => VCC,
	cin => \Add2~7\,
	combout => \Add2~8_combout\,
	cout => \Add2~9\);

-- Location: FF_X28_Y18_N23
\PROTECAO_KIT|CORRENTE_VALUE[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => Iin_mA(4),
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \PROTECAO_KIT|CORRENTE_VALUE~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PROTECAO_KIT|CORRENTE_VALUE\(4));

-- Location: LCCOMB_X28_Y18_N22
\Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~8_combout\ = ((\PROTECAO_KIT|CORRENTE_VALUE\(4) $ (Iin_mA(4) $ (!\Add3~7\)))) # (GND)
-- \Add3~9\ = CARRY((\PROTECAO_KIT|CORRENTE_VALUE\(4) & ((Iin_mA(4)) # (!\Add3~7\))) # (!\PROTECAO_KIT|CORRENTE_VALUE\(4) & (Iin_mA(4) & !\Add3~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PROTECAO_KIT|CORRENTE_VALUE\(4),
	datab => Iin_mA(4),
	datad => VCC,
	cin => \Add3~7\,
	combout => \Add3~8_combout\,
	cout => \Add3~9\);

-- Location: LCCOMB_X28_Y20_N16
\SAIDA[4]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \SAIDA[4]~32_combout\ = ((\Add2~8_combout\ $ (\Add3~8_combout\ $ (!\SAIDA[3]~31\)))) # (GND)
-- \SAIDA[4]~33\ = CARRY((\Add2~8_combout\ & ((\Add3~8_combout\) # (!\SAIDA[3]~31\))) # (!\Add2~8_combout\ & (\Add3~8_combout\ & !\SAIDA[3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Add3~8_combout\,
	datad => VCC,
	cin => \SAIDA[3]~31\,
	combout => \SAIDA[4]~32_combout\,
	cout => \SAIDA[4]~33\);

-- Location: FF_X28_Y20_N17
\SAIDA[4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SAIDA[4]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SAIDA[4]~reg0_q\);

-- Location: LCCOMB_X18_Y19_N4
\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ = (\Mult1|mult_core|romout[0][8]~4_combout\ & ((\Mult1|mult_core|romout[1][1]~3_combout\ & (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # 
-- (!\Mult1|mult_core|romout[1][1]~3_combout\ & ((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\) # (GND))))) # (!\Mult1|mult_core|romout[0][8]~4_combout\ & ((\Mult1|mult_core|romout[1][1]~3_combout\ & 
-- (\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\ & VCC)) # (!\Mult1|mult_core|romout[1][1]~3_combout\ & (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\))))
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3\ = CARRY((\Mult1|mult_core|romout[0][8]~4_combout\ & ((!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\) # (!\Mult1|mult_core|romout[1][1]~3_combout\))) # 
-- (!\Mult1|mult_core|romout[0][8]~4_combout\ & (!\Mult1|mult_core|romout[1][1]~3_combout\ & !\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[0][8]~4_combout\,
	datab => \Mult1|mult_core|romout[1][1]~3_combout\,
	datad => VCC,
	cin => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\,
	combout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	cout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3\);

-- Location: FF_X18_Y19_N5
\Vin_mV[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vin_mV(5));

-- Location: FF_X21_Y20_N5
\Vo_mV[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vo_mV(5));

-- Location: LCCOMB_X22_Y20_N18
\Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~10_combout\ = (Vin_mV(5) & ((Vo_mV(5) & (\Add2~9\ & VCC)) # (!Vo_mV(5) & (!\Add2~9\)))) # (!Vin_mV(5) & ((Vo_mV(5) & (!\Add2~9\)) # (!Vo_mV(5) & ((\Add2~9\) # (GND)))))
-- \Add2~11\ = CARRY((Vin_mV(5) & (!Vo_mV(5) & !\Add2~9\)) # (!Vin_mV(5) & ((!\Add2~9\) # (!Vo_mV(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Vin_mV(5),
	datab => Vo_mV(5),
	datad => VCC,
	cin => \Add2~9\,
	combout => \Add2~10_combout\,
	cout => \Add2~11\);

-- Location: FF_X28_Y18_N25
\PROTECAO_KIT|CORRENTE_VALUE[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => Iin_mA(5),
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \PROTECAO_KIT|CORRENTE_VALUE~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PROTECAO_KIT|CORRENTE_VALUE\(5));

-- Location: LCCOMB_X28_Y18_N24
\Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~10_combout\ = (\PROTECAO_KIT|CORRENTE_VALUE\(5) & ((Iin_mA(5) & (\Add3~9\ & VCC)) # (!Iin_mA(5) & (!\Add3~9\)))) # (!\PROTECAO_KIT|CORRENTE_VALUE\(5) & ((Iin_mA(5) & (!\Add3~9\)) # (!Iin_mA(5) & ((\Add3~9\) # (GND)))))
-- \Add3~11\ = CARRY((\PROTECAO_KIT|CORRENTE_VALUE\(5) & (!Iin_mA(5) & !\Add3~9\)) # (!\PROTECAO_KIT|CORRENTE_VALUE\(5) & ((!\Add3~9\) # (!Iin_mA(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PROTECAO_KIT|CORRENTE_VALUE\(5),
	datab => Iin_mA(5),
	datad => VCC,
	cin => \Add3~9\,
	combout => \Add3~10_combout\,
	cout => \Add3~11\);

-- Location: LCCOMB_X28_Y20_N18
\SAIDA[5]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \SAIDA[5]~34_combout\ = (\Add2~10_combout\ & ((\Add3~10_combout\ & (\SAIDA[4]~33\ & VCC)) # (!\Add3~10_combout\ & (!\SAIDA[4]~33\)))) # (!\Add2~10_combout\ & ((\Add3~10_combout\ & (!\SAIDA[4]~33\)) # (!\Add3~10_combout\ & ((\SAIDA[4]~33\) # (GND)))))
-- \SAIDA[5]~35\ = CARRY((\Add2~10_combout\ & (!\Add3~10_combout\ & !\SAIDA[4]~33\)) # (!\Add2~10_combout\ & ((!\SAIDA[4]~33\) # (!\Add3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~10_combout\,
	datab => \Add3~10_combout\,
	datad => VCC,
	cin => \SAIDA[4]~33\,
	combout => \SAIDA[5]~34_combout\,
	cout => \SAIDA[5]~35\);

-- Location: FF_X28_Y20_N19
\SAIDA[5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SAIDA[5]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SAIDA[5]~reg0_q\);

-- Location: LCCOMB_X18_Y19_N6
\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ = ((\Mult1|mult_core|romout[1][2]~5_combout\ $ (\Mult1|mult_core|romout[0][6]~6_combout\ $ (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3\)))) # (GND)
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\ = CARRY((\Mult1|mult_core|romout[1][2]~5_combout\ & ((\Mult1|mult_core|romout[0][6]~6_combout\) # (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3\))) # 
-- (!\Mult1|mult_core|romout[1][2]~5_combout\ & (\Mult1|mult_core|romout[0][6]~6_combout\ & !\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[1][2]~5_combout\,
	datab => \Mult1|mult_core|romout[0][6]~6_combout\,
	datad => VCC,
	cin => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3\,
	combout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	cout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\);

-- Location: FF_X18_Y19_N7
\Vin_mV[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vin_mV(6));

-- Location: LCCOMB_X22_Y20_N20
\Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~12_combout\ = ((Vin_mV(6) $ (Vo_mV(6) $ (!\Add2~11\)))) # (GND)
-- \Add2~13\ = CARRY((Vin_mV(6) & ((Vo_mV(6)) # (!\Add2~11\))) # (!Vin_mV(6) & (Vo_mV(6) & !\Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Vin_mV(6),
	datab => Vo_mV(6),
	datad => VCC,
	cin => \Add2~11\,
	combout => \Add2~12_combout\,
	cout => \Add2~13\);

-- Location: FF_X28_Y18_N27
\PROTECAO_KIT|CORRENTE_VALUE[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => Iin_mA(6),
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \PROTECAO_KIT|CORRENTE_VALUE~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PROTECAO_KIT|CORRENTE_VALUE\(6));

-- Location: LCCOMB_X28_Y18_N26
\Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~12_combout\ = ((Iin_mA(6) $ (\PROTECAO_KIT|CORRENTE_VALUE\(6) $ (!\Add3~11\)))) # (GND)
-- \Add3~13\ = CARRY((Iin_mA(6) & ((\PROTECAO_KIT|CORRENTE_VALUE\(6)) # (!\Add3~11\))) # (!Iin_mA(6) & (\PROTECAO_KIT|CORRENTE_VALUE\(6) & !\Add3~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Iin_mA(6),
	datab => \PROTECAO_KIT|CORRENTE_VALUE\(6),
	datad => VCC,
	cin => \Add3~11\,
	combout => \Add3~12_combout\,
	cout => \Add3~13\);

-- Location: LCCOMB_X28_Y20_N20
\SAIDA[6]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \SAIDA[6]~36_combout\ = ((\Add2~12_combout\ $ (\Add3~12_combout\ $ (!\SAIDA[5]~35\)))) # (GND)
-- \SAIDA[6]~37\ = CARRY((\Add2~12_combout\ & ((\Add3~12_combout\) # (!\SAIDA[5]~35\))) # (!\Add2~12_combout\ & (\Add3~12_combout\ & !\SAIDA[5]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~12_combout\,
	datab => \Add3~12_combout\,
	datad => VCC,
	cin => \SAIDA[5]~35\,
	combout => \SAIDA[6]~36_combout\,
	cout => \SAIDA[6]~37\);

-- Location: FF_X28_Y20_N21
\SAIDA[6]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SAIDA[6]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SAIDA[6]~reg0_q\);

-- Location: FF_X28_Y18_N29
\PROTECAO_KIT|CORRENTE_VALUE[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => Iin_mA(7),
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \PROTECAO_KIT|CORRENTE_VALUE~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PROTECAO_KIT|CORRENTE_VALUE\(7));

-- Location: LCCOMB_X28_Y18_N28
\Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~14_combout\ = (Iin_mA(7) & ((\PROTECAO_KIT|CORRENTE_VALUE\(7) & (\Add3~13\ & VCC)) # (!\PROTECAO_KIT|CORRENTE_VALUE\(7) & (!\Add3~13\)))) # (!Iin_mA(7) & ((\PROTECAO_KIT|CORRENTE_VALUE\(7) & (!\Add3~13\)) # (!\PROTECAO_KIT|CORRENTE_VALUE\(7) & 
-- ((\Add3~13\) # (GND)))))
-- \Add3~15\ = CARRY((Iin_mA(7) & (!\PROTECAO_KIT|CORRENTE_VALUE\(7) & !\Add3~13\)) # (!Iin_mA(7) & ((!\Add3~13\) # (!\PROTECAO_KIT|CORRENTE_VALUE\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Iin_mA(7),
	datab => \PROTECAO_KIT|CORRENTE_VALUE\(7),
	datad => VCC,
	cin => \Add3~13\,
	combout => \Add3~14_combout\,
	cout => \Add3~15\);

-- Location: LCCOMB_X18_Y19_N8
\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ = (\Mult1|mult_core|romout[1][3]~7_combout\ & ((\Mult1|mult_core|romout[0][7]~combout\ & (\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\ & VCC)) # 
-- (!\Mult1|mult_core|romout[0][7]~combout\ & (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\)))) # (!\Mult1|mult_core|romout[1][3]~7_combout\ & ((\Mult1|mult_core|romout[0][7]~combout\ & (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\)) 
-- # (!\Mult1|mult_core|romout[0][7]~combout\ & ((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\ = CARRY((\Mult1|mult_core|romout[1][3]~7_combout\ & (!\Mult1|mult_core|romout[0][7]~combout\ & !\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # (!\Mult1|mult_core|romout[1][3]~7_combout\ 
-- & ((!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (!\Mult1|mult_core|romout[0][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[1][3]~7_combout\,
	datab => \Mult1|mult_core|romout[0][7]~combout\,
	datad => VCC,
	cin => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\,
	combout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	cout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\);

-- Location: FF_X18_Y19_N9
\Vin_mV[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vin_mV(7));

-- Location: LCCOMB_X22_Y20_N22
\Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~14_combout\ = (Vo_mV(7) & ((Vin_mV(7) & (\Add2~13\ & VCC)) # (!Vin_mV(7) & (!\Add2~13\)))) # (!Vo_mV(7) & ((Vin_mV(7) & (!\Add2~13\)) # (!Vin_mV(7) & ((\Add2~13\) # (GND)))))
-- \Add2~15\ = CARRY((Vo_mV(7) & (!Vin_mV(7) & !\Add2~13\)) # (!Vo_mV(7) & ((!\Add2~13\) # (!Vin_mV(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Vo_mV(7),
	datab => Vin_mV(7),
	datad => VCC,
	cin => \Add2~13\,
	combout => \Add2~14_combout\,
	cout => \Add2~15\);

-- Location: LCCOMB_X28_Y20_N22
\SAIDA[7]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \SAIDA[7]~38_combout\ = (\Add3~14_combout\ & ((\Add2~14_combout\ & (\SAIDA[6]~37\ & VCC)) # (!\Add2~14_combout\ & (!\SAIDA[6]~37\)))) # (!\Add3~14_combout\ & ((\Add2~14_combout\ & (!\SAIDA[6]~37\)) # (!\Add2~14_combout\ & ((\SAIDA[6]~37\) # (GND)))))
-- \SAIDA[7]~39\ = CARRY((\Add3~14_combout\ & (!\Add2~14_combout\ & !\SAIDA[6]~37\)) # (!\Add3~14_combout\ & ((!\SAIDA[6]~37\) # (!\Add2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~14_combout\,
	datab => \Add2~14_combout\,
	datad => VCC,
	cin => \SAIDA[6]~37\,
	combout => \SAIDA[7]~38_combout\,
	cout => \SAIDA[7]~39\);

-- Location: FF_X28_Y20_N23
\SAIDA[7]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SAIDA[7]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SAIDA[7]~reg0_q\);

-- Location: FF_X28_Y18_N31
\PROTECAO_KIT|CORRENTE_VALUE[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => Iin_mA(8),
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \PROTECAO_KIT|CORRENTE_VALUE~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PROTECAO_KIT|CORRENTE_VALUE\(8));

-- Location: LCCOMB_X28_Y18_N30
\Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~16_combout\ = ((\PROTECAO_KIT|CORRENTE_VALUE\(8) $ (Iin_mA(8) $ (!\Add3~15\)))) # (GND)
-- \Add3~17\ = CARRY((\PROTECAO_KIT|CORRENTE_VALUE\(8) & ((Iin_mA(8)) # (!\Add3~15\))) # (!\PROTECAO_KIT|CORRENTE_VALUE\(8) & (Iin_mA(8) & !\Add3~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PROTECAO_KIT|CORRENTE_VALUE\(8),
	datab => Iin_mA(8),
	datad => VCC,
	cin => \Add3~15\,
	combout => \Add3~16_combout\,
	cout => \Add3~17\);

-- Location: LCCOMB_X18_Y19_N10
\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\Mult1|mult_core|romout[1][4]~combout\ $ (\Mult1|mult_core|romout[0][8]~combout\ $ (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\Mult1|mult_core|romout[1][4]~combout\ & ((\Mult1|mult_core|romout[0][8]~combout\) # (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\))) # (!\Mult1|mult_core|romout[1][4]~combout\ & 
-- (\Mult1|mult_core|romout[0][8]~combout\ & !\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[1][4]~combout\,
	datab => \Mult1|mult_core|romout[0][8]~combout\,
	datad => VCC,
	cin => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\,
	combout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X17_Y19_N4
\Vin_mV[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Vin_mV[8]~14_combout\ = (\maVin|o_data\(8) & (\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ $ (VCC))) # (!\maVin|o_data\(8) & (\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & VCC))
-- \Vin_mV[8]~15\ = CARRY((\maVin|o_data\(8) & \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(8),
	datab => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	combout => \Vin_mV[8]~14_combout\,
	cout => \Vin_mV[8]~15\);

-- Location: FF_X17_Y19_N5
\Vin_mV[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Vin_mV[8]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vin_mV(8));

-- Location: LCCOMB_X22_Y20_N24
\Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~16_combout\ = ((Vin_mV(8) $ (Vo_mV(8) $ (!\Add2~15\)))) # (GND)
-- \Add2~17\ = CARRY((Vin_mV(8) & ((Vo_mV(8)) # (!\Add2~15\))) # (!Vin_mV(8) & (Vo_mV(8) & !\Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Vin_mV(8),
	datab => Vo_mV(8),
	datad => VCC,
	cin => \Add2~15\,
	combout => \Add2~16_combout\,
	cout => \Add2~17\);

-- Location: LCCOMB_X28_Y20_N24
\SAIDA[8]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \SAIDA[8]~40_combout\ = ((\Add3~16_combout\ $ (\Add2~16_combout\ $ (!\SAIDA[7]~39\)))) # (GND)
-- \SAIDA[8]~41\ = CARRY((\Add3~16_combout\ & ((\Add2~16_combout\) # (!\SAIDA[7]~39\))) # (!\Add3~16_combout\ & (\Add2~16_combout\ & !\SAIDA[7]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~16_combout\,
	datab => \Add2~16_combout\,
	datad => VCC,
	cin => \SAIDA[7]~39\,
	combout => \SAIDA[8]~40_combout\,
	cout => \SAIDA[8]~41\);

-- Location: FF_X28_Y20_N25
\SAIDA[8]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SAIDA[8]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SAIDA[8]~reg0_q\);

-- Location: FF_X28_Y17_N1
\PROTECAO_KIT|CORRENTE_VALUE[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => Iin_mA(9),
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \PROTECAO_KIT|CORRENTE_VALUE~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PROTECAO_KIT|CORRENTE_VALUE\(9));

-- Location: LCCOMB_X28_Y17_N0
\Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~18_combout\ = (Iin_mA(9) & ((\PROTECAO_KIT|CORRENTE_VALUE\(9) & (\Add3~17\ & VCC)) # (!\PROTECAO_KIT|CORRENTE_VALUE\(9) & (!\Add3~17\)))) # (!Iin_mA(9) & ((\PROTECAO_KIT|CORRENTE_VALUE\(9) & (!\Add3~17\)) # (!\PROTECAO_KIT|CORRENTE_VALUE\(9) & 
-- ((\Add3~17\) # (GND)))))
-- \Add3~19\ = CARRY((Iin_mA(9) & (!\PROTECAO_KIT|CORRENTE_VALUE\(9) & !\Add3~17\)) # (!Iin_mA(9) & ((!\Add3~17\) # (!\PROTECAO_KIT|CORRENTE_VALUE\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Iin_mA(9),
	datab => \PROTECAO_KIT|CORRENTE_VALUE\(9),
	datad => VCC,
	cin => \Add3~17\,
	combout => \Add3~18_combout\,
	cout => \Add3~19\);

-- Location: LCCOMB_X18_Y19_N12
\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\Mult1|mult_core|romout[1][8]~8_combout\ & ((\Mult1|mult_core|romout[0][9]~9_combout\ & (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\Mult1|mult_core|romout[0][9]~9_combout\ & ((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND))))) # (!\Mult1|mult_core|romout[1][8]~8_combout\ & ((\Mult1|mult_core|romout[0][9]~9_combout\ & 
-- (\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\Mult1|mult_core|romout[0][9]~9_combout\ & (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\))))
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\Mult1|mult_core|romout[1][8]~8_combout\ & ((!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\Mult1|mult_core|romout[0][9]~9_combout\))) # 
-- (!\Mult1|mult_core|romout[1][8]~8_combout\ & (!\Mult1|mult_core|romout[0][9]~9_combout\ & !\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[1][8]~8_combout\,
	datab => \Mult1|mult_core|romout[0][9]~9_combout\,
	datad => VCC,
	cin => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X17_Y19_N6
\Vin_mV[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Vin_mV[9]~16_combout\ = (\Mult1|mult_core|romout[2][1]~10_combout\ & ((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (\Vin_mV[8]~15\ & VCC)) # (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\Vin_mV[8]~15\)))) 
-- # (!\Mult1|mult_core|romout[2][1]~10_combout\ & ((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\Vin_mV[8]~15\)) # (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\Vin_mV[8]~15\) # (GND)))))
-- \Vin_mV[9]~17\ = CARRY((\Mult1|mult_core|romout[2][1]~10_combout\ & (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & !\Vin_mV[8]~15\)) # (!\Mult1|mult_core|romout[2][1]~10_combout\ & ((!\Vin_mV[8]~15\) # 
-- (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[2][1]~10_combout\,
	datab => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \Vin_mV[8]~15\,
	combout => \Vin_mV[9]~16_combout\,
	cout => \Vin_mV[9]~17\);

-- Location: FF_X17_Y19_N7
\Vin_mV[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Vin_mV[9]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vin_mV(9));

-- Location: LCCOMB_X22_Y20_N26
\Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~18_combout\ = (Vin_mV(9) & ((Vo_mV(9) & (\Add2~17\ & VCC)) # (!Vo_mV(9) & (!\Add2~17\)))) # (!Vin_mV(9) & ((Vo_mV(9) & (!\Add2~17\)) # (!Vo_mV(9) & ((\Add2~17\) # (GND)))))
-- \Add2~19\ = CARRY((Vin_mV(9) & (!Vo_mV(9) & !\Add2~17\)) # (!Vin_mV(9) & ((!\Add2~17\) # (!Vo_mV(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Vin_mV(9),
	datab => Vo_mV(9),
	datad => VCC,
	cin => \Add2~17\,
	combout => \Add2~18_combout\,
	cout => \Add2~19\);

-- Location: LCCOMB_X28_Y20_N26
\SAIDA[9]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \SAIDA[9]~42_combout\ = (\Add3~18_combout\ & ((\Add2~18_combout\ & (\SAIDA[8]~41\ & VCC)) # (!\Add2~18_combout\ & (!\SAIDA[8]~41\)))) # (!\Add3~18_combout\ & ((\Add2~18_combout\ & (!\SAIDA[8]~41\)) # (!\Add2~18_combout\ & ((\SAIDA[8]~41\) # (GND)))))
-- \SAIDA[9]~43\ = CARRY((\Add3~18_combout\ & (!\Add2~18_combout\ & !\SAIDA[8]~41\)) # (!\Add3~18_combout\ & ((!\SAIDA[8]~41\) # (!\Add2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~18_combout\,
	datab => \Add2~18_combout\,
	datad => VCC,
	cin => \SAIDA[8]~41\,
	combout => \SAIDA[9]~42_combout\,
	cout => \SAIDA[9]~43\);

-- Location: FF_X28_Y20_N27
\SAIDA[9]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SAIDA[9]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SAIDA[9]~reg0_q\);

-- Location: LCCOMB_X18_Y19_N14
\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\Mult1|mult_core|romout[1][6]~11_combout\ $ (\Mult1|mult_core|romout[0][10]~12_combout\ $ (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\Mult1|mult_core|romout[1][6]~11_combout\ & ((\Mult1|mult_core|romout[0][10]~12_combout\) # (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\Mult1|mult_core|romout[1][6]~11_combout\ & (\Mult1|mult_core|romout[0][10]~12_combout\ & !\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[1][6]~11_combout\,
	datab => \Mult1|mult_core|romout[0][10]~12_combout\,
	datad => VCC,
	cin => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X17_Y19_N8
\Vin_mV[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Vin_mV[10]~18_combout\ = ((\Mult1|mult_core|romout[2][2]~13_combout\ $ (\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (!\Vin_mV[9]~17\)))) # (GND)
-- \Vin_mV[10]~19\ = CARRY((\Mult1|mult_core|romout[2][2]~13_combout\ & ((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # (!\Vin_mV[9]~17\))) # (!\Mult1|mult_core|romout[2][2]~13_combout\ & 
-- (\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & !\Vin_mV[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[2][2]~13_combout\,
	datab => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \Vin_mV[9]~17\,
	combout => \Vin_mV[10]~18_combout\,
	cout => \Vin_mV[10]~19\);

-- Location: FF_X17_Y19_N9
\Vin_mV[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Vin_mV[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vin_mV(10));

-- Location: LCCOMB_X22_Y20_N28
\Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~20_combout\ = ((Vo_mV(10) $ (Vin_mV(10) $ (!\Add2~19\)))) # (GND)
-- \Add2~21\ = CARRY((Vo_mV(10) & ((Vin_mV(10)) # (!\Add2~19\))) # (!Vo_mV(10) & (Vin_mV(10) & !\Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Vo_mV(10),
	datab => Vin_mV(10),
	datad => VCC,
	cin => \Add2~19\,
	combout => \Add2~20_combout\,
	cout => \Add2~21\);

-- Location: FF_X28_Y17_N3
\PROTECAO_KIT|CORRENTE_VALUE[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => Iin_mA(10),
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \PROTECAO_KIT|CORRENTE_VALUE~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PROTECAO_KIT|CORRENTE_VALUE\(10));

-- Location: LCCOMB_X28_Y17_N2
\Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~20_combout\ = ((\PROTECAO_KIT|CORRENTE_VALUE\(10) $ (Iin_mA(10) $ (!\Add3~19\)))) # (GND)
-- \Add3~21\ = CARRY((\PROTECAO_KIT|CORRENTE_VALUE\(10) & ((Iin_mA(10)) # (!\Add3~19\))) # (!\PROTECAO_KIT|CORRENTE_VALUE\(10) & (Iin_mA(10) & !\Add3~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PROTECAO_KIT|CORRENTE_VALUE\(10),
	datab => Iin_mA(10),
	datad => VCC,
	cin => \Add3~19\,
	combout => \Add3~20_combout\,
	cout => \Add3~21\);

-- Location: LCCOMB_X28_Y20_N28
\SAIDA[10]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \SAIDA[10]~44_combout\ = ((\Add2~20_combout\ $ (\Add3~20_combout\ $ (!\SAIDA[9]~43\)))) # (GND)
-- \SAIDA[10]~45\ = CARRY((\Add2~20_combout\ & ((\Add3~20_combout\) # (!\SAIDA[9]~43\))) # (!\Add2~20_combout\ & (\Add3~20_combout\ & !\SAIDA[9]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~20_combout\,
	datab => \Add3~20_combout\,
	datad => VCC,
	cin => \SAIDA[9]~43\,
	combout => \SAIDA[10]~44_combout\,
	cout => \SAIDA[10]~45\);

-- Location: FF_X28_Y20_N29
\SAIDA[10]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SAIDA[10]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SAIDA[10]~reg0_q\);

-- Location: FF_X28_Y17_N5
\PROTECAO_KIT|CORRENTE_VALUE[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => Iin_mA(11),
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \PROTECAO_KIT|CORRENTE_VALUE~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PROTECAO_KIT|CORRENTE_VALUE\(11));

-- Location: LCCOMB_X28_Y17_N4
\Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~22_combout\ = (Iin_mA(11) & ((\PROTECAO_KIT|CORRENTE_VALUE\(11) & (\Add3~21\ & VCC)) # (!\PROTECAO_KIT|CORRENTE_VALUE\(11) & (!\Add3~21\)))) # (!Iin_mA(11) & ((\PROTECAO_KIT|CORRENTE_VALUE\(11) & (!\Add3~21\)) # (!\PROTECAO_KIT|CORRENTE_VALUE\(11) & 
-- ((\Add3~21\) # (GND)))))
-- \Add3~23\ = CARRY((Iin_mA(11) & (!\PROTECAO_KIT|CORRENTE_VALUE\(11) & !\Add3~21\)) # (!Iin_mA(11) & ((!\Add3~21\) # (!\PROTECAO_KIT|CORRENTE_VALUE\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Iin_mA(11),
	datab => \PROTECAO_KIT|CORRENTE_VALUE\(11),
	datad => VCC,
	cin => \Add3~21\,
	combout => \Add3~22_combout\,
	cout => \Add3~23\);

-- Location: LCCOMB_X18_Y19_N16
\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\Mult1|mult_core|romout[1][7]~combout\ & ((\Mult1|mult_core|romout[0][11]~14_combout\ & (\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\Mult1|mult_core|romout[0][11]~14_combout\ & (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\Mult1|mult_core|romout[1][7]~combout\ & ((\Mult1|mult_core|romout[0][11]~14_combout\ & 
-- (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\Mult1|mult_core|romout[0][11]~14_combout\ & ((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\Mult1|mult_core|romout[1][7]~combout\ & (!\Mult1|mult_core|romout[0][11]~14_combout\ & !\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\Mult1|mult_core|romout[1][7]~combout\ & ((!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\Mult1|mult_core|romout[0][11]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[1][7]~combout\,
	datab => \Mult1|mult_core|romout[0][11]~14_combout\,
	datad => VCC,
	cin => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X17_Y19_N10
\Vin_mV[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Vin_mV[11]~20_combout\ = (\Mult1|mult_core|romout[2][3]~15_combout\ & ((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (\Vin_mV[10]~19\ & VCC)) # (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- (!\Vin_mV[10]~19\)))) # (!\Mult1|mult_core|romout[2][3]~15_combout\ & ((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\Vin_mV[10]~19\)) # (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\Vin_mV[10]~19\) # 
-- (GND)))))
-- \Vin_mV[11]~21\ = CARRY((\Mult1|mult_core|romout[2][3]~15_combout\ & (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & !\Vin_mV[10]~19\)) # (!\Mult1|mult_core|romout[2][3]~15_combout\ & ((!\Vin_mV[10]~19\) # 
-- (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[2][3]~15_combout\,
	datab => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \Vin_mV[10]~19\,
	combout => \Vin_mV[11]~20_combout\,
	cout => \Vin_mV[11]~21\);

-- Location: FF_X17_Y19_N11
\Vin_mV[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Vin_mV[11]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vin_mV(11));

-- Location: LCCOMB_X22_Y20_N30
\Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~22_combout\ = (Vin_mV(11) & ((Vo_mV(11) & (\Add2~21\ & VCC)) # (!Vo_mV(11) & (!\Add2~21\)))) # (!Vin_mV(11) & ((Vo_mV(11) & (!\Add2~21\)) # (!Vo_mV(11) & ((\Add2~21\) # (GND)))))
-- \Add2~23\ = CARRY((Vin_mV(11) & (!Vo_mV(11) & !\Add2~21\)) # (!Vin_mV(11) & ((!\Add2~21\) # (!Vo_mV(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Vin_mV(11),
	datab => Vo_mV(11),
	datad => VCC,
	cin => \Add2~21\,
	combout => \Add2~22_combout\,
	cout => \Add2~23\);

-- Location: LCCOMB_X28_Y20_N30
\SAIDA[11]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \SAIDA[11]~46_combout\ = (\Add3~22_combout\ & ((\Add2~22_combout\ & (\SAIDA[10]~45\ & VCC)) # (!\Add2~22_combout\ & (!\SAIDA[10]~45\)))) # (!\Add3~22_combout\ & ((\Add2~22_combout\ & (!\SAIDA[10]~45\)) # (!\Add2~22_combout\ & ((\SAIDA[10]~45\) # (GND)))))
-- \SAIDA[11]~47\ = CARRY((\Add3~22_combout\ & (!\Add2~22_combout\ & !\SAIDA[10]~45\)) # (!\Add3~22_combout\ & ((!\SAIDA[10]~45\) # (!\Add2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~22_combout\,
	datab => \Add2~22_combout\,
	datad => VCC,
	cin => \SAIDA[10]~45\,
	combout => \SAIDA[11]~46_combout\,
	cout => \SAIDA[11]~47\);

-- Location: FF_X28_Y20_N31
\SAIDA[11]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SAIDA[11]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SAIDA[11]~reg0_q\);

-- Location: LCCOMB_X14_Y16_N30
\maVin|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|Add0~30_combout\ = \maVin|Add0~29\ $ (\maVin|r_acc\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \maVin|r_acc\(15),
	cin => \maVin|Add0~29\,
	combout => \maVin|Add0~30_combout\);

-- Location: LCCOMB_X13_Y16_N30
\maVin|r_acc[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|r_acc[15]~46_combout\ = \maVin|Add0~30_combout\ $ (!\maVin|r_acc[14]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|Add0~30_combout\,
	cin => \maVin|r_acc[14]~45\,
	combout => \maVin|r_acc[15]~46_combout\);

-- Location: FF_X13_Y16_N31
\maVin|r_acc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVin|r_acc[15]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVin|r_acc\(15));

-- Location: LCCOMB_X16_Y19_N0
\maVin|o_data[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \maVin|o_data[12]~feeder_combout\ = \maVin|r_acc\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \maVin|r_acc\(15),
	combout => \maVin|o_data[12]~feeder_combout\);

-- Location: FF_X16_Y19_N1
\maVin|o_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PWM1|pwmA|ADC_clk~clkctrl_outclk\,
	d => \maVin|o_data[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \maVin|o_data\(12));

-- Location: LCCOMB_X16_Y19_N10
\Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~0_combout\ = \maVin|o_data\(11) $ (\maVin|o_data\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \maVin|o_data\(11),
	datad => \maVin|o_data\(12),
	combout => \Add0~0_combout\);

-- Location: LCCOMB_X14_Y20_N4
\Mult1|mult_core|romout[2][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[2][4]~combout\ = (\maVin|o_data\(9) & ((\maVin|o_data\(11) & ((\maVin|o_data\(8)) # (!\maVin|o_data\(10)))) # (!\maVin|o_data\(11) & ((\maVin|o_data\(10)))))) # (!\maVin|o_data\(9) & ((\maVin|o_data\(8) & ((!\maVin|o_data\(10)) # 
-- (!\maVin|o_data\(11)))) # (!\maVin|o_data\(8) & (!\maVin|o_data\(11) & !\maVin|o_data\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(8),
	datab => \maVin|o_data\(9),
	datac => \maVin|o_data\(11),
	datad => \maVin|o_data\(10),
	combout => \Mult1|mult_core|romout[2][4]~combout\);

-- Location: LCCOMB_X16_Y19_N12
\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\Add0~0_combout\ & (\Mult1|mult_core|romout[2][4]~combout\ & VCC)) # (!\Add0~0_combout\ & (\Mult1|mult_core|romout[2][4]~combout\ $ (VCC)))
-- \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((!\Add0~0_combout\ & \Mult1|mult_core|romout[2][4]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~0_combout\,
	datab => \Mult1|mult_core|romout[2][4]~combout\,
	datad => VCC,
	combout => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X18_Y19_N18
\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = (\Mult1|mult_core|romout[1][8]~combout\ & (\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\ $ (GND))) # (!\Mult1|mult_core|romout[1][8]~combout\ & 
-- (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\ & VCC))
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\Mult1|mult_core|romout[1][8]~combout\ & !\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mult1|mult_core|romout[1][8]~combout\,
	datad => VCC,
	cin => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X17_Y19_N12
\Vin_mV[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Vin_mV[12]~22_combout\ = ((\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ (\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ (!\Vin_mV[11]~21\)))) # (GND)
-- \Vin_mV[12]~23\ = CARRY((\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & ((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # (!\Vin_mV[11]~21\))) # (!\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & 
-- (\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & !\Vin_mV[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datab => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \Vin_mV[11]~21\,
	combout => \Vin_mV[12]~22_combout\,
	cout => \Vin_mV[12]~23\);

-- Location: FF_X17_Y19_N13
\Vin_mV[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Vin_mV[12]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vin_mV(12));

-- Location: LCCOMB_X22_Y19_N0
\Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~24_combout\ = ((Vin_mV(12) $ (Vo_mV(12) $ (!\Add2~23\)))) # (GND)
-- \Add2~25\ = CARRY((Vin_mV(12) & ((Vo_mV(12)) # (!\Add2~23\))) # (!Vin_mV(12) & (Vo_mV(12) & !\Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Vin_mV(12),
	datab => Vo_mV(12),
	datad => VCC,
	cin => \Add2~23\,
	combout => \Add2~24_combout\,
	cout => \Add2~25\);

-- Location: FF_X28_Y17_N7
\PROTECAO_KIT|CORRENTE_VALUE[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => Iin_mA(12),
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \PROTECAO_KIT|CORRENTE_VALUE~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PROTECAO_KIT|CORRENTE_VALUE\(12));

-- Location: LCCOMB_X28_Y17_N6
\Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~24_combout\ = ((\PROTECAO_KIT|CORRENTE_VALUE\(12) $ (Iin_mA(12) $ (!\Add3~23\)))) # (GND)
-- \Add3~25\ = CARRY((\PROTECAO_KIT|CORRENTE_VALUE\(12) & ((Iin_mA(12)) # (!\Add3~23\))) # (!\PROTECAO_KIT|CORRENTE_VALUE\(12) & (Iin_mA(12) & !\Add3~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PROTECAO_KIT|CORRENTE_VALUE\(12),
	datab => Iin_mA(12),
	datad => VCC,
	cin => \Add3~23\,
	combout => \Add3~24_combout\,
	cout => \Add3~25\);

-- Location: LCCOMB_X28_Y19_N0
\SAIDA[12]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \SAIDA[12]~48_combout\ = ((\Add2~24_combout\ $ (\Add3~24_combout\ $ (!\SAIDA[11]~47\)))) # (GND)
-- \SAIDA[12]~49\ = CARRY((\Add2~24_combout\ & ((\Add3~24_combout\) # (!\SAIDA[11]~47\))) # (!\Add2~24_combout\ & (\Add3~24_combout\ & !\SAIDA[11]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~24_combout\,
	datab => \Add3~24_combout\,
	datad => VCC,
	cin => \SAIDA[11]~47\,
	combout => \SAIDA[12]~48_combout\,
	cout => \SAIDA[12]~49\);

-- Location: FF_X28_Y19_N1
\SAIDA[12]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SAIDA[12]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SAIDA[12]~reg0_q\);

-- Location: LCCOMB_X18_Y19_N20
\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\Mult1|mult_core|romout[1][9]~16_combout\ & (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\Mult1|mult_core|romout[1][9]~16_combout\ & 
-- ((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\Mult1|mult_core|romout[1][9]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mult1|mult_core|romout[1][9]~16_combout\,
	datad => VCC,
	cin => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X14_Y20_N22
\Mult1|mult_core|romout[2][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[2][5]~combout\ = (\maVin|o_data\(8) & ((\maVin|o_data\(11) & (\maVin|o_data\(9) & \maVin|o_data\(10))) # (!\maVin|o_data\(11) & ((!\maVin|o_data\(10)))))) # (!\maVin|o_data\(8) & ((\maVin|o_data\(9) & ((\maVin|o_data\(11)) # 
-- (\maVin|o_data\(10)))) # (!\maVin|o_data\(9) & (\maVin|o_data\(11) & \maVin|o_data\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(8),
	datab => \maVin|o_data\(9),
	datac => \maVin|o_data\(11),
	datad => \maVin|o_data\(10),
	combout => \Mult1|mult_core|romout[2][5]~combout\);

-- Location: LCCOMB_X16_Y19_N14
\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\Mult1|mult_core|romout[2][5]~combout\ & (!\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\Mult1|mult_core|romout[2][5]~combout\ & 
-- ((\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))
-- \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((!\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\Mult1|mult_core|romout[2][5]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mult1|mult_core|romout[2][5]~combout\,
	datad => VCC,
	cin => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X17_Y19_N14
\Vin_mV[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Vin_mV[13]~24_combout\ = (\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (\Vin_mV[12]~23\ & VCC)) # (!\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ 
-- & (!\Vin_mV[12]~23\)))) # (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\Vin_mV[12]~23\)) # (!\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- ((\Vin_mV[12]~23\) # (GND)))))
-- \Vin_mV[13]~25\ = CARRY((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & !\Vin_mV[12]~23\)) # (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- ((!\Vin_mV[12]~23\) # (!\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datab => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \Vin_mV[12]~23\,
	combout => \Vin_mV[13]~24_combout\,
	cout => \Vin_mV[13]~25\);

-- Location: FF_X17_Y19_N15
\Vin_mV[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Vin_mV[13]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vin_mV(13));

-- Location: LCCOMB_X22_Y19_N2
\Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~26_combout\ = (Vin_mV(13) & ((Vo_mV(13) & (\Add2~25\ & VCC)) # (!Vo_mV(13) & (!\Add2~25\)))) # (!Vin_mV(13) & ((Vo_mV(13) & (!\Add2~25\)) # (!Vo_mV(13) & ((\Add2~25\) # (GND)))))
-- \Add2~27\ = CARRY((Vin_mV(13) & (!Vo_mV(13) & !\Add2~25\)) # (!Vin_mV(13) & ((!\Add2~25\) # (!Vo_mV(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Vin_mV(13),
	datab => Vo_mV(13),
	datad => VCC,
	cin => \Add2~25\,
	combout => \Add2~26_combout\,
	cout => \Add2~27\);

-- Location: FF_X28_Y17_N9
\PROTECAO_KIT|CORRENTE_VALUE[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => Iin_mA(13),
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \PROTECAO_KIT|CORRENTE_VALUE~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PROTECAO_KIT|CORRENTE_VALUE\(13));

-- Location: LCCOMB_X28_Y17_N8
\Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~26_combout\ = (Iin_mA(13) & ((\PROTECAO_KIT|CORRENTE_VALUE\(13) & (\Add3~25\ & VCC)) # (!\PROTECAO_KIT|CORRENTE_VALUE\(13) & (!\Add3~25\)))) # (!Iin_mA(13) & ((\PROTECAO_KIT|CORRENTE_VALUE\(13) & (!\Add3~25\)) # (!\PROTECAO_KIT|CORRENTE_VALUE\(13) & 
-- ((\Add3~25\) # (GND)))))
-- \Add3~27\ = CARRY((Iin_mA(13) & (!\PROTECAO_KIT|CORRENTE_VALUE\(13) & !\Add3~25\)) # (!Iin_mA(13) & ((!\Add3~25\) # (!\PROTECAO_KIT|CORRENTE_VALUE\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Iin_mA(13),
	datab => \PROTECAO_KIT|CORRENTE_VALUE\(13),
	datad => VCC,
	cin => \Add3~25\,
	combout => \Add3~26_combout\,
	cout => \Add3~27\);

-- Location: LCCOMB_X28_Y19_N2
\SAIDA[13]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \SAIDA[13]~50_combout\ = (\Add2~26_combout\ & ((\Add3~26_combout\ & (\SAIDA[12]~49\ & VCC)) # (!\Add3~26_combout\ & (!\SAIDA[12]~49\)))) # (!\Add2~26_combout\ & ((\Add3~26_combout\ & (!\SAIDA[12]~49\)) # (!\Add3~26_combout\ & ((\SAIDA[12]~49\) # (GND)))))
-- \SAIDA[13]~51\ = CARRY((\Add2~26_combout\ & (!\Add3~26_combout\ & !\SAIDA[12]~49\)) # (!\Add2~26_combout\ & ((!\SAIDA[12]~49\) # (!\Add3~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~26_combout\,
	datab => \Add3~26_combout\,
	datad => VCC,
	cin => \SAIDA[12]~49\,
	combout => \SAIDA[13]~50_combout\,
	cout => \SAIDA[13]~51\);

-- Location: FF_X28_Y19_N3
\SAIDA[13]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SAIDA[13]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SAIDA[13]~reg0_q\);

-- Location: FF_X28_Y17_N11
\PROTECAO_KIT|CORRENTE_VALUE[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => Iin_mA(14),
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \PROTECAO_KIT|CORRENTE_VALUE~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PROTECAO_KIT|CORRENTE_VALUE\(14));

-- Location: LCCOMB_X28_Y17_N10
\Add3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~28_combout\ = ((\PROTECAO_KIT|CORRENTE_VALUE\(14) $ (Iin_mA(14) $ (!\Add3~27\)))) # (GND)
-- \Add3~29\ = CARRY((\PROTECAO_KIT|CORRENTE_VALUE\(14) & ((Iin_mA(14)) # (!\Add3~27\))) # (!\PROTECAO_KIT|CORRENTE_VALUE\(14) & (Iin_mA(14) & !\Add3~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PROTECAO_KIT|CORRENTE_VALUE\(14),
	datab => Iin_mA(14),
	datad => VCC,
	cin => \Add3~27\,
	combout => \Add3~28_combout\,
	cout => \Add3~29\);

-- Location: LCCOMB_X14_Y20_N24
\Mult1|mult_core|romout[2][6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[2][6]~18_combout\ = (\maVin|o_data\(8) & ((\maVin|o_data\(9) & ((\maVin|o_data\(10)) # (!\maVin|o_data\(11)))) # (!\maVin|o_data\(9) & (\maVin|o_data\(11))))) # (!\maVin|o_data\(8) & ((\maVin|o_data\(9) & (!\maVin|o_data\(11) & 
-- \maVin|o_data\(10))) # (!\maVin|o_data\(9) & ((\maVin|o_data\(10)) # (!\maVin|o_data\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110100101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(8),
	datab => \maVin|o_data\(9),
	datac => \maVin|o_data\(11),
	datad => \maVin|o_data\(10),
	combout => \Mult1|mult_core|romout[2][6]~18_combout\);

-- Location: LCCOMB_X16_Y19_N16
\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\Add0~0_combout\ $ (\Mult1|mult_core|romout[2][6]~18_combout\ $ (\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\Add0~0_combout\ & (\Mult1|mult_core|romout[2][6]~18_combout\ & !\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~3\)) # (!\Add0~0_combout\ & ((\Mult1|mult_core|romout[2][6]~18_combout\) 
-- # (!\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~0_combout\,
	datab => \Mult1|mult_core|romout[2][6]~18_combout\,
	datad => VCC,
	cin => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X18_Y19_N22
\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = (\Mult1|mult_core|romout[1][10]~17_combout\ & (\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (GND))) # (!\Mult1|mult_core|romout[1][10]~17_combout\ & 
-- (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ & VCC))
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\Mult1|mult_core|romout[1][10]~17_combout\ & !\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[1][10]~17_combout\,
	datad => VCC,
	cin => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X17_Y19_N16
\Vin_mV[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Vin_mV[14]~26_combout\ = ((\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ (\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (!\Vin_mV[13]~25\)))) # (GND)
-- \Vin_mV[14]~27\ = CARRY((\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & ((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\) # (!\Vin_mV[13]~25\))) # (!\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & 
-- (\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & !\Vin_mV[13]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datab => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \Vin_mV[13]~25\,
	combout => \Vin_mV[14]~26_combout\,
	cout => \Vin_mV[14]~27\);

-- Location: FF_X17_Y19_N17
\Vin_mV[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Vin_mV[14]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vin_mV(14));

-- Location: LCCOMB_X22_Y19_N4
\Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~28_combout\ = ((Vin_mV(14) $ (Vo_mV(14) $ (!\Add2~27\)))) # (GND)
-- \Add2~29\ = CARRY((Vin_mV(14) & ((Vo_mV(14)) # (!\Add2~27\))) # (!Vin_mV(14) & (Vo_mV(14) & !\Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Vin_mV(14),
	datab => Vo_mV(14),
	datad => VCC,
	cin => \Add2~27\,
	combout => \Add2~28_combout\,
	cout => \Add2~29\);

-- Location: LCCOMB_X28_Y19_N4
\SAIDA[14]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \SAIDA[14]~52_combout\ = ((\Add3~28_combout\ $ (\Add2~28_combout\ $ (!\SAIDA[13]~51\)))) # (GND)
-- \SAIDA[14]~53\ = CARRY((\Add3~28_combout\ & ((\Add2~28_combout\) # (!\SAIDA[13]~51\))) # (!\Add3~28_combout\ & (\Add2~28_combout\ & !\SAIDA[13]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~28_combout\,
	datab => \Add2~28_combout\,
	datad => VCC,
	cin => \SAIDA[13]~51\,
	combout => \SAIDA[14]~52_combout\,
	cout => \SAIDA[14]~53\);

-- Location: FF_X28_Y19_N5
\SAIDA[14]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SAIDA[14]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SAIDA[14]~reg0_q\);

-- Location: LCCOMB_X14_Y20_N18
\Mult1|mult_core|romout[2][7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[2][7]~combout\ = (\maVin|o_data\(9) & ((\maVin|o_data\(8) & ((\maVin|o_data\(11)) # (\maVin|o_data\(10)))) # (!\maVin|o_data\(8) & ((!\maVin|o_data\(10)) # (!\maVin|o_data\(11)))))) # (!\maVin|o_data\(9) & (!\maVin|o_data\(10) & 
-- ((\maVin|o_data\(8)) # (!\maVin|o_data\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(8),
	datab => \maVin|o_data\(9),
	datac => \maVin|o_data\(11),
	datad => \maVin|o_data\(10),
	combout => \Mult1|mult_core|romout[2][7]~combout\);

-- Location: LCCOMB_X16_Y19_N18
\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\Mult1|mult_core|romout[2][7]~combout\ & (!\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\Mult1|mult_core|romout[2][7]~combout\ & 
-- ((\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND)))
-- \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((!\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\Mult1|mult_core|romout[2][7]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mult1|mult_core|romout[2][7]~combout\,
	datad => VCC,
	cin => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: LCCOMB_X18_Y19_N24
\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\Mult1|mult_core|romout[1][11]~19_combout\ & (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\Mult1|mult_core|romout[1][11]~19_combout\ & 
-- ((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\Mult1|mult_core|romout[1][11]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[1][11]~19_combout\,
	datad => VCC,
	cin => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X17_Y19_N18
\Vin_mV[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Vin_mV[15]~28_combout\ = (\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (\Vin_mV[14]~27\ & VCC)) # (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ 
-- & (!\Vin_mV[14]~27\)))) # (!\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\Vin_mV[14]~27\)) # (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- ((\Vin_mV[14]~27\) # (GND)))))
-- \Vin_mV[15]~29\ = CARRY((\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & !\Vin_mV[14]~27\)) # (!\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & 
-- ((!\Vin_mV[14]~27\) # (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datab => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \Vin_mV[14]~27\,
	combout => \Vin_mV[15]~28_combout\,
	cout => \Vin_mV[15]~29\);

-- Location: FF_X17_Y19_N19
\Vin_mV[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Vin_mV[15]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vin_mV(15));

-- Location: LCCOMB_X22_Y19_N6
\Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~30_combout\ = (Vo_mV(15) & ((Vin_mV(15) & (\Add2~29\ & VCC)) # (!Vin_mV(15) & (!\Add2~29\)))) # (!Vo_mV(15) & ((Vin_mV(15) & (!\Add2~29\)) # (!Vin_mV(15) & ((\Add2~29\) # (GND)))))
-- \Add2~31\ = CARRY((Vo_mV(15) & (!Vin_mV(15) & !\Add2~29\)) # (!Vo_mV(15) & ((!\Add2~29\) # (!Vin_mV(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Vo_mV(15),
	datab => Vin_mV(15),
	datad => VCC,
	cin => \Add2~29\,
	combout => \Add2~30_combout\,
	cout => \Add2~31\);

-- Location: FF_X28_Y17_N13
\PROTECAO_KIT|CORRENTE_VALUE[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => Iin_mA(15),
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \PROTECAO_KIT|CORRENTE_VALUE~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PROTECAO_KIT|CORRENTE_VALUE\(15));

-- Location: LCCOMB_X28_Y17_N12
\Add3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~30_combout\ = (Iin_mA(15) & ((\PROTECAO_KIT|CORRENTE_VALUE\(15) & (\Add3~29\ & VCC)) # (!\PROTECAO_KIT|CORRENTE_VALUE\(15) & (!\Add3~29\)))) # (!Iin_mA(15) & ((\PROTECAO_KIT|CORRENTE_VALUE\(15) & (!\Add3~29\)) # (!\PROTECAO_KIT|CORRENTE_VALUE\(15) & 
-- ((\Add3~29\) # (GND)))))
-- \Add3~31\ = CARRY((Iin_mA(15) & (!\PROTECAO_KIT|CORRENTE_VALUE\(15) & !\Add3~29\)) # (!Iin_mA(15) & ((!\Add3~29\) # (!\PROTECAO_KIT|CORRENTE_VALUE\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Iin_mA(15),
	datab => \PROTECAO_KIT|CORRENTE_VALUE\(15),
	datad => VCC,
	cin => \Add3~29\,
	combout => \Add3~30_combout\,
	cout => \Add3~31\);

-- Location: LCCOMB_X28_Y19_N6
\SAIDA[15]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \SAIDA[15]~54_combout\ = (\Add2~30_combout\ & ((\Add3~30_combout\ & (\SAIDA[14]~53\ & VCC)) # (!\Add3~30_combout\ & (!\SAIDA[14]~53\)))) # (!\Add2~30_combout\ & ((\Add3~30_combout\ & (!\SAIDA[14]~53\)) # (!\Add3~30_combout\ & ((\SAIDA[14]~53\) # (GND)))))
-- \SAIDA[15]~55\ = CARRY((\Add2~30_combout\ & (!\Add3~30_combout\ & !\SAIDA[14]~53\)) # (!\Add2~30_combout\ & ((!\SAIDA[14]~53\) # (!\Add3~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~30_combout\,
	datab => \Add3~30_combout\,
	datad => VCC,
	cin => \SAIDA[14]~53\,
	combout => \SAIDA[15]~54_combout\,
	cout => \SAIDA[15]~55\);

-- Location: FF_X28_Y19_N7
\SAIDA[15]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SAIDA[15]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SAIDA[15]~reg0_q\);

-- Location: LCCOMB_X18_Y19_N26
\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = !\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\);

-- Location: LCCOMB_X14_Y20_N20
\Mult1|mult_core|romout[2][8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[2][8]~combout\ = (\maVin|o_data\(8) & (\maVin|o_data\(11) $ (((!\maVin|o_data\(10)) # (!\maVin|o_data\(9)))))) # (!\maVin|o_data\(8) & ((\maVin|o_data\(9) & ((\maVin|o_data\(11)) # (\maVin|o_data\(10)))) # (!\maVin|o_data\(9) & 
-- (\maVin|o_data\(11) & \maVin|o_data\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(8),
	datab => \maVin|o_data\(9),
	datac => \maVin|o_data\(11),
	datad => \maVin|o_data\(10),
	combout => \Mult1|mult_core|romout[2][8]~combout\);

-- Location: LCCOMB_X16_Y19_N20
\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = (\Mult1|mult_core|romout[2][8]~combout\ & (\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~7\ $ (GND))) # (!\Mult1|mult_core|romout[2][8]~combout\ & 
-- (!\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~7\ & VCC))
-- \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\Mult1|mult_core|romout[2][8]~combout\ & !\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[2][8]~combout\,
	datad => VCC,
	cin => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X17_Y19_N20
\Vin_mV[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Vin_mV[16]~30_combout\ = ((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ (\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ $ (!\Vin_mV[15]~29\)))) # (GND)
-- \Vin_mV[16]~31\ = CARRY((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\) # (!\Vin_mV[15]~29\))) # (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- (\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & !\Vin_mV[15]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \Vin_mV[15]~29\,
	combout => \Vin_mV[16]~30_combout\,
	cout => \Vin_mV[16]~31\);

-- Location: FF_X17_Y19_N21
\Vin_mV[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Vin_mV[16]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vin_mV(16));

-- Location: LCCOMB_X22_Y19_N8
\Add2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~32_combout\ = ((Vin_mV(16) $ (Vo_mV(16) $ (!\Add2~31\)))) # (GND)
-- \Add2~33\ = CARRY((Vin_mV(16) & ((Vo_mV(16)) # (!\Add2~31\))) # (!Vin_mV(16) & (Vo_mV(16) & !\Add2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Vin_mV(16),
	datab => Vo_mV(16),
	datad => VCC,
	cin => \Add2~31\,
	combout => \Add2~32_combout\,
	cout => \Add2~33\);

-- Location: FF_X28_Y17_N15
\PROTECAO_KIT|CORRENTE_VALUE[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => Iin_mA(16),
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \PROTECAO_KIT|CORRENTE_VALUE~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PROTECAO_KIT|CORRENTE_VALUE\(16));

-- Location: LCCOMB_X28_Y17_N14
\Add3~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~32_combout\ = ((Iin_mA(16) $ (\PROTECAO_KIT|CORRENTE_VALUE\(16) $ (!\Add3~31\)))) # (GND)
-- \Add3~33\ = CARRY((Iin_mA(16) & ((\PROTECAO_KIT|CORRENTE_VALUE\(16)) # (!\Add3~31\))) # (!Iin_mA(16) & (\PROTECAO_KIT|CORRENTE_VALUE\(16) & !\Add3~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Iin_mA(16),
	datab => \PROTECAO_KIT|CORRENTE_VALUE\(16),
	datad => VCC,
	cin => \Add3~31\,
	combout => \Add3~32_combout\,
	cout => \Add3~33\);

-- Location: LCCOMB_X28_Y19_N8
\SAIDA[16]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \SAIDA[16]~56_combout\ = ((\Add2~32_combout\ $ (\Add3~32_combout\ $ (!\SAIDA[15]~55\)))) # (GND)
-- \SAIDA[16]~57\ = CARRY((\Add2~32_combout\ & ((\Add3~32_combout\) # (!\SAIDA[15]~55\))) # (!\Add2~32_combout\ & (\Add3~32_combout\ & !\SAIDA[15]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~32_combout\,
	datab => \Add3~32_combout\,
	datad => VCC,
	cin => \SAIDA[15]~55\,
	combout => \SAIDA[16]~56_combout\,
	cout => \SAIDA[16]~57\);

-- Location: FF_X28_Y19_N9
\SAIDA[16]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SAIDA[16]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SAIDA[16]~reg0_q\);

-- Location: FF_X28_Y17_N19
\PROTECAO_KIT|CORRENTE_VALUE[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => Iin_mA(17),
	clrn => \ALT_INV_BT_FLAG[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \PROTECAO_KIT|CORRENTE_VALUE~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PROTECAO_KIT|CORRENTE_VALUE\(17));

-- Location: LCCOMB_X28_Y17_N16
\Add3~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~34_combout\ = (Iin_mA(17) & ((\PROTECAO_KIT|CORRENTE_VALUE\(17) & (\Add3~33\ & VCC)) # (!\PROTECAO_KIT|CORRENTE_VALUE\(17) & (!\Add3~33\)))) # (!Iin_mA(17) & ((\PROTECAO_KIT|CORRENTE_VALUE\(17) & (!\Add3~33\)) # (!\PROTECAO_KIT|CORRENTE_VALUE\(17) & 
-- ((\Add3~33\) # (GND)))))
-- \Add3~35\ = CARRY((Iin_mA(17) & (!\PROTECAO_KIT|CORRENTE_VALUE\(17) & !\Add3~33\)) # (!Iin_mA(17) & ((!\Add3~33\) # (!\PROTECAO_KIT|CORRENTE_VALUE\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Iin_mA(17),
	datab => \PROTECAO_KIT|CORRENTE_VALUE\(17),
	datad => VCC,
	cin => \Add3~33\,
	combout => \Add3~34_combout\,
	cout => \Add3~35\);

-- Location: LCCOMB_X14_Y20_N30
\Mult1|mult_core|romout[2][9]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[2][9]~20_combout\ = (\maVin|o_data\(9) & ((\maVin|o_data\(8) & (\maVin|o_data\(11) & !\maVin|o_data\(10))) # (!\maVin|o_data\(8) & (!\maVin|o_data\(11) & \maVin|o_data\(10))))) # (!\maVin|o_data\(9) & (((!\maVin|o_data\(8) & 
-- \maVin|o_data\(10))) # (!\maVin|o_data\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(8),
	datab => \maVin|o_data\(9),
	datac => \maVin|o_data\(11),
	datad => \maVin|o_data\(10),
	combout => \Mult1|mult_core|romout[2][9]~20_combout\);

-- Location: LCCOMB_X16_Y19_N22
\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = (\Add0~0_combout\ & ((\Mult1|mult_core|romout[2][9]~20_combout\ & (!\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # (!\Mult1|mult_core|romout[2][9]~20_combout\ & 
-- ((\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (GND))))) # (!\Add0~0_combout\ & ((\Mult1|mult_core|romout[2][9]~20_combout\ & (\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~9\ & VCC)) # (!\Mult1|mult_core|romout[2][9]~20_combout\ & 
-- (!\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~9\))))
-- \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~11\ = CARRY((\Add0~0_combout\ & ((!\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (!\Mult1|mult_core|romout[2][9]~20_combout\))) # (!\Add0~0_combout\ & 
-- (!\Mult1|mult_core|romout[2][9]~20_combout\ & !\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~0_combout\,
	datab => \Mult1|mult_core|romout[2][9]~20_combout\,
	datad => VCC,
	cin => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cout => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~11\);

-- Location: LCCOMB_X17_Y19_N22
\Vin_mV[17]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Vin_mV[17]~32_combout\ = (\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (\Vin_mV[16]~31\ & VCC)) # 
-- (!\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\Vin_mV[16]~31\)))) # (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\Vin_mV[16]~31\)) # 
-- (!\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\Vin_mV[16]~31\) # (GND)))))
-- \Vin_mV[17]~33\ = CARRY((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (!\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & !\Vin_mV[16]~31\)) # (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- ((!\Vin_mV[16]~31\) # (!\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \Vin_mV[16]~31\,
	combout => \Vin_mV[17]~32_combout\,
	cout => \Vin_mV[17]~33\);

-- Location: FF_X17_Y19_N23
\Vin_mV[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Vin_mV[17]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vin_mV(17));

-- Location: LCCOMB_X22_Y19_N10
\Add2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~34_combout\ = (Vin_mV(17) & ((Vo_mV(17) & (\Add2~33\ & VCC)) # (!Vo_mV(17) & (!\Add2~33\)))) # (!Vin_mV(17) & ((Vo_mV(17) & (!\Add2~33\)) # (!Vo_mV(17) & ((\Add2~33\) # (GND)))))
-- \Add2~35\ = CARRY((Vin_mV(17) & (!Vo_mV(17) & !\Add2~33\)) # (!Vin_mV(17) & ((!\Add2~33\) # (!Vo_mV(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Vin_mV(17),
	datab => Vo_mV(17),
	datad => VCC,
	cin => \Add2~33\,
	combout => \Add2~34_combout\,
	cout => \Add2~35\);

-- Location: LCCOMB_X28_Y19_N10
\SAIDA[17]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \SAIDA[17]~58_combout\ = (\Add3~34_combout\ & ((\Add2~34_combout\ & (\SAIDA[16]~57\ & VCC)) # (!\Add2~34_combout\ & (!\SAIDA[16]~57\)))) # (!\Add3~34_combout\ & ((\Add2~34_combout\ & (!\SAIDA[16]~57\)) # (!\Add2~34_combout\ & ((\SAIDA[16]~57\) # (GND)))))
-- \SAIDA[17]~59\ = CARRY((\Add3~34_combout\ & (!\Add2~34_combout\ & !\SAIDA[16]~57\)) # (!\Add3~34_combout\ & ((!\SAIDA[16]~57\) # (!\Add2~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~34_combout\,
	datab => \Add2~34_combout\,
	datad => VCC,
	cin => \SAIDA[16]~57\,
	combout => \SAIDA[17]~58_combout\,
	cout => \SAIDA[17]~59\);

-- Location: FF_X28_Y19_N11
\SAIDA[17]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SAIDA[17]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SAIDA[17]~reg0_q\);

-- Location: LCCOMB_X28_Y17_N18
\Add3~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~36_combout\ = Iin_mA(17) $ (\Add3~35\ $ (!\PROTECAO_KIT|CORRENTE_VALUE\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Iin_mA(17),
	datad => \PROTECAO_KIT|CORRENTE_VALUE\(17),
	cin => \Add3~35\,
	combout => \Add3~36_combout\);

-- Location: LCCOMB_X14_Y20_N16
\Mult1|mult_core|romout[2][10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[2][10]~21_combout\ = (\maVin|o_data\(9) & (\maVin|o_data\(10) & ((\maVin|o_data\(8)) # (\maVin|o_data\(11))))) # (!\maVin|o_data\(9) & ((\maVin|o_data\(11) & (\maVin|o_data\(8) & \maVin|o_data\(10))) # (!\maVin|o_data\(11) & 
-- ((!\maVin|o_data\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(8),
	datab => \maVin|o_data\(9),
	datac => \maVin|o_data\(11),
	datad => \maVin|o_data\(10),
	combout => \Mult1|mult_core|romout[2][10]~21_combout\);

-- Location: LCCOMB_X16_Y19_N24
\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ = (\Mult1|mult_core|romout[2][10]~21_combout\ & (\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~11\ $ (GND))) # (!\Mult1|mult_core|romout[2][10]~21_combout\ & 
-- (!\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~11\ & VCC))
-- \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~13\ = CARRY((\Mult1|mult_core|romout[2][10]~21_combout\ & !\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[2][10]~21_combout\,
	datad => VCC,
	cin => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~11\,
	combout => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	cout => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~13\);

-- Location: LCCOMB_X17_Y19_N24
\Vin_mV[18]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Vin_mV[18]~34_combout\ = ((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ (\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ $ (!\Vin_mV[17]~33\)))) # (GND)
-- \Vin_mV[18]~35\ = CARRY((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\) # (!\Vin_mV[17]~33\))) # (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- (\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & !\Vin_mV[17]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \Vin_mV[17]~33\,
	combout => \Vin_mV[18]~34_combout\,
	cout => \Vin_mV[18]~35\);

-- Location: FF_X17_Y19_N25
\Vin_mV[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Vin_mV[18]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vin_mV(18));

-- Location: LCCOMB_X22_Y19_N12
\Add2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~36_combout\ = ((Vo_mV(18) $ (Vin_mV(18) $ (!\Add2~35\)))) # (GND)
-- \Add2~37\ = CARRY((Vo_mV(18) & ((Vin_mV(18)) # (!\Add2~35\))) # (!Vo_mV(18) & (Vin_mV(18) & !\Add2~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Vo_mV(18),
	datab => Vin_mV(18),
	datad => VCC,
	cin => \Add2~35\,
	combout => \Add2~36_combout\,
	cout => \Add2~37\);

-- Location: LCCOMB_X28_Y19_N12
\SAIDA[18]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \SAIDA[18]~60_combout\ = ((\Add3~36_combout\ $ (\Add2~36_combout\ $ (!\SAIDA[17]~59\)))) # (GND)
-- \SAIDA[18]~61\ = CARRY((\Add3~36_combout\ & ((\Add2~36_combout\) # (!\SAIDA[17]~59\))) # (!\Add3~36_combout\ & (\Add2~36_combout\ & !\SAIDA[17]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~36_combout\,
	datab => \Add2~36_combout\,
	datad => VCC,
	cin => \SAIDA[17]~59\,
	combout => \SAIDA[18]~60_combout\,
	cout => \SAIDA[18]~61\);

-- Location: FF_X28_Y19_N13
\SAIDA[18]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SAIDA[18]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SAIDA[18]~reg0_q\);

-- Location: LCCOMB_X14_Y20_N10
\Mult1|mult_core|romout[2][11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|romout[2][11]~22_combout\ = (!\maVin|o_data\(11) & ((\maVin|o_data\(9)) # (\maVin|o_data\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \maVin|o_data\(9),
	datac => \maVin|o_data\(11),
	datad => \maVin|o_data\(10),
	combout => \Mult1|mult_core|romout[2][11]~22_combout\);

-- Location: LCCOMB_X16_Y19_N26
\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ = (\Mult1|mult_core|romout[2][11]~22_combout\ & (!\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # (!\Mult1|mult_core|romout[2][11]~22_combout\ & 
-- ((\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (GND)))
-- \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~15\ = CARRY((!\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (!\Mult1|mult_core|romout[2][11]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|romout[2][11]~22_combout\,
	datad => VCC,
	cin => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~13\,
	combout => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	cout => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~15\);

-- Location: LCCOMB_X17_Y19_N26
\Vin_mV[19]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Vin_mV[19]~36_combout\ = (\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (\Vin_mV[18]~35\ & VCC)) # 
-- (!\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\Vin_mV[18]~35\)))) # (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\Vin_mV[18]~35\)) # 
-- (!\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\Vin_mV[18]~35\) # (GND)))))
-- \Vin_mV[19]~37\ = CARRY((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (!\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & !\Vin_mV[18]~35\)) # (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- ((!\Vin_mV[18]~35\) # (!\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \Vin_mV[18]~35\,
	combout => \Vin_mV[19]~36_combout\,
	cout => \Vin_mV[19]~37\);

-- Location: FF_X17_Y19_N27
\Vin_mV[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Vin_mV[19]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vin_mV(19));

-- Location: LCCOMB_X22_Y19_N14
\Add2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~38_combout\ = (Vin_mV(19) & ((Vo_mV(19) & (\Add2~37\ & VCC)) # (!Vo_mV(19) & (!\Add2~37\)))) # (!Vin_mV(19) & ((Vo_mV(19) & (!\Add2~37\)) # (!Vo_mV(19) & ((\Add2~37\) # (GND)))))
-- \Add2~39\ = CARRY((Vin_mV(19) & (!Vo_mV(19) & !\Add2~37\)) # (!Vin_mV(19) & ((!\Add2~37\) # (!Vo_mV(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Vin_mV(19),
	datab => Vo_mV(19),
	datad => VCC,
	cin => \Add2~37\,
	combout => \Add2~38_combout\,
	cout => \Add2~39\);

-- Location: LCCOMB_X28_Y19_N14
\SAIDA[19]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \SAIDA[19]~62_combout\ = (\Add3~36_combout\ & ((\Add2~38_combout\ & (\SAIDA[18]~61\ & VCC)) # (!\Add2~38_combout\ & (!\SAIDA[18]~61\)))) # (!\Add3~36_combout\ & ((\Add2~38_combout\ & (!\SAIDA[18]~61\)) # (!\Add2~38_combout\ & ((\SAIDA[18]~61\) # (GND)))))
-- \SAIDA[19]~63\ = CARRY((\Add3~36_combout\ & (!\Add2~38_combout\ & !\SAIDA[18]~61\)) # (!\Add3~36_combout\ & ((!\SAIDA[18]~61\) # (!\Add2~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~36_combout\,
	datab => \Add2~38_combout\,
	datad => VCC,
	cin => \SAIDA[18]~61\,
	combout => \SAIDA[19]~62_combout\,
	cout => \SAIDA[19]~63\);

-- Location: FF_X28_Y19_N15
\SAIDA[19]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SAIDA[19]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SAIDA[19]~reg0_q\);

-- Location: LCCOMB_X16_Y19_N28
\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ = (\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~15\ & ((\maVin|o_data\(11) $ (!\maVin|o_data\(12))))) # (!\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~15\ & 
-- (\maVin|o_data\(11) $ (\maVin|o_data\(12) $ (GND))))
-- \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~17\ = CARRY((!\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~15\ & (\maVin|o_data\(11) $ (!\maVin|o_data\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \maVin|o_data\(11),
	datab => \maVin|o_data\(12),
	datad => VCC,
	cin => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~15\,
	combout => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	cout => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~17\);

-- Location: LCCOMB_X17_Y19_N28
\Vin_mV[20]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Vin_mV[20]~38_combout\ = ((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ (\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ $ (!\Vin_mV[19]~37\)))) # (GND)
-- \Vin_mV[20]~39\ = CARRY((\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\) # (!\Vin_mV[19]~37\))) # (!\Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- (\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & !\Vin_mV[19]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \Vin_mV[19]~37\,
	combout => \Vin_mV[20]~38_combout\,
	cout => \Vin_mV[20]~39\);

-- Location: FF_X17_Y19_N29
\Vin_mV[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Vin_mV[20]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vin_mV(20));

-- Location: LCCOMB_X22_Y19_N16
\Add2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~40_combout\ = ((Vo_mV(20) $ (Vin_mV(20) $ (!\Add2~39\)))) # (GND)
-- \Add2~41\ = CARRY((Vo_mV(20) & ((Vin_mV(20)) # (!\Add2~39\))) # (!Vo_mV(20) & (Vin_mV(20) & !\Add2~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Vo_mV(20),
	datab => Vin_mV(20),
	datad => VCC,
	cin => \Add2~39\,
	combout => \Add2~40_combout\,
	cout => \Add2~41\);

-- Location: LCCOMB_X28_Y19_N16
\SAIDA[20]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \SAIDA[20]~64_combout\ = ((\Add3~36_combout\ $ (\Add2~40_combout\ $ (!\SAIDA[19]~63\)))) # (GND)
-- \SAIDA[20]~65\ = CARRY((\Add3~36_combout\ & ((\Add2~40_combout\) # (!\SAIDA[19]~63\))) # (!\Add3~36_combout\ & (\Add2~40_combout\ & !\SAIDA[19]~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~36_combout\,
	datab => \Add2~40_combout\,
	datad => VCC,
	cin => \SAIDA[19]~63\,
	combout => \SAIDA[20]~64_combout\,
	cout => \SAIDA[20]~65\);

-- Location: FF_X28_Y19_N17
\SAIDA[20]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SAIDA[20]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SAIDA[20]~reg0_q\);

-- Location: LCCOMB_X16_Y19_N30
\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ = \maVin|o_data\(11) $ (\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~17\ $ (!\maVin|o_data\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \maVin|o_data\(11),
	datad => \maVin|o_data\(12),
	cin => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~17\,
	combout => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\);

-- Location: LCCOMB_X17_Y19_N30
\Vin_mV[21]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Vin_mV[21]~40_combout\ = \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ (\Mult1|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ $ (\Vin_mV[20]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \Mult1|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	cin => \Vin_mV[20]~39\,
	combout => \Vin_mV[21]~40_combout\);

-- Location: FF_X17_Y19_N31
\Vin_mV[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Vin_mV[21]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Vin_mV(21));

-- Location: LCCOMB_X22_Y19_N18
\Add2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~42_combout\ = (Vin_mV(21) & (!\Add2~41\)) # (!Vin_mV(21) & ((\Add2~41\) # (GND)))
-- \Add2~43\ = CARRY((!\Add2~41\) # (!Vin_mV(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Vin_mV(21),
	datad => VCC,
	cin => \Add2~41\,
	combout => \Add2~42_combout\,
	cout => \Add2~43\);

-- Location: LCCOMB_X28_Y19_N18
\SAIDA[21]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \SAIDA[21]~66_combout\ = (\Add3~36_combout\ & ((\Add2~42_combout\ & (\SAIDA[20]~65\ & VCC)) # (!\Add2~42_combout\ & (!\SAIDA[20]~65\)))) # (!\Add3~36_combout\ & ((\Add2~42_combout\ & (!\SAIDA[20]~65\)) # (!\Add2~42_combout\ & ((\SAIDA[20]~65\) # (GND)))))
-- \SAIDA[21]~67\ = CARRY((\Add3~36_combout\ & (!\Add2~42_combout\ & !\SAIDA[20]~65\)) # (!\Add3~36_combout\ & ((!\SAIDA[20]~65\) # (!\Add2~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~36_combout\,
	datab => \Add2~42_combout\,
	datad => VCC,
	cin => \SAIDA[20]~65\,
	combout => \SAIDA[21]~66_combout\,
	cout => \SAIDA[21]~67\);

-- Location: FF_X28_Y19_N19
\SAIDA[21]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SAIDA[21]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SAIDA[21]~reg0_q\);

-- Location: LCCOMB_X22_Y19_N20
\Add2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~44_combout\ = (Vin_mV(21) & (\Add2~43\ $ (GND))) # (!Vin_mV(21) & (!\Add2~43\ & VCC))
-- \Add2~45\ = CARRY((Vin_mV(21) & !\Add2~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Vin_mV(21),
	datad => VCC,
	cin => \Add2~43\,
	combout => \Add2~44_combout\,
	cout => \Add2~45\);

-- Location: LCCOMB_X28_Y19_N20
\SAIDA[22]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \SAIDA[22]~68_combout\ = ((\Add3~36_combout\ $ (\Add2~44_combout\ $ (!\SAIDA[21]~67\)))) # (GND)
-- \SAIDA[22]~69\ = CARRY((\Add3~36_combout\ & ((\Add2~44_combout\) # (!\SAIDA[21]~67\))) # (!\Add3~36_combout\ & (\Add2~44_combout\ & !\SAIDA[21]~67\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~36_combout\,
	datab => \Add2~44_combout\,
	datad => VCC,
	cin => \SAIDA[21]~67\,
	combout => \SAIDA[22]~68_combout\,
	cout => \SAIDA[22]~69\);

-- Location: FF_X28_Y19_N21
\SAIDA[22]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SAIDA[22]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SAIDA[22]~reg0_q\);

-- Location: LCCOMB_X22_Y19_N22
\Add2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~46_combout\ = \Add2~45\ $ (Vin_mV(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => Vin_mV(21),
	cin => \Add2~45\,
	combout => \Add2~46_combout\);

-- Location: LCCOMB_X28_Y19_N22
\SAIDA[23]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \SAIDA[23]~70_combout\ = \Add2~46_combout\ $ (\SAIDA[22]~69\ $ (\Add3~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add2~46_combout\,
	datad => \Add3~36_combout\,
	cin => \SAIDA[22]~69\,
	combout => \SAIDA[23]~70_combout\);

-- Location: FF_X28_Y19_N23
\SAIDA[23]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \SAIDA[23]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SAIDA[23]~reg0_q\);

-- Location: IOIBUF_X0_Y13_N22
\altera_reserved_tms~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X0_Y14_N22
\altera_reserved_tck~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y14_N15
\altera_reserved_tdi~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: JTAG_X1_Y12_N0
altera_internal_jtag : cycloneive_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: CLKCTRL_G0
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X11_Y12_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\);

-- Location: FF_X11_Y12_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4));

-- Location: LCCOMB_X11_Y12_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\);

-- Location: FF_X11_Y12_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5));

-- Location: LCCOMB_X11_Y12_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\);

-- Location: FF_X11_Y12_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6));

-- Location: LCCOMB_X11_Y12_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\);

-- Location: FF_X11_Y12_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7));

-- Location: LCCOMB_X11_Y12_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\);

-- Location: FF_X11_Y12_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8));

-- Location: LCCOMB_X10_Y11_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\);

-- Location: FF_X10_Y11_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9));

-- Location: LCCOMB_X10_Y11_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X10_Y11_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X10_Y11_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X10_Y11_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X10_Y11_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X10_Y11_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X10_Y11_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\);

-- Location: FF_X10_Y11_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0));

-- Location: LCCOMB_X11_Y12_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\);

-- Location: FF_X11_Y12_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10));

-- Location: LCCOMB_X12_Y12_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\);

-- Location: FF_X12_Y12_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11));

-- Location: LCCOMB_X12_Y12_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10),
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\);

-- Location: FF_X12_Y12_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12));

-- Location: LCCOMB_X12_Y12_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\);

-- Location: FF_X12_Y12_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13));

-- Location: LCCOMB_X12_Y12_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\);

-- Location: FF_X12_Y12_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14));

-- Location: LCCOMB_X12_Y12_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\);

-- Location: LCCOMB_X12_Y12_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\);

-- Location: FF_X12_Y12_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15));

-- Location: LCCOMB_X11_Y12_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\);

-- Location: FF_X11_Y12_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1));

-- Location: LCCOMB_X11_Y12_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\);

-- Location: FF_X11_Y12_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2));

-- Location: LCCOMB_X11_Y12_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\);

-- Location: FF_X11_Y12_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3));

-- Location: LCCOMB_X13_Y9_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10),
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout\);

-- Location: LCCOMB_X23_Y14_N10
\auto_signaltap_0|~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|~GND~combout\);

-- Location: FF_X12_Y14_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9));

-- Location: LCCOMB_X12_Y14_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\);

-- Location: FF_X12_Y14_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8));

-- Location: LCCOMB_X12_Y14_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout\);

-- Location: FF_X12_Y14_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7));

-- Location: LCCOMB_X12_Y14_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\);

-- Location: FF_X12_Y14_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6));

-- Location: FF_X12_Y14_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5));

-- Location: FF_X12_Y14_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4));

-- Location: LCCOMB_X12_Y14_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\);

-- Location: FF_X12_Y14_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3));

-- Location: LCCOMB_X12_Y14_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X12_Y14_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2));

-- Location: LCCOMB_X12_Y14_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X12_Y14_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1));

-- Location: LCCOMB_X12_Y14_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X12_Y14_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0));

-- Location: LCCOMB_X12_Y14_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\);

-- Location: LCCOMB_X12_Y14_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\);

-- Location: LCCOMB_X12_Y14_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\);

-- Location: FF_X12_Y14_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X11_Y12_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\);

-- Location: FF_X11_Y12_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\);

-- Location: LCCOMB_X14_Y13_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout\);

-- Location: LCCOMB_X11_Y12_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\);

-- Location: FF_X14_Y13_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\);

-- Location: LCCOMB_X14_Y12_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout\);

-- Location: FF_X14_Y12_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\);

-- Location: LCCOMB_X14_Y12_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\);

-- Location: LCCOMB_X14_Y10_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout\);

-- Location: LCCOMB_X14_Y10_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\);

-- Location: FF_X14_Y12_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1));

-- Location: LCCOMB_X14_Y12_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\);

-- Location: FF_X14_Y12_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0));

-- Location: LCCOMB_X13_Y12_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout\);

-- Location: FF_X13_Y12_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0));

-- Location: LCCOMB_X14_Y10_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout\);

-- Location: LCCOMB_X14_Y10_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout\);

-- Location: FF_X14_Y10_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\);

-- Location: FF_X14_Y12_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\);

-- Location: LCCOMB_X14_Y12_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout\);

-- Location: FF_X14_Y12_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\);

-- Location: LCCOMB_X14_Y12_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout\);

-- Location: FF_X14_Y12_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\);

-- Location: FF_X14_Y12_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q\);

-- Location: LCCOMB_X14_Y12_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout\);

-- Location: FF_X14_Y12_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9));

-- Location: LCCOMB_X14_Y12_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder_combout\);

-- Location: FF_X14_Y12_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q\);

-- Location: LCCOMB_X14_Y12_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout\);

-- Location: FF_X14_Y12_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8));

-- Location: LCCOMB_X14_Y12_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\);

-- Location: FF_X14_Y12_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7));

-- Location: LCCOMB_X14_Y12_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\);

-- Location: FF_X14_Y12_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6));

-- Location: LCCOMB_X14_Y12_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\);

-- Location: FF_X14_Y12_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5));

-- Location: LCCOMB_X14_Y12_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout\);

-- Location: FF_X14_Y12_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4));

-- Location: LCCOMB_X14_Y10_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout\);

-- Location: FF_X14_Y10_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\);

-- Location: LCCOMB_X14_Y10_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\);

-- Location: LCCOMB_X14_Y10_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout\);

-- Location: FF_X14_Y10_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3));

-- Location: LCCOMB_X14_Y12_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout\);

-- Location: FF_X14_Y12_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\);

-- Location: LCCOMB_X14_Y12_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout\);

-- Location: FF_X14_Y12_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2));

-- Location: LCCOMB_X13_Y12_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout\);

-- Location: LCCOMB_X11_Y12_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\);

-- Location: LCCOMB_X13_Y12_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout\);

-- Location: LCCOMB_X12_Y9_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\);

-- Location: FF_X12_Y9_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1));

-- Location: LCCOMB_X11_Y12_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout\);

-- Location: LCCOMB_X11_Y12_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\);

-- Location: FF_X11_Y12_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2));

-- Location: LCCOMB_X11_Y12_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\);

-- Location: FF_X11_Y12_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\);

-- Location: FF_X13_Y9_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10));

-- Location: FF_X13_Y12_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(0));

-- Location: LCCOMB_X13_Y12_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\);

-- Location: LCCOMB_X21_Y11_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\);

-- Location: LCCOMB_X12_Y12_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\);

-- Location: LCCOMB_X11_Y12_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\);

-- Location: LCCOMB_X12_Y14_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\);

-- Location: FF_X12_Y14_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X11_Y11_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\);

-- Location: LCCOMB_X11_Y11_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\);

-- Location: LCCOMB_X11_Y11_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\);

-- Location: FF_X11_Y11_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3));

-- Location: LCCOMB_X21_Y10_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\);

-- Location: LCCOMB_X19_Y9_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\);

-- Location: FF_X23_Y11_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\);

-- Location: LCCOMB_X14_Y13_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout\);

-- Location: FF_X14_Y13_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q\);

-- Location: CLKCTRL_G8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\);

-- Location: LCCOMB_X21_Y10_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\);

-- Location: FF_X25_Y12_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(101));

-- Location: FF_X25_Y12_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(101),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(100));

-- Location: LCCOMB_X25_Y12_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[99]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(100),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[99]~feeder_combout\);

-- Location: FF_X25_Y12_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[99]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(99));

-- Location: LCCOMB_X25_Y12_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(99),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]~feeder_combout\);

-- Location: FF_X25_Y12_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(98));

-- Location: LCCOMB_X25_Y12_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(98),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97]~feeder_combout\);

-- Location: FF_X25_Y12_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(97));

-- Location: LCCOMB_X25_Y12_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(97),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96]~feeder_combout\);

-- Location: FF_X25_Y12_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(96));

-- Location: LCCOMB_X25_Y12_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(96),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]~feeder_combout\);

-- Location: FF_X25_Y12_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(95));

-- Location: LCCOMB_X26_Y12_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(95),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94]~feeder_combout\);

-- Location: FF_X26_Y12_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(94));

-- Location: LCCOMB_X26_Y12_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(94),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]~feeder_combout\);

-- Location: FF_X26_Y12_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(93));

-- Location: FF_X26_Y12_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(93),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(92));

-- Location: LCCOMB_X26_Y12_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(92),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91]~feeder_combout\);

-- Location: FF_X26_Y12_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(91));

-- Location: LCCOMB_X26_Y12_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(91),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]~feeder_combout\);

-- Location: FF_X26_Y12_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(90));

-- Location: LCCOMB_X26_Y12_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(90),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]~feeder_combout\);

-- Location: FF_X26_Y12_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(89));

-- Location: LCCOMB_X26_Y12_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(89),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]~feeder_combout\);

-- Location: FF_X26_Y12_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(88));

-- Location: LCCOMB_X26_Y12_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(88),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder_combout\);

-- Location: FF_X26_Y12_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(87));

-- Location: LCCOMB_X25_Y11_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(87),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]~feeder_combout\);

-- Location: FF_X25_Y11_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(86));

-- Location: FF_X26_Y9_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(86),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(85));

-- Location: LCCOMB_X26_Y9_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(85),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder_combout\);

-- Location: FF_X26_Y9_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(84));

-- Location: LCCOMB_X26_Y9_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(84),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder_combout\);

-- Location: FF_X26_Y9_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(83));

-- Location: LCCOMB_X26_Y9_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(83),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]~feeder_combout\);

-- Location: FF_X26_Y9_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(82));

-- Location: LCCOMB_X26_Y9_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(82),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81]~feeder_combout\);

-- Location: FF_X26_Y9_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(81));

-- Location: FF_X26_Y9_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(81),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(80));

-- Location: FF_X26_Y9_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(80),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(79));

-- Location: LCCOMB_X25_Y11_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(79),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder_combout\);

-- Location: FF_X25_Y11_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(78));

-- Location: LCCOMB_X25_Y11_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(78),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder_combout\);

-- Location: FF_X25_Y11_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(77));

-- Location: LCCOMB_X25_Y11_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(77),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder_combout\);

-- Location: FF_X25_Y11_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(76));

-- Location: LCCOMB_X25_Y11_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(76),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder_combout\);

-- Location: FF_X25_Y11_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(75));

-- Location: LCCOMB_X25_Y11_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(75),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder_combout\);

-- Location: FF_X25_Y11_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(74));

-- Location: FF_X25_Y11_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(74),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(73));

-- Location: LCCOMB_X25_Y11_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(73),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder_combout\);

-- Location: FF_X25_Y11_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(72));

-- Location: FF_X25_Y11_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(72),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(71));

-- Location: LCCOMB_X25_Y9_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(71),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder_combout\);

-- Location: FF_X25_Y9_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(70));

-- Location: FF_X25_Y9_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(70),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(69));

-- Location: LCCOMB_X25_Y9_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(69),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder_combout\);

-- Location: FF_X25_Y9_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(68));

-- Location: LCCOMB_X25_Y9_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(68),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder_combout\);

-- Location: FF_X25_Y9_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(67));

-- Location: FF_X25_Y9_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(67),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(66));

-- Location: LCCOMB_X25_Y9_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(66),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout\);

-- Location: FF_X25_Y9_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(65));

-- Location: LCCOMB_X25_Y9_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(65),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]~feeder_combout\);

-- Location: FF_X25_Y9_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(64));

-- Location: LCCOMB_X24_Y9_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(64),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder_combout\);

-- Location: FF_X24_Y9_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(63));

-- Location: LCCOMB_X24_Y9_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(63),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder_combout\);

-- Location: FF_X24_Y9_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(62));

-- Location: LCCOMB_X24_Y9_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(62),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder_combout\);

-- Location: FF_X24_Y9_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(61));

-- Location: LCCOMB_X24_Y9_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(61),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout\);

-- Location: FF_X24_Y9_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(60));

-- Location: FF_X24_Y9_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(60),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(59));

-- Location: LCCOMB_X24_Y9_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(59),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder_combout\);

-- Location: FF_X24_Y9_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(58));

-- Location: LCCOMB_X24_Y9_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(58),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder_combout\);

-- Location: FF_X24_Y9_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(57));

-- Location: LCCOMB_X21_Y13_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(57),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout\);

-- Location: FF_X21_Y13_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(56));

-- Location: LCCOMB_X21_Y13_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(56),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder_combout\);

-- Location: FF_X21_Y13_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(55));

-- Location: LCCOMB_X21_Y13_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(55),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout\);

-- Location: FF_X21_Y13_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(54));

-- Location: FF_X21_Y13_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(54),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(53));

-- Location: FF_X21_Y13_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(53),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(52));

-- Location: LCCOMB_X21_Y13_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(52),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder_combout\);

-- Location: FF_X21_Y13_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(51));

-- Location: LCCOMB_X18_Y13_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(51),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder_combout\);

-- Location: FF_X18_Y13_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(50));

-- Location: LCCOMB_X18_Y13_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(50),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder_combout\);

-- Location: FF_X18_Y13_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(49));

-- Location: FF_X18_Y13_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(49),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(48));

-- Location: LCCOMB_X18_Y13_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(48),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout\);

-- Location: FF_X18_Y13_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(47));

-- Location: FF_X18_Y13_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(47),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(46));

-- Location: FF_X18_Y13_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(46),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(45));

-- Location: LCCOMB_X18_Y13_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(45),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder_combout\);

-- Location: FF_X18_Y13_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44));

-- Location: LCCOMB_X17_Y13_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder_combout\);

-- Location: FF_X17_Y13_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(43));

-- Location: LCCOMB_X17_Y13_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(43),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout\);

-- Location: FF_X17_Y13_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(42));

-- Location: LCCOMB_X18_Y13_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(42),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout\);

-- Location: FF_X18_Y13_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41));

-- Location: LCCOMB_X17_Y13_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout\);

-- Location: FF_X17_Y13_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(40));

-- Location: FF_X17_Y13_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(40),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(39));

-- Location: FF_X18_Y14_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(39),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38));

-- Location: LCCOMB_X18_Y14_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout\);

-- Location: FF_X18_Y14_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(37));

-- Location: LCCOMB_X18_Y14_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(37),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout\);

-- Location: FF_X18_Y14_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(36));

-- Location: LCCOMB_X18_Y14_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(36),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout\);

-- Location: FF_X18_Y14_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35));

-- Location: FF_X18_Y14_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(34));

-- Location: LCCOMB_X18_Y14_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(34),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout\);

-- Location: FF_X18_Y14_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(33));

-- Location: LCCOMB_X22_Y14_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(33),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout\);

-- Location: FF_X22_Y14_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32));

-- Location: LCCOMB_X22_Y14_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder_combout\);

-- Location: FF_X22_Y14_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(31));

-- Location: LCCOMB_X22_Y14_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(31),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout\);

-- Location: FF_X22_Y14_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(30));

-- Location: LCCOMB_X22_Y14_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(30),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout\);

-- Location: FF_X22_Y14_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29));

-- Location: FF_X22_Y14_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(28));

-- Location: LCCOMB_X22_Y14_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(28),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout\);

-- Location: FF_X22_Y14_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(27));

-- Location: LCCOMB_X22_Y14_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(27),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder_combout\);

-- Location: FF_X22_Y14_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26));

-- Location: LCCOMB_X22_Y15_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout\);

-- Location: FF_X22_Y15_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(25));

-- Location: LCCOMB_X22_Y15_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(25),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout\);

-- Location: FF_X22_Y15_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(24));

-- Location: FF_X22_Y15_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(24),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23));

-- Location: LCCOMB_X22_Y15_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout\);

-- Location: FF_X22_Y15_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(22));

-- Location: LCCOMB_X22_Y15_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout\);

-- Location: FF_X22_Y15_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(21));

-- Location: LCCOMB_X22_Y15_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout\);

-- Location: FF_X22_Y15_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20));

-- Location: FF_X22_Y15_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(19));

-- Location: FF_X22_Y15_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(19),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(18));

-- Location: LCCOMB_X23_Y15_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout\);

-- Location: FF_X23_Y15_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17));

-- Location: LCCOMB_X23_Y15_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout\);

-- Location: FF_X23_Y15_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(16));

-- Location: LCCOMB_X23_Y15_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout\);

-- Location: FF_X23_Y15_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(15));

-- Location: LCCOMB_X23_Y15_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder_combout\);

-- Location: FF_X23_Y15_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14));

-- Location: FF_X23_Y15_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(13));

-- Location: LCCOMB_X23_Y15_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout\);

-- Location: FF_X23_Y15_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(12));

-- Location: LCCOMB_X19_Y15_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout\);

-- Location: FF_X19_Y15_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11));

-- Location: LCCOMB_X19_Y15_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout\);

-- Location: FF_X19_Y15_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(10));

-- Location: LCCOMB_X19_Y15_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout\);

-- Location: FF_X19_Y15_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(9));

-- Location: FF_X19_Y15_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(9),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8));

-- Location: FF_X19_Y15_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7));

-- Location: LCCOMB_X19_Y15_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout\);

-- Location: FF_X19_Y15_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6));

-- Location: FF_X19_Y15_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5));

-- Location: FF_X19_Y14_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4));

-- Location: FF_X19_Y14_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3));

-- Location: LCCOMB_X19_Y14_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout\);

-- Location: FF_X19_Y14_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2));

-- Location: LCCOMB_X19_Y14_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout\);

-- Location: FF_X19_Y14_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1));

-- Location: LCCOMB_X19_Y14_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout\);

-- Location: FF_X19_Y14_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0));

-- Location: FF_X19_Y14_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(9));

-- Location: FF_X19_Y14_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(9),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(8));

-- Location: FF_X19_Y14_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(8),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(7));

-- Location: FF_X19_Y14_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(7),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(6));

-- Location: LCCOMB_X22_Y11_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\);

-- Location: FF_X22_Y11_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(5));

-- Location: LCCOMB_X22_Y11_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout\);

-- Location: FF_X22_Y11_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(4));

-- Location: LCCOMB_X22_Y11_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout\);

-- Location: FF_X22_Y11_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(3));

-- Location: LCCOMB_X22_Y11_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout\);

-- Location: FF_X22_Y11_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(2));

-- Location: LCCOMB_X22_Y11_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout\);

-- Location: FF_X22_Y11_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(1));

-- Location: FF_X22_Y11_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0));

-- Location: LCCOMB_X19_Y13_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\);

-- Location: LCCOMB_X23_Y8_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\);

-- Location: FF_X23_Y8_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(0));

-- Location: LCCOMB_X23_Y8_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout\);

-- Location: FF_X23_Y8_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(1));

-- Location: FF_X24_Y8_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(2));

-- Location: LCCOMB_X24_Y8_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder_combout\);

-- Location: FF_X24_Y8_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3));

-- Location: LCCOMB_X23_Y11_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\);

-- Location: FF_X19_Y13_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\);

-- Location: LCCOMB_X18_Y13_N8
\auto_signaltap_0|acq_trigger_in_reg[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[16]~feeder_combout\ = \PWM1|pwmA|counter\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(23),
	combout => \auto_signaltap_0|acq_trigger_in_reg[16]~feeder_combout\);

-- Location: FF_X18_Y13_N9
\auto_signaltap_0|acq_trigger_in_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(16));

-- Location: FF_X18_Y13_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q\);

-- Location: LCCOMB_X18_Y13_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(49),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(50),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(16),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(48),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X18_Y13_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(50),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q\,
	datac => \auto_signaltap_0|acq_trigger_in_reg\(16),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout\);

-- Location: FF_X18_Y13_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q\);

-- Location: LCCOMB_X21_Y13_N26
\auto_signaltap_0|acq_trigger_in_reg[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[17]~feeder_combout\ = \PWM1|pwmA|counter\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(24),
	combout => \auto_signaltap_0|acq_trigger_in_reg[17]~feeder_combout\);

-- Location: FF_X21_Y13_N27
\auto_signaltap_0|acq_trigger_in_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(17));

-- Location: LCCOMB_X21_Y13_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(53),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(51),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(17),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(52),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout\);

-- Location: FF_X21_Y13_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q\);

-- Location: LCCOMB_X21_Y13_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q\,
	datac => \auto_signaltap_0|acq_trigger_in_reg\(17),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(53),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout\);

-- Location: FF_X21_Y13_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q\);

-- Location: LCCOMB_X22_Y13_N16
\auto_signaltap_0|acq_trigger_in_reg[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[15]~feeder_combout\ = \PWM1|pwmA|counter\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(22),
	combout => \auto_signaltap_0|acq_trigger_in_reg[15]~feeder_combout\);

-- Location: FF_X22_Y13_N17
\auto_signaltap_0|acq_trigger_in_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(15));

-- Location: LCCOMB_X18_Y13_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(46),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(45),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(15),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(47),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout\);

-- Location: FF_X18_Y13_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q\);

-- Location: LCCOMB_X18_Y13_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q\,
	datac => \auto_signaltap_0|acq_trigger_in_reg\(15),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(47),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout\);

-- Location: FF_X18_Y13_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q\);

-- Location: FF_X21_Y13_N5
\auto_signaltap_0|acq_trigger_in_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1|pwmA|counter\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(18));

-- Location: LCCOMB_X21_Y13_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(54),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(55),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(18),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(56),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout\);

-- Location: FF_X21_Y13_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q\);

-- Location: LCCOMB_X21_Y13_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q\,
	datac => \auto_signaltap_0|acq_trigger_in_reg\(18),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(56),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout\);

-- Location: FF_X21_Y13_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q\);

-- Location: LCCOMB_X21_Y13_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout\);

-- Location: LCCOMB_X22_Y14_N24
\auto_signaltap_0|acq_trigger_in_reg[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[9]~feeder_combout\ = \PWM1|pwmA|counter\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(17),
	combout => \auto_signaltap_0|acq_trigger_in_reg[9]~feeder_combout\);

-- Location: FF_X22_Y14_N25
\auto_signaltap_0|acq_trigger_in_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(9));

-- Location: LCCOMB_X22_Y14_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(28),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(9),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(27),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout\);

-- Location: FF_X22_Y14_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q\);

-- Location: LCCOMB_X22_Y14_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|acq_trigger_in_reg\(9),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout\);

-- Location: FF_X22_Y14_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q\);

-- Location: LCCOMB_X22_Y15_N4
\auto_signaltap_0|acq_trigger_in_reg[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[7]~feeder_combout\ = \PWM1|pwmA|counter\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(15),
	combout => \auto_signaltap_0|acq_trigger_in_reg[7]~feeder_combout\);

-- Location: FF_X22_Y15_N5
\auto_signaltap_0|acq_trigger_in_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(7));

-- Location: FF_X22_Y15_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q\);

-- Location: LCCOMB_X22_Y15_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(22),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(21),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X22_Y15_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|acq_trigger_in_reg\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout\);

-- Location: FF_X22_Y15_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q\);

-- Location: LCCOMB_X22_Y15_N28
\auto_signaltap_0|acq_trigger_in_reg[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[8]~feeder_combout\ = \PWM1|pwmA|counter\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(16),
	combout => \auto_signaltap_0|acq_trigger_in_reg[8]~feeder_combout\);

-- Location: FF_X22_Y15_N29
\auto_signaltap_0|acq_trigger_in_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(8));

-- Location: FF_X22_Y15_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q\);

-- Location: LCCOMB_X22_Y15_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(24),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(25),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X22_Y15_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q\,
	datac => \auto_signaltap_0|acq_trigger_in_reg\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout\);

-- Location: FF_X22_Y15_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q\);

-- Location: LCCOMB_X23_Y14_N0
\auto_signaltap_0|acq_trigger_in_reg[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[10]~feeder_combout\ = \PWM1|pwmA|counter\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PWM1|pwmA|counter\(18),
	combout => \auto_signaltap_0|acq_trigger_in_reg[10]~feeder_combout\);

-- Location: FF_X23_Y14_N1
\auto_signaltap_0|acq_trigger_in_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(10));

-- Location: LCCOMB_X22_Y14_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(31),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(30),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(10),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout\);

-- Location: FF_X22_Y14_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q\);

-- Location: LCCOMB_X22_Y14_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|acq_trigger_in_reg\(10),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout\);

-- Location: FF_X22_Y14_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q\);

-- Location: LCCOMB_X22_Y14_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7_combout\);

-- Location: FF_X17_Y13_N9
\auto_signaltap_0|acq_trigger_in_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1|pwmA|counter\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(13));

-- Location: LCCOMB_X17_Y13_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(40),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(39),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(13),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout\);

-- Location: FF_X17_Y13_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q\);

-- Location: LCCOMB_X17_Y13_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q\,
	datac => \auto_signaltap_0|acq_trigger_in_reg\(13),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout\);

-- Location: FF_X17_Y13_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q\);

-- Location: LCCOMB_X17_Y13_N26
\auto_signaltap_0|acq_trigger_in_reg[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[14]~feeder_combout\ = \PWM1|pwmA|counter\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(21),
	combout => \auto_signaltap_0|acq_trigger_in_reg[14]~feeder_combout\);

-- Location: FF_X17_Y13_N27
\auto_signaltap_0|acq_trigger_in_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(14));

-- Location: LCCOMB_X17_Y13_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(42),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(43),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(14),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout\);

-- Location: FF_X17_Y13_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q\);

-- Location: LCCOMB_X17_Y13_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q\,
	datac => \auto_signaltap_0|acq_trigger_in_reg\(14),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout\);

-- Location: FF_X17_Y13_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q\);

-- Location: FF_X18_Y14_N9
\auto_signaltap_0|acq_trigger_in_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1|pwmA|counter\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(12));

-- Location: LCCOMB_X18_Y14_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(36),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(12),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(37),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout\);

-- Location: FF_X18_Y14_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q\);

-- Location: LCCOMB_X18_Y14_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q\,
	datac => \auto_signaltap_0|acq_trigger_in_reg\(12),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout\);

-- Location: FF_X18_Y14_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q\);

-- Location: LCCOMB_X22_Y14_N26
\auto_signaltap_0|acq_trigger_in_reg[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[11]~feeder_combout\ = \PWM1|pwmA|counter\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(19),
	combout => \auto_signaltap_0|acq_trigger_in_reg[11]~feeder_combout\);

-- Location: FF_X22_Y14_N27
\auto_signaltap_0|acq_trigger_in_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(11));

-- Location: LCCOMB_X18_Y14_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(33),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(11),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(34),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout\);

-- Location: FF_X18_Y14_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q\);

-- Location: LCCOMB_X18_Y14_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|acq_trigger_in_reg\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout\);

-- Location: FF_X18_Y14_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q\);

-- Location: LCCOMB_X18_Y14_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout\);

-- Location: FF_X22_Y15_N1
\auto_signaltap_0|acq_trigger_in_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1|pwmA|counter\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(6));

-- Location: LCCOMB_X22_Y16_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder_combout\);

-- Location: FF_X22_Y16_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q\);

-- Location: LCCOMB_X22_Y15_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(19),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(6),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X22_Y15_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20),
	datad => \auto_signaltap_0|acq_trigger_in_reg\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout\);

-- Location: FF_X22_Y15_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q\);

-- Location: LCCOMB_X19_Y15_N12
\auto_signaltap_0|acq_trigger_in_reg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[3]~feeder_combout\ = \PWM1|pwmA|counter\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(11),
	combout => \auto_signaltap_0|acq_trigger_in_reg[3]~feeder_combout\);

-- Location: FF_X19_Y15_N13
\auto_signaltap_0|acq_trigger_in_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(3));

-- Location: LCCOMB_X19_Y15_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout\);

-- Location: FF_X19_Y15_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q\);

-- Location: LCCOMB_X19_Y15_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|acq_trigger_in_reg\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(9),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X19_Y15_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|acq_trigger_in_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout\);

-- Location: FF_X19_Y15_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q\);

-- Location: FF_X23_Y15_N9
\auto_signaltap_0|acq_trigger_in_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1|pwmA|counter\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(4));

-- Location: FF_X23_Y15_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q\);

-- Location: LCCOMB_X23_Y15_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(12),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X23_Y15_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q\,
	datab => \auto_signaltap_0|acq_trigger_in_reg\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout\);

-- Location: FF_X23_Y15_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q\);

-- Location: LCCOMB_X23_Y15_N26
\auto_signaltap_0|acq_trigger_in_reg[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[5]~feeder_combout\ = \PWM1|pwmA|counter\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(13),
	combout => \auto_signaltap_0|acq_trigger_in_reg[5]~feeder_combout\);

-- Location: FF_X23_Y15_N27
\auto_signaltap_0|acq_trigger_in_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(5));

-- Location: FF_X23_Y15_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q\);

-- Location: LCCOMB_X23_Y15_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(16),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(15),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(5),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X23_Y15_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|acq_trigger_in_reg\(5),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout\);

-- Location: FF_X23_Y15_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q\);

-- Location: LCCOMB_X23_Y15_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8_combout\);

-- Location: LCCOMB_X18_Y14_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9_combout\);

-- Location: LCCOMB_X19_Y14_N4
\auto_signaltap_0|acq_trigger_in_reg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout\ = \PWM1|pwmA|counter\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(0),
	combout => \auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout\);

-- Location: FF_X19_Y14_N5
\auto_signaltap_0|acq_trigger_in_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(1));

-- Location: FF_X19_Y14_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q\);

-- Location: LCCOMB_X19_Y14_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X19_Y14_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q\,
	datab => \auto_signaltap_0|acq_trigger_in_reg\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout\);

-- Location: FF_X19_Y14_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q\);

-- Location: LCCOMB_X19_Y15_N4
\auto_signaltap_0|acq_trigger_in_reg[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[2]~feeder_combout\ = \PWM1|pwmA|counter\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(10),
	combout => \auto_signaltap_0|acq_trigger_in_reg[2]~feeder_combout\);

-- Location: FF_X19_Y15_N5
\auto_signaltap_0|acq_trigger_in_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(2));

-- Location: FF_X19_Y15_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q\);

-- Location: LCCOMB_X19_Y15_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X19_Y15_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q\,
	datac => \auto_signaltap_0|acq_trigger_in_reg\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout\);

-- Location: FF_X19_Y15_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q\);

-- Location: LCCOMB_X19_Y14_N8
\auto_signaltap_0|acq_trigger_in_reg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout\ = \PWM1|pwmA|ADC_clk~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|ADC_clk~q\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout\);

-- Location: FF_X19_Y14_N9
\auto_signaltap_0|acq_trigger_in_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(0));

-- Location: LCCOMB_X19_Y14_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\);

-- Location: FF_X19_Y14_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\);

-- Location: LCCOMB_X19_Y14_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\,
	datac => \auto_signaltap_0|acq_trigger_in_reg\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\);

-- Location: FF_X19_Y14_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\);

-- Location: LCCOMB_X19_Y14_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10_combout\);

-- Location: LCCOMB_X22_Y12_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\);

-- Location: LCCOMB_X22_Y12_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout\);

-- Location: LCCOMB_X23_Y11_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\);

-- Location: FF_X22_Y12_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(0));

-- Location: LCCOMB_X22_Y12_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3\);

-- Location: LCCOMB_X22_Y12_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout\);

-- Location: FF_X22_Y12_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(1));

-- Location: LCCOMB_X22_Y12_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\);

-- Location: LCCOMB_X22_Y12_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout\);

-- Location: FF_X22_Y12_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(2));

-- Location: LCCOMB_X22_Y12_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\);

-- Location: LCCOMB_X22_Y12_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout\);

-- Location: FF_X22_Y12_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(3));

-- Location: LCCOMB_X21_Y12_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\);

-- Location: LCCOMB_X22_Y12_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12\);

-- Location: LCCOMB_X22_Y12_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout\);

-- Location: FF_X22_Y12_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(4));

-- Location: LCCOMB_X22_Y12_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15\);

-- Location: LCCOMB_X22_Y12_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout\);

-- Location: FF_X22_Y12_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(5));

-- Location: LCCOMB_X22_Y12_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(6),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\);

-- Location: LCCOMB_X22_Y12_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout\);

-- Location: FF_X22_Y12_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(6));

-- Location: LCCOMB_X21_Y12_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\);

-- Location: LCCOMB_X22_Y13_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\);

-- Location: LCCOMB_X22_Y13_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\);

-- Location: LCCOMB_X22_Y13_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout\);

-- Location: LCCOMB_X23_Y12_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\);

-- Location: FF_X23_Y12_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\);

-- Location: LCCOMB_X23_Y12_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\,
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\);

-- Location: LCCOMB_X23_Y12_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\);

-- Location: FF_X23_Y12_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\);

-- Location: LCCOMB_X23_Y12_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3\);

-- Location: LCCOMB_X23_Y12_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\);

-- Location: FF_X23_Y12_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\);

-- Location: LCCOMB_X23_Y12_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\);

-- Location: LCCOMB_X23_Y12_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\);

-- Location: FF_X23_Y12_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\);

-- Location: LCCOMB_X23_Y12_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7\);

-- Location: LCCOMB_X23_Y12_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\);

-- Location: LCCOMB_X23_Y12_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\);

-- Location: FF_X23_Y12_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\);

-- Location: LCCOMB_X23_Y12_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\);

-- Location: LCCOMB_X23_Y12_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\);

-- Location: FF_X23_Y12_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\);

-- Location: LCCOMB_X23_Y12_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11\);

-- Location: LCCOMB_X23_Y12_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\);

-- Location: FF_X23_Y12_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\);

-- Location: LCCOMB_X23_Y12_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\);

-- Location: LCCOMB_X23_Y12_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\);

-- Location: LCCOMB_X22_Y13_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\);

-- Location: FF_X22_Y13_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\);

-- Location: LCCOMB_X23_Y11_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout\);

-- Location: FF_X23_Y11_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q\);

-- Location: LCCOMB_X25_Y11_N30
\auto_signaltap_0|acq_trigger_in_reg[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[25]~feeder_combout\ = \PWM1|pwmA|counter\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(31),
	combout => \auto_signaltap_0|acq_trigger_in_reg[25]~feeder_combout\);

-- Location: FF_X25_Y11_N31
\auto_signaltap_0|acq_trigger_in_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(25));

-- Location: FF_X25_Y11_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~q\);

-- Location: LCCOMB_X25_Y11_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(77),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(75),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(25),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(76),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X25_Y11_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|acq_trigger_in_reg\(25),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(77),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1_combout\);

-- Location: FF_X25_Y11_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff~q\);

-- Location: FF_X25_Y11_N15
\auto_signaltap_0|acq_trigger_in_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1|pwmA|counter\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(24));

-- Location: LCCOMB_X25_Y11_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(74),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(73),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(24),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(72),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0_combout\);

-- Location: FF_X25_Y11_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~q\);

-- Location: LCCOMB_X25_Y11_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|acq_trigger_in_reg\(24),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(74),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1_combout\);

-- Location: FF_X25_Y11_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff~q\);

-- Location: LCCOMB_X25_Y9_N22
\auto_signaltap_0|acq_trigger_in_reg[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[23]~feeder_combout\ = \PWM1|pwmA|counter\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(2),
	combout => \auto_signaltap_0|acq_trigger_in_reg[23]~feeder_combout\);

-- Location: FF_X25_Y9_N23
\auto_signaltap_0|acq_trigger_in_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(23));

-- Location: FF_X25_Y9_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~q\);

-- Location: LCCOMB_X25_Y9_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(69),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(70),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(23),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(71),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X25_Y9_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|acq_trigger_in_reg\(23),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(71),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1_combout\);

-- Location: FF_X25_Y9_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~q\);

-- Location: LCCOMB_X26_Y9_N4
\auto_signaltap_0|acq_trigger_in_reg[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[26]~feeder_combout\ = \PWM1|pwmA|counter\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(3),
	combout => \auto_signaltap_0|acq_trigger_in_reg[26]~feeder_combout\);

-- Location: FF_X26_Y9_N5
\auto_signaltap_0|acq_trigger_in_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(26));

-- Location: LCCOMB_X26_Y9_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(78),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(80),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(26),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(79),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0_combout\);

-- Location: FF_X26_Y9_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~q\);

-- Location: LCCOMB_X26_Y9_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|acq_trigger_in_reg\(26),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(80),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1_combout\);

-- Location: FF_X26_Y9_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff~q\);

-- Location: LCCOMB_X25_Y11_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout\);

-- Location: LCCOMB_X24_Y9_N26
\auto_signaltap_0|acq_trigger_in_reg[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[20]~feeder_combout\ = \PWM1|pwmA|counter\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(27),
	combout => \auto_signaltap_0|acq_trigger_in_reg[20]~feeder_combout\);

-- Location: FF_X24_Y9_N27
\auto_signaltap_0|acq_trigger_in_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(20));

-- Location: LCCOMB_X24_Y9_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(60),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(61),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(20),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(62),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout\);

-- Location: FF_X24_Y9_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q\);

-- Location: LCCOMB_X24_Y9_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q\,
	datac => \auto_signaltap_0|acq_trigger_in_reg\(20),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(62),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1_combout\);

-- Location: FF_X24_Y9_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q\);

-- Location: LCCOMB_X25_Y9_N14
\auto_signaltap_0|acq_trigger_in_reg[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[22]~feeder_combout\ = \PWM1|pwmA|counter\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(29),
	combout => \auto_signaltap_0|acq_trigger_in_reg[22]~feeder_combout\);

-- Location: FF_X25_Y9_N15
\auto_signaltap_0|acq_trigger_in_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(22));

-- Location: LCCOMB_X25_Y9_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(66),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(67),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(22),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(68),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout\);

-- Location: FF_X25_Y9_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q\);

-- Location: LCCOMB_X25_Y9_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q\,
	datac => \auto_signaltap_0|acq_trigger_in_reg\(22),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(68),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1_combout\);

-- Location: FF_X25_Y9_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q\);

-- Location: LCCOMB_X24_Y9_N8
\auto_signaltap_0|acq_trigger_in_reg[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[19]~feeder_combout\ = \PWM1|pwmA|counter\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(26),
	combout => \auto_signaltap_0|acq_trigger_in_reg[19]~feeder_combout\);

-- Location: FF_X24_Y9_N9
\auto_signaltap_0|acq_trigger_in_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(19));

-- Location: LCCOMB_X24_Y9_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(57),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(58),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(19),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(59),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout\);

-- Location: FF_X24_Y9_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q\);

-- Location: LCCOMB_X24_Y9_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q\,
	datac => \auto_signaltap_0|acq_trigger_in_reg\(19),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(59),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1_combout\);

-- Location: FF_X24_Y9_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q\);

-- Location: LCCOMB_X25_Y9_N30
\auto_signaltap_0|acq_trigger_in_reg[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[21]~feeder_combout\ = \PWM1|pwmA|counter\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(28),
	combout => \auto_signaltap_0|acq_trigger_in_reg[21]~feeder_combout\);

-- Location: FF_X25_Y9_N31
\auto_signaltap_0|acq_trigger_in_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(21));

-- Location: FF_X25_Y9_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q\);

-- Location: LCCOMB_X25_Y9_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(63),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(64),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(21),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(65),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X25_Y9_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(65),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(21),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1_combout\);

-- Location: FF_X25_Y9_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q\);

-- Location: LCCOMB_X24_Y9_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout\);

-- Location: LCCOMB_X26_Y12_N8
\auto_signaltap_0|acq_trigger_in_reg[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[29]~feeder_combout\ = \PWM1|pwmA|counter\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(6),
	combout => \auto_signaltap_0|acq_trigger_in_reg[29]~feeder_combout\);

-- Location: FF_X26_Y12_N9
\auto_signaltap_0|acq_trigger_in_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(29));

-- Location: LCCOMB_X26_Y12_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(89),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(88),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(29),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(87),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0_combout\);

-- Location: FF_X26_Y12_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~q\);

-- Location: LCCOMB_X26_Y12_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|acq_trigger_in_reg\(29),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(89),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1_combout\);

-- Location: FF_X26_Y12_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff~q\);

-- Location: LCCOMB_X26_Y9_N6
\auto_signaltap_0|acq_trigger_in_reg[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[27]~feeder_combout\ = \PWM1|pwmA|counter\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(4),
	combout => \auto_signaltap_0|acq_trigger_in_reg[27]~feeder_combout\);

-- Location: FF_X26_Y9_N7
\auto_signaltap_0|acq_trigger_in_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(27));

-- Location: LCCOMB_X26_Y9_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(81),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(82),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(27),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(83),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0_combout\);

-- Location: FF_X26_Y9_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~q\);

-- Location: LCCOMB_X26_Y9_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~q\,
	datac => \auto_signaltap_0|acq_trigger_in_reg\(27),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(83),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1_combout\);

-- Location: FF_X26_Y9_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff~q\);

-- Location: LCCOMB_X26_Y9_N26
\auto_signaltap_0|acq_trigger_in_reg[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[28]~feeder_combout\ = \PWM1|pwmA|counter\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(5),
	combout => \auto_signaltap_0|acq_trigger_in_reg[28]~feeder_combout\);

-- Location: FF_X26_Y9_N27
\auto_signaltap_0|acq_trigger_in_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(28));

-- Location: FF_X26_Y9_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff~q\);

-- Location: LCCOMB_X26_Y9_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(86),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(84),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(28),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(85),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X26_Y9_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|acq_trigger_in_reg\(28),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(86),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1_combout\);

-- Location: FF_X26_Y9_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff~q\);

-- Location: FF_X26_Y12_N15
\auto_signaltap_0|acq_trigger_in_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1|pwmA|counter\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(30));

-- Location: FF_X26_Y12_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~q\);

-- Location: LCCOMB_X26_Y12_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(90),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(91),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(30),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(92),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X26_Y12_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~q\,
	datab => \auto_signaltap_0|acq_trigger_in_reg\(30),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(92),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1_combout\);

-- Location: FF_X26_Y12_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff~q\);

-- Location: LCCOMB_X26_Y12_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout\);

-- Location: FF_X25_Y12_N23
\auto_signaltap_0|acq_trigger_in_reg[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1|pwmA|counter\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(32));

-- Location: FF_X25_Y12_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(32),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff~q\);

-- Location: LCCOMB_X25_Y12_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(96),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(98),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(32),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(97),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X25_Y12_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(98),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(32),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~1_combout\);

-- Location: FF_X25_Y12_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff~q\);

-- Location: FF_X26_Y12_N3
\auto_signaltap_0|acq_trigger_in_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1|pwmA|counter\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(31));

-- Location: LCCOMB_X25_Y12_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(31),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~feeder_combout\);

-- Location: FF_X25_Y12_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~q\);

-- Location: LCCOMB_X26_Y12_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(95),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(94),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(93),
	datad => \auto_signaltap_0|acq_trigger_in_reg\(31),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X25_Y12_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(95),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|acq_trigger_in_reg\(31),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1_combout\);

-- Location: FF_X25_Y12_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff~q\);

-- Location: LCCOMB_X25_Y12_N8
\auto_signaltap_0|acq_trigger_in_reg[33]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[33]~feeder_combout\ = \PWM1|pwmA|ADC_clk~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|ADC_clk~q\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[33]~feeder_combout\);

-- Location: FF_X25_Y12_N9
\auto_signaltap_0|acq_trigger_in_reg[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(33));

-- Location: FF_X25_Y12_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(33),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff~q\);

-- Location: LCCOMB_X25_Y12_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(99),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(101),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(33),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(100),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X25_Y12_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|acq_trigger_in_reg\(33),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(101),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~1_combout\);

-- Location: FF_X25_Y12_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff~q\);

-- Location: LCCOMB_X25_Y12_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\);

-- Location: LCCOMB_X24_Y11_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout\);

-- Location: LCCOMB_X23_Y11_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11_combout\);

-- Location: FF_X23_Y11_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\);

-- Location: LCCOMB_X23_Y11_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\);

-- Location: LCCOMB_X22_Y12_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(7),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout\);

-- Location: LCCOMB_X22_Y12_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout\);

-- Location: FF_X22_Y12_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(7));

-- Location: FF_X22_Y11_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(3));

-- Location: LCCOMB_X22_Y11_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout\);

-- Location: FF_X22_Y11_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(2));

-- Location: FF_X22_Y11_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(1));

-- Location: FF_X22_Y11_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0));

-- Location: FF_X22_Y11_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6));

-- Location: FF_X22_Y11_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5));

-- Location: LCCOMB_X22_Y11_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout\);

-- Location: FF_X22_Y11_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4));

-- Location: LCCOMB_X22_Y11_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout\);

-- Location: FF_X22_Y11_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3));

-- Location: LCCOMB_X22_Y11_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout\);

-- Location: FF_X22_Y11_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2));

-- Location: LCCOMB_X21_Y12_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout\);

-- Location: FF_X21_Y12_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1));

-- Location: LCCOMB_X21_Y12_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout\);

-- Location: FF_X21_Y12_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0));

-- Location: LCCOMB_X21_Y12_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~8\);

-- Location: LCCOMB_X21_Y12_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~8\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~10\);

-- Location: LCCOMB_X21_Y12_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~10\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~12\);

-- Location: LCCOMB_X21_Y12_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~12\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~14\);

-- Location: LCCOMB_X21_Y12_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~14\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~16\);

-- Location: LCCOMB_X21_Y12_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~16\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~18\);

-- Location: FF_X21_Y12_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(6));

-- Location: LCCOMB_X21_Y12_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~18\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19_combout\);

-- Location: FF_X21_Y12_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(7));

-- Location: LCCOMB_X21_Y12_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(7),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3_combout\);

-- Location: FF_X21_Y12_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(2));

-- Location: FF_X21_Y12_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(3));

-- Location: LCCOMB_X21_Y12_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout\);

-- Location: FF_X21_Y12_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(1));

-- Location: FF_X21_Y12_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(0));

-- Location: LCCOMB_X21_Y12_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout\);

-- Location: FF_X21_Y12_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(4));

-- Location: FF_X21_Y12_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(5));

-- Location: LCCOMB_X21_Y12_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(5),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout\);

-- Location: LCCOMB_X21_Y12_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout\);

-- Location: LCCOMB_X22_Y13_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\);

-- Location: FF_X22_Y13_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\);

-- Location: LCCOMB_X22_Y13_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout\);

-- Location: FF_X22_Y13_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\);

-- Location: LCCOMB_X23_Y11_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\);

-- Location: LCCOMB_X19_Y9_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\);

-- Location: LCCOMB_X21_Y11_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout\);

-- Location: LCCOMB_X21_Y11_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\);

-- Location: FF_X21_Y11_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(16));

-- Location: LCCOMB_X21_Y11_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(16),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout\);

-- Location: FF_X21_Y11_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(15));

-- Location: LCCOMB_X21_Y11_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout\);

-- Location: FF_X21_Y11_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(14));

-- Location: LCCOMB_X21_Y11_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout\);

-- Location: FF_X21_Y11_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(13));

-- Location: LCCOMB_X21_Y11_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout\);

-- Location: FF_X21_Y11_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(12));

-- Location: LCCOMB_X21_Y11_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout\);

-- Location: FF_X21_Y11_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(11));

-- Location: LCCOMB_X21_Y11_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout\);

-- Location: FF_X21_Y11_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(10));

-- Location: LCCOMB_X21_Y11_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout\);

-- Location: FF_X21_Y11_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(9));

-- Location: LCCOMB_X21_Y11_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout\);

-- Location: FF_X21_Y11_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(8));

-- Location: LCCOMB_X21_Y11_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout\);

-- Location: FF_X21_Y11_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(7));

-- Location: LCCOMB_X21_Y11_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout\);

-- Location: FF_X21_Y11_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(6));

-- Location: LCCOMB_X21_Y11_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(6),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout\);

-- Location: FF_X21_Y11_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(5));

-- Location: LCCOMB_X22_Y13_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\);

-- Location: FF_X22_Y13_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\);

-- Location: FF_X22_Y13_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\(0));

-- Location: LCCOMB_X21_Y11_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(5),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout\);

-- Location: FF_X21_Y11_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(4));

-- Location: LCCOMB_X21_Y11_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout\);

-- Location: FF_X21_Y11_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(3));

-- Location: LCCOMB_X23_Y13_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\);

-- Location: FF_X23_Y13_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\);

-- Location: LCCOMB_X23_Y11_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout\);

-- Location: LCCOMB_X23_Y11_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout\);

-- Location: FF_X23_Y11_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(2));

-- Location: LCCOMB_X23_Y11_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout\);

-- Location: FF_X23_Y11_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(1));

-- Location: LCCOMB_X23_Y11_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout\);

-- Location: FF_X23_Y11_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(0));

-- Location: LCCOMB_X21_Y10_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout\);

-- Location: FF_X21_Y10_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q\);

-- Location: LCCOMB_X21_Y10_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout\);

-- Location: LCCOMB_X21_Y10_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout\);

-- Location: LCCOMB_X21_Y10_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout\);

-- Location: LCCOMB_X8_Y9_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6_combout\);

-- Location: LCCOMB_X8_Y9_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~5_combout\);

-- Location: FF_X8_Y9_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0));

-- Location: LCCOMB_X8_Y9_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~3_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8_combout\);

-- Location: FF_X8_Y9_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2));

-- Location: LCCOMB_X8_Y9_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout\);

-- Location: LCCOMB_X8_Y9_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~3_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7_combout\);

-- Location: FF_X8_Y9_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3));

-- Location: LCCOMB_X8_Y9_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~2_combout\);

-- Location: LCCOMB_X8_Y9_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~3_combout\);

-- Location: LCCOMB_X8_Y9_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~3_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout\);

-- Location: FF_X8_Y9_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1));

-- Location: LCCOMB_X7_Y9_N22
\auto_signaltap_0|~VCC\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|~VCC~combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|~VCC~combout\);

-- Location: LCCOMB_X7_Y9_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|~GND~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datac => \auto_signaltap_0|~VCC~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\);

-- Location: LCCOMB_X7_Y9_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|~GND~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\,
	datac => \auto_signaltap_0|~VCC~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\);

-- Location: LCCOMB_X7_Y9_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datab => \auto_signaltap_0|~GND~combout\,
	datac => \auto_signaltap_0|~GND~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\);

-- Location: LCCOMB_X7_Y9_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|~VCC~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\,
	datac => \auto_signaltap_0|~VCC~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout\);

-- Location: LCCOMB_X8_Y9_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~0_combout\);

-- Location: LCCOMB_X7_Y9_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|~GND~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datac => \auto_signaltap_0|~VCC~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\);

-- Location: LCCOMB_X8_Y9_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|~GND~combout\,
	datab => \auto_signaltap_0|~GND~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout\);

-- Location: LCCOMB_X7_Y9_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|~VCC~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datac => \auto_signaltap_0|~VCC~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout\);

-- Location: LCCOMB_X7_Y9_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout\,
	datab => \auto_signaltap_0|~GND~combout\,
	datac => \auto_signaltap_0|~VCC~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout\);

-- Location: LCCOMB_X8_Y9_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1_combout\);

-- Location: LCCOMB_X7_Y9_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|~GND~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datac => \auto_signaltap_0|~VCC~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout\);

-- Location: LCCOMB_X7_Y9_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|~VCC~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout\,
	datac => \auto_signaltap_0|~VCC~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15_combout\);

-- Location: LCCOMB_X7_Y9_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|~GND~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datac => \auto_signaltap_0|~VCC~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16_combout\);

-- Location: LCCOMB_X7_Y9_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|~VCC~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16_combout\,
	datac => \auto_signaltap_0|~VCC~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17_combout\);

-- Location: LCCOMB_X8_Y9_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout\);

-- Location: LCCOMB_X7_Y9_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|~GND~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datac => \auto_signaltap_0|~VCC~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18_combout\);

-- Location: LCCOMB_X7_Y9_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|~VCC~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datac => \auto_signaltap_0|~VCC~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19_combout\);

-- Location: LCCOMB_X7_Y9_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datab => \auto_signaltap_0|~GND~combout\,
	datac => \auto_signaltap_0|~GND~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~20_combout\);

-- Location: LCCOMB_X7_Y9_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~20_combout\,
	datab => \auto_signaltap_0|~GND~combout\,
	datac => \auto_signaltap_0|~VCC~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~21_combout\);

-- Location: LCCOMB_X8_Y9_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~21_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~3_combout\);

-- Location: LCCOMB_X8_Y9_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~8_combout\);

-- Location: LCCOMB_X8_Y9_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~9_combout\);

-- Location: FF_X8_Y9_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~3_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~8_combout\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(3));

-- Location: FF_X8_Y9_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(3),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~8_combout\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(2));

-- Location: FF_X8_Y9_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(2),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~8_combout\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(1));

-- Location: FF_X8_Y9_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~0_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(1),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~8_combout\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(0));

-- Location: LCCOMB_X22_Y13_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\);

-- Location: LCCOMB_X22_Y13_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\);

-- Location: LCCOMB_X22_Y13_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout\);

-- Location: FF_X22_Y13_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\);

-- Location: LCCOMB_X21_Y10_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\);

-- Location: LCCOMB_X19_Y10_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X19_Y10_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X19_Y10_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: FF_X19_Y10_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(3));

-- Location: LCCOMB_X19_Y10_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\);

-- Location: FF_X19_Y10_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(4));

-- Location: LCCOMB_X19_Y10_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~COUT\);

-- Location: FF_X19_Y10_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(5));

-- Location: LCCOMB_X19_Y10_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~0_combout\);

-- Location: LCCOMB_X19_Y10_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~0_combout\);

-- Location: FF_X19_Y10_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: LCCOMB_X19_Y10_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: FF_X19_Y10_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(1));

-- Location: FF_X19_Y10_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(2));

-- Location: LCCOMB_X19_Y10_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\);

-- Location: LCCOMB_X19_Y10_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\);

-- Location: LCCOMB_X19_Y10_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\);

-- Location: LCCOMB_X24_Y16_N0
\auto_signaltap_0|acq_data_in_reg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout\ = \PWM1|pwmA|ADC_clk~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|ADC_clk~q\,
	combout => \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout\);

-- Location: FF_X24_Y16_N1
\auto_signaltap_0|acq_data_in_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(0));

-- Location: LCCOMB_X24_Y16_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout\);

-- Location: FF_X24_Y16_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\);

-- Location: FF_X24_Y16_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\);

-- Location: LCCOMB_X24_Y16_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout\);

-- Location: FF_X24_Y16_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\);

-- Location: LCCOMB_X24_Y16_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout\);

-- Location: FF_X24_Y16_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\);

-- Location: FF_X26_Y11_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

-- Location: LCCOMB_X28_Y10_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout\);

-- Location: FF_X28_Y10_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1));

-- Location: LCCOMB_X26_Y11_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout\);

-- Location: FF_X26_Y11_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2));

-- Location: LCCOMB_X29_Y13_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout\);

-- Location: FF_X29_Y13_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3));

-- Location: LCCOMB_X24_Y13_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout\);

-- Location: FF_X24_Y13_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4));

-- Location: FF_X26_Y11_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5));

-- Location: LCCOMB_X26_Y11_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout\);

-- Location: FF_X26_Y11_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6));

-- Location: LCCOMB_X23_Y14_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X14_Y11_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\);

-- Location: LCCOMB_X19_Y10_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\);

-- Location: FF_X23_Y14_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: LCCOMB_X23_Y14_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: FF_X23_Y14_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1));

-- Location: LCCOMB_X23_Y14_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: FF_X23_Y14_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2));

-- Location: LCCOMB_X23_Y14_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: FF_X23_Y14_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3));

-- Location: LCCOMB_X23_Y14_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\);

-- Location: FF_X23_Y14_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4));

-- Location: LCCOMB_X23_Y14_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\);

-- Location: FF_X23_Y14_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5));

-- Location: LCCOMB_X23_Y14_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout\);

-- Location: FF_X23_Y14_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6));

-- Location: FF_X24_Y14_N9
\auto_signaltap_0|acq_data_in_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1|pwmA|counter\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(1));

-- Location: FF_X24_Y14_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q\);

-- Location: LCCOMB_X24_Y14_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout\);

-- Location: FF_X24_Y14_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q\);

-- Location: LCCOMB_X24_Y14_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout\);

-- Location: FF_X24_Y14_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q\);

-- Location: LCCOMB_X24_Y14_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout\);

-- Location: FF_X24_Y14_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q\);

-- Location: FF_X24_Y14_N11
\auto_signaltap_0|acq_data_in_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1|pwmA|counter\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(2));

-- Location: LCCOMB_X24_Y14_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout\);

-- Location: FF_X24_Y14_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q\);

-- Location: LCCOMB_X24_Y14_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout\);

-- Location: FF_X24_Y14_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q\);

-- Location: FF_X24_Y14_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q\);

-- Location: FF_X24_Y14_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q\);

-- Location: LCCOMB_X28_Y15_N0
\auto_signaltap_0|acq_data_in_reg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout\ = \PWM1|pwmA|counter\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(11),
	combout => \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout\);

-- Location: FF_X28_Y15_N1
\auto_signaltap_0|acq_data_in_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(3));

-- Location: LCCOMB_X28_Y15_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout\);

-- Location: FF_X28_Y15_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q\);

-- Location: LCCOMB_X28_Y15_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout\);

-- Location: FF_X28_Y15_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q\);

-- Location: LCCOMB_X28_Y15_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout\);

-- Location: FF_X28_Y15_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q\);

-- Location: LCCOMB_X28_Y15_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout\);

-- Location: FF_X28_Y15_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q\);

-- Location: LCCOMB_X25_Y15_N0
\auto_signaltap_0|acq_data_in_reg[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[4]~feeder_combout\ = \PWM1|pwmA|counter\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(12),
	combout => \auto_signaltap_0|acq_data_in_reg[4]~feeder_combout\);

-- Location: FF_X25_Y15_N1
\auto_signaltap_0|acq_data_in_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(4));

-- Location: LCCOMB_X25_Y15_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout\);

-- Location: FF_X25_Y15_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q\);

-- Location: LCCOMB_X25_Y15_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout\);

-- Location: FF_X25_Y15_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q\);

-- Location: LCCOMB_X25_Y15_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout\);

-- Location: FF_X25_Y15_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q\);

-- Location: LCCOMB_X26_Y15_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout\);

-- Location: FF_X26_Y15_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q\);

-- Location: LCCOMB_X28_Y16_N18
\auto_signaltap_0|acq_data_in_reg[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[5]~feeder_combout\ = \PWM1|pwmA|counter\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(13),
	combout => \auto_signaltap_0|acq_data_in_reg[5]~feeder_combout\);

-- Location: FF_X28_Y16_N19
\auto_signaltap_0|acq_data_in_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(5));

-- Location: LCCOMB_X28_Y16_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout\);

-- Location: FF_X28_Y16_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q\);

-- Location: FF_X28_Y16_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q\);

-- Location: FF_X28_Y16_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q\);

-- Location: LCCOMB_X28_Y16_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout\);

-- Location: FF_X28_Y16_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q\);

-- Location: FF_X28_Y16_N21
\auto_signaltap_0|acq_data_in_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1|pwmA|counter\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(6));

-- Location: LCCOMB_X28_Y16_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout\);

-- Location: FF_X28_Y16_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q\);

-- Location: FF_X28_Y16_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q\);

-- Location: LCCOMB_X28_Y16_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout\);

-- Location: FF_X28_Y16_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q\);

-- Location: LCCOMB_X28_Y16_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout\);

-- Location: FF_X28_Y16_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q\);

-- Location: FF_X23_Y16_N9
\auto_signaltap_0|acq_data_in_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1|pwmA|counter\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(7));

-- Location: FF_X23_Y16_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q\);

-- Location: LCCOMB_X23_Y16_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout\);

-- Location: FF_X23_Y16_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q\);

-- Location: LCCOMB_X23_Y16_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout\);

-- Location: FF_X23_Y16_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q\);

-- Location: LCCOMB_X23_Y16_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout\);

-- Location: FF_X23_Y16_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q\);

-- Location: LCCOMB_X23_Y16_N10
\auto_signaltap_0|acq_data_in_reg[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[8]~feeder_combout\ = \PWM1|pwmA|counter\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(16),
	combout => \auto_signaltap_0|acq_data_in_reg[8]~feeder_combout\);

-- Location: FF_X23_Y16_N11
\auto_signaltap_0|acq_data_in_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(8));

-- Location: LCCOMB_X23_Y16_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout\);

-- Location: FF_X23_Y16_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q\);

-- Location: FF_X23_Y16_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q\);

-- Location: LCCOMB_X23_Y16_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout\);

-- Location: FF_X23_Y16_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q\);

-- Location: LCCOMB_X23_Y16_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout\);

-- Location: FF_X23_Y16_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q\);

-- Location: FF_X28_Y11_N1
\auto_signaltap_0|acq_data_in_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1|pwmA|counter\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(9));

-- Location: LCCOMB_X28_Y11_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout\);

-- Location: FF_X28_Y11_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q\);

-- Location: LCCOMB_X28_Y11_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout\);

-- Location: FF_X28_Y11_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q\);

-- Location: LCCOMB_X28_Y11_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout\);

-- Location: FF_X28_Y11_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q\);

-- Location: LCCOMB_X28_Y11_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout\);

-- Location: FF_X28_Y11_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q\);

-- Location: LCCOMB_X23_Y17_N16
\auto_signaltap_0|acq_data_in_reg[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[10]~feeder_combout\ = \PWM1|pwmA|counter\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(18),
	combout => \auto_signaltap_0|acq_data_in_reg[10]~feeder_combout\);

-- Location: FF_X23_Y17_N17
\auto_signaltap_0|acq_data_in_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(10));

-- Location: LCCOMB_X23_Y17_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout\);

-- Location: FF_X23_Y17_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q\);

-- Location: LCCOMB_X23_Y17_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout\);

-- Location: FF_X23_Y17_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q\);

-- Location: LCCOMB_X23_Y17_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout\);

-- Location: FF_X23_Y17_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q\);

-- Location: LCCOMB_X23_Y17_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout\);

-- Location: FF_X23_Y17_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q\);

-- Location: FF_X28_Y15_N3
\auto_signaltap_0|acq_data_in_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1|pwmA|counter\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(11));

-- Location: LCCOMB_X28_Y15_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout\);

-- Location: FF_X28_Y15_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q\);

-- Location: FF_X28_Y15_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q\);

-- Location: FF_X28_Y15_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q\);

-- Location: FF_X28_Y15_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q\);

-- Location: LCCOMB_X25_Y15_N10
\auto_signaltap_0|acq_data_in_reg[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[12]~feeder_combout\ = \PWM1|pwmA|counter\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(1),
	combout => \auto_signaltap_0|acq_data_in_reg[12]~feeder_combout\);

-- Location: FF_X25_Y15_N11
\auto_signaltap_0|acq_data_in_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(12));

-- Location: LCCOMB_X25_Y15_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout\);

-- Location: FF_X25_Y15_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q\);

-- Location: LCCOMB_X25_Y15_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder_combout\);

-- Location: FF_X25_Y15_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q\);

-- Location: FF_X25_Y15_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q\);

-- Location: LCCOMB_X25_Y15_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout\);

-- Location: FF_X25_Y15_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q\);

-- Location: LCCOMB_X26_Y13_N8
\auto_signaltap_0|acq_data_in_reg[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[13]~feeder_combout\ = \PWM1|pwmA|counter\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(20),
	combout => \auto_signaltap_0|acq_data_in_reg[13]~feeder_combout\);

-- Location: FF_X26_Y13_N9
\auto_signaltap_0|acq_data_in_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(13));

-- Location: FF_X26_Y13_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q\);

-- Location: LCCOMB_X26_Y13_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout\);

-- Location: FF_X26_Y13_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q\);

-- Location: LCCOMB_X26_Y13_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout\);

-- Location: FF_X26_Y13_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q\);

-- Location: LCCOMB_X26_Y13_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout\);

-- Location: FF_X26_Y13_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q\);

-- Location: LCCOMB_X28_Y13_N8
\auto_signaltap_0|acq_data_in_reg[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[14]~feeder_combout\ = \PWM1|pwmA|counter\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(21),
	combout => \auto_signaltap_0|acq_data_in_reg[14]~feeder_combout\);

-- Location: FF_X28_Y13_N9
\auto_signaltap_0|acq_data_in_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(14));

-- Location: FF_X28_Y13_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q\);

-- Location: FF_X28_Y13_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q\);

-- Location: LCCOMB_X28_Y13_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout\);

-- Location: FF_X28_Y13_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q\);

-- Location: LCCOMB_X28_Y13_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout\);

-- Location: FF_X28_Y13_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q\);

-- Location: LCCOMB_X28_Y13_N18
\auto_signaltap_0|acq_data_in_reg[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[15]~feeder_combout\ = \PWM1|pwmA|counter\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(22),
	combout => \auto_signaltap_0|acq_data_in_reg[15]~feeder_combout\);

-- Location: FF_X28_Y13_N19
\auto_signaltap_0|acq_data_in_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(15));

-- Location: LCCOMB_X28_Y13_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout\);

-- Location: FF_X28_Y13_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q\);

-- Location: LCCOMB_X28_Y13_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout\);

-- Location: FF_X28_Y13_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q\);

-- Location: LCCOMB_X28_Y13_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout\);

-- Location: FF_X28_Y13_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q\);

-- Location: LCCOMB_X28_Y13_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout\);

-- Location: FF_X28_Y13_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q\);

-- Location: LCCOMB_X26_Y13_N2
\auto_signaltap_0|acq_data_in_reg[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[16]~feeder_combout\ = \PWM1|pwmA|counter\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(23),
	combout => \auto_signaltap_0|acq_data_in_reg[16]~feeder_combout\);

-- Location: FF_X26_Y13_N3
\auto_signaltap_0|acq_data_in_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(16));

-- Location: LCCOMB_X26_Y13_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout\);

-- Location: FF_X26_Y13_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q\);

-- Location: LCCOMB_X26_Y13_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout\);

-- Location: FF_X26_Y13_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q\);

-- Location: FF_X26_Y13_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q\);

-- Location: LCCOMB_X26_Y13_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder_combout\);

-- Location: FF_X26_Y13_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q\);

-- Location: LCCOMB_X28_Y13_N28
\auto_signaltap_0|acq_data_in_reg[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[17]~feeder_combout\ = \PWM1|pwmA|counter\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(24),
	combout => \auto_signaltap_0|acq_data_in_reg[17]~feeder_combout\);

-- Location: FF_X28_Y13_N29
\auto_signaltap_0|acq_data_in_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(17));

-- Location: LCCOMB_X28_Y13_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout\);

-- Location: FF_X28_Y13_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q\);

-- Location: LCCOMB_X28_Y13_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder_combout\);

-- Location: FF_X28_Y13_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q\);

-- Location: FF_X28_Y13_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q\);

-- Location: FF_X28_Y13_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q\);

-- Location: FF_X21_Y13_N1
\auto_signaltap_0|acq_data_in_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1|pwmA|counter\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(18));

-- Location: LCCOMB_X21_Y14_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout\);

-- Location: FF_X21_Y14_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q\);

-- Location: LCCOMB_X21_Y14_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout\);

-- Location: FF_X21_Y14_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q\);

-- Location: LCCOMB_X21_Y14_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder_combout\);

-- Location: FF_X21_Y14_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q\);

-- Location: LCCOMB_X22_Y14_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder_combout\);

-- Location: FF_X22_Y14_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q\);

-- Location: FF_X24_Y16_N3
\auto_signaltap_0|acq_data_in_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1|pwmA|counter\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(19));

-- Location: LCCOMB_X24_Y16_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout\);

-- Location: FF_X24_Y16_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q\);

-- Location: LCCOMB_X24_Y16_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder_combout\);

-- Location: FF_X24_Y16_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q\);

-- Location: FF_X24_Y16_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q\);

-- Location: FF_X24_Y16_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q\);

-- Location: LCCOMB_X29_Y14_N8
\auto_signaltap_0|acq_data_in_reg[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[20]~feeder_combout\ = \PWM1|pwmA|counter\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(27),
	combout => \auto_signaltap_0|acq_data_in_reg[20]~feeder_combout\);

-- Location: FF_X29_Y14_N9
\auto_signaltap_0|acq_data_in_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(20));

-- Location: FF_X29_Y14_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q\);

-- Location: LCCOMB_X29_Y14_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder_combout\);

-- Location: FF_X29_Y14_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q\);

-- Location: LCCOMB_X29_Y14_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout\);

-- Location: FF_X29_Y14_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q\);

-- Location: FF_X28_Y14_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q\);

-- Location: FF_X29_Y14_N19
\auto_signaltap_0|acq_data_in_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1|pwmA|counter\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(21));

-- Location: LCCOMB_X29_Y14_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder_combout\);

-- Location: FF_X29_Y14_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q\);

-- Location: LCCOMB_X29_Y14_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder_combout\);

-- Location: FF_X29_Y14_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q\);

-- Location: LCCOMB_X29_Y14_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder_combout\);

-- Location: FF_X29_Y14_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q\);

-- Location: FF_X28_Y14_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q\);

-- Location: LCCOMB_X24_Y13_N30
\auto_signaltap_0|acq_data_in_reg[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[22]~feeder_combout\ = \PWM1|pwmA|counter\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(29),
	combout => \auto_signaltap_0|acq_data_in_reg[22]~feeder_combout\);

-- Location: FF_X24_Y13_N31
\auto_signaltap_0|acq_data_in_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(22));

-- Location: FF_X24_Y13_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q\);

-- Location: LCCOMB_X24_Y13_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout\);

-- Location: FF_X24_Y13_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q\);

-- Location: LCCOMB_X24_Y13_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder_combout\);

-- Location: FF_X24_Y13_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q\);

-- Location: LCCOMB_X24_Y13_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder_combout\);

-- Location: FF_X24_Y13_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q\);

-- Location: LCCOMB_X21_Y14_N24
\auto_signaltap_0|acq_data_in_reg[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[23]~feeder_combout\ = \PWM1|pwmA|counter\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(2),
	combout => \auto_signaltap_0|acq_data_in_reg[23]~feeder_combout\);

-- Location: FF_X21_Y14_N25
\auto_signaltap_0|acq_data_in_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(23));

-- Location: LCCOMB_X21_Y14_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(23),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder_combout\);

-- Location: FF_X21_Y14_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q\);

-- Location: FF_X21_Y14_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q\);

-- Location: LCCOMB_X21_Y14_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder_combout\);

-- Location: FF_X21_Y14_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q\);

-- Location: LCCOMB_X21_Y14_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder_combout\);

-- Location: FF_X21_Y14_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q\);

-- Location: FF_X24_Y15_N17
\auto_signaltap_0|acq_data_in_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1|pwmA|counter\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(24));

-- Location: LCCOMB_X24_Y15_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(24),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder_combout\);

-- Location: FF_X24_Y15_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~q\);

-- Location: LCCOMB_X24_Y15_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder_combout\);

-- Location: FF_X24_Y15_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~q\);

-- Location: LCCOMB_X24_Y15_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder_combout\);

-- Location: FF_X24_Y15_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~q\);

-- Location: LCCOMB_X24_Y15_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder_combout\);

-- Location: FF_X24_Y15_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~q\);

-- Location: FF_X24_Y15_N19
\auto_signaltap_0|acq_data_in_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1|pwmA|counter\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(25));

-- Location: LCCOMB_X24_Y15_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(25),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder_combout\);

-- Location: FF_X24_Y15_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~q\);

-- Location: FF_X24_Y15_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~q\);

-- Location: LCCOMB_X24_Y15_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder_combout\);

-- Location: FF_X24_Y15_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~q\);

-- Location: LCCOMB_X24_Y15_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder_combout\);

-- Location: FF_X24_Y15_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~q\);

-- Location: LCCOMB_X26_Y15_N0
\auto_signaltap_0|acq_data_in_reg[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[26]~feeder_combout\ = \PWM1|pwmA|counter\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(3),
	combout => \auto_signaltap_0|acq_data_in_reg[26]~feeder_combout\);

-- Location: FF_X26_Y15_N1
\auto_signaltap_0|acq_data_in_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(26));

-- Location: LCCOMB_X26_Y15_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(26),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder_combout\);

-- Location: FF_X26_Y15_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~q\);

-- Location: LCCOMB_X26_Y15_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder_combout\);

-- Location: FF_X26_Y15_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~q\);

-- Location: LCCOMB_X26_Y15_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder_combout\);

-- Location: FF_X26_Y15_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~q\);

-- Location: LCCOMB_X26_Y15_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder_combout\);

-- Location: FF_X26_Y15_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~q\);

-- Location: FF_X17_Y10_N7
\auto_signaltap_0|acq_data_in_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1|pwmA|counter\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(27));

-- Location: LCCOMB_X17_Y10_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(27),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder_combout\);

-- Location: FF_X17_Y10_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~q\);

-- Location: FF_X17_Y10_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~q\);

-- Location: FF_X17_Y10_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~q\);

-- Location: LCCOMB_X17_Y10_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder_combout\);

-- Location: FF_X17_Y10_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~q\);

-- Location: LCCOMB_X28_Y15_N28
\auto_signaltap_0|acq_data_in_reg[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[28]~feeder_combout\ = \PWM1|pwmA|counter\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(5),
	combout => \auto_signaltap_0|acq_data_in_reg[28]~feeder_combout\);

-- Location: FF_X28_Y15_N29
\auto_signaltap_0|acq_data_in_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(28));

-- Location: LCCOMB_X28_Y15_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(28),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder_combout\);

-- Location: FF_X28_Y15_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~q\);

-- Location: LCCOMB_X28_Y15_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder_combout\);

-- Location: FF_X28_Y15_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~q\);

-- Location: LCCOMB_X28_Y15_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder_combout\);

-- Location: FF_X28_Y15_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~q\);

-- Location: LCCOMB_X28_Y15_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder_combout\);

-- Location: FF_X28_Y15_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~q\);

-- Location: LCCOMB_X29_Y14_N12
\auto_signaltap_0|acq_data_in_reg[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[29]~feeder_combout\ = \PWM1|pwmA|counter\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(6),
	combout => \auto_signaltap_0|acq_data_in_reg[29]~feeder_combout\);

-- Location: FF_X29_Y14_N13
\auto_signaltap_0|acq_data_in_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(29));

-- Location: LCCOMB_X29_Y14_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(29),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder_combout\);

-- Location: FF_X29_Y14_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~q\);

-- Location: LCCOMB_X29_Y14_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder_combout\);

-- Location: FF_X29_Y14_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~q\);

-- Location: FF_X29_Y14_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~q\);

-- Location: LCCOMB_X29_Y14_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder_combout\);

-- Location: FF_X29_Y14_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~q\);

-- Location: LCCOMB_X24_Y13_N0
\auto_signaltap_0|acq_data_in_reg[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[30]~feeder_combout\ = \PWM1|pwmA|counter\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(7),
	combout => \auto_signaltap_0|acq_data_in_reg[30]~feeder_combout\);

-- Location: FF_X24_Y13_N1
\auto_signaltap_0|acq_data_in_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(30));

-- Location: LCCOMB_X23_Y17_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(30),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder_combout\);

-- Location: FF_X23_Y17_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~q\);

-- Location: LCCOMB_X23_Y17_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder_combout\);

-- Location: FF_X23_Y17_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~q\);

-- Location: FF_X23_Y17_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~q\);

-- Location: LCCOMB_X23_Y17_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder_combout\);

-- Location: FF_X23_Y17_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~q\);

-- Location: FF_X26_Y13_N21
\auto_signaltap_0|acq_data_in_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \PWM1|pwmA|counter\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(31));

-- Location: LCCOMB_X26_Y13_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(31),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder_combout\);

-- Location: FF_X26_Y13_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~q\);

-- Location: FF_X26_Y13_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~q\);

-- Location: LCCOMB_X26_Y13_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder_combout\);

-- Location: FF_X26_Y13_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~q\);

-- Location: LCCOMB_X26_Y13_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder_combout\);

-- Location: FF_X26_Y13_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~q\);

-- Location: LCCOMB_X26_Y15_N18
\auto_signaltap_0|acq_data_in_reg[32]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[32]~feeder_combout\ = \PWM1|pwmA|counter\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|counter\(9),
	combout => \auto_signaltap_0|acq_data_in_reg[32]~feeder_combout\);

-- Location: FF_X26_Y15_N19
\auto_signaltap_0|acq_data_in_reg[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(32));

-- Location: LCCOMB_X26_Y15_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(32),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder_combout\);

-- Location: FF_X26_Y15_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~q\);

-- Location: LCCOMB_X26_Y15_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder_combout\);

-- Location: FF_X26_Y15_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~q\);

-- Location: FF_X26_Y15_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~q\);

-- Location: FF_X26_Y15_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~q\);

-- Location: LCCOMB_X24_Y16_N28
\auto_signaltap_0|acq_data_in_reg[33]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[33]~feeder_combout\ = \PWM1|pwmA|ADC_clk~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PWM1|pwmA|ADC_clk~q\,
	combout => \auto_signaltap_0|acq_data_in_reg[33]~feeder_combout\);

-- Location: FF_X24_Y16_N29
\auto_signaltap_0|acq_data_in_reg[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(33));

-- Location: LCCOMB_X24_Y16_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(33),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder_combout\);

-- Location: FF_X24_Y16_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~q\);

-- Location: LCCOMB_X24_Y16_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder_combout\);

-- Location: FF_X24_Y16_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~q\);

-- Location: LCCOMB_X24_Y16_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder_combout\);

-- Location: FF_X24_Y16_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~q\);

-- Location: LCCOMB_X24_Y16_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder_combout\);

-- Location: FF_X24_Y16_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~q\);

-- Location: M9K_X27_Y14_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4524:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 34,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 7,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 34,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y14_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33_combout\);

-- Location: FF_X30_Y14_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(33));

-- Location: LCCOMB_X30_Y14_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(33),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32_combout\);

-- Location: FF_X30_Y14_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(32));

-- Location: LCCOMB_X28_Y14_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(32),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31_combout\);

-- Location: FF_X28_Y14_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(31));

-- Location: LCCOMB_X28_Y14_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(31),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30_combout\);

-- Location: FF_X28_Y14_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(30));

-- Location: LCCOMB_X28_Y14_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(30),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29_combout\);

-- Location: FF_X28_Y14_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(29));

-- Location: LCCOMB_X28_Y14_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(29),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28_combout\);

-- Location: FF_X28_Y14_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(28));

-- Location: LCCOMB_X28_Y14_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(28),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27_combout\);

-- Location: LCCOMB_X29_Y14_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27]~feeder_combout\);

-- Location: FF_X29_Y14_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(27));

-- Location: LCCOMB_X28_Y14_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(27),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26_combout\);

-- Location: FF_X28_Y14_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(26));

-- Location: LCCOMB_X28_Y14_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(26),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25_combout\);

-- Location: FF_X28_Y14_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(25));

-- Location: LCCOMB_X28_Y14_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(25),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24_combout\);

-- Location: LCCOMB_X29_Y14_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]~feeder_combout\);

-- Location: FF_X29_Y14_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(24));

-- Location: LCCOMB_X28_Y14_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(24),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout\);

-- Location: FF_X28_Y14_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(23));

-- Location: LCCOMB_X28_Y14_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(23),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout\);

-- Location: FF_X28_Y14_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(22));

-- Location: LCCOMB_X28_Y14_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout\);

-- Location: FF_X28_Y14_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(21));

-- Location: LCCOMB_X28_Y14_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout\);

-- Location: FF_X28_Y14_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(20));

-- Location: LCCOMB_X28_Y14_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout\);

-- Location: FF_X28_Y14_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(19));

-- Location: LCCOMB_X28_Y14_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout\);

-- Location: FF_X28_Y14_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(18));

-- Location: LCCOMB_X28_Y14_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout\);

-- Location: FF_X28_Y14_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(17));

-- Location: LCCOMB_X28_Y14_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout\);

-- Location: FF_X28_Y14_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(16));

-- Location: LCCOMB_X26_Y14_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout\);

-- Location: FF_X26_Y14_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(15));

-- Location: LCCOMB_X26_Y14_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(15),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout\);

-- Location: FF_X26_Y14_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(14));

-- Location: LCCOMB_X26_Y14_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout\);

-- Location: FF_X26_Y14_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(13));

-- Location: LCCOMB_X26_Y14_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(13),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout\);

-- Location: FF_X26_Y14_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(12));

-- Location: LCCOMB_X26_Y14_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(12),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout\);

-- Location: FF_X26_Y14_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(11));

-- Location: LCCOMB_X26_Y14_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(11),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout\);

-- Location: FF_X26_Y14_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(10));

-- Location: LCCOMB_X26_Y14_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout\);

-- Location: FF_X26_Y14_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(9));

-- Location: LCCOMB_X26_Y14_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(9),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout\);

-- Location: FF_X26_Y14_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(8));

-- Location: LCCOMB_X26_Y14_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout\);

-- Location: FF_X26_Y14_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(7));

-- Location: LCCOMB_X26_Y14_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(7),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout\);

-- Location: FF_X26_Y14_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(6));

-- Location: LCCOMB_X26_Y14_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout\);

-- Location: FF_X26_Y14_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(5));

-- Location: LCCOMB_X26_Y14_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout\);

-- Location: FF_X26_Y14_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(4));

-- Location: LCCOMB_X26_Y14_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout\);

-- Location: FF_X26_Y14_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(3));

-- Location: LCCOMB_X26_Y14_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout\);

-- Location: FF_X26_Y14_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(2));

-- Location: LCCOMB_X26_Y14_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout\);

-- Location: FF_X26_Y14_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(1));

-- Location: LCCOMB_X26_Y14_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\);

-- Location: FF_X26_Y14_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(0));

-- Location: FF_X23_Y12_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\);

-- Location: LCCOMB_X22_Y9_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout\);

-- Location: FF_X22_Y9_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(14));

-- Location: FF_X23_Y12_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\);

-- Location: LCCOMB_X22_Y9_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(14),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout\);

-- Location: FF_X22_Y9_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(13));

-- Location: FF_X23_Y12_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\);

-- Location: LCCOMB_X22_Y9_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(13),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout\);

-- Location: FF_X22_Y9_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(12));

-- Location: FF_X23_Y12_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\);

-- Location: LCCOMB_X22_Y9_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(12),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout\);

-- Location: FF_X22_Y9_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(11));

-- Location: FF_X23_Y12_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\);

-- Location: LCCOMB_X22_Y9_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout\);

-- Location: FF_X22_Y9_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(10));

-- Location: FF_X23_Y12_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\);

-- Location: LCCOMB_X22_Y9_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(10),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout\);

-- Location: FF_X22_Y9_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(9));

-- Location: FF_X23_Y12_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\);

-- Location: LCCOMB_X22_Y9_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(9),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout\);

-- Location: FF_X22_Y9_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(8));

-- Location: LCCOMB_X23_Y11_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\);

-- Location: FF_X24_Y12_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(6));

-- Location: LCCOMB_X24_Y12_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout\);

-- Location: FF_X24_Y12_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(7));

-- Location: LCCOMB_X24_Y12_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout\);

-- Location: FF_X24_Y12_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(5));

-- Location: LCCOMB_X24_Y12_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(7),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout\);

-- Location: FF_X24_Y12_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(6));

-- Location: FF_X24_Y12_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(4));

-- Location: LCCOMB_X24_Y12_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(6),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout\);

-- Location: FF_X24_Y12_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(5));

-- Location: LCCOMB_X24_Y12_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout\);

-- Location: FF_X24_Y12_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(3));

-- Location: LCCOMB_X24_Y12_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout\);

-- Location: FF_X24_Y12_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(4));

-- Location: LCCOMB_X24_Y12_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout\);

-- Location: FF_X24_Y12_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(2));

-- Location: LCCOMB_X24_Y12_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout\);

-- Location: FF_X24_Y12_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(3));

-- Location: LCCOMB_X24_Y12_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout\);

-- Location: FF_X24_Y12_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(1));

-- Location: LCCOMB_X24_Y12_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout\);

-- Location: FF_X24_Y12_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(2));

-- Location: FF_X24_Y12_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(0));

-- Location: LCCOMB_X24_Y12_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout\);

-- Location: FF_X24_Y12_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(1));

-- Location: LCCOMB_X24_Y12_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout\);

-- Location: FF_X21_Y10_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(0));

-- Location: LCCOMB_X21_Y10_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout\);

-- Location: LCCOMB_X19_Y9_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout\);

-- Location: LCCOMB_X19_Y9_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13_combout\);

-- Location: LCCOMB_X28_Y6_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~33\);

-- Location: LCCOMB_X21_Y10_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\);

-- Location: LCCOMB_X21_Y10_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\);

-- Location: LCCOMB_X28_Y7_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout\);

-- Location: LCCOMB_X28_Y7_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(15),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(13),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(12),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout\);

-- Location: LCCOMB_X29_Y6_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(9),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(11),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout\);

-- Location: LCCOMB_X28_Y7_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout\);

-- Location: LCCOMB_X28_Y7_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout\);

-- Location: LCCOMB_X28_Y7_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2_combout\);

-- Location: LCCOMB_X21_Y10_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout\);

-- Location: FF_X28_Y6_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(1),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(0));

-- Location: LCCOMB_X28_Y6_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~33\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~36\);

-- Location: FF_X28_Y6_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(2),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(1));

-- Location: LCCOMB_X28_Y6_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~36\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~38\);

-- Location: FF_X28_Y6_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(3),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(2));

-- Location: LCCOMB_X28_Y6_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~38\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~40\);

-- Location: FF_X28_Y6_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(4),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(3));

-- Location: LCCOMB_X28_Y6_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~40\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~42\);

-- Location: FF_X28_Y6_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(5),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(4));

-- Location: LCCOMB_X28_Y6_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~42\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~44\);

-- Location: FF_X28_Y6_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(6),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(5));

-- Location: LCCOMB_X28_Y6_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(6),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~44\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~46\);

-- Location: FF_X28_Y6_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(7),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(6));

-- Location: LCCOMB_X28_Y6_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(7),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~46\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~48\);

-- Location: FF_X28_Y6_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(8),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(7));

-- Location: LCCOMB_X28_Y6_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(8),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~48\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~50\);

-- Location: FF_X28_Y6_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(9),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(8));

-- Location: LCCOMB_X28_Y6_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(9),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~50\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~52\);

-- Location: FF_X28_Y6_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(10),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(9));

-- Location: LCCOMB_X28_Y6_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(10),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~52\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~54\);

-- Location: FF_X28_Y6_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(11),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(10));

-- Location: LCCOMB_X28_Y6_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(11),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~54\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~56\);

-- Location: FF_X28_Y6_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(12),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(11));

-- Location: LCCOMB_X28_Y6_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(12),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~56\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~58\);

-- Location: FF_X28_Y6_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(13),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(12));

-- Location: LCCOMB_X28_Y6_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(13),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~58\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~60\);

-- Location: FF_X28_Y6_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(14),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(13));

-- Location: LCCOMB_X28_Y6_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(14),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~60\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~62\);

-- Location: FF_X28_Y6_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(15),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(14));

-- Location: LCCOMB_X28_Y6_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(15),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~62\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~64\);

-- Location: FF_X28_Y6_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(16),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(15));

-- Location: LCCOMB_X28_Y5_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(16),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~64\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~66\);

-- Location: FF_X28_Y5_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(17),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(16));

-- Location: LCCOMB_X28_Y5_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(17),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~66\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~68\);

-- Location: FF_X28_Y5_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(18),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(17));

-- Location: LCCOMB_X28_Y5_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(18),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~68\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~70\);

-- Location: FF_X28_Y5_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(19),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(18));

-- Location: LCCOMB_X28_Y5_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(19),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~70\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~72\);

-- Location: FF_X28_Y5_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(20),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(19));

-- Location: LCCOMB_X28_Y5_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(20),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~72\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~74\);

-- Location: FF_X28_Y5_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(21),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(20));

-- Location: LCCOMB_X28_Y5_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(21),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~74\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~76\);

-- Location: FF_X28_Y5_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(22),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(21));

-- Location: LCCOMB_X28_Y5_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(22),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~76\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~78\);

-- Location: FF_X28_Y5_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(23),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(22));

-- Location: LCCOMB_X28_Y5_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(23),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~78\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~80\);

-- Location: FF_X28_Y5_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(24),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(23));

-- Location: LCCOMB_X28_Y5_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(24),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~80\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~82\);

-- Location: FF_X28_Y5_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(25),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(24));

-- Location: LCCOMB_X28_Y5_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(25),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~82\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~84\);

-- Location: FF_X28_Y5_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(26),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(25));

-- Location: LCCOMB_X28_Y5_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(26),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~84\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~86\);

-- Location: FF_X28_Y5_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(27),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(26));

-- Location: LCCOMB_X28_Y5_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(27),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~86\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~88\);

-- Location: LCCOMB_X28_Y5_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(28),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~88\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~90\);

-- Location: LCCOMB_X28_Y5_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(29),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~90\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~92\);

-- Location: LCCOMB_X28_Y5_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(30),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~92\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~94\);

-- Location: LCCOMB_X28_Y5_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(31),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~94\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95_combout\);

-- Location: FF_X28_Y5_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(31));

-- Location: FF_X28_Y5_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(31),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(30));

-- Location: FF_X28_Y5_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(30),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(29));

-- Location: FF_X28_Y5_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(29),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(28));

-- Location: FF_X28_Y5_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(28),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(27));

-- Location: LCCOMB_X28_Y7_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(27),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(25),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(26),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(24),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7_combout\);

-- Location: LCCOMB_X28_Y7_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(23),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(22),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(21),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout\);

-- Location: LCCOMB_X28_Y7_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(30),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(28),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(31),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(29),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8_combout\);

-- Location: LCCOMB_X28_Y7_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(18),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(19),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(17),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout\);

-- Location: LCCOMB_X28_Y7_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9_combout\);

-- Location: LCCOMB_X28_Y7_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]~1_combout\);

-- Location: FF_X19_Y9_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(12));

-- Location: LCCOMB_X23_Y9_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12_combout\);

-- Location: FF_X23_Y9_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(11));

-- Location: LCCOMB_X19_Y9_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11_combout\);

-- Location: FF_X19_Y9_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(10));

-- Location: LCCOMB_X19_Y9_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10_combout\);

-- Location: FF_X19_Y9_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(9));

-- Location: LCCOMB_X19_Y9_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9_combout\);

-- Location: FF_X19_Y9_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(8));

-- Location: LCCOMB_X19_Y9_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8_combout\);

-- Location: FF_X19_Y9_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(7));

-- Location: LCCOMB_X23_Y9_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7_combout\);

-- Location: FF_X23_Y9_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(6));

-- Location: LCCOMB_X23_Y9_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6_combout\);

-- Location: FF_X23_Y9_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(5));

-- Location: LCCOMB_X23_Y9_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5_combout\);

-- Location: FF_X23_Y9_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(4));

-- Location: LCCOMB_X23_Y9_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4_combout\);

-- Location: FF_X23_Y9_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(3));

-- Location: LCCOMB_X23_Y9_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout\);

-- Location: FF_X23_Y9_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(2));

-- Location: LCCOMB_X23_Y9_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout\);

-- Location: FF_X23_Y9_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(1));

-- Location: LCCOMB_X23_Y9_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout\);

-- Location: FF_X23_Y9_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(0));

-- Location: LCCOMB_X19_Y9_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16_combout\);

-- Location: LCCOMB_X21_Y10_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\);

-- Location: FF_X19_Y9_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(15));

-- Location: LCCOMB_X19_Y9_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(15),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15_combout\);

-- Location: FF_X19_Y9_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(14));

-- Location: LCCOMB_X19_Y9_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(14),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14_combout\);

-- Location: FF_X19_Y9_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(13));

-- Location: LCCOMB_X19_Y9_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(12),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13_combout\);

-- Location: FF_X19_Y9_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(12));

-- Location: LCCOMB_X19_Y9_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12_combout\);

-- Location: FF_X19_Y9_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(11));

-- Location: LCCOMB_X19_Y9_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(11),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11_combout\);

-- Location: FF_X19_Y9_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(10));

-- Location: LCCOMB_X19_Y9_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(10),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10_combout\);

-- Location: FF_X19_Y9_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(9));

-- Location: LCCOMB_X19_Y9_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(9),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9_combout\);

-- Location: FF_X19_Y9_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(8));

-- Location: LCCOMB_X23_Y9_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8_combout\);

-- Location: FF_X23_Y9_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(7));

-- Location: LCCOMB_X23_Y9_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(7),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7_combout\);

-- Location: FF_X23_Y9_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(6));

-- Location: LCCOMB_X23_Y9_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6_combout\);

-- Location: FF_X23_Y9_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(5));

-- Location: LCCOMB_X23_Y9_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5_combout\);

-- Location: FF_X23_Y9_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(4));

-- Location: LCCOMB_X23_Y9_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4_combout\);

-- Location: FF_X23_Y9_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(3));

-- Location: LCCOMB_X23_Y9_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout\);

-- Location: FF_X23_Y9_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(2));

-- Location: LCCOMB_X23_Y9_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout\);

-- Location: FF_X23_Y9_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(1));

-- Location: LCCOMB_X23_Y9_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0_combout\);

-- Location: FF_X23_Y9_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(0));

-- Location: LCCOMB_X21_Y10_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout\);

-- Location: LCCOMB_X24_Y10_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X24_Y10_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X24_Y10_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: FF_X24_Y10_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(3));

-- Location: LCCOMB_X24_Y10_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout\);

-- Location: LCCOMB_X24_Y10_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0_combout\);

-- Location: FF_X24_Y10_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: LCCOMB_X24_Y10_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: FF_X24_Y10_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(1));

-- Location: FF_X24_Y10_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(2));

-- Location: LCCOMB_X24_Y10_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\);

-- Location: LCCOMB_X24_Y10_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\);

-- Location: LCCOMB_X16_Y11_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X16_Y11_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout\);

-- Location: LCCOMB_X16_Y11_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout\);

-- Location: LCCOMB_X16_Y11_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout\);

-- Location: LCCOMB_X24_Y10_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\);

-- Location: FF_X16_Y11_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: LCCOMB_X25_Y10_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout\);

-- Location: FF_X25_Y10_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0));

-- Location: LCCOMB_X23_Y11_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout\);

-- Location: FF_X23_Y11_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q\);

-- Location: LCCOMB_X22_Y10_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout\);

-- Location: FF_X22_Y13_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\);

-- Location: LCCOMB_X22_Y13_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\);

-- Location: FF_X22_Y10_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\);

-- Location: LCCOMB_X22_Y10_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout\);

-- Location: LCCOMB_X22_Y13_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\);

-- Location: FF_X22_Y10_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\);

-- Location: LCCOMB_X23_Y10_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout\);

-- Location: FF_X23_Y10_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(0));

-- Location: LCCOMB_X22_Y9_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout\);

-- Location: FF_X22_Y9_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(0));

-- Location: LCCOMB_X22_Y10_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout\);

-- Location: FF_X22_Y10_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\);

-- Location: LCCOMB_X22_Y10_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout\);

-- Location: FF_X22_Y10_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\);

-- Location: LCCOMB_X23_Y10_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout\);

-- Location: FF_X23_Y10_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(1));

-- Location: LCCOMB_X22_Y9_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout\);

-- Location: FF_X22_Y9_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(1));

-- Location: LCCOMB_X22_Y10_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout\);

-- Location: FF_X22_Y10_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\);

-- Location: LCCOMB_X22_Y10_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout\);

-- Location: FF_X22_Y10_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\);

-- Location: LCCOMB_X23_Y10_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout\);

-- Location: FF_X23_Y10_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(2));

-- Location: LCCOMB_X22_Y9_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout\);

-- Location: FF_X22_Y9_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(3));

-- Location: LCCOMB_X22_Y10_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout\);

-- Location: FF_X22_Y10_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\);

-- Location: LCCOMB_X22_Y10_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout\);

-- Location: FF_X22_Y10_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\);

-- Location: LCCOMB_X23_Y10_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout\);

-- Location: FF_X23_Y10_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(4));

-- Location: LCCOMB_X22_Y9_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout\);

-- Location: FF_X22_Y9_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(4));

-- Location: LCCOMB_X22_Y10_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout\);

-- Location: FF_X22_Y10_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\);

-- Location: LCCOMB_X22_Y10_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout\);

-- Location: FF_X22_Y10_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\);

-- Location: LCCOMB_X23_Y10_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout\);

-- Location: FF_X23_Y10_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(5));

-- Location: LCCOMB_X22_Y9_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout\);

-- Location: FF_X22_Y9_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(5));

-- Location: FF_X22_Y10_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(5),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\);

-- Location: FF_X22_Y10_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(5),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\);

-- Location: LCCOMB_X23_Y10_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout\);

-- Location: FF_X23_Y10_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(6));

-- Location: FF_X26_Y10_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\);

-- Location: FF_X26_Y10_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\);

-- Location: LCCOMB_X25_Y10_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout\);

-- Location: FF_X25_Y10_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(8));

-- Location: FF_X26_Y10_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\);

-- Location: FF_X26_Y10_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\);

-- Location: LCCOMB_X25_Y10_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout\);

-- Location: FF_X25_Y10_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(9));

-- Location: LCCOMB_X26_Y10_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout\);

-- Location: FF_X26_Y10_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\);

-- Location: LCCOMB_X26_Y10_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout\);

-- Location: FF_X26_Y10_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\);

-- Location: LCCOMB_X25_Y10_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout\);

-- Location: FF_X25_Y10_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(10));

-- Location: LCCOMB_X26_Y10_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout\);

-- Location: FF_X26_Y10_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\);

-- Location: LCCOMB_X26_Y10_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout\);

-- Location: FF_X26_Y10_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\);

-- Location: LCCOMB_X25_Y10_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout\);

-- Location: FF_X25_Y10_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(11));

-- Location: FF_X26_Y10_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\);

-- Location: FF_X26_Y10_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\);

-- Location: LCCOMB_X25_Y10_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout\);

-- Location: FF_X25_Y10_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(14));

-- Location: LCCOMB_X24_Y10_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(14),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout\);

-- Location: FF_X24_Y10_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(14));

-- Location: FF_X26_Y10_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\);

-- Location: FF_X26_Y10_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\);

-- Location: LCCOMB_X25_Y10_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout\);

-- Location: FF_X25_Y10_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(13));

-- Location: LCCOMB_X25_Y10_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(14),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(13),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout\);

-- Location: FF_X25_Y10_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(13));

-- Location: LCCOMB_X26_Y10_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout\);

-- Location: FF_X26_Y10_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\);

-- Location: LCCOMB_X26_Y10_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout\);

-- Location: FF_X26_Y10_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\);

-- Location: LCCOMB_X25_Y10_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout\);

-- Location: FF_X25_Y10_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(12));

-- Location: LCCOMB_X25_Y10_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(13),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout\);

-- Location: FF_X25_Y10_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(12));

-- Location: LCCOMB_X25_Y10_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(11),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout\);

-- Location: FF_X25_Y10_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(11));

-- Location: LCCOMB_X25_Y10_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(10),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout\);

-- Location: FF_X25_Y10_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(10));

-- Location: LCCOMB_X25_Y10_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(9),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout\);

-- Location: FF_X25_Y10_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(9));

-- Location: LCCOMB_X24_Y10_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout\);

-- Location: FF_X24_Y10_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(8));

-- Location: LCCOMB_X22_Y9_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout\);

-- Location: FF_X22_Y9_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(6));

-- Location: FF_X22_Y10_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(6),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\);

-- Location: FF_X22_Y10_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(6),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\);

-- Location: LCCOMB_X23_Y10_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout\);

-- Location: FF_X23_Y10_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(7));

-- Location: LCCOMB_X23_Y10_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout\);

-- Location: FF_X23_Y10_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(7));

-- Location: LCCOMB_X23_Y10_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(6),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout\);

-- Location: FF_X23_Y10_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(6));

-- Location: LCCOMB_X23_Y10_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout\);

-- Location: FF_X23_Y10_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(5));

-- Location: LCCOMB_X23_Y10_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout\);

-- Location: FF_X23_Y10_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(4));

-- Location: FF_X22_Y9_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(2));

-- Location: LCCOMB_X22_Y10_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\);

-- Location: FF_X22_Y10_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\);

-- Location: LCCOMB_X22_Y10_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout\);

-- Location: FF_X22_Y10_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL_1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\);

-- Location: LCCOMB_X23_Y10_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout\);

-- Location: FF_X23_Y10_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(3));

-- Location: LCCOMB_X23_Y10_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout\);

-- Location: FF_X23_Y10_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(3));

-- Location: LCCOMB_X23_Y10_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout\);

-- Location: FF_X23_Y10_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(2));

-- Location: LCCOMB_X23_Y10_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout\);

-- Location: FF_X23_Y10_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(1));

-- Location: LCCOMB_X23_Y10_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\);

-- Location: FF_X21_Y10_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(0));

-- Location: LCCOMB_X21_Y10_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout\);

-- Location: LCCOMB_X21_Y10_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout\);

-- Location: LCCOMB_X21_Y10_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout\);

-- Location: LCCOMB_X13_Y12_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout\);

-- Location: LCCOMB_X12_Y12_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\);

-- Location: LCCOMB_X13_Y12_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\);

-- Location: FF_X12_Y12_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X12_Y12_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\);

-- Location: FF_X12_Y12_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X12_Y12_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\);

-- Location: FF_X12_Y12_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X12_Y12_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\);

-- Location: FF_X12_Y12_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X13_Y12_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\);

-- Location: LCCOMB_X13_Y13_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10\);

-- Location: LCCOMB_X12_Y13_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X13_Y13_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X13_Y13_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout\);

-- Location: LCCOMB_X12_Y13_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout\);

-- Location: FF_X13_Y13_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0));

-- Location: LCCOMB_X13_Y13_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~11_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~12\);

-- Location: FF_X13_Y13_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~11_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X13_Y13_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~12\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~14_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15\);

-- Location: FF_X13_Y13_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~14_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2));

-- Location: LCCOMB_X13_Y13_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~16_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17\);

-- Location: FF_X13_Y13_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~16_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X13_Y13_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~18_combout\);

-- Location: FF_X13_Y13_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~18_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X13_Y13_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X13_Y13_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout\);

-- Location: LCCOMB_X13_Y13_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout\);

-- Location: LCCOMB_X12_Y13_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17_combout\);

-- Location: FF_X13_Y13_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X13_Y13_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X13_Y13_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout\);

-- Location: FF_X13_Y13_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X13_Y13_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\);

-- Location: LCCOMB_X13_Y13_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X13_Y13_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X12_Y13_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\);

-- Location: FF_X12_Y13_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X13_Y13_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\);

-- Location: LCCOMB_X12_Y13_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\);

-- Location: FF_X12_Y13_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X13_Y12_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\);

-- Location: LCCOMB_X13_Y12_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\);

-- Location: LCCOMB_X12_Y11_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => VCC,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8\);

-- Location: LCCOMB_X12_Y11_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~12\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14\);

-- Location: LCCOMB_X12_Y11_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16\);

-- Location: LCCOMB_X11_Y11_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10_combout\);

-- Location: FF_X12_Y11_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3));

-- Location: LCCOMB_X12_Y11_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout\);

-- Location: FF_X12_Y11_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4));

-- Location: LCCOMB_X12_Y11_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9_combout\);

-- Location: LCCOMB_X11_Y11_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout\);

-- Location: FF_X12_Y11_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0));

-- Location: LCCOMB_X12_Y11_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~12\);

-- Location: FF_X12_Y11_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1));

-- Location: FF_X12_Y11_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2));

-- Location: LCCOMB_X12_Y11_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~10_combout\);

-- Location: LCCOMB_X12_Y11_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~10_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~11_combout\);

-- Location: LCCOMB_X13_Y12_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X13_Y11_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\);

-- Location: FF_X13_Y11_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3));

-- Location: FF_X13_Y11_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2));

-- Location: FF_X13_Y11_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1));

-- Location: FF_X13_Y11_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X13_Y11_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\);

-- Location: LCCOMB_X13_Y11_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\);

-- Location: FF_X13_Y11_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0));

-- Location: LCCOMB_X12_Y11_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\);

-- Location: LCCOMB_X12_Y11_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\);

-- Location: LCCOMB_X11_Y11_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~11_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X12_Y11_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~10_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\);

-- Location: LCCOMB_X12_Y11_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\);

-- Location: FF_X13_Y11_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1));

-- Location: LCCOMB_X12_Y11_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21_combout\);

-- Location: LCCOMB_X13_Y11_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\);

-- Location: LCCOMB_X11_Y11_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\);

-- Location: LCCOMB_X11_Y11_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout\);

-- Location: LCCOMB_X12_Y11_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout\);

-- Location: FF_X13_Y11_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2));

-- Location: LCCOMB_X12_Y11_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~10_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout\);

-- Location: LCCOMB_X13_Y11_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout\);

-- Location: LCCOMB_X11_Y11_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\);

-- Location: FF_X13_Y11_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3));

-- Location: LCCOMB_X12_Y11_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout\);

-- Location: LCCOMB_X13_Y11_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout\);

-- Location: LCCOMB_X11_Y11_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X11_Y11_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\);

-- Location: LCCOMB_X11_Y11_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\);

-- Location: FF_X11_Y11_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3));

-- Location: FF_X11_Y11_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2));

-- Location: FF_X11_Y11_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1));

-- Location: FF_X11_Y11_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0));

-- Location: LCCOMB_X13_Y12_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\);

-- Location: LCCOMB_X13_Y12_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\);

-- Location: LCCOMB_X13_Y9_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\);

-- Location: FF_X13_Y9_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\);

-- Location: LCCOMB_X13_Y12_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\);

-- Location: LCCOMB_X13_Y12_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\);

-- Location: LCCOMB_X13_Y12_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\);

-- Location: LCCOMB_X13_Y12_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout\);

-- Location: FF_X13_Y12_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\);

-- Location: LCCOMB_X32_Y9_N0
\auto_hub|~GND\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X11_Y9_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X12_Y14_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: IOIBUF_X34_Y4_N15
\BT[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BT(1),
	o => \BT[1]~input_o\);

-- Location: IOIBUF_X1_Y0_N15
\DATA[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA(0),
	o => \DATA[0]~input_o\);

-- Location: IOIBUF_X16_Y0_N1
\DATA[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA(4),
	o => \DATA[4]~input_o\);

-- Location: IOIBUF_X18_Y0_N15
\DATA[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA(5),
	o => \DATA[5]~input_o\);

-- Location: IOIBUF_X23_Y0_N15
\DATA[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA(6),
	o => \DATA[6]~input_o\);

-- Location: IOIBUF_X25_Y0_N1
\DATA[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA(7),
	o => \DATA[7]~input_o\);

-- Location: IOIBUF_X28_Y0_N1
\DATA[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA(8),
	o => \DATA[8]~input_o\);

-- Location: IOIBUF_X32_Y0_N22
\DATA[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DATA(9),
	o => \DATA[9]~input_o\);

-- Location: IOIBUF_X1_Y24_N8
\GPIO[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(0),
	o => \GPIO[0]~input_o\);

-- Location: IOIBUF_X3_Y24_N22
\GPIO[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(1),
	o => \GPIO[1]~input_o\);

-- Location: IOIBUF_X7_Y24_N8
\GPIO[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(2),
	o => \GPIO[2]~input_o\);

-- Location: IOIBUF_X9_Y24_N8
\GPIO[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(3),
	o => \GPIO[3]~input_o\);

-- Location: IOIBUF_X11_Y24_N15
\GPIO[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(4),
	o => \GPIO[4]~input_o\);

-- Location: IOIBUF_X13_Y24_N15
\GPIO[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(5),
	o => \GPIO[5]~input_o\);

-- Location: IOIBUF_X16_Y24_N15
\GPIO[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(6),
	o => \GPIO[6]~input_o\);

-- Location: IOIBUF_X18_Y24_N15
\GPIO[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(8),
	o => \GPIO[8]~input_o\);

-- Location: IOIBUF_X23_Y24_N8
\GPIO[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(9),
	o => \GPIO[9]~input_o\);

-- Location: IOIBUF_X1_Y24_N1
\GPIO[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(10),
	o => \GPIO[10]~input_o\);

-- Location: IOIBUF_X5_Y24_N8
\GPIO[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(11),
	o => \GPIO[11]~input_o\);

-- Location: IOIBUF_X7_Y24_N1
\GPIO[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(12),
	o => \GPIO[12]~input_o\);

-- Location: IOIBUF_X13_Y24_N22
\GPIO[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(13),
	o => \GPIO[13]~input_o\);

-- Location: IOIBUF_X16_Y24_N22
\GPIO[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(14),
	o => \GPIO[14]~input_o\);

-- Location: IOIBUF_X16_Y24_N8
\GPIO[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(15),
	o => \GPIO[15]~input_o\);

-- Location: IOIBUF_X18_Y24_N22
\GPIO[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(16),
	o => \GPIO[16]~input_o\);

-- Location: IOIBUF_X23_Y24_N15
\GPIO[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(17),
	o => \GPIO[17]~input_o\);

-- Location: IOIBUF_X30_Y0_N22
\GPIO[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(18),
	o => \GPIO[18]~input_o\);

-- Location: IOIBUF_X32_Y0_N15
\GPIO[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(19),
	o => \GPIO[19]~input_o\);

-- Location: IOIBUF_X32_Y0_N8
\GPIO[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(20),
	o => \GPIO[20]~input_o\);

-- Location: IOIBUF_X34_Y2_N22
\GPIO[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(21),
	o => \GPIO[21]~input_o\);

-- Location: IOIBUF_X34_Y2_N15
\GPIO[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(22),
	o => \GPIO[22]~input_o\);

-- Location: IOIBUF_X34_Y3_N22
\GPIO[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(23),
	o => \GPIO[23]~input_o\);

-- Location: IOIBUF_X34_Y4_N22
\GPIO[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(24),
	o => \GPIO[24]~input_o\);
END structure;


