Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Wed Apr 15 18:56:15 2015
| Host         : ECE-RM215-06 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file sm2_control_sets_placed.rpt
| Design       : sm2
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    21 |
| Minimum Number of register sites lost to control set restrictions |   127 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              64 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+----------------------+----------------------+------------------+----------------+
|    Clock Signal    |     Enable Signal    |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+--------------------+----------------------+----------------------+------------------+----------------+
|  ck_IBUF_BUFG      |                      |                      |                1 |              1 |
|  n_0_z_reg[0]_i_2  |                      |                      |                1 |              1 |
|  n_0_z_reg[10]_i_2 |                      |                      |                1 |              1 |
|  n_0_z_reg[11]_i_2 |                      |                      |                1 |              1 |
|  n_0_z_reg[12]_i_2 |                      |                      |                1 |              1 |
|  n_0_z_reg[13]_i_2 |                      |                      |                1 |              1 |
|  n_0_z_reg[14]_i_2 |                      |                      |                1 |              1 |
|  n_0_z_reg[15]_i_2 |                      |                      |                1 |              1 |
|  n_0_z_reg[1]_i_2  |                      |                      |                1 |              1 |
|  n_0_z_reg[2]_i_2  |                      |                      |                1 |              1 |
|  n_0_z_reg[3]_i_2  |                      |                      |                1 |              1 |
|  n_0_z_reg[4]_i_2  |                      |                      |                1 |              1 |
|  n_0_z_reg[5]_i_2  |                      |                      |                1 |              1 |
|  n_0_z_reg[6]_i_2  |                      |                      |                1 |              1 |
|  n_0_z_reg[7]_i_2  |                      |                      |                1 |              1 |
|  n_0_z_reg[8]_i_2  |                      |                      |                1 |              1 |
|  n_0_z_reg[9]_i_2  |                      |                      |                1 |              1 |
|  ck_IBUF_BUFG      | n_0_ledIndex[3]_i_2  | n_0_ledIndex[3]_i_1  |                2 |              4 |
|  ck_IBUF_BUFG      | n_0_ledIndex[31]_i_2 | n_0_ledIndex[31]_i_1 |                8 |             28 |
|  ck_IBUF_BUFG      |                      | n_0_count_reg[0]_i_1 |                8 |             32 |
|  ck_IBUF_BUFG      | n_0_count_reg[0]_i_1 | n_0_ledIndex[31]_i_2 |                8 |             32 |
+--------------------+----------------------+----------------------+------------------+----------------+


