<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SHA-2 Workbench: SHA2_core Entity  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js", "TeX/AMSmath.js", "TeX/AMSsymbols.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/latest.js?config=TeX-MML-AM_CHTML/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SHA-2 Workbench
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('class_s_h_a2__core.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#Generics">Generics</a> &#124;
<a href="#Ports">Ports</a> &#124;
<a href="#Libraries">Libraries</a> &#124;
<a href="#Use Clauses">Use Clauses</a>  </div>
  <div class="headertitle">
<div class="title">SHA2_core Entity Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>SHA-2 hash core.  
 <a href="class_s_h_a2__core.html#details">More...</a></p>
<div class="dynheader">
Inheritance diagram for SHA2_core:</div>
<div class="dyncontent">
 <div class="center">
  <img src="class_s_h_a2__core.png" usemap="#SHA2_5Fcore_map" alt=""/>
  <map id="SHA2_5Fcore_map" name="SHA2_5Fcore_map">
<area href="classtest___s_h_a256__power__1_a.html" title="Test bench 1A for the SHA-256 hash core. " alt="test_SHA256_power_1A" shape="rect" coords="0,56,150,80"/>
<area href="classtest___s_h_a256__power__1_b.html" title="Test bench 1B for the SHA-256 hash core. " alt="test_SHA256_power_1B" shape="rect" coords="160,56,310,80"/>
<area href="classtest___s_h_a256__power__2_a.html" title="Test bench 2A for the SHA-256 hash core. " alt="test_SHA256_power_2A" shape="rect" coords="320,56,470,80"/>
<area href="classtest___s_h_a256__power__5_a.html" title="Test bench 5A for the SHA-256 hash core. " alt="test_SHA256_power_5A" shape="rect" coords="480,56,630,80"/>
<area href="classt_s_h_a256__core.html" title="Single-message est bench for the SHA-256 hash core. " alt="tSHA256_core" shape="rect" coords="640,56,790,80"/>
<area href="classt_s_h_a256__core__multi.html" title="Multi-message test bench for the SHA-256 hash core " alt="tSHA256_core_multi" shape="rect" coords="800,56,950,80"/>
<area href="classt_s_h_a512__core.html" title="Single-message test bench for the SHA-512 hash core. " alt="tSHA512_core" shape="rect" coords="960,56,1110,80"/>
</map>
 </div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core_1_1_r_t_l.html">RTL</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architecture of the hash core.  <a href="class_s_h_a2__core_1_1_r_t_l.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:a0a6af6eef40212dbaf130d57ce711256"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a0a6af6eef40212dbaf130d57ce711256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard library.  <a href="#a0a6af6eef40212dbaf130d57ce711256"></a><br /></td></tr>
<tr class="memitem:af7cd14526f3f4652f83dc1b9c1ea354b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core.html#af7cd14526f3f4652f83dc1b9c1ea354b">rounds</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:af7cd14526f3f4652f83dc1b9c1ea354b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA-2 transformation cores library.  <a href="#af7cd14526f3f4652f83dc1b9c1ea354b"></a><br /></td></tr>
<tr class="memitem:a6b28ffcbce6e4193e650ee0571f6e51a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core.html#a6b28ffcbce6e4193e650ee0571f6e51a">components</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a6b28ffcbce6e4193e650ee0571f6e51a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Basic integrated circuits components library.  <a href="#a6b28ffcbce6e4193e650ee0571f6e51a"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Use Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:acd03516902501cd1c7296a98e22c6fcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core.html#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:acd03516902501cd1c7296a98e22c6fcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard 9-values logic library.  <a href="#acd03516902501cd1c7296a98e22c6fcb"></a><br /></td></tr>
<tr class="memitem:a1155c0b878bc9d8104ef095e36d9b16c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core.html#a1155c0b878bc9d8104ef095e36d9b16c">utils</a>&#160;</td><td class="memItemRight" valign="bottom">   <b>Package</b><em><a class="el" href="classutils.html"> &lt;utils&gt;</a></td></tr>
<tr class="memdesc:a1155c0b878bc9d8104ef095e36d9b16c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Package containing some generalisation functions.  <a href="#a1155c0b878bc9d8104ef095e36d9b16c"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Generics"></a>
Generics</h2></td></tr>
 <tr class="memitem:aab7a296a13a7e26f0fabc2c03c538ae2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core.html#aab7a296a13a7e26f0fabc2c03c538ae2">WIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="vhdlchar">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">256</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:aab7a296a13a7e26f0fabc2c03c538ae2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hash size.  <a href="#aab7a296a13a7e26f0fabc2c03c538ae2"></a><br /></td></tr>
<tr class="memitem:a263fd6b200658792a1ad9c249e893274"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core.html#a263fd6b200658792a1ad9c249e893274">PIPELINE_STAGES</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="vhdlchar">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a263fd6b200658792a1ad9c249e893274"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of pipeline stages.  <a href="#a263fd6b200658792a1ad9c249e893274"></a><br /></td></tr>
<tr class="memitem:a06f2e831add66ba8d3d440fadfab3d2b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core.html#a06f2e831add66ba8d3d440fadfab3d2b">UNROLLING_FACTOR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="vhdlchar">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a06f2e831add66ba8d3d440fadfab3d2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of SHA-2 steps performed by a single round.  <a href="#a06f2e831add66ba8d3d440fadfab3d2b"></a><br /></td></tr>
<tr class="memitem:ae666662cff4c47f49b7e83e8e2c8c262"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core.html#ae666662cff4c47f49b7e83e8e2c8c262">PIPELINE_WORDS</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="vhdlchar">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">14</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:ae666662cff4c47f49b7e83e8e2c8c262"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of words in the pipeline registers.  <a href="#ae666662cff4c47f49b7e83e8e2c8c262"></a><br /></td></tr>
<tr class="memitem:a8e437f882e7907cfc2f51147c2d94da1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core.html#a8e437f882e7907cfc2f51147c2d94da1">PREFETCH_ROUNDS</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="vhdlchar">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a8e437f882e7907cfc2f51147c2d94da1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of round of the word prefetched from the Constants Unit and the Expander pipeline.  <a href="#a8e437f882e7907cfc2f51147c2d94da1"></a><br /></td></tr>
<tr class="memitem:a6c341b5fda706f6508096c70c8cbf60c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core.html#a6c341b5fda706f6508096c70c8cbf60c">FIX_TIME</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="vhdlchar">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">true</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a6c341b5fda706f6508096c70c8cbf60c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether or not it is necessary to fix the timing issue.  <a href="#a6c341b5fda706f6508096c70c8cbf60c"></a><br /></td></tr>
<tr class="memitem:a62e18dd0c81f27de875299aaca7aa58d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core.html#a62e18dd0c81f27de875299aaca7aa58d">FINAL_SUM_AS_STAGE</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="vhdlchar">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">false</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a62e18dd0c81f27de875299aaca7aa58d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether or not to perform the final sum in a separate stage.  <a href="#a62e18dd0c81f27de875299aaca7aa58d"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:a4a4609c199d30b3adebbeb3a01276ec5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a4a4609c199d30b3adebbeb3a01276ec5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock of this component.  <a href="#a4a4609c199d30b3adebbeb3a01276ec5"></a><br /></td></tr>
<tr class="memitem:adb6f45b4c44644393749641d38a16f4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core.html#adb6f45b4c44644393749641d38a16f4c">not_rst</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:adb6f45b4c44644393749641d38a16f4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Active-low asynchronous reset signal.  <a href="#adb6f45b4c44644393749641d38a16f4c"></a><br /></td></tr>
<tr class="memitem:adcf9c6f5161d039addbda5819bee64a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core.html#adcf9c6f5161d039addbda5819bee64a3">en</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:adcf9c6f5161d039addbda5819bee64a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable signal.  <a href="#adcf9c6f5161d039addbda5819bee64a3"></a><br /></td></tr>
<tr class="memitem:a40c6cfb3048e08cf5787d563fd5912f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core.html#a40c6cfb3048e08cf5787d563fd5912f2">start</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a40c6cfb3048e08cf5787d563fd5912f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">When asserted, a new Padded Data Block to be hashed is present at input.  <a href="#a40c6cfb3048e08cf5787d563fd5912f2"></a><br /></td></tr>
<tr class="memitem:a2471950da2aa0f1bf01665609f6f18d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core.html#a2471950da2aa0f1bf01665609f6f18d1">M_blk</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#aab7a296a13a7e26f0fabc2c03c538ae2">WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a2471950da2aa0f1bf01665609f6f18d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Padded Data Block.  <a href="#a2471950da2aa0f1bf01665609f6f18d1"></a><br /></td></tr>
<tr class="memitem:aba2b061194d66e607050e8f7ec78d62e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core.html#aba2b061194d66e607050e8f7ec78d62e">iv</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#aab7a296a13a7e26f0fabc2c03c538ae2">WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aba2b061194d66e607050e8f7ec78d62e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accumulators value for the provided padded data block.  <a href="#aba2b061194d66e607050e8f7ec78d62e"></a><br /></td></tr>
<tr class="memitem:a893483753e4885f3fc77cf3a1e06d244"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core.html#a893483753e4885f3fc77cf3a1e06d244">ready</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a893483753e4885f3fc77cf3a1e06d244"><td class="mdescLeft">&#160;</td><td class="mdescRight">When asserted, the circuit is able to process a new input block.  <a href="#a893483753e4885f3fc77cf3a1e06d244"></a><br /></td></tr>
<tr class="memitem:a11a2c23728464e4c449ad74439c0b486"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core.html#a11a2c23728464e4c449ad74439c0b486">completed</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a11a2c23728464e4c449ad74439c0b486"><td class="mdescLeft">&#160;</td><td class="mdescRight">When asserted, the hash output is meaningful.  <a href="#a11a2c23728464e4c449ad74439c0b486"></a><br /></td></tr>
<tr class="memitem:a0027aec4ee08aa4c8153df6fad09d6cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2__core.html#a0027aec4ee08aa4c8153df6fad09d6cd">hash</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#aab7a296a13a7e26f0fabc2c03c538ae2">WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a0027aec4ee08aa4c8153df6fad09d6cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the hash of the input.  <a href="#a0027aec4ee08aa4c8153df6fad09d6cd"></a><br /></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>SHA-2 hash core. </p>
<p>Core for applying SHA-2 on a single block message (a.k.a. Padded Data Block) </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a4a4609c199d30b3adebbeb3a01276ec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a4609c199d30b3adebbeb3a01276ec5">&#9670;&nbsp;</a></span>clk</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a> <b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clock of this component. </p>

</div>
</div>
<a id="a11a2c23728464e4c449ad74439c0b486"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11a2c23728464e4c449ad74439c0b486">&#9670;&nbsp;</a></span>completed</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core.html#a11a2c23728464e4c449ad74439c0b486">completed</a> <b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When asserted, the hash output is meaningful. </p>

</div>
</div>
<a id="a6b28ffcbce6e4193e650ee0571f6e51a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b28ffcbce6e4193e650ee0571f6e51a">&#9670;&nbsp;</a></span>components</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core.html#a6b28ffcbce6e4193e650ee0571f6e51a">components</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Basic integrated circuits components library. </p>

</div>
</div>
<a id="adcf9c6f5161d039addbda5819bee64a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcf9c6f5161d039addbda5819bee64a3">&#9670;&nbsp;</a></span>en</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core.html#adcf9c6f5161d039addbda5819bee64a3">en</a> <b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enable signal. </p>

</div>
</div>
<a id="a62e18dd0c81f27de875299aaca7aa58d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62e18dd0c81f27de875299aaca7aa58d">&#9670;&nbsp;</a></span>FINAL_SUM_AS_STAGE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core.html#a62e18dd0c81f27de875299aaca7aa58d">FINAL_SUM_AS_STAGE</a> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">false</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Whether or not to perform the final sum in a separate stage. </p>
<p>If the pipeline registers are placed before any adder in the transformation round, the adders of the final sum are on the critical path, hence it is beneficial to place the final sum in a separate stage. On the other hand, if the pipeline registers are placed at least after one adder, the adders of the final sum are in parallel with a portion of the transformation round, hence no longer on the critical path. </p>

</div>
</div>
<a id="a6c341b5fda706f6508096c70c8cbf60c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c341b5fda706f6508096c70c8cbf60c">&#9670;&nbsp;</a></span>FIX_TIME</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core.html#a6c341b5fda706f6508096c70c8cbf60c">FIX_TIME</a> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">true</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Whether or not it is necessary to fix the timing issue. </p>
<p>This flag <b>must</b> be set to <code>true</code> if the compressor stage employs the \(K\) constant(s) and the \(W\) expanded word(s) <b>prior</b> of the pipeline registers, since this causes a tempification issue which must be fixed; otherwise it must be set to <code>false</code> </p>

</div>
</div>
<a id="a0027aec4ee08aa4c8153df6fad09d6cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0027aec4ee08aa4c8153df6fad09d6cd">&#9670;&nbsp;</a></span>hash</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core.html#a0027aec4ee08aa4c8153df6fad09d6cd">hash</a> <b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#aab7a296a13a7e26f0fabc2c03c538ae2">WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the hash of the input. </p>

</div>
</div>
<a id="a0a6af6eef40212dbaf130d57ce711256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a6af6eef40212dbaf130d57ce711256">&#9670;&nbsp;</a></span>ieee</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Standard library. </p>

</div>
</div>
<a id="aba2b061194d66e607050e8f7ec78d62e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba2b061194d66e607050e8f7ec78d62e">&#9670;&nbsp;</a></span>iv</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core.html#aba2b061194d66e607050e8f7ec78d62e">iv</a> <b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#aab7a296a13a7e26f0fabc2c03c538ae2">WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Accumulators value for the provided padded data block. </p>

</div>
</div>
<a id="a2471950da2aa0f1bf01665609f6f18d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2471950da2aa0f1bf01665609f6f18d1">&#9670;&nbsp;</a></span>M_blk</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core.html#a2471950da2aa0f1bf01665609f6f18d1">M_blk</a> <b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_h_a2__core.html#aab7a296a13a7e26f0fabc2c03c538ae2">WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Padded Data Block. </p>

</div>
</div>
<a id="adb6f45b4c44644393749641d38a16f4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb6f45b4c44644393749641d38a16f4c">&#9670;&nbsp;</a></span>not_rst</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core.html#adb6f45b4c44644393749641d38a16f4c">not_rst</a> <b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Active-low asynchronous reset signal. </p>

</div>
</div>
<a id="a263fd6b200658792a1ad9c249e893274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a263fd6b200658792a1ad9c249e893274">&#9670;&nbsp;</a></span>PIPELINE_STAGES</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core.html#a263fd6b200658792a1ad9c249e893274">PIPELINE_STAGES</a> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Number of pipeline stages. </p>

</div>
</div>
<a id="ae666662cff4c47f49b7e83e8e2c8c262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae666662cff4c47f49b7e83e8e2c8c262">&#9670;&nbsp;</a></span>PIPELINE_WORDS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core.html#ae666662cff4c47f49b7e83e8e2c8c262">PIPELINE_WORDS</a> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">14</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Number of words in the pipeline registers. </p>
<p>If greater than 8, an initialisation block must be defined for providing the additional initial values </p>

</div>
</div>
<a id="a8e437f882e7907cfc2f51147c2d94da1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e437f882e7907cfc2f51147c2d94da1">&#9670;&nbsp;</a></span>PREFETCH_ROUNDS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core.html#a8e437f882e7907cfc2f51147c2d94da1">PREFETCH_ROUNDS</a> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Number of round of the word prefetched from the Constants Unit and the Expander pipeline. </p>

</div>
</div>
<a id="a893483753e4885f3fc77cf3a1e06d244"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a893483753e4885f3fc77cf3a1e06d244">&#9670;&nbsp;</a></span>ready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core.html#a893483753e4885f3fc77cf3a1e06d244">ready</a> <b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When asserted, the circuit is able to process a new input block. </p>

</div>
</div>
<a id="af7cd14526f3f4652f83dc1b9c1ea354b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7cd14526f3f4652f83dc1b9c1ea354b">&#9670;&nbsp;</a></span>rounds</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core.html#af7cd14526f3f4652f83dc1b9c1ea354b">rounds</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>SHA-2 transformation cores library. </p>

</div>
</div>
<a id="a40c6cfb3048e08cf5787d563fd5912f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40c6cfb3048e08cf5787d563fd5912f2">&#9670;&nbsp;</a></span>start</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core.html#a40c6cfb3048e08cf5787d563fd5912f2">start</a> <b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When asserted, a new Padded Data Block to be hashed is present at input. </p>

</div>
</div>
<a id="acd03516902501cd1c7296a98e22c6fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd03516902501cd1c7296a98e22c6fcb">&#9670;&nbsp;</a></span>std_logic_1164</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core.html#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Package</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Standard 9-values logic library. </p>

</div>
</div>
<a id="a06f2e831add66ba8d3d440fadfab3d2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06f2e831add66ba8d3d440fadfab3d2b">&#9670;&nbsp;</a></span>UNROLLING_FACTOR</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core.html#a06f2e831add66ba8d3d440fadfab3d2b">UNROLLING_FACTOR</a> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Number of SHA-2 steps performed by a single round. </p>

</div>
</div>
<a id="a1155c0b878bc9d8104ef095e36d9b16c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1155c0b878bc9d8104ef095e36d9b16c">&#9670;&nbsp;</a></span>utils</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core.html#a1155c0b878bc9d8104ef095e36d9b16c">utils</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Package</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Package containing some generalisation functions. </p>

</div>
</div>
<a id="aab7a296a13a7e26f0fabc2c03c538ae2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab7a296a13a7e26f0fabc2c03c538ae2">&#9670;&nbsp;</a></span>WIDTH</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2__core.html#aab7a296a13a7e26f0fabc2c03c538ae2">WIDTH</a> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">256</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Hash size. </p>
<p>This parameter chooses the hash function </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="class_s_h_a2__core.html">SHA2_core</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
