# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do bcd2sseg_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/UECCI/Documents/GitHub/arquitecturaProcesadores/lab04/hdl/src {C:/Users/UECCI/Documents/GitHub/arquitecturaProcesadores/lab04/hdl/src/BCDtoSSeg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:22 on Apr 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/UECCI/Documents/GitHub/arquitecturaProcesadores/lab04/hdl/src" C:/Users/UECCI/Documents/GitHub/arquitecturaProcesadores/lab04/hdl/src/BCDtoSSeg.v 
# -- Compiling module BCDtoSSeg
# 
# Top level modules:
# 	BCDtoSSeg
# End time: 19:06:22 on Apr 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/UECCI/Documents/GitHub/arquitecturaProcesadores/lab04/hdl/src {C:/Users/UECCI/Documents/GitHub/arquitecturaProcesadores/lab04/hdl/src/BCD2SSeg_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:22 on Apr 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/UECCI/Documents/GitHub/arquitecturaProcesadores/lab04/hdl/src" C:/Users/UECCI/Documents/GitHub/arquitecturaProcesadores/lab04/hdl/src/BCD2SSeg_TB.v 
# -- Compiling module BCDtoSSeg_TB
# 
# Top level modules:
# 	BCDtoSSeg_TB
# End time: 19:06:22 on Apr 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  BCDtoSSeg_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" BCDtoSSeg_TB 
# Start time: 19:06:22 on Apr 03,2020
# Loading work.BCDtoSSeg_TB
# Loading work.BCDtoSSeg
# ** Warning: (vsim-3017) C:/Users/UECCI/Documents/GitHub/arquitecturaProcesadores/lab04/hdl/src/BCD2SSeg_TB.v(13): [TFMPC] - Too few port connections. Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /BCDtoSSeg_TB/uut File: C:/Users/UECCI/Documents/GitHub/arquitecturaProcesadores/lab04/hdl/src/BCDtoSSeg.v
# ** Warning: (vsim-3722) C:/Users/UECCI/Documents/GitHub/arquitecturaProcesadores/lab04/hdl/src/BCD2SSeg_TB.v(13): [TFMPC] - Missing connection for port 'an'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: UECCI  Hostname: CEINT-SALA3B-02  ProcessID: 53056
#           Attempting to use alternate WLF file "./wlftvczrns".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvczrns
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
