{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 07 09:37:49 2018 " "Info: Processing started: Sun Jan 07 09:37:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU_sakura -c CPU_sakura --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU_sakura -c CPU_sakura --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "OTHER_CLK " "Info: Assuming node \"OTHER_CLK\" is an undefined clock" {  } { { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 768 440 608 784 "OTHER_CLK" "" } } } } { "d:/program files/qurtus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qurtus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTHER_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPU_CLK " "Info: Assuming node \"CPU_CLK\" is an undefined clock" {  } { { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 536 1312 1480 552 "CPU_CLK" "" } } } } { "d:/program files/qurtus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qurtus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "OTHER_CLK register s_m:inst3\|SM_0 register tyjcq:inst5\|C\[3\] 97.43 MHz 10.264 ns Internal " "Info: Clock \"OTHER_CLK\" has Internal fmax of 97.43 MHz between source register \"s_m:inst3\|SM_0\" and destination register \"tyjcq:inst5\|C\[3\]\" (period= 10.264 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.971 ns + Longest register register " "Info: + Longest register to register delay is 4.971 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns s_m:inst3\|SM_0 1 REG LCFF_X13_Y9_N17 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y9_N17; Fanout = 11; REG Node = 's_m:inst3\|SM_0'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s_m:inst3|SM_0 } "NODE_NAME" } } { "../s_m/s_m.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/s_m/s_m.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.053 ns) 0.291 ns zlymq:inst6\|ALU~5DUPLICATE 2 COMB LCCOMB_X13_Y9_N6 1 " "Info: 2: + IC(0.238 ns) + CELL(0.053 ns) = 0.291 ns; Loc. = LCCOMB_X13_Y9_N6; Fanout = 1; COMB Node = 'zlymq:inst6\|ALU~5DUPLICATE'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.291 ns" { s_m:inst3|SM_0 zlymq:inst6|ALU~5DUPLICATE } "NODE_NAME" } } { "../zlymq/zlymq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/zlymq/zlymq.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.053 ns) 0.819 ns alu_calculate:inst9\|process_0~5 3 COMB LCCOMB_X11_Y9_N8 10 " "Info: 3: + IC(0.475 ns) + CELL(0.053 ns) = 0.819 ns; Loc. = LCCOMB_X11_Y9_N8; Fanout = 10; COMB Node = 'alu_calculate:inst9\|process_0~5'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { zlymq:inst6|ALU~5DUPLICATE alu_calculate:inst9|process_0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.053 ns) 1.456 ns alu_calculate:inst9\|r\[3\]~72 4 COMB LCCOMB_X14_Y9_N16 1 " "Info: 4: + IC(0.584 ns) + CELL(0.053 ns) = 1.456 ns; Loc. = LCCOMB_X14_Y9_N16; Fanout = 1; COMB Node = 'alu_calculate:inst9\|r\[3\]~72'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { alu_calculate:inst9|process_0~5 alu_calculate:inst9|r[3]~72 } "NODE_NAME" } } { "../alu_calculate/alu_calculate.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/alu_calculate/alu_calculate.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.228 ns) 1.930 ns alu_calculate:inst9\|r\[3\]~73 5 COMB LCCOMB_X14_Y9_N0 5 " "Info: 5: + IC(0.246 ns) + CELL(0.228 ns) = 1.930 ns; Loc. = LCCOMB_X14_Y9_N0; Fanout = 5; COMB Node = 'alu_calculate:inst9\|r\[3\]~73'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { alu_calculate:inst9|r[3]~72 alu_calculate:inst9|r[3]~73 } "NODE_NAME" } } { "../alu_calculate/alu_calculate.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/alu_calculate/alu_calculate.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.225 ns) 2.945 ns alu_sh:inst10\|o\[3\]~43 6 COMB LCCOMB_X10_Y10_N30 2 " "Info: 6: + IC(0.790 ns) + CELL(0.225 ns) = 2.945 ns; Loc. = LCCOMB_X10_Y10_N30; Fanout = 2; COMB Node = 'alu_sh:inst10\|o\[3\]~43'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { alu_calculate:inst9|r[3]~73 alu_sh:inst10|o[3]~43 } "NODE_NAME" } } { "../alu_sh/alu_sh.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/alu_sh/alu_sh.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 3.222 ns alu_sh:inst10\|o\[3\]~54 7 COMB LCCOMB_X10_Y10_N16 4 " "Info: 7: + IC(0.224 ns) + CELL(0.053 ns) = 3.222 ns; Loc. = LCCOMB_X10_Y10_N16; Fanout = 4; COMB Node = 'alu_sh:inst10\|o\[3\]~54'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.277 ns" { alu_sh:inst10|o[3]~43 alu_sh:inst10|o[3]~54 } "NODE_NAME" } } { "../alu_sh/alu_sh.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/alu_sh/alu_sh.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.053 ns) 3.509 ns kmux_2:inst8\|o\[3\]~12 8 COMB LCCOMB_X10_Y10_N4 3 " "Info: 8: + IC(0.234 ns) + CELL(0.053 ns) = 3.509 ns; Loc. = LCCOMB_X10_Y10_N4; Fanout = 3; COMB Node = 'kmux_2:inst8\|o\[3\]~12'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.287 ns" { alu_sh:inst10|o[3]~54 kmux_2:inst8|o[3]~12 } "NODE_NAME" } } { "../kmux_2/kmux_2.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/kmux_2/kmux_2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.225 ns) 4.816 ns tyjcq:inst5\|C\[3\]~29 9 COMB LCCOMB_X7_Y9_N28 1 " "Info: 9: + IC(1.082 ns) + CELL(0.225 ns) = 4.816 ns; Loc. = LCCOMB_X7_Y9_N28; Fanout = 1; COMB Node = 'tyjcq:inst5\|C\[3\]~29'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { kmux_2:inst8|o[3]~12 tyjcq:inst5|C[3]~29 } "NODE_NAME" } } { "../tyjcq/tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/tyjcq/tyjcq.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.971 ns tyjcq:inst5\|C\[3\] 10 REG LCFF_X7_Y9_N29 4 " "Info: 10: + IC(0.000 ns) + CELL(0.155 ns) = 4.971 ns; Loc. = LCFF_X7_Y9_N29; Fanout = 4; REG Node = 'tyjcq:inst5\|C\[3\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { tyjcq:inst5|C[3]~29 tyjcq:inst5|C[3] } "NODE_NAME" } } { "../tyjcq/tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/tyjcq/tyjcq.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.098 ns ( 22.09 % ) " "Info: Total cell delay = 1.098 ns ( 22.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.873 ns ( 77.91 % ) " "Info: Total interconnect delay = 3.873 ns ( 77.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.971 ns" { s_m:inst3|SM_0 zlymq:inst6|ALU~5DUPLICATE alu_calculate:inst9|process_0~5 alu_calculate:inst9|r[3]~72 alu_calculate:inst9|r[3]~73 alu_sh:inst10|o[3]~43 alu_sh:inst10|o[3]~54 kmux_2:inst8|o[3]~12 tyjcq:inst5|C[3]~29 tyjcq:inst5|C[3] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "4.971 ns" { s_m:inst3|SM_0 {} zlymq:inst6|ALU~5DUPLICATE {} alu_calculate:inst9|process_0~5 {} alu_calculate:inst9|r[3]~72 {} alu_calculate:inst9|r[3]~73 {} alu_sh:inst10|o[3]~43 {} alu_sh:inst10|o[3]~54 {} kmux_2:inst8|o[3]~12 {} tyjcq:inst5|C[3]~29 {} tyjcq:inst5|C[3] {} } { 0.000ns 0.238ns 0.475ns 0.584ns 0.246ns 0.790ns 0.224ns 0.234ns 1.082ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.053ns 0.228ns 0.225ns 0.053ns 0.053ns 0.225ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.023 ns - Smallest " "Info: - Smallest clock skew is 0.023 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OTHER_CLK destination 2.480 ns + Shortest register " "Info: + Shortest clock path from clock \"OTHER_CLK\" to destination register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns OTHER_CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'OTHER_CLK'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTHER_CLK } "NODE_NAME" } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 768 440 608 784 "OTHER_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns OTHER_CLK~clkctrl 2 COMB CLKCTRL_G3 43 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 43; COMB Node = 'OTHER_CLK~clkctrl'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { OTHER_CLK OTHER_CLK~clkctrl } "NODE_NAME" } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 768 440 608 784 "OTHER_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns tyjcq:inst5\|C\[3\] 3 REG LCFF_X7_Y9_N29 4 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X7_Y9_N29; Fanout = 4; REG Node = 'tyjcq:inst5\|C\[3\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { OTHER_CLK~clkctrl tyjcq:inst5|C[3] } "NODE_NAME" } } { "../tyjcq/tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/tyjcq/tyjcq.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { OTHER_CLK OTHER_CLK~clkctrl tyjcq:inst5|C[3] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { OTHER_CLK {} OTHER_CLK~combout {} OTHER_CLK~clkctrl {} tyjcq:inst5|C[3] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OTHER_CLK source 2.457 ns - Longest register " "Info: - Longest clock path from clock \"OTHER_CLK\" to source register is 2.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns OTHER_CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'OTHER_CLK'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTHER_CLK } "NODE_NAME" } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 768 440 608 784 "OTHER_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns OTHER_CLK~clkctrl 2 COMB CLKCTRL_G3 43 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 43; COMB Node = 'OTHER_CLK~clkctrl'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { OTHER_CLK OTHER_CLK~clkctrl } "NODE_NAME" } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 768 440 608 784 "OTHER_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.618 ns) 2.457 ns s_m:inst3\|SM_0 3 REG LCFF_X13_Y9_N17 11 " "Info: 3: + IC(0.642 ns) + CELL(0.618 ns) = 2.457 ns; Loc. = LCFF_X13_Y9_N17; Fanout = 11; REG Node = 's_m:inst3\|SM_0'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { OTHER_CLK~clkctrl s_m:inst3|SM_0 } "NODE_NAME" } } { "../s_m/s_m.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/s_m/s_m.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.91 % ) " "Info: Total cell delay = 1.472 ns ( 59.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 40.09 % ) " "Info: Total interconnect delay = 0.985 ns ( 40.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.457 ns" { OTHER_CLK OTHER_CLK~clkctrl s_m:inst3|SM_0 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.457 ns" { OTHER_CLK {} OTHER_CLK~combout {} OTHER_CLK~clkctrl {} s_m:inst3|SM_0 {} } { 0.000ns 0.000ns 0.343ns 0.642ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { OTHER_CLK OTHER_CLK~clkctrl tyjcq:inst5|C[3] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { OTHER_CLK {} OTHER_CLK~combout {} OTHER_CLK~clkctrl {} tyjcq:inst5|C[3] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.457 ns" { OTHER_CLK OTHER_CLK~clkctrl s_m:inst3|SM_0 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.457 ns" { OTHER_CLK {} OTHER_CLK~combout {} OTHER_CLK~clkctrl {} s_m:inst3|SM_0 {} } { 0.000ns 0.000ns 0.343ns 0.642ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "../s_m/s_m.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/s_m/s_m.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "../tyjcq/tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/tyjcq/tyjcq.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../s_m/s_m.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/s_m/s_m.vhd" 14 -1 0 } } { "../tyjcq/tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/tyjcq/tyjcq.vhd" 35 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.971 ns" { s_m:inst3|SM_0 zlymq:inst6|ALU~5DUPLICATE alu_calculate:inst9|process_0~5 alu_calculate:inst9|r[3]~72 alu_calculate:inst9|r[3]~73 alu_sh:inst10|o[3]~43 alu_sh:inst10|o[3]~54 kmux_2:inst8|o[3]~12 tyjcq:inst5|C[3]~29 tyjcq:inst5|C[3] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "4.971 ns" { s_m:inst3|SM_0 {} zlymq:inst6|ALU~5DUPLICATE {} alu_calculate:inst9|process_0~5 {} alu_calculate:inst9|r[3]~72 {} alu_calculate:inst9|r[3]~73 {} alu_sh:inst10|o[3]~43 {} alu_sh:inst10|o[3]~54 {} kmux_2:inst8|o[3]~12 {} tyjcq:inst5|C[3]~29 {} tyjcq:inst5|C[3] {} } { 0.000ns 0.238ns 0.475ns 0.584ns 0.246ns 0.790ns 0.224ns 0.234ns 1.082ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.053ns 0.228ns 0.225ns 0.053ns 0.053ns 0.225ns 0.155ns } "" } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { OTHER_CLK OTHER_CLK~clkctrl tyjcq:inst5|C[3] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { OTHER_CLK {} OTHER_CLK~combout {} OTHER_CLK~clkctrl {} tyjcq:inst5|C[3] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.457 ns" { OTHER_CLK OTHER_CLK~clkctrl s_m:inst3|SM_0 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.457 ns" { OTHER_CLK {} OTHER_CLK~combout {} OTHER_CLK~clkctrl {} s_m:inst3|SM_0 {} } { 0.000ns 0.000ns 0.343ns 0.642ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CPU_CLK memory lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_38a1:auto_generated\|ram_block1a0~porta_we_reg memory lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_38a1:auto_generated\|ram_block1a0~porta_datain_reg4 224.57 MHz 4.453 ns Internal " "Info: Clock \"CPU_CLK\" has Internal fmax of 224.57 MHz between source memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_38a1:auto_generated\|ram_block1a0~porta_we_reg\" and destination memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_38a1:auto_generated\|ram_block1a0~porta_datain_reg4\" (period= 4.453 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.295 ns + Longest memory memory " "Info: + Longest memory to memory delay is 4.295 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_38a1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X8_Y9 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X8_Y9; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_38a1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_38a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_38a1.tdf" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/db/altsyncram_38a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_38a1:auto_generated\|q_a\[4\] 2 MEM M4K_X8_Y9 1 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X8_Y9; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_38a1:auto_generated\|q_a\[4\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_38a1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_38a1:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_38a1.tdf" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/db/altsyncram_38a1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.515 ns) + CELL(0.053 ns) 2.418 ns lpm_ram_io:inst\|datatri\[4\]~3 3 COMB LCCOMB_X11_Y9_N30 3 " "Info: 3: + IC(0.515 ns) + CELL(0.053 ns) = 2.418 ns; Loc. = LCCOMB_X11_Y9_N30; Fanout = 3; COMB Node = 'lpm_ram_io:inst\|datatri\[4\]~3'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_38a1:auto_generated|q_a[4] lpm_ram_io:inst|datatri[4]~3 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "d:/program files/qurtus2/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 2.687 ns alu_sh:inst10\|o\[4\]~41 4 COMB LCCOMB_X11_Y9_N12 2 " "Info: 4: + IC(0.216 ns) + CELL(0.053 ns) = 2.687 ns; Loc. = LCCOMB_X11_Y9_N12; Fanout = 2; COMB Node = 'alu_sh:inst10\|o\[4\]~41'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { lpm_ram_io:inst|datatri[4]~3 alu_sh:inst10|o[4]~41 } "NODE_NAME" } } { "../alu_sh/alu_sh.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/alu_sh/alu_sh.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.154 ns) 3.597 ns alu_sh:inst10\|o\[4\]~53 5 COMB LCCOMB_X7_Y10_N24 4 " "Info: 5: + IC(0.756 ns) + CELL(0.154 ns) = 3.597 ns; Loc. = LCCOMB_X7_Y10_N24; Fanout = 4; COMB Node = 'alu_sh:inst10\|o\[4\]~53'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { alu_sh:inst10|o[4]~41 alu_sh:inst10|o[4]~53 } "NODE_NAME" } } { "../alu_sh/alu_sh.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/alu_sh/alu_sh.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.096 ns) 4.295 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_38a1:auto_generated\|ram_block1a0~porta_datain_reg4 6 MEM M4K_X8_Y9 1 " "Info: 6: + IC(0.602 ns) + CELL(0.096 ns) = 4.295 ns; Loc. = M4K_X8_Y9; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_38a1:auto_generated\|ram_block1a0~porta_datain_reg4'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { alu_sh:inst10|o[4]~53 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_38a1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "db/altsyncram_38a1.tdf" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/db/altsyncram_38a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.206 ns ( 51.36 % ) " "Info: Total cell delay = 2.206 ns ( 51.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.089 ns ( 48.64 % ) " "Info: Total interconnect delay = 2.089 ns ( 48.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.295 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_38a1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_38a1:auto_generated|q_a[4] lpm_ram_io:inst|datatri[4]~3 alu_sh:inst10|o[4]~41 alu_sh:inst10|o[4]~53 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_38a1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "4.295 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_38a1:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_38a1:auto_generated|q_a[4] {} lpm_ram_io:inst|datatri[4]~3 {} alu_sh:inst10|o[4]~41 {} alu_sh:inst10|o[4]~53 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_38a1:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.515ns 0.216ns 0.756ns 0.602ns } { 0.000ns 1.850ns 0.053ns 0.053ns 0.154ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPU_CLK destination 2.354 ns + Shortest memory " "Info: + Shortest clock path from clock \"CPU_CLK\" to destination memory is 2.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns CPU_CLK 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'CPU_CLK'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_CLK } "NODE_NAME" } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 536 1312 1480 552 "CPU_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns CPU_CLK~clkctrl 2 COMB CLKCTRL_G1 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 25; COMB Node = 'CPU_CLK~clkctrl'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CPU_CLK CPU_CLK~clkctrl } "NODE_NAME" } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 536 1312 1480 552 "CPU_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.481 ns) 2.354 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_38a1:auto_generated\|ram_block1a0~porta_datain_reg4 3 MEM M4K_X8_Y9 1 " "Info: 3: + IC(0.666 ns) + CELL(0.481 ns) = 2.354 ns; Loc. = M4K_X8_Y9; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_38a1:auto_generated\|ram_block1a0~porta_datain_reg4'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { CPU_CLK~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_38a1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "db/altsyncram_38a1.tdf" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/db/altsyncram_38a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.345 ns ( 57.14 % ) " "Info: Total cell delay = 1.345 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.009 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { CPU_CLK CPU_CLK~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_38a1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.354 ns" { CPU_CLK {} CPU_CLK~combout {} CPU_CLK~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_38a1:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.864ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPU_CLK source 2.354 ns - Longest memory " "Info: - Longest clock path from clock \"CPU_CLK\" to source memory is 2.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns CPU_CLK 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'CPU_CLK'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_CLK } "NODE_NAME" } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 536 1312 1480 552 "CPU_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns CPU_CLK~clkctrl 2 COMB CLKCTRL_G1 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 25; COMB Node = 'CPU_CLK~clkctrl'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CPU_CLK CPU_CLK~clkctrl } "NODE_NAME" } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 536 1312 1480 552 "CPU_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.481 ns) 2.354 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_38a1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X8_Y9 8 " "Info: 3: + IC(0.666 ns) + CELL(0.481 ns) = 2.354 ns; Loc. = M4K_X8_Y9; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_38a1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { CPU_CLK~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_38a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_38a1.tdf" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/db/altsyncram_38a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.345 ns ( 57.14 % ) " "Info: Total cell delay = 1.345 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.009 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { CPU_CLK CPU_CLK~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_38a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.354 ns" { CPU_CLK {} CPU_CLK~combout {} CPU_CLK~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_38a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.864ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { CPU_CLK CPU_CLK~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_38a1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.354 ns" { CPU_CLK {} CPU_CLK~combout {} CPU_CLK~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_38a1:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.864ns 0.000ns 0.481ns } "" } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { CPU_CLK CPU_CLK~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_38a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.354 ns" { CPU_CLK {} CPU_CLK~combout {} CPU_CLK~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_38a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.864ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_38a1.tdf" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/db/altsyncram_38a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_38a1.tdf" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/db/altsyncram_38a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.295 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_38a1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_38a1:auto_generated|q_a[4] lpm_ram_io:inst|datatri[4]~3 alu_sh:inst10|o[4]~41 alu_sh:inst10|o[4]~53 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_38a1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "4.295 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_38a1:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_38a1:auto_generated|q_a[4] {} lpm_ram_io:inst|datatri[4]~3 {} alu_sh:inst10|o[4]~41 {} alu_sh:inst10|o[4]~53 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_38a1:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.515ns 0.216ns 0.756ns 0.602ns } { 0.000ns 1.850ns 0.053ns 0.053ns 0.154ns 0.096ns } "" } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { CPU_CLK CPU_CLK~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_38a1:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.354 ns" { CPU_CLK {} CPU_CLK~combout {} CPU_CLK~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_38a1:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.864ns 0.000ns 0.481ns } "" } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { CPU_CLK CPU_CLK~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_38a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.354 ns" { CPU_CLK {} CPU_CLK~combout {} CPU_CLK~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_38a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.864ns 0.000ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "tyjcq:inst5\|C\[5\] IN_JCQ\[5\] OTHER_CLK 4.410 ns register " "Info: tsu for register \"tyjcq:inst5\|C\[5\]\" (data pin = \"IN_JCQ\[5\]\", clock pin = \"OTHER_CLK\") is 4.410 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.800 ns + Longest pin register " "Info: + Longest pin to register delay is 6.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns IN_JCQ\[5\] 1 PIN PIN_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N4; Fanout = 1; PIN Node = 'IN_JCQ\[5\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_JCQ[5] } "NODE_NAME" } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 832 456 624 848 "IN_JCQ\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.549 ns) + CELL(0.228 ns) 5.631 ns kmux_2:inst8\|o\[5\]~10 2 COMB LCCOMB_X10_Y10_N6 3 " "Info: 2: + IC(4.549 ns) + CELL(0.228 ns) = 5.631 ns; Loc. = LCCOMB_X10_Y10_N6; Fanout = 3; COMB Node = 'kmux_2:inst8\|o\[5\]~10'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.777 ns" { IN_JCQ[5] kmux_2:inst8|o[5]~10 } "NODE_NAME" } } { "../kmux_2/kmux_2.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/kmux_2/kmux_2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.225 ns) 6.645 ns tyjcq:inst5\|C\[5\]~27 3 COMB LCCOMB_X7_Y9_N10 1 " "Info: 3: + IC(0.789 ns) + CELL(0.225 ns) = 6.645 ns; Loc. = LCCOMB_X7_Y9_N10; Fanout = 1; COMB Node = 'tyjcq:inst5\|C\[5\]~27'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { kmux_2:inst8|o[5]~10 tyjcq:inst5|C[5]~27 } "NODE_NAME" } } { "../tyjcq/tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/tyjcq/tyjcq.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.800 ns tyjcq:inst5\|C\[5\] 4 REG LCFF_X7_Y9_N11 4 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 6.800 ns; Loc. = LCFF_X7_Y9_N11; Fanout = 4; REG Node = 'tyjcq:inst5\|C\[5\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { tyjcq:inst5|C[5]~27 tyjcq:inst5|C[5] } "NODE_NAME" } } { "../tyjcq/tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/tyjcq/tyjcq.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 21.50 % ) " "Info: Total cell delay = 1.462 ns ( 21.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.338 ns ( 78.50 % ) " "Info: Total interconnect delay = 5.338 ns ( 78.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { IN_JCQ[5] kmux_2:inst8|o[5]~10 tyjcq:inst5|C[5]~27 tyjcq:inst5|C[5] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { IN_JCQ[5] {} IN_JCQ[5]~combout {} kmux_2:inst8|o[5]~10 {} tyjcq:inst5|C[5]~27 {} tyjcq:inst5|C[5] {} } { 0.000ns 0.000ns 4.549ns 0.789ns 0.000ns } { 0.000ns 0.854ns 0.228ns 0.225ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "../tyjcq/tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/tyjcq/tyjcq.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OTHER_CLK destination 2.480 ns - Shortest register " "Info: - Shortest clock path from clock \"OTHER_CLK\" to destination register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns OTHER_CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'OTHER_CLK'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTHER_CLK } "NODE_NAME" } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 768 440 608 784 "OTHER_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns OTHER_CLK~clkctrl 2 COMB CLKCTRL_G3 43 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 43; COMB Node = 'OTHER_CLK~clkctrl'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { OTHER_CLK OTHER_CLK~clkctrl } "NODE_NAME" } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 768 440 608 784 "OTHER_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns tyjcq:inst5\|C\[5\] 3 REG LCFF_X7_Y9_N11 4 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X7_Y9_N11; Fanout = 4; REG Node = 'tyjcq:inst5\|C\[5\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { OTHER_CLK~clkctrl tyjcq:inst5|C[5] } "NODE_NAME" } } { "../tyjcq/tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/tyjcq/tyjcq.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { OTHER_CLK OTHER_CLK~clkctrl tyjcq:inst5|C[5] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { OTHER_CLK {} OTHER_CLK~combout {} OTHER_CLK~clkctrl {} tyjcq:inst5|C[5] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { IN_JCQ[5] kmux_2:inst8|o[5]~10 tyjcq:inst5|C[5]~27 tyjcq:inst5|C[5] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { IN_JCQ[5] {} IN_JCQ[5]~combout {} kmux_2:inst8|o[5]~10 {} tyjcq:inst5|C[5]~27 {} tyjcq:inst5|C[5] {} } { 0.000ns 0.000ns 4.549ns 0.789ns 0.000ns } { 0.000ns 0.854ns 0.228ns 0.225ns 0.155ns } "" } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { OTHER_CLK OTHER_CLK~clkctrl tyjcq:inst5|C[5] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { OTHER_CLK {} OTHER_CLK~combout {} OTHER_CLK~clkctrl {} tyjcq:inst5|C[5] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "OTHER_CLK BUS\[5\] tyjcq:inst5\|B\[5\] 15.098 ns register " "Info: tco from clock \"OTHER_CLK\" to destination pin \"BUS\[5\]\" through register \"tyjcq:inst5\|B\[5\]\" is 15.098 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OTHER_CLK source 2.489 ns + Longest register " "Info: + Longest clock path from clock \"OTHER_CLK\" to source register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns OTHER_CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'OTHER_CLK'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTHER_CLK } "NODE_NAME" } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 768 440 608 784 "OTHER_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns OTHER_CLK~clkctrl 2 COMB CLKCTRL_G3 43 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 43; COMB Node = 'OTHER_CLK~clkctrl'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { OTHER_CLK OTHER_CLK~clkctrl } "NODE_NAME" } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 768 440 608 784 "OTHER_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 2.489 ns tyjcq:inst5\|B\[5\] 3 REG LCFF_X10_Y10_N27 4 " "Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X10_Y10_N27; Fanout = 4; REG Node = 'tyjcq:inst5\|B\[5\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { OTHER_CLK~clkctrl tyjcq:inst5|B[5] } "NODE_NAME" } } { "../tyjcq/tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/tyjcq/tyjcq.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.14 % ) " "Info: Total cell delay = 1.472 ns ( 59.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 40.86 % ) " "Info: Total interconnect delay = 1.017 ns ( 40.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { OTHER_CLK OTHER_CLK~clkctrl tyjcq:inst5|B[5] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { OTHER_CLK {} OTHER_CLK~combout {} OTHER_CLK~clkctrl {} tyjcq:inst5|B[5] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "../tyjcq/tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/tyjcq/tyjcq.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.515 ns + Longest register pin " "Info: + Longest register to pin delay is 12.515 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tyjcq:inst5\|B\[5\] 1 REG LCFF_X10_Y10_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y10_N27; Fanout = 4; REG Node = 'tyjcq:inst5\|B\[5\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tyjcq:inst5|B[5] } "NODE_NAME" } } { "../tyjcq/tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/tyjcq/tyjcq.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.228 ns) 1.050 ns tyjcq:inst5\|AO\[5\]~18 2 COMB LCCOMB_X7_Y9_N8 11 " "Info: 2: + IC(0.822 ns) + CELL(0.228 ns) = 1.050 ns; Loc. = LCCOMB_X7_Y9_N8; Fanout = 11; COMB Node = 'tyjcq:inst5\|AO\[5\]~18'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.050 ns" { tyjcq:inst5|B[5] tyjcq:inst5|AO[5]~18 } "NODE_NAME" } } { "../tyjcq/tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/tyjcq/tyjcq.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.378 ns) 2.505 ns alu_calculate:inst9\|LessThan0~1 3 COMB LCCOMB_X13_Y11_N30 2 " "Info: 3: + IC(1.077 ns) + CELL(0.378 ns) = 2.505 ns; Loc. = LCCOMB_X13_Y11_N30; Fanout = 2; COMB Node = 'alu_calculate:inst9\|LessThan0~1'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { tyjcq:inst5|AO[5]~18 alu_calculate:inst9|LessThan0~1 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.366 ns) 3.147 ns alu_calculate:inst9\|LessThan0~3 4 COMB LCCOMB_X13_Y11_N16 2 " "Info: 4: + IC(0.276 ns) + CELL(0.366 ns) = 3.147 ns; Loc. = LCCOMB_X13_Y11_N16; Fanout = 2; COMB Node = 'alu_calculate:inst9\|LessThan0~3'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { alu_calculate:inst9|LessThan0~1 alu_calculate:inst9|LessThan0~3 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 3.421 ns alu_calculate:inst9\|LessThan0~4 5 COMB LCCOMB_X13_Y11_N22 9 " "Info: 5: + IC(0.221 ns) + CELL(0.053 ns) = 3.421 ns; Loc. = LCCOMB_X13_Y11_N22; Fanout = 9; COMB Node = 'alu_calculate:inst9\|LessThan0~4'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { alu_calculate:inst9|LessThan0~3 alu_calculate:inst9|LessThan0~4 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.555 ns) 4.808 ns alu_calculate:inst9\|Add1~7 6 COMB LCCOMB_X9_Y10_N14 2 " "Info: 6: + IC(0.832 ns) + CELL(0.555 ns) = 4.808 ns; Loc. = LCCOMB_X9_Y10_N14; Fanout = 2; COMB Node = 'alu_calculate:inst9\|Add1~7'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.387 ns" { alu_calculate:inst9|LessThan0~4 alu_calculate:inst9|Add1~7 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 4.843 ns alu_calculate:inst9\|Add1~11 7 COMB LCCOMB_X9_Y10_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 4.843 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 2; COMB Node = 'alu_calculate:inst9\|Add1~11'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { alu_calculate:inst9|Add1~7 alu_calculate:inst9|Add1~11 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 4.878 ns alu_calculate:inst9\|Add1~15 8 COMB LCCOMB_X9_Y10_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 4.878 ns; Loc. = LCCOMB_X9_Y10_N18; Fanout = 2; COMB Node = 'alu_calculate:inst9\|Add1~15'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { alu_calculate:inst9|Add1~11 alu_calculate:inst9|Add1~15 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 4.913 ns alu_calculate:inst9\|Add1~19 9 COMB LCCOMB_X9_Y10_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 4.913 ns; Loc. = LCCOMB_X9_Y10_N20; Fanout = 2; COMB Node = 'alu_calculate:inst9\|Add1~19'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { alu_calculate:inst9|Add1~15 alu_calculate:inst9|Add1~19 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 4.948 ns alu_calculate:inst9\|Add1~23 10 COMB LCCOMB_X9_Y10_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 4.948 ns; Loc. = LCCOMB_X9_Y10_N22; Fanout = 2; COMB Node = 'alu_calculate:inst9\|Add1~23'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { alu_calculate:inst9|Add1~19 alu_calculate:inst9|Add1~23 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.073 ns alu_calculate:inst9\|Add1~26 11 COMB LCCOMB_X9_Y10_N24 1 " "Info: 11: + IC(0.000 ns) + CELL(0.125 ns) = 5.073 ns; Loc. = LCCOMB_X9_Y10_N24; Fanout = 1; COMB Node = 'alu_calculate:inst9\|Add1~26'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { alu_calculate:inst9|Add1~23 alu_calculate:inst9|Add1~26 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/qurtus2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.053 ns) 5.942 ns alu_calculate:inst9\|r\[5\]~69 12 COMB LCCOMB_X11_Y9_N20 5 " "Info: 12: + IC(0.816 ns) + CELL(0.053 ns) = 5.942 ns; Loc. = LCCOMB_X11_Y9_N20; Fanout = 5; COMB Node = 'alu_calculate:inst9\|r\[5\]~69'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { alu_calculate:inst9|Add1~26 alu_calculate:inst9|r[5]~69 } "NODE_NAME" } } { "../alu_calculate/alu_calculate.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/alu_calculate/alu_calculate.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.366 ns) 6.596 ns alu_sh:inst10\|o\[5\]~39 13 COMB LCCOMB_X11_Y9_N14 2 " "Info: 13: + IC(0.288 ns) + CELL(0.366 ns) = 6.596 ns; Loc. = LCCOMB_X11_Y9_N14; Fanout = 2; COMB Node = 'alu_sh:inst10\|o\[5\]~39'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { alu_calculate:inst9|r[5]~69 alu_sh:inst10|o[5]~39 } "NODE_NAME" } } { "../alu_sh/alu_sh.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/alu_sh/alu_sh.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.228 ns) 7.811 ns alu_sh:inst10\|o\[5\]~40 14 COMB LCCOMB_X14_Y8_N22 1 " "Info: 14: + IC(0.987 ns) + CELL(0.228 ns) = 7.811 ns; Loc. = LCCOMB_X14_Y8_N22; Fanout = 1; COMB Node = 'alu_sh:inst10\|o\[5\]~40'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { alu_sh:inst10|o[5]~39 alu_sh:inst10|o[5]~40 } "NODE_NAME" } } { "../alu_sh/alu_sh.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/alu_sh/alu_sh.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.560 ns) + CELL(2.144 ns) 12.515 ns BUS\[5\] 15 PIN PIN_E20 0 " "Info: 15: + IC(2.560 ns) + CELL(2.144 ns) = 12.515 ns; Loc. = PIN_E20; Fanout = 0; PIN Node = 'BUS\[5\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.704 ns" { alu_sh:inst10|o[5]~40 BUS[5] } "NODE_NAME" } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 408 1776 1952 424 "BUS\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.636 ns ( 37.04 % ) " "Info: Total cell delay = 4.636 ns ( 37.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.879 ns ( 62.96 % ) " "Info: Total interconnect delay = 7.879 ns ( 62.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "12.515 ns" { tyjcq:inst5|B[5] tyjcq:inst5|AO[5]~18 alu_calculate:inst9|LessThan0~1 alu_calculate:inst9|LessThan0~3 alu_calculate:inst9|LessThan0~4 alu_calculate:inst9|Add1~7 alu_calculate:inst9|Add1~11 alu_calculate:inst9|Add1~15 alu_calculate:inst9|Add1~19 alu_calculate:inst9|Add1~23 alu_calculate:inst9|Add1~26 alu_calculate:inst9|r[5]~69 alu_sh:inst10|o[5]~39 alu_sh:inst10|o[5]~40 BUS[5] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "12.515 ns" { tyjcq:inst5|B[5] {} tyjcq:inst5|AO[5]~18 {} alu_calculate:inst9|LessThan0~1 {} alu_calculate:inst9|LessThan0~3 {} alu_calculate:inst9|LessThan0~4 {} alu_calculate:inst9|Add1~7 {} alu_calculate:inst9|Add1~11 {} alu_calculate:inst9|Add1~15 {} alu_calculate:inst9|Add1~19 {} alu_calculate:inst9|Add1~23 {} alu_calculate:inst9|Add1~26 {} alu_calculate:inst9|r[5]~69 {} alu_sh:inst10|o[5]~39 {} alu_sh:inst10|o[5]~40 {} BUS[5] {} } { 0.000ns 0.822ns 1.077ns 0.276ns 0.221ns 0.832ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.816ns 0.288ns 0.987ns 2.560ns } { 0.000ns 0.228ns 0.378ns 0.366ns 0.053ns 0.555ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.366ns 0.228ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { OTHER_CLK OTHER_CLK~clkctrl tyjcq:inst5|B[5] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { OTHER_CLK {} OTHER_CLK~combout {} OTHER_CLK~clkctrl {} tyjcq:inst5|B[5] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "12.515 ns" { tyjcq:inst5|B[5] tyjcq:inst5|AO[5]~18 alu_calculate:inst9|LessThan0~1 alu_calculate:inst9|LessThan0~3 alu_calculate:inst9|LessThan0~4 alu_calculate:inst9|Add1~7 alu_calculate:inst9|Add1~11 alu_calculate:inst9|Add1~15 alu_calculate:inst9|Add1~19 alu_calculate:inst9|Add1~23 alu_calculate:inst9|Add1~26 alu_calculate:inst9|r[5]~69 alu_sh:inst10|o[5]~39 alu_sh:inst10|o[5]~40 BUS[5] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "12.515 ns" { tyjcq:inst5|B[5] {} tyjcq:inst5|AO[5]~18 {} alu_calculate:inst9|LessThan0~1 {} alu_calculate:inst9|LessThan0~3 {} alu_calculate:inst9|LessThan0~4 {} alu_calculate:inst9|Add1~7 {} alu_calculate:inst9|Add1~11 {} alu_calculate:inst9|Add1~15 {} alu_calculate:inst9|Add1~19 {} alu_calculate:inst9|Add1~23 {} alu_calculate:inst9|Add1~26 {} alu_calculate:inst9|r[5]~69 {} alu_sh:inst10|o[5]~39 {} alu_sh:inst10|o[5]~40 {} BUS[5] {} } { 0.000ns 0.822ns 1.077ns 0.276ns 0.221ns 0.832ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.816ns 0.288ns 0.987ns 2.560ns } { 0.000ns 0.228ns 0.378ns 0.366ns 0.053ns 0.555ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.366ns 0.228ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "tyjcq:inst5\|A\[3\] IN_JCQ\[3\] OTHER_CLK -2.522 ns register " "Info: th for register \"tyjcq:inst5\|A\[3\]\" (data pin = \"IN_JCQ\[3\]\", clock pin = \"OTHER_CLK\") is -2.522 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OTHER_CLK destination 2.489 ns + Longest register " "Info: + Longest clock path from clock \"OTHER_CLK\" to destination register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns OTHER_CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'OTHER_CLK'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTHER_CLK } "NODE_NAME" } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 768 440 608 784 "OTHER_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns OTHER_CLK~clkctrl 2 COMB CLKCTRL_G3 43 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 43; COMB Node = 'OTHER_CLK~clkctrl'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { OTHER_CLK OTHER_CLK~clkctrl } "NODE_NAME" } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 768 440 608 784 "OTHER_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 2.489 ns tyjcq:inst5\|A\[3\] 3 REG LCFF_X10_Y10_N5 5 " "Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X10_Y10_N5; Fanout = 5; REG Node = 'tyjcq:inst5\|A\[3\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { OTHER_CLK~clkctrl tyjcq:inst5|A[3] } "NODE_NAME" } } { "../tyjcq/tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/tyjcq/tyjcq.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.14 % ) " "Info: Total cell delay = 1.472 ns ( 59.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 40.86 % ) " "Info: Total interconnect delay = 1.017 ns ( 40.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { OTHER_CLK OTHER_CLK~clkctrl tyjcq:inst5|A[3] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { OTHER_CLK {} OTHER_CLK~combout {} OTHER_CLK~clkctrl {} tyjcq:inst5|A[3] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "../tyjcq/tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/tyjcq/tyjcq.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.160 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns IN_JCQ\[3\] 1 PIN PIN_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N19; Fanout = 1; PIN Node = 'IN_JCQ\[3\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_JCQ[3] } "NODE_NAME" } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 832 456 624 848 "IN_JCQ\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.923 ns) + CELL(0.228 ns) 5.005 ns kmux_2:inst8\|o\[3\]~12 2 COMB LCCOMB_X10_Y10_N4 3 " "Info: 2: + IC(3.923 ns) + CELL(0.228 ns) = 5.005 ns; Loc. = LCCOMB_X10_Y10_N4; Fanout = 3; COMB Node = 'kmux_2:inst8\|o\[3\]~12'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.151 ns" { IN_JCQ[3] kmux_2:inst8|o[3]~12 } "NODE_NAME" } } { "../kmux_2/kmux_2.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/kmux_2/kmux_2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.160 ns tyjcq:inst5\|A\[3\] 3 REG LCFF_X10_Y10_N5 5 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.160 ns; Loc. = LCFF_X10_Y10_N5; Fanout = 5; REG Node = 'tyjcq:inst5\|A\[3\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { kmux_2:inst8|o[3]~12 tyjcq:inst5|A[3] } "NODE_NAME" } } { "../tyjcq/tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/tyjcq/tyjcq.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.237 ns ( 23.97 % ) " "Info: Total cell delay = 1.237 ns ( 23.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.923 ns ( 76.03 % ) " "Info: Total interconnect delay = 3.923 ns ( 76.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.160 ns" { IN_JCQ[3] kmux_2:inst8|o[3]~12 tyjcq:inst5|A[3] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "5.160 ns" { IN_JCQ[3] {} IN_JCQ[3]~combout {} kmux_2:inst8|o[3]~12 {} tyjcq:inst5|A[3] {} } { 0.000ns 0.000ns 3.923ns 0.000ns } { 0.000ns 0.854ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { OTHER_CLK OTHER_CLK~clkctrl tyjcq:inst5|A[3] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { OTHER_CLK {} OTHER_CLK~combout {} OTHER_CLK~clkctrl {} tyjcq:inst5|A[3] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.160 ns" { IN_JCQ[3] kmux_2:inst8|o[3]~12 tyjcq:inst5|A[3] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "5.160 ns" { IN_JCQ[3] {} IN_JCQ[3]~combout {} kmux_2:inst8|o[3]~12 {} tyjcq:inst5|A[3] {} } { 0.000ns 0.000ns 3.923ns 0.000ns } { 0.000ns 0.854ns 0.228ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 07 09:37:50 2018 " "Info: Processing ended: Sun Jan 07 09:37:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
