// Seed: 3343975528
module module_0 (
    output supply0 id_0,
    output uwire id_1,
    output tri0 id_2
    , id_5,
    output tri id_3
);
  logic id_6, id_7;
  wire id_8;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    output tri id_2,
    input supply1 id_3,
    input tri id_4,
    output supply0 id_5,
    output uwire id_6,
    output wand id_7,
    output tri0 id_8
);
  assign id_5 = 1;
  assign id_5 = -1'd0;
  module_0 modCall_1 (
      id_7,
      id_8,
      id_5,
      id_8
  );
  assign modCall_1.id_2 = 0;
endmodule
