============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 11 2025  02:23:30 pm
  Module:                 cla_16bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

             Instance                   Module      Cell-Count  Cell-Area  Net-Area   Total-Area 
-------------------------------------------------------------------------------------------------
cla_16bits                         NA                      112    830.797   716.950     1547.747 
  C0                               carry                     1      7.507     0.000        7.507 
  C1                               carry_97                  1      7.507     0.000        7.507 
  C10                              carry_88                  1      7.507     0.000        7.507 
  C11                              carry_87                  1      7.507     0.000        7.507 
  C12                              carry_86                  1      7.507     0.000        7.507 
  C13                              carry_85                  1      7.507     0.000        7.507 
  C14                              carry_84                  1      7.507     0.000        7.507 
  C15                              carry_83                  1      7.507     0.000        7.507 
  C2                               carry_96                  1      7.507     0.000        7.507 
  C3                               carry_95                  1      7.507     0.000        7.507 
  C4                               carry_94                  1      7.507     0.000        7.507 
  C5                               carry_93                  1      7.507     0.000        7.507 
  C6                               carry_92                  1      7.507     0.000        7.507 
  C7                               carry_91                  1      7.507     0.000        7.507 
  C8                               carry_90                  1      7.507     0.000        7.507 
  C9                               carry_89                  1      7.507     0.000        7.507 
  CLA1                             cla4x3                    6     41.290     0.000       41.290 
  CLA2                             cla4x3_104                6     41.290     0.000       41.290 
  CLA3                             cla4x3_103                6     41.290     0.000       41.290 
  CLA4                             cla4x3_102                6     41.290     0.000       41.290 
  CLA5                             cla4x3_101                6     41.290     0.000       41.290 
  CLA6                             cla4x3_100                6     41.290     0.000       41.290 
  CLA7                             cla4x3_99                 6     41.290     0.000       41.290 
  CLA8                             cla4x3_98                 6     41.290     0.000       41.290 
  GENERATE_PROPAGATE[0].GENERATE   generate_i                1      6.256     0.000        6.256 
  GENERATE_PROPAGATE[0].PROPAGATE  propagate_i               1      8.758     0.000        8.758 
  GENERATE_PROPAGATE[10].GENERATE  generate_i_110            1      6.256     0.000        6.256 
  GENERATE_PROPAGATE[10].PROPAGATE propagate_i_125           1      8.758     0.000        8.758 
  GENERATE_PROPAGATE[11].GENERATE  generate_i_109            1      6.256     0.000        6.256 
  GENERATE_PROPAGATE[11].PROPAGATE propagate_i_124           1      8.758     0.000        8.758 
  GENERATE_PROPAGATE[12].GENERATE  generate_i_108            1      6.256     0.000        6.256 
  GENERATE_PROPAGATE[12].PROPAGATE propagate_i_123           1      8.758     0.000        8.758 
  GENERATE_PROPAGATE[13].GENERATE  generate_i_107            1      6.256     0.000        6.256 
  GENERATE_PROPAGATE[13].PROPAGATE propagate_i_122           1      8.758     0.000        8.758 
  GENERATE_PROPAGATE[14].GENERATE  generate_i_106            1      6.256     0.000        6.256 
  GENERATE_PROPAGATE[14].PROPAGATE propagate_i_121           1      8.758     0.000        8.758 
  GENERATE_PROPAGATE[15].GENERATE  generate_i_105            1      6.256     0.000        6.256 
  GENERATE_PROPAGATE[15].PROPAGATE propagate_i_120           1      8.758     0.000        8.758 
  GENERATE_PROPAGATE[1].GENERATE   generate_i_119            1      6.256     0.000        6.256 
  GENERATE_PROPAGATE[1].PROPAGATE  propagate_i_134           1      8.758     0.000        8.758 
  GENERATE_PROPAGATE[2].GENERATE   generate_i_118            1      6.256     0.000        6.256 
  GENERATE_PROPAGATE[2].PROPAGATE  propagate_i_133           1      8.758     0.000        8.758 
  GENERATE_PROPAGATE[3].GENERATE   generate_i_117            1      6.256     0.000        6.256 
  GENERATE_PROPAGATE[3].PROPAGATE  propagate_i_132           1      8.758     0.000        8.758 
  GENERATE_PROPAGATE[4].GENERATE   generate_i_116            1      6.256     0.000        6.256 
  GENERATE_PROPAGATE[4].PROPAGATE  propagate_i_131           1      8.758     0.000        8.758 
  GENERATE_PROPAGATE[5].GENERATE   generate_i_115            1      6.256     0.000        6.256 
  GENERATE_PROPAGATE[5].PROPAGATE  propagate_i_130           1      8.758     0.000        8.758 
  GENERATE_PROPAGATE[6].GENERATE   generate_i_114            1      6.256     0.000        6.256 
  GENERATE_PROPAGATE[6].PROPAGATE  propagate_i_129           1      8.758     0.000        8.758 
  GENERATE_PROPAGATE[7].GENERATE   generate_i_113            1      6.256     0.000        6.256 
  GENERATE_PROPAGATE[7].PROPAGATE  propagate_i_128           1      8.758     0.000        8.758 
  GENERATE_PROPAGATE[8].GENERATE   generate_i_112            1      6.256     0.000        6.256 
  GENERATE_PROPAGATE[8].PROPAGATE  propagate_i_127           1      8.758     0.000        8.758 
  GENERATE_PROPAGATE[9].GENERATE   generate_i_111            1      6.256     0.000        6.256 
  GENERATE_PROPAGATE[9].PROPAGATE  propagate_i_126           1      8.758     0.000        8.758 
  S0                               soutput                   1      8.758     0.000        8.758 
  S1                               soutput_149               1      8.758     0.000        8.758 
  S10                              soutput_140               1      8.758     0.000        8.758 
  S11                              soutput_139               1      8.758     0.000        8.758 
  S12                              soutput_138               1      8.758     0.000        8.758 
  S13                              soutput_137               1      8.758     0.000        8.758 
  S14                              soutput_136               1      8.758     0.000        8.758 
  S15                              soutput_135               1      8.758     0.000        8.758 
  S2                               soutput_148               1      8.758     0.000        8.758 
  S3                               soutput_147               1      8.758     0.000        8.758 
  S4                               soutput_146               1      8.758     0.000        8.758 
  S5                               soutput_145               1      8.758     0.000        8.758 
  S6                               soutput_144               1      8.758     0.000        8.758 
  S7                               soutput_143               1      8.758     0.000        8.758 
  S8                               soutput_142               1      8.758     0.000        8.758 
  S9                               soutput_141               1      8.758     0.000        8.758 
