INFO: [VRFC 10-163] Analyzing VHDL file "/home/andreasb/vivado/lab10/lab10.srcs/sim_1/new/FIFO_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIFO_tb'
