# verilog-basics
beginner to intermediate verilog RTL designs with testbences
