{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1483603630520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483603630521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 05 16:07:10 2017 " "Processing started: Thu Jan 05 16:07:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483603630521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1483603630521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vending_machine -c vending_machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off vending_machine -c vending_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1483603630521 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1483603630925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vending_machine.v 3 3 " "Found 3 design units, including 3 entities, in source file vending_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 vending_machine_v " "Found entity 1: vending_machine_v" {  } { { "vending_machine.v" "" { Text "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483603630998 ""} { "Info" "ISGN_ENTITY_NAME" "2 display " "Found entity 2: display" {  } { { "vending_machine.v" "" { Text "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.v" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483603630998 ""} { "Info" "ISGN_ENTITY_NAME" "3 sevenseg " "Found entity 3: sevenseg" {  } { { "vending_machine.v" "" { Text "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483603630998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483603630998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vending_machine.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vending_machine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vending_machine " "Found entity 1: vending_machine" {  } { { "vending_machine.bdf" "" { Schematic "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483603631002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483603631002 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments packed vending_machine.v(234) " "Verilog HDL Port Declaration warning at vending_machine.v(234): data type declaration for \"ledsegments\" declares packed dimensions but the port declaration declaration does not" {  } { { "vending_machine.v" "" { Text "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.v" 234 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1483603631002 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ledsegments vending_machine.v(233) " "HDL info at vending_machine.v(233): see declaration for object \"ledsegments\"" {  } { { "vending_machine.v" "" { Text "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.v" 233 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483603631002 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vending_machine " "Elaborating entity \"vending_machine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1483603631053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vending_machine_v vending_machine_v:inst " "Elaborating entity \"vending_machine_v\" for hierarchy \"vending_machine_v:inst\"" {  } { { "vending_machine.bdf" "inst" { Schematic "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.bdf" { { 288 560 776 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483603631055 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out vending_machine.v(10) " "Verilog HDL or VHDL warning at vending_machine.v(10): object \"out\" assigned a value but never read" {  } { { "vending_machine.v" "" { Text "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1483603631056 "|vending_machine|vending_machine_v:inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "vending_machine.v(44) " "Verilog HDL Case Statement information at vending_machine.v(44): all case item expressions in this case statement are onehot" {  } { { "vending_machine.v" "" { Text "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.v" 44 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1483603631057 "|vending_machine|vending_machine_v:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vending_machine.v(134) " "Verilog HDL assignment warning at vending_machine.v(134): truncated value with size 32 to match size of target (4)" {  } { { "vending_machine.v" "" { Text "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483603631058 "|vending_machine|vending_machine_v:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vending_machine.v(140) " "Verilog HDL assignment warning at vending_machine.v(140): truncated value with size 32 to match size of target (4)" {  } { { "vending_machine.v" "" { Text "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483603631058 "|vending_machine|vending_machine_v:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vending_machine.v(146) " "Verilog HDL assignment warning at vending_machine.v(146): truncated value with size 32 to match size of target (4)" {  } { { "vending_machine.v" "" { Text "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483603631058 "|vending_machine|vending_machine_v:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vending_machine.v(152) " "Verilog HDL assignment warning at vending_machine.v(152): truncated value with size 32 to match size of target (4)" {  } { { "vending_machine.v" "" { Text "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483603631058 "|vending_machine|vending_machine_v:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vending_machine.v(161) " "Verilog HDL assignment warning at vending_machine.v(161): truncated value with size 32 to match size of target (6)" {  } { { "vending_machine.v" "" { Text "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483603631058 "|vending_machine|vending_machine_v:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vending_machine.v(163) " "Verilog HDL assignment warning at vending_machine.v(163): truncated value with size 32 to match size of target (6)" {  } { { "vending_machine.v" "" { Text "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483603631059 "|vending_machine|vending_machine_v:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vending_machine.v(165) " "Verilog HDL assignment warning at vending_machine.v(165): truncated value with size 32 to match size of target (6)" {  } { { "vending_machine.v" "" { Text "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483603631059 "|vending_machine|vending_machine_v:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vending_machine.v(167) " "Verilog HDL assignment warning at vending_machine.v(167): truncated value with size 32 to match size of target (6)" {  } { { "vending_machine.v" "" { Text "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483603631059 "|vending_machine|vending_machine_v:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display vending_machine_v:inst\|display:output_display " "Elaborating entity \"display\" for hierarchy \"vending_machine_v:inst\|display:output_display\"" {  } { { "vending_machine.v" "output_display" { Text "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483603631087 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vending_machine.v(216) " "Verilog HDL assignment warning at vending_machine.v(216): truncated value with size 32 to match size of target (4)" {  } { { "vending_machine.v" "" { Text "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483603631087 "|vending_machine|vending_machine_v:inst|display:output_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vending_machine.v(217) " "Verilog HDL assignment warning at vending_machine.v(217): truncated value with size 32 to match size of target (4)" {  } { { "vending_machine.v" "" { Text "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483603631088 "|vending_machine|vending_machine_v:inst|display:output_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vending_machine.v(218) " "Verilog HDL assignment warning at vending_machine.v(218): truncated value with size 32 to match size of target (4)" {  } { { "vending_machine.v" "" { Text "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483603631088 "|vending_machine|vending_machine_v:inst|display:output_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vending_machine.v(219) " "Verilog HDL assignment warning at vending_machine.v(219): truncated value with size 32 to match size of target (4)" {  } { { "vending_machine.v" "" { Text "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483603631088 "|vending_machine|vending_machine_v:inst|display:output_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vending_machine.v(220) " "Verilog HDL assignment warning at vending_machine.v(220): truncated value with size 32 to match size of target (4)" {  } { { "vending_machine.v" "" { Text "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483603631088 "|vending_machine|vending_machine_v:inst|display:output_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vending_machine.v(221) " "Verilog HDL assignment warning at vending_machine.v(221): truncated value with size 32 to match size of target (4)" {  } { { "vending_machine.v" "" { Text "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1483603631088 "|vending_machine|vending_machine_v:inst|display:output_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg vending_machine_v:inst\|display:output_display\|sevenseg:LED8_in0_low " "Elaborating entity \"sevenseg\" for hierarchy \"vending_machine_v:inst\|display:output_display\|sevenseg:LED8_in0_low\"" {  } { { "vending_machine.v" "LED8_in0_low" { Text "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483603631125 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vending_machine_v:inst\|display:output_display\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vending_machine_v:inst\|display:output_display\|Mod0\"" {  } { { "vending_machine.v" "Mod0" { Text "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.v" 216 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483603631804 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vending_machine_v:inst\|display:output_display\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vending_machine_v:inst\|display:output_display\|Mod1\"" {  } { { "vending_machine.v" "Mod1" { Text "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.v" 218 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483603631804 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vending_machine_v:inst\|display:output_display\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vending_machine_v:inst\|display:output_display\|Mod2\"" {  } { { "vending_machine.v" "Mod2" { Text "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.v" 220 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483603631804 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1483603631804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vending_machine_v:inst\|display:output_display\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vending_machine_v:inst\|display:output_display\|lpm_divide:Mod0\"" {  } { { "vending_machine.v" "" { Text "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.v" 216 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483603631857 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vending_machine_v:inst\|display:output_display\|lpm_divide:Mod0 " "Instantiated megafunction \"vending_machine_v:inst\|display:output_display\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483603631858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483603631858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483603631858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483603631858 ""}  } { { "vending_machine.v" "" { Text "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.v" 216 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483603631858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_42m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_42m " "Found entity 1: lpm_divide_42m" {  } { { "db/lpm_divide_42m.tdf" "" { Text "E:/learning/courses/digital/FPGA/vending_machine/db/lpm_divide_42m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483603631963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483603631963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "E:/learning/courses/digital/FPGA/vending_machine/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483603631990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483603631990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kse " "Found entity 1: alt_u_div_kse" {  } { { "db/alt_u_div_kse.tdf" "" { Text "E:/learning/courses/digital/FPGA/vending_machine/db/alt_u_div_kse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483603632015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483603632015 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "vending_machine.bdf" "" { Schematic "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.bdf" { { 288 1104 1280 304 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483603632297 "|vending_machine|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "vending_machine.bdf" "" { Schematic "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.bdf" { { 288 1104 1280 304 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483603632297 "|vending_machine|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "vending_machine.bdf" "" { Schematic "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.bdf" { { 288 1104 1280 304 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483603632297 "|vending_machine|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "vending_machine.bdf" "" { Schematic "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.bdf" { { 400 1112 1288 416 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483603632297 "|vending_machine|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "vending_machine.bdf" "" { Schematic "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.bdf" { { 400 1112 1288 416 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483603632297 "|vending_machine|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "vending_machine.bdf" "" { Schematic "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.bdf" { { 400 1112 1288 416 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483603632297 "|vending_machine|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "vending_machine.bdf" "" { Schematic "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.bdf" { { 520 1112 1288 536 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483603632297 "|vending_machine|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "vending_machine.bdf" "" { Schematic "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.bdf" { { 520 1112 1288 536 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483603632297 "|vending_machine|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "vending_machine.bdf" "" { Schematic "E:/learning/courses/digital/FPGA/vending_machine/vending_machine.bdf" { { 520 1112 1288 536 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483603632297 "|vending_machine|HEX5[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1483603632297 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1483603632437 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1483603632787 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1483603633072 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483603633072 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "186 " "Implemented 186 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1483603633210 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1483603633210 ""} { "Info" "ICUT_CUT_TM_LCELLS" "133 " "Implemented 133 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1483603633210 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1483603633210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "593 " "Peak virtual memory: 593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483603633252 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 05 16:07:13 2017 " "Processing ended: Thu Jan 05 16:07:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483603633252 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483603633252 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483603633252 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1483603633252 ""}
