Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/ise/ism_projects/xi share/moter_with_encoder/myenc_myenc_sch_tb_isim_beh.exe -prj /home/ise/ism_projects/xi share/moter_with_encoder/myenc_myenc_sch_tb_beh.prj work.myenc_myenc_sch_tb work.glbl 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/ism_projects/xi share/moter_with_encoder/encdf.v" into library work
Analyzing Verilog file "/home/ise/ism_projects/xi share/moter_with_encoder/encclo.v" into library work
Analyzing Verilog file "/home/ise/ism_projects/xi share/moter_with_encoder/myenc.vf" into library work
Analyzing Verilog file "/home/ise/ism_projects/xi share/moter_with_encoder/testmyenc1.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94924 KB
Fuse CPU Usage: 1230 ms
Compiling module encde
Compiling module encclo
Compiling module myenc
Compiling module myenc_myenc_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable /home/ise/ism_projects/xi share/moter_with_encoder/myenc_myenc_sch_tb_isim_beh.exe
Fuse Memory Usage: 98032 KB
Fuse CPU Usage: 1260 ms
GCC CPU Usage: 250 ms
