/* SPDX-License-Identifier: GPL-2.0 */
/* Copyright (c) 2021 Motorcomm Corporation. */

#include "fuxi-gmac.h"
#include "fuxi-gmac-reg.h"

static void fxgmac_unmap_desc_data(struct fxgmac_pdata *pdata,
				   struct fxgmac_desc_data *desc_data)
{
	if (desc_data->skb_dma) {
		if (desc_data->mapped_as_page) {
			dma_unmap_page(pdata->dev, desc_data->skb_dma,
				       desc_data->skb_dma_len, DMA_TO_DEVICE);
		} else {
			dma_unmap_single(pdata->dev, desc_data->skb_dma,
					 desc_data->skb_dma_len, DMA_TO_DEVICE);
		}
		desc_data->skb_dma = 0;
		desc_data->skb_dma_len = 0;
	}

	if (desc_data->skb) {
		dev_kfree_skb_any(desc_data->skb);
		desc_data->skb = NULL;
	}

	if (desc_data->rx.hdr.pa.pages)
		put_page(desc_data->rx.hdr.pa.pages);

	if (desc_data->rx.hdr.pa_unmap.pages) {
		dma_unmap_page(pdata->dev, desc_data->rx.hdr.pa_unmap.pages_dma,
			desc_data->rx.hdr.pa_unmap.pages_len,
			DMA_FROM_DEVICE);
		put_page(desc_data->rx.hdr.pa_unmap.pages);
	}

	if (desc_data->rx.buf.pa.pages)
		put_page(desc_data->rx.buf.pa.pages);

	if (desc_data->rx.buf.pa_unmap.pages) {
		dma_unmap_page(pdata->dev, desc_data->rx.buf.pa_unmap.pages_dma,
			desc_data->rx.buf.pa_unmap.pages_len,
			DMA_FROM_DEVICE);
		put_page(desc_data->rx.buf.pa_unmap.pages);
	}

	memset(&desc_data->tx, 0, sizeof(desc_data->tx));
	memset(&desc_data->rx, 0, sizeof(desc_data->rx));

	desc_data->mapped_as_page = 0;

	if (desc_data->state_saved) {
		desc_data->state_saved = 0;
		desc_data->state.skb = NULL;
		desc_data->state.len = 0;
		desc_data->state.error = 0;
	}
}

static void fxgmac_free_ring(struct fxgmac_pdata *pdata,
			     struct fxgmac_ring *ring)
{
	struct fxgmac_desc_data *desc_data;
	unsigned int i;

	if (!ring)
		return;

	if (ring->desc_data_head) {
		for (i = 0; i < ring->dma_desc_count; i++) {
			desc_data = FXGMAC_GET_DESC_DATA(ring, i);
			fxgmac_unmap_desc_data(pdata, desc_data);
		}

		kfree(ring->desc_data_head);
		ring->desc_data_head = NULL;
	}

	if (ring->rx_hdr_pa.pages) {
		dma_unmap_page(pdata->dev, ring->rx_hdr_pa.pages_dma,
			ring->rx_hdr_pa.pages_len, DMA_FROM_DEVICE);
		put_page(ring->rx_hdr_pa.pages);

		ring->rx_hdr_pa.pages = NULL;
		ring->rx_hdr_pa.pages_len = 0;
		ring->rx_hdr_pa.pages_offset = 0;
		ring->rx_hdr_pa.pages_dma = 0;
	}

	if (ring->rx_buf_pa.pages) {
		dma_unmap_page(pdata->dev, ring->rx_buf_pa.pages_dma,
			ring->rx_buf_pa.pages_len, DMA_FROM_DEVICE);
		put_page(ring->rx_buf_pa.pages);

		ring->rx_buf_pa.pages = NULL;
		ring->rx_buf_pa.pages_len = 0;
		ring->rx_buf_pa.pages_offset = 0;
		ring->rx_buf_pa.pages_dma = 0;
	}

	if (ring->dma_desc_head) {
		dma_free_coherent(
			pdata->dev,
			(sizeof(struct fxgmac_dma_desc) * ring->dma_desc_count),
			ring->dma_desc_head, ring->dma_desc_head_addr);
		ring->dma_desc_head = NULL;
	}
}

static int fxgmac_init_ring(struct fxgmac_pdata *pdata,
			    struct fxgmac_ring *ring,
			    unsigned int dma_desc_count)
{
	if (!ring)
		return 0;
	/* Descriptors */
	ring->dma_desc_count = dma_desc_count;
	ring->dma_desc_head = dma_alloc_coherent(
		pdata->dev, (sizeof(struct fxgmac_dma_desc) * dma_desc_count),
		&ring->dma_desc_head_addr, GFP_KERNEL);
	if (!ring->dma_desc_head)
		return -ENOMEM;

	/* Array of descriptor data */
	ring->desc_data_head = kcalloc(
		dma_desc_count, sizeof(struct fxgmac_desc_data), GFP_KERNEL);
	if (!ring->desc_data_head)
		return -ENOMEM;

	netif_dbg(
		pdata, drv, pdata->netdev,
		"dma_desc_head=%p, dma_desc_head_addr=%pad, desc_data_head=%p\n",
		ring->dma_desc_head, &ring->dma_desc_head_addr,
		ring->desc_data_head);

	return 0;
}

static void fxgmac_free_rings(struct fxgmac_pdata *pdata)
{
	struct fxgmac_channel *channel;
	unsigned int i;

	if (!pdata->channel_head)
		return;

	channel = pdata->channel_head;
	for (i = 0; i < pdata->channel_count; i++, channel++) {
		fxgmac_free_ring(pdata, channel->tx_ring);
		fxgmac_free_ring(pdata, channel->rx_ring);
	}
}

static int fxgmac_alloc_rings(struct fxgmac_pdata *pdata)
{
	struct fxgmac_channel *channel;
	unsigned int i;
	int ret;

	channel = pdata->channel_head;
	for (i = 0; i < pdata->channel_count; i++, channel++) {
		netif_dbg(pdata, drv, pdata->netdev, "%s - Tx ring:\n",
			  channel->name);

		if (i < pdata->tx_ring_count) {
			ret = fxgmac_init_ring(pdata, channel->tx_ring,
					       pdata->tx_desc_count);

			if (ret) {
				netdev_alert(pdata->netdev,
					     "error initializing Tx ring");
				goto err_init_ring;
			}
		}

		netif_dbg(pdata, drv, pdata->netdev, "%s - Rx ring:\n",
			  channel->name);

		ret = fxgmac_init_ring(pdata, channel->rx_ring,
				       pdata->rx_desc_count);
		if (ret) {
			netdev_alert(pdata->netdev,
				     "error initializing Rx ring\n");
			goto err_init_ring;
		}
		if (netif_msg_drv(pdata)) {
			DPRINTK("fxgmac_alloc_ring..ch=%u,", i);
			if (i < pdata->tx_ring_count)
			    DPRINTK(" tx_desc_cnt=%u,", pdata->tx_desc_count);

			DPRINTK(" rx_desc_cnt=%u.\n", pdata->rx_desc_count);
		}
	}
	if (netif_msg_drv(pdata))
		DPRINTK("alloc_rings callout ok ch=%u\n", i);

	return 0;

err_init_ring:
	fxgmac_free_rings(pdata);

	DPRINTK("alloc_rings callout err,%d\n", ret);
	return ret;
}

static void fxgmac_free_channels(struct fxgmac_pdata *pdata)
{
	if (!pdata->channel_head)
		return;
	if (netif_msg_drv(pdata))
		DPRINTK("free_channels, tx_ring=%p",
			pdata->channel_head->tx_ring);
	kfree(pdata->channel_head->tx_ring);
	pdata->channel_head->tx_ring = NULL;

	if (netif_msg_drv(pdata))
		DPRINTK(" , rx_ring=%p",
			pdata->channel_head->rx_ring);
	kfree(pdata->channel_head->rx_ring);
	pdata->channel_head->rx_ring = NULL;

	if (netif_msg_drv(pdata))
		DPRINTK(" , channel=%p\n", pdata->channel_head);
	kfree(pdata->channel_head);

	pdata->channel_head = NULL;
}

static int fxgmac_alloc_channels(struct fxgmac_pdata *pdata)
{
	struct fxgmac_channel *channel_head, *channel;
	struct fxgmac_ring *tx_ring, *rx_ring;
	int ret = -ENOMEM;
	unsigned int i;

#ifdef CONFIG_PCI_MSI
	u32 msix = FXGMAC_GET_REG_BITS(pdata->expansion.int_flags,
				       FXGMAC_FLAG_MSIX_POS,
				       FXGMAC_FLAG_MSIX_LEN);
#endif

	channel_head = kcalloc(pdata->channel_count,
			       sizeof(struct fxgmac_channel), GFP_KERNEL);
	if (netif_msg_drv(pdata))
		DPRINTK("alloc_channels, channel_head=%p, size=%d*%d\n",
			channel_head, pdata->channel_count,
			sizeof(struct fxgmac_channel));

	if (!channel_head)
		return ret;

	tx_ring = kcalloc(pdata->tx_ring_count, sizeof(struct fxgmac_ring),
			  GFP_KERNEL);
	if (!tx_ring)
		goto err_tx_ring;

	if (netif_msg_drv(pdata))
		DPRINTK("alloc_channels, tx_ring=%p, size=%d*%d\n", tx_ring,
			pdata->tx_ring_count, sizeof(struct fxgmac_ring));
	rx_ring = kcalloc(pdata->rx_ring_count, sizeof(struct fxgmac_ring),
			  GFP_KERNEL);
	if (!rx_ring)
		goto err_rx_ring;

	if (netif_msg_drv(pdata))
		DPRINTK("alloc_channels, rx_ring=%p, size=%d*%d\n", rx_ring,
			pdata->rx_ring_count, sizeof(struct fxgmac_ring));

	for (i = 0, channel = channel_head; i < pdata->channel_count;
	     i++, channel++) {
		snprintf(channel->name, sizeof(channel->name), "channel-%u", i);
		channel->pdata = pdata;
		channel->queue_index = i;
		channel->dma_regs =
			pdata->mac_regs + DMA_CH_BASE + (DMA_CH_INC * i);

		if (pdata->per_channel_irq) {
			/* Get the per DMA interrupt */
#ifdef CONFIG_PCI_MSI
			if (msix) {
				pdata->channel_irq[i] =
					pdata->expansion.msix_entries[i].vector;
				if (FXGMAC_IS_CHANNEL_WITH_TX_IRQ(i)) {
					pdata->channel_irq
						[FXGMAC_MAX_DMA_CHANNELS] =
						pdata->expansion
							.msix_entries
								[FXGMAC_MAX_DMA_CHANNELS]
							.vector;

					if (pdata->channel_irq
						    [FXGMAC_MAX_DMA_CHANNELS] <
					    0) {
						netdev_err(
							pdata->netdev,
							"get_irq %u for tx failed\n",
							i + 1);
						goto err_irq;
					}

					channel->expansion.dma_irq_tx =
						pdata->channel_irq
							[FXGMAC_MAX_DMA_CHANNELS];
					DPRINTK("fxgmac_alloc_channels, for MSIx, channel %d dma_irq_tx=%u\n",
						i,
						channel->expansion.dma_irq_tx);
				}
			}
#endif
			ret = pdata->channel_irq[i];
			if (ret < 0) {
				netdev_err(pdata->netdev, "get_irq %u failed\n",
					   i + 1);
				goto err_irq;
			}
			channel->dma_irq = ret;
			DPRINTK("fxgmac_alloc_channels, for MSIx, channel %d dma_irq=%u\n",
				i, channel->dma_irq);
		}

		if (i < pdata->tx_ring_count)
			channel->tx_ring = tx_ring++;

		if (i < pdata->rx_ring_count)
			channel->rx_ring = rx_ring++;
	}

	pdata->channel_head = channel_head;

	if (netif_msg_drv(pdata))
		DPRINTK("alloc_channels callout ok\n");
	return 0;

err_irq:
	kfree(rx_ring);

err_rx_ring:
	kfree(tx_ring);

err_tx_ring:
	kfree(channel_head);

	DPRINTK("fxgmac alloc_channels callout err,%d\n", ret);
	return ret;
}

static void fxgmac_free_channels_and_rings(struct fxgmac_pdata *pdata)
{
	fxgmac_free_rings(pdata);

	fxgmac_free_channels(pdata);
}

static int fxgmac_alloc_channels_and_rings(struct fxgmac_pdata *pdata)
{
	int ret;

	ret = fxgmac_alloc_channels(pdata);
	if (ret)
		goto err_alloc;

	ret = fxgmac_alloc_rings(pdata);
	if (ret)
		goto err_alloc;

	return 0;

err_alloc:
	fxgmac_free_channels_and_rings(pdata);

	return ret;
}

static void fxgmac_set_buffer_data(struct fxgmac_buffer_data *bd,
	struct fxgmac_page_alloc *pa,
	unsigned int len)
{
	get_page(pa->pages);
	bd->pa = *pa;

	bd->dma_base = pa->pages_dma;
	bd->dma_off = pa->pages_offset;
	bd->dma_len = len;

	pa->pages_offset += len;
	if ((pa->pages_offset + len) > pa->pages_len) {
		/* This data descriptor is responsible for unmapping page(s) */
		bd->pa_unmap = *pa;

		/* Get a new allocation next time */
		pa->pages = NULL;
		pa->pages_len = 0;
		pa->pages_offset = 0;
		pa->pages_dma = 0;
	}
}

static int fxgmac_alloc_pages(struct fxgmac_pdata *pdata,
			      struct fxgmac_page_alloc *pa,
			      gfp_t gfp, int order)
{
	struct page *pages = NULL;
	dma_addr_t pages_dma;

	/* Try to obtain pages, decreasing order if necessary */
	gfp |= __GFP_COMP | __GFP_NOWARN;
	while (order >= 0) {
		pages = alloc_pages(gfp, order);
		if (pages)
			break;

		order--;
	}
	if (!pages)
		return -ENOMEM;

	/* Map the pages */
	pages_dma = dma_map_page(pdata->dev, pages, 0,
					PAGE_SIZE << order, DMA_FROM_DEVICE);
	if (dma_mapping_error(pdata->dev, pages_dma)) {
		put_page(pages);
		return -ENOMEM;
	}

	pa->pages = pages;
	pa->pages_len = PAGE_SIZE << order;
	pa->pages_offset = 0;
	pa->pages_dma = pages_dma;

	return 0;
}

static int fxgmac_map_rx_buffer(struct fxgmac_pdata *pdata,
				struct fxgmac_ring *ring,
				struct fxgmac_desc_data *desc_data)
{
	int ret;

	if (!ring->rx_hdr_pa.pages) {
		ret = fxgmac_alloc_pages(pdata, &ring->rx_hdr_pa,
			GFP_ATOMIC, 0);
		if (ret)
			return ret;
	}

	/* Set up the header page info */
	fxgmac_set_buffer_data(&desc_data->rx.hdr, &ring->rx_hdr_pa,
		pdata->rx_buf_size);

	return 0;
}

static void fxgmac_tx_desc_reset(struct fxgmac_desc_data *desc_data)
{
	struct fxgmac_dma_desc *dma_desc = desc_data->dma_desc;

	/* Reset the Tx descriptor
	 *   Set buffer 1 (lo) address to zero
	 *   Set buffer 1 (hi) address to zero
	 *   Reset all other control bits (IC, TTSE, B2L & B1L)
	 *   Reset all other control bits (OWN, CTXT, FD, LD, CPC, CIC, etc)
	 */
	dma_desc->desc0 = 0;
	dma_desc->desc1 = 0;
	dma_desc->desc2 = 0;
	dma_desc->desc3 = 0;

	/* Make sure ownership is written to the descriptor */
	dma_wmb();
}

static void fxgmac_tx_desc_init_channel(struct fxgmac_channel *channel)
{
	struct fxgmac_ring *ring = channel->tx_ring;
	struct fxgmac_desc_data *desc_data;
	int start_index = ring->cur;
	unsigned int i;
	start_index = start_index;
	/* Initialize all descriptors */
	for (i = 0; i < ring->dma_desc_count; i++) {
		desc_data = FXGMAC_GET_DESC_DATA(ring, i);

		/* Initialize Tx descriptor */
		fxgmac_tx_desc_reset(desc_data);
	}

	///* Update the total number of Tx descriptors */
	//writereg(ring->dma_desc_count - 1, FXGMAC_DMA_REG(channel, DMA_CH_TDRLR));

	writereg(channel->pdata->pAdapter, channel->pdata->tx_desc_count - 1, FXGMAC_DMA_REG(channel, DMA_CH_TDRLR));

	/* Update the starting address of descriptor ring */

	desc_data = FXGMAC_GET_DESC_DATA(ring, start_index);
	writereg(channel->pdata->pAdapter, upper_32_bits(desc_data->dma_desc_addr),
		FXGMAC_DMA_REG(channel, DMA_CH_TDLR_HI));
	writereg(channel->pdata->pAdapter, lower_32_bits(desc_data->dma_desc_addr),
		FXGMAC_DMA_REG(channel, DMA_CH_TDLR_LO));
}

static void fxgmac_tx_desc_init(struct fxgmac_pdata *pdata)
{
	struct fxgmac_desc_data *desc_data;
	struct fxgmac_dma_desc *dma_desc;
	struct fxgmac_channel *channel;
	struct fxgmac_ring *ring;
	dma_addr_t dma_desc_addr;
	unsigned int i, j;

	channel = pdata->channel_head;
	for (i = 0; i < pdata->channel_count; i++, channel++) {
		ring = channel->tx_ring;
		if (!ring)
			break;

		/* reset the tx timer status. 20220104 */
		channel->tx_timer_active = 0;

		dma_desc = ring->dma_desc_head;
		dma_desc_addr = ring->dma_desc_head_addr;

		for (j = 0; j < ring->dma_desc_count; j++) {
			desc_data = FXGMAC_GET_DESC_DATA(ring, j);

			desc_data->dma_desc = dma_desc;
			desc_data->dma_desc_addr = dma_desc_addr;

			dma_desc++;
			dma_desc_addr += sizeof(struct fxgmac_dma_desc);
		}

		ring->cur = 0;
		ring->dirty = 0;
		memset(&ring->tx, 0, sizeof(ring->tx));

		fxgmac_tx_desc_init_channel(channel);
	}
}

static void fxgmac_rx_desc_reset(struct fxgmac_pdata *pdata,
	struct fxgmac_desc_data *desc_data,
	unsigned int index)
{
	struct fxgmac_dma_desc *dma_desc = desc_data->dma_desc;
	dma_addr_t hdr_dma;

	/* Reset the Rx descriptor
	 *   Set buffer 1 (lo) address to header dma address (lo)
	 *   Set buffer 1 (hi) address to header dma address (hi)
	 *   Set buffer 2 (lo) address to buffer dma address (lo)
	 *   Set buffer 2 (hi) address to buffer dma address (hi) and
	 *     set control bits OWN and INTE
	 */
	hdr_dma = desc_data->rx.hdr.dma_base + desc_data->rx.hdr.dma_off;
	//buf_dma = desc_data->rx.buf.dma_base + desc_data->rx.buf.dma_off;
	dma_desc->desc0 = cpu_to_le32(lower_32_bits(hdr_dma));
	dma_desc->desc1 = cpu_to_le32(upper_32_bits(hdr_dma));
	dma_desc->desc2 = 0;//cpu_to_le32(lower_32_bits(buf_dma));
	dma_desc->desc3 = 0;//cpu_to_le32(upper_32_bits(buf_dma));
	dma_desc->desc3 = FXGMAC_SET_REG_BITS_LE(
		dma_desc->desc3,
		RX_NORMAL_DESC3_INTE_POS,
		RX_NORMAL_DESC3_INTE_LEN,
		1);
	dma_desc->desc3 = FXGMAC_SET_REG_BITS_LE(
		dma_desc->desc3,
		RX_NORMAL_DESC3_BUF2V_POS,
		RX_NORMAL_DESC3_BUF2V_LEN,
		0);
	dma_desc->desc3 = FXGMAC_SET_REG_BITS_LE(
		dma_desc->desc3,
		RX_NORMAL_DESC3_BUF1V_POS,
		RX_NORMAL_DESC3_BUF1V_LEN,
		1);

	/* Since the Rx DMA engine is likely running, make sure everything
		* is written to the descriptor(s) before setting the OWN bit
		* for the descriptor
		*/
	dma_wmb();

	dma_desc->desc3 = FXGMAC_SET_REG_BITS_LE(
		dma_desc->desc3,
		RX_NORMAL_DESC3_OWN_POS,
		RX_NORMAL_DESC3_OWN_LEN,
		1);

	/* Make sure ownership is written to the descriptor */
	dma_wmb();
}

static void fxgmac_rx_desc_init_channel(struct fxgmac_channel *channel)
{
	struct fxgmac_pdata *pdata = channel->pdata;
	struct fxgmac_ring *ring = channel->rx_ring;
	unsigned int start_index = ring->cur;
	struct fxgmac_desc_data *desc_data;
	unsigned int i;


	/* Initialize all descriptors */
	for (i = 0; i < ring->dma_desc_count; i++) {
		desc_data = FXGMAC_GET_DESC_DATA(ring, i);

		/* Initialize Rx descriptor */
		fxgmac_rx_desc_reset(pdata, desc_data, i);
	}

	/* Update the total number of Rx descriptors */
	writereg(pdata->pAdapter, ring->dma_desc_count - 1, FXGMAC_DMA_REG(channel, DMA_CH_RDRLR));

	/* Update the starting address of descriptor ring */
	desc_data = FXGMAC_GET_DESC_DATA(ring, start_index);
	writereg(pdata->pAdapter, upper_32_bits(desc_data->dma_desc_addr),
		FXGMAC_DMA_REG(channel, DMA_CH_RDLR_HI));
	writereg(pdata->pAdapter, lower_32_bits(desc_data->dma_desc_addr),
		FXGMAC_DMA_REG(channel, DMA_CH_RDLR_LO));

	/* Update the Rx Descriptor Tail Pointer */
	desc_data = FXGMAC_GET_DESC_DATA(ring, start_index +
		ring->dma_desc_count - 1);
	writereg(pdata->pAdapter, lower_32_bits(desc_data->dma_desc_addr),
		FXGMAC_DMA_REG(channel, DMA_CH_RDTR_LO));
}

static void fxgmac_rx_desc_init(struct fxgmac_pdata *pdata)
{
	struct fxgmac_desc_data *desc_data;
	struct fxgmac_dma_desc *dma_desc;
	struct fxgmac_channel *channel;
	struct fxgmac_ring *ring;
	dma_addr_t dma_desc_addr;
	unsigned int i, j;

	channel = pdata->channel_head;
	for (i = 0; i < pdata->channel_count; i++, channel++) {
		ring = channel->rx_ring;
		if (!ring)
			break;

		dma_desc = ring->dma_desc_head;
		dma_desc_addr = ring->dma_desc_head_addr;

		for (j = 0; j < ring->dma_desc_count; j++) {
			desc_data = FXGMAC_GET_DESC_DATA(ring, j);

			desc_data->dma_desc = dma_desc;
			desc_data->dma_desc_addr = dma_desc_addr;

			if (fxgmac_map_rx_buffer(pdata, ring, desc_data))
				break;

			dma_desc++;
			dma_desc_addr += sizeof(struct fxgmac_dma_desc);
		}

		ring->cur = 0;
		ring->dirty = 0;

		fxgmac_rx_desc_init_channel(channel);
	}
}

static int fxgmac_map_tx_skb(struct fxgmac_channel *channel,
			     struct sk_buff *skb)
{
	struct fxgmac_pdata *pdata = channel->pdata;
	struct fxgmac_ring *ring = channel->tx_ring;
	unsigned int start_index, cur_index;
	struct fxgmac_desc_data *desc_data;
	unsigned int offset, datalen, len;
	struct fxgmac_pkt_info *pkt_info;
	skb_frag_t *frag;
	unsigned int tso, vlan;
	dma_addr_t skb_dma;
	unsigned int i;

	offset = 0;
	start_index = ring->cur;
	cur_index = ring->cur;

	pkt_info = &ring->pkt_info;
	pkt_info->desc_count = 0;
	pkt_info->length = 0;

	tso = FXGMAC_GET_REG_BITS(pkt_info->attributes,
				  TX_PACKET_ATTRIBUTES_TSO_ENABLE_POS,
				  TX_PACKET_ATTRIBUTES_TSO_ENABLE_LEN);
	vlan = FXGMAC_GET_REG_BITS(pkt_info->attributes,
				   TX_PACKET_ATTRIBUTES_VLAN_CTAG_POS,
				   TX_PACKET_ATTRIBUTES_VLAN_CTAG_LEN);

	/* Save space for a context descriptor if needed */
	if ((tso && (pkt_info->mss != ring->tx.cur_mss)) ||
	    (vlan && (pkt_info->vlan_ctag != ring->tx.cur_vlan_ctag))) {
		cur_index = FXGMAC_GET_ENTRY(cur_index, ring->dma_desc_count);
	}
	desc_data = FXGMAC_GET_DESC_DATA(ring, cur_index);

	if (tso) {
		/* Map the TSO header */
		skb_dma = dma_map_single(pdata->dev, skb->data,
					 pkt_info->header_len, DMA_TO_DEVICE);
		if (dma_mapping_error(pdata->dev, skb_dma)) {
			netdev_alert(pdata->netdev, "dma_map_single failed\n");
			goto err_out;
		}
		desc_data->skb_dma = skb_dma;
		desc_data->skb_dma_len = pkt_info->header_len;
		netif_dbg(pdata, tx_queued, pdata->netdev,
			  "skb header: index=%u, dma=%pad, len=%u\n", cur_index,
			  &skb_dma, pkt_info->header_len);

		offset = pkt_info->header_len;

		pkt_info->length += pkt_info->header_len;

		cur_index = FXGMAC_GET_ENTRY(cur_index, ring->dma_desc_count);
		desc_data = FXGMAC_GET_DESC_DATA(ring, cur_index);
	}

	/* Map the (remainder of the) packet */
	for (datalen = skb_headlen(skb) - offset; datalen;) {
		len = min_t(unsigned int, datalen, FXGMAC_TX_MAX_BUF_SIZE);

		skb_dma = dma_map_single(pdata->dev, skb->data + offset, len,
					 DMA_TO_DEVICE);
		if (dma_mapping_error(pdata->dev, skb_dma)) {
			netdev_alert(pdata->netdev, "dma_map_single failed\n");
			goto err_out;
		}
		desc_data->skb_dma = skb_dma;
		desc_data->skb_dma_len = len;
		netif_dbg(pdata, tx_queued, pdata->netdev,
			  "skb data: index=%u, dma=%pad, len=%u\n", cur_index,
			  &skb_dma, len);

		datalen -= len;
		offset += len;

		pkt_info->length += len;

		cur_index = FXGMAC_GET_ENTRY(cur_index, ring->dma_desc_count);
		desc_data = FXGMAC_GET_DESC_DATA(ring, cur_index);
	}

	for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
		netif_dbg(pdata, tx_queued, pdata->netdev, "mapping frag %u\n",
			  i);
		frag = &skb_shinfo(skb)->frags[i];
		offset = 0;

		for (datalen = skb_frag_size(frag); datalen;) {
			len = min_t(unsigned int, datalen,
				    FXGMAC_TX_MAX_BUF_SIZE);

			skb_dma = skb_frag_dma_map(pdata->dev, frag, offset,
						   len, DMA_TO_DEVICE);

			if (dma_mapping_error(pdata->dev, skb_dma)) {
				netdev_alert(pdata->netdev,
					     "skb_frag_dma_map failed\n");
				goto err_out;
			}
			desc_data->skb_dma = skb_dma;
			desc_data->skb_dma_len = len;
			desc_data->mapped_as_page = 1;
			netif_dbg(pdata, tx_queued, pdata->netdev,
				  "skb frag: index=%u, dma=%pad, len=%u\n",
				  cur_index, &skb_dma, len);

			datalen -= len;
			offset += len;

			pkt_info->length += len;

			cur_index = FXGMAC_GET_ENTRY(cur_index,
						     ring->dma_desc_count);
			desc_data = FXGMAC_GET_DESC_DATA(ring, cur_index);
		}
	}

	/* Save the skb address in the last entry. We always have some data
	 * that has been mapped so desc_data is always advanced past the last
	 * piece of mapped data - use the entry pointed to by cur_index - 1.
	 */
	desc_data = FXGMAC_GET_DESC_DATA(
		ring, (cur_index - 1) & (ring->dma_desc_count - 1));
	desc_data->skb = skb;

	/* Save the number of descriptor entries used */
	if (start_index <= cur_index)
		pkt_info->desc_count = cur_index - start_index;
	else
		pkt_info->desc_count =
			ring->dma_desc_count - start_index + cur_index;

	return pkt_info->desc_count;

err_out:
	while (start_index < cur_index) {
		desc_data = FXGMAC_GET_DESC_DATA(ring, start_index);
		start_index =
			FXGMAC_GET_ENTRY(start_index, ring->dma_desc_count);
		fxgmac_unmap_desc_data(pdata, desc_data);
	}

	return 0;
}

void fxgmac_init_desc_ops(struct fxgmac_desc_ops *desc_ops)
{
	desc_ops->alloc_channels_and_rings = fxgmac_alloc_channels_and_rings;
	desc_ops->free_channels_and_rings = fxgmac_free_channels_and_rings;
	desc_ops->map_tx_skb = fxgmac_map_tx_skb;
	desc_ops->map_rx_buffer = fxgmac_map_rx_buffer;
	desc_ops->unmap_desc_data = fxgmac_unmap_desc_data;
	desc_ops->tx_desc_init = fxgmac_tx_desc_init;
	desc_ops->rx_desc_init = fxgmac_rx_desc_init;
}
