{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493884877393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493884877393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 10:01:17 2017 " "Processing started: Thu May 04 10:01:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493884877393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493884877393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MEE-MOO -c MEE-MOO " "Command: quartus_map --read_settings_files=on --write_settings_files=off MEE-MOO -c MEE-MOO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493884877394 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1493884877743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mee_moo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mee_moo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEE_MOO-mee_moo_fsm " "Found design unit 1: MEE_MOO-mee_moo_fsm" {  } { { "MEE_MOO.vhd" "" { Text "D:/Dropbox/AarhusUNI/DSD/Exercise7_1/MEE_MOO.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493884878174 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEE_MOO " "Found entity 1: MEE_MOO" {  } { { "MEE_MOO.vhd" "" { Text "D:/Dropbox/AarhusUNI/DSD/Exercise7_1/MEE_MOO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493884878174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493884878174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tester-structure " "Found design unit 1: tester-structure" {  } { { "tester.vhd" "" { Text "D:/Dropbox/AarhusUNI/DSD/Exercise7_1/tester.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493884878177 ""} { "Info" "ISGN_ENTITY_NAME" "1 tester " "Found entity 1: tester" {  } { { "tester.vhd" "" { Text "D:/Dropbox/AarhusUNI/DSD/Exercise7_1/tester.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493884878177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493884878177 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tester " "Elaborating entity \"tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1493884878210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEE_MOO MEE_MOO:mee_moo_tester " "Elaborating entity \"MEE_MOO\" for hierarchy \"MEE_MOO:mee_moo_tester\"" {  } { { "tester.vhd" "mee_moo_tester" { Text "D:/Dropbox/AarhusUNI/DSD/Exercise7_1/tester.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493884878223 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state MEE_MOO.vhd(30) " "VHDL Process Statement warning at MEE_MOO.vhd(30): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "MEE_MOO.vhd" "" { Text "D:/Dropbox/AarhusUNI/DSD/Exercise7_1/MEE_MOO.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1493884878224 "|tester|MEE_MOO:mee_moo_tester"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mee_out MEE_MOO.vhd(51) " "VHDL Process Statement warning at MEE_MOO.vhd(51): inferring latch(es) for signal or variable \"mee_out\", which holds its previous value in one or more paths through the process" {  } { { "MEE_MOO.vhd" "" { Text "D:/Dropbox/AarhusUNI/DSD/Exercise7_1/MEE_MOO.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1493884878224 "|tester|MEE_MOO:mee_moo_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mee_out MEE_MOO.vhd(51) " "Inferred latch for \"mee_out\" at MEE_MOO.vhd(51)" {  } { { "MEE_MOO.vhd" "" { Text "D:/Dropbox/AarhusUNI/DSD/Exercise7_1/MEE_MOO.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493884878225 "|tester|MEE_MOO:mee_moo_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.aktive MEE_MOO.vhd(30) " "Inferred latch for \"next_state.aktive\" at MEE_MOO.vhd(30)" {  } { { "MEE_MOO.vhd" "" { Text "D:/Dropbox/AarhusUNI/DSD/Exercise7_1/MEE_MOO.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493884878225 "|tester|MEE_MOO:mee_moo_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Init MEE_MOO.vhd(30) " "Inferred latch for \"next_state.Init\" at MEE_MOO.vhd(30)" {  } { { "MEE_MOO.vhd" "" { Text "D:/Dropbox/AarhusUNI/DSD/Exercise7_1/MEE_MOO.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493884878225 "|tester|MEE_MOO:mee_moo_tester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Idle MEE_MOO.vhd(30) " "Inferred latch for \"next_state.Idle\" at MEE_MOO.vhd(30)" {  } { { "MEE_MOO.vhd" "" { Text "D:/Dropbox/AarhusUNI/DSD/Exercise7_1/MEE_MOO.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493884878225 "|tester|MEE_MOO:mee_moo_tester"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEE_MOO:mee_moo_tester\|mee_out " "Latch MEE_MOO:mee_moo_tester\|mee_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "tester.vhd" "" { Text "D:/Dropbox/AarhusUNI/DSD/Exercise7_1/tester.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493884878819 ""}  } { { "MEE_MOO.vhd" "" { Text "D:/Dropbox/AarhusUNI/DSD/Exercise7_1/MEE_MOO.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493884878819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEE_MOO:mee_moo_tester\|next_state.Init_108 " "Latch MEE_MOO:mee_moo_tester\|next_state.Init_108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEE_MOO:mee_moo_tester\|present_state.Idle " "Ports D and ENA on the latch are fed by the same signal MEE_MOO:mee_moo_tester\|present_state.Idle" {  } { { "MEE_MOO.vhd" "" { Text "D:/Dropbox/AarhusUNI/DSD/Exercise7_1/MEE_MOO.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493884878819 ""}  } { { "MEE_MOO.vhd" "" { Text "D:/Dropbox/AarhusUNI/DSD/Exercise7_1/MEE_MOO.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493884878819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEE_MOO:mee_moo_tester\|next_state.Idle_120 " "Latch MEE_MOO:mee_moo_tester\|next_state.Idle_120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEE_MOO:mee_moo_tester\|present_state.Init " "Ports D and ENA on the latch are fed by the same signal MEE_MOO:mee_moo_tester\|present_state.Init" {  } { { "MEE_MOO.vhd" "" { Text "D:/Dropbox/AarhusUNI/DSD/Exercise7_1/MEE_MOO.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493884878819 ""}  } { { "MEE_MOO.vhd" "" { Text "D:/Dropbox/AarhusUNI/DSD/Exercise7_1/MEE_MOO.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493884878819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEE_MOO:mee_moo_tester\|next_state.aktive_96 " "Latch MEE_MOO:mee_moo_tester\|next_state.aktive_96 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEE_MOO:mee_moo_tester\|present_state.Init " "Ports D and ENA on the latch are fed by the same signal MEE_MOO:mee_moo_tester\|present_state.Init" {  } { { "MEE_MOO.vhd" "" { Text "D:/Dropbox/AarhusUNI/DSD/Exercise7_1/MEE_MOO.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1493884878819 ""}  } { { "MEE_MOO.vhd" "" { Text "D:/Dropbox/AarhusUNI/DSD/Exercise7_1/MEE_MOO.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1493884878819 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1493884879039 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493884879039 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1493884879109 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1493884879109 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1493884879109 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1493884879109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "539 " "Peak virtual memory: 539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493884879149 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 10:01:19 2017 " "Processing ended: Thu May 04 10:01:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493884879149 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493884879149 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493884879149 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493884879149 ""}
