// Seed: 2513379438
module module_0 #(
    parameter id_2 = 32'd93,
    parameter id_5 = 32'd34
);
  logic id_1 = -1'd0;
  wire  _id_2;
  logic id_3;
  ;
  assign id_1 = id_2;
  initial id_3[(id_2)] = id_2;
  logic id_4;
  wire  _id_5;
  supply0 [-1 : 1] id_6[id_5 : -1], id_7;
  logic [7:0][1 'b0 ==  id_2] id_8;
  ;
  wire id_9, id_10, id_11;
  parameter id_12 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output tri1 id_1[1 : -1],
    output wand id_2,
    input supply0 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input wire id_7,
    input supply1 id_8
    , id_10
);
  module_0 modCall_1 ();
  logic id_11 = id_3;
endmodule
