// Seed: 4261271067
module module_0 (
    input tri1 id_0,
    input wor id_1,
    output tri0 id_2,
    output supply0 id_3,
    input tri0 id_4,
    output wand id_5
);
  assign id_2 = ~id_0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    output supply0 id_2,
    input tri id_3,
    input supply1 id_4,
    output uwire id_5,
    output wand id_6,
    input tri0 id_7,
    input uwire id_8,
    output supply0 id_9,
    input wor id_10,
    input wand id_11,
    output supply1 id_12,
    output uwire id_13,
    output wor id_14,
    input wire id_15,
    input uwire id_16
    , id_23,
    output supply0 id_17,
    input tri0 id_18,
    input supply0 id_19,
    input wor id_20,
    input tri0 id_21
);
  assign id_14 = id_7;
  module_0(
      id_20, id_11, id_13, id_6, id_11, id_2
  );
  wire id_24;
endmodule
