#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "G:\applications\terminal\iverilog\iverilog\lib\ivl\system.vpi";
:vpi_module "G:\applications\terminal\iverilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "G:\applications\terminal\iverilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "G:\applications\terminal\iverilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "G:\applications\terminal\iverilog\iverilog\lib\ivl\va_math.vpi";
S_0000016796ba6e30 .scope module, "top_module" "top_module" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out_assign";
    .port_info 3 /OUTPUT 1 "out_alwaysblock";
o0000016796ba6fd8 .functor BUFZ 1, C4<z>; HiZ drive
o0000016796ba7008 .functor BUFZ 1, C4<z>; HiZ drive
L_0000016796b730a0 .functor AND 1, o0000016796ba6fd8, o0000016796ba7008, C4<1>, C4<1>;
v0000016796b73440_0 .net "a", 0 0, o0000016796ba6fd8;  0 drivers
v0000016796aeeda0_0 .net "b", 0 0, o0000016796ba7008;  0 drivers
v0000016796aeee40_0 .var "out_alwaysblock", 0 0;
v0000016796aeeee0_0 .net "out_assign", 0 0, L_0000016796b730a0;  1 drivers
E_0000016796ba5400 .event anyedge, v0000016796b73440_0, v0000016796aeeda0_0;
    .scope S_0000016796ba6e30;
T_0 ;
    %wait E_0000016796ba5400;
    %load/vec4 v0000016796b73440_0;
    %load/vec4 v0000016796aeeda0_0;
    %and;
    %store/vec4 v0000016796aeee40_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "alwaysblock1.v";
