{
  "Top": "lteCellSearch",
  "RtlTop": "lteCellSearch",
  "RtlPrefix": "",
  "RtlSubPrefix": "lteCellSearch_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu28dr",
    "Package": "-ffvg1517",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "IN_R": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_ufixed<16, 16, AP_TRN, AP_WRAP, 0>, 0, 0, 0>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "IN_R",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "IN_I": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_ufixed<16, 16, AP_TRN, AP_WRAP, 0>, 0, 0, 0>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "IN_I",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "OUT_FFT": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<hls::axis<std::complex<float>, 0, 0, 0>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "OUT_FFT",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "pss_id": {
      "index": "3",
      "direction": "out",
      "srcType": "stream<hls::axis<int, 0, 0, 0>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "pss_id",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "OUT_PSS_ID": {
      "index": "4",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "OUT_PSS_ID",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "OUT_PSS_ID_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "OUT_PEAK_INDEX": {
      "index": "5",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "OUT_PEAK_INDEX",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "OUT_PEAK_INDEX_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "OUT_RSLT": {
      "index": "6",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "OUT_RSLT_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "OUT_RSLT_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top lteCellSearch -name lteCellSearch"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "lteCellSearch"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "16.3",
    "Uncertainty": "4.401",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 16.300 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "lteCellSearch",
    "Version": "1.0",
    "DisplayName": "Ltecellsearch",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_lteCellSearch_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/lte_cell_search.cpp"],
    "Vhdl": [
      "impl\/vhdl\/lteCellSearch_compute_pss.vhd",
      "impl\/vhdl\/lteCellSearch_compute_pss_IN_R_buff_V_0.vhd",
      "impl\/vhdl\/lteCellSearch_compute_pss_IN_R_buff_V_1.vhd",
      "impl\/vhdl\/lteCellSearch_compute_pss_td_pss_imag_V_0.vhd",
      "impl\/vhdl\/lteCellSearch_compute_pss_td_pss_imag_V_1.vhd",
      "impl\/vhdl\/lteCellSearch_compute_pss_td_pss_imag_V_2.vhd",
      "impl\/vhdl\/lteCellSearch_compute_pss_td_pss_real_V_0.vhd",
      "impl\/vhdl\/lteCellSearch_compute_pss_td_pss_real_V_1.vhd",
      "impl\/vhdl\/lteCellSearch_compute_threshold.vhd",
      "impl\/vhdl\/lteCellSearch_compute_threshold_mag_buff_V_0.vhd",
      "impl\/vhdl\/lteCellSearch_compute_threshold_mag_buff_V_1.vhd",
      "impl\/vhdl\/lteCellSearch_control_s_axi.vhd",
      "impl\/vhdl\/lteCellSearch_dataflow_in_loop_lteCellSearch.vhd",
      "impl\/vhdl\/lteCellSearch_dataflow_in_loop_lteCellSearch_entry25.vhd",
      "impl\/vhdl\/lteCellSearch_dataflow_parent_loop_proc.vhd",
      "impl\/vhdl\/lteCellSearch_fifo_w17_d2_S.vhd",
      "impl\/vhdl\/lteCellSearch_fifo_w20_d2_S.vhd",
      "impl\/vhdl\/lteCellSearch_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/lteCellSearch_gmem_m_axi.vhd",
      "impl\/vhdl\/lteCellSearch_IN_real_V.vhd",
      "impl\/vhdl\/lteCellSearch_mul_2ns_18ns_19_1_1.vhd",
      "impl\/vhdl\/lteCellSearch_mul_23s_20ns_43_1_1.vhd",
      "impl\/vhdl\/lteCellSearch_mul_23s_23s_46_1_1.vhd",
      "impl\/vhdl\/lteCellSearch_mul_23s_31ns_48_1_1.vhd",
      "impl\/vhdl\/lteCellSearch_mul_31ns_14ns_44_1_1.vhd",
      "impl\/vhdl\/lteCellSearch_mul_32s_22s_53_1_1.vhd",
      "impl\/vhdl\/lteCellSearch_mul_32s_23s_54_1_1.vhd",
      "impl\/vhdl\/lteCellSearch_mul_32s_32s_50_1_1.vhd",
      "impl\/vhdl\/lteCellSearch_mul_33s_23s_55_1_1.vhd",
      "impl\/vhdl\/lteCellSearch_mul_42ns_37ns_78_1_1.vhd",
      "impl\/vhdl\/lteCellSearch_pss_rslt_temp.vhd",
      "impl\/vhdl\/lteCellSearch_regslice_both.vhd",
      "impl\/vhdl\/lteCellSearch_sqrt_fixed_40_18_s.vhd",
      "impl\/vhdl\/lteCellSearch_track_pss_peak.vhd",
      "impl\/vhdl\/lteCellSearch_write_buffer_fft.vhd",
      "impl\/vhdl\/lteCellSearch.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/lteCellSearch_compute_pss.v",
      "impl\/verilog\/lteCellSearch_compute_pss_IN_R_buff_V_0.v",
      "impl\/verilog\/lteCellSearch_compute_pss_IN_R_buff_V_0_ram.dat",
      "impl\/verilog\/lteCellSearch_compute_pss_IN_R_buff_V_1.v",
      "impl\/verilog\/lteCellSearch_compute_pss_IN_R_buff_V_1_ram.dat",
      "impl\/verilog\/lteCellSearch_compute_pss_td_pss_imag_V_0.v",
      "impl\/verilog\/lteCellSearch_compute_pss_td_pss_imag_V_0_rom.dat",
      "impl\/verilog\/lteCellSearch_compute_pss_td_pss_imag_V_1.v",
      "impl\/verilog\/lteCellSearch_compute_pss_td_pss_imag_V_1_rom.dat",
      "impl\/verilog\/lteCellSearch_compute_pss_td_pss_imag_V_2.v",
      "impl\/verilog\/lteCellSearch_compute_pss_td_pss_imag_V_2_rom.dat",
      "impl\/verilog\/lteCellSearch_compute_pss_td_pss_real_V_0.v",
      "impl\/verilog\/lteCellSearch_compute_pss_td_pss_real_V_0_rom.dat",
      "impl\/verilog\/lteCellSearch_compute_pss_td_pss_real_V_1.v",
      "impl\/verilog\/lteCellSearch_compute_pss_td_pss_real_V_1_rom.dat",
      "impl\/verilog\/lteCellSearch_compute_threshold.v",
      "impl\/verilog\/lteCellSearch_compute_threshold_mag_buff_V_0.v",
      "impl\/verilog\/lteCellSearch_compute_threshold_mag_buff_V_0_ram.dat",
      "impl\/verilog\/lteCellSearch_compute_threshold_mag_buff_V_1.v",
      "impl\/verilog\/lteCellSearch_compute_threshold_mag_buff_V_1_ram.dat",
      "impl\/verilog\/lteCellSearch_control_s_axi.v",
      "impl\/verilog\/lteCellSearch_dataflow_in_loop_lteCellSearch.v",
      "impl\/verilog\/lteCellSearch_dataflow_in_loop_lteCellSearch_entry25.v",
      "impl\/verilog\/lteCellSearch_dataflow_parent_loop_proc.v",
      "impl\/verilog\/lteCellSearch_fifo_w17_d2_S.v",
      "impl\/verilog\/lteCellSearch_fifo_w20_d2_S.v",
      "impl\/verilog\/lteCellSearch_fifo_w32_d2_S.v",
      "impl\/verilog\/lteCellSearch_gmem_m_axi.v",
      "impl\/verilog\/lteCellSearch_IN_real_V.v",
      "impl\/verilog\/lteCellSearch_mul_2ns_18ns_19_1_1.v",
      "impl\/verilog\/lteCellSearch_mul_23s_20ns_43_1_1.v",
      "impl\/verilog\/lteCellSearch_mul_23s_23s_46_1_1.v",
      "impl\/verilog\/lteCellSearch_mul_23s_31ns_48_1_1.v",
      "impl\/verilog\/lteCellSearch_mul_31ns_14ns_44_1_1.v",
      "impl\/verilog\/lteCellSearch_mul_32s_22s_53_1_1.v",
      "impl\/verilog\/lteCellSearch_mul_32s_23s_54_1_1.v",
      "impl\/verilog\/lteCellSearch_mul_32s_32s_50_1_1.v",
      "impl\/verilog\/lteCellSearch_mul_33s_23s_55_1_1.v",
      "impl\/verilog\/lteCellSearch_mul_42ns_37ns_78_1_1.v",
      "impl\/verilog\/lteCellSearch_pss_rslt_temp.v",
      "impl\/verilog\/lteCellSearch_regslice_both.v",
      "impl\/verilog\/lteCellSearch_sqrt_fixed_40_18_s.v",
      "impl\/verilog\/lteCellSearch_track_pss_peak.v",
      "impl\/verilog\/lteCellSearch_write_buffer_fft.v",
      "impl\/verilog\/lteCellSearch.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/lteCellSearch_v1_0\/data\/lteCellSearch.mdd",
      "impl\/misc\/drivers\/lteCellSearch_v1_0\/data\/lteCellSearch.tcl",
      "impl\/misc\/drivers\/lteCellSearch_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/lteCellSearch_v1_0\/src\/xltecellsearch.c",
      "impl\/misc\/drivers\/lteCellSearch_v1_0\/src\/xltecellsearch.h",
      "impl\/misc\/drivers\/lteCellSearch_v1_0\/src\/xltecellsearch_hw.h",
      "impl\/misc\/drivers\/lteCellSearch_v1_0\/src\/xltecellsearch_linux.c",
      "impl\/misc\/drivers\/lteCellSearch_v1_0\/src\/xltecellsearch_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/lteCellSearch.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/jhigh\/Capstone_Project\/main\/HARDWARE\/HLS_Pjts\/PSS_FFTS_SSS\/PSS_mod\/hls\/solution1\/.debug\/lteCellSearch.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem:IN_R:IN_I:OUT_FFT:pss_id",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "IN_I": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "IN_I_",
      "ports": [
        "IN_I_TDATA",
        "IN_I_TKEEP",
        "IN_I_TLAST",
        "IN_I_TREADY",
        "IN_I_TSTRB",
        "IN_I_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "IN_I"
        }]
    },
    "IN_R": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "IN_R_",
      "ports": [
        "IN_R_TDATA",
        "IN_R_TKEEP",
        "IN_R_TLAST",
        "IN_R_TREADY",
        "IN_R_TSTRB",
        "IN_R_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "IN_R"
        }]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "OUT_RSLT"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "OUT_RSLT"
        }
      ]
    },
    "OUT_FFT": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "64",
      "portPrefix": "OUT_FFT_",
      "ports": [
        "OUT_FFT_TDATA",
        "OUT_FFT_TKEEP",
        "OUT_FFT_TLAST",
        "OUT_FFT_TREADY",
        "OUT_FFT_TSTRB",
        "OUT_FFT_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "OUT_FFT"
        }]
    },
    "pss_id": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "pss_id_",
      "ports": [
        "pss_id_TDATA",
        "pss_id_TKEEP",
        "pss_id_TLAST",
        "pss_id_TREADY",
        "pss_id_TSTRB",
        "pss_id_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "pss_id"
        }]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "OUT_PSS_ID",
          "access": "R",
          "resetValue": "0x0",
          "description": "Data signal of OUT_PSS_ID",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "OUT_PSS_ID",
              "access": "R",
              "resetValue": "0",
              "description": "Bit 31 to 0 of OUT_PSS_ID"
            }]
        },
        {
          "offset": "0x14",
          "name": "OUT_PSS_ID_ctrl",
          "access": "R",
          "resetValue": "0x0",
          "description": "Control signal of OUT_PSS_ID",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "OUT_PSS_ID_ap_vld",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal OUT_PSS_ID_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "OUT_PEAK_INDEX",
          "access": "R",
          "resetValue": "0x0",
          "description": "Data signal of OUT_PEAK_INDEX",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "OUT_PEAK_INDEX",
              "access": "R",
              "resetValue": "0",
              "description": "Bit 31 to 0 of OUT_PEAK_INDEX"
            }]
        },
        {
          "offset": "0x24",
          "name": "OUT_PEAK_INDEX_ctrl",
          "access": "R",
          "resetValue": "0x0",
          "description": "Control signal of OUT_PEAK_INDEX",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "OUT_PEAK_INDEX_ap_vld",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal OUT_PEAK_INDEX_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x30",
          "name": "OUT_RSLT_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of OUT_RSLT",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "OUT_RSLT",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of OUT_RSLT"
            }]
        },
        {
          "offset": "0x34",
          "name": "OUT_RSLT_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of OUT_RSLT",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "OUT_RSLT",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of OUT_RSLT"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "OUT_PSS_ID"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "IN_R_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "IN_R_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "IN_R_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "IN_R_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "IN_R_TKEEP": {
      "dir": "in",
      "width": "2"
    },
    "IN_R_TSTRB": {
      "dir": "in",
      "width": "2"
    },
    "IN_I_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "IN_I_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "IN_I_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "IN_I_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "IN_I_TKEEP": {
      "dir": "in",
      "width": "2"
    },
    "IN_I_TSTRB": {
      "dir": "in",
      "width": "2"
    },
    "OUT_FFT_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "OUT_FFT_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "OUT_FFT_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "OUT_FFT_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "OUT_FFT_TKEEP": {
      "dir": "out",
      "width": "8"
    },
    "OUT_FFT_TSTRB": {
      "dir": "out",
      "width": "8"
    },
    "pss_id_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "pss_id_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "pss_id_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "pss_id_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "pss_id_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "pss_id_TSTRB": {
      "dir": "out",
      "width": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "lteCellSearch",
      "Instances": [
        {
          "ModuleName": "dataflow_parent_loop_proc",
          "InstanceName": "grp_dataflow_parent_loop_proc_fu_337",
          "Instances": [{
              "ModuleName": "dataflow_in_loop_lteCellSearch",
              "InstanceName": "dataflow_in_loop_lteCellSearch_U0",
              "Instances": [
                {
                  "ModuleName": "compute_pss",
                  "InstanceName": "compute_pss_U0",
                  "Instances": [
                    {
                      "ModuleName": "sqrt_fixed_40_18_s",
                      "InstanceName": "grp_sqrt_fixed_40_18_s_fu_535"
                    },
                    {
                      "ModuleName": "sqrt_fixed_40_18_s",
                      "InstanceName": "grp_sqrt_fixed_40_18_s_fu_540"
                    },
                    {
                      "ModuleName": "sqrt_fixed_40_18_s",
                      "InstanceName": "grp_sqrt_fixed_40_18_s_fu_545"
                    }
                  ]
                },
                {
                  "ModuleName": "compute_threshold",
                  "InstanceName": "compute_threshold_U0"
                },
                {
                  "ModuleName": "track_pss_peak",
                  "InstanceName": "track_pss_peak_U0"
                },
                {
                  "ModuleName": "dataflow_in_loop_lteCellSearch_entry25",
                  "InstanceName": "dataflow_in_loop_lteCellSearch_entry25_U0"
                }
              ]
            }]
        },
        {
          "ModuleName": "write_buffer_fft",
          "InstanceName": "grp_write_buffer_fft_fu_374"
        }
      ]
    },
    "Info": {
      "dataflow_in_loop_lteCellSearch_entry25": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "compute_threshold": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sqrt_fixed_40_18_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_pss": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "track_pss_peak": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_lteCellSearch": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_buffer_fft": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lteCellSearch": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "dataflow_in_loop_lteCellSearch_entry25": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "16.30",
          "Uncertainty": "4.40",
          "Estimate": "1.838"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "850560",
          "UTIL_FF": "~0",
          "LUT": "29",
          "AVAIL_LUT": "425280",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2160",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "4272",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "80",
          "UTIL_URAM": "0"
        }
      },
      "compute_threshold": {
        "Latency": {
          "LatencyBest": "132",
          "LatencyAvg": "197",
          "LatencyWorst": "261",
          "PipelineIIMin": "132",
          "PipelineIIMax": "261",
          "PipelineII": "132 ~ 261",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "16.30",
          "Uncertainty": "4.40",
          "Estimate": "6.080"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_41_1",
            "TripCount": "128",
            "Latency": "128",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_55_2",
            "TripCount": "127",
            "Latency": "127",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "2160",
          "UTIL_BRAM": "~0",
          "DSP": "8",
          "AVAIL_DSP": "4272",
          "UTIL_DSP": "~0",
          "FF": "254",
          "AVAIL_FF": "850560",
          "UTIL_FF": "~0",
          "LUT": "612",
          "AVAIL_LUT": "425280",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "80",
          "UTIL_URAM": "0"
        }
      },
      "sqrt_fixed_40_18_s": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "1",
          "PipelineDepth": "5",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "16.30",
          "Uncertainty": "4.40",
          "Estimate": "11.892"
        },
        "Area": {
          "FF": "720",
          "AVAIL_FF": "850560",
          "UTIL_FF": "~0",
          "LUT": "6456",
          "AVAIL_LUT": "425280",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2160",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "4272",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "80",
          "UTIL_URAM": "0"
        }
      },
      "compute_pss": {
        "Latency": {
          "LatencyBest": "268",
          "LatencyAvg": "333",
          "LatencyWorst": "397",
          "PipelineIIMin": "268",
          "PipelineIIMax": "397",
          "PipelineII": "268 ~ 397",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "16.30",
          "Uncertainty": "4.40",
          "Estimate": "11.899"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_89_1",
            "TripCount": "128",
            "Latency": "128",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_97_2",
            "TripCount": "127",
            "Latency": "127",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_107_3",
            "TripCount": "128",
            "Latency": "128",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "12",
          "AVAIL_BRAM": "2160",
          "UTIL_BRAM": "~0",
          "DSP": "14",
          "AVAIL_DSP": "4272",
          "UTIL_DSP": "~0",
          "FF": "2672",
          "AVAIL_FF": "850560",
          "UTIL_FF": "~0",
          "LUT": "21295",
          "AVAIL_LUT": "425280",
          "UTIL_LUT": "5",
          "URAM": "0",
          "AVAIL_URAM": "80",
          "UTIL_URAM": "0"
        }
      },
      "track_pss_peak": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "16.30",
          "Uncertainty": "4.40",
          "Estimate": "8.393"
        },
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "4272",
          "UTIL_DSP": "~0",
          "FF": "71",
          "AVAIL_FF": "850560",
          "UTIL_FF": "~0",
          "LUT": "447",
          "AVAIL_LUT": "425280",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2160",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "80",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_lteCellSearch": {
        "Latency": {
          "LatencyBest": "271",
          "LatencyAvg": "336",
          "LatencyWorst": "400",
          "PipelineIIMin": "269",
          "PipelineIIMax": "398",
          "PipelineII": "269 ~ 398",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "16.30",
          "Uncertainty": "4.40",
          "Estimate": "11.899"
        },
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "2160",
          "UTIL_BRAM": "~0",
          "DSP": "25",
          "AVAIL_DSP": "4272",
          "UTIL_DSP": "~0",
          "FF": "3698",
          "AVAIL_FF": "850560",
          "UTIL_FF": "~0",
          "LUT": "22938",
          "AVAIL_LUT": "425280",
          "UTIL_LUT": "5",
          "URAM": "0",
          "AVAIL_URAM": "80",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc": {
        "Latency": {
          "LatencyBest": "25824004",
          "LatencyAvg": "32064004",
          "LatencyWorst": "38208004",
          "PipelineIIMin": "25824004",
          "PipelineIIMax": "38208004",
          "PipelineII": "25824004 ~ 38208004",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "16.30",
          "Uncertainty": "4.40",
          "Estimate": "11.899"
        },
        "Loops": [{
            "Name": "lteCellSearch",
            "TripCount": "96000",
            "LatencyMin": "25824003",
            "LatencyMax": "38208003",
            "Latency": "25824003 ~ 38208003",
            "PipelineII": "",
            "PipelineDepthMin": "25824003",
            "PipelineDepthMax": "38208003",
            "PipelineDepth": "25824003 ~ 38208003"
          }],
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "2160",
          "UTIL_BRAM": "~0",
          "DSP": "25",
          "AVAIL_DSP": "4272",
          "UTIL_DSP": "~0",
          "FF": "3972",
          "AVAIL_FF": "850560",
          "UTIL_FF": "~0",
          "LUT": "23013",
          "AVAIL_LUT": "425280",
          "UTIL_LUT": "5",
          "URAM": "0",
          "AVAIL_URAM": "80",
          "UTIL_URAM": "0"
        }
      },
      "write_buffer_fft": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "16.30",
          "Uncertainty": "4.40",
          "Estimate": "9.470"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_216_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "106",
          "AVAIL_FF": "850560",
          "UTIL_FF": "~0",
          "LUT": "3674",
          "AVAIL_LUT": "425280",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2160",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "4272",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "80",
          "UTIL_URAM": "0"
        }
      },
      "lteCellSearch": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "16.30",
          "Uncertainty": "4.40",
          "Estimate": "11.899"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "288000",
            "Latency": "288000",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "copy_input",
            "TripCount": "96000",
            "Latency": "96000",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "copy_output",
            "TripCount": "96000",
            "Latency": "96001",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "461",
          "AVAIL_BRAM": "2160",
          "UTIL_BRAM": "21",
          "DSP": "25",
          "AVAIL_DSP": "4272",
          "UTIL_DSP": "~0",
          "FF": "4981",
          "AVAIL_FF": "850560",
          "UTIL_FF": "~0",
          "LUT": "28079",
          "AVAIL_LUT": "425280",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "80",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-06-02 15:26:46 PDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
