
homework1_calculator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003cd4  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08003eb0  08003eb0  00004eb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003ef0  08003ef0  00005190  2**0
                  CONTENTS
  4 .ARM          00000000  08003ef0  08003ef0  00005190  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003ef0  08003ef0  00005190  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003ef0  08003ef0  00004ef0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003ef4  08003ef4  00004ef4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000190  20000000  08003ef8  00005000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000490  20000190  08004088  00005190  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000620  08004088  00005620  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005190  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004e79  00000000  00000000  000051c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001397  00000000  00000000  0000a039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000618  00000000  00000000  0000b3d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000047d  00000000  00000000  0000b9e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023bbc  00000000  00000000  0000be65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006619  00000000  00000000  0002fa21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e272b  00000000  00000000  0003603a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00118765  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001d20  00000000  00000000  001187a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  0011a4c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000190 	.word	0x20000190
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08003e94 	.word	0x08003e94

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000194 	.word	0x20000194
 8000214:	08003e94 	.word	0x08003e94

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpun>:
 8000ac4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x10>
 8000ace:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad2:	d10a      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ad4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x20>
 8000ade:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae2:	d102      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	f04f 0001 	mov.w	r0, #1
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_d2iz>:
 8000af0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000af8:	d215      	bcs.n	8000b26 <__aeabi_d2iz+0x36>
 8000afa:	d511      	bpl.n	8000b20 <__aeabi_d2iz+0x30>
 8000afc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b04:	d912      	bls.n	8000b2c <__aeabi_d2iz+0x3c>
 8000b06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b0a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b12:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b16:	fa23 f002 	lsr.w	r0, r3, r2
 8000b1a:	bf18      	it	ne
 8000b1c:	4240      	negne	r0, r0
 8000b1e:	4770      	bx	lr
 8000b20:	f04f 0000 	mov.w	r0, #0
 8000b24:	4770      	bx	lr
 8000b26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b2a:	d105      	bne.n	8000b38 <__aeabi_d2iz+0x48>
 8000b2c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b30:	bf08      	it	eq
 8000b32:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop

08000b40 <__aeabi_d2uiz>:
 8000b40:	004a      	lsls	r2, r1, #1
 8000b42:	d211      	bcs.n	8000b68 <__aeabi_d2uiz+0x28>
 8000b44:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b48:	d211      	bcs.n	8000b6e <__aeabi_d2uiz+0x2e>
 8000b4a:	d50d      	bpl.n	8000b68 <__aeabi_d2uiz+0x28>
 8000b4c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b50:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b54:	d40e      	bmi.n	8000b74 <__aeabi_d2uiz+0x34>
 8000b56:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b5a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b5e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b62:	fa23 f002 	lsr.w	r0, r3, r2
 8000b66:	4770      	bx	lr
 8000b68:	f04f 0000 	mov.w	r0, #0
 8000b6c:	4770      	bx	lr
 8000b6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b72:	d102      	bne.n	8000b7a <__aeabi_d2uiz+0x3a>
 8000b74:	f04f 30ff 	mov.w	r0, #4294967295
 8000b78:	4770      	bx	lr
 8000b7a:	f04f 0000 	mov.w	r0, #0
 8000b7e:	4770      	bx	lr

08000b80 <getd>:
int flag2 = 0;
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
double getd(void){
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
	if (stack_head!=-1)
 8000b84:	4b0c      	ldr	r3, [pc, #48]	@ (8000bb8 <getd+0x38>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b8c:	d007      	beq.n	8000b9e <getd+0x1e>
	{
		return stack[stack_head];
 8000b8e:	4b0a      	ldr	r3, [pc, #40]	@ (8000bb8 <getd+0x38>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	4a0a      	ldr	r2, [pc, #40]	@ (8000bbc <getd+0x3c>)
 8000b94:	00db      	lsls	r3, r3, #3
 8000b96:	4413      	add	r3, r2
 8000b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b9c:	e002      	b.n	8000ba4 <getd+0x24>

	}
	else
		return -1;
 8000b9e:	f04f 0200 	mov.w	r2, #0
 8000ba2:	4b07      	ldr	r3, [pc, #28]	@ (8000bc0 <getd+0x40>)
}
 8000ba4:	ec43 2b17 	vmov	d7, r2, r3
 8000ba8:	eeb0 0a47 	vmov.f32	s0, s14
 8000bac:	eef0 0a67 	vmov.f32	s1, s15
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb6:	4770      	bx	lr
 8000bb8:	20000120 	.word	0x20000120
 8000bbc:	200001b8 	.word	0x200001b8
 8000bc0:	bff00000 	.word	0xbff00000

08000bc4 <isempty>:
int isempty(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0
	if (stack_head == -1)
 8000bc8:	4b06      	ldr	r3, [pc, #24]	@ (8000be4 <isempty+0x20>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bd0:	d101      	bne.n	8000bd6 <isempty+0x12>
	{
		return 1;
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	e000      	b.n	8000bd8 <isempty+0x14>
	}
	else
		return 0;
 8000bd6:	2300      	movs	r3, #0
}
 8000bd8:	4618      	mov	r0, r3
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be0:	4770      	bx	lr
 8000be2:	bf00      	nop
 8000be4:	20000120 	.word	0x20000120

08000be8 <setxdigit>:
void setxdigit(double num, int x)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b088      	sub	sp, #32
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	ed87 0b02 	vstr	d0, [r7, #8]
 8000bf2:	6078      	str	r0, [r7, #4]
	while(num < pow(10, x - 1))
 8000bf4:	e00a      	b.n	8000c0c <setxdigit+0x24>
	{
		num *= 10;
 8000bf6:	f04f 0200 	mov.w	r2, #0
 8000bfa:	4b41      	ldr	r3, [pc, #260]	@ (8000d00 <setxdigit+0x118>)
 8000bfc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000c00:	f7ff fcc6 	bl	8000590 <__aeabi_dmul>
 8000c04:	4602      	mov	r2, r0
 8000c06:	460b      	mov	r3, r1
 8000c08:	e9c7 2302 	strd	r2, r3, [r7, #8]
	while(num < pow(10, x - 1))
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	3b01      	subs	r3, #1
 8000c10:	4618      	mov	r0, r3
 8000c12:	f7ff fc53 	bl	80004bc <__aeabi_i2d>
 8000c16:	4602      	mov	r2, r0
 8000c18:	460b      	mov	r3, r1
 8000c1a:	ec43 2b11 	vmov	d1, r2, r3
 8000c1e:	ed9f 0b36 	vldr	d0, [pc, #216]	@ 8000cf8 <setxdigit+0x110>
 8000c22:	f002 f9d7 	bl	8002fd4 <pow>
 8000c26:	ec53 2b10 	vmov	r2, r3, d0
 8000c2a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000c2e:	f7ff ff21 	bl	8000a74 <__aeabi_dcmplt>
 8000c32:	4603      	mov	r3, r0
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d1de      	bne.n	8000bf6 <setxdigit+0xe>
	}

	    // 将num转换为整数
	    int temp = (int)num;
 8000c38:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000c3c:	f7ff ff58 	bl	8000af0 <__aeabi_d2iz>
 8000c40:	4603      	mov	r3, r0
 8000c42:	61fb      	str	r3, [r7, #28]
		int count = 0;
 8000c44:	2300      	movs	r3, #0
 8000c46:	61bb      	str	r3, [r7, #24]
		while (temp % 10 == 0 )
 8000c48:	e00a      	b.n	8000c60 <setxdigit+0x78>
		{
			temp /= 10;
 8000c4a:	69fb      	ldr	r3, [r7, #28]
 8000c4c:	4a2d      	ldr	r2, [pc, #180]	@ (8000d04 <setxdigit+0x11c>)
 8000c4e:	fb82 1203 	smull	r1, r2, r2, r3
 8000c52:	1092      	asrs	r2, r2, #2
 8000c54:	17db      	asrs	r3, r3, #31
 8000c56:	1ad3      	subs	r3, r2, r3
 8000c58:	61fb      	str	r3, [r7, #28]
			count++;
 8000c5a:	69bb      	ldr	r3, [r7, #24]
 8000c5c:	3301      	adds	r3, #1
 8000c5e:	61bb      	str	r3, [r7, #24]
		while (temp % 10 == 0 )
 8000c60:	69f9      	ldr	r1, [r7, #28]
 8000c62:	4b28      	ldr	r3, [pc, #160]	@ (8000d04 <setxdigit+0x11c>)
 8000c64:	fb83 2301 	smull	r2, r3, r3, r1
 8000c68:	109a      	asrs	r2, r3, #2
 8000c6a:	17cb      	asrs	r3, r1, #31
 8000c6c:	1ad2      	subs	r2, r2, r3
 8000c6e:	4613      	mov	r3, r2
 8000c70:	009b      	lsls	r3, r3, #2
 8000c72:	4413      	add	r3, r2
 8000c74:	005b      	lsls	r3, r3, #1
 8000c76:	1aca      	subs	r2, r1, r3
 8000c78:	2a00      	cmp	r2, #0
 8000c7a:	d0e6      	beq.n	8000c4a <setxdigit+0x62>
		}
		int j = count;
 8000c7c:	69bb      	ldr	r3, [r7, #24]
 8000c7e:	617b      	str	r3, [r7, #20]
		while ( j > 0)
 8000c80:	e008      	b.n	8000c94 <setxdigit+0xac>
		{
			digits[x - j] = 0; // 0填充
 8000c82:	687a      	ldr	r2, [r7, #4]
 8000c84:	697b      	ldr	r3, [r7, #20]
 8000c86:	1ad3      	subs	r3, r2, r3
 8000c88:	4a1f      	ldr	r2, [pc, #124]	@ (8000d08 <setxdigit+0x120>)
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	54d1      	strb	r1, [r2, r3]
			j --;
 8000c8e:	697b      	ldr	r3, [r7, #20]
 8000c90:	3b01      	subs	r3, #1
 8000c92:	617b      	str	r3, [r7, #20]
		while ( j > 0)
 8000c94:	697b      	ldr	r3, [r7, #20]
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	dcf3      	bgt.n	8000c82 <setxdigit+0x9a>

		}
	    // 从最低位开始提取每一位数字
	    for (int i = x - 1 - count; i >= 0; --i) {
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	1e5a      	subs	r2, r3, #1
 8000c9e:	69bb      	ldr	r3, [r7, #24]
 8000ca0:	1ad3      	subs	r3, r2, r3
 8000ca2:	613b      	str	r3, [r7, #16]
 8000ca4:	e01f      	b.n	8000ce6 <setxdigit+0xfe>
	        digits[j] = temp % 10;
 8000ca6:	69fa      	ldr	r2, [r7, #28]
 8000ca8:	4b16      	ldr	r3, [pc, #88]	@ (8000d04 <setxdigit+0x11c>)
 8000caa:	fb83 1302 	smull	r1, r3, r3, r2
 8000cae:	1099      	asrs	r1, r3, #2
 8000cb0:	17d3      	asrs	r3, r2, #31
 8000cb2:	1ac9      	subs	r1, r1, r3
 8000cb4:	460b      	mov	r3, r1
 8000cb6:	009b      	lsls	r3, r3, #2
 8000cb8:	440b      	add	r3, r1
 8000cba:	005b      	lsls	r3, r3, #1
 8000cbc:	1ad1      	subs	r1, r2, r3
 8000cbe:	b2c9      	uxtb	r1, r1
 8000cc0:	4a11      	ldr	r2, [pc, #68]	@ (8000d08 <setxdigit+0x120>)
 8000cc2:	697b      	ldr	r3, [r7, #20]
 8000cc4:	4413      	add	r3, r2
 8000cc6:	460a      	mov	r2, r1
 8000cc8:	701a      	strb	r2, [r3, #0]
	        temp /= 10;
 8000cca:	69fb      	ldr	r3, [r7, #28]
 8000ccc:	4a0d      	ldr	r2, [pc, #52]	@ (8000d04 <setxdigit+0x11c>)
 8000cce:	fb82 1203 	smull	r1, r2, r2, r3
 8000cd2:	1092      	asrs	r2, r2, #2
 8000cd4:	17db      	asrs	r3, r3, #31
 8000cd6:	1ad3      	subs	r3, r2, r3
 8000cd8:	61fb      	str	r3, [r7, #28]
			j++;
 8000cda:	697b      	ldr	r3, [r7, #20]
 8000cdc:	3301      	adds	r3, #1
 8000cde:	617b      	str	r3, [r7, #20]
	    for (int i = x - 1 - count; i >= 0; --i) {
 8000ce0:	693b      	ldr	r3, [r7, #16]
 8000ce2:	3b01      	subs	r3, #1
 8000ce4:	613b      	str	r3, [r7, #16]
 8000ce6:	693b      	ldr	r3, [r7, #16]
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	dadc      	bge.n	8000ca6 <setxdigit+0xbe>
	    }
}
 8000cec:	bf00      	nop
 8000cee:	bf00      	nop
 8000cf0:	3720      	adds	r7, #32
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	00000000 	.word	0x00000000
 8000cfc:	40240000 	.word	0x40240000
 8000d00:	40240000 	.word	0x40240000
 8000d04:	66666667 	.word	0x66666667
 8000d08:	200001b0 	.word	0x200001b0

08000d0c <getFirstFourDigits>:
void getFirstFourDigits(double num) {
 8000d0c:	b5b0      	push	{r4, r5, r7, lr}
 8000d0e:	b082      	sub	sp, #8
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	ed87 0b00 	vstr	d0, [r7]
    // 如果数值为负，则取其绝对值

    if (num != fabs(num))
 8000d16:	683a      	ldr	r2, [r7, #0]
 8000d18:	6879      	ldr	r1, [r7, #4]
 8000d1a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8000d1e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000d22:	f7ff fe9d 	bl	8000a60 <__aeabi_dcmpeq>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d10e      	bne.n	8000d4a <getFirstFourDigits+0x3e>
    {

    	num = fabs(num);
 8000d2c:	683c      	ldr	r4, [r7, #0]
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 8000d34:	e9c7 4500 	strd	r4, r5, [r7]
    	setxdigit(num, 3);
 8000d38:	2003      	movs	r0, #3
 8000d3a:	ed97 0b00 	vldr	d0, [r7]
 8000d3e:	f7ff ff53 	bl	8000be8 <setxdigit>
    	digits[3] = 36;
 8000d42:	4b06      	ldr	r3, [pc, #24]	@ (8000d5c <getFirstFourDigits+0x50>)
 8000d44:	2224      	movs	r2, #36	@ 0x24
 8000d46:	70da      	strb	r2, [r3, #3]
    }
    else
    {
    	setxdigit(num,4);
    }
}
 8000d48:	e004      	b.n	8000d54 <getFirstFourDigits+0x48>
    	setxdigit(num,4);
 8000d4a:	2004      	movs	r0, #4
 8000d4c:	ed97 0b00 	vldr	d0, [r7]
 8000d50:	f7ff ff4a 	bl	8000be8 <setxdigit>
}
 8000d54:	bf00      	nop
 8000d56:	3708      	adds	r7, #8
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bdb0      	pop	{r4, r5, r7, pc}
 8000d5c:	200001b0 	.word	0x200001b0

08000d60 <get_char>:
uint8_t get_char(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b082      	sub	sp, #8
 8000d64:	af00      	add	r7, sp, #0
	int i, j;
	for (i = 0;i < 5; ++i)
 8000d66:	2300      	movs	r3, #0
 8000d68:	607b      	str	r3, [r7, #4]
 8000d6a:	e0cd      	b.n	8000f08 <get_char+0x1a8>
	{
        HAL_GPIO_WritePin(rowsport[i], rows[i], GPIO_PIN_SET);
 8000d6c:	4a77      	ldr	r2, [pc, #476]	@ (8000f4c <get_char+0x1ec>)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000d74:	4a76      	ldr	r2, [pc, #472]	@ (8000f50 <get_char+0x1f0>)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	4619      	mov	r1, r3
 8000d80:	f001 fb34 	bl	80023ec <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(rowsport[(i+1)%5], rows[(i+1)%5], GPIO_PIN_RESET);
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	1c59      	adds	r1, r3, #1
 8000d88:	4b72      	ldr	r3, [pc, #456]	@ (8000f54 <get_char+0x1f4>)
 8000d8a:	fb83 2301 	smull	r2, r3, r3, r1
 8000d8e:	105a      	asrs	r2, r3, #1
 8000d90:	17cb      	asrs	r3, r1, #31
 8000d92:	1ad2      	subs	r2, r2, r3
 8000d94:	4613      	mov	r3, r2
 8000d96:	009b      	lsls	r3, r3, #2
 8000d98:	4413      	add	r3, r2
 8000d9a:	1aca      	subs	r2, r1, r3
 8000d9c:	4b6b      	ldr	r3, [pc, #428]	@ (8000f4c <get_char+0x1ec>)
 8000d9e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	1c59      	adds	r1, r3, #1
 8000da6:	4b6b      	ldr	r3, [pc, #428]	@ (8000f54 <get_char+0x1f4>)
 8000da8:	fb83 2301 	smull	r2, r3, r3, r1
 8000dac:	105a      	asrs	r2, r3, #1
 8000dae:	17cb      	asrs	r3, r1, #31
 8000db0:	1ad2      	subs	r2, r2, r3
 8000db2:	4613      	mov	r3, r2
 8000db4:	009b      	lsls	r3, r3, #2
 8000db6:	4413      	add	r3, r2
 8000db8:	1aca      	subs	r2, r1, r3
 8000dba:	4b65      	ldr	r3, [pc, #404]	@ (8000f50 <get_char+0x1f0>)
 8000dbc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	f001 fb12 	bl	80023ec <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(rowsport[(i+2)%5], rows[(i+2)%5], GPIO_PIN_RESET);
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	1c99      	adds	r1, r3, #2
 8000dcc:	4b61      	ldr	r3, [pc, #388]	@ (8000f54 <get_char+0x1f4>)
 8000dce:	fb83 2301 	smull	r2, r3, r3, r1
 8000dd2:	105a      	asrs	r2, r3, #1
 8000dd4:	17cb      	asrs	r3, r1, #31
 8000dd6:	1ad2      	subs	r2, r2, r3
 8000dd8:	4613      	mov	r3, r2
 8000dda:	009b      	lsls	r3, r3, #2
 8000ddc:	4413      	add	r3, r2
 8000dde:	1aca      	subs	r2, r1, r3
 8000de0:	4b5a      	ldr	r3, [pc, #360]	@ (8000f4c <get_char+0x1ec>)
 8000de2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	1c99      	adds	r1, r3, #2
 8000dea:	4b5a      	ldr	r3, [pc, #360]	@ (8000f54 <get_char+0x1f4>)
 8000dec:	fb83 2301 	smull	r2, r3, r3, r1
 8000df0:	105a      	asrs	r2, r3, #1
 8000df2:	17cb      	asrs	r3, r1, #31
 8000df4:	1ad2      	subs	r2, r2, r3
 8000df6:	4613      	mov	r3, r2
 8000df8:	009b      	lsls	r3, r3, #2
 8000dfa:	4413      	add	r3, r2
 8000dfc:	1aca      	subs	r2, r1, r3
 8000dfe:	4b54      	ldr	r3, [pc, #336]	@ (8000f50 <get_char+0x1f0>)
 8000e00:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000e04:	2200      	movs	r2, #0
 8000e06:	4619      	mov	r1, r3
 8000e08:	f001 faf0 	bl	80023ec <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(rowsport[(i+3)%5], rows[(i+3)%5], GPIO_PIN_RESET);
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	1cd9      	adds	r1, r3, #3
 8000e10:	4b50      	ldr	r3, [pc, #320]	@ (8000f54 <get_char+0x1f4>)
 8000e12:	fb83 2301 	smull	r2, r3, r3, r1
 8000e16:	105a      	asrs	r2, r3, #1
 8000e18:	17cb      	asrs	r3, r1, #31
 8000e1a:	1ad2      	subs	r2, r2, r3
 8000e1c:	4613      	mov	r3, r2
 8000e1e:	009b      	lsls	r3, r3, #2
 8000e20:	4413      	add	r3, r2
 8000e22:	1aca      	subs	r2, r1, r3
 8000e24:	4b49      	ldr	r3, [pc, #292]	@ (8000f4c <get_char+0x1ec>)
 8000e26:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	1cd9      	adds	r1, r3, #3
 8000e2e:	4b49      	ldr	r3, [pc, #292]	@ (8000f54 <get_char+0x1f4>)
 8000e30:	fb83 2301 	smull	r2, r3, r3, r1
 8000e34:	105a      	asrs	r2, r3, #1
 8000e36:	17cb      	asrs	r3, r1, #31
 8000e38:	1ad2      	subs	r2, r2, r3
 8000e3a:	4613      	mov	r3, r2
 8000e3c:	009b      	lsls	r3, r3, #2
 8000e3e:	4413      	add	r3, r2
 8000e40:	1aca      	subs	r2, r1, r3
 8000e42:	4b43      	ldr	r3, [pc, #268]	@ (8000f50 <get_char+0x1f0>)
 8000e44:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000e48:	2200      	movs	r2, #0
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	f001 face 	bl	80023ec <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(rowsport[(i+4)%5], rows[(i+4)%5], GPIO_PIN_RESET);
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	1d19      	adds	r1, r3, #4
 8000e54:	4b3f      	ldr	r3, [pc, #252]	@ (8000f54 <get_char+0x1f4>)
 8000e56:	fb83 2301 	smull	r2, r3, r3, r1
 8000e5a:	105a      	asrs	r2, r3, #1
 8000e5c:	17cb      	asrs	r3, r1, #31
 8000e5e:	1ad2      	subs	r2, r2, r3
 8000e60:	4613      	mov	r3, r2
 8000e62:	009b      	lsls	r3, r3, #2
 8000e64:	4413      	add	r3, r2
 8000e66:	1aca      	subs	r2, r1, r3
 8000e68:	4b38      	ldr	r3, [pc, #224]	@ (8000f4c <get_char+0x1ec>)
 8000e6a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	1d19      	adds	r1, r3, #4
 8000e72:	4b38      	ldr	r3, [pc, #224]	@ (8000f54 <get_char+0x1f4>)
 8000e74:	fb83 2301 	smull	r2, r3, r3, r1
 8000e78:	105a      	asrs	r2, r3, #1
 8000e7a:	17cb      	asrs	r3, r1, #31
 8000e7c:	1ad2      	subs	r2, r2, r3
 8000e7e:	4613      	mov	r3, r2
 8000e80:	009b      	lsls	r3, r3, #2
 8000e82:	4413      	add	r3, r2
 8000e84:	1aca      	subs	r2, r1, r3
 8000e86:	4b32      	ldr	r3, [pc, #200]	@ (8000f50 <get_char+0x1f0>)
 8000e88:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	4619      	mov	r1, r3
 8000e90:	f001 faac 	bl	80023ec <HAL_GPIO_WritePin>
        for (j = 0; j < 3; ++j)
 8000e94:	2300      	movs	r3, #0
 8000e96:	603b      	str	r3, [r7, #0]
 8000e98:	e030      	b.n	8000efc <get_char+0x19c>
        {
        	if (HAL_GPIO_ReadPin(colsport[j], cols[j]) == GPIO_PIN_SET)
 8000e9a:	4a2f      	ldr	r2, [pc, #188]	@ (8000f58 <get_char+0x1f8>)
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000ea2:	492e      	ldr	r1, [pc, #184]	@ (8000f5c <get_char+0x1fc>)
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000eaa:	4619      	mov	r1, r3
 8000eac:	4610      	mov	r0, r2
 8000eae:	f001 fa85 	bl	80023bc <HAL_GPIO_ReadPin>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2b01      	cmp	r3, #1
 8000eb6:	d11e      	bne.n	8000ef6 <get_char+0x196>
        		{HAL_GPIO_WritePin(rowsport[i], rows[i], GPIO_PIN_RESET);
 8000eb8:	4a24      	ldr	r2, [pc, #144]	@ (8000f4c <get_char+0x1ec>)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000ec0:	4a23      	ldr	r2, [pc, #140]	@ (8000f50 <get_char+0x1f0>)
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ec8:	2200      	movs	r2, #0
 8000eca:	4619      	mov	r1, r3
 8000ecc:	f001 fa8e 	bl	80023ec <HAL_GPIO_WritePin>

        		if (flag == 1)
 8000ed0:	4b23      	ldr	r3, [pc, #140]	@ (8000f60 <get_char+0x200>)
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	2b01      	cmp	r3, #1
 8000ed6:	d101      	bne.n	8000edc <get_char+0x17c>
        			return '&';
 8000ed8:	2326      	movs	r3, #38	@ 0x26
 8000eda:	e033      	b.n	8000f44 <get_char+0x1e4>
        		flag = 1 ;
 8000edc:	4b20      	ldr	r3, [pc, #128]	@ (8000f60 <get_char+0x200>)
 8000ede:	2201      	movs	r2, #1
 8000ee0:	701a      	strb	r2, [r3, #0]
        		return keyboard[i][j];}
 8000ee2:	4920      	ldr	r1, [pc, #128]	@ (8000f64 <get_char+0x204>)
 8000ee4:	687a      	ldr	r2, [r7, #4]
 8000ee6:	4613      	mov	r3, r2
 8000ee8:	005b      	lsls	r3, r3, #1
 8000eea:	4413      	add	r3, r2
 8000eec:	18ca      	adds	r2, r1, r3
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	4413      	add	r3, r2
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	e026      	b.n	8000f44 <get_char+0x1e4>
        for (j = 0; j < 3; ++j)
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	3301      	adds	r3, #1
 8000efa:	603b      	str	r3, [r7, #0]
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	2b02      	cmp	r3, #2
 8000f00:	ddcb      	ble.n	8000e9a <get_char+0x13a>
	for (i = 0;i < 5; ++i)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	3301      	adds	r3, #1
 8000f06:	607b      	str	r3, [r7, #4]
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	2b04      	cmp	r3, #4
 8000f0c:	f77f af2e 	ble.w	8000d6c <get_char+0xc>
        }
	}
	if (HAL_GPIO_ReadPin(SW3_GPIO_Port, SW3_Pin) == GPIO_PIN_RESET)
 8000f10:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f14:	4814      	ldr	r0, [pc, #80]	@ (8000f68 <get_char+0x208>)
 8000f16:	f001 fa51 	bl	80023bc <HAL_GPIO_ReadPin>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d10b      	bne.n	8000f38 <get_char+0x1d8>
	{
		if (flag == 1)
 8000f20:	4b0f      	ldr	r3, [pc, #60]	@ (8000f60 <get_char+0x200>)
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	2b01      	cmp	r3, #1
 8000f26:	d101      	bne.n	8000f2c <get_char+0x1cc>
			return '&';
 8000f28:	2326      	movs	r3, #38	@ 0x26
 8000f2a:	e00b      	b.n	8000f44 <get_char+0x1e4>
		flag = 1;
 8000f2c:	4b0c      	ldr	r3, [pc, #48]	@ (8000f60 <get_char+0x200>)
 8000f2e:	2201      	movs	r2, #1
 8000f30:	701a      	strb	r2, [r3, #0]
		return keyboard[5][0];
 8000f32:	4b0c      	ldr	r3, [pc, #48]	@ (8000f64 <get_char+0x204>)
 8000f34:	7bdb      	ldrb	r3, [r3, #15]
 8000f36:	e005      	b.n	8000f44 <get_char+0x1e4>
	}
	close();
 8000f38:	f000 f818 	bl	8000f6c <close>
	flag = 0;
 8000f3c:	4b08      	ldr	r3, [pc, #32]	@ (8000f60 <get_char+0x200>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	701a      	strb	r2, [r3, #0]
	return '&';
 8000f42:	2326      	movs	r3, #38	@ 0x26

}
 8000f44:	4618      	mov	r0, r3
 8000f46:	3708      	adds	r7, #8
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	20000014 	.word	0x20000014
 8000f50:	20000028 	.word	0x20000028
 8000f54:	66666667 	.word	0x66666667
 8000f58:	20000000 	.word	0x20000000
 8000f5c:	2000000c 	.word	0x2000000c
 8000f60:	200001ac 	.word	0x200001ac
 8000f64:	200000a4 	.word	0x200000a4
 8000f68:	48000800 	.word	0x48000800

08000f6c <close>:
void close(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
	int i = 0;
 8000f72:	2300      	movs	r3, #0
 8000f74:	607b      	str	r3, [r7, #4]
	HAL_GPIO_WritePin(digport[i], digpin[i], GPIO_PIN_RESET);
 8000f76:	4a7c      	ldr	r2, [pc, #496]	@ (8001168 <close+0x1fc>)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000f7e:	4a7b      	ldr	r2, [pc, #492]	@ (800116c <close+0x200>)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f86:	2200      	movs	r2, #0
 8000f88:	4619      	mov	r1, r3
 8000f8a:	f001 fa2f 	bl	80023ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(digport[(i + 1) % 4], digpin[(i + 1) % 4], GPIO_PIN_RESET);
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	3301      	adds	r3, #1
 8000f92:	425a      	negs	r2, r3
 8000f94:	f003 0303 	and.w	r3, r3, #3
 8000f98:	f002 0203 	and.w	r2, r2, #3
 8000f9c:	bf58      	it	pl
 8000f9e:	4253      	negpl	r3, r2
 8000fa0:	4a71      	ldr	r2, [pc, #452]	@ (8001168 <close+0x1fc>)
 8000fa2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	3301      	adds	r3, #1
 8000faa:	425a      	negs	r2, r3
 8000fac:	f003 0303 	and.w	r3, r3, #3
 8000fb0:	f002 0203 	and.w	r2, r2, #3
 8000fb4:	bf58      	it	pl
 8000fb6:	4253      	negpl	r3, r2
 8000fb8:	4a6c      	ldr	r2, [pc, #432]	@ (800116c <close+0x200>)
 8000fba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	f001 fa13 	bl	80023ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(digport[(i + 2) % 4], digpin[(i + 2) % 4], GPIO_PIN_RESET);
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	3302      	adds	r3, #2
 8000fca:	425a      	negs	r2, r3
 8000fcc:	f003 0303 	and.w	r3, r3, #3
 8000fd0:	f002 0203 	and.w	r2, r2, #3
 8000fd4:	bf58      	it	pl
 8000fd6:	4253      	negpl	r3, r2
 8000fd8:	4a63      	ldr	r2, [pc, #396]	@ (8001168 <close+0x1fc>)
 8000fda:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	3302      	adds	r3, #2
 8000fe2:	425a      	negs	r2, r3
 8000fe4:	f003 0303 	and.w	r3, r3, #3
 8000fe8:	f002 0203 	and.w	r2, r2, #3
 8000fec:	bf58      	it	pl
 8000fee:	4253      	negpl	r3, r2
 8000ff0:	4a5e      	ldr	r2, [pc, #376]	@ (800116c <close+0x200>)
 8000ff2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	f001 f9f7 	bl	80023ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(digport[(i + 3) % 4], digpin[(i + 3) % 4], GPIO_PIN_RESET);
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	3303      	adds	r3, #3
 8001002:	425a      	negs	r2, r3
 8001004:	f003 0303 	and.w	r3, r3, #3
 8001008:	f002 0203 	and.w	r2, r2, #3
 800100c:	bf58      	it	pl
 800100e:	4253      	negpl	r3, r2
 8001010:	4a55      	ldr	r2, [pc, #340]	@ (8001168 <close+0x1fc>)
 8001012:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	3303      	adds	r3, #3
 800101a:	425a      	negs	r2, r3
 800101c:	f003 0303 	and.w	r3, r3, #3
 8001020:	f002 0203 	and.w	r2, r2, #3
 8001024:	bf58      	it	pl
 8001026:	4253      	negpl	r3, r2
 8001028:	4a50      	ldr	r2, [pc, #320]	@ (800116c <close+0x200>)
 800102a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800102e:	2200      	movs	r2, #0
 8001030:	4619      	mov	r1, r3
 8001032:	f001 f9db 	bl	80023ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(rowsport[i], rows[i], GPIO_PIN_RESET);
 8001036:	4a4e      	ldr	r2, [pc, #312]	@ (8001170 <close+0x204>)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800103e:	4a4d      	ldr	r2, [pc, #308]	@ (8001174 <close+0x208>)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001046:	2200      	movs	r2, #0
 8001048:	4619      	mov	r1, r3
 800104a:	f001 f9cf 	bl	80023ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(rowsport[(i+1)%5], rows[(i+1)%5], GPIO_PIN_RESET);
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	1c59      	adds	r1, r3, #1
 8001052:	4b49      	ldr	r3, [pc, #292]	@ (8001178 <close+0x20c>)
 8001054:	fb83 2301 	smull	r2, r3, r3, r1
 8001058:	105a      	asrs	r2, r3, #1
 800105a:	17cb      	asrs	r3, r1, #31
 800105c:	1ad2      	subs	r2, r2, r3
 800105e:	4613      	mov	r3, r2
 8001060:	009b      	lsls	r3, r3, #2
 8001062:	4413      	add	r3, r2
 8001064:	1aca      	subs	r2, r1, r3
 8001066:	4b42      	ldr	r3, [pc, #264]	@ (8001170 <close+0x204>)
 8001068:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	1c59      	adds	r1, r3, #1
 8001070:	4b41      	ldr	r3, [pc, #260]	@ (8001178 <close+0x20c>)
 8001072:	fb83 2301 	smull	r2, r3, r3, r1
 8001076:	105a      	asrs	r2, r3, #1
 8001078:	17cb      	asrs	r3, r1, #31
 800107a:	1ad2      	subs	r2, r2, r3
 800107c:	4613      	mov	r3, r2
 800107e:	009b      	lsls	r3, r3, #2
 8001080:	4413      	add	r3, r2
 8001082:	1aca      	subs	r2, r1, r3
 8001084:	4b3b      	ldr	r3, [pc, #236]	@ (8001174 <close+0x208>)
 8001086:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800108a:	2200      	movs	r2, #0
 800108c:	4619      	mov	r1, r3
 800108e:	f001 f9ad 	bl	80023ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(rowsport[(i+2)%5], rows[(i+2)%5], GPIO_PIN_RESET);
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	1c99      	adds	r1, r3, #2
 8001096:	4b38      	ldr	r3, [pc, #224]	@ (8001178 <close+0x20c>)
 8001098:	fb83 2301 	smull	r2, r3, r3, r1
 800109c:	105a      	asrs	r2, r3, #1
 800109e:	17cb      	asrs	r3, r1, #31
 80010a0:	1ad2      	subs	r2, r2, r3
 80010a2:	4613      	mov	r3, r2
 80010a4:	009b      	lsls	r3, r3, #2
 80010a6:	4413      	add	r3, r2
 80010a8:	1aca      	subs	r2, r1, r3
 80010aa:	4b31      	ldr	r3, [pc, #196]	@ (8001170 <close+0x204>)
 80010ac:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	1c99      	adds	r1, r3, #2
 80010b4:	4b30      	ldr	r3, [pc, #192]	@ (8001178 <close+0x20c>)
 80010b6:	fb83 2301 	smull	r2, r3, r3, r1
 80010ba:	105a      	asrs	r2, r3, #1
 80010bc:	17cb      	asrs	r3, r1, #31
 80010be:	1ad2      	subs	r2, r2, r3
 80010c0:	4613      	mov	r3, r2
 80010c2:	009b      	lsls	r3, r3, #2
 80010c4:	4413      	add	r3, r2
 80010c6:	1aca      	subs	r2, r1, r3
 80010c8:	4b2a      	ldr	r3, [pc, #168]	@ (8001174 <close+0x208>)
 80010ca:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80010ce:	2200      	movs	r2, #0
 80010d0:	4619      	mov	r1, r3
 80010d2:	f001 f98b 	bl	80023ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(rowsport[(i+3)%5], rows[(i+3)%5], GPIO_PIN_RESET);
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	1cd9      	adds	r1, r3, #3
 80010da:	4b27      	ldr	r3, [pc, #156]	@ (8001178 <close+0x20c>)
 80010dc:	fb83 2301 	smull	r2, r3, r3, r1
 80010e0:	105a      	asrs	r2, r3, #1
 80010e2:	17cb      	asrs	r3, r1, #31
 80010e4:	1ad2      	subs	r2, r2, r3
 80010e6:	4613      	mov	r3, r2
 80010e8:	009b      	lsls	r3, r3, #2
 80010ea:	4413      	add	r3, r2
 80010ec:	1aca      	subs	r2, r1, r3
 80010ee:	4b20      	ldr	r3, [pc, #128]	@ (8001170 <close+0x204>)
 80010f0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	1cd9      	adds	r1, r3, #3
 80010f8:	4b1f      	ldr	r3, [pc, #124]	@ (8001178 <close+0x20c>)
 80010fa:	fb83 2301 	smull	r2, r3, r3, r1
 80010fe:	105a      	asrs	r2, r3, #1
 8001100:	17cb      	asrs	r3, r1, #31
 8001102:	1ad2      	subs	r2, r2, r3
 8001104:	4613      	mov	r3, r2
 8001106:	009b      	lsls	r3, r3, #2
 8001108:	4413      	add	r3, r2
 800110a:	1aca      	subs	r2, r1, r3
 800110c:	4b19      	ldr	r3, [pc, #100]	@ (8001174 <close+0x208>)
 800110e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001112:	2200      	movs	r2, #0
 8001114:	4619      	mov	r1, r3
 8001116:	f001 f969 	bl	80023ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(rowsport[(i+4)%5], rows[(i+4)%5], GPIO_PIN_RESET);
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	1d19      	adds	r1, r3, #4
 800111e:	4b16      	ldr	r3, [pc, #88]	@ (8001178 <close+0x20c>)
 8001120:	fb83 2301 	smull	r2, r3, r3, r1
 8001124:	105a      	asrs	r2, r3, #1
 8001126:	17cb      	asrs	r3, r1, #31
 8001128:	1ad2      	subs	r2, r2, r3
 800112a:	4613      	mov	r3, r2
 800112c:	009b      	lsls	r3, r3, #2
 800112e:	4413      	add	r3, r2
 8001130:	1aca      	subs	r2, r1, r3
 8001132:	4b0f      	ldr	r3, [pc, #60]	@ (8001170 <close+0x204>)
 8001134:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	1d19      	adds	r1, r3, #4
 800113c:	4b0e      	ldr	r3, [pc, #56]	@ (8001178 <close+0x20c>)
 800113e:	fb83 2301 	smull	r2, r3, r3, r1
 8001142:	105a      	asrs	r2, r3, #1
 8001144:	17cb      	asrs	r3, r1, #31
 8001146:	1ad2      	subs	r2, r2, r3
 8001148:	4613      	mov	r3, r2
 800114a:	009b      	lsls	r3, r3, #2
 800114c:	4413      	add	r3, r2
 800114e:	1aca      	subs	r2, r1, r3
 8001150:	4b08      	ldr	r3, [pc, #32]	@ (8001174 <close+0x208>)
 8001152:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001156:	2200      	movs	r2, #0
 8001158:	4619      	mov	r1, r3
 800115a:	f001 f947 	bl	80023ec <HAL_GPIO_WritePin>

}
 800115e:	bf00      	nop
 8001160:	3708      	adds	r7, #8
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	20000034 	.word	0x20000034
 800116c:	20000044 	.word	0x20000044
 8001170:	20000014 	.word	0x20000014
 8001174:	20000028 	.word	0x20000028
 8001178:	66666667 	.word	0x66666667

0800117c <keep_char>:
void keep_char(uint8_t c)
{
 800117c:	b480      	push	{r7}
 800117e:	b083      	sub	sp, #12
 8001180:	af00      	add	r7, sp, #0
 8001182:	4603      	mov	r3, r0
 8001184:	71fb      	strb	r3, [r7, #7]

	if (c == '&')
 8001186:	79fb      	ldrb	r3, [r7, #7]
 8001188:	2b26      	cmp	r3, #38	@ 0x26
 800118a:	d030      	beq.n	80011ee <keep_char+0x72>
		return;
	if (c != '\b' && end < 33 )
 800118c:	79fb      	ldrb	r3, [r7, #7]
 800118e:	2b08      	cmp	r3, #8
 8001190:	d010      	beq.n	80011b4 <keep_char+0x38>
 8001192:	4b1a      	ldr	r3, [pc, #104]	@ (80011fc <keep_char+0x80>)
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	2b20      	cmp	r3, #32
 8001198:	d80c      	bhi.n	80011b4 <keep_char+0x38>
	 {
		 end += 1;
 800119a:	4b18      	ldr	r3, [pc, #96]	@ (80011fc <keep_char+0x80>)
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	3301      	adds	r3, #1
 80011a0:	b2da      	uxtb	r2, r3
 80011a2:	4b16      	ldr	r3, [pc, #88]	@ (80011fc <keep_char+0x80>)
 80011a4:	701a      	strb	r2, [r3, #0]
		 expression[end] = c;
 80011a6:	4b15      	ldr	r3, [pc, #84]	@ (80011fc <keep_char+0x80>)
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	4619      	mov	r1, r3
 80011ac:	4a14      	ldr	r2, [pc, #80]	@ (8001200 <keep_char+0x84>)
 80011ae:	79fb      	ldrb	r3, [r7, #7]
 80011b0:	5453      	strb	r3, [r2, r1]
 80011b2:	e012      	b.n	80011da <keep_char+0x5e>
	 }
	 else if (c == '\b' && end > 3)
 80011b4:	79fb      	ldrb	r3, [r7, #7]
 80011b6:	2b08      	cmp	r3, #8
 80011b8:	d10f      	bne.n	80011da <keep_char+0x5e>
 80011ba:	4b10      	ldr	r3, [pc, #64]	@ (80011fc <keep_char+0x80>)
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	2b03      	cmp	r3, #3
 80011c0:	d90b      	bls.n	80011da <keep_char+0x5e>
	 {
		 expression[end] = '\b';
 80011c2:	4b0e      	ldr	r3, [pc, #56]	@ (80011fc <keep_char+0x80>)
 80011c4:	781b      	ldrb	r3, [r3, #0]
 80011c6:	461a      	mov	r2, r3
 80011c8:	4b0d      	ldr	r3, [pc, #52]	@ (8001200 <keep_char+0x84>)
 80011ca:	2108      	movs	r1, #8
 80011cc:	5499      	strb	r1, [r3, r2]
		 end --;
 80011ce:	4b0b      	ldr	r3, [pc, #44]	@ (80011fc <keep_char+0x80>)
 80011d0:	781b      	ldrb	r3, [r3, #0]
 80011d2:	3b01      	subs	r3, #1
 80011d4:	b2da      	uxtb	r2, r3
 80011d6:	4b09      	ldr	r3, [pc, #36]	@ (80011fc <keep_char+0x80>)
 80011d8:	701a      	strb	r2, [r3, #0]
	 }
	if (c == 'E')
 80011da:	79fb      	ldrb	r3, [r7, #7]
 80011dc:	2b45      	cmp	r3, #69	@ 0x45
 80011de:	d107      	bne.n	80011f0 <keep_char+0x74>
	{

		expression[end] = '\0';
 80011e0:	4b06      	ldr	r3, [pc, #24]	@ (80011fc <keep_char+0x80>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	461a      	mov	r2, r3
 80011e6:	4b06      	ldr	r3, [pc, #24]	@ (8001200 <keep_char+0x84>)
 80011e8:	2100      	movs	r1, #0
 80011ea:	5499      	strb	r1, [r3, r2]
 80011ec:	e000      	b.n	80011f0 <keep_char+0x74>
		return;
 80011ee:	bf00      	nop

	}
	//HAL_Delay(0);

}
 80011f0:	370c      	adds	r7, #12
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	2000011c 	.word	0x2000011c
 8001200:	200000b8 	.word	0x200000b8

08001204 <push>:
		HAL_Delay(4);
	}
	close();
}
void push (double c)
{
 8001204:	b480      	push	{r7}
 8001206:	b083      	sub	sp, #12
 8001208:	af00      	add	r7, sp, #0
 800120a:	ed87 0b00 	vstr	d0, [r7]

	stack_head++;
 800120e:	4b0a      	ldr	r3, [pc, #40]	@ (8001238 <push+0x34>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	3301      	adds	r3, #1
 8001214:	4a08      	ldr	r2, [pc, #32]	@ (8001238 <push+0x34>)
 8001216:	6013      	str	r3, [r2, #0]
	stack[stack_head] = c;
 8001218:	4b07      	ldr	r3, [pc, #28]	@ (8001238 <push+0x34>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a07      	ldr	r2, [pc, #28]	@ (800123c <push+0x38>)
 800121e:	00db      	lsls	r3, r3, #3
 8001220:	18d1      	adds	r1, r2, r3
 8001222:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001226:	e9c1 2300 	strd	r2, r3, [r1]


	return;
 800122a:	bf00      	nop
}
 800122c:	370c      	adds	r7, #12
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr
 8001236:	bf00      	nop
 8001238:	20000120 	.word	0x20000120
 800123c:	200001b8 	.word	0x200001b8

08001240 <pop>:
void pop(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
	if (stack_head>=0)
 8001244:	4b0c      	ldr	r3, [pc, #48]	@ (8001278 <pop+0x38>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	2b00      	cmp	r3, #0
 800124a:	db10      	blt.n	800126e <pop+0x2e>
	{
		stack[stack_head] = '\0';
 800124c:	4b0a      	ldr	r3, [pc, #40]	@ (8001278 <pop+0x38>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a0a      	ldr	r2, [pc, #40]	@ (800127c <pop+0x3c>)
 8001252:	00db      	lsls	r3, r3, #3
 8001254:	18d1      	adds	r1, r2, r3
 8001256:	f04f 0200 	mov.w	r2, #0
 800125a:	f04f 0300 	mov.w	r3, #0
 800125e:	e9c1 2300 	strd	r2, r3, [r1]
		stack_head--;}
 8001262:	4b05      	ldr	r3, [pc, #20]	@ (8001278 <pop+0x38>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	3b01      	subs	r3, #1
 8001268:	4a03      	ldr	r2, [pc, #12]	@ (8001278 <pop+0x38>)
 800126a:	6013      	str	r3, [r2, #0]


	return;
 800126c:	bf00      	nop
 800126e:	bf00      	nop
}
 8001270:	46bd      	mov	sp, r7
 8001272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001276:	4770      	bx	lr
 8001278:	20000120 	.word	0x20000120
 800127c:	200001b8 	.word	0x200001b8

08001280 <get>:
uint8_t get(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
	return stack[stack_head];
 8001284:	4b07      	ldr	r3, [pc, #28]	@ (80012a4 <get+0x24>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a07      	ldr	r2, [pc, #28]	@ (80012a8 <get+0x28>)
 800128a:	00db      	lsls	r3, r3, #3
 800128c:	4413      	add	r3, r2
 800128e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001292:	4610      	mov	r0, r2
 8001294:	4619      	mov	r1, r3
 8001296:	f7ff fc53 	bl	8000b40 <__aeabi_d2uiz>
 800129a:	4603      	mov	r3, r0
 800129c:	b2db      	uxtb	r3, r3
}
 800129e:	4618      	mov	r0, r3
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	20000120 	.word	0x20000120
 80012a8:	200001b8 	.word	0x200001b8
 80012ac:	00000000 	.word	0x00000000

080012b0 <calculate>:
void calculate(int* suf)
{
 80012b0:	b5b0      	push	{r4, r5, r7, lr}
 80012b2:	b088      	sub	sp, #32
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]

    int length = end - 3;
 80012b8:	4bb3      	ldr	r3, [pc, #716]	@ (8001588 <calculate+0x2d8>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	3b03      	subs	r3, #3
 80012be:	60bb      	str	r3, [r7, #8]
    int i = 4, count = 0, temp = 0, num = 0;
 80012c0:	2304      	movs	r3, #4
 80012c2:	61fb      	str	r3, [r7, #28]
 80012c4:	2300      	movs	r3, #0
 80012c6:	61bb      	str	r3, [r7, #24]
 80012c8:	2300      	movs	r3, #0
 80012ca:	617b      	str	r3, [r7, #20]
 80012cc:	2300      	movs	r3, #0
 80012ce:	613b      	str	r3, [r7, #16]
    int node = 0;
 80012d0:	2300      	movs	r3, #0
 80012d2:	60fb      	str	r3, [r7, #12]
    stack_head = -1;
 80012d4:	4bad      	ldr	r3, [pc, #692]	@ (800158c <calculate+0x2dc>)
 80012d6:	f04f 32ff 	mov.w	r2, #4294967295
 80012da:	601a      	str	r2, [r3, #0]

    while (expression[i]!=0)
 80012dc:	e0f7      	b.n	80014ce <calculate+0x21e>
    {
        temp = i;
 80012de:	69fb      	ldr	r3, [r7, #28]
 80012e0:	617b      	str	r3, [r7, #20]
        count = 0;
 80012e2:	2300      	movs	r3, #0
 80012e4:	61bb      	str	r3, [r7, #24]
        num = 0;
 80012e6:	2300      	movs	r3, #0
 80012e8:	613b      	str	r3, [r7, #16]
        while (expression[i] <= '9' && expression[i] >= '0') {
 80012ea:	e005      	b.n	80012f8 <calculate+0x48>
            count += 1;
 80012ec:	69bb      	ldr	r3, [r7, #24]
 80012ee:	3301      	adds	r3, #1
 80012f0:	61bb      	str	r3, [r7, #24]
            i++;
 80012f2:	69fb      	ldr	r3, [r7, #28]
 80012f4:	3301      	adds	r3, #1
 80012f6:	61fb      	str	r3, [r7, #28]
        while (expression[i] <= '9' && expression[i] >= '0') {
 80012f8:	4aa5      	ldr	r2, [pc, #660]	@ (8001590 <calculate+0x2e0>)
 80012fa:	69fb      	ldr	r3, [r7, #28]
 80012fc:	4413      	add	r3, r2
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	2b39      	cmp	r3, #57	@ 0x39
 8001302:	d83c      	bhi.n	800137e <calculate+0xce>
 8001304:	4aa2      	ldr	r2, [pc, #648]	@ (8001590 <calculate+0x2e0>)
 8001306:	69fb      	ldr	r3, [r7, #28]
 8001308:	4413      	add	r3, r2
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	2b2f      	cmp	r3, #47	@ 0x2f
 800130e:	d8ed      	bhi.n	80012ec <calculate+0x3c>
        }

        while (i - temp > 0) {
 8001310:	e035      	b.n	800137e <calculate+0xce>
            count--;
 8001312:	69bb      	ldr	r3, [r7, #24]
 8001314:	3b01      	subs	r3, #1
 8001316:	61bb      	str	r3, [r7, #24]
            num += (expression[temp] - '0') * pow(10, count);
 8001318:	4a9d      	ldr	r2, [pc, #628]	@ (8001590 <calculate+0x2e0>)
 800131a:	697b      	ldr	r3, [r7, #20]
 800131c:	4413      	add	r3, r2
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	3b30      	subs	r3, #48	@ 0x30
 8001322:	4618      	mov	r0, r3
 8001324:	f7ff f8ca 	bl	80004bc <__aeabi_i2d>
 8001328:	4604      	mov	r4, r0
 800132a:	460d      	mov	r5, r1
 800132c:	69b8      	ldr	r0, [r7, #24]
 800132e:	f7ff f8c5 	bl	80004bc <__aeabi_i2d>
 8001332:	4602      	mov	r2, r0
 8001334:	460b      	mov	r3, r1
 8001336:	ec43 2b11 	vmov	d1, r2, r3
 800133a:	ed9f 0b91 	vldr	d0, [pc, #580]	@ 8001580 <calculate+0x2d0>
 800133e:	f001 fe49 	bl	8002fd4 <pow>
 8001342:	ec53 2b10 	vmov	r2, r3, d0
 8001346:	4620      	mov	r0, r4
 8001348:	4629      	mov	r1, r5
 800134a:	f7ff f921 	bl	8000590 <__aeabi_dmul>
 800134e:	4602      	mov	r2, r0
 8001350:	460b      	mov	r3, r1
 8001352:	4614      	mov	r4, r2
 8001354:	461d      	mov	r5, r3
 8001356:	6938      	ldr	r0, [r7, #16]
 8001358:	f7ff f8b0 	bl	80004bc <__aeabi_i2d>
 800135c:	4602      	mov	r2, r0
 800135e:	460b      	mov	r3, r1
 8001360:	4620      	mov	r0, r4
 8001362:	4629      	mov	r1, r5
 8001364:	f7fe ff5e 	bl	8000224 <__adddf3>
 8001368:	4602      	mov	r2, r0
 800136a:	460b      	mov	r3, r1
 800136c:	4610      	mov	r0, r2
 800136e:	4619      	mov	r1, r3
 8001370:	f7ff fbbe 	bl	8000af0 <__aeabi_d2iz>
 8001374:	4603      	mov	r3, r0
 8001376:	613b      	str	r3, [r7, #16]
            temp++;
 8001378:	697b      	ldr	r3, [r7, #20]
 800137a:	3301      	adds	r3, #1
 800137c:	617b      	str	r3, [r7, #20]
        while (i - temp > 0) {
 800137e:	69fa      	ldr	r2, [r7, #28]
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	1ad3      	subs	r3, r2, r3
 8001384:	2b00      	cmp	r3, #0
 8001386:	dcc4      	bgt.n	8001312 <calculate+0x62>
        }
        suf[node] = num;
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	687a      	ldr	r2, [r7, #4]
 800138e:	4413      	add	r3, r2
 8001390:	693a      	ldr	r2, [r7, #16]
 8001392:	601a      	str	r2, [r3, #0]
        node++;
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	3301      	adds	r3, #1
 8001398:	60fb      	str	r3, [r7, #12]

        if ((expression[i] <'0' ||expression[i] > '9')&& expression[i]!=0)
 800139a:	4a7d      	ldr	r2, [pc, #500]	@ (8001590 <calculate+0x2e0>)
 800139c:	69fb      	ldr	r3, [r7, #28]
 800139e:	4413      	add	r3, r2
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	2b2f      	cmp	r3, #47	@ 0x2f
 80013a4:	d906      	bls.n	80013b4 <calculate+0x104>
 80013a6:	4a7a      	ldr	r2, [pc, #488]	@ (8001590 <calculate+0x2e0>)
 80013a8:	69fb      	ldr	r3, [r7, #28]
 80013aa:	4413      	add	r3, r2
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	2b39      	cmp	r3, #57	@ 0x39
 80013b0:	f240 808d 	bls.w	80014ce <calculate+0x21e>
 80013b4:	4a76      	ldr	r2, [pc, #472]	@ (8001590 <calculate+0x2e0>)
 80013b6:	69fb      	ldr	r3, [r7, #28]
 80013b8:	4413      	add	r3, r2
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	f000 8086 	beq.w	80014ce <calculate+0x21e>
        {
      			while (isempty() != 1 &&precedence(expression[i]) <= precedence(get())  )
 80013c2:	e05e      	b.n	8001482 <calculate+0x1d2>
        			{

        				switch(get())
 80013c4:	f7ff ff5c 	bl	8001280 <get>
 80013c8:	4603      	mov	r3, r0
 80013ca:	3b41      	subs	r3, #65	@ 0x41
 80013cc:	2b17      	cmp	r3, #23
 80013ce:	d853      	bhi.n	8001478 <calculate+0x1c8>
 80013d0:	a201      	add	r2, pc, #4	@ (adr r2, 80013d8 <calculate+0x128>)
 80013d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013d6:	bf00      	nop
 80013d8:	08001439 	.word	0x08001439
 80013dc:	08001479 	.word	0x08001479
 80013e0:	08001479 	.word	0x08001479
 80013e4:	08001469 	.word	0x08001469
 80013e8:	08001479 	.word	0x08001479
 80013ec:	08001479 	.word	0x08001479
 80013f0:	08001479 	.word	0x08001479
 80013f4:	08001479 	.word	0x08001479
 80013f8:	08001479 	.word	0x08001479
 80013fc:	08001479 	.word	0x08001479
 8001400:	08001479 	.word	0x08001479
 8001404:	08001479 	.word	0x08001479
 8001408:	08001449 	.word	0x08001449
 800140c:	08001479 	.word	0x08001479
 8001410:	08001479 	.word	0x08001479
 8001414:	08001479 	.word	0x08001479
 8001418:	08001479 	.word	0x08001479
 800141c:	08001479 	.word	0x08001479
 8001420:	08001479 	.word	0x08001479
 8001424:	08001479 	.word	0x08001479
 8001428:	08001479 	.word	0x08001479
 800142c:	08001479 	.word	0x08001479
 8001430:	08001479 	.word	0x08001479
 8001434:	08001459 	.word	0x08001459
        				{case 'A':suf[node] = -1;break;
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	009b      	lsls	r3, r3, #2
 800143c:	687a      	ldr	r2, [r7, #4]
 800143e:	4413      	add	r3, r2
 8001440:	f04f 32ff 	mov.w	r2, #4294967295
 8001444:	601a      	str	r2, [r3, #0]
 8001446:	e017      	b.n	8001478 <calculate+0x1c8>
        				case 'M':suf[node] = -2;break;
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	009b      	lsls	r3, r3, #2
 800144c:	687a      	ldr	r2, [r7, #4]
 800144e:	4413      	add	r3, r2
 8001450:	f06f 0201 	mvn.w	r2, #1
 8001454:	601a      	str	r2, [r3, #0]
 8001456:	e00f      	b.n	8001478 <calculate+0x1c8>
        				case 'X':suf[node] = -3;break;
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	009b      	lsls	r3, r3, #2
 800145c:	687a      	ldr	r2, [r7, #4]
 800145e:	4413      	add	r3, r2
 8001460:	f06f 0202 	mvn.w	r2, #2
 8001464:	601a      	str	r2, [r3, #0]
 8001466:	e007      	b.n	8001478 <calculate+0x1c8>
        				case 'D':suf[node] = -4;break;}
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	009b      	lsls	r3, r3, #2
 800146c:	687a      	ldr	r2, [r7, #4]
 800146e:	4413      	add	r3, r2
 8001470:	f06f 0203 	mvn.w	r2, #3
 8001474:	601a      	str	r2, [r3, #0]
 8001476:	bf00      	nop
        				pop();
 8001478:	f7ff fee2 	bl	8001240 <pop>
        				node ++;
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	3301      	adds	r3, #1
 8001480:	60fb      	str	r3, [r7, #12]
      			while (isempty() != 1 &&precedence(expression[i]) <= precedence(get())  )
 8001482:	f7ff fb9f 	bl	8000bc4 <isempty>
 8001486:	4603      	mov	r3, r0
 8001488:	2b01      	cmp	r3, #1
 800148a:	d010      	beq.n	80014ae <calculate+0x1fe>
 800148c:	4a40      	ldr	r2, [pc, #256]	@ (8001590 <calculate+0x2e0>)
 800148e:	69fb      	ldr	r3, [r7, #28]
 8001490:	4413      	add	r3, r2
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	4618      	mov	r0, r3
 8001496:	f000 f89b 	bl	80015d0 <precedence>
 800149a:	4604      	mov	r4, r0
 800149c:	f7ff fef0 	bl	8001280 <get>
 80014a0:	4603      	mov	r3, r0
 80014a2:	4618      	mov	r0, r3
 80014a4:	f000 f894 	bl	80015d0 <precedence>
 80014a8:	4603      	mov	r3, r0
 80014aa:	429c      	cmp	r4, r3
 80014ac:	dd8a      	ble.n	80013c4 <calculate+0x114>
        			}
        			push(expression[i]);
 80014ae:	4a38      	ldr	r2, [pc, #224]	@ (8001590 <calculate+0x2e0>)
 80014b0:	69fb      	ldr	r3, [r7, #28]
 80014b2:	4413      	add	r3, r2
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	4618      	mov	r0, r3
 80014b8:	f7fe fff0 	bl	800049c <__aeabi_ui2d>
 80014bc:	4602      	mov	r2, r0
 80014be:	460b      	mov	r3, r1
 80014c0:	ec43 2b10 	vmov	d0, r2, r3
 80014c4:	f7ff fe9e 	bl	8001204 <push>
        			i++;
 80014c8:	69fb      	ldr	r3, [r7, #28]
 80014ca:	3301      	adds	r3, #1
 80014cc:	61fb      	str	r3, [r7, #28]
    while (expression[i]!=0)
 80014ce:	4a30      	ldr	r2, [pc, #192]	@ (8001590 <calculate+0x2e0>)
 80014d0:	69fb      	ldr	r3, [r7, #28]
 80014d2:	4413      	add	r3, r2
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	f47f af01 	bne.w	80012de <calculate+0x2e>

       	}


     }
        	while (isempty() != 1)
 80014dc:	e067      	b.n	80015ae <calculate+0x2fe>
        	{
        		switch(get())
 80014de:	f7ff fecf 	bl	8001280 <get>
 80014e2:	4603      	mov	r3, r0
 80014e4:	3b41      	subs	r3, #65	@ 0x41
 80014e6:	2b17      	cmp	r3, #23
 80014e8:	d85c      	bhi.n	80015a4 <calculate+0x2f4>
 80014ea:	a201      	add	r2, pc, #4	@ (adr r2, 80014f0 <calculate+0x240>)
 80014ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014f0:	08001551 	.word	0x08001551
 80014f4:	080015a5 	.word	0x080015a5
 80014f8:	080015a5 	.word	0x080015a5
 80014fc:	08001595 	.word	0x08001595
 8001500:	080015a5 	.word	0x080015a5
 8001504:	080015a5 	.word	0x080015a5
 8001508:	080015a5 	.word	0x080015a5
 800150c:	080015a5 	.word	0x080015a5
 8001510:	080015a5 	.word	0x080015a5
 8001514:	080015a5 	.word	0x080015a5
 8001518:	080015a5 	.word	0x080015a5
 800151c:	080015a5 	.word	0x080015a5
 8001520:	08001561 	.word	0x08001561
 8001524:	080015a5 	.word	0x080015a5
 8001528:	080015a5 	.word	0x080015a5
 800152c:	080015a5 	.word	0x080015a5
 8001530:	080015a5 	.word	0x080015a5
 8001534:	080015a5 	.word	0x080015a5
 8001538:	080015a5 	.word	0x080015a5
 800153c:	080015a5 	.word	0x080015a5
 8001540:	080015a5 	.word	0x080015a5
 8001544:	080015a5 	.word	0x080015a5
 8001548:	080015a5 	.word	0x080015a5
 800154c:	08001571 	.word	0x08001571
        				{case 'A':suf[node] = -1;break;
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	687a      	ldr	r2, [r7, #4]
 8001556:	4413      	add	r3, r2
 8001558:	f04f 32ff 	mov.w	r2, #4294967295
 800155c:	601a      	str	r2, [r3, #0]
 800155e:	e021      	b.n	80015a4 <calculate+0x2f4>
        				case 'M':suf[node] = -2;break;
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	009b      	lsls	r3, r3, #2
 8001564:	687a      	ldr	r2, [r7, #4]
 8001566:	4413      	add	r3, r2
 8001568:	f06f 0201 	mvn.w	r2, #1
 800156c:	601a      	str	r2, [r3, #0]
 800156e:	e019      	b.n	80015a4 <calculate+0x2f4>
        				case 'X':suf[node] = -3;break;
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	009b      	lsls	r3, r3, #2
 8001574:	687a      	ldr	r2, [r7, #4]
 8001576:	4413      	add	r3, r2
 8001578:	f06f 0202 	mvn.w	r2, #2
 800157c:	601a      	str	r2, [r3, #0]
 800157e:	e011      	b.n	80015a4 <calculate+0x2f4>
 8001580:	00000000 	.word	0x00000000
 8001584:	40240000 	.word	0x40240000
 8001588:	2000011c 	.word	0x2000011c
 800158c:	20000120 	.word	0x20000120
 8001590:	200000b8 	.word	0x200000b8
        				case 'D':suf[node] = -4;break;}
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	009b      	lsls	r3, r3, #2
 8001598:	687a      	ldr	r2, [r7, #4]
 800159a:	4413      	add	r3, r2
 800159c:	f06f 0203 	mvn.w	r2, #3
 80015a0:	601a      	str	r2, [r3, #0]
 80015a2:	bf00      	nop
        		pop();
 80015a4:	f7ff fe4c 	bl	8001240 <pop>
        		node++;
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	3301      	adds	r3, #1
 80015ac:	60fb      	str	r3, [r7, #12]
        	while (isempty() != 1)
 80015ae:	f7ff fb09 	bl	8000bc4 <isempty>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d192      	bne.n	80014de <calculate+0x22e>
        	}
     suf[node] = -5;
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	009b      	lsls	r3, r3, #2
 80015bc:	687a      	ldr	r2, [r7, #4]
 80015be:	4413      	add	r3, r2
 80015c0:	f06f 0204 	mvn.w	r2, #4
 80015c4:	601a      	str	r2, [r3, #0]
}
 80015c6:	bf00      	nop
 80015c8:	3720      	adds	r7, #32
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bdb0      	pop	{r4, r5, r7, pc}
 80015ce:	bf00      	nop

080015d0 <precedence>:
int precedence(uint8_t op) {
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	4603      	mov	r3, r0
 80015d8:	71fb      	strb	r3, [r7, #7]
    switch (op) {
 80015da:	79fb      	ldrb	r3, [r7, #7]
 80015dc:	3b41      	subs	r3, #65	@ 0x41
 80015de:	2b17      	cmp	r3, #23
 80015e0:	d836      	bhi.n	8001650 <precedence+0x80>
 80015e2:	a201      	add	r2, pc, #4	@ (adr r2, 80015e8 <precedence+0x18>)
 80015e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015e8:	08001649 	.word	0x08001649
 80015ec:	08001651 	.word	0x08001651
 80015f0:	08001651 	.word	0x08001651
 80015f4:	0800164d 	.word	0x0800164d
 80015f8:	08001651 	.word	0x08001651
 80015fc:	08001651 	.word	0x08001651
 8001600:	08001651 	.word	0x08001651
 8001604:	08001651 	.word	0x08001651
 8001608:	08001651 	.word	0x08001651
 800160c:	08001651 	.word	0x08001651
 8001610:	08001651 	.word	0x08001651
 8001614:	08001651 	.word	0x08001651
 8001618:	08001649 	.word	0x08001649
 800161c:	08001651 	.word	0x08001651
 8001620:	08001651 	.word	0x08001651
 8001624:	08001651 	.word	0x08001651
 8001628:	08001651 	.word	0x08001651
 800162c:	08001651 	.word	0x08001651
 8001630:	08001651 	.word	0x08001651
 8001634:	08001651 	.word	0x08001651
 8001638:	08001651 	.word	0x08001651
 800163c:	08001651 	.word	0x08001651
 8001640:	08001651 	.word	0x08001651
 8001644:	0800164d 	.word	0x0800164d
        case 'A':
        case 'M':
            return 1;
 8001648:	2301      	movs	r3, #1
 800164a:	e002      	b.n	8001652 <precedence+0x82>
        case 'X':
        case 'D':
            return 2;
 800164c:	2302      	movs	r3, #2
 800164e:	e000      	b.n	8001652 <precedence+0x82>
        default:
            return 0;
 8001650:	2300      	movs	r3, #0
    }
}
 8001652:	4618      	mov	r0, r3
 8001654:	370c      	adds	r7, #12
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr
 800165e:	bf00      	nop

08001660 <calresult>:
double calresult(int * suf)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b08a      	sub	sp, #40	@ 0x28
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
	double result;
	double a, b;
	stack_head = -1;
 8001668:	4b56      	ldr	r3, [pc, #344]	@ (80017c4 <calresult+0x164>)
 800166a:	f04f 32ff 	mov.w	r2, #4294967295
 800166e:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < 100; i++) {
 8001670:	2300      	movs	r3, #0
 8001672:	61fb      	str	r3, [r7, #28]
 8001674:	e00c      	b.n	8001690 <calresult+0x30>
	    stack[i] = 0;
 8001676:	4a54      	ldr	r2, [pc, #336]	@ (80017c8 <calresult+0x168>)
 8001678:	69fb      	ldr	r3, [r7, #28]
 800167a:	00db      	lsls	r3, r3, #3
 800167c:	18d1      	adds	r1, r2, r3
 800167e:	f04f 0200 	mov.w	r2, #0
 8001682:	f04f 0300 	mov.w	r3, #0
 8001686:	e9c1 2300 	strd	r2, r3, [r1]
	for (int i = 0; i < 100; i++) {
 800168a:	69fb      	ldr	r3, [r7, #28]
 800168c:	3301      	adds	r3, #1
 800168e:	61fb      	str	r3, [r7, #28]
 8001690:	69fb      	ldr	r3, [r7, #28]
 8001692:	2b63      	cmp	r3, #99	@ 0x63
 8001694:	ddef      	ble.n	8001676 <calresult+0x16>
	}
	for(int i = 0;suf[i] != -5 ;++i)
 8001696:	2300      	movs	r3, #0
 8001698:	61bb      	str	r3, [r7, #24]
 800169a:	e07c      	b.n	8001796 <calresult+0x136>
	{
		if (suf[i] >=0)
 800169c:	69bb      	ldr	r3, [r7, #24]
 800169e:	009b      	lsls	r3, r3, #2
 80016a0:	687a      	ldr	r2, [r7, #4]
 80016a2:	4413      	add	r3, r2
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	db0e      	blt.n	80016c8 <calresult+0x68>
			push(suf[i]);
 80016aa:	69bb      	ldr	r3, [r7, #24]
 80016ac:	009b      	lsls	r3, r3, #2
 80016ae:	687a      	ldr	r2, [r7, #4]
 80016b0:	4413      	add	r3, r2
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4618      	mov	r0, r3
 80016b6:	f7fe ff01 	bl	80004bc <__aeabi_i2d>
 80016ba:	4602      	mov	r2, r0
 80016bc:	460b      	mov	r3, r1
 80016be:	ec43 2b10 	vmov	d0, r2, r3
 80016c2:	f7ff fd9f 	bl	8001204 <push>
 80016c6:	e063      	b.n	8001790 <calresult+0x130>
		else
			{b=get();pop();a = get();pop();
 80016c8:	f7ff fdda 	bl	8001280 <get>
 80016cc:	4603      	mov	r3, r0
 80016ce:	4618      	mov	r0, r3
 80016d0:	f7fe fee4 	bl	800049c <__aeabi_ui2d>
 80016d4:	4602      	mov	r2, r0
 80016d6:	460b      	mov	r3, r1
 80016d8:	e9c7 2304 	strd	r2, r3, [r7, #16]
 80016dc:	f7ff fdb0 	bl	8001240 <pop>
 80016e0:	f7ff fdce 	bl	8001280 <get>
 80016e4:	4603      	mov	r3, r0
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7fe fed8 	bl	800049c <__aeabi_ui2d>
 80016ec:	4602      	mov	r2, r0
 80016ee:	460b      	mov	r3, r1
 80016f0:	e9c7 2302 	strd	r2, r3, [r7, #8]
 80016f4:	f7ff fda4 	bl	8001240 <pop>
			if (suf[i] ==-1){result = a+b;}
 80016f8:	69bb      	ldr	r3, [r7, #24]
 80016fa:	009b      	lsls	r3, r3, #2
 80016fc:	687a      	ldr	r2, [r7, #4]
 80016fe:	4413      	add	r3, r2
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001706:	d109      	bne.n	800171c <calresult+0xbc>
 8001708:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800170c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001710:	f7fe fd88 	bl	8000224 <__adddf3>
 8001714:	4602      	mov	r2, r0
 8001716:	460b      	mov	r3, r1
 8001718:	e9c7 2308 	strd	r2, r3, [r7, #32]
		if (suf[i] == -2) {result =a -b;}
 800171c:	69bb      	ldr	r3, [r7, #24]
 800171e:	009b      	lsls	r3, r3, #2
 8001720:	687a      	ldr	r2, [r7, #4]
 8001722:	4413      	add	r3, r2
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f113 0f02 	cmn.w	r3, #2
 800172a:	d109      	bne.n	8001740 <calresult+0xe0>
 800172c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001730:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001734:	f7fe fd74 	bl	8000220 <__aeabi_dsub>
 8001738:	4602      	mov	r2, r0
 800173a:	460b      	mov	r3, r1
 800173c:	e9c7 2308 	strd	r2, r3, [r7, #32]
		if(suf[i] == -3) {result = a*b;}
 8001740:	69bb      	ldr	r3, [r7, #24]
 8001742:	009b      	lsls	r3, r3, #2
 8001744:	687a      	ldr	r2, [r7, #4]
 8001746:	4413      	add	r3, r2
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f113 0f03 	cmn.w	r3, #3
 800174e:	d109      	bne.n	8001764 <calresult+0x104>
 8001750:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001754:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001758:	f7fe ff1a 	bl	8000590 <__aeabi_dmul>
 800175c:	4602      	mov	r2, r0
 800175e:	460b      	mov	r3, r1
 8001760:	e9c7 2308 	strd	r2, r3, [r7, #32]
		if (suf[i] == -4) {result = a / b; }
 8001764:	69bb      	ldr	r3, [r7, #24]
 8001766:	009b      	lsls	r3, r3, #2
 8001768:	687a      	ldr	r2, [r7, #4]
 800176a:	4413      	add	r3, r2
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f113 0f04 	cmn.w	r3, #4
 8001772:	d109      	bne.n	8001788 <calresult+0x128>
 8001774:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001778:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800177c:	f7ff f832 	bl	80007e4 <__aeabi_ddiv>
 8001780:	4602      	mov	r2, r0
 8001782:	460b      	mov	r3, r1
 8001784:	e9c7 2308 	strd	r2, r3, [r7, #32]
			push(result);}
 8001788:	ed97 0b08 	vldr	d0, [r7, #32]
 800178c:	f7ff fd3a 	bl	8001204 <push>
	for(int i = 0;suf[i] != -5 ;++i)
 8001790:	69bb      	ldr	r3, [r7, #24]
 8001792:	3301      	adds	r3, #1
 8001794:	61bb      	str	r3, [r7, #24]
 8001796:	69bb      	ldr	r3, [r7, #24]
 8001798:	009b      	lsls	r3, r3, #2
 800179a:	687a      	ldr	r2, [r7, #4]
 800179c:	4413      	add	r3, r2
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f113 0f05 	cmn.w	r3, #5
 80017a4:	f47f af7a 	bne.w	800169c <calresult+0x3c>


	}
	return getd();
 80017a8:	f7ff f9ea 	bl	8000b80 <getd>
 80017ac:	eeb0 7a40 	vmov.f32	s14, s0
 80017b0:	eef0 7a60 	vmov.f32	s15, s1
}
 80017b4:	eeb0 0a47 	vmov.f32	s0, s14
 80017b8:	eef0 0a67 	vmov.f32	s1, s15
 80017bc:	3728      	adds	r7, #40	@ 0x28
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	20000120 	.word	0x20000120
 80017c8:	200001b8 	.word	0x200001b8

080017cc <show_result>:
void show_result(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
	int i, j;

		for (i = 0; i < 4; ++i)
 80017d2:	2300      	movs	r3, #0
 80017d4:	607b      	str	r3, [r7, #4]
 80017d6:	e088      	b.n	80018ea <show_result+0x11e>
		{
			HAL_GPIO_WritePin(digport[i], digpin[i], GPIO_PIN_SET);
 80017d8:	4a49      	ldr	r2, [pc, #292]	@ (8001900 <show_result+0x134>)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80017e0:	4a48      	ldr	r2, [pc, #288]	@ (8001904 <show_result+0x138>)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80017e8:	2201      	movs	r2, #1
 80017ea:	4619      	mov	r1, r3
 80017ec:	f000 fdfe 	bl	80023ec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(digport[(i + 1) % 4], digpin[(i + 1) % 4], GPIO_PIN_RESET);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	3301      	adds	r3, #1
 80017f4:	425a      	negs	r2, r3
 80017f6:	f003 0303 	and.w	r3, r3, #3
 80017fa:	f002 0203 	and.w	r2, r2, #3
 80017fe:	bf58      	it	pl
 8001800:	4253      	negpl	r3, r2
 8001802:	4a3f      	ldr	r2, [pc, #252]	@ (8001900 <show_result+0x134>)
 8001804:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	3301      	adds	r3, #1
 800180c:	425a      	negs	r2, r3
 800180e:	f003 0303 	and.w	r3, r3, #3
 8001812:	f002 0203 	and.w	r2, r2, #3
 8001816:	bf58      	it	pl
 8001818:	4253      	negpl	r3, r2
 800181a:	4a3a      	ldr	r2, [pc, #232]	@ (8001904 <show_result+0x138>)
 800181c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001820:	2200      	movs	r2, #0
 8001822:	4619      	mov	r1, r3
 8001824:	f000 fde2 	bl	80023ec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(digport[(i + 2) % 4], digpin[(i + 2) % 4], GPIO_PIN_RESET);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	3302      	adds	r3, #2
 800182c:	425a      	negs	r2, r3
 800182e:	f003 0303 	and.w	r3, r3, #3
 8001832:	f002 0203 	and.w	r2, r2, #3
 8001836:	bf58      	it	pl
 8001838:	4253      	negpl	r3, r2
 800183a:	4a31      	ldr	r2, [pc, #196]	@ (8001900 <show_result+0x134>)
 800183c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	3302      	adds	r3, #2
 8001844:	425a      	negs	r2, r3
 8001846:	f003 0303 	and.w	r3, r3, #3
 800184a:	f002 0203 	and.w	r2, r2, #3
 800184e:	bf58      	it	pl
 8001850:	4253      	negpl	r3, r2
 8001852:	4a2c      	ldr	r2, [pc, #176]	@ (8001904 <show_result+0x138>)
 8001854:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001858:	2200      	movs	r2, #0
 800185a:	4619      	mov	r1, r3
 800185c:	f000 fdc6 	bl	80023ec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(digport[(i + 3) % 4], digpin[(i + 3) % 4], GPIO_PIN_RESET);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	3303      	adds	r3, #3
 8001864:	425a      	negs	r2, r3
 8001866:	f003 0303 	and.w	r3, r3, #3
 800186a:	f002 0203 	and.w	r2, r2, #3
 800186e:	bf58      	it	pl
 8001870:	4253      	negpl	r3, r2
 8001872:	4a23      	ldr	r2, [pc, #140]	@ (8001900 <show_result+0x134>)
 8001874:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	3303      	adds	r3, #3
 800187c:	425a      	negs	r2, r3
 800187e:	f003 0303 	and.w	r3, r3, #3
 8001882:	f002 0203 	and.w	r2, r2, #3
 8001886:	bf58      	it	pl
 8001888:	4253      	negpl	r3, r2
 800188a:	4a1e      	ldr	r2, [pc, #120]	@ (8001904 <show_result+0x138>)
 800188c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001890:	2200      	movs	r2, #0
 8001892:	4619      	mov	r1, r3
 8001894:	f000 fdaa 	bl	80023ec <HAL_GPIO_WritePin>

			for (j = 0; j < 7; ++j)
 8001898:	2300      	movs	r3, #0
 800189a:	603b      	str	r3, [r7, #0]
 800189c:	e01c      	b.n	80018d8 <show_result+0x10c>
				HAL_GPIO_WritePin(segport[j], segpin[j],codes[digits[i]]&1<<j ? GPIO_PIN_SET:GPIO_PIN_RESET);
 800189e:	4a1a      	ldr	r2, [pc, #104]	@ (8001908 <show_result+0x13c>)
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80018a6:	4a19      	ldr	r2, [pc, #100]	@ (800190c <show_result+0x140>)
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80018ae:	4a18      	ldr	r2, [pc, #96]	@ (8001910 <show_result+0x144>)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	4413      	add	r3, r2
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	461a      	mov	r2, r3
 80018b8:	4b16      	ldr	r3, [pc, #88]	@ (8001914 <show_result+0x148>)
 80018ba:	5c9b      	ldrb	r3, [r3, r2]
 80018bc:	461a      	mov	r2, r3
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	fa42 f303 	asr.w	r3, r2, r3
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	f003 0301 	and.w	r3, r3, #1
 80018ca:	b2db      	uxtb	r3, r3
 80018cc:	461a      	mov	r2, r3
 80018ce:	f000 fd8d 	bl	80023ec <HAL_GPIO_WritePin>
			for (j = 0; j < 7; ++j)
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	3301      	adds	r3, #1
 80018d6:	603b      	str	r3, [r7, #0]
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	2b06      	cmp	r3, #6
 80018dc:	dddf      	ble.n	800189e <show_result+0xd2>

			HAL_Delay(0);
 80018de:	2000      	movs	r0, #0
 80018e0:	f000 fae4 	bl	8001eac <HAL_Delay>
		for (i = 0; i < 4; ++i)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	3301      	adds	r3, #1
 80018e8:	607b      	str	r3, [r7, #4]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	2b03      	cmp	r3, #3
 80018ee:	f77f af73 	ble.w	80017d8 <show_result+0xc>
		}
		close();
 80018f2:	f7ff fb3b 	bl	8000f6c <close>
}
 80018f6:	bf00      	nop
 80018f8:	3708      	adds	r7, #8
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	20000034 	.word	0x20000034
 8001904:	20000044 	.word	0x20000044
 8001908:	2000004c 	.word	0x2000004c
 800190c:	2000006c 	.word	0x2000006c
 8001910:	200001b0 	.word	0x200001b0
 8001914:	2000007c 	.word	0x2000007c

08001918 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b0e6      	sub	sp, #408	@ 0x198
 800191c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800191e:	f000 fa54 	bl	8001dca <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001922:	f000 f837 	bl	8001994 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001926:	f000 f875 	bl	8001a14 <MX_GPIO_Init>
	  //show_4char();
	  uint8_t i,j;
	  //i = HAL_GetTick();
	  //keep_char(get_char());
	 double num;
	 int suf[100] = {0};
 800192a:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 800192e:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001932:	4618      	mov	r0, r3
 8001934:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8001938:	461a      	mov	r2, r3
 800193a:	2100      	movs	r1, #0
 800193c:	f001 fb18 	bl	8002f70 <memset>

	  if (expression[end] == '\0'&&flag2 == 0)
 8001940:	4b11      	ldr	r3, [pc, #68]	@ (8001988 <main+0x70>)
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	461a      	mov	r2, r3
 8001946:	4b11      	ldr	r3, [pc, #68]	@ (800198c <main+0x74>)
 8001948:	5c9b      	ldrb	r3, [r3, r2]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d115      	bne.n	800197a <main+0x62>
 800194e:	4b10      	ldr	r3, [pc, #64]	@ (8001990 <main+0x78>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d111      	bne.n	800197a <main+0x62>
	  {
		  calculate(suf);
 8001956:	463b      	mov	r3, r7
 8001958:	4618      	mov	r0, r3
 800195a:	f7ff fca9 	bl	80012b0 <calculate>
		  num = calresult(suf);
 800195e:	463b      	mov	r3, r7
 8001960:	4618      	mov	r0, r3
 8001962:	f7ff fe7d 	bl	8001660 <calresult>
 8001966:	ed87 0b64 	vstr	d0, [r7, #400]	@ 0x190
		  getFirstFourDigits(num);
 800196a:	ed97 0b64 	vldr	d0, [r7, #400]	@ 0x190
 800196e:	f7ff f9cd 	bl	8000d0c <getFirstFourDigits>
		  flag2 =1;
 8001972:	4b07      	ldr	r3, [pc, #28]	@ (8001990 <main+0x78>)
 8001974:	2201      	movs	r2, #1
 8001976:	601a      	str	r2, [r3, #0]
 8001978:	e005      	b.n	8001986 <main+0x6e>


	  }
	  else if (flag2 == 1)
 800197a:	4b05      	ldr	r3, [pc, #20]	@ (8001990 <main+0x78>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	2b01      	cmp	r3, #1
 8001980:	d1d3      	bne.n	800192a <main+0x12>
	  {
		  show_result();
 8001982:	f7ff ff23 	bl	80017cc <show_result>
  {
 8001986:	e7d0      	b.n	800192a <main+0x12>
 8001988:	2000011c 	.word	0x2000011c
 800198c:	200000b8 	.word	0x200000b8
 8001990:	200004d8 	.word	0x200004d8

08001994 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b094      	sub	sp, #80	@ 0x50
 8001998:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800199a:	f107 0318 	add.w	r3, r7, #24
 800199e:	2238      	movs	r2, #56	@ 0x38
 80019a0:	2100      	movs	r1, #0
 80019a2:	4618      	mov	r0, r3
 80019a4:	f001 fae4 	bl	8002f70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019a8:	1d3b      	adds	r3, r7, #4
 80019aa:	2200      	movs	r2, #0
 80019ac:	601a      	str	r2, [r3, #0]
 80019ae:	605a      	str	r2, [r3, #4]
 80019b0:	609a      	str	r2, [r3, #8]
 80019b2:	60da      	str	r2, [r3, #12]
 80019b4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019b6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80019ba:	f000 fd2f 	bl	800241c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019be:	2302      	movs	r3, #2
 80019c0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019c2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80019c6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019c8:	2340      	movs	r3, #64	@ 0x40
 80019ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80019cc:	2300      	movs	r3, #0
 80019ce:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019d0:	f107 0318 	add.w	r3, r7, #24
 80019d4:	4618      	mov	r0, r3
 80019d6:	f000 fdd5 	bl	8002584 <HAL_RCC_OscConfig>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80019e0:	f000 f8c6 	bl	8001b70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019e4:	230f      	movs	r3, #15
 80019e6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80019e8:	2301      	movs	r3, #1
 80019ea:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019ec:	2300      	movs	r3, #0
 80019ee:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80019f0:	2300      	movs	r3, #0
 80019f2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019f4:	2300      	movs	r3, #0
 80019f6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80019f8:	1d3b      	adds	r3, r7, #4
 80019fa:	2100      	movs	r1, #0
 80019fc:	4618      	mov	r0, r3
 80019fe:	f001 f8d3 	bl	8002ba8 <HAL_RCC_ClockConfig>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d001      	beq.n	8001a0c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001a08:	f000 f8b2 	bl	8001b70 <Error_Handler>
  }
}
 8001a0c:	bf00      	nop
 8001a0e:	3750      	adds	r7, #80	@ 0x50
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}

08001a14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b08a      	sub	sp, #40	@ 0x28
 8001a18:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a1a:	f107 0314 	add.w	r3, r7, #20
 8001a1e:	2200      	movs	r2, #0
 8001a20:	601a      	str	r2, [r3, #0]
 8001a22:	605a      	str	r2, [r3, #4]
 8001a24:	609a      	str	r2, [r3, #8]
 8001a26:	60da      	str	r2, [r3, #12]
 8001a28:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a2a:	4b4d      	ldr	r3, [pc, #308]	@ (8001b60 <MX_GPIO_Init+0x14c>)
 8001a2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a2e:	4a4c      	ldr	r2, [pc, #304]	@ (8001b60 <MX_GPIO_Init+0x14c>)
 8001a30:	f043 0304 	orr.w	r3, r3, #4
 8001a34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a36:	4b4a      	ldr	r3, [pc, #296]	@ (8001b60 <MX_GPIO_Init+0x14c>)
 8001a38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a3a:	f003 0304 	and.w	r3, r3, #4
 8001a3e:	613b      	str	r3, [r7, #16]
 8001a40:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a42:	4b47      	ldr	r3, [pc, #284]	@ (8001b60 <MX_GPIO_Init+0x14c>)
 8001a44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a46:	4a46      	ldr	r2, [pc, #280]	@ (8001b60 <MX_GPIO_Init+0x14c>)
 8001a48:	f043 0301 	orr.w	r3, r3, #1
 8001a4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a4e:	4b44      	ldr	r3, [pc, #272]	@ (8001b60 <MX_GPIO_Init+0x14c>)
 8001a50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a52:	f003 0301 	and.w	r3, r3, #1
 8001a56:	60fb      	str	r3, [r7, #12]
 8001a58:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a5a:	4b41      	ldr	r3, [pc, #260]	@ (8001b60 <MX_GPIO_Init+0x14c>)
 8001a5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a5e:	4a40      	ldr	r2, [pc, #256]	@ (8001b60 <MX_GPIO_Init+0x14c>)
 8001a60:	f043 0302 	orr.w	r3, r3, #2
 8001a64:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a66:	4b3e      	ldr	r3, [pc, #248]	@ (8001b60 <MX_GPIO_Init+0x14c>)
 8001a68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a6a:	f003 0302 	and.w	r3, r3, #2
 8001a6e:	60bb      	str	r3, [r7, #8]
 8001a70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a72:	4b3b      	ldr	r3, [pc, #236]	@ (8001b60 <MX_GPIO_Init+0x14c>)
 8001a74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a76:	4a3a      	ldr	r2, [pc, #232]	@ (8001b60 <MX_GPIO_Init+0x14c>)
 8001a78:	f043 0308 	orr.w	r3, r3, #8
 8001a7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a7e:	4b38      	ldr	r3, [pc, #224]	@ (8001b60 <MX_GPIO_Init+0x14c>)
 8001a80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a82:	f003 0308 	and.w	r3, r3, #8
 8001a86:	607b      	str	r3, [r7, #4]
 8001a88:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DIG2_Pin|DIG3_Pin, GPIO_PIN_RESET);
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8001a90:	4834      	ldr	r0, [pc, #208]	@ (8001b64 <MX_GPIO_Init+0x150>)
 8001a92:	f000 fcab 	bl	80023ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SEG6_Pin|SEG5_Pin|SEG4_Pin|SEG7_Pin, GPIO_PIN_RESET);
 8001a96:	2200      	movs	r2, #0
 8001a98:	f44f 7138 	mov.w	r1, #736	@ 0x2e0
 8001a9c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001aa0:	f000 fca4 	bl	80023ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, KR3_Pin|KR2_Pin|KR1_Pin|KR0_Pin
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	f640 7103 	movw	r1, #3843	@ 0xf03
 8001aaa:	482f      	ldr	r0, [pc, #188]	@ (8001b68 <MX_GPIO_Init+0x154>)
 8001aac:	f000 fc9e 	bl	80023ec <HAL_GPIO_WritePin>
                          |DIG0_Pin|DIG1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : SW3_Pin */
  GPIO_InitStruct.Pin = SW3_Pin;
 8001ab0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ab4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001aba:	2301      	movs	r3, #1
 8001abc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW3_GPIO_Port, &GPIO_InitStruct);
 8001abe:	f107 0314 	add.w	r3, r7, #20
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	4827      	ldr	r0, [pc, #156]	@ (8001b64 <MX_GPIO_Init+0x150>)
 8001ac6:	f000 faf7 	bl	80020b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIG2_Pin DIG3_Pin */
  GPIO_InitStruct.Pin = DIG2_Pin|DIG3_Pin;
 8001aca:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001ace:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001adc:	f107 0314 	add.w	r3, r7, #20
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	4820      	ldr	r0, [pc, #128]	@ (8001b64 <MX_GPIO_Init+0x150>)
 8001ae4:	f000 fae8 	bl	80020b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG6_Pin SEG5_Pin SEG4_Pin SEG7_Pin */
  GPIO_InitStruct.Pin = SEG6_Pin|SEG5_Pin|SEG4_Pin|SEG7_Pin;
 8001ae8:	f44f 7338 	mov.w	r3, #736	@ 0x2e0
 8001aec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aee:	2301      	movs	r3, #1
 8001af0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af2:	2300      	movs	r3, #0
 8001af4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af6:	2300      	movs	r3, #0
 8001af8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001afa:	f107 0314 	add.w	r3, r7, #20
 8001afe:	4619      	mov	r1, r3
 8001b00:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b04:	f000 fad8 	bl	80020b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : KR3_Pin KR2_Pin KR1_Pin KR0_Pin
                           DIG0_Pin DIG1_Pin */
  GPIO_InitStruct.Pin = KR3_Pin|KR2_Pin|KR1_Pin|KR0_Pin
 8001b08:	f640 7303 	movw	r3, #3843	@ 0xf03
 8001b0c:	617b      	str	r3, [r7, #20]
                          |DIG0_Pin|DIG1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b12:	2300      	movs	r3, #0
 8001b14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b16:	2300      	movs	r3, #0
 8001b18:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b1a:	f107 0314 	add.w	r3, r7, #20
 8001b1e:	4619      	mov	r1, r3
 8001b20:	4811      	ldr	r0, [pc, #68]	@ (8001b68 <MX_GPIO_Init+0x154>)
 8001b22:	f000 fac9 	bl	80020b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : KC0_Pin */
  GPIO_InitStruct.Pin = KC0_Pin;
 8001b26:	2304      	movs	r3, #4
 8001b28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001b2e:	2302      	movs	r3, #2
 8001b30:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KC0_GPIO_Port, &GPIO_InitStruct);
 8001b32:	f107 0314 	add.w	r3, r7, #20
 8001b36:	4619      	mov	r1, r3
 8001b38:	480c      	ldr	r0, [pc, #48]	@ (8001b6c <MX_GPIO_Init+0x158>)
 8001b3a:	f000 fabd 	bl	80020b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : KC1_Pin KC2_Pin */
  GPIO_InitStruct.Pin = KC1_Pin|KC2_Pin;
 8001b3e:	2360      	movs	r3, #96	@ 0x60
 8001b40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b42:	2300      	movs	r3, #0
 8001b44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001b46:	2302      	movs	r3, #2
 8001b48:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b4a:	f107 0314 	add.w	r3, r7, #20
 8001b4e:	4619      	mov	r1, r3
 8001b50:	4805      	ldr	r0, [pc, #20]	@ (8001b68 <MX_GPIO_Init+0x154>)
 8001b52:	f000 fab1 	bl	80020b8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001b56:	bf00      	nop
 8001b58:	3728      	adds	r7, #40	@ 0x28
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	40021000 	.word	0x40021000
 8001b64:	48000800 	.word	0x48000800
 8001b68:	48000400 	.word	0x48000400
 8001b6c:	48000c00 	.word	0x48000c00

08001b70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b74:	b672      	cpsid	i
}
 8001b76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b78:	bf00      	nop
 8001b7a:	e7fd      	b.n	8001b78 <Error_Handler+0x8>

08001b7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b082      	sub	sp, #8
 8001b80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b82:	4b0f      	ldr	r3, [pc, #60]	@ (8001bc0 <HAL_MspInit+0x44>)
 8001b84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b86:	4a0e      	ldr	r2, [pc, #56]	@ (8001bc0 <HAL_MspInit+0x44>)
 8001b88:	f043 0301 	orr.w	r3, r3, #1
 8001b8c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b8e:	4b0c      	ldr	r3, [pc, #48]	@ (8001bc0 <HAL_MspInit+0x44>)
 8001b90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b92:	f003 0301 	and.w	r3, r3, #1
 8001b96:	607b      	str	r3, [r7, #4]
 8001b98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b9a:	4b09      	ldr	r3, [pc, #36]	@ (8001bc0 <HAL_MspInit+0x44>)
 8001b9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b9e:	4a08      	ldr	r2, [pc, #32]	@ (8001bc0 <HAL_MspInit+0x44>)
 8001ba0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ba4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ba6:	4b06      	ldr	r3, [pc, #24]	@ (8001bc0 <HAL_MspInit+0x44>)
 8001ba8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001baa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bae:	603b      	str	r3, [r7, #0]
 8001bb0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001bb2:	f000 fcd7 	bl	8002564 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bb6:	bf00      	nop
 8001bb8:	3708      	adds	r7, #8
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	40021000 	.word	0x40021000

08001bc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001bc8:	bf00      	nop
 8001bca:	e7fd      	b.n	8001bc8 <NMI_Handler+0x4>

08001bcc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bd0:	bf00      	nop
 8001bd2:	e7fd      	b.n	8001bd0 <HardFault_Handler+0x4>

08001bd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bd8:	bf00      	nop
 8001bda:	e7fd      	b.n	8001bd8 <MemManage_Handler+0x4>

08001bdc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001be0:	bf00      	nop
 8001be2:	e7fd      	b.n	8001be0 <BusFault_Handler+0x4>

08001be4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001be8:	bf00      	nop
 8001bea:	e7fd      	b.n	8001be8 <UsageFault_Handler+0x4>

08001bec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bf0:	bf00      	nop
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr

08001bfa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bfa:	b480      	push	{r7}
 8001bfc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bfe:	bf00      	nop
 8001c00:	46bd      	mov	sp, r7
 8001c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c06:	4770      	bx	lr

08001c08 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c0c:	bf00      	nop
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c14:	4770      	bx	lr
	...

08001c18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c1e:	f000 f927 	bl	8001e70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  counter_ms++;
 8001c22:	4b41      	ldr	r3, [pc, #260]	@ (8001d28 <SysTick_Handler+0x110>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	3301      	adds	r3, #1
 8001c28:	4a3f      	ldr	r2, [pc, #252]	@ (8001d28 <SysTick_Handler+0x110>)
 8001c2a:	6013      	str	r3, [r2, #0]
  if (counter_ms == 4)
 8001c2c:	4b3e      	ldr	r3, [pc, #248]	@ (8001d28 <SysTick_Handler+0x110>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	2b04      	cmp	r3, #4
 8001c32:	d11e      	bne.n	8001c72 <SysTick_Handler+0x5a>
  {
	  counter_4ms++;
 8001c34:	4b3d      	ldr	r3, [pc, #244]	@ (8001d2c <SysTick_Handler+0x114>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	3301      	adds	r3, #1
 8001c3a:	4a3c      	ldr	r2, [pc, #240]	@ (8001d2c <SysTick_Handler+0x114>)
 8001c3c:	6013      	str	r3, [r2, #0]
	  counter_4ms %= 10000;
 8001c3e:	4b3b      	ldr	r3, [pc, #236]	@ (8001d2c <SysTick_Handler+0x114>)
 8001c40:	681a      	ldr	r2, [r3, #0]
 8001c42:	4b3b      	ldr	r3, [pc, #236]	@ (8001d30 <SysTick_Handler+0x118>)
 8001c44:	fb83 1302 	smull	r1, r3, r3, r2
 8001c48:	1319      	asrs	r1, r3, #12
 8001c4a:	17d3      	asrs	r3, r2, #31
 8001c4c:	1acb      	subs	r3, r1, r3
 8001c4e:	f242 7110 	movw	r1, #10000	@ 0x2710
 8001c52:	fb01 f303 	mul.w	r3, r1, r3
 8001c56:	1ad3      	subs	r3, r2, r3
 8001c58:	4a34      	ldr	r2, [pc, #208]	@ (8001d2c <SysTick_Handler+0x114>)
 8001c5a:	6013      	str	r3, [r2, #0]
	  counter_ms = 0;
 8001c5c:	4b32      	ldr	r3, [pc, #200]	@ (8001d28 <SysTick_Handler+0x110>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	601a      	str	r2, [r3, #0]
	  close();
 8001c62:	f7ff f983 	bl	8000f6c <close>
	  keep_char(get_char());
 8001c66:	f7ff f87b 	bl	8000d60 <get_char>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7ff fa85 	bl	800117c <keep_char>
  }
  if (flag2 == 0 )
 8001c72:	4b30      	ldr	r3, [pc, #192]	@ (8001d34 <SysTick_Handler+0x11c>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d152      	bne.n	8001d20 <SysTick_Handler+0x108>
  {



	  		HAL_GPIO_WritePin(digport[counter_ms], digpin[counter_ms], GPIO_PIN_SET);
 8001c7a:	4b2b      	ldr	r3, [pc, #172]	@ (8001d28 <SysTick_Handler+0x110>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4a2e      	ldr	r2, [pc, #184]	@ (8001d38 <SysTick_Handler+0x120>)
 8001c80:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001c84:	4b28      	ldr	r3, [pc, #160]	@ (8001d28 <SysTick_Handler+0x110>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a2c      	ldr	r2, [pc, #176]	@ (8001d3c <SysTick_Handler+0x124>)
 8001c8a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001c8e:	2201      	movs	r2, #1
 8001c90:	4619      	mov	r1, r3
 8001c92:	f000 fbab 	bl	80023ec <HAL_GPIO_WritePin>


	  		for (int j = 0; j < 7; ++j)
 8001c96:	2300      	movs	r3, #0
 8001c98:	607b      	str	r3, [r7, #4]
 8001c9a:	e03e      	b.n	8001d1a <SysTick_Handler+0x102>
	  			HAL_GPIO_WritePin(segport[j], segpin[j],codes[expression[end - counter_ms] >= '0' && expression[end - counter_ms]<='9' ? expression[end - counter_ms] - '0' : expression[end - counter_ms] - 'A'+10] & 1<<j ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001c9c:	4a28      	ldr	r2, [pc, #160]	@ (8001d40 <SysTick_Handler+0x128>)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001ca4:	4a27      	ldr	r2, [pc, #156]	@ (8001d44 <SysTick_Handler+0x12c>)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001cac:	4b26      	ldr	r3, [pc, #152]	@ (8001d48 <SysTick_Handler+0x130>)
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	461a      	mov	r2, r3
 8001cb2:	4b1d      	ldr	r3, [pc, #116]	@ (8001d28 <SysTick_Handler+0x110>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	1ad3      	subs	r3, r2, r3
 8001cb8:	4a24      	ldr	r2, [pc, #144]	@ (8001d4c <SysTick_Handler+0x134>)
 8001cba:	5cd3      	ldrb	r3, [r2, r3]
 8001cbc:	2b2f      	cmp	r3, #47	@ 0x2f
 8001cbe:	d913      	bls.n	8001ce8 <SysTick_Handler+0xd0>
 8001cc0:	4b21      	ldr	r3, [pc, #132]	@ (8001d48 <SysTick_Handler+0x130>)
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	461a      	mov	r2, r3
 8001cc6:	4b18      	ldr	r3, [pc, #96]	@ (8001d28 <SysTick_Handler+0x110>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	1ad3      	subs	r3, r2, r3
 8001ccc:	4a1f      	ldr	r2, [pc, #124]	@ (8001d4c <SysTick_Handler+0x134>)
 8001cce:	5cd3      	ldrb	r3, [r2, r3]
 8001cd0:	2b39      	cmp	r3, #57	@ 0x39
 8001cd2:	d809      	bhi.n	8001ce8 <SysTick_Handler+0xd0>
 8001cd4:	4b1c      	ldr	r3, [pc, #112]	@ (8001d48 <SysTick_Handler+0x130>)
 8001cd6:	781b      	ldrb	r3, [r3, #0]
 8001cd8:	461a      	mov	r2, r3
 8001cda:	4b13      	ldr	r3, [pc, #76]	@ (8001d28 <SysTick_Handler+0x110>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	1ad3      	subs	r3, r2, r3
 8001ce0:	4a1a      	ldr	r2, [pc, #104]	@ (8001d4c <SysTick_Handler+0x134>)
 8001ce2:	5cd3      	ldrb	r3, [r2, r3]
 8001ce4:	3b30      	subs	r3, #48	@ 0x30
 8001ce6:	e008      	b.n	8001cfa <SysTick_Handler+0xe2>
 8001ce8:	4b17      	ldr	r3, [pc, #92]	@ (8001d48 <SysTick_Handler+0x130>)
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	461a      	mov	r2, r3
 8001cee:	4b0e      	ldr	r3, [pc, #56]	@ (8001d28 <SysTick_Handler+0x110>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	1ad3      	subs	r3, r2, r3
 8001cf4:	4a15      	ldr	r2, [pc, #84]	@ (8001d4c <SysTick_Handler+0x134>)
 8001cf6:	5cd3      	ldrb	r3, [r2, r3]
 8001cf8:	3b37      	subs	r3, #55	@ 0x37
 8001cfa:	4a15      	ldr	r2, [pc, #84]	@ (8001d50 <SysTick_Handler+0x138>)
 8001cfc:	5cd3      	ldrb	r3, [r2, r3]
 8001cfe:	461a      	mov	r2, r3
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	fa42 f303 	asr.w	r3, r2, r3
 8001d06:	b2db      	uxtb	r3, r3
 8001d08:	f003 0301 	and.w	r3, r3, #1
 8001d0c:	b2db      	uxtb	r3, r3
 8001d0e:	461a      	mov	r2, r3
 8001d10:	f000 fb6c 	bl	80023ec <HAL_GPIO_WritePin>
	  		for (int j = 0; j < 7; ++j)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	3301      	adds	r3, #1
 8001d18:	607b      	str	r3, [r7, #4]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2b06      	cmp	r3, #6
 8001d1e:	ddbd      	ble.n	8001c9c <SysTick_Handler+0x84>


  }

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d20:	bf00      	nop
 8001d22:	3708      	adds	r7, #8
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	200004dc 	.word	0x200004dc
 8001d2c:	200004e0 	.word	0x200004e0
 8001d30:	68db8bad 	.word	0x68db8bad
 8001d34:	200004d8 	.word	0x200004d8
 8001d38:	20000034 	.word	0x20000034
 8001d3c:	20000044 	.word	0x20000044
 8001d40:	2000004c 	.word	0x2000004c
 8001d44:	2000006c 	.word	0x2000006c
 8001d48:	2000011c 	.word	0x2000011c
 8001d4c:	200000b8 	.word	0x200000b8
 8001d50:	2000007c 	.word	0x2000007c

08001d54 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001d58:	4b06      	ldr	r3, [pc, #24]	@ (8001d74 <SystemInit+0x20>)
 8001d5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d5e:	4a05      	ldr	r2, [pc, #20]	@ (8001d74 <SystemInit+0x20>)
 8001d60:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d64:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d68:	bf00      	nop
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr
 8001d72:	bf00      	nop
 8001d74:	e000ed00 	.word	0xe000ed00

08001d78 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001d78:	480d      	ldr	r0, [pc, #52]	@ (8001db0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001d7a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d7c:	f7ff ffea 	bl	8001d54 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d80:	480c      	ldr	r0, [pc, #48]	@ (8001db4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001d82:	490d      	ldr	r1, [pc, #52]	@ (8001db8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d84:	4a0d      	ldr	r2, [pc, #52]	@ (8001dbc <LoopForever+0xe>)
  movs r3, #0
 8001d86:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001d88:	e002      	b.n	8001d90 <LoopCopyDataInit>

08001d8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d8e:	3304      	adds	r3, #4

08001d90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d94:	d3f9      	bcc.n	8001d8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d96:	4a0a      	ldr	r2, [pc, #40]	@ (8001dc0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001d98:	4c0a      	ldr	r4, [pc, #40]	@ (8001dc4 <LoopForever+0x16>)
  movs r3, #0
 8001d9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d9c:	e001      	b.n	8001da2 <LoopFillZerobss>

08001d9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001da0:	3204      	adds	r2, #4

08001da2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001da2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001da4:	d3fb      	bcc.n	8001d9e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001da6:	f001 f8f1 	bl	8002f8c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001daa:	f7ff fdb5 	bl	8001918 <main>

08001dae <LoopForever>:

LoopForever:
    b LoopForever
 8001dae:	e7fe      	b.n	8001dae <LoopForever>
  ldr   r0, =_estack
 8001db0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001db4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001db8:	20000190 	.word	0x20000190
  ldr r2, =_sidata
 8001dbc:	08003ef8 	.word	0x08003ef8
  ldr r2, =_sbss
 8001dc0:	20000190 	.word	0x20000190
  ldr r4, =_ebss
 8001dc4:	20000620 	.word	0x20000620

08001dc8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001dc8:	e7fe      	b.n	8001dc8 <ADC1_2_IRQHandler>

08001dca <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dca:	b580      	push	{r7, lr}
 8001dcc:	b082      	sub	sp, #8
 8001dce:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dd4:	2003      	movs	r0, #3
 8001dd6:	f000 f93d 	bl	8002054 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001dda:	200f      	movs	r0, #15
 8001ddc:	f000 f80e 	bl	8001dfc <HAL_InitTick>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d002      	beq.n	8001dec <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001de6:	2301      	movs	r3, #1
 8001de8:	71fb      	strb	r3, [r7, #7]
 8001dea:	e001      	b.n	8001df0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001dec:	f7ff fec6 	bl	8001b7c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001df0:	79fb      	ldrb	r3, [r7, #7]

}
 8001df2:	4618      	mov	r0, r3
 8001df4:	3708      	adds	r7, #8
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
	...

08001dfc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b084      	sub	sp, #16
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001e04:	2300      	movs	r3, #0
 8001e06:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001e08:	4b16      	ldr	r3, [pc, #88]	@ (8001e64 <HAL_InitTick+0x68>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d022      	beq.n	8001e56 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001e10:	4b15      	ldr	r3, [pc, #84]	@ (8001e68 <HAL_InitTick+0x6c>)
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	4b13      	ldr	r3, [pc, #76]	@ (8001e64 <HAL_InitTick+0x68>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001e1c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001e20:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e24:	4618      	mov	r0, r3
 8001e26:	f000 f93a 	bl	800209e <HAL_SYSTICK_Config>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d10f      	bne.n	8001e50 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2b0f      	cmp	r3, #15
 8001e34:	d809      	bhi.n	8001e4a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e36:	2200      	movs	r2, #0
 8001e38:	6879      	ldr	r1, [r7, #4]
 8001e3a:	f04f 30ff 	mov.w	r0, #4294967295
 8001e3e:	f000 f914 	bl	800206a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e42:	4a0a      	ldr	r2, [pc, #40]	@ (8001e6c <HAL_InitTick+0x70>)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6013      	str	r3, [r2, #0]
 8001e48:	e007      	b.n	8001e5a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	73fb      	strb	r3, [r7, #15]
 8001e4e:	e004      	b.n	8001e5a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001e50:	2301      	movs	r3, #1
 8001e52:	73fb      	strb	r3, [r7, #15]
 8001e54:	e001      	b.n	8001e5a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001e56:	2301      	movs	r3, #1
 8001e58:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001e5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	3710      	adds	r7, #16
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	2000012c 	.word	0x2000012c
 8001e68:	20000124 	.word	0x20000124
 8001e6c:	20000128 	.word	0x20000128

08001e70 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e74:	4b05      	ldr	r3, [pc, #20]	@ (8001e8c <HAL_IncTick+0x1c>)
 8001e76:	681a      	ldr	r2, [r3, #0]
 8001e78:	4b05      	ldr	r3, [pc, #20]	@ (8001e90 <HAL_IncTick+0x20>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4413      	add	r3, r2
 8001e7e:	4a03      	ldr	r2, [pc, #12]	@ (8001e8c <HAL_IncTick+0x1c>)
 8001e80:	6013      	str	r3, [r2, #0]
}
 8001e82:	bf00      	nop
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr
 8001e8c:	200004e4 	.word	0x200004e4
 8001e90:	2000012c 	.word	0x2000012c

08001e94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e94:	b480      	push	{r7}
 8001e96:	af00      	add	r7, sp, #0
  return uwTick;
 8001e98:	4b03      	ldr	r3, [pc, #12]	@ (8001ea8 <HAL_GetTick+0x14>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr
 8001ea6:	bf00      	nop
 8001ea8:	200004e4 	.word	0x200004e4

08001eac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b084      	sub	sp, #16
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001eb4:	f7ff ffee 	bl	8001e94 <HAL_GetTick>
 8001eb8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ec4:	d004      	beq.n	8001ed0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ec6:	4b09      	ldr	r3, [pc, #36]	@ (8001eec <HAL_Delay+0x40>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	68fa      	ldr	r2, [r7, #12]
 8001ecc:	4413      	add	r3, r2
 8001ece:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ed0:	bf00      	nop
 8001ed2:	f7ff ffdf 	bl	8001e94 <HAL_GetTick>
 8001ed6:	4602      	mov	r2, r0
 8001ed8:	68bb      	ldr	r3, [r7, #8]
 8001eda:	1ad3      	subs	r3, r2, r3
 8001edc:	68fa      	ldr	r2, [r7, #12]
 8001ede:	429a      	cmp	r2, r3
 8001ee0:	d8f7      	bhi.n	8001ed2 <HAL_Delay+0x26>
  {
  }
}
 8001ee2:	bf00      	nop
 8001ee4:	bf00      	nop
 8001ee6:	3710      	adds	r7, #16
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	2000012c 	.word	0x2000012c

08001ef0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b085      	sub	sp, #20
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	f003 0307 	and.w	r3, r3, #7
 8001efe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f00:	4b0c      	ldr	r3, [pc, #48]	@ (8001f34 <__NVIC_SetPriorityGrouping+0x44>)
 8001f02:	68db      	ldr	r3, [r3, #12]
 8001f04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f06:	68ba      	ldr	r2, [r7, #8]
 8001f08:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f18:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f22:	4a04      	ldr	r2, [pc, #16]	@ (8001f34 <__NVIC_SetPriorityGrouping+0x44>)
 8001f24:	68bb      	ldr	r3, [r7, #8]
 8001f26:	60d3      	str	r3, [r2, #12]
}
 8001f28:	bf00      	nop
 8001f2a:	3714      	adds	r7, #20
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr
 8001f34:	e000ed00 	.word	0xe000ed00

08001f38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f3c:	4b04      	ldr	r3, [pc, #16]	@ (8001f50 <__NVIC_GetPriorityGrouping+0x18>)
 8001f3e:	68db      	ldr	r3, [r3, #12]
 8001f40:	0a1b      	lsrs	r3, r3, #8
 8001f42:	f003 0307 	and.w	r3, r3, #7
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4e:	4770      	bx	lr
 8001f50:	e000ed00 	.word	0xe000ed00

08001f54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b083      	sub	sp, #12
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	6039      	str	r1, [r7, #0]
 8001f5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	db0a      	blt.n	8001f7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	b2da      	uxtb	r2, r3
 8001f6c:	490c      	ldr	r1, [pc, #48]	@ (8001fa0 <__NVIC_SetPriority+0x4c>)
 8001f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f72:	0112      	lsls	r2, r2, #4
 8001f74:	b2d2      	uxtb	r2, r2
 8001f76:	440b      	add	r3, r1
 8001f78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f7c:	e00a      	b.n	8001f94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	b2da      	uxtb	r2, r3
 8001f82:	4908      	ldr	r1, [pc, #32]	@ (8001fa4 <__NVIC_SetPriority+0x50>)
 8001f84:	79fb      	ldrb	r3, [r7, #7]
 8001f86:	f003 030f 	and.w	r3, r3, #15
 8001f8a:	3b04      	subs	r3, #4
 8001f8c:	0112      	lsls	r2, r2, #4
 8001f8e:	b2d2      	uxtb	r2, r2
 8001f90:	440b      	add	r3, r1
 8001f92:	761a      	strb	r2, [r3, #24]
}
 8001f94:	bf00      	nop
 8001f96:	370c      	adds	r7, #12
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr
 8001fa0:	e000e100 	.word	0xe000e100
 8001fa4:	e000ed00 	.word	0xe000ed00

08001fa8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b089      	sub	sp, #36	@ 0x24
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	60f8      	str	r0, [r7, #12]
 8001fb0:	60b9      	str	r1, [r7, #8]
 8001fb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	f003 0307 	and.w	r3, r3, #7
 8001fba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fbc:	69fb      	ldr	r3, [r7, #28]
 8001fbe:	f1c3 0307 	rsb	r3, r3, #7
 8001fc2:	2b04      	cmp	r3, #4
 8001fc4:	bf28      	it	cs
 8001fc6:	2304      	movcs	r3, #4
 8001fc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fca:	69fb      	ldr	r3, [r7, #28]
 8001fcc:	3304      	adds	r3, #4
 8001fce:	2b06      	cmp	r3, #6
 8001fd0:	d902      	bls.n	8001fd8 <NVIC_EncodePriority+0x30>
 8001fd2:	69fb      	ldr	r3, [r7, #28]
 8001fd4:	3b03      	subs	r3, #3
 8001fd6:	e000      	b.n	8001fda <NVIC_EncodePriority+0x32>
 8001fd8:	2300      	movs	r3, #0
 8001fda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fdc:	f04f 32ff 	mov.w	r2, #4294967295
 8001fe0:	69bb      	ldr	r3, [r7, #24]
 8001fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe6:	43da      	mvns	r2, r3
 8001fe8:	68bb      	ldr	r3, [r7, #8]
 8001fea:	401a      	ands	r2, r3
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ff0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	fa01 f303 	lsl.w	r3, r1, r3
 8001ffa:	43d9      	mvns	r1, r3
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002000:	4313      	orrs	r3, r2
         );
}
 8002002:	4618      	mov	r0, r3
 8002004:	3724      	adds	r7, #36	@ 0x24
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr
	...

08002010 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	3b01      	subs	r3, #1
 800201c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002020:	d301      	bcc.n	8002026 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002022:	2301      	movs	r3, #1
 8002024:	e00f      	b.n	8002046 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002026:	4a0a      	ldr	r2, [pc, #40]	@ (8002050 <SysTick_Config+0x40>)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	3b01      	subs	r3, #1
 800202c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800202e:	210f      	movs	r1, #15
 8002030:	f04f 30ff 	mov.w	r0, #4294967295
 8002034:	f7ff ff8e 	bl	8001f54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002038:	4b05      	ldr	r3, [pc, #20]	@ (8002050 <SysTick_Config+0x40>)
 800203a:	2200      	movs	r2, #0
 800203c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800203e:	4b04      	ldr	r3, [pc, #16]	@ (8002050 <SysTick_Config+0x40>)
 8002040:	2207      	movs	r2, #7
 8002042:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002044:	2300      	movs	r3, #0
}
 8002046:	4618      	mov	r0, r3
 8002048:	3708      	adds	r7, #8
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	e000e010 	.word	0xe000e010

08002054 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800205c:	6878      	ldr	r0, [r7, #4]
 800205e:	f7ff ff47 	bl	8001ef0 <__NVIC_SetPriorityGrouping>
}
 8002062:	bf00      	nop
 8002064:	3708      	adds	r7, #8
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}

0800206a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800206a:	b580      	push	{r7, lr}
 800206c:	b086      	sub	sp, #24
 800206e:	af00      	add	r7, sp, #0
 8002070:	4603      	mov	r3, r0
 8002072:	60b9      	str	r1, [r7, #8]
 8002074:	607a      	str	r2, [r7, #4]
 8002076:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002078:	f7ff ff5e 	bl	8001f38 <__NVIC_GetPriorityGrouping>
 800207c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800207e:	687a      	ldr	r2, [r7, #4]
 8002080:	68b9      	ldr	r1, [r7, #8]
 8002082:	6978      	ldr	r0, [r7, #20]
 8002084:	f7ff ff90 	bl	8001fa8 <NVIC_EncodePriority>
 8002088:	4602      	mov	r2, r0
 800208a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800208e:	4611      	mov	r1, r2
 8002090:	4618      	mov	r0, r3
 8002092:	f7ff ff5f 	bl	8001f54 <__NVIC_SetPriority>
}
 8002096:	bf00      	nop
 8002098:	3718      	adds	r7, #24
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}

0800209e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800209e:	b580      	push	{r7, lr}
 80020a0:	b082      	sub	sp, #8
 80020a2:	af00      	add	r7, sp, #0
 80020a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f7ff ffb2 	bl	8002010 <SysTick_Config>
 80020ac:	4603      	mov	r3, r0
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	3708      	adds	r7, #8
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
	...

080020b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b087      	sub	sp, #28
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
 80020c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80020c2:	2300      	movs	r3, #0
 80020c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80020c6:	e15a      	b.n	800237e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	2101      	movs	r1, #1
 80020ce:	697b      	ldr	r3, [r7, #20]
 80020d0:	fa01 f303 	lsl.w	r3, r1, r3
 80020d4:	4013      	ands	r3, r2
 80020d6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	f000 814c 	beq.w	8002378 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	f003 0303 	and.w	r3, r3, #3
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	d005      	beq.n	80020f8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80020f4:	2b02      	cmp	r3, #2
 80020f6:	d130      	bne.n	800215a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	689b      	ldr	r3, [r3, #8]
 80020fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	005b      	lsls	r3, r3, #1
 8002102:	2203      	movs	r2, #3
 8002104:	fa02 f303 	lsl.w	r3, r2, r3
 8002108:	43db      	mvns	r3, r3
 800210a:	693a      	ldr	r2, [r7, #16]
 800210c:	4013      	ands	r3, r2
 800210e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	68da      	ldr	r2, [r3, #12]
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	005b      	lsls	r3, r3, #1
 8002118:	fa02 f303 	lsl.w	r3, r2, r3
 800211c:	693a      	ldr	r2, [r7, #16]
 800211e:	4313      	orrs	r3, r2
 8002120:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	693a      	ldr	r2, [r7, #16]
 8002126:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800212e:	2201      	movs	r2, #1
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	fa02 f303 	lsl.w	r3, r2, r3
 8002136:	43db      	mvns	r3, r3
 8002138:	693a      	ldr	r2, [r7, #16]
 800213a:	4013      	ands	r3, r2
 800213c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	091b      	lsrs	r3, r3, #4
 8002144:	f003 0201 	and.w	r2, r3, #1
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	fa02 f303 	lsl.w	r3, r2, r3
 800214e:	693a      	ldr	r2, [r7, #16]
 8002150:	4313      	orrs	r3, r2
 8002152:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	693a      	ldr	r2, [r7, #16]
 8002158:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	f003 0303 	and.w	r3, r3, #3
 8002162:	2b03      	cmp	r3, #3
 8002164:	d017      	beq.n	8002196 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	68db      	ldr	r3, [r3, #12]
 800216a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	005b      	lsls	r3, r3, #1
 8002170:	2203      	movs	r2, #3
 8002172:	fa02 f303 	lsl.w	r3, r2, r3
 8002176:	43db      	mvns	r3, r3
 8002178:	693a      	ldr	r2, [r7, #16]
 800217a:	4013      	ands	r3, r2
 800217c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	689a      	ldr	r2, [r3, #8]
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	005b      	lsls	r3, r3, #1
 8002186:	fa02 f303 	lsl.w	r3, r2, r3
 800218a:	693a      	ldr	r2, [r7, #16]
 800218c:	4313      	orrs	r3, r2
 800218e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	693a      	ldr	r2, [r7, #16]
 8002194:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	f003 0303 	and.w	r3, r3, #3
 800219e:	2b02      	cmp	r3, #2
 80021a0:	d123      	bne.n	80021ea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	08da      	lsrs	r2, r3, #3
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	3208      	adds	r2, #8
 80021aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021ae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80021b0:	697b      	ldr	r3, [r7, #20]
 80021b2:	f003 0307 	and.w	r3, r3, #7
 80021b6:	009b      	lsls	r3, r3, #2
 80021b8:	220f      	movs	r2, #15
 80021ba:	fa02 f303 	lsl.w	r3, r2, r3
 80021be:	43db      	mvns	r3, r3
 80021c0:	693a      	ldr	r2, [r7, #16]
 80021c2:	4013      	ands	r3, r2
 80021c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	691a      	ldr	r2, [r3, #16]
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	f003 0307 	and.w	r3, r3, #7
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	fa02 f303 	lsl.w	r3, r2, r3
 80021d6:	693a      	ldr	r2, [r7, #16]
 80021d8:	4313      	orrs	r3, r2
 80021da:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	08da      	lsrs	r2, r3, #3
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	3208      	adds	r2, #8
 80021e4:	6939      	ldr	r1, [r7, #16]
 80021e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	005b      	lsls	r3, r3, #1
 80021f4:	2203      	movs	r2, #3
 80021f6:	fa02 f303 	lsl.w	r3, r2, r3
 80021fa:	43db      	mvns	r3, r3
 80021fc:	693a      	ldr	r2, [r7, #16]
 80021fe:	4013      	ands	r3, r2
 8002200:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	f003 0203 	and.w	r2, r3, #3
 800220a:	697b      	ldr	r3, [r7, #20]
 800220c:	005b      	lsls	r3, r3, #1
 800220e:	fa02 f303 	lsl.w	r3, r2, r3
 8002212:	693a      	ldr	r2, [r7, #16]
 8002214:	4313      	orrs	r3, r2
 8002216:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	693a      	ldr	r2, [r7, #16]
 800221c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002226:	2b00      	cmp	r3, #0
 8002228:	f000 80a6 	beq.w	8002378 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800222c:	4b5b      	ldr	r3, [pc, #364]	@ (800239c <HAL_GPIO_Init+0x2e4>)
 800222e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002230:	4a5a      	ldr	r2, [pc, #360]	@ (800239c <HAL_GPIO_Init+0x2e4>)
 8002232:	f043 0301 	orr.w	r3, r3, #1
 8002236:	6613      	str	r3, [r2, #96]	@ 0x60
 8002238:	4b58      	ldr	r3, [pc, #352]	@ (800239c <HAL_GPIO_Init+0x2e4>)
 800223a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800223c:	f003 0301 	and.w	r3, r3, #1
 8002240:	60bb      	str	r3, [r7, #8]
 8002242:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002244:	4a56      	ldr	r2, [pc, #344]	@ (80023a0 <HAL_GPIO_Init+0x2e8>)
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	089b      	lsrs	r3, r3, #2
 800224a:	3302      	adds	r3, #2
 800224c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002250:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002252:	697b      	ldr	r3, [r7, #20]
 8002254:	f003 0303 	and.w	r3, r3, #3
 8002258:	009b      	lsls	r3, r3, #2
 800225a:	220f      	movs	r2, #15
 800225c:	fa02 f303 	lsl.w	r3, r2, r3
 8002260:	43db      	mvns	r3, r3
 8002262:	693a      	ldr	r2, [r7, #16]
 8002264:	4013      	ands	r3, r2
 8002266:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800226e:	d01f      	beq.n	80022b0 <HAL_GPIO_Init+0x1f8>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	4a4c      	ldr	r2, [pc, #304]	@ (80023a4 <HAL_GPIO_Init+0x2ec>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d019      	beq.n	80022ac <HAL_GPIO_Init+0x1f4>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	4a4b      	ldr	r2, [pc, #300]	@ (80023a8 <HAL_GPIO_Init+0x2f0>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d013      	beq.n	80022a8 <HAL_GPIO_Init+0x1f0>
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	4a4a      	ldr	r2, [pc, #296]	@ (80023ac <HAL_GPIO_Init+0x2f4>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d00d      	beq.n	80022a4 <HAL_GPIO_Init+0x1ec>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	4a49      	ldr	r2, [pc, #292]	@ (80023b0 <HAL_GPIO_Init+0x2f8>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d007      	beq.n	80022a0 <HAL_GPIO_Init+0x1e8>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	4a48      	ldr	r2, [pc, #288]	@ (80023b4 <HAL_GPIO_Init+0x2fc>)
 8002294:	4293      	cmp	r3, r2
 8002296:	d101      	bne.n	800229c <HAL_GPIO_Init+0x1e4>
 8002298:	2305      	movs	r3, #5
 800229a:	e00a      	b.n	80022b2 <HAL_GPIO_Init+0x1fa>
 800229c:	2306      	movs	r3, #6
 800229e:	e008      	b.n	80022b2 <HAL_GPIO_Init+0x1fa>
 80022a0:	2304      	movs	r3, #4
 80022a2:	e006      	b.n	80022b2 <HAL_GPIO_Init+0x1fa>
 80022a4:	2303      	movs	r3, #3
 80022a6:	e004      	b.n	80022b2 <HAL_GPIO_Init+0x1fa>
 80022a8:	2302      	movs	r3, #2
 80022aa:	e002      	b.n	80022b2 <HAL_GPIO_Init+0x1fa>
 80022ac:	2301      	movs	r3, #1
 80022ae:	e000      	b.n	80022b2 <HAL_GPIO_Init+0x1fa>
 80022b0:	2300      	movs	r3, #0
 80022b2:	697a      	ldr	r2, [r7, #20]
 80022b4:	f002 0203 	and.w	r2, r2, #3
 80022b8:	0092      	lsls	r2, r2, #2
 80022ba:	4093      	lsls	r3, r2
 80022bc:	693a      	ldr	r2, [r7, #16]
 80022be:	4313      	orrs	r3, r2
 80022c0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80022c2:	4937      	ldr	r1, [pc, #220]	@ (80023a0 <HAL_GPIO_Init+0x2e8>)
 80022c4:	697b      	ldr	r3, [r7, #20]
 80022c6:	089b      	lsrs	r3, r3, #2
 80022c8:	3302      	adds	r3, #2
 80022ca:	693a      	ldr	r2, [r7, #16]
 80022cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80022d0:	4b39      	ldr	r3, [pc, #228]	@ (80023b8 <HAL_GPIO_Init+0x300>)
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	43db      	mvns	r3, r3
 80022da:	693a      	ldr	r2, [r7, #16]
 80022dc:	4013      	ands	r3, r2
 80022de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d003      	beq.n	80022f4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80022ec:	693a      	ldr	r2, [r7, #16]
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	4313      	orrs	r3, r2
 80022f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80022f4:	4a30      	ldr	r2, [pc, #192]	@ (80023b8 <HAL_GPIO_Init+0x300>)
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80022fa:	4b2f      	ldr	r3, [pc, #188]	@ (80023b8 <HAL_GPIO_Init+0x300>)
 80022fc:	68db      	ldr	r3, [r3, #12]
 80022fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	43db      	mvns	r3, r3
 8002304:	693a      	ldr	r2, [r7, #16]
 8002306:	4013      	ands	r3, r2
 8002308:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002312:	2b00      	cmp	r3, #0
 8002314:	d003      	beq.n	800231e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002316:	693a      	ldr	r2, [r7, #16]
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	4313      	orrs	r3, r2
 800231c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800231e:	4a26      	ldr	r2, [pc, #152]	@ (80023b8 <HAL_GPIO_Init+0x300>)
 8002320:	693b      	ldr	r3, [r7, #16]
 8002322:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002324:	4b24      	ldr	r3, [pc, #144]	@ (80023b8 <HAL_GPIO_Init+0x300>)
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	43db      	mvns	r3, r3
 800232e:	693a      	ldr	r2, [r7, #16]
 8002330:	4013      	ands	r3, r2
 8002332:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800233c:	2b00      	cmp	r3, #0
 800233e:	d003      	beq.n	8002348 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002340:	693a      	ldr	r2, [r7, #16]
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	4313      	orrs	r3, r2
 8002346:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002348:	4a1b      	ldr	r2, [pc, #108]	@ (80023b8 <HAL_GPIO_Init+0x300>)
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800234e:	4b1a      	ldr	r3, [pc, #104]	@ (80023b8 <HAL_GPIO_Init+0x300>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	43db      	mvns	r3, r3
 8002358:	693a      	ldr	r2, [r7, #16]
 800235a:	4013      	ands	r3, r2
 800235c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002366:	2b00      	cmp	r3, #0
 8002368:	d003      	beq.n	8002372 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800236a:	693a      	ldr	r2, [r7, #16]
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	4313      	orrs	r3, r2
 8002370:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002372:	4a11      	ldr	r2, [pc, #68]	@ (80023b8 <HAL_GPIO_Init+0x300>)
 8002374:	693b      	ldr	r3, [r7, #16]
 8002376:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	3301      	adds	r3, #1
 800237c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	fa22 f303 	lsr.w	r3, r2, r3
 8002388:	2b00      	cmp	r3, #0
 800238a:	f47f ae9d 	bne.w	80020c8 <HAL_GPIO_Init+0x10>
  }
}
 800238e:	bf00      	nop
 8002390:	bf00      	nop
 8002392:	371c      	adds	r7, #28
 8002394:	46bd      	mov	sp, r7
 8002396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239a:	4770      	bx	lr
 800239c:	40021000 	.word	0x40021000
 80023a0:	40010000 	.word	0x40010000
 80023a4:	48000400 	.word	0x48000400
 80023a8:	48000800 	.word	0x48000800
 80023ac:	48000c00 	.word	0x48000c00
 80023b0:	48001000 	.word	0x48001000
 80023b4:	48001400 	.word	0x48001400
 80023b8:	40010400 	.word	0x40010400

080023bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80023bc:	b480      	push	{r7}
 80023be:	b085      	sub	sp, #20
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
 80023c4:	460b      	mov	r3, r1
 80023c6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	691a      	ldr	r2, [r3, #16]
 80023cc:	887b      	ldrh	r3, [r7, #2]
 80023ce:	4013      	ands	r3, r2
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d002      	beq.n	80023da <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80023d4:	2301      	movs	r3, #1
 80023d6:	73fb      	strb	r3, [r7, #15]
 80023d8:	e001      	b.n	80023de <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80023da:	2300      	movs	r3, #0
 80023dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80023de:	7bfb      	ldrb	r3, [r7, #15]
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	3714      	adds	r7, #20
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr

080023ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b083      	sub	sp, #12
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
 80023f4:	460b      	mov	r3, r1
 80023f6:	807b      	strh	r3, [r7, #2]
 80023f8:	4613      	mov	r3, r2
 80023fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80023fc:	787b      	ldrb	r3, [r7, #1]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d003      	beq.n	800240a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002402:	887a      	ldrh	r2, [r7, #2]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002408:	e002      	b.n	8002410 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800240a:	887a      	ldrh	r2, [r7, #2]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002410:	bf00      	nop
 8002412:	370c      	adds	r7, #12
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr

0800241c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800241c:	b480      	push	{r7}
 800241e:	b085      	sub	sp, #20
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d141      	bne.n	80024ae <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800242a:	4b4b      	ldr	r3, [pc, #300]	@ (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002432:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002436:	d131      	bne.n	800249c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002438:	4b47      	ldr	r3, [pc, #284]	@ (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800243a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800243e:	4a46      	ldr	r2, [pc, #280]	@ (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002440:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002444:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002448:	4b43      	ldr	r3, [pc, #268]	@ (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002450:	4a41      	ldr	r2, [pc, #260]	@ (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002452:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002456:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002458:	4b40      	ldr	r3, [pc, #256]	@ (800255c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	2232      	movs	r2, #50	@ 0x32
 800245e:	fb02 f303 	mul.w	r3, r2, r3
 8002462:	4a3f      	ldr	r2, [pc, #252]	@ (8002560 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002464:	fba2 2303 	umull	r2, r3, r2, r3
 8002468:	0c9b      	lsrs	r3, r3, #18
 800246a:	3301      	adds	r3, #1
 800246c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800246e:	e002      	b.n	8002476 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	3b01      	subs	r3, #1
 8002474:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002476:	4b38      	ldr	r3, [pc, #224]	@ (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002478:	695b      	ldr	r3, [r3, #20]
 800247a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800247e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002482:	d102      	bne.n	800248a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d1f2      	bne.n	8002470 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800248a:	4b33      	ldr	r3, [pc, #204]	@ (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800248c:	695b      	ldr	r3, [r3, #20]
 800248e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002492:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002496:	d158      	bne.n	800254a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002498:	2303      	movs	r3, #3
 800249a:	e057      	b.n	800254c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800249c:	4b2e      	ldr	r3, [pc, #184]	@ (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800249e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80024a2:	4a2d      	ldr	r2, [pc, #180]	@ (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80024a8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80024ac:	e04d      	b.n	800254a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80024b4:	d141      	bne.n	800253a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80024b6:	4b28      	ldr	r3, [pc, #160]	@ (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80024be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80024c2:	d131      	bne.n	8002528 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80024c4:	4b24      	ldr	r3, [pc, #144]	@ (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80024ca:	4a23      	ldr	r2, [pc, #140]	@ (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024d0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80024d4:	4b20      	ldr	r3, [pc, #128]	@ (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80024dc:	4a1e      	ldr	r2, [pc, #120]	@ (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80024e2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80024e4:	4b1d      	ldr	r3, [pc, #116]	@ (800255c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	2232      	movs	r2, #50	@ 0x32
 80024ea:	fb02 f303 	mul.w	r3, r2, r3
 80024ee:	4a1c      	ldr	r2, [pc, #112]	@ (8002560 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80024f0:	fba2 2303 	umull	r2, r3, r2, r3
 80024f4:	0c9b      	lsrs	r3, r3, #18
 80024f6:	3301      	adds	r3, #1
 80024f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80024fa:	e002      	b.n	8002502 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	3b01      	subs	r3, #1
 8002500:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002502:	4b15      	ldr	r3, [pc, #84]	@ (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002504:	695b      	ldr	r3, [r3, #20]
 8002506:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800250a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800250e:	d102      	bne.n	8002516 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d1f2      	bne.n	80024fc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002516:	4b10      	ldr	r3, [pc, #64]	@ (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002518:	695b      	ldr	r3, [r3, #20]
 800251a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800251e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002522:	d112      	bne.n	800254a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002524:	2303      	movs	r3, #3
 8002526:	e011      	b.n	800254c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002528:	4b0b      	ldr	r3, [pc, #44]	@ (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800252a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800252e:	4a0a      	ldr	r2, [pc, #40]	@ (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002530:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002534:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002538:	e007      	b.n	800254a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800253a:	4b07      	ldr	r3, [pc, #28]	@ (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002542:	4a05      	ldr	r2, [pc, #20]	@ (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002544:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002548:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800254a:	2300      	movs	r3, #0
}
 800254c:	4618      	mov	r0, r3
 800254e:	3714      	adds	r7, #20
 8002550:	46bd      	mov	sp, r7
 8002552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002556:	4770      	bx	lr
 8002558:	40007000 	.word	0x40007000
 800255c:	20000124 	.word	0x20000124
 8002560:	431bde83 	.word	0x431bde83

08002564 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002568:	4b05      	ldr	r3, [pc, #20]	@ (8002580 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	4a04      	ldr	r2, [pc, #16]	@ (8002580 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800256e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002572:	6093      	str	r3, [r2, #8]
}
 8002574:	bf00      	nop
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr
 800257e:	bf00      	nop
 8002580:	40007000 	.word	0x40007000

08002584 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b088      	sub	sp, #32
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d101      	bne.n	8002596 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002592:	2301      	movs	r3, #1
 8002594:	e2fe      	b.n	8002b94 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f003 0301 	and.w	r3, r3, #1
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d075      	beq.n	800268e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025a2:	4b97      	ldr	r3, [pc, #604]	@ (8002800 <HAL_RCC_OscConfig+0x27c>)
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	f003 030c 	and.w	r3, r3, #12
 80025aa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80025ac:	4b94      	ldr	r3, [pc, #592]	@ (8002800 <HAL_RCC_OscConfig+0x27c>)
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	f003 0303 	and.w	r3, r3, #3
 80025b4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80025b6:	69bb      	ldr	r3, [r7, #24]
 80025b8:	2b0c      	cmp	r3, #12
 80025ba:	d102      	bne.n	80025c2 <HAL_RCC_OscConfig+0x3e>
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	2b03      	cmp	r3, #3
 80025c0:	d002      	beq.n	80025c8 <HAL_RCC_OscConfig+0x44>
 80025c2:	69bb      	ldr	r3, [r7, #24]
 80025c4:	2b08      	cmp	r3, #8
 80025c6:	d10b      	bne.n	80025e0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025c8:	4b8d      	ldr	r3, [pc, #564]	@ (8002800 <HAL_RCC_OscConfig+0x27c>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d05b      	beq.n	800268c <HAL_RCC_OscConfig+0x108>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d157      	bne.n	800268c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	e2d9      	b.n	8002b94 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025e8:	d106      	bne.n	80025f8 <HAL_RCC_OscConfig+0x74>
 80025ea:	4b85      	ldr	r3, [pc, #532]	@ (8002800 <HAL_RCC_OscConfig+0x27c>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a84      	ldr	r2, [pc, #528]	@ (8002800 <HAL_RCC_OscConfig+0x27c>)
 80025f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025f4:	6013      	str	r3, [r2, #0]
 80025f6:	e01d      	b.n	8002634 <HAL_RCC_OscConfig+0xb0>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002600:	d10c      	bne.n	800261c <HAL_RCC_OscConfig+0x98>
 8002602:	4b7f      	ldr	r3, [pc, #508]	@ (8002800 <HAL_RCC_OscConfig+0x27c>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a7e      	ldr	r2, [pc, #504]	@ (8002800 <HAL_RCC_OscConfig+0x27c>)
 8002608:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800260c:	6013      	str	r3, [r2, #0]
 800260e:	4b7c      	ldr	r3, [pc, #496]	@ (8002800 <HAL_RCC_OscConfig+0x27c>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a7b      	ldr	r2, [pc, #492]	@ (8002800 <HAL_RCC_OscConfig+0x27c>)
 8002614:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002618:	6013      	str	r3, [r2, #0]
 800261a:	e00b      	b.n	8002634 <HAL_RCC_OscConfig+0xb0>
 800261c:	4b78      	ldr	r3, [pc, #480]	@ (8002800 <HAL_RCC_OscConfig+0x27c>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a77      	ldr	r2, [pc, #476]	@ (8002800 <HAL_RCC_OscConfig+0x27c>)
 8002622:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002626:	6013      	str	r3, [r2, #0]
 8002628:	4b75      	ldr	r3, [pc, #468]	@ (8002800 <HAL_RCC_OscConfig+0x27c>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a74      	ldr	r2, [pc, #464]	@ (8002800 <HAL_RCC_OscConfig+0x27c>)
 800262e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002632:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d013      	beq.n	8002664 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800263c:	f7ff fc2a 	bl	8001e94 <HAL_GetTick>
 8002640:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002642:	e008      	b.n	8002656 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002644:	f7ff fc26 	bl	8001e94 <HAL_GetTick>
 8002648:	4602      	mov	r2, r0
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	2b64      	cmp	r3, #100	@ 0x64
 8002650:	d901      	bls.n	8002656 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002652:	2303      	movs	r3, #3
 8002654:	e29e      	b.n	8002b94 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002656:	4b6a      	ldr	r3, [pc, #424]	@ (8002800 <HAL_RCC_OscConfig+0x27c>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800265e:	2b00      	cmp	r3, #0
 8002660:	d0f0      	beq.n	8002644 <HAL_RCC_OscConfig+0xc0>
 8002662:	e014      	b.n	800268e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002664:	f7ff fc16 	bl	8001e94 <HAL_GetTick>
 8002668:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800266a:	e008      	b.n	800267e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800266c:	f7ff fc12 	bl	8001e94 <HAL_GetTick>
 8002670:	4602      	mov	r2, r0
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	1ad3      	subs	r3, r2, r3
 8002676:	2b64      	cmp	r3, #100	@ 0x64
 8002678:	d901      	bls.n	800267e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800267a:	2303      	movs	r3, #3
 800267c:	e28a      	b.n	8002b94 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800267e:	4b60      	ldr	r3, [pc, #384]	@ (8002800 <HAL_RCC_OscConfig+0x27c>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002686:	2b00      	cmp	r3, #0
 8002688:	d1f0      	bne.n	800266c <HAL_RCC_OscConfig+0xe8>
 800268a:	e000      	b.n	800268e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800268c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f003 0302 	and.w	r3, r3, #2
 8002696:	2b00      	cmp	r3, #0
 8002698:	d075      	beq.n	8002786 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800269a:	4b59      	ldr	r3, [pc, #356]	@ (8002800 <HAL_RCC_OscConfig+0x27c>)
 800269c:	689b      	ldr	r3, [r3, #8]
 800269e:	f003 030c 	and.w	r3, r3, #12
 80026a2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026a4:	4b56      	ldr	r3, [pc, #344]	@ (8002800 <HAL_RCC_OscConfig+0x27c>)
 80026a6:	68db      	ldr	r3, [r3, #12]
 80026a8:	f003 0303 	and.w	r3, r3, #3
 80026ac:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80026ae:	69bb      	ldr	r3, [r7, #24]
 80026b0:	2b0c      	cmp	r3, #12
 80026b2:	d102      	bne.n	80026ba <HAL_RCC_OscConfig+0x136>
 80026b4:	697b      	ldr	r3, [r7, #20]
 80026b6:	2b02      	cmp	r3, #2
 80026b8:	d002      	beq.n	80026c0 <HAL_RCC_OscConfig+0x13c>
 80026ba:	69bb      	ldr	r3, [r7, #24]
 80026bc:	2b04      	cmp	r3, #4
 80026be:	d11f      	bne.n	8002700 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80026c0:	4b4f      	ldr	r3, [pc, #316]	@ (8002800 <HAL_RCC_OscConfig+0x27c>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d005      	beq.n	80026d8 <HAL_RCC_OscConfig+0x154>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d101      	bne.n	80026d8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80026d4:	2301      	movs	r3, #1
 80026d6:	e25d      	b.n	8002b94 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026d8:	4b49      	ldr	r3, [pc, #292]	@ (8002800 <HAL_RCC_OscConfig+0x27c>)
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	691b      	ldr	r3, [r3, #16]
 80026e4:	061b      	lsls	r3, r3, #24
 80026e6:	4946      	ldr	r1, [pc, #280]	@ (8002800 <HAL_RCC_OscConfig+0x27c>)
 80026e8:	4313      	orrs	r3, r2
 80026ea:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80026ec:	4b45      	ldr	r3, [pc, #276]	@ (8002804 <HAL_RCC_OscConfig+0x280>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4618      	mov	r0, r3
 80026f2:	f7ff fb83 	bl	8001dfc <HAL_InitTick>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d043      	beq.n	8002784 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	e249      	b.n	8002b94 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	68db      	ldr	r3, [r3, #12]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d023      	beq.n	8002750 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002708:	4b3d      	ldr	r3, [pc, #244]	@ (8002800 <HAL_RCC_OscConfig+0x27c>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a3c      	ldr	r2, [pc, #240]	@ (8002800 <HAL_RCC_OscConfig+0x27c>)
 800270e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002712:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002714:	f7ff fbbe 	bl	8001e94 <HAL_GetTick>
 8002718:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800271a:	e008      	b.n	800272e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800271c:	f7ff fbba 	bl	8001e94 <HAL_GetTick>
 8002720:	4602      	mov	r2, r0
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	1ad3      	subs	r3, r2, r3
 8002726:	2b02      	cmp	r3, #2
 8002728:	d901      	bls.n	800272e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800272a:	2303      	movs	r3, #3
 800272c:	e232      	b.n	8002b94 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800272e:	4b34      	ldr	r3, [pc, #208]	@ (8002800 <HAL_RCC_OscConfig+0x27c>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002736:	2b00      	cmp	r3, #0
 8002738:	d0f0      	beq.n	800271c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800273a:	4b31      	ldr	r3, [pc, #196]	@ (8002800 <HAL_RCC_OscConfig+0x27c>)
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	691b      	ldr	r3, [r3, #16]
 8002746:	061b      	lsls	r3, r3, #24
 8002748:	492d      	ldr	r1, [pc, #180]	@ (8002800 <HAL_RCC_OscConfig+0x27c>)
 800274a:	4313      	orrs	r3, r2
 800274c:	604b      	str	r3, [r1, #4]
 800274e:	e01a      	b.n	8002786 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002750:	4b2b      	ldr	r3, [pc, #172]	@ (8002800 <HAL_RCC_OscConfig+0x27c>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a2a      	ldr	r2, [pc, #168]	@ (8002800 <HAL_RCC_OscConfig+0x27c>)
 8002756:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800275a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800275c:	f7ff fb9a 	bl	8001e94 <HAL_GetTick>
 8002760:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002762:	e008      	b.n	8002776 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002764:	f7ff fb96 	bl	8001e94 <HAL_GetTick>
 8002768:	4602      	mov	r2, r0
 800276a:	693b      	ldr	r3, [r7, #16]
 800276c:	1ad3      	subs	r3, r2, r3
 800276e:	2b02      	cmp	r3, #2
 8002770:	d901      	bls.n	8002776 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002772:	2303      	movs	r3, #3
 8002774:	e20e      	b.n	8002b94 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002776:	4b22      	ldr	r3, [pc, #136]	@ (8002800 <HAL_RCC_OscConfig+0x27c>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800277e:	2b00      	cmp	r3, #0
 8002780:	d1f0      	bne.n	8002764 <HAL_RCC_OscConfig+0x1e0>
 8002782:	e000      	b.n	8002786 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002784:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0308 	and.w	r3, r3, #8
 800278e:	2b00      	cmp	r3, #0
 8002790:	d041      	beq.n	8002816 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	695b      	ldr	r3, [r3, #20]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d01c      	beq.n	80027d4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800279a:	4b19      	ldr	r3, [pc, #100]	@ (8002800 <HAL_RCC_OscConfig+0x27c>)
 800279c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027a0:	4a17      	ldr	r2, [pc, #92]	@ (8002800 <HAL_RCC_OscConfig+0x27c>)
 80027a2:	f043 0301 	orr.w	r3, r3, #1
 80027a6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027aa:	f7ff fb73 	bl	8001e94 <HAL_GetTick>
 80027ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80027b0:	e008      	b.n	80027c4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027b2:	f7ff fb6f 	bl	8001e94 <HAL_GetTick>
 80027b6:	4602      	mov	r2, r0
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	1ad3      	subs	r3, r2, r3
 80027bc:	2b02      	cmp	r3, #2
 80027be:	d901      	bls.n	80027c4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80027c0:	2303      	movs	r3, #3
 80027c2:	e1e7      	b.n	8002b94 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80027c4:	4b0e      	ldr	r3, [pc, #56]	@ (8002800 <HAL_RCC_OscConfig+0x27c>)
 80027c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027ca:	f003 0302 	and.w	r3, r3, #2
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d0ef      	beq.n	80027b2 <HAL_RCC_OscConfig+0x22e>
 80027d2:	e020      	b.n	8002816 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027d4:	4b0a      	ldr	r3, [pc, #40]	@ (8002800 <HAL_RCC_OscConfig+0x27c>)
 80027d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027da:	4a09      	ldr	r2, [pc, #36]	@ (8002800 <HAL_RCC_OscConfig+0x27c>)
 80027dc:	f023 0301 	bic.w	r3, r3, #1
 80027e0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027e4:	f7ff fb56 	bl	8001e94 <HAL_GetTick>
 80027e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80027ea:	e00d      	b.n	8002808 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027ec:	f7ff fb52 	bl	8001e94 <HAL_GetTick>
 80027f0:	4602      	mov	r2, r0
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	1ad3      	subs	r3, r2, r3
 80027f6:	2b02      	cmp	r3, #2
 80027f8:	d906      	bls.n	8002808 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80027fa:	2303      	movs	r3, #3
 80027fc:	e1ca      	b.n	8002b94 <HAL_RCC_OscConfig+0x610>
 80027fe:	bf00      	nop
 8002800:	40021000 	.word	0x40021000
 8002804:	20000128 	.word	0x20000128
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002808:	4b8c      	ldr	r3, [pc, #560]	@ (8002a3c <HAL_RCC_OscConfig+0x4b8>)
 800280a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800280e:	f003 0302 	and.w	r3, r3, #2
 8002812:	2b00      	cmp	r3, #0
 8002814:	d1ea      	bne.n	80027ec <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 0304 	and.w	r3, r3, #4
 800281e:	2b00      	cmp	r3, #0
 8002820:	f000 80a6 	beq.w	8002970 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002824:	2300      	movs	r3, #0
 8002826:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002828:	4b84      	ldr	r3, [pc, #528]	@ (8002a3c <HAL_RCC_OscConfig+0x4b8>)
 800282a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800282c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002830:	2b00      	cmp	r3, #0
 8002832:	d101      	bne.n	8002838 <HAL_RCC_OscConfig+0x2b4>
 8002834:	2301      	movs	r3, #1
 8002836:	e000      	b.n	800283a <HAL_RCC_OscConfig+0x2b6>
 8002838:	2300      	movs	r3, #0
 800283a:	2b00      	cmp	r3, #0
 800283c:	d00d      	beq.n	800285a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800283e:	4b7f      	ldr	r3, [pc, #508]	@ (8002a3c <HAL_RCC_OscConfig+0x4b8>)
 8002840:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002842:	4a7e      	ldr	r2, [pc, #504]	@ (8002a3c <HAL_RCC_OscConfig+0x4b8>)
 8002844:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002848:	6593      	str	r3, [r2, #88]	@ 0x58
 800284a:	4b7c      	ldr	r3, [pc, #496]	@ (8002a3c <HAL_RCC_OscConfig+0x4b8>)
 800284c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800284e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002852:	60fb      	str	r3, [r7, #12]
 8002854:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002856:	2301      	movs	r3, #1
 8002858:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800285a:	4b79      	ldr	r3, [pc, #484]	@ (8002a40 <HAL_RCC_OscConfig+0x4bc>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002862:	2b00      	cmp	r3, #0
 8002864:	d118      	bne.n	8002898 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002866:	4b76      	ldr	r3, [pc, #472]	@ (8002a40 <HAL_RCC_OscConfig+0x4bc>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a75      	ldr	r2, [pc, #468]	@ (8002a40 <HAL_RCC_OscConfig+0x4bc>)
 800286c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002870:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002872:	f7ff fb0f 	bl	8001e94 <HAL_GetTick>
 8002876:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002878:	e008      	b.n	800288c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800287a:	f7ff fb0b 	bl	8001e94 <HAL_GetTick>
 800287e:	4602      	mov	r2, r0
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	1ad3      	subs	r3, r2, r3
 8002884:	2b02      	cmp	r3, #2
 8002886:	d901      	bls.n	800288c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002888:	2303      	movs	r3, #3
 800288a:	e183      	b.n	8002b94 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800288c:	4b6c      	ldr	r3, [pc, #432]	@ (8002a40 <HAL_RCC_OscConfig+0x4bc>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002894:	2b00      	cmp	r3, #0
 8002896:	d0f0      	beq.n	800287a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	2b01      	cmp	r3, #1
 800289e:	d108      	bne.n	80028b2 <HAL_RCC_OscConfig+0x32e>
 80028a0:	4b66      	ldr	r3, [pc, #408]	@ (8002a3c <HAL_RCC_OscConfig+0x4b8>)
 80028a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028a6:	4a65      	ldr	r2, [pc, #404]	@ (8002a3c <HAL_RCC_OscConfig+0x4b8>)
 80028a8:	f043 0301 	orr.w	r3, r3, #1
 80028ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80028b0:	e024      	b.n	80028fc <HAL_RCC_OscConfig+0x378>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	2b05      	cmp	r3, #5
 80028b8:	d110      	bne.n	80028dc <HAL_RCC_OscConfig+0x358>
 80028ba:	4b60      	ldr	r3, [pc, #384]	@ (8002a3c <HAL_RCC_OscConfig+0x4b8>)
 80028bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028c0:	4a5e      	ldr	r2, [pc, #376]	@ (8002a3c <HAL_RCC_OscConfig+0x4b8>)
 80028c2:	f043 0304 	orr.w	r3, r3, #4
 80028c6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80028ca:	4b5c      	ldr	r3, [pc, #368]	@ (8002a3c <HAL_RCC_OscConfig+0x4b8>)
 80028cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028d0:	4a5a      	ldr	r2, [pc, #360]	@ (8002a3c <HAL_RCC_OscConfig+0x4b8>)
 80028d2:	f043 0301 	orr.w	r3, r3, #1
 80028d6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80028da:	e00f      	b.n	80028fc <HAL_RCC_OscConfig+0x378>
 80028dc:	4b57      	ldr	r3, [pc, #348]	@ (8002a3c <HAL_RCC_OscConfig+0x4b8>)
 80028de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028e2:	4a56      	ldr	r2, [pc, #344]	@ (8002a3c <HAL_RCC_OscConfig+0x4b8>)
 80028e4:	f023 0301 	bic.w	r3, r3, #1
 80028e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80028ec:	4b53      	ldr	r3, [pc, #332]	@ (8002a3c <HAL_RCC_OscConfig+0x4b8>)
 80028ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028f2:	4a52      	ldr	r2, [pc, #328]	@ (8002a3c <HAL_RCC_OscConfig+0x4b8>)
 80028f4:	f023 0304 	bic.w	r3, r3, #4
 80028f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d016      	beq.n	8002932 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002904:	f7ff fac6 	bl	8001e94 <HAL_GetTick>
 8002908:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800290a:	e00a      	b.n	8002922 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800290c:	f7ff fac2 	bl	8001e94 <HAL_GetTick>
 8002910:	4602      	mov	r2, r0
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	1ad3      	subs	r3, r2, r3
 8002916:	f241 3288 	movw	r2, #5000	@ 0x1388
 800291a:	4293      	cmp	r3, r2
 800291c:	d901      	bls.n	8002922 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800291e:	2303      	movs	r3, #3
 8002920:	e138      	b.n	8002b94 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002922:	4b46      	ldr	r3, [pc, #280]	@ (8002a3c <HAL_RCC_OscConfig+0x4b8>)
 8002924:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002928:	f003 0302 	and.w	r3, r3, #2
 800292c:	2b00      	cmp	r3, #0
 800292e:	d0ed      	beq.n	800290c <HAL_RCC_OscConfig+0x388>
 8002930:	e015      	b.n	800295e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002932:	f7ff faaf 	bl	8001e94 <HAL_GetTick>
 8002936:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002938:	e00a      	b.n	8002950 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800293a:	f7ff faab 	bl	8001e94 <HAL_GetTick>
 800293e:	4602      	mov	r2, r0
 8002940:	693b      	ldr	r3, [r7, #16]
 8002942:	1ad3      	subs	r3, r2, r3
 8002944:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002948:	4293      	cmp	r3, r2
 800294a:	d901      	bls.n	8002950 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800294c:	2303      	movs	r3, #3
 800294e:	e121      	b.n	8002b94 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002950:	4b3a      	ldr	r3, [pc, #232]	@ (8002a3c <HAL_RCC_OscConfig+0x4b8>)
 8002952:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002956:	f003 0302 	and.w	r3, r3, #2
 800295a:	2b00      	cmp	r3, #0
 800295c:	d1ed      	bne.n	800293a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800295e:	7ffb      	ldrb	r3, [r7, #31]
 8002960:	2b01      	cmp	r3, #1
 8002962:	d105      	bne.n	8002970 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002964:	4b35      	ldr	r3, [pc, #212]	@ (8002a3c <HAL_RCC_OscConfig+0x4b8>)
 8002966:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002968:	4a34      	ldr	r2, [pc, #208]	@ (8002a3c <HAL_RCC_OscConfig+0x4b8>)
 800296a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800296e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f003 0320 	and.w	r3, r3, #32
 8002978:	2b00      	cmp	r3, #0
 800297a:	d03c      	beq.n	80029f6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	699b      	ldr	r3, [r3, #24]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d01c      	beq.n	80029be <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002984:	4b2d      	ldr	r3, [pc, #180]	@ (8002a3c <HAL_RCC_OscConfig+0x4b8>)
 8002986:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800298a:	4a2c      	ldr	r2, [pc, #176]	@ (8002a3c <HAL_RCC_OscConfig+0x4b8>)
 800298c:	f043 0301 	orr.w	r3, r3, #1
 8002990:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002994:	f7ff fa7e 	bl	8001e94 <HAL_GetTick>
 8002998:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800299a:	e008      	b.n	80029ae <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800299c:	f7ff fa7a 	bl	8001e94 <HAL_GetTick>
 80029a0:	4602      	mov	r2, r0
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	1ad3      	subs	r3, r2, r3
 80029a6:	2b02      	cmp	r3, #2
 80029a8:	d901      	bls.n	80029ae <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80029aa:	2303      	movs	r3, #3
 80029ac:	e0f2      	b.n	8002b94 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80029ae:	4b23      	ldr	r3, [pc, #140]	@ (8002a3c <HAL_RCC_OscConfig+0x4b8>)
 80029b0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80029b4:	f003 0302 	and.w	r3, r3, #2
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d0ef      	beq.n	800299c <HAL_RCC_OscConfig+0x418>
 80029bc:	e01b      	b.n	80029f6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80029be:	4b1f      	ldr	r3, [pc, #124]	@ (8002a3c <HAL_RCC_OscConfig+0x4b8>)
 80029c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80029c4:	4a1d      	ldr	r2, [pc, #116]	@ (8002a3c <HAL_RCC_OscConfig+0x4b8>)
 80029c6:	f023 0301 	bic.w	r3, r3, #1
 80029ca:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029ce:	f7ff fa61 	bl	8001e94 <HAL_GetTick>
 80029d2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80029d4:	e008      	b.n	80029e8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80029d6:	f7ff fa5d 	bl	8001e94 <HAL_GetTick>
 80029da:	4602      	mov	r2, r0
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	1ad3      	subs	r3, r2, r3
 80029e0:	2b02      	cmp	r3, #2
 80029e2:	d901      	bls.n	80029e8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80029e4:	2303      	movs	r3, #3
 80029e6:	e0d5      	b.n	8002b94 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80029e8:	4b14      	ldr	r3, [pc, #80]	@ (8002a3c <HAL_RCC_OscConfig+0x4b8>)
 80029ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80029ee:	f003 0302 	and.w	r3, r3, #2
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d1ef      	bne.n	80029d6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	69db      	ldr	r3, [r3, #28]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	f000 80c9 	beq.w	8002b92 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002a00:	4b0e      	ldr	r3, [pc, #56]	@ (8002a3c <HAL_RCC_OscConfig+0x4b8>)
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	f003 030c 	and.w	r3, r3, #12
 8002a08:	2b0c      	cmp	r3, #12
 8002a0a:	f000 8083 	beq.w	8002b14 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	69db      	ldr	r3, [r3, #28]
 8002a12:	2b02      	cmp	r3, #2
 8002a14:	d15e      	bne.n	8002ad4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a16:	4b09      	ldr	r3, [pc, #36]	@ (8002a3c <HAL_RCC_OscConfig+0x4b8>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a08      	ldr	r2, [pc, #32]	@ (8002a3c <HAL_RCC_OscConfig+0x4b8>)
 8002a1c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a22:	f7ff fa37 	bl	8001e94 <HAL_GetTick>
 8002a26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a28:	e00c      	b.n	8002a44 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a2a:	f7ff fa33 	bl	8001e94 <HAL_GetTick>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	693b      	ldr	r3, [r7, #16]
 8002a32:	1ad3      	subs	r3, r2, r3
 8002a34:	2b02      	cmp	r3, #2
 8002a36:	d905      	bls.n	8002a44 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002a38:	2303      	movs	r3, #3
 8002a3a:	e0ab      	b.n	8002b94 <HAL_RCC_OscConfig+0x610>
 8002a3c:	40021000 	.word	0x40021000
 8002a40:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a44:	4b55      	ldr	r3, [pc, #340]	@ (8002b9c <HAL_RCC_OscConfig+0x618>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d1ec      	bne.n	8002a2a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a50:	4b52      	ldr	r3, [pc, #328]	@ (8002b9c <HAL_RCC_OscConfig+0x618>)
 8002a52:	68da      	ldr	r2, [r3, #12]
 8002a54:	4b52      	ldr	r3, [pc, #328]	@ (8002ba0 <HAL_RCC_OscConfig+0x61c>)
 8002a56:	4013      	ands	r3, r2
 8002a58:	687a      	ldr	r2, [r7, #4]
 8002a5a:	6a11      	ldr	r1, [r2, #32]
 8002a5c:	687a      	ldr	r2, [r7, #4]
 8002a5e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002a60:	3a01      	subs	r2, #1
 8002a62:	0112      	lsls	r2, r2, #4
 8002a64:	4311      	orrs	r1, r2
 8002a66:	687a      	ldr	r2, [r7, #4]
 8002a68:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002a6a:	0212      	lsls	r2, r2, #8
 8002a6c:	4311      	orrs	r1, r2
 8002a6e:	687a      	ldr	r2, [r7, #4]
 8002a70:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002a72:	0852      	lsrs	r2, r2, #1
 8002a74:	3a01      	subs	r2, #1
 8002a76:	0552      	lsls	r2, r2, #21
 8002a78:	4311      	orrs	r1, r2
 8002a7a:	687a      	ldr	r2, [r7, #4]
 8002a7c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002a7e:	0852      	lsrs	r2, r2, #1
 8002a80:	3a01      	subs	r2, #1
 8002a82:	0652      	lsls	r2, r2, #25
 8002a84:	4311      	orrs	r1, r2
 8002a86:	687a      	ldr	r2, [r7, #4]
 8002a88:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002a8a:	06d2      	lsls	r2, r2, #27
 8002a8c:	430a      	orrs	r2, r1
 8002a8e:	4943      	ldr	r1, [pc, #268]	@ (8002b9c <HAL_RCC_OscConfig+0x618>)
 8002a90:	4313      	orrs	r3, r2
 8002a92:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a94:	4b41      	ldr	r3, [pc, #260]	@ (8002b9c <HAL_RCC_OscConfig+0x618>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a40      	ldr	r2, [pc, #256]	@ (8002b9c <HAL_RCC_OscConfig+0x618>)
 8002a9a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a9e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002aa0:	4b3e      	ldr	r3, [pc, #248]	@ (8002b9c <HAL_RCC_OscConfig+0x618>)
 8002aa2:	68db      	ldr	r3, [r3, #12]
 8002aa4:	4a3d      	ldr	r2, [pc, #244]	@ (8002b9c <HAL_RCC_OscConfig+0x618>)
 8002aa6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002aaa:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aac:	f7ff f9f2 	bl	8001e94 <HAL_GetTick>
 8002ab0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ab2:	e008      	b.n	8002ac6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ab4:	f7ff f9ee 	bl	8001e94 <HAL_GetTick>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	693b      	ldr	r3, [r7, #16]
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	2b02      	cmp	r3, #2
 8002ac0:	d901      	bls.n	8002ac6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	e066      	b.n	8002b94 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ac6:	4b35      	ldr	r3, [pc, #212]	@ (8002b9c <HAL_RCC_OscConfig+0x618>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d0f0      	beq.n	8002ab4 <HAL_RCC_OscConfig+0x530>
 8002ad2:	e05e      	b.n	8002b92 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ad4:	4b31      	ldr	r3, [pc, #196]	@ (8002b9c <HAL_RCC_OscConfig+0x618>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a30      	ldr	r2, [pc, #192]	@ (8002b9c <HAL_RCC_OscConfig+0x618>)
 8002ada:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ade:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ae0:	f7ff f9d8 	bl	8001e94 <HAL_GetTick>
 8002ae4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ae6:	e008      	b.n	8002afa <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ae8:	f7ff f9d4 	bl	8001e94 <HAL_GetTick>
 8002aec:	4602      	mov	r2, r0
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	2b02      	cmp	r3, #2
 8002af4:	d901      	bls.n	8002afa <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002af6:	2303      	movs	r3, #3
 8002af8:	e04c      	b.n	8002b94 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002afa:	4b28      	ldr	r3, [pc, #160]	@ (8002b9c <HAL_RCC_OscConfig+0x618>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d1f0      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002b06:	4b25      	ldr	r3, [pc, #148]	@ (8002b9c <HAL_RCC_OscConfig+0x618>)
 8002b08:	68da      	ldr	r2, [r3, #12]
 8002b0a:	4924      	ldr	r1, [pc, #144]	@ (8002b9c <HAL_RCC_OscConfig+0x618>)
 8002b0c:	4b25      	ldr	r3, [pc, #148]	@ (8002ba4 <HAL_RCC_OscConfig+0x620>)
 8002b0e:	4013      	ands	r3, r2
 8002b10:	60cb      	str	r3, [r1, #12]
 8002b12:	e03e      	b.n	8002b92 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	69db      	ldr	r3, [r3, #28]
 8002b18:	2b01      	cmp	r3, #1
 8002b1a:	d101      	bne.n	8002b20 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e039      	b.n	8002b94 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002b20:	4b1e      	ldr	r3, [pc, #120]	@ (8002b9c <HAL_RCC_OscConfig+0x618>)
 8002b22:	68db      	ldr	r3, [r3, #12]
 8002b24:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	f003 0203 	and.w	r2, r3, #3
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6a1b      	ldr	r3, [r3, #32]
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d12c      	bne.n	8002b8e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b3e:	3b01      	subs	r3, #1
 8002b40:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b42:	429a      	cmp	r2, r3
 8002b44:	d123      	bne.n	8002b8e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b50:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b52:	429a      	cmp	r2, r3
 8002b54:	d11b      	bne.n	8002b8e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b60:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b62:	429a      	cmp	r2, r3
 8002b64:	d113      	bne.n	8002b8e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b70:	085b      	lsrs	r3, r3, #1
 8002b72:	3b01      	subs	r3, #1
 8002b74:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002b76:	429a      	cmp	r2, r3
 8002b78:	d109      	bne.n	8002b8e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b84:	085b      	lsrs	r3, r3, #1
 8002b86:	3b01      	subs	r3, #1
 8002b88:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b8a:	429a      	cmp	r2, r3
 8002b8c:	d001      	beq.n	8002b92 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e000      	b.n	8002b94 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002b92:	2300      	movs	r3, #0
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	3720      	adds	r7, #32
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	40021000 	.word	0x40021000
 8002ba0:	019f800c 	.word	0x019f800c
 8002ba4:	feeefffc 	.word	0xfeeefffc

08002ba8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b086      	sub	sp, #24
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
 8002bb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d101      	bne.n	8002bc0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	e11e      	b.n	8002dfe <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002bc0:	4b91      	ldr	r3, [pc, #580]	@ (8002e08 <HAL_RCC_ClockConfig+0x260>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f003 030f 	and.w	r3, r3, #15
 8002bc8:	683a      	ldr	r2, [r7, #0]
 8002bca:	429a      	cmp	r2, r3
 8002bcc:	d910      	bls.n	8002bf0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bce:	4b8e      	ldr	r3, [pc, #568]	@ (8002e08 <HAL_RCC_ClockConfig+0x260>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f023 020f 	bic.w	r2, r3, #15
 8002bd6:	498c      	ldr	r1, [pc, #560]	@ (8002e08 <HAL_RCC_ClockConfig+0x260>)
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bde:	4b8a      	ldr	r3, [pc, #552]	@ (8002e08 <HAL_RCC_ClockConfig+0x260>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f003 030f 	and.w	r3, r3, #15
 8002be6:	683a      	ldr	r2, [r7, #0]
 8002be8:	429a      	cmp	r2, r3
 8002bea:	d001      	beq.n	8002bf0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002bec:	2301      	movs	r3, #1
 8002bee:	e106      	b.n	8002dfe <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f003 0301 	and.w	r3, r3, #1
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d073      	beq.n	8002ce4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	2b03      	cmp	r3, #3
 8002c02:	d129      	bne.n	8002c58 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c04:	4b81      	ldr	r3, [pc, #516]	@ (8002e0c <HAL_RCC_ClockConfig+0x264>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d101      	bne.n	8002c14 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002c10:	2301      	movs	r3, #1
 8002c12:	e0f4      	b.n	8002dfe <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002c14:	f000 f966 	bl	8002ee4 <RCC_GetSysClockFreqFromPLLSource>
 8002c18:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	4a7c      	ldr	r2, [pc, #496]	@ (8002e10 <HAL_RCC_ClockConfig+0x268>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d93f      	bls.n	8002ca2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002c22:	4b7a      	ldr	r3, [pc, #488]	@ (8002e0c <HAL_RCC_ClockConfig+0x264>)
 8002c24:	689b      	ldr	r3, [r3, #8]
 8002c26:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d009      	beq.n	8002c42 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d033      	beq.n	8002ca2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d12f      	bne.n	8002ca2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002c42:	4b72      	ldr	r3, [pc, #456]	@ (8002e0c <HAL_RCC_ClockConfig+0x264>)
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002c4a:	4a70      	ldr	r2, [pc, #448]	@ (8002e0c <HAL_RCC_ClockConfig+0x264>)
 8002c4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c50:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002c52:	2380      	movs	r3, #128	@ 0x80
 8002c54:	617b      	str	r3, [r7, #20]
 8002c56:	e024      	b.n	8002ca2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	2b02      	cmp	r3, #2
 8002c5e:	d107      	bne.n	8002c70 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c60:	4b6a      	ldr	r3, [pc, #424]	@ (8002e0c <HAL_RCC_ClockConfig+0x264>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d109      	bne.n	8002c80 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e0c6      	b.n	8002dfe <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c70:	4b66      	ldr	r3, [pc, #408]	@ (8002e0c <HAL_RCC_ClockConfig+0x264>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d101      	bne.n	8002c80 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	e0be      	b.n	8002dfe <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002c80:	f000 f8ce 	bl	8002e20 <HAL_RCC_GetSysClockFreq>
 8002c84:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	4a61      	ldr	r2, [pc, #388]	@ (8002e10 <HAL_RCC_ClockConfig+0x268>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d909      	bls.n	8002ca2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002c8e:	4b5f      	ldr	r3, [pc, #380]	@ (8002e0c <HAL_RCC_ClockConfig+0x264>)
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002c96:	4a5d      	ldr	r2, [pc, #372]	@ (8002e0c <HAL_RCC_ClockConfig+0x264>)
 8002c98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c9c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002c9e:	2380      	movs	r3, #128	@ 0x80
 8002ca0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002ca2:	4b5a      	ldr	r3, [pc, #360]	@ (8002e0c <HAL_RCC_ClockConfig+0x264>)
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	f023 0203 	bic.w	r2, r3, #3
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	4957      	ldr	r1, [pc, #348]	@ (8002e0c <HAL_RCC_ClockConfig+0x264>)
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cb4:	f7ff f8ee 	bl	8001e94 <HAL_GetTick>
 8002cb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cba:	e00a      	b.n	8002cd2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cbc:	f7ff f8ea 	bl	8001e94 <HAL_GetTick>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	1ad3      	subs	r3, r2, r3
 8002cc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d901      	bls.n	8002cd2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002cce:	2303      	movs	r3, #3
 8002cd0:	e095      	b.n	8002dfe <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cd2:	4b4e      	ldr	r3, [pc, #312]	@ (8002e0c <HAL_RCC_ClockConfig+0x264>)
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	f003 020c 	and.w	r2, r3, #12
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	009b      	lsls	r3, r3, #2
 8002ce0:	429a      	cmp	r2, r3
 8002ce2:	d1eb      	bne.n	8002cbc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f003 0302 	and.w	r3, r3, #2
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d023      	beq.n	8002d38 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f003 0304 	and.w	r3, r3, #4
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d005      	beq.n	8002d08 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002cfc:	4b43      	ldr	r3, [pc, #268]	@ (8002e0c <HAL_RCC_ClockConfig+0x264>)
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	4a42      	ldr	r2, [pc, #264]	@ (8002e0c <HAL_RCC_ClockConfig+0x264>)
 8002d02:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002d06:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f003 0308 	and.w	r3, r3, #8
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d007      	beq.n	8002d24 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002d14:	4b3d      	ldr	r3, [pc, #244]	@ (8002e0c <HAL_RCC_ClockConfig+0x264>)
 8002d16:	689b      	ldr	r3, [r3, #8]
 8002d18:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002d1c:	4a3b      	ldr	r2, [pc, #236]	@ (8002e0c <HAL_RCC_ClockConfig+0x264>)
 8002d1e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002d22:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d24:	4b39      	ldr	r3, [pc, #228]	@ (8002e0c <HAL_RCC_ClockConfig+0x264>)
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	689b      	ldr	r3, [r3, #8]
 8002d30:	4936      	ldr	r1, [pc, #216]	@ (8002e0c <HAL_RCC_ClockConfig+0x264>)
 8002d32:	4313      	orrs	r3, r2
 8002d34:	608b      	str	r3, [r1, #8]
 8002d36:	e008      	b.n	8002d4a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002d38:	697b      	ldr	r3, [r7, #20]
 8002d3a:	2b80      	cmp	r3, #128	@ 0x80
 8002d3c:	d105      	bne.n	8002d4a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002d3e:	4b33      	ldr	r3, [pc, #204]	@ (8002e0c <HAL_RCC_ClockConfig+0x264>)
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	4a32      	ldr	r2, [pc, #200]	@ (8002e0c <HAL_RCC_ClockConfig+0x264>)
 8002d44:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002d48:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d4a:	4b2f      	ldr	r3, [pc, #188]	@ (8002e08 <HAL_RCC_ClockConfig+0x260>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f003 030f 	and.w	r3, r3, #15
 8002d52:	683a      	ldr	r2, [r7, #0]
 8002d54:	429a      	cmp	r2, r3
 8002d56:	d21d      	bcs.n	8002d94 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d58:	4b2b      	ldr	r3, [pc, #172]	@ (8002e08 <HAL_RCC_ClockConfig+0x260>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f023 020f 	bic.w	r2, r3, #15
 8002d60:	4929      	ldr	r1, [pc, #164]	@ (8002e08 <HAL_RCC_ClockConfig+0x260>)
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	4313      	orrs	r3, r2
 8002d66:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002d68:	f7ff f894 	bl	8001e94 <HAL_GetTick>
 8002d6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d6e:	e00a      	b.n	8002d86 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d70:	f7ff f890 	bl	8001e94 <HAL_GetTick>
 8002d74:	4602      	mov	r2, r0
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	1ad3      	subs	r3, r2, r3
 8002d7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d901      	bls.n	8002d86 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002d82:	2303      	movs	r3, #3
 8002d84:	e03b      	b.n	8002dfe <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d86:	4b20      	ldr	r3, [pc, #128]	@ (8002e08 <HAL_RCC_ClockConfig+0x260>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 030f 	and.w	r3, r3, #15
 8002d8e:	683a      	ldr	r2, [r7, #0]
 8002d90:	429a      	cmp	r2, r3
 8002d92:	d1ed      	bne.n	8002d70 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f003 0304 	and.w	r3, r3, #4
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d008      	beq.n	8002db2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002da0:	4b1a      	ldr	r3, [pc, #104]	@ (8002e0c <HAL_RCC_ClockConfig+0x264>)
 8002da2:	689b      	ldr	r3, [r3, #8]
 8002da4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	68db      	ldr	r3, [r3, #12]
 8002dac:	4917      	ldr	r1, [pc, #92]	@ (8002e0c <HAL_RCC_ClockConfig+0x264>)
 8002dae:	4313      	orrs	r3, r2
 8002db0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f003 0308 	and.w	r3, r3, #8
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d009      	beq.n	8002dd2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002dbe:	4b13      	ldr	r3, [pc, #76]	@ (8002e0c <HAL_RCC_ClockConfig+0x264>)
 8002dc0:	689b      	ldr	r3, [r3, #8]
 8002dc2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	691b      	ldr	r3, [r3, #16]
 8002dca:	00db      	lsls	r3, r3, #3
 8002dcc:	490f      	ldr	r1, [pc, #60]	@ (8002e0c <HAL_RCC_ClockConfig+0x264>)
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002dd2:	f000 f825 	bl	8002e20 <HAL_RCC_GetSysClockFreq>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	4b0c      	ldr	r3, [pc, #48]	@ (8002e0c <HAL_RCC_ClockConfig+0x264>)
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	091b      	lsrs	r3, r3, #4
 8002dde:	f003 030f 	and.w	r3, r3, #15
 8002de2:	490c      	ldr	r1, [pc, #48]	@ (8002e14 <HAL_RCC_ClockConfig+0x26c>)
 8002de4:	5ccb      	ldrb	r3, [r1, r3]
 8002de6:	f003 031f 	and.w	r3, r3, #31
 8002dea:	fa22 f303 	lsr.w	r3, r2, r3
 8002dee:	4a0a      	ldr	r2, [pc, #40]	@ (8002e18 <HAL_RCC_ClockConfig+0x270>)
 8002df0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002df2:	4b0a      	ldr	r3, [pc, #40]	@ (8002e1c <HAL_RCC_ClockConfig+0x274>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4618      	mov	r0, r3
 8002df8:	f7ff f800 	bl	8001dfc <HAL_InitTick>
 8002dfc:	4603      	mov	r3, r0
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	3718      	adds	r7, #24
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}
 8002e06:	bf00      	nop
 8002e08:	40022000 	.word	0x40022000
 8002e0c:	40021000 	.word	0x40021000
 8002e10:	04c4b400 	.word	0x04c4b400
 8002e14:	08003eb0 	.word	0x08003eb0
 8002e18:	20000124 	.word	0x20000124
 8002e1c:	20000128 	.word	0x20000128

08002e20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b087      	sub	sp, #28
 8002e24:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002e26:	4b2c      	ldr	r3, [pc, #176]	@ (8002ed8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	f003 030c 	and.w	r3, r3, #12
 8002e2e:	2b04      	cmp	r3, #4
 8002e30:	d102      	bne.n	8002e38 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002e32:	4b2a      	ldr	r3, [pc, #168]	@ (8002edc <HAL_RCC_GetSysClockFreq+0xbc>)
 8002e34:	613b      	str	r3, [r7, #16]
 8002e36:	e047      	b.n	8002ec8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002e38:	4b27      	ldr	r3, [pc, #156]	@ (8002ed8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	f003 030c 	and.w	r3, r3, #12
 8002e40:	2b08      	cmp	r3, #8
 8002e42:	d102      	bne.n	8002e4a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002e44:	4b26      	ldr	r3, [pc, #152]	@ (8002ee0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002e46:	613b      	str	r3, [r7, #16]
 8002e48:	e03e      	b.n	8002ec8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002e4a:	4b23      	ldr	r3, [pc, #140]	@ (8002ed8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	f003 030c 	and.w	r3, r3, #12
 8002e52:	2b0c      	cmp	r3, #12
 8002e54:	d136      	bne.n	8002ec4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002e56:	4b20      	ldr	r3, [pc, #128]	@ (8002ed8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e58:	68db      	ldr	r3, [r3, #12]
 8002e5a:	f003 0303 	and.w	r3, r3, #3
 8002e5e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002e60:	4b1d      	ldr	r3, [pc, #116]	@ (8002ed8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e62:	68db      	ldr	r3, [r3, #12]
 8002e64:	091b      	lsrs	r3, r3, #4
 8002e66:	f003 030f 	and.w	r3, r3, #15
 8002e6a:	3301      	adds	r3, #1
 8002e6c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2b03      	cmp	r3, #3
 8002e72:	d10c      	bne.n	8002e8e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002e74:	4a1a      	ldr	r2, [pc, #104]	@ (8002ee0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e7c:	4a16      	ldr	r2, [pc, #88]	@ (8002ed8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e7e:	68d2      	ldr	r2, [r2, #12]
 8002e80:	0a12      	lsrs	r2, r2, #8
 8002e82:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002e86:	fb02 f303 	mul.w	r3, r2, r3
 8002e8a:	617b      	str	r3, [r7, #20]
      break;
 8002e8c:	e00c      	b.n	8002ea8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002e8e:	4a13      	ldr	r2, [pc, #76]	@ (8002edc <HAL_RCC_GetSysClockFreq+0xbc>)
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e96:	4a10      	ldr	r2, [pc, #64]	@ (8002ed8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e98:	68d2      	ldr	r2, [r2, #12]
 8002e9a:	0a12      	lsrs	r2, r2, #8
 8002e9c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002ea0:	fb02 f303 	mul.w	r3, r2, r3
 8002ea4:	617b      	str	r3, [r7, #20]
      break;
 8002ea6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002ea8:	4b0b      	ldr	r3, [pc, #44]	@ (8002ed8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002eaa:	68db      	ldr	r3, [r3, #12]
 8002eac:	0e5b      	lsrs	r3, r3, #25
 8002eae:	f003 0303 	and.w	r3, r3, #3
 8002eb2:	3301      	adds	r3, #1
 8002eb4:	005b      	lsls	r3, r3, #1
 8002eb6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002eb8:	697a      	ldr	r2, [r7, #20]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ec0:	613b      	str	r3, [r7, #16]
 8002ec2:	e001      	b.n	8002ec8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002ec8:	693b      	ldr	r3, [r7, #16]
}
 8002eca:	4618      	mov	r0, r3
 8002ecc:	371c      	adds	r7, #28
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr
 8002ed6:	bf00      	nop
 8002ed8:	40021000 	.word	0x40021000
 8002edc:	00f42400 	.word	0x00f42400
 8002ee0:	007a1200 	.word	0x007a1200

08002ee4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b087      	sub	sp, #28
 8002ee8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002eea:	4b1e      	ldr	r3, [pc, #120]	@ (8002f64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002eec:	68db      	ldr	r3, [r3, #12]
 8002eee:	f003 0303 	and.w	r3, r3, #3
 8002ef2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ef4:	4b1b      	ldr	r3, [pc, #108]	@ (8002f64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	091b      	lsrs	r3, r3, #4
 8002efa:	f003 030f 	and.w	r3, r3, #15
 8002efe:	3301      	adds	r3, #1
 8002f00:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	2b03      	cmp	r3, #3
 8002f06:	d10c      	bne.n	8002f22 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002f08:	4a17      	ldr	r2, [pc, #92]	@ (8002f68 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f10:	4a14      	ldr	r2, [pc, #80]	@ (8002f64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f12:	68d2      	ldr	r2, [r2, #12]
 8002f14:	0a12      	lsrs	r2, r2, #8
 8002f16:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002f1a:	fb02 f303 	mul.w	r3, r2, r3
 8002f1e:	617b      	str	r3, [r7, #20]
    break;
 8002f20:	e00c      	b.n	8002f3c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002f22:	4a12      	ldr	r2, [pc, #72]	@ (8002f6c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f2a:	4a0e      	ldr	r2, [pc, #56]	@ (8002f64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f2c:	68d2      	ldr	r2, [r2, #12]
 8002f2e:	0a12      	lsrs	r2, r2, #8
 8002f30:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002f34:	fb02 f303 	mul.w	r3, r2, r3
 8002f38:	617b      	str	r3, [r7, #20]
    break;
 8002f3a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002f3c:	4b09      	ldr	r3, [pc, #36]	@ (8002f64 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f3e:	68db      	ldr	r3, [r3, #12]
 8002f40:	0e5b      	lsrs	r3, r3, #25
 8002f42:	f003 0303 	and.w	r3, r3, #3
 8002f46:	3301      	adds	r3, #1
 8002f48:	005b      	lsls	r3, r3, #1
 8002f4a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002f4c:	697a      	ldr	r2, [r7, #20]
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f54:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002f56:	687b      	ldr	r3, [r7, #4]
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	371c      	adds	r7, #28
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f62:	4770      	bx	lr
 8002f64:	40021000 	.word	0x40021000
 8002f68:	007a1200 	.word	0x007a1200
 8002f6c:	00f42400 	.word	0x00f42400

08002f70 <memset>:
 8002f70:	4402      	add	r2, r0
 8002f72:	4603      	mov	r3, r0
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d100      	bne.n	8002f7a <memset+0xa>
 8002f78:	4770      	bx	lr
 8002f7a:	f803 1b01 	strb.w	r1, [r3], #1
 8002f7e:	e7f9      	b.n	8002f74 <memset+0x4>

08002f80 <__errno>:
 8002f80:	4b01      	ldr	r3, [pc, #4]	@ (8002f88 <__errno+0x8>)
 8002f82:	6818      	ldr	r0, [r3, #0]
 8002f84:	4770      	bx	lr
 8002f86:	bf00      	nop
 8002f88:	20000130 	.word	0x20000130

08002f8c <__libc_init_array>:
 8002f8c:	b570      	push	{r4, r5, r6, lr}
 8002f8e:	4d0d      	ldr	r5, [pc, #52]	@ (8002fc4 <__libc_init_array+0x38>)
 8002f90:	4c0d      	ldr	r4, [pc, #52]	@ (8002fc8 <__libc_init_array+0x3c>)
 8002f92:	1b64      	subs	r4, r4, r5
 8002f94:	10a4      	asrs	r4, r4, #2
 8002f96:	2600      	movs	r6, #0
 8002f98:	42a6      	cmp	r6, r4
 8002f9a:	d109      	bne.n	8002fb0 <__libc_init_array+0x24>
 8002f9c:	4d0b      	ldr	r5, [pc, #44]	@ (8002fcc <__libc_init_array+0x40>)
 8002f9e:	4c0c      	ldr	r4, [pc, #48]	@ (8002fd0 <__libc_init_array+0x44>)
 8002fa0:	f000 ff78 	bl	8003e94 <_init>
 8002fa4:	1b64      	subs	r4, r4, r5
 8002fa6:	10a4      	asrs	r4, r4, #2
 8002fa8:	2600      	movs	r6, #0
 8002faa:	42a6      	cmp	r6, r4
 8002fac:	d105      	bne.n	8002fba <__libc_init_array+0x2e>
 8002fae:	bd70      	pop	{r4, r5, r6, pc}
 8002fb0:	f855 3b04 	ldr.w	r3, [r5], #4
 8002fb4:	4798      	blx	r3
 8002fb6:	3601      	adds	r6, #1
 8002fb8:	e7ee      	b.n	8002f98 <__libc_init_array+0xc>
 8002fba:	f855 3b04 	ldr.w	r3, [r5], #4
 8002fbe:	4798      	blx	r3
 8002fc0:	3601      	adds	r6, #1
 8002fc2:	e7f2      	b.n	8002faa <__libc_init_array+0x1e>
 8002fc4:	08003ef0 	.word	0x08003ef0
 8002fc8:	08003ef0 	.word	0x08003ef0
 8002fcc:	08003ef0 	.word	0x08003ef0
 8002fd0:	08003ef4 	.word	0x08003ef4

08002fd4 <pow>:
 8002fd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fd6:	ed2d 8b02 	vpush	{d8}
 8002fda:	eeb0 8a40 	vmov.f32	s16, s0
 8002fde:	eef0 8a60 	vmov.f32	s17, s1
 8002fe2:	ec55 4b11 	vmov	r4, r5, d1
 8002fe6:	f000 f873 	bl	80030d0 <__ieee754_pow>
 8002fea:	4622      	mov	r2, r4
 8002fec:	462b      	mov	r3, r5
 8002fee:	4620      	mov	r0, r4
 8002ff0:	4629      	mov	r1, r5
 8002ff2:	ec57 6b10 	vmov	r6, r7, d0
 8002ff6:	f7fd fd65 	bl	8000ac4 <__aeabi_dcmpun>
 8002ffa:	2800      	cmp	r0, #0
 8002ffc:	d13b      	bne.n	8003076 <pow+0xa2>
 8002ffe:	ec51 0b18 	vmov	r0, r1, d8
 8003002:	2200      	movs	r2, #0
 8003004:	2300      	movs	r3, #0
 8003006:	f7fd fd2b 	bl	8000a60 <__aeabi_dcmpeq>
 800300a:	b1b8      	cbz	r0, 800303c <pow+0x68>
 800300c:	2200      	movs	r2, #0
 800300e:	2300      	movs	r3, #0
 8003010:	4620      	mov	r0, r4
 8003012:	4629      	mov	r1, r5
 8003014:	f7fd fd24 	bl	8000a60 <__aeabi_dcmpeq>
 8003018:	2800      	cmp	r0, #0
 800301a:	d146      	bne.n	80030aa <pow+0xd6>
 800301c:	ec45 4b10 	vmov	d0, r4, r5
 8003020:	f000 f848 	bl	80030b4 <finite>
 8003024:	b338      	cbz	r0, 8003076 <pow+0xa2>
 8003026:	2200      	movs	r2, #0
 8003028:	2300      	movs	r3, #0
 800302a:	4620      	mov	r0, r4
 800302c:	4629      	mov	r1, r5
 800302e:	f7fd fd21 	bl	8000a74 <__aeabi_dcmplt>
 8003032:	b300      	cbz	r0, 8003076 <pow+0xa2>
 8003034:	f7ff ffa4 	bl	8002f80 <__errno>
 8003038:	2322      	movs	r3, #34	@ 0x22
 800303a:	e01b      	b.n	8003074 <pow+0xa0>
 800303c:	ec47 6b10 	vmov	d0, r6, r7
 8003040:	f000 f838 	bl	80030b4 <finite>
 8003044:	b9e0      	cbnz	r0, 8003080 <pow+0xac>
 8003046:	eeb0 0a48 	vmov.f32	s0, s16
 800304a:	eef0 0a68 	vmov.f32	s1, s17
 800304e:	f000 f831 	bl	80030b4 <finite>
 8003052:	b1a8      	cbz	r0, 8003080 <pow+0xac>
 8003054:	ec45 4b10 	vmov	d0, r4, r5
 8003058:	f000 f82c 	bl	80030b4 <finite>
 800305c:	b180      	cbz	r0, 8003080 <pow+0xac>
 800305e:	4632      	mov	r2, r6
 8003060:	463b      	mov	r3, r7
 8003062:	4630      	mov	r0, r6
 8003064:	4639      	mov	r1, r7
 8003066:	f7fd fd2d 	bl	8000ac4 <__aeabi_dcmpun>
 800306a:	2800      	cmp	r0, #0
 800306c:	d0e2      	beq.n	8003034 <pow+0x60>
 800306e:	f7ff ff87 	bl	8002f80 <__errno>
 8003072:	2321      	movs	r3, #33	@ 0x21
 8003074:	6003      	str	r3, [r0, #0]
 8003076:	ecbd 8b02 	vpop	{d8}
 800307a:	ec47 6b10 	vmov	d0, r6, r7
 800307e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003080:	2200      	movs	r2, #0
 8003082:	2300      	movs	r3, #0
 8003084:	4630      	mov	r0, r6
 8003086:	4639      	mov	r1, r7
 8003088:	f7fd fcea 	bl	8000a60 <__aeabi_dcmpeq>
 800308c:	2800      	cmp	r0, #0
 800308e:	d0f2      	beq.n	8003076 <pow+0xa2>
 8003090:	eeb0 0a48 	vmov.f32	s0, s16
 8003094:	eef0 0a68 	vmov.f32	s1, s17
 8003098:	f000 f80c 	bl	80030b4 <finite>
 800309c:	2800      	cmp	r0, #0
 800309e:	d0ea      	beq.n	8003076 <pow+0xa2>
 80030a0:	ec45 4b10 	vmov	d0, r4, r5
 80030a4:	f000 f806 	bl	80030b4 <finite>
 80030a8:	e7c3      	b.n	8003032 <pow+0x5e>
 80030aa:	4f01      	ldr	r7, [pc, #4]	@ (80030b0 <pow+0xdc>)
 80030ac:	2600      	movs	r6, #0
 80030ae:	e7e2      	b.n	8003076 <pow+0xa2>
 80030b0:	3ff00000 	.word	0x3ff00000

080030b4 <finite>:
 80030b4:	b082      	sub	sp, #8
 80030b6:	ed8d 0b00 	vstr	d0, [sp]
 80030ba:	9801      	ldr	r0, [sp, #4]
 80030bc:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 80030c0:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 80030c4:	0fc0      	lsrs	r0, r0, #31
 80030c6:	b002      	add	sp, #8
 80030c8:	4770      	bx	lr
 80030ca:	0000      	movs	r0, r0
 80030cc:	0000      	movs	r0, r0
	...

080030d0 <__ieee754_pow>:
 80030d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80030d4:	b091      	sub	sp, #68	@ 0x44
 80030d6:	ed8d 1b00 	vstr	d1, [sp]
 80030da:	e9dd 1900 	ldrd	r1, r9, [sp]
 80030de:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 80030e2:	ea5a 0001 	orrs.w	r0, sl, r1
 80030e6:	ec57 6b10 	vmov	r6, r7, d0
 80030ea:	d113      	bne.n	8003114 <__ieee754_pow+0x44>
 80030ec:	19b3      	adds	r3, r6, r6
 80030ee:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 80030f2:	4152      	adcs	r2, r2
 80030f4:	4298      	cmp	r0, r3
 80030f6:	4b98      	ldr	r3, [pc, #608]	@ (8003358 <__ieee754_pow+0x288>)
 80030f8:	4193      	sbcs	r3, r2
 80030fa:	f080 84ea 	bcs.w	8003ad2 <__ieee754_pow+0xa02>
 80030fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003102:	4630      	mov	r0, r6
 8003104:	4639      	mov	r1, r7
 8003106:	f7fd f88d 	bl	8000224 <__adddf3>
 800310a:	ec41 0b10 	vmov	d0, r0, r1
 800310e:	b011      	add	sp, #68	@ 0x44
 8003110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003114:	4a91      	ldr	r2, [pc, #580]	@ (800335c <__ieee754_pow+0x28c>)
 8003116:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800311a:	4590      	cmp	r8, r2
 800311c:	463d      	mov	r5, r7
 800311e:	4633      	mov	r3, r6
 8003120:	d806      	bhi.n	8003130 <__ieee754_pow+0x60>
 8003122:	d101      	bne.n	8003128 <__ieee754_pow+0x58>
 8003124:	2e00      	cmp	r6, #0
 8003126:	d1ea      	bne.n	80030fe <__ieee754_pow+0x2e>
 8003128:	4592      	cmp	sl, r2
 800312a:	d801      	bhi.n	8003130 <__ieee754_pow+0x60>
 800312c:	d10e      	bne.n	800314c <__ieee754_pow+0x7c>
 800312e:	b169      	cbz	r1, 800314c <__ieee754_pow+0x7c>
 8003130:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8003134:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8003138:	431d      	orrs	r5, r3
 800313a:	d1e0      	bne.n	80030fe <__ieee754_pow+0x2e>
 800313c:	e9dd 3200 	ldrd	r3, r2, [sp]
 8003140:	18db      	adds	r3, r3, r3
 8003142:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8003146:	4152      	adcs	r2, r2
 8003148:	429d      	cmp	r5, r3
 800314a:	e7d4      	b.n	80030f6 <__ieee754_pow+0x26>
 800314c:	2d00      	cmp	r5, #0
 800314e:	46c3      	mov	fp, r8
 8003150:	da3a      	bge.n	80031c8 <__ieee754_pow+0xf8>
 8003152:	4a83      	ldr	r2, [pc, #524]	@ (8003360 <__ieee754_pow+0x290>)
 8003154:	4592      	cmp	sl, r2
 8003156:	d84d      	bhi.n	80031f4 <__ieee754_pow+0x124>
 8003158:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800315c:	4592      	cmp	sl, r2
 800315e:	f240 84c7 	bls.w	8003af0 <__ieee754_pow+0xa20>
 8003162:	ea4f 522a 	mov.w	r2, sl, asr #20
 8003166:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800316a:	2a14      	cmp	r2, #20
 800316c:	dd0f      	ble.n	800318e <__ieee754_pow+0xbe>
 800316e:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8003172:	fa21 f402 	lsr.w	r4, r1, r2
 8003176:	fa04 f202 	lsl.w	r2, r4, r2
 800317a:	428a      	cmp	r2, r1
 800317c:	f040 84b8 	bne.w	8003af0 <__ieee754_pow+0xa20>
 8003180:	f004 0401 	and.w	r4, r4, #1
 8003184:	f1c4 0402 	rsb	r4, r4, #2
 8003188:	2900      	cmp	r1, #0
 800318a:	d158      	bne.n	800323e <__ieee754_pow+0x16e>
 800318c:	e00e      	b.n	80031ac <__ieee754_pow+0xdc>
 800318e:	2900      	cmp	r1, #0
 8003190:	d154      	bne.n	800323c <__ieee754_pow+0x16c>
 8003192:	f1c2 0214 	rsb	r2, r2, #20
 8003196:	fa4a f402 	asr.w	r4, sl, r2
 800319a:	fa04 f202 	lsl.w	r2, r4, r2
 800319e:	4552      	cmp	r2, sl
 80031a0:	f040 84a3 	bne.w	8003aea <__ieee754_pow+0xa1a>
 80031a4:	f004 0401 	and.w	r4, r4, #1
 80031a8:	f1c4 0402 	rsb	r4, r4, #2
 80031ac:	4a6d      	ldr	r2, [pc, #436]	@ (8003364 <__ieee754_pow+0x294>)
 80031ae:	4592      	cmp	sl, r2
 80031b0:	d12e      	bne.n	8003210 <__ieee754_pow+0x140>
 80031b2:	f1b9 0f00 	cmp.w	r9, #0
 80031b6:	f280 8494 	bge.w	8003ae2 <__ieee754_pow+0xa12>
 80031ba:	496a      	ldr	r1, [pc, #424]	@ (8003364 <__ieee754_pow+0x294>)
 80031bc:	4632      	mov	r2, r6
 80031be:	463b      	mov	r3, r7
 80031c0:	2000      	movs	r0, #0
 80031c2:	f7fd fb0f 	bl	80007e4 <__aeabi_ddiv>
 80031c6:	e7a0      	b.n	800310a <__ieee754_pow+0x3a>
 80031c8:	2400      	movs	r4, #0
 80031ca:	bbc1      	cbnz	r1, 800323e <__ieee754_pow+0x16e>
 80031cc:	4a63      	ldr	r2, [pc, #396]	@ (800335c <__ieee754_pow+0x28c>)
 80031ce:	4592      	cmp	sl, r2
 80031d0:	d1ec      	bne.n	80031ac <__ieee754_pow+0xdc>
 80031d2:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 80031d6:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 80031da:	431a      	orrs	r2, r3
 80031dc:	f000 8479 	beq.w	8003ad2 <__ieee754_pow+0xa02>
 80031e0:	4b61      	ldr	r3, [pc, #388]	@ (8003368 <__ieee754_pow+0x298>)
 80031e2:	4598      	cmp	r8, r3
 80031e4:	d908      	bls.n	80031f8 <__ieee754_pow+0x128>
 80031e6:	f1b9 0f00 	cmp.w	r9, #0
 80031ea:	f2c0 8476 	blt.w	8003ada <__ieee754_pow+0xa0a>
 80031ee:	e9dd 0100 	ldrd	r0, r1, [sp]
 80031f2:	e78a      	b.n	800310a <__ieee754_pow+0x3a>
 80031f4:	2402      	movs	r4, #2
 80031f6:	e7e8      	b.n	80031ca <__ieee754_pow+0xfa>
 80031f8:	f1b9 0f00 	cmp.w	r9, #0
 80031fc:	f04f 0000 	mov.w	r0, #0
 8003200:	f04f 0100 	mov.w	r1, #0
 8003204:	da81      	bge.n	800310a <__ieee754_pow+0x3a>
 8003206:	e9dd 0300 	ldrd	r0, r3, [sp]
 800320a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800320e:	e77c      	b.n	800310a <__ieee754_pow+0x3a>
 8003210:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8003214:	d106      	bne.n	8003224 <__ieee754_pow+0x154>
 8003216:	4632      	mov	r2, r6
 8003218:	463b      	mov	r3, r7
 800321a:	4630      	mov	r0, r6
 800321c:	4639      	mov	r1, r7
 800321e:	f7fd f9b7 	bl	8000590 <__aeabi_dmul>
 8003222:	e772      	b.n	800310a <__ieee754_pow+0x3a>
 8003224:	4a51      	ldr	r2, [pc, #324]	@ (800336c <__ieee754_pow+0x29c>)
 8003226:	4591      	cmp	r9, r2
 8003228:	d109      	bne.n	800323e <__ieee754_pow+0x16e>
 800322a:	2d00      	cmp	r5, #0
 800322c:	db07      	blt.n	800323e <__ieee754_pow+0x16e>
 800322e:	ec47 6b10 	vmov	d0, r6, r7
 8003232:	b011      	add	sp, #68	@ 0x44
 8003234:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003238:	f000 bd52 	b.w	8003ce0 <__ieee754_sqrt>
 800323c:	2400      	movs	r4, #0
 800323e:	ec47 6b10 	vmov	d0, r6, r7
 8003242:	9302      	str	r3, [sp, #8]
 8003244:	f000 fc88 	bl	8003b58 <fabs>
 8003248:	9b02      	ldr	r3, [sp, #8]
 800324a:	ec51 0b10 	vmov	r0, r1, d0
 800324e:	bb53      	cbnz	r3, 80032a6 <__ieee754_pow+0x1d6>
 8003250:	4b44      	ldr	r3, [pc, #272]	@ (8003364 <__ieee754_pow+0x294>)
 8003252:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 8003256:	429a      	cmp	r2, r3
 8003258:	d002      	beq.n	8003260 <__ieee754_pow+0x190>
 800325a:	f1b8 0f00 	cmp.w	r8, #0
 800325e:	d122      	bne.n	80032a6 <__ieee754_pow+0x1d6>
 8003260:	f1b9 0f00 	cmp.w	r9, #0
 8003264:	da05      	bge.n	8003272 <__ieee754_pow+0x1a2>
 8003266:	4602      	mov	r2, r0
 8003268:	460b      	mov	r3, r1
 800326a:	2000      	movs	r0, #0
 800326c:	493d      	ldr	r1, [pc, #244]	@ (8003364 <__ieee754_pow+0x294>)
 800326e:	f7fd fab9 	bl	80007e4 <__aeabi_ddiv>
 8003272:	2d00      	cmp	r5, #0
 8003274:	f6bf af49 	bge.w	800310a <__ieee754_pow+0x3a>
 8003278:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800327c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8003280:	ea58 0804 	orrs.w	r8, r8, r4
 8003284:	d108      	bne.n	8003298 <__ieee754_pow+0x1c8>
 8003286:	4602      	mov	r2, r0
 8003288:	460b      	mov	r3, r1
 800328a:	4610      	mov	r0, r2
 800328c:	4619      	mov	r1, r3
 800328e:	f7fc ffc7 	bl	8000220 <__aeabi_dsub>
 8003292:	4602      	mov	r2, r0
 8003294:	460b      	mov	r3, r1
 8003296:	e794      	b.n	80031c2 <__ieee754_pow+0xf2>
 8003298:	2c01      	cmp	r4, #1
 800329a:	f47f af36 	bne.w	800310a <__ieee754_pow+0x3a>
 800329e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80032a2:	4619      	mov	r1, r3
 80032a4:	e731      	b.n	800310a <__ieee754_pow+0x3a>
 80032a6:	0feb      	lsrs	r3, r5, #31
 80032a8:	3b01      	subs	r3, #1
 80032aa:	ea53 0204 	orrs.w	r2, r3, r4
 80032ae:	d102      	bne.n	80032b6 <__ieee754_pow+0x1e6>
 80032b0:	4632      	mov	r2, r6
 80032b2:	463b      	mov	r3, r7
 80032b4:	e7e9      	b.n	800328a <__ieee754_pow+0x1ba>
 80032b6:	3c01      	subs	r4, #1
 80032b8:	431c      	orrs	r4, r3
 80032ba:	d016      	beq.n	80032ea <__ieee754_pow+0x21a>
 80032bc:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 8003348 <__ieee754_pow+0x278>
 80032c0:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 80032c4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80032c8:	f240 8112 	bls.w	80034f0 <__ieee754_pow+0x420>
 80032cc:	4b28      	ldr	r3, [pc, #160]	@ (8003370 <__ieee754_pow+0x2a0>)
 80032ce:	459a      	cmp	sl, r3
 80032d0:	4b25      	ldr	r3, [pc, #148]	@ (8003368 <__ieee754_pow+0x298>)
 80032d2:	d916      	bls.n	8003302 <__ieee754_pow+0x232>
 80032d4:	4598      	cmp	r8, r3
 80032d6:	d80b      	bhi.n	80032f0 <__ieee754_pow+0x220>
 80032d8:	f1b9 0f00 	cmp.w	r9, #0
 80032dc:	da0b      	bge.n	80032f6 <__ieee754_pow+0x226>
 80032de:	2000      	movs	r0, #0
 80032e0:	b011      	add	sp, #68	@ 0x44
 80032e2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032e6:	f000 bcf3 	b.w	8003cd0 <__math_oflow>
 80032ea:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 8003350 <__ieee754_pow+0x280>
 80032ee:	e7e7      	b.n	80032c0 <__ieee754_pow+0x1f0>
 80032f0:	f1b9 0f00 	cmp.w	r9, #0
 80032f4:	dcf3      	bgt.n	80032de <__ieee754_pow+0x20e>
 80032f6:	2000      	movs	r0, #0
 80032f8:	b011      	add	sp, #68	@ 0x44
 80032fa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032fe:	f000 bcdf 	b.w	8003cc0 <__math_uflow>
 8003302:	4598      	cmp	r8, r3
 8003304:	d20c      	bcs.n	8003320 <__ieee754_pow+0x250>
 8003306:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800330a:	2200      	movs	r2, #0
 800330c:	2300      	movs	r3, #0
 800330e:	f7fd fbb1 	bl	8000a74 <__aeabi_dcmplt>
 8003312:	3800      	subs	r0, #0
 8003314:	bf18      	it	ne
 8003316:	2001      	movne	r0, #1
 8003318:	f1b9 0f00 	cmp.w	r9, #0
 800331c:	daec      	bge.n	80032f8 <__ieee754_pow+0x228>
 800331e:	e7df      	b.n	80032e0 <__ieee754_pow+0x210>
 8003320:	4b10      	ldr	r3, [pc, #64]	@ (8003364 <__ieee754_pow+0x294>)
 8003322:	4598      	cmp	r8, r3
 8003324:	f04f 0200 	mov.w	r2, #0
 8003328:	d924      	bls.n	8003374 <__ieee754_pow+0x2a4>
 800332a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800332e:	2300      	movs	r3, #0
 8003330:	f7fd fba0 	bl	8000a74 <__aeabi_dcmplt>
 8003334:	3800      	subs	r0, #0
 8003336:	bf18      	it	ne
 8003338:	2001      	movne	r0, #1
 800333a:	f1b9 0f00 	cmp.w	r9, #0
 800333e:	dccf      	bgt.n	80032e0 <__ieee754_pow+0x210>
 8003340:	e7da      	b.n	80032f8 <__ieee754_pow+0x228>
 8003342:	bf00      	nop
 8003344:	f3af 8000 	nop.w
 8003348:	00000000 	.word	0x00000000
 800334c:	3ff00000 	.word	0x3ff00000
 8003350:	00000000 	.word	0x00000000
 8003354:	bff00000 	.word	0xbff00000
 8003358:	fff00000 	.word	0xfff00000
 800335c:	7ff00000 	.word	0x7ff00000
 8003360:	433fffff 	.word	0x433fffff
 8003364:	3ff00000 	.word	0x3ff00000
 8003368:	3fefffff 	.word	0x3fefffff
 800336c:	3fe00000 	.word	0x3fe00000
 8003370:	43f00000 	.word	0x43f00000
 8003374:	4b5a      	ldr	r3, [pc, #360]	@ (80034e0 <__ieee754_pow+0x410>)
 8003376:	f7fc ff53 	bl	8000220 <__aeabi_dsub>
 800337a:	a351      	add	r3, pc, #324	@ (adr r3, 80034c0 <__ieee754_pow+0x3f0>)
 800337c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003380:	4604      	mov	r4, r0
 8003382:	460d      	mov	r5, r1
 8003384:	f7fd f904 	bl	8000590 <__aeabi_dmul>
 8003388:	a34f      	add	r3, pc, #316	@ (adr r3, 80034c8 <__ieee754_pow+0x3f8>)
 800338a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800338e:	4606      	mov	r6, r0
 8003390:	460f      	mov	r7, r1
 8003392:	4620      	mov	r0, r4
 8003394:	4629      	mov	r1, r5
 8003396:	f7fd f8fb 	bl	8000590 <__aeabi_dmul>
 800339a:	4b52      	ldr	r3, [pc, #328]	@ (80034e4 <__ieee754_pow+0x414>)
 800339c:	4682      	mov	sl, r0
 800339e:	468b      	mov	fp, r1
 80033a0:	2200      	movs	r2, #0
 80033a2:	4620      	mov	r0, r4
 80033a4:	4629      	mov	r1, r5
 80033a6:	f7fd f8f3 	bl	8000590 <__aeabi_dmul>
 80033aa:	4602      	mov	r2, r0
 80033ac:	460b      	mov	r3, r1
 80033ae:	a148      	add	r1, pc, #288	@ (adr r1, 80034d0 <__ieee754_pow+0x400>)
 80033b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80033b4:	f7fc ff34 	bl	8000220 <__aeabi_dsub>
 80033b8:	4622      	mov	r2, r4
 80033ba:	462b      	mov	r3, r5
 80033bc:	f7fd f8e8 	bl	8000590 <__aeabi_dmul>
 80033c0:	4602      	mov	r2, r0
 80033c2:	460b      	mov	r3, r1
 80033c4:	2000      	movs	r0, #0
 80033c6:	4948      	ldr	r1, [pc, #288]	@ (80034e8 <__ieee754_pow+0x418>)
 80033c8:	f7fc ff2a 	bl	8000220 <__aeabi_dsub>
 80033cc:	4622      	mov	r2, r4
 80033ce:	4680      	mov	r8, r0
 80033d0:	4689      	mov	r9, r1
 80033d2:	462b      	mov	r3, r5
 80033d4:	4620      	mov	r0, r4
 80033d6:	4629      	mov	r1, r5
 80033d8:	f7fd f8da 	bl	8000590 <__aeabi_dmul>
 80033dc:	4602      	mov	r2, r0
 80033de:	460b      	mov	r3, r1
 80033e0:	4640      	mov	r0, r8
 80033e2:	4649      	mov	r1, r9
 80033e4:	f7fd f8d4 	bl	8000590 <__aeabi_dmul>
 80033e8:	a33b      	add	r3, pc, #236	@ (adr r3, 80034d8 <__ieee754_pow+0x408>)
 80033ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033ee:	f7fd f8cf 	bl	8000590 <__aeabi_dmul>
 80033f2:	4602      	mov	r2, r0
 80033f4:	460b      	mov	r3, r1
 80033f6:	4650      	mov	r0, sl
 80033f8:	4659      	mov	r1, fp
 80033fa:	f7fc ff11 	bl	8000220 <__aeabi_dsub>
 80033fe:	4602      	mov	r2, r0
 8003400:	460b      	mov	r3, r1
 8003402:	4680      	mov	r8, r0
 8003404:	4689      	mov	r9, r1
 8003406:	4630      	mov	r0, r6
 8003408:	4639      	mov	r1, r7
 800340a:	f7fc ff0b 	bl	8000224 <__adddf3>
 800340e:	2400      	movs	r4, #0
 8003410:	4632      	mov	r2, r6
 8003412:	463b      	mov	r3, r7
 8003414:	4620      	mov	r0, r4
 8003416:	460d      	mov	r5, r1
 8003418:	f7fc ff02 	bl	8000220 <__aeabi_dsub>
 800341c:	4602      	mov	r2, r0
 800341e:	460b      	mov	r3, r1
 8003420:	4640      	mov	r0, r8
 8003422:	4649      	mov	r1, r9
 8003424:	f7fc fefc 	bl	8000220 <__aeabi_dsub>
 8003428:	e9dd 2300 	ldrd	r2, r3, [sp]
 800342c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003430:	2300      	movs	r3, #0
 8003432:	9304      	str	r3, [sp, #16]
 8003434:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8003438:	4606      	mov	r6, r0
 800343a:	460f      	mov	r7, r1
 800343c:	4652      	mov	r2, sl
 800343e:	465b      	mov	r3, fp
 8003440:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003444:	f7fc feec 	bl	8000220 <__aeabi_dsub>
 8003448:	4622      	mov	r2, r4
 800344a:	462b      	mov	r3, r5
 800344c:	f7fd f8a0 	bl	8000590 <__aeabi_dmul>
 8003450:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003454:	4680      	mov	r8, r0
 8003456:	4689      	mov	r9, r1
 8003458:	4630      	mov	r0, r6
 800345a:	4639      	mov	r1, r7
 800345c:	f7fd f898 	bl	8000590 <__aeabi_dmul>
 8003460:	4602      	mov	r2, r0
 8003462:	460b      	mov	r3, r1
 8003464:	4640      	mov	r0, r8
 8003466:	4649      	mov	r1, r9
 8003468:	f7fc fedc 	bl	8000224 <__adddf3>
 800346c:	4652      	mov	r2, sl
 800346e:	465b      	mov	r3, fp
 8003470:	4606      	mov	r6, r0
 8003472:	460f      	mov	r7, r1
 8003474:	4620      	mov	r0, r4
 8003476:	4629      	mov	r1, r5
 8003478:	f7fd f88a 	bl	8000590 <__aeabi_dmul>
 800347c:	460b      	mov	r3, r1
 800347e:	4602      	mov	r2, r0
 8003480:	4680      	mov	r8, r0
 8003482:	4689      	mov	r9, r1
 8003484:	4630      	mov	r0, r6
 8003486:	4639      	mov	r1, r7
 8003488:	f7fc fecc 	bl	8000224 <__adddf3>
 800348c:	4b17      	ldr	r3, [pc, #92]	@ (80034ec <__ieee754_pow+0x41c>)
 800348e:	4299      	cmp	r1, r3
 8003490:	4604      	mov	r4, r0
 8003492:	460d      	mov	r5, r1
 8003494:	468a      	mov	sl, r1
 8003496:	468b      	mov	fp, r1
 8003498:	f340 82ef 	ble.w	8003a7a <__ieee754_pow+0x9aa>
 800349c:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 80034a0:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 80034a4:	4303      	orrs	r3, r0
 80034a6:	f000 81e8 	beq.w	800387a <__ieee754_pow+0x7aa>
 80034aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80034ae:	2200      	movs	r2, #0
 80034b0:	2300      	movs	r3, #0
 80034b2:	f7fd fadf 	bl	8000a74 <__aeabi_dcmplt>
 80034b6:	3800      	subs	r0, #0
 80034b8:	bf18      	it	ne
 80034ba:	2001      	movne	r0, #1
 80034bc:	e710      	b.n	80032e0 <__ieee754_pow+0x210>
 80034be:	bf00      	nop
 80034c0:	60000000 	.word	0x60000000
 80034c4:	3ff71547 	.word	0x3ff71547
 80034c8:	f85ddf44 	.word	0xf85ddf44
 80034cc:	3e54ae0b 	.word	0x3e54ae0b
 80034d0:	55555555 	.word	0x55555555
 80034d4:	3fd55555 	.word	0x3fd55555
 80034d8:	652b82fe 	.word	0x652b82fe
 80034dc:	3ff71547 	.word	0x3ff71547
 80034e0:	3ff00000 	.word	0x3ff00000
 80034e4:	3fd00000 	.word	0x3fd00000
 80034e8:	3fe00000 	.word	0x3fe00000
 80034ec:	408fffff 	.word	0x408fffff
 80034f0:	4bd5      	ldr	r3, [pc, #852]	@ (8003848 <__ieee754_pow+0x778>)
 80034f2:	402b      	ands	r3, r5
 80034f4:	2200      	movs	r2, #0
 80034f6:	b92b      	cbnz	r3, 8003504 <__ieee754_pow+0x434>
 80034f8:	4bd4      	ldr	r3, [pc, #848]	@ (800384c <__ieee754_pow+0x77c>)
 80034fa:	f7fd f849 	bl	8000590 <__aeabi_dmul>
 80034fe:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 8003502:	468b      	mov	fp, r1
 8003504:	ea4f 532b 	mov.w	r3, fp, asr #20
 8003508:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800350c:	4413      	add	r3, r2
 800350e:	930a      	str	r3, [sp, #40]	@ 0x28
 8003510:	4bcf      	ldr	r3, [pc, #828]	@ (8003850 <__ieee754_pow+0x780>)
 8003512:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8003516:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800351a:	459b      	cmp	fp, r3
 800351c:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8003520:	dd08      	ble.n	8003534 <__ieee754_pow+0x464>
 8003522:	4bcc      	ldr	r3, [pc, #816]	@ (8003854 <__ieee754_pow+0x784>)
 8003524:	459b      	cmp	fp, r3
 8003526:	f340 81a5 	ble.w	8003874 <__ieee754_pow+0x7a4>
 800352a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800352c:	3301      	adds	r3, #1
 800352e:	930a      	str	r3, [sp, #40]	@ 0x28
 8003530:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8003534:	f04f 0a00 	mov.w	sl, #0
 8003538:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800353c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800353e:	4bc6      	ldr	r3, [pc, #792]	@ (8003858 <__ieee754_pow+0x788>)
 8003540:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8003544:	ed93 7b00 	vldr	d7, [r3]
 8003548:	4629      	mov	r1, r5
 800354a:	ec53 2b17 	vmov	r2, r3, d7
 800354e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003552:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8003556:	f7fc fe63 	bl	8000220 <__aeabi_dsub>
 800355a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800355e:	4606      	mov	r6, r0
 8003560:	460f      	mov	r7, r1
 8003562:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003566:	f7fc fe5d 	bl	8000224 <__adddf3>
 800356a:	4602      	mov	r2, r0
 800356c:	460b      	mov	r3, r1
 800356e:	2000      	movs	r0, #0
 8003570:	49ba      	ldr	r1, [pc, #744]	@ (800385c <__ieee754_pow+0x78c>)
 8003572:	f7fd f937 	bl	80007e4 <__aeabi_ddiv>
 8003576:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800357a:	4602      	mov	r2, r0
 800357c:	460b      	mov	r3, r1
 800357e:	4630      	mov	r0, r6
 8003580:	4639      	mov	r1, r7
 8003582:	f7fd f805 	bl	8000590 <__aeabi_dmul>
 8003586:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800358a:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800358e:	106d      	asrs	r5, r5, #1
 8003590:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8003594:	f04f 0b00 	mov.w	fp, #0
 8003598:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800359c:	4661      	mov	r1, ip
 800359e:	2200      	movs	r2, #0
 80035a0:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 80035a4:	4658      	mov	r0, fp
 80035a6:	46e1      	mov	r9, ip
 80035a8:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 80035ac:	4614      	mov	r4, r2
 80035ae:	461d      	mov	r5, r3
 80035b0:	f7fc ffee 	bl	8000590 <__aeabi_dmul>
 80035b4:	4602      	mov	r2, r0
 80035b6:	460b      	mov	r3, r1
 80035b8:	4630      	mov	r0, r6
 80035ba:	4639      	mov	r1, r7
 80035bc:	f7fc fe30 	bl	8000220 <__aeabi_dsub>
 80035c0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80035c4:	4606      	mov	r6, r0
 80035c6:	460f      	mov	r7, r1
 80035c8:	4620      	mov	r0, r4
 80035ca:	4629      	mov	r1, r5
 80035cc:	f7fc fe28 	bl	8000220 <__aeabi_dsub>
 80035d0:	4602      	mov	r2, r0
 80035d2:	460b      	mov	r3, r1
 80035d4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80035d8:	f7fc fe22 	bl	8000220 <__aeabi_dsub>
 80035dc:	465a      	mov	r2, fp
 80035de:	464b      	mov	r3, r9
 80035e0:	f7fc ffd6 	bl	8000590 <__aeabi_dmul>
 80035e4:	4602      	mov	r2, r0
 80035e6:	460b      	mov	r3, r1
 80035e8:	4630      	mov	r0, r6
 80035ea:	4639      	mov	r1, r7
 80035ec:	f7fc fe18 	bl	8000220 <__aeabi_dsub>
 80035f0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80035f4:	f7fc ffcc 	bl	8000590 <__aeabi_dmul>
 80035f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80035fc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003600:	4610      	mov	r0, r2
 8003602:	4619      	mov	r1, r3
 8003604:	f7fc ffc4 	bl	8000590 <__aeabi_dmul>
 8003608:	a37d      	add	r3, pc, #500	@ (adr r3, 8003800 <__ieee754_pow+0x730>)
 800360a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800360e:	4604      	mov	r4, r0
 8003610:	460d      	mov	r5, r1
 8003612:	f7fc ffbd 	bl	8000590 <__aeabi_dmul>
 8003616:	a37c      	add	r3, pc, #496	@ (adr r3, 8003808 <__ieee754_pow+0x738>)
 8003618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800361c:	f7fc fe02 	bl	8000224 <__adddf3>
 8003620:	4622      	mov	r2, r4
 8003622:	462b      	mov	r3, r5
 8003624:	f7fc ffb4 	bl	8000590 <__aeabi_dmul>
 8003628:	a379      	add	r3, pc, #484	@ (adr r3, 8003810 <__ieee754_pow+0x740>)
 800362a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800362e:	f7fc fdf9 	bl	8000224 <__adddf3>
 8003632:	4622      	mov	r2, r4
 8003634:	462b      	mov	r3, r5
 8003636:	f7fc ffab 	bl	8000590 <__aeabi_dmul>
 800363a:	a377      	add	r3, pc, #476	@ (adr r3, 8003818 <__ieee754_pow+0x748>)
 800363c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003640:	f7fc fdf0 	bl	8000224 <__adddf3>
 8003644:	4622      	mov	r2, r4
 8003646:	462b      	mov	r3, r5
 8003648:	f7fc ffa2 	bl	8000590 <__aeabi_dmul>
 800364c:	a374      	add	r3, pc, #464	@ (adr r3, 8003820 <__ieee754_pow+0x750>)
 800364e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003652:	f7fc fde7 	bl	8000224 <__adddf3>
 8003656:	4622      	mov	r2, r4
 8003658:	462b      	mov	r3, r5
 800365a:	f7fc ff99 	bl	8000590 <__aeabi_dmul>
 800365e:	a372      	add	r3, pc, #456	@ (adr r3, 8003828 <__ieee754_pow+0x758>)
 8003660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003664:	f7fc fdde 	bl	8000224 <__adddf3>
 8003668:	4622      	mov	r2, r4
 800366a:	4606      	mov	r6, r0
 800366c:	460f      	mov	r7, r1
 800366e:	462b      	mov	r3, r5
 8003670:	4620      	mov	r0, r4
 8003672:	4629      	mov	r1, r5
 8003674:	f7fc ff8c 	bl	8000590 <__aeabi_dmul>
 8003678:	4602      	mov	r2, r0
 800367a:	460b      	mov	r3, r1
 800367c:	4630      	mov	r0, r6
 800367e:	4639      	mov	r1, r7
 8003680:	f7fc ff86 	bl	8000590 <__aeabi_dmul>
 8003684:	465a      	mov	r2, fp
 8003686:	4604      	mov	r4, r0
 8003688:	460d      	mov	r5, r1
 800368a:	464b      	mov	r3, r9
 800368c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003690:	f7fc fdc8 	bl	8000224 <__adddf3>
 8003694:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003698:	f7fc ff7a 	bl	8000590 <__aeabi_dmul>
 800369c:	4622      	mov	r2, r4
 800369e:	462b      	mov	r3, r5
 80036a0:	f7fc fdc0 	bl	8000224 <__adddf3>
 80036a4:	465a      	mov	r2, fp
 80036a6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80036aa:	464b      	mov	r3, r9
 80036ac:	4658      	mov	r0, fp
 80036ae:	4649      	mov	r1, r9
 80036b0:	f7fc ff6e 	bl	8000590 <__aeabi_dmul>
 80036b4:	4b6a      	ldr	r3, [pc, #424]	@ (8003860 <__ieee754_pow+0x790>)
 80036b6:	2200      	movs	r2, #0
 80036b8:	4606      	mov	r6, r0
 80036ba:	460f      	mov	r7, r1
 80036bc:	f7fc fdb2 	bl	8000224 <__adddf3>
 80036c0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80036c4:	f7fc fdae 	bl	8000224 <__adddf3>
 80036c8:	46d8      	mov	r8, fp
 80036ca:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 80036ce:	460d      	mov	r5, r1
 80036d0:	465a      	mov	r2, fp
 80036d2:	460b      	mov	r3, r1
 80036d4:	4640      	mov	r0, r8
 80036d6:	4649      	mov	r1, r9
 80036d8:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 80036dc:	f7fc ff58 	bl	8000590 <__aeabi_dmul>
 80036e0:	465c      	mov	r4, fp
 80036e2:	4680      	mov	r8, r0
 80036e4:	4689      	mov	r9, r1
 80036e6:	4b5e      	ldr	r3, [pc, #376]	@ (8003860 <__ieee754_pow+0x790>)
 80036e8:	2200      	movs	r2, #0
 80036ea:	4620      	mov	r0, r4
 80036ec:	4629      	mov	r1, r5
 80036ee:	f7fc fd97 	bl	8000220 <__aeabi_dsub>
 80036f2:	4632      	mov	r2, r6
 80036f4:	463b      	mov	r3, r7
 80036f6:	f7fc fd93 	bl	8000220 <__aeabi_dsub>
 80036fa:	4602      	mov	r2, r0
 80036fc:	460b      	mov	r3, r1
 80036fe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8003702:	f7fc fd8d 	bl	8000220 <__aeabi_dsub>
 8003706:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800370a:	f7fc ff41 	bl	8000590 <__aeabi_dmul>
 800370e:	4622      	mov	r2, r4
 8003710:	4606      	mov	r6, r0
 8003712:	460f      	mov	r7, r1
 8003714:	462b      	mov	r3, r5
 8003716:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800371a:	f7fc ff39 	bl	8000590 <__aeabi_dmul>
 800371e:	4602      	mov	r2, r0
 8003720:	460b      	mov	r3, r1
 8003722:	4630      	mov	r0, r6
 8003724:	4639      	mov	r1, r7
 8003726:	f7fc fd7d 	bl	8000224 <__adddf3>
 800372a:	4606      	mov	r6, r0
 800372c:	460f      	mov	r7, r1
 800372e:	4602      	mov	r2, r0
 8003730:	460b      	mov	r3, r1
 8003732:	4640      	mov	r0, r8
 8003734:	4649      	mov	r1, r9
 8003736:	f7fc fd75 	bl	8000224 <__adddf3>
 800373a:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800373e:	a33c      	add	r3, pc, #240	@ (adr r3, 8003830 <__ieee754_pow+0x760>)
 8003740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003744:	4658      	mov	r0, fp
 8003746:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800374a:	460d      	mov	r5, r1
 800374c:	f7fc ff20 	bl	8000590 <__aeabi_dmul>
 8003750:	465c      	mov	r4, fp
 8003752:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003756:	4642      	mov	r2, r8
 8003758:	464b      	mov	r3, r9
 800375a:	4620      	mov	r0, r4
 800375c:	4629      	mov	r1, r5
 800375e:	f7fc fd5f 	bl	8000220 <__aeabi_dsub>
 8003762:	4602      	mov	r2, r0
 8003764:	460b      	mov	r3, r1
 8003766:	4630      	mov	r0, r6
 8003768:	4639      	mov	r1, r7
 800376a:	f7fc fd59 	bl	8000220 <__aeabi_dsub>
 800376e:	a332      	add	r3, pc, #200	@ (adr r3, 8003838 <__ieee754_pow+0x768>)
 8003770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003774:	f7fc ff0c 	bl	8000590 <__aeabi_dmul>
 8003778:	a331      	add	r3, pc, #196	@ (adr r3, 8003840 <__ieee754_pow+0x770>)
 800377a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800377e:	4606      	mov	r6, r0
 8003780:	460f      	mov	r7, r1
 8003782:	4620      	mov	r0, r4
 8003784:	4629      	mov	r1, r5
 8003786:	f7fc ff03 	bl	8000590 <__aeabi_dmul>
 800378a:	4602      	mov	r2, r0
 800378c:	460b      	mov	r3, r1
 800378e:	4630      	mov	r0, r6
 8003790:	4639      	mov	r1, r7
 8003792:	f7fc fd47 	bl	8000224 <__adddf3>
 8003796:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8003798:	4b32      	ldr	r3, [pc, #200]	@ (8003864 <__ieee754_pow+0x794>)
 800379a:	4413      	add	r3, r2
 800379c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037a0:	f7fc fd40 	bl	8000224 <__adddf3>
 80037a4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80037a8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80037aa:	f7fc fe87 	bl	80004bc <__aeabi_i2d>
 80037ae:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80037b0:	4b2d      	ldr	r3, [pc, #180]	@ (8003868 <__ieee754_pow+0x798>)
 80037b2:	4413      	add	r3, r2
 80037b4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80037b8:	4606      	mov	r6, r0
 80037ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80037be:	460f      	mov	r7, r1
 80037c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80037c4:	f7fc fd2e 	bl	8000224 <__adddf3>
 80037c8:	4642      	mov	r2, r8
 80037ca:	464b      	mov	r3, r9
 80037cc:	f7fc fd2a 	bl	8000224 <__adddf3>
 80037d0:	4632      	mov	r2, r6
 80037d2:	463b      	mov	r3, r7
 80037d4:	f7fc fd26 	bl	8000224 <__adddf3>
 80037d8:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 80037dc:	4632      	mov	r2, r6
 80037de:	463b      	mov	r3, r7
 80037e0:	4658      	mov	r0, fp
 80037e2:	460d      	mov	r5, r1
 80037e4:	f7fc fd1c 	bl	8000220 <__aeabi_dsub>
 80037e8:	4642      	mov	r2, r8
 80037ea:	464b      	mov	r3, r9
 80037ec:	f7fc fd18 	bl	8000220 <__aeabi_dsub>
 80037f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80037f4:	f7fc fd14 	bl	8000220 <__aeabi_dsub>
 80037f8:	465c      	mov	r4, fp
 80037fa:	4602      	mov	r2, r0
 80037fc:	e036      	b.n	800386c <__ieee754_pow+0x79c>
 80037fe:	bf00      	nop
 8003800:	4a454eef 	.word	0x4a454eef
 8003804:	3fca7e28 	.word	0x3fca7e28
 8003808:	93c9db65 	.word	0x93c9db65
 800380c:	3fcd864a 	.word	0x3fcd864a
 8003810:	a91d4101 	.word	0xa91d4101
 8003814:	3fd17460 	.word	0x3fd17460
 8003818:	518f264d 	.word	0x518f264d
 800381c:	3fd55555 	.word	0x3fd55555
 8003820:	db6fabff 	.word	0xdb6fabff
 8003824:	3fdb6db6 	.word	0x3fdb6db6
 8003828:	33333303 	.word	0x33333303
 800382c:	3fe33333 	.word	0x3fe33333
 8003830:	e0000000 	.word	0xe0000000
 8003834:	3feec709 	.word	0x3feec709
 8003838:	dc3a03fd 	.word	0xdc3a03fd
 800383c:	3feec709 	.word	0x3feec709
 8003840:	145b01f5 	.word	0x145b01f5
 8003844:	be3e2fe0 	.word	0xbe3e2fe0
 8003848:	7ff00000 	.word	0x7ff00000
 800384c:	43400000 	.word	0x43400000
 8003850:	0003988e 	.word	0x0003988e
 8003854:	000bb679 	.word	0x000bb679
 8003858:	08003ee0 	.word	0x08003ee0
 800385c:	3ff00000 	.word	0x3ff00000
 8003860:	40080000 	.word	0x40080000
 8003864:	08003ec0 	.word	0x08003ec0
 8003868:	08003ed0 	.word	0x08003ed0
 800386c:	460b      	mov	r3, r1
 800386e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003872:	e5d7      	b.n	8003424 <__ieee754_pow+0x354>
 8003874:	f04f 0a01 	mov.w	sl, #1
 8003878:	e65e      	b.n	8003538 <__ieee754_pow+0x468>
 800387a:	a3b4      	add	r3, pc, #720	@ (adr r3, 8003b4c <__ieee754_pow+0xa7c>)
 800387c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003880:	4630      	mov	r0, r6
 8003882:	4639      	mov	r1, r7
 8003884:	f7fc fcce 	bl	8000224 <__adddf3>
 8003888:	4642      	mov	r2, r8
 800388a:	e9cd 0100 	strd	r0, r1, [sp]
 800388e:	464b      	mov	r3, r9
 8003890:	4620      	mov	r0, r4
 8003892:	4629      	mov	r1, r5
 8003894:	f7fc fcc4 	bl	8000220 <__aeabi_dsub>
 8003898:	4602      	mov	r2, r0
 800389a:	460b      	mov	r3, r1
 800389c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80038a0:	f7fd f906 	bl	8000ab0 <__aeabi_dcmpgt>
 80038a4:	2800      	cmp	r0, #0
 80038a6:	f47f ae00 	bne.w	80034aa <__ieee754_pow+0x3da>
 80038aa:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 80038ae:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80038b2:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 80038b6:	fa43 fa0a 	asr.w	sl, r3, sl
 80038ba:	44da      	add	sl, fp
 80038bc:	f3ca 510a 	ubfx	r1, sl, #20, #11
 80038c0:	489d      	ldr	r0, [pc, #628]	@ (8003b38 <__ieee754_pow+0xa68>)
 80038c2:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 80038c6:	4108      	asrs	r0, r1
 80038c8:	ea00 030a 	and.w	r3, r0, sl
 80038cc:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 80038d0:	f1c1 0114 	rsb	r1, r1, #20
 80038d4:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 80038d8:	fa4a fa01 	asr.w	sl, sl, r1
 80038dc:	f1bb 0f00 	cmp.w	fp, #0
 80038e0:	4640      	mov	r0, r8
 80038e2:	4649      	mov	r1, r9
 80038e4:	f04f 0200 	mov.w	r2, #0
 80038e8:	bfb8      	it	lt
 80038ea:	f1ca 0a00 	rsblt	sl, sl, #0
 80038ee:	f7fc fc97 	bl	8000220 <__aeabi_dsub>
 80038f2:	4680      	mov	r8, r0
 80038f4:	4689      	mov	r9, r1
 80038f6:	4632      	mov	r2, r6
 80038f8:	463b      	mov	r3, r7
 80038fa:	4640      	mov	r0, r8
 80038fc:	4649      	mov	r1, r9
 80038fe:	f7fc fc91 	bl	8000224 <__adddf3>
 8003902:	2400      	movs	r4, #0
 8003904:	a37c      	add	r3, pc, #496	@ (adr r3, 8003af8 <__ieee754_pow+0xa28>)
 8003906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800390a:	4620      	mov	r0, r4
 800390c:	460d      	mov	r5, r1
 800390e:	f7fc fe3f 	bl	8000590 <__aeabi_dmul>
 8003912:	4642      	mov	r2, r8
 8003914:	e9cd 0100 	strd	r0, r1, [sp]
 8003918:	464b      	mov	r3, r9
 800391a:	4620      	mov	r0, r4
 800391c:	4629      	mov	r1, r5
 800391e:	f7fc fc7f 	bl	8000220 <__aeabi_dsub>
 8003922:	4602      	mov	r2, r0
 8003924:	460b      	mov	r3, r1
 8003926:	4630      	mov	r0, r6
 8003928:	4639      	mov	r1, r7
 800392a:	f7fc fc79 	bl	8000220 <__aeabi_dsub>
 800392e:	a374      	add	r3, pc, #464	@ (adr r3, 8003b00 <__ieee754_pow+0xa30>)
 8003930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003934:	f7fc fe2c 	bl	8000590 <__aeabi_dmul>
 8003938:	a373      	add	r3, pc, #460	@ (adr r3, 8003b08 <__ieee754_pow+0xa38>)
 800393a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800393e:	4680      	mov	r8, r0
 8003940:	4689      	mov	r9, r1
 8003942:	4620      	mov	r0, r4
 8003944:	4629      	mov	r1, r5
 8003946:	f7fc fe23 	bl	8000590 <__aeabi_dmul>
 800394a:	4602      	mov	r2, r0
 800394c:	460b      	mov	r3, r1
 800394e:	4640      	mov	r0, r8
 8003950:	4649      	mov	r1, r9
 8003952:	f7fc fc67 	bl	8000224 <__adddf3>
 8003956:	4604      	mov	r4, r0
 8003958:	460d      	mov	r5, r1
 800395a:	4602      	mov	r2, r0
 800395c:	460b      	mov	r3, r1
 800395e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003962:	f7fc fc5f 	bl	8000224 <__adddf3>
 8003966:	e9dd 2300 	ldrd	r2, r3, [sp]
 800396a:	4680      	mov	r8, r0
 800396c:	4689      	mov	r9, r1
 800396e:	f7fc fc57 	bl	8000220 <__aeabi_dsub>
 8003972:	4602      	mov	r2, r0
 8003974:	460b      	mov	r3, r1
 8003976:	4620      	mov	r0, r4
 8003978:	4629      	mov	r1, r5
 800397a:	f7fc fc51 	bl	8000220 <__aeabi_dsub>
 800397e:	4642      	mov	r2, r8
 8003980:	4606      	mov	r6, r0
 8003982:	460f      	mov	r7, r1
 8003984:	464b      	mov	r3, r9
 8003986:	4640      	mov	r0, r8
 8003988:	4649      	mov	r1, r9
 800398a:	f7fc fe01 	bl	8000590 <__aeabi_dmul>
 800398e:	a360      	add	r3, pc, #384	@ (adr r3, 8003b10 <__ieee754_pow+0xa40>)
 8003990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003994:	4604      	mov	r4, r0
 8003996:	460d      	mov	r5, r1
 8003998:	f7fc fdfa 	bl	8000590 <__aeabi_dmul>
 800399c:	a35e      	add	r3, pc, #376	@ (adr r3, 8003b18 <__ieee754_pow+0xa48>)
 800399e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039a2:	f7fc fc3d 	bl	8000220 <__aeabi_dsub>
 80039a6:	4622      	mov	r2, r4
 80039a8:	462b      	mov	r3, r5
 80039aa:	f7fc fdf1 	bl	8000590 <__aeabi_dmul>
 80039ae:	a35c      	add	r3, pc, #368	@ (adr r3, 8003b20 <__ieee754_pow+0xa50>)
 80039b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039b4:	f7fc fc36 	bl	8000224 <__adddf3>
 80039b8:	4622      	mov	r2, r4
 80039ba:	462b      	mov	r3, r5
 80039bc:	f7fc fde8 	bl	8000590 <__aeabi_dmul>
 80039c0:	a359      	add	r3, pc, #356	@ (adr r3, 8003b28 <__ieee754_pow+0xa58>)
 80039c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039c6:	f7fc fc2b 	bl	8000220 <__aeabi_dsub>
 80039ca:	4622      	mov	r2, r4
 80039cc:	462b      	mov	r3, r5
 80039ce:	f7fc fddf 	bl	8000590 <__aeabi_dmul>
 80039d2:	a357      	add	r3, pc, #348	@ (adr r3, 8003b30 <__ieee754_pow+0xa60>)
 80039d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039d8:	f7fc fc24 	bl	8000224 <__adddf3>
 80039dc:	4622      	mov	r2, r4
 80039de:	462b      	mov	r3, r5
 80039e0:	f7fc fdd6 	bl	8000590 <__aeabi_dmul>
 80039e4:	4602      	mov	r2, r0
 80039e6:	460b      	mov	r3, r1
 80039e8:	4640      	mov	r0, r8
 80039ea:	4649      	mov	r1, r9
 80039ec:	f7fc fc18 	bl	8000220 <__aeabi_dsub>
 80039f0:	4604      	mov	r4, r0
 80039f2:	460d      	mov	r5, r1
 80039f4:	4602      	mov	r2, r0
 80039f6:	460b      	mov	r3, r1
 80039f8:	4640      	mov	r0, r8
 80039fa:	4649      	mov	r1, r9
 80039fc:	f7fc fdc8 	bl	8000590 <__aeabi_dmul>
 8003a00:	2200      	movs	r2, #0
 8003a02:	e9cd 0100 	strd	r0, r1, [sp]
 8003a06:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003a0a:	4620      	mov	r0, r4
 8003a0c:	4629      	mov	r1, r5
 8003a0e:	f7fc fc07 	bl	8000220 <__aeabi_dsub>
 8003a12:	4602      	mov	r2, r0
 8003a14:	460b      	mov	r3, r1
 8003a16:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003a1a:	f7fc fee3 	bl	80007e4 <__aeabi_ddiv>
 8003a1e:	4632      	mov	r2, r6
 8003a20:	4604      	mov	r4, r0
 8003a22:	460d      	mov	r5, r1
 8003a24:	463b      	mov	r3, r7
 8003a26:	4640      	mov	r0, r8
 8003a28:	4649      	mov	r1, r9
 8003a2a:	f7fc fdb1 	bl	8000590 <__aeabi_dmul>
 8003a2e:	4632      	mov	r2, r6
 8003a30:	463b      	mov	r3, r7
 8003a32:	f7fc fbf7 	bl	8000224 <__adddf3>
 8003a36:	4602      	mov	r2, r0
 8003a38:	460b      	mov	r3, r1
 8003a3a:	4620      	mov	r0, r4
 8003a3c:	4629      	mov	r1, r5
 8003a3e:	f7fc fbef 	bl	8000220 <__aeabi_dsub>
 8003a42:	4642      	mov	r2, r8
 8003a44:	464b      	mov	r3, r9
 8003a46:	f7fc fbeb 	bl	8000220 <__aeabi_dsub>
 8003a4a:	460b      	mov	r3, r1
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	493b      	ldr	r1, [pc, #236]	@ (8003b3c <__ieee754_pow+0xa6c>)
 8003a50:	2000      	movs	r0, #0
 8003a52:	f7fc fbe5 	bl	8000220 <__aeabi_dsub>
 8003a56:	ec41 0b10 	vmov	d0, r0, r1
 8003a5a:	ee10 3a90 	vmov	r3, s1
 8003a5e:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8003a62:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a66:	da30      	bge.n	8003aca <__ieee754_pow+0x9fa>
 8003a68:	4650      	mov	r0, sl
 8003a6a:	f000 f87d 	bl	8003b68 <scalbn>
 8003a6e:	ec51 0b10 	vmov	r0, r1, d0
 8003a72:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003a76:	f7ff bbd2 	b.w	800321e <__ieee754_pow+0x14e>
 8003a7a:	4c31      	ldr	r4, [pc, #196]	@ (8003b40 <__ieee754_pow+0xa70>)
 8003a7c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8003a80:	42a3      	cmp	r3, r4
 8003a82:	d91a      	bls.n	8003aba <__ieee754_pow+0x9ea>
 8003a84:	4b2f      	ldr	r3, [pc, #188]	@ (8003b44 <__ieee754_pow+0xa74>)
 8003a86:	440b      	add	r3, r1
 8003a88:	4303      	orrs	r3, r0
 8003a8a:	d009      	beq.n	8003aa0 <__ieee754_pow+0x9d0>
 8003a8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003a90:	2200      	movs	r2, #0
 8003a92:	2300      	movs	r3, #0
 8003a94:	f7fc ffee 	bl	8000a74 <__aeabi_dcmplt>
 8003a98:	3800      	subs	r0, #0
 8003a9a:	bf18      	it	ne
 8003a9c:	2001      	movne	r0, #1
 8003a9e:	e42b      	b.n	80032f8 <__ieee754_pow+0x228>
 8003aa0:	4642      	mov	r2, r8
 8003aa2:	464b      	mov	r3, r9
 8003aa4:	f7fc fbbc 	bl	8000220 <__aeabi_dsub>
 8003aa8:	4632      	mov	r2, r6
 8003aaa:	463b      	mov	r3, r7
 8003aac:	f7fc fff6 	bl	8000a9c <__aeabi_dcmpge>
 8003ab0:	2800      	cmp	r0, #0
 8003ab2:	d1eb      	bne.n	8003a8c <__ieee754_pow+0x9bc>
 8003ab4:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 8003b54 <__ieee754_pow+0xa84>
 8003ab8:	e6f7      	b.n	80038aa <__ieee754_pow+0x7da>
 8003aba:	469a      	mov	sl, r3
 8003abc:	4b22      	ldr	r3, [pc, #136]	@ (8003b48 <__ieee754_pow+0xa78>)
 8003abe:	459a      	cmp	sl, r3
 8003ac0:	f63f aef3 	bhi.w	80038aa <__ieee754_pow+0x7da>
 8003ac4:	f8dd a010 	ldr.w	sl, [sp, #16]
 8003ac8:	e715      	b.n	80038f6 <__ieee754_pow+0x826>
 8003aca:	ec51 0b10 	vmov	r0, r1, d0
 8003ace:	4619      	mov	r1, r3
 8003ad0:	e7cf      	b.n	8003a72 <__ieee754_pow+0x9a2>
 8003ad2:	491a      	ldr	r1, [pc, #104]	@ (8003b3c <__ieee754_pow+0xa6c>)
 8003ad4:	2000      	movs	r0, #0
 8003ad6:	f7ff bb18 	b.w	800310a <__ieee754_pow+0x3a>
 8003ada:	2000      	movs	r0, #0
 8003adc:	2100      	movs	r1, #0
 8003ade:	f7ff bb14 	b.w	800310a <__ieee754_pow+0x3a>
 8003ae2:	4630      	mov	r0, r6
 8003ae4:	4639      	mov	r1, r7
 8003ae6:	f7ff bb10 	b.w	800310a <__ieee754_pow+0x3a>
 8003aea:	460c      	mov	r4, r1
 8003aec:	f7ff bb5e 	b.w	80031ac <__ieee754_pow+0xdc>
 8003af0:	2400      	movs	r4, #0
 8003af2:	f7ff bb49 	b.w	8003188 <__ieee754_pow+0xb8>
 8003af6:	bf00      	nop
 8003af8:	00000000 	.word	0x00000000
 8003afc:	3fe62e43 	.word	0x3fe62e43
 8003b00:	fefa39ef 	.word	0xfefa39ef
 8003b04:	3fe62e42 	.word	0x3fe62e42
 8003b08:	0ca86c39 	.word	0x0ca86c39
 8003b0c:	be205c61 	.word	0xbe205c61
 8003b10:	72bea4d0 	.word	0x72bea4d0
 8003b14:	3e663769 	.word	0x3e663769
 8003b18:	c5d26bf1 	.word	0xc5d26bf1
 8003b1c:	3ebbbd41 	.word	0x3ebbbd41
 8003b20:	af25de2c 	.word	0xaf25de2c
 8003b24:	3f11566a 	.word	0x3f11566a
 8003b28:	16bebd93 	.word	0x16bebd93
 8003b2c:	3f66c16c 	.word	0x3f66c16c
 8003b30:	5555553e 	.word	0x5555553e
 8003b34:	3fc55555 	.word	0x3fc55555
 8003b38:	fff00000 	.word	0xfff00000
 8003b3c:	3ff00000 	.word	0x3ff00000
 8003b40:	4090cbff 	.word	0x4090cbff
 8003b44:	3f6f3400 	.word	0x3f6f3400
 8003b48:	3fe00000 	.word	0x3fe00000
 8003b4c:	652b82fe 	.word	0x652b82fe
 8003b50:	3c971547 	.word	0x3c971547
 8003b54:	4090cc00 	.word	0x4090cc00

08003b58 <fabs>:
 8003b58:	ec51 0b10 	vmov	r0, r1, d0
 8003b5c:	4602      	mov	r2, r0
 8003b5e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8003b62:	ec43 2b10 	vmov	d0, r2, r3
 8003b66:	4770      	bx	lr

08003b68 <scalbn>:
 8003b68:	b570      	push	{r4, r5, r6, lr}
 8003b6a:	ec55 4b10 	vmov	r4, r5, d0
 8003b6e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8003b72:	4606      	mov	r6, r0
 8003b74:	462b      	mov	r3, r5
 8003b76:	b991      	cbnz	r1, 8003b9e <scalbn+0x36>
 8003b78:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8003b7c:	4323      	orrs	r3, r4
 8003b7e:	d03d      	beq.n	8003bfc <scalbn+0x94>
 8003b80:	4b35      	ldr	r3, [pc, #212]	@ (8003c58 <scalbn+0xf0>)
 8003b82:	4620      	mov	r0, r4
 8003b84:	4629      	mov	r1, r5
 8003b86:	2200      	movs	r2, #0
 8003b88:	f7fc fd02 	bl	8000590 <__aeabi_dmul>
 8003b8c:	4b33      	ldr	r3, [pc, #204]	@ (8003c5c <scalbn+0xf4>)
 8003b8e:	429e      	cmp	r6, r3
 8003b90:	4604      	mov	r4, r0
 8003b92:	460d      	mov	r5, r1
 8003b94:	da0f      	bge.n	8003bb6 <scalbn+0x4e>
 8003b96:	a328      	add	r3, pc, #160	@ (adr r3, 8003c38 <scalbn+0xd0>)
 8003b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b9c:	e01e      	b.n	8003bdc <scalbn+0x74>
 8003b9e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8003ba2:	4291      	cmp	r1, r2
 8003ba4:	d10b      	bne.n	8003bbe <scalbn+0x56>
 8003ba6:	4622      	mov	r2, r4
 8003ba8:	4620      	mov	r0, r4
 8003baa:	4629      	mov	r1, r5
 8003bac:	f7fc fb3a 	bl	8000224 <__adddf3>
 8003bb0:	4604      	mov	r4, r0
 8003bb2:	460d      	mov	r5, r1
 8003bb4:	e022      	b.n	8003bfc <scalbn+0x94>
 8003bb6:	460b      	mov	r3, r1
 8003bb8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8003bbc:	3936      	subs	r1, #54	@ 0x36
 8003bbe:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8003bc2:	4296      	cmp	r6, r2
 8003bc4:	dd0d      	ble.n	8003be2 <scalbn+0x7a>
 8003bc6:	2d00      	cmp	r5, #0
 8003bc8:	a11d      	add	r1, pc, #116	@ (adr r1, 8003c40 <scalbn+0xd8>)
 8003bca:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003bce:	da02      	bge.n	8003bd6 <scalbn+0x6e>
 8003bd0:	a11d      	add	r1, pc, #116	@ (adr r1, 8003c48 <scalbn+0xe0>)
 8003bd2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003bd6:	a31a      	add	r3, pc, #104	@ (adr r3, 8003c40 <scalbn+0xd8>)
 8003bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bdc:	f7fc fcd8 	bl	8000590 <__aeabi_dmul>
 8003be0:	e7e6      	b.n	8003bb0 <scalbn+0x48>
 8003be2:	1872      	adds	r2, r6, r1
 8003be4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8003be8:	428a      	cmp	r2, r1
 8003bea:	dcec      	bgt.n	8003bc6 <scalbn+0x5e>
 8003bec:	2a00      	cmp	r2, #0
 8003bee:	dd08      	ble.n	8003c02 <scalbn+0x9a>
 8003bf0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8003bf4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8003bf8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8003bfc:	ec45 4b10 	vmov	d0, r4, r5
 8003c00:	bd70      	pop	{r4, r5, r6, pc}
 8003c02:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8003c06:	da08      	bge.n	8003c1a <scalbn+0xb2>
 8003c08:	2d00      	cmp	r5, #0
 8003c0a:	a10b      	add	r1, pc, #44	@ (adr r1, 8003c38 <scalbn+0xd0>)
 8003c0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003c10:	dac1      	bge.n	8003b96 <scalbn+0x2e>
 8003c12:	a10f      	add	r1, pc, #60	@ (adr r1, 8003c50 <scalbn+0xe8>)
 8003c14:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003c18:	e7bd      	b.n	8003b96 <scalbn+0x2e>
 8003c1a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8003c1e:	3236      	adds	r2, #54	@ 0x36
 8003c20:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8003c24:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8003c28:	4620      	mov	r0, r4
 8003c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8003c60 <scalbn+0xf8>)
 8003c2c:	4629      	mov	r1, r5
 8003c2e:	2200      	movs	r2, #0
 8003c30:	e7d4      	b.n	8003bdc <scalbn+0x74>
 8003c32:	bf00      	nop
 8003c34:	f3af 8000 	nop.w
 8003c38:	c2f8f359 	.word	0xc2f8f359
 8003c3c:	01a56e1f 	.word	0x01a56e1f
 8003c40:	8800759c 	.word	0x8800759c
 8003c44:	7e37e43c 	.word	0x7e37e43c
 8003c48:	8800759c 	.word	0x8800759c
 8003c4c:	fe37e43c 	.word	0xfe37e43c
 8003c50:	c2f8f359 	.word	0xc2f8f359
 8003c54:	81a56e1f 	.word	0x81a56e1f
 8003c58:	43500000 	.word	0x43500000
 8003c5c:	ffff3cb0 	.word	0xffff3cb0
 8003c60:	3c900000 	.word	0x3c900000

08003c64 <with_errno>:
 8003c64:	b510      	push	{r4, lr}
 8003c66:	ed2d 8b02 	vpush	{d8}
 8003c6a:	eeb0 8a40 	vmov.f32	s16, s0
 8003c6e:	eef0 8a60 	vmov.f32	s17, s1
 8003c72:	4604      	mov	r4, r0
 8003c74:	f7ff f984 	bl	8002f80 <__errno>
 8003c78:	eeb0 0a48 	vmov.f32	s0, s16
 8003c7c:	eef0 0a68 	vmov.f32	s1, s17
 8003c80:	ecbd 8b02 	vpop	{d8}
 8003c84:	6004      	str	r4, [r0, #0]
 8003c86:	bd10      	pop	{r4, pc}

08003c88 <xflow>:
 8003c88:	4603      	mov	r3, r0
 8003c8a:	b507      	push	{r0, r1, r2, lr}
 8003c8c:	ec51 0b10 	vmov	r0, r1, d0
 8003c90:	b183      	cbz	r3, 8003cb4 <xflow+0x2c>
 8003c92:	4602      	mov	r2, r0
 8003c94:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003c98:	e9cd 2300 	strd	r2, r3, [sp]
 8003c9c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003ca0:	f7fc fc76 	bl	8000590 <__aeabi_dmul>
 8003ca4:	ec41 0b10 	vmov	d0, r0, r1
 8003ca8:	2022      	movs	r0, #34	@ 0x22
 8003caa:	b003      	add	sp, #12
 8003cac:	f85d eb04 	ldr.w	lr, [sp], #4
 8003cb0:	f7ff bfd8 	b.w	8003c64 <with_errno>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	460b      	mov	r3, r1
 8003cb8:	e7ee      	b.n	8003c98 <xflow+0x10>
 8003cba:	0000      	movs	r0, r0
 8003cbc:	0000      	movs	r0, r0
	...

08003cc0 <__math_uflow>:
 8003cc0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8003cc8 <__math_uflow+0x8>
 8003cc4:	f7ff bfe0 	b.w	8003c88 <xflow>
 8003cc8:	00000000 	.word	0x00000000
 8003ccc:	10000000 	.word	0x10000000

08003cd0 <__math_oflow>:
 8003cd0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8003cd8 <__math_oflow+0x8>
 8003cd4:	f7ff bfd8 	b.w	8003c88 <xflow>
 8003cd8:	00000000 	.word	0x00000000
 8003cdc:	70000000 	.word	0x70000000

08003ce0 <__ieee754_sqrt>:
 8003ce0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ce4:	4a68      	ldr	r2, [pc, #416]	@ (8003e88 <__ieee754_sqrt+0x1a8>)
 8003ce6:	ec55 4b10 	vmov	r4, r5, d0
 8003cea:	43aa      	bics	r2, r5
 8003cec:	462b      	mov	r3, r5
 8003cee:	4621      	mov	r1, r4
 8003cf0:	d110      	bne.n	8003d14 <__ieee754_sqrt+0x34>
 8003cf2:	4622      	mov	r2, r4
 8003cf4:	4620      	mov	r0, r4
 8003cf6:	4629      	mov	r1, r5
 8003cf8:	f7fc fc4a 	bl	8000590 <__aeabi_dmul>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	460b      	mov	r3, r1
 8003d00:	4620      	mov	r0, r4
 8003d02:	4629      	mov	r1, r5
 8003d04:	f7fc fa8e 	bl	8000224 <__adddf3>
 8003d08:	4604      	mov	r4, r0
 8003d0a:	460d      	mov	r5, r1
 8003d0c:	ec45 4b10 	vmov	d0, r4, r5
 8003d10:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d14:	2d00      	cmp	r5, #0
 8003d16:	dc0e      	bgt.n	8003d36 <__ieee754_sqrt+0x56>
 8003d18:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8003d1c:	4322      	orrs	r2, r4
 8003d1e:	d0f5      	beq.n	8003d0c <__ieee754_sqrt+0x2c>
 8003d20:	b19d      	cbz	r5, 8003d4a <__ieee754_sqrt+0x6a>
 8003d22:	4622      	mov	r2, r4
 8003d24:	4620      	mov	r0, r4
 8003d26:	4629      	mov	r1, r5
 8003d28:	f7fc fa7a 	bl	8000220 <__aeabi_dsub>
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	460b      	mov	r3, r1
 8003d30:	f7fc fd58 	bl	80007e4 <__aeabi_ddiv>
 8003d34:	e7e8      	b.n	8003d08 <__ieee754_sqrt+0x28>
 8003d36:	152a      	asrs	r2, r5, #20
 8003d38:	d115      	bne.n	8003d66 <__ieee754_sqrt+0x86>
 8003d3a:	2000      	movs	r0, #0
 8003d3c:	e009      	b.n	8003d52 <__ieee754_sqrt+0x72>
 8003d3e:	0acb      	lsrs	r3, r1, #11
 8003d40:	3a15      	subs	r2, #21
 8003d42:	0549      	lsls	r1, r1, #21
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d0fa      	beq.n	8003d3e <__ieee754_sqrt+0x5e>
 8003d48:	e7f7      	b.n	8003d3a <__ieee754_sqrt+0x5a>
 8003d4a:	462a      	mov	r2, r5
 8003d4c:	e7fa      	b.n	8003d44 <__ieee754_sqrt+0x64>
 8003d4e:	005b      	lsls	r3, r3, #1
 8003d50:	3001      	adds	r0, #1
 8003d52:	02dc      	lsls	r4, r3, #11
 8003d54:	d5fb      	bpl.n	8003d4e <__ieee754_sqrt+0x6e>
 8003d56:	1e44      	subs	r4, r0, #1
 8003d58:	1b12      	subs	r2, r2, r4
 8003d5a:	f1c0 0420 	rsb	r4, r0, #32
 8003d5e:	fa21 f404 	lsr.w	r4, r1, r4
 8003d62:	4323      	orrs	r3, r4
 8003d64:	4081      	lsls	r1, r0
 8003d66:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003d6a:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 8003d6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003d72:	07d2      	lsls	r2, r2, #31
 8003d74:	bf5c      	itt	pl
 8003d76:	005b      	lslpl	r3, r3, #1
 8003d78:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8003d7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003d80:	bf58      	it	pl
 8003d82:	0049      	lslpl	r1, r1, #1
 8003d84:	2600      	movs	r6, #0
 8003d86:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8003d8a:	106d      	asrs	r5, r5, #1
 8003d8c:	0049      	lsls	r1, r1, #1
 8003d8e:	2016      	movs	r0, #22
 8003d90:	4632      	mov	r2, r6
 8003d92:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8003d96:	1917      	adds	r7, r2, r4
 8003d98:	429f      	cmp	r7, r3
 8003d9a:	bfde      	ittt	le
 8003d9c:	193a      	addle	r2, r7, r4
 8003d9e:	1bdb      	suble	r3, r3, r7
 8003da0:	1936      	addle	r6, r6, r4
 8003da2:	0fcf      	lsrs	r7, r1, #31
 8003da4:	3801      	subs	r0, #1
 8003da6:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 8003daa:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8003dae:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8003db2:	d1f0      	bne.n	8003d96 <__ieee754_sqrt+0xb6>
 8003db4:	4604      	mov	r4, r0
 8003db6:	2720      	movs	r7, #32
 8003db8:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8003dbc:	429a      	cmp	r2, r3
 8003dbe:	eb00 0e0c 	add.w	lr, r0, ip
 8003dc2:	db02      	blt.n	8003dca <__ieee754_sqrt+0xea>
 8003dc4:	d113      	bne.n	8003dee <__ieee754_sqrt+0x10e>
 8003dc6:	458e      	cmp	lr, r1
 8003dc8:	d811      	bhi.n	8003dee <__ieee754_sqrt+0x10e>
 8003dca:	f1be 0f00 	cmp.w	lr, #0
 8003dce:	eb0e 000c 	add.w	r0, lr, ip
 8003dd2:	da42      	bge.n	8003e5a <__ieee754_sqrt+0x17a>
 8003dd4:	2800      	cmp	r0, #0
 8003dd6:	db40      	blt.n	8003e5a <__ieee754_sqrt+0x17a>
 8003dd8:	f102 0801 	add.w	r8, r2, #1
 8003ddc:	1a9b      	subs	r3, r3, r2
 8003dde:	458e      	cmp	lr, r1
 8003de0:	bf88      	it	hi
 8003de2:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8003de6:	eba1 010e 	sub.w	r1, r1, lr
 8003dea:	4464      	add	r4, ip
 8003dec:	4642      	mov	r2, r8
 8003dee:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8003df2:	3f01      	subs	r7, #1
 8003df4:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8003df8:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8003dfc:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8003e00:	d1dc      	bne.n	8003dbc <__ieee754_sqrt+0xdc>
 8003e02:	4319      	orrs	r1, r3
 8003e04:	d01b      	beq.n	8003e3e <__ieee754_sqrt+0x15e>
 8003e06:	f8df a084 	ldr.w	sl, [pc, #132]	@ 8003e8c <__ieee754_sqrt+0x1ac>
 8003e0a:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8003e90 <__ieee754_sqrt+0x1b0>
 8003e0e:	e9da 0100 	ldrd	r0, r1, [sl]
 8003e12:	e9db 2300 	ldrd	r2, r3, [fp]
 8003e16:	f7fc fa03 	bl	8000220 <__aeabi_dsub>
 8003e1a:	e9da 8900 	ldrd	r8, r9, [sl]
 8003e1e:	4602      	mov	r2, r0
 8003e20:	460b      	mov	r3, r1
 8003e22:	4640      	mov	r0, r8
 8003e24:	4649      	mov	r1, r9
 8003e26:	f7fc fe2f 	bl	8000a88 <__aeabi_dcmple>
 8003e2a:	b140      	cbz	r0, 8003e3e <__ieee754_sqrt+0x15e>
 8003e2c:	f1b4 3fff 	cmp.w	r4, #4294967295
 8003e30:	e9da 0100 	ldrd	r0, r1, [sl]
 8003e34:	e9db 2300 	ldrd	r2, r3, [fp]
 8003e38:	d111      	bne.n	8003e5e <__ieee754_sqrt+0x17e>
 8003e3a:	3601      	adds	r6, #1
 8003e3c:	463c      	mov	r4, r7
 8003e3e:	1072      	asrs	r2, r6, #1
 8003e40:	0863      	lsrs	r3, r4, #1
 8003e42:	07f1      	lsls	r1, r6, #31
 8003e44:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8003e48:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8003e4c:	bf48      	it	mi
 8003e4e:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8003e52:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 8003e56:	4618      	mov	r0, r3
 8003e58:	e756      	b.n	8003d08 <__ieee754_sqrt+0x28>
 8003e5a:	4690      	mov	r8, r2
 8003e5c:	e7be      	b.n	8003ddc <__ieee754_sqrt+0xfc>
 8003e5e:	f7fc f9e1 	bl	8000224 <__adddf3>
 8003e62:	e9da 8900 	ldrd	r8, r9, [sl]
 8003e66:	4602      	mov	r2, r0
 8003e68:	460b      	mov	r3, r1
 8003e6a:	4640      	mov	r0, r8
 8003e6c:	4649      	mov	r1, r9
 8003e6e:	f7fc fe01 	bl	8000a74 <__aeabi_dcmplt>
 8003e72:	b120      	cbz	r0, 8003e7e <__ieee754_sqrt+0x19e>
 8003e74:	1ca0      	adds	r0, r4, #2
 8003e76:	bf08      	it	eq
 8003e78:	3601      	addeq	r6, #1
 8003e7a:	3402      	adds	r4, #2
 8003e7c:	e7df      	b.n	8003e3e <__ieee754_sqrt+0x15e>
 8003e7e:	1c63      	adds	r3, r4, #1
 8003e80:	f023 0401 	bic.w	r4, r3, #1
 8003e84:	e7db      	b.n	8003e3e <__ieee754_sqrt+0x15e>
 8003e86:	bf00      	nop
 8003e88:	7ff00000 	.word	0x7ff00000
 8003e8c:	20000188 	.word	0x20000188
 8003e90:	20000180 	.word	0x20000180

08003e94 <_init>:
 8003e94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e96:	bf00      	nop
 8003e98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e9a:	bc08      	pop	{r3}
 8003e9c:	469e      	mov	lr, r3
 8003e9e:	4770      	bx	lr

08003ea0 <_fini>:
 8003ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ea2:	bf00      	nop
 8003ea4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ea6:	bc08      	pop	{r3}
 8003ea8:	469e      	mov	lr, r3
 8003eaa:	4770      	bx	lr
