/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [45:0] celloutsig_0_0z;
  reg [9:0] celloutsig_0_10z;
  reg [9:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [11:0] celloutsig_0_15z;
  reg [8:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  reg [4:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [9:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [11:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [7:0] celloutsig_0_38z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire [2:0] celloutsig_0_48z;
  wire [2:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [3:0] celloutsig_0_53z;
  wire [6:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [24:0] celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_71z;
  wire [6:0] celloutsig_0_73z;
  wire celloutsig_0_77z;
  wire [13:0] celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire [3:0] celloutsig_0_84z;
  wire celloutsig_0_85z;
  wire celloutsig_0_8z;
  wire celloutsig_0_94z;
  wire [4:0] celloutsig_0_95z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [36:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire [9:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [6:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = celloutsig_1_3z[0] ? celloutsig_1_1z[5] : celloutsig_1_0z;
  assign celloutsig_1_18z = celloutsig_1_0z ? celloutsig_1_17z : celloutsig_1_13z;
  assign celloutsig_0_25z = celloutsig_0_15z[3] ? in_data[34] : celloutsig_0_11z[7];
  assign celloutsig_0_55z = !(celloutsig_0_50z ? celloutsig_0_17z[7] : celloutsig_0_46z);
  assign celloutsig_0_77z = !(celloutsig_0_32z ? celloutsig_0_48z[2] : celloutsig_0_33z[5]);
  assign celloutsig_0_19z = !(celloutsig_0_17z[4] ? celloutsig_0_15z[8] : celloutsig_0_11z[3]);
  assign celloutsig_0_29z = !(celloutsig_0_23z[0] ? celloutsig_0_26z : celloutsig_0_4z);
  assign celloutsig_0_32z = ~(celloutsig_0_26z | celloutsig_0_14z);
  assign celloutsig_0_81z = ~(celloutsig_0_73z[6] | celloutsig_0_77z);
  assign celloutsig_1_0z = ~(in_data[160] | in_data[136]);
  assign celloutsig_1_7z = ~(in_data[168] | in_data[150]);
  assign celloutsig_0_28z = ~(celloutsig_0_27z | celloutsig_0_7z[4]);
  assign celloutsig_0_30z = ~(celloutsig_0_7z[2] | celloutsig_0_25z);
  assign celloutsig_0_34z = celloutsig_0_12z | celloutsig_0_27z;
  assign celloutsig_0_44z = celloutsig_0_33z[9] | celloutsig_0_38z[5];
  assign celloutsig_0_58z = celloutsig_0_38z[3] | celloutsig_0_28z;
  assign celloutsig_0_57z = celloutsig_0_35z ^ celloutsig_0_53z[2];
  assign celloutsig_1_6z = in_data[100] ^ celloutsig_1_17z;
  assign celloutsig_0_35z = ~(celloutsig_0_3z[4] ^ celloutsig_0_19z);
  assign celloutsig_0_40z = ~(celloutsig_0_11z[2] ^ celloutsig_0_29z);
  assign celloutsig_0_4z = ~(celloutsig_0_1z ^ celloutsig_0_0z[23]);
  assign celloutsig_1_17z = ~(celloutsig_1_1z[1] ^ in_data[156]);
  assign celloutsig_0_13z = ~(celloutsig_0_8z ^ celloutsig_0_1z);
  assign celloutsig_0_26z = ~(in_data[34] ^ celloutsig_0_0z[17]);
  assign celloutsig_0_22z = celloutsig_0_10z[9:4] / { 1'h1, celloutsig_0_5z };
  assign celloutsig_0_27z = { celloutsig_0_26z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_1z } == { celloutsig_0_0z[12:1], celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_2z };
  assign celloutsig_0_71z = { celloutsig_0_24z[2:1], celloutsig_0_63z, celloutsig_0_17z, celloutsig_0_70z, celloutsig_0_29z, celloutsig_0_17z, celloutsig_0_63z, celloutsig_0_23z, celloutsig_0_57z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_4z } > { celloutsig_0_56z[24:2], celloutsig_0_41z, 1'h1, celloutsig_0_32z, celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_25z };
  assign celloutsig_0_18z = { celloutsig_0_3z[1], celloutsig_0_5z } > celloutsig_0_0z[31:26];
  assign celloutsig_0_9z = celloutsig_0_7z[8:6] < { celloutsig_0_0z[14:13], celloutsig_0_1z };
  assign celloutsig_1_19z = { in_data[173:167], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z } < { celloutsig_1_16z[5:2], celloutsig_1_16z, celloutsig_1_6z };
  assign celloutsig_0_12z = { celloutsig_0_6z[2:1], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_1z } < celloutsig_0_7z[7:3];
  assign celloutsig_0_31z = { celloutsig_0_0z[24:17], celloutsig_0_26z, celloutsig_0_13z } % { 1'h1, celloutsig_0_7z[10:2] };
  assign celloutsig_0_38z = { celloutsig_0_23z[0], celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_27z, celloutsig_0_13z, celloutsig_0_35z } % { 1'h1, celloutsig_0_0z[28:24], celloutsig_0_14z, celloutsig_0_25z };
  assign celloutsig_0_73z = { celloutsig_0_2z, celloutsig_0_40z, celloutsig_0_24z } % { 1'h1, celloutsig_0_54z[4:0], 1'h1 };
  assign celloutsig_0_7z = celloutsig_0_0z[38:25] * { in_data[51:41], celloutsig_0_6z };
  assign celloutsig_0_8z = { in_data[38:30], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z } != { celloutsig_0_7z[9:2], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_33z = ~ { celloutsig_0_25z, celloutsig_0_23z, celloutsig_0_6z };
  assign celloutsig_0_46z = | { celloutsig_0_22z[2:1], celloutsig_0_36z, celloutsig_0_12z };
  assign celloutsig_0_50z = celloutsig_0_40z & celloutsig_0_46z;
  assign celloutsig_0_70z = celloutsig_0_32z & celloutsig_0_26z;
  assign celloutsig_1_5z = in_data[114] & celloutsig_1_1z[4];
  assign celloutsig_1_9z = celloutsig_1_5z & celloutsig_1_8z[0];
  assign celloutsig_0_36z = | { celloutsig_0_35z, celloutsig_0_32z, celloutsig_0_26z, celloutsig_0_19z, celloutsig_0_15z[8:3], celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z[26] };
  assign celloutsig_0_14z = | celloutsig_0_10z;
  assign celloutsig_0_20z = | { celloutsig_0_15z[8:3], celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_2z = ^ in_data[46:24];
  assign celloutsig_0_49z = celloutsig_0_6z << { celloutsig_0_5z[4:3], celloutsig_0_29z };
  assign celloutsig_0_5z = { in_data[94:92], celloutsig_0_4z, celloutsig_0_1z } << celloutsig_0_3z[4:0];
  assign celloutsig_1_3z = { in_data[132:130], celloutsig_1_0z } << celloutsig_1_1z[6:3];
  assign celloutsig_0_48z = { celloutsig_0_31z[7], celloutsig_0_34z, celloutsig_0_2z } <<< { celloutsig_0_29z, celloutsig_0_25z, celloutsig_0_32z };
  assign celloutsig_0_54z = in_data[18:12] <<< { in_data[55:50], celloutsig_0_12z };
  assign celloutsig_0_56z = { celloutsig_0_10z[7:0], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_44z, celloutsig_0_49z, celloutsig_0_27z } <<< { celloutsig_0_0z[39:32], celloutsig_0_35z, celloutsig_0_35z, celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_48z, celloutsig_0_36z, celloutsig_0_14z, celloutsig_0_32z };
  assign celloutsig_0_6z = celloutsig_0_0z[9:7] <<< celloutsig_0_0z[45:43];
  assign celloutsig_0_84z = { celloutsig_0_58z, celloutsig_0_48z } <<< celloutsig_0_53z;
  assign celloutsig_1_16z = celloutsig_1_10z[23:14] <<< { in_data[183:175], celloutsig_1_4z };
  assign celloutsig_0_3z = celloutsig_0_0z[13:7] ~^ celloutsig_0_0z[25:19];
  assign celloutsig_0_53z = { celloutsig_0_6z, celloutsig_0_35z } ~^ { celloutsig_0_11z[6:4], celloutsig_0_9z };
  assign celloutsig_0_95z = { celloutsig_0_15z[7:4], celloutsig_0_85z } ~^ { celloutsig_0_53z[3:1], celloutsig_0_81z, celloutsig_0_30z };
  assign celloutsig_1_10z = in_data[172:136] ~^ { in_data[186:178], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_1z[5:0], celloutsig_1_17z } ^ { celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_15z = celloutsig_0_7z[12:1] ^ { celloutsig_0_0z[27], celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_23z = { celloutsig_0_22z[4:0], celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_19z } ^ { celloutsig_0_11z[6:2], celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_4z };
  assign celloutsig_0_41z = ~((celloutsig_0_6z[0] & celloutsig_0_17z[6]) | celloutsig_0_18z);
  assign celloutsig_0_63z = ~((celloutsig_0_54z[2] & celloutsig_0_34z) | celloutsig_0_13z);
  assign celloutsig_0_85z = ~((celloutsig_0_29z & celloutsig_0_55z) | celloutsig_0_23z[3]);
  assign celloutsig_0_94z = ~((celloutsig_0_71z & celloutsig_0_84z[0]) | celloutsig_0_25z);
  assign celloutsig_1_4z = ~((in_data[180] & celloutsig_1_0z) | celloutsig_1_0z);
  assign celloutsig_0_1z = ~((in_data[14] & in_data[40]) | celloutsig_0_0z[12]);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_0z = 46'h000000000000;
    else if (!clkin_data[32]) celloutsig_0_0z = in_data[95:50];
  always_latch
    if (clkin_data[128]) celloutsig_1_1z = 7'h00;
    else if (!clkin_data[64]) celloutsig_1_1z = { in_data[134:129], celloutsig_1_0z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_10z = 10'h000;
    else if (clkin_data[32]) celloutsig_0_10z = celloutsig_0_7z[9:0];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_11z = 10'h000;
    else if (clkin_data[32]) celloutsig_0_11z = celloutsig_0_0z[12:3];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_17z = 9'h000;
    else if (!clkin_data[0]) celloutsig_0_17z = { celloutsig_0_15z[9:4], celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_2z };
  always_latch
    if (clkin_data[96]) celloutsig_0_24z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_24z = celloutsig_0_0z[20:16];
  assign { out_data[128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_94z, celloutsig_0_95z };
endmodule
