// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
// Date        : Mon Oct 28 15:08:25 2019
// Host        : rabida running 64-bit Ubuntu 16.04.6 LTS
// Command     : write_verilog -force -mode synth_stub
//               /homes/mexner/TURBOdeb/turing_bombe_project/src/bd/turing_bombe_final/ip/turing_bombe_final_turing_bombe_control_0_0/turing_bombe_final_turing_bombe_control_0_0_stub.v
// Design      : turing_bombe_final_turing_bombe_control_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* x_core_info = "turing_bombe_controller,Vivado 2018.3" *)
module turing_bombe_final_turing_bombe_control_0_0(ENABLE_BRAM_A_IN, ADDRESS_BRAM_A_IN, 
  DATA_IN_BRAM_A, DATA_OUT_BRAM_A, WRITE_ENABLE_BRAM_IN, CLK_BRAM_A_IN, RST_BRAM_A_IN, 
  DB_IN_INPUT_VOLTAGE_OUT, DB_IN_INPUT_REGISTER_OUT, ENIGMAS_START_OUT, DRUM_IMPULS_OUT, 
  ENIGMAS_DRUM_1_OUT, ENIGMAS_DRUM_2_OUT, ENIGMAS_DRUM_3_OUT, POS_1_INDICATOR_DRUM_IN, 
  POS_2_INDICATOR_DRUM_IN, POS_3_INDICATOR_DRUM_IN, CLK_IN, DB_READY_IN, 
  DB_OUT_NO_CHANGES_IN, RESET_OUT, ENIGMA_1_CHARACTERS_DB0_OUT, 
  ENIGMA_1_CHARACTERS_DB1_OUT, ENIGMA_1_DRUMPOS_1_OUT, ENIGMA_1_DRUMPOS_2_OUT, 
  ENIGMA_1_DRUMPOS_3_OUT, ENIGMA_2_CHARACTERS_DB0_OUT, ENIGMA_2_CHARACTERS_DB1_OUT, 
  ENIGMA_2_DRUMPOS_1_OUT, ENIGMA_2_DRUMPOS_2_OUT, ENIGMA_2_DRUMPOS_3_OUT, 
  ENIGMA_3_CHARACTERS_DB0_OUT, ENIGMA_3_CHARACTERS_DB1_OUT, ENIGMA_3_DRUMPOS_1_OUT, 
  ENIGMA_3_DRUMPOS_2_OUT, ENIGMA_3_DRUMPOS_3_OUT, ENIGMA_4_CHARACTERS_DB0_OUT, 
  ENIGMA_4_CHARACTERS_DB1_OUT, ENIGMA_4_DRUMPOS_1_OUT, ENIGMA_4_DRUMPOS_2_OUT, 
  ENIGMA_4_DRUMPOS_3_OUT, ENIGMA_5_CHARACTERS_DB0_OUT, ENIGMA_5_CHARACTERS_DB1_OUT, 
  ENIGMA_5_DRUMPOS_1_OUT, ENIGMA_5_DRUMPOS_2_OUT, ENIGMA_5_DRUMPOS_3_OUT, 
  ENIGMA_6_CHARACTERS_DB0_OUT, ENIGMA_6_CHARACTERS_DB1_OUT, ENIGMA_6_DRUMPOS_1_OUT, 
  ENIGMA_6_DRUMPOS_2_OUT, ENIGMA_6_DRUMPOS_3_OUT, ENIGMA_7_CHARACTERS_DB0_OUT, 
  ENIGMA_7_CHARACTERS_DB1_OUT, ENIGMA_7_DRUMPOS_1_OUT, ENIGMA_7_DRUMPOS_2_OUT, 
  ENIGMA_7_DRUMPOS_3_OUT, ENIGMA_8_CHARACTERS_DB0_OUT, ENIGMA_8_CHARACTERS_DB1_OUT, 
  ENIGMA_8_DRUMPOS_1_OUT, ENIGMA_8_DRUMPOS_2_OUT, ENIGMA_8_DRUMPOS_3_OUT, 
  ENIGMA_9_CHARACTERS_DB0_OUT, ENIGMA_9_CHARACTERS_DB1_OUT, ENIGMA_9_DRUMPOS_1_OUT, 
  ENIGMA_9_DRUMPOS_2_OUT, ENIGMA_9_DRUMPOS_3_OUT, ENIGMA_10_CHARACTERS_DB0_OUT, 
  ENIGMA_10_CHARACTERS_DB1_OUT, ENIGMA_10_DRUMPOS_1_OUT, ENIGMA_10_DRUMPOS_2_OUT, 
  ENIGMA_10_DRUMPOS_3_OUT, ENIGMA_11_CHARACTERS_DB0_OUT, ENIGMA_11_CHARACTERS_DB1_OUT, 
  ENIGMA_11_DRUMPOS_1_OUT, ENIGMA_11_DRUMPOS_2_OUT, ENIGMA_11_DRUMPOS_3_OUT, 
  ENIGMA_12_CHARACTERS_DB0_OUT, ENIGMA_12_CHARACTERS_DB1_OUT, ENIGMA_12_DRUMPOS_1_OUT, 
  ENIGMA_12_DRUMPOS_2_OUT, ENIGMA_12_DRUMPOS_3_OUT, DB_IN_ENIGMA_1_DBCON0_OUT, 
  DB_IN_ENIGMA_1_DBCON1_OUT, DB_IN_ENIGMA_2_DBCON0_OUT, DB_IN_ENIGMA_2_DBCON1_OUT, 
  DB_IN_ENIGMA_3_DBCON0_OUT, DB_IN_ENIGMA_3_DBCON1_OUT, DB_IN_ENIGMA_4_DBCON0_OUT, 
  DB_IN_ENIGMA_4_DBCON1_OUT, DB_IN_ENIGMA_5_DBCON0_OUT, DB_IN_ENIGMA_5_DBCON1_OUT, 
  DB_IN_ENIGMA_6_DBCON0_OUT, DB_IN_ENIGMA_6_DBCON1_OUT, DB_IN_ENIGMA_7_DBCON0_OUT, 
  DB_IN_ENIGMA_7_DBCON1_OUT, DB_IN_ENIGMA_8_DBCON0_OUT, DB_IN_ENIGMA_8_DBCON1_OUT, 
  DB_IN_ENIGMA_9_DBCON0_OUT, DB_IN_ENIGMA_9_DBCON1_OUT, DB_IN_ENIGMA_10_DBCON0_OUT, 
  DB_IN_ENIGMA_10_DBCON1_OUT, DB_IN_ENIGMA_11_DBCON0_OUT, DB_IN_ENIGMA_11_DBCON1_OUT, 
  DB_IN_ENIGMA_12_DBCON0_OUT, DB_IN_ENIGMA_12_DBCON1_OUT, DB_OUT_ENIGMA_1_DB0, 
  DB_OUT_ENIGMA_1_DB1, DB_OUT_ENIGMA_2_DB0, DB_OUT_ENIGMA_2_DB1, DB_OUT_ENIGMA_3_DB0, 
  DB_OUT_ENIGMA_3_DB1, DB_OUT_ENIGMA_4_DB0, DB_OUT_ENIGMA_4_DB1, DB_OUT_ENIGMA_5_DB0, 
  DB_OUT_ENIGMA_5_DB1, DB_OUT_ENIGMA_6_DB0, DB_OUT_ENIGMA_6_DB1, DB_OUT_ENIGMA_7_DB0, 
  DB_OUT_ENIGMA_7_DB1, DB_OUT_ENIGMA_8_DB0, DB_OUT_ENIGMA_8_DB1, DB_OUT_ENIGMA_9_DB0, 
  DB_OUT_ENIGMA_9_DB1, DB_OUT_ENIGMA_10_DB0, DB_OUT_ENIGMA_10_DB1, DB_OUT_ENIGMA_11_DB0, 
  DB_OUT_ENIGMA_11_DB1, DB_OUT_ENIGMA_12_DB0, DB_OUT_ENIGMA_12_DB1, DB_RESULT_RESIGER_IN, 
  LED_FIRST_STOP_OUT, LED_SECOND_STOP_OUT, LED_THIRD_STOP_OUT, LED_FOURTH_STOP_OUT, 
  LED_START_RED)
/* synthesis syn_black_box black_box_pad_pin="ENABLE_BRAM_A_IN,ADDRESS_BRAM_A_IN[9:0],DATA_IN_BRAM_A[31:0],DATA_OUT_BRAM_A[31:0],WRITE_ENABLE_BRAM_IN[3:0],CLK_BRAM_A_IN,RST_BRAM_A_IN,DB_IN_INPUT_VOLTAGE_OUT[4:0],DB_IN_INPUT_REGISTER_OUT[4:0],ENIGMAS_START_OUT,DRUM_IMPULS_OUT,ENIGMAS_DRUM_1_OUT[2:0],ENIGMAS_DRUM_2_OUT[2:0],ENIGMAS_DRUM_3_OUT[2:0],POS_1_INDICATOR_DRUM_IN[4:0],POS_2_INDICATOR_DRUM_IN[4:0],POS_3_INDICATOR_DRUM_IN[4:0],CLK_IN,DB_READY_IN,DB_OUT_NO_CHANGES_IN,RESET_OUT,ENIGMA_1_CHARACTERS_DB0_OUT[25:0],ENIGMA_1_CHARACTERS_DB1_OUT[25:0],ENIGMA_1_DRUMPOS_1_OUT[4:0],ENIGMA_1_DRUMPOS_2_OUT[4:0],ENIGMA_1_DRUMPOS_3_OUT[4:0],ENIGMA_2_CHARACTERS_DB0_OUT[25:0],ENIGMA_2_CHARACTERS_DB1_OUT[25:0],ENIGMA_2_DRUMPOS_1_OUT[4:0],ENIGMA_2_DRUMPOS_2_OUT[4:0],ENIGMA_2_DRUMPOS_3_OUT[4:0],ENIGMA_3_CHARACTERS_DB0_OUT[25:0],ENIGMA_3_CHARACTERS_DB1_OUT[25:0],ENIGMA_3_DRUMPOS_1_OUT[4:0],ENIGMA_3_DRUMPOS_2_OUT[4:0],ENIGMA_3_DRUMPOS_3_OUT[4:0],ENIGMA_4_CHARACTERS_DB0_OUT[25:0],ENIGMA_4_CHARACTERS_DB1_OUT[25:0],ENIGMA_4_DRUMPOS_1_OUT[4:0],ENIGMA_4_DRUMPOS_2_OUT[4:0],ENIGMA_4_DRUMPOS_3_OUT[4:0],ENIGMA_5_CHARACTERS_DB0_OUT[25:0],ENIGMA_5_CHARACTERS_DB1_OUT[25:0],ENIGMA_5_DRUMPOS_1_OUT[4:0],ENIGMA_5_DRUMPOS_2_OUT[4:0],ENIGMA_5_DRUMPOS_3_OUT[4:0],ENIGMA_6_CHARACTERS_DB0_OUT[25:0],ENIGMA_6_CHARACTERS_DB1_OUT[25:0],ENIGMA_6_DRUMPOS_1_OUT[4:0],ENIGMA_6_DRUMPOS_2_OUT[4:0],ENIGMA_6_DRUMPOS_3_OUT[4:0],ENIGMA_7_CHARACTERS_DB0_OUT[25:0],ENIGMA_7_CHARACTERS_DB1_OUT[25:0],ENIGMA_7_DRUMPOS_1_OUT[4:0],ENIGMA_7_DRUMPOS_2_OUT[4:0],ENIGMA_7_DRUMPOS_3_OUT[4:0],ENIGMA_8_CHARACTERS_DB0_OUT[25:0],ENIGMA_8_CHARACTERS_DB1_OUT[25:0],ENIGMA_8_DRUMPOS_1_OUT[4:0],ENIGMA_8_DRUMPOS_2_OUT[4:0],ENIGMA_8_DRUMPOS_3_OUT[4:0],ENIGMA_9_CHARACTERS_DB0_OUT[25:0],ENIGMA_9_CHARACTERS_DB1_OUT[25:0],ENIGMA_9_DRUMPOS_1_OUT[4:0],ENIGMA_9_DRUMPOS_2_OUT[4:0],ENIGMA_9_DRUMPOS_3_OUT[4:0],ENIGMA_10_CHARACTERS_DB0_OUT[25:0],ENIGMA_10_CHARACTERS_DB1_OUT[25:0],ENIGMA_10_DRUMPOS_1_OUT[4:0],ENIGMA_10_DRUMPOS_2_OUT[4:0],ENIGMA_10_DRUMPOS_3_OUT[4:0],ENIGMA_11_CHARACTERS_DB0_OUT[25:0],ENIGMA_11_CHARACTERS_DB1_OUT[25:0],ENIGMA_11_DRUMPOS_1_OUT[4:0],ENIGMA_11_DRUMPOS_2_OUT[4:0],ENIGMA_11_DRUMPOS_3_OUT[4:0],ENIGMA_12_CHARACTERS_DB0_OUT[25:0],ENIGMA_12_CHARACTERS_DB1_OUT[25:0],ENIGMA_12_DRUMPOS_1_OUT[4:0],ENIGMA_12_DRUMPOS_2_OUT[4:0],ENIGMA_12_DRUMPOS_3_OUT[4:0],DB_IN_ENIGMA_1_DBCON0_OUT[4:0],DB_IN_ENIGMA_1_DBCON1_OUT[4:0],DB_IN_ENIGMA_2_DBCON0_OUT[4:0],DB_IN_ENIGMA_2_DBCON1_OUT[4:0],DB_IN_ENIGMA_3_DBCON0_OUT[4:0],DB_IN_ENIGMA_3_DBCON1_OUT[4:0],DB_IN_ENIGMA_4_DBCON0_OUT[4:0],DB_IN_ENIGMA_4_DBCON1_OUT[4:0],DB_IN_ENIGMA_5_DBCON0_OUT[4:0],DB_IN_ENIGMA_5_DBCON1_OUT[4:0],DB_IN_ENIGMA_6_DBCON0_OUT[4:0],DB_IN_ENIGMA_6_DBCON1_OUT[4:0],DB_IN_ENIGMA_7_DBCON0_OUT[4:0],DB_IN_ENIGMA_7_DBCON1_OUT[4:0],DB_IN_ENIGMA_8_DBCON0_OUT[4:0],DB_IN_ENIGMA_8_DBCON1_OUT[4:0],DB_IN_ENIGMA_9_DBCON0_OUT[4:0],DB_IN_ENIGMA_9_DBCON1_OUT[4:0],DB_IN_ENIGMA_10_DBCON0_OUT[4:0],DB_IN_ENIGMA_10_DBCON1_OUT[4:0],DB_IN_ENIGMA_11_DBCON0_OUT[4:0],DB_IN_ENIGMA_11_DBCON1_OUT[4:0],DB_IN_ENIGMA_12_DBCON0_OUT[4:0],DB_IN_ENIGMA_12_DBCON1_OUT[4:0],DB_OUT_ENIGMA_1_DB0[25:0],DB_OUT_ENIGMA_1_DB1[25:0],DB_OUT_ENIGMA_2_DB0[25:0],DB_OUT_ENIGMA_2_DB1[25:0],DB_OUT_ENIGMA_3_DB0[25:0],DB_OUT_ENIGMA_3_DB1[25:0],DB_OUT_ENIGMA_4_DB0[25:0],DB_OUT_ENIGMA_4_DB1[25:0],DB_OUT_ENIGMA_5_DB0[25:0],DB_OUT_ENIGMA_5_DB1[25:0],DB_OUT_ENIGMA_6_DB0[25:0],DB_OUT_ENIGMA_6_DB1[25:0],DB_OUT_ENIGMA_7_DB0[25:0],DB_OUT_ENIGMA_7_DB1[25:0],DB_OUT_ENIGMA_8_DB0[25:0],DB_OUT_ENIGMA_8_DB1[25:0],DB_OUT_ENIGMA_9_DB0[25:0],DB_OUT_ENIGMA_9_DB1[25:0],DB_OUT_ENIGMA_10_DB0[25:0],DB_OUT_ENIGMA_10_DB1[25:0],DB_OUT_ENIGMA_11_DB0[25:0],DB_OUT_ENIGMA_11_DB1[25:0],DB_OUT_ENIGMA_12_DB0[25:0],DB_OUT_ENIGMA_12_DB1[25:0],DB_RESULT_RESIGER_IN[25:0],LED_FIRST_STOP_OUT,LED_SECOND_STOP_OUT,LED_THIRD_STOP_OUT,LED_FOURTH_STOP_OUT,LED_START_RED" */;
  input ENABLE_BRAM_A_IN;
  input [9:0]ADDRESS_BRAM_A_IN;
  input [31:0]DATA_IN_BRAM_A;
  output [31:0]DATA_OUT_BRAM_A;
  input [3:0]WRITE_ENABLE_BRAM_IN;
  input CLK_BRAM_A_IN;
  input RST_BRAM_A_IN;
  output [4:0]DB_IN_INPUT_VOLTAGE_OUT;
  output [4:0]DB_IN_INPUT_REGISTER_OUT;
  output ENIGMAS_START_OUT;
  output DRUM_IMPULS_OUT;
  output [2:0]ENIGMAS_DRUM_1_OUT;
  output [2:0]ENIGMAS_DRUM_2_OUT;
  output [2:0]ENIGMAS_DRUM_3_OUT;
  input [4:0]POS_1_INDICATOR_DRUM_IN;
  input [4:0]POS_2_INDICATOR_DRUM_IN;
  input [4:0]POS_3_INDICATOR_DRUM_IN;
  input CLK_IN;
  input DB_READY_IN;
  input DB_OUT_NO_CHANGES_IN;
  output RESET_OUT;
  output [25:0]ENIGMA_1_CHARACTERS_DB0_OUT;
  output [25:0]ENIGMA_1_CHARACTERS_DB1_OUT;
  output [4:0]ENIGMA_1_DRUMPOS_1_OUT;
  output [4:0]ENIGMA_1_DRUMPOS_2_OUT;
  output [4:0]ENIGMA_1_DRUMPOS_3_OUT;
  output [25:0]ENIGMA_2_CHARACTERS_DB0_OUT;
  output [25:0]ENIGMA_2_CHARACTERS_DB1_OUT;
  output [4:0]ENIGMA_2_DRUMPOS_1_OUT;
  output [4:0]ENIGMA_2_DRUMPOS_2_OUT;
  output [4:0]ENIGMA_2_DRUMPOS_3_OUT;
  output [25:0]ENIGMA_3_CHARACTERS_DB0_OUT;
  output [25:0]ENIGMA_3_CHARACTERS_DB1_OUT;
  output [4:0]ENIGMA_3_DRUMPOS_1_OUT;
  output [4:0]ENIGMA_3_DRUMPOS_2_OUT;
  output [4:0]ENIGMA_3_DRUMPOS_3_OUT;
  output [25:0]ENIGMA_4_CHARACTERS_DB0_OUT;
  output [25:0]ENIGMA_4_CHARACTERS_DB1_OUT;
  output [4:0]ENIGMA_4_DRUMPOS_1_OUT;
  output [4:0]ENIGMA_4_DRUMPOS_2_OUT;
  output [4:0]ENIGMA_4_DRUMPOS_3_OUT;
  output [25:0]ENIGMA_5_CHARACTERS_DB0_OUT;
  output [25:0]ENIGMA_5_CHARACTERS_DB1_OUT;
  output [4:0]ENIGMA_5_DRUMPOS_1_OUT;
  output [4:0]ENIGMA_5_DRUMPOS_2_OUT;
  output [4:0]ENIGMA_5_DRUMPOS_3_OUT;
  output [25:0]ENIGMA_6_CHARACTERS_DB0_OUT;
  output [25:0]ENIGMA_6_CHARACTERS_DB1_OUT;
  output [4:0]ENIGMA_6_DRUMPOS_1_OUT;
  output [4:0]ENIGMA_6_DRUMPOS_2_OUT;
  output [4:0]ENIGMA_6_DRUMPOS_3_OUT;
  output [25:0]ENIGMA_7_CHARACTERS_DB0_OUT;
  output [25:0]ENIGMA_7_CHARACTERS_DB1_OUT;
  output [4:0]ENIGMA_7_DRUMPOS_1_OUT;
  output [4:0]ENIGMA_7_DRUMPOS_2_OUT;
  output [4:0]ENIGMA_7_DRUMPOS_3_OUT;
  output [25:0]ENIGMA_8_CHARACTERS_DB0_OUT;
  output [25:0]ENIGMA_8_CHARACTERS_DB1_OUT;
  output [4:0]ENIGMA_8_DRUMPOS_1_OUT;
  output [4:0]ENIGMA_8_DRUMPOS_2_OUT;
  output [4:0]ENIGMA_8_DRUMPOS_3_OUT;
  output [25:0]ENIGMA_9_CHARACTERS_DB0_OUT;
  output [25:0]ENIGMA_9_CHARACTERS_DB1_OUT;
  output [4:0]ENIGMA_9_DRUMPOS_1_OUT;
  output [4:0]ENIGMA_9_DRUMPOS_2_OUT;
  output [4:0]ENIGMA_9_DRUMPOS_3_OUT;
  output [25:0]ENIGMA_10_CHARACTERS_DB0_OUT;
  output [25:0]ENIGMA_10_CHARACTERS_DB1_OUT;
  output [4:0]ENIGMA_10_DRUMPOS_1_OUT;
  output [4:0]ENIGMA_10_DRUMPOS_2_OUT;
  output [4:0]ENIGMA_10_DRUMPOS_3_OUT;
  output [25:0]ENIGMA_11_CHARACTERS_DB0_OUT;
  output [25:0]ENIGMA_11_CHARACTERS_DB1_OUT;
  output [4:0]ENIGMA_11_DRUMPOS_1_OUT;
  output [4:0]ENIGMA_11_DRUMPOS_2_OUT;
  output [4:0]ENIGMA_11_DRUMPOS_3_OUT;
  output [25:0]ENIGMA_12_CHARACTERS_DB0_OUT;
  output [25:0]ENIGMA_12_CHARACTERS_DB1_OUT;
  output [4:0]ENIGMA_12_DRUMPOS_1_OUT;
  output [4:0]ENIGMA_12_DRUMPOS_2_OUT;
  output [4:0]ENIGMA_12_DRUMPOS_3_OUT;
  output [4:0]DB_IN_ENIGMA_1_DBCON0_OUT;
  output [4:0]DB_IN_ENIGMA_1_DBCON1_OUT;
  output [4:0]DB_IN_ENIGMA_2_DBCON0_OUT;
  output [4:0]DB_IN_ENIGMA_2_DBCON1_OUT;
  output [4:0]DB_IN_ENIGMA_3_DBCON0_OUT;
  output [4:0]DB_IN_ENIGMA_3_DBCON1_OUT;
  output [4:0]DB_IN_ENIGMA_4_DBCON0_OUT;
  output [4:0]DB_IN_ENIGMA_4_DBCON1_OUT;
  output [4:0]DB_IN_ENIGMA_5_DBCON0_OUT;
  output [4:0]DB_IN_ENIGMA_5_DBCON1_OUT;
  output [4:0]DB_IN_ENIGMA_6_DBCON0_OUT;
  output [4:0]DB_IN_ENIGMA_6_DBCON1_OUT;
  output [4:0]DB_IN_ENIGMA_7_DBCON0_OUT;
  output [4:0]DB_IN_ENIGMA_7_DBCON1_OUT;
  output [4:0]DB_IN_ENIGMA_8_DBCON0_OUT;
  output [4:0]DB_IN_ENIGMA_8_DBCON1_OUT;
  output [4:0]DB_IN_ENIGMA_9_DBCON0_OUT;
  output [4:0]DB_IN_ENIGMA_9_DBCON1_OUT;
  output [4:0]DB_IN_ENIGMA_10_DBCON0_OUT;
  output [4:0]DB_IN_ENIGMA_10_DBCON1_OUT;
  output [4:0]DB_IN_ENIGMA_11_DBCON0_OUT;
  output [4:0]DB_IN_ENIGMA_11_DBCON1_OUT;
  output [4:0]DB_IN_ENIGMA_12_DBCON0_OUT;
  output [4:0]DB_IN_ENIGMA_12_DBCON1_OUT;
  input [25:0]DB_OUT_ENIGMA_1_DB0;
  input [25:0]DB_OUT_ENIGMA_1_DB1;
  input [25:0]DB_OUT_ENIGMA_2_DB0;
  input [25:0]DB_OUT_ENIGMA_2_DB1;
  input [25:0]DB_OUT_ENIGMA_3_DB0;
  input [25:0]DB_OUT_ENIGMA_3_DB1;
  input [25:0]DB_OUT_ENIGMA_4_DB0;
  input [25:0]DB_OUT_ENIGMA_4_DB1;
  input [25:0]DB_OUT_ENIGMA_5_DB0;
  input [25:0]DB_OUT_ENIGMA_5_DB1;
  input [25:0]DB_OUT_ENIGMA_6_DB0;
  input [25:0]DB_OUT_ENIGMA_6_DB1;
  input [25:0]DB_OUT_ENIGMA_7_DB0;
  input [25:0]DB_OUT_ENIGMA_7_DB1;
  input [25:0]DB_OUT_ENIGMA_8_DB0;
  input [25:0]DB_OUT_ENIGMA_8_DB1;
  input [25:0]DB_OUT_ENIGMA_9_DB0;
  input [25:0]DB_OUT_ENIGMA_9_DB1;
  input [25:0]DB_OUT_ENIGMA_10_DB0;
  input [25:0]DB_OUT_ENIGMA_10_DB1;
  input [25:0]DB_OUT_ENIGMA_11_DB0;
  input [25:0]DB_OUT_ENIGMA_11_DB1;
  input [25:0]DB_OUT_ENIGMA_12_DB0;
  input [25:0]DB_OUT_ENIGMA_12_DB1;
  input [25:0]DB_RESULT_RESIGER_IN;
  output LED_FIRST_STOP_OUT;
  output LED_SECOND_STOP_OUT;
  output LED_THIRD_STOP_OUT;
  output LED_FOURTH_STOP_OUT;
  output LED_START_RED;
endmodule
