.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000010000000000010
000110110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
001000000000000000
000000000000000000
000000000000000000
000001010000000000
000000000000000010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000010000000000000
000000110000000000
000000000000100010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000100000000000000
010000000000000000
010000000000000001
000000000000000000
000000000000000000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000

.io_tile 12 0
000001110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000001010000000000
000000000001000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000001110000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000001110000000010
000100001000000000
000010000000000001
100010010000000001
000000000000000001
000000000001110000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
100000000000000010
000100000000000000
000000000000000000
100000000000000001
000000000001100101
000000000001111100
000100000000000100
000000000000000000
000010000000000000
000001110000000000
000000011000000000
000000000000000000
000000000000000000
000011110000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000111000000010
000100000000000000
000000000000000000
100000000000000001
000000000000100001
000000000001110001
001100000000000100
000000000000000000
010010000000000000
010110110000000000
000001011011100010
000000000011010000
000000000000000100
000000000000010001
000001110000000001
000000001000000000

.io_tile 24 0
000010000000000010
000110110000000000
000000000000000000
000000000000010001
000000000000000010
000000000000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000100
000000000000000001
000010000000000010
000000110000000000

.ipcon_tile 0 1
000000010000001111100000011111011100110000110000001000
000000010000000111000010111011010000110000110010000000
001000000000000111000000001111111100110000110010001000
100000001100000000100011100111100000110000110000000000
000000000000001111100000010011001010110000110000001000
000000000000000111000010110001100000110000110010000000
000000000000000111000000011111011010110000110010001000
000000000000000000100011010001100000110000110000000000
000000000100000000000111001011111110110000110010001000
000000000000000000000011010111010000110000110000000000
000000000000000011000111000011001010110000110000001000
000000000000000111100111100001100000110000110010000000
000000000000001111000010000101101110110000110000001000
000000000000000011000011100111110000110000110000000100
000000000000010111000010010001101000110000110000001000
000000000000100111000011011101110000110000110000000010

.logic_tile 1 1
000000000000000000000000010001111110101001010000000000
000000000000010000000011110011000000010101010000000100
000010100000000111000111100011001010100000010000000000
000001000000000000000100001111111110100000100000000001
000000000100000000000011100111011100101000000000000000
000000000000000000000100001101001110100000010000000001
000000000000000000000111010000011110111101010010000000
000000000000000111000111010011010000111110100000000100
000000000010001111000000010111011011000001010000000000
000000000000000011100011011101001100001001000000000001
000000000000000111110111000101001111100000010000000000
000000000000000111000100000111111001010100000000000001
000000000000000011100111000111011010101001000000000000
000000000000001001110111101001011011100000000000000010
000000000000001000000111001101100001101001010010000000
000000000000001101000000001011101110100110010000000000

.logic_tile 2 1
000000000000000000000000001111101010000000000100000000
000000000000000000000000001111011110001000000000000000
001000000000000000000000010011111010100000010000000000
100000000000000000000011011011111110100000100000100000
110001000000000111100011110111011111101001000000000000
110000000000000000100111100101011011100000000010000000
000000000000000000000111100000011001110000000100000000
000000001110000000000100000000011100110000000010000000
000000000000000011100010000000001101110000000100000000
000000000000000000100100000000001001110000000010000000
000000000000000011100011011111001010100000000110000000
000000000000000000000111111011011011000000000000000000
000000000000000001000010100011101011000000000100000000
000000000000000111100000000111111001100000000000000000
010000000000000000000011001111011110000000010100000000
100000000000000101000110000111011011000000000000000000

.logic_tile 3 1
000000000000000000000000000101100001111001110100000000
000000000000000000000000000011101011111111110010000000
001000001000001000000000010000000000000000000000000000
100000000000000101000010000000000000000000000000000000
000000000000001000000110110011101011000010000000000000
000010100000000101000010000011001011000000000010000000
000000000000000000000110111001101010000010000000000000
000000000000000000000010101101011110000000000000000000
000000000000001000000110000011101011111101110100000000
000000100000000101000000000000001100111101110010000000
000000000000001101100110100111111001100000000000000000
000000000000000101000000001011111101000000000000000001
000000000000000001000000000111101010000000000000000000
000000000000001111000000000111010000101000000000000000
000000000000001000000010100111000000000000000110000111
000000000000001011000100000000000000000001000000000001

.logic_tile 4 1
000000000000000001100000001111011111001000000100000000
000010100000000000000000001001111111000000000000000000
001000000000001000000111001011111110100000000100000000
100000000000100001000110011111011111000000000000000000
110001000000000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000011111101111000000000100000000
000000000000000000000011100011111111000000100000000000
000000000000001000000000011001111110000000000100000000
000000000001001011000010001111111111000000010000000000
000000000000000000000010110111111111100000000100000000
000000000000000000000111101011101111000000000000000000
010001000000000000000010000001111101000010000000000000
100010000000001101000111100001011001000000000000000000

.logic_tile 5 1
000000000000000101100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000000000000001101101101010000100000000001
100010000000000000000011110011011111010000000000000100
000000000000000101100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000001001100000000101011110000010000000000000
000010100000000001000000000111001101000000000000000000
000000000000001000000111100001011100101010100000000000
000010000000100111000111111111110000101001010000000000
000000000000000111100010000000001110110001010000000000
000000000000000001100000000111001000110010100000000000
000000001010000001000111100011111010010101000000000000
000000000000001111000100001011101100100101010000000000
010000000110000111100000011011111000000011110100000000
100000000000001111100010000111010000000001010000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000100000000000000011110000011000000000110000000000
000000000000000000000111110000011111000000110000000000
000000001010100000000010100011101001101000000000000010
000000000000010000000111101001011101011000000000000000
000000000000000000000000000111011101100001010000000000
000000100000000000000000001001011110010000000000000100
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000011111011011101100000010000000001
000000100000000000000111101001111010010000010000000000
000000000000001001000011101111111011101000000000000000
000000000000000011000100000011101101011000000010000000
000000000000001000000010000111111100100000010000000000
000000000000000011000000001011111001100000100010000000
000000000000000111100010010000000000000000000000000000
000000000000000000000111100000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000001000100
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000001110000100000100000000
110000000000000000010100000000010000000000000010000010
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000100000110000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000100001000100000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
010000000000100000000000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000

.logic_tile 12 1
000000000000100000000000000101100000000000001000000000
000000000000000001000010110000100000000000000000001000
001000001110001000000000000101100000000000001000000000
100000000110000001000000000000000000000000000000000000
010000000000000000000011100111001000000001011100000000
110000000000000000000010111001100000010100000000000000
000001000000100001100000000000001001001100110000000000
000010100001000000000010110000001111110011000000000000
000000000100000000000110000101100001001100110000000000
000000000000001001000000000000101010110011000000000000
000000000000000101110000001111100000111111110100000000
000000000000000000010000000111100000010110100000000000
000000000010000000000000011011001010101000010100000000
000000000000000000000010000111111000111000100000000000
010000000000000101100110011011011000000110100000000000
100000000000000101000010000011001011001111110000000000

.logic_tile 13 1
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001100000000000000000111100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001110000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000011011000011000000000000
000000000000000000000000000000011010000011000000000000
000001000000000000000000001001011011000000000000000000
000010100000000000000000001101101111000100000000000100
000000000000000000000011100001100000000000000100000001
000000000000000000000000000000100000000001000001000000
010000000000000000000000000000000000000000000000000000
100000000000000000000010110000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000111111010101111000100000000
000000000000000000000000000011011101111111101000000000
001000000000000000000000000011000001011111100100000000
100000000000000000000000000101101110010110101000000000
010000000000000000000010000000000000000000000000000000
110010100000001101000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001000000000000010110000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000101000011000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000001000111000000000000000000000000000000000000

.logic_tile 15 1
000000000000100000000000000001100000000000000100000000
000000000000010000000000000000000000000001000000000000
001000000000000111100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000101000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
001000000000000000000000010000000000000000100100000000
100000000000000000000011100000001111000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000010000000011000000000000000000000000000000
010000000000000000000000000000011000000100000100000000
100000000000000000000000000000010000000000000000000000

.logic_tile 18 1
100000000000000101100010000001000000000000000100000000
000000000000000000000000000000100000000001000000000000
001001000000000001100110111011101110010111010000000000
100010000000000000000010000001011011101011010000000000
000000000000001000000000001000001011011100100000000000
000000000000000101000011101001001010101100010000000000
000000000000000011100111100101101111010001110000000000
000000000000000000100100000000001001010001110000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001101000000000000000000000000000000100000000
000001000001010011010000001101000000000010000000000000
000000000010001001100010001001001110001111110000000000
000000000000000001000000000011101111000110110000000000
110000000000100000000000000101111010101000000010000000
010000000001010000000000000001010000111110100000000000

.ramb_tile 19 1
000000000010000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 1
100000000000001101000000000001000000000000000100000000
000000000001010001100000000000000000000001000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000011001011100001111110000000000
000000000000001101000010000011001000001110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000011100010100110000000000
000000000000001011000010001101011010101000110000000001
000101000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 21 1
100000000000000001100000001101011001010110110000000000
000000000000000000000010110001101110101010110000000000
001010100000001011100011110111011101101001000000000000
100001000000000001100010000111001010100000000000000000
000000000100100000000110000001000001010110100000000000
000000000000000000000010111111001011000110000000000000
000000000000000000000010001001100001010110100000000000
000000000000001111000000001011101111000110000000000000
000000001010001000000000000000000000000000100100000000
000000000000000001000000000000001001000000000000000000
000000000000000000000010000011101101001001110010000000
000000000000000101000110110000101001001001110000000000
000000000010001011100010111101101110100000010000000000
000000000000001011100010001111001111010100000000000000
110000001110010011100010100101011110110010100000000000
110000000000100000100110101111101110110011110000000100

.logic_tile 22 1
000000000000000111100000001001101100101111110000000000
000010000000001101000000000001111010000110100000000000
000000000000000111000111101101100000010110100000000000
000000000000001101100111101011101010000110000000000000
000000000010100001100010111101111011100000000000000000
000010100000001101000110001001011110110000010000000000
000000000000000001100110000000001100000110100000000000
000000000000001101000010111101011000001001010000000000
000000000000001000000110011101111000100001010000000000
000010101010001011000011000111101000010000000000000000
000000000000000000000111001101001111101001010000000000
000010100000000000000110001001111000001000000000000000
000000000000000000000010101001111100000110100000000000
000010000000000000000100000101111100101001010000000000
000001000000000111100000001011101101101001000000000000
000010100000000000000000000101111000100000000000000000

.logic_tile 23 1
000000000000000001100011100000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000001000000000011000011010000110100000000000
000000000000000111000011010101001101001001010000000000
000000000000001000000110011111101001101000000000000000
000000000000011111000011101111011101100000010000000100
000000000000001111100000011001101110101001000000000000
000000000000000101000011111111101010100000000000000000
000000001011110001000010100101000000000110000000000000
000000000000110000100100000111101011001111000000000000
000000000000001000000000000111111101110110110000000000
000000000000000001000011100001001111100010110000000000
000001000010000011100111000111111011101001000000000000
000000000000010000100100001111011111100000000000000001
000000000000000111000011101111111000101000000010000000
000010100000000111100110110111101100010000100000000000

.logic_tile 24 1
000001000000000000000010000101101100101000010000000000
000010000000000000000000001111011101000100000000100000
000000000000000111100011100011011110111000100000000000
000000000000000000000100000000111001111000100001000000
000000000000000000000000000011111111100000000000000000
000010000000001001000010011011011010111000000000000100
000000000000001001000000001111001100101000010000000000
000000000000001011100000001001111011000000010000100000
000010000001010000000011110101001110100000000000000100
000001000000100000000011111011001111110000010000000000
000000000000000001000010001011101101100000010000000000
000000000000000001100000000001011111010000010000000100
000000000100000001000011100011101110110000010000000000
000010000000010001000111101011111111100000000010000000
000000000000000000000010001011001111101000000000000000
000000000000000111000011111111101110010000100001000000

.ipcon_tile 25 1
000000010000000000000000000011111100110000110000001000
000000010000000000000011000011010000110000110000100000
001000000000001111000000010101101110110000110010001000
100000000000001111100011111011010000110000110000000000
000000000000000000000000000001101010110000110000001000
000000000000010000000011001001010000110000110001000000
000000000000001111100111111001111000110000110000001000
000000000000001111000111100101100000110000110000100000
000000000000001111100111111011011110110000110010001000
000000000000000111000011010011000000110000110000000000
000000000000001111000011101111011010110000110000001100
000000000000001011100111101101010000110000110000000000
000000000000001111100111110111001110110000110000001100
000000000000001011100011011011010000110000110000000000
000000000000001000000111001111111100110000110000001000
000000000000001011000111101111110000110000110001000000

.ipcon_tile 0 2
000000000010000101100011100101101010110000110010001000
000000000000000000100011011111010000110000110000000000
001000000000000111100011100101001100110000110000001000
100000000000000000000111101011110000110000110000000010
000010100000000111000011101101011010110000110010001000
000000000000000111100011101011010000110000110000000000
000000000000000000000111010001011000110000110000001001
000000000000000111000111010111110000110000110000000000
000000000100000000000111101001101110110000110000001000
000000000000000000000110000111010000110000110000000010
000000000000001000000111100111101110110000110000001000
000000000000001011000010010001100000110000110010000000
000000000001000011000110101011111000110000110000001000
000000000000101001100111011101110000110000110000000010
000000000000000001000110100011101010110000110000001000
000000000000000000100100001001000000110000110010000000

.logic_tile 1 2
000000000000000001000000010011001101101000000010000000
000000000000000000100011101101101110010000100000000000
001000000000101001100000000000000000000000000000000000
100000000000011111000000000000000000000000000000000000
010000000000000000000010001001111111000010000000000000
010000000000000000000110110001001010000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000100011000111100110101111011010101000000100000000
000011000000100101000100001111100000000000000000000000
000001000000000000000000000000011110100000000100000000
000000100000000000000000001111011011010000000000000000
000001000000000101100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001011100110101011001110000010000000000111
000000001100000001000100000111001000000000000000100100

.logic_tile 2 2
000000000000000000000000011001111111000000100000000000
000000000000001101000010100001101101000000000000000000
001000000000000001100111000011111010101000000100000000
100000000000001001000100000000000000101000000000000000
110000100000001000000110011111111001000000000100000000
110000000000010001000010000101011000000010000000000000
000000000000001111100000000101100000101001010100000000
000000000000000001000000001111000000000000000000000000
000001000000000000000000010111101010000010000000000000
000010100000000000000011010001111011000000000000000000
000000000000000101100110111011001111000010000000000000
000000000100001101000010110011101101000000000000000000
000000000000000001100110100000001011110000000110000001
000000000000000000000010110000001110110000000010000010
010000000000010001000010011111101001100000000000000000
100000000000101011000110000001111010000000000000000000

.logic_tile 3 2
000000000000001111000011101111001001000000000100000000
000000000000001111100000000011111001000000010000000100
001001000000000000000000011000011010000010100010000001
100010100000000000000011101101000000000001010010000100
110000000000000001000011100011100000000110000010000001
110000000000000000000100000000101100000110000010000101
000000000000000001100000010000001010111111000010000000
000000000000000000000010000000001000111111000000000000
000000000000001000000000000000000000100000010010000000
000000000000000001000000001101001000010000100000000000
000100000000000000000110001001111100000000010100000000
000100000000000011000000000111101001000000000000000000
000000000001010000000110001111001001001000000100000000
000000000001110000000010011001111100000000000001000000
010000000000001000000000000011111001010000000100000000
100000000000000001000000001001011110000000000000000000

.logic_tile 4 2
000000000000000101000111110111101001111001110100000000
000000000110100000100111101111011101110010110000000000
001000000000000001100000001000011010001011000000000000
100000000000000000000000001111001100000111000000000000
010000000000000001100000000101111100000010100010000001
010000000010000000000011100000110000000010100010100001
000000000000000001000000000000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000000110100101000000000000011000001001010000000000
000010100000010000100000000111001010000110100000000000
000000000000001000000111011011111110010100110000000000
000000000000001111000111011111011000111000110000000000
000000000010001011100010000111001010000010100001000110
000000000000000001100000000000010000000010100000000001
000000000000000000000010110000000000000000000000000000
000000000000000001000110000000000000000000000000000000

.logic_tile 5 2
000000000000001111000000000000000001001100110000000000
000000000000000001100000000111001111110011000000000000
001000000001010000000010100111011110110010110000000000
100000000000101111000000001101011111010010110000000000
000000000110000101000110010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001111111100110000110000000000
000000000000000000000011101101101100110000000000000000
000000001000000001100000000001111100111111100100000100
000000000000000000000011111101111010111101010000000000
000000000001011000000110000000000000000000000000000000
000000000000101111000000000000000000000000000000000000
000001000000000001000000000101011001000000010001000001
000010000000000000000011111011111100000000000010100010
000000001110100000000010011001011000100001010000000000
000000000001000000000010001111001000010000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000001010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100101010000000000000000000000000000
000001000001010000000000000000000000000000
000010000000100000000000000000000000000000
000000001000000000000000000000000000000000
000000100000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001100000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000011011100101111010100000010
000000000001001111000000000001101010111111100001000000
001010000110000111100011111101100001001111000000000000
100001000000100000100111010001001001001001000000000000
110000001000000001100000001001111010010110100000000000
110000000000000000000000001001100000010100000000000000
000001000001010001000000001001001101101111010110000010
000000100000100001000011110011011111111111010000000000
000000000000000000000111110111111001000010110000000000
000000000000000000000011000000011010000010110000000000
000001000000000001000000001001001110101111010110100010
000000101100000000000000000011001111111111010000000000
000000000000010001000010010001111011010010100000000000
000000100000100000100110000000111010010010100000000000
110000000000000000000000011000000001110110110000000000
100000000000001011000010000101001100111001110001000000

.logic_tile 8 2
000010100000001001100011010011111010101011010000000000
000011100000000001000011011001101101001011010000000000
001000000000100000000000011001011010101011010000000000
100000001000010000000011101011101010000111100000000000
000000001010000000000000010111001011001100110000000000
000010000100100111000011100000111001110011000001000000
000000000000000111100110000111111010101001010000000000
000000000000000001100010010001001010010010000000000000
000000000000000111100110000011000001110110110100000100
000001000000000000000011100000101011110110110000000000
000000000000000000000011110000000000000000000000000000
000000001000000000000111010000000000000000000000000000
000000000000000111100000000101101100110000110000000100
000000001110000000100010001011001000110000000000000000
000000100000000111000000000011101111100001010000000000
000000000000000000100000001001101011010000000000000000

.logic_tile 9 2
000001000000000000000010101011001000111111110100000010
000000000000000000000110110111010000111101010000000000
001000000000000011100011101000011101000001100000000000
100000000000000000100100001101001000000010010000000000
000000000000000000000000010001101100010101010000000000
000000000101010000000010000000110000010101010000000000
000000000000000111100000010001011101101111010100000010
000000000000000000000011101101101111101111110000000000
000000001000000001100011100011100000000000000010000011
000000000000000000000000000111000000010110100010000000
000000000000001111000000011011111011101111000000000000
000000000000001111100011100001101011101001010000000000
000000000000000111000000001011011001110010110000000000
000000000000000000100000000101111101010010110000000000
000000100000000001100000010000000000000000000000000000
000000000001000000000010000000000000000000000000000000

.logic_tile 10 2
000000000000000101000000010000000000000000000000000000
000000000000000000100010100000000000000000000000000000
001000100001100111100000011001001100000010000000000000
100000100000010000000010000111111000000000000000000000
000000000000000000000010001111101101110111110100000010
000000000000000000000000001001001101111001110000000000
000000000000000001000000000000011110000011110000000000
000001000000000000000000000000010000000011110001000101
000000000000000111100000010001100000011001100000000000
000000000000001111100011010000001111011001100000000000
000010100000000000010111100101001110101001010010000101
000000000001010000000010110111100000101000000001100000
000001000000001111100110100001111100111110000000000000
000010000000000111000100000011011111011110000000000000
000000000000001000000011000111011010010100000010000011
000101000000000001000100000111000000000000000001100000

.logic_tile 11 2
000010000010000101100111100011111011000000100000000000
000001000000000000000000001101011011100000000000000000
001000000110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000100000001111000010100000011010000100000100000001
010000000000010001100100000000000000000000000000000000
000000000000001101000110010101011010100000000010000000
000000001001001011100011010101001000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000100111000000010000000000000000000000000000
000000100011010000100011100000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000010001000000000000000000000000000000000000
010000001010000000000000000011101110110011000000000000
100001000000000000000000000111111001000000000000000000

.logic_tile 12 2
000000000000000000000000010111011001000010100000000010
000000000000000000000010001001101110000010000010000110
001000000000001001100000000101101001011111110000100000
100001000000001001100000000000111100011111110001000000
110000000000000000000000001101011000000011110000000000
010000000000000000000010100001100000000001010000000000
000000000001100000000111111001111100000000000000000000
000000000001010000000010001101000000000001010000000000
000010100110000000000110010000011101001111010000000001
000000000000000000000011101001001011001111100000000110
000110100000100001000000010000000000000000000000000000
000001000011000001000010000000000000000000000000000000
000000000000000000000000010111001101111101010100000000
000000000000000000000010101001111101111111010000000000
010001000100100001000000000000000000000000000000000000
100000100110000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000001111000000000010
000000000000000000000000000000001010001111000000000000
001000000000000000000000010000001010000011000100000000
100000000100010101000010100000001010000011000000000100
000001000000001001100000001011001111000000010000000000
000000000000000101000000001001011000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000001011001111000000000000000000
000000001000000000100000001001011000000000100000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
010000000000100000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000

.logic_tile 14 2
000001000000000001000010010101001101101111000100000000
000010000000000101000010001111101011111111101000000000
001001000000001000000000000000000000000000000000000000
100010100000000001000000000000000000000000000000000000
010000000000000000000111101001001010111110110100000000
110000000000000000000110111101011000101001111000000000
000000000000000000000111000101111110110110110100000000
000100000000000000000111101101101001111110101000000000
000000000000000001000000001011101010110111110100000000
000000000000000000100000001101111110111001011000000000
000000000000000000000110000011111011111011110100000000
000000000000000000000010011101111111100011111000000000
000000000000000001000110001101101011111110110100000000
000000000000000000000010001101111000101001111000000000
010000000000000001100000010001011010100011110100000000
100000000000000000000010001101111111111011111000000000

.logic_tile 15 2
000000000000000001100110010000000001000000001000000000
000000000000000000000010000000001110000000000000001000
001000000000001000000111000011111110110111101100000000
100000000001010001000100001101101000101101110000000000
110000000000000000000010100111101001001100111000000000
010000000000000000000110110000101000110011000000000000
000000000000000000000011100000001000001111110100000000
000000000000000000000000001001001011111111000000000000
000000000000100000000000010111000001001111000100000000
000000000000000000000011101001101011011111100000000000
000101000000000000000000010101111110010110100100000000
000000100000000000000011001111100000010111110000000000
000100000000000000000000001001001001000010000000000000
000000000000000000000010110111011000000000000000000010
010000000100000001100000011000001010010111110010000000
100000000000000000000011001001010000101011110000100000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000010000000000001000000001000000000000000000100000000
000000000000000000000010010011000000000010000000000000
001000000000000000000000000101100000010000100000000000
100000000000000000000000000000101010010000100000000000
010000000000101101000110000001011010110001110000100001
010000000001010001100000000101001011110000110000000000
000000000001000001100111100101111010000001010000000000
000000000100000111000100000000010000000001010000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000000000000000001000100001011000000000010000000000000
000000000000000001100000000001011010101001010000000000
000000000000000000000000000111001010010110110000100100
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000001000000000000000000000000000000
000000100000100000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000001100000100000100000000
000000000000000000000010010000000000000000000000000000
001000000000001000000000001011000001110110110000000000
100000000000000001000000000111101111010110100000000000
010000000000000000000011101111000001001100110000000000
110000000000000000000000001011001000110011000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000011100000000000000000001111000000000000
000000000000000000100010100000001110001111000000000000
000000000000000000000000010001000001100000010010000000
000000000000000000000010100000101111100000010000000000
000000000000001001000000001000000000000000000100000000
000000000000000011100000001111000000000010000000000000
010000000000000000000111001000001000010100000010000100
100000000000000001000010101101010000101000000010000010

.logic_tile 21 2
000010100000001001000000001111111011111110100000000000
000000000000011111100010011011011110011101000000000000
001000000000000000000010101011011010101000000000000000
100000000000001101000110011101011100100100000000000000
110011100000100001100000011101111011100000010000000000
110000000000000000000010101001011010110100010000000000
000000000000000111100110101001111100000011110000000000
000000000000001001000010110101100000000010100000000100
000001000000001111000000011000011000000111000000000000
000010000000000101000011100101011010001011000000000000
000000001110000000000110000111001101000111000000000000
000000000000001001000010110000001101000111000000000000
000000000000000001000010000001001010101100010100000000
000000000100000000100000001001011000001100000000000000
010000001100001001100000001011011000101001000000000000
000000000000000001000000001101101100100000000000000000

.logic_tile 22 2
000000001010000101000110101101100001101111010100000000
000000000000000000100011101101101110001001000000000000
001000000000000001100110000101101100101000000000000000
100000000000000000100010100001000000000000000000000000
010000000000000000000000001001001110101000000000000000
010000000000000101000000000011101100011100000000000000
000000000000000011100010010101111001100010110100000000
000000000000000000100011010011111110110110110000000000
000000000100100001100110001101000000100000010110000000
000010000000000111000000001101001111111001110000000000
000000000000000011100000000111111101110000100000000000
000001000000000001100000000001101001110000110000000000
000000000001001000000011110011111001101100010100000000
000000000000100001000010000000001011101100010000000000
000000000000000001100010100011011010010110100000000000
000000000000001011000100001111001101001001010000000000

.logic_tile 23 2
000000000000100011100011111101111000010111110000000000
000010100000000000100010000111001110010011010000000000
001000000000001101000000000101011010101001010000000000
100000000100000001100000001101100000101000000000000000
110110000000000101000010111001001110011110100000000000
110001000000000000100111100001011011011111110000000000
000000000000001111100000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000100000000000000000101111101100010110100000000
000001001010000000000000000000011000100010110000000100
000001000000001001000110000000000000000000000000000000
000010100000000011000000000000000000000000000000000000
000010100010000001100011101011101110001111110000000000
000001000000010111000111110011001011000110100000000000
010000000000100111000000010101001001110000000000000000
000000000001010000000010001001011111100000000000000000

.logic_tile 24 2
000000000000000000000000001000000001111001110000000000
000000001000000000000000001101001001110110110000000000
000000000001000001000010011111011100100001010000000000
000000000000100000100111110001111101010000000000000100
000000000000000000000011100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000100001000111100000000000000000000000000000
000000000001000000100010000000000000000000000000000000
000000000000000001000010001001111101110000010000000000
000000000000000000100000001011111010100000000000000100
000000000001000111010010000101111101001000000000000001
000000000000100000100111100101011100001001010000000000
000000000000000000000010000011011111100000010000000000
000000000000000000000000001101001010100000100000000100
000000000000001000000000001011111011100000000000000000
000000000000001011000010011111101011110100000000100000

.ipcon_tile 25 2
000010000000000111000000001101001110110000110000001000
000000000110000000000011100111110000110000110000100000
001000000000001111000000001101011000110000110000101000
100000000000001101100011101101000000110000110000000000
000001000000000111000011100101111100110000110000101000
000000000001000000000111100011000000110000110000000000
000000000000000011000000001101111000110000110000101000
000000000000000111100011111111010000110000110000000000
000000000000000111000000011111011110110000110000001000
000000100000000111000011000011000000110000110001000000
000000000000000011100011100111101010110000110000001000
000000000000000111100100000011110000110000110000100000
000000000000000000000111110001111100110000110000001000
000000000000001111000111111001010000110000110010000000
000000000000001111000011110111001100110000110010001000
000000000000000111000011010001110000110000110000000000

.ipcon_tile 0 3
000110100001000001000010000001011010110000110000001000
000100000000000000000111001001010000110000110000000001
000000000000000111100011010101111000110000110010001000
000000000000000000000111101101010000110000110000000000
000000000000011000000000001001011000110000110010001000
000001000000001101000011001101100000110000110000000000
000000000000000001000011101111111100110000110010001000
000000000000001111100111110101100000110000110000000000
000000100000000000000111010011011110110000110000001000
000000001010000000000111101001110000110000110000000010
000000000000001000000000000011101110110000110000001000
000000000000001101000010001101100000110000110000000010
000000001110010011100010001001101010110000110000001100
000001000000000000000100001101100000110000110000000000
000000000000000000000011101011001110110000110000001000
000000000000000000000010010101110000110000110000000010

.logic_tile 1 3
000100000000100000000000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
001100000000000000000000000000000000000000000000000000
100100000000000000000000000000000000000000000000000000
010000000000000000000011101111100001000000000000000000
110000000000010000000100001101001110001001000000000010
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011111001000000000000000
000000001000000000000000000111001011000100000000000010
000000100000001000000000000000011100110000000100000010
000001000000000001000000000000001111110000000000000000
000000000100000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001010000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000001000011000101000000100000000
000000000000101011000000001101000000010100000000000100
001010100000000001100011110011101110111100010000000000
100001000000000000000110000111011011111101010000000100
110001000100100000000000011000000001001001000101000010
010000000001010000000010001101001001000110000000000000
000000000000001111100111100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
001000000000000000010000000000011101001100000100000000
000000001000000000000011110000001001001100000010000000
000000000000000101100000001101100000101001010000000000
000000000000000101100010010101000000000000000000000000
000000000000001001000010001001111000000010110000000000
000000000000000101100000001011101000000011110000000000
000000001000000111000000010111011111101000010000000000
000000000000000000000010100000001111101000010000000001

.logic_tile 3 3
000001000000000001000000011011011001111111110000000000
000010000000000000100011011001011000101111110000000000
001001000000001001100110011000011010010100000000000010
100010100000000101000010010001010000101000000000000000
010000000000000000010000011111111100101000010110000000
010000000000000000000010100011011101110100110010000000
000000100000000001100111000111101111010110100000000000
000011100000001101000100000111111010000110100000000000
000000000000000001100000010111011010010100000000000000
000001000000100000000010000000100000010100000000000000
000000000000001000000010010011101110000000000000000000
000000000000000011000011110001110000010100000000000000
000000000110010000000010000111011011010000000000000000
000000000010100101000010010000001010010000000000000000
010000000000011000000110100111011100000000100000000000
100000001110100001000000001101111000000000000000000000

.logic_tile 4 3
000001000000100000000110010111100000101001010010000000
000010100001010000000010000111000000111111110000000000
001000001001111101000000000011011010000110100000000000
100000000001010011100010011001011011101101010000000000
010000000000001000000110001101001100111101110000000000
010000000010000001000010111111011111111111110000000000
000000001001010000000110100111111101000010100110000010
000000000000000101000010101101101101010010101000000000
000000000000001000000110110101111001000010100000000000
000000000000000111000010111101001001000010000000000000
000000001000001000000111010011111011000100000000000000
000000100000000001000111110111111111000000000000000000
000000001000001001000011110101111111100000000000000000
000000000000000111000111010000101011100000000000000000
010000000000100000000011111000001100101001000010000000
010000100001001101000011010111011111010110000000000000

.logic_tile 5 3
000000001010000000000011100011000000110110110010000000
000000000000010000000010011111101001010110100000000000
001000000000000001100010010000000001110110110000000000
100000100100000000000110001111001010111001110000000010
010000000000000000000010011101101001000000000000000000
110000000000001101000011011011111001000000010000000000
000011000000001011100110000000001100001000000010000000
000011100000001011100011101011011011000100000000000000
000000000000100000000011110000000000000000000000000000
000001000001000000000110000000000000000000000000000000
000000001000000000000010011000011010101111110100000010
000000000000000000000111101001011010011111111000000100
000010001011010000000010101011100000000000000000000000
000001000000100000000111111111101001000110000000000000
010000000000000011100010011111111011000110100000000000
100000000001000000100111101111001000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000001100000000000000000000000000000
000000000001010000000000000000000000000000
000000001000000000000000000000000000000000
000000001101000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000010000000000000000000010000001010011110100100000011
000001000000001111000010001001011110101101010000000000
001000000000100001100000011001111111101000010000000000
100000000001010101000011010001111110010110000000000000
110000100000000000000111110111011101000010100000000000
010011001110000000000011111111101101000010000000000000
000001000000000000000000010011101010000100000010000000
000010100000000000000011011101011101000000000000000100
000000000000001111100011001011001010010000000010000000
000000000000000111000111110011111000000000000000100000
000101000110100011100010011111101101101111000000000000
000110100000000111100111100111001011101001010000000000
000000000000000001000010001011111101111110110100000010
000000000000000000100011100001101101111101010000000010
110000000000000111100111100111101101101111000000000000
100000000000000001000011100011001111101001010000000000

.logic_tile 8 3
000000001010000001000111100101000001000000001000000000
000001000000000000100011100000101100000000000000000000
000000001100000111000111100001101001001100111000000000
000000000000001011000100000000001100110011000000000000
000000000001100001000000010111101000001100111000000000
000000000000110000100011110000101110110011000000000000
000001101000000011000000010011001001001100111000000000
000110000000000000100011100000101011110011000000000000
000000001110000000000000010001001000001100111000000000
000000000001010000000011000000101010110011000000000000
000001000110000001000000000001001000001100111000000000
000000100000001111100010000000101000110011000000000000
000000001010000001000000000001101001001100111000000000
000000000000000000000000000000101101110011000000000000
000001000000000000000000000101101001001100111000000000
000010000000000000000010000000001000110011000000000000

.logic_tile 9 3
000010100110000000000000010000011001111111000100000000
000000000000001001000010100000011110111111000010000000
001000000000001101100110000011111000110000010000000000
100000000000000101000011110011001101010000000010000000
000101001010000101100000001101001101101000000000000000
000000000000000111000000001001011100100100000000000000
000001000000000001000110101011111110100000000000000000
000010000000000000100000000011011101110000100000000000
000001000000000001010111101111101101111000000000000000
000000001111000000110100001011011011010000000000000000
000000001000000101000000011001001111111000000000000000
000010100000000111100011010111011000100000000000000000
000000000000000000000111111111001100111000000000000000
000000000000000000000111000011111010100000000000000000
000001000000000101100011100101101001101000010000000000
000010100001000111000000001011011110000100000000000000

.logic_tile 10 3
000100000000000001100110101011011011110011110100000010
000000000000000000000100000111111010111011110000000000
001100000001111111100000000000000001011001100000000000
100000000000110101100000000111001100100110010000000000
000000000000000111100000001001111100110010110000000000
000000000000000000100000001111011100100001110000000000
000000000000000101100110010011000000011001100000000000
000000000000100000000010000000101001011001100000000000
000000000000001000000110001001011111101111010100000100
000000000000000111000010010001001011011111110010000000
000100000110000111000010001111011110110000110000000000
000000000000001001000000001011001111110000000000000000
000000000000000001000000010111101000101011010000000000
000000000000001001000010000101111101001011010000000000
000000000101010111000011111011101101111110000000000000
000000000000000111100011010001001100011110000000000000

.logic_tile 11 3
000000000010000000000000010011001100100010000000000000
000000000000000111000011100001101111000100010000000000
001101000000000000000000000000000000000000000000000000
100010100000001101000010110000000000000000000000000000
000010100000001000000110110101111110010101010000000000
000000000000000001000010000000110000010101010000000000
000000001010001000000010000001001100010101010000000000
000000000110000001000010010000100000010101010000000000
000000000010001011100010001111001010000010000000000000
000000000000001011100111110011011011000000000000000000
000000001100000000000111111001111000000000000000000000
000000000000001101000110000101011010000000100000000000
000100000010000000000011101101111111101111000000000000
000000000000000001000100000111101011010110100000000000
000000001100100111100000010011101101111111100100000000
000000000001001111100011101101111101111110100000000100

.logic_tile 12 3
000000000000000000000010100000000000001111000010000000
000000001100000000000110110000001001001111000000000001
001101100000000101000010100011100000010110100000000000
100010100000000000100100000000100000010110100000000001
010000000000010101000011100101100000010110100000000001
110000000000000000100000000000100000010110100000000000
000001001010000000000000000000000001001111000000000000
000000100110000000000010110000001000001111000000000001
000000000000000000000000010000000000000000100100000000
000000000110000000010010010000001101000000000000000100
000000000000000000000000010000001010000011110000000000
000010100000000000000011010000000000000011110000000001
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000010000000011110000000010
010000000000100000000000000000000000010110100000000001
100000000001000000000000001001000000101001010000000000

.logic_tile 13 3
000010000000000000000110100101000000000000001000000000
000000000000000101000000000000001000000000000000001000
000100000000010000000000010101100000000000001000000000
000000000000000000000010100000001110000000000000000000
000100000110000000000010010011000001000000001000000000
000000000000000001000110100000001110000000000000000000
000000000000000101100110100101100001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000001010111100000000111100000000000001000000000
000000000000001001000000000000101110000000000000000000
000000001010000000000011100011000000000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000000001000000000101000000000000001000000000
000000000000001111000010010000101011000000000000000000
000000001100100111000000000001100000000000001000000000
000000000001000000100010000000101111000000000000000000

.logic_tile 14 3
000010000001000000000000000101011100101000000000000000
000000000000000000000000000000100000101000000001000001
000000000000010000000000010000000000000000000000000000
000000000110100000000010010000000000000000000000000000
000000000010000000000000001111011010101000000000000000
000000000000000001000011101001110000000000000000100000
000000001110000000000000011000000001100000010011000000
000000000000000000000011010011001011010000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000001010000011110000000000
000000000000000000000010000000000000000011110000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 15 3
000000101001000000000000010000000000001111000000000000
000001000000100000000010000000001100001111000000000000
001001000000000000000000000111000000000000000100000001
100010100000000000000011110011100000101001010000000000
000000000000000111000000010101001110010100000000000000
000000000110000000000010100000100000010100000000000000
000000000000000011100000001101001001111100000000000000
000000000000000000100010101111011011111000000000000001
000000000000001001100110110000000000001111000000000000
000010000100000011000011000000001101001111000000000000
000000000000100000000110100101111111100010000010000000
000000000001010000000000001011001110000100010000000000
000000000000001000000110000011101101110011000000000000
000000000100000111000000000011101001000000000000000000
010001000000001001000000000101100000010110100000000001
100000100000000101100011100000000000010110100000000000

.logic_tile 16 3
000000000000000101100110100001000000000000001000000000
000010000000000000000000000000000000000000000000001000
001010000000000000000000010000001010001000011100000000
100000000000000000000010001001001100000100100000000000
000000000000000101100110100111001000000001011100000000
000000000000000000000000001101100000010100000000000001
000000000000001001100000000111001000000001011100000000
000000000000000001000000001001100000010100000000000000
000000000000000001100000000101101000000001011100000000
000000000000000000000000001101000000010100000000000000
000000000000000000000000000101101000000001011110000000
000000000000000000000000001001000000010100000000000000
000000000000000000000110010000001001001000011100000000
000000000000000000000010001101001001000100100000000000
010000001110000000000110000111101000000001011100000000
100000000000000000000000001001100000010100000000000000

.logic_tile 17 3
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000010100000000000000000000000000000
000010100000000000000100000000000000000000000000000000
001000000000000101000000001111100000000000000000000000
100000000000001111100000000101000000101001010000000000
010000000000000000000010000001001101000100000000000000
110000001000000000000100000000101000000100000000000000
000000000000001000000110000001111010010100000000000001
000000000000000001000010000000010000010100000010000000
000000000000000001100000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000010001001101110101101010000000100
000000000000000000000000000001001001010110100001000000
000000100000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000011100000001000000000010000100010000001
000010100000000000100000001011001001100000010010100001

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000100000000000000000101100001000000001000000000
000000100000000000000000000000101000000000000000001000
001000000000000011100000010101101001001100111000000000
100000000000000101100011110000001101110011000000000000
110000000000000000000000000001101001001100111000000000
010000000000000000000000000000001110110011000000000000
000010000000001011100110011000001001001100110000000000
000001000000001111100010010111001000110011000000000000
000000100000000111000000000011011011100001010100000000
000000100000000000100011111111001001100010100000000000
000000000000000111000110001001111100111000100100000000
000000001100000001100000000101101111100000010000000000
000000000000000001100110011101111111111101110010000001
000000000000000000000010001101101110111111110011100011
010000000000001001100000001001101111110100010100000000
000000000000000001000000000101101100101000000000000000

.logic_tile 21 3
000001000000000101000011110000001110110000000000100000
000010000000000101100111010000011011110000000000000000
001000000000000000000000011000001100101000000000000000
100000000000000000000011000111010000010100000001000000
010000000100001000000110000111111010010111110000000000
010000100000000001000000001011011111001011100000000000
000000000001000000000010110101101110010110100000000000
000000000000100000000110010001110000010100000001000100
000001000000000111100000001011000000100000010100000000
000010100000000000000010101001001110110110110000100000
000000000000001000000000000000011100101001000000000000
000000000000000011000000000101001000010110000001100000
000010100000000011100010100011011110111000100100000000
000001000000000000100010000000011000111000100000000000
000000000000001000000000000000001100000010100010000001
000000000110000001000010011001010000000001010010000111

.logic_tile 22 3
000010100010000000000110010011101001000110110000000000
000001100001010000000011101111111110110110000000000000
001000001110101001100110001111001001111000100100100000
100000000001011001000000001111011000111110100000000000
010010100100000001100111100000000000000000000000000000
110000000000000000000111110000000000000000000000000000
000000000000101001000110001001111101000010000000000000
000000000001000001100000000011001101000000000000000100
000001100000000000000000000001111011110100010100000000
000010001100000000000000000111101111010000100000100010
000000000000000101110110101111100000100000010000000000
000000000000001101000000000101001011000000000000000000
000000000010000001000111001000000000010000100000000000
000000000000010000100000001101001010100000010000000000
001000000000001011100011010101111111001101000000000000
000000000000000111000110000000001110001101000000000000

.logic_tile 23 3
000000001000001111000110100001000001000000001000000000
000000001100000101100010010000101011000000000000001000
001010100000001001100010100011101001001110011000000000
100000000000000001000110110011001010011011000000000000
010000000000000111100111110001101000110111100000000000
110000000000000101100110001001000000000100100000000000
000000000000000000010110001101101011001101000000000000
000000000000000101000000000001101010001111000000000000
000010000100000001000000001000001011001110000000000000
000001001100001111100000001011011001001101000000000000
000000000000001000000000010001101100101111110100000000
000000000000000011000011100111001010011111100000000000
000000000101100001100000000101000000100000010000000000
000000000000001001000000000111101000000000000000000000
010001000000000000000000001001011100010110100100000000
000000100000000000000000001001011000101101010000000000

.logic_tile 24 3
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000111010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000001011111010110000110000101000
000000000000000000000000001111010000110000110000000000
000000000000000000000000001111011010110000110000101000
000000000000000000000000001111000000110000110000000000
000010100000001000000000000011001110110000110010001000
000100001100001101000000001111010000110000110000000000
000000000000000111100111110011111010110000110000101000
000000000000000000100111111011010000110000110000000000
000000000001011011100111101111011110110000110000001100
000000001010001001100011101111000000110000110000000000
000000000000001011100111011011011100110000110000001000
000000000000000011000011001111010000110000110000000100
000000000000011011100111110101011100110000110000001000
000000001100001001000011101111010000110000110010000000
000000000000001111100011110111101100110000110010001000
000000000000001011000111111011010000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000011100110000110000001001
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000011110110000110000001000
000000000000000000000000000000000000110000110000100000
000010000000000000000000000000011100110000110000001000
000000000110000000000000000000000000110000110000000010
000000000000000000000000000000011110110000110000001000
000000000000000000000000000000000000110000110000000010
000000010001000000000000000000001110110000110000001000
000010010110101011000000000000000000110000110000000010
000000010000000111100000000000001100110000110000001000
000000010000000000100000000000000000110000110010000000
000000010000000000000000000000000000110000110000001001
000001010000101011000000000000000000110000110000000000
000000010000000111100000000000000000110000110000001000
000000010000000000100000000000000000110000110000000010

.logic_tile 1 4
000000000000001101100000000001011011000000000100100000
000000000000000001100010100111011100001000000000000000
001000000001010101000000000111011101000000000100000000
100000000000000000000000001111001011000010000010000000
110000000000000000000110001111011010000000000100000000
010010000000000000000000000011111110000000010000000100
000000100000000000000000001011101110010000000100000000
000001000000000000000010011101001000000000000000000001
000100010000000001100000010011011000000010000000000000
000100010000000000000011010001001011000000000000000000
000010110001111000000000000111011101000000000110000100
000001010000110111000000000001001011000010000000000000
000000010100000001000000000001000000100000010110000000
000000010000000000000011010000001001100000010000000001
000000010000000000000000000000001000101000000100000100
000000010000000000000000001111010000010100000000000000

.logic_tile 2 4
000001000000000111000000001101111000000000000000000000
000000100000000111000000001001001010000001000000000010
001000001100000101100110010101001110000100000100000000
100000000000001001000010100001101110000000000000000000
110100101100000001100010011000000000000110000000000000
110000000000101001000110101011001100001001000000000000
000000000001011101000110110101111101000010000000000001
000000000000100101000011011101101111000000000000000000
000001010000001000000011111011011001000000100000000000
000000110000000101000010111011111000000000110000000000
000000010000001000000000010011011010101000000100000000
000000010100000111000010100000100000101000000000100000
000010110000000111000111000101101110000000000100000000
000000010000001011100100000001101011000001000000000000
010000010000001000000000011000000000100000010000000000
100000010000001011000010000111001010010000100000000000

.logic_tile 3 4
000000000000000101000110000000011011100000000000000000
000000000000101001100000000011001010010000000000100000
001010100011000011100000000011001010000010110000000000
100001000000101111100010010000111001000010110000000000
000100000000100000000010101000011101000010000000000000
000000000001000000000010111011011110000001000000000000
000000000000011101000110000111101111110100000000000000
000000001000000001000011010000101011110100000000000000
000010010000001000000000011001001010101000000110100101
000000010000000101000010001101011111110100000010000010
000000010000000000000111001011111001111011110000000000
000000010010000000000010010001111101111111110000000000
000000011100000011100110100111101010000000000000000000
000000010000000000000000000001110000101000000000000000
000010010000000011100010011001111000111100000000000000
000001010000000000100010101011100000010100000000000000

.logic_tile 4 4
000001000001000001000000000000000000000110000000000000
000000001001010000100000001101001101001001000000000000
001000001000101101000010101000000001010000100000000000
100000000000010001000110010001001010100000010000000000
110000000000000111100110100011101010000010100110000000
110000000000000111000100000000100000000010100000000110
000000000000000101100000000001111100101000000000000000
000000000000000111000010100000110000101000000000000000
000100010100000000000111010001100001010000100000000000
000000010000000000000010010101101001101001010000000000
000100010000001000010111010001111111000001000000000000
000000010000001111000010001111001111010110100000000000
000000011001000001100011000001011110000001010000000000
000000010000100000100010110000000000000001010000000000
110011010000001101110000000111011011111111110000000000
010011010101000101000010101011001011101111110000000000

.logic_tile 5 4
000010000000001000000000001011101100000010100000000000
000001000100001111000000000101111010000010000000000000
001000000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
110000000000000101000000010101000000000000000110000011
110000101010001101100010000000000000000001000010100001
000000000000100111100110010011011011011111000000000000
000000001100010000000011010000101011011111000000000000
000010110010000000000010011111100000100000010000000000
000011110000000000000111011111101000110000110000000000
000000010001000000000110001000000000000110000000000000
000000010000100000000100000111001111001001000000000000
000000010000010000000110000111100001100000010010000000
000000010100000000000011101011101110000000000000000000
010001010000001001100010110000011010000001010110000111
100010110000000001000111001101010000000010100001000011

.ramt_tile 6 4
001000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000010000000000000000000000000000000000
000000110001010000000000000000000000000000
000000010000000000010000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000010000000000000000000000000000
000000011010000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000001010011111000000000101111101100000110000000000
000000000000001111100010011111011011110000010000000000
001000000000000000000011100101000001110110110100000000
100000000000000000000000000000001111110110110000000001
000000100000011101000000001000001110101011110100000000
000001000000101111000010110011000000010111110000000100
000000100000001011100010101111101111101000010000000000
000100000000001011000010011001001010100001010000000000
000000011110000101100000011101011011101001000000000000
000000010000000000000011011011011010100000000000000000
000010110000001000000111011001001110110010110000000000
000001010000100001000110101001101111100001110000000000
000000011000001111100111010001001100110000010000000000
000010010000000001000111001011001000010000000000000000
000000010001000001100000011000000000110110110100000010
000000010010000001000010000111001011111001110000100000

.logic_tile 8 4
000000000000000000000111100111001001001100111000000000
000000000000001001000110000000001101110011000000010000
000010100110000000000000000011001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000101000110011000000000000
000000100000001000000000000011001001001100111000000000
000001001101011111000011100000101010110011000000000001
000000110001010000000111110111101000001100111000000000
000000011100100001000011110000101111110011000000000000
000001010000000001000000000111001000001100111000000000
000010010000000000100011100000001111110011000000000000
000010110000001001000111010011101000001100111000000000
000000011100001011100011010000001001110011000000000000
000000010000100000000111000111101000001100111000000000
000001010001000000000110010000101001110011000000100000

.logic_tile 9 4
000001000000000000000000000101001100100001010000000001
000000000000001111000010000011001010010000000000000000
001000000000000000000111001111101000110111110100000000
100000001110010000000000001011011110111001110000000001
000010000001001001000010100011011011101000000000000000
000001100110100101100110000011011101010000100010000000
000000000000001011100000000011001110100000010000000000
000000000000000101100010110011011111101000000010000000
000010010110001111000110010101101100100001010000000000
000000011010001111100111100011001000010000000010000000
000000010000000011110110010101001100101000000000000000
000000010000000000000010011011101100100100000000000000
000101010001010111000010100001111100110000010000000000
000010010000100111100110010111101100100000000000000000
000001010000000101100000010101101101111110000000000000
000000110000000000000011001101011111101101000000000000

.logic_tile 10 4
000000000000010000000110011111101100110110100000000000
000000000000000000000110001011001100110000110000000000
001000000000001000000000000111100000010110100000000000
100000000001000001000000000000100000010110100000000000
000000001010001000000000000111001100101111000000000000
000000000000000001000000000011001110010110100000000000
000010100001010101100011110000011110000011110000000000
000001001010100000000110100000000000000011110000000000
000000010010001001000000011000011110010101010000000000
000000110001010011100011000011010000101010100000000000
000000010000001011110000010101100001011001100000000000
000000010000000011100011010000101100011001100000100000
000000010000000001000000010101101011111011110110000000
000000010000001001000011001011101000101011110000000000
000010110000001101100010010101101000101011110100000010
000001010000000011100111011001011111101111110001000000

.logic_tile 11 4
000000000000010000000000000101011011111110000000000000
000000000000000000000010001001011010101101000000000000
001010000000000101100000010111011111110010110000000000
100010000000001101100010000101111101010010110000000000
000000000001000001100000001011111111101111010110000000
000010000010101001000010011011001000011111110000000000
000000000000001101100000001011101011101011110110000000
000000000010000001100011110101001110101111110000000000
000000011000001000000000001000000000011001100000000000
000010110000010001000000001111001110100110010000000000
000001110000000111100111001000000000010110100010000000
000001010000001111110011111111000000101001010010000000
000100010000001111100011100001101010010101010000000000
000000010000000111000100000000010000010101010000000000
000000010001011000000011100001101101101011110100000000
000000010000000011000010100111101110011111110010000001

.logic_tile 12 4
000000000000001000000000000000000000000000001000000000
000000000000001011000000000000001101000000000000001000
001000001110000000000000000111001100010100001100000000
100000000000000000000000000101010000000001010000000000
000000000001001000000000010101001000010100001100000000
000000000000101011000010000001100000000001010000000000
000001100000000001100110010000001000000100101100000000
000011100000000000000010000101001101001000010000000000
000001010000000000000110000000001001000100101100000000
000011110110000000000010000001001100001000010000000001
000000010000111000000000000101101000010100001100000000
000000010001010001000000000101000000000001010000000000
001000010000000001100000000101101000010100001100000000
000000010000010000000000000001100000000001010000000000
010001011100000000000000000101101000010100001100000000
100000010000000000000000000101100000000001010000000000

.logic_tile 13 4
000000000000000111100000000111100000000000001000000000
000000000000010000100011110000001010000000000000010000
000010000000000111100111100011000000000000001000000000
000000000100100000100100000000001000000000000000000000
000000000000000111100000000001100000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000011110011100000000000001000000000
000000000110000000000111110000001101000000000000000000
000010110000001001100010000001100001000000001000000000
000000010000000111100110010000101111000000000000000000
000100010000000000010000000001000001000000001000000000
000000010000000001000000000000101011000000000000000000
000000110000000000000011110111000000000000001000000000
000001010000000000000011100000101101000000000000000000
000000010000000000000010100101100000000000001000000000
000000010000000001000000000000101100000000000000000000

.logic_tile 14 4
000000000000001000000010110111111001110011000000000000
000000000000000001000111100111101111000000000000000000
000010000000000111000000010000000000001111000000000000
000001000001010000000010010000001110001111000000000000
000010000000000000000000000001001011100000000000000000
000000001010001101000000000001101001000000000010000000
000000000000000000000000010000000001001111000000000000
000000001000000000000011100000001000001111000000000000
000000010000001000000111001101101100100010010000000000
000000010011000111000100000011111001001001100000000000
000000010000000000000000000111100000010110100000000000
000000010000001111000000000000000000010110100000000000
000000010001000001000010000000000000010110100000000000
000000010000101001000100000011000000101001010000000000
000000010001000011100111000000001110000011110000000000
000000010000000000100110000000010000000011110000000000

.logic_tile 15 4
000000100000000001100110010101100001000000001000000000
000001000110000101100110010000101010000000000000001000
000000000000001001100110010101100000000000001000000000
000000000000001001100110010000101000000000000000000000
000010000000000101100110100111100000000000001000000000
000000101000000000000000000000101001000000000000000000
000000000000000101100110100101000000000000001000000000
000000000000000101000010000000001001000000000000000000
000010110000000000000000000111000001000000001000000000
000010010110000000000000000000101000000000000000000000
000000010000000000000000000101000001000000001000000000
000000011000000000000000000000101000000000000000000000
000000110000000000000000000101100001000000001000000000
000001010000000000000010000000001001000000000000000000
000000010000000000000000010001000001000000001000000000
000000010000000000000010010000001001000000000000000000

.logic_tile 16 4
000000000000000000000000010000001000001000011100000000
000000000000000000000010001111001100000100100000010000
001000000000000000000000000101001000000001011100000000
100000000000000000000000001011000000010100000001000000
000000000000000001100110000000001000001000011100000001
000000000000000000000000001111001001000100100000000000
000000001100001000000000010101001000000001011100000001
000000000000000001000010001011100000010100000001000000
000001010000001000000110000101101000000001011110000000
000000010000000001000100001111000000010100000000000000
000000010000100000000110000111101000000001011100000000
000000011111000000000000001011000000010100000000000000
000000010000000000000110000101101000000001011100000000
000000010000000000000100001111100000010100000000000000
010000011100000001100000000000001001001000011100000000
100000010000000000000000001011001101000100100000000000

.logic_tile 17 4
000000000000000000000000010011001110100000000000000000
000000000000000000000011100011011011000100000000000000
001000000000000011000110110011111100101010100000000000
100000000000001101000010100000100000101010100000000000
010000000000000000000111101101111101100000010000000000
010000001010000000000100000101111000000000100000000000
000000000000001101000110010101101111100000000000000000
000000000000000011100010101011101110000000000000000000
000000110000001001100010010000011000000100000100000000
000000010000001011100110000000000000000000000000000000
000000011110000000000111010000000000000000000000000000
000000010000000001000010010000000000000000000000000000
000000010000001111100110000111011110100000000010000000
000000010000000001100011101011011111000000000000000000
010001010000001000000111001001111111101110000000000000
100010110000001011000011110101111001011110100000000000

.logic_tile 18 4
000000000000101000000010100000000000000000000000000000
000000000001010111000011110000000000000000000000000000
001010100000100000000111110000000000000000000000000000
100000000011000000000010000000000000000000000000000000
010001000000001000000000000001001011111101110000000001
010000100000001111000010100011111001111100010010000000
000000000000000000000110000000000001000110000000000000
000000001100000000000010010101001001001001000000000000
000000010000001000000111000011011010101011110000000000
000000010000010011000000000001110000000011110000100010
000001010001000000000000000101100000001001000000000000
000000110000100000000000000000101110001001000000000000
000001010000001000000000000111100000000000000100000000
000000010000000011000000000000000000000001000000000000
010000010000000000000000010000000001000000100100000000
100000010000001001000011100000001111000000000000000000

.ramt_tile 19 4
000000000001000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011110000000000000000000000000000000
000000011100100000000000000000000000000000
000000010001010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000010000000000000000000000000000001100000010000000000
000000000000000000000000001011001101010000100000000000
000000001001011000000011100000000000000000000000000000
000000000000101111000000000000000000000000000000000000
000000000000000000000010101011011000101011110000000000
000000000000000000000100000111010000000011110001000110
000000000000011000000110011011011001100000000000000000
000000000000100111000111110101101011010000100000000000
000000010000000111100011100111111101011100000000000000
000000011010000000000110100000011011011100000000000000
000000010000000000000110001011000000000000000000000000
000000010000000000000010000111101101010000100000000000
000000110000000000000110000000000000000000000000000000
000001010000000000000010100000000000000000000000000000
000000010000001001000000000111001010000110100000000000
000000010000000011000000001111111101010110100000000000

.logic_tile 21 4
000000000000000000000110001111101110101000000000000000
000000000100000000000110110111011001011000000000000000
001000000000101001100000000000000001010000100000000000
100000000000010001000000001011001000100000010000000000
110000000000101111100110010000001101000011000000000000
010000000000000001000111110000001111000011000000000000
000000000000000000000010100001001111100000000000000000
000000000001010000000000001101111000000000000000000000
000001010000000001100010110111101011111100010100000000
000010110000000000000010000101101000111100110010000001
000000010000000000000000001000011010000100000000000000
000000010000000000000000001111011001001000000000000000
000000010000000000000110110111101100111101010000000000
000001010000000000000011100000110000111101010000000001
010000010010001101000110011000001010001101000000000000
000000010000000001000010011111011101001110000000000000

.logic_tile 22 4
000000000000001000000110001001100000010000100000000000
000000000000000001000000001101001101000000000000000000
001000000000000001100000010011111010001001000000000000
100000000000000000100010011111001101000001010000000000
010000000000000000000010100011000000000000000110100001
110000000000000001000100000000000000000001000001000000
000000000000001001100110000000000001010000100110100000
000000000000000001100100000011001111100000010000000000
000000010000000011000110110111001011101001010000000000
000000010110000000100010000001101101010010100000000000
000000010000000000000000011011011000000110100000000000
000000010000000001000010000101111001101001010000000000
000010010000000000000000000011011110101000000100000001
000000010000000000000010110000010000101000000001100000
010000010000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000

.logic_tile 23 4
000000000000000111000110010011000000000000001000000000
000010100000001111000010100000101100000000000000001000
000000000000001000000010100001101001001100111000000000
000000000100001011000011100000101001110011000000000000
000000000000001001100000001101001001011110111000100000
000000000000000011000000001011001001010010000000000000
000000000000010101010010100101101000001100110000000000
000000000000000000000000000000001000110011000000000000
000000010000001000000110010111111000000000100000000000
000000010000000111010110000101011101100000110000000000
000000010000000001100000001001001011101001000000000000
000000010000000000000010001001001110100000000000000000
000010110001000000000000001001011111101000010000000000
000001010000000000000000000001101010000000100000000000
000000010000000000000000001001011011000111000000000000
000000010000000001000011111111111100000011000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100100000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000100000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000011100100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000111100000011110110000110000101000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000011100110000110010001000
000000000000000000000000000000000000110000110000000000
000000000000010000000111100000011110110000110010001000
000000000000100000000000000000000000110000110000000000
000010000000000000000000000000011100110000110000001000
000000000000000000000000000000000000110000110000100000
000000010000000000000000000000001000110000110000001000
000000010000000000000000000000010000110000110000000100
000000010000001000000000000000001010110000110000001100
000000010000001011000000000000010000110000110000000000
000000010000010000000000000000000000110000110000001000
000000010000010000000000000000000000110000110010000000
000000010000001000000000000000000000110000110010001000
000000010000001011000000000000000000110000110000000000

.dsp0_tile 0 5
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000100000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
001000000000000001100000000000011011000000110000000000
100000000000000000100000000000001111000000110011100000
000000100001000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000100000000101000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000001010001000000000000000000001111111100110010000000
000000010000000001010010000000001010111100110000000000
000000010000000000000010001011011010101000000110000111
000000010110000000000000001111100000101001010000000111
000000010000000000000000000000000000000000000000000000
000000010000000101010000000000000000000000000000000000
000000010000000000000000011000001101101000010000000100
000000010000000000000010101011001000010100100000000000

.logic_tile 2 5
000000000000001000000010110111011110011100000000000000
000000000000010001000110001101011101111100000000000000
000000000000001101000000000001111110010110110000000000
000000000000000101100000001001001011000010110000000000
000000000011000000000111100111101010000001010000000000
000001000000000000000010100111110000010110100000000000
000000000001010000010010111111101000000000010000000000
000000000000100101000110000111111100000000000000000000
000100010000001001100010010011011100000000000000000000
000010010000000011000010101111101000010010100000000000
000000010000000101000110111011001011001000000000000000
000000010110000000100011001011111011101001010000000010
000000010100000101000110001001101001000000000000000000
000000010000001111100000001101011101000010000000000000
000000010000001011000110011011001111010000100000000000
000000010000000101100010100011001010010000110000000000

.logic_tile 3 5
000010000100000001100010101001001000111100000110000000
000001000000011101100100000011011101111110000001100011
001010100000000001100110011101111001001101000000000000
100001000000000111000110010011001011001111000000000000
000000000000100101000110001101101100111111110110100000
000000000001000000000110111101001101011110100000000101
000000100001001111000010100111101101001111000100000000
000000000000000101000110011011111001001111100000100100
000000011110000101100110000111001011010100000000000000
000000010000001101000011110101111110001000000000000000
000010110000010101000000000011011001001110000000000000
000001010010100001100000000000011111001110000000000000
000000011010100000000010111111000000001111000000000000
000000010000000000000110001001101000000110000000000000
000000010000000101100010110101001111100000110000000000
000000011110000000010010100000111000100000110000000000

.logic_tile 4 5
000000000000000111000110000000001010000000110000000011
000000000000000000000000000000011111000000110011100111
001001000000001000000010000101100001001001000000000000
100000100000001001000100000000101110001001000000000000
000010100011000000000011010011000000000000000100000000
000000000000100000000110000000000000000001000000000000
000000000000011101000010101011101111101001010000000000
000000000000101001100100000101011001110111110000000000
000001011110000001100000001000001001101001110000000010
000010111110000000000010010101011101010110110000000000
000000010000001101000000010011011001101001000000000000
000000010000001011000011010001101100111001000000000000
000000010000000000000010101011101110010100000000000000
000000010000010000000011110001011111011100000000000000
010010010000000000000000001011101010101000000100000000
100001010000001111000000000101110000000000000000000000

.logic_tile 5 5
000001001010000000000000001000000000000110000010000000
000000100000000000000010101101001001001001000001000101
001000100111010101000111101000011001010000000000000000
100011100010100101100110100101001000100000000000000000
110010100000000000000000000000000001000110000010000011
010000000000000000000000000111001001001001000000000000
000000000000010000000010100011001110000001010000000000
000010100000001011000000000000010000000001010000000010
000011010000001111000110011111001101101001110110000000
000001010000001111100111110111001100110110110000000100
000000010000001000000111001000011010111111100000000000
000000010000000001000000001001011100111111010001000000
000000010000000001100010000011000000010110100010000110
000000010000001001000000000111100000000000000010100000
010000011001000111000000000000000001100000010010000001
100000010110100000100000001011001101010000100011100101

.ramb_tile 6 5
000001000110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000010000000000000000000000000000
000010101110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000010000000000000000000000
000000010000100000000000000000000000000000
000011010100000000000000000000000000000000
000011010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001010000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000010100011111110111110100100000000
000000001110000000000000000000000000111110100001000000
001100100000001111000110000000000001110110110110000000
100000000000000111100000001001001111111001110000000000
000000000000000000000111111011101111101000010000000000
000000000000000000000110010011111110000000100000000000
000000000000001111000111000000001110000011110000000000
000000001000000111100100000000010000000011110010000000
000000011000000001000111110111001101100000000000000000
000000010000011111100110101011101100110000100000000000
000000010000000001100111001001111010101000010000000000
000001010000000001000000001001001101010010100000000000
000001011010000000000011100101001111100000010000000000
000000011011000000000110001101111100010000010000000000
000000010001011101100000011101101101101111000000000000
000000011000000001000010000101101000101001010000000000

.logic_tile 8 5
000000000001000000000000000011001001001100111000000000
000000000000100111000000000000101111110011000000010000
000000000001000111100011100111001000001100111000000000
000000001000000000100100000000101111110011000000000100
000000000000001001000000000101001000001100111000000000
000000000100001111100011110000001100110011000000000000
000000000000010111100000010001001000001100111000000000
000000000000000000000011110000001110110011000000000000
000010110110000000000011010001101000001100111000000000
000001010010001111000011100000001101110011000000000100
000000010001000000000000000111001000001100111000000000
000001011000000000000000000000001011110011000000000000
000000010000010001000011100001101000001100111000000000
000000010000100011000110000000101010110011000000000100
000000011000000000000111000101101001001100111000000001
000000010000000000000000000000001011110011000000000000

.logic_tile 9 5
000010000000000001100110000011100000000000001000000000
000001101100000000100110010000001101000000000000001000
000000000000001111100000000011101000001100111000100000
000001000000000111100011110000001010110011000000000000
000000000000001000000000000011001001001100111000000000
000000000000000111000000000000001000110011000000000010
000000000111000000000000000011001001001100111000000000
000010000000001111000000000000001000110011000000000000
000010110000001111100000000001001001001100111000000000
000000110000001011000010010000101001110011000000000010
000000011100001111100000000011101000001100111000000000
000000010000001111110011110000101111110011000000000010
000000010000000000000000010001001000001100111000000000
000000010000000000000011100000001001110011000000000000
000000010110000001000000000111101001001100111000000000
000000010000000000000000000000001010110011000000100000

.logic_tile 10 5
000000000000001001000010100101000000000000001000000000
000000000000000111000000000000101100000000000000001000
000000000000000111000000000001000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000001110000101000111100111000001000000001000000000
000000000000000000000110000000101100000000000000000000
000001000000000001000000000101100000000000001000000000
000010100000000000100000000000001000000000000000000000
000000010000101011100111100001000000000000001000000000
000000010000001011100100000000101011000000000000000000
000001010000001000010000010111100000000000001000000000
000010111010011111000010100000101101000000000000000000
000000010000001000000000010011000000000000001000000000
000000010000000101000010100000001010000000000000000000
000000010000000000000111100011100001000000001000000000
000000011010000000000100000000101000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000010110100000000000
000000000000000111000011100101000000101001010001000000
000001100000000000000011110000000000010110100010000000
000010100000000000000011011011000000101001010001000000
000000000001000111100000000011100000010110100000000000
000000000110100000100000000000100000010110100001000000
000000000000100000000000000111000000010110100010000000
000000000001010000000000000000000000010110100000000100
000100010000011000000110100111011001101011010000000000
000000010000000101000000001001011001000111100000000000
000000010000000101100111000000000001001111000010000000
000000011000000000000100000000001100001111000000000001
000010010000000101100000000000000000001111000010000000
000001011100001111000000000000001000001111000000000000
000000110000000000000000000011000000010110100000000000
000001010000000000000000000000000000010110100010000000

.logic_tile 12 5
000000000001011000000011100000001000000100101100000000
000000000000000001000000001101001000001000010000010000
001110000000101000000000010111001000010100001100000000
100000000001000001000010001001000000000001010000000000
000000000000010000000011110101001000010100001100000000
000000000000000000000010001101100000000001010010000000
000000000000000000000000000111001000010100001100000000
000000000000000000000000001001100000000001010000000000
000000110000000000000000000000001001000100101100000000
000001010100000000000000001101001000001000010010000000
000000010000100000000000000111101000010100001100000000
000000010001000000000000001001000000000001010000000000
000000110000010001100110000000001001000100101100000000
000001010000000000000000001101001001001000010000000000
010010111000000001100110000111101000010100001100000000
100000011110000000000000001001100000000001010000100000

.logic_tile 13 5
000010100000000111000000000111100000000000001000000000
000000000000000111100000000000101010000000000000010000
000110101110000111000000000001100000000000001000000000
000001000000101111100000000000001100000000000000000000
000000000000000111100000000001100001000000001000000000
000000000000000000000011100000001111000000000000000000
000010100001010011100000010111000000000000001000000000
000000000000000000100011100000001101000000000000000000
000000010000000001000010100001000001000000001000000000
000010110000000101100000000000001101000000000000000000
000000011110000000000000000011000001000000001000000000
000000010000000000000010100000001011000000000000000000
000000010000000111100000000101000001000000001000000000
000000010000000000000000000000101010000000000000000000
000010110000010000000010010001000001000000001000000000
000001010000000001000111010000001110000000000000000000

.logic_tile 14 5
000000100000000000000111101101101011100000000000000000
000001001110000000000000001101001000000000100000000000
000000000000000111100111100011000000010110100000000000
000000000000000101100111100000100000010110100000000000
000010100000000000000000010011100000010110100000000000
000000000000001111000011100000000000010110100000000001
000000000000001111110010110101111111110011000000000000
000001000100000111000111011101001101000000000000000000
000000010001000000000000000000001000000011110010000000
000000010000100111000011100000010000000011110000000000
000000010000000001000111000000000001001111000000000000
000000010000000000000100000000001011001111000000000000
000010110000001000000000001001111000100010010000000000
000001010000000111000000001001011100000110010000000000
000000010000000011100000000000000000001111000000000000
000000010000100000100000000000001110001111000010000000

.logic_tile 15 5
000010000000011101100110010101000000000000001000000000
000000000000001001000110010000101000000000000000010000
000000000000001101100000010101000001000000001000000000
000000000000001001000010010000001011000000000000000000
000010000000000001100000010111100000000000001000000000
000000000010000000100011100000101001000000000000000000
000000000000000001100110010111100000000000001000000000
000000000000001111100111100000001001000000000000000000
000000010000000000000000000001000001000000001000000000
000000010000000000000000000000001000000000000000000000
000010010000000111100000000101100001000000001000000000
000000010000000000000000000000001010000000000000000000
000000010001000000000000000001100001000000001000000000
000000010000000000000000000000001001000000000000000000
000001010000000011100000010101100001000000001000000000
000010010100000000100010010000101100000000000000000000

.logic_tile 16 5
000000000100000000000000001111001000000001011100000000
000000000000000000000000001101000000010100000000010000
001000000001010000000111001111001000000001011100000000
100000000000000000000100001001000000010100000001000000
000000000000000000000000001000001000001000011110000000
000000000000000000000000001101001101000100100000100000
000001000000000000000111011000001000001000011110000000
000010000000000000000110001001001101000100100000000000
000000010000000000000110011111101000000001011110000000
000000010000000000000010001101000000010100000000000000
000000010000000000000110001111101000000001011100000000
000000010000000000000000001001000000010100000000000000
000000010000001001100000001101101000000001011100000000
000000010000000001000000001101100000010100000000000000
010000011000001001100000001000001001001000011100000000
100000010000000001000000001001001101000100100000000000

.logic_tile 17 5
000001000000001011100000010001111111100010000000000000
000000000000000101100010000011111011000100010000000000
000000000110001111100011101000000000010110100000000000
000010100000000111000000001111000000101001010001000000
000000000000001101000011101001011000100010000000000000
000000000000000001000110110101001000000100010000000000
000000001000001101100110100000000000001111000000000000
000000000001010111000000000000001110001111000001000000
000010110000001111100000000101011100101000000000000000
000000010000011001000000001001010000000000000000000000
000000010000100000000110000101001010100000000000000000
000000010000000000000000001101101100000100000000000000
000010010000000000000000000000000001001111000010000000
000000010000000111000000000000001000001111000000000000
000001010100001001100110011111111111100110000000000000
000000110000001011100111010111011010100100010000000000

.logic_tile 18 5
000000000000010111100000000111001111100000000000000000
000000000100000000000000000101101001101000000010000000
001000000000000000000000000000000000000000000000000000
100000000000000000000011110000000000000000000000000000
010000000001000111000010000000000000000000000000000000
110000000000100000100000000000000000000000000000000000
000000000000000011100000010000000000000000000000000000
000000000110000000100010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000000001000000000000000100000000
000000010000001101000010010000000000000001000010000000
000000010000101000000000001000011011110001010010000100
000000010001011001000000000111001011110010100000000000

.ramb_tile 19 5
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000011100000000000000000000000000000000
000000010000000000000000000000000000000000
000001010000000000000000000000000000000000
000000110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000111010001111011000110100000000000
000000000000000101000110000011011001000000000000000000
001001000000001101000000010111111110101001000000000000
100010100000000111000011011101011111010000000000000000
110000000000001001100000010001001011100000010000000000
010000000000000111000011110111101111101000000000000000
000000000000000001000000000001011010110010110100000000
000000000000000101000010000111001101110001010000000001
000010010000000000000110001101000000000110000000000000
000001010000001111000010000001001001001111000000000000
000000010000000001100000001001011011110010110110000001
000000010000000000000000000101001100110001010000000001
000010010000001111000000010101101100000111000000000000
000000010100000001100010100000111010000111000000000000
000000011100001001100110011111111011101011100100000101
000000010000000001000010001111101110101011010000000100

.logic_tile 21 5
000000000000000001100110001000000001101111010000000000
000000000000000000000110011001001101011111100000000001
001010000000000111000000001111111100000000000000000000
100000000000000000000010100001010000000001010000000000
010001000000100101000010110101011111000010000110100001
010010000001000000000010000000101011000010000011100010
000001001100000000000111000101000000110000110000000000
000010100000000000000000001001001000010000100000100000
000000010000010000000110000000000000000000000000000000
000000011110100000000000000000000000000000000000000000
000010110000000000000000000000001010000000110000000000
000000010110000000000010000000011101000000110000100000
000010110010000000000000000000000001001111000000000000
000000010000000000000000000000001110001111000001100000
010001011100000111000000000000000000000000000000000000
000000110000000001100000000000000000000000000000000000

.logic_tile 22 5
000010100000000000000000011111111000011101000000000000
000000000000000111000010100011101010011110100000000000
001000000000000101000000010001000001100000010000000001
100000000000000000000011010000001100100000010000000001
000011000000000101000011100101101010101000000000100001
000000000000000000000110100000110000101000000001000010
000000000000001000000000000000001100101011110010000000
000000000000001001010010101111010000010111110001000000
000010110000000000000011110101100000000000000100000000
000000010000000000000011100000100000000001000000000000
000000010000001011100000000001101011001100110000000000
000010010010001001100000000000111110110011000000000000
000000010001000000000000000111111011011100000000000000
000000010000100000000010101001001110000100000000000000
000000010000001001100000010001000000100000010000000001
000000010000001001000010000000001101100000010000000110

.logic_tile 23 5
000000100000000000000000010000000000000000000000000000
000001001110000000000011100000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
000000000000001000000010111000000001110110110100000000
000000000110000101000110101011001011111001111000000000
000000000000101000000110000000011101011100000000000000
000000000001011011010000001101001010101100000000000000
000000010000000000000000000111111010101011110000000000
000000010000000000000000001001001011101111010000000000
000000010000001001100000010000011110000011000000000000
000000010000000001000010010000001010000011000000000000
000000010111000000000000011011101111111111100000000000
000000010000100000000010001101011000110110010000000000
010000010000000111000000001000000000000000000100000000
000000010000001111100000000011000000000010001000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000010010001000000000000000000000000000000000000000000
000001011010100000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000010100000100000000000000000000000110000110000001000
000000000100010000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000100001010000000000000000000000110000110000001000
000001001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010010001000000000000000000000000110000110000001000
000000010110100000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000010110000000000000000000000000000110000110000001000
000001011010000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000010100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000010000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000001111001000000000010101001011101000010000000000
000000000110110001000010000000101001101000010000000000
001000000000000101000110011001000000100000010000000000
100000000000000111100011010111001110000000000000000000
000001100010001000000000011000001011011111000100000000
000000000000010111000010001011011100101111000000000000
000000000000001000000000010001011001000110100000000000
000000000000001011000010000000011000000110100000000000
000000000010101000000000001101111010000010100000000000
000001000000000111000010100001011101000001000000000000
000000000000001000010010001000001001000000010010000000
000000000000000001000010100111011001000000100000000000
000000000000000000000000000011100001100000010000000000
000010000000100101000000000011101111000000000000000000
000000000000000000000010100001100001100000010000000000
000000000000000101000000000111101000000000000000000000

.logic_tile 2 6
000001101110010101100110100101111000101000000000000000
000001000000001101000000000000000000101000000000000010
001000000000000001100000001011001111101001010000000000
100000001110000000000000000001011111101000010000000000
000001000000000000000000001001011010001101000000000000
000000000000000000000000000011101000000110000000000000
000000000000000000000000010001011101100000000000000000
000000000000001101000010001001001010000000000000000010
000000000000001000000000000111000000101001010110000000
000000000000000101000010001011100000111111110010100001
000000000000000000000000000011111110010000000000000000
000000000000000101000000000000001001010000000000000000
000000000000000000000110011000011010000000010010000100
000000000000010000000010000011001000000000100000100010
000000000000000111100000001000000000000110000010000000
000000000000000000100010101101001000001001000000000000

.logic_tile 3 6
000000000000000000000110100001100000010000100010100001
000000000000000101000000000000101000010000100000000100
001000000001010000000110101000011110000001010000000000
100000000000100000000100000111010000000010100000000000
000001100010100101100000001101111010000111000000000000
000000000111000111000000001101011010000110000000000000
000000000000000001100110100001011111000000000000000000
000000000000001111000010110011001001000000010000000000
000000100001010111000000000101011101001001000111000000
000000000000100111100000000111001101001110000010000001
000000000000100011000000010011011010010100000000000000
000000000111000000000011010000010000010100000000000000
000010000000100001100000001001111010100000000000000000
000000000001010000000000000101111000100000010000000000
000000000000001101000110111001011110101000000000000000
000000000000000001000010001111001001110100000000000000

.logic_tile 4 6
000000000000010011100000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000001101000000000000000000000000000000000000
100000000100001011100000000000000000000000000000000000
110001100010001000000000010001000001101001010000000000
110010001100010101000010001001001101100000010000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000011000000000000000000011101001010000010100000000000
000011000010010000000010011111010000000011110000000000
000000000000000000000000010000011111110011110000000001
000000000000000000010010000000001000110011110000100000
000000000000001000000011000111101111111110110100000001
000010000000100101000000001011001011111110100000000100
010000000110001011100111000001100001010000100000000000
100000000000000001100100000000001000010000100000000000

.logic_tile 5 6
000010001010000000000010100000001000101000000000000000
000001000001000000000000001101010000010100000000000000
001000000000010000000110100000000000000000000000000000
100000000100000000000000000000000000000000000000000000
000000001000000000000011000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010101111101100001001010110100000
000000000100000000000100001001001101001111010000000000
000001000000001000000111000000000000000000000000000000
000010000001010001000100000000000000000000000000000000
000011100000010000000000000101100000000000000000000000
000011000000000000000000000101100000010110100000100000
000000000110000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000111010011000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.ramt_tile 6 6
000000000001010000000000000000000000000000
000000100000110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010101000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000001001010000000010000000000000000000000
000010000000000000000000000000000000000000
000000000101000000000000000000000000000000
000000000100100000000000000000000000000000
000000000101010000000000000000000000000000
000010100000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 7 6
000000000000101111000011100001100000010110100000000000
000000000001001101000000000000100000010110100010000000
001010001010010000000111010001011000101000010000000000
100000000110000000000111101111011000101001000000000000
000000000000001001000000000001000000010110100000000000
000000100000001001000000000000100000010110100010000000
000000000000000001100010001000000000010110100010000000
000001000010000000000000001111000000101001010010000000
000000100000000001100111100000001101110011110110000000
000000000001000000000100000000001010110011110000000000
000000000000001000000011000101101010111000000000000000
000000000000100011000010000111101010010000000000000000
000010000000010011100000001000000000010110100000000000
000000001000000001000010000011000000101001010010000000
000000000110000000000000000011101111101000000000000000
000000000010000000000010001011101101100100000000000001

.logic_tile 8 6
000000000001010000000000000001101000001100111000000000
000010100000000000000000000000001101110011000000010100
000000100000000001000000000111101000001100111000000001
000001000001010000100011010000101100110011000000000000
000010001000010000000000000011101000001100111000000000
000000000110100000000000000000001111110011000000000010
000000000000001000000000010011101000001100111000000000
000000001010001111000011100000101110110011000000000000
000000100000010111100000010111101001001100111000000000
000000000000111111100011100000001001110011000000000000
000000001000000111000011100111001001001100111000000000
000000000110000000100111110000001101110011000000000100
000000000000001001000010000101101000001100111000000100
000000101111011111100100000000001100110011000000000000
000000001000001001000010000111101001001100110000000000
000000000000000111100100000000001011110011000000000000

.logic_tile 9 6
000010100100010111100000010111101001001100111000000000
000001000000100000100011100000101101110011000000010010
000000000000000000000000000001101000001100111000000000
000000000000000000000010010000101010110011000001000000
000000001010001111100000000101101000001100111000000000
000000001110001111000011110000101110110011000000000001
000101000000100111100000010011101000001100111000000000
000010000001000000100011100000001101110011000000000000
000010100000000000000111000111101001001100111000000000
000000001010000000000100000000001010110011000000000100
000100001100001000010000000001001000001100111000000000
000000000000000111010010010000101000110011000000100000
000000000000100001000010000111001000001100111000000000
000000100001001111100000000000001010110011000010000000
000000000000100000000000000111001000001100111000000000
000000000001001111000011110000101011110011000000000100

.logic_tile 10 6
000000001000000000000000000111100000000000001000000000
000000000000000000000000000000101011000000000000010000
000010000001001000000111100011100001000000001000000000
000000000000001111000000000000101110000000000000000000
000001000000000111000111100011000001000000001000000000
000000101010000000100000000000101100000000000000000000
000000001100010000000111100101000000000000001000000000
000000000000000000000100000000001111000000000000000000
000100000001010111100110100011000000000000001000000000
000000000000100000000000000000001110000000000000000000
000010000000001111100000010101100000000000001000000000
000000000110001011000011000000101110000000000000000000
000000000000000111100000010011100001000000001000000000
000000000001001111100010110000001000000000000000000000
000000100000001000000010010111100001000000001000000000
000001000000000101000111010000101001000000000000000000

.logic_tile 11 6
000000100001010000000000001101101010101111000001000000
000001000110000000000000000101101010101001010000000000
000000000110000000000000000000000000010110100000000000
000000000010000000000011110111000000101001010001000000
000000100000010001000000000000011100000011110010000000
000001000000000001000000000000010000000011110000000000
000000000000000011100000010000001110000011110000000000
000000000001000000100011100000010000000011110001000000
000011000000010000010000000000000000001111000000000000
000000000000000000000000000000001110001111000001000000
000000000110000111000110110001100000010110100010000000
000000000010000000000010100000100000010110100000000000
000000000000000111000111100011100000010110100000000000
000000000110000001100000000000000000010110100000100001
000001000000000000000000000011100000010110100010000000
000010100000000000000000000000100000010110100000000000

.logic_tile 12 6
000000000001110001100000010000001000000100101100000000
000000000100100000000010000101001100001000010000010000
001100000000000000000000010000001000000100101100000000
100000000000000000000010000111001000001000010000000000
000000000000000001000000000000001000000100101100000000
000000000000000000000000000101001001001000010000000000
000010100000010000000000000111001000010100001100000000
000000000000000000000000000111100000000001010010000000
000000000000011000000000000000001001000100101100000000
000000000000000001000000000101001100001000010000000010
000001001100001001100000000000001001000100101100000000
000010100000000001000000000111001100001000010010000000
000000100000010000000110000000001001000100101100000000
000001000001000011000000000101001001001000010000000000
010000001100000000000110000111101000010100001100000000
100000000000000000000000000111100000000001010000000000

.logic_tile 13 6
000010100000000000000000000011100001000000001000000000
000001000000000111000000000000101001000000000000010000
000001000000000101000000010001000000000000001000000000
000000100000000000100011010000001110000000000000000000
000000100001000001000000000001100001000000001000000000
000001000000010000000011100000001100000000000000000000
000000000000000001000000000101000000000000001000000000
000000000110000000000010110000001101000000000000000000
000000000000000101000010100101100001000000001000000000
000000000010000000000000000000101010000000000000000000
000010000000000001010010000111100001000000001000000000
000000001110001001110100000000001100000000000000000000
000001000001000111100010000101000000000000001000000000
000000100000101111000100000000101111000000000000000000
000000100001000101000000000111000000000000001000000000
000000000110000000000000000000001100000000000000000000

.logic_tile 14 6
000000000000000001100000000111000000010110100000100000
000000001000000000000000000000100000010110100000000000
000000000000001000000000000101100001001001000000000000
000000000000001111000010100000001011001001000000000000
000010100001000000000000000000001110000011110000000000
000000000000000000000011110000000000000011110000000000
000000000000000001000000011000000000010110100000000000
000000000000001111000011111111000000101001010010000000
000000000000000111100000001001001011000000100000000001
000000001010100000000000000111011001010000000000000000
000010000001010000010000000000000000010110100000000000
000001000000000000010000000011000000101001010000000000
000010000001011000000011111000000000010110100000000000
000001001010000111000011100001000000101001010010000000
000000000000000011100000001111011011100110000000000000
000001000000000000100011111101101010100100010000000000

.logic_tile 15 6
000010000000001001100110110101000000000000001000000000
000000000000001001100111100000101000000000000000010000
000000000000001101100110010011000000000000001000000000
000010100000001001000111110000101000000000000000000000
000000000001000000000110010011000001000000001000000000
000000000000000000000110100000001110000000000000000000
000000001110100001100000010101000000000000001000000000
000100000001000000100010010000101001000000000000000000
000010100001000001000000000001100001000000001000000000
000000000000100000000010110000001000000000000000000000
000000000000000000000011100101100001000000001000000000
000000001110000000000100000000001101000000000000000000
000000000001000000000000000101100001000000001000000000
000010000000100000000000000000101001000000000000000000
000001001100000101000000000001000001000000001000000000
000010000000000000000000000000101001000000000000000000

.logic_tile 16 6
000000000000000000000110010000001000001000011100000000
000000000000000000000011001001001100000100100000010000
001000000000001000000110000101001000000001011100000000
100000000000000001000000001101000000010100000000000000
000000000000000001100000010000001000001000011100000000
000000000000000000000011001001001101000100100000000000
000000000000000001100000010000001000001000011100000000
000000000010000000000010001101001001000100100000000000
000000000001011000000000010000001001001000011100000000
000000000000100001000010001001001000000100100000000000
000010000001110000000000000101101000000001011110000000
000001000000010000000000001101000000010100000000000000
000000000000000000000000000101101000000001011110000000
000000000000000000000000001001100000010100000000000000
010100000000000000000000001000001000010000010100000000
100110100000000000000000001001001011100000100001000000

.logic_tile 17 6
000000001010001101000110110101111110100010000000000000
000000000000000011100010100001111110001000100000000000
001000000000001000000000001000000000010110100000000000
100010100001010101000000000101000000101001010001000000
110000000000001101100110101101000000111111110000000000
110000000000000101000000000111000000000000000000000000
000000000000000000000000010000000000000000100100000000
000000000000001111000011100000001000000000001000000000
000000000000000001000000000001001101100110000000000000
000000000110000001000000001001101111011000100000100000
000000001001010001000000000001101100100000100000000000
000000000000100000100000000000001110100000100000000010
000000000000001111100110100011101100110011110000000000
000000001000000001000100000101001011000000000000100000
010000000000000001000010011000000000010110100000000000
100000000000000000100110011101000000101001010001000000

.logic_tile 18 6
000000100000000000000000000101000000010110100001000000
000001000000000000000000000000000000010110100000000000
000001001101010011000000000000000001001111000010000000
000000100000100000100000000000001000001111000000000000
000010100000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000110010000000000000000000000000000
000000100000100000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000010000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000001111100000001101001100100111010100000000
000000000000000001100000000011001100101011010001000101
001000001110000111100000011101111000000010100000000000
100000000000000000100010001101110000000011110000000000
110000000000001000000010110101001110100000000000000000
110001000010000001000010011101101000110100000000000000
000001000000100000000010110000000000000000000000000000
000010100001000000000011010000000000000000000000000000
000000000000000001100000000001101110000011100000000000
000000000000000001000000000000011011000011100000000000
000101000000001000000000000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
000000000000000101100010010001001010101000010000000000
000000000000000001000110000001011110000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000001000101000000000001011101110101001000000000000
000000000001011011000010101101011001010000000000000000
001000000000101001100110001001001110110110110100100010
100000000000000001000000000001001100100010110001000100
110000000000011000000110011001101110111111000100000010
110000000110000101000010010001111000101001000000100001
000000001110100000000011110001001100000110100000000000
000000000001010000000011110111011100000000000000000000
000000000000000001100000000101011100010000110000000000
000000000100000000000010000000101011010000110000000000
000001000000000001100000011011100000010110100000000000
000010100000001111100010001101101011000110000000000000
000000000000101101100011110011011111111000000000000000
000000001011000001000010001001001111100000000000000000
000000001100000000000110000001011100111000000000000000
000000000000001111000100001111101010010000000000000000

.logic_tile 22 6
000000000000100000000000001111011100100000010000000000
000000000111010000000000001001111010010100000000000000
001000000000000000000000010000001100000110100000000000
100000000000000000000011000101011011001001010000000000
010000000001011101100010110000000000000000000000000000
110000000000100001000011010000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001000000000000000011110000100000100000000
000000000000001011000011100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000010000000000000000000000000000
000001000000100000000010010000000000000000000000000000
010000000000001000000000000000001100000100000100000000
000000000000000011000000000000000000000000000000000000

.logic_tile 23 6
000010000000000000000010101000011010000001010000000001
000000000000000000000000001111010000000010100010100100
001000000000000011100111100000000000000000000000000000
100000000001011111100000000000000000000000000000000000
110000001000000000000110000111001101010000000010100010
110000000000000000000000001011011101000000000000100110
000000000000000000000110001101001101101111010101000001
000000001010000000000010101111111110101111000011000001
000000000000000000000010001001111001110110100000000000
000000000000000000000111110111011000111001110000000000
000010100000100000000110101001101101000001110000000000
000001000000000000000111101111011101000001010000000000
000000000000001000000111110001101110000001010000000000
000000000000001001000010010000110000000001010000000000
000000000000001001100010010101101101101010110100000000
000000000000000001000110001001111111101001010001000110

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000010000000000000000111001000001000000110100000000000
000000000000000000000100001001011101001001010000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
000010100000000000000000001011000000010110100000000000
000000000000000000000000000101101101000110000000000000
000000000001000111000111011111011011100000010000000000
000000000000100000000011011101111101100000000000000000
000001000000000000000110010000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000001110110110011100001010110100111000110
000000000000000000000010100111101100111001110000000100
000000000000001000000011110011101110100000010000000000
000001000000000001000110110011111111100000000000000000
000000100000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000101000010111000000000000110000000000000
000000000000000000100110101111001101001001000000000000
001010000000001101000000000001001011011110100110000010
100001000000000001100000000000101011011110100011000000
000000000010001001100000000111111101100000000000000000
000010000110000111000000000000111101100000000000000000
000010000000011101100000011001111010010110100000000000
000000001110101001000010000111001010001001010000000000
000000100100101001100000001001011100101001010000000000
000000000000000001100010000111000000010100000000000000
000000000000000101100010101111001100111101110100000000
000000000000000001000010000001101100110110110010000001
000000000000000101000110001111001001100000010000000000
000000000000000111000000000011011110000000010000000000
000000000000001001000010010000001111110000000000000100
000000000000000101100011100000001010110000000000000000

.logic_tile 3 7
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001100110100000011011111100110000000001
100000000000000000000000000000001001111100110000000000
110001000000100000000111001011000000101001010000000000
010000100001000000000100000101100000111111110000000000
000011100000011001100010101011111010010000000000000000
000011000000000001100100000011011001000000000000000000
000000100000000000000110010000011111100000000000000000
000000000000000000000010001101001110010000000000000000
000010000001011001010000000000000000000000100110000000
000001000000101001000000000000001101000000000000000100
000000001010000101000000000101111001000000100010000100
000000000000000000100000000111001110000000000011000000
010010000000001111000000000000000000000000000000000000
100001000000001011000000000000000000000000000000000000

.logic_tile 4 7
000000000000001011100000010000000000000000000000000000
000000000000011111100011110000000000000000000000000000
001001000000000011100000001101100000101001010010000000
100010000000001111100000001111000000000000000000000000
010010100010000000000000001000000000000000000110000010
010001000000000000000000000001000000000010000000000000
000000000000000001100111000000011100111100110000000000
000000000110000000100100000000011000111100110000000000
000000100000101000000110000000001100111100110000000010
000010100001010011000000000000011000111100110000000000
000000000000000000000000010111011010010100000000000000
000000000000000000000010100000010000010100000000000000
000000001110100011100000000000011000110000000000000000
000000000001010000000000000000001100110000000001100000
000000000000000000000000011101100000101001010000000000
000000000000000000000010000001000000000000000000100000

.logic_tile 5 7
000001001100000000000010100000001010000100000100000000
000010100001010000000010010000010000000000000000000000
001010000000000000000111100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
110000000000100000000010100101111001010110110000000000
000000000000010001000110001101011010100010110000000000
000010000000001101000000001011011101101001010000000000
000000001110000001000000000101111101010100100000000000
000000001000101000000000000000001010000000110000000000
000000000101000001000010000000001001000000110000000000
000000000000000000000110000000000001100000010010000101
000000000000001011000010001111001111010000100010000001
000001000000100000000000010111000000111111110000000000
000000101111001111000010111001000000010110100001100010
010000000000010000000000010011101100000000000000000000
100000000000000000000010011001001011000010000000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000010000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001010100000000000000000000000000000
000000100000010000000000000000000000000000
000000000001010000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000010100000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001010000000000000000000000000000000

.logic_tile 7 7
000000100001000000000000000000011100111110100100000000
000000000000100001000000001101000000111101010000100000
001001001000001000000011100011001100101011110100000000
100010000000101111000000000000010000101011110000100000
000000000000000000000110001011101110101000010000000000
000000101000000000000000001101101111101001000000000000
000000000000000000000111111001011100111100000000000000
000000000000000001000111010111001110110000000000000000
000000100001000000000000010111111011110110100000000000
000011100010100001000010000001011101111100000000000000
000000000000001001100110011111011001101000000000000000
000010000000000001000011111001001010100000010000000000
000000001010001111000011100000000000000000000000000000
000001000100010011100100000000000000000000000000000000
000100000000100000000000011011101111110010110000000000
000000000001011111000011011111111011100001110000000000

.logic_tile 8 7
000000000000010000000110011101101011100000010010000000
000000000010100000000111010011101010010100000000000000
000000000110000000000010110011111000100001010000000000
000000000010000000000011101101011001100000000000000001
000000000100001000000010101111111011110000010000000000
000000000000100011000010001001001100100000000000000010
000000000000000111100010010011101011101000010000000000
000000000000000101000011101011011011001000000000000000
000000000000000101100010101001111011100001010000000000
000001001010000000000000000011111111010000000000100000
000000000000001000000110100000001110000011110010000000
000001000000000111000000000000000000000011110000000000
000000000000000111000000000011011011100000010000000000
000001000000100000100000001001011100100000100000000001
000001000000000000000010101011111011100000010000000000
000010000000000101000000001101011101101000000000000000

.logic_tile 9 7
000010101010000000000000000101001000001100111010000000
000000001010000000000010000000101010110011000000010000
000000000001000000000000000101101000001100111000000000
000000000000001111000000000000001100110011000000000000
000010100000001111100000000011001001001100111010000000
000010001011010111100011110000101000110011000000000000
000000101111001101100000010111101000001100111000000000
000010000000000111000011100000101010110011000000000010
000000001001011111010010010101101000001100111010000000
000000000000100111010111110000001001110011000000000000
000000000000000001000000000011001001001100111010000000
000000000000000000000000000000001111110011000000000000
000000000000100000000000000011101000001100111000000000
000000000000010000000000000000001101110011000001000000
000000000000000001000010000111101001001100111000000000
000000000000100000100110000000001011110011000000000000

.logic_tile 10 7
000010000000000001000000010111100001000000001000000000
000001000000000000000011100000001110000000000000010000
000000001110000000000111100001000001000000001000000000
000000000000000000000100000000101111000000000000000000
000000100000000000000000000011000001000000001000000000
000001000001000000000000000000101101000000000000000000
000000000000000111000000000111100000000000001000000000
000000000000100000000000000000101110000000000000000000
000110000000010000000111010111000000000000001000000000
000000000000100000000111000000101101000000000000000000
000000001000001011000000010011100001000000001000000000
000000000000000101110010100000001100000000000000000000
000010101010101000000110110001100001000000001000000000
000001001111010101000010100000101010000000000000000000
000000000000010101100011100111000000000000001000000000
000000000110001111000011100000101000000000000000000000

.logic_tile 11 7
000110100001010000000000000000011100000011110000000000
000000000000000000000010000000010000000011110001000000
000000001100000000000000000000000000001111000010000000
000000000000000000000000000000001101001111000001000000
000000000101010000000000001000000000010110100000000000
000000000000100000000000000111000000101001010001000000
000000001100000000000000000000000001001111000000000000
000000000000101111000000000000001111001111000001000000
000000100000000000000011100000000000001111000000000000
000001000100000000000100000000001001001111000010000000
000000001000000011110111001000000000010110100010000000
000000000001000000100100000101000000101001010000000000
000000001111010000000111000000000000010110100010000000
000000000110010000000100001111000000101001010000000000
000001000001000011100000011000000001011001100000000000
000010001000000000000011001011001100100110010000000010

.logic_tile 12 7
000001000000000001100000001111001000010100001100000000
000000100000000000000000000101000000000001010000010000
001010100000000000000110001000001000000100101100000000
100000001010000000000000001011001000001000010000000000
000010000001000000000000011101001000010100001100000000
000000000000100000000010000101100000000001010000000000
000000000000000111000000001000001000000100101100000000
000000000000000000000000001011001101001000010010000000
000010100000000000000110001000001001000100101100000000
000000000000000000000000000101001100001000010000000000
000001000000101000010110101111101000010100001100000000
000010001100010001000100001011000000000001010010000000
000000000001011000000000001111101000010100001100000000
000000000000000001000000000101100000000001010000000000
010000001100100001100000010101101001000100100100000000
100100000001010000000010000000001001000100100010000000

.logic_tile 13 7
000000001000000000000010010001001000111100001000100000
000000000000000000000111000000100000111100000000010000
001000000000001000000000000001001001001111010010000000
100000000000000101000000000000101111001111010000000100
000000100001000000000000010111000001110000110100000000
000001000000100000000010101001001111110110110010000101
000000000001010000000000000000001100000011110000000001
000000000000100000010000000000010000000011110000000100
000000101010001000000000010000000000001111000000000100
000001001010001001000010010000001110001111000000000010
000000000000000000000000000000000000001111000000000010
000000001000000000000000000000001011001111000000000000
000000001110001001100000001000000000010110100000000000
000000000000000001100000000001000000101001010001000000
010000000000000000000110100011000000010110100000000000
100000000010000000000011110000000000010110100000100001

.logic_tile 14 7
000000000000000000000010010000000000000000000100100000
000000000000000000000010101111000000000010001000000010
001000000001000101000000000011100000010110100000000000
100000000000000000100000000000100000010110100000000000
010010000000000000000111100011000000010110100000000000
110000000000000000000100000000100000010110100000000000
000000000000001000000111100000000001001111000010000000
000000000010101111000100000000001111001111000000000000
000000000000000000000111110001000000000000000100000000
000000000000000000000011100000100000000001000000000011
000000000000000000000000010011000000010110100000000000
000000001100000000000011100000100000010110100010000000
000000000000000000000010000000000001001111000000000000
000000000000000000000000000000001011001111000000100000
010010100000000000000000001001000001001001000000000000
100000001100000000000011110001101010101001010000000000

.logic_tile 15 7
000000000001011001100110010011100000000000001000000000
000000000000001001100110010000101000000000000000010000
000000000001011001100110010011100000000000001000000000
000000000000101001100110010000001000000000000000000000
000000000001010000000010000011000000000000001000000000
000000000000100000000000000000001001000000000000000000
000000100000000000000000000011100000000000001000000000
000000000000000000000000000000101001000000000000000000
000010100000010101100000000111000001000000001000000000
000000001010000000000000000000001000000000000000000000
000000001100001000000110110101000001000000001000000000
000000100000000101000010100000101000000000000000000000
000000000001001000000110110111000001000000001000000000
000000001000000101000010100000101001000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101001000000000000000000

.logic_tile 16 7
000001000000000000000000010000000001001111000000000000
000000100000000000000011110000001000001111000000000000
000000000000001001000000010000011000000011110000000000
000001000000000111100011110000010000000011110000000000
000000100000100000000000000000000001001111000000000000
000000001010000000000000000000001011001111000000000000
000001000000100000000010000000011100000011110000000000
000000100001010000000100000000000000000011110000000000
000000000000000000000000000001100000010110100000000000
000000000100010000000000000000000000010110100000000000
000010000000001000000011100000000000010110100000000000
000001000000000011000000000111000000101001010000000000
000001000000000000000000000011100000010110100000000000
000000000000001001000000000000100000010110100000000000
000000000000000000000000000000001000000011110000000000
000000000001000000000000000000010000000011110000000000

.logic_tile 17 7
000000000000000000000010100111011100111111110000000100
000000000000000000000000000101100000111101010000000000
001000100000010000000000000000011010010111110000100000
100000001000100000000000001001000000101011110001000010
010000000000000001100110001111011100111000000000000000
110000000000000000000000001011011110111100000000000000
000000000001010111100000001011100001110110110000000000
000000001000000000000000001111101101101001010000000100
000010000000100000000000001000001001101001000000000000
000000000000001111000000001111011010010110000000000000
000000000000000001100111001111100001110110110000000000
000010101100000000000110001111101101101001010011000100
000000000000000011000010010000000000000000000100000001
000000000000000001000110001111000000000010000000100100
010000000000000000000110100011000000000000000100000000
100000101110000000000111110000000000000001000000100000

.logic_tile 18 7
000000000000100000000010000000000000000000100100000000
000000000001010111000111110000001110000000000000000000
001000001010000000000011111000000000010110100000000000
100000000000000000000011100111000000101001010001000000
010000000000000000000000001001111010000010000010000000
010000000000000000000000001101101000000000000000000000
000000000000000000000111000000011110000100000100000000
000000000000000111000100000000000000000000000000000000
000000000000000000000000001000001000000001010000000000
000000000000000000000000001001010000000010100000100000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001110000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000100001010000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000

.logic_tile 20 7
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000000000000001111000001010110100100000000
100000000000000000000000000111001011110110111000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000011101001100000010000000
000000000000000001000011010000011010001100000001000000
000000000000000001100000000001001100111110100010000000
000000000000000000000000000000100000111110100011000100
000001000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
010000000000101000000000000000000000000000000000000000
100000001011001111000000000000000000000000000000000000

.logic_tile 21 7
000000001010000000000000000101000000010000100000000000
000000000000000000000000000000101010010000100000000000
000000000000001000000000010011001100101000000000100000
000000000000010111000011100000010000101000000001100000
000000001010000111100000011101111010000000000000000000
000000000110000000100011100001101110000001000000000000
000010001010001000000000010011001010100000000000000001
000000000000000101000011100000101011100000000000000000
000000000000001111100000010011101010101000000010000000
000000000000000001100010000101110000000000000011000000
000000000010000000000110000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000111100000000101101101000000000000000000
000000000000000000100000000011101000000100000000000000
000000000000000000000000000001111001000010000000000000
000000000000000000000000000011011010000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100001000000000111000000000000000000000000000000000000
010000000001000101000111110000000000000000100100000000
110000000000100000100110010000001010000000000001100000
000000000111000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000010010000000000000000000000000000
010000000000000000000000000000011100101111000000000000
010000000000000000000000001101011111011111000010000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000011100000100000100000000
100000000000000000000000000000000000000000000001000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000001000000
000010100001010000000000000000001110000100000100000000
000001000000000000010000000000000000000000000001000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001001000000110000000000000000000000000000000
000000100000101001000100000000000000000000000000000000
000000000000000101100000000011000000000000000100000000
000010001010000000000000000000100000000001000010000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000010000000000000101100000000000000100000000
100000000000000000000000000000000000000001000000000000
010000000000000101000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000100000101000000000000001010000100000100000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000010100000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000101100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000001000000000000000010010000000000000000000000000000
000000001000000000000110000000000000000000000000000000
001000000000010101000000000101100000000000000110000000
100000000000100000000000000000100000000001000000000000
110000000000000000000010000111100001100000010000000000
110010000000000000000010010000101010100000010000000100
000000001010000011100010100101000000000110000010000000
000000001000000000000000000000101011000110000000100000
000001000000000000000000000000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000010000000000000000000001001001100100000000000000000
000000000100000000000000000001111001010000100000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000000000000000010000000000000000000000000000
100001000000000000000010100000000000000000000000000000

.logic_tile 3 8
000100000000000011100111000101000000101001010000000000
000100000000000011100010010111000000111111110000000001
001010000000000001100000000011111110000011000000000000
100000000000000000100000001101011000000011100000000100
010000000000101111000000000000000000000000000000000000
010000000001001111000010000000000000000000000000000000
000000000001001101000111000101101110101000000100000001
000000000000100011000000001011101100100100000010000000
000010000000100001100110000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001010000000000001111101110101000000100000100
000000000000000001000000000101001100011000000000000000
000001000000000001000000000001000000000000000000000000
000000000000000000010000000001101010000110000000100000
010100000000010001100011101101100000000110000000000100
100000000000100000000100000001001000010110100000000000

.logic_tile 4 8
000000000001000111000110010000011011000000110000000001
000000000000000111100011110000001111000000110011000101
001000000000000001100000011001011110000000000000000000
100000001010000000100010000101010000000001010000000000
010000000000001011100010100000001001111000110000000001
110000000000000001100000001011011001110100110010000000
000100000000101001100000001111101010000010100010000000
000000000000010011000000000101100000010111110010000111
000000000001000000000000000111001011101000000000000100
000000000110000001000010011001101010011000000000000000
000010100000000011000000000101111100101100000110000111
000001000000000001000000000000001000101100000010000001
000000000000000000000000010001101111101000010000000000
000000000000000000000011101001011010001000000000000000
010010001010000000000010001000001100000010100001000000
100000000000010000000000000011000000000001010010100100

.logic_tile 5 8
000000000000011000000010100101011100111110100100000010
000000000000100001000011110111010000101001010000000000
001000100000001000000000010001011001000110100000000000
100001000000000011000011010111001110001111110000000000
110000000000101101100011100111001000111101010100000010
110000000000010111000110101011010000111100001000000000
000000000000000000000000011000011000101111000110000000
000000000000000000000010001011011011011111000000000001
000000001000000000000110010011101111111001010110000001
000000000000000000000010001001101100110000000000000000
000010000001011000000110000111101011111001010100000010
000001000100000001000100000111011101110000000011000000
000000000000111001100110011111001100000010000000000000
000000000101110111000110000011111000000000000000000000
010000000000000001100000011101011111010000100000000010
100000000000000001010010011101001111010000000001000000

.ramt_tile 6 8
000000000010000000000000000000000000000000
000000100000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000010000000000000000000000000000000
000010001011100000000000000000000000000000
000000100000110000000000000000000000000000
000000000000000000010000000000000000000000
000000000000010000000000000000000000000000
000010100000100000000000000000000000000000
000001100000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000010100000000000000000000000000000
000000000000010000000000000000000000000000
000000001000000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 7 8
000010001011011000000111101001101100101100000000000000
000000100010011011000100001101001110111000000000000000
001000000001010011100011100101101110100011110000000000
100000000110000000100111101111101010010110100000000000
000000000000100000000000001001111101101000000000000000
000000100110001001000000001001111111011000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000000001001100000010001001110000010000010100101
000010000000000001000011010001101101000000000000000000
000000000100000000000111010000000000000000000000000000
000000000110000000000110100000000000000000000000000000
000000000000001111000000011111111001101000010000000100
000000100001001011000011000111111111000100000000000000
000000000001000111100111110011101100101011110100000000
000000001110000000000110110000100000101011110000000100

.logic_tile 8 8
000000000000000001100010100001100000010110100000000000
000000000100000000000000000000000000010110100010000000
001000100110001001000010100101111101110110100000000000
100001000001010111100010010111001100111100000000000000
000000000000001000000011111000000000010110100000000000
000000000000001011000011001111000000101001010010000000
000000100001000001000000001000000001101111010100000000
000000000000000111100000001001001101011111100000000010
000000001010001000000000001111101010100000010000000000
000000000000000101000000000001001100101000000000000000
000000000001011001000011111001111101100000000010000000
000001001010001011000110100101011110110000100000000000
000000000000001000000000001111101011101000010000000000
000000000000100111000000000111011000001000000000000000
000000100001011101100010000001101010101111010100000000
000000100000000011000000001001111000011111110000100000

.logic_tile 9 8
000000000110001001000010010011101001001100111000000000
000000000000000101000010100000001001110011000000010000
000000000000100000000000000001001000001100111000100000
000001000101000000000010110000101111110011000000000000
000000000001011000000000000001001001001100111000100000
000000000000000111000000000000001110110011000000000000
000000000000000000000000010001001001001100111000000000
000000100000001111000011100000001110110011000000000000
000000000000000000010000010101101000001100111000000000
000000000000000000000011010000101101110011000000000000
000001000000000111000000010011101000001100111000000000
000000100001010101100011100000001001110011000000000000
000000000111010111100000010101001000001100111000000000
000000000001100000000011000000001110110011000000000000
000000000000001101000000000011101001001100111000000000
000000001010000111000000000000101010110011000000000000

.logic_tile 10 8
000001000001010000000011100011100001000000001000000000
000011000000000000000000000000101101000000000000010000
000000000000000000000000000011100000000000001000000000
000000000110101111000011110000001001000000000000000000
000000001010000000000000000011000001000000001000000000
000000000000001101000000000000001010000000000000000000
000010000000000101000000000001100000000000001000000000
000000001000101101100000000000001110000000000000000000
000011100000011011100110100011000001000000001000000000
000011000000000101010000000000101111000000000000000000
000000001000000000000111100111000001000000001000000000
000000001010001111000010110000101010000000000000000000
000000000000000000000111000111100000000000001000000000
000000000000011111000000000000001100000000000000000000
000010000000001000000111010001101001110000111000000000
000000000000101111000110100101101111001111000000000010

.logic_tile 11 8
000000000000010000000011100000000000010110100000000000
000000000000000000000000001111000000101001010001000000
001000000000001001000110010001111010111100000010000000
100001000000001011100011111001001011110000000000000000
010000000000000000000010001000000000000000000100000000
110000000000000000000011100011000000000010000000000000
000000100010000001100000000000011000000011110000000000
000001000000000000000000000000010000000011110001000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000000001110001000010000001001111110111110000000000000
000000001011000001000000000001011001011110000000000000
000001000000000101100111000000011110000011110010000000
000010000001010000000000000000000000000011110000000000
010000100000000000000111000000001110000100000100000000
100001000000101001000000000000000000000000000000000000

.logic_tile 12 8
000000000100000101000000010000000001001001000000000000
000000000000000101000010011001001001000110000010000000
001000000000000011100000001000000000000000000100000000
100000000000000000100010110001000000000010000000000000
110001000010000000000000010000000000001111000000000000
110000000000000000000010100000001000001111000000000001
000000000000000000000010100000000000001111000000000000
000000000000000000000110100000001000001111000000000001
000000000000000000000000000101100000010110100000000000
000000001010000000000000000000100000010110100000000001
000001000000000000000000010101101000010100000000000000
000000101000000000010010000000110000010100000001000000
000010100000010000000111100000001010000100000100000000
000000000000000000000100000000010000000000000000000001
010001000100100000000000000011100000000000000100000000
100000100001000000000000000000100000000001000000000000

.logic_tile 13 8
000000000110101000000011100111100001000000001000000000
000000000000010011000100000000001111000000000000001000
000000000000001000000000010011100001000000001000000000
000010001000000011000010010000101010000000000000000000
000000000100000000000011100101000000000000001000000000
000000000000000111000000000000001011000000000000000000
000001000000011000000000010011100001000000001000000000
000010100000101001000011010000001011000000000000000000
000000100000000000000000010111000001000000001000000000
000001000000000000000011010000001001000000000000000000
000000000000001000000000010011000000000000001000000000
000010001100000101000011000000101111000000000000000000
000000000110000000000000000111100001000000001000000000
000001000110000001000010000000101000000000000000000000
000000000000001000000110110001000000000000001000000000
000100000110001101000010100000001001000000000000000000

.logic_tile 14 8
000000000000000000000000000111000001001001000000000000
000000000000100000000000000000101100001001000000000000
001010100000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110010100001000111100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000000000011100000001010000001010000000000
000000000000000000000000001111000000000010100000000000
000000000010000000000011100000000001000000100100000000
000000000010000000000111100000001110000000000000100010
000000000000000000000000000101101110101000000000000000
000000000000000001000000000111110000000000000000000010
000000000000100111000111110000001100000100000100000000
000000000001000001100010010000010000000000000000000110
010000000001010001000000000111000000000000000110000000
100000000000100000100000000000000000000001000000000001

.logic_tile 15 8
000000000000001000000111100000001000111100001000000000
000000000000000101000100000000000000111100000000010100
000100000000001000000111110101011100000000000000000000
000000000000000001000111110111101100010000000000000000
000000100011000000000110101011111111000110000000000000
000001000000100000000000001111101000000001000000000100
000000000000000000000000000001011100000000000000000000
000000000010000000000000000111001100010000000000000000
000010100000001101000000011011001111001000000000000000
000000000000001001000011100011001110000000000000000000
000000000000100000000010100111011001000000100000000000
000000000101000101000000001001011001000010100000000000
000000000000000001000110101011001110001000000000000000
000000000010000101100000000011001101000000000000000000
000000000000001111100110111011001111000010100000000000
000001000000001001000010001111011101000001000000000100

.logic_tile 16 8
000000000010000011100110101001101011100000000000000000
000010101010000000000011101101001110000000000000000000
001000000000001101000010101011001000000110000000000000
100000000000000111100100001001111001000010000001000000
010000000110000000000110000000000001000000100100100001
110000000000001101000100000000001111000000000000000010
000000000000000000000111000111111001100000000000000000
000000000000000000000100000101001000000000000000000000
000011000000001000000000010000000000000000000110000000
000001000000000111000010100111000000000010000001100000
000000000000000000000011100000000000000000000110000000
000000000100000000000000000001000000000010000001100100
000000000000000011100000000011100000000000000100000000
000000000000000000100000000000100000000001000001100000
010000000000100111000011100011011111100000000000000000
100000000001010000000100000101001000000000000000000000

.logic_tile 17 8
000000000000000001000011100101001001100000000000000000
000000000000000000100000000011011110000000000000000000
001000000000010111100010100111101010100000000000000000
100000001000100101100000000001011110000000000000000000
110000000000000000000011101011001000100000000000000000
110000000000010001000000000111111100000000000000000000
000011000001010000000000000111011001000000010000000000
000001000000100000000000000111001110000000000000000000
000000000000000000000010000111000000000000000100000000
000000000000001101000000000000100000000001000001000000
000000000000000000000010001000011111000110100000000000
000000000010000000000100001011011001001001010000000000
000000000000000101000010000001100000000000000100000000
000000000000001101100111110000000000000001000000100000
000000000000000101000010100111101100101000000000000001
000000000000001101100100001001000000000000000010100000

.logic_tile 18 8
000000000000010000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000101100111100101011110110011000000000010
100000000100000000000011110011101010000000000011000000
010010100000010000000010100000011000000100000100000000
010000000000000101000010010000010000000000000000100000
000000000000001000000110100000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000011000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000100000000000001001111011000110000000000000
000000100000000000000000000101111000010110000000000000
000010000000000000000000000000001010000100000100000000
000000000100000000000000000000010000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001010100000000000000000000000000000
000001001100010000000000000000000000000000
000010101000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000001110000000000000000000000000000
000000000001110000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000010100000001000000000000000001010010110000000000000
000000000001010001000000001101011101101001000000000000
000000000000010111000010100000000000000000000000000000
000000000110000000000100000000000000000000000000000000
000010000000000000000111100000000000000000000000000000
000001001100000000000111110000000000000000000000000000
000000100000011000000000000000000000000000000000000000
000000000000101011000000000000000000000000000000000000
000010100000000000000010100000000000000000000000000000
000001000000000111000010100000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000000000000010000101111000100000000000000000
000000000000000000000100000001011111000100000000000000
000000000000000101000000001011011110101110000000000000
000000000000000000000000000001001101101101010000000000

.logic_tile 21 8
000000001010000101000010111001111010100010110000000000
000000001010000000100110000111011111010110110000000000
001000100000110101000111111101111000100010100000000000
100001000000001101100010100011001000101000100000000000
110000000000010001100010000001011110100010110000000000
010000000000001001000010110111011100010110110000000000
000010100000000111000110100111111011001100000000000000
000010000000000000000010111011111101000000000000000000
000000000000000101100011110011000000000000000110000000
000000000000000111000110100000000000000001000000000000
000000000100011111000110000101011000100000000000000000
000000000000101001000000000101011110000000000000000000
000000000000001111000010000111101000010000100000000000
000000000000000001000000001101011001100000000000000000
110000000000000011100111010000000001010000100000000000
010000000000011111000111001101001001100000010000000000

.logic_tile 22 8
000010100000000000000010101111111100000001010000000000
000000000000000000000110011011100000000011110000000001
001000000000000111000010010101000000010110100000000000
100000000000000111100110000000000000010110100000000000
010000100000100101000110000000011001110011110000000000
010001001000010000100000000000011101110011110000000000
000000000000000101100010010000000000000000100100000000
000000000000000000000010100000001001000000000000000000
000000100000000000000010011011101110010100000000000000
000001000000100000000111001111010000010110100000000001
000000000000000011100111010000001011001100000000000000
000000000000000000100010010000011111001100000000000000
000000000000000000000000010011111001100000000000000000
000000000000100000000010001011101011000100000000000000
010000000000000000000010001101111000100000000000000000
010000000100000000000111101101011101000000000000000000

.logic_tile 23 8
000000000001011000000000000011111010000000100000000000
000000000000001011000010010000011001000000100000000000
001000000100001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
000000100010000000000111111101101110111011110000000000
000001000000001101000011001101001111111111110000000000
000000000000100101100011100001001100000110000110000001
000000000000001101000110111101011100000111000000100010
000000000010001101000000011101100000000110000000000000
000000000000000001110011000101001011001111000000000000
000000000000000011100000001001101100010010100100000000
000000000000000000100000001111001010010110100000000010
000000000000101000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000100000000001000000000000000000000000000000000000
110001000000010000100011100000000000000000000000000000

.logic_tile 24 8
000000000000000000000000010101101010010100000100000000
000000000000000000000010100000000000010100000001000000
001000000000000000000000011101001100101000010100000000
100000000000000000000010000111001100111100110000000000
010000000000001111100000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000001010010101000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000001101000010110000000000000000000000000000
000000000000001000000000001011011011101101010100000000
000000000000011011000000001111101010111111110000000000
000000000000000000000000001111111011111001110110000000
000000000000000000000000001001101100111011110000000000
110000000000000111000000000000000000000000000000000000
110000000000001101000010110000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000011001110100000000000000000000000000000000000000000
000000000001000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000001000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000110000000010000000000000000000000000000000000000000
000001001010100000000000000000000000000000000000000000

.logic_tile 2 9
000000000000100000000010101011001110111001110000100000
000010000110000000000011101001011010101000000000000000
000000000000001001000000010001011001101100010000000000
000000000110000111100011101011101011101100100000000000
000000000100100101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000100000000000000111011011011010101001010010000010
000001000000000000000011100001011001101001000000000101
000001000000000001100111000000000000000000000000000000
000000000000001111010100000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000110000000000010110000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000001000000011111001101010100000000000000010
000000000000001011000011110111001100110100000000000000
001000000001011001100000001001100001010110100000000000
100000000000001111100000000101001111001001000010000000
010000000010001000000000000000000000000000000000000000
100000000000001001000000000000000000000000000000000000
000000100000001000000000001111101100100000000000000000
000001000000000001000000000001001110110000010000000100
000000000000100000000011000001001100000001010000000000
000000000001010001000100001001110000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000010110000000000000000000000000000
000010100000011000000000000000000001000000100100000010
000010000000001011000000000000001101000000000010100000
010000000000000111100000010001000000000000000010000010
100000000100000000100010100101000000101001010011000001

.logic_tile 4 9
000000000000001101000010000001011110010110110000000000
000001001100100001100100000111011010100010110000000000
001000000000001101000110111001111011101011110000000010
100000101100000001000010000011011001111011110000100000
010000000000000011100010000111000000000000000100000010
100000000000000101100110010000100000000001000000000000
000001000000010101000111100001111110111100010010000000
000000100010100000000000000000101011111100010000000100
000011100001000000000110000101011000100001010000000000
000010000010001001000000000011001011100000000000000000
000000000000100011000000000101011010100000010000000000
000000000001010001000000001001101110100000100000000000
000001001101011011100111010000001101110110100100000000
000010100000000111000110100001011100111001010000000010
010010000000010001100000000000001110000011110000000000
100000000000100000000010000000010000000011110000000000

.logic_tile 5 9
000000000000001000000110010011101011101000000000000000
000000000000001111000011001001111110011000000000000000
001010000001001001100000010001011111101000010000000010
100000000110101011000011110111101101000000100000000000
010000000000000001000000000001101100111001010000000000
100001000000000000000011100000011000111001010010000100
000000000000010000000000001011101100001111110000000000
000000000100100000000010110111011111001001010000000000
000010100100001000000110000111011100100001010000000001
000001100010000001000110010111001010100000000000000000
000000000000100001100010000111001011101001000000000000
000001000000000011100000001101001100010000000000000000
000000001010001111000000010101101100101001010000000000
000000000000001001100011100011110000111110100010000000
010000000001000001100000000001111000101111000110000000
100011100000100111100000000000011001101111000000000001

.ramb_tile 6 9
000010000000100000000000000000000000000000
000001000001010000000000000000000000000000
000010100000010000000000000000000000000000
000000001000000000000000000000000000000000
000001000110100000000000000000000000000000
000000100000010000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000100000010000000000000000000000000000
000000000011000000010000000000000000000000
000000001100010000000000000000000000000000
000001000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000001001010000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 7 9
000001000000010111100110000101101111101111000100000000
000000100000000000000010100000001101101111000000000101
001000001000001000000000011000011000101111000110000000
100000001010000011000011000111001111011111000000000000
010011001010000001000000001101001101000111010000000000
100000000000000000000010001001111111101011010000000000
000100000000001000000000001001101110010110110000000000
000000000000000011000010111011101011010001110000000000
000000000110000011100011010101101001100011110100000000
000000001010000000000110100000011100100011110011000000
000000000000000000000111010101001101101111000100000001
000000000000001111000010000000011011101111000000000000
000011000000001111000010011011001011011110100000000000
000011000000000101000110001001011110101110000000000000
010000101100001111100011100111001000111100010000000010
100001000000100101100100000000111000111100010001000000

.logic_tile 8 9
000110100110001000000110001011000000101001010000000010
000001000000000101000011111001101000110110110010000100
001011000000100011100111111101101001111111110100000000
100011000000010000000010000101111011011110100001000000
000000000000000101100000000011001001111100010000000000
000000001011010001000010000000111010111100010001100000
000011100001000101100110010011101110100000000000000000
000000000000100101000011001101111111110100000000000000
000001000000000101100011100011001100111001010000000000
000000100000000111000000000000011010111001010001000100
000000100000100000000000011011101101111000000000000000
000000000001010000000011010001101001010000000000000100
000000001101000011100011100001111001101000010000000000
000000000000100000000111101111011101000100000000000000
000010100001000000000111000111011111101011010000000000
000000000000101001000100000101011110001011010000000000

.logic_tile 9 9
000000000011001111000111110000001000111100001000000001
000000000000100111100110000000000000111100000000010000
001000000000000111000000001111011000100000010000000000
100000000001001111000000001101101111101000000000000000
000000000100001111000111000001001110010101010000000000
000010001010000011000100000000000000010101010000000000
000001100000000011100010010101011011110010110000000000
000010000000000000000111010101011100010010110000000000
000010100000100000000110000111011101110110100000000000
000000001000001111000000000001001010111100000000000000
000000000000000001000000001001001010111111100100000001
000001000000000111000000000111111001111101010000000000
000000000000100000000111000000000001001111000000000000
000000001011010111000010000000001100001111000000000000
000000000000001000000010100111101101110111110100000100
000000000000000001000000001011101000111001110000000000

.logic_tile 10 9
000001000001010000000000000000001000111100001000000000
000010000100001111000000000000000000111100000000010000
001000100000000001000010111101011000000010000000000000
100000000000001101100110001001011011000000000000000000
000010100000000101000000010011101011101111010100000010
000001001010000001100010100101101100101111110000000000
000000000000000000000111011011111000111111110100000010
000000000000000000000011100001101010011110100000000000
000011000000011000000000010000000000010110100000000000
000001000000101111000010100011000000101001010000000000
000000000001001000000111011000000000010110100000000000
000000000010000101000110101101000000101001010000000000
000000000001011000000000000111000000000000000000000000
000000000000101011000000000001000000111111110000000000
000100100000000000000000010011011011111110100100000000
000000000100000000000010000101111111111110110000000001

.logic_tile 11 9
000000000000000000000111100000000000000000000110000000
000010101110001001000011100001000000000010000000000010
001000001110100111100000010000001110000100000110000000
100000000011010000000011010000000000000000000010000000
110000000001010000000111100011011001101011010000000000
010000000000000000000100001001101010000111100000000000
000000000001110001000000000000000000000000000000000000
000000000001010000100011100000000000000000000000000000
000010000001010000000111111101101100110110100000000000
000000000000000000010011101001111001110000110000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001010001000000000011001000110010110000000000
000010000001010000000000001101111001100001110000000000
010000000000000000000000000000000001000000100110000000
100000000000000000000000000000001101000000000000000110

.logic_tile 12 9
000000000000011000000000010000000000000000000110000000
000000000000000011000011010001000000000010000000000000
001000000000100000000010100101000000000000000110000000
100000000001010000000000000000000000000001000000000000
110000100000010101000000010111100000000000000100000000
010001000000000000000010000000000000000001000000000000
000000000000000000000000000011100000001001000000000000
000000000000000000000000000000001011001001000010000000
000000101110000000010000000011100000000000000100000000
000001000100000000010010000000100000000001000000000001
000000100000000000000110000001000000010110100000000001
000000000000000001000100000000100000010110100000000000
000000001000000000000000010000001110000100000100000000
000000000000000000000010010000010000000000000000000000
010010000000101000000000000000000001000000100100000000
100000100011001001000000000000001001000000000000000000

.logic_tile 13 9
000000000000001111100111010101000000000000001000000000
000010001010000011000111000000001011000000000000010000
000101000000100101100000000011000000000000001000000000
000010100000010000000000000000001101000000000000000000
000001000010101011100010000001100001000000001000000000
000000000110000111100000000000001101000000000000000000
000000000000001000000011100001000000000000001000000000
000000000000000111000100000000001111000000000000000000
000010000000000000010010000101100000000000001000000000
000001000110000111000000000000001010000000000000000000
000000001100000000000010000001000001000000001000000000
000000000000000000000010000000101101000000000000000000
000000000100000000000000000001000001000000001000000000
000000000000000000000011100000001111000000000000000000
000000001010000000000011100101100000000000001000000000
000000000000000000000000000000101001000000000000000000

.logic_tile 14 9
000000000000000000000111100000000000000000000000000000
000001000010100000000100000000000000000000000000000000
001000000000001111000000000101101100000001010000000000
100000000000000111100000000000000000000001010000000000
110000000000010000000111101011011010111001000000000010
100000000000100000000000001111011011111111000000000000
000010100000000011100000000000000001000000100100000000
000001000100000000100010000000001000000000000000000000
000000001001001101000111001111001101101011010000000100
000001001100001111000100000111111101010111010000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010101001000000000010000000000000
000000100000000000000000010111100000000000000100000100
000001001000000000000011100000100000000001000000000000
000000000000000001100110100001100000000000000100000000
000000000000000000000011100000000000000001000000000100

.logic_tile 15 9
000000000100110101100000011111111011000000100000000000
000000001110100000000011000111101001000001010000000000
001000000000001101000000010111011100000000000000000000
100001000000000001000011110111101100010000000000000000
110010100000001101000000000111011001010110000010000010
010001000000101001000011100011101010111111000000000000
000000000000000101000000001101011110000110000000000000
000000000000001001100000000111011010000010000000100000
000000000000001101100010110001001101111000100000000000
000000000000000011000011001001011100010100100000000000
000010100000001000010000010000000000000000100100000000
000001000000000101000010010000001011000000000000000000
000001001100001101100111101111001101110111110000000000
000000000000000101000110110001001001111111110000000000
000000000000001001000110110011101110100000000000000000
000000000000001001000010100111101101000000000000000000

.logic_tile 16 9
000000000100001000000010101111111001100000000010000011
000000000000011001000100000001001001000000000010000001
001000000100001011100111100111111100101000000000000000
100000000000001111100111101011010000000000000001000000
110000000010000001100011100000000000000000100100000000
010000000100000000000000000000001011000000000001000000
000000000000000000000000001111011110000010000000000000
000000000000000101000010111001011111101001010000000100
000000000000101111000010100011011110000000000000000100
000000001100001011000110011111011100010000000000000000
000000000000000000000110001011111110100000000000000011
000000000000000000000011101101101101000000000000000101
000000000010001001000111010011111011000110000000000000
000000000000000001100110100001101111000001000000000000
000001000000001001000010100000001010100000000000000010
000010100000001011100010111001001110010000000010100011

.logic_tile 17 9
000010000010000101000010100001001111000110100000000000
000001000000000000000010001001011011000000000000000000
000010100000100000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001001001101100000000101001101100000000000000000
000000000001100101000000000101011101000000000000000000
000000000000000001100110101011011011111101110000000010
000000000000000001100010001111101010101000010000000000
000010000000100000000010111001011001000000100010000000
000010100110000000000110101101111111000000000000000001
000000001110100001100000010101011110100000000000000000
000010000000000000000010010101001101000000000000000000
000010100100000111000010010101111100101101010000000000
000000000101010000100110011001101111101110010000100000
000000000000100111100110000111001110000010100000000000
000010000001010000000011100000100000000010100000000000

.logic_tile 18 9
000010100001001000000000000000001110011101000100000000
000000001110100001000000000011011000101110000010000000
001001000000101101000011101101111101100000000000000000
100000100001010111100110110101111101000000000010000100
110000000000000111100111110101100000000000000100000000
100000000000000000100111100000100000000001000000000000
000000000000010000000010100011000001100000010100000000
000000100001111111000110100111001001110110110010000000
000000000000010000000111100011001011110110100000000000
000000000000000001000000001101111000110100010000000000
000001000000101001000110010001000000111111110000000000
000000100001010001100010001111000000000000000000000011
000001000000001000000000000001111111000000100000000000
000000100110000111000011110101011110010000000000000000
000000000000100001100000011011111001100000000000000000
000000000001000001000011110111011100000000000000000000

.ramb_tile 19 9
000000000001000000000000000000000000000000
000000000001100000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000001000000000000000000000000000000

.logic_tile 20 9
000001000000000101000110001101011010101001010100000000
000000101100010000100011111011110000010101010000000000
001000000000001101000011110000011000101000110110000000
100001000000001001100111101111011101010100110001000000
110001000000001000000000011001001011100000000000000000
100000000000001111000011100011001000000000000000000000
000000000000000000000111110111001111111001000110000000
000000000000001101000011100000011011111001000000000000
000011100110010000000111111101101000110011000000000000
000010100000100000000110100111011110000000000000000000
000000000000001000000000011011000001101001010100000000
000000000000000001000010101001101011100110010000000000
000010101000000111100010101001100000111111110010000000
000000001010000000100010101101000000010110100000000000
000000000000100111100111101001011111110011110000000000
000000000001011001100110100111111111100001010000000000

.logic_tile 21 9
000000000000001000000000000000000001000000001000000000
000010100110000101000000000000001110000000000000001000
000000000000000101100000000000011111001100111000000000
000000000000000000000000000000001100110011000000000000
000000000101010000000000000001101000001100111000000000
000000001011100000000000000000000000110011000000000000
000010100000000000000000000000001000001100111000000000
000000000000000000000000000000001110110011000000000000
000000000111110000000111100011101000001100111000000000
000010100000010000000100000000100000110011000000000000
000000000001010101000010100000001000001100111000000000
000000000000000000100100000000001101110011000001000000
000000100100000000000000000000001000001100111000000000
000011001010001101000000000000001000110011000000000000
000000000000010111100000000000001001001100111000000000
000000000000100000000010100000001111110011000000000000

.logic_tile 22 9
000000000000101001000111100001001111101110000000000000
000000000000000001100111110101111101101101010000000000
001000000000001000000010111001011101001000000000000000
100000000000000001000010100011101001101000000000000110
010010000000000111100010011101101010100010000000000000
110000000100000111100110001101101110000100010000000000
000001000000001111100110100000000000001111000110000001
000000100000011111100011110000001000001111000001100000
000010000000010000000011110111000001011001100000000000
000010000000000000000111100000001010011001100000000000
000000000000001001100000000001011111100000000000000000
000000000010001001000010111011011110001000000000000000
000010000000000101000110000111011011110110100000000000
000000000100001101100110111011101001111000100000000000
110000000000000111100110010111011001000000010000000000
110000000000001101100010001101101111000000000000000000

.logic_tile 23 9
000000000000000000000010100011111110010100000000000000
000000000000000000000100000000000000010100000000000001
001000000000000000000000001111111100010000000000000000
100000000000000000000000000011001001010100000000000000
000000000000000011100000000111001110100000000100000000
000000000000000000000000000101101111110000010000000000
000000000000000000000000010000000000000000000000000000
000000001010000000000010000000000000000000000000000000
000000000001010000000000000011100001101001010100000000
000000000000000000000000000111101101110110110000000000
000000100000001001100010010000000000000000000000000000
000001000000010001100110000000000000000000000000000000
000000000000001001100010110111011010110000010100000000
000000000000000011000110000101111111100000000000000000
000010100000001111100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 24 9
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000001000110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000010000000000000000000000000000000110000110000001000
000001001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000001110100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000001010000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000001000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100101011011100000011011001100111000110000000000
000001001010000111000010000111101010100100010000000000
000000000000000000000010000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000001101101100110101101011101110100010000000000
000000000000100101000000000111011101111000110000000000
000000000000000011000111010000000000000000000000000000
000000000100000000000010000000000000000000000000000000
000010100001000000000000000011111010111001100000000000
000000000000100000000000000011001010110000100000000000
000100000000000011000000000101111111101001110000000000
000000000000000000010000001101101101010100110000000000

.logic_tile 2 10
000000000010000000000110011111111000110110100101100000
000000000000000111000011011111011001111111110010000101
001000000001001111000110111111011111101111000110100000
100000000000100101100011010001001011101111010010100110
010100100000110000000010111000001010110000010000000000
110001000000001101000011011011001000110000100000000001
000000000000001101000000000101111001111111100100100011
000000000000000001100010111101001010011111100010000000
000100000000001000000010000001011001011110100000000000
000000000110000001000100001111101001111110100000000000
000010100000000000000000000001101110101000000010000010
000001000000000000000010000000110000101000000000000011
000100000000100001100111100101001100101000000000000000
000010001010000000000000000000010000101000000000000010
000010100000000001100110011111001101010011110000000000
000000000000001001000011001111101000110011110000000000

.logic_tile 3 10
000001001100000000000111110111111100000000000000000000
000010100000000000000011111001010000010100000000000000
001000000000001001100110011101011111001011100000000000
100000001010000001000011101111001010101011010000000000
010000000000000111100000001011011010101011110100000000
100000000000001001100000001001010000000011110001000010
000000000000000111000000010011011110100000010000000010
000000000000001111000010001111011001101000000000000000
000000000000010111000000001001001111101000010000000000
000000000000000001100000000101111111000000100000000000
000010000000000000000111001001111100101001010000000000
000001000100000101000110001001010000111101010010000001
000000000000000001100000000111101011000111010000000000
000000000000000000000010000101101100010111100000000000
010010100000000001000111010111000001110110110100000001
100001000110000011100011010011001000010110100000000000

.logic_tile 4 10
000010001000010000000010110101100000000000001000000000
000001000000100000000011110000101101000000000000000000
000000000000000111000011100101101000001100111000000000
000000000110000000100000000000101001110011000000000000
000000100000000000000000010001101000001100111000000000
000001000100000000000010110000000000110011000010000000
000000000000000011100010100000001000001100111000000001
000000000000000000100011100000001110110011000000000000
000001000000000000000000000000001001001100111000000000
000000100000000000000010110000001010110011000010000000
000000100000000000000000000000001000001100111000000000
000000001100000000000000000000001011110011000000000000
000000000010011000000000000000001000001100111000000000
000010000000001011000000000000001001110011000000000000
000010100000000000000000000000001001001100111000000000
000000001010000000000000000000001001110011000001000000

.logic_tile 5 10
000000001110000000000000000001100000110110110100000000
000000000000000000000000001011101111101001010010000000
001000100100010111100111101111101110000111010000000000
100001000000000111000010100101101101010111100000000000
010000001001110011100111001101101111001111110000000000
100010100001100000100000000101011000001001010000000000
000000000000000101100111011101001011111000000000000010
000000000000000001000010100001101111010000000000000000
000001000000000001100111010001111111110000010000000000
000010100001000000000010001101011011100000000000000000
000010000000010001100011101111111111010110110000000000
000000000000000000000100001101011010010001110000000000
000001001110000111100110101011000000110110110100000000
000010101010000000000110001001001111010110100000000100
010010000000000001000010001000001111110110100100000000
100001001010000000000010000011011101111001010010000001

.ramt_tile 6 10
000000000000010000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000111010000000000000000000000000000
000000000001110000000000000000000000000000
000000000011010000000000000000000000000000
000000101010100000000000000000000000000000
000001001010000000000000000000000000000000
000000100000000000000000000000000000000000
000000000100000000000000000000000000000000
000001001110000000000000000000000000000000
000011001110000000000000000000000000000000
000010000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001010100000000000000000000000000000

.logic_tile 7 10
000000000000100000000000001111011001001111110000000000
000000000000000000000011110111001100001001010000000000
001010000000000101000000000011101010010110110000000000
100001001000001111100000000011011110010001110000000000
110000000000001011100010111111100000001001000000000000
010000000000000111000110000001101010010110100000000000
000100101111000011100111100111100000111001110110000010
000010100100000000100100000101101011110000110000000000
000000000000000111100011110111111101010010100000000000
000000000000000111100011100011001011110011110000000000
000010001001010111000111100111011100001111110000000000
000001101100000111100100000111101101000110100000000000
000100100000010000000111001111001111001011100000000000
000100000000001001000011100011011010101011010000000000
110001000000000111100010010001011101000111010000000000
100000100000010111100011110111101101010111100000000000

.logic_tile 8 10
000100001000001101100000000111011110101111000100000000
000000000001010101000000000000101000101111000010000000
001000100000101101100000000011111000111100010001100000
100011000100001101000000000000101010111100010000000100
010010100000000000000000000001011110110110100100000000
100001000000000001000000000000001100110110100010000001
000000000000001000000110101000001111101111000100000000
000000000001000101000000000111001010011111000000000001
000011100101001011000111101011001100111101010000000000
000010000000000101100100000011010000101000000010000000
000010101010001101000111011111101111100001010000000100
000001000000000111000011001111011101100000000000000000
001000000000000101000111001111111000101011110100000010
000000000000000000000010101111000000000011110010000000
010000000000010011100110101000011011100011110100000000
100000000001110111000010010111011100010011110011000000

.logic_tile 9 10
000011000001111111100111010011011000111001010010000001
000011001010100111000010100000101001111001010000000100
000000000000001111000000001111001100101001000000000000
000001000000000111000000000111101000100000000000000000
000010100001001111100010000101101001100001010000000000
000001100110100111000100000111011011100000000001000000
000000100000000001100010010001100001101001010010000000
000000000010001001000010100011001000110110110001000000
000000100000001001100110100101111110100000010010000000
000000001000001101000000000101001100101000000000000000
000000100000000000010000000101001110101000000000000000
000000000000000000000000000101111000100100000000000000
000000000100000111000111100101101000101000010000000000
000000101110100000000100001101011000000000010000000100
000000000000000000000000001101100001101001010010000000
000000000000000001000000000001001011111001110000000100

.logic_tile 10 10
000000000000100111100111001101101101101000000001000000
000000101111001001000100001111001001010000100000000000
000000100000000011100000000101000000000000000000000000
000001000000001001000010010101100000111111110000000000
000011100000000000000010011001011001101000000000000000
000011000001011111000010000101001000100000010000000000
000000000000001111100111100111111010101000010000000000
000100000000001111010000001111101110000000010000000000
000000000000001011100011100111101100010101010000000000
000000000000100011000000000000010000010101010000000000
000010000000000000000000000001000001101001010000000000
000000000000000000000000001101001111110110110001000000
000001001011010000000000010000000001011001100000000000
000010001110100011000010110011001011100110010010000000
000000000001000011000010000111100000011001100000000000
000000000000001001000011110000001001011001100000000000

.logic_tile 11 10
000010000001001111000011000101101111000100000000000000
000000000000101111000111010011011111010000000000000000
000100000000001000000110011111011111000000000010000000
000000000000000111000010001101001001100000000000000000
000010100000011001000000011011111101100010000000000000
000000000000000001000011110001101100001000100000000000
000000001000001011100111111101011010100010000000000000
000000000000000101100110100111011000000100010000000000
000000100000000001000011111101001010000000000000000000
000001000000001001000011101001101111100000000000100000
001000100001100111000010010001001001100010000000000000
000000000001011001100111011011011111000100010000000000
000000000000011001100110011111000000000000000000000000
000000000000101011100010000101000000111111110000000001
000010100000000001100011100011011100110011000000000000
000000000000000001000011101001111100000000000000000000

.logic_tile 12 10
000010000000100111000000000000000000001001000000000000
000000001111000001000011100101001101000110000010000000
001000000000000011100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000000000000001000111100000011000000100000100000000
010000001010000000000011000000000000000000000000000000
000001000001000111000000000000000000000000000000000000
000000101000000000100000000000000000000000000000000000
000010100100000000000000010001001111000000100000000000
000000000100000000000010000001011010000010100000000000
000000000000000000010000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001011010000000000001000000000000000000100000000
000000000100000000000011110111000000000010000010000000
010000000001010001000000000001001010000100000000000000
100000000000000000000000001101011000001001000000000000

.logic_tile 13 10
000010000100001111100111000101100000000000001000000000
000000000000000111100111110000001101000000000000010000
000000000000000011100000000001000001000000001000000000
000000000000000000000011110000001000000000000000000000
000001000010000000000111000101000000000000001000000000
000000000000001111000000000000001011000000000000000000
000000000000101000000111000001100001000000001000000000
000000000001000111000010000000101011000000000000000000
000000000000000001000000000011100001000000001000000000
000000000000000001000010000000001011000000000000000000
000000001111100011100000000011000000000000001000000000
000000001011011001100000000000001000000000000000000000
000100000000100000000000000001000000000000001000000000
000000000000000000000000000000101001000000000000000000
000010000000100000000000000011100000000000001000000000
000000000001000000000000000000001100000000000000000000

.logic_tile 14 10
000000000000001000000010101011101011011101100000000010
000000000000100011000000000001001110101101010000000100
001000001110001111000000000000000000000000100100000000
100000000000000001000000000000001011000000000000000000
010000100000001000000011110101100000000000000100000000
110000000000001001000110110000000000000001000000000000
000000000000000011100000000001000001001001000000000000
000000000000100111100000000000001110001001000000000000
000000000010000000000010000001100000000000000100000000
000000000010001001000000000000000000000001000000000000
000000000001000001100000000101100000001001000000000000
000000000000000000000010000000001001001001000000000000
000000000000001000000000000000000001000000100100000000
000010000000000011000000000000001101000000000000000000
110000000001011011100000000101101100000100000000000000
000000000000100111100000001011001110000110000000000000

.logic_tile 15 10
000000100000101001100010100001001011000000000000000000
000000000000001001100110111101001000100000000000000000
001000000000001000000110000001011001001000000000000000
100000000000001001000100000001001100000000000000000000
110000000001001101000110100000000001000000100100000000
100000000000101001000011110000001010000000000000000000
000000001110000101000011100111111100000010000000000000
000000000000001101000000001001011011000000000000000000
000000000000001000000000010011111001000110100000000000
000000000000000001000010000101111111000000000001000000
000010000000000111100110101111001100010110100000000000
000000000000000000000010000111010000101000000000000000
000000000000000001000000010101100000010110100000000000
000000000000000000000010101001000000000000000000000000
000000000000001001000111100011011011000110100000000000
000000000000001011100000001111011001000000000001000000

.logic_tile 16 10
000010000000000000000110000001001011100000000000000000
000000000000000000000000000101101110000000000000000000
001000001010001101000000010000000001000000100110000000
100000000000000111000010100000001110000000000001000000
010000000000000101000010000001101011100000000000000000
110000000000000101000000001111001010000000000000000000
000000100110000111100010100111011001001000000000000000
000000000000000000000011110111111100000000000000000000
000000001000000001100000010011011101000010100000000000
000010000000001101000010101011011011000001000000000000
000000000000000101000110100000000001000000100110000000
000000001010001101100000000000001011000000000000000010
000000100001000000000010000111011101000010000000000000
000001000110101101000110110011101100000000000000000000
010010100001011001100000000111011001100000000000000000
100001000110000111000000000101101000000000000000000000

.logic_tile 17 10
000100000000000000000000000011001110100000000000000000
000010100000000101000011101111001011000000000000000000
001001000000000111100000000111001010100000000000000000
100010000001000000000010010011011110000000000000000000
010001000000001111000110100101101101100000000000000000
010000000000100001000011110011011110000000000000000000
000000000001000001000110001101111110010000000000000000
000000000100100001000010011101111011101001010000100000
000001000000001001100011100011100000000000000100000000
000010000000001001100000000000000000000001000001000000
000010100000100011100000001001011010000001000000000100
000010100000010000000000001101001111000011000000100000
000000000000001001000010001001101011010010100000000100
000000000001001001100110001101001001010000100000000000
000010100001001001100110000011001011000000010010000000
000000000000101001100100000011001110000000000010000011

.logic_tile 18 10
000010001110000111000010111111011010101001010100000000
000000001010000111000011100101000000010101010001000001
001000000000001111000011101001101100110011110000000000
100000000000000111100111100001001000100001010000000000
110000000000000101100000011011111110010110000000000010
100000000001010000000011111101011010010100000000000000
000001000001000111100110110000001001101100010100000001
000010100000101111100011101101011010011100100000000000
000000100000011000000110001101100000100000010100000000
000001000000000011000000001001001000110110110010000000
000000000000000001000000010000011100001100110000000000
000000000000000000100011010000011001001100110000000000
000010100111000001100000001011011110100010000000000000
000000000000101001000000001001101001000100010000000000
000000000000001000000000011111000001100000010000000000
000000000000000001000011001101001001001001000000000000

.ramt_tile 19 10
000010000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000010000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000110000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000001100010100101100000111001110100000000
000000000000000111100110101101101000010000100000000000
001011001100000000000111110111001011101010000000000000
100011000000000000000011010101001100001010100000000000
110000000001010101000110001011101011100010000010000000
100010100000000101000100000101001001001000100000000000
000000000000101101000111011011100001100000010100000000
000001000001001001000111101101101110111001110000000000
000000000000000000000000001011111010101001010100000101
000000000111000000000000000111110000010101010000000000
000000000000000111100010010000011100101000110100000000
000000000000001111000111010001001110010100110000000000
000010100000000001000000000000001001100000000000000000
000000000000000001100000001001011011010000000000100000
000000000000001101000000001011100001100000010100000000
000000000000000101000000001001001010110110110000000000

.logic_tile 21 10
000010000000000000000110100001101000001100111000000000
000000000000000000000000000000000000110011000010010000
000000001000100111100000000111101000001100111000000000
000000000001000000100000000000100000110011000000000000
000000000001010000000000000000001000001100111000000000
000000000100100000000000000000001110110011000000000000
000000000000100000000000000111001000001100111000000000
000000000001010000000000000000100000110011000000000010
000010001010010000000000000001001000001100111000000000
000001001010000000000000000000100000110011000000000000
000000001110000000000000000011101000001100111000000000
000000000001011101000000000000000000110011000000000000
000000000001010001100110000111101000001100111000000000
000000000110010000100100000000100000110011000000000000
000011001100001000000110100000001001001100111000000000
000011100000000101000010110000001110110011000000000000

.logic_tile 22 10
000000000000000101100000001101001111110011000000100000
000000000000000000000000000011101001100001000000000000
001000000000000011100110111111111100111111000000100000
100000001000000000100011111111001011000000000000000000
110000000000011101000010101111000000101001010110000000
100000000000100111000011101001001011100110010010000000
000010100010000101100000000000001011000011000000000000
000001000000000000000000000000001000000011000000000010
000000000001100000000000000001111100101100010110000000
000000000000110000000000000000111011101100010001000000
000000100110000000000111001111011011100010000000000000
000001000000101101000000001011101001001000100000000010
000000000000000000000011100101000001100000010100000001
000000000000001101000100001101001111111001110010000000
000010000001011101000110001101000000100000010100000000
000001000000001011100110010111101000110110110000000100

.logic_tile 23 10
000110000000000000000110100001000001001001000000000000
000000000000000111000000000000101001001001000000000000
001000000000000101000010110111001011111001010100100000
100000000000000000100111000111001001110000000000000000
000000000000000101000010100111001001100000000110000000
000000000000000000100110100001111110111000000010000101
000000000100000001100000000001000000010110100000000000
000010001100000000000000000011000000000000000000000100
000000000000001001100000000111111000000000000000000001
000000000000000011100000000101101011000001000000000010
000000000000000000000000000001011010110000010100000101
000000000000000000000000001111001001010000000000000000
000000000000001001100000010101001111000010000000000000
000000000000000001000010000011111010000000000000000000
000000000000000101000110010101011111101000010100000000
000000000000000000100010000111111001110100010000000100

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000010000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000010100000000000000110000000000000000000000000000000
000000000000000111000111100000000000000000000000000000
000000000000000000000000001101100000101001010000000000
000000000000000000000000001111101011100000010000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000011100000000000000000000000000000
000000000000010000000010101111101000101101010000000000
000000000000000000000100000111111111011100100000000100
000000100000000000000000000111001001100000010000000000
000001001010000000000000000001111100111110100000000000
000000000001000000000000000000000000000000000000000000
000000000000100101000000000000000000000000000000000000
000000000000000000000000001101001110100000010000000000
000000000000000000000011000011011000100000100000000000
000010000000001000000010010000000000000000000000000000
000000000100000001010110000000000000000000000000000000

.logic_tile 2 11
000000000000001111000111100000001101011000110100000000
000000000001000011000000000001011001100100110000000000
001000000000100000000000000101011111100001010000000000
100000000111010000000010100001111011010000000000000000
010000000000000101100111110011011010001100110000000000
100000000000000111000011110000000000110011000000000000
000000000000001001000110001000011011111100010000000001
000000000100000001000010000011011111111100100010000000
000000001101010001000111100000001110000100000100000000
000000000000000001000100000000010000000000000000000101
000000000000001101100011001011111010101011010000000000
000000000000001011000000001011001011001011100000000000
000000000001000000000000011011101010000010000000000000
000000001010100000000010100111101010001001000000000000
010010100000000101000011101111101100111000000000000000
100000000000000000100110001101101001010000000000000000

.logic_tile 3 11
000000000000001101100110111000000000000000000100000001
000000000000001011100010101011000000000010000010000100
001000000001000111100111111001111110010010100000000000
100000000110100000000111101011101100110011110000000000
010000001110000101100010000001001010101001110010000000
100000000000000101100011111101011000010000110000000000
000010100000001000000000001000000000000000000100000000
000000000000000111000000000101000000000010000000000001
000001000000000001000000010000000001000000100100000000
000010100000000000100011010000001100000000000011000000
000001000001000000000010000111001100110110100100000000
000010000000100111000010000000011001110110100010000000
000000000000100001100010000101011001101111010000000000
000000000001010000000000000101001111111111010000000001
010010000001010101100110001001001110110010100000000000
100001000000000000000000001001111011110011110000000000

.logic_tile 4 11
000000000000001000000000000000001000001100111000000000
000001001000000111000000000000001100110011000000010000
000010100000000101100000000011101000001100111010000000
000000000000000000100000000000000000110011000000000000
000000000000001000000000000001101000001100111000000000
000000000000001101000000000000000000110011000000000010
000000000000000000000000000000001000001100111000000000
000000000000100000000000000000001010110011000001000000
000000000000001000000000000111001000001100111000000000
000000000000000101000000000000100000110011000000000000
000000000101000101100000000011101000001100111000000000
000000001100100001000011110000100000110011000000000000
000010100001010000000000000000001000001100111000000000
000000001000000000000011100000001000110011000010000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000000

.logic_tile 5 11
000000000000001000000000010101000001111001110000000001
000000000000000001000010000111101000110000110000000000
001010100001000000000110110001001000101011110100000010
100000000000100101000011000111010000000011110000000010
010000000000101000000000010101001110010110110000000000
100000000001000101000011001011011100100010110000000000
000000000000001001100110010111111001101000010000000000
000000000000001111000011001011011110000000010000000100
000001000001100000000011101000001111101111000100000100
000000101011110011000010000101001011011111000001000000
000010001101011000000000001000011100111001010000000001
000000000000000001000000001111001011110110100000000000
000000101100001001100011100101111111110000010000000000
000000000001011101000010001111101111010000000000000000
010100000000011011100011111011001101000111010000000000
100000000000001011100010000101011001101011010000000000

.ramb_tile 6 11
000001000000000000000000000000000000000000
000010000001000000000000000000000000000000
000001101000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001101100000000000000000000000000000
000010000000010000000000000000000000000000
000010000001010000000000000000000000000000
000000001000000000000000000000000000000000
000001000001010000000000000000000000000000
000010100000000000000000000000000000000000
000010100010000000000000000000000000000000
000000000111000000000000000000000000000000

.logic_tile 7 11
000000100000001001100011100001000001000000001000000000
000001001100001111100100000000101001000000000000000000
000000100000110000000111100101101000001100111000000000
000001000110110000000111110000001111110011000000000000
000010000000000000000000000011001000001100111000000000
000000001100000000000000000000101111110011000001000000
000100000001000111100000000111101001001100111000000000
000000100000000000000000000000101001110011000000000000
000010101010100000000011100111101000001100111000000000
000000101101001111000111100000001110110011000000000000
000000000000000111100000000001001001001100111000000000
000000001110100000000000000000001100110011000000000000
000000001000010001000111000001001000001100111010000000
000000000100000000000111010000001100110011000000000000
000000000000000000000111110011001001001100111000000000
000010100000001001000011110000101111110011000010000000

.logic_tile 8 11
000001000000000000000011100001000000001100110000000000
000010100000000000000100000000101100110011000000000000
001001000000011001100000000011000001101111010101000000
100010000001110101000000000011001000001111000000000100
010000000000001101100000001011011010111110100110000000
100000001010000001000000001101000000101001010010000000
000000000001011001000110001111111001001111110000000000
000000001100000111000000000011101101000110100000000000
000000000000000011100010101011001111010010100000000000
000000000000001111100100000101101110110011110000000000
000000101011110011100011110101011111011110100000000000
000001000000001101000111110101001101011101000000000000
000000000000001000000110100111101100110110100100000000
000000001000001111000000000000001111110110100001000000
010001000111111011100111101011111101010010100000000000
100000100110110001000100001011011100110011110000000000

.logic_tile 9 11
000010100000001000000111000101011110100000000010000000
000001000110000111000000000101011011110100000000000000
000000000001000111000000001001000000101001010010000000
000010100000000000100011110111001101110110110000100000
000001000000001001000010000001100000101001010010000000
000000100100000011000000000001001100111001110001000000
000001000000001000000110011001011010111101010011000001
000010100000000001000010101101010000111100000000000000
000100000000011111100110001111001001100000000000000000
000000101011101001100100001001011110111000000000000000
000000100000000101100110001001000001111001110010000001
000001000000100000100100001011001010110000110000000000
000001000000000001000000000011101111101000010000000000
000010100000001001000000000111001001000100000000000001
000000000000011101100000000101011000100000010000000000
000000000110000101100010000011111001100000100000000000

.logic_tile 10 11
000010000000010111000111100101101000101000010010000000
000000001010100000000110000011111001000000010000000000
001000000001001111100000010000000001000000100110000000
100000000010001111100010000000001101000000000000000000
110000000000000000000111111111111000101001010001000000
110000000000000000000111011001000000111110100001000000
000000001110000000000000010101001110100000010000000000
000000000001010000000011100001101011010100000000000100
000010000000011111000110100101101111100000010000000000
000001000000001101100100001101101111101000000000000000
000000000000000000000110100011001000101000010010000000
000000000000001011000000000001011001000100000000000000
000010001110100001000111001001001101101000000000000000
000000000001010001000100000001101110010000100000000000
010000001000110101100010000011100000010110100000000000
100000000001011111100000001011001001100110010001000000

.logic_tile 11 11
000000100001000000000111000000000000000000000000000000
000001001000100000000100000000000000000000000000000000
001100100001001000000000010000001010000100000100000101
100000000010000011000011110000010000000000000011000000
110010100100000000000010000000000000000000000000000000
110000000110000000000000000000000000000000000000000000
000001000000000000000000000001111001110100010100000101
000000100000001111000000001001101010110000110010000000
000000000000001000000000001001011101111000000111000000
000000001010000011000000000111111001111110000000000000
000010100000000000000011100011100000000000000100000011
000000000000001011000000000000000000000001000010000010
000100000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000011000000000011000000000000000100000001
000000001000000000100000000000000000000001000010000010

.logic_tile 12 11
000000000001000101000110001001011010010101110000000000
000000000000100000100000000001001101010110110000000001
001000000100000000000010100000000000000000000000000000
100001000000000101000000000000000000000000000000000000
110110000000010000000010100000001001000000110000000000
100000001000000000000100000000011111000000110000000000
000001000000001111000000000000000000000000000100000000
000010101110001111100000000011000000000010000000000000
000100000000000001000000010001111010001101010000000000
000000000000000000000010001111101011001111110010000001
000001000000100000000000000101100000000000000100000000
000000100001010000000000000000000000000001000000000000
000010100000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000010101000001000000001000000000
000000000000000000000011000000001011000000000000010000
000000100000000011100000000001000001000000001000000000
000000000000000000000000000000101100000000000000000000
000001000000001000000000000111000001000000001000000000
000010000000000011000010000000101100000000000000000000
000000001100001000000010000111100001000000001000000000
000000000000000011000100000000101000000000000000000000
000000000000000000000000000101000000000000001000000000
000010100000000000010010000000101110000000000000000000
000010100000000111000000000011000001000000001000000000
000000000000000001100000000000101110000000000000000000
000000000010000111100111110101100000000000001000000000
000001000000000000100010110000001111000000000000000000
000000000000001000000011100000001000111100001000000000
000000001010000011000100000000000000111100000000100000

.logic_tile 14 11
000000100000000101000011100000000001000000100100000000
000000000000001111000100000000001000000000000000000000
001000000001011000000010100111101101010101110000000101
100000000110000111000010100001001101101001110001000000
110010000000001001000000000000000000000000100100000000
100001000000000001000000000000001000000000000010000000
000000001010001000000011101001111110001011100000000010
000000000000000001000100001001111110010111100000000100
000000000001001000000000000111100000000000000100000000
000000000000100011000000000000100000000001000000000000
000000001000000000000110101000011010010100000000000000
000000000000000000000000000101010000101000000000000000
000000001111111000000000000111001001000100000000000000
000000000000000011000010000101111011000110000000000000
000001000000000001100110000011011010000010100000000000
000000101110000000000011100101010000010110100000000000

.logic_tile 15 11
000001100000000000000000010011111010101001010110000001
000001000000000000000011110011100000010101010001000011
001000001110001000000111100101000001111001110100000001
100000000000001001000100000101001110010000100010000011
110000000000000111000111000000001100000100000100000001
010000001110001001000100000000010000000000000000000010
000000000000000000000000010101011100111000100100100100
000000000001000111000011010000011110111000100011100010
000000000101011000000111110011000000000000000110000000
000000001010101011000011100000100000000001000010000010
000000000110000000000010000101001010101001010110000000
000000000000000000000011101111100000101010100010000110
000001000001000000000000000000000000000000000000000000
000010000000100111000011100000000000000000000000000000
000001000000000000000000001001101001000000100000000000
000000100001000111000000001001011011000001010000000000

.logic_tile 16 11
000000000000000000000110100101111001010100000000000000
000000000000000000000000000111011111101000010010000000
001010000000000101100110010000000001000000100100000000
100000000010000000000111000000001101000000000010000000
110001000000000000000000000000000001000000100100000000
010000100100000101000010000000001001000000000001000000
000000001100101001000000001111011010111000100000000000
000000000000010111000000001001001010111110100000000001
000000000000010000000000000000001010000100000110000000
000000000000000000000010000000010000000000000000000000
000010100000000000000010001000000000010110100000000000
000001000000000000000000000001000000101001010000000000
000000000010000001000000000111000000000000000100000000
000000000111010001000000000000000000000001000001000000
000000000000000000000010000000000000010110100000000000
000000000110000000000000001001000000101001010000000000

.logic_tile 17 11
000000000000000000000000000111100000000000001000000000
000000000001000000000000000000100000000000000000001000
000000000000000101100110100000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000001000000100000000000000111100000000000001000000000
000000100000010000000000000000000000000000000000000000
000000100000000000000000000000000001000000001000000000
000001000000000000000000000000001000000000000000000000
000110001110010000000010100011100000000000001000000000
000001000001110000000100000000000000000000000000000000
000000000000000101000010100000000001000000001000000000
000000000110000000100100000000001001000000000000000000
000001000000000000000000000111000000000000001000000000
000000100001010000000010110000100000000000000000000000
000000000000100000000000000000000001000000001000000000
000000000001001101000010110000001101000000000000000000

.logic_tile 18 11
000000001010001001100011101011101100101001010100000001
000000000000000111000100001101000000010101010010000000
001000000000010101000011101101001011100010100000000000
100000001010000101000100001101101101010100010000000000
110000000000000001000010100001000001100000010000000000
100000001000100101100000001111001100000000000000000000
000001000000000001000111110001101101101010000000000000
000000100000000101100110000111011001000101010000000000
000100001010001001000000010011101011110011000000000000
000000000100000001100011100011001010000000000000000000
000000001100101111100111001101011111100010110000000000
000000000001000001000100000101111001101001110010000000
000000000000110000000110010001001100101001010100000000
000000000000101001000010000101100000101010100010000000
000000000000000011000111001001011110000000000000000000
000000000000000000000100000001001111100000000000100000

.ramb_tile 19 11
000001000110000000000000000000000000000000
000010000101000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100100000000000000000000000000000
000000000001010000000000000000000000000000
000010001000010000000000000000000000000000
000000001010100000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000001000000010000000000000000000000000000
000010000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 20 11
000000000000000000000010110011101011100000000000000000
000000000000000101000011111001111011001000000001000000
001000000000001101000010111101001010000000000000100000
100000000000001111000010010011011111010000000000000000
110010000001010101000010100001111001101010000000000000
100001000000100101100110101001011111000101010000000000
000000000000001001100010111001011001100010000000000000
000000001010000111100011010101001000001000100000000000
000000000000000000000010011000001101101000110100000000
000000000000000000000111000101011100010100110000000000
000000000000001001100110100011011000111111000000000000
000000000000000011000000001001101010000000000000000000
000000000001000000000111010011000001100000010110000000
000000000000100000000111101111101001110110110000000000
000000000000000000000111101001011001100000010000000000
000000000100000000000000000011001011000000100000000000

.logic_tile 21 11
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000010000
000000000001000000000110000000001001001100111000100000
000000000010001111000100000000001100110011000010000000
000000000110010001000000010000001001001100111000100000
000000000000100000100010010000001100110011000000100100
000000000000000000000000010001101000001100111000100000
000000000000000000000010010000000000110011000001000000
000000000001010000000000000000001001001100111000000000
000000000000100000000000000000001110110011000001000000
000000100001000111100000000000001001001100111000000000
000001001000001111000000000000001110110011000000000000
001000000000000011100000000000001000111100001000000000
000000000000000000100000000000000000111100000000000010
000000001010001001000000001111001011100010000000000000
000000001010101001100000001001001011000100010000000000

.logic_tile 22 11
000000000001011001100010110000000001001001000000000000
000000000000000001000011011001001110000110000000000000
001000000000000001100000001001011100010000100100000100
100000001000001001100000000011011000010100000000000000
000000000000001000000000000011001011011110100000000000
000000000100000011000000000001101011011101000000000000
000000000000001011100110000011000000100000010000000000
000000000000000001000100000000001001100000010000000000
000100000000000001000110000011111011010100000100000000
000000001100000001000000000001001111100000010000100000
000000000000001001100010100000001111110000000000000000
000000001100001111000110000000001101110000000000000011
001000000000010101000000000001101101000000010000000001
000000000000100000000000000000001100000000010000000000
011000000000001001000011101000011001000000010000000000
110000000000000111100000000001001110000000100000000001

.logic_tile 23 11
000000000000000101000010110000001111111000110100100000
000100000000000000000010001001001000110100110000000010
001000000000011101000000010011001010101001010110000000
100001000000100001000011011001000000111101010010000000
000000000000000001100110110000000001001001000000000000
000000000000001101000010101111001010000110000000000000
000000000000000011100110000101001000111001010100000000
000000000000000000000000000001111101110000000000000101
000010000000000001000110001101000001101001010000000000
000100001100000001000000001101001101000110000000000000
000000000000000001100000010001000001110110110100000100
000000000010000000000010001101101100101001010000100001
000000000000001000000110001011011001010010100000000000
000000000000000001000100000111001001010110100000000000
000010000000000011100000000111011010101000000000000000
000000000000000000100000000000100000101000000000000010

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000100100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000100000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000100000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111000000010001101100100100010000000000
100000000000001001100011000011001001111000110000000100
010001000000000000000110010000000000000000000100000010
100000000000011101000111001101000000000010000000000100
000000000000000000000011101111011010101100010000000000
000000000000000000000010000001011100101100100000000000
000000100010001011000000000000000000000000000000000000
000001000000001011000000000000000000000000000000000000
000000000001000000000000000000000000001001000000000000
000000000000100000000000001101001010000110000000000000
000100100000000001000000000000000000000000000000000000
000101000000010000000000000000000000000000000000000000
010000000001010000000000001000011000000001010010000111
100000000110000000000000001101010000000010100000100000

.logic_tile 2 12
000110000000000011100110011111011000101001000000000000
000100000000000000100011001011011001010000000000000000
001000000000000001100011111111011001000110100000000000
100000000000000111100011100001001101001111110000000000
010000000001000101000111000011011100001111000000000000
110000000000101101000000001111101010000111000000000000
000010000001010111000110111001011010111000000000000000
000000000000000000000011011001101110010000000000000000
000000000000000001100010011101011011110110100110000100
000000000000000000000110101111011011111111110010000100
000000100000010111100111000000000000011111100000000000
000001000100000000100111111111001100101111010000000001
000001000000000111100111010001011110111001010000000001
000000100000001011000010000000111101111001010010000000
000000000000001011100110010111111001001111010000000000
000000000100000001000011110001011110101111010000000000

.logic_tile 3 12
000000000000001000000111000000000001000000100100000010
000000000000000111000100000000001011000000000011000000
001000000000100000000011110101011000101001010000000000
100000000000001101000010101001100000111101010010000000
010000000000000000000111011001100001110110110100000000
100000000000000000000010111011101001101001010010000000
000000100000010000000010010011000000000000000100000000
000001000000000000000111010000000000000001000000000001
000010000000000000000000000111000000000000000100000100
000001001010001111000000000000100000000001000000000001
000000000000100000000000010000011100000100000100000000
000000000010000111000010000000000000000000000000000001
000000001100000000000000000111111011000111010000000000
000000000000000000000010010001011111101011010000000000
010000000001100000000110100000000000000000000100000010
100000000000000001000000001101000000000010000000000001

.logic_tile 4 12
000000101111100000000110100001001000001100111000000000
000000000000000000000100000000100000110011000010010000
000010100000101011100000000001101000001100111000000000
000000000000011011100011100000000000110011000000000010
000000001110000000000000000101101000001100111010000000
000000000000000000000011000000100000110011000000000000
000000000001000000000000000000001001001100111000000001
000000001010000000000010000000001000110011000000000000
000000000001010000000000000000001001001100111000000000
000000000000100000000000000000001001110011000000000010
000001000000001000000000000000001000001100111000000000
000000000101000111000000000000001110110011000000000000
000000001101011000000000000101001000001100111000000000
000000000000000101000000000000100000110011000000000000
000011000000000000000000000011101000001100111000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 5 12
000000001100000000000000000000011011111100010000000001
000000000000000101000000001011001011111100100000000000
001000000000000101100010011111111001001011100000000000
100000100010000000000110100011111011101011010010000000
010000000000001111000010001111001010111110100100000000
100000000000000011000100000111000000101001010000000100
000000000000001111000111000101101010100000000000000000
000000000100000001000010001011001100111000000000000100
000100001000000111000011110111101101101000000000000000
000000000000000000100010000111101010100000010000000000
000000000000011111000000001111011111010110000000000000
000000000000001101100000001101111000111111000000000000
000000001110001011100010000000000000000000100100000100
000000000011000001100010000000001000000000000000000000
010010100000000001100110100011101011000010000000000010
100001000000000000000110001111011001000011000000000000

.ramt_tile 6 12
001000001101000000000000000000000000000000
000000000000110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101010000000000000000000000000000000
000001000000100000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000010000000000000000000000000000
000000101000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000110100000000000000000000000000000
000010001110000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000

.logic_tile 7 12
000110100000000111000000010111001000001100111000000000
000010100000010000100011100000001100110011000000110000
000000000100010000000111100101101001001100111010000000
000001001010001001000100000000001001110011000000000000
000010100001110000000010000011001000001100111000100000
000001000001011011000100000000001011110011000000000000
000010100000100001000000010001101001001100111000000000
000000000001010000100011100000001011110011000000000000
000000100001001111000010000001001000001100111000000000
000000000000101111100111100000001101110011000000000000
000000000000100001000000000011101000001100111000000000
000000000011000001000000000000001101110011000001000000
000010001000000001000000000101001000001100111000000000
000000000000001111000000000000001001110011000001000000
000000000000000000000000000111001001001100111000000000
000000000000000000000000000000001100110011000000000010

.logic_tile 8 12
000001000000011001100010110001011010110110100100000000
000010101000100111000011010000101111110110100000000001
001010100000001011100000011101111110101011110100000000
100001001000000001000011000101010000000011110010000010
010000000000000000000111010101101100101000010000000000
100000000010000111000010001011111011001000000000000000
000100100001010001100000000000001000000100000100000000
000101000001010111000010010000010000000000000001000100
000000000110000101000111101101001100000111010000000000
000000000001010000100010001011001000101011010000000000
000000000001110000000000000001100000111001110000100000
000000000110110000000011110001101011110000110000000000
000000000000000000000110110011011000101000000000000000
000000000000000000000010101011101011011000000001000000
010000000001000000000111101000011000100011110100000000
100000001001100000000000000101001111010011110010000000

.logic_tile 9 12
000100000000001011100111000111111100110100010000000000
000000000000100101000110000000101010110100010000100000
001010000000000111100111000001011011100000010000000000
100010000000000000000100001001101010010000010000000000
010100000001011111000000010011111001111001010001000000
100000000000101011000011110000101011111001010000100000
000000100000000001000110110001011110111000110011000000
000000000000000001000010000000001111111000110000000000
000000000000000000000010000101000000000000000100000001
000000000000000000000111100000000000000001000000000000
000000100000000001010110001111001110111110110000000010
000001001010000000000011101101011011111101010000000001
000010100110000011100110110001011001010111100000000000
000000000000000000010010101011011101000111010000000000
010000000001010111000000010001011010100001010000000000
100001000000100000000011001011101001010000000000000000

.logic_tile 10 12
000000000000000011100000011111111000100001010010000000
000011100000000000000011110001101010010000000000000000
001000000000001011100000000011011110111101010000000000
100000001000000011000000001011010000101000000001000000
010000001000000011100000000101101111101001000000000000
010000000000000000100000001111001010010000000000000000
000000000000100011100010001001101101101001000000000000
000010000001001001000010000011011000100000000000000000
000010100001010000000111001111011011101000010000000001
000000000000100111000110000001001010000100000000000000
000000000000000111100000001101111001101000000000000000
000000000100000000100000000111101000100100000000000000
000000000000000000000111000111000000000000000101000000
000000000000000001000110100000100000000001000010000000
010000000000101000000010010001111011101000010010000000
100001000001001101000111010001001011000000010000000000

.logic_tile 11 12
000000001011000000000011100111000000000000000110000000
000000001010100000000010010000100000000001000010000010
001110001100000011000000000000011110000100000110000100
100000000000000111100000000000000000000000000000000010
010000000001000000000000000000000000000000000000000000
010000000100100000000000000000000000000000000000000000
000010000001000011000000001101101111110100010100000100
000000000000000000100000000011001111110000110011000000
000010000001010111000000000000011110000100000100000001
000000000000100000000000000000010000000000000011000000
000000000001100001000000000000000000000000100100000000
000000001111010000100010010000001100000000000010000010
000100000000000001000000011001111101101001110110000000
000000000000000000000011011011001000010100100010000001
000010000000000011100000001101111110111000100110000000
000000000000000000000011100011001001111100000010000000

.logic_tile 12 12
000100000000000000000000010111100000000000000100000000
000000000000000000000011110000000000000001000000000000
001000000000000000000000000000000001000000100100000000
100000000000000000000000000000001100000000000000000000
010000001110000000000000000000000000000000000000000000
010000001010000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000111000000000000001111000000000000000000
000000000000010000000000000111011100001100110000000000
000000000000000000000000000000010000110011000010000000
000000000000000001000010000000000000000000000000000000
000000000100000000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000001000001011011000000000000000000000000000000000000
110001000000001000000000001000000000000000000100000000
000010101000000111000010010101000000000010000010000000

.logic_tile 13 12
000000100000001101000111100101011110000010000010000000
000010100001010101100010011011011011000000000000000000
001000000000100101000000000001011110111110100000100001
100000000101000000100010110111110000101001010000000100
110000000000000000000010100101111100001011100000000011
110000000000001101000100000001111100101011010000000000
000000000000000000000010110011100000000000000000000000
000000000000001101000110010011100000101001010000000000
000000000000000001000010101001101100000010000000000000
000000000000000101000110110111011110000000000010000000
000000000010001001100110000000011100000100000100000000
000000000000001011100010010000000000000000000000000001
000001000000000101000111101001011011000010000000000000
000010000000000001100000001001001011000000000010000000
110000000000000101000111100000001101000010110000000000
000000001000000000100110111001001100000001110000000000

.logic_tile 14 12
000101000001010000000111100001000000000000001000000000
000000000010000000000100000000100000000000000000001000
000100000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000001000000000000000000000000001000000000
000000100000000000000000000000001010000000000000000000
000000000000000000000000000011100000000000001000000000
000000001000100000000000000000100000000000000000000000
000000000000000000000011100000000000000000001000000000
000000000010000000000100000000001110000000000000000000
000000000001000000000011100011100000000000001000000000
000000001000101001000110010000000000000000000000000000
000000000100000111000000000011100000000000001000000000
000010100000000000000000000000100000000000000000000000
000100001011000000000010000000001000111100001000000000
000000000000100000000100000000001101111100000000000000

.logic_tile 15 12
000110000111010000000000000000000001000000001000000000
000001101010100000000000000000001101000000000000001000
000000100000000001100110000000000000000000001000000000
000001000000000000100100000000001101000000000000000000
000000000000100000000000000111100000000000001000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000101000000000110110000000001000000001000000000
000000000000000000000010100000001110000000000000000000
000000001011000000000000010000000001000000001000000000
000000000000000000000010100000001001000000000000000000
000001000010000000000000000000000000000000001000000000
000010001100000000000000000000001101000000000000000000
000000100000101101100110100111100000000000001000000000
000001000000010101000000000000100000000000000000000000

.logic_tile 16 12
000000000001110000000011100001100000010110100000000000
000000001100110000000000000000100000010110100000000000
000000000000000000000111000000000000010110100000000000
000000000000000000000100001001000000101001010000000000
000000001000000000000000001000000000010110100000000000
000000000000000000000000001011000000101001010000000000
000000000000000111000000000000001100000011110000000000
000010100000000000000000000000010000000011110000000000
000000000000101001100000010000000000001111000000000000
000000000001001001100010010000001100001111000000000000
000000101100000000000000000000000000001111000000000000
000001000000000000000010000000001100001111000000000000
000000000001010000000000000000011110000011110000000000
000000000110100000000000000000000000000011110000000000
000001000000001000000000000000011010000011110000000000
000010101010001001000000000000000000000011110000000000

.logic_tile 17 12
000011000000000101100000000011000000000000001000000000
000011000000000000000000000000000000000000000000010000
000000000001010000000000000011100000000000001000000000
000000000100100000000000000000100000000000000000000000
000000001110001000000000000000000001000000001000000000
000000000010000101000000000000001100000000000000000000
000010000001010000000000000000000001000000001000000000
000000001010100000000000000000001101000000000000000000
000001000000010101000010100011000000000000001000000000
000000100000100000100110110000100000000000000000000000
000001001010000000000010100011000000000000001000000000
000010100100001101000110110000100000000000000000000000
000000001010010000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000001000000000
000000000101000000000000000000001010000000000000000000

.logic_tile 18 12
000010000111000000000000000000000000000000000000000000
000001000000100000000011100000000000000000000000000000
001010100000100000000000000111111000101010100000000000
100000000001010000000010100000110000101010100000000000
000001000000010001100000001101101010110011110000000000
000010000001010101000000001011001100100001010000000000
000000000000001001000000000000000000000000000110100000
000000000000000111100011110111000000000010000001100111
000000000000001000000000011011101110110011110000000000
000000000111011111000010000101111110010010100000000000
000000100000100000000111000000000000000000000000000000
000001000001010000000010000000000000000000000000000000
000010100100001001000000000000011010101010100000000000
000000000101011011000010001001010000010101010000000000
000010100000001000000010011011001011100000000000000000
000000000000000001000010000111101111000000000010000000

.ramt_tile 19 12
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000001001111010000000000000000000000000000
000000101100000000000000000000000000000000
000010100000100000000000000000000000000000
000000000001000000000000000000000000000000

.logic_tile 20 12
000000000000001111000111100111011010100010100000000000
000010100000000001000110101101001110010100010000000000
000000000000000000000010100000011000010101010000000000
000000000000100101000010100001000000101010100000000000
000000000000001000000011101001001001100010010000000000
000000001010001111000000001101011000000110010000000000
000010100001001000000111101111011000100010000000000000
000000001010101111000110011101111100001000100000000000
000000000000000001000000000011101111000000000000000000
000000000000000000100000001001111110000100000000000000
000000001111001000000110000000000001001001000000000000
000000000000100001000000000101001110000110000000000000
000000000000101111000011111111111000100000000000000100
000000000000010011100110000011111000000000000000000000
000000100001000001100000010001101110000001010000000000
000000000000100001000011100000110000000001010000000000

.logic_tile 21 12
000000000000000000000000000011111101100000000000000000
000000000001010000000011111001101110000000000000000000
001010000100000000000000011111111010011111110000000000
100000000000001111000010101111111011001111010000000000
110001000001011000000000010000000000000000000000000000
110010000000100111000011100000000000000000000000000000
000000100000000111100111010000000000000000000000000000
000000001000000000100111110000000000000000000000000000
000000000000000111000010001101100000101001010000000000
000000000000000000000100000101100000000000000000000000
000000000000011001010111000011111010001001000000000000
000001000000011011000100000101001101001110000000000010
000000000000000001100111101000000000011111100100000001
000000000010000000000010000001001110101111010000000000
000000000000000011100110010000011000001001010000000000
000000000110100000000010000011011111000110100010000010

.logic_tile 22 12
000000000000000001100111011000011110010111110110000100
000000000000001001100110001101010000101011110000000000
001000000000000101000110100000011011100000000000000000
100000000000001111000000000101001011010000000000000000
110010001010000001100010101001101100101011110100000100
010000001110001001000100000001010000000011110000000000
000000000000011001100110000001001001000000000000000000
000000000000100001100011111001011100001001010000000000
000000000000001101110110001111001110001001000000000000
000010001110000001000011110011011110001101000000000000
000011100000001001100000011000000000010000100000000000
000000000000001011000011101001001100100000010000000010
000000000000001001000000001101111000000110000000000000
000000000000000101000010001011001010000010000000000000
000000000000000000000000011101001100000001000000000000
000000000010100000000010000011101000001001000000000000

.logic_tile 23 12
000001000000001001100011100011100000101001010110100001
000000000000000001000010100001001001111001110001000000
001000000010000101000010100101111011111101010100100001
100000000000000111100000001111011001111110110001000000
000000100000000001000010001101111110000000100000000000
000001000000001111000000000111111110100000010000000000
000000000001100101000110010000000000000000000000000000
000000001000000000000011010000000000000000000000000000
000000000000001000000000001001000000000110000000000100
000100000000000011000000000111001010101001010010100010
000000100000000001100010001011001010101000000000000000
000000000000100000000000001001011010010000000000000000
000000000000001001100000011011111000111100000010000000
000000000000001011000010000001101011011100000000000000
000010000000100001000000010000011110000000010000000000
000000000000010000100011101001001110000000100000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000010000000000011100000011101111110111111100000000000
000000000000000000100011011011101011101001000000000000
001000000001011111000000010000000000000000000100000000
100000000000001001000011110001000000000010000010000001
010000000000001111100110010000000000000000000100000010
100000000000001011100011100101000000000010000000000100
000010100000001001100000010000000000000000100100000000
000000000000001111000011000000001010000000000010000000
000100000000000000000000000101000000000000000110000100
000000000000000000000000000000100000000001000010000000
000010000000000000000000011001011001111001010000000000
000000000000000000000011000001101111011001000000000000
000000000000000000000010000111111011110000010000000000
000000000000000000000000001111101010110110010000000000
010000100000011000000000010001100000000000000100000000
100001000100000111000010110000100000000001000010000000

.logic_tile 2 13
000000001101000001100111010011011011101110000000000000
000000000000100101100110010011101101101101010000000000
001000001110000000000011100000000000000000000100000000
100000000000000111000100000001000000000010000010000000
010000000000010101000000000000011010000100000110000010
100000001010000001100000000000010000000000000000000000
000100000000001000000010001001001011010110100000000000
000000000000000001000110101001001100010010100000000000
000010100000000011100011011111001110111111100000000000
000010000110001001000011011101011110101001000000000000
000000000001010001010010000011011001010110100000000000
000000000000000111000011100101101101100001010010000000
000100000000000001100110011001001100000110100000000000
000000000000001001000011100011101001001111110000000000
010000000000000000000000011111000000010110100000000000
100000000000000000000010001111100000111111110000000001

.logic_tile 3 13
000000000000000101000111101000000000000000000100000000
000000001010000000000000001001000000000010000010000001
001000000001011000000000011011011100010110110000000000
100000000000001111000011100101111100100010110000000000
010001000010000001100011111000000000000000000100000010
100010000100010000000011010001000000000010000000000100
000000000000001000000000010000000000000000100100000000
000000000000000111000011110000001001000000000010000010
000000000000000001000000010001001010101111000100000000
000000000000000000000010100000011010101111000010000000
000010000000010000000000001000000000000000000100000010
000001000100000000000010001101000000000010001000000001
000110000001010000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000001
010000000000000111000000000111100000000000000100000000
100000000000000000100000000000000000000001000000100001

.logic_tile 4 13
000000100000001000000000000111101000001100111000000000
000000000000100111000000000000000000110011000000110000
000010000000001011100000010000001000001100111010000000
000001000100000011000011000000001100110011000000000000
000010000000000000000000000000001000001100111000000000
000000000000000001000000000000001110110011000000000000
000100000011010001000000000101101000001100111000000000
000000000000100000000000000000000000110011000000000010
000001000000000001000010000000001001001100111000000000
000000000000000000000000000000001001110011000000100000
000000000001000000000000000001001000001100111000000000
000000000100000000000000000000000000110011000000000000
000100000000000001100010000011001000001100110000000000
000100000110000000100100000000100000110011000000000000
000001001100000000000000000001101111010111100000000000
000010100000011111000000000101011000000111010000000000

.logic_tile 5 13
000000000000100111100111000111111001100000000000000000
000000000001000111100100001011101011110100000000000000
001000000000001011100110010000011001101111000100000000
100000000010001111100010101001001001011111000000100101
010000000100000001000111100011001011000110100000000000
100000000000010000000110000001111100001111110000000000
000000000000001101100011111001100001110110110100000000
000000000001010111000111010011001010101001010010000001
000000001110000000000110100111011010111110110000000000
000000000000100001000111011101111100111110100001000001
000010000000000001100111101111011010001011100000000000
000000000010001001000100000111001000010111100000000000
000000001100001111100000010111011100101011110000100001
000000000000000001000010000011011010111011110000000000
010100000011001001000000010001111111010110110000000000
100001000000001101000011000001101110100010110000000000

.ramb_tile 6 13
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001110100000000000000000000000000000
000000000001010000000000000000000000000000
000101001010010000000000000000000000000000
000100000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000011101110000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000011010000000000000000000000000000

.logic_tile 7 13
000100000010000000000011110101101000001100111000000000
000110100000100000000011100000001111110011000000010001
000000000001010001100111110101101000001100111000000000
000000000100100000100111100000101100110011000000000000
000010101010000000000111100101101001001100111000000000
000010001101000000000000000000101111110011000000100000
000000000001001000000010000101001000001100111000100000
000101000000001111000110000000101001110011000000000000
000000000110000111100000000111101001001100111000000000
000000001100000000000000000000001001110011000000000000
000000000000000000000000010001001001001100111000000000
000001000000000000000011000000101111110011000000100000
000000000000000000000011100001101001001100111000000000
000000000000000000000000000000101110110011000010000000
000101000000101001000111110011101001001100111000000100
000000100000010011000110110000101000110011000000000000

.logic_tile 8 13
000000000000000001100011100000000001000000100100000000
000000000110001001100000000000001010000000000010000000
001010001011011011100010101001011100010111100000000000
100001100001100101000000001001011110001011100000000000
010000000000000011100111000111101001000110100000000000
100000001010000000100100000001111101001111110000000000
000000000010000101000111001001101011010110110000000000
000000000000000000000110001011011000010001110000000000
000000000000010001100110110000000000000000000100000000
000000000000000011000011000011000000000010000000000100
000000001010100000000111110101001110101011110110000000
000000000100010000000111011011010000000011111000000000
000000001100000111100110010101101111101011110001000010
000010000000000001100010001011111011110111110000000000
010011100111010000000011100111011110101111010000000000
100001000001010000000010000001011100111111100000000001

.logic_tile 9 13
000000001010000111000000000000011100111100010010000000
000000000111010000100011111001011100111100100001000000
001000000000000001100000011111111101111110110000000010
100000000000000000100011000011111011111101010000100000
010001000000101000000010001111100000111001110000000000
100000100111000011000000001101101110010000100010000000
000000000000001101100011110101101101111000110010000000
000000000000001111000111000000001110111000110001000000
000000000011111111100111001101011010000110100000000000
000000000111011011100000000111001111001111110000000000
000010000000101001110110100111101110000110100000000000
000000000011010001000010000011011101001111110000000000
000000000001010011100111001001011001111110110000000010
000000000000000000000100000011001001111101010000000001
010001000000001111100010000101000000000000000100000000
100000000000000101000010000000100000000001000010000000

.logic_tile 10 13
000100000000000000000000001011011111100000000000000000
000000000101010000000000000101101100111000000001000000
000000000000000000000000001001111011100000010000000000
000000000000100111000000001111001110010000010000100000
000000000000000001000000001101100000111001110010000000
000000000000000000000000001101101010010000100000000000
000000000000000011000010001000011110111000100010000000
000000000000100000000011101101011110110100010000000000
000110000110100000000011111111111011101000000000000000
000001000001001011000011100001111010100100000000000000
000010100000000000000011001011001100111101010000000000
000000000100010011000000001101010000101000000010000000
000000000001000011100000000101111100111000100000000001
000000000000001001000000000000111110111000100000000000
000010000001001000000011001011111010101000010000000000
000000000000101011000111001101001101000000100000000000

.logic_tile 11 13
000000101000010000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
001000000000100000000000000101100000111001110000000000
100000000001010000000000000011001011010000100000000000
110001100000000000000111010000011110000100000110100000
110011000000000000000011110000010000000000000000000010
000000000000000111100011101101101100111101010000000000
000000001000000000100100001011000000010100000000000000
000010000011101111000011100011100001101001010000000000
000000000100110111000100000111001010100110010000000000
000000000000000001000111000101111010101000110000000000
000000000000000000100100000000101110101000110000000000
000010100111000001000010000000000000000000000000000000
000001001000100001000000000000000000000000000000000000
000000001100100000000000001001001010101101010111000001
000000000001000000000011101111011101010100100000000000

.logic_tile 12 13
000010100001000000000010010000000000000000000000000000
000000000110100000000011010000000000000000000000000000
001000000000100101000010000000001001110001010100000100
100000000001000000100100001111011110110010100010100010
110000000000100000000000000000011010111001000110000100
110000001010000000000011010111011001110110000010000010
000000000000000011000000010011001000101000110100000000
000000000000000000100011100000111100101000110010000010
000000000000000001000000001001100000101001010111000010
000000000000000000100011000101001001011001100010000000
000000001100000000000000000001000001111001110101000000
000000000000000000000010011101101001010000100000000010
000000001101010001000010010000001001110100010110000000
000000000000000000100011011001011101111000100000000010
000000100000000000000000000000000000000000000000000000
000001000100000111000000000000000000000000000000000000

.logic_tile 13 13
000000100001000000000000001000001101111000100100000101
000000000001010111000000001101011111110100010010000000
001000100001000000000111100011111010110001010110000000
100001000000000000000111110000011010110001010000000001
110000000000001000000000001000001101111000100111000100
110000000010001111000000001101001110110100010010000001
000000000000000000000111100101111001111000100110000000
000000000000100000000100000000111111111000100000100000
000111100000010001000011101000011000110001010110000000
000000000000000111000000001011011110110010100010000000
000000000000000111000111101101100000100000010110000000
000000000000000111000011100011101110110110110010100000
000000000000001111000110101000001110110100010110000000
000000000000000111100111101101011000111000100010000000
000000100000000011100010101011011010101001010100000000
000000000000100000100110111011010000010101010010100010

.logic_tile 14 13
000000000000000000000111111101001000000001010010100011
000000000010000000000010101001100000000000000010010011
001000000000001011100010100000000001001111000000000000
100000000000000011100010010000001011001111000010000000
010001001000000000000011110001101011000000000000000001
110010000000100000000011100011111001000000100000000100
000010000000000000000110110000001000000011110000000100
000000000000001101000010100000010000000011110010000000
000000000000001000000111010111111010101000000010000000
000000001000001011000011100011100000000000000000000000
000001000000010000000000000111011000000000100000000000
000000000000000001000000001011101001000001010000000000
000010000000000000000010001000000000010110100000000000
000000100000000000000000001101000000101001010010000000
000000000000000000000000011011011100101000000100000001
000000001000000000000010010001100000111110100011000010

.logic_tile 15 13
000000000000001001100000000000000000000000001000000000
000010000000001001100000000000001110000000000000010000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000001001000000000000000000111100000000000001000000000
000010000001010000000000000000000000000000000000000000
000000100000000000000000000000000001000000001000000000
000001000000000000000000000000001101000000000000000000
000001000111010000000110110011000000000000001000000000
000010100000000000000010100000100000000000000000000000
000000000000000000010110110011000000000000001000000000
000000000000000000000010100000100000000000000000000000
000010101010000101100000000001000000000000001000000000
000000100001000000000000000000000000000000000000000000
000000100000001000000000000001000000000000001000000000
000001000000000101000000000000000000000000000000000000

.logic_tile 16 13
000010000000010000000000001000000000010110100000000000
000010101101110000000011000111000000101001010000000000
000000000000001000000011100101100000010110100000000000
000000000000001111000100000000000000010110100000000000
000010100001010000000000000000000000010110100000000000
000000101001110000000000001001000000101001010000000000
000000000001000011100000001000000000010110100000000000
000000000000000000000000001011000000101001010000000000
000010001000010000000000001000000000010110100000000000
000001000000100000000000000001000000101001010000000000
000000000000000111100111101000000000010110100000000000
000000000000001111000100001001000000101001010000000000
000001001010100000000000000011100000010110100000000000
000010000000010000000000000000000000010110100000000000
000000000000000111100000000011100000010110100000000000
000000000000000000100000000000000000010110100000000000

.logic_tile 17 13
000000000001001000000000000011000000000000001000000000
000000001001000101000000000000100000000000000000010000
000000100000000101100000000111000000000000001000000000
000001000000000000000000000000101100000000000000000000
000011000111000000000000000011100000000000001000000000
000011000001100000000000000000000000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000101111000000000000100000000000000000000000
000011000000010001000111100101100000000000001000000000
000010000001100000000100000000000000000000000000000000
000000001001010101000000000111100000000000001000000000
000000000100000000100010110000100000000000000000000000
000000001000000000000010000001100000000000001000000000
000000001110100000000000000000000000000000000000000000
000001000000000000000111100001000000000000001000000000
000010100011000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000001100000000000011100000100000100100100
000010000000010000000011110000000000000000000000000100
001000000000000000000000000000011110000100000100100000
100000000110000000000000000000000000000000000000000001
010011000000000000000010110000000000000000100110100001
010001000001010000000011010000001110000000000010000000
000000000001100000000000000000011100000100000110100000
000000000001010000000000000000000000000000000000000000
000001000110000001000000000000001100000100000100000001
000010001001010001100000000000000000000000000000100000
000000000110100111100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000111000000000000011110000100000110000001
000001000000000000000000000000000000000000000000000010
010000001100100011100000000011001010000001110000000000
100000000000000001000000000001011011000000110000000001

.ramb_tile 19 13
000001000000100000000000000000000000000000
000010001111010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001000010000000000000000000000000000
000001001110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000001001010000000000000000000000000000
000000001111010000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 20 13
000001000110111000000000000000001100000100000100000000
000000100100111001000000000000010000000000000000100110
001010000000000000000111101111101101000110100000000000
100000000000000000000000001101001001000000000000000000
010010100000001000000010001000000000000000000100000000
110001101111000111000100000011000000000010000001100000
000000000000000000000000011000000000000000000100000001
000000000000000000000011010011000000000010000000100010
000010101000001000000010000101111000000110100000000000
000101001010010001000100000001111111000000000000000000
000000000000000011100111000000000000000000000100000110
000000000000000111000110010101000000000010000001100000
000010100011010000000110000000011100000100000100000000
000001100000100000000000000000010000000000000000100010
010000000000000101100000000000011100000100000100000000
100000000000000000000000000000010000000000000000000010

.logic_tile 21 13
000010100001010000000111101001001111010111100000000000
000001000000100000000100001001111011110111110000000001
001000000000000111000111110111111010011110100000000000
100000000000000000100111101001111100101111110000000000
110000000001100111100000000101111110011110100000000000
110000001110010000100011100101011110101110100000000000
000000000000000111100010101000000000000000000100100000
000000000000100101000000000001000000000010000000100001
000001000000000011100000001101001001000111110000000000
000010000000000000100000001101111101011111110000000000
000000000000010111100000010111011011100000000000000000
000000000000000000000010100111001100000000000000000000
000010100000001111000111011111101001000111110000000000
000001000000001011100010101101011110011111110000000000
010000000001010101100110100000000001000000100110000000
100000000010001111000010000000001001000000000000100000

.logic_tile 22 13
000010000000001101100111111111001110110000100000000000
000001001110001001000110100011101110010000100000000000
001000000000001111100010010101011101000010000000000000
100000000000000101100110101001011101000011000000000000
110010100000001001000011100011011110110111110100100000
110010100000000001000010110000001101110111110000000000
000000000000000001000010011001001101010111100000000000
000000000000001101000011011101001100000111010000000000
000010000000001011100000010001101011111100000000000000
000001000000000011100010101101111011011100000000000000
000000000000001111100111001001111010111110100100000000
000000000000101011000010001111100000111111110000100000
001010100000000001100010001001111011111111110100000000
000001000000000101000110001111001000011111110000000100
000001000000001000000010010001001100111111100100000000
000000100010000001000010100101111000111111110000000100

.logic_tile 23 13
000010100000000101000110011101011010000001010000000000
000000000000000101100011101001010000010110100001000000
001000001100000000000111000001001010000001010000000000
100000000000001101000010110000000000000001010000000000
110000000000000011100011111000000000010000100000000000
010000000000000001100010000001001110100000010000000000
000000000000000000000110010001011111101001000000000000
000000000000000000000011100001111001010110100000000000
000000000000000101100000010111001011111111010110000000
000100000000000000100011011101111011111111000000000000
000000000000001000000000001111011000010100000000000000
000000000000000001000000000111011010000100000000000000
000000000110010001100000010101001101010000100000000000
000000000000100000000011110111001001000000010000000000
000000000000001001100110100011111110000001010000000000
000000001000000111100100001001000000010110100000000000

.logic_tile 24 13
000000000000010000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010110000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010001000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010001000000000000000000000000110000110000001000
000000010000100000000000000000000000110000110000000000

.logic_tile 1 14
000000100000000011100111001111001101111111000000000000
000001001010001101000011101101111010101011000000000010
001000000000001000000010100001111110101000010000000000
100000000000000001000110100001001110101010110001000000
010000000001010101000010000001001010101111110100100001
110000000000001001100110111011111000001111110000000101
000000000000000011100010101011011111011111100000000000
000000000000000111100011101011001011101111110000000001
000000111101000111000011111101101011101000000000000000
000001010000110011000011110111001101111001110000000000
000010110000000000000110011001101011110111110100000100
000000010100000000000011001001101011101011110000000110
000010110000000000000000000000000000000000000000000000
000000010000000011000010010000000000000000000000000000
000000010000000101100000000111101001101110010000000000
000000010000000000100000000011011010001110000000000000

.logic_tile 2 14
000000000000000000000111101101100000111111110010000001
000010000000001111000010010111000000101001010001000001
001000000000000000000000000000000000100000010100000000
100000000000000000000000000011001010010000100001000000
010010100001000011100110010101000000100000010110000000
010000000100100001100010000000101111100000010001000000
000010100001000000000110000000001011110000000100000000
000000000000100111000000000000011111110000000000000100
000000010000010001100010100001000001000000000000000000
000000010000000000000000000101101011010000100010000000
000000010100000001100000011001000000101001010100000010
000000010000000000000010000011000000000000000000000010
000000010000100000000010100000001101110000000100000000
000000010000000000000100000000011101110000000000000110
010000010000000111100000000101100000101001010100000000
100000011010000000100010111001100000000000000010100000

.logic_tile 3 14
000010101000000000000000001011111000010110100000000000
000000000000100000000000001101111011010110000000000000
001000000000000111100011101101111111101111010010000000
100000000100000101100011100111001011111111010000000000
010000001100000001000110110111101010000000000010000000
100000000000000000000010101111110000010100000000000000
000000000000000111000111110000011000000011110000000000
000000000000001011100110000000010000000011110000000000
000000010000001000000000001000000000000000000100000101
000000010000100001000000000011000000000010000000000000
000010110001010101100110100111101100010111110000100000
000000010101101001100100000000100000010111110000000100
000001010000100001000111000001111010000110100000000000
000000010001010000100000000000001010000110100000000000
010000010001010101100110001001101111000110100000000000
100000011000000101100010000101001100001111110000000000

.logic_tile 4 14
000011000000000111100000000001000001000000001000000000
000010100000000111100000000000001111000000000000000000
000000000000000000000111000101001000001100111000000100
000000000000000000000100000000101110110011000000000000
000000000000000000000110110111101000001100111000000000
000001000100000000000011000000100000110011000000000001
000000000001000000000011100101101000001100111000000000
000000000000100000000000000000100000110011000010000000
000000010010000001000000000101001000001100111000000000
000000010000000000100000000000100000110011000010000000
000001010000000000000000000000001000001100111001000000
000000110000000000000000000000001100110011000000000000
000100011001111000000000000000001000001100111010000000
000100010000010011000000000000001000110011000000000000
000110010001000000000110100000001001001100111000000000
000000010100100000000111110000001001110011000001000000

.logic_tile 5 14
000000001010000001100110010011111100010111110000000001
000000000110010000000010000000100000010111110000000000
001000000000010000000110001001111110000110100000000000
100100000000000000000011101111101110001111110000000000
010100000100000000000111001101101111010111100000000000
110100000001010000000100000101001001000111010000000000
000000000000001001000000010011000000100000010100000000
000000000000001011100011010000101001100000010010000100
000000011010000000000011110011011010111111010000000000
000000010001001101000011011111111001111111000000000101
000000010000010001100110001001111111010110100000000000
000000010000000000000111000111111001101001000000000000
000000010111011000000111001001001100111111110000000000
000000010001111101000100001011011100110110100000000001
010000010000000011000111010111100001100000010100000000
100000010010000001000111100000101001100000010000000010

.ramt_tile 6 14
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000100001000000000000000000000000000000
000000000000100000000000000000000000000000
000010101000000000000000000000000000000000
000001000000000000000000000000000000000000
000101000000000000000000000000000000000000
000100100100000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000
000010110001000000000000000000000000000000
000001110000100000000000000000000000000000
000010110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000110100000000000000000000000000000000
000101011100000000000000000000000000000000

.logic_tile 7 14
000001000000101000000111000011001000001100111000000000
000010000000011111000011110000101001110011000000010100
000000000000100000000011100101101001001100111000100000
000000000001000000000100000000101011110011000000000000
000000000000001000000111110111001000001100111000000000
000000000000000111000010110000001000110011000000100000
000000000000010001000111010101001001001100111000000000
000000001000010000100111110000101101110011000001000000
000000010000000000000110100001101001001100111000000010
000000010000000000000100000000101110110011000000000000
000000110000111000000111000011101000001100111000000000
000000011010010111000000000000001001110011000000100000
000000010000011000000000000101001001001100111000000100
000000010000001111000000000000001111110011000000000000
000010110000000001000111000101101000001100110000000000
000000011110000000000100000000001011110011000010000000

.logic_tile 8 14
000000000001011000000000000111101101000110100000000000
000000000001110001000011001011101011001111110000000000
000000001000001101000110000001011000111110110000000000
000000000000000111000000001101001111111110100001000000
000001100001100000000110001111101111010111100000000000
000010000110100001000011110011011011001011100000000000
000000000110000111000110101101100001000110000000000000
000000000000010000100100000001101100001111000000000000
000000010000001001000000000001101110111111110010000010
000000011100100011000011010011111001110110100000000000
000000010000001001100011111111001110000001010000000000
000000010000000011000111001111100000000000000000000000
000000010000000011100111111111011100111111010001000010
000001011110000000100111011011111011111111000000000000
000010110000001000000000000101111011000110100000000000
000000011000101101000010000101101111001111110000000000

.logic_tile 9 14
000001000001000001100110000111011001111111010100000010
000000101111100011000011111011011101111111000000000100
001000000000000011100010001001011001000110100000000000
100000000000001111100111100101011110001111110000000000
010001001001001111100111011001001010111111110100000000
110010100000100111100010101101101101110110100000000001
000000000000001000000010001101000000010110100000000000
000000000010100011000110001101001100100000010000000000
000000010001010111000011110001111101000011110000000000
000010110000000001000011001001011001000011100000000000
000000110000001000000111000011100000010110100000000001
000000010100000001000011111101000000111111110000000000
000000010001101000000110111001101110101111010110000100
000000010000110101000011001111111111111111010000000001
110000010000001000000110100011011000101111010000000010
100000010000000111000000001011001000111111010000000001

.logic_tile 10 14
000100000001001000000111000000000001000000100100000000
000000000000101111000100000000001111000000000001000000
001000001110100000000011100101011010111101010000000000
100000000101010000000100001101110000010100000010000000
110000000001001111100111000001011000111000100010000000
110000000000100011000111100000111100111000100000000000
000000000000000000000111000011111100010110100000000000
000000000001000111000110000101010000101000000000000000
000000010010000000000011100011011010101000000010000000
000000010000000001000100001101100000111101010000000000
000000010100000000000111000001001011101000110000000000
000010010000001001000111110000011011101000110000000100
000011010000100000000111100011100000101001010000000000
000000011110000000000000000101101011011001100010000000
000100010000100000000010100000011110000100000100000000
000000010001010000000000000000010000000000000001000000

.logic_tile 11 14
000010000000000000000011100000011000000100000110000000
000001100000000000000010000000010000000000000001000000
001000100100000000000010110000000001000000100101100000
100001000000000000000111110000001001000000000000000000
010110000101000000000000000001100000000000000100000000
010000000100100000000000000000100000000001000001000000
000000000001110000000000000001100000111001110000000000
000000000000011111000000001001101110100000010000000000
000000010000000000000000000001100000000000000100000001
000000010110001111000000000000100000000001000010000000
000001011110000000000010000000001111110100010000000000
000000110001000000000100001001001101111000100000000001
000000010001001111000011100101101000101001010000000000
000000011010101011000100001111010000101010100000000000
000000010000000000000000010011000001100000010000000000
000000010000000000000011001001001111111001110000000000

.logic_tile 12 14
000010101100001000000000000011100000000000001000000000
000000000000001011000000000000001000000000000000000000
000000000000000000000000000000001001001100111010000000
000000000000000000000000000000001110110011000000000000
000000100000000000000000000101101000001100111010000000
000001000000000000000000000000100000110011000000000000
000000001001000000000110110111101000001100111010000000
000000000000000000000010100000000000110011000000000000
000010010000000001100110000000001001001100111010000000
000000010000000000100100000000001011110011000000000000
000001010000000011100000000000001000001100111000000000
000010110110000000100000000000001100110011000000000000
000000110000000000000000000011001000001100111000000000
000001010110000000000011110000100000110011000000000000
000101011100101001100000000000001000001100111000000000
000110110001001001100000000000001111110011000000000000

.logic_tile 13 14
000000000001000101000000010000001101001100000001000100
000000000110101101100011010000001001001100000010100010
001000000001000000000010110001011001000000000000000000
100000001000001101000111100001001001000100000000000000
010000000001011001000010100000001010110000000000000000
010000000000101001100110100000001111110000000000000001
000010100000101001000010000000011010000100000100000000
000000000111010111100100000000000000000000000000100000
000010010000000111000000000000000000100000010000000000
000000010000000000100000000111001010010000100010000011
001010110000000000000000001000000000000000000101000001
000001011010000000000000000101000000000010000000000000
000001010000100001100010000000000001000000100100000010
000010010001000000000000000000001011000000000000100000
010010010000000000000000000101011000000000000010000000
100000010000000000000000001101101000000001000000000000

.logic_tile 14 14
000010001100000000000010010000000000010110100000000000
000001000000000001000110001111000000101001010010000000
001000000000000000000110010101101000011101100000000000
100000000000000000000011011001011010101101010010100010
010000000000000001000011001000000001010000100000000000
110000000000000101100000001101001001100000010000000000
000110000000010101000111001000000000010110100000000001
000000000000000000000100001011000000101001010010000000
000000110010100101000010001001111100000010000010000000
000000011011011101100100001011111100000000000000000000
000000010001010111100010110111011100000100000010000000
000000010000101101000110001111101100000000000000000000
000000010000000001000010110011100000101001010100000001
000000010000000000100110010101001000100110010010000010
000000010001000000000000000001001110101000000100000001
000000010000100000000000001011000000111110100010000000

.logic_tile 15 14
000000000000001000000000000011000000000000001000000000
000000000101010101000000000000100000000000000000010000
000000000110000000000000000001000000000000001000000000
000000000001010000000000000000000000000000000000000000
000000001101011000000000000011100000000000001000000000
000000000000101001000000000000000000000000000000000000
000000000000000001100000000000000001000000001000000000
000000000000000000100000000000001111000000000000000000
000000010010100001100110000000000001000000001000000000
000000011101000000100100000000001101000000000000000000
000000110000000101100000010000000000000000001000000000
000001011010000000000010010000001100000000000000000000
000010010001010000000000000000000001000000001000000000
000001010000000000000000000000001010000000000000000000
001000010000000000000000010000000000000000001000000000
000000010000000000000010100000001010000000000000000000

.logic_tile 16 14
000010000000000000000000010000011000000100000110000010
000001001010100000000011010000010000000000000000000101
001000000000000001000111001000000000000000000100000010
100000000010000000100000001111000000000010000000000000
000000000000100011100000000011000001100000010010000000
000000000001010000100000000000101010100000010000000000
000001001100000111100111101111011111000000100000000000
000010100000000111100000001011101010000000000000000000
000010010001010101100110001111001100001001010000000000
000000010000100111100000001101001100101001010010000000
000000010110000101100010010000011100000011110000000000
000000010000000000100011100000010000000011110000000000
000100010110000000000010000000011110000011110000000000
000100010000000101000000000000000000000011110000000000
010000010001011001000000001101001001000110100000000000
100000010000000111000010010001011100000000000000000000

.logic_tile 17 14
000000001000000000000000000000000001000000001000000000
000000000000000111000000000000001111000000000000010000
000000000000000000000000000011100000000000001000000000
000000000010000000000000000000100000000000000000000000
000010000000100000000000000011000000000000001000000000
000001000001000000000000000000100000000000000000000000
000000000001011000000000000000000001000000001000000000
000000000000001011000000000000001100000000000000000000
000001011010000101000111100101100000000000001000000000
000010010000000000100100000000000000000000000000000000
000010010000000001000000000111000000000000001000000000
000000010000000000000010110000000000000000000000000000
000000011110100001000000000000000000000000001000000000
000000010000010000000000000000001000000000000000000000
000000010000010000000010100000000000000000001000000000
000001010110000000000100000000001100000000000000000000

.logic_tile 18 14
000000000001010000000000010000000000000000100100100001
000000001000110000000010000000001011000000000000000000
001000000000000101100000010101111000000001110000000000
100000000000000000100011010101011101000000110000000000
110010100000001111000011101011111000100000000000000000
010000000000001111100010001101101010000000000000000000
000000000000010001100111100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000010110000000000000010010000001111110000000000000000
000001011100000000000011100000001111110000000000100000
000000010000000000000010101000000000000000000110000000
000000010000000000000100000111000000000010000000100100
000010110000001000000111000101001010111110100010000100
000000010000000111000000001111100000010110100000000000
010000010000000111000111000001011111000110100000000000
100000011000001001100000001011101011000000000000000000

.ramt_tile 19 14
000000000101000000000000000000000000000000
000000001110000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000001010100000000000000000000000000000000
000000110000000000000000000000000000000000
000001010000000000000000000000000000000000
000010010000000000000000000000000000000000
000010110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000111100000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000100101000010001101101100000010000000000000
000000000001011001000011111001001011000011000000000000
001000000000000000000000001101111111100000000000000000
100000000000000101000010101101001101000000000000000000
010000000000000111000111100101011010000110000000000000
010000000000000000100110101101101111000001000000000000
000000000000000111100011110000000000000000100100000000
000000000000001001100011010000001001000000000000000000
000000010000000001100010010111000001110110110000000000
000000010000000000000111000111101101101001010000100101
000000010000000001000010010001001011000001000000000010
000000010000000000000011110001001100000011000000000000
000000010000000111000110101011101101010100100000000100
000000010000000000000011111101011000000000000000000000
010000010000000001000000000000001100000100000100000000
100000010000000000000000000000010000000000000000000100

.logic_tile 21 14
000000000000000000000010011011101101100000000000000000
000000000000000000000011110101111011000000000000000000
001000000000000000000010101101001110101011110010000000
100000000000000000000000000011000000000011110000000000
010000000001000001000000000011000000000000000100100000
010000000000000000000000000000000000000001001001000000
000000000000000111000111000101111011100000000000000000
000000000000000000000100001111101101000000000000000000
000010010000001111000010100000000000000000000000000000
000001011110100001100000000000000000000000000000000000
000000010000000011100010001101111010100000000000000000
000000010000000000000011111011101110000000000000000000
000000010110000111100000000111111001000110000000000100
000000010000000101000010100011011101000001000000000000
010000010000001000000000000111000001110110110000000000
100000010000100011000000001001001110010110100000100000

.logic_tile 22 14
000000000000000011100010100001000000101111010000100000
000000000000000000000100000111001111001111000000100000
001000000000000000000111101101011110000110100000000000
100000000000000000000110111001001011001111110000000000
110000000000000011100010001000001100011100000000000000
010000000000000000100010111111011010101100000000000000
000000000000000000000010000001111011001111000000000000
000000000000000000000000000111111101001011000000000000
000001010000000001100110011111101001001111010000000000
000010110000000000000011110011011110011111110000000000
000000010000001000000010001101101010000000100000000000
000000010000000101000000001011111100000000000000000010
000000010000001011100010000111000000000000000100000000
000000010010000101100011100000100000000001000000000001
000000010000000011100010000000000000000000000000000000
000000010000000001000100000000000000000000000000000000

.logic_tile 23 14
000000000000001000000110001000000000000000000110100000
000100000000000001000000000111000000000010000011000000
001000000000001000000111001000011000010000110000000000
100000000000000011000100000111001001100000110000000000
010000000000000000000111100000000000000000000100000000
110000000000000000000110000111000000000010000000000100
000001000000000000000111001000011101000110100000000000
000000100000000000000010001001011011001001010000000000
000000010000000000000000000000000000000000100110000000
000000010000000000000000000000001111000000000000100000
000000010000000000000000000000000000000000000000000000
000000010001010000000010110000000000000000000000000000
000000010000000001000010000001001011000001000000000000
000000010000000000000000000001111011000001010000000000
010001010000000011100000000000000000000000000000000000
100010110000001001000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000101100001000000000011111011100101110000000000000
000001000000001011000011100011101110101101010000000000
001000000000000111000000011001101111100010110000000000
100000000110000111100011010101001100010110110000000000
110010100000100111000000000101011101011110100000000000
010000000110000111000010100001111001111110100000000000
000000000000001101000010010000000001000000100110000000
000000001010000001000111010000001000000000001011000000
000000110000000011100010010011001101110111110000000000
000001010100010000100011100101011011100001010000000000
000000010000000001000010000001011010110110100000000000
000000010000000001100100000101111100110110010001000000
000000010010000111000000011000000000000000000110000000
000000010000000000100011111111000000000010001001000000
010000010000010000000011101001011011001011110000000000
100000010100000000000100001011001011010111110000000000

.logic_tile 2 15
000000100000000011100011100011001000100000010000000000
000011000000101111100111101001111110111110100000000000
001000000001001001100000001111101000101100010000000000
100000000110000011000010110011111101011100010000000000
000001000000001000000010001011011100111001110000000000
000000000000000001000100000011111011010100000000000100
000000000000001101000010100001001110101000010000000000
000000000000000001000000000101011101011101100000000001
000000010000101000000011101111001111101110000000000000
000000011011000101000000000101101000101101010000000000
000000110001001011000011100011111111111000100110000000
000001010000001111100111010001101000111001010000100000
000000011110000111000010001011001000111001100000000000
000000010000001001100010101001111001110000100001000000
010000010000000001000011001101101101110000000001000000
100000010000000000100011101111101010010000000000000000

.logic_tile 3 15
000000000000000000000000001001111100000000000000000000
000000000000000000000000001111001010000100000000000000
001000000100010111000000010011101110000001010000000000
100000000100001111000011110000110000000001010000000000
010000001000001001100011100101000000000000000110000000
110010000000000111000111010000100000000001001000000000
000100000000011000000000000000000000000000000100000000
000000000110000001000000000111000000000010001000000000
000001010000000111000110010111111101010111100000000000
000010110100000001000110010101011001001011100000000000
000010011100000001100011111111101100101011010000000000
000000010000001001000110011111011010000111010000000000
000001011110001001100110010101101111111111110000000000
000010111110000111100010110011011100110110100010000000
010010111101000001000110000001101110101011010000000000
100000010000100001100011110011001101000111010000000000

.logic_tile 4 15
000100000000000000000000000011001000001100111000000000
000000000101000000000000000000000000110011000000010000
000000101111010111000000010000001000001100111000000001
000001000000100000100011000000001110110011000000000000
000000001110000011100000000101101000001100111001000000
000001000000000000100000000000000000110011000000000000
000000000000001000000000000001101000001100111001000000
000000000000000011000000000000100000110011000000000000
000001010100000001000000000000001001001100111000000000
000010110000000000000000000000001100110011000000000000
000010011111000000000000000000001001001100111010000000
000000010000100001000000000000001110110011000000000000
000000010010010000000000000001101000001100111001000000
000000010000100011000000000000000000110011000000000000
000000010000001000000000000101001000001100111000000000
000000010110000111000000000000000000110011000000000100

.logic_tile 5 15
000000001100101000000010110000011110110000000100000000
000000000001000001000011010000001000110000000011100100
001000100000001011000011100001101010000000000000000000
100001000000000001000000000111011111001000000000000000
110000000001011000000010100001101011100000000000000100
010000000100100011000111100111011010000000000000000000
000000000000000111000010101000011100000001010000000000
000000000000000000100010001011000000000010100010000000
000000010000100000000000011001011001110110100000000000
000000010101000001000011101101111110111000100000000000
000000010010001000000110000111001000111101010000000001
000000010000001111000000000101110000101000000000000000
000000010000100001100010001111011010010111100000000000
000000010000000001000011111111111100000111010010000000
010100010000000011100010001000011100101000000100000001
100000011111010111000000001011000000010100000000100000

.ramb_tile 6 15
000100001110000000000000000000000000000000
000000000110000000000000000000000000000000
000010000001000000000000000000000000000000
000000001010000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000010000100000000000000000000000000000
000010110001010000000000000000000000000000
000100110001000000000000000000000000000000
000000011010100000000000000000000000000000
000000010000100000000000000000000000000000
000000010000010000000000000000000000000000
000010010001110000000000000000000000000000
000001010110100000000000000000000000000000

.logic_tile 7 15
000100000000001111100011001111111011010111100000000000
000100000001010011100011111011111001001011100000000000
001010000001011001100111011001011111101111010000000010
100001000111111011000111011011011110111111010000000000
110010100000001011100111111001001000111110110000000000
110000000010000001000011111111011101110110110000000101
000000100000011111100010000001001011010111100000000000
000000001100100111000110000011101010000111010000000000
000001111110000011100111101101011000101011110100000000
000000010000000000000010000111101011110111110010000100
000000010000000011100111101011111000000011110000000000
000000010000001001100110000011000000000001010000000000
000000010001000001000111100001101011111000100110000000
000000110100100000100100000111111010010100100001000000
110010110001001111000010000101111110111111110000000000
100000010000100111000011110101111101111001010010000000

.logic_tile 8 15
000001000000000000000111001111111011101111010010000010
000010101110000000000100001101111110111111010000000000
001010000001000011100111011111001100000010000000000000
100000000010001011000111011011111101000000000000000000
000000000000001001100000001101001011010111100000000000
000000000000000111000010001001011111001011100000000000
000100000000011000000011101011100001101111010100000100
000000100000110011000011010011101001001111000001000000
000000010000000011000011110011011111000000000000000000
000000011000010000000011110101001100000010000001000000
000000010000001001000010001001111111010111100000000000
000001010010010011000111110111111010001011100000000000
000000010000000000000111111001101101000110100010000000
000000010000000000000110001001001111001111110000000000
010000110000010001100111100001111010101111010000000000
100000010000101011000010001001011111111111100000000100

.logic_tile 9 15
000111000000100000000111111011111001101011110110000000
000011101101000000000111011101111100111011110000100000
001000000000001001100110001101111001101111010100000010
100000000010000111000010011011101000111111100000000100
010010100001010111000000011011001000110100010100000010
010000000110000000000011101101111010010100100000000001
000000000000000000000111001101101111101111010110000010
000000000000001101000100001011111010111111100000000100
000100010000000011100010001101011111101011110110000000
000000011010000000000000001111101011110111110001000001
000010111010001000000110100011111000000010110000000000
000000010000000101000110010000111100000010110000000000
000000110000100001000011110111001101101001110110000000
000000010000000000000111110111111101000000110001000010
110000010000001000000110100000011000000010110000000000
100000010000001011000100001001011100000001110000000000

.logic_tile 10 15
000100100000000001000000010001111100101000000010000000
000001000000000000000011010011010000111110100000000000
001000000000000111100000001000000000000000000100000010
100010100000000000000000000101000000000010000000000010
110010000001000001000010001000000000000000000100000000
010000000000100000000110001111000000000010000001000000
000000000000001001000111101011101010000010000000000000
000000000000001111100000001111111000000000000000000010
000100011011000000000000001000000000000000000100000100
000000011010101111000011111111000000000010000000000000
000010011100000000000010101001011010111101010000000000
000000010000100000000111110001110000101000000010000000
000010110000000000000000001101011000101001010000000000
000000010100000000000000000111100000010101010010000000
000000011110010011000110111101011010101000000000000000
000000010000000000100011010001000000111101010010000000

.logic_tile 11 15
000100000000000000000000010011100000000000000101000000
000000000000000000000011100000100000000001000010000000
001000000001000111000000000000000001000000100100000000
100000000000000000100000000000001101000000000001000100
110000000000000000000000000000011100000100000100000000
110000001010000000000000000000010000000000000001000100
000001100000000000000000000000000000000000000100000000
000011000000000000000000000111000000000010000001000000
000000010001010000000000000000011100000100000100000000
000000010000000000000000000000010000000000000010000000
000000010000000000000110000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000110100111000000010000000000000000000100100000000
000001010001010111000000000000001001000000000000100000
000000110000100000000000001001000000100110010000000000
000001010000010000000000000001101110101001010000000000

.logic_tile 12 15
000000000001100000000000000101001000001100111000000001
000000001011110000000000000000100000110011000000010000
000000000000100000000000010011001000001100111000000000
000000000001000000000011110000100000110011000000000010
000000100001010000000000000000001001001100111000000001
000001000000000000010010010000001100110011000000000000
000000100000000000000011100011001000001100111000000000
000001000000000000000000000000000000110011000000000010
000010011100000000000000010000001001001100111000000000
000000010000000111000011100000001011110011000000000010
000000011110001000000000010011101000001100111000000000
000000111010000111010011100000100000110011000000100000
000010110001000000000110000000001001001100111000000000
000001010000100000000100000000001001110011000000000010
000000010000000000000000000111001000001100111000000000
000000010000000000000000000000100000110011000000000000

.logic_tile 13 15
000000000000000000000000000011000000100000010100000000
000000000000000000000000001011101110111001110010000000
001010000001000000000110100011101101110001010100000000
100000000000100000000010010000111110110001010010000000
010001000000000000000111100000011111111000100100000000
110000001010000000000000001011011001110100010000000000
000000001100000000000011101011001110101000000110000001
000000000000000000000000001001110000111110100010000001
000000010000000011100111001000011100101100010101000000
000000010000000000000011000011011101011100100010000000
000010010000101111000010101000001100110001010100000000
000000010001000011000110110011011111110010100000000000
000000011100100001000010010111000001111001110100000000
000000010001011001000111111011001111100000010000000000
000000010000000000000111000011011010111000100100000000
000000110010000001000010010000111100111000100010000000

.logic_tile 14 15
000000000000000000000000010000001010000011110010000000
000000000000000000000011010000010000000011110000000010
000000000000000000000000010000011010000011110010000000
000000000100000000000010100000000000000011110000000010
000000000001011000000011111000000000010110100000100000
000001000000000101000110101001000000101001010010000000
000000001110000101100000010000000000010110100000000001
000000000000000000000011100101000000101001010010000000
000000010000000001000000001101011011000010000000000001
000000010000000000000000000101111001000000000000100000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000110000000000000000000011001110010100000000000000
000001010000000011000000001101001001010000100000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000001101100000000011100000000000001000000000
000000000000000101000000000000100000000000000000010000
000000000000000000010000000111000001000000001000000000
000000000000000000000000000000001111000000000000000000
000001000000000000000110110000000000000000001000000000
000010101010000000000010100000001111000000000000000000
000000000000100000000000000101000000000000001000000000
000000000001000000000000000000100000000000000000000000
000000010001010101100000000001000000000000001000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000110100000000000000000001000000000
000000010000000000000000000000001011000000000000000000
000000010000000001000110000000000000000000001000000000
000000010000000000000100000000001000000000000000000000
000010010000000000000000010000000000000000001000000000
000000011110000000000010100000001100000000000000000000

.logic_tile 16 15
000000000000010000000010110011111110000000010000000000
000000000000000000000111011001101100100000010000000000
001000000000001000000011110000001100000011110000000000
100000000100001111000011000000010000000011110000100000
110000000001110000000010000111001100101111110000000000
100000000010110000000000000000101011101111110001000000
000000000000001000000110101011111001000010000000000000
000000000000000001000100000101111001101011010000100000
000001011001000001000000010111100000000000000100000000
000010110000001101100011010000100000000001000000000000
000001010001010000000110110001101010111111110010000100
000000110000100000000010101111011001110111110000000000
000010111010000000000000000000000001001111000000000000
000001010000000000000010000000001011001111000000000010
000000010000001000000111110111100000010110100000000000
000000010000001101000010110000100000010110100000000000

.logic_tile 17 15
000000001111010111100111110000001000111100001000000000
000000001110100000100111010000000000111100000000010000
001000000000001000000010111001101101010001110000000000
100000001000000001000110001011111110010111110000000000
010000000000011001000010001011101001000010000000000000
010000000000100101000010001001011000010111100000000000
000000000000001000000011100111011100000000010010000000
000000000000001111000000000001101010000000000011100011
000010110001010001000000011101001110001001000000000000
000001010000101001000010101101101011001101000000000000
000000010000001101000110000000011100000000110000000001
000000010000001001000100000000001010000000110010000010
000001010001011000000010000101101011001000000010000000
000010011010001011000000000101001100000000000010000000
110001010000000001000111001011011110101011110110000001
110010111000000001100100001001011100111011110011000100

.logic_tile 18 15
000010100000100000000111010101001000000010100000000000
000001000000011001000011001001011000000001000000000000
001000000000000000000000010000000000000000000000000000
100000000000100000000011110000000000000000000000000000
110000000001010101000110100000000000000000100100000000
100000001100000101000000000000001100000000000000000000
000010100000000000000010110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000010111010100000000000001001011110000001000000000000
000000010001011101000000001101101011000011000000000000
000000010000000000000000001101011110000111010010000000
000000010000000000000000001101011110000010100000000000
000010110000000000000000000000000000000000000000000000
000000010000001111000000000000000000000000000000000000
000000010000000000000110000001100000000000000100000000
000000010000000001000000000000100000000001000000000000

.ramb_tile 19 15
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000110000100000000000000000000000000000
000001010001010000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001010000000000000000000000000000000000
000010011010000000000000000000000000000000

.logic_tile 20 15
000000000110000000000010101111111010010110000000000000
000000000000000111000010100011101000010101000000000000
001000000000001111100000000001111010010100100000000000
100000101000001111100011101011111111000000000000000000
110010000110010111000011100011101010000110100000000000
010001000000100101000111100011011110000000000000000000
000000000100010111000111101001001010000001000000000000
000000000010101111000000000001101101000011000000000000
000000011000001000000111111101001101000000100000000000
000010110000000111000111010101011011000001010000000000
000000010000001001100011100111011001100000000000000000
000000010000000111000100000111101101000000000000000000
000000010000001001000010010001000000000000000100000000
000000010000000011000010000000100000000001000000000000
110001010000000000000000000000001010000100000100000000
000000010000000000000010100000010000000000000000000000

.logic_tile 21 15
000010100000000000000000011011111100000110100000000000
000001000000000000000011010101011010000000000000000000
001000000000001011100000000101100000000000000100000000
100000000000001111100000000000100000000001000000000000
110000000000000111000000000000000000000000000100000000
110000001110000000000000000111000000000010000000000000
000000000000000101000011111000000000000000000100000000
000000000000000000000011001101000000000010000000000100
000000010000000000000110100000000000000000100100000100
000000010000000000000100000000001001000000000000000000
000010110000000111100010000001100000000000000100000000
000001010100000000100000000000000000000001000000000000
000010010000000101100010000000001100000100000100000000
000001010000000000100000000000010000000000000000000000
000000010001000000000000001000000000000000000100000000
000000010000010000000000000001000000000010000000000001

.logic_tile 22 15
000000000000010000000000001000000000000000000100100000
000000000000100001000000001111000000000010000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000001010000100000100000000
110000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000001000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000010000000000000000000100000000
000000010001010000000011000001000000000010000001100010
010000010000000000000011100000000000000000000000000000
100000010000000000000100000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000101000000000000000000000000000000000000000
110000000001000011000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000001000000000000001010000000000001000000
000010010000000000000000010101100000000000000110000000
000000010000000000000011110000000000000001000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000100000001
000000010010000000000000001011000000000010000000000000
010000010000001000000000000000000001000000100100000000
100000010000000111000000000000001110000000000000000100

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000011010000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000100000101000000010010011111010101001110000000000
000001000001011011000011101011011010101000100000000000
000000000000001111000111011001111111101000000000000000
000000000000001111000111011101111010111001110000000000
000001100000000111100110001111111010101001110000000000
000001001010000000000000000101011111010100010000000000
000000000000010001100000011011011001100011010000000000
000000001010101001000011100111011011010011010000000000
000100101110001001100000010101101001010111110000000000
000001000000010101000011011101111000101111110000000000
000010100000000101100111011001011001111001010000000000
000000000110000000000110101011001011011001000000000000
000001100100000101100010001001101100111001000010000000
000000000000000000100010001011001110111010000000000000
000000000000000001000010001001011110110111110000000000
000000000000001001000100001001101111010010100000000000

.logic_tile 2 16
000011100001100111000110001001100001011111100111000101
000000000111110001000010110001101001111111110001000000
001000000001010000000111001001001111000010000000000000
100000000110001101000110111101001111000011000000000000
010000001100000101000111001011101000111001000000000000
110000000000000000000011101011111111111010000000000000
000000000000000001000111000101111110100000010000000000
000000000000000000000011001011111100111101010000000000
000000000000000001000011111001001011110110100000000000
000000000000001101100111010111011010110110010000000000
000010000000001101000010110011111010111100010000000000
000000000000000011000011101011011100101000100000000000
000110001101010011000011110111011100110111110100000000
000101000000000101100110001001101101101011110010100000
000001000000000001000010100011001010101000100000000000
000010000000000000000111101011001110111100010000000000

.logic_tile 3 16
000000000000000101100111000000000000000000100110000100
000000000000000000000011110000001010000000001010000000
001000000001101011100010111011111111110110100000000000
100000000000100111000110000101111000111001100000000000
110001000000100111000010100000011100000100000100000110
110010101000010000100000000000000000000000001000000000
000001000000001000000010001111001101111111010010000010
000010101000001111000010110111011101111111000000000000
000010101110001001000000000001011111110000100001000000
000000000000101111000011001101011100010000100000000000
000010100000001011100110011001101001101001110000000000
000000000100001011100010111101111001101000100000000000
000101000010001101100111000111001110101000000000000000
000100000000000111100011111001101100111001110000000000
010000000000000000000010000001111010010111100000000000
100000000000000101000010000011011001001011100000000000

.logic_tile 4 16
000000000001010000000000010000001000001100111000000001
000010100000000000000011010000001001110011000000010000
000010100000000000000000000101001000001100111000000000
000000000010000000000000000000000000110011000000000000
000010000000101011100000010101001000001100111000000000
000010000001001011000011110000000000110011000010000000
000001001100000011100000010000001001001100111000000000
000010100000000000100011000000001011110011000010000000
000100000000000000000000010000001000001100111000000100
000000000000000000000011110000001101110011000000000000
000001000000010000000000000000001000001100111000000000
000000001010000000000000000000001011110011000000000010
000000000000000000000000000000001001001100111001000000
000000000000000000000000000000001010110011000000000000
000001000001000000000000000000001001001100111010000000
000010100000000001000000000000001110110011000000000000

.logic_tile 5 16
000000000000100101100011110011000001010000100000000000
000000000001010000000111100000101000010000100001000010
001001000000001101100111111101011000101011110010000001
100000001100101111100010000011111000110111110000000000
110000000000001000000011101000000001010000100000000000
010000000000001011000000001111001110100000010001000000
000100001101001111100011100001011101000010000000000000
000000000000000011100000001001101001000000000000000000
000001000000100000000011110001111110100011110000000000
000010001000000111000011010000011111100011110000000001
000000100000001101100010000111111110101000000101000000
000000000000000111100111000000010000101000000000000000
000001000000100000000010101101111001000110100000000000
000010101011010000000100000101011101001111110000000000
010000000001010001100010110101101101100001010010000000
100000000000100000000110110101101101000010100000000000

.ramt_tile 6 16
000100100000000000000000000000000000000000
000001100000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001100000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100110100000000000000000000000000000
000000000001010000000000000000000000000000
000000100000010000000000000000000000000000
000001000100000000000000000000000000000000
000010101101010000000000000000000000000000
000010000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000101000100000000000000000000000000000

.logic_tile 7 16
000000000000001000000010110000001100001100000010000000
000000100000000111000011110000011000001100000000000000
001000101100100000000110011000000001010000100000000000
100000000001000000000010111011001001100000010001000000
010001000001010111100111100011111111000010000000000000
110000101110000011000000001001011001000000000000000000
000100001000000101000000010001000000100000010100000000
000000000000100000100010000000001101100000010000100000
000001100000100111100110000101001001010100000010000000
000010100000000000000000001111011111000100000000000000
000110000000000101000011011101011010010100000000000000
000001000000000000000111100111001100000100000010000000
000011000000000000000111000101100001100000010100000000
000011000001010000000000000000101101100000010001000000
010000000001010000000111011000000001100000010100000000
100000000000100111000011001001001101010000100010000000

.logic_tile 8 16
000000001100000101100000000101001101111110110010000000
000000000000100000000010111111101000111110100000000001
000000100001100111100011110011001001000011000000000000
000000000001010011000011101011111100000010000000000000
000001000000001001100111010001001011010111100000000000
000010001100001011000010001101001001001011100000000000
000010100000000101000111011111011011111110110000000000
000000001100000000100110000111111001111101010000000001
000011000000000001000111000011101111010111100000000000
000001000000000000000011101101101001001011100000000000
000000000000000011100110001111001011010000000000000000
000000000000011001000011001111001011000000000001000000
000010100000001001000010001111011001010110000000000000
000000000000000111100010011011101100000000000000000000
000000000000011000000011110111111010010100000000000000
000000000010000001000011010000100000010100000000000100

.logic_tile 9 16
000100000000011000000000001111011110101000000000000001
000000101010000011000000000001010000111110100000000000
001010000010001000000111101111100000101001010000000000
100000000000000111000100001101001110100110010010000000
000001000000000111000111100101000000110110110100000000
000000101000001111000111000000001101110110110001000010
000001000000100000000000010001011101010111100000000000
000000100000000000000011000011011100000111010000000000
000100000000000001000110010000011000010010100000000000
000010000000000000000010101111011010100001010000000000
000010100001000001000000010101001110111110100100000000
000000000010100000100011101011100000111111110000000010
000001001010100101100010011000001010110110100110000000
000010000000010001000011101111011000111001010000000000
010000000000001001100010110000000001110110110100000000
100000000000100101000010001111001110111001110000100000

.logic_tile 10 16
000000000100100111000000001001011010111101010000000000
000100000001000001100011101001000000101000000001000000
001000100000001001000111101001001100100001010000000000
100001000000000111100111100111001010000001010000000000
010000001010001111100011100001111111100000000000000000
010000000110001101000110100011001000101001010000000000
000000100000010101000111010111101010001011000000000000
000001001000101111100011110000001100001011000000000000
000100000000000001000111100111111100101001000000000000
000011000001010101000011000001011100000110000000000000
000000100000000000000011101101101011000001010010000000
000001000100000001000100001101011001000001000000000000
000000001000000000000110000111001011111110110110000000
000000000110000000000011101111111011111001110000000001
110000000001001111000000000011101100100001010100000010
100000000000100101100000001111011101010001110000000100

.logic_tile 11 16
000000000000010000000011000001011010001011100000000000
000000000000001111000011010001111010101011010000000000
001000101110000011000111001011111110000010100000000110
100001000000000000100000000001100000000000000000000100
000000000000000111000011110000001011001111010100100000
000000000000001101100111110011011100001111100000000000
000000000000001001000111110111000001101001010000000000
000000000000000001000111111011001110100110010000000000
000010100000001000000011101011111000000010000000000111
000000000000000011000100000101111001000000000000000000
000010100001011001100111000111100001101111010100000000
000001000000001111000110000000101111101111010000100000
000100000001010011100000001011111110101001010000000000
000000000000000000100000001101000000101010100000000000
010000000001010001000110000101001101110100000000000000
100000000000000111000011110101101010101000000000000000

.logic_tile 12 16
000010100001110001000000000000001000001100111010000000
000000000000000000000000000000001011110011000000010000
000000000000000000000000000011001000001100111010000000
000000000000000000000000000000100000110011000000000000
000000100000100000000110100001001000001100111000000000
000001000001000000000010010000000000110011000000000010
000010000000100000000000010000001001001100111000000000
000001000001010000000010100000001011110011000000000010
000010000001000000000000000111101000001100111000000000
000000000000100000000011110000000000110011000000000010
000100000110000000000000000111101000001100111000000000
000000000100100000000000000000100000110011000000000010
000010100000000000000000000111101000001100111000000000
000001000000000000000000000000100000110011000000000000
000001000110100000000111100000001000001100111000000000
000000101100000001000010000000001011110011000000000000

.logic_tile 13 16
000000000001001111100000001001001100011111000000000000
000000000000101111100000000111011101111111100000000000
000000001010000000000000010000000000000000000000000000
000000000100000000000010010000000000000000000000000000
000010100000000101000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000001110000000000000001011001010000000110000000000
000000001110000000000011011101001100010000110001000000
000110000000001011100010001000000000100000010010000101
000000000000000001100011100111001000010000100000000100
000100000000000001010000001111011001100000010000000000
000000000000000000000000000011011111100001010001000000
000000000000000101100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000111100000000001011111000111110000000101
000000000000000000100010011111001011010111110010000000

.logic_tile 14 16
000000000000001000000111011111011101000110100000000000
000000000000011011000010000101101001001010100000000000
001010100001011000000110101001101011110011110000000000
100001000000101111000010101001001111010010100000000000
110000000000001101100000001000011101010111000000000000
110000000000000001100011110001001101101011000000000000
000000000000001011100000010001000001011111100000000000
000000000001001111100010001011001011000110000010000100
000000100000000000000011000101001110101001010000000010
000001000000000000000010101001000000101010100010000001
000000000000000101000000011011011110000001000000000000
000000000000000000000010110101101011101001000000000000
000000100000000000000010000000001000000100000100000000
000101000000000001000010010000010000000000000000000000
110001000001110101000000010011000000010000100000000000
000000100001110000000010100000101010010000100000000000

.logic_tile 15 16
000000000000000001000111000000001000111100001000000000
000000001110000000000011110000000000111100000000010000
001000000111010101000000000101011110110000010000000010
100000000000100000100000000001111111110000000001000010
010000100000000111000011100000000000000000000000000000
010000000000000111100110110000000000000000000000000000
000000000000000101000111110000000000000000100100000000
000010100000000000100111010000001100000000000000000000
000001000000000111000000001000001010101000110000000100
000010100000000000100000000111001110010100110010000000
000000000000000000000000010101111101000110000000000000
000000000000000000000010101101011110101000000000000000
000000000001010101100010000111101001010111110000000000
000000000000100000000010001111111101110110110000000000
110010000000010001100110001101101011000000100000000000
000000000110100001000011101101101000010000100000000000

.logic_tile 16 16
000000000000010111000110110000000001000110000000000000
000000000000100000000010010101001111001001000000000000
001000000001000101000000000111100000000110000000000000
100000000000100000000000000011001000101111010000000000
000000000000000001100110000001111110000000000000000000
000000000010000000100100001011001110010000000000000000
000100000110000001100000011101100000101001010000000000
000100000000000000000011000111000000000000000000000000
000000000000000101100110000111111000000000010010000100
000000000000000000000010110000001101000000010000000001
000000001100010101000000000000000000000000000100000000
000000000000001001000000001011000000000010001000000000
000000000000000011100000001000001000010001110000100000
000000000000000000000000001111011001100010110000000000
110000000000000101000010001111101011000010000000000000
010000001100001001100000000011111011010110000000000000

.logic_tile 17 16
000000000000000011100111010000000001000000100100000000
000000000000000001100011000000001010000000000000000000
001010101100001000000111001001111100100010010000000001
100000000000000011000110010101111110100001010011000000
010000000000000000000000000101011010000001010000000000
010000000000000001000000000000010000000001010000000000
000000000000111111100010100101100000100000010000000000
000000001010111001100010100000101111100000010000100010
000000001110000000000000011000000000000000000100000000
000000000000000000000010000011000000000010000000000000
000000000000000111100000010001001101011111110000000100
000000000000000001000010100001011001001111100000000000
000000000000000000000000010001000000000000000100000000
000000000000010001000010000000100000000001000000000000
000000000000000000000000001001111011001111000000000000
000000100000000000000011111111011100011101000000000000

.logic_tile 18 16
000000000000000000000000000101001110000010100000000001
000000000110000101000010000000110000000010100010000010
001000000000001111100000000000011000000100000100000000
100000000000001011100000000000000000000000000000000000
110010100001110001100000010000000000000000000000000000
100000001010000000000011110000000000000000000000000000
000000000000101000000000001001011101001101010000000000
000000000000010101000011100001011110001111110000000000
000000000001001000000000000000000000000000000100000000
000000000000100111000000000011000000000010000000000000
000010100001010000000000010000000001000000100100000000
000001000000100000000010010000001010000000000000000000
000001000000010000000110010000000000001001000000000000
000000001010000000000111011111001010000110000000000000
000000001110001000000000001001000000101001010000000001
000000000000000001000000001101100000000000000010000010

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000101110000000000000000000000000000
000000000111110000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001101000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 20 16
000000000000000000000010101000000000000000000100000000
000000000110000101000011101001000000000010000000000000
001000001100000101000010111111101010101001110010000001
100000000000000101100011000001101011000000110000000000
010000000000000101000000010111001110010110100000000000
010000000000000000000010000111010000010100000000000000
000100000000000000000111100000001111001100000000000000
000100000000000000000110100000001101001100000000000000
000001000000001000000000001111111101000111010000000000
000010100000000001000000000011101011000010100000000000
000000000000001101100110101001101100110110000010000100
000000000000011011000000000111001110110000000010000000
000000000000000111000110011101100000101111010000100000
000000000000000001000010101111101000001001000001000010
110000001000100000000010000111011111110010100000000101
000000000001010101000010001001111001110000000010000000

.logic_tile 21 16
000000000000001101000111011001001011000100000000000000
000000000000001111000111011011101010001001000000000000
001000000000000101000000000111111100000010100000000000
100000001100000000000010101011010000010110100000000000
110000000001010000000000000000001010000100000100000000
100000000000100101000010100000010000000000000000000000
000000000000010111000000000000000000000000100100000000
000001000000110111000000000000001000000000000000000000
000001000000000000000110001101101000000100000000000000
000010000000000000000000001011011000001001000000000000
000000000000100000000000000001000000000000000100000000
000000001100000000000011100000100000000001000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000010000000010001000000001000000000000000000100000000
000001000000100000000000000001000000000010000000000000

.logic_tile 22 16
000000000000000000000111100000000000000000000100000000
000000000000000000000100000011000000000010000010000011
001010000000000000000011100000000000000000000000000000
100001000000000000000000000000000000000000000000000000
110010101110001111100000000000011111000000110000000000
010001000000000111000000000000011110000000110000000001
000000000000000000000000000000000001000000100100000000
000000000000000001000000000000001001000000000000000101
000001000000100000000000000001000000100000010010000000
000000100000010001000011110000101010100000010000000000
000000000001010000000000000000000000100000010010000000
000000000000100000000000001001001010010000100000000000
000010000000100000000000000000011010000100000100000000
000001100001000000000000000000000000000000000000000000
000000000000000001000000011000011110101000000000000100
000000001100000000000010001111000000010100000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
001000000000000000000000000000000000000000000000000000
100000000100000000000000000000000000000000000000000000
010000000000000011100111100000000000000000000000000000
110000000000000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000001000000100111000000
000000000000000000000000000000001010000000000000000101
001000000000000000000000011000000000000000000100000010
100000000000000000000011110101000000000010000001000100
010001000000000000000011100000011010000100000110000011
110010000000000000000100000000010000000000000001000100
000000000000001011100000010111100000000000000100000010
000000000000011011000011010000000000000001000000100101
000010000000000000000111100000000001000000100100100101
000001000000000000000000000000001001000000000001000001
000000000000000000000000000000000000000000100110000101
000000000000000000000000000000001101000000000001000100
000000000000000000000000000000011110000100000100000001
000000000000000001000000000000000000000000000001000110
000000000000000011100000000000000000000000100100000001
000000000000001111100000000000001110000000000001000110

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000010000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000101001110000001100011101001001011110110100110100000
000110100000000101000000001111011101111111110001000000
001000000001000001100010110011011110011111110000000000
100000000000100101000010000011001111010110100000000000
010000000000000101000111000011000001011111100111100000
110000000000000000100110100101101000111111110000100011
000010100001010000000111100101101111110011110000000000
000000001100000000000110110111111001010010100000000000
000000001110001101000110001001101110010110110000000000
000000000000100001000000000111011110110110110000000000
000010100000011101100110001001011101101111110111000001
000000000100100001100010000011001111001111110000000010
000000000000000101000011110011101111011111110000000000
000000000000000101000011010111111110010110100000000000
000000000000000011100110100011111001101111110111000101
000000001110000000100010101001111011001111110000100000

.logic_tile 2 17
000001000000000001100000000111111101001011110000000000
000000100000000101100010010101001101010111110000000000
001000000000000111100011101111111011110110100000000000
100000000100000101000000001111011000110110010000000000
110000000000000101000000001101111110010110110000000000
110000000110001101100010001011101010110110110000000000
000000100000000111000111000011101000110011110000000000
000001000000000000100010100101011100010010100001000000
000100100000001001100000001111001010101110000000000000
000000001010000001000000000001001001011110100000000000
000000000000000001100010101011011111111111100110000100
000000000000000111000010011001011101011111100010000010
000001000000000000000011100000001010001111010000000000
000010101010011111000000000101011000001111100000000000
000000000001011011100010010001011010100010110000000000
000000000000001011000011110101101000010110110000000000

.logic_tile 3 17
000000001110000001100000001111001011110111110100100001
000010000001001101000000000101111111010111110001000001
001000000000001000000111011001101111011110100000000000
100000000000100001000010001001101111111110100000000000
110010001100000000000010100111111000010110110000000000
010000000000000101000110110011111110111001110000000000
000000000000010101000110001000000000100000010000000010
000000000000000000000010110011001010010000100000000000
000000001100001111000000000111111001001111010000000000
000000000000010001000011100111111011011111100000000000
000010000000000111000110001001011100110011110000000000
000001000000100000100111110111011110100001010000000000
000010101110100101000000011001011100111111100110000000
000001001011011101100010001111011011011111100010000010
000000000001000000000111010001111111111111100100000001
000000001010010001000111010011011011011111100010000010

.logic_tile 4 17
000001001010111000000000000000001001001100111000000001
000010000001111011000000000000001010110011000000010000
001001000000000000000111000101101000001100111000000000
100010000000000000000000000000100000110011000000000001
110001100000000001000000000111001000001100111000100000
110001000000010000000000000000100000110011000000000000
000000000000000011100010000101001000001100111000000000
000000000000100000000000000000000000110011000000000000
000000000000000000000010000000001000001100111000000000
000010000000001001000000000000001000110011000000000000
000000000001010000000000000000001001001100111000000000
000000000000000000000000000000001001110011000010000000
000000000000010000000111100011001000001100110000000000
000000000100010000000011110000100000110011000000100000
010000000110000000000000000000001100000100000100000010
100001000000000000000000000000000000000000001000000000

.logic_tile 5 17
000000000100110000000000000101000000000000001000000000
000000000001010000000000000000101110000000000000000000
000000000000000000000000010001101000001100111010000000
000000000000001011000011100000001100110011000000000000
000001001001000111100000000111101001001100111010000000
000000100000100000100011100000001110110011000000000000
000010100000001011100000000001101000001100111000000000
000000001111000111100000000000101101110011000000100000
000000001000000001000011100101101000001100111000000000
000000000000001111000100000000001010110011000001000000
000001100000000000000000000011001000001100111000000000
000010100110000001000000000000001110110011000000000100
000000000000000011100000000111001001001100111000000000
000010100010000001100010000000101010110011000000100000
000010000000000011100000000011101001001100111010000000
000000000000001111100010000000001111110011000000000000

.ramb_tile 6 17
000001000110000000000000000000000000000000
000010001100000000000000000000000000000000
000000000001110000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000100000010000000000000000000000000000
000000001110000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000010000000000000000000000000000
000000001010000000000000000000000000000000
000011100000100000000000000000000000000000
000010100001010000000000000000000000000000
000000100001010000000000000000000000000000
000001000110100000000000000000000000000000

.logic_tile 7 17
000000000100000001100010110001000000100000010000000100
000000000000000000000010001101001100000000000000000000
001010000000001111100000000001101000000100000000000000
100000000000000001000010100000111111000100000000000000
110000000100000011100110001011001001000010000000000000
110010100000000000000010101011111011000000000000000000
000001000000010111000010111101111110000000000000000000
000010000000001111100011110001011011000000010000000000
000000000000110000000011101000000000100000010110000000
000010100100101001000111100001001101010000100000000000
000000100000000000000000011101001111010111100000000000
000001000000000000000010101101001010000111010000000000
000000001010100111100111000000000001010000100000000000
000010101011001001000011111011001000100000010000000001
010000100000000000000010000011100000001001000000000000
100001000000100000000000000000101110001001000000000100

.logic_tile 8 17
000000000000000000000000000101101101000010000010000000
000000001000000000000011100111001111000000000000000000
001000000000000000000000001000000000100000010100000000
100000000000000111000000000011001100010000100010000000
110001000111000000000110000000000000010000100000000001
110010001011000000000000001001001011100000010000000000
000000101111011001100000000001001010101000000100000010
000001000000000101000000000000110000101000000000000000
000000000001010001100000011111001111010010100000000000
000000100001010111000011010001011100110011110000000000
000010000001011011000000010101101100101000000100000001
000000000010100111100010000000010000101000000000000000
000000000000000001000010000000000001100000010100000100
000010001101000001100010010011001101010000100000000000
010010000000010000000011100000000001001001000000000000
100000000000000000000100000011001100000110000000000010

.logic_tile 9 17
000110100100001000000000010011001011010111100000000000
000010100100000001000010000011111101000111010000000000
001000000000001111100000001111001000101011110100100000
100001000000000101100000000011110000000011110000000000
000000000001001111000111110111111011010000100000000000
000000001010101111100111101011101111010000000000000000
000000000000101000000011100101011111010100000000000000
000000000001001111000010000011101100000100000000000000
000000001110001011100011100000001111111111100100000000
000000000000000111000111100001001000111111010000100000
000000000001000011100000010011111011010111100000000000
000000000100000000100011111011111000000111010000000000
000000000111011111000111100111011010000011110000000000
000000000000000101100011110101110000000010100000100000
010110000100000001100110010111011100010111100000000000
100000000000000000000010101011011010000111010000000000

.logic_tile 10 17
000000000000000000000010011011101010101001000000000000
000000001100010000000011110001001100001001000000000000
001010000000001000000011111000001001001110000000000001
100000000000001001000011110111011011001101000000000000
000000001100001000000110100000001011110011110100000000
000000100000001111000011110000011100110011110000000010
000000000001010000000011110011000000101111010100000000
000000000000010000000111000000101111101111010000000010
000000001010001000000111110000011101011110100100000010
000100000000000101000110101101001001101101010000000000
000000100000101001000011110011111011000110100000000000
000000000100000101000011101011111001001111110000000000
000000000000000000000111100011101111100000000000000000
000000100000000111000010110011001000101001010000000000
010000000100000101100000000111011111000000110000000000
100000000000101001000000001001101101000000010000000000

.logic_tile 11 17
000010000000000000000000000000001111001011000000000010
000000001000000101000000000001011101000111000000000000
001001000001100011100000000101100001001111000100100000
100010100000010000100000000101001110101111010000000000
000000000000001000000000001111101011100000010000000000
000001000000001111000011110101111101010010100000000000
000000000000000011100000011101111101101000000000000000
000000000000000101100011111111011101101001000000000000
000000100001001001000011101001111110101001010000000000
000001100000100001000000001011011000000001000000000000
000000000000000000000110011111001101100001010000000000
000000000000000000000010100001001010000010100000000000
000010001000010111100000010111001100010100000000000001
000000000000000000000011000000100000010100000000000000
010000000000000000000111111111011110001011100000000000
100000001110000001000110001101011101010111100000000000

.logic_tile 12 17
000000100001010000000000000000001000001100111000000000
000010100110000000000000000000001101110011000000010010
001001001000000001100000010001101000001100111000000000
100010000010000000100011000000100000110011000000000010
110000100000010011100000010000001001001100111000000001
110011001100100000100011010000001010110011000000000000
000000000000000001000000000000001001001100111000000000
000000001000001101000000000000001110110011000000000010
000001000000010111100000000011101000001100111010000000
000110000101000000000010010000000000110011000000000000
000000000000000111000000000111001000100101010100000001
000000000000000000010010010011001011101010010010000000
000000000001010001000010000000011000000001010000000000
000000000000000000000010000101000000000010100000000100
000100001100000000000000001011100000101001010000000000
000100000000001111000000000101101111010000100001000000

.logic_tile 13 17
000100000000001001000000001001000000010110100000000000
000000000000000111000000001111001111100000010000000000
001110000000010000000010110011101101110100010000000000
100000000000101111000011101011001001110110100000000000
110000000000001111100010001000001110101011000110000000
010000001010000001000000000111001110010111000000000000
000000000000000111100011111101011011011111010000000000
000000000001000101100111111101001101011111100000000000
000010100001000000000010000101011110101000010000000000
000001000000100001000111100000011011101000010001000000
000000000000000001000111001001111001001011100010000000
000000001110001111000000000011011010010111100000000000
000000000000001111100110000111000001110110110100000000
000000000000001011000000000001001110100000010010000000
000000000000000011100110010101100001001001000000000000
000000100000000000100011010000101001001001000000000000

.logic_tile 14 17
000100000000000000010111100000011010000100000100000010
000000000000000000000100000000000000000000000000000000
001010100000000000000000010011111110010010100000000000
100000000000000000000011101111001101100000000000000000
110000001100000111100000001111011111101011110000000010
010000000000000000100010000101001011100010110000000100
000010100000001101000010100000000000000000100100000000
000001000000001111000000000000001001000000000000000000
000010100000000000000110101000000000000000000100000000
000001000000000000000110101001000000000010000000000000
000010100000011000000000010000001010000100000100000000
000001000000100011000011110000000000000000000000000000
000010101100000000000000011101001000010111110000000000
000001000000000001000010100111110000000010100000000000
000010000001011101100000000011111110010000100000000000
000001000001110001000000001001101111100000100000000000

.logic_tile 15 17
000010100001000000000110101111011011101011110010000010
000001000000101001000110110011001010010001110001000101
001001001101010011100110011001001101000010110000000000
100010000000100000000111110011011110000000100000000000
010000000000010011100010011001111110000000000010000001
010000001110000000100010011101010000000010100000100001
000001001010001101000111101011101111000010100000000000
000010100000000001000100000011101001000111010000000000
000010100000000000000000011000000000000000000100000000
000001000100000000000010001001000000000010000000000000
000000000000001001100000000111001010101001010010000111
000000000000001011000010101101101111110111110010000111
000000000000001011100111110011101000000001010000000000
000000000000000101000011011011011011000110000000000000
000001000000101000000000000011100001000110000000000000
000010101101001101000010000000101001000110000011000000

.logic_tile 16 17
000010000000000111100011101001001010011100000000000000
000001000000000101000100000101011010000100000000000000
001000000000001111000000010111111010101000000000100010
100000001110001101100011010000100000101000000000000010
000010000000000001100000010000011000000011000000000001
000010000100010111100010100000001000000011000000000000
000000000000000101100000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
000010000000000000000110001001000001010110100000000000
000001001000000000000000000001101010100110010000000000
000000000010000000000000000001011011000110100000000000
000000000110000000000000000101001000000101010000000000
000010000000000000000000000111100001111001110000000000
000010001100000000000000000000001001111001110001000000
010000000000001011000110000111100000100000010000000000
100000000000000101000000001101001101110110110000000000

.logic_tile 17 17
000000000001001000000010110011101110000110000000000000
000000000000000011000011011001111000101000000000000100
001000000110000000000011100001100000000000000100000000
100000000000100000000011100000100000000001000000000000
110000001110100001100110000000001110000100000100000000
100000000001000111000000000000000000000000000000000000
000011100110100000000000000011000000000000000100000000
000010000001000000000010100000000000000001000000000000
000000000000001000000000010101011100010000000000000000
000000000000000011000010011001011010100001010000000000
000010101010000000000010001000000000000000000100000000
000000100010000000000000001101000000000010000000000000
000000000000000000000000010011111000001101000000000001
000001000000000001000010001101111001000100000000000000
000000000000000000000000000011000000010000100000000000
000000000000010000000000000000101001010000100000000000

.logic_tile 18 17
000000000000000000000000000101000001001001000000000001
000000000000000000000000000000001011001001000000000000
001010100001010000000011100000000000000000000000000000
100001100000101111000110110000000000000000000000000000
110000001000000111100010100000000000000000000000000000
110000000000001101100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000110000000000000000000011011110000000010000000
000000000000000000000000000000011001110000000010100000
000000000000000000000010000000000001000000100100000000
000000000001010000000000000000001101000000001000100000
000000000001100000000111100011111000101001010010000010
000000000001010000000000001111110000010100000001100001
010000000000000000000000000101001010000010100000000000
010001000000010000000000000000100000000010100000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000

.logic_tile 20 17
000000000000001001100000010001001100101001000010000000
000000001010001001100011011111011000011101000000000001
001000000000000111000000001000000000000000000100000000
100001000000000101100010011101000000000010000000000000
010011000001000011100000001000001101110010100001000000
010000000010100000100000000001011110110001010001000100
000000000001010111100000010000000001000000100100000000
000000000000100000000011110000001000000000000000000000
000000000110000001100111101011001110101001000010000001
000000001000000000000000001011001010101110000000000001
000000001010000000000000010000001110000100000100000000
000000000000000000000010100000000000000000000000000000
000000000000001111100110001000000000000000000100000000
000000001110001111000000001001000000000010000000000000
110000000000000001000000000101100000000000000100000000
000000000001000000100000000000000000000001000000000000

.logic_tile 21 17
000000000000000000000000010011011100000001010000000000
000000000000000111000010000000110000000001010000000000
001011100001010001100110111001111010101010000000000001
100001000000100101000011011001001010010110000010000100
110000000000001000000000010000000000000000100100000000
100000000000000001000011010000001000000000000000000000
000000000000000011100000000000011110000001010000000000
000000000000000000000000001011000000000010100000000000
000000000000000000000111000011011000000001010000000000
000000000000000000000100000000100000000001010000000000
000001000000000000000110000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000001110000000000000000011001010000011110000000000
000000000000000000000000001001110000000010100000000000
000001001010000101100010000001100000000000000100000000
000010000000010000000000000000100000000001000000000000

.logic_tile 22 17
000000000001001000000000000000000000000000000000000000
000000000000101001000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001000000000000000000000001000000000000000100000000
000010000000000000000000000000000000000001000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 23 17
000010100000000001100010100001000001000000001000000000
000001000000000000000100000000101011000000000000000000
001001000000000001100000010000001000001100111100000000
100010000000000000000010000000001000110011000000000000
000000000000000000000000010101001000001100111100000000
000000000110000000000010000000100000110011000000000000
000000000000000000000010100111001000001100111100000000
000000000000000000000100000000100000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100110100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000110001001001010100000000000000000
000000000000000000000000001101011111000000000000000000
000000000000001000000000001000011001100000000010100100
000000000000010001000000000001011110010000000011100100

.logic_tile 24 17
000000000000000000000011100000000000000000000000000000
000000000100000000000100000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000011110000000000000000000000000000
110010000000000000000000001000000000000000000110000000
010001100000000000000000001001000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000110000000
100000000000000000000000001001000000000010000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000110000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000001000000110000001011110110110100110000101
000000000110000001000010001111111101111111110011000100
001000000000001101000010010000011000001111010000000000
100000000000001011000111110011011011001111100000000000
010001000001010101000000001001111001101000010000000000
010010100000000001100010101101011110011101100000000000
000010100000001001100110010001011000010110110000000000
000000000000000001000011100111001100110110110000000000
000000000000000101100011111011001111001111010000000000
000000000000000000000010110001001010101111010000000000
000010100000000001000000011101001100110110100111000000
000001000000000111000011000101011111111111110010100100
000000000000001000000111111011101011110110100000000000
000000000000000011000010001011001100111000100000000000
000000000001010011000010011111111110111000110000000000
000000000000000000100011111101011101011000100000000000

.logic_tile 2 18
000000000000000011100111111000011101000110100000100100
000000000000000000000111110101011011001001010011000100
001000000000000001100000001111011011110011110000100000
100000000000001101000000001101111101100001010000000101
110000000000001111100010000001101011111111100110100000
010000000000000001000110000101011000011111100010000000
000000000000001011100010000111001011001111010000000000
000000000000000111000010000011011110101111010000000000
000000100010000011100110010001001101101111110110000101
000001001010001001000011000101011110001111110010100010
000000100000000000000010000111001010011111110000000000
000001000000000001000000001111011100101001010000000000
000001000101000001100111111101011010100010110000000000
000010100000100000000110000011001100101001110000000000
000010100000101101100000000001011100100010110000000000
000001000001010001000000001001101010101001110001000000

.logic_tile 3 18
000000100000001001100010001011011101111111000000000000
000001000000001111000100001111001101010111000000000000
000000000000001111100000001001111110111111100000000000
000000000000000111000011110011111001010110000000000000
000010101010111111000000000001101110101110000000000000
000010001010010111000000000101001000101101010000000000
000000000000000111000000000111101010101011010000000000
000000001110000111000011101111001010000111010000000000
000000000100001101100110101101111110100010110000000000
000000000000000101100000000111001100010110110000000000
000000000001010101100000001111101110100010110000000000
000010000000100000100010000101001000101001110000000000
000000000000100001000000011011011011101011010000000000
000000000001000101000010100111101010001011100000000000
000000000000010111100010011111111001101011010000000000
000000000000001111100110101111001011001011100000000000

.logic_tile 4 18
000001000000000000000111110111011101101110000000000000
000000100000000000000011110011111111011111100000000000
001000000001000011100111000000011000000100000100000001
100000000110100000100111100000010000000000001010000100
010011000000100000000010001001011100110110100000000000
010000000001000000000000001101111100110110010000000000
000001000001000111100011101011011001101011110000000000
000000100000000000000000001011011000001011100000000000
000000100000101000000000000000000001000000100100000000
000000000000010011000000000000001010000000001001100010
000000000001010000000011101111001101110110100000000000
000000001010000000000000001001001101111010100001000000
000001001110001111000110100111011100101110000000000000
000000100000000011000111111111011011101111010000000000
010100000000000000000010000000000000000000000000000000
100000000100000000000100000000000000000000000000000000

.logic_tile 5 18
000011000000001000000010010111101001001100111000000000
000011000000001011000011000000001010110011000001010000
000000001100000000000011100111001000001100111000000000
000000000000000000000000000000101010110011000001000000
000000100000001101100000000001101001001100111000000000
000001000000101101100010000000101101110011000001000000
000110000010000111100111110111101000001100111000000000
000001000000100000000111100000101001110011000001000000
000001000000100000000000000101001001001100111000000000
000010000111010000000000000000101011110011000001000000
000000000000000111000000000001001001001100111010000000
000010000000000000100010010000001011110011000000000000
000000000000100000000111000011101000001100111000000000
000000100000000001000000000000001001110011000000100000
000000000000000000000111100101001000001100111000000000
000001001000000001000100000000001110110011000000100000

.ramt_tile 6 18
000000000000000000000000000000000000000000
000000001110010000000000000000000000000000
000010000001010000000000000000000000000000
000000000001010000000000000000000000000000
000000101001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000100100000000000000000000000000000
000000000000100000000000000000000000000000
000000001001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010000001000000000000000000000000000000
000000000100100000000000000000000000000000

.logic_tile 7 18
000000100100010000000111100011000000000000001000000000
000001000000000000000100000000101010000000000000000000
000001000000001111100000000001101000001100111000000000
000000100000000011000011100000001111110011000001000000
000010001000100011100000000101101000001100111010000000
000000100001000000100011110000001111110011000000000000
000000000001011000000000010111001000001100111000000000
000000001010101011000011110000001001110011000000000001
000001001100001000000111100111101001001100111000000000
000010000000001111000000000000001111110011000010000000
000001000000000000000000000011001001001100111000000000
000010100100000001000000000000001000110011000000000000
000000000001010001000111010101001001001100111010000000
000000000000100000000011010000101100110011000000000000
000000000000000000000010000001101001001100111000000001
000000000100100001000100000000101011110011000000000000

.logic_tile 8 18
000000000000000011100010110000000001010000100000000001
000000001000100000100011110011001110100000010000000000
001010001011000000000000001000000000001001000000000100
100000001010000000000000000111001100000110000000000000
010010000000011000000111001101001010000010000000000000
110000001000001111000111100011101111000000000000000000
000100000000000101100000010101101000010111100000000000
000000000000000000000010001001011000000111010000000000
000001000000000011000000000011011110101000000100000000
000010001010101011100000000000000000101000000000000000
000000000000000001000000000011011110101000000100000000
000000000110100001000000000000000000101000000000000000
000001001010000000000010000101111100101000000100000000
000000100000010000000100000000100000101000000000000000
010000000000101001100000001000000001010000100000000000
100000001101000001000000000011001011100000010000100000

.logic_tile 9 18
000010000000000001100110100111101111110100010101000010
000001000000000000000010011011111001010100100000100000
001000000001011000000000010111101110010111100000000000
100000000000000011000010110101111100001011100000000000
010000000000000000000011111001011011000001000000000000
110000000000011001000011110111001010001001000000000000
000011100001011111000011111011100000000000000000000000
000000001001011111100011111011000000101001010000100010
000100000100000111000000011101111100010111100000000000
000000100000001111100011001111001001000111010000000000
000000000000001011100011101011001100111000100110000000
000000000000100011100011111111101011101000010011000000
000000000000011000000010011111011011010111100000000000
000000001100000011000111101111011000001011100000000000
110000000000000001000011100101111100010000100000000000
100001000000000000000110000101111001000000100010000000

.logic_tile 10 18
000000000000001000000110011001011110000000000000000000
000010100000001001000111111001111100000110100000000000
001001000000000111100000010000001001110011110100100000
100000000010100000100010100000011100110011110000000000
000010000100001111100010100000000000101111010110000100
000000000001010001100100000101001011011111100000000000
000000000000001001000000001000000001110110110110000000
000000000000000101000011111011001000111001110000000000
000100000000001000000000000101101111110111110100000000
000000000000000011000000000000011100110111110000100010
000000000000001001100011100001011011110100000000000000
000010001010000101000010000111001011010100000000000000
000001100000000000000011000101000001010110100100000000
000001000010100001000010011111001101110110110000100000
010000001100000000000110101111100000111111110100000010
100000000000011101000011110111100000101001010000100000

.logic_tile 11 18
000101000001000000000000000001111000100000000000000000
000000100000100101000000000001011010101001010001000000
001000000000001011100111111111111001101000000000000000
100010100000000111000110010001011011010110000000000000
000010100000001001000000001000011001011110100100100000
000000100000000111000000001111001000101101010000000000
000000000000011011100000000011100001101111010110000000
000000000000001111000010100000101010101111011000000000
000000000111010000000000000011111000101100000000000000
000000001010000000000000000101101000001100000000000000
000010100000000000000011111000000000110110110100000000
000000000000100000000010100111001111111001110000000001
000000000001010000000000010111011000110100000010000000
000000000000001111000010100001001010101000000000000000
010000001010001101100011001001111010101100000000000000
100000000001001011000100001101101010101000000000000000

.logic_tile 12 18
000100100001001000000010001000001010010110000000000000
000001000000111101000111101101011110101001000000000000
001000001100100111100110010001011111001011100000000000
100000000000010000000011010101111010101011010000000000
110000100000000011100010001111011010100000000000000000
110001000100000001000011110101001010010110100000000000
000010101110100111100111011101001100101011110111000000
000000000001001111000010011101101001111011110001000000
000000100000001101100000001001101100010110100000000000
000100000000000001000000001001100000010100000000000000
000010101000100000000011100111111100010110110000000000
000001000001000000000111110101111111100010110000000000
000010100010001001000010000001101110100001010000000000
000001000100001001100011110101001000000001010000000000
110000000000000000000011100001000001001001000000000000
100000000000000000000000000000001101001001000000000000

.logic_tile 13 18
000100001110000000000000011101101010011110100000000000
000000000000000000000010010101001010011101000001000000
001000000000001111000011101011111000011111010000000000
100000100000001111000111111001111101101111010000000000
110000000001001001000010001000011100111000000000000000
110000000000110111000011111101001011110100000001000000
000000000000000001000010100001100001010110100111000000
000000001110001111100111101111001000100110010000000000
000000000000000000000110100000011011000000110000000000
000000100000000000000110000000011110000000110000000000
000000000001000001100000001011111110010110100000000000
000000000000000001000011110111010000101000000000000000
000000000000010000000011110101011000010110100110000000
000000000000100000000010101001100000101010100000100000
000000000000011001000110000001101100010111110000000000
000000001000100001100000001011111010111001110000000000

.logic_tile 14 18
000000000000001101000010110101111100110001010000000000
000000000000001011000010010000111010110001010000000100
001000000000101101000010110101100000000000000100000000
100000000000011101000010010000000000000001000000000100
110000000000000001100000011001011001101011110010000010
010000001100000000100010011011001001010001110000000101
000010000000001111000010000001011010001010000000000000
000001000000000111100110101111011011001001000000000000
000010100000000000000010110001101001011100100010000100
000001000000000000000010100101111101001100000000000001
000000000100000000010011100111000000000000000100000100
000000100000000000000010100000100000000001000000000000
000000000000000000000111000000000001000000100100000000
000000000010000000000110100000001000000000000000000000
000000001010000000000000001001011010000010000000000000
000000000000000000000000000101111101010110000000000000

.logic_tile 15 18
000000000000011111100010100011001000111101010000000000
000000001110000111000010101001110000101000000010000000
000000100000100101000110101111100001011111100000000000
000001000001010000000100000001001001000110000000000000
000010000001010000000000000001011110000000000000000000
000001000000000000000000000001011101000001000000000000
000010000001011000000000011001001110000001010000000000
000001000000001001000011000001101110001001000000000000
000000001100000001100110100101100001000110000001000000
000000000000000111100010100011101100000000000000000000
000010100000000000000000001011000000100000010010000001
000001100000000001000000000101001100110110110010000000
000000000000000001000000000011001000101000000000000000
000000000000001001000000000011110000111101010001000011
000000000000000111000000001001011111000001000000000000
000000001100000000000010101001101000100001010000000000

.logic_tile 16 18
000000001110001000000010011000000000000000000100000000
000000000000001001000111100011000000000010000000000001
001000001111001101000000010111000001111001110000000000
100001000000101001000010011111101000100000010000000001
110001100000110000000011110011011100000110100000000000
010000001011010000000111111101101000001010100000000000
000000001100000001100000001001011000000110000000000000
000000000000000000000000000011101100001011100000000000
000010100000100011100011110011101001000010100000000000
000000000001000000100011100111011001001011100000000000
000000001110011001100000001000000000000000000100000000
000000000000000011100000000111000000000010000000000000
000000100000000101000110111101000000101001010000000000
000001001100000000100010010101100000000000000000000000
110000000000000001000000000111101111110100010000000000
000000000000001001100000000000011000110100010011000000

.logic_tile 17 18
000000001010000111100111110001111101100000000000000000
000000000000000000100110001001001110000000000001000000
001000100000001111100110010101111110110110110000100000
100001100100000111100111001011101001011011100000000000
010000000000101000000010001000011010000001010100000000
110000000000001111000000001011000000000010100000100000
000000001010001111000010101111011011010011100000000000
000000000000001101100000001001001101000011000000000000
000000000000000000000010000001100000101001010000000100
000000000000000000000010110111100000111111110011000000
000000001100101101100111000000011100101001000000000000
000000000000000011000110010001001010010110000010000001
000000000000000111000000011011111110000010100000000000
000000000000000000100010100111011101000011100001000000
010000000110000101000000000000011001010110000010000000
010001000000100101000010101111011110101001000001000000

.logic_tile 18 18
000001000000100111000000000000000000100000010000100000
000000000000000000000000001101001100010000100000000001
001000000000000001000111000000011010110000000000000000
100000000001010000100100000000011100110000000001000000
110010100000000000000111100111100001100000010000000000
110001000000000000000000000000001110100000010000000000
000000000000000000000110001000000000000000000100100000
000010100000000000000000000001000000000010000000000000
000000001111010001000000000001000000000000000100000000
000000000100001111000000000000000000000001000000000000
000001000000000000000000001000000000010000100000000000
000000100000000000000000001001001110100000010000000000
000010100000001111100011000000000000000110000010000000
000000000000100011000000000011001011001001000000100100
110010100110001001000000000000001110000100000100000000
000000000000000001000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000101010000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000110000000011111110000000010000000
000000000000000000000111110000001000110000000000000000
001001000000011000000011100000000000000000000000000000
100000100000101111000100000000000000000000000000000000
010000000000000000000000000001100000000000000100000000
010000000000000000000000000000100000000001000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000010101101001100010010000100000
000000000000000000000010111011111000100001010000000000
000011000000000000000000000000000000000000000100000000
000011100000000000000000001111000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010001000000000000000000000000000000000000000000000000
100010100000001001000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001010100001000000000000000000000000000000000000000000
100011000000100000000000000000000000000000000000000000
110000000110000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010100100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000001111001000101101010100000100
110000000000001111000000000111111011111111110001000100

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000001000000001101111000010111100010000001
000000000000000000000000000011111100010110100000000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000011010000011110000000000
000000000000000000000000000000010000000011110000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000001010001100110100000000
000000000000000000000000001001010000110011000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000001000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000001111000000001001101010010110110000000000
000000000000101001100000001111011010111001110000000000
001000000000000011100000001001001100111111000000000000
100000000000000000100000001101011101101001000000000000
110010001100110001100000001001111010010011110000000000
110000000001011101100011100011001010110011110000000000
000000000000001000000000001011101011011111000000000000
000000000000000001000011110001001110111111000000000000
000000000000000000000111100001001111001111110111000100
000000000010000000000011100001011101101111110010100010
000000000001010101000000001101011101011111110000000000
000000000000100001000011110011001000101001010000000000
000010100000001101100010010000000000000000000000000000
000000000000000001100010000000000000000000000000000000
000000000000000101100110000111011110101111110101000000
000000000000000101000000000101001110001111110010100001

.logic_tile 2 19
000000101110000101000000001001011111001011110000000000
000000000000000101000000001011011000101011110000000000
000000000000001101100000001111111100010110110000000000
000000000000001011100000000101011000110110110000000000
000001000001000001000000001001011101001011110000000000
000000100000000101000010110001001101101011110000000000
000000000001001000000000000011111000001111010000000000
000000000110101011000000000001101100011111100000000000
000001000000000101000010101001101010101110000000000000
000000100000000000000000000011001010011110100000000000
000000000000001101000000000001001011101011010000000000
000000000000001011000010001011001110000111010000000000
000101000101011000000000001001001111001011110000000000
000110100010000101000000000001001101101011110000000000
000010100000010101100000000001111100010110110000000000
000000000000100111000010101101011000111001110000000000

.logic_tile 3 19
000000101100000101100111100101111111110111110111000001
000001100000000000000011100111101011010111110000000010
001000000000000000000000000101011110110011110000000000
100000000100000101000000000101001110010010100000000000
010000000000100011100111001111011100111111000000000000
010010000001001101100110111011001010101001000000000000
000000000001010000000111011101001100110110100000000000
000000000000001111000110100101001011110100010000000000
000001000000001111000011100011001111110110100000000000
000000100110101001000100000101101111111000100000000000
000001000001000101100011110001100000011111100110000001
000010100000100101000111001001001000111111110010000001
000000000000001111100000000011101111110110100000000000
000000000100001001000000001101101100111000100000000000
000000000000101111000110101011001010101011010000000000
000000000000000001000010101111001100000111010000000000

.logic_tile 4 19
000000000000001000000000000111011111101011110000000000
000000000000001011000011101001101001000111010000000000
000000000000001011100111011001111111101110010000000000
000000000000001011100111000101001101001101000000000000
000100101110000001100011100111111100001100110000000000
000100100010001111000100000000100000110011000001000000
000000000000000000000111001011001011010111110010000000
000000000000000111000000001001001010011111110000000000
000001001100001111000000011011111011100001010000000000
000000100000001111000011011101101111110101010000000000
000000000000001111100010000001001111110011110000000000
000000000000000001100000001111001000010011100000000000
000001000001000001000000010101101111100100010000000000
000000100000100111100011011101001100110100110001000000
000000000000000011100010000001001100111111100000000000
000000000000000001000110010011111010101001000000000000

.logic_tile 5 19
000000000000001000000000000101001001001100111000000000
000000000000000111000000000000101000110011000001010000
000000000000001000000000000001001001001100111001000000
000000000000000111000000000000001110110011000000000000
000000001011000111000011110111101000001100111000000000
000000000110101111100011110000101010110011000000000100
000001100000001000000011100111101000001100111010000000
000001000000001011000000000000001010110011000000000000
000001000111010111100010000011101000001100111000000000
000010100100000000000000000000101011110011000000000100
000010100010001000000011100011101000001100111000000000
000010000000000111000100000000001101110011000001000000
000000100000100000000000000101101001001100111010000000
000000000000010000000000000000001011110011000000000000
000000000000000001000111110111101000001100111000000000
000000000000000111100111100000101100110011000001000000

.ramb_tile 6 19
000001000000000000000000000000000000000000
000010000001010000000000000000000000000000
000011100001010000000000000000000000000000
000010000100000000000000000000000000000000
000000001110010000000000000000000000000000
000000000001100000000000000000000000000000
000000101011010000000000000000000000000000
000001001000100000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001010100000000000000000000000000000

.logic_tile 7 19
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000001110110011000010010000
000000100000010111000000000011001001001100111010000000
000001000110100000100000000000101111110011000000000000
000000000110000000000011100101001001001100111000000000
000000000001000001000010000000101011110011000000000100
000000000000001000000110100111101001001100111000000000
000000000000000011000100000000001000110011000000000000
000001000001000101100000010011101000001100111000000000
000010000101110111100011100000001111110011000001000000
000000000011010011000110100101001000001100111000000000
000001000000000000000100000000101100110011000000000001
000001001000100111100111100011101001001100111000000000
000000101100000000100100000000101111110011000000000000
000000000000000111000011100011001000001100111000000000
000010100000000000000111110000001010110011000010000000

.logic_tile 8 19
000001000000000000000110100101000000000000000100000000
000000000000001001000010100000000000000001001001100000
001001001001011101000111011111011101000010000000000000
100000000000001111000110100001001011000000000000000000
010000000100000001100111111111011010000010000000000000
110000000010001111000110000101101000000000000000000000
000100000000000011000000001001101110000110100000000000
000000000000000101000010101101011001001111110001000000
000001001100100111100111000111101010100000000000000000
000000100000011101000100001001011010000000000000100000
000000000001000001000000000000000000000000100100000000
000000001110101111000000000000001100000000001000100001
000000000110000101000111001011011101010111100000000000
000000100000000000000111110101101001001011100000000000
010000001100010000000000001011011000010111100000000000
100000000000000111000000001001001101001011100010000000

.logic_tile 9 19
000010000000100101000000001101011110000000000000000000
000000000000011001100000001111111000001001010000000001
001000000110000111100000010001011011010111100000000000
100010100000001001100010101011001000001011100000000000
010000000000000111100111111011101100010111100000000000
110000100000000111100110000011001100001011100000000000
000100000001001011100010010001011110010111100000000000
000000000000101111100011100011001110001011100000000000
000000000110011111100111000101111100010000100000000000
000000000110001111000100000101001110000000010000000000
000000000000001001000000000101111001101111010110000001
000000000001001001000000001111101011111111100010000000
000001100000000001100111100101011101010000100000000000
000011101011001111000010001111001001000000010000000000
110000000010001001100011011000000000010000100000000000
100000000000001011100111100111001000100000010000100001

.logic_tile 10 19
000010100000000001100010101011111001000110100000000000
000001000000000000100110110011111010001111110000000100
001000000000001011100111111000001110010110110100100000
100001000000000001100011101101001110101001110000000000
000000000100010101000110110001000001111111110100100000
000000000000000000100011101001001000101111010000000000
000000000000001011100010011011101010000001000000000000
000000000000001111100010100001101111000001010000000000
000000000000000101000110101011001010000110100000000000
000100001010000000100000001101011111001111110000000000
000000000000001000000011111000011001110111110100000000
000000001110001111000111101111011110111011110000100000
000010100110000101100111010001011011110110100100000000
000000000000001001000111100000101011110110100000100000
010001000001011011100000000111101010010111110100000000
100010100000110101100011101011011110110111110000000010

.logic_tile 11 19
000010000000000001100000001111011010111110110100000000
000100000110001001100000000001011010111101010001100100
001000000010000011100000001000011011001101000000000000
100000000000001101100011101111001010001110000000000000
110000000000000111100000001101011100101011110100000000
110000000000001101100011101001101010110111110001000100
000010100000000001000000001111111010010100000000000000
000000001000000001000011100101000000101001010000000000
000010100000000001000110101001011010110000100000000000
000010100000000111100000000101001100110000000000000000
000000000000000001100000001001011100010110100000000000
000000000000001001000000000001000000101000000000000000
000000000001100000000111100011001011111011110110000000
000000001010111111000100000101001001110011110010100000
110000000001001101100000010101000001101111010100000000
100000000000100011000010101011001110001111000001000100

.logic_tile 12 19
000010000001110000000111010111111111000011010000000000
000000000100000000010010000000011100000011010010000000
001000000000000000000011111001000000000110000000000000
100000000000000000000111101011101001010110100000000000
110000000000000001100010010101111000010100000000000000
010000000000000000000111100000110000010100000000000000
000011000000001001000000011111001100101010100100100000
000010000000001111000011010101100000101001010000000000
000000000001000001000010100111000001101001010000000000
000000000000100001100110010101001111010000100000000000
000000000000000000000110000101101010010110000000000000
000000000000001001000000000011011101111111000000000000
000010000000011011100011111011001011001111110000000000
000000001010000111000011111001111010000110100000000000
000000000000000000000110110001101110011111110000000000
000000000000000111000011011111101011101101010000000000

.logic_tile 13 19
000000000000000000000111010001111111010011100000000000
000100000001000000000111100000001010010011100000000000
001001000000000111000110011001111010110100010000000000
100000100000000000100011111001111001110110100000000000
010000000000000000000111100011011111101001000010000100
010000001010000111000111111101011010001001000000100000
000010000001001111100010001000000000000000000100000100
000001000000100111100000001011000000000010000000000000
000101000000011001000000000000000000000000000100000000
000010101100000111100000000011000000000010000001000010
000010000000000000000111001101111010101010100000000100
000001000000000000000100000101100000101001010000000000
000000000000000001000000001101001101000010010000000000
000000000000000001000000001111001010000010100000000000
010000000000001000000110110111000000001001000000000000
100000001110101011000110101101001110001111000001100000

.logic_tile 14 19
000000000000001000000110010111011000101000000000100000
000000000000001111000110010101110000111110100000000000
001010100000011111100010110000000001000000100100000000
100001000000101111100011110000001000000000000010000000
010000000010000001100010100000000000000000000100000000
010000001010000000100000000001000000000010000000000000
000000000000000000000110000001100000000000000100000000
000000000000000000000110100000000000000001000000000000
000110000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000001010000000000010000011000000100000100000000
000000000000010000000010100000010000000000000000000100
000000000000010000000000011001111011011100100000000000
000000000000100000000011011101111101001100000000000110
000000000000001000000000001101011100000101010010000110
000000000000000001000010000111111001000110100010000000

.logic_tile 15 19
000010100000001000000000000011101110000001010000000000
000001000110000111000000001101011000001001000000000000
001000000000100000000110110000001010101000000000000000
100000000000011101000010100101000000010100000000000000
010001000000000011100010010000011000000100000100000000
110010100000000111100010000000010000000000000001000000
000000000000000001000000000000011000000100000100000000
000010100110000000000000000000010000000000000000000000
000000000000000111100000000011011101000100000000000000
000000000110011111000000001101001111011100000000000000
000000000001101001000000000011100000000000000100000100
000000000011111001000000000000000000000001000000000010
000000000000010000000110010000000001000110000010000100
000000000000100000000011000011001010001001000000100000
000000000000000000000110100111011000000001010000000100
000010000110000000000100001101100000000000000000000000

.logic_tile 16 19
000000000000010101100010000000000000000000000100000000
000000000001111101000110100001000000000010000010000000
001000000001000000000000000000000000000110000010000000
100000001100000101000000001111001000001001000000000000
110000000000000000000111000011111110010111110000000000
010010000010000000000000001101010000101001010000000000
000000100001010001100000000101100000000000000110000000
000001000110000000000000000000000000000001000000000000
000010100000000000000000010000000001000000100100000000
000000000000000001000010010000001110000000000000000000
000010101001011001000010000011000001111001110000000000
000001000000111001000100000000001101111001110010000100
000001000000000000000000011111111100000000000000000000
000010100000000000000011100011101011000000100000000000
000010001001010101100000000001011000101000000010000100
000000000001000000000010101001100000111101010000000000

.logic_tile 17 19
000000000000001000000000000000001010000100000100100000
000000000000001111000010010000000000000000000000000000
001001000000001101000000010011101000101001010000000000
100000101010101111000011101111010000010101010000000100
110010100000000000000000011101111101000110000000000000
010000000000000111000010010001111001001011100000000000
000000000000001000000000010111011001111000000000000000
000000000001010011000010001101101110010100000000000000
000000000100000000000111010000000000000000100100000000
000000000000000000000111100000001000000000000000000000
000000000000101000000110101000000001111001110000000100
000000000001001001000000001101001101110110110000000001
000000000000000000000111010111101100101000000000000000
000000000000000000000010010000110000101000000000000000
000000001110001000000000011000000001010000100000000000
000010100001010101000011000101001000100000010000000000

.logic_tile 18 19
000000000000000000000111011000000000000000000100000000
000000000000000000000011000011000000000010000000000000
001000000000000000000000000000000001000000100100000000
100000000000000000000010110000001010000000000000000000
110000000010000000000011100000000000000000000000000000
100000001100000000000000000000000000000000000000000000
000000000000001000000010101001101010101001010000000000
000000000000000101000110111111111100101001000010000000
000000000000001111100110101001000000010110100000000000
000000000000000001000100001011101110100000010000000000
000000000000000000000000011000000000100000010000000000
000000000000000001000011101111001100010000100000000000
000010000000000001100000001000011010000001000000000000
000000001010000000000000001101011001000010000000000000
000000000010000000000000000011101100000110000000000000
000000000000000000000010111001101101010100000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000101010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000010100100000000000000000000000000000000000000000000
000001000000001111000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000010000000001100000000000000000000
010000000000100000000000000000000000000000000100000000
100000001110000000000000001111000000000010000000000000

.logic_tile 21 19
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000010
001000000101010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000100000000000000011000000000000000100000000
000010000000010000000000000000000000000001000000000001
000000001000000101100000000000000001000000100100000000
000000000000001101000010110000001111000000000010000000
000000000001010000000000000011000000000000000100000000
000000000000100000000000000000100000000001000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010001000001010000000010000000000000000000100100000000
100000000010100000000000000000001100000000000000000000

.logic_tile 22 19
000000000000000000000111010000011110000100000110000001
000000000000000001000111100000000000000000000000000101
001000000001010000000000000001000000000000000100100000
100000000101110000000000000000000000000001000000000101
010000000000000000000111000000000001000000100110000000
010000000110000001000000000000001100000000000000000101
000000000000000011100000000101011011001111000000000000
000000000000000000100010001001101011001111100010100101
000010000000000000000000000101101001011110100010000101
000001000000000000000000001101111010010110100011000100
000000000000000011100000001101011010010110100010000101
000000000000001001100000001101101001111001010000000001
000000001110000000000000001101101010011110100010000011
000000000000000000000000000101101011010110100001000010
000000000000001000000000000000000001000000100100000101
000000000110001101000000000000001100000000000000000110

.logic_tile 23 19
000000000000001000000000010101111010000011110000000010
000000000000000011000011000001011001010011110000100001
001000000001000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001011000011000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000
000010100000000001000000001001001001101111000010000101
000000000000000000000000000101011011001111000010100001
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
100001001100000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000100000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000011100000100000000000000011011011111101010000000000
000010101011000000000010111101001110010000100000000000
000000000000001011100111010011001001001011110000000000
000000000000000001000011100111111001101011110000000000
000000000000000111000110011101011100110111110000000000
000000000000000111000011110011011110100001010000100000
000000000000001111000010000101111010101001000000000000
000000000000001111000000001111011100110110010000000000
000000000000100011000000001011001110110101010000000000
000000000001000000100010001101011010110100000000000000
000010000000000000000110100001111000111001000010000000
000000000000001001000100001101101100111010000000000000
000000101110101001000000011001101101101001110000000001
000000000111000111000010111111001011010100010000000000
000000000000000101100110000001111110111001010000000000
000000000000000000000000001111101100100110000000000000

.logic_tile 2 20
000101000000001101000110010111011000101110000000000000
000100000000001011100011000001001110011110100000000000
001000000000000101000010110000000000000000000000000000
100000000000000000100011010000000000000000000000000000
010000000000001011100010010001111101111111100110100100
010001000000100001000010011011111011011111100000000010
000000000000001111100110010011111001111101010000000000
000000000000001011000111101111011010010000100000000000
000001001110000000000010010001001010101111110110100010
000010100000000000000011111011101111001111110010000110
000010000000000001100111101011101100111111100110000010
000000000000001111100010110011111011101111010000000100
000100000000000111100110000001001100011110100000000000
000101000000101001100110010101011011111110100000000000
000000000001000000000000001001011011110011110000000000
000000000000100000000011101111001011100001010000000000

.logic_tile 3 20
000000000000000101000000011111001101111111000000000000
000000000000001111110010111111001010010111000000000000
001000000000000000000111100001101111110111110100000000
100000000000000000000110101101111100010111110000100110
010000100000000101000010111011011101110111110000000000
010001000000000111000011001011011111100001010000000000
000000001011000011100000000111111111101111010000000000
000000001110100000100011000011101011001011100000000000
000001001110001101100000010101001101110110100000000000
000000100000001001100010010001001111110101010000100000
000000000010100101100110101011001010110111110100000011
000000000001000000000110011001101011010111110001100000
000000000000001000000110000001001010111111100110000000
000000000000001101000100001101011100101111010010000010
000000000000010111000010000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 4 20
000000000000110000000000001101001010101100010000000000
000000100001110001000010000111011010101100100000000000
001000000000000111000011110101011100110000010000000000
100000000000000000000011100011001111110110010001000000
010100000000100111100000000101011011100001010000000000
010100000001010111100010001011111111110101010000000000
000001001110000000000111001101111001100010110000000000
000000000000000111000011110001111001101011110001000000
000011100000000001000111000001101101110011110000000000
000001000000000000100110010111111011100011010000000000
000000000000001000000000000101011101111101010000000000
000000000000001111000010010111001010010000100000000000
000000101010001011100000011111111001110110100000000000
000001000000000001000010001011111011110110010000000000
010000000000000111100111000001000000000000000100000100
100010000000000000100010000000000000000001001000000010

.logic_tile 5 20
000010101100000000000111000001101000001100111000000000
000000000000000000000100000000001111110011000001010000
000000000000000111100000010111101000001100111000000000
000000000000000000000011110000001001110011000001000000
000010100000100111000011100111101000001100111000100000
000001000000010000000010000000101011110011000000000000
000000000001000111100000000011001001001100111000000000
000000000000000000100000000000001101110011000001000000
000001001011010001000010000011101000001100111000000000
000000100100000001100110000000001010110011000001000000
000000000001000001000010000101101000001100111000000100
000000000000100000000000000000001100110011000000000000
000010101000000000000111000101001001001100111000000000
000000101110000000000000000000101001110011000001000000
000000000000000111100000000011001000001100110000000000
000000000000000000000010001011100000110011000001000000

.ramt_tile 6 20
000000000000000000000000000000000000000000
000100001101010000000000000000000000000000
000010000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000101010000000000000000000000000000000
000000000110000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000001010100000000000000000000000000000

.logic_tile 7 20
000000000000000111000000010111001000001100111000000000
000000001010100111100011100000101000110011000000010000
000001000000000011110000000001001000001100111000000000
000000100000000000100011100000101101110011000000000000
000010000000001000000000000011101001001100111010000000
000000000000000011000000000000101001110011000000000000
000001001010010000000000000111101000001100111000000000
000010000000000001000000000000101000110011000001000000
000100001000011000000111010001101000001100111000000000
000100000100001111000111100000001100110011000000000000
000000000000000111000111000011001001001100111000000000
000001000000000000000110000000101100110011000000000000
000010000000000111000000000101001000001100111000000000
000000000110000000100010010000001110110011000000100000
000000000000010000000111100011101001001100111000000000
000000000001010000000000000000101010110011000010000000

.logic_tile 8 20
001000001110000011100000000001001011010000100000000000
000000001010000000100010001101001101000000010000000010
001010000000001101100111000000001111110000000100000001
100000001010000101000111100000001111110000000000000000
010000000000100101100010100001101011010111100010000000
010000000000000001000100000111101001001011100000000000
000100000000000111000010000101101111001111110000100000
000000000000000000000011101011111011000110100000000000
000001000100100001100011111101011010000110100000000000
000010000000000000000011110101011010001111110000000000
000100000000000000000000010111111001000110100000000000
000000000000010000000011110101001011001111110000000000
000000001000000001100011100011011110000001010000000000
000000000000010000000100000000010000000001010000100000
010000000000100001000011111011011111010111100000000000
100000000000000000000111011101111000000111010001000000

.logic_tile 9 20
000001000000001001100111110101011010000100000000000000
000010000000100011000110000111001010001100000000000001
001010000001011001000111100000000000100000010100000000
100000000000000111100111110011001000010000100000000000
110000000000010011100111010011100000100000010100100000
010000000000100001100111100000101001100000010000000000
000010100000001101100000000111111111000001000000000001
000000000110000101000000000101011000001001000000000000
000000001100000011100000011101001011000000000000000000
000000100000000000000011000101101001000110100000000000
000000000001010000000111011001001010010111100000000000
000000000000000001000110001111011001000111010000000000
000000100010000011100000001111111110000110100000000000
000001101010000000100000000001101000001111110000000000
010000000000001001100011100011111101010100000000000000
100000000000001011000110000101011001000100000010000000

.logic_tile 10 20
000000000000011000000000010111101111000110100000000000
000010100000001111000011111101001001001111110000000000
001000100000001001000000001111101000110100000000000000
100000000000000101100011100011011011101000000000000000
000000000000101000000011100101111011010110110000000000
000010100000010001000110011001011011010001110000000000
000010000000001000000111000001001110000000010000000000
000000000000001111000111110101101100000010100000000000
000001000000000001000111110000000001101111010100100010
000010100000100000100010101011001111011111100000000000
000000000000001111000010000001101010010111100000000000
000000001010001111100100001111111101001011100000100000
000010001010001101100000011001111100011111110110000010
000001000000000111000011000011011000101011110000000000
010000101100101111000011110000011001110011110100000000
100001000000001101000110100000001111110011110000000100

.logic_tile 11 20
000000000000000111100000000111100000001111000000000000
000000000000000000100010011001001011000110000000000000
001001000100100000000000001111011110110100000000000000
100010101111000000000000001011101110010100000000000000
000000100000001001000010001001001110101001000000000000
000001000000001111000110010111001111000110000000000000
000000000000001000000000000011101010001110100010000001
000000100110101001000000000000101010001110100000000000
000000000000000111000111100000001100001011000000000000
000000000110000000100000001001011011000111000000000000
000000000000100000000010001111100000001111000100000000
000000000001010000000010010101001011101111010000100000
000000100000001000000011000011001111110000100000000000
000000000000001101000000001111001110100000010000000000
010000000010000011100000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000

.logic_tile 12 20
000000000000010111000000010001000001010110100100100000
000000000000001001100011010001001110011001100001000000
001000000000001001100111110111111110111110100111000000
100000001010001111000110000011010000101000000000000000
110000000010010001100111000011111000001100000000000001
110000001100001111100010001001111010011100000000000000
000000000000000000000110001001011000010110100000000000
000000000000000000000100000001110000101000000000000000
000010000000000111000110010111001100111100000000000000
000000000000000000100011101101110000010100000001000000
000000000001010001000110001101100000010110100000000000
000000000000100000000010000011100000000000000000000000
000010100001010000000010000111101011010111110000000000
000001000000000000000010001011111000110110110000000000
000010100000000001000010101011011100011111100000000000
000000001010000000100010011111111010111101010000000000

.logic_tile 13 20
000010100001001000000010101000011101110100010000000000
000000000000001001000111101111001010111000100000000000
001010101010100011100010001111100000111001110000000000
100000000101010000100100001101101010010000100000000000
010001000001000000000011100111011110010100000000000000
110000100000000101000011111001101100100100000000000000
000100001110000101000011100011001000000111010000000000
000000000000001101000110100000011111000111010000000000
000010100000010000000000001001101010000010000000000000
000001000100001111000000001011011100100001010000000000
000000000000000011100000001111111010101011110100000000
000000000000000000000010001001010000000001010000100001
000000000100011000000000000111001000100011010000000000
000000000000000001000011100000011100100011010000000000
000010000000100101100010001001001100101010100000000000
000000000001010001000000000101000000101001010000000000

.logic_tile 14 20
000000000000001111000111011011101011001110000000000000
000000000000001001100010001101101000000100000000000000
001000000010000101000111111101011001000101010000000011
100000001010000111100110010101111000001001010000000110
110010100001011000000010100111101101000010000000000000
110010001111100011000010101011011101000000000000000000
000100001011001000000010000000011010010111000000000000
000000001010101001000000000001011100101011000000000000
000010101010000111100010101011111000000000000000000000
000001000000000000100110111111011001000000100000000100
000010100000010101100010101001011000010100110010000100
000001000000000000000010011111011011000000110000000001
000010000000000000000111100000000001000000100100000000
000000000000000000000000000000001110000000000010000000
010000000001000011100011110000000000000000000100000100
100000000000101101000110011001000000000010000000000000

.logic_tile 15 20
000100001110000000000111111011100001100000010000000000
000000000000000000000011000111001011000000000000000000
001010000000001101000010101101111111000000000000000000
100010000000001001000110100001011001001000000000000000
110000000000010000000000001000001101110110000000000000
110000000000000001000000000001001001111001000001000111
000011001100000001100110010011001000111110100000000000
000010000000000000000111101011010000010100000010000000
000000000000000101100111100000011100000100000110000000
000000000000000011000110000000010000000000000000000000
000010000000000101100111101000000000000000000110000000
000001000000001011000000001101000000000010000000000000
000000000000100000000111100000001000010100000000000000
000000000000000000000100001111010000101000000000000000
000001000100000001000010000011101100010000110000000000
000000000000000000000100001011011010000000100000000000

.logic_tile 16 20
000000000000100011000110010000001100101110000000000001
000000000001010000000111001111001001011101000011000000
001000000001010000000110010001101010100010010000000000
100000100000000000000110101101111010010010100000000000
110000000000001001000110010111000000000000000100100000
010000000000000011100110010000000000000001000000000000
000000000000011000000000001011111111010010100000000000
000000000000001011000000001001101110101001010000000000
000000000110000001000000010101111100111110100010000000
000000001010000000000011100101000000010110100010000001
000001001110000101100000000001111100000101010000000100
000000000010000101000010011101101001000110100001000000
000010000000000111000010000001000000100110010000000000
000000000000001001000000000111001111101001010001000101
010000000001110011000010110111100001000110000000000000
100000000000010101000010100000101111000110000000000100

.logic_tile 17 20
000000000000001000000110101000000001010000100000000000
000000001100000001010010111001001011100000010000000000
001000000000001001100110101101101100101001000000000000
100000000000000001000011111011111110101000000000000000
010000000000000001100011110001101010001001000100000100
110000000000000000000110000001111111001110000000000010
000000000000000000000010100111001001010100000110100100
000000001101010000000110111011111001010100100000000010
000001000001000111000110010001111011010100000100000001
000010000000100000100011111111111000101000010000000010
000000000000000001000111011111001011010100000100000000
000000000000000000000110101001101000010100100000000010
000000000000001000000010000001011100010100000000000000
000000000000001111000000000000100000010100000000000000
000000000000010000000110100011111110101011110000000000
000000001100000000000000000011110000000011110000000100

.logic_tile 18 20
000000000000000001000000010000011111110000000000100000
000000000110000000100011100000011011110000000000000001
001000000010000011100000010000000000000000000000000000
100000000000000000100010100000000000000000000000000000
010000000000000000000000000001000000000000000100000000
010010000000000000000000000000000000000001000000000010
000000000000000101100110010000011010110000000000000000
000000000000000000000011110000001110110000000001000100
000000000000001000000000001000000000010110100000000001
000000000000001011000011111101000000101001010000000100
000000000000000001000000001111111001000000010000000001
000000000000000000000000000011111111000000000000000000
000000000000000000000000000000011010010100000000000000
000000000000000001000000000011010000101000000000000000
010000001000000000000010010011000001010000100000000001
100000000000000000000010000000101000010000100010100000

.ramt_tile 19 20
000000100000100000000000000000000000000000
000001000001010000000000000000000000000000
000000000000010000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000011110000001000000100000100000001
000000000000000111000111000000010000000000000010000001
001000000000001000000010100001011010111110100000000001
100000000000001011000000001101010000010110100001000100
010000000001010000000111100000000001000000100110000001
110010100000000000000110010000001100000000000010100000
000000000000000000000011100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000001010000111100000001001101101111101010000000000
000000000000000000000000000001101111111110010000000001
000000000000001001000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011101001011111001001000000000100
000000000000000000000100001101111100000101000000000000

.logic_tile 21 20
000000000000000000000111010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000100000000000000000000000000000000000000000000000
100001000110000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
010000000000000000000000001011000000000010000000100000
000000000010000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000101000000000000001110000100000100000000
000000000000000000100011110000000000000000000000100000
000000000000000000000000000000000000000000000100100000
000000000000000000000010110011000000000010000000000000
000000000000000000000000000000001000110000000000000100
000000000000001101000000000000011001110000000000000001
110000000010000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000101000011101001011011000110000000000000
000000000000000000100100001111011110001010000000000000
001000000000000000000000000000001010000100000100000000
100000000000001111000000000000000000000000000000000000
110000000010000101000000000000000000000000000000000000
110000100000001101000000000000000000000000000000000000
000000000000000000000010101111111011010100000000000000
000000000000000000000111111101011100010000100000000000
000000000000000000000000000000000000000000000100000000
000010000000001111000000000011000000000010000000000000
000010101110011001100000000001111100000001110000000100
000000000110000101100000000111001010000011110000000000
000000000000001000000011000001000000000000000100000010
000000000000000001000000000000100000000001000000000000
010001000000000001000110000000000001000000100100000000
100010100110001111100100000000001110000000000000000000

.logic_tile 23 20
000001000000000101100110010000000000000000000000000000
000000000000001111000010000000000000000000000000000000
001000000001001000000110000001011000111000100000000000
100000000110000101000010110000011000111000100000000000
110000000000000001100011100101100001111001110000000000
110010000000000000000100000001001000100000010000000000
000000100011000000000000000111000000000000000100000000
000001000000100101000000000000000000000001000000000000
000000000000000000000000000001011100101000010000000000
000000000000000000000000001101101010000000100000000000
000000100000000111000000001000001001010011100000000000
000001001010000000000000001001011100100011010000000000
000000000000000001100011100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010010000000010111100000000111100000000000000100000000
100000000000000000000000000000000000000001000000000000

.logic_tile 24 20
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000001000000001101000110010000000000000000000000000000
000000000000001111000011000000000000000000000000000000
001000000000001000000111000101011100101110100000000000
100000000000001001000011100011011101101101010000100000
010001000000000111100011110001011110111111100100000000
010000100000000000100011011111001101011111100011100001
000000000000001000000110000111001011101001000000000000
000000000000001001000011011101011111111001100000000000
000001000000001111100110111101111111110001010000000000
000000100000001011000110101001111011110001100000000000
000000000000000000000000001001001111111100010010000000
000000000000000000000011111111001010101000100000000000
000000000000000101100010000001011111101001110000000000
000000000000000000100000000011111111101000100000000000
000000000000001000000010001001101111111100010000000000
000000000000000001000011001111001001101000100000000000

.logic_tile 2 21
000000100000000111000111111101011111000110100010000000
000001000000000000100110100111001011001111110000000000
001010000000001001000010101101011001111111100100000100
100001000000000001100011111101101001101111010001000110
110000000010101001000011101001101010101110000000000000
110000000101010011000011111011011110011110100000000000
000000000000000011100111100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000100100010011100000011111001101111101010000000000
000001001110000000100011101111101010010000100000000000
000000000000001000000010000101011101101111010000000000
000100000000001101000111100001001101000111010000000000
000000000000001001000011101111101110110011110000000000
000000000000001011100010011001101010010011100000100000
000000000000001111100111100001001100101001000000000001
000000000000000011100010001001111111110110010000000000

.logic_tile 3 21
000000101100000011100111010001101010110000100000000000
000000000000000000000111001101111110010000100000000010
000000000000001001100110001111101000111001110000000000
000000000000000111000000001101111101010100000000000000
000000000100001111100111101011001011001101000000000000
000000000000001011000011111111001101001000000000000000
000000000000000011100010110101101110010111100000000000
000000000000000111100110001111011011001011100000000000
000000000000000001000011110001101110001111110000000000
000000000000000000000110000111001101001001010000000100
000000000000101000000111100001101011101011110000000000
000010000001011011000111110001001110000111010000000000
000000001100000011100011001011101001101001000000000000
000000000000010111000011111011111111110110010000000000
000001000000000000000010001011111011000010100000000000
000000100000000011000111001111011010000001000000000000

.logic_tile 4 21
000000000000000001000110100001001110010100000000000000
000000000000000001100000001101001111001000000000000010
000000000000001000000111101000000001100000010000000000
000000000000000111000000000011001001010000100000000000
000001000000000111100010100011001000010100000000000000
000000000010000000100111111011111111001000000000000001
000000001110000111000011100001001111010000100000100000
000000000000010000100100000011011101000000010000000000
000000000000000011100111101000011000000010000010000100
000000000000000000100010111101011111000001000010000100
000000000000000111100110000101111000101110100010000000
000000000000000000000000001111001011011110100000000000
000000000001001101000010010111100000100000010000000010
000000000100001111100011100000001110100000010000000100
000000000000001000000000011101011011000110100000000000
000000000000000001000010111001011111001111110000000000

.logic_tile 5 21
000000000000001101100011110000000000001111000100000000
000000000000000001000010000000001000001111000000000001
001000000000001101000010010101001100111110100100000100
100000000001000101100110100011001101011110100000000000
000001001000000111100111101001111101100000000000000000
000010100000000000100111100001001100010110100000000000
000000000000000111000110010001011000010000110000000000
000000000000001001000010100000011011010000110000000000
000000001100000111100110010001011000101001000000000000
000000000000000111100011110011111110000110000010000000
000000000000000011100000000111101000000010100000000000
000000000000000001000000000001111001000001000000000100
000001001110011011100000001101101111000001000000000000
000010100110000111100011011101111010000110000010000000
010000000000000000000111001011001010010111100000000000
100000000000000000000100000101111110001011100000000000

.ramb_tile 6 21
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000101100000000000000000000000000000000
000001000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010000000010000000000000000000000000000
000000000000010000000000000000000000000000
000000101010000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000101110100000000000000000000000000000
000001001011000000000000000000000000000000

.logic_tile 7 21
000000000110000011100010000011001000001100111000000000
000000000000001001100100000000101000110011000000010000
000000000000100000000011110101101000001100111010000000
000000000001000000000011000000001001110011000000000000
000100000100001111100000000101001000001100111000100000
000100000000001111100000000000001110110011000000000000
000000000000000001000010000101001001001100111000000000
000000000000000000000000000000001001110011000000000000
000001000000100101100011100111001001001100111000000000
000010100011010000100100000000101001110011000000100000
000000001100101000000011100101101000001100111000000000
000000000001011101000100000000101110110011000000000001
000000000000001111100000010001001001001100111000000000
000000000000001101000011100000001100110011000000000001
000001000000000000000000000000001001001100110000000000
000010100000000000000000000011001101110011000000100000

.logic_tile 8 21
000100000000000000000110100111011110000001010000000000
000101000000000000000011100000100000000001010000100000
001000000001011111000011101111111110010100000010000000
100000000000010111000100000011011110001000000000000000
010000000110000000000010100011111111000010000000000000
010000100100000000000100001011111101000000000000100000
000000001010100001100111001101101101101001000000000000
000000000001001111000100001001101010001001000000000000
000000000000001000000111100000000001010000100000000010
000000000000000011000010101101001010100000010000000000
000001001100001111100010100101011010101000000100000000
000010100000101011110011000000100000101000000000000010
000000000000001001000000000001101101010111100000000000
000000000100000111000010100111011000001011100000000000
010000000000100001000110000001111100010111100000000000
100000000001001001100010101011001001000111010000000000

.logic_tile 9 21
000000001111000101000000000001101100110100010110000101
000010100110001111100010000000111110110100010000000000
001000000000100000000111000011011111010100000000000000
100000000001000000000000000001111111001000000000100000
110010100001000011100010000001101110110100010110000000
110000001010100000100010100000111001110100010010000000
000010100000000000000111000101101010111101010100000000
000000000000000000000000000011100000010100000001100000
000000000110000001000110110111111000101001010110000000
000010000000000011100111111101010000101010100000000000
000000000000001001000011000011111101101100010110000000
000000000000001011100111110000011001101100010000000000
000000000000000011100011100001111100111000100100100010
000000000100010000100110000000111100111000100011000000
000100000000000011100110011001011110000110100000000000
000000000000001111100011110011001011001111110000000000

.logic_tile 10 21
000000000010110000000010001101001010000000000000000000
000000000110010000000010010101011011001001010001000000
001000001100001011100000011101000000111001110100000000
100000000000000111000011110101001101100000010000000010
010000000000001001000110000111011011101000110110000000
010000000011011011100011110000101011101000110010000010
000000000000001111100110101001100000001100110000000000
000000000000010111100110000001100000110011000000000000
000001000000000111000010000011011011101100010110000000
000010000000000001000100000000011000101100010010000010
000000000000000000000111000111111110000110100000000000
000000000100000000000011101101011001001111110000000000
000000000000000000000000010011111111111001000101000000
000000000000000000000011010000101000111001000000000010
000000000000001001000010100011101101101100010100100010
000000000010001011000100000000101010101100010000000000

.logic_tile 11 21
000010000000000000000010111101101011010000100000000010
000101001110000000000111110001011010000000010000000000
001000000000011001000111101011000001101001010000000000
100000000000000111100100000011101111100000010000000000
110000000000000001100010010111001100001110000000100000
110000000000000000000111000000101010001110000000000000
000001000000000101100011100000000001111001110110000000
000010100000000001000000001001001001110110110000000010
000000000000000011000000000001000001111001110100000000
000100001010000000000011110000101011111001110010000010
000000100000001111000000000000000000000000000000000000
000000001100100111100000000000000000000000000000000000
000000000000010000000010000001111111010111100000000000
000000000000100000000111101101001100000111010000000000
000000000000100000000000000001000000101001010100000100
000000000000011001000010001001100000111111110000000000

.logic_tile 12 21
000110100010000001100010011011001101110100010110000000
000000000000100011100111110011101110110000110010000000
001010100000000000000000010000000000000110000000000000
100001000000000000000010100001001001001001000001000000
010010100010010001100110000111101101010111100110000100
010001000000100000100010001101111100101001010000000000
000000000000000000000000000011101110010111100000000000
000001000000000000000000001011011110000111010000000000
000000001111000111100111001011001110111000100111000000
000000000000100000100000000011101000111100000010000000
000000001110000000000010000101000001101111010000000000
000000000000000111000100001101001101001001000000000001
000000000000001000000111101111101101010111100101000000
000000000000100111000100001001011100101001010010000010
000110100000000111000000000111001010001011110100000110
000101000000001111100011110000111101001011110010000010

.logic_tile 13 21
000000000000000111000010100001000000010110100000000000
000000001110001111000010101101001000011001100000100000
001000000001110000000010100001001100101011110000000000
100000000001110101000000001011010000000010100000000000
000000000001010111000110001000001101100010110110100000
000001000000000001100010001101001010010001110000000000
000000000001110001000010100101101111101110000110000000
000000000001110101000110100000111011101110000000000000
000010100000000001100010010000011001100011010110000100
000000000000000000000010000111011011010011100000000000
000000000000100000000000000000000000001111000001000000
000000001110000000000000000000001010001111000000000000
000000000000000111000110110001011010101000000000000000
000001000100000000000011010101100000111101010000000100
000000000000000000000000000001101000001001100010000000
000000000000000000000000001101011111000110100000100011

.logic_tile 14 21
000000000000000000000010100001101000111101010000000000
000000000000000101000000000001010000010100000010000001
001010000000010111000110001101101010000010000000000010
100001000100100111100100000101001101000000000010000100
110001000000001101010111000101100000010110100000000000
110010000000001001000000000111101101011001100000000000
000000000000010101000111011001011011010100000010000000
000000000100000001000011000111011001101110000000000101
000000000000100000000110000000000001000000100100000000
000000000000001001000010000000001000000000000000000000
000000001010000011100011100101001100000010000000000000
000000000110000000000010001111111110010110000000000000
000000000000001001000011111011101010100000000000000000
000000000010010101000010111011101100000000000000000000
010010100000000000000000001000000000000000000110000000
100000000000000001000000000011000000000010000000000000

.logic_tile 15 21
000000001010000101000000000011000000000000000100000000
000000001010000111000011100000000000000001000000000000
001010000001010111100000001001011010000000000000000000
100001001010000000100011100011111110100000000000000000
110010100111000001100110100111111000000000000000000000
010000100000000000000000000101000000010100000000000000
000000000000000001100110010011111010010000000000000000
000000000100000000000010010111101000000000000001000000
000000000000000001100000010111011010010111110000000000
000000001111110000100010111011110000000010100000000000
000000001001010001000000001001111101000000000000000000
000000000000001001100010010111101000000001000000000000
000000100001011000000000000111011010000000010000000000
000001100000000001000011010001111101000110100000000000
000000000001000000000000000000001010000100000100000000
000000000000001001000000000000010000000000000000000000

.logic_tile 16 21
000000000000000000000000000101111100101000000000100000
000010100000000000000000000000110000101000000000000000
001000000000100000000000000000011110010100000010000000
100000000000000000000000001011010000101000000000100001
110011100111010001000000001101000000000110000000000000
010010000100100101000000001101001110011111100000000000
000000000000000000000111001101011100010111110000000000
000000000000000111000010001101010000000010100001000000
000010001000000000000110101000000000000000000100000000
000000000001000000000110010111000000000010000000000010
000000000000000001000010000000000000000000000000000000
000000000000000000100110000000000000000000000000000000
000010000000100111000000000101100000000000000100000000
000001001010010000000000000000000000000001000000000001
010000000000000001000110101000000001100000010000000000
100000000000000000000000000011001011010000100000100010

.logic_tile 17 21
000000000000000001100000010001101100010100000000000000
000000000000000000000011111001001101111001010000000000
001000000010001011100111101001001100010000100000000000
100010001010001001100110100001111100010110110000000000
010000000000000000000011101001000000000000000000000000
110000000000000000000010001101000000010110100000000000
000000000001000000000110000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000001011100000010000000001000000100110000000
000000000000000001000011000000001001000000000001100100
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001010000000000000000000001010000100000000000
000000000000000000000000000011001011100000010000000000
010000000000000000000000000000000001100000010000000000
010010000000100000000000001101001001010000100000000000

.logic_tile 18 21
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000011110000000000000000000000000000
010001000000001000000010000000000000000000000000000000
110000000000001111000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101001110010111110000000000
000000000001010001000000000000000000010111110010000010
010000000000000000000000000000000000000000100100000000
100000000000000000000000000000001101000000000010000000

.ramb_tile 19 21
000001000000000000000000000000000000000000
000010001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001110000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000010000001010000000000000000000000000000
000001000000100000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000

.logic_tile 20 21
000000000001010111100000001000000000000000000100000000
000000000000101101100000000001000000000010000000000000
001000000000010000000000000101100000000000000100000000
100000000000100111000000000000000000000001000000000000
110011000000000111000011110000000000000000000000000000
110011000000000000100111110000000000000000000000000000
000000000000000111100000000101001101101000110000000000
000000000000000000000000000000001111101000110000000001
000000001010001000000010000000000001000000100100000100
000000000000000011000000000000001111000000000000000000
000000000001010000000000000001000000000000000000000000
000000000000000000000000001011001000001001000000000000
000001000000000000000111100000000000000000000100000000
000000101110000000000100001101000000000010000000000000
010000000010000000000010010000000000000000000100000000
100000000000000000000011101101000000000010000000100000

.logic_tile 21 21
000000000000100000000000000000001010000100000100000000
000000000001010000000000000000010000000000000000000001
001000000000000001100000000011100000000000000100000000
100000000000000000000000000000000000000001000000000000
010000001100000000000111110000000000000000000100000000
110000000000000000000111001011000000000010000000000000
000000000000000000000000010000000001000000100100000000
000000000000010000000011010000001011000000000000000001
000000000000001000000000001111111000000000100000000000
000000001110000011000010001011001100100000110000000000
000001000000010000000000000000000000000000100100000000
000000000000100001000010100000001110000000000000000000
000000000000001000000000000111100000000000000100000000
000000000000001001000000000000100000000001000000000000
010000000000000000000000010000000000000000000000000000
100000000000001001000011100000000000000000000000000000

.logic_tile 22 21
000000000000000000000000010011011000010000110000000000
000100000000000000000010101001011100000000010000000000
001000000000001000000010100000000000000000100100000000
100000000000001011000100000000001011000000000000000000
110000000000000111100000010000000000000000000100000000
110000101010000000100011010101000000000010000000000000
000000100000001001100111000101101100000010100000000000
000001000110000101100100001111101100000001100000000000
000000000000000111000110000000000001000000100100000000
000000000000001001000000000000001000000000000000000000
000001000000000000000000000011100000000000000100000010
000000000000001111000011100000000000000001000000000000
000010100000010111100111111101101101110100010000000000
000000000000100000000110001011011010111001110000000100
010000000001000000000000000111000000000000000100000000
100000000000100000000000000000000000000001000000000000

.logic_tile 23 21
000010000000000001100111001011011100111101010000000000
000001000000000000000100000111110000101000000000000000
001000000000000001100000000101100000010110100000000000
100000000100010000000000000101001110011001100000000000
010000000000001000000111000000011010000100000100000000
110000000000000001000000000000010000000000000001000000
000000000001010101000000010011000000000000000100000000
000000000000100000100011100000100000000001000000000000
000000000001011000000110001001011000101011010000000000
000000000000000101000011111111001111000001000000000100
000001100001000011100110001011101100110000010000000000
000001000100101101100100000011001110100000000000000000
000000000000001000000110000000001000000100000100000000
000000000000001011000100000000010000000000000000000000
010000000011010011100011100000000000000000000000000000
100000000000000000100000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000100100000000
000100001110000000000000000000001110000000000000000000
001000100000000000000011100000000000000000000000000000
100001000000010000000000000000000000000000000000000000
010001000000000000000011100000000000000000000000000000
110010100000000000000100000000000000000000000000000000
000000000010000000000000001000000000000000000110000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000100000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000001000000001000000111100000000000000000100100000000
000000100000000111000110000000001001000000001000000110
001000000000000000000000000000000000000000000000000000
100000001110000000000000000000000000000000000000000000
010010101110000000000110000111100000000000000100100000
110000000000000000000000000000000000000001001000000110
000010000000000000000000000001000000110110110010000001
000001000000000000000000001011001110101001010011000110
000000000000000000000010000000000001000000100100000000
000000000000000000000100000000001101000000001000100000
000000000000000000000010000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000000001001011100010111100000000000
000000000000000001000000001111111000001011100010000000
010000000000000000000111000000000000000000000000000000
100000000000001001000100000000000000000000000000000000

.logic_tile 3 22
000010000000000000000010001111111011110100000000000000
000000000000000000000010010011001011101000000001000000
000000000000001000000000010101101000000010100010000001
000000000000001111000011011001110000000000000011000101
000000000100000000000110001011011011110100000000000000
000000100000000000000000001111001011010100000000000000
000000000000001000000010010011111011110000100000000000
000000000000001001000110011011111010010000100000000000
000000000000100101100111000011101000000110100000000000
000000000000000111000000001001111100001111110000000000
000010100000001011000011110101101001010111100000000000
000001000000000001100010001111111100001011100001000000
000000000000100000000000001001011110000110100000000000
000001000000000000000010011001111001001111110000000000
000000000000001000000011000101011001111001010000000000
000000000000001011000010110000101011111001010000000000

.logic_tile 4 22
000000000000100101100000000011011100000001010000000000
000010100001011101000010010101110000101001010000000000
000000000000000000000000000001000000001001000000000000
000000001010000101000010101111001000101001010000000000
000000000000001111100000001101111111000000000000000000
000010101110000001100000001011001001000110100010000000
000000001101001000000111000001111110101001000000000000
000000000000100001000111100001011010001001000000000000
000001000000001011100010000011011101110000100000000000
000000100000001011100111011011001000100000010000000000
000000000000000111000111011001001110010111100000000000
000000000000000001000010001111111100000111010000000000
000000000001011000000111001101101111010111100000000000
000000000000000111000010100011101011000111010000000000
000000001000000001100111100111101101001001010000000000
000000000000001001000010110000001101001001010000000000

.logic_tile 5 22
000000100000100000000000001111101100100001010000000000
000000000000110000000000000111001101000001010010000000
001000000000100111100010011000011010010000110000000000
100000000001011001000111100001001011100000110000000000
000000000000100000000000011111001111010111100000000000
000000100101000101000010001111101000000111010000000000
000000000000001001000110101011001111110000100000000000
000000000000000001100010110101111110100000010010000000
000000100000010001100000001000011101010000110000000000
000000001110100000000011110001001001100000110000000000
000000000000000011000000010011111101011100000000000000
000010100000001011100011010000011001011100000000000000
000000000000001000000011110101011110001100110100000000
000000000000100111000011100000010000110011000001000000
010010000000001011100011011101101101100000000010000000
100001001000001001100010000111111011010110100000000000

.ramt_tile 6 22
000000000000000000000000000000000000000000
000000001111010000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000001000000100000000000000000000000000000
000010000001000000000000000000000000000000
000001000001000000000000000000000000000000
000010000100100000000000000000000000000000
000000000110000000000000000000000000000000
000000100000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001011010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000110000000000000000000000000000000

.logic_tile 7 22
000000000000000000000000010011101110101000000000000000
000001000001010000000010000000010000101000000000000000
001001000000000011100011110000011110000100000100100000
100010000000100000110111100000010000000000001001000010
010000000000000001000111100111000000100000010000000000
110000000000000101000110000000101101100000010000000000
000000000000010011000111001111111100110000100010000000
000001000000100000000011111011001011010000100000000000
000000001011000000000000001101011000000110100000000000
000000000000001111000010001101001010001111110000000000
000000000000000111000111001111011100000010000000000000
000000001010000111100111111101011110000011000000000000
000000100000001111000000000001111100000110000000000001
000000000000000001100010010011111001000001000000000000
010010001100001001100011001101111001010000100000000001
100001100000000001000011101111011110000000010000000000

.logic_tile 8 22
000100000000000000000011100000001110000100000100000001
000100000001000000000100000000000000000000001000000000
001010000000000000000000000111100000000000000000000100
100000000000000000000010101001100000101001010000000000
110001000000000000000000011000000000000000000100100000
010000000000001001000011000111000000000010001000100000
000000000000000001100111100000000000000000000100000000
000000000000000000000000001011000000000010001000000000
000000000110000000000111001101011111010000100000000000
000000100000000111000111111101101010110000100010000000
000000000000000011000000000000011000011100000000000000
000000000000000000100000000101011111101100000000000000
000000000010001000000000010000011100000100000100000000
000000000000000111000010100000000000000000001000000010
010000001100001001000110100011000000000000000100000000
100000000000001011100000000000000000000001001000000011

.logic_tile 9 22
000000000000000111100000010001001010100001010000100000
000000001010010001000011001111011010000010100000000000
001000001000000000000111111101101111110100000000000000
100000000000100000000110001001111101101000000000000000
010000000000101111000000010011000000101001010100000000
010000000001000101100011111011000000000000000000000000
000010000000000111100110110001100000001001000000000000
000000000000000000000011100000101010001001000000100000
000000000000000011100111111111101100011110100000000000
000000000000000000100010000101111110101110000000000000
000010001110010000000111000001001110010010100000000000
000000001110000000000100001111011110110011110000000010
000000000000000001000111010101000001100000010100000000
000010000001011101000011110000001001100000010000100000
010100000000100000000110000111100001100000010100000000
100010100001000000000011100000101011100000010000000000

.logic_tile 10 22
000000000000000101000000000111001111010110110000100000
000000000000000000100000000111011011010001110000000000
001001000000000011100000000001111111101100010100000000
100010100000001101100000000000001010101100010000000010
010000100001010001000011101101111010101001010100000001
110001000000100000000000000011100000010101010000000000
000000000000000111100111111101100001100000010100000000
000000001010101111100011100101001100111001110000000010
000000000000000000000011010111011001010110110000000000
000000000000000000000110110111001111010001110000000001
000000000000100011100000000011000001101001010100000010
000000000001001001100011111011101010011001100000000010
000000000000001001000000000001011010101000110101000000
000000000000000011000011110000001010101000110000000010
000000000000000001000010000111011101010110110000000000
000000000000000000100110010111011111100010110000000010

.logic_tile 11 22
000000000001000000000110100011101001011110100110000101
000000000000000000000011100000011101011110100000000000
001001000000000101100000011011101010010110100110000100
100010100000000000000011111111101101101101010011000000
110000000000000101100011110111100001011111100110000000
010000000110000000000010101101101101010110100000000010
000001000110010000000000000001101000101000000000000000
000000101101110000000010100000110000101000000000000000
000000000000000000000111101111011100000011110101000000
000000000000000000000011101011101111001011110010000000
000001000000000001100000001011101110000110100000000000
000000100000000000000010000001111001001111110000000000
000010000000000000000111100011001011000110100000000000
000000001000000001000010001101111101001111110000000000
000000000000000000000000010000011101001111010110100000
000000100000010000000010000111011011001111100000000010

.logic_tile 12 22
000000000011010111100111111001000001101001010100100000
000000000100100000000011110111001001101111010010000000
001010100000000101100000001001001100000000000100000100
100001100000000000100011111101100000010100000000000000
110000000100000101000110100111100000000000000110100000
010010000000000000000000000000000000000001000001000101
000000000000000000000000010111101000100010110100000100
000000000000000000000011100000011110100010110000100000
000000000000001000000000000011100000111001110100000000
000000000000000101000011000000101011111001110000100100
000010000000000000000010100000011111001110100100000000
000000000000000000000000001001001000001101010000100000
000010100001010000000000010111000000111001110100000000
000000000000001001000010100000101011111001110000100010
000010000000001001000000000101000001001001000000000000
000001000000000101000000000000001110001001000000000010

.logic_tile 13 22
000000000000000001100000000001011101000000010000000000
000000001011010101100000000000011001000000010000000000
001000000001010000000010111000000001000110000000000000
100000000000000000000010011011001011001001000001000000
110000000000001001000000001000011100000010100000000000
110000000000001001000010010111010000000001010000000000
000000000000000000000111000011101011101000000000100000
000010000000100000000010100001001001101100000000000000
000000000000001000000000000001011101000000010000000000
000000000000000101000010000011011001000000000000000000
000000100000101000000010101001011010000110100000000000
000001000000000011000000001011011111000000010000000001
000000001000000000000111000011101010101011110110000000
000000000000000000000011101011100000000010100000100000
000010100000000001000010000000011110101000000010000000
000001000000000000000100001101010000010100000000000000

.logic_tile 14 22
000001001010001000000000001000000000001001000000000000
000010001010000011000010100101001101000110000000000000
001000000000000101000111011000001001110100010000000000
100000001010000101000110010011011000111000100000000000
010000000000010000000111010000000001000000100110000000
110000000000100001000010010000001011000000000000000000
000000000101001001100010101111111110001010000000000000
000000000000101001000000001111011010001001000000000000
000000000000000001000110100101001100101000000000000000
000000000110000000000010000001110000000000000001000000
000010100000000001000000001111000001111001110000000000
000000000110000000100000000011101010100000010001000000
000010000110000000000110001000000000000000000100000001
000001000000000000000000000001000000000010000000000000
110000000000100101100010000001101111101111010010000100
000000000001000000100010110011111001011101000010100000

.logic_tile 15 22
000100000000010011100110010000000000000000100110000000
000000000000100000100111100000001010000000000000000000
001000001110011000000000001111101110100011010001000000
100000000000101111000000001111011000110011110010000100
010000001010000111100111011000000000000000000100000000
010000000100000111100110010011000000000010000000000001
000000000000000001000000000101011010000000000000000000
000010000000000000000000000011101010000000010000000000
000000000001010011100000011000000000000000000100000000
000000000000000001000010100001000000000010000010000000
000010000000000011100011100011001110000010000000000000
000000000000000001100100001001001111010110000000000000
000000000000000101100010000101011101000110000000000000
000000000000000000100010111011101111001010000001000000
010010000001000001100010111000000000000000000100000000
100000000000000000000110101011000000000010000010000000

.logic_tile 16 22
000000000000001000000000010101001111000000010000000000
000000001010001011000011101011111000000110100000000000
001010000000011000000000000000000000000000000000000000
100000000000001001000000000000000000000000000000000000
010000000000010000000010100111100000100110010000000000
010000000000000000000010101101001101010110100000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000001
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000010000000000000000111000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000010100000000000000000010000001010110000000000000000
000011101110000000000010000000011000110000000000000000
010000000000100000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.logic_tile 17 22
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110010100001010000000000000000011010000100000100000000
110001000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000001010000000010100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010001110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001000000000000111100000001100000100000100000000
000000000000000000000000000000010000000000000000000000
010000000000010000000000000000000000000000100100000000
100000000000000000000000000000001000000000000000000001

.logic_tile 18 22
000000000001010000000010110000000000000000000000000000
000000000000000000000110100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000011100101011100101001010000000000
110000101000000101000100001001010000010101010000000100
000000001001000001100000000011111011010100000000000000
000000001100000000000000000111001100010000100000000000
000000000000000000000000001111011100000110100000000010
000010101110100000000010111111111011000100000000000000
000000000000000111100010000000000000000000000100000000
000000000000000001100000001001000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000110000000000000000000000000000000
010011000000010000000110000011000000000000000100000000
100010100010100000000000000000100000000001000000000000

.ramt_tile 19 22
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000110000000000000000000000000000000
000010100000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010101110000000000000000000000000000000
000010101010000000000000000000000000000000
000001000001000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000011111011111101110100100000
000000000000000000000000000101001010111111110001000000
001000000000011000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010000000000000111100111100000000000000000000000000000
110000000000000000100111100000000000000000000000000000
000000000110001101000000000000000000000000000000000000
000000000000001111000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000111000000001000011110000010000000000000
000000001110000000000000001101011011000001000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000100100000000000110100000000000000000000000000000
010001000110000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000011100000000000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000010100000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000001010000000000001001101011101000010000000000
000000000000100000000000000001101011000000100000000000

.logic_tile 22 22
000010100000000000000110000001001100110010100000000000
000001000000000000000000000101111100110000000000000000
001000000000001000000000001011011110111000000000000000
100000000000001011000000000111101100100000000000000000
010000000000000001100111100101000000000000000100000000
110000000000000001000010010000000000000001000000000000
000010100010010000000011111001111111000001010000000000
000000000000000101000011100101001110000010010000000000
000000000000001001100111010000001010000100000100000000
000000000000000101100010000000010000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000100000000000000101100000000000000100000000
000000000001010000000000000000100000000001000000000000
010000000010101001000000000101100000000000000100000000
100000001000000011000000000000100000000001000000000000

.logic_tile 23 22
000001000000000000000000000001101101010001110000000000
000100101110000000000000000000011110010001110000000000
001000000000100111000000000000000000000000000000000000
100010000000001001000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
110000000000000011000000000000000000000000000000000000
000010100000000000000000000000000000000000100100000000
000010100000000000000000000000001010000000000000000000
000001001100000000000110000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000101100000000000000000000000000000000000
100000001010010000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000010000111100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111101000000000000000000100000000
110000000000000000000100001101000000000010000000000000
000000000000000000000011100000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000111111100010111000000000000
000000000000000001000000000000101001010111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000000000001000000100100000000
100000000000000000000000000000001000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000010001001001010000001000001000000
000000000100001001000011100011101111000010100000000000
001000000000000011100010001000000000100000010000000100
100000000000001101000100001001001100010000100000000000
110000100100000111100000011001101011000110000010000000
000001000000001101100011110001011011000001000000000000
000000000000000000000110000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000001000101000010110101111000010111100000000000
000000000000000000100111011001011010001011100000000000
000000000000001000000000000001000001100000010001000000
000000000000000001000000000000001001100000010000000000
000000000000000000000010000000011110001100110100000000
000000000000000000000100001011010000110011000000000000
010000000000000000000000010000000001100000010000000000
100000000000000000000010001011001001010000100000000000

.logic_tile 3 23
000000000000000000000110000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
001000000000000000000000010001100000000000001000000000
100000000000000000000010100000100000000000000000000000
110010001110000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001001110011000000000001
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000001000000
000000000000001111000000000101101000001100111100000000
000000000000000001100000000000000000110011000000000000
000000000001000000000000000111101000001100111100000000
000001000000000000000000000000100000110011000000000000
010000000000000000000110010111101000001100111100000000
100000000000000000000010000000100000110011000000000000

.logic_tile 4 23
000000000001011111100110001101011011010111100000000000
000000000000000011000011101001101110000111010000000000
000000000001010101100110111000000000100000010000000000
000000000000000111000011011111001000010000100000000000
000000101100000001100000010101101101100000000000000000
000000000000001101000010100001101111010110100000000001
000000100000000000000111011001111101010111100000000000
000001000000000111000110000101111001000111010000000000
000000000001010001100000000011111100110000100000000000
000000000000000000100000000111101000010000100010000000
000000000000000101100110000011101011000010100000000000
000000000000000001000010000101001110000001000000000010
000010100000000001100000001001000000001001000000000000
000010000000001011100000001101101001101001010000000000
000000000000000111000110111001100000010000100000000000
000000000010001001100011110001001110110000110000000000

.logic_tile 5 23
000000000000000000000000000011000000000000001000000000
000001000010000000000000000000000000000000000000001000
001000000000000001100110000000000001000000001000000000
100000000000000000000000000000001011000000000000000000
000001000001110000000000000000001000001100111100000000
000000000001010000000000000000001101110011000000000000
000000001000101000010000000111001000001100111110000000
000000000001010001000010100000100000110011000000000000
000001000001010001000000010101101000001100111100000100
000000100000000000000010000000000000110011000000000000
000000000110000000000000000000001001001100111100000000
000000000001010000000000000000001000110011000000000000
000010000000000000000110000111101000001100111100000000
000011001010000000000000000000100000110011000000000000
010000000000100000000000010000001001001100111100000000
100000000000010000000010000000001001110011000000000000

.ramb_tile 6 23
000000000100001000000010000101001100000000
000000010000000011000100000000110000100000
001010000001000000000111010101111100000000
100000000000100000000111000000110000010000
010000001000000000000111110001101100100000
110000000000000000000011000000110000000000
000010000000100001000111100001011100000000
000000101011000000100110011001010000000000
000000000000100111000011101111101100000000
000000000111010000100000001111110000000000
000010100001000000000111011001111100000000
000000001100100001000011011101110000100000
000000000000000000000010001011101100000000
000000000000000000000000000101110000000100
110000100000000000000111110111011100000000
010001000110000000000010110011110000000000

.logic_tile 7 23
000000000010001000000110111001001110000001010001000000
000000000000000111000011011011111000000001100000000000
001000000001010011100110101000000000000000000100000000
100000000101010000100000000001000000000010001000100100
010000000111000111100011100101101111000000010010000000
010000000000000000100100000001011010000001110000000000
000010000000001001000010010111011110000100000000000000
000000000000000101000110011011001100001100000000000000
000000000000000111100011110000000000000000100100000010
000000000010000000000111110000001011000000001000000000
000001000000000101000000011101101010000110100000000000
000000100000001011100011101101101110001111110000000000
000000000000011111100000000011101110000000010000000000
000000001110000111100010010001011101000001110000000100
010001000000000001100000001001011100001000000001000000
100000100000000000000000001001001111001110000000000000

.logic_tile 8 23
000010000000000111000010110111011110010000110000000000
000000000000001111000011000000111011010000110000000000
001000001010001000000000000001011001100011110100000000
100000000000001001000011001011001010110011110010000100
010010000000011011100110100001001011110000100000100000
010000000000000111100010010011111101100000010000000000
000101000000000000000111011011111100110100000000000000
000010100000001111000111011011011111101000000000000010
000010000100001000000111000001011101010000000000000000
000000000001001111000011101011001011100001010000000010
000000001110000111000110001111001101000000010010000000
000000000000000111000010000011011110000001110000000000
000000000000000111000000001101101110001101000000000000
000000000110001111100010010111101101001000000000000000
110000001110000111000000000101011000000010000000000000
100000000000101011000011101101011010000011000000000000

.logic_tile 9 23
000000000000001001000000001001001100101001010100000100
000000000000000111100011000101010000010101010010000010
001001000000000000000000010000001001111000100100000000
100000100110000011000010101011011111110100010001100000
110000000000000000000010011011000000100000010110000000
110010100000000000000111111011101100110110110010000010
000000001110000101000000000000001010101100010110100000
000000000100000000100000000011011101011100100000000000
000100000000001001000111001101001100101001010110000000
000100000000010011100000000111110000101010100000100000
000000000000100000000000000001000000111001110110000010
000000000001010000000010001011001110100000010010000000
000000000000000001000111110000001101110001010100000010
000000000000001001100110110111011001110010100010000000
000000000011000111000000010000011000111000100100000010
000000000000000000000010111011001111110100010010000010

.logic_tile 10 23
000000000000010000000011100001011111000000010000000000
000100000000100111000010010011111100000001110000000010
001000000000000111000000011111101011001000000000000000
100000000010001111000011100011011111001101000000000000
010010000010000000000010010011101110101000110100000100
010000000100000000000111100000101000101000110000000010
000001000000000000000000001001101101000000100000000000
000010100000000000000000001111001110101000010000100000
000010000000011000000000001111101010010000000000000000
000001000000001111000011111001111100010110000000000000
000001001010000111100010011111001100010000000000000000
000010100110001001100111011111001111100001010000100000
000010000010000111100000001001111110000001010000000000
000001000000000001100011101111011100000001100000100000
000000000000101001000111000011011100111001000110000010
000000001000010111000110010000111110111001000000000000

.logic_tile 11 23
000000000110000111000110011000001110001011110110000100
000000000000000000100010000011011011000111110010000000
001010100000000000000110100011101011010111100111000100
100000000000000000010000001001111110101001010000000001
110000000000000000000010010101011111000110100000000000
110000000000001101000010101101101100001111110000000000
000001000000100000000000001101001101010111100000000000
000000100001010000000000000111111001001011100000000000
000010100000000000000000010111001010000011110101000010
000001001010001111000011101101000000101011110010000001
000001000000100000000000010101001001000011110111000010
000000101101011111000011100001111110000111110010000000
000010100000000000000111110111101010010011110101000000
000000001100000001000010001101001100000011110010000001
000000000000000000000000000011001010010111110100100000
000000000000000001000000001001110000101001010010000011

.logic_tile 12 23
000010100000000000000000010101100000101001010000000010
000001000000000000000010011101001010000110000000000000
001011100000000000000110000101001001100001010000000000
100011100000000000000100000000111010100001010000100000
000000001101010001100010100000000000000000000000000000
000000000000100000100100000000000000000000000000000000
000000000110111000000000001000001111101110000100000001
000000000001111001000000001001001110011101000000000010
000000100000100000000000000000011010000001010000000100
000001001111010000000000001101000000000010100000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000001000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001000000000001111001110101011110100000000
000000001100000101000000001001010000000001010010000011

.logic_tile 13 23
000000000010001001100110100101101100010100100100000000
000000000000000001100010011001111000101001110000000110
001000000000001001000000011101000000000000000000000000
100000000110000011100010001111000000101001010000000000
000000000000100111000000001000000001001001000000000000
000000000000010001100000001101001110000110000000000001
000010000000000000000110010000011101000011000000000010
000001000000000000000111110000011000000011000000000001
000000000001000000000010101001011010101010100000000000
000000000000001001000000000001110000010110100000000000
000010100000000000000000001000001100100010110000000001
000000000000000000000010001101001010010001110000000000
000000000000000000000000001101101101001101000100000000
000000000000000000000000001001111011001111100010000000
000000100001010001000110100111100000010110100000000000
000001000111000000100011110001100000000000000000000000

.logic_tile 14 23
000000000000000000000010110011011100100000000000000010
000000000000000000000110101001001010000000000000000000
001000000000000011100010100111111011100110010000000000
100000000000000000100000000011101001011110100000000000
000000000110010001100110100111001101111100010110000001
000000100000100000100000001111111011111100000000000000
000010000000000101100011100011011110000100000000000000
000000000000000000000011110111101001001101000010000000
000000001000001011100110100111111000101001000000000000
000000000000000101000010000111101011010110100000000000
000010100001010111000000011111101110101001010100000000
000000000001110000100010111101111111110110100001000010
000000000110000001100010100111111000010111100000000000
000010100000000011000010100011101011111111100000000000
000000000000101001100011110011100001011111100010000100
000000001010000011000110100000101110011111100010000001

.logic_tile 15 23
000000000001010101000011110111001011110010100000000000
000000100000100000000110100000011010110010100000000000
001010100001010000000000001000011100100011010000000000
100000000100000000000000000011001011010011100000000001
010010000001110011100111110101011100100010110000000001
110001000000000001100011010000111010100010110010000000
000000000000000111000000000001001110000001100000000000
000000000000000000100000000001111011000001010000000000
000000000000001111000000000101001100100010110000000001
000010100000001011000000000000101110100010110000000000
000010100000001001100011000000000000000000100100000000
000010000100001111100000000000001001000000000010000000
000000000000000001100010101000000000000110000000000010
000000000000001101100100001111001100001001000000000001
010000000000000101000110000111101110000001100000000000
100000001110000000100100000101011011000001010000000000

.logic_tile 16 23
000000000000000111000111011001011000101010100000000000
000000000000000101000011100011110000101001010000000000
001000000000010000000111001000000000000000000100000000
100000000000100000000111101101000000000010000000000000
010000001010000000000011100011111001110010100000000000
010010000000000000000100000000111001110010100000000100
000000000001000000000111010000000000000000000001000000
000000000000110000000011100000000000000000000000000011
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001101010000000111000101101011100011010010000100
000001000000001101000000000000111001100011010000000000
000000000000000000000000000001011000001110000000000010
000000000100000000000000000000011000001110000000000000
010011000011100000000000000000000000000000000000000000
100010100000100000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000101100000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001010000000000000000000000000011110000100000100000010
100001000000000000000000000000010000000000000000000101
010010000000010000000000000000000001000000100100000001
010001000000100000000000000000001101000000000000000101
000000000000000000000000001000000000000000000110000001
000000001100000000000010101111000000000010000010000001
000000000000000000000000001111001110101000000000000000
000000000000000000000011100011011101100000010000000000
000000000000000000000000000000001110000100000110000001
000000000000000001000011110000000000000000000000000011
000010001110001111100000010001011011000110110000000000
000001001000000111100011100000011100000110110000000000
000010000000100000000111100000000000000000000000000000
000001000000000000000110000000000000000000000000000000

.logic_tile 18 23
000000000000000111000010100001000000000000000110000001
000000000000000000000000000000000000000001000010000100
001001000000010000000011000000000000000000000100000001
100010000000100000000011110111000000000010000010000001
010000000000000101000111000000000001000000100110000000
110000000000000000100000000000001001000000000000100101
000000000000001000000010000000000001000000100100000000
000000000000000101000000000000001001000000000001000100
000001000000000000000000000000000000000000000000000000
000110001100000000000000000000000000000000000000000000
000000000000000111100000001000000000000000000110000111
000000000000001111000000000011000000000010000010000100
000010000000000000000000000001011011010100100000000000
000001000000000111000000000101101011101001010010000000
000000000000000000000000000000011100000100000100000011
000000001100000000000000000000000000000000000010100001

.ramb_tile 19 23
000010000000010000000000000000000000000000
000001000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000110000000000000000000000000000000
000000000001010000000000000000000000000000
000000000001100000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000010100000000000000111100001100000000000000100000000
000000001110000000000000000000100000000001000000000000
001000000000000101000111100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
110000000000000000000000000111111001000001000000000000
010000000000000000000000001111001011101011010000000000
000000000000000111100110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001010001000000000000000000000000000000000000000
000000000110000001000010000000000000000000000000000000
000010000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000111100000011100000100000100000000
000000000000000000000000000000000000000000000000000000
010000000100001000000000001011011010010000100000000000
100000000000000111000000001011001001010000010000000000

.logic_tile 21 23
000010000000000111000000000111101011111001010000000000
000100000000000000000000000101111100111111010000000000
001001000001000000000000000000000000000000000000000000
100010000000110000000000000000000000000000000000000000
010000001100000101000010010000000000000000000000000000
110000000000000000100111000000000000000000000000000000
000000000010000011100000000101100000000000000100000000
000000000000000000100000000000000000000001000000000000
000000000000000001000000010011011101111001000000000000
000000000000000000000011100000001100111001000000000000
000000000001000001100000000000000000000000000100000000
000001001100000001000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
010000000001000000000000000000000000000000000000000000
100001000010100000000010000000000000000000000000000000

.logic_tile 22 23
000000000000000111000111111001101000010110100000000000
000000000000000101000011000001110000010101010000000000
001000000000001111000111011111100001100000010000000000
100000000000000011000010001101001100111001110000000000
010000000000000111100011101001000001111001110000000000
010000000000000001100000001001001010010000100000000000
000000000001001001000111000101001111101000000000000000
000000000000000111100111101011001010011101000000000000
000000000000000000000010000000011000000100000100000000
000100000000000000000000000000000000000000000000000000
000000000000001101100000000101111100101000000000000000
000000000010000001000000000001100000111101010000000000
000000000000100001100000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
010001000000100001100000000001000000111001110000000000
100000100111000000000000001001001010100000010000000000

.logic_tile 23 23
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000100000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000100000000000000000001100000100000100000000
000000000001000000000000000000010000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000010000000000000000100100000000
000000000000000000000011010000001001000000000000000000
001000100000000000000000000000000000000000000000000000
100000000000000000000011110000000000000000000000000000
010001000000000001000011101101001110000001000000000000
110010100000000000000110101001101010010010100001000000
000000000001010000000000000000000000000000000100000000
000000000100000000000000000011000000000010000000000000
000001000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000100000000000000000000000000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000001010101100000000000000000000000000000000000
100000000110000000100000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000100000001010000000011100000000000000000000000000000
000100000000000000000000000000000000000000000000000000
001000000000000000000110001111101110100000010100000010
100000000000000000000000001111111101100010110000000001
000000000000000111000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000111101110100000010100000010
000000000000000000000000001001111111100010110000000001
000001000000000000000011100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000010000000000110010000000000000000000000000000
010010000000000000000110111101001111100010010100000100
100001000000000000000011001001011101100001010000000011

.logic_tile 2 24
000001000000100001100111101111111000110100000000000000
000000000001011111000100001101101101010100000000000000
000000000000001011100011100011111101000110100000000000
000000000000001011100000000011011001001111110000000000
000000000000000000000000001011001100010111100000000000
000000000000001101000000000111011000001011100000000000
000000000000000011100011101111111010101100000000000000
000000000000000000100100000011101000001100000000100000
000000000000100111100111100111001011100000110000000000
000000001010000000000010001011001010000000110000000000
000001000000000001000010001111011001010111100000000000
000000100000001001100011110111101101000111010010000000
000000000000001111100111010000001111011100000000000000
000000000000001011100010000111011111101100000000000000
000000000000000101100011110000000001100000010000000111
000000000000001001000110001001001101010000100000000001

.logic_tile 3 24
000010000001000000000110010111001000001100111100000001
000000000010000000000010000000000000110011000000010000
001000000000000000000000010101001000001100111100000000
100000000000000000000010000000000000110011000000000000
110010100000000001100000000000001000001100111100000001
000000000000000000000000000000001001110011000000000000
000000001110000000000000000000001000001100111110000000
000000001110000000000000000000001001110011000000000000
000000000001010000000000000000001001001100111100000000
000000001000000000000000000000001100110011000000000000
000000000000001001100000000000001001001100111100000000
000000000000000001000000000000001100110011000000000000
000000000000001000000000000000001001001100111100000000
000000000000000001000000000000001001110011000000000000
010000000000000000000110000111101000001100111100000000
100000000000000000000000000000100000110011000000000000

.logic_tile 4 24
000000000000010000010111000001111110101001000000000000
000010000000001101000100001011001000001001000000000000
000000000000001011100000011000001110011100000000000000
000000000000001011010010000011011010101100000000000000
000010000100100101100111110001000000010000100000000000
000000001011011111000010000111101100110000110000000000
000000000000011111000011111101111101010111100000000000
000000000000000011100110100101101011000111010000000000
000010100001010001100111101101011001101100000000000000
000000000100000011000010010001001001001100000000000001
000001001100000111000000010101001011110000100001000000
000000100000000001000010101101101000100000010000000000
000000100000000101100110001011011011010111100000000000
000001000100000000000000000111101011000111010000000000
000001000000001111100000000101111101110000100001000000
000010100001000101000000000011011000100000010000000000

.logic_tile 5 24
000000000001000000000110000000001000001100111100000000
000000000110000000000000000000001100110011000000010001
001001001110001001100110000000001000001100111100000000
100010100000000001000000000000001100110011000000000000
000010000110000000000000000111001000001100111100000000
000010000010010000000000000000100000110011000000100000
000000000000000000000000010000001000001100111100000000
000000000001010000000010000000001001110011000000000100
000101000000101001100000000000001001001100111100000000
000100101001000001000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000001000000
000010100000010000000000010101101000001100111100000000
000000000000000000000010000000100000110011000000000000
010000000000000000000000000000001001001100111100000000
100010100000000000000000000000001001110011000000000010

.ramt_tile 6 24
000000001100001111100000010011011110000000
000000000000000011000011010000110000100000
001000000000000000000111110101101110100000
100000000000000011000011000000110000000000
010000000001101000000111100101111110001000
010000000100111111000100000000110000000000
000010000000000011100011101011101110000000
000000000000000000100011010111010000100000
000000000001000111000010001001011110000000
000000001010100000000000001001010000100000
000010000001011000000000010101111100000000
000000000110101101000011000101010000000000
000000101000100000000111000001111110000001
000000000000010000000000001101110000000000
010000000000011000000000010001001110100000
010000000000000011000011100011010000000000

.logic_tile 7 24
000110000001101001100000011111011001000110100000000000
000100001000011111010011110001111001001111110000000000
001000000000000011000111010011111110000110000000000000
100000001100000101000111110011011011000010000000000000
110000000000001000000000010000001110101000000000000000
110001000000000001000010000001010000010100000000000000
000001000000010011100111101011011010101001000000000000
000010100000101101100100001001001000001001000000100000
000000000000000011100000000000000000000000000100000100
000000000000000011100000000111000000000010001000100000
000010001011100000000011101001011110010000100000000000
000100000001111111000000000101101010000000010000000001
000000100000000001000111000011011100101000000000000000
000000000110000000100010000000010000101000000000000000
010001001100010011100111111011011011101001010000000100
100010100000000000000010001111011000100001010000000000

.logic_tile 8 24
000000000001000001100000000111111110010000000000000000
000010100000110000000010001011101100101001000000000010
001010000000101000000010000101100000101001010000000000
100000000001000001000111100011000000000000000000000000
010010000000000000000010001011101010110000100000000000
010000001110001111000000001101001011100000010000000010
000100000000000001100110000000011110000100000100000110
000000000000000000000000000000000000000000001000000000
000000000000001101000000010000000001000000100100000000
000000000000001011000011000000001001000000001000000010
000000001100000101000011110111100000000000000100000000
000000000000000000000011100000100000000001001001100000
000000000001000101000000000011100001001001000000000000
000000000000100000000000000111101000101001010000100000
010000000000100001000111000111111101000010100000000000
100000000001011001100111110001111001000001000000000000

.logic_tile 9 24
000000000000000001000111000001011111101100010100000100
000000000000000000100100000000101001101100010001000000
001000001000110011000111110000011001101000110101000000
100000000010000000000011011101011010010100110000100000
110000000000000111000111110001001101000000100000000000
010000000000000000000010001111011100010100100000000000
000000000000001000000000001011111000101001010110000100
000000000000000011000010111101110000010101010010000000
000010100000000000000010010000011001111001000110000010
000000000000000111000111101101011001110110000010000000
000000100000001101100111000111111110001000000000000000
000001000000000111000011101011101000001101000000000000
000000000000010000000011101011101110101000000110000000
000000000000000000000010111001010000111101010000100000
000001000000001011100010001101001101010100000000000000
000010100001001101000100000001001101001000000000000010

.logic_tile 10 24
000000000000000111100011100000000000000000000000000000
000000000000001111100011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000011001010000000000000000000000000000000000
010000000001001001000010001111001000010111100000000000
010000001010101111000000000101111110000111010000000000
000000001011011111100000000101111001101111000110000000
000000000000000001000000000000001010101111000001000000
000010100000010000000000000111100000001111000000000000
000001000000100000000000001101101000000110000000000000
000000001101010000000110100111101010110111110100000001
000000000000000000000000000001111001010110100000100000
000000000000000101100000001011100000110110110100000000
000000000000000000100010010101101010010110100001100000
110001000000000111000110000101111110010111100000000000
100000001010000000100011110101001111000111010000000000

.logic_tile 11 24
000110000001000111000000000011001111010111100000000000
000101000000100000100011100101001101001011100000000000
001010101010000000000000000000000000000000000000000000
100000000000001111000011000000000000000000000000000000
010000001010000001000110001011001100010111100110000101
010000000000000111000000001001101010010110100000000000
000000000000000001100000000101011000010111100000000000
000000000001001111000000000011001111001011100000000000
000010000001010001000110010000000000000000000000000000
000000001000100000000010110000000000000000000000000000
000000000000000000000010100111100001101001010000000000
000000000000000000000011110001001101010000100000000000
000000000000001000000000000101100000001111000100100010
000000000000000111000010110101001011101111010010000000
000010001110100111000000000101101100010110000000000000
000001000001000000100000000000011010010110000000000000

.logic_tile 12 24
000100000000000101000010011001011010110011110100000000
000100000000000000100010011111011010110010110001000000
001100000001010111100010111000000000100000010000000000
100100001010000000100111010001001101010000100000000000
010000100001010001100110000000001001011101000000000000
110001000000100001000011111101011011101110000000000000
000000000000000111100110010001100000001001000001100111
000000000000010000000111100101101100000000000001000111
000000000000001001000011101101011000101001010010000000
000000000000000011000100000011110000101000000000000000
000001000000010011100000001111101101000011110100000000
000000100100000011100000000011101110000001110000000010
000000000000000000000010100000001110100000000000000000
000000000000000001000000001111001001010000000000000000
000000000001000101000110000101111110000001010000000000
000000001100100101000000000000000000000001010000000000

.logic_tile 13 24
000000000000000101000000001001101110101001000000000000
000000000000000000100000000101111100111111000000000000
001001001000000101000110001000001110111110100100000100
100000100000001101100100000111010000111101010000000000
010010000000001101000110101000001100000010100000000000
110001001010001111000000001101010000000001010000000000
000000001010101001000110000001111010001011000000000000
000000001011000011000110010111011010001111000000000000
000000000001010000000010000001111010001111110000000000
000000000000000101000011110101011101001001010000000000
000000000000000001000000000101100001000110000000000000
000000001100000001000010100000101100000110000000000000
000000000000001000000110001101111000101010100101000010
000000000000000011000010001011010000101001010000000000
000000000000001000000000001001111100001111110100000010
000000001110000001000000001001001000001111010000000000

.logic_tile 14 24
000010000001000000000111001111001010010010100110000100
000000000000001101000011101001101010100010110000000010
001000000000000101000011110000000000100000010010000000
100000001010000000100010001011001011010000100001000000
000000000110001111100010000101011011001001010000000000
000000000001011001000010111111101111001011100000000000
000010000000000000000110000000011101111000000000000000
000010000100000101000110100011011111110100000000000000
000000000000000001100110110001101100000110100000000000
000000001110000000000011010111001011001111110000000000
000000000000010000000110000101111101101101010110000000
000000001010000000000010100000111101101101010000000010
000000100000000001100010100101111000010111100000000000
000001000000000000100110101101111101001011100000000000
000010100000001000000110100001001001110000100000000000
000000000100000001000010111001011110110000110000000000

.logic_tile 15 24
000000000000000101000000000101011011110011110100000101
000000000000001101100010110001111101110010110001000010
001001000010100001100000000101111010000000010000000000
100000001011010000000010110001101010101001010000000000
000000000000001000000000001000000000100000010010000001
000000000100001001000010111001001101010000100001100001
000000100000000111000110011000000000000110000000000000
000011000001000000000011001111001101001001000000000000
000000000000000001100110100001101011100010110100100000
000000000000000000000110111001001001100001010000000110
000000101100100011000000010101101101010100100000000000
000001000001000000100010000011011110111000100000000000
000000000000000111000000011001001111110100000000000000
000000000000000000000010001101011010101000000000000000
000000000000001000000000001000001111001011110000000000
000000100110001101000010111111001100000111110000000000

.logic_tile 16 24
000010000000000000000000010000000000000000100100000000
000000000000000000000010010000001001000000000000000000
001000000000000000000000000000000001000000100100000000
100000000000000000000000000000001011000000000000000000
010000100000000000000111101000000000000000000100000001
110001001010000000000110101101000000000010000000000000
000000000001100001000111110000000001000000100100000000
000000000110100001100011110000001101000000000000000001
000000000000000001100000000000011010000100000100000000
000000000000000000100010000000000000000000000000000000
000000100000000000000111000011000000000000000100000000
000000000100000000000100000000100000000001000000000000
000000000000000101000000000000001011100001010000000000
000000000000000000100000000111011010010010100000000000
010000000000000000000000000111011010101000000000000000
100000001000000000000000000011000000101001010000000000

.logic_tile 17 24
000000000000000001000000000000011000000100000100100000
000000000000000000100010010000010000000000000000000000
001000001000000000000111100000000000000000000100100000
100000000000000000000100000101000000000010000000000000
010000000000011101100000000000000000000000000000000000
010000000000101011000010000000000000000000000000000000
000000000010000000000111000111001010000000100000000000
000000000000000000000110000111101011100000110000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000011100001011010010110100000000000
000000000000001101000000000011010000010101010000000000
110000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000100000

.logic_tile 18 24
000000000001000101000010100011011100010100000000000000
000000001000000000000010010011111010101110000010000000
001000000000001000000010111111011111000001010000000000
100000000000001011000110000011001111100000010000000000
010000000000010101000110110000000000000000000000000000
010000001100100000100011110000000000000000000000000000
000010000001010000000000011111011001000110000000000000
000000000110000000000010100011001011101000000000000000
000000100000000000000110000001000000000000000100000000
000000000000001001000000000000000000000001000000000000
000000000000001001000110000000000000000000000100000000
000000000000000001000000001001000000000010000000000000
000000001101010001000000001000001010011100100000000000
000000000000100000100000000011011110101100010000000000
010000000000000001100000011101011001111001000000000000
100000000000000000000010011001111100111111000000000000

.ramt_tile 19 24
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000101110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011000000000000000000000000000000000000
000011000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001100000010000000000000000000000000000

.logic_tile 20 24
000000000000000000000110000101000000000000000100000000
000000000000000000000010000000000000000001000000000000
001000000000001111100000000000000000000000000000000000
100000000000000111000010100000000000000000000000000000
010000000000000000000111100000000001000000100100000000
110000000000000001000110100000001011000000000000000000
000000000000000000000111100000000001000000100100000000
000000000000000000000110110000001000000000000000000000
000000000000000111100000000000001010100011010000000000
000000000000001111000000000011011001010011100000000000
000000000000000000000011100111000001011111100000000000
000000000000000000000000001001001011001001000001000000
000000100000001111000000001011101101011110100000000000
000000000000000101100000000001101001001011110000000000
010000000010000000000011111111101000111100000000000000
100000000000000000000010001111111110000100000000000100

.logic_tile 21 24
000000000000001000000010100011001000111001110000000000
000000000000000011000100000101111111111101010000000000
001000001000001101000000010000000001000000100100000000
100000000000000011100010000000001011000000000000000000
110000000000001001000010100011100000000000000100000000
010000000000000101000000000000100000000001000000000000
000000000000000000000000000001000000000000000100000000
000000000000000101000010000000000000000001000000000000
000000000000001000000010001000000000000000000100000000
000000000000000111000010000001000000000010000000000000
000000000000000011100111100101001011101001000000000000
000010000000000000100100000101011100111001100000000000
000000000000000000000110000111111000111001000000000000
000000000000000000000000000000001010111001000000000000
010000000000001000000000001011011001010010100000000000
100000000000000001000000000101011100000010000000000000

.logic_tile 22 24
000000000000000001100010100011000000000000000100000000
000000000100000101000010100000000000000001000000000000
001000001100001101100010110101011101010001010000000000
100000000000000001000011101001001001111001010000000000
010010000000001001000010001111011001110110000000000000
110000001010000111100100001001001110111010000001000000
000000000000000000000000011001011111100000000000000000
000000000000000111000011000101101101111000000000000000
000000000000001001000110000011001011010110100000000000
000000000000001001000000000011101110010100100000000000
000000000000001000000110000001011001101110010000000000
000000000000000011000000000001001110010100100000000100
000010100001010000000000000000000000000010000010100111
000000000000000101000000000000000000000000000011100010
010001000000001001000000001000000000000000000100000000
100010101010000011100000001101000000000010000000000000

.logic_tile 23 24
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000010000111010000000000000000000000000000000000000000
000000000000000000000010000000011110000100000100000000
000000000110000000000000000000010000000000000000000000
010000000010000000000000000000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000001001101011000100000000000000
000000000000000000000000001011011010101100000001000000
001000000000000111100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
010000000000000000000011110000000000000000000000000000
000000000000000101000000000000001110000100000100000000
000000000000000000000000000000010000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010010111000000000000000100000000
000000000000000000000010110000100000000001000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000100001000011100101111011100100010100100000
000000000000000000000011111111101011101000010000000001
001000000000000111000010101001101010000000000000000000
100000000000000111100011101001011001000010000000000000
000000000100001101000011110101111111000010000000000000
000010001010001011100111011001011001000000000000000000
000000100000000000000110001111011010110000000100000000
000001000000001111000111111011111000110010100000000011
000110000000010000000011100111001011100100010100000000
000100000000000000000000001111101011101000010000000110
000000000000000111100011101101101111100000010100000000
000000000000000000100000000111111100100010110011000000
000000000000001000000010011101011000101000000110000001
000000000100001111000111011101101111011101000001000000
010000000000000000000000010101101010110100010110000000
100000000000001011000011100111101101100000010000000000

.logic_tile 2 25
000000000000001101100011110011101000001001010000000000
000000000000000111000010100000111101001001010000000000
001000100001000011100010111001011100100000000000000100
100000001100000000100011111101111000000000000000000000
000101000000001111000110001111111001101001000100000000
000100100100000011000010011111011010101010000010000000
000001000001111001000010110101101101001001010000000000
000010100001011011100111000000111000001001010000000000
000000100000000000000010110101011010100000000000000000
000001000000100000000011111101001010101001010000000100
000000000000100101000110011101111001111000100100000000
000000000000010111100011001001011100010100000000000010
000000000000000001000000001111011000110000000100000000
000000001010000000100010110101111000110001010000000010
010000000000000000000010100011101110000110100000000000
100000000000001001000100001011001011001111110000000000

.logic_tile 3 25
000000000000001000000000010000001000001100111100000001
000000001010100001000010000000001000110011000000010000
001000000000000001100110000111001000001100111100000001
100000000000000000010000000000000000110011000000000000
110001100001000000000110000000001000001100111100000000
000000001100100000000000000000001001110011000000000000
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000000000010
000010000100100000000000000111101000001100111100000000
000011000010000000000000000000000000110011000000000000
000000001010000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000100000
000000100000000001100000000000001001001100111100000000
000000000000000000000000000000001101110011000001000000
010000000000001000000000000000001001001100111100000000
100000000000000001000000000000001001110011000001000000

.logic_tile 4 25
000000000000000000000000000111100000010000100000000000
000000001010000000000000001011001011110000110000000000
000010100000001111100000000101111001000110100000000000
000000000000000101100010011011111111001111110000000000
000100000100001001100110011011011111010111100000000000
000100000000000111000010000111111000001011100000000000
000000000000001111100111000011101101000110100000000000
000000000000000001000100001011001111001111110000000000
000001000000000000000011100001101010011100000000000000
000010100000011001000011100000011101011100000000000000
000000000000001000000111001011001010010100000000000000
000000000000001001000000001011100000111100000010000000
000000000000000000000111011011001010010100000000000000
000000000110000000000011001111100000111100000010000000
000000000000000111100110010101101111101100000000000000
000001000000100111100111011111011010001100000000000001

.logic_tile 5 25
000001000001000001100000000101001000001100111100100000
000000000100000000010000000000000000110011000000010000
001000000000000001110000000000001000001100111100000000
100000000000000000010000000000001000110011000000000100
000010100000001000000110000111001000001100111100000000
000000000000000001000000000000100000110011000010000000
000000000000100000000000000101001000001100111100100000
000000000000010000000000000000100000110011000000000000
000000000000000000000000000111101000001100111110000000
000000000000000000000000000000000000110011000000000000
000000000000100000000110010000001001001100111100000010
000000100001000000000010000000001000110011000000000000
000000001001010000000000010000001001001100111100000000
000000000000000000000010000000001101110011000000000010
010000000000001000000000000000001001001100111100000000
100000000001000001000000000000001101110011000010000000

.ramb_tile 6 25
000000000000000011000000000111011010000000
000000010100000000000010000000110000010000
001000001000000111000110110001011000000000
100000000000000000000111010000110000000000
010000000000001001000011100001111010000000
110000001010001011100100000000010000100000
000100000000011000000000011101011000000000
000000000001000111000011011001010000100000
000000000110101000000000000011111010010000
000000000001011011000000001111110000000000
000000000000100000000011110011111000000000
000000000101001001000111000001110000100000
000000000001000111000111100101011010000100
000000000001110000100010000111010000000000
110010000001000000000000001011011000000000
010000000100100000000000000101010000100000

.logic_tile 7 25
000010100000000101100110010001111100100000110000000000
000001000000101001000011010001111100000000110000000000
000000000000010011100111011011011011101001000000000000
000000000001100111100110001001001010001001000000000000
000000100111000111100011101001101100010000100010000000
000011100000000001100111110111011010010100000000000000
000100001111010111100111000101001000010111100000000000
000000000000101111100100000101111011001011100000000000
000000000000000111100011001111101100100000110000000000
000001001010100001100100001101101100000000110000000000
000000000000000011100111100001111001000001000000000000
000000000000000000100100001001011100000010100010000000
000010100000000001000000001111011110110000100000000000
000001000000001111100000001101001100010000100000000000
000010101110100001000000011111101110010000100000000001
000000000001001111000011100001001000101000000000000000

.logic_tile 8 25
000000100000000111000000001101011011000000000010000000
000000000000010000000011111001011100000110100000000000
001010101000001000000000000000000000000000100100000100
100001001110001101000010110000001111000000001000000000
111000000001001000000011101101101011000001010000000000
110001000100100101000011100001011010000010010000000000
000000000001001111000000000101000000000000000100000001
000000000000101011000011110000100000000001001000000000
000000000000000000000000000111001011000001010010000000
000000001000000011000011011011011010000001100000000000
000000000010011000000000000101101101010000100000000001
000001000000001111000000001101001111101000000000000000
000000000001011000000111101001001010000000010000000000
000000000000001111000011000101011001000001110010000000
010000000001010001000000000000011110000100000100000000
100000001101100000100011110000000000000000001000100000

.logic_tile 9 25
000000000000000000000000011011111110010000000000100000
000000000000001111000010011001011110010010100000000000
001000000110101011000110001001100000000000000110100001
100000000001011111100011111101001011100000010000000100
010000000001000000000011010111011000100000110000000000
110000000100100000000010111011111111000000110000000010
000000000000001011100000011001011110010110100100100000
000000000000000001100010110001100000111110100000100001
000001000001000001100011000011000001100000010000000000
000010000000110000000111110000001100100000010000000000
000001000000001101000000001001100000001001000110000100
000000100000000011000011001101001011000000000000000100
000001000000000111000011111011111111010000000000000000
000010100000100000000011111111011101010010100000000000
000001000000100011100111100001011011000010000000000000
000000101001010000100110001011001010000011000000000000

.logic_tile 10 25
000010000000000011000110001001011101000000000000000000
000001000000001001000000001001001011000001000000000000
001000001000000101000111110000000000100000010000000000
100000001100000000100011111001001110010000100001000000
010000000000000000000111000101111011110001010100000101
110000000000001001000100000000101010110001010000000000
000001000000101111100011101101111000000010000000000000
000010000001011111100110100011111000000000000000000000
000000000001011000000000000001101010101000000000000001
000001000000000001000010010000100000101000000010000111
000010100000010001000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010000001000000000000000001111110010000000000000010
000001000000100001000000001011011000010110000000000000
000000000000000000000000010011000000100000010000000000
000000000000000000000011010000001110100000010001000000

.logic_tile 11 25
000000000000000101000110011000000000000000000100100000
000000001100001101100110011111000000000010000000000000
001000100000010000000000011111001000001100110000000000
100010100000100000000010010011111001101100110011000001
000010100001000000000110010111001000010100110000000000
000000000000000000000010000000011011010100110011000000
000000100001000000000000000000000000000000000100000000
000001000000100000000000001101000000000010000000000100
000000000000001000000000001111001000111100110000100000
000000000000000001000000001001111000010100110010000001
000000000000000101000000011000011100011100100000100000
000110100001001101000010100111001001101100010010000000
000000000001011000000110100001001000000010100000000000
000000001100100101000010100000010000000010100000000000
000000100000001000000110000011101100010100000000000000
000001000000000101000000001001100000111110100001000100

.logic_tile 12 25
000000000000000101000010011111001011000011110000000000
000000000000000000100011111001111010000001110000000100
001000000000000001100000010011100000000000000000000000
100000000000000000100011111001001110000110000000000000
010000000000011000000010110011111010010100000000000000
110000000100001001000010011111110000111100000000000000
000001000000001101000000001111101111101001000000000000
000010100000011111100010111011011011001001000000000000
000000000000101000000111111111011000000011010000000100
000000000001001111000011000101101001000011110000000000
000000000000001000000010100111011111100000000000000000
000010000000000101000000001011111010101000000000000100
000000000000000111100110110001001011010100000000000100
000000000000000101100010001011001010100000000000000000
000001000000000111000010111011001111110000110110100000
000000000000001001000010100111001111110100110000100100

.logic_tile 13 25
000000000000000001100000010001001011000000000000000000
000000000000001001100011011001001111000000100000000000
000001000000100000000000010111011111000110000000000000
000000000110000000000011100101101111001000000000000000
000000000000000000000000000011000001001001000000000000
000000000000001101000011100000101011001001000000000000
000010101110110001000010010000001101110000000000000000
000001000000000000100011110000011100110000000000100001
000000000000001001000110111101101010100000010000000000
000000000000000101000010101001111101100000110000000000
000000000000000101000000011001011011000110000000000000
000000000000000000000010100011001110000100000000000000
000000100001000000000010101111001101000100000000000000
000001000000100101000010001011111011000000000000000000
000000000000001001100110010011001100000110100000000000
000000000001000011000011010011011110010110100000000000

.logic_tile 14 25
000000000000000000000111000101101101000100000000000000
000000000000000000000010101011011001000000000000000000
001011101000001000000111010101001010010100000000000000
100011000000000111000010000000100000010100000001000001
000000000000100011100111000101100000010000100010000001
000000000001010000000100000000001101010000100010000001
000010100001001000000010010111000001100110010000000000
000001000100100011000111000111101110101001010011000011
000000000000000000000110011001001110100010110110000010
000000000000000101000010111011111001010010100000100000
000000001011000000000000011000000001010000100000000000
000000000000100000000010101001001111100000010000000000
000000000000001000000010011000011111101011000000000001
000000000110001101000010100001001011010111000000000100
000000000000100000000000001000001100000010100000000100
000000001110000001000010101101000000000001010000000000

.logic_tile 15 25
000000000000000101000010100000001100101000000000000000
000000000000000000100010110011000000010100000000000000
001001000000010001000000010101100001000000000000000000
100000100000101101100010000101101100100000010000000000
000000100000001101100010100111111011010000000000000000
000001000000001111000100001101111110000000000000000000
000000000001010000000010010011111000010110000111100001
000000001010000000000111010001011111101110000000000010
000000000000000001100010010000001000101000010000000000
000000000000000001000011001011011001010100100000000000
000000000011000101000010000111111000101111110100100011
000000001010000001100000001011101111101011110000100000
000000000000001101100000010011111000000000000000000010
000000000000001111100010000111100000000010100000000001
000000000000110101000110100011001011100000010000000000
000010000000000000000010010111001100100000000000000000

.logic_tile 16 25
000001000001010111000000010000000000000000000100000000
000000100000100000000011110101000000000010000000000000
001000000000000011100010101101101110000110100000000000
100000000000000000100110101001111101000000000000000000
010000000000000111100011100000000001000000100100000000
010000000000000001100000000000001100000000000000000000
000001000000101000000010101001100000000110000000000000
000010101011000001000000000101101000000000000000000000
000010100000000000000010000000011000111000000000000000
000001000000000000000010111111001101110100000000000000
000000000000000000000110100101000000000000000100000000
000000000000000001000100000000100000000001000000000000
000000000000000001100110010011100000000000000100000000
000000000000000000000110010000100000000001000000000000
010000000000100000000000000111000000001001000000000000
100000001001000000000000001111001010010110100000000000

.logic_tile 17 25
000000100000000000000011110011001010000001010000000000
000001000000000000000011111111011100000110000000000000
001000000101000111100000010000011100000100000100000000
100000000000100000000011100000010000000000000000100000
010000000000000101000010111011001101000100000000000000
010000000000000000100110100101011100101100000010000000
000000000000000101100011110000000000000000100100000000
000000000100000000000010100000001001000000000000000010
000000000000101011100111001111111101101000000000000000
000000000001001001000100001101101111010110000000000000
000010100001001011100000001001101010110010110000000000
000000000000101001000010000011111100010001100000000000
000000001100000011100111000101101101000100000000000000
000000000000000000000100000111111110011100000000000000
010000000000100001100110011101001110000110000000000000
100000000001010000100010000001001101001010000000000000

.logic_tile 18 25
000000000000000111000010110111101001010110000000000000
000000000000001001000111101011011000111111000010000000
001000001000011001100000000011111000100000100000000000
100000001100000101000011111101111010100000010000000000
110000001110000111100111101101101010111111110000000000
110000000000000001100011110101001001111001010000000000
000010100001000101100111011000000000000000000100000000
000001000000101001000011101101000000000010000000000000
000000000000100001000110010001101011001010000000000000
000000000001000000100010000101001100001001000000000000
000000000000000101000000010001011010111101110000000000
000000000110000001100010001011011100010100100000000000
000000000000000000000010000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
010000000001011000000000001101011000000010100000000000
100010100000100001000000000011111100000001100000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001010010000000000000000000000000000
000001000000100000000000000000000000000000
000000100001010000000000000000000000000000
000010100010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 20 25
000000000000001000000000011111011111111001100000000000
000000000000001111000011110011101101110000010000000000
001000000000011000000000000111000000000000000100000000
100000000000001011000000000000100000000001000001000000
010000000000001000000111100000000000000000000000000000
110000000000000001000110100000000000000000000000000000
000000000000000000000000010000001000000100000100000000
000010100000000101000011010000010000000000000000000000
000000000000000000000110000000011011101100010000000000
000000000000001111000000000011001000011100100000000000
000010100010001000000000000011100000000110000010000000
000001000000000011000011111011001011101111010000000000
000000000000000000000010010000000000000000000100000000
000000000000000000000010100001000000000010000000000000
010000000000000111100000001011111110001111100000000000
100000000000001111100000001101001010001001100000000000

.logic_tile 21 25
000000000000001000000011100000011110000100000100000000
000000000000001011000000000000010000000000000000000000
001000000000000111000000000000000000000000100110000000
100000000000000000000000000000001001000000000000000000
110000000000001000000000000000011000000100000100000000
110000000000000001000010100000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000010100000000000000111101101000000000010000000000000
000000000000000000000011100000001100000100000100000000
000000000000000000000100000000010000000000000001000000
000000000000000000000000000001000000000000000100000000
000000000000001001000010010000000000000001000000000000
000000000000000000000010001101001011000010000000000000
000000000000000000000000000011011101000111000000000000
010000000000000000000000010000011010000100000100000000
100000001000000000000011000000010000000000000001000000

.logic_tile 22 25
000000000000000101000010010000000001000000100100000000
000000000000000101100110000000001100000000000000000000
001000000101000000000000000000000000000000000000000000
100000000100100000000000000000000000000000000000000000
010000000000001000000011101011001000001000000000000000
110000000000001111000010111011111000000110100000000000
000000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000110110001011110010110000000000000
000000000000000001000010110011101101000010000000000000
000001000000000000000110011011111110101110000000000000
000000100000101111000111010101101000101000000000000000
000000100000000000000110100011101011101011000000000000
000001000000000000000100001001111010111111000000000000
010000000000001101100000001111011100011100000000000000
100010000000001011000000000111111010000100000000000000

.logic_tile 23 25
000000000000100000000000000000000000000000100100000000
000000000001010000000011110000001110000000000000000000
001001000000000000000110000000000000000000000000000000
100000100000001001000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100010001000000000001000011111101000110000000000
000001000000000001000000000011001001010100110000000000
000001000000000000000010011111011110000010100000000000
000000100000000000000010100111011101000110000000000000
000000000100000101100000001000011000010110000000000000
000010000000000000000000000101011110101001000000000000
000000000000001001000000000011000000000000000100000000
000000000000001011000000000000100000000001000000000000
010000000000100011100000010000011000000100000100000000
100000000000000000100010000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000001000000100100000000
110000000000000000000100000000001110000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110100000000000000000000100000000
000000000000000011000100000011000000000010000001000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
000000000000000001100000000101111000001100111000000000
000000000000000000100011100000111100110011000000000000
000000000000000000000000010101101000001100111000000000
000000000000000000000010010000101110110011000000000000
000000000000000000000010110111001001001100111000000000
000000000000000000000010010000001111110011000000000000
000000110000001011100110100011001000001100111000000000
000001010000000101100000000000001100110011000000000000
000000010000000000000000000111001001001100111000000000
000000010000000000000000000000001000110011000000000000
000010110000010011100000000011001000001100111000000000
000000010000000000100000000000101110110011000000000000
000010110000000000000000010111001000001100111000000000
000001010000000000000010100000001011110011000000000000

.logic_tile 2 26
000010100000001101100111111111011010100100010100000000
000000000000000001000110100111001101010100100001000000
001000000000000101100011100001011010000010000000000000
100000000000000000000010101101001101000000000000000001
000000000000000000000110101001111010000010000000000000
000000000010000000000010101101011100000000000000000000
000000000000001101000110111011101101101000100100000000
000000000000000101000010101011111011010100100001000000
000000110001000000000110010001011010000010000000000000
000000010010001101000011111101001001000000000000000000
000000010000000111000111001111111001000010000000000000
000000010110000000000011010111111001000000000000000000
000000010000000011100010010011101111101001000110000000
000000010000000001100011111101011101101010000010000000
010000010000000011100110001111001110010111100000000000
100000010000001111000110001111011001001011100000000000

.logic_tile 3 26
000000000000000000000110010000001000001100111100000000
000000000000000000000010000000001100110011000001010000
001000000000001000000110000111001000001100111100000000
100000000000000001000000000000000000110011000000000001
110000000000000000000000000000001000001100111100000000
000000100110000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000011101001000000000000000001001001100111100000000
000000010000100001000000000000001000110011000000000000
000000010100000001100000000000001001001100111110000000
000000010000000000000000000000001100110011000000000000
000001010000010001100000000111101000001100111100000000
000010110000000000000000000000100000110011000001000000
010000010000000000000000010000001001001100111110000000
100000011010000000000010000000001001110011000000000000

.logic_tile 4 26
000000000000000000000010010101111110001001010000000000
000000000000010111000111110000001111001001010010000000
001000000001001000000011100001101110010111100000000000
100000000100000101000000001011011100001011100000000001
000000000010101111100000001000011100001001010000000000
000001000001001011000000000101011100000110100000000001
000000000000001001100111010001001000110000000100000000
000000000000000001000111010101011001110001010001100000
000000011111010011100010001011011001010111100000000000
000000010001000111000000001111011100000111010000000000
000010010001000000000111000111001110010111100000000000
000000010000101101000000001111101100000111010000000000
000000010000101001000111011101111111100001010000000000
000010010001010101100010011101111110000001010000100000
010000010000000101100111000101011011110000100000000001
100000010000000101000011010111011011010000100000000000

.logic_tile 5 26
000001000000100000000000000111001000001100111100000000
000000100001000000000000000000000000110011000000010000
001000000000011000000110000111001000001100111100000000
100000000010000001000000000000000000110011000000000000
000000000000000000000000000111001000001100111100000000
000000001000010000000000000000100000110011000000100000
000000000000000000000000000111001000001100111100000000
000000001010000000000000000000100000110011000001000000
000001010000000000000000000000001001001100111100000000
000010010000010000000000000000001000110011000000100000
000000110000000000000000000111101000001100111100000000
000001010010000000000000000000000000110011000000000000
000000010001101001100110010111101000001100111100000000
000010110001110001000010000000100000110011000010000000
010000010000000001100000010000001001001100111100000000
100000010000000000000010000000001001110011000001000000

.ramt_tile 6 26
000001001100001111000011110101101000000010
000000100000001111000111010000110000000000
001010101110000000000111100001001010100000
100000000111000000000000000000110000000000
110011000000000011100011100011101000000000
110000000000000000000100000000110000100000
000100000000001001000111011101001010000000
000000001010000011100111100101010000100000
000000111100000000000111001011001000000000
000001010000000000000100001011110000100000
000000010000010111000011011111101010000001
000000010000000000100111001001110000000000
000001010000000000000111000011101000000000
000000110000000000000000000001010000100000
010100010000010000000011100101101010000000
110000010000000000000100000001110000000000

.logic_tile 7 26
000001100000000011100011111111111010000110100000000000
000010000000000111100111001111011000001111110000000000
000000000000001111100110101011011011000000010000000000
000000000000001111000000001001011010000010110010000000
000000000000001011100000010011011101100000110000000000
000000101010000001100011001001101110000000110010000000
000000000001011000000011110111111100010111100000000001
000000000000100011000111110001111001001011100000000000
000000010000000111100111100101011100000001000000000000
000000010000000001100010100101011101000001010000000001
000000010000001111100110000011111110110100000000000000
000000010100000111000010011111001011101000000000000000
000000010000001000000000001111001011100000000000000000
000000010110000111000011000111011000010110100000000000
000000010000001001000111000111101001100000000000000000
000000010000000011100100000011011000101001010000000000

.logic_tile 8 26
000000000000000101000110000111100000000000000100000100
000000000100100000000000000000100000000001001000000000
001010000000010001100011110000001010101000000000000000
100000000000100000100110100001000000010100000001000000
110000000000110001100000001011001001010100000010000000
010000001110010000100000000101011011001000000000000000
000001000000000101100010001111101011010111100000000000
000010100010000000000010001101101000001011100000000000
000010010100011101000111111011111111000001000000000000
000000010010000001000111111101111001001001000000000010
000000010000000000000110000101101111000010100000000000
000000010000000000000011011111101001000001000000000000
000010010000110001100000011111111000010111100000000000
000000011010010000100011101011001010000111010000000000
010000010000001000000010011101001100010111100000000000
100000010000001111000111000001001101000111010000000000

.logic_tile 9 26
000011000000001101000000000011011000000110100000000000
000001000100001111000011100101101001001111110000100000
001000000000000101000111011111011101010000000000000000
100000000000000000000011110011111010101001000010000010
000000000001010101000000001111111001100000000000000000
000000001010001111000000000111101001101001010000000001
000011001100001101100011100011000000000000000100000000
000000000000000111000100000000000000000001000000000010
000000010010000000000110001001111110110100000000000010
000000010000001111000100000101011000101000000000000000
000000110010000101100110001111111100000010100000000000
000000010000001111000111101001101010000010000000000000
000000010000000111100111101011111010000000100000000010
000000010000000000100100001101001110010100100000000000
000000010000000001100110010000000001100000010000000000
000000010000000000000011000001001101010000100000000000

.logic_tile 10 26
000000000000001001100110010000000000000000100100000000
000001000000001111100110000000001000000000000000000010
001000000000100000000000000000011110000100000100100000
100000001001000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000110000000
000000000000000000000000000000000000000001000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000011001000000000110100000000001000000100100000000
000000010000100000000000000000001010000000000000000001
000000010000000001000000000000001000000000100010000100
000000010000100000100000001001011101000000010001100010
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000011100111101111101000010111110000000000
000000010000010000000000000011110000000010100000000001

.logic_tile 11 26
000000000000010000000000000000000001000000100100000000
000001000000100101000000000000001000000000000000000000
001000000000000000000000000000000000000000000100000000
100000000000000101000000001011000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000000001000001000110000000000000
000000000000000101000000000101001010000000000000000000
000010010000000000000110100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001010000000000000011110000000000000000000000000000
000000010000000011100000000000011110001110100000000100
000000010001000000100000001111001010001101010000000000

.logic_tile 12 26
000000000000001000000000010000011111010110000000000000
000000000100000001010010011001011110101001000000000000
000000001111010011100011111011100000101001010000000000
000000000000000000000010011101000000000000000000000000
000000000000000011100000000111101110010110100000000000
000000000000000000100010110101001000100001010000000000
000010000000000011100000010111011100000011110010000000
000001000000000000100011001011010000000001010000000001
000000010000000000000011000011011101001100110000000000
000000010000000000000010100111111101000101110000000000
000000010000000000000011110011001000000011110000000000
000000010000000101000110011101110000000001010000000000
000000010000000101100000001000000001000110000000000000
000000010000001001000000000011001001001001000000000000
000000010000000101100000001000011011110000010000000000
000000010000000101000010101001001000110000100000000000

.logic_tile 13 26
000000000000000001100010111001011100110000000000100000
000000000000000101100110011001001001100000000000000000
000000000001000000000010000011101011000001110000000000
000000000000100101000110111101101010000001100000000000
000010100000001011100110010001101111010010100000000000
000001000000001001100111000011111000010110100000000000
000000000000100000000011110001000000000110000000000000
000000000100001101000010010111101010001111000000000000
000000010000001000000110100011001001001000000000000000
000000010100000001000000000001111011000110000000000000
000000010000000101100000010000001011110000000010000000
000000010000000000000010000000011011110000000000000000
000000010000001000000000010101101111000001010000000000
000000010000000101000011101001001001110101010000000000
000000110000000000000000000001100000000110000000000000
000001010000000000000000000000101000000110000000000000

.logic_tile 14 26
000000000000000000010010100101111100101000000010000010
000000000000000000000000001101100000000000000000000010
000000000001000101000010111011101100010110110000000000
000000100100100000000110001001011001110110110000000010
000000000000000101000010100101001111000110000000000000
000000000000000101100010000101011001000001000000000000
000000100000010011100000000000011101001100000000000000
000001000000000000000010100000001110001100000000000000
000001011100011000000110101000000001001001000000000000
000000110000000101000110110011001111000110000000000000
000010010000000001000000011000001011010000000000000100
000000010000001101000010100011011011100000000000100001
000000010000100000000000000001101101000001010000000000
000000010001010000000010010011011100000010110000000000
000000010001011000000110001011111010010111110000000000
000000010110101101000000000011101011110110110000000000

.logic_tile 15 26
000000000100000011100110011000011100101000000010000100
000000000000001101000110101101000000010100000000000000
000001000000000000000010100001001010001001010000000000
000010100000000000000010101001101111001001000000000000
000000000000000111000111010011001010000001000000000000
000000000100000101100111000001111111000000000000000101
000000000000001000000010100000001111000000010000000000
000000000000000101000100001111011111000000100001000001
000000010000001000000010101101101010010110100000000000
000000011010000001000100001001011100111111010000000000
000000010000010111000000000101011101000110000000000000
000000010010000000100011100111111001000001000000000000
000000011100001000000110010000011110000000110000000000
000000010000000101000110010000011111000000110001000001
000010110100000000000000010101100000010110100000000000
000001010000000000000010010101101000100000010000000000

.logic_tile 16 26
000000000000000000000000000111111011001000000000000000
000000000000001101000000000000111111001000000000000000
001010000000000011100111011000011001010000110000000000
100000000000000000100010000111011000100000110000000000
000000000000010000000110011001101101000011000000000000
000000001010000000000010100101101100001011000000000100
000000000000000001000111110101100000110000110000000000
000000000000000000000110100111001100100000010000000000
000000010000000001100010100111101100111100110110000000
000000010000000000100100000001111110111101110000000110
000000010000011000000000001000011010101000000000000100
000000010000001001000011111111010000010100000000000000
000000010000001001100111100000001011000110100000000000
000000010000000101000000001101011101001001010000000000
000000010001000000000011110000001110101000000000000000
000001011010101001000110011101010000010100000000000000

.logic_tile 17 26
000000000000100000000000010011111010100010110000000001
000000000001000000000011110000001011100010110000000000
001000000000001011100000001000000000000000000100000000
100000000000001111100000000001000000000010000000000000
010000000000000111000111000000000000000000000100000000
010000000000000000000100000101000000000010000000000100
000000000000001111100010000001100000000000000100000000
000000000000000101000000000000000000000001000000000000
000000010000000000000010000000001100000100000100000000
000000010000000000000000000000010000000000000000100000
000000010000000111000010000000000001000000100100000000
000000010000000000000000000000001101000000000000000000
000000010000000000000000001000000000000000000100000000
000000010010000000000000001101000000000010000000000000
010000010001010000000000000000011010000100000100000000
100000010000000000000000000000000000000000000010000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
001010100000000111100110011001111101000111000000000000
100001000000000000000010101011111111000010000000000000
010000000000001000000010000000011000000100000100000000
110000000000000011000000000000000000000000000000000000
000010000000000000000000010011101101001000000000000000
000001001010000000000010001111011111101000010000000000
000000010000101000000000000000000000000000000000000000
000000010001011101000010110000000000000000000000000000
000000010000000000000010001011011100010110000000000000
000000011100000001000011101101001110101000000000000000
000000010000001000000000010111111001000000010000000000
000000010000001001000010000001111100010000110000000000
010010110000000000000000000000000000000000000100000000
100000011100000000000010000101000000000010000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000010000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000011000000000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000
000010110001010000000000000000000000000000
000000011110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011100000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000010000000000000000000000000000
000000000010000000000010000000000000000000000000000000
001000000000001000000010100000000000000000000000000000
100010000000000111000000000000000000000000000000000000
010010000000001000000011101101011001111011110000000000
110001000000000111000010110001111011010111100000000000
000000000000000001000011110000011100000100000100000000
000000000000000000100011000000000000000000000000000000
000000010000000000000000000000011100000100000100000000
000000010000000000000000000000010000000000000000000100
000010110010001000000010000000000000000000000000000000
000000010000001101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010011110001010000000000001001011010111100110000000000
100001010000100000000000001101101010011100100000000000

.logic_tile 21 26
000000000001000101000011101101111001110110010010000000
000000000001000111100011101111011000100000010000000000
001001000000001011100110100001000000000000000100000000
100000000000000001100010100000100000000001000000000000
110000000000001000000111101111111001010110000000000000
010000000000000111000110001001101011010100000000000000
000000000000001101000110010011111110000111010000000000
000000000001010111100110010000101010000111010000000000
000000010000001000000000001101011100100011010000000000
000000010000000101000010000011101011100011100000000000
000000010000001101100010100000000000000000100100000000
000000010000001001000010100000001001000000000000000000
000000010000000000000110000001011100010000010000000000
000000010000000000000000001111011000010000100000000000
010000010000000001100110011011011011001001000000000000
100000010000000000000010000011001011010100000000000000

.logic_tile 22 26
000000000000100101100110000101101100010100000100000000
000000000001010000000011110000110000010100000011000010
001000000001010000000000000011111001010000100000000000
100000000000100000000010110001011110100000100000000000
010000000000000111100000000111101110010110100110100000
010000000000000000000000001011110000000010101011000000
000001000000000000000111111101001110010010100100000000
000000000000000000000011111111001001000001011011100100
000000010000000000000110100111011110010111110010000000
000000010000000000000010010000010000010111110011100101
000000010100001001100000001101001101010010100100000000
000000110000000101000000001111011100001001011010000000
000000010000100101100000011000000000000000000100000100
000010010000010001000010101101000000000010000010000001
010000010010000000000000010000000000000000000000000000
100000010000000101000010000000000000000000000000000000

.logic_tile 23 26
000000001010001000000000010000000001000000100100000000
000000000000001011000010100000001001000000000001000000
001000000000000000000110011001001101010100000000000000
100000000000000000000011110111011100011100000000000000
110000000000101000000110110011101110000110000000000000
110000000001000101000010100001011001001011100000000000
000000000000000101100000010011000001001001000000000000
000000000000000000000010100000101011001001000001000000
000000010001000000000000010000011110000100000100000000
000000010000100000000011010000010000000000000000000000
000000010000000001100000001111111010000000000000000000
000000011110000000000000001001000000000010100000000000
000000010010000000000110110000000000000000000000000000
000000010000000000000110100000000000000000000000000000
010000010100001101100000000101000000000110000000000000
100000010010000101000010000101101011000000000000000000

.logic_tile 24 26
000000000000001000000000000000000000000000001000000000
000000000000001111000000000000001101000000000000001000
001000000110000101100000000001001101001100111000000000
100000000000000000000000000000011100110011000000000000
010001000000001000000011100101001001001100111000000000
110010000000001111000100000000001100110011000000000000
000000000001000000000111110001001000001100111000000000
000000000000000000000110000000001110110011000000000000
000000010000000000000111010000001001001100110000000000
000000010000000000000111100001001101110011000000000000
000000010000000001100000001101111111010110000100000000
000010110000001111000011110111101011001001001010000000
000000010000000001100110000011011001001001000000000000
000000010000001111000000000111101011001001010000000000
010000010000001001100000001101101110101111010000000000
100000010000000111000000000001111110000111010001000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000111000011100111101001001100111010000000
000000000000000000100100000000001000110011000000010000
000000000000000000000000000101101001001100111000000000
000000000000000111000000000000101010110011000010000000
000000100000000111100000000001001001001100111010000000
000000000000100000000000000000101000110011000010000000
000000100000000000000011100001101000001100111000000000
000001000000000111000100000000001111110011000000000000
000000010000000000000000000001001001001100111010000000
000001010000000000000010100000001000110011000010000000
000000010000001000000000000011001001001100111000000000
000000010000000101000000000000101010110011000000000000
000000010000000000000000010101101001001100111000000000
000000010010000000000010100000001100110011000000000000
000000010000000000000000000101001001001100111000000000
000000010000000111000000000000001010110011000010000000

.logic_tile 2 27
000000000000001101100110111001001000000010000000000000
000000000010000001000011110111011110000000000000000000
001000000000001101100110111001101101000010000000000000
100000000110001111000010100001101001000000000000000000
000000000000000001100011100101001000101101010100100000
000000000000001001000010101011011011001000000000000000
000000000001000101000000010001001011100000000000100000
000000000000100101000011101101001010000000000000000000
000000010000000000000010000011101101111000100100000000
000000010010001101000110001011111001010100000000000010
000000010000001001100111100001111101000010000000000000
000000010000000001000000000111001110000000000000000000
000000010000100111100111111111111101100000000000000100
000000010001000001000010001111101010000000000000000000
010010010000001111100110000001001111000010000000000000
100000010000001111000010001111111011000000000000000000

.logic_tile 3 27
000000000001100000000000000111001000001100111100100000
000000000010100000000000000000000000110011000000010000
001000000000100000000000000111001000001100111100000000
100000000001000000000000000000000000110011000000100000
110000101111000000000110000111001000001100111100000100
000000000000100000000000000000100000110011000000000000
000000000000010000000110000101001000001100111100000000
000000000000100000000000000000100000110011000000000010
000000110000000000000000000111101000001100111100000000
000000010000000000000000000000000000110011000000000000
000010110000000000000000000111101000001100111100000000
000001011100000000000000000000000000110011000000000000
000100010001011001100000010111101000001100111100000000
000100010000000001000010000000100000110011000000000010
010000010000001001100000010101101000001100111100000000
100000110000000001000010000000100000110011000000000010

.logic_tile 4 27
000000000000000001100111110001011110100000110000000001
000001000000000111100011001001011000000000110000000000
001000000000001101100000010011001001101001000000000000
100000000000001011000011010101111011000110000010000000
000000000000010111100010011111011100100100010110100000
000000000000100111100111101101001010101000010001000000
000000000000001000000111100111011010100001010100100000
000000000000000111000010110011011101100010010001000000
000000010000010111100111101001111011010111100000000010
000000010000000111100010000111001001000111010000000000
000000010000000111100111100101011011101001110100000000
000000010000000000100000001011111101000000010001000000
000000010000000111000000011001001010110000000100000100
000000010001010001100010011101111010111001000001000000
010000010000100101100000010001101101000110100000000001
100000010000000000000011011111001010001111110000000000

.logic_tile 5 27
000000000000000001110000000101001000001100111100000000
000001000000000000000000000000000000110011000001010000
001000000000000000010110010000001000001100111100000000
100000000000000000000010000000001000110011000001000000
000000000000001000000110000111001000001100111100000000
000000000000000001000000000000100000110011000000000010
000000000000100000000000000101001000001100111100100000
000000000000010000000000000000100000110011000000000000
000000011001000000000000000111101000001100111100000000
000000010010100000000000000000000000110011000000000000
000000010000000000000000000111101000001100111100000000
000010110000000000000000000000000000110011000000000000
000100010001010000000000010000001001001100111100000000
000100010000000000000010000000001001110011000000100000
010000011000001001100000000000001001001100111100000000
100000010000000001000000000000001001110011000000100000

.ramb_tile 6 27
000101000000001000000000000101011110000000
000100110000000011000000000000100000000000
001010101011111000000000000001111100000000
100000000000010111000000000000010000100000
010000000000000011100011110101111110000000
110000000000000000100111010000100000100000
000010100001000000000010010001011100000000
000000000100100000000110110111010000000000
000101010000001000000000000111111110000000
000100110000000111000000000011100000000000
000000010000000111000111010101011100000000
000000011101000001100011011111010000100000
000001010000000000000010001011111110000000
000000110000101001000010001101100000010000
110000010001010000000000001111011100000000
010000010000000001000011010011110000000000

.logic_tile 7 27
000000000010000000000110100011100000000000000100000000
000000000000000000000000000000000000000001000000000010
001001001110001111000000000011011110010000100000000100
100010000100000101000000001011011010101000000001000000
000001000100001000000011100001100000000000000100000000
000000100000000101000000000000000000000001000000000010
000000000001000111100110100011011000000100000010100000
000000000001100000000000001011101110101000010000000000
000000010000001000000111111000000000000000000100000000
000000010000001011000010000101000000000010000000000010
000000011000001001000000000011011100001000000010000000
000000010000000001000000001001001101001110000000000000
000000111110001000000000000000000000000000100100000010
000001010110001011000000000000001011000000000000000000
000000010000000000000110110101101101010000000000000000
000000010000000000000010001011101111100001010000100010

.logic_tile 8 27
000000000000000000000110001111101011010000000000100000
000000000000000000000000000101011101100001010001000000
001000000000001000000011100101111000010000100010100000
100000101100100001000100001101001110010100000000000000
000110000000000000000000011101001001001000000010100000
000100000000000000000011101101111010001110000000000000
000000000000000111100011110000011100000100000100000000
000000000001000000100011100000000000000000000000100000
000000010110000000000011000000001100000100000100000000
000000010000000000000000000000010000000000000000000010
000000010000000000000000010111011011000001110000000000
000000010001000001000010001101101001000000010000000100
000000010000000111000110100101100000000000000100000010
000000010000000001100000000000100000000001000000000000
000000011100000000000000000000001110000100000100000000
000000010000000001000000000000000000000000000000100000

.logic_tile 9 27
000000000000001001000010100001011000000000100000100000
000000000000000111100000000001101110101000010000000100
001001000101010111000111000001011110010100000000000000
100010000000100000100100000001011111010000100000000011
000000000000000011100000000000000000000000000100000000
000000000000000000000000000101000000000010000000000010
000000000000000000000111101000000000000000000100100000
000000000000000000000100000011000000000010000000000000
000000010000000111000000001011011000001001000000000000
000000011100000000100000000111001000000101000000100110
000000010001011011000111100000000001000000100100000000
000000011110101111000100000000001001000000000000000010
000000010000000111100000011000000000000000000100000100
000000010000000000100010000011000000000010000000000000
000000010000100001100111111001011011000000100001000000
000000010000010000000010001111011101010100100000100100

.logic_tile 10 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000100000000000011100101001100001001000000000001
110000000000000101000000000101111110000101000000100010
000000000000000101000011100000000000000000000000000000
000000001000000101000000000000000000000000000000000000
000000000000101000000110000000000000000000000000000000
000000100001001101000000000000000000000000000000000000
000000010000000111100000011111001110000100000010000000
000000010000000000100011011101011101010100100001100000
000000010100000000000000000101001100001001000000000000
000000010000000000000000000011011110001010000000000101
000000010000001000000000001101100001000110000000000100
000000010000000101000010000001001110101111010000000000
000000010001000001000000001000000000000000000100000001
000000010000000000000000001001000000000010000000000000

.logic_tile 11 27
000000000001000101000000010101001100000100000000000000
000000000000100000000010000000011001000100000011100100
001000000000000000000000000000001100000100000100000000
100000000000000000000000000000000000000000000000000000
000000000000000001100010000000011110000100000100000000
000000001000001101000000000000000000000000000000000000
000000000000000000000110001101000000000110000000000000
000000000000001101000100000101001000000000000000000000
000000010000001101100110001000011100000010110000000001
000000010000000101000000001101011110000001110001000000
000010010000000000000110000000000000000000000000000000
000001010001010001000000000000000000000000000000000000
000000010000010101100000001011011101101010000000000000
000000011100000000000000000011011011010101110000000000
000000010000001000000000000001001010000010100000000000
000000010000000001000000000000110000000010100000000000

.logic_tile 12 27
000000000000000101000111000111111010000010100000000000
000000000000000000100011100000000000000010100010000100
001010000100000011100000000011000001000110000000000000
100000000000000101000000000011001100010110100000000000
110000000000001101100110001000000001010000100000000000
010000000000001001000100001011001010100000010000000001
001000000000001001100000001001011110101001010000000000
000000000000001001100000000001101100001000000000000000
000000010000000101000000010001000000010110100000000000
000000010000001111000011110101100000000000000000000000
000000110000010001100000010000001010000100000000000000
000001010001010000000010100101011111001000000000000000
000000010000000001000000000001011110111101010110000010
000000010000000000000010000000010000111101010001000010
000000011100001001100000011111011001010000000000000000
000000010000000001000011010111001010011100000000000000

.logic_tile 13 27
000000000000000111100111011000001011111110110100000100
000000000000000000000111001011011000111101110000000000
001000000100000001100111110011001011010001110100000100
100000000000011101100011000001111001100001010000000000
010000000000001000000111001000011010010100000000000000
010000001000001001000010101111010000101000000000000110
000000000000100000000011100111101111000110100000000000
000000001101011001000010001111001000000110000000000000
000000010000000000000000010001011010010100000000000100
000000010000000000000010000000100000010100000010100111
000000110010001000000000010000000001001001000000000000
000001010000000001000010100101001111000110000000000010
000000010000000011100000001000011111011100100010000000
000000010000000000100010101101001001101100010010100011
000000110000000001100010011000011100010000000000000100
000000010110000001000010001111001010100000000000000000

.logic_tile 14 27
000000000000001101000111011101111100111110100000000000
000000000000000001100011010011110000101000000000000000
001011100000001001100000010011101001100000000000000000
100000001010000101100010010000111010100000000000000000
000000000000000001000110001001011011011111100010000000
000000000000000001000100001001001111101011010000000000
000101000000001101000110000101001100100000000000000000
000010000000000101000110001001001101000000000000000000
000000010000001000000110101001111110010111100100100000
000000010000001101000100001101011000011111100000000010
000000010000001000000010010001111000001000000000000000
000000010000000001000010100101011000101000000000000000
000001010000000111100000000111101010000110100000000000
000000110000000000100000001001001011001111110000000000
000000010001000000000110100111011010101000000000000000
000000010000100101000010000001000000000000000000000100

.logic_tile 15 27
000000000000001000000010110000000000010000100000000000
000000000000000011000011011101001000100000010000000001
000000000001010011100110100011000001010000100000000000
000000000000000000100010101111001000000000000000000000
000000000000000111100111101101101010010100100000000000
000000001100001101100000001101001001111100110000000000
000000100000000001100011110101101010000010110000000000
000001001000001101100011010011001001000011110000000000
000000010110001001100010000011101011010000000000000000
000000010000000001100000000111001010000000000000000000
000000010000000001100000001011100000110000110000000001
000000010110001101000000001001001110010000100000000000
000000010000101001100000001000000000100000010010000000
000000010001010111000011101001001000010000100000000000
000000010000000000000000000000000001000110000000000100
000000010110000000000000001011001011001001000000000000

.logic_tile 16 27
000000000000001111000110001101011000000001010000000000
000000000000001011000010001111110000010110100000000000
001010000001010101000011100111011111101000000000000000
100000001000011101000000000111001011110100000000000000
000000000000001101100000010101111100100000000000000000
000000000000001001000011110000101001100000000000000000
000000000000001111000010110000011101001100000000000000
000000000000000001000110100000011111001100000000100001
000000010000001000000111001011011111110011000000000000
000000011110001001000000001101101010110011100000000000
000000010000000111100000000111001011010110000000000000
000000010000000000100010010001101000101001010000000000
000000010000001111100111011101101111101001000100000001
000000010100001001000010000101011000111111110000100000
000000010000001011100110010001001100100010110000000000
000000010000001101100010011001001010101001110000000000

.logic_tile 17 27
000000000000000000000011100000000000000000000000000000
000000001000000000000000000000000000000000000000000000
001000000000000111100110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000001000111100111110001111001000111010000000000
110000000000000000100111000000011100000111010000000000
000010100000001101000000000000000000000000000000000000
000001000000001111100000000000000000000000000000000000
000000110000000000000000000000000000000000000100000000
000000010000000000000010000111000000000010000000000000
000010110000001000000000000101011011010000110000000000
000001010000000101000000001101001010000000010000000000
000000010001000001000000000000000000000000000100000000
000000010000000000000000001011000000000010000000000000
010010010000000000000000000000000000000000100100000000
100000010000000000000000000000001001000000000000000000

.logic_tile 18 27
000000000000000111000111110011011011000110110000000000
000000000000000000000110000000001000000110110000000000
001001000000001101000110000000000000000000100100000000
100010000000001111000010110000001000000000000000000000
110000000000001101000111100000000000000000000100000000
110000000000001111000010001011000000000010000000000000
000000000100001101100000011101011101000010110000000000
000000000000000101000010101111101000000000010000000000
000000010000000001100000010101000000000000000100000000
000000010000000000000010110000000000000001000000000000
000000010000000001100000000000001001001011100000000000
000000010000001001000000001101011011000111010000000000
000000010000001000000010000111011001111000100000000000
000000010000000111000000000101011010111110100000000000
010000010000000000000000010001100001010000100000000000
100000010000000000000010001001101100110110110000000000

.ramb_tile 19 27
000000000001000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001010000100000000000000000000000000000
000000010000010000000000000000000000000000
000000010000100000000000000000000000000000

.logic_tile 20 27
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001001100000000000000000000000000000000000
100010100000001111000000000000000000000000000000000000
110000000000000000000000001001111010010101010000000000
110000001000000000000000000101010000101001010000000000
000000001000000111000010110011000000000000000100000000
000000001100000000000111110000100000000001000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000001010000100000000000000001111010001011100000000000
000000010000010000000000000000011001001011100000000000
000000010001000000000011100011000000000000000100000000
000000010010000000000000000000000000000001000000000100
010001010000000000000000000000000000000000000000000000
100010010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000001000000110100000000000000000000000000000
000001000000001111000010100000000000000000000000000000
001000001000000000000010110000011000000100000100000000
100000100000000000000111000000010000000000000000000000
010000000001000101000111010000000001000000100100000000
110000000000000000100110010000001010000000000000000000
000000000000000001000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000010000000000000000000011111110111101110000000000
000000010000000000000010010001111111101000010000000000
000001010000000000000110010011001001000110000000000000
000010010000000000000010101101111110111110100000000000
000000010000000000000011111001101001010010100000000000
000000010000000000000110001111111101000001000000000000
010000010001001000000110110111101010011101000000000000
100010110000100001000010000000101111011101000000000000

.logic_tile 22 27
000000000000000011100110000000000001000000001000000000
000000000000000000100100000000001001000000000000001000
001000100000000000000000010111111000001100111000000000
100001000000000000000010000000111000110011000000000000
010000000000000011100011100111101000001100111000000000
110000000000000000100000000000001010110011000000000000
000000000000011001100000000011001001100000000100000000
000000000000000001000010101011101010010000110000000000
000000010000000001100110010001011110001001010000000000
000000010000000000000010100000111101001001010000000000
000010110000000101000000001011011110000010100000000000
000000010000000000000000001111111100001011100000000000
000000010000100000000000001000011010011000000110000100
000000010001010000000000001001001101100100000011100110
010001010000101000000110011101100001000110000110000000
100000010000000101000010100011001011001111001011100110

.logic_tile 23 27
000000000000000001100010110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000001100000011011101000010010100000000000
100000000000000000000010101101111011010110100000000000
110000000000000000000110111111100000101001010000000000
010000000000000000000010100101100000000000000000000000
000000000000000101000110111001000000100000010000000000
000000100000001101000010001101101001000000000000000100
000000010000000000000000000001011011111101010110000001
000000010000000000000011101001001100111100011011100100
000000010000001000000000010101111000000010100000000000
000000010001000001000010010000110000000010100000000000
000000010000000000000000000111111000000100000000000000
000000010000000000000000000000001011000100000000000000
010000010000001000000000000000000000000000000000000000
100000010000000001000010110000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010100000001110000100000100000000
000000000000000000000100000000010000000000000000000000
000010010000000000000110000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010110000001000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010000100000000111100000000000000000000000000000
000000010001010000000000000000000000000000000000000000
010000010000000000000000010011111011010000110000000000
100000010000000000000011101011011111000000010010000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000010010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000001110110011000000010000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000000011001000001100111000000000
000000001000000000000010000000101100110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000101110110011000000000000
000100100000001101000010100111101000001100111000000000
000100000000000111000000000000101100110011000000000000
000000000000000101100000000011001000001100111000000000
000000000000000000000010100000001011110011000000100000
000000000000001101100000000011101000001100111000000000
000000000000000111000000000000001100110011000000000000
000000000000001000000000010011001001001100111000000000
000000000000000101000010100000001110110011000000000000

.logic_tile 2 28
000000100000001000000000000001111011000010000000000000
000000000000000001000000000011011011000000000000000000
001000000000001101100011110001101100110000000100000000
100000000000000101000011000101111110110010100000000001
000000000000001000000011111111111001101000000100100000
000000000000100101000111000111111001101110000000000010
000000000000000101000110110011111101000010000000000000
000000000000000000100010101101011100000000000000000100
000010000000000000000000000111111101101001110100000000
000000000010001101000010011101111011000000100000100000
000000000000001001100010011001101111111000100100000000
000000000000000001000110001111111011010100000001000000
000000000000000000000010001111011111101001000110000000
000001000000001001000110010001111001101010000000000000
010000000000000001100000010001011010101000000000000000
100000000000000000100010110000000000101000000000100000

.logic_tile 3 28
000000000000000001100110000101001000001100111100000000
000001000000000000000000000000000000110011000000010000
001000000000001000000000010000001000001100111100000000
100000000000000001000010000000001000110011000000000000
110000000000001000000000000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000000000000000000000001000001100111100000001
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000010
000000000000110000000110000111101000001100111100000000
000000000000110000000000000000000000110011000000100000
000000100110000000000000010000001001001100111100000000
000000000000000000000010000000001001110011000000000001
010010100000000001100000000000001001001100111100000000
100001000000000000000000000000001101110011000000000000

.logic_tile 4 28
000000000000000111000011111011001000010111100000000100
000000001000000000100110101101011010000111010000000000
000000000001001000000110100011011010010111100000000000
000000001110100001000000000001001001001011100010000000
000000000000001101100011100000011100101000000000000000
000001001100000101000011111101000000010100000010000000
000000000000000011100011100001011010010111100000000100
000000000000000000100100001001111111000111010000000000
000100100000001101100000001001011111010111100000000000
000100001000000101000000001011011011000111010000000000
000000000000000111100000000000011010010000110000000001
000000001110000000000011100101011011100000110000000000
000000000000000101000000011001000000001001000000000000
000000000010000000000010100001101110010110100000000000
000010100000000000000110111101111110000110100000000000
000001000000000000000011001001111001001111110000100000

.logic_tile 5 28
000000000000000001100000010000001000001100111100000000
000000000000000000000010000000001100110011000000010000
001000000110000000000000000000001000001100111100000000
100000100000000000000000000000001000110011000000000000
000000001100000000000000000000001000001100111100000000
000000000000100000000000000000001001110011000000000000
000000000110000000000110000000001000001100111100100000
000000000000000000000000000000001101110011000000000000
000001001001101000000110000000001001001100111100000100
000010100001010001000000000000001100110011000000000000
000000000010001001100000010000001001001100111100000000
000000000000000001000010000000001100110011000001000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000100000
010000000000000000000000000101101000001100111100000000
100000000000000000000000000000100000110011000000000000

.ramt_tile 6 28
000100000001000000000111110011001100000000
000100000000000111000111110000100000100000
001000000000000000000111110101111100100000
100000000001010111000011000000110000000000
010001000000001000000111000111101100000000
110010100010101011000000000000000000010000
000000000000000001000011100011111100000000
000010100001000000000000000111010000010000
000000000000000001000010001101001100000001
000000000000010000000000001001000000000000
000000000000000011100000000001011100000000
000000000000001011100010011001010000000000
000000000000001000000000000001101100000001
000000000000000011000000001001100000000000
010000000001010000000000001001111100100000
110000101010000001000000000011010000000000

.logic_tile 7 28
000000000000000111000010010001101110001001000000100000
000000000000000101100111100001011001000101000010000000
001001000000001101100000000111101000000001010000100000
100010000000001101000000000011011111000001100001000000
110000000000000000000011101001011011000000010110000000
110010001110000111000010011111001011000000000001000010
000001001000011001100110100000011010000000010110000000
000000000001101101100100000101011000000000100001100010
000000001010001101100000000101001000000000100000000000
000000000010000011000000000011111011010100100010000010
000000000000000001000000000001111010000000000100000100
000000000001010000000000000101011000010000000001100100
000000100000000111100010000111111101000110100000000001
000001000000000000100010000111001010000000000000000000
000000000000000011100010000111111010000000010101000000
000000000000001111100000000000111000000000010000000000

.logic_tile 8 28
000000000000000000000000001101111001000110000000000000
000000000000001101000011101001001111000001000000000000
001000000000001011100000011000000000000000000100000000
100000000000001011100010000111000000000010000000000000
000000000000000000000000010000000001000000100100000000
000000000100000000000010000000001100000000000000100000
000000000000101000000010011011001001001001000000100100
000000000000011001000111101101111101001010000001000000
000000000000001000000011110011101110000100000000000000
000000000000001011000110100001101001010100100001100000
000000000000001000000010000011001110010000100000000000
000000000000001101000100001111011101101000000000000010
000000000000001000000010111000011110101000000000000000
000000001100000111000111000001010000010100000000000000
000000000000001000000111001101101000010000000010000000
000000000000000011000111001011111011100001010000100000

.logic_tile 9 28
000000000000000001000010001001001110000001010010000000
000001000001011001000111100001111000000001100000000010
001000001000100000000000000000011110000100000100000000
100010000000001101000000000000000000000000000000000010
000000000001011101100000000000000000000000000100100000
000000000000100101000000001011000000000010000000000000
000000000000000000000111010000000000000000100100000000
000000000000000000000011000000001000000000000000100000
000000000000000001100110010011011101000001010000000000
000000000001000000000010111111111101000010010001100100
000000000000000011100111000001011011110000100000000000
000000000000000000000110000101111011100000010000100000
000010000000000000000111001011101101010000000010000011
000001000000000000000110001111001101101001000000000100
000000000000000011000111011001001010001000000000000000
000000000000000000000111001111001111001110000000100000

.logic_tile 10 28
000000000000001000000110110011100000100110010100000000
000000000000001011000111110101101000101001010000000001
001000000000000000000110101000001011000110110000000000
100000000000000000000000001001011100001001110000000000
110000000000001001100010000001000000010110100000000000
110000000000001011000000001001100000000000000001000000
000000000000000101000010100111100000101111010000000000
000000000000000000100100000000001010101111010000000000
000010100000000001000000001000001011010111000100000000
000001000000000000000000000011001111101011000000000100
000000000100001001000110000101111010010000110010100000
000000000000000001000000000000101111010000110000000110
000000000000001000000110011000000001001001000000100000
000000000000000001000011010101001011000110000011000000
000000000000000001100010000000011100001100110000000000
000000000000000000000000000011001110110011000000000000

.logic_tile 11 28
000000000000001111000110000000000000000000100100000000
000000000000000011000100000000001111000000000000000000
001000000000000011100111010101101100010011010000000000
100000000001010000100111011101011000110101000000000000
000000000000000001000111000101001111110101000000000000
000000000000000000000010001101101110100011100000000000
000000000000000001000000010000011100010100100000000001
000000000001010001000011011001001011101000010010000000
000000000000011001000110000000001100000100000100000000
000000001100101111000011110000010000000000000000000000
000000000000001000000000001011000001011111100000000000
000000000000000001000000000001001011000110000000000000
000000000000001111100010100101111000100010000000000000
000000000000000111000000000101011000000100010000000000
000000000010000001000000000111011000110100010000000000
000000000000000000100000001101011100000111010000000000

.logic_tile 12 28
000000100000000000000010110011011011000011010000000000
000001000000000000000010010000001010000011010000000000
001000000001001000000010111101001111001000000000000000
100000000000100101000110011001101100000000000000000000
110000000000000000000111010001101011111100010101000101
110000000000001101000111010000111110111100010000100010
000000000000001101000010110001111111010011010000000000
000000000000000111000011111001011111101010100000000000
000000100000000101100110010111011010000001010000000000
000000000000000000000010110000110000000001010000000010
000000000000000011100000010011111010101111110000000000
000000000000000000100010010101111101111111110000000000
000000000000000111000011110000011110111111000010000000
000000000000000000100111000000011101111111000000000000
010000000000000101000111100001101000010100000000000001
100000000000000000000011000000110000010100000000000000

.logic_tile 13 28
000000000000000000000000001011011001000000000000000000
000000000000000000000010101111101100000000010000000000
000000000000000001100110101101101100101001010000000000
000010100000000101100010100011111011111101110000000000
000010000000001001000110010111000001110000110000000000
000001000000001111000010000101001001010000100000100000
000001000000000101000010101101100000010000100000000000
000010000000000001000000000101001100101001010000000000
000000000000000111000010010111111001100000010000000000
000000000000000001000010101101111000010000110000000000
000000001010001001100000010001100000101001010000000000
000000000000000011000010101111000000000000000000000000
000000000000000101100000000111011010001001000000000000
000000000000000001000010001001101110000001010000000000
000000000000000000000110110011101100110110000000000000
000010000000000000000010000000101010110110000000000000

.logic_tile 14 28
000000000000100000000010101111111010011100000000000000
000000000001000000000010111001011101111100000000000000
001000000100010000000110110000001010110000000000000000
100000000000000000000010010000001001110000000000000000
000100000000000001000011110001001011000000100000000000
000100000000000001000011010101111110000000110000000000
000000000000001000000010101001000001101111010110100100
000010100000001001000110111011101010010110100000000010
000000000110000000000000011000001110111001000000000000
000000000000000000000010111001011111110110000000000000
000000100000000000000010111101001110011100000000000000
000001000000000001000010010111101111111100000000000010
000000000000000101000010010001111011110010110100100000
000000000000000000000010010000101011110010110000000010
000000000000001101100000000011111100110000000000000000
000000000000001001100000001111101010100000000000000000

.logic_tile 15 28
000001000000001000000000011011100000010110100000000000
000000100000000101000011000111100000000000000000000000
001000000100000001100111100101101010010110100000000000
100000000000000000100000001111010000000010100000000000
000000000000000011100011100101011000111100100101100100
000000000000000101000010100001101100111100110001000000
000000000000000101000010100111001010000001010000000000
000000000000000101100000000000100000000001010000000000
000000000000000000000110101000000001100000010010000000
000000000000000001000000001101001010010000100000100000
000000000000000000000110000000001000000001010000000000
000000000000000000000000000101010000000010100000000000
000000000000000001000110000101101100111110000110100010
000000000000000000000111100000011110111110000000000100
000000000000000101100010001111100000000000000000000000
000000100100010000000000001001100000010110100000000000

.logic_tile 16 28
000000000000000101100000000001011111000011100000000000
000000000000001001000000000111011010000001010000000000
001000000000001111100110110000000000000000000100000000
100000000000000101000011001011000000000010000000000000
010000000000000101000111100000000000000000000100000000
110000000000000000000100001111000000000010000000000000
000000000000101011100111001001111010101001010000000000
000000000110001101100000001111111000001000000000000000
000000000000000001100011100001101111101110000000000000
000000000000000000100100000001001000011110100000000000
000000000000000101000110011000000001001001000000000001
000000000000000000100110011011001100000110000000000000
000000000000001001000010000101111101000110100000000000
000000000000000001000000000101011101101001010000000000
010000000000000001100111001111111110000100000000000000
100000000000000000000110111001011100000000000000000000

.logic_tile 17 28
000000000000000000000011100000000001000000100100000000
000000000000000000000010110000001010000000000000000000
001000000000001000000000000101001110000111010000000000
100000000000001111000000000000011100000111010000000000
010000000000000001000010010011011010100000110000000000
110000000000001001000110100011111110000000100000000000
000000000000001001000000010000000000000000100100000000
000000000000000001000010000000001001000000000000000000
000000000000001101000011100101001101000000010000000000
000000000000000101100000000101111000000001110000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000001001000110001000001110000110110000000000
000000000000000001000000001111001010001001110000000000
010000000000000000000010101001001110110000100000000000
100000000000000000000100000101101010110000000000000000

.logic_tile 18 28
000000000000000000000010110001100000000000000100000000
000000001000000111000010000000000000000001000000000000
001000000000000011100110101101000001010000100000000000
100000000000000000000000000111101010111001110000000000
110000000000000101100011100011111100100000100000000000
010000000000000000000111100101101011100000010000000000
000001000000001001000010110101101001010110100010000000
000000000000001111000111011001111001000000010000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000010010000010000000000000000000000
000000000000000001000110000000011010000100000110000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
010000000000001000000000000000000000000000100100000000
100000000000000001000000000000001011000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000001000000000000101100000000000000100000000
000000000000000001000000000000100000000001000000000000
001000000000010111100000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
010000000000001000000011100000000000000000000000000000
110000000000000011000000000000000000000000000000000000
000000000000000000000111110000000001000000100100000000
000000000000000000000111100000001111000000000000000100
000000000001010000000000000000000001000000100100000000
000000000000100000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000101011000010110100000000000
000000000000001101000000000001000000010101010001000000
010000000000000000000000000000000000000000100100000000
100000100000000000000010010000001110000000000000000000

.logic_tile 21 28
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000100000
001000000000001000000000010001111001001011100000000000
100000000000000101000010010000101111001011100000000000
110000000001010000000000000000000001000000100110000000
010000000000100000000000000000001011000000000000000000
000000000000000000000011100000011110000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000101100110100011000000010110100000000000
000000000000000000000010000000000000010110100000000000
000000000000000000000010000000000000001111000000000000
000000000000000000000000000000001110001111000000000000
000000000000001000000000000011000000010110100000000000
000000000000000101000000000000100000010110100000000000
010000000000000001000110110000011110000100000100000000
100000000000000000000011010000000000000000000000000000

.logic_tile 22 28
000000000000000101000110010111011011010100100100000000
000000000000000000100110000000001100010100100000000100
001000000100000101000000010011111001111001010100000000
100000000000000111100010000001011010111000100000000000
110000000000000000000000001001011001101101010100000000
010000000000000000000010111001101000101001011000000000
000001000000000000000000000001111000010100100100000000
000000000000000101000010110000011011010100101000000000
000001000000000000000110010011101101000010000000000000
000011100000000000000011001001111110000000000000000000
000000000000001000000010110001000000010110100010000000
000000000000000101000011010000100000010110100000000000
000000000000001001100000001111101110000001000000000001
000000000000000001000000001011001110000000000000000100
010000000000001101000000001001111000110000110100000000
100000000000000001000000001101101001110010111000000100

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000001000000111010000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000000000000010011111000000010100000000000
000000000000000000000011010000000000000010100000000000
000001000000000001100000001101011011010100000100000000
000000000000000000000000000101111011010000000000100010
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000111100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
100000000000000000000000001001000000000010000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000111000111001000001100111000000000
000000000010000000000000000000001010110011000000010000
000000000000000000000000000101001001001100111000100000
000000000000000000000000000000001110110011000010000000
000000000000000001000000000001001000001100111000100000
000000000000000001000010000000101010110011000000000000
000000000000000000000000000101001001001100111000100000
000000000000000000000000000000001100110011000000100000
000000000000000011000111000011001000001100111000000000
000000000000000000000000000000101010110011000000100010
000000000000000011000000000101001000001100111000000000
000000000000000000000000000000001011110011000000100000
000000000000001000000000000101001000001100111000000010
000000000000000101000000000000001010110011000000100000
000000000000001000000000000101001000001100110000000000
000000000000000101000000000011000000110011000000100000

.logic_tile 2 29
000000000000001001100000001111101011100100010100000000
000000000000000011000000001101001111101000010000000010
001000000000000011100111110001111011100001010110000000
100000000000000000000011100011111100100010010000000000
000000000000001101000011100001101010000010000000000000
000000001000000101000111100001011110000000000000000000
000000000000000000000010111101111110111000100100000000
000000000000000000000110000011101111010100000000000010
000100000000000001100110011011111001100100010110000000
000100000010100000100110011101111111101000010000000000
000000000000001101100011100011101100000010000000000000
000000000000001001100100001011011100000000000000000000
000000000000010011100110011011011100110000000100000000
000000000010000000000010011101101011110001010001000000
010000000000000001000010001101001110000010000000000000
100000000000001001100000001101011000000000000000000000

.logic_tile 3 29
000000100000000000000000000101001000001100111100000000
000000000000100000000000000000000000110011000000110000
001000000000000001100110000101001000001100111100000000
100000000000000000000000000000000000110011000000000001
110010100000001001100000000111001000001100111100000000
000001000000000001000000000000100000110011000000000010
000000000000000000000000000000001000001100111100000100
000000000000000000000000000000001101110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001100110011000000100000
000000000000001000000000000000001001001100111100000000
000000000000000001000000000000001000110011000000100000
000000000001000000000000010111101000001100111100000000
000000000000000000000010000000100000110011000000000000
010000000000000000000000010000001001001100111100000000
100000000000000000000010000000001001110011000000000000

.logic_tile 4 29
000000000001000001100111000011101001010111100000000000
000000000000000000000100001011111001001011100000000000
001000000000000000000110111011101010000110100000000000
100000000000000000000011110111101111001111110000000000
110000000000000011100000001111011000000001010000100000
000000000000000000100000000011010000101001010000000000
000000000000000000000000010000011101001001010000000000
000000000000000000000010100001001011000110100000100000
000010100000000101000000000000000000000000000000000000
000001000000000000100011100000000000000000000000000000
000000001000001001100110110000000001001111000110000001
000000000000001011000010100000001100001111000000000000
000000000000001101000000001111001101000110100000000000
000000000000000001000011101111101100001111110000000000
010000000000000000000111010001101111010000110000000000
100000000000000111000110000000101111010000110000100000

.logic_tile 5 29
000000000000001001110000000000001000001100111100000100
000000000000000001000000000000001000110011000000010000
001000000000000000000000000000001000001100111100000000
100000000000000000000000000000001000110011000000000000
000000100000000000000000010101001000001100111100100000
000000000000000000000010000000100000110011000000000000
000001000000001001100000010111001000001100111100000100
000010000000000001000010000000100000110011000000000000
000000001000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000100000
000000000000000000000000000101101000001100111110000000
000000000001000000000000000000000000110011000000000000
000000000000000000000110000101101000001100111100000000
000000000000000000000000000000100000110011000000000000
010000000000000000000110000111101000001100111100000000
100000000000000000000000000000100000110011000000000000

.ramb_tile 6 29
000000000000000000000111000111011100000000
000000011000000000000111010000110000010000
001000000000000111000111110101111110000000
100000000000001111000011100000010000000000
010000000000100001000111100001111100000000
110000000001010000100000000000010000000000
000000000110000001000000001101011110001000
000010100001010000100000001001010000000000
000000000001001111000000010011111100000000
000010000000000111100011000011010000100000
000000000000000111000010101011011110000000
000000000001010000100000001111110000100000
000000000000000000000000001001011100000000
000000000000000000000010001001110000000000
010000000000000000000010100001011110000001
010000000000000000000011110011110000000000

.logic_tile 7 29
000000000000001101100011111111101000001001000000100100
000000000000001111000110101111111010001010000001000000
001000000000001000000000001101001010010000000000000001
100000000000000001000000001101011001010110000001000000
000000000000000111000110000101101000001001000010100000
000000000000001101100000001001011010001010000000000000
000000000000000000000000010001000000000000000100000000
000000000000001101000010100000000000000001000000000000
000000000001000000000000000011100000000000000100000000
000000001000001011000000000000000000000001000000000001
000000001010000011100000000101011000010000100000000000
000010100000000000000000001001001000010100000010100100
000000000000000000000000000000000000000000100100000000
000010000000000000000000000000001100000000000000100000
000000000000100101000010110101011110010100000000000000
000000000000000000100110001001001010010000100010000100

.logic_tile 8 29
000000000000000000000000001000000000000000000100000100
000000000000000001000000000011000000000010000000000000
001000001000000011100000010111111000001001000000000100
100000000000000000000011100111011011001010000000100100
000000000000000000000000001111101011000000010000000000
000000000000000000000010011001111111000001110000100010
000000000000101011100000010011011101010000000010000100
000000000000001111100011101101011011101001000000100000
000000000000001000000000001101011010010100000010000000
000000000010000111000000001001101000010000100000000010
000000000010000000000000010101100000000000000100000010
000010100111000011000010000000000000000001000000000000
000000000000001000000000000001100000000000000100000000
000000000000001111000000000000000000000001000000100000
000000000000001001100110001000000000000000000100000000
000000100000001101000011110111000000000010000000000010

.logic_tile 9 29
000000000001000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
001001000000000000000111100000000000000000000000000000
100000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000100
000000100000000000000000000000000000000001000000000000
000000000000001000000000000000000001000000100100000000
000000001100000111000000000000001100000000000000000100
000000000000001000000111100000000000000000000000000000
000100000000001101000100000000000000000000000000000000
000000000000000000000110000001111100010100000000000001
000000000000000000000000000011111111100000010000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
001000001000000001100000010101000000000000001000000000
100000000000000101000010000000001010000000000000000000
000000100000000011100000000011101000001100111000000000
000000000000000101000000000000101010110011000000000000
000000001010000101000000000101001001001100111000000000
000000000000000111100000000000001100110011000000000000
000000000000000001000000010000001000111100001000000000
000000000000000000000010000000000000111100000000000000
000000000010001101100110001001111100000010000000000000
000000000000000101000000000011001010000000000000000000
000000000000000000000000000011111001111001100000000000
000000001000000000000000001011101010101001010000000000
000000000000000000000000001001100000010110100100000000
000000000000010000000000000101101100011001100000000000

.logic_tile 11 29
000000000000000101000111000000000001000000001000000000
000000000000000000000110100000001011000000000000001000
001010100010001101000010100101011011001100111000000000
100001000000000101000010100000011100110011000000000000
000000000000000111100110101101101001011101000000000000
000000000000000000100000000111001000010001110000000000
000000000000001011100110101001101000111111110000000000
000010100000000001000000001001111000111111100010000000
000000000000000001100000001001001110010111110100000000
000000000000000000000000000101110000000010100000000000
000000001010100001100000000101111111000111010100000000
000000000000000000000000000000011000000111010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001100110000101011110010110100000000000
000000000000000000100000000011100000010101010000000000

.logic_tile 12 29
000000000000000000000000000111001010111011110000000000
000000000000000101000000001111101000000100000000000000
001000000100000000000000000000000000000000000110000000
100000000001000101000010010011000000000010000011000101
000000000000001001000000001000001110000010100000000000
000000000010101001000000001011000000000001010000000000
000000000000000101000110000001000000000110000010000000
000000000000000000000000001111001010101001010001000000
000000000000000001000000011011100001100000010000000000
000000000000000000100010101101001110000000000000000000
000000000000100001000000010001111111000100000000000000
000000000000000000000011000000111110000100000000000000
000000000000001101100010010000000000000110000000000100
000000000000001001000010001011001110001001000001100000
010000000100000001100111000001101010101000000000000000
110000100000000001000100000000000000101000000000000000

.logic_tile 13 29
000001000000000000000111011000011110111110100110000100
000000100000000000000010010011000000111101010000000000
001000000000101101000110000101101110101000000100000000
100000000000001011000111101111010000000000000000000000
110000000000000001000010101011001001101001010110000000
010000000000000000100100001101011111011110100001000000
000000000000001101100010101001000001101001010110100000
000000000000000101000100000101101000110110110000000000
000000000000000101100000011001111111000010000000000000
000000000000000000000011010111111001000000000000000000
000000000000001001100010001000001010000010000000000000
000000000000000001000000001011001110000001000000100000
000000000000000000000010000011101110100000000000000000
000000000000000001000011000000011111100000000000000000
000000000000001101100110011101011000010111110100100000
000000000000000101000110000001100000010110100000000000

.logic_tile 14 29
000000000000001000000110000111000000010110100000000000
000000000000000011000110101001100000000000000000000000
000000000000000001100011101000000000001001000000100000
000000000000000000100011100001001001000110000000000000
000000000000000001100010110101111100111110100000000000
000000000000000000100011011101010000101000000000000000
000010100110000001000111010001000000000000000000000000
000000000110000001000011011101001110000110000000000000
000000000000000101100010001101101010101100000000000000
000000000000000000100000001101111010001100000000000000
000000000000001000000110101001111101001001010000000000
000000000000011101000100001001101110101001010000000000
000000000000001000000000010011011111001111110000000000
000000000000000011000010010101011110001111100000000000
000000000000000001000000011101101010101001010000000000
000000000000001011000010101111001101000000010000000000

.logic_tile 15 29
000000000000001101000110110000011010000100000100000000
000000000000001011000011000000000000000000000010000000
001000000000000101000111010011011010001100000000000000
100000000000000000000010010101011011000100000000000000
010000000000001000000010101111101110000000000000000000
010000000000001011000010001111000000010100000000000010
000010100000000111000010001101111100101001000000000000
000000000000000111000000001001011000101000000000000000
000000000000000000000110000111001000011100000000000000
000000000000001111000000001111111011101000000000000000
000000000000001000000000010001001110101000000000000010
000000000000001101000010000000010000101000000000000010
000000000000001000000111010001111110000000000000000000
000000000000001101000011011101000000101000000000100000
010000000000001000000011100011111000101001010000000000
100000000000000011000000001011010000000001010000000000

.logic_tile 16 29
000000000000000011100000000000000000000000100100000000
000000000000000000000010010000001010000000000000000000
001000000000001101100000010000000001000000100100000000
100000000000000001000010100000001011000000000000000000
010000000000001111100111100001101010000010100000000000
110000000000001011100100000000000000000010100000000000
000000000000000111100000000000011010000100000100000000
000000000000000000100010000000000000000000000000000000
000000000000000000000000001000011110000010100000000000
000000000000000000000000001001010000000001010000000010
000000000000000000000000000000011000001001010000000000
000000000000000000000000000111001000000110100000000000
000000000000001011100000000000011000101000000000000000
000000000000000011000000000111000000010100000000100000
010000000000000000000000010000001000000100000100000000
100000000000000000000010000000010000000000000000000000

.logic_tile 17 29
000000000000001011100111111011111111101001110000000000
000000000000000101000111110011011111000000100000000000
001000000000000000000000000000000001000000100100000000
100000000000000000000000000000001110000000000000000000
010000000000000001100110101001011101100001010000000000
010000000000000000000000000111111011100000000000000000
000000000000000000000010101000001011010011100000000000
000000000000000001000110111101001101100011010000000000
000000000000000000000000000001001110111001000000000000
000000000000001111000010110001011111110101000000000000
000000000000001001000010010000011100000100000100000000
000000000000000001000010110000010000000000000000000000
000000000000000001100111010011111010011100000000000000
000000000000000000100010101101101100001000000000000000
010000000000000001100110011111001101111001010000000000
100000000000000001000010000101011101111111100000000000

.logic_tile 18 29
000000000000001101000011100101000000000000000100000000
000000000000000101000111100000100000000001000000000000
001000000100000101000111110000000000000000000000000000
100000000000001111100110000000000000000000000000000000
010000000000000000000110101101111000100000010000000000
010000000010000001000011110001111100111101010000000000
000000000000001000000111001011111100100001010000000000
000000000000000001000111110001101000110101010000000000
000000000000001000000000011101011010000011100000000000
000000000000000001000010011001011011000001000000000000
000000000000000000000000000001001110111100100000000000
000000000000000001000010000101011111011100000010000000
000000000000000111100110001111100000000110000000000000
000000000000000000000010001101001110011111100000000000
010000000000000000000000001011011100111000000000000000
100000000000000001000000000101101001111100000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000110000000000001000000001000000000
000000000000000000000100000000001000000000000000001000
000000000000001000000111010001100001000000001000000000
000000000000001001000110010000101011000000000000000000
000000000000000111100010000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000010101000000000000001000000000
000000000000000000000011100000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000010000000000000000000000000000000001000000000
000000100000000000000000000000001001000000000000000000
000000000000000001000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000111000111000000000000001000000000
000010000000000000000100000000000000000000000000000000

.logic_tile 21 29
000000000000000000000010110000000001000000001000000000
000000000000000000000011100000001010000000000000001000
000000000000000001100000000101000001000000001000000000
000000000000001111100000000000001010000000000000000000
000000100000000001000000000101100000000000001000000000
000000000000001001000000000000100000000000000000000000
000000000000000101000000000001100000000000001000000000
000000000000000101000010100000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000101000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000010000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000

.logic_tile 22 29
000000000000000101000000000000000000000000001000000000
000000000000000101000000000000001000000000000000001000
000000000000100000000010100111011010001100111000000000
000000000000000000000000000000101000110011000000000000
000000000000000000000010100011001000001100111000000000
000000000000000000000010100000101011110011000000000000
000001000100000111000000000111001001001100111000000000
000000000000000000000010110000101101110011000000000000
000000000000000000000110100011101000001100111000000000
000000000000000000000100000000001111110011000000000000
000001000000000101100110100111001000001100111000000000
000000000000000000000000000000101011110011000000000000
000000000000000000000110100001101000001100111000000000
000000001100000000000100000000101111110011000000000000
000000000000000000000000000111001001001100111000000000
000000000000010000000000000000101011110011000000000000

.logic_tile 23 29
000000000000000000000110110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001001000000000001100110011000000000010110100000000000
100000000000000000000011010001000000101001010001000000
010000000000001000000000000000000000000000000000000000
010000000000001011000000000000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010001111101101001110100000000
000000000000000000000010010101111010101001011000000000
000000001110000000000000000000011000000011110010000000
000000000000000000000000000000010000000011110001000000
010000000001000000000000000000011100001101000100000000
100000000000100000000000001001011010001110001000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000011100000001101101010000010000000000000
000000000010000111100010100001001000000000000000000000
000000000000000000000010111000011010101000000000000000
000000000000000101000011011101010000010100000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101001100100000000010000110
000000000000000000000000001101011101000000000000000110

.logic_tile 3 30
000000000000000000000110000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
001000000000000001100110000111001000001100111100000000
100000000000000000000000000000000000110011000000000000
110000000000001000000000000000001000001100111100000000
000000000000000001000000000000001101110011000000000010
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001001110011000000100000
000000000000000000000000010101101000001100111100000000
000000000000000000000010000000000000110011000000100000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001101110011000010000000
010000000000000000000000000000001001001100110100000000
100000000000000000000000000000001001110011000000100000

.logic_tile 4 30
000010101100001000000000010011101100000110100000000000
000001000000000101000011000101101100001111110000000000
000000000000000001100000001001011100000110100000000000
000000000000000000000000001011111100001111110010000000
000000000000001001000000000101000000001001000000100000
000000000000000001000000000111001000101001010000000000
000000000000000101100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000101011100000000000000000000000000000000000
000000000001000101100000000000000000000000000000000000
000000000000000000000111010101111111010111100000000000
000000000000000000000010100011101101001011100000000000
000100000000000011100000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000101100000000101101111010000110000000010
000000000000000000000000000000001000010000110000000000

.logic_tile 5 30
000001000000000001100110000111001000001100111100000000
000000100000000000000000000000000000110011000000010000
001000000000000000000000000000001000001100111100000000
100000000000000000000000000000001000110011000000000000
000100000000000000000000000000001000001100111100000100
000100000000000000000000000000001101110011000000000000
000000000000001001100000000000001000001100111100000000
000000000000000001000000000000001001110011000000000010
000001000000100000000000010101101000001100111100000000
000000100001010000000010000000000000110011000000100000
000000000000000000000110010101101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000001110001000000000000000001001001100111100000000
000000000000000001000000000000001101110011000000000000
010000000000000000000000001000001000001100110100000000
100000000000000000000000001011000000110011000001000000

.ramt_tile 6 30
000000001000000111000011100101101000000000
000000000000000111000100000000110000010000
001000000000001111100000000101011110000000
100000000000000011100000000000010000010000
110000000000001011100110100011101000001000
110001000000000011000100000000110000000000
000000000000000001000111110001111110000000
000000000000000000100111100101010000010000
000000000000100000000000001111001000000001
000000000001000000000000001101110000000000
000000000000000000000011001111011110000000
000000000000000000000000000001010000000000
000000000000101111000111010111001000000000
000000000001000111100111011101010000000001
010000000000000000000110100001011110000000
110000000000000000000000000001010000000000

.logic_tile 7 30
000000000000000000000000001000000000000000000100100000
000000000000000000000000001001000000000010000000000000
001000000000001000000000010001100001010000100000000100
100000000000000111000010111101001101110000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000001000000100100000010
000000000000000000000000000000001010000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000010110100000000000
000000000000000000000000000000100000010110100010100100

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000011000000100000100000010
100000000000000000000000000000000000000000001000100000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000001000000000000101100000000000001000000000
000000000000000011000000000000100000000000000000001000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000001101000000000000001110000000000000000000
000000000000000000000000010111100000000000001000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000100000
000000000000000101100000010000000000010110100000000000
000000000000100000000010100001000000101001010000000000
000000000000000101100110000000000000010110100000000000
000000000000000000000000000011000000101001010000000000

.logic_tile 11 30
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000011110000011110000000000
100000000000000000000000000000010000000011110000000000
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000101000000000000000000000000000110000000
000000000000000101000000001001000000000010000001100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011100110000000000000000000000000000000
110000000000000000100100000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000100000000000000000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000001000000000001011001001001111000000000000
000000000000000111000010010101011111001011000000000000
000010100000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001000000000101111000000000000000000000
000000000000000000100000000111101010010000000000000000
000000000000000000000000011111001011000000000000000000
000000000000000000000010001101001100100000000000000000

.logic_tile 14 30
000000000000101000000000000001100000000000000000000000
000000000001011011000000000001100000010110100000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010111001011010110100000000000
000000000000000101000010000011001101001001010000000000
000000000000001000000000001000000000001001000000000000
000000000000000011000011100101001011000110000000000000
000000000000000000000000010000000000000000000000000000
000000000000000011000010100000000000000000000000000000
000000000000000000000010010000011101001000000000000000
000000000000000000000011010101011011000100000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001001001100000010100000000000
000000000000000000000000001011010000010111110000000000

.logic_tile 15 30
000000000000000001100111001001001010001001010000000000
000000000000000000000110101101111101001000000000000000
001000000000000101100110101011001010011101000000000000
100000000000000101000000000101101110101101010000000000
000000000000001101000110110011111100101001110100000100
000000000000000101000010011101101111111001110000000010
000000000000000001100111100101111011111111110100100001
000000000000001001100000000001011111111001010000000000
000000000000000001000010000011000001001001000000000000
000000000000000000000010001001101101101001010000000000
000000000000001001100110010011111000000011100000000000
000000000000000001000011011111001010000001010000000000
000000000000001000000110100001101101100000010000000000
000000000000000001000111111111001110110000010000000000
000000000000000111000011111101011110010110100000000000
000000000000000000100110001001010000101000000000000000

.logic_tile 16 30
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000010000111100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000000000000000000111100000000000000000000100000000
010000000000000000000100001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
100000000000000000000000000001000000000010000010000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
010000000000000101100000000111100000000000000100000000
100000000000000000100000000000000000000001000000000000

.logic_tile 18 30
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000010000000000000000000000000000
100000000000000111000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000000001001111000000001010000000000
000000000000000000000000001111010000101011110000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000010100000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000011100000010000000001000000001000000000
000000000000100000100011100000001101000000000000010000
001000000000000000000000010101001000000000100100000000
100000000000000000000011011111101000100000110000100000
010000000000000111000111000000001101000111010000000000
010000000000000000000100000101011001001011100001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000010000
001000000000000000000000000011100000000000001000000000
100000000000000000000000000000100000000000000000000000
110000000000000000000000000000001000111100001000000000
110000000010000000000000000000000000111100000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000011100000001011000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000000000000010001000000000010110100000000000
000000000000000001000000000011000000101001010000000000
010000000000000000000000000000000000000000000100000000
100000000000000000000000000111000000000010000000100000

.logic_tile 22 30
000000000000000000000000010001101000001100111000000000
000000000000000000000011000000001101110011000000010000
001000000000000011100010100011001001001100110000000000
100100000000000000100000000000001010110011000000000000
010000000000000000000010001111011110110000110100000000
010000000000000000000000000101011011110001111000000000
000000000000001001000000010011000000010110100010000000
000000000000000001000011000000100000010110100000000000
000000000000001001100000011011011110110000110100000000
000000000000001101000010000101011011110001111000000000
000000000000000000000000010000011100000011110010000000
000000000000000000000010000000010000000011110000000000
000000000000001000000000000001111111101001010100000000
000000000000000001000000001101111010010111101000000000
010001000000000000000000001011101101000010000000000000
100000000000000000000010011101111010000000000000100000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
000000000000000100
000000000000000000
000001011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000010
000100000000000000
000000111001100000
000000001000000001
000000000000101110
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000010
000100000000000000
000000110000100000
000000000000000001
000000000000100010
000000000000010000
001000000000000100
000000000000000000
000000111000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 9 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001000000000000100
000000000000000000
000010000000000000
000010110000000000
000000000000100010
000000000000010000
000000000000000100
000000000000000001
000000111000000010
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001011000000100
000000001000000100
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
010000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000101110
000000000000111100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000001011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
000000000000000100
000000000000000000
000001010000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 6 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 29
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 CLK$SB_IO_IN_$glb_clk
.sym 5 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 6 CLK$SB_IO_IN_$glb_clk
.sym 7 resetn_SB_LUT4_I3_O_$glb_sr
.sym 8 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 9 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 10 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_ce
.sym 11 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 12 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 13 iomem_wdata[2]
.sym 14 iomem_wdata[5]
.sym 15 iomem_wdata[7]
.sym 18 iomem_wdata[3]
.sym 19 iomem_wdata[15]
.sym 21 iomem_wdata[2]
.sym 22 iomem_wdata[5]
.sym 23 iomem_wdata[7]
.sym 26 iomem_wdata[3]
.sym 27 iomem_wdata[14]
.sym 31 iomem_wdata[13]
.sym 32 iomem_wdata[10]
.sym 33 iomem_wdata[1]
.sym 34 iomem_wdata[12]
.sym 35 iomem_wdata[0]
.sym 36 iomem_wdata[0]
.sym 37 iomem_wdata[8]
.sym 38 iomem_wdata[6]
.sym 39 iomem_wdata[6]
.sym 40 iomem_wdata[11]
.sym 41 iomem_wdata[1]
.sym 42 iomem_wdata[4]
.sym 43 iomem_wdata[4]
.sym 44 iomem_wdata[9]
.sym 45 iomem_wdata[0]
.sym 46 iomem_wdata[8]
.sym 47 iomem_wdata[0]
.sym 48 iomem_wdata[1]
.sym 49 iomem_wdata[9]
.sym 50 iomem_wdata[1]
.sym 51 iomem_wdata[2]
.sym 52 iomem_wdata[10]
.sym 53 iomem_wdata[2]
.sym 54 iomem_wdata[3]
.sym 55 iomem_wdata[11]
.sym 56 iomem_wdata[3]
.sym 57 iomem_wdata[4]
.sym 58 iomem_wdata[12]
.sym 59 iomem_wdata[4]
.sym 60 iomem_wdata[5]
.sym 61 iomem_wdata[13]
.sym 62 iomem_wdata[5]
.sym 63 iomem_wdata[6]
.sym 64 iomem_wdata[14]
.sym 65 iomem_wdata[6]
.sym 66 iomem_wdata[7]
.sym 67 iomem_wdata[15]
.sym 68 iomem_wdata[7]
.sym 101 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 102 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 103 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 104 soc.memory.ram00_WREN
.sym 105 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 106 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 107 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 108 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 116 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 118 soc.cpu.instr_slli_SB_LUT4_I2_O
.sym 120 soc.cpu.instr_srli
.sym 121 soc.cpu.instr_slli
.sym 123 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 131 soc.memory.rdata_1[0]
.sym 132 soc.memory.rdata_1[1]
.sym 133 soc.memory.rdata_1[2]
.sym 134 soc.memory.rdata_1[3]
.sym 135 soc.memory.rdata_1[4]
.sym 136 soc.memory.rdata_1[5]
.sym 137 soc.memory.rdata_1[6]
.sym 138 soc.memory.rdata_1[7]
.sym 153 iomem_wdata[7]
.sym 175 iomem_wdata[13]
.sym 179 iomem_wdata[12]
.sym 181 $PACKER_VCC_NET
.sym 183 iomem_addr[10]
.sym 187 iomem_addr[7]
.sym 203 soc.memory.rdata_1[0]
.sym 204 iomem_addr[9]
.sym 205 soc.memory.rdata_1[5]
.sym 206 soc.memory.ram00_WREN
.sym 207 soc.memory.wen[1]
.sym 213 soc.memory.rdata_1[1]
.sym 214 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 215 soc.cpu.instr_andi
.sym 218 soc.memory.rdata_1[3]
.sym 220 soc.memory.rdata_1[4]
.sym 237 soc.memory.rdata_1[2]
.sym 246 iomem_wdata[3]
.sym 248 soc.memory.rdata_0[9]
.sym 249 iomem_wdata[2]
.sym 250 iomem_wdata[5]
.sym 257 soc.memory.rdata_1[9]
.sym 258 soc.memory.rdata_1[7]
.sym 262 iomem_wdata[11]
.sym 264 soc.memory.rdata_1[12]
.sym 265 soc.memory.rdata_0[14]
.sym 267 iomem_wdata[9]
.sym 268 soc.memory.rdata_1[14]
.sym 271 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 276 soc.memory.wen[0]
.sym 277 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 278 soc.memory.rdata_0[4]
.sym 279 soc.memory.rdata_1[11]
.sym 280 soc.memory.rdata_0[5]
.sym 282 soc.cpu.instr_lbu
.sym 283 soc.memory.ram00_WREN
.sym 284 soc.memory.rdata_0[7]
.sym 286 soc.memory.rdata_0[10]
.sym 288 soc.memory.rdata_0[11]
.sym 289 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 290 soc.memory.rdata_0[12]
.sym 305 iomem_wdata[14]
.sym 314 iomem_wdata[15]
.sym 316 iomem_wdata[8]
.sym 318 iomem_addr[2]
.sym 319 iomem_wdata[10]
.sym 320 soc.memory.rdata_1[6]
.sym 321 iomem_addr[4]
.sym 323 iomem_addr[3]
.sym 324 iomem_wdata[8]
.sym 326 iomem_addr[2]
.sym 328 iomem_wdata[11]
.sym 331 iomem_wdata[4]
.sym 332 iomem_wdata[0]
.sym 335 iomem_wdata[6]
.sym 336 iomem_wdata[6]
.sym 338 iomem_wdata[1]
.sym 339 iomem_wdata[4]
.sym 340 iomem_wdata[0]
.sym 347 iomem_addr[9]
.sym 353 soc.memory.rdata_0[9]
.sym 357 soc.memory.ram00_WREN
.sym 359 CLK$SB_IO_IN_$glb_clk
.sym 365 iomem_addr[15]
.sym 366 iomem_addr[5]
.sym 367 iomem_addr[3]
.sym 369 iomem_addr[6]
.sym 370 iomem_wdata[11]
.sym 371 iomem_wdata[14]
.sym 372 iomem_addr[4]
.sym 373 iomem_wdata[15]
.sym 374 iomem_wdata[8]
.sym 375 iomem_addr[3]
.sym 376 iomem_addr[2]
.sym 378 iomem_wdata[10]
.sym 379 iomem_addr[2]
.sym 382 iomem_wdata[9]
.sym 383 iomem_addr[11]
.sym 384 iomem_addr[9]
.sym 386 iomem_addr[12]
.sym 387 iomem_addr[8]
.sym 388 iomem_addr[13]
.sym 389 iomem_wdata[13]
.sym 390 iomem_wdata[12]
.sym 391 iomem_addr[10]
.sym 393 iomem_addr[14]
.sym 395 iomem_addr[7]
.sym 396 iomem_addr[10]
.sym 397 iomem_addr[2]
.sym 398 iomem_wdata[8]
.sym 399 iomem_addr[11]
.sym 400 iomem_addr[3]
.sym 401 iomem_wdata[9]
.sym 402 iomem_addr[12]
.sym 403 iomem_addr[4]
.sym 404 iomem_wdata[10]
.sym 405 iomem_addr[13]
.sym 406 iomem_addr[5]
.sym 407 iomem_wdata[11]
.sym 408 iomem_addr[14]
.sym 409 iomem_addr[6]
.sym 410 iomem_wdata[12]
.sym 411 iomem_addr[15]
.sym 412 iomem_addr[7]
.sym 413 iomem_wdata[13]
.sym 414 iomem_addr[2]
.sym 415 iomem_addr[8]
.sym 416 iomem_wdata[14]
.sym 417 iomem_addr[3]
.sym 418 iomem_addr[9]
.sym 419 iomem_wdata[15]
.sym 453 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 455 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 456 soc.cpu.instr_lhu
.sym 466 soc.memory.rdata_1[8]
.sym 467 soc.memory.rdata_1[9]
.sym 468 soc.memory.rdata_1[10]
.sym 469 soc.memory.rdata_1[11]
.sym 470 soc.memory.rdata_1[12]
.sym 471 soc.memory.rdata_1[13]
.sym 472 soc.memory.rdata_1[14]
.sym 473 soc.memory.rdata_1[15]
.sym 477 iomem_addr[15]
.sym 486 iomem_addr[5]
.sym 495 soc.cpu.decoded_imm[13]
.sym 515 iomem_wdata[15]
.sym 516 soc.memory.rdata_1[13]
.sym 519 iomem_addr[6]
.sym 520 soc.memory.rdata_1[15]
.sym 522 soc.memory.rdata_1[8]
.sym 527 soc.memory.rdata_1[10]
.sym 547 iomem_addr[8]
.sym 548 soc.cpu.instr_sub
.sym 552 iomem_addr[11]
.sym 557 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 559 iomem_wdata[14]
.sym 561 soc.cpu.instr_ori
.sym 562 iomem_addr[12]
.sym 563 soc.cpu.is_lui_auipc_jal
.sym 564 iomem_addr[12]
.sym 565 soc.memory.rdata_0[15]
.sym 566 iomem_addr[13]
.sym 567 soc.memory.rdata_0[8]
.sym 570 soc.memory.rdata_0[0]
.sym 571 iomem_addr[14]
.sym 572 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 580 iomem_wdata[14]
.sym 582 soc.memory.rdata_0[6]
.sym 583 iomem_wdata[15]
.sym 585 iomem_addr[15]
.sym 592 iomem_addr[12]
.sym 593 soc.memory.wen[0]
.sym 594 iomem_addr[14]
.sym 596 iomem_addr[6]
.sym 597 iomem_addr[5]
.sym 598 iomem_addr[16]
.sym 599 iomem_addr[10]
.sym 601 soc.memory.wen[0]
.sym 603 soc.memory.wen[1]
.sym 604 iomem_addr[13]
.sym 605 iomem_addr[4]
.sym 606 soc.memory.wen[1]
.sym 609 soc.memory.cs_0
.sym 610 soc.memory.ram00_WREN
.sym 611 iomem_addr[7]
.sym 613 soc.memory.ram00_WREN
.sym 616 iomem_addr[9]
.sym 618 iomem_addr[11]
.sym 621 iomem_addr[8]
.sym 622 iomem_addr[15]
.sym 623 soc.memory.wen[0]
.sym 624 iomem_addr[12]
.sym 625 iomem_addr[4]
.sym 626 soc.memory.wen[0]
.sym 627 iomem_addr[13]
.sym 628 iomem_addr[5]
.sym 629 soc.memory.wen[1]
.sym 630 iomem_addr[14]
.sym 631 iomem_addr[6]
.sym 632 soc.memory.wen[1]
.sym 633 iomem_addr[15]
.sym 634 iomem_addr[7]
.sym 635 soc.memory.wen[0]
.sym 636 soc.memory.ram00_WREN
.sym 637 iomem_addr[8]
.sym 638 soc.memory.wen[0]
.sym 639 soc.memory.ram00_WREN
.sym 640 iomem_addr[9]
.sym 641 soc.memory.wen[1]
.sym 642 iomem_addr[16]
.sym 643 iomem_addr[10]
.sym 644 soc.memory.wen[1]
.sym 645 soc.memory.cs_0
.sym 646 iomem_addr[11]
.sym 678 soc.cpu.instr_lbu
.sym 679 soc.cpu.instr_sb
.sym 680 soc.cpu.instr_sw
.sym 681 soc.cpu.instr_lw
.sym 682 soc.cpu.instr_lw_SB_LUT4_I0_O
.sym 683 soc.cpu.instr_lb
.sym 684 soc.cpu.instr_lh
.sym 685 soc.cpu.instr_sh
.sym 693 soc.memory.rdata_0[0]
.sym 694 soc.memory.rdata_0[1]
.sym 695 soc.memory.rdata_0[2]
.sym 696 soc.memory.rdata_0[3]
.sym 697 soc.memory.rdata_0[4]
.sym 698 soc.memory.rdata_0[5]
.sym 699 soc.memory.rdata_0[6]
.sym 700 soc.memory.rdata_0[7]
.sym 703 iomem_addr[10]
.sym 705 soc.memory.wen[0]
.sym 707 soc.cpu.mem_rdata_q[13]
.sym 719 iomem_addr[16]
.sym 720 iomem_wdata[10]
.sym 721 soc.cpu.mem_la_wdata[1]
.sym 722 soc.cpu.mem_la_wdata[7]
.sym 725 soc.cpu.is_slli_srli_srai
.sym 742 iomem_addr[3]
.sym 743 soc.memory.rdata_1[6]
.sym 744 soc.cpu.instr_rdcycle
.sym 746 iomem_addr[6]
.sym 747 iomem_addr[5]
.sym 751 soc.memory.rdata_0[1]
.sym 753 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 754 soc.memory.rdata_0[2]
.sym 756 soc.memory.rdata_0[3]
.sym 764 iomem_wdata[10]
.sym 769 soc.memory.cs_0
.sym 775 soc.memory.wen[1]
.sym 785 iomem_addr[4]
.sym 786 soc.memory.wen[1]
.sym 788 iomem_addr[2]
.sym 789 soc.cpu.pcpi_rs1[0]
.sym 791 iomem_wdata[11]
.sym 792 soc.cpu.pcpi_rs1[25]
.sym 793 soc.memory.rdata_0[14]
.sym 795 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 796 iomem_addr[11]
.sym 797 soc.cpu.is_sb_sh_sw
.sym 799 iomem_addr[8]
.sym 800 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 805 iomem_addr[4]
.sym 806 iomem_wdata[8]
.sym 811 iomem_wdata[11]
.sym 834 $PACKER_VCC_NET
.sym 839 $PACKER_GND_NET
.sym 842 $PACKER_VCC_NET
.sym 847 $PACKER_GND_NET
.sym 852 $PACKER_GND_NET
.sym 855 $PACKER_GND_NET
.sym 858 $PACKER_GND_NET
.sym 861 $PACKER_GND_NET
.sym 864 $PACKER_VCC_NET
.sym 867 $PACKER_VCC_NET
.sym 906 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 909 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 910 soc.cpu.cpu_state[4]
.sym 912 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 920 soc.memory.rdata_0[8]
.sym 921 soc.memory.rdata_0[9]
.sym 922 soc.memory.rdata_0[10]
.sym 923 soc.memory.rdata_0[11]
.sym 924 soc.memory.rdata_0[12]
.sym 925 soc.memory.rdata_0[13]
.sym 926 soc.memory.rdata_0[14]
.sym 927 soc.memory.rdata_0[15]
.sym 933 soc.cpu.cpu_state[2]
.sym 939 soc.cpu.instr_rdcycle
.sym 954 iomem_wdata[11]
.sym 969 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 970 soc.memory.rdata_0[13]
.sym 971 iomem_wdata[0]
.sym 972 soc.cpu.instr_xori
.sym 975 soc.cpu.instr_lb
.sym 977 soc.cpu.instr_lh
.sym 980 iomem_wdata[0]
.sym 986 soc.cpu.mem_rdata_q[12]
.sym 1008 $PACKER_GND_NET
.sym 1012 soc.cpu.pcpi_rs1[7]
.sym 1015 iomem_wdata[1]
.sym 1016 soc.cpu.instr_sw
.sym 1017 soc.cpu.pcpi_rs1[0]
.sym 1018 soc.cpu.pcpi_rs1[0]
.sym 1019 soc.cpu.cpu_state[4]
.sym 1022 soc.cpu.instr_lb
.sym 1023 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 1024 soc.cpu.instr_sw_SB_LUT4_I3_I1
.sym 1026 soc.cpu.instr_sh
.sym 1027 soc.cpu.is_alu_reg_imm
.sym 1028 soc.cpu.pcpi_rs1[7]
.sym 1030 iomem_wdata[4]
.sym 1032 iomem_wdata[4]
.sym 1037 iomem_wdata[6]
.sym 1038 iomem_wdata[6]
.sym 1130 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 1131 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 1132 soc.cpu.mem_wordsize[0]
.sym 1133 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 1134 soc.cpu.instr_sw_SB_LUT4_I3_O
.sym 1135 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 1136 soc.cpu.instr_lw_SB_LUT4_I1_O
.sym 1137 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 1140 iomem_addr[7]
.sym 1143 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 1178 resetn
.sym 1179 soc.cpu.is_alu_reg_imm
.sym 1183 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 1185 soc.cpu.cpu_state[4]
.sym 1194 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 1228 soc.cpu.instr_lbu
.sym 1229 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 1232 soc.cpu.cpu_state[4]
.sym 1233 soc.cpu.cpu_state[2]
.sym 1235 soc.cpu.instr_sb
.sym 1236 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 1237 soc.cpu.pcpi_rs1[6]
.sym 1336 soc.cpu.instr_sh_SB_LUT4_I3_O
.sym 1338 soc.cpu.instr_sb_SB_LUT4_I3_O
.sym 1339 soc.cpu.instr_lbu_SB_LUT4_I2_O
.sym 1341 soc.cpu.mem_wordsize[2]
.sym 1342 soc.cpu.instr_lhu_SB_LUT4_I2_O
.sym 1346 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 1366 soc.cpu.pcpi_rs2[28]
.sym 1384 soc.cpu.cpu_state[0]
.sym 1386 iomem_addr[15]
.sym 1391 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 1398 resetn
.sym 1407 soc.memory.rdata_0[6]
.sym 1418 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 1428 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 1433 soc.cpu.pcpi_rs1[4]
.sym 1434 soc.cpu.is_lui_auipc_jal
.sym 1435 soc.cpu.mem_wordsize[2]
.sym 1438 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 1439 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 1440 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 1450 iomem_wdata[14]
.sym 1453 iomem_wdata[15]
.sym 1555 soc.cpu.mem_wordsize[2]
.sym 1592 iomem_addr[4]
.sym 1594 soc.cpu.mem_wordsize[1]
.sym 1598 resetn
.sym 1599 soc.cpu.mem_wordsize[2]
.sym 1639 soc.cpu.mem_do_wdata_SB_LUT4_I2_O
.sym 1640 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 1641 soc.cpu.pcpi_rs1[28]
.sym 1642 soc.cpu.pcpi_rs1[1]
.sym 1643 soc.cpu.pcpi_rs1[21]
.sym 1644 soc.cpu.pcpi_rs1[0]
.sym 1645 soc.cpu.pcpi_rs1[14]
.sym 1646 soc.cpu.mem_wordsize[2]
.sym 1648 soc.cpu.pcpi_rs1[14]
.sym 1649 soc.cpu.pcpi_rs1[1]
.sym 1650 soc.cpu.pcpi_rs1[25]
.sym 1661 iomem_wdata[8]
.sym 1780 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 1803 iomem_wdata[4]
.sym 1804 soc.cpu.mem_do_rdata_SB_DFFESR_Q_E
.sym 1822 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 1844 iomem_wdata[4]
.sym 1850 soc.cpu.pcpi_rs1[0]
.sym 1853 soc.cpu.cpu_state[4]
.sym 1855 soc.cpu.pcpi_rs1[0]
.sym 1856 soc.cpu.pcpi_rs1[3]
.sym 1857 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 1860 soc.cpu.cpu_state[4]
.sym 1865 soc.cpu.pcpi_rs1[7]
.sym 1870 iomem_wdata[6]
.sym 1967 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 1969 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 1971 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 1972 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 2028 resetn
.sym 2029 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 2031 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 2051 soc.cpu.pcpi_rs1[22]
.sym 2052 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 2074 soc.cpu.reg_out[27]
.sym 2078 soc.cpu.cpu_state[4]
.sym 2079 soc.cpu.cpu_state[2]
.sym 2080 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 2082 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 2083 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 2084 soc.cpu.pcpi_rs1[11]
.sym 2191 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 2193 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 2194 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 2196 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 2217 iomem_wdata[15]
.sym 2218 soc.cpu.pcpi_rs1[30]
.sym 2224 iomem_wdata[13]
.sym 2238 soc.cpu.pcpi_rs1[19]
.sym 2239 soc.cpu.reg_next_pc[13]
.sym 2241 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 2250 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 2261 iomem_wdata[15]
.sym 2287 soc.cpu.pcpi_rs1[4]
.sym 2288 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 2292 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 2293 soc.cpu.is_lui_auipc_jal
.sym 2294 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 2295 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 2296 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 2297 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 2299 soc.cpu.pcpi_rs1[19]
.sym 2305 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 2307 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 2308 iomem_wdata[14]
.sym 2397 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2
.sym 2398 soc.cpu.reg_pc[14]
.sym 2399 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 2401 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 2403 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 2423 iomem_wdata[8]
.sym 2430 iomem_wdata[12]
.sym 2455 soc.cpu.decoded_imm_j[0]
.sym 2463 soc.cpu.pcpi_rs1[28]
.sym 2467 iomem_wdata[8]
.sym 2487 soc.cpu.reg_pc[7]
.sym 2489 soc.cpu.latched_stalu
.sym 2492 soc.cpu.pcpi_rs1[14]
.sym 2493 soc.cpu.pcpi_rs1[1]
.sym 2494 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 2496 soc.cpu.pcpi_rs1[1]
.sym 2497 soc.cpu.pcpi_rs1[28]
.sym 2498 soc.cpu.mem_wordsize[2]
.sym 2499 soc.cpu.pcpi_rs1[21]
.sym 2500 soc.cpu.pcpi_rs1[0]
.sym 2501 soc.cpu.pcpi_rs1[25]
.sym 2503 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2
.sym 2604 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 2605 soc.cpu.reg_pc[26]
.sym 2606 soc.cpu.reg_pc[21]
.sym 2607 soc.cpu.reg_pc[31]
.sym 2608 soc.cpu.reg_pc[28]
.sym 2609 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 2610 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 2611 soc.cpu.reg_pc[29]
.sym 2626 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 2631 soc.cpu.decoded_imm_j[14]
.sym 2639 $PACKER_VCC_NET
.sym 2652 soc.cpu.pcpi_rs1[27]
.sym 2659 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 2663 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 2664 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 2666 soc.cpu.irq_state[1]
.sym 2667 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 2696 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 2698 iomem_wdata[6]
.sym 2699 soc.cpu.irq_state[0]
.sym 2700 soc.cpu.reg_pc[14]
.sym 2701 soc.cpu.cpuregs_rs1[29]
.sym 2702 soc.cpu.pcpi_rs1[3]
.sym 2704 soc.cpu.cpu_state[4]
.sym 2705 soc.cpu.pcpi_rs1[0]
.sym 2706 soc.cpu.pcpi_rs1[3]
.sym 2707 soc.cpu.cpuregs_rs1[31]
.sym 2708 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 2709 soc.cpu.cpu_state[4]
.sym 2710 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 2711 soc.cpu.cpu_state[4]
.sym 2715 soc.cpu.pcpi_rs1[7]
.sym 2813 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 2814 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2
.sym 2815 soc.cpu.pcpi_rs1[28]
.sym 2816 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 2817 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 2818 soc.cpu.pcpi_rs1[26]
.sym 2820 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 2826 soc.cpu.cpuregs_wrdata[0]
.sym 2863 soc.cpu.instr_lui
.sym 2864 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 2866 soc.cpu.reg_pc[28]
.sym 2879 soc.cpu.instr_lui
.sym 2884 soc.cpu.reg_pc[29]
.sym 2895 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 2908 soc.cpu.pcpi_rs1[22]
.sym 2909 soc.cpu.reg_pc[21]
.sym 2910 soc.cpu.pcpi_rs1[22]
.sym 2911 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 2912 soc.cpu.pcpi_rs1[26]
.sym 2913 soc.cpu.reg_pc[28]
.sym 2914 soc.cpu.cpuregs_rs1[26]
.sym 2916 soc.cpu.pcpi_rs1[11]
.sym 2917 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 2918 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 2919 soc.cpu.cpu_state[4]
.sym 2920 soc.cpu.cpu_state[2]
.sym 3025 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 3026 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.sym 3027 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I0
.sym 3028 soc.cpu.irq_mask[28]
.sym 3029 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 3030 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 3031 soc.cpu.irq_mask[27]
.sym 3032 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 3055 soc.cpu.cpuregs_wrdata[27]
.sym 3057 soc.cpu.irq_state[0]
.sym 3090 soc.cpu.irq_pending[24]
.sym 3092 soc.cpu.irq_pending[28]
.sym 3102 resetn
.sym 3104 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2
.sym 3113 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 3132 iomem_wdata[14]
.sym 3134 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 3136 soc.cpu.pcpi_rs1[28]
.sym 3137 soc.cpu.pcpi_rs1[4]
.sym 3138 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 3139 soc.cpu.is_lui_auipc_jal
.sym 3141 soc.cpu.pcpi_rs1[1]
.sym 3142 soc.cpu.pcpi_rs1[26]
.sym 3143 soc.cpu.is_lui_auipc_jal
.sym 3144 soc.cpu.is_lui_auipc_jal
.sym 3145 soc.cpu.pcpi_rs1[12]
.sym 3146 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 3147 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 3149 soc.cpu.pcpi_rs1[19]
.sym 3158 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 3159 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 3250 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2
.sym 3251 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 3252 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2
.sym 3253 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 3254 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I2
.sym 3255 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 3256 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 3257 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 3265 soc.cpu.cpuregs_rs1[26]
.sym 3272 soc.cpu.irq_delay_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 3278 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I3
.sym 3280 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3
.sym 3299 soc.cpu.pcpi_rs1[16]
.sym 3301 soc.cpu.irq_mask[28]
.sym 3302 soc.cpu.cpu_state[2]
.sym 3307 soc.cpu.irq_mask[27]
.sym 3308 soc.cpu.cpuregs_rs1[27]
.sym 3310 soc.cpu.irq_pending[0]
.sym 3311 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 3314 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 3318 soc.cpu.irq_mask[28]
.sym 3323 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 3325 soc.cpu.irq_mask[27]
.sym 3343 soc.cpu.pcpi_rs1[15]
.sym 3346 soc.cpu.pcpi_rs1[0]
.sym 3348 soc.cpu.pcpi_rs1[21]
.sym 3350 soc.cpu.pcpi_rs1[25]
.sym 3352 soc.cpu.mem_wordsize[2]
.sym 3353 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2
.sym 3354 soc.cpu.pcpi_rs1[1]
.sym 3357 soc.cpu.pcpi_rs1[14]
.sym 3456 soc.cpu.pcpi_rs1[4]
.sym 3457 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0
.sym 3458 soc.cpu.pcpi_rs1[1]
.sym 3459 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1
.sym 3460 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I0
.sym 3461 soc.cpu.pcpi_rs1[18]
.sym 3462 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I0
.sym 3463 soc.cpu.pcpi_rs1[21]
.sym 3467 iomem_wdata[11]
.sym 3468 soc.cpu.cpuregs_rs1[31]
.sym 3484 soc.cpu.pcpi_rs1[2]
.sym 3491 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 3510 soc.cpu.pcpi_rs1[24]
.sym 3511 soc.cpu.cpuregs_wrdata[27]
.sym 3513 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 3527 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 3531 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I0
.sym 3538 soc.cpu.pcpi_rs1[15]
.sym 3547 soc.cpu.pcpi_rs1[13]
.sym 3548 soc.cpu.reg_pc[20]
.sym 3550 soc.cpu.pcpi_rs1[2]
.sym 3551 soc.cpu.pcpi_rs1[5]
.sym 3552 soc.cpu.cpu_state[4]
.sym 3554 soc.cpu.cpuregs_rs1[31]
.sym 3555 soc.cpu.pcpi_rs1[3]
.sym 3556 soc.cpu.cpuregs_rs1[28]
.sym 3557 soc.cpu.reg_pc[14]
.sym 3558 soc.cpu.pcpi_rs1[3]
.sym 3560 soc.cpu.cpuregs_rs1[29]
.sym 3561 soc.cpu.pcpi_rs1[0]
.sym 3562 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 3563 soc.cpu.cpu_state[4]
.sym 3565 soc.cpu.pcpi_rs1[13]
.sym 3567 soc.cpu.pcpi_rs1[7]
.sym 3664 soc.cpu.pcpi_rs1[6]
.sym 3665 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 3666 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2
.sym 3667 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I0
.sym 3668 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I0
.sym 3669 soc.cpu.pcpi_rs1[14]
.sym 3670 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1
.sym 3671 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 3675 soc.cpu.pcpi_rs1[18]
.sym 3677 soc.cpu.pcpi_rs1[1]
.sym 3693 soc.cpu.pcpi_rs1[21]
.sym 3712 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 3714 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 3718 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 3719 soc.cpu.pcpi_rs1[18]
.sym 3723 soc.cpu.pcpi_rs1[21]
.sym 3724 soc.cpu.pcpi_rs1[10]
.sym 3726 soc.cpu.pcpi_rs1[4]
.sym 3727 soc.cpu.reg_pc[30]
.sym 3755 soc.cpu.pcpi_rs1[4]
.sym 3759 soc.cpu.pcpi_rs1[1]
.sym 3760 soc.cpu.cpuregs_rs1[26]
.sym 3761 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 3762 soc.cpu.pcpi_rs1[11]
.sym 3763 soc.cpu.pcpi_rs1[14]
.sym 3764 soc.cpu.pcpi_rs1[2]
.sym 3765 soc.cpu.reg_pc[21]
.sym 3766 soc.cpu.cpu_state[4]
.sym 3767 soc.cpu.cpu_state[2]
.sym 3768 soc.cpu.pcpi_rs1[22]
.sym 3769 soc.cpu.pcpi_rs1[6]
.sym 3770 soc.cpu.pcpi_rs1[21]
.sym 3771 soc.cpu.cpuregs_rs1[1]
.sym 3873 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0
.sym 3874 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1
.sym 3875 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I0
.sym 3876 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0
.sym 3877 soc.cpu.pcpi_rs1[0]
.sym 3878 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I0
.sym 3880 soc.cpu.pcpi_rs1[11]
.sym 3884 soc.cpu.pcpi_rs1[14]
.sym 3921 soc.cpu.pcpi_rs1[19]
.sym 3924 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 3928 soc.cpu.pcpi_rs1[14]
.sym 3932 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 3935 soc.cpu.pcpi_rs1[6]
.sym 3936 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1
.sym 3944 soc.cpu.pcpi_rs1[13]
.sym 3950 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2
.sym 3964 soc.cpu.pcpi_rs1[6]
.sym 3967 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 3971 soc.cpu.pcpi_rs1[26]
.sym 3972 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 3973 soc.cpu.is_lui_auipc_jal
.sym 3974 soc.cpu.pcpi_rs1[8]
.sym 3975 soc.cpu.pcpi_rs1[26]
.sym 3976 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 3977 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 3978 soc.cpu.pcpi_rs1[12]
.sym 3980 soc.cpu.pcpi_rs1[8]
.sym 4085 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2
.sym 4086 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I0
.sym 4087 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 4088 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 4089 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 4090 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2
.sym 4091 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2
.sym 4092 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 4111 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 4127 soc.cpu.pcpi_rs1[15]
.sym 4129 soc.cpu.pcpi_rs1[11]
.sym 4153 soc.cpu.pcpi_rs1[0]
.sym 4159 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1
.sym 4163 soc.cpu.cpu_state[2]
.sym 4171 soc.cpu.pcpi_rs1[11]
.sym 4198 soc.cpu.mem_wordsize[2]
.sym 4200 soc.cpu.pcpi_rs1[0]
.sym 4202 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 4203 soc.cpu.pcpi_rs1[6]
.sym 4204 soc.cpu.pcpi_rs1[25]
.sym 4206 soc.cpu.pcpi_rs1[21]
.sym 4313 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 4314 soc.cpu.pcpi_rs1[25]
.sym 4315 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 4316 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 4317 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 4318 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2
.sym 4319 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 4341 soc.cpu.pcpi_rs1[24]
.sym 4360 soc.cpu.cpuregs_rs1[11]
.sym 4375 soc.cpu.pcpi_rs1[24]
.sym 4382 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2
.sym 4384 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 4385 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 4387 soc.cpu.pcpi_rs1[7]
.sym 4389 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 4398 soc.cpu.pcpi_rs1[5]
.sym 4409 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 4420 soc.cpu.pcpi_rs1[13]
.sym 4422 soc.cpu.pcpi_rs1[15]
.sym 4423 soc.cpu.cpuregs_rs1[29]
.sym 4425 soc.cpu.cpuregs_rs1[31]
.sym 4427 soc.cpu.cpuregs_rs1[28]
.sym 4432 soc.cpu.pcpi_rs1[3]
.sym 4576 soc.cpu.pcpi_rs2[17]
.sym 4578 soc.cpu.pcpi_rs1[29]
.sym 4581 soc.cpu.mem_la_wdata[5]
.sym 4604 soc.cpu.pcpi_rs1[23]
.sym 4609 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 4613 soc.cpu.is_lui_auipc_jal
.sym 4615 soc.cpu.cpuregs_rs1[14]
.sym 4616 soc.cpu.instr_timer
.sym 4620 soc.cpu.pcpi_rs1[25]
.sym 4636 soc.cpu.instr_lui
.sym 4645 soc.cpu.pcpi_rs1[22]
.sym 4653 soc.cpu.cpuregs_rs1[1]
.sym 4655 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 4657 soc.cpu.cpu_state[2]
.sym 4661 soc.cpu.cpuregs_rs1[26]
.sym 4792 iomem_wdata[13]
.sym 4831 soc.cpu.cpuregs_rs1[15]
.sym 4835 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 4863 soc.cpu.count_instr[16]
.sym 4874 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 4878 soc.cpu.timer[26]
.sym 4882 soc.cpu.cpuregs_rs1[0]
.sym 4884 soc.cpu.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 4886 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 4888 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 4992 soc.cpu.timer[31]
.sym 4994 soc.cpu.timer[27]
.sym 4998 soc.cpu.timer[0]
.sym 5002 iomem_wdata[12]
.sym 5019 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 5082 soc.cpu.count_instr[4]
.sym 5094 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 5095 soc.cpu.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 5097 soc.cpu.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 5197 soc.cpu.timer[26]
.sym 5198 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 5199 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 5200 soc.cpu.timer[21]
.sym 5201 soc.cpu.timer[28]
.sym 5202 soc.cpu.timer[30]
.sym 5203 soc.cpu.timer[29]
.sym 5204 soc.cpu.timer[1]
.sym 5207 $PACKER_VCC_NET
.sym 5209 soc.cpu.cpuregs_wrdata[21]
.sym 5248 soc.cpu.instr_rdinstr
.sym 5254 soc.cpu.count_instr[45]
.sym 5269 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 5289 soc.cpu.instr_rdinstr
.sym 5290 soc.cpu.instr_rdinstrh
.sym 5292 soc.cpu.instr_rdcycleh
.sym 5294 soc.cpu.timer[28]
.sym 5295 soc.cpu.cpuregs_rs1[31]
.sym 5297 soc.cpu.cpuregs_rs1[28]
.sym 5300 soc.cpu.cpuregs_rs1[31]
.sym 5303 soc.cpu.timer[0]
.sym 5304 soc.cpu.cpuregs_rs1[28]
.sym 5406 soc.cpu.timer_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 5407 soc.cpu.timer_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 5408 soc.cpu.timer_SB_DFFSR_Q_28_D_SB_LUT4_O_I2
.sym 5409 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 5410 soc.cpu.timer_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.sym 5411 soc.cpu.timer_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.sym 5412 soc.cpu.timer_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 5427 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 5456 soc.cpu.count_instr[23]
.sym 5462 soc.cpu.timer[29]
.sym 5463 soc.cpu.instr_rdcycleh
.sym 5464 soc.cpu.timer[1]
.sym 5473 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 5475 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 5478 soc.cpu.timer[30]
.sym 5479 soc.cpu.cpuregs_rs1[30]
.sym 5480 soc.cpu.timer[29]
.sym 5500 soc.cpu.count_instr[22]
.sym 5506 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 5508 soc.cpu.cpuregs_rs1[1]
.sym 5509 $PACKER_VCC_NET
.sym 5512 soc.cpu.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 5614 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.sym 5615 soc.cpu.timer_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 5616 soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 5617 soc.cpu.timer_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 5618 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 5619 soc.cpu.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 5620 soc.cpu.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 5621 soc.cpu.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 5668 soc.cpu.timer[6]
.sym 5672 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 5696 soc.cpu.timer[3]
.sym 5708 soc.cpu.timer[4]
.sym 5709 soc.cpu.count_instr[30]
.sym 5710 soc.cpu.cpuregs_rs1[0]
.sym 5712 soc.cpu.timer[26]
.sym 5713 soc.cpu.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 5715 soc.cpu.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 5717 soc.cpu.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 5719 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 5721 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 5826 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 5827 soc.cpu.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 5828 soc.cpu.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 5829 soc.cpu.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 5830 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 5831 soc.cpu.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 5832 soc.cpu.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 5833 soc.cpu.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 5892 soc.cpu.timer[8]
.sym 5894 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 5896 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 5902 soc.cpu.timer[12]
.sym 5912 soc.cpu.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 5932 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.sym 5936 soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 5937 soc.cpu.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 5939 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 5945 soc.cpu.timer[8]
.sym 5947 soc.cpu.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 6053 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 6054 soc.cpu.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 6055 soc.cpu.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 6056 soc.cpu.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 6057 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 6058 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 6059 soc.cpu.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 6060 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 6078 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 6126 soc.cpu.timer[22]
.sym 6130 $PACKER_VCC_NET
.sym 6150 soc.cpu.timer[20]
.sym 6166 soc.cpu.timer[28]
.sym 6325 soc.cpu.cpuregs_wrdata[8]
.sym 6343 soc.cpu.timer[25]
.sym 6356 soc.cpu.timer[19]
.sym 6388 soc.cpu.cpuregs_rs1[25]
.sym 6614 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 6673 soc.cpu.instr_slt
.sym 6674 flash_io3_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 6675 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 6676 soc.cpu.instr_bne
.sym 6677 soc.cpu.instr_bge
.sym 6678 soc.cpu.instr_andi
.sym 6679 soc.cpu.instr_bltu
.sym 6680 soc.cpu.instr_sltu
.sym 6687 soc.cpu.instr_lhu
.sym 6690 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 6691 soc.cpu.cpu_state[4]
.sym 6696 soc.cpu.mem_wordsize[2]
.sym 6697 iomem_wdata[9]
.sym 6699 iomem_addr[16]
.sym 6701 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 6703 soc.cpu.is_alu_reg_imm
.sym 6717 soc.memory.rdata_0[9]
.sym 6720 soc.memory.rdata_0[14]
.sym 6722 soc.memory.rdata_1[5]
.sym 6726 iomem_addr[16]
.sym 6727 soc.memory.rdata_1[12]
.sym 6729 soc.memory.rdata_1[9]
.sym 6730 soc.memory.rdata_1[7]
.sym 6731 soc.memory.rdata_1[14]
.sym 6732 soc.memory.wen[1]
.sym 6733 soc.memory.rdata_1[11]
.sym 6735 soc.memory.rdata_0[12]
.sym 6736 soc.memory.rdata_1[4]
.sym 6738 soc.memory.rdata_0[7]
.sym 6739 soc.ram_ready
.sym 6740 soc.memory.rdata_0[4]
.sym 6741 soc.memory.rdata_0[11]
.sym 6742 soc.memory.rdata_0[5]
.sym 6743 iomem_addr[16]
.sym 6746 soc.memory.wen[0]
.sym 6748 soc.memory.rdata_1[14]
.sym 6749 soc.memory.rdata_0[14]
.sym 6751 iomem_addr[16]
.sym 6754 soc.memory.rdata_0[11]
.sym 6755 soc.memory.rdata_1[11]
.sym 6756 soc.ram_ready
.sym 6757 iomem_addr[16]
.sym 6760 iomem_addr[16]
.sym 6761 soc.ram_ready
.sym 6762 soc.memory.rdata_0[4]
.sym 6763 soc.memory.rdata_1[4]
.sym 6766 soc.memory.wen[1]
.sym 6769 soc.memory.wen[0]
.sym 6772 iomem_addr[16]
.sym 6773 soc.ram_ready
.sym 6774 soc.memory.rdata_0[12]
.sym 6775 soc.memory.rdata_1[12]
.sym 6778 soc.ram_ready
.sym 6779 iomem_addr[16]
.sym 6780 soc.memory.rdata_1[5]
.sym 6781 soc.memory.rdata_0[5]
.sym 6784 soc.memory.rdata_0[9]
.sym 6785 soc.ram_ready
.sym 6786 iomem_addr[16]
.sym 6787 soc.memory.rdata_1[9]
.sym 6790 soc.memory.rdata_0[7]
.sym 6791 soc.memory.rdata_1[7]
.sym 6792 iomem_addr[16]
.sym 6825 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 6826 soc.cpu.instr_srl
.sym 6827 soc.cpu.instr_add
.sym 6828 soc.cpu.instr_sll
.sym 6829 soc.cpu.instr_add_SB_LUT4_I1_O
.sym 6830 soc.cpu.instr_or_SB_LUT4_I3_1_O
.sym 6831 soc.cpu.instr_sub
.sym 6832 soc.cpu.instr_add_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 6833 iomem_addr[9]
.sym 6835 soc.cpu.is_sb_sh_sw
.sym 6837 soc.cpu.instr_jalr
.sym 6839 iomem_addr[16]
.sym 6841 soc.memory.rdata_0[0]
.sym 6842 iomem_addr[16]
.sym 6843 soc.memory.rdata_0[8]
.sym 6845 soc.cpu.is_lui_auipc_jal
.sym 6846 soc.memory.rdata_0[15]
.sym 6854 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 6855 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 6859 flash_io3_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 6868 soc.cpu.mem_rdata_q[13]
.sym 6871 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 6874 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 6876 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 6878 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 6880 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 6881 soc.ram_ready
.sym 6884 soc.ram_ready
.sym 6885 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 6886 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 6887 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 6888 soc.cpu.mem_rdata_q[12]
.sym 6889 soc.cpu.mem_rdata_q[14]
.sym 6891 soc.cpu.instr_sra
.sym 6903 soc.cpu.instr_sra
.sym 6904 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 6906 soc.cpu.instr_ori
.sym 6907 soc.cpu.instr_slli
.sym 6912 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 6913 soc.ram_ready
.sym 6914 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 6915 soc.cpu.instr_andi
.sym 6918 soc.cpu.instr_srai
.sym 6919 soc.memory.rdata_1[10]
.sym 6921 iomem_addr[16]
.sym 6927 soc.cpu.instr_srl
.sym 6928 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 6930 soc.cpu.instr_srli
.sym 6931 soc.memory.rdata_0[10]
.sym 6933 soc.cpu.is_alu_reg_imm
.sym 6935 soc.ram_ready
.sym 6936 iomem_addr[16]
.sym 6937 soc.memory.rdata_0[10]
.sym 6938 soc.memory.rdata_1[10]
.sym 6947 soc.cpu.instr_ori
.sym 6948 soc.cpu.instr_slli
.sym 6949 soc.cpu.instr_andi
.sym 6950 soc.cpu.instr_srli
.sym 6959 soc.cpu.is_alu_reg_imm
.sym 6960 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 6962 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 6965 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 6967 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 6968 soc.cpu.is_alu_reg_imm
.sym 6977 soc.cpu.instr_srli
.sym 6978 soc.cpu.instr_srai
.sym 6979 soc.cpu.instr_sra
.sym 6980 soc.cpu.instr_srl
.sym 6981 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 6982 CLK$SB_IO_IN_$glb_clk
.sym 7008 soc.cpu.instr_srai
.sym 7009 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 7010 soc.cpu.is_slli_srli_srai
.sym 7012 soc.cpu.is_sll_srl_sra
.sym 7013 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 7014 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 7015 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 7020 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 7021 soc.cpu.instr_sub
.sym 7022 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 7023 iomem_addr[8]
.sym 7028 soc.cpu.pcpi_rs1[0]
.sym 7029 soc.cpu.pcpi_rs1[25]
.sym 7031 soc.cpu.is_sb_sh_sw
.sym 7034 soc.cpu.is_alu_reg_imm
.sym 7036 soc.cpu.mem_rdata_q[13]
.sym 7037 soc.cpu.mem_rdata_q[13]
.sym 7041 soc.cpu.instr_srai
.sym 7042 soc.cpu.cpu_state[4]
.sym 7043 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 7060 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 7064 soc.cpu.mem_rdata_q[13]
.sym 7069 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 7075 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 7077 soc.cpu.mem_rdata_q[12]
.sym 7078 soc.cpu.mem_rdata_q[14]
.sym 7094 soc.cpu.mem_rdata_q[13]
.sym 7095 soc.cpu.mem_rdata_q[12]
.sym 7096 soc.cpu.mem_rdata_q[14]
.sym 7106 soc.cpu.mem_rdata_q[14]
.sym 7108 soc.cpu.mem_rdata_q[13]
.sym 7109 soc.cpu.mem_rdata_q[12]
.sym 7114 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 7115 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 7128 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 7129 CLK$SB_IO_IN_$glb_clk
.sym 7155 soc.cpu.instr_beq_SB_LUT4_I1_O
.sym 7156 soc.cpu.instr_beq
.sym 7157 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 7158 soc.cpu.instr_addi_SB_LUT4_I2_O
.sym 7159 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_I0
.sym 7160 soc.cpu.instr_sra
.sym 7161 soc.cpu.instr_addi
.sym 7162 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I2_I1
.sym 7163 iomem_addr[16]
.sym 7167 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 7169 soc.cpu.is_alu_reg_imm
.sym 7170 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 7171 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 7172 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 7174 soc.cpu.pcpi_rs1[0]
.sym 7176 soc.memory.wen[0]
.sym 7178 soc.cpu.mem_rdata_q[13]
.sym 7180 soc.cpu.is_alu_reg_reg
.sym 7182 soc.cpu.pcpi_rs1[31]
.sym 7185 flash_io3_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 7186 soc.cpu.mem_rdata_q[14]
.sym 7188 soc.cpu.cpu_state[0]
.sym 7189 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 7196 soc.cpu.instr_lbu
.sym 7197 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 7198 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 7201 soc.cpu.instr_lhu
.sym 7207 soc.cpu.instr_lw
.sym 7210 soc.cpu.mem_rdata_q[14]
.sym 7213 soc.cpu.instr_sb
.sym 7214 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 7216 soc.cpu.mem_rdata_q[12]
.sym 7221 soc.cpu.mem_rdata_q[13]
.sym 7222 soc.cpu.is_sb_sh_sw
.sym 7229 soc.cpu.mem_rdata_q[13]
.sym 7230 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 7231 soc.cpu.mem_rdata_q[12]
.sym 7232 soc.cpu.mem_rdata_q[14]
.sym 7235 soc.cpu.is_sb_sh_sw
.sym 7236 soc.cpu.mem_rdata_q[13]
.sym 7237 soc.cpu.mem_rdata_q[14]
.sym 7238 soc.cpu.mem_rdata_q[12]
.sym 7241 soc.cpu.mem_rdata_q[12]
.sym 7242 soc.cpu.is_sb_sh_sw
.sym 7243 soc.cpu.mem_rdata_q[13]
.sym 7244 soc.cpu.mem_rdata_q[14]
.sym 7247 soc.cpu.mem_rdata_q[14]
.sym 7248 soc.cpu.mem_rdata_q[12]
.sym 7249 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 7250 soc.cpu.mem_rdata_q[13]
.sym 7253 soc.cpu.instr_lbu
.sym 7254 soc.cpu.instr_sb
.sym 7255 soc.cpu.instr_lw
.sym 7256 soc.cpu.instr_lhu
.sym 7259 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 7260 soc.cpu.mem_rdata_q[13]
.sym 7261 soc.cpu.mem_rdata_q[14]
.sym 7262 soc.cpu.mem_rdata_q[12]
.sym 7266 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 7267 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 7271 soc.cpu.is_sb_sh_sw
.sym 7274 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 7275 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 7276 CLK$SB_IO_IN_$glb_clk
.sym 7302 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 7303 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 7304 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 7305 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 7306 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0
.sym 7307 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 7308 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 7309 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 7311 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 7312 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 7314 soc.cpu.cpu_state[2]
.sym 7316 soc.cpu.pcpi_rs1[6]
.sym 7318 soc.cpu.instr_sb
.sym 7319 soc.cpu.pcpi_rs1[6]
.sym 7321 $PACKER_GND_NET
.sym 7325 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 7326 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 7327 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 7328 soc.cpu.cpu_state[4]
.sym 7329 soc.cpu.instr_lw
.sym 7331 soc.cpu.pcpi_rs1[0]
.sym 7333 soc.cpu.mem_do_wdata_SB_LUT4_I2_O
.sym 7335 soc.cpu.instr_lh
.sym 7348 soc.cpu.instr_sra
.sym 7356 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 7359 soc.cpu.instr_srai
.sym 7361 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 7366 soc.cpu.pcpi_rs1[31]
.sym 7367 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 7373 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 7384 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 7385 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 7402 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 7403 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 7406 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 7407 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 7409 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 7418 soc.cpu.pcpi_rs1[31]
.sym 7420 soc.cpu.instr_sra
.sym 7421 soc.cpu.instr_srai
.sym 7423 CLK$SB_IO_IN_$glb_clk
.sym 7449 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 7450 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 7451 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 7452 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 7453 soc.cpu.cpu_state[0]
.sym 7454 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 7455 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 7456 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 7457 soc.cpu.is_alu_reg_imm
.sym 7460 soc.cpu.is_alu_reg_imm
.sym 7461 iomem_addr[13]
.sym 7462 iomem_addr[12]
.sym 7463 iomem_addr[12]
.sym 7465 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 7466 iomem_addr[14]
.sym 7468 soc.cpu.pcpi_rs1[4]
.sym 7469 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 7471 soc.cpu.cpu_state[3]
.sym 7473 soc.cpu.mem_rdata_q[12]
.sym 7477 soc.cpu.irq_state[1]
.sym 7479 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 7480 soc.cpu.cpu_state[4]
.sym 7490 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 7492 soc.cpu.mem_wordsize[0]
.sym 7494 soc.cpu.instr_sw_SB_LUT4_I3_I1
.sym 7495 soc.cpu.mem_wordsize[2]
.sym 7496 soc.cpu.pcpi_rs1[0]
.sym 7497 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 7498 soc.cpu.pcpi_rs1[1]
.sym 7500 soc.cpu.mem_wordsize[0]
.sym 7502 soc.cpu.instr_sw
.sym 7504 soc.cpu.instr_lw_SB_LUT4_I1_O
.sym 7506 resetn
.sym 7508 soc.cpu.instr_sh_SB_LUT4_I3_I2
.sym 7510 soc.cpu.instr_sw_SB_LUT4_I3_O
.sym 7512 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 7513 soc.cpu.instr_lw
.sym 7514 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 7518 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 7521 soc.cpu.instr_lw_SB_LUT4_I1_I3
.sym 7524 soc.cpu.mem_wordsize[0]
.sym 7525 soc.cpu.pcpi_rs1[0]
.sym 7526 soc.cpu.pcpi_rs1[1]
.sym 7529 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 7530 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 7531 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 7535 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 7537 soc.cpu.instr_sw_SB_LUT4_I3_O
.sym 7538 soc.cpu.mem_wordsize[0]
.sym 7542 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 7543 soc.cpu.mem_wordsize[2]
.sym 7544 soc.cpu.pcpi_rs1[0]
.sym 7547 soc.cpu.instr_sw_SB_LUT4_I3_I1
.sym 7548 soc.cpu.instr_sw
.sym 7549 soc.cpu.instr_sh_SB_LUT4_I3_I2
.sym 7550 soc.cpu.instr_lw_SB_LUT4_I1_O
.sym 7553 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 7555 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 7556 soc.cpu.mem_wordsize[0]
.sym 7559 resetn
.sym 7560 soc.cpu.instr_lw
.sym 7561 soc.cpu.instr_lw_SB_LUT4_I1_I3
.sym 7565 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 7566 soc.cpu.pcpi_rs1[0]
.sym 7567 soc.cpu.mem_wordsize[2]
.sym 7570 CLK$SB_IO_IN_$glb_clk
.sym 7596 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 7597 soc.cpu.mem_wordsize[1]
.sym 7598 soc.cpu.instr_sh_SB_LUT4_I3_I2
.sym 7599 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 7600 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 7601 soc.cpu.irq_pending[2]
.sym 7602 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 7603 soc.cpu.instr_lw_SB_LUT4_I1_I3
.sym 7607 soc.cpu.pcpi_rs1[6]
.sym 7608 soc.cpu.cpu_state[6]
.sym 7609 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 7610 iomem_wdata[11]
.sym 7611 iomem_addr[8]
.sym 7612 soc.cpu.pcpi_rs1[14]
.sym 7613 soc.cpu.pcpi_rs1[1]
.sym 7614 soc.cpu.pcpi_rs1[25]
.sym 7615 soc.cpu.pcpi_rs1[28]
.sym 7616 iomem_addr[11]
.sym 7617 soc.cpu.pcpi_rs1[21]
.sym 7618 soc.cpu.pcpi_rs1[1]
.sym 7619 soc.cpu.pcpi_rs1[14]
.sym 7620 soc.cpu.pcpi_rs1[1]
.sym 7621 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 7624 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 7626 soc.cpu.cpu_state[4]
.sym 7628 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 7630 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 7631 soc.cpu.pcpi_rs1[18]
.sym 7640 soc.cpu.instr_sh
.sym 7643 soc.cpu.instr_lhu_SB_LUT4_I2_O
.sym 7650 soc.cpu.instr_sb
.sym 7651 soc.cpu.instr_lbu
.sym 7652 soc.cpu.instr_lb
.sym 7653 soc.cpu.instr_lh
.sym 7655 soc.cpu.instr_sh_SB_LUT4_I3_I2
.sym 7656 soc.cpu.instr_lbu_SB_LUT4_I2_O
.sym 7658 soc.cpu.mem_wordsize[2]
.sym 7659 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 7660 soc.cpu.instr_lw_SB_LUT4_I1_I3
.sym 7661 soc.cpu.instr_sh_SB_LUT4_I3_O
.sym 7663 soc.cpu.instr_lhu
.sym 7664 resetn
.sym 7670 soc.cpu.instr_lhu_SB_LUT4_I2_O
.sym 7672 soc.cpu.instr_sh_SB_LUT4_I3_I2
.sym 7673 soc.cpu.instr_sh
.sym 7682 soc.cpu.instr_sb
.sym 7683 soc.cpu.instr_lbu_SB_LUT4_I2_O
.sym 7684 soc.cpu.instr_sh_SB_LUT4_I3_I2
.sym 7688 soc.cpu.instr_lbu
.sym 7689 resetn
.sym 7690 soc.cpu.instr_lw_SB_LUT4_I1_I3
.sym 7691 soc.cpu.instr_lb
.sym 7700 soc.cpu.instr_sh_SB_LUT4_I3_O
.sym 7701 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 7702 soc.cpu.mem_wordsize[2]
.sym 7706 soc.cpu.instr_lh
.sym 7707 soc.cpu.instr_lw_SB_LUT4_I1_I3
.sym 7708 resetn
.sym 7709 soc.cpu.instr_lhu
.sym 7717 CLK$SB_IO_IN_$glb_clk
.sym 7744 soc.cpu.mem_do_rdata
.sym 7745 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 7746 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 7748 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 7753 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 7759 soc.cpu.mem_do_wdata
.sym 7761 soc.cpu.mem_do_wdata_SB_LUT4_I2_O
.sym 7763 soc.cpu.pcpi_rs1[3]
.sym 7764 soc.cpu.mem_wordsize[1]
.sym 7766 soc.cpu.instr_sw_SB_LUT4_I3_I1
.sym 7767 soc.cpu.irq_state[1]
.sym 7768 soc.cpu.pcpi_rs1[30]
.sym 7769 soc.cpu.pcpi_rs1[27]
.sym 7770 soc.cpu.pcpi_rs1[31]
.sym 7771 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 7773 soc.cpu.pcpi_rs1[26]
.sym 7774 soc.cpu.pcpi_rs1[29]
.sym 7775 soc.cpu.is_alu_reg_reg
.sym 7777 soc.cpu.instr_lw_SB_LUT4_I1_I3
.sym 7778 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 7890 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 7891 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 7893 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 7899 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 7905 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 7906 soc.cpu.pcpi_rs1[11]
.sym 7911 soc.cpu.mem_do_rdata
.sym 7914 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 7915 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 7916 soc.cpu.cpu_state[4]
.sym 7918 soc.cpu.irq_state[0]
.sym 7919 soc.cpu.irq_pending[2]
.sym 7920 soc.cpu.pcpi_rs1[31]
.sym 7923 soc.cpu.pcpi_rs1[0]
.sym 7924 soc.cpu.pcpi_rs1[28]
.sym 7925 soc.cpu.pcpi_rs1[6]
.sym 8037 soc.cpu.pcpi_rs1[30]
.sym 8038 soc.cpu.pcpi_rs1[31]
.sym 8039 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 8040 soc.cpu.pcpi_rs1[29]
.sym 8041 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 8042 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 8043 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 8044 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 8045 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 8047 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 8049 soc.cpu.pcpi_rs1[4]
.sym 8050 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 8052 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 8053 soc.cpu.mem_wordsize[2]
.sym 8054 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 8057 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 8059 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 8060 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 8062 soc.cpu.pcpi_rs1[9]
.sym 8063 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 8064 soc.cpu.latched_stalu
.sym 8065 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 8066 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 8067 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 8068 soc.cpu.cpu_state[4]
.sym 8069 soc.cpu.cpu_state[4]
.sym 8070 soc.cpu.pcpi_rs1[30]
.sym 8072 soc.cpu.pcpi_rs1[31]
.sym 8086 soc.cpu.pcpi_rs1[25]
.sym 8087 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 8088 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8090 soc.cpu.pcpi_rs1[28]
.sym 8093 soc.cpu.pcpi_rs1[26]
.sym 8094 soc.cpu.pcpi_rs1[30]
.sym 8095 soc.cpu.pcpi_rs1[31]
.sym 8097 soc.cpu.pcpi_rs1[29]
.sym 8099 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 8100 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8101 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 8107 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 8123 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 8124 soc.cpu.pcpi_rs1[29]
.sym 8125 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 8126 soc.cpu.pcpi_rs1[31]
.sym 8135 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 8136 soc.cpu.pcpi_rs1[25]
.sym 8137 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8138 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 8147 soc.cpu.pcpi_rs1[30]
.sym 8148 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 8149 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 8150 soc.cpu.pcpi_rs1[28]
.sym 8153 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8154 soc.cpu.pcpi_rs1[26]
.sym 8155 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 8156 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 8184 soc.cpu.reg_next_pc[0]
.sym 8185 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0
.sym 8186 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I0_SB_LUT4_O_I2
.sym 8187 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 8188 soc.cpu.reg_pc[1]
.sym 8189 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 8190 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 8191 soc.cpu.reg_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.sym 8194 soc.cpu.cpu_state[4]
.sym 8195 soc.cpu.reg_pc[14]
.sym 8197 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 8199 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 8202 soc.cpu.pcpi_rs1[28]
.sym 8205 soc.cpu.pcpi_rs1[31]
.sym 8206 soc.cpu.pcpi_rs1[25]
.sym 8208 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 8209 soc.cpu.reg_pc[1]
.sym 8210 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 8211 soc.cpu.pcpi_rs1[18]
.sym 8212 soc.cpu.pcpi_rs1[1]
.sym 8213 soc.cpu.pcpi_rs1[20]
.sym 8214 soc.cpu.pcpi_rs1[18]
.sym 8215 soc.cpu.pcpi_rs1[25]
.sym 8216 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 8217 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 8218 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 8219 soc.cpu.alu_out_q[24]
.sym 8225 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 8227 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 8228 soc.cpu.pcpi_rs1[29]
.sym 8233 soc.cpu.pcpi_rs1[30]
.sym 8235 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 8240 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 8245 soc.cpu.pcpi_rs1[27]
.sym 8251 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 8253 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8255 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 8256 soc.cpu.pcpi_rs1[24]
.sym 8264 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 8265 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 8266 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 8276 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8277 soc.cpu.pcpi_rs1[24]
.sym 8278 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 8279 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 8282 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 8283 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 8284 soc.cpu.pcpi_rs1[27]
.sym 8285 soc.cpu.pcpi_rs1[29]
.sym 8294 soc.cpu.pcpi_rs1[27]
.sym 8295 soc.cpu.pcpi_rs1[30]
.sym 8296 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 8297 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 8331 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 8332 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I3
.sym 8333 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2
.sym 8334 soc.cpu.reg_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.sym 8335 soc.cpu.pcpi_rs1[27]
.sym 8336 soc.cpu.cpuregs_wrdata[14]
.sym 8337 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 8338 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 8342 soc.cpu.reg_pc[21]
.sym 8348 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 8352 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 8355 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 8356 soc.cpu.pcpi_rs1[27]
.sym 8357 soc.cpu.irq_mask[14]
.sym 8358 soc.cpu.instr_lw_SB_LUT4_I1_I3
.sym 8359 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 8360 soc.cpu.pcpi_rs1[17]
.sym 8361 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 8362 soc.cpu.pcpi_rs1[30]
.sym 8363 soc.cpu.irq_state[1]
.sym 8364 soc.cpu.pcpi_rs1[19]
.sym 8365 soc.cpu.pcpi_rs1[26]
.sym 8366 soc.cpu.pcpi_rs1[24]
.sym 8375 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8376 soc.cpu.pcpi_rs1[17]
.sym 8377 soc.cpu.pcpi_rs1[22]
.sym 8378 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 8380 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 8382 soc.cpu.cpu_state[2]
.sym 8383 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 8386 soc.cpu.cpu_state[4]
.sym 8387 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 8388 soc.cpu.pcpi_rs1[25]
.sym 8389 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 8397 soc.cpu.pcpi_rs1[20]
.sym 8411 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 8412 soc.cpu.pcpi_rs1[17]
.sym 8413 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8414 soc.cpu.pcpi_rs1[25]
.sym 8417 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 8423 soc.cpu.pcpi_rs1[22]
.sym 8424 soc.cpu.pcpi_rs1[20]
.sym 8425 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 8426 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 8435 soc.cpu.cpu_state[2]
.sym 8437 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 8447 soc.cpu.cpu_state[4]
.sym 8450 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 8451 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 8452 CLK$SB_IO_IN_$glb_clk
.sym 8453 resetn_SB_LUT4_I3_O_$glb_sr
.sym 8478 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 8479 soc.cpu.reg_pc[27]
.sym 8480 soc.cpu.reg_pc[24]
.sym 8481 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2
.sym 8482 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 8483 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0
.sym 8484 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3
.sym 8485 soc.cpu.cpuregs_wrdata[24]
.sym 8487 soc.cpu.mem_wordsize[2]
.sym 8489 iomem_wdata[9]
.sym 8490 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 8491 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 8493 soc.cpu.pcpi_rs1[11]
.sym 8495 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 8497 soc.cpu.pcpi_rs1[22]
.sym 8499 soc.cpu.pcpi_rs1[26]
.sym 8500 soc.cpu.reg_pc[13]
.sym 8502 soc.cpu.irq_state[0]
.sym 8503 soc.cpu.pcpi_rs1[0]
.sym 8504 soc.cpu.irq_pending[13]
.sym 8505 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I3_SB_LUT4_O_I0
.sym 8506 soc.cpu.pcpi_rs1[27]
.sym 8507 soc.cpu.irq_pending[2]
.sym 8508 soc.cpu.pcpi_rs1[6]
.sym 8510 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 8511 soc.cpu.pcpi_rs1[28]
.sym 8512 soc.cpu.reg_pc[26]
.sym 8513 soc.cpu.irq_pending[0]
.sym 8520 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 8521 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 8523 soc.cpu.pcpi_rs1[27]
.sym 8524 soc.cpu.pcpi_rs1[25]
.sym 8525 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 8527 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 8528 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 8529 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 8530 soc.cpu.reg_pc[31]
.sym 8531 soc.cpu.pcpi_rs1[22]
.sym 8532 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8533 soc.cpu.is_lui_auipc_jal
.sym 8541 soc.cpu.cpuregs_rs1[31]
.sym 8546 soc.cpu.pcpi_rs1[30]
.sym 8547 soc.cpu.instr_lui
.sym 8549 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 8552 soc.cpu.cpuregs_rs1[31]
.sym 8553 soc.cpu.is_lui_auipc_jal
.sym 8554 soc.cpu.reg_pc[31]
.sym 8555 soc.cpu.instr_lui
.sym 8558 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 8564 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 8572 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 8577 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 8582 soc.cpu.pcpi_rs1[25]
.sym 8583 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 8584 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 8585 soc.cpu.pcpi_rs1[27]
.sym 8588 soc.cpu.pcpi_rs1[30]
.sym 8589 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 8590 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8591 soc.cpu.pcpi_rs1[22]
.sym 8595 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 8598 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 8599 CLK$SB_IO_IN_$glb_clk
.sym 8600 resetn_SB_LUT4_I3_O_$glb_sr
.sym 8625 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 8626 soc.cpu.irq_pending[24]
.sym 8627 soc.cpu.irq_pending[28]
.sym 8628 soc.cpu.irq_pending[27]
.sym 8629 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I0_SB_LUT4_O_I1
.sym 8630 soc.cpu.irq_pending[14]
.sym 8631 soc.cpu.irq_pending[31]
.sym 8632 soc.cpu.irq_pending[13]
.sym 8635 soc.cpu.is_sb_sh_sw
.sym 8639 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 8641 soc.cpu.reg_pc[26]
.sym 8644 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 8645 soc.cpu.reg_pc[31]
.sym 8647 soc.cpu.reg_pc[28]
.sym 8648 soc.cpu.reg_pc[24]
.sym 8649 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 8650 soc.cpu.pcpi_rs1[9]
.sym 8651 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 8652 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 8653 soc.cpu.cpu_state[4]
.sym 8654 soc.cpu.irq_pending[31]
.sym 8655 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 8656 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 8657 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I0
.sym 8658 soc.cpu.pcpi_rs1[30]
.sym 8659 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 8660 soc.cpu.pcpi_rs1[31]
.sym 8666 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 8667 soc.cpu.pcpi_rs1[14]
.sym 8668 soc.cpu.pcpi_rs1[3]
.sym 8669 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 8670 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8672 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 8673 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 8674 soc.cpu.pcpi_rs1[9]
.sym 8675 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.sym 8676 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I0
.sym 8677 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 8678 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 8679 soc.cpu.cpuregs_rs1[29]
.sym 8680 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 8681 soc.cpu.reg_pc[29]
.sym 8682 soc.cpu.pcpi_rs1[6]
.sym 8683 soc.cpu.pcpi_rs1[1]
.sym 8684 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 8685 soc.cpu.is_lui_auipc_jal
.sym 8688 soc.cpu.pcpi_rs1[11]
.sym 8689 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 8690 soc.cpu.pcpi_rs1[6]
.sym 8692 soc.cpu.instr_lui
.sym 8695 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 8699 soc.cpu.reg_pc[29]
.sym 8700 soc.cpu.instr_lui
.sym 8701 soc.cpu.cpuregs_rs1[29]
.sym 8702 soc.cpu.is_lui_auipc_jal
.sym 8705 soc.cpu.pcpi_rs1[14]
.sym 8706 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8707 soc.cpu.pcpi_rs1[6]
.sym 8708 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 8711 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 8712 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 8713 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 8714 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I0
.sym 8717 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 8718 soc.cpu.pcpi_rs1[6]
.sym 8719 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 8720 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 8723 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 8724 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 8725 soc.cpu.pcpi_rs1[11]
.sym 8726 soc.cpu.pcpi_rs1[9]
.sym 8729 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 8730 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 8731 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 8732 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.sym 8741 soc.cpu.pcpi_rs1[1]
.sym 8742 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 8743 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 8744 soc.cpu.pcpi_rs1[3]
.sym 8745 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 8746 CLK$SB_IO_IN_$glb_clk
.sym 8772 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8773 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8774 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2
.sym 8775 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2
.sym 8776 soc.cpu.irq_delay_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 8777 soc.cpu.irq_pending[0]
.sym 8778 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8779 soc.cpu.irq_delay_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 8787 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I3
.sym 8789 soc.cpu.irq_pending[13]
.sym 8791 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 8793 soc.cpu.mem_wordsize[2]
.sym 8794 soc.cpu.pcpi_rs1[21]
.sym 8795 soc.cpu.irq_pending[28]
.sym 8796 soc.cpu.pcpi_rs1[20]
.sym 8797 soc.cpu.pcpi_rs1[28]
.sym 8798 soc.cpu.irq_pending[27]
.sym 8799 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 8800 soc.cpu.pcpi_rs1[1]
.sym 8801 soc.cpu.cpuregs_rs1[2]
.sym 8802 soc.cpu.instr_lui
.sym 8803 soc.cpu.pcpi_rs1[8]
.sym 8805 soc.cpu.reg_pc[1]
.sym 8806 soc.cpu.pcpi_rs1[18]
.sym 8807 soc.cpu.pcpi_rs1[25]
.sym 8813 soc.cpu.cpu_state[4]
.sym 8815 soc.cpu.cpuregs_rs1[28]
.sym 8817 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 8818 soc.cpu.cpuregs_rs1[28]
.sym 8819 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 8821 soc.cpu.reg_pc[28]
.sym 8822 soc.cpu.cpuregs_rs1[26]
.sym 8823 soc.cpu.pcpi_rs1[28]
.sym 8825 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 8826 soc.cpu.pcpi_rs1[26]
.sym 8827 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 8828 soc.cpu.instr_lui
.sym 8830 soc.cpu.is_lui_auipc_jal
.sym 8831 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 8832 soc.cpu.reg_pc[26]
.sym 8833 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 8834 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 8836 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 8838 soc.cpu.cpu_state[2]
.sym 8839 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 8844 soc.cpu.cpuregs_rs1[27]
.sym 8846 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 8847 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 8848 soc.cpu.cpu_state[2]
.sym 8849 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 8852 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 8853 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 8854 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 8855 soc.cpu.cpu_state[2]
.sym 8858 soc.cpu.cpu_state[4]
.sym 8859 soc.cpu.pcpi_rs1[28]
.sym 8860 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 8861 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 8866 soc.cpu.cpuregs_rs1[28]
.sym 8870 soc.cpu.cpuregs_rs1[26]
.sym 8871 soc.cpu.is_lui_auipc_jal
.sym 8872 soc.cpu.instr_lui
.sym 8873 soc.cpu.reg_pc[26]
.sym 8876 soc.cpu.reg_pc[28]
.sym 8877 soc.cpu.cpuregs_rs1[28]
.sym 8878 soc.cpu.is_lui_auipc_jal
.sym 8879 soc.cpu.instr_lui
.sym 8882 soc.cpu.cpuregs_rs1[27]
.sym 8888 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 8889 soc.cpu.cpu_state[4]
.sym 8890 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 8891 soc.cpu.pcpi_rs1[26]
.sym 8892 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 8893 CLK$SB_IO_IN_$glb_clk
.sym 8894 resetn_SB_LUT4_I3_O_$glb_sr
.sym 8919 soc.cpu.pcpi_rs1[2]
.sym 8920 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 8921 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2
.sym 8922 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8923 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8924 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8925 soc.cpu.pcpi_rs1[20]
.sym 8926 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2
.sym 8932 soc.cpu.reg_pc[14]
.sym 8933 soc.cpu.cpuregs_rs1[28]
.sym 8934 soc.cpu.reg_out[2]
.sym 8938 soc.cpu.cpuregs_rs1[28]
.sym 8939 soc.cpu.irq_mask[28]
.sym 8940 soc.cpu.irq_state[1]
.sym 8941 soc.cpu.cpuregs_rs1[31]
.sym 8943 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2
.sym 8944 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 8945 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 8946 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 8947 soc.cpu.instr_lw_SB_LUT4_I1_I3
.sym 8948 soc.cpu.pcpi_rs1[17]
.sym 8949 soc.cpu.irq_mask[14]
.sym 8950 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 8952 soc.cpu.pcpi_rs1[19]
.sym 8953 soc.cpu.irq_mask[13]
.sym 8954 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 8960 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 8962 soc.cpu.cpuregs_rs1[1]
.sym 8963 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 8964 soc.cpu.pcpi_rs1[5]
.sym 8965 soc.cpu.pcpi_rs1[12]
.sym 8966 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 8967 soc.cpu.is_lui_auipc_jal
.sym 8969 soc.cpu.pcpi_rs1[22]
.sym 8971 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8972 soc.cpu.pcpi_rs1[17]
.sym 8973 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8974 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 8976 soc.cpu.pcpi_rs1[2]
.sym 8977 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8978 soc.cpu.pcpi_rs1[14]
.sym 8981 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8982 soc.cpu.pcpi_rs1[20]
.sym 8983 soc.cpu.pcpi_rs1[3]
.sym 8985 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 8986 soc.cpu.instr_lui
.sym 8987 soc.cpu.pcpi_rs1[8]
.sym 8988 soc.cpu.pcpi_rs1[0]
.sym 8989 soc.cpu.reg_pc[1]
.sym 8991 soc.cpu.pcpi_rs1[15]
.sym 8993 soc.cpu.pcpi_rs1[14]
.sym 8994 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8995 soc.cpu.pcpi_rs1[22]
.sym 8996 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 8999 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9000 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 9001 soc.cpu.pcpi_rs1[17]
.sym 9002 soc.cpu.pcpi_rs1[15]
.sym 9005 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9006 soc.cpu.pcpi_rs1[0]
.sym 9007 soc.cpu.pcpi_rs1[8]
.sym 9008 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9011 soc.cpu.pcpi_rs1[0]
.sym 9012 soc.cpu.pcpi_rs1[2]
.sym 9013 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9014 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 9017 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9018 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9019 soc.cpu.pcpi_rs1[5]
.sym 9020 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 9023 soc.cpu.pcpi_rs1[3]
.sym 9024 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 9025 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9026 soc.cpu.pcpi_rs1[5]
.sym 9029 soc.cpu.pcpi_rs1[20]
.sym 9030 soc.cpu.pcpi_rs1[12]
.sym 9031 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9032 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9035 soc.cpu.is_lui_auipc_jal
.sym 9036 soc.cpu.cpuregs_rs1[1]
.sym 9037 soc.cpu.instr_lui
.sym 9038 soc.cpu.reg_pc[1]
.sym 9066 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I0
.sym 9067 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9068 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0
.sym 9069 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 9070 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I2
.sym 9071 soc.cpu.pcpi_rs1[10]
.sym 9072 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I1
.sym 9073 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I1
.sym 9075 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 9076 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9078 soc.cpu.cpuregs_wrdata[22]
.sym 9079 soc.cpu.pcpi_rs1[20]
.sym 9080 soc.cpu.cpuregs_rs1[1]
.sym 9082 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 9083 soc.cpu.pcpi_rs1[11]
.sym 9084 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9085 soc.cpu.pcpi_rs1[2]
.sym 9087 soc.cpu.reg_pc[21]
.sym 9088 soc.cpu.pcpi_rs1[11]
.sym 9089 soc.cpu.pcpi_rs1[22]
.sym 9090 soc.cpu.pcpi_rs1[27]
.sym 9091 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9092 soc.cpu.pcpi_rs1[18]
.sym 9093 soc.cpu.irq_mask[27]
.sym 9094 soc.cpu.cpuregs_rs1[30]
.sym 9095 soc.cpu.pcpi_rs1[6]
.sym 9096 soc.cpu.pcpi_rs1[21]
.sym 9097 soc.cpu.irq_pending[13]
.sym 9098 soc.cpu.pcpi_rs1[0]
.sym 9099 soc.cpu.irq_mask[28]
.sym 9100 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 9101 soc.cpu.pcpi_rs1[15]
.sym 9107 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2
.sym 9108 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0
.sym 9110 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2
.sym 9111 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I2
.sym 9112 soc.cpu.pcpi_rs1[18]
.sym 9113 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I0
.sym 9114 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9116 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 9117 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2
.sym 9118 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9121 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1
.sym 9122 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9123 soc.cpu.pcpi_rs1[4]
.sym 9124 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 9126 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1
.sym 9127 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I0
.sym 9128 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 9129 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 9130 soc.cpu.pcpi_rs1[21]
.sym 9131 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 9132 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 9133 soc.cpu.cpu_state[4]
.sym 9134 soc.cpu.cpu_state[2]
.sym 9136 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9137 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1
.sym 9138 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I1
.sym 9140 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I1
.sym 9141 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0
.sym 9142 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 9143 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2
.sym 9146 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 9147 soc.cpu.pcpi_rs1[4]
.sym 9148 soc.cpu.cpu_state[4]
.sym 9149 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9152 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 9153 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1
.sym 9154 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I2
.sym 9158 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 9159 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9160 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9161 soc.cpu.cpu_state[2]
.sym 9164 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9165 soc.cpu.pcpi_rs1[18]
.sym 9166 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 9167 soc.cpu.cpu_state[4]
.sym 9170 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 9171 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2
.sym 9172 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1
.sym 9173 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I0
.sym 9176 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 9177 soc.cpu.pcpi_rs1[21]
.sym 9178 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9179 soc.cpu.cpu_state[4]
.sym 9182 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2
.sym 9183 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 9184 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1
.sym 9185 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I0
.sym 9186 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9187 CLK$SB_IO_IN_$glb_clk
.sym 9213 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 9214 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 9215 soc.cpu.pcpi_rs1[17]
.sym 9216 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I0
.sym 9217 soc.cpu.pcpi_rs1[19]
.sym 9218 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0
.sym 9219 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1
.sym 9220 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1
.sym 9221 soc.cpu.is_alu_reg_imm
.sym 9225 soc.cpu.is_lui_auipc_jal
.sym 9226 soc.cpu.pcpi_rs1[26]
.sym 9231 soc.cpu.pcpi_rs1[8]
.sym 9232 soc.cpu.instr_maskirq
.sym 9233 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9234 soc.cpu.pcpi_rs1[28]
.sym 9235 soc.cpu.pcpi_rs1[12]
.sym 9237 soc.cpu.cpu_state[4]
.sym 9238 soc.cpu.pcpi_rs1[1]
.sym 9239 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9240 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9241 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9242 soc.cpu.pcpi_rs1[9]
.sym 9243 soc.cpu.pcpi_rs1[10]
.sym 9244 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9245 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9246 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 9247 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 9248 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 9254 soc.cpu.pcpi_rs1[6]
.sym 9256 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9257 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I0
.sym 9258 soc.cpu.cpu_state[4]
.sym 9259 soc.cpu.pcpi_rs1[18]
.sym 9260 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 9261 soc.cpu.pcpi_rs1[10]
.sym 9262 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 9263 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1
.sym 9264 soc.cpu.pcpi_rs1[1]
.sym 9266 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I0
.sym 9267 soc.cpu.pcpi_rs1[14]
.sym 9268 soc.cpu.pcpi_rs1[13]
.sym 9269 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9271 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 9272 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 9273 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 9274 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9275 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9276 soc.cpu.cpu_state[2]
.sym 9278 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9280 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2
.sym 9281 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1
.sym 9283 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9284 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2
.sym 9285 soc.cpu.pcpi_rs1[15]
.sym 9287 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1
.sym 9288 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I0
.sym 9289 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 9290 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2
.sym 9293 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 9295 soc.cpu.pcpi_rs1[1]
.sym 9296 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 9299 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9300 soc.cpu.pcpi_rs1[18]
.sym 9301 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9302 soc.cpu.pcpi_rs1[10]
.sym 9305 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9306 soc.cpu.pcpi_rs1[6]
.sym 9307 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 9308 soc.cpu.cpu_state[4]
.sym 9311 soc.cpu.cpu_state[4]
.sym 9312 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 9313 soc.cpu.pcpi_rs1[14]
.sym 9314 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9317 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I0
.sym 9318 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1
.sym 9319 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2
.sym 9320 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 9323 soc.cpu.cpu_state[2]
.sym 9324 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9325 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9326 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 9329 soc.cpu.pcpi_rs1[13]
.sym 9330 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9331 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 9332 soc.cpu.pcpi_rs1[15]
.sym 9333 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9334 CLK$SB_IO_IN_$glb_clk
.sym 9360 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I0
.sym 9361 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I1
.sym 9362 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I0
.sym 9363 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I0
.sym 9364 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1
.sym 9365 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1
.sym 9366 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I0
.sym 9367 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0
.sym 9372 soc.cpu.pcpi_rs1[6]
.sym 9373 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9374 soc.cpu.pcpi_rs1[14]
.sym 9377 soc.cpu.pcpi_rs1[1]
.sym 9378 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 9379 soc.cpu.irq_mask[19]
.sym 9380 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9381 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9383 soc.cpu.pcpi_rs1[17]
.sym 9384 soc.cpu.pcpi_rs1[20]
.sym 9385 soc.cpu.timer[28]
.sym 9386 soc.cpu.pcpi_rs1[28]
.sym 9388 soc.cpu.pcpi_rs1[19]
.sym 9389 soc.cpu.instr_lui
.sym 9390 soc.cpu.pcpi_rs1[25]
.sym 9391 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 9393 soc.cpu.cpuregs_rs1[2]
.sym 9394 soc.cpu.irq_pending[27]
.sym 9401 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 9402 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I2
.sym 9406 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9409 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2
.sym 9410 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 9411 soc.cpu.cpu_state[4]
.sym 9413 soc.cpu.pcpi_rs1[0]
.sym 9415 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9419 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9420 soc.cpu.cpu_state[2]
.sym 9421 soc.cpu.cpu_state[4]
.sym 9422 soc.cpu.pcpi_rs1[7]
.sym 9423 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1
.sym 9425 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0
.sym 9426 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 9427 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I0
.sym 9428 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9429 soc.cpu.pcpi_rs1[24]
.sym 9430 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1
.sym 9432 soc.cpu.pcpi_rs1[11]
.sym 9434 soc.cpu.pcpi_rs1[11]
.sym 9435 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9436 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 9437 soc.cpu.cpu_state[4]
.sym 9440 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9441 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 9442 soc.cpu.cpu_state[2]
.sym 9443 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9446 soc.cpu.cpu_state[4]
.sym 9447 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9448 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 9449 soc.cpu.pcpi_rs1[0]
.sym 9452 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9453 soc.cpu.cpu_state[4]
.sym 9454 soc.cpu.pcpi_rs1[24]
.sym 9455 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 9458 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 9459 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I2
.sym 9460 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1
.sym 9461 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I0
.sym 9464 soc.cpu.pcpi_rs1[7]
.sym 9465 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 9466 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9467 soc.cpu.cpu_state[4]
.sym 9476 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2
.sym 9477 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 9478 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0
.sym 9479 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1
.sym 9480 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9481 CLK$SB_IO_IN_$glb_clk
.sym 9507 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1
.sym 9509 soc.cpu.pcpi_rs1[9]
.sym 9510 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2
.sym 9511 soc.cpu.pcpi_rs1[24]
.sym 9512 soc.cpu.pcpi_rs1[7]
.sym 9513 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0
.sym 9514 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1
.sym 9515 soc.cpu.pcpi_rs1[0]
.sym 9520 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I2
.sym 9523 soc.cpu.pcpi_rs1[3]
.sym 9524 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9525 soc.cpu.reg_pc[14]
.sym 9526 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 9527 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9528 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9529 soc.cpu.pcpi_rs1[0]
.sym 9530 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2
.sym 9531 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9532 soc.cpu.pcpi_rs1[24]
.sym 9533 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9534 soc.cpu.pcpi_rs1[7]
.sym 9535 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2
.sym 9536 soc.cpu.irq_mask[14]
.sym 9538 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 9539 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9540 soc.cpu.irq_mask[13]
.sym 9542 soc.cpu.pcpi_rs1[11]
.sym 9550 soc.cpu.pcpi_rs1[25]
.sym 9552 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9553 soc.cpu.pcpi_rs1[2]
.sym 9554 soc.cpu.pcpi_rs1[5]
.sym 9555 soc.cpu.cpu_state[4]
.sym 9556 soc.cpu.is_lui_auipc_jal
.sym 9557 soc.cpu.pcpi_rs1[8]
.sym 9558 soc.cpu.pcpi_rs1[13]
.sym 9559 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9560 soc.cpu.pcpi_rs1[15]
.sym 9561 soc.cpu.pcpi_rs1[12]
.sym 9563 soc.cpu.pcpi_rs1[10]
.sym 9565 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9566 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 9568 soc.cpu.cpuregs_rs1[21]
.sym 9571 soc.cpu.reg_pc[21]
.sym 9572 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9573 soc.cpu.instr_lui
.sym 9574 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 9577 soc.cpu.pcpi_rs1[7]
.sym 9579 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9581 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9582 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9583 soc.cpu.pcpi_rs1[7]
.sym 9584 soc.cpu.pcpi_rs1[15]
.sym 9587 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9588 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 9589 soc.cpu.cpu_state[4]
.sym 9590 soc.cpu.pcpi_rs1[25]
.sym 9593 soc.cpu.cpuregs_rs1[21]
.sym 9594 soc.cpu.is_lui_auipc_jal
.sym 9595 soc.cpu.instr_lui
.sym 9596 soc.cpu.reg_pc[21]
.sym 9599 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 9600 soc.cpu.pcpi_rs1[12]
.sym 9601 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9602 soc.cpu.pcpi_rs1[10]
.sym 9605 soc.cpu.pcpi_rs1[10]
.sym 9606 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9607 soc.cpu.pcpi_rs1[8]
.sym 9608 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 9611 soc.cpu.pcpi_rs1[13]
.sym 9612 soc.cpu.pcpi_rs1[5]
.sym 9613 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9614 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9617 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9618 soc.cpu.pcpi_rs1[2]
.sym 9619 soc.cpu.pcpi_rs1[10]
.sym 9620 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9623 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 9624 soc.cpu.pcpi_rs1[5]
.sym 9625 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9626 soc.cpu.pcpi_rs1[7]
.sym 9654 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 9655 soc.cpu.pcpi_rs1[23]
.sym 9656 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 9658 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2
.sym 9659 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9660 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9661 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9666 soc.cpu.cpu_state[2]
.sym 9668 soc.cpu.reg_pc[21]
.sym 9669 soc.cpu.pcpi_rs1[21]
.sym 9670 soc.cpu.pcpi_rs1[14]
.sym 9671 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9672 soc.cpu.pcpi_rs1[22]
.sym 9676 soc.cpu.pcpi_rs1[6]
.sym 9677 soc.cpu.pcpi_rs1[9]
.sym 9678 soc.cpu.cpuregs_rs1[21]
.sym 9680 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 9682 soc.cpu.irq_mask[27]
.sym 9683 soc.cpu.irq_mask[28]
.sym 9686 soc.cpu.pcpi_rs1[27]
.sym 9687 soc.cpu.cpuregs_rs1[17]
.sym 9688 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9689 soc.cpu.pcpi_rs1[23]
.sym 9695 soc.cpu.pcpi_rs1[22]
.sym 9696 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I0
.sym 9697 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9698 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9699 soc.cpu.pcpi_rs1[24]
.sym 9701 soc.cpu.pcpi_rs1[21]
.sym 9702 soc.cpu.pcpi_rs1[26]
.sym 9704 soc.cpu.instr_lui
.sym 9705 soc.cpu.pcpi_rs1[8]
.sym 9706 soc.cpu.pcpi_rs1[6]
.sym 9707 soc.cpu.pcpi_rs1[24]
.sym 9709 soc.cpu.pcpi_rs1[29]
.sym 9710 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9711 soc.cpu.pcpi_rs1[3]
.sym 9712 soc.cpu.cpuregs_rs1[14]
.sym 9713 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 9714 soc.cpu.reg_pc[14]
.sym 9717 soc.cpu.is_lui_auipc_jal
.sym 9720 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 9722 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 9723 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 9725 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9726 soc.cpu.pcpi_rs1[11]
.sym 9734 soc.cpu.cpuregs_rs1[14]
.sym 9735 soc.cpu.instr_lui
.sym 9736 soc.cpu.reg_pc[14]
.sym 9737 soc.cpu.is_lui_auipc_jal
.sym 9740 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 9741 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I0
.sym 9742 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 9743 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 9746 soc.cpu.pcpi_rs1[8]
.sym 9747 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 9748 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9749 soc.cpu.pcpi_rs1[6]
.sym 9752 soc.cpu.pcpi_rs1[21]
.sym 9753 soc.cpu.pcpi_rs1[29]
.sym 9754 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9755 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9758 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9759 soc.cpu.pcpi_rs1[22]
.sym 9760 soc.cpu.pcpi_rs1[24]
.sym 9761 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 9764 soc.cpu.pcpi_rs1[3]
.sym 9765 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9766 soc.cpu.pcpi_rs1[11]
.sym 9767 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9770 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9771 soc.cpu.pcpi_rs1[24]
.sym 9772 soc.cpu.pcpi_rs1[26]
.sym 9773 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 9774 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9775 CLK$SB_IO_IN_$glb_clk
.sym 9801 soc.cpu.irq_mask[24]
.sym 9803 soc.cpu.irq_mask[14]
.sym 9804 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 9805 soc.cpu.irq_mask[13]
.sym 9807 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 9811 soc.cpu.timer[31]
.sym 9813 soc.cpu.timer[26]
.sym 9817 soc.cpu.instr_maskirq
.sym 9818 soc.cpu.pcpi_rs1[26]
.sym 9819 soc.cpu.pcpi_rs1[25]
.sym 9820 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 9821 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 9826 soc.cpu.pcpi_rs1[25]
.sym 9831 soc.cpu.timer[13]
.sym 9832 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9834 soc.cpu.irq_mask[24]
.sym 9835 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 9948 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 9949 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9950 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9952 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 9953 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 9954 soc.cpu.count_instr[1]
.sym 9955 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 9957 soc.cpu.cpu_state[4]
.sym 9961 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 9962 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 9963 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 9964 soc.cpu.count_cycle[28]
.sym 9965 soc.cpu.mem_wordsize[2]
.sym 9968 soc.cpu.irq_mask[0]
.sym 9970 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9972 soc.cpu.irq_mask[14]
.sym 9973 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 9974 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 9975 soc.cpu.timer[0]
.sym 9977 soc.cpu.instr_lui
.sym 9978 soc.cpu.timer[21]
.sym 9979 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 9980 soc.cpu.timer[28]
.sym 9981 soc.cpu.cpuregs_rs1[2]
.sym 9982 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3
.sym 9983 soc.cpu.count_instr[0]
.sym 10095 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10096 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10097 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10098 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3
.sym 10099 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10100 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10101 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10102 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 10104 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 10105 soc.cpu.timer[27]
.sym 10106 soc.cpu.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 10110 soc.cpu.instr_timer
.sym 10113 soc.cpu.instr_maskirq
.sym 10114 soc.cpu.count_instr[0]
.sym 10116 soc.cpu.instr_maskirq
.sym 10117 soc.cpu.cpuregs_rs1[29]
.sym 10118 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10119 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10120 soc.cpu.count_cycle[63]
.sym 10121 soc.cpu.instr_maskirq
.sym 10124 soc.cpu.count_cycle[31]
.sym 10125 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 10126 soc.cpu.count_cycle[59]
.sym 10128 soc.cpu.count_cycle[27]
.sym 10129 soc.cpu.timer[31]
.sym 10139 soc.cpu.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 10143 soc.cpu.timer[0]
.sym 10145 soc.cpu.cpuregs_rs1[0]
.sym 10155 soc.cpu.cpuregs_rs1[31]
.sym 10159 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 10162 soc.cpu.cpuregs_rs1[27]
.sym 10163 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 10166 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 10167 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 10175 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 10176 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 10177 soc.cpu.cpuregs_rs1[31]
.sym 10178 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 10187 soc.cpu.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 10188 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 10189 soc.cpu.cpuregs_rs1[27]
.sym 10190 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 10211 soc.cpu.timer[0]
.sym 10212 soc.cpu.cpuregs_rs1[0]
.sym 10213 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 10214 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 10216 CLK$SB_IO_IN_$glb_clk
.sym 10217 resetn_SB_LUT4_I3_O_$glb_sr
.sym 10242 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10243 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 10244 soc.cpu.timer[7]
.sym 10245 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 10246 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 10247 soc.cpu.timer[5]
.sym 10248 soc.cpu.timer[2]
.sym 10249 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10250 iomem_wdata[9]
.sym 10251 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10254 soc.cpu.count_cycle[43]
.sym 10255 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 10261 soc.cpu.cpuregs_rs1[26]
.sym 10262 soc.cpu.cpu_state[2]
.sym 10265 $PACKER_VCC_NET
.sym 10266 soc.cpu.cpuregs_rs1[21]
.sym 10267 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 10269 soc.cpu.timer[27]
.sym 10270 soc.cpu.timer[29]
.sym 10271 soc.cpu.timer[11]
.sym 10272 soc.cpu.cpuregs_rs1[27]
.sym 10273 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10274 soc.cpu.timer[26]
.sym 10276 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 10277 soc.cpu.timer[0]
.sym 10284 soc.cpu.cpuregs_rs1[21]
.sym 10285 soc.cpu.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 10286 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 10287 soc.cpu.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 10288 soc.cpu.cpuregs_rs1[29]
.sym 10289 soc.cpu.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 10290 soc.cpu.timer[0]
.sym 10291 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 10292 soc.cpu.timer_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 10293 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 10294 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 10295 soc.cpu.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 10297 soc.cpu.cpuregs_rs1[26]
.sym 10298 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 10302 soc.cpu.cpuregs_rs1[1]
.sym 10304 soc.cpu.cpuregs_rs1[30]
.sym 10306 soc.cpu.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 10307 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 10309 soc.cpu.cpuregs_rs1[28]
.sym 10310 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 10311 soc.cpu.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 10313 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 10316 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 10317 soc.cpu.cpuregs_rs1[26]
.sym 10318 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 10319 soc.cpu.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 10322 soc.cpu.timer[0]
.sym 10323 soc.cpu.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 10324 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 10325 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 10328 soc.cpu.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 10329 soc.cpu.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 10330 soc.cpu.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 10331 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 10334 soc.cpu.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 10335 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 10336 soc.cpu.cpuregs_rs1[21]
.sym 10337 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 10340 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 10341 soc.cpu.cpuregs_rs1[28]
.sym 10342 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 10343 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 10346 soc.cpu.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 10347 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 10348 soc.cpu.cpuregs_rs1[30]
.sym 10349 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 10352 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 10353 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 10354 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 10355 soc.cpu.cpuregs_rs1[29]
.sym 10358 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 10359 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 10360 soc.cpu.cpuregs_rs1[1]
.sym 10361 soc.cpu.timer_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 10363 CLK$SB_IO_IN_$glb_clk
.sym 10364 resetn_SB_LUT4_I3_O_$glb_sr
.sym 10389 soc.cpu.timer[4]
.sym 10390 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 10391 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 10392 soc.cpu.timer[6]
.sym 10393 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 10394 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10395 soc.cpu.timer[3]
.sym 10396 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10398 soc.cpu.is_sb_sh_sw
.sym 10403 soc.cpu.timer[30]
.sym 10404 soc.cpu.cpuregs_rs1[5]
.sym 10405 soc.cpu.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 10406 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 10407 soc.cpu.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 10408 soc.cpu.cpuregs_rs1[29]
.sym 10409 soc.cpu.cpuregs_rs1[26]
.sym 10411 soc.cpu.count_cycle[52]
.sym 10414 soc.cpu.count_cycle[45]
.sym 10416 soc.cpu.timer[21]
.sym 10417 soc.cpu.cpuregs_rs1[4]
.sym 10418 soc.cpu.timer[13]
.sym 10419 soc.cpu.cpuregs_rs1[6]
.sym 10420 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 10421 soc.cpu.instr_rdinstr
.sym 10422 soc.cpu.timer[23]
.sym 10435 soc.cpu.timer[5]
.sym 10436 soc.cpu.timer[0]
.sym 10440 soc.cpu.timer[7]
.sym 10444 soc.cpu.timer[2]
.sym 10445 soc.cpu.timer[1]
.sym 10446 soc.cpu.timer[4]
.sym 10447 $PACKER_VCC_NET
.sym 10449 soc.cpu.timer[6]
.sym 10455 $PACKER_VCC_NET
.sym 10460 soc.cpu.timer[3]
.sym 10462 $nextpnr_ICESTORM_LC_9$O
.sym 10465 soc.cpu.timer[0]
.sym 10468 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 10470 soc.cpu.timer[1]
.sym 10471 $PACKER_VCC_NET
.sym 10472 soc.cpu.timer[0]
.sym 10474 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 10476 soc.cpu.timer[2]
.sym 10477 $PACKER_VCC_NET
.sym 10478 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 10480 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 10482 $PACKER_VCC_NET
.sym 10483 soc.cpu.timer[3]
.sym 10484 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 10486 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 10488 $PACKER_VCC_NET
.sym 10489 soc.cpu.timer[4]
.sym 10490 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 10492 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 10494 $PACKER_VCC_NET
.sym 10495 soc.cpu.timer[5]
.sym 10496 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 10498 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 10500 soc.cpu.timer[6]
.sym 10501 $PACKER_VCC_NET
.sym 10502 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 10504 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 10506 $PACKER_VCC_NET
.sym 10507 soc.cpu.timer[7]
.sym 10508 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 10536 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 10537 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 10538 soc.cpu.timer[11]
.sym 10539 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10540 soc.cpu.timer[14]
.sym 10541 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10542 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 10543 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 10549 soc.cpu.timer[3]
.sym 10552 soc.cpu.count_instr[29]
.sym 10553 soc.cpu.timer[8]
.sym 10556 soc.cpu.count_instr[31]
.sym 10558 soc.cpu.count_instr[24]
.sym 10560 $PACKER_VCC_NET
.sym 10561 soc.cpu.timer[30]
.sym 10562 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 10563 soc.cpu.timer[29]
.sym 10564 soc.cpu.timer[28]
.sym 10565 soc.cpu.instr_lui
.sym 10566 soc.cpu.count_instr[0]
.sym 10568 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 10569 soc.cpu.cpuregs_rs1[3]
.sym 10570 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 10571 soc.cpu.cpuregs_rs1[13]
.sym 10572 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 10578 soc.cpu.timer[12]
.sym 10580 soc.cpu.timer[10]
.sym 10581 $PACKER_VCC_NET
.sym 10586 soc.cpu.timer[15]
.sym 10589 $PACKER_VCC_NET
.sym 10592 soc.cpu.timer[9]
.sym 10595 soc.cpu.timer[13]
.sym 10597 soc.cpu.timer[14]
.sym 10603 soc.cpu.timer[11]
.sym 10605 soc.cpu.timer[8]
.sym 10609 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 10611 soc.cpu.timer[8]
.sym 10612 $PACKER_VCC_NET
.sym 10613 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 10615 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 10617 soc.cpu.timer[9]
.sym 10618 $PACKER_VCC_NET
.sym 10619 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 10621 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 10623 soc.cpu.timer[10]
.sym 10624 $PACKER_VCC_NET
.sym 10625 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 10627 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 10629 $PACKER_VCC_NET
.sym 10630 soc.cpu.timer[11]
.sym 10631 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 10633 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 10635 soc.cpu.timer[12]
.sym 10636 $PACKER_VCC_NET
.sym 10637 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 10639 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 10641 soc.cpu.timer[13]
.sym 10642 $PACKER_VCC_NET
.sym 10643 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 10645 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 10647 $PACKER_VCC_NET
.sym 10648 soc.cpu.timer[14]
.sym 10649 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 10651 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 10653 soc.cpu.timer[15]
.sym 10654 $PACKER_VCC_NET
.sym 10655 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 10683 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 10684 soc.cpu.timer[16]
.sym 10685 soc.cpu.timer[13]
.sym 10686 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10687 soc.cpu.timer[23]
.sym 10688 soc.cpu.timer[22]
.sym 10689 soc.cpu.timer[20]
.sym 10690 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 10696 soc.cpu.timer[12]
.sym 10697 soc.cpu.cpuregs_rs1[31]
.sym 10699 soc.cpu.timer_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 10700 soc.cpu.timer[10]
.sym 10701 soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 10702 soc.cpu.cpuregs_rs1[28]
.sym 10703 soc.cpu.cpuregs_rs1[31]
.sym 10704 soc.cpu.timer[9]
.sym 10705 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 10706 soc.cpu.timer[15]
.sym 10712 soc.cpu.count_cycle[63]
.sym 10713 soc.cpu.timer[31]
.sym 10715 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 10719 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 10734 soc.cpu.timer[21]
.sym 10740 $PACKER_VCC_NET
.sym 10741 soc.cpu.timer[17]
.sym 10743 soc.cpu.timer[18]
.sym 10745 soc.cpu.timer[22]
.sym 10746 soc.cpu.timer[19]
.sym 10748 $PACKER_VCC_NET
.sym 10749 soc.cpu.timer[16]
.sym 10752 soc.cpu.timer[23]
.sym 10754 soc.cpu.timer[20]
.sym 10756 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 10758 $PACKER_VCC_NET
.sym 10759 soc.cpu.timer[16]
.sym 10760 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 10762 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 10764 $PACKER_VCC_NET
.sym 10765 soc.cpu.timer[17]
.sym 10766 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 10768 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 10770 soc.cpu.timer[18]
.sym 10771 $PACKER_VCC_NET
.sym 10772 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 10774 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[20]
.sym 10776 soc.cpu.timer[19]
.sym 10777 $PACKER_VCC_NET
.sym 10778 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 10780 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 10782 soc.cpu.timer[20]
.sym 10783 $PACKER_VCC_NET
.sym 10784 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[20]
.sym 10786 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 10788 $PACKER_VCC_NET
.sym 10789 soc.cpu.timer[21]
.sym 10790 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 10792 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 10794 soc.cpu.timer[22]
.sym 10795 $PACKER_VCC_NET
.sym 10796 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 10798 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 10800 $PACKER_VCC_NET
.sym 10801 soc.cpu.timer[23]
.sym 10802 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 10830 soc.cpu.timer[24]
.sym 10831 soc.cpu.timer[17]
.sym 10832 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10833 soc.cpu.timer[18]
.sym 10834 soc.cpu.timer[25]
.sym 10835 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 10836 soc.cpu.timer[19]
.sym 10837 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 10839 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 10842 soc.cpu.instr_timer
.sym 10843 soc.cpu.cpuregs_rs1[1]
.sym 10848 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 10851 soc.cpu.cpuregs_waddr[1]
.sym 10854 soc.cpu.timer[29]
.sym 10856 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10858 soc.cpu.timer[27]
.sym 10862 soc.cpu.timer[26]
.sym 10866 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 10874 soc.cpu.timer[26]
.sym 10879 soc.cpu.timer[30]
.sym 10880 $PACKER_VCC_NET
.sym 10881 soc.cpu.timer[29]
.sym 10888 soc.cpu.timer[31]
.sym 10890 soc.cpu.timer[28]
.sym 10892 soc.cpu.timer[27]
.sym 10895 soc.cpu.timer[24]
.sym 10899 soc.cpu.timer[25]
.sym 10903 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 10905 soc.cpu.timer[24]
.sym 10906 $PACKER_VCC_NET
.sym 10907 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 10909 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 10911 $PACKER_VCC_NET
.sym 10912 soc.cpu.timer[25]
.sym 10913 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 10915 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 10917 soc.cpu.timer[26]
.sym 10918 $PACKER_VCC_NET
.sym 10919 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 10921 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 10923 $PACKER_VCC_NET
.sym 10924 soc.cpu.timer[27]
.sym 10925 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 10927 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 10929 soc.cpu.timer[28]
.sym 10930 $PACKER_VCC_NET
.sym 10931 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 10933 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 10935 $PACKER_VCC_NET
.sym 10936 soc.cpu.timer[29]
.sym 10937 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 10939 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 10941 soc.cpu.timer[30]
.sym 10942 $PACKER_VCC_NET
.sym 10943 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 10946 soc.cpu.timer[31]
.sym 10947 $PACKER_VCC_NET
.sym 10949 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 10979 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 10980 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10984 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 10993 soc.cpu.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 10994 soc.cpu.cpuregs_rs1[17]
.sym 10998 soc.cpu.timer[17]
.sym 10999 soc.cpu.cpuregs_rs1[0]
.sym 11008 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 11158 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 11229 soc.cpu.is_sltiu_bltu_sltu
.sym 11231 soc.cpu.instr_slt_SB_LUT4_I3_O
.sym 11232 soc.cpu.instr_bltu_SB_LUT4_I2_1_O
.sym 11233 soc.cpu.is_slti_blt_slt
.sym 11234 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 11235 soc.cpu.instr_beq_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 11236 soc.cpu.is_lui_auipc_jal
.sym 11247 soc.cpu.pcpi_rs1[23]
.sym 11253 soc.cpu.mem_rdata_q[14]
.sym 11260 soc.cpu.is_alu_reg_reg
.sym 11277 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 11280 soc.memory.rdata_0[8]
.sym 11281 soc.cpu.mem_rdata_q[13]
.sym 11282 soc.cpu.is_alu_reg_imm
.sym 11286 iomem_addr[16]
.sym 11288 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 11290 soc.memory.rdata_0[3]
.sym 11292 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 11293 soc.memory.rdata_1[3]
.sym 11294 soc.cpu.mem_rdata_q[14]
.sym 11295 soc.ram_ready
.sym 11296 soc.cpu.mem_rdata_q[12]
.sym 11298 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 11299 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 11301 soc.memory.rdata_1[8]
.sym 11302 soc.cpu.mem_rdata_q[14]
.sym 11304 soc.cpu.mem_rdata_q[14]
.sym 11305 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 11306 soc.cpu.mem_rdata_q[12]
.sym 11307 soc.cpu.mem_rdata_q[13]
.sym 11310 soc.memory.rdata_0[3]
.sym 11311 soc.memory.rdata_1[3]
.sym 11312 soc.ram_ready
.sym 11313 iomem_addr[16]
.sym 11316 soc.memory.rdata_0[8]
.sym 11317 soc.ram_ready
.sym 11318 iomem_addr[16]
.sym 11319 soc.memory.rdata_1[8]
.sym 11324 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 11325 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 11330 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 11331 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 11334 soc.cpu.mem_rdata_q[14]
.sym 11335 soc.cpu.mem_rdata_q[12]
.sym 11336 soc.cpu.mem_rdata_q[13]
.sym 11337 soc.cpu.is_alu_reg_imm
.sym 11340 soc.cpu.mem_rdata_q[12]
.sym 11341 soc.cpu.mem_rdata_q[14]
.sym 11342 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 11343 soc.cpu.mem_rdata_q[13]
.sym 11346 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 11347 soc.cpu.mem_rdata_q[12]
.sym 11348 soc.cpu.mem_rdata_q[13]
.sym 11349 soc.cpu.mem_rdata_q[14]
.sym 11350 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 11351 CLK$SB_IO_IN_$glb_clk
.sym 11352 resetn_SB_LUT4_I3_O_$glb_sr
.sym 11357 soc.cpu.instr_xori
.sym 11358 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 11359 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 11360 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 11361 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 11362 soc.cpu.instr_or
.sym 11363 soc.cpu.instr_ori
.sym 11364 soc.cpu.instr_xor
.sym 11368 soc.cpu.is_slli_srli_srai
.sym 11371 soc.cpu.mem_rdata_q[13]
.sym 11374 soc.cpu.is_alu_reg_imm
.sym 11375 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 11377 soc.cpu.instr_bne
.sym 11379 soc.cpu.instr_bge
.sym 11396 soc.memory.rdata_1[8]
.sym 11398 soc.cpu.instr_sub
.sym 11405 soc.cpu.mem_rdata_q[13]
.sym 11407 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 11409 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 11410 soc.memory.rdata_0[3]
.sym 11411 soc.cpu.instr_beq_SB_LUT4_I1_O
.sym 11414 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 11416 soc.cpu.instr_sub
.sym 11417 soc.cpu.mem_rdata_q[12]
.sym 11419 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 11421 soc.cpu.instr_xori
.sym 11422 soc.cpu.is_lui_auipc_jal
.sym 11423 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 11434 soc.cpu.instr_srai
.sym 11436 soc.cpu.instr_slli_SB_LUT4_I2_O
.sym 11438 soc.cpu.mem_rdata_q[12]
.sym 11439 soc.cpu.instr_or_SB_LUT4_I3_1_O
.sym 11441 soc.cpu.mem_rdata_q[13]
.sym 11442 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 11444 soc.cpu.instr_add
.sym 11445 soc.cpu.instr_sll
.sym 11446 soc.cpu.instr_add_SB_LUT4_I1_O
.sym 11447 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 11452 soc.cpu.instr_sra
.sym 11454 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 11455 soc.cpu.instr_or
.sym 11456 soc.cpu.is_alu_reg_reg
.sym 11457 soc.cpu.instr_xor
.sym 11459 soc.cpu.instr_srl
.sym 11460 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 11461 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 11462 soc.cpu.mem_rdata_q[14]
.sym 11463 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 11464 soc.cpu.instr_sub
.sym 11465 soc.cpu.instr_addi_SB_LUT4_I2_O
.sym 11467 soc.cpu.mem_rdata_q[12]
.sym 11468 soc.cpu.mem_rdata_q[13]
.sym 11469 soc.cpu.is_alu_reg_reg
.sym 11470 soc.cpu.mem_rdata_q[14]
.sym 11474 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 11476 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 11479 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 11480 soc.cpu.mem_rdata_q[14]
.sym 11481 soc.cpu.mem_rdata_q[12]
.sym 11482 soc.cpu.mem_rdata_q[13]
.sym 11485 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 11486 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 11491 soc.cpu.instr_srai
.sym 11492 soc.cpu.instr_sub
.sym 11493 soc.cpu.instr_sll
.sym 11494 soc.cpu.instr_add
.sym 11497 soc.cpu.instr_or
.sym 11498 soc.cpu.instr_sra
.sym 11499 soc.cpu.instr_xor
.sym 11500 soc.cpu.instr_srl
.sym 11505 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 11506 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 11509 soc.cpu.instr_or_SB_LUT4_I3_1_O
.sym 11510 soc.cpu.instr_addi_SB_LUT4_I2_O
.sym 11511 soc.cpu.instr_add_SB_LUT4_I1_O
.sym 11512 soc.cpu.instr_slli_SB_LUT4_I2_O
.sym 11513 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 11514 CLK$SB_IO_IN_$glb_clk
.sym 11515 resetn_SB_LUT4_I3_O_$glb_sr
.sym 11516 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O
.sym 11517 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 11518 soc.cpu.irq_active
.sym 11519 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 11520 soc.cpu.irq_active_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 11521 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 11522 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11523 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 11524 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 11530 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 11531 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 11533 soc.cpu.mem_rdata_q[14]
.sym 11535 soc.cpu.is_alu_reg_reg
.sym 11536 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 11537 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 11539 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 11540 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 11541 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11544 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0
.sym 11545 soc.cpu.cpu_state[1]
.sym 11550 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11551 soc.cpu.instr_addi_SB_LUT4_I2_O
.sym 11557 soc.cpu.mem_rdata_q[13]
.sym 11562 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 11563 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 11564 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 11567 soc.cpu.is_slli_srli_srai
.sym 11569 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 11570 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 11572 soc.cpu.is_alu_reg_imm
.sym 11575 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 11577 soc.cpu.cpu_state[2]
.sym 11578 soc.cpu.is_alu_reg_reg
.sym 11579 soc.cpu.mem_rdata_q[12]
.sym 11581 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O
.sym 11582 resetn
.sym 11584 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 11586 soc.cpu.cpu_state[0]
.sym 11587 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11590 soc.cpu.is_alu_reg_imm
.sym 11593 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 11596 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O
.sym 11597 soc.cpu.cpu_state[2]
.sym 11598 soc.cpu.is_slli_srli_srai
.sym 11599 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 11602 soc.cpu.is_alu_reg_imm
.sym 11604 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 11616 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 11617 soc.cpu.is_alu_reg_reg
.sym 11620 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 11621 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 11626 soc.cpu.mem_rdata_q[12]
.sym 11627 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 11628 soc.cpu.mem_rdata_q[13]
.sym 11629 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 11633 resetn
.sym 11634 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11635 soc.cpu.cpu_state[0]
.sym 11636 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 11637 CLK$SB_IO_IN_$glb_clk
.sym 11639 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0
.sym 11640 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 11641 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3
.sym 11642 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 11643 soc.cpu.cpu_state[2]
.sym 11644 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11645 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_I2_I3
.sym 11646 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 11649 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 11653 soc.memory.cs_0
.sym 11655 soc.cpu.mem_rdata_q[13]
.sym 11656 soc.cpu.cpu_state[4]
.sym 11657 soc.cpu.pcpi_rs1[0]
.sym 11658 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 11659 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 11660 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 11661 soc.cpu.is_sll_srl_sra
.sym 11662 soc.cpu.irq_active
.sym 11663 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 11664 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 11665 soc.cpu.mem_rdata_q[12]
.sym 11667 soc.cpu.cpu_state[3]
.sym 11668 resetn
.sym 11669 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 11670 iomem_addr[6]
.sym 11671 soc.cpu.mem_do_wdata_SB_LUT4_I2_O
.sym 11672 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 11673 soc.cpu.cpu_state[5]
.sym 11674 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 11680 soc.cpu.mem_rdata_q[13]
.sym 11681 soc.cpu.mem_rdata_q[13]
.sym 11684 resetn
.sym 11685 soc.cpu.instr_lb
.sym 11686 soc.cpu.instr_lh
.sym 11687 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I2_I1
.sym 11688 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 11689 soc.cpu.instr_beq
.sym 11690 soc.cpu.instr_sw
.sym 11691 soc.cpu.mem_rdata_q[12]
.sym 11692 soc.cpu.instr_lw_SB_LUT4_I0_O
.sym 11693 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 11694 soc.cpu.is_alu_reg_imm
.sym 11695 soc.cpu.instr_sh
.sym 11696 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0
.sym 11698 soc.cpu.is_alu_reg_reg
.sym 11699 soc.cpu.mem_do_wdata_SB_LUT4_I2_O
.sym 11700 soc.cpu.instr_xori
.sym 11702 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_I2_I3
.sym 11704 soc.cpu.mem_rdata_q[14]
.sym 11705 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 11707 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 11708 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 11710 soc.cpu.instr_addi
.sym 11713 soc.cpu.instr_lh
.sym 11714 soc.cpu.instr_lw_SB_LUT4_I0_O
.sym 11715 soc.cpu.instr_beq
.sym 11716 soc.cpu.instr_lb
.sym 11719 soc.cpu.mem_rdata_q[13]
.sym 11720 soc.cpu.mem_rdata_q[12]
.sym 11721 soc.cpu.mem_rdata_q[14]
.sym 11722 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 11725 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_I2_I3
.sym 11727 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0
.sym 11731 soc.cpu.instr_sw
.sym 11732 soc.cpu.instr_sh
.sym 11733 soc.cpu.instr_addi
.sym 11734 soc.cpu.instr_xori
.sym 11737 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_I2_I3
.sym 11738 soc.cpu.mem_do_wdata_SB_LUT4_I2_O
.sym 11739 resetn
.sym 11740 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I2_I1
.sym 11744 soc.cpu.is_alu_reg_reg
.sym 11746 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 11749 soc.cpu.mem_rdata_q[13]
.sym 11750 soc.cpu.is_alu_reg_imm
.sym 11751 soc.cpu.mem_rdata_q[12]
.sym 11752 soc.cpu.mem_rdata_q[14]
.sym 11755 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 11757 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 11759 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 11760 CLK$SB_IO_IN_$glb_clk
.sym 11761 resetn_SB_LUT4_I3_O_$glb_sr
.sym 11762 soc.cpu.cpu_state[3]
.sym 11763 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 11764 soc.cpu.cpu_state[1]
.sym 11765 soc.cpu.cpu_state[5]
.sym 11766 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11767 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 11768 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 11769 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 11770 soc.cpu.pcpi_rs1[2]
.sym 11772 soc.cpu.mem_wordsize[1]
.sym 11773 soc.cpu.pcpi_rs1[2]
.sym 11774 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 11776 soc.ram_ready
.sym 11777 soc.cpu.irq_state[1]
.sym 11780 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11781 soc.ram_ready
.sym 11782 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 11787 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 11788 soc.cpu.instr_sub
.sym 11790 soc.cpu.cpu_state[2]
.sym 11793 iomem_addr[6]
.sym 11796 soc.cpu.mem_do_rinst
.sym 11797 soc.cpu.irq_active
.sym 11803 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 11805 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 11806 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 11807 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11808 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 11813 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11814 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 11815 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_I0
.sym 11817 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 11818 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 11819 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 11820 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 11821 soc.cpu.cpu_state[1]
.sym 11822 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11824 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 11825 soc.cpu.mem_do_wdata_SB_LUT4_I2_O
.sym 11826 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 11827 resetn
.sym 11828 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 11830 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 11831 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11832 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 11833 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 11834 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 11836 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 11837 resetn
.sym 11838 soc.cpu.cpu_state[1]
.sym 11839 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 11842 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 11843 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11844 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11845 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 11848 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 11849 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 11851 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11854 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11855 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 11856 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 11857 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 11860 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 11861 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11862 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 11863 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 11866 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 11867 soc.cpu.cpu_state[1]
.sym 11868 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 11869 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 11872 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 11873 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 11874 soc.cpu.mem_do_wdata_SB_LUT4_I2_O
.sym 11875 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 11878 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 11879 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 11880 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_I0
.sym 11881 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 11885 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 11886 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 11887 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 11888 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0
.sym 11889 soc.cpu.cpu_state[6]
.sym 11890 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 11891 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11892 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 11895 soc.cpu.is_alu_reg_reg
.sym 11897 soc.cpu.mem_rdata_q[13]
.sym 11899 soc.cpu.pcpi_rs1[18]
.sym 11900 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 11901 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 11902 soc.cpu.is_alu_reg_imm
.sym 11903 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 11904 soc.cpu.cpu_state[3]
.sym 11905 soc.cpu.pcpi_rs1[1]
.sym 11906 soc.cpu.irq_pending_SB_DFFESR_Q_29_E
.sym 11907 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 11908 soc.cpu.cpu_state[1]
.sym 11909 soc.cpu.cpu_state[1]
.sym 11910 soc.cpu.irq_state[1]
.sym 11911 soc.cpu.cpu_state[5]
.sym 11912 soc.cpu.is_lui_auipc_jal
.sym 11913 soc.cpu.instr_sub
.sym 11914 soc.cpu.instr_lh
.sym 11915 soc.cpu.instr_lb
.sym 11916 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 11917 soc.cpu.mem_do_prefetch
.sym 11918 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 11920 soc.cpu.irq_mask[2]
.sym 11926 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 11927 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 11929 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11931 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 11938 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11940 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 11942 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 11944 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 11946 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11952 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 11953 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 11955 resetn
.sym 11956 soc.cpu.mem_do_wdata_SB_LUT4_I2_O
.sym 11960 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11962 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 11965 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 11966 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 11967 soc.cpu.mem_do_wdata_SB_LUT4_I2_O
.sym 11968 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 11971 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11972 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11973 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 11974 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11977 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11978 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 11979 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11980 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11983 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 11984 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 11990 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11991 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11992 resetn
.sym 11995 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11997 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 11998 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12001 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 12003 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 12006 CLK$SB_IO_IN_$glb_clk
.sym 12009 soc.cpu.mem_do_rdata_SB_DFFESR_Q_E
.sym 12010 soc.cpu.mem_do_wdata_SB_DFFESR_Q_E
.sym 12011 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D
.sym 12012 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12013 soc.cpu.mem_do_wdata
.sym 12014 soc.cpu.mem_do_wdata_SB_LUT4_I2_O
.sym 12019 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 12020 soc.cpu.pcpi_rs1[30]
.sym 12021 flash_io3_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 12023 soc.cpu.pcpi_rs1[29]
.sym 12025 soc.cpu.pcpi_rs1[27]
.sym 12027 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 12029 soc.cpu.irq_state[1]
.sym 12030 soc.cpu.cpu_state[0]
.sym 12032 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2
.sym 12033 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 12034 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 12035 soc.cpu.mem_do_wdata
.sym 12036 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12037 soc.cpu.cpu_state[0]
.sym 12038 soc.cpu.cpu_state[4]
.sym 12039 soc.cpu.irq_pending[1]
.sym 12040 soc.cpu.pcpi_rs1[5]
.sym 12041 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 12042 soc.cpu.pcpi_rs1[23]
.sym 12043 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 12050 soc.cpu.mem_do_rdata
.sym 12051 soc.cpu.instr_sb_SB_LUT4_I3_O
.sym 12052 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 12053 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12054 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 12057 soc.cpu.pcpi_rs1[0]
.sym 12058 soc.cpu.mem_wordsize[1]
.sym 12061 soc.cpu.cpu_state[6]
.sym 12062 soc.cpu.mem_wordsize[2]
.sym 12063 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 12065 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 12066 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 12067 soc.cpu.irq_active
.sym 12069 soc.cpu.cpu_state[1]
.sym 12070 soc.cpu.mem_do_wdata
.sym 12071 soc.cpu.cpu_state[5]
.sym 12072 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 12073 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 12074 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 12076 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 12077 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12078 resetn
.sym 12079 resetn
.sym 12080 soc.cpu.irq_mask[2]
.sym 12082 soc.cpu.irq_mask[2]
.sym 12084 soc.cpu.irq_active
.sym 12089 soc.cpu.instr_sb_SB_LUT4_I3_O
.sym 12090 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 12091 soc.cpu.mem_wordsize[1]
.sym 12095 resetn
.sym 12096 soc.cpu.cpu_state[5]
.sym 12097 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 12100 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12101 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12102 soc.cpu.pcpi_rs1[0]
.sym 12103 soc.cpu.mem_wordsize[2]
.sym 12106 resetn
.sym 12107 soc.cpu.mem_do_rdata
.sym 12109 soc.cpu.mem_do_wdata
.sym 12112 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 12113 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 12114 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 12115 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 12118 soc.cpu.cpu_state[1]
.sym 12119 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 12120 resetn
.sym 12121 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 12126 soc.cpu.cpu_state[6]
.sym 12127 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 12129 CLK$SB_IO_IN_$glb_clk
.sym 12131 soc.cpu.latched_is_lb_SB_DFFESR_Q_E
.sym 12132 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 12134 soc.cpu.latched_is_lb
.sym 12136 soc.cpu.latched_is_lh
.sym 12137 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2
.sym 12138 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 12141 soc.cpu.irq_pending[14]
.sym 12143 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 12144 soc.cpu.mem_do_wdata_SB_LUT4_I2_O
.sym 12145 soc.cpu.irq_pending[2]
.sym 12147 soc.cpu.mem_wordsize[1]
.sym 12148 soc.cpu.pcpi_rs1[6]
.sym 12149 soc.cpu.pcpi_rs1[28]
.sym 12150 soc.cpu.irq_state[0]
.sym 12152 soc.cpu.pcpi_rs1[31]
.sym 12153 soc.cpu.pcpi_rs1[0]
.sym 12154 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 12155 soc.cpu.reg_pc[0]
.sym 12157 soc.cpu.pcpi_rs1[31]
.sym 12158 soc.cpu.cpu_state[6]
.sym 12161 soc.cpu.cpu_state[5]
.sym 12162 soc.cpu.irq_pending[2]
.sym 12163 soc.cpu.mem_do_wdata_SB_LUT4_I2_O
.sym 12164 resetn
.sym 12165 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 12166 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 12174 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 12175 resetn
.sym 12177 soc.cpu.irq_pending[2]
.sym 12182 soc.cpu.cpu_state[6]
.sym 12183 soc.cpu.cpu_state[5]
.sym 12185 soc.cpu.irq_state[1]
.sym 12187 soc.cpu.instr_lw_SB_LUT4_I1_I3
.sym 12190 soc.cpu.irq_mask[2]
.sym 12199 soc.cpu.mem_do_rdata_SB_DFFESR_Q_E
.sym 12202 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2
.sym 12212 soc.cpu.instr_lw_SB_LUT4_I1_I3
.sym 12218 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2
.sym 12219 soc.cpu.irq_state[1]
.sym 12224 soc.cpu.cpu_state[5]
.sym 12225 soc.cpu.cpu_state[6]
.sym 12235 soc.cpu.irq_pending[2]
.sym 12236 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 12237 resetn
.sym 12238 soc.cpu.irq_mask[2]
.sym 12251 soc.cpu.mem_do_rdata_SB_DFFESR_Q_E
.sym 12252 CLK$SB_IO_IN_$glb_clk
.sym 12253 resetn_SB_LUT4_I3_O_$glb_sr
.sym 12254 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 12255 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0
.sym 12257 soc.cpu.reg_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.sym 12258 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0_SB_LUT4_O_I1
.sym 12260 soc.cpu.reg_pc[0]
.sym 12261 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 12264 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 12265 soc.cpu.reg_out[24]
.sym 12266 soc.cpu.pcpi_rs1[9]
.sym 12267 soc.cpu.mem_rdata_q[12]
.sym 12268 soc.cpu.reg_out[31]
.sym 12269 soc.cpu.cpuregs.wen
.sym 12270 soc.cpu.latched_stalu
.sym 12271 soc.cpu.pcpi_rs1[31]
.sym 12273 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 12274 soc.cpu.cpu_state[4]
.sym 12275 soc.cpu.cpuregs_waddr[3]
.sym 12276 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 12279 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 12280 soc.cpu.latched_compr
.sym 12282 soc.cpu.cpu_state[2]
.sym 12284 soc.cpu.latched_is_lh
.sym 12285 soc.cpu.alu_out_q[14]
.sym 12286 soc.cpu.latched_compr
.sym 12287 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 12288 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 12289 soc.cpu.pcpi_rs1[29]
.sym 12297 soc.cpu.pcpi_rs1[26]
.sym 12298 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 12299 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 12300 soc.cpu.cpu_state[2]
.sym 12301 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 12304 soc.cpu.pcpi_rs1[31]
.sym 12309 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 12310 soc.cpu.cpu_state[4]
.sym 12311 resetn
.sym 12312 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12314 soc.cpu.pcpi_rs1[28]
.sym 12321 soc.cpu.pcpi_rs1[23]
.sym 12328 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 12329 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12330 soc.cpu.pcpi_rs1[31]
.sym 12331 soc.cpu.pcpi_rs1[23]
.sym 12334 soc.cpu.pcpi_rs1[28]
.sym 12335 soc.cpu.pcpi_rs1[26]
.sym 12336 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 12337 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 12346 soc.cpu.cpu_state[2]
.sym 12347 resetn
.sym 12348 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 12349 soc.cpu.cpu_state[4]
.sym 12377 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I1
.sym 12378 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 12379 soc.cpu.reg_next_pc[13]
.sym 12380 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I1
.sym 12381 soc.cpu.reg_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 12382 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 12383 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.sym 12384 soc.cpu.reg_next_pc[29]
.sym 12387 soc.cpu.pcpi_rs1[29]
.sym 12389 soc.cpu.pcpi_rs1[18]
.sym 12390 soc.cpu.reg_pc[0]
.sym 12391 soc.cpu.alu_out_q[24]
.sym 12393 soc.cpu.pcpi_rs1[18]
.sym 12394 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 12395 soc.cpu.pcpi_rs1[20]
.sym 12396 soc.cpu.pcpi_rs1[1]
.sym 12397 soc.cpu.pcpi_rs1[25]
.sym 12398 soc.cpu.irq_state[1]
.sym 12399 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 12400 soc.cpu.irq_state[0]
.sym 12402 soc.cpu.irq_state[1]
.sym 12403 soc.cpu.reg_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.sym 12404 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 12405 soc.cpu.is_lui_auipc_jal
.sym 12407 soc.cpu.reg_out[29]
.sym 12408 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 12409 soc.cpu.pcpi_rs1[30]
.sym 12410 soc.cpu.irq_state[1]
.sym 12411 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 12412 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 12418 soc.cpu.irq_state[0]
.sym 12420 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 12421 soc.cpu.pcpi_rs1[29]
.sym 12422 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 12423 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 12424 soc.cpu.cpu_state[4]
.sym 12425 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 12426 soc.cpu.reg_next_pc[0]
.sym 12428 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 12429 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 12430 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 12431 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 12432 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 12434 soc.cpu.pcpi_rs1[30]
.sym 12437 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 12440 soc.cpu.latched_compr
.sym 12443 soc.cpu.pcpi_rs1[31]
.sym 12445 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 12446 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 12447 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 12448 soc.cpu.cpu_state[4]
.sym 12449 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 12451 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 12452 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 12453 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 12454 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 12457 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 12458 soc.cpu.pcpi_rs1[31]
.sym 12459 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 12460 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 12463 soc.cpu.latched_compr
.sym 12465 soc.cpu.irq_state[0]
.sym 12466 soc.cpu.reg_next_pc[0]
.sym 12469 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 12470 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 12471 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 12472 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 12475 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 12476 soc.cpu.pcpi_rs1[29]
.sym 12477 soc.cpu.cpu_state[4]
.sym 12478 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 12482 soc.cpu.cpu_state[4]
.sym 12484 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 12488 soc.cpu.reg_next_pc[0]
.sym 12490 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 12493 soc.cpu.cpu_state[4]
.sym 12494 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 12495 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 12496 soc.cpu.pcpi_rs1[30]
.sym 12497 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 12498 CLK$SB_IO_IN_$glb_clk
.sym 12500 soc.cpu.reg_pc[2]
.sym 12501 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.sym 12502 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 12503 soc.cpu.reg_pc[5]
.sym 12504 soc.cpu.reg_pc[7]
.sym 12505 soc.cpu.reg_next_pc[14]
.sym 12506 soc.cpu.cpuregs_wrdata[1]
.sym 12507 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I0
.sym 12508 soc.cpu.pcpi_rs1[9]
.sym 12509 soc.cpu.pcpi_rs1[23]
.sym 12510 soc.cpu.pcpi_rs1[23]
.sym 12511 soc.cpu.pcpi_rs1[9]
.sym 12512 soc.cpu.pcpi_rs1[30]
.sym 12513 soc.cpu.pcpi_rs1[19]
.sym 12515 soc.cpu.pcpi_rs1[26]
.sym 12516 soc.cpu.pcpi_rs1[31]
.sym 12517 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 12518 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 12519 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 12520 soc.cpu.pcpi_rs1[29]
.sym 12521 soc.cpu.irq_state[1]
.sym 12523 soc.cpu.pcpi_rs1[17]
.sym 12524 soc.cpu.pcpi_rs1[5]
.sym 12525 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 12526 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 12527 soc.cpu.irq_pending[1]
.sym 12529 soc.cpu.pcpi_rs1[2]
.sym 12530 soc.cpu.cpu_state[4]
.sym 12531 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 12532 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 12533 soc.cpu.reg_pc[2]
.sym 12534 soc.cpu.pcpi_rs1[23]
.sym 12535 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 12541 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 12542 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 12544 soc.cpu.reg_out[14]
.sym 12547 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 12549 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 12550 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12551 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12552 soc.cpu.reg_out[14]
.sym 12553 soc.cpu.reg_pc[1]
.sym 12554 soc.cpu.cpu_state[2]
.sym 12555 soc.cpu.alu_out_q[14]
.sym 12556 soc.cpu.reg_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.sym 12557 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 12558 soc.cpu.latched_compr
.sym 12560 soc.cpu.decoded_imm_j[0]
.sym 12561 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12562 soc.cpu.reg_next_pc[14]
.sym 12564 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 12567 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 12570 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 12571 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 12572 soc.cpu.latched_stalu
.sym 12574 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 12576 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 12577 soc.cpu.decoded_imm_j[0]
.sym 12580 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 12581 soc.cpu.reg_out[14]
.sym 12582 soc.cpu.alu_out_q[14]
.sym 12583 soc.cpu.latched_stalu
.sym 12587 soc.cpu.latched_compr
.sym 12589 soc.cpu.reg_pc[1]
.sym 12592 soc.cpu.reg_next_pc[14]
.sym 12594 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 12595 soc.cpu.reg_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.sym 12601 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 12604 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 12605 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12606 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12607 soc.cpu.cpu_state[2]
.sym 12610 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 12611 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 12612 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12613 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 12616 soc.cpu.alu_out_q[14]
.sym 12617 soc.cpu.latched_stalu
.sym 12618 soc.cpu.reg_out[14]
.sym 12619 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 12620 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 12621 CLK$SB_IO_IN_$glb_clk
.sym 12622 resetn_SB_LUT4_I3_O_$glb_sr
.sym 12623 soc.cpu.reg_pc[13]
.sym 12624 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 12625 soc.cpu.reg_next_pc[24]
.sym 12626 soc.cpu.reg_pc[8]
.sym 12627 soc.cpu.reg_pc[11]
.sym 12628 soc.cpu.reg_pc[12]
.sym 12629 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.sym 12630 soc.cpu.reg_pc[4]
.sym 12632 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 12634 soc.cpu.reg_pc[24]
.sym 12635 soc.cpu.irq_state[0]
.sym 12636 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 12637 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 12638 soc.cpu.reg_out[14]
.sym 12639 soc.cpu.pcpi_rs1[28]
.sym 12640 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 12642 soc.cpu.reg_next_pc[16]
.sym 12643 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 12644 soc.cpu.pcpi_rs1[31]
.sym 12646 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 12647 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 12648 soc.cpu.irq_mask[24]
.sym 12649 soc.cpu.reg_pc[17]
.sym 12650 soc.cpu.irq_mask[0]
.sym 12651 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 12652 soc.cpu.reg_pc[1]
.sym 12653 soc.cpu.cpu_state[5]
.sym 12654 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 12655 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 12656 resetn
.sym 12657 soc.cpu.irq_pending[14]
.sym 12658 soc.cpu.cpu_state[6]
.sym 12665 soc.cpu.cpu_state[4]
.sym 12666 soc.cpu.latched_stalu
.sym 12667 soc.cpu.reg_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.sym 12668 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 12669 soc.cpu.reg_next_pc[14]
.sym 12670 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 12671 soc.cpu.alu_out_q[24]
.sym 12672 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 12673 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0
.sym 12675 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 12677 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 12678 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 12679 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 12681 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I3
.sym 12682 soc.cpu.reg_next_pc[24]
.sym 12683 soc.cpu.irq_pending[14]
.sym 12685 soc.cpu.irq_state[1]
.sym 12686 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 12687 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I3_SB_LUT4_O_I0
.sym 12688 soc.cpu.reg_out[24]
.sym 12689 soc.cpu.irq_state[0]
.sym 12690 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2
.sym 12691 soc.cpu.irq_mask[14]
.sym 12692 soc.cpu.pcpi_rs1[27]
.sym 12693 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 12694 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 12695 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 12697 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 12698 soc.cpu.reg_out[24]
.sym 12699 soc.cpu.latched_stalu
.sym 12700 soc.cpu.alu_out_q[24]
.sym 12703 soc.cpu.reg_next_pc[14]
.sym 12704 soc.cpu.irq_state[0]
.sym 12705 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I3_SB_LUT4_O_I0
.sym 12706 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 12709 soc.cpu.irq_mask[14]
.sym 12710 soc.cpu.irq_pending[14]
.sym 12711 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0
.sym 12712 soc.cpu.irq_state[1]
.sym 12715 soc.cpu.alu_out_q[24]
.sym 12716 soc.cpu.latched_stalu
.sym 12717 soc.cpu.reg_out[24]
.sym 12718 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 12721 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 12722 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 12723 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 12724 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 12727 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2
.sym 12729 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I3
.sym 12734 soc.cpu.reg_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.sym 12735 soc.cpu.reg_next_pc[24]
.sym 12736 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 12739 soc.cpu.cpu_state[4]
.sym 12740 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 12741 soc.cpu.pcpi_rs1[27]
.sym 12742 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 12743 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 12744 CLK$SB_IO_IN_$glb_clk
.sym 12746 soc.cpu.reg_pc[16]
.sym 12747 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.sym 12748 soc.cpu.reg_pc[22]
.sym 12749 soc.cpu.reg_pc[30]
.sym 12750 soc.cpu.reg_next_pc[27]
.sym 12751 soc.cpu.reg_pc[20]
.sym 12752 soc.cpu.reg_pc[19]
.sym 12753 soc.cpu.reg_pc[17]
.sym 12754 soc.cpu.mem_rdata_q[14]
.sym 12755 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 12756 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12757 soc.cpu.pcpi_rs1[24]
.sym 12768 soc.cpu.pcpi_rs1[27]
.sym 12769 soc.cpu.cpu_state[4]
.sym 12770 soc.cpu.cpu_state[2]
.sym 12771 soc.cpu.irq_pending[31]
.sym 12772 soc.cpu.latched_is_lh
.sym 12773 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 12774 soc.cpu.reg_pc[11]
.sym 12775 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 12776 soc.cpu.cpuregs_rs1[27]
.sym 12777 soc.cpu.cpuregs_wrdata[14]
.sym 12778 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 12779 soc.cpu.cpu_state[2]
.sym 12780 soc.cpu.latched_compr
.sym 12781 soc.cpu.irq_mask[27]
.sym 12787 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 12788 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 12789 soc.cpu.reg_next_pc[24]
.sym 12790 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 12791 soc.cpu.irq_state[1]
.sym 12794 soc.cpu.irq_state[1]
.sym 12795 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 12796 soc.cpu.irq_pending[24]
.sym 12799 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12801 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 12802 soc.cpu.cpuregs_rs1[27]
.sym 12803 soc.cpu.cpu_state[2]
.sym 12804 soc.cpu.irq_state[0]
.sym 12805 soc.cpu.irq_pending[0]
.sym 12806 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 12807 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I0
.sym 12808 soc.cpu.irq_mask[24]
.sym 12809 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12810 soc.cpu.irq_mask[0]
.sym 12811 soc.cpu.is_lui_auipc_jal
.sym 12812 soc.cpu.reg_pc[27]
.sym 12813 soc.cpu.instr_lui
.sym 12814 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2
.sym 12817 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3
.sym 12820 soc.cpu.cpu_state[2]
.sym 12821 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 12822 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12823 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12826 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 12835 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 12838 soc.cpu.irq_state[1]
.sym 12839 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 12840 soc.cpu.irq_mask[24]
.sym 12841 soc.cpu.irq_pending[24]
.sym 12844 soc.cpu.cpuregs_rs1[27]
.sym 12845 soc.cpu.is_lui_auipc_jal
.sym 12846 soc.cpu.reg_pc[27]
.sym 12847 soc.cpu.instr_lui
.sym 12850 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 12851 soc.cpu.irq_pending[0]
.sym 12852 soc.cpu.irq_mask[0]
.sym 12853 soc.cpu.irq_state[1]
.sym 12856 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I0
.sym 12857 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 12858 soc.cpu.reg_next_pc[24]
.sym 12859 soc.cpu.irq_state[0]
.sym 12862 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3
.sym 12863 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2
.sym 12866 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 12867 CLK$SB_IO_IN_$glb_clk
.sym 12868 resetn_SB_LUT4_I3_O_$glb_sr
.sym 12869 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2
.sym 12870 soc.cpu.cpuregs_wrdata[13]
.sym 12871 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I1_SB_LUT4_O_I0
.sym 12872 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2
.sym 12873 soc.cpu.reg_pc[18]
.sym 12874 soc.cpu.cpuregs_wrdata[27]
.sym 12875 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I0
.sym 12876 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3
.sym 12878 soc.cpu.pcpi_rs1[7]
.sym 12879 soc.cpu.pcpi_rs1[7]
.sym 12880 soc.cpu.is_slli_srli_srai
.sym 12882 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 12883 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0
.sym 12884 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 12885 soc.cpu.reg_pc[27]
.sym 12886 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 12887 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 12888 soc.cpu.cpuregs_wrdata[16]
.sym 12889 soc.cpu.pcpi_rs1[20]
.sym 12890 soc.cpu.irq_state[1]
.sym 12892 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 12893 soc.cpu.reg_pc[22]
.sym 12895 soc.cpu.irq_state[1]
.sym 12896 soc.cpu.cpuregs_wrdata[27]
.sym 12897 soc.cpu.is_lui_auipc_jal
.sym 12898 soc.cpu.reg_out[29]
.sym 12899 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 12900 soc.cpu.pcpi_rs1[13]
.sym 12901 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 12902 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 12903 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 12904 soc.cpu.cpuregs_wrdata[24]
.sym 12910 soc.cpu.irq_mask[14]
.sym 12912 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 12913 soc.cpu.irq_mask[13]
.sym 12918 soc.cpu.irq_mask[24]
.sym 12919 soc.cpu.irq_state[1]
.sym 12920 soc.cpu.irq_pending[28]
.sym 12921 soc.cpu.irq_pending[27]
.sym 12922 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 12925 soc.cpu.irq_pending[13]
.sym 12927 soc.cpu.irq_pending[24]
.sym 12929 soc.cpu.irq_mask[31]
.sym 12931 soc.cpu.irq_pending[14]
.sym 12932 soc.cpu.irq_pending[31]
.sym 12937 soc.cpu.irq_mask[28]
.sym 12939 resetn
.sym 12940 soc.cpu.irq_mask[27]
.sym 12943 resetn
.sym 12944 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 12949 soc.cpu.irq_pending[24]
.sym 12951 soc.cpu.irq_mask[24]
.sym 12956 soc.cpu.irq_pending[28]
.sym 12957 soc.cpu.irq_mask[28]
.sym 12963 soc.cpu.irq_mask[27]
.sym 12964 soc.cpu.irq_pending[27]
.sym 12967 soc.cpu.irq_state[1]
.sym 12968 soc.cpu.irq_mask[13]
.sym 12969 soc.cpu.irq_pending[13]
.sym 12973 soc.cpu.irq_pending[14]
.sym 12974 soc.cpu.irq_mask[14]
.sym 12981 soc.cpu.irq_pending[31]
.sym 12982 soc.cpu.irq_mask[31]
.sym 12985 soc.cpu.irq_mask[13]
.sym 12986 soc.cpu.irq_pending[13]
.sym 12989 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 12990 CLK$SB_IO_IN_$glb_clk
.sym 12991 resetn_SB_LUT4_I3_O_$glb_sr
.sym 12992 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 12993 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12994 soc.cpu.irq_mask[26]
.sym 12995 soc.cpu.irq_mask[31]
.sym 12996 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0
.sym 12997 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_I1
.sym 12998 soc.cpu.cpuregs_wrdata[31]
.sym 12999 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_I0
.sym 13002 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 13004 soc.cpu.irq_mask[14]
.sym 13006 soc.cpu.irq_state[1]
.sym 13007 soc.cpu.irq_mask[13]
.sym 13009 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0_SB_LUT4_O_I1
.sym 13010 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3
.sym 13012 soc.cpu.reg_pc[3]
.sym 13013 soc.cpu.cpuregs_wrdata[13]
.sym 13014 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I0_SB_LUT4_O_I1
.sym 13015 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I1_SB_LUT4_O_I0
.sym 13017 soc.cpu.pcpi_rs1[12]
.sym 13018 soc.cpu.pcpi_rs1[23]
.sym 13019 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 13020 soc.cpu.reg_pc[18]
.sym 13021 soc.cpu.pcpi_rs1[2]
.sym 13022 soc.cpu.cpu_state[4]
.sym 13023 soc.cpu.reg_pc[30]
.sym 13024 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 13025 soc.cpu.reg_pc[2]
.sym 13026 soc.cpu.pcpi_rs1[10]
.sym 13027 soc.cpu.pcpi_rs1[5]
.sym 13033 soc.cpu.pcpi_rs1[21]
.sym 13034 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 13035 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 13036 soc.cpu.pcpi_rs1[18]
.sym 13037 soc.cpu.irq_pending[2]
.sym 13038 soc.cpu.irq_pending[0]
.sym 13039 soc.cpu.pcpi_rs1[20]
.sym 13041 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13044 soc.cpu.pcpi_rs1[23]
.sym 13045 soc.cpu.irq_delay_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 13046 soc.cpu.irq_pending[14]
.sym 13048 soc.cpu.irq_pending[13]
.sym 13049 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 13052 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13053 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13054 soc.cpu.pcpi_rs1[7]
.sym 13055 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 13056 soc.cpu.pcpi_rs1[15]
.sym 13057 soc.cpu.irq_mask[14]
.sym 13058 soc.cpu.pcpi_rs1[16]
.sym 13059 soc.cpu.irq_mask[2]
.sym 13060 soc.cpu.pcpi_rs1[13]
.sym 13062 soc.cpu.irq_mask[0]
.sym 13063 soc.cpu.irq_mask[13]
.sym 13064 soc.cpu.pcpi_rs1[9]
.sym 13066 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 13067 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13068 soc.cpu.pcpi_rs1[16]
.sym 13069 soc.cpu.pcpi_rs1[18]
.sym 13072 soc.cpu.pcpi_rs1[7]
.sym 13073 soc.cpu.pcpi_rs1[9]
.sym 13074 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13075 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 13078 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13079 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13080 soc.cpu.pcpi_rs1[23]
.sym 13081 soc.cpu.pcpi_rs1[15]
.sym 13084 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13085 soc.cpu.pcpi_rs1[21]
.sym 13086 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13087 soc.cpu.pcpi_rs1[13]
.sym 13090 soc.cpu.irq_pending[14]
.sym 13091 soc.cpu.irq_mask[2]
.sym 13092 soc.cpu.irq_pending[2]
.sym 13093 soc.cpu.irq_mask[14]
.sym 13096 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 13097 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 13098 soc.cpu.irq_pending[0]
.sym 13099 soc.cpu.irq_mask[0]
.sym 13102 soc.cpu.pcpi_rs1[20]
.sym 13103 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13104 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 13105 soc.cpu.pcpi_rs1[18]
.sym 13108 soc.cpu.irq_mask[13]
.sym 13109 soc.cpu.irq_pending[13]
.sym 13110 soc.cpu.irq_delay_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 13111 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 13113 CLK$SB_IO_IN_$glb_clk
.sym 13114 resetn_SB_LUT4_I3_O_$glb_sr
.sym 13115 soc.cpu.irq_mask[1]
.sym 13116 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13117 soc.cpu.irq_mask[2]
.sym 13118 soc.cpu.cpuregs_wrdata[29]
.sym 13119 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13120 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2
.sym 13121 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13122 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I0
.sym 13123 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I3
.sym 13127 soc.cpu.pcpi_rs1[21]
.sym 13128 soc.cpu.cpuregs_wrdata[31]
.sym 13129 soc.cpu.irq_pending[2]
.sym 13130 soc.cpu.reg_next_pc[31]
.sym 13131 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I3_SB_LUT4_O_I0
.sym 13132 soc.cpu.pcpi_rs1[18]
.sym 13137 soc.cpu.pcpi_rs1[28]
.sym 13138 soc.cpu.irq_mask[26]
.sym 13139 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 13140 soc.cpu.instr_retirq
.sym 13141 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 13142 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2
.sym 13143 soc.cpu.irq_mask[14]
.sym 13144 soc.cpu.irq_mask[24]
.sym 13145 soc.cpu.cpu_state[5]
.sym 13146 soc.cpu.cpu_state[6]
.sym 13147 soc.cpu.pcpi_rs1[19]
.sym 13148 soc.cpu.irq_mask[0]
.sym 13149 soc.cpu.reg_pc[17]
.sym 13150 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2
.sym 13156 soc.cpu.instr_retirq
.sym 13157 soc.cpu.cpuregs_rs1[2]
.sym 13158 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0
.sym 13159 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13160 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I2
.sym 13162 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I1
.sym 13163 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 13165 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13166 soc.cpu.instr_lui
.sym 13167 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13169 soc.cpu.is_lui_auipc_jal
.sym 13170 soc.cpu.cpuregs_rs1[31]
.sym 13171 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 13172 soc.cpu.pcpi_rs1[4]
.sym 13173 soc.cpu.pcpi_rs1[19]
.sym 13174 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 13175 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13176 soc.cpu.pcpi_rs1[17]
.sym 13177 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1
.sym 13178 soc.cpu.pcpi_rs1[24]
.sym 13179 soc.cpu.pcpi_rs1[16]
.sym 13180 soc.cpu.pcpi_rs1[12]
.sym 13181 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13182 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2
.sym 13183 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13185 soc.cpu.reg_pc[2]
.sym 13186 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 13187 soc.cpu.pcpi_rs1[21]
.sym 13189 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I2
.sym 13190 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 13191 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I1
.sym 13195 soc.cpu.cpuregs_rs1[31]
.sym 13196 soc.cpu.instr_retirq
.sym 13197 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 13198 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13201 soc.cpu.pcpi_rs1[24]
.sym 13202 soc.cpu.pcpi_rs1[16]
.sym 13203 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13204 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13207 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13208 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 13209 soc.cpu.pcpi_rs1[19]
.sym 13210 soc.cpu.pcpi_rs1[21]
.sym 13213 soc.cpu.reg_pc[2]
.sym 13214 soc.cpu.cpuregs_rs1[2]
.sym 13215 soc.cpu.is_lui_auipc_jal
.sym 13216 soc.cpu.instr_lui
.sym 13219 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13220 soc.cpu.pcpi_rs1[17]
.sym 13221 soc.cpu.pcpi_rs1[19]
.sym 13222 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 13225 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0
.sym 13226 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2
.sym 13227 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 13228 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1
.sym 13231 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13232 soc.cpu.pcpi_rs1[4]
.sym 13233 soc.cpu.pcpi_rs1[12]
.sym 13234 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13235 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13236 CLK$SB_IO_IN_$glb_clk
.sym 13238 soc.cpu.pcpi_rs1[12]
.sym 13239 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I0
.sym 13240 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I0
.sym 13241 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13242 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I0
.sym 13243 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1
.sym 13244 soc.cpu.pcpi_rs1[8]
.sym 13245 soc.cpu.pcpi_rs1[16]
.sym 13246 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I3
.sym 13247 soc.cpu.mem_wordsize[1]
.sym 13250 soc.cpu.pcpi_rs1[1]
.sym 13251 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I0_SB_LUT4_O_I1
.sym 13252 soc.cpu.pcpi_rs1[31]
.sym 13253 soc.cpu.cpuregs_wrdata[29]
.sym 13254 soc.cpu.pcpi_rs1[30]
.sym 13256 soc.cpu.irq_pending[31]
.sym 13257 soc.cpu.irq_mask[1]
.sym 13258 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I0
.sym 13261 soc.cpu.cpuregs_rs1[4]
.sym 13262 soc.cpu.cpu_state[2]
.sym 13263 soc.cpu.cpuregs_rs1[2]
.sym 13265 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 13266 soc.cpu.reg_pc[11]
.sym 13267 soc.cpu.cpu_state[2]
.sym 13268 soc.cpu.cpuregs_rs1[27]
.sym 13269 soc.cpu.cpuregs_wrdata[14]
.sym 13270 soc.cpu.cpu_state[2]
.sym 13271 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13272 soc.cpu.cpu_state[2]
.sym 13273 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 13279 soc.cpu.pcpi_rs1[2]
.sym 13280 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13281 soc.cpu.cpu_state[2]
.sym 13283 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13284 soc.cpu.is_lui_auipc_jal
.sym 13286 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 13287 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 13288 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 13289 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 13292 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13293 soc.cpu.pcpi_rs1[20]
.sym 13294 soc.cpu.instr_lui
.sym 13295 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I0
.sym 13296 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13299 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13300 soc.cpu.pcpi_rs1[10]
.sym 13301 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13302 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1
.sym 13303 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13306 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13307 soc.cpu.cpu_state[4]
.sym 13308 soc.cpu.cpuregs_rs1[30]
.sym 13309 soc.cpu.reg_pc[30]
.sym 13310 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2
.sym 13312 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 13313 soc.cpu.cpu_state[4]
.sym 13314 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13315 soc.cpu.pcpi_rs1[10]
.sym 13318 soc.cpu.reg_pc[30]
.sym 13319 soc.cpu.cpuregs_rs1[30]
.sym 13320 soc.cpu.is_lui_auipc_jal
.sym 13321 soc.cpu.instr_lui
.sym 13324 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13325 soc.cpu.pcpi_rs1[20]
.sym 13326 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 13327 soc.cpu.cpu_state[4]
.sym 13330 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 13331 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13332 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13333 soc.cpu.cpu_state[2]
.sym 13336 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13337 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13338 soc.cpu.cpu_state[2]
.sym 13339 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 13342 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 13343 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I0
.sym 13344 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1
.sym 13345 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2
.sym 13348 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 13350 soc.cpu.pcpi_rs1[2]
.sym 13351 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 13354 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 13355 soc.cpu.cpu_state[2]
.sym 13356 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13357 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13358 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13359 CLK$SB_IO_IN_$glb_clk
.sym 13361 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13362 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13363 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1
.sym 13364 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1
.sym 13365 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 13366 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1
.sym 13367 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1
.sym 13368 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1
.sym 13371 soc.cpu.is_alu_reg_reg
.sym 13373 soc.cpu.pcpi_rs1[28]
.sym 13374 soc.cpu.pcpi_rs1[8]
.sym 13375 soc.cpu.pcpi_rs1[10]
.sym 13376 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 13377 soc.cpu.reg_pc[27]
.sym 13378 soc.cpu.pcpi_rs1[16]
.sym 13380 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13384 soc.cpu.irq_pending[27]
.sym 13385 soc.cpu.pcpi_rs1[19]
.sym 13387 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13388 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 13389 soc.cpu.pcpi_rs1[9]
.sym 13390 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 13391 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13392 soc.cpu.cpuregs_wrdata[24]
.sym 13393 soc.cpu.pcpi_rs1[24]
.sym 13394 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13395 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 13396 soc.cpu.pcpi_rs1[13]
.sym 13403 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2
.sym 13404 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13405 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13406 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1
.sym 13407 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0
.sym 13410 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 13411 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 13412 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2
.sym 13413 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13414 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13415 soc.cpu.instr_lw_SB_LUT4_I1_I3
.sym 13416 soc.cpu.cpu_state[6]
.sym 13417 soc.cpu.cpu_state[5]
.sym 13418 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13419 soc.cpu.cpu_state[4]
.sym 13420 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13421 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I0
.sym 13422 soc.cpu.cpu_state[2]
.sym 13425 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 13427 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 13428 soc.cpu.pcpi_rs1[17]
.sym 13429 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 13430 soc.cpu.pcpi_rs1[19]
.sym 13431 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1
.sym 13435 soc.cpu.instr_lw_SB_LUT4_I1_I3
.sym 13437 soc.cpu.cpu_state[5]
.sym 13438 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 13441 soc.cpu.cpu_state[6]
.sym 13442 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 13443 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 13444 soc.cpu.cpu_state[5]
.sym 13447 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 13448 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0
.sym 13449 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1
.sym 13450 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2
.sym 13453 soc.cpu.cpu_state[4]
.sym 13454 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 13455 soc.cpu.pcpi_rs1[19]
.sym 13456 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13459 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 13460 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2
.sym 13461 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1
.sym 13462 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I0
.sym 13465 soc.cpu.pcpi_rs1[17]
.sym 13466 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 13467 soc.cpu.cpu_state[4]
.sym 13468 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13471 soc.cpu.cpu_state[2]
.sym 13472 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 13473 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13474 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13477 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13478 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13479 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 13480 soc.cpu.cpu_state[2]
.sym 13481 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13482 CLK$SB_IO_IN_$glb_clk
.sym 13484 soc.cpu.pcpi_rs1[15]
.sym 13485 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1
.sym 13486 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1
.sym 13487 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1
.sym 13488 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1
.sym 13489 soc.cpu.pcpi_rs1[3]
.sym 13490 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1
.sym 13491 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1
.sym 13496 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 13497 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13498 soc.cpu.pcpi_rs1[11]
.sym 13500 soc.cpu.reg_pc[3]
.sym 13501 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13502 soc.cpu.pcpi_rs1[17]
.sym 13503 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13505 soc.cpu.pcpi_rs1[7]
.sym 13506 soc.cpu.pcpi_rs1[19]
.sym 13507 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 13508 soc.cpu.is_lui_auipc_jal
.sym 13509 soc.cpu.cpuregs_rs1[13]
.sym 13510 soc.cpu.pcpi_rs1[23]
.sym 13511 soc.cpu.pcpi_rs1[18]
.sym 13512 soc.cpu.reg_pc[18]
.sym 13514 soc.cpu.pcpi_rs1[5]
.sym 13515 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13517 soc.cpu.pcpi_rs1[4]
.sym 13518 soc.cpu.pcpi_rs1[21]
.sym 13519 soc.cpu.cpu_state[4]
.sym 13525 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 13526 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 13529 soc.cpu.cpu_state[4]
.sym 13530 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13533 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 13534 soc.cpu.cpu_state[2]
.sym 13535 soc.cpu.pcpi_rs1[9]
.sym 13537 soc.cpu.cpu_state[4]
.sym 13542 soc.cpu.pcpi_rs1[5]
.sym 13544 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13545 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13546 soc.cpu.pcpi_rs1[13]
.sym 13547 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13549 soc.cpu.pcpi_rs1[15]
.sym 13553 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13554 soc.cpu.pcpi_rs1[3]
.sym 13555 soc.cpu.pcpi_rs1[22]
.sym 13558 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13559 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 13560 soc.cpu.cpu_state[4]
.sym 13561 soc.cpu.pcpi_rs1[22]
.sym 13564 soc.cpu.cpu_state[4]
.sym 13565 soc.cpu.pcpi_rs1[3]
.sym 13566 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 13567 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13570 soc.cpu.cpu_state[4]
.sym 13571 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 13572 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13573 soc.cpu.pcpi_rs1[13]
.sym 13576 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 13577 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13578 soc.cpu.pcpi_rs1[5]
.sym 13579 soc.cpu.cpu_state[4]
.sym 13582 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13583 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13584 soc.cpu.cpu_state[2]
.sym 13585 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 13588 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13589 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 13590 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13591 soc.cpu.cpu_state[2]
.sym 13594 soc.cpu.cpu_state[4]
.sym 13595 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 13596 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13597 soc.cpu.pcpi_rs1[15]
.sym 13600 soc.cpu.pcpi_rs1[9]
.sym 13601 soc.cpu.cpu_state[4]
.sym 13602 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 13603 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13607 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13608 soc.cpu.pcpi_rs1[5]
.sym 13609 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13610 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13611 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13612 soc.cpu.pcpi_rs1[13]
.sym 13613 soc.cpu.pcpi_rs1[22]
.sym 13616 soc.cpu.irq_pending[14]
.sym 13617 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 13619 soc.cpu.cpuregs_rs1[30]
.sym 13620 soc.cpu.pcpi_rs1[21]
.sym 13621 soc.cpu.pcpi_rs1[23]
.sym 13622 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13624 soc.cpu.pcpi_rs1[18]
.sym 13625 soc.cpu.irq_mask[21]
.sym 13626 soc.cpu.pcpi_rs1[15]
.sym 13627 soc.cpu.irq_pending[13]
.sym 13628 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13630 soc.cpu.pcpi_rs1[18]
.sym 13631 soc.cpu.irq_mask[24]
.sym 13632 soc.cpu.timer[2]
.sym 13635 soc.cpu.irq_mask[14]
.sym 13636 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13637 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 13639 soc.cpu.instr_retirq
.sym 13640 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13641 soc.cpu.reg_pc[17]
.sym 13642 soc.cpu.pcpi_rs1[5]
.sym 13648 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 13649 soc.cpu.pcpi_rs1[23]
.sym 13650 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13651 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2
.sym 13653 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13654 soc.cpu.pcpi_rs1[28]
.sym 13655 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0
.sym 13656 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1
.sym 13657 soc.cpu.cpu_state[4]
.sym 13658 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1
.sym 13659 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13660 soc.cpu.pcpi_rs1[20]
.sym 13661 soc.cpu.cpu_state[2]
.sym 13662 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13663 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1
.sym 13666 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 13667 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 13668 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13669 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I0
.sym 13670 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2
.sym 13671 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2
.sym 13672 soc.cpu.cpu_state[2]
.sym 13673 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13674 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13675 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0
.sym 13678 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13681 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 13682 soc.cpu.cpu_state[2]
.sym 13683 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13684 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13693 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 13694 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0
.sym 13695 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1
.sym 13696 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2
.sym 13699 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13700 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13701 soc.cpu.pcpi_rs1[20]
.sym 13702 soc.cpu.pcpi_rs1[28]
.sym 13705 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 13706 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2
.sym 13707 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0
.sym 13708 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1
.sym 13711 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I0
.sym 13712 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2
.sym 13713 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1
.sym 13714 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 13717 soc.cpu.cpu_state[4]
.sym 13718 soc.cpu.pcpi_rs1[23]
.sym 13719 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13720 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 13723 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13724 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 13725 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13726 soc.cpu.cpu_state[2]
.sym 13727 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13728 CLK$SB_IO_IN_$glb_clk
.sym 13730 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13731 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2
.sym 13732 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13733 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13734 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1
.sym 13735 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 13736 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13737 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13738 soc.cpu.reg_out[24]
.sym 13739 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13742 soc.cpu.pcpi_rs1[25]
.sym 13743 soc.cpu.pcpi_rs1[22]
.sym 13744 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2
.sym 13745 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 13747 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13749 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13750 soc.cpu.pcpi_rs1[1]
.sym 13751 soc.cpu.cpu_state[4]
.sym 13752 soc.cpu.pcpi_rs1[24]
.sym 13753 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13754 soc.cpu.cpu_state[2]
.sym 13755 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1
.sym 13756 soc.cpu.count_cycle[33]
.sym 13758 soc.cpu.cpu_state[2]
.sym 13760 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13762 soc.cpu.cpuregs_rs1[2]
.sym 13763 soc.cpu.reg_pc[11]
.sym 13764 soc.cpu.cpuregs_rs1[27]
.sym 13765 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 13772 soc.cpu.instr_lui
.sym 13773 soc.cpu.pcpi_rs1[25]
.sym 13774 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 13775 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2
.sym 13776 soc.cpu.cpu_state[2]
.sym 13777 soc.cpu.instr_lui
.sym 13778 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1
.sym 13779 soc.cpu.timer[28]
.sym 13780 soc.cpu.is_lui_auipc_jal
.sym 13781 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13782 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 13784 soc.cpu.pcpi_rs1[19]
.sym 13785 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0
.sym 13786 soc.cpu.instr_maskirq
.sym 13788 soc.cpu.pcpi_rs1[27]
.sym 13789 soc.cpu.pcpi_rs1[23]
.sym 13791 soc.cpu.reg_pc[24]
.sym 13793 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 13794 soc.cpu.cpuregs_rs1[24]
.sym 13795 soc.cpu.cpuregs_rs1[17]
.sym 13796 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13797 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13798 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13799 soc.cpu.irq_mask[28]
.sym 13800 soc.cpu.instr_timer
.sym 13801 soc.cpu.reg_pc[17]
.sym 13802 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13804 soc.cpu.instr_timer
.sym 13805 soc.cpu.timer[28]
.sym 13806 soc.cpu.instr_maskirq
.sym 13807 soc.cpu.irq_mask[28]
.sym 13810 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0
.sym 13811 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 13812 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1
.sym 13813 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2
.sym 13816 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 13817 soc.cpu.cpu_state[2]
.sym 13818 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13819 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13828 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13829 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13830 soc.cpu.pcpi_rs1[19]
.sym 13831 soc.cpu.pcpi_rs1[27]
.sym 13834 soc.cpu.instr_lui
.sym 13835 soc.cpu.is_lui_auipc_jal
.sym 13836 soc.cpu.cpuregs_rs1[24]
.sym 13837 soc.cpu.reg_pc[24]
.sym 13840 soc.cpu.instr_lui
.sym 13841 soc.cpu.reg_pc[17]
.sym 13842 soc.cpu.is_lui_auipc_jal
.sym 13843 soc.cpu.cpuregs_rs1[17]
.sym 13846 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 13847 soc.cpu.pcpi_rs1[25]
.sym 13848 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13849 soc.cpu.pcpi_rs1[23]
.sym 13850 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13851 CLK$SB_IO_IN_$glb_clk
.sym 13853 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13854 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 13855 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13856 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13857 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13858 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13859 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13860 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 13865 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 13866 soc.cpu.instr_lui
.sym 13867 soc.cpu.instr_lui
.sym 13868 soc.cpu.cpuregs_rs1[2]
.sym 13869 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13871 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3
.sym 13872 soc.cpu.irq_pending[27]
.sym 13873 soc.cpu.instr_lui
.sym 13874 soc.cpu.timer[21]
.sym 13877 soc.cpu.cpuregs_rs1[1]
.sym 13878 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13879 soc.cpu.count_instr[33]
.sym 13880 soc.cpu.cpuregs_rs1[24]
.sym 13881 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 13882 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13883 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13886 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13887 resetn
.sym 13888 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 13894 soc.cpu.instr_maskirq
.sym 13896 soc.cpu.cpuregs_rs1[24]
.sym 13897 soc.cpu.irq_mask[0]
.sym 13905 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 13913 resetn
.sym 13916 soc.cpu.cpuregs_rs1[13]
.sym 13917 soc.cpu.instr_timer
.sym 13918 soc.cpu.cpu_state[2]
.sym 13922 soc.cpu.cpuregs_rs1[14]
.sym 13925 soc.cpu.timer[0]
.sym 13929 soc.cpu.cpuregs_rs1[24]
.sym 13940 soc.cpu.cpuregs_rs1[14]
.sym 13945 resetn
.sym 13946 soc.cpu.instr_maskirq
.sym 13947 soc.cpu.cpu_state[2]
.sym 13953 soc.cpu.cpuregs_rs1[13]
.sym 13963 soc.cpu.timer[0]
.sym 13964 soc.cpu.irq_mask[0]
.sym 13965 soc.cpu.instr_maskirq
.sym 13966 soc.cpu.instr_timer
.sym 13973 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 13974 CLK$SB_IO_IN_$glb_clk
.sym 13975 resetn_SB_LUT4_I3_O_$glb_sr
.sym 13978 soc.cpu.count_instr[2]
.sym 13979 soc.cpu.count_instr[3]
.sym 13980 soc.cpu.count_instr[4]
.sym 13981 soc.cpu.count_instr[5]
.sym 13982 soc.cpu.count_instr[6]
.sym 13983 soc.cpu.count_instr[7]
.sym 13988 soc.cpu.pcpi_rs1[24]
.sym 13993 soc.cpu.instr_maskirq
.sym 13994 soc.cpu.pcpi_rs1[11]
.sym 13996 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 13997 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 13998 soc.cpu.instr_maskirq
.sym 13999 soc.cpu.count_cycle[1]
.sym 14000 soc.cpu.count_instr[53]
.sym 14002 soc.cpu.cpuregs_rs1[13]
.sym 14003 soc.cpu.instr_timer
.sym 14004 soc.cpu.count_cycle[53]
.sym 14005 soc.cpu.timer[29]
.sym 14006 soc.cpu.instr_timer
.sym 14007 soc.cpu.timer[1]
.sym 14008 soc.cpu.cpuregs_rs1[14]
.sym 14010 soc.cpu.timer[5]
.sym 14011 soc.cpu.count_instr[21]
.sym 14017 soc.cpu.timer[5]
.sym 14019 soc.cpu.timer[13]
.sym 14020 soc.cpu.cpuregs_rs1[13]
.sym 14021 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14022 soc.cpu.irq_mask[27]
.sym 14024 soc.cpu.instr_timer
.sym 14025 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14026 soc.cpu.instr_maskirq
.sym 14027 soc.cpu.instr_maskirq
.sym 14029 soc.cpu.irq_mask[13]
.sym 14032 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 14034 soc.cpu.timer[31]
.sym 14035 soc.cpu.count_instr[0]
.sym 14036 soc.cpu.timer[27]
.sym 14037 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14044 soc.cpu.instr_retirq
.sym 14047 soc.cpu.count_instr[1]
.sym 14050 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14051 soc.cpu.cpuregs_rs1[13]
.sym 14052 soc.cpu.instr_retirq
.sym 14053 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14056 soc.cpu.instr_timer
.sym 14058 soc.cpu.timer[31]
.sym 14062 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14063 soc.cpu.irq_mask[27]
.sym 14064 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 14065 soc.cpu.instr_maskirq
.sym 14074 soc.cpu.timer[13]
.sym 14075 soc.cpu.irq_mask[13]
.sym 14076 soc.cpu.instr_maskirq
.sym 14077 soc.cpu.instr_timer
.sym 14081 soc.cpu.timer[5]
.sym 14082 soc.cpu.instr_timer
.sym 14086 soc.cpu.count_instr[0]
.sym 14089 soc.cpu.count_instr[1]
.sym 14092 soc.cpu.timer[27]
.sym 14094 soc.cpu.instr_timer
.sym 14096 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_ce
.sym 14097 CLK$SB_IO_IN_$glb_clk
.sym 14098 resetn_SB_LUT4_I3_O_$glb_sr
.sym 14099 soc.cpu.count_instr[8]
.sym 14100 soc.cpu.count_instr[9]
.sym 14101 soc.cpu.count_instr[10]
.sym 14102 soc.cpu.count_instr[11]
.sym 14103 soc.cpu.count_instr[12]
.sym 14104 soc.cpu.count_instr[13]
.sym 14105 soc.cpu.count_instr[14]
.sym 14106 soc.cpu.count_instr[15]
.sym 14116 soc.cpu.cpuregs_rs1[17]
.sym 14117 soc.cpu.timer[11]
.sym 14118 soc.cpu.count_cycle[34]
.sym 14124 soc.cpu.timer[2]
.sym 14125 soc.cpu.cpuregs_wrdata[29]
.sym 14128 soc.cpu.count_instr[60]
.sym 14129 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 14130 soc.cpu.instr_retirq
.sym 14132 soc.cpu.count_instr[48]
.sym 14133 soc.cpu.timer[16]
.sym 14140 soc.cpu.count_cycle[45]
.sym 14141 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14143 soc.cpu.cpu_state[2]
.sym 14144 soc.cpu.irq_mask[14]
.sym 14145 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14147 soc.cpu.count_instr[0]
.sym 14148 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14153 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14155 soc.cpu.count_cycle[13]
.sym 14157 soc.cpu.instr_rdcycleh
.sym 14158 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14159 soc.cpu.instr_rdinstr
.sym 14160 soc.cpu.count_cycle[32]
.sym 14161 soc.cpu.count_instr[32]
.sym 14162 soc.cpu.instr_rdinstr
.sym 14163 soc.cpu.instr_timer
.sym 14164 soc.cpu.count_cycle[27]
.sym 14165 soc.cpu.count_instr[45]
.sym 14166 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14167 soc.cpu.instr_maskirq
.sym 14168 soc.cpu.timer[14]
.sym 14169 soc.cpu.count_instr[13]
.sym 14170 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14171 soc.cpu.instr_rdinstrh
.sym 14173 soc.cpu.count_cycle[13]
.sym 14174 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14175 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14176 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14179 soc.cpu.instr_rdcycleh
.sym 14180 soc.cpu.count_cycle[32]
.sym 14181 soc.cpu.count_instr[0]
.sym 14182 soc.cpu.instr_rdinstr
.sym 14185 soc.cpu.count_instr[13]
.sym 14186 soc.cpu.instr_rdcycleh
.sym 14187 soc.cpu.count_cycle[45]
.sym 14188 soc.cpu.instr_rdinstr
.sym 14191 soc.cpu.count_instr[32]
.sym 14192 soc.cpu.instr_rdinstrh
.sym 14193 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14194 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14197 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14198 soc.cpu.count_cycle[27]
.sym 14199 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14200 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14203 soc.cpu.timer[14]
.sym 14204 soc.cpu.instr_maskirq
.sym 14205 soc.cpu.instr_timer
.sym 14206 soc.cpu.irq_mask[14]
.sym 14209 soc.cpu.count_instr[45]
.sym 14211 soc.cpu.instr_rdinstrh
.sym 14212 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14215 soc.cpu.cpu_state[2]
.sym 14217 soc.cpu.instr_timer
.sym 14222 soc.cpu.count_instr[16]
.sym 14223 soc.cpu.count_instr[17]
.sym 14224 soc.cpu.count_instr[18]
.sym 14225 soc.cpu.count_instr[19]
.sym 14226 soc.cpu.count_instr[20]
.sym 14227 soc.cpu.count_instr[21]
.sym 14228 soc.cpu.count_instr[22]
.sym 14229 soc.cpu.count_instr[23]
.sym 14234 soc.cpu.count_cycle[45]
.sym 14236 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14237 soc.cpu.count_instr[11]
.sym 14238 soc.cpu.irq_mask[24]
.sym 14243 soc.cpu.count_cycle[13]
.sym 14244 soc.cpu.timer[23]
.sym 14246 soc.cpu.count_cycle[32]
.sym 14247 soc.cpu.count_instr[32]
.sym 14248 soc.cpu.count_cycle[33]
.sym 14249 soc.cpu.count_instr[59]
.sym 14250 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 14253 soc.cpu.instr_rdinstrh
.sym 14254 soc.cpu.timer[14]
.sym 14256 soc.cpu.count_instr[63]
.sym 14257 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 14263 soc.cpu.cpuregs_rs1[2]
.sym 14264 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 14265 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14266 soc.cpu.count_cycle[59]
.sym 14268 soc.cpu.count_cycle[63]
.sym 14269 soc.cpu.cpuregs_rs1[5]
.sym 14270 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 14271 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14272 soc.cpu.count_cycle[31]
.sym 14273 soc.cpu.count_instr[59]
.sym 14274 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 14275 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14276 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 14277 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 14278 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14281 soc.cpu.instr_rdcycleh
.sym 14282 soc.cpu.count_instr[27]
.sym 14283 soc.cpu.instr_rdinstr
.sym 14284 soc.cpu.timer_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.sym 14285 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14286 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14288 soc.cpu.instr_rdinstrh
.sym 14289 soc.cpu.timer_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 14291 soc.cpu.cpuregs_rs1[7]
.sym 14294 soc.cpu.timer_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 14297 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14298 soc.cpu.instr_rdcycleh
.sym 14299 soc.cpu.count_cycle[59]
.sym 14302 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 14303 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14304 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 14305 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14308 soc.cpu.timer_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 14309 soc.cpu.cpuregs_rs1[7]
.sym 14310 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 14311 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 14315 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14316 soc.cpu.count_cycle[63]
.sym 14317 soc.cpu.instr_rdcycleh
.sym 14320 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 14321 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14322 soc.cpu.count_cycle[31]
.sym 14323 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14326 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 14327 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 14328 soc.cpu.timer_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.sym 14329 soc.cpu.cpuregs_rs1[5]
.sym 14332 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 14333 soc.cpu.timer_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 14334 soc.cpu.cpuregs_rs1[2]
.sym 14335 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 14338 soc.cpu.count_instr[27]
.sym 14339 soc.cpu.instr_rdinstr
.sym 14340 soc.cpu.count_instr[59]
.sym 14341 soc.cpu.instr_rdinstrh
.sym 14343 CLK$SB_IO_IN_$glb_clk
.sym 14344 resetn_SB_LUT4_I3_O_$glb_sr
.sym 14345 soc.cpu.count_instr[24]
.sym 14346 soc.cpu.count_instr[25]
.sym 14347 soc.cpu.count_instr[26]
.sym 14348 soc.cpu.count_instr[27]
.sym 14349 soc.cpu.count_instr[28]
.sym 14350 soc.cpu.count_instr[29]
.sym 14351 soc.cpu.count_instr[30]
.sym 14352 soc.cpu.count_instr[31]
.sym 14353 soc.cpu.is_slli_srli_srai
.sym 14354 soc.cpu.decoded_rs2_SB_DFF_Q_2_D
.sym 14355 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 14358 $PACKER_VCC_NET
.sym 14362 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 14363 soc.cpu.timer[7]
.sym 14364 soc.cpu.cpuregs_rs1[30]
.sym 14367 soc.cpu.cpuregs_rs1[2]
.sym 14370 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 14373 soc.cpu.timer[13]
.sym 14374 soc.cpu.instr_rdinstrh
.sym 14375 soc.cpu.count_instr[33]
.sym 14377 soc.cpu.cpuregs_rs1[7]
.sym 14379 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 14380 soc.cpu.count_instr[45]
.sym 14386 soc.cpu.timer[4]
.sym 14387 soc.cpu.timer_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 14388 soc.cpu.timer_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 14389 soc.cpu.count_instr[31]
.sym 14391 soc.cpu.timer_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.sym 14392 soc.cpu.timer[2]
.sym 14393 soc.cpu.timer[0]
.sym 14396 soc.cpu.timer[7]
.sym 14397 soc.cpu.timer_SB_DFFSR_Q_28_D_SB_LUT4_O_I2
.sym 14398 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 14399 soc.cpu.timer[5]
.sym 14400 soc.cpu.timer_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.sym 14401 soc.cpu.timer_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 14402 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.sym 14404 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 14405 soc.cpu.timer[6]
.sym 14407 soc.cpu.cpuregs_rs1[3]
.sym 14408 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 14409 soc.cpu.cpuregs_rs1[6]
.sym 14410 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 14411 soc.cpu.instr_rdinstr
.sym 14412 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 14413 soc.cpu.instr_rdinstrh
.sym 14414 soc.cpu.timer[3]
.sym 14415 soc.cpu.cpuregs_rs1[4]
.sym 14416 soc.cpu.count_instr[63]
.sym 14417 soc.cpu.timer[1]
.sym 14419 soc.cpu.cpuregs_rs1[4]
.sym 14420 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 14421 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 14422 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 14425 soc.cpu.timer[7]
.sym 14426 soc.cpu.timer[4]
.sym 14427 soc.cpu.timer[6]
.sym 14428 soc.cpu.timer[5]
.sym 14431 soc.cpu.timer_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 14432 soc.cpu.timer_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.sym 14433 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.sym 14434 soc.cpu.timer_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.sym 14437 soc.cpu.cpuregs_rs1[6]
.sym 14438 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 14439 soc.cpu.timer_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.sym 14440 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 14443 soc.cpu.timer_SB_DFFSR_Q_28_D_SB_LUT4_O_I2
.sym 14444 soc.cpu.timer_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 14445 soc.cpu.timer_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 14446 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 14449 soc.cpu.timer[3]
.sym 14450 soc.cpu.timer[1]
.sym 14451 soc.cpu.timer[0]
.sym 14452 soc.cpu.timer[2]
.sym 14455 soc.cpu.timer_SB_DFFSR_Q_28_D_SB_LUT4_O_I2
.sym 14456 soc.cpu.cpuregs_rs1[3]
.sym 14457 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 14458 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 14461 soc.cpu.count_instr[63]
.sym 14462 soc.cpu.instr_rdinstr
.sym 14463 soc.cpu.count_instr[31]
.sym 14464 soc.cpu.instr_rdinstrh
.sym 14466 CLK$SB_IO_IN_$glb_clk
.sym 14467 resetn_SB_LUT4_I3_O_$glb_sr
.sym 14468 soc.cpu.count_instr[32]
.sym 14469 soc.cpu.count_instr[33]
.sym 14470 soc.cpu.count_instr[34]
.sym 14471 soc.cpu.count_instr[35]
.sym 14472 soc.cpu.count_instr[36]
.sym 14473 soc.cpu.count_instr[37]
.sym 14474 soc.cpu.count_instr[38]
.sym 14475 soc.cpu.count_instr[39]
.sym 14481 soc.cpu.count_cycle[59]
.sym 14483 soc.cpu.count_cycle[31]
.sym 14484 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 14485 soc.cpu.count_cycle[27]
.sym 14492 soc.cpu.timer[24]
.sym 14493 soc.cpu.cpuregs_rs1[11]
.sym 14494 soc.cpu.timer[19]
.sym 14495 soc.cpu.count_cycle[53]
.sym 14498 soc.cpu.timer[18]
.sym 14501 soc.cpu.count_instr[52]
.sym 14502 soc.cpu.cpuregs_rs1[14]
.sym 14503 soc.cpu.count_instr[53]
.sym 14509 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 14510 soc.cpu.timer_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 14511 soc.cpu.timer[9]
.sym 14512 soc.cpu.timer_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 14513 soc.cpu.timer[15]
.sym 14514 soc.cpu.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 14515 soc.cpu.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 14516 soc.cpu.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 14517 soc.cpu.cpuregs_rs1[11]
.sym 14518 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 14519 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 14520 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 14521 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 14522 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14523 soc.cpu.timer[10]
.sym 14525 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 14527 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 14528 soc.cpu.cpuregs_rs1[14]
.sym 14529 soc.cpu.timer[14]
.sym 14530 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 14532 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 14533 soc.cpu.timer[13]
.sym 14534 soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 14535 soc.cpu.timer[11]
.sym 14536 soc.cpu.timer[8]
.sym 14537 soc.cpu.timer[12]
.sym 14538 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 14539 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 14540 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14542 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 14543 soc.cpu.timer_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 14544 soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 14545 soc.cpu.timer_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 14548 soc.cpu.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 14549 soc.cpu.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 14550 soc.cpu.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 14551 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 14554 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 14555 soc.cpu.cpuregs_rs1[11]
.sym 14556 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 14557 soc.cpu.timer_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 14560 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 14561 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 14562 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 14563 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 14566 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 14567 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 14568 soc.cpu.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 14569 soc.cpu.cpuregs_rs1[14]
.sym 14572 soc.cpu.timer[13]
.sym 14573 soc.cpu.timer[15]
.sym 14574 soc.cpu.timer[12]
.sym 14575 soc.cpu.timer[14]
.sym 14578 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14579 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 14580 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14581 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 14584 soc.cpu.timer[11]
.sym 14585 soc.cpu.timer[9]
.sym 14586 soc.cpu.timer[10]
.sym 14587 soc.cpu.timer[8]
.sym 14589 CLK$SB_IO_IN_$glb_clk
.sym 14590 resetn_SB_LUT4_I3_O_$glb_sr
.sym 14591 soc.cpu.count_instr[40]
.sym 14592 soc.cpu.count_instr[41]
.sym 14593 soc.cpu.count_instr[42]
.sym 14594 soc.cpu.count_instr[43]
.sym 14595 soc.cpu.count_instr[44]
.sym 14596 soc.cpu.count_instr[45]
.sym 14597 soc.cpu.count_instr[46]
.sym 14598 soc.cpu.count_instr[47]
.sym 14604 soc.cpu.cpuregs_rs1[10]
.sym 14606 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 14607 soc.cpu.cpuregs_rs1[27]
.sym 14613 soc.cpu.cpuregs_rs1[21]
.sym 14619 soc.cpu.count_instr[48]
.sym 14624 soc.cpu.count_instr[60]
.sym 14625 soc.cpu.timer[16]
.sym 14626 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 14632 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 14636 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 14637 soc.cpu.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 14638 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 14639 soc.cpu.cpuregs_rs1[13]
.sym 14640 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 14642 soc.cpu.timer[21]
.sym 14643 soc.cpu.cpuregs_rs1[23]
.sym 14645 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 14646 soc.cpu.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 14647 soc.cpu.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 14648 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 14650 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 14652 soc.cpu.timer[23]
.sym 14653 soc.cpu.timer[22]
.sym 14654 soc.cpu.timer[20]
.sym 14655 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 14656 soc.cpu.cpuregs_rs1[16]
.sym 14658 soc.cpu.cpuregs_rs1[20]
.sym 14659 soc.cpu.cpuregs_rs1[22]
.sym 14661 soc.cpu.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 14662 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 14665 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 14666 soc.cpu.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 14667 soc.cpu.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 14668 soc.cpu.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 14671 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 14672 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 14673 soc.cpu.cpuregs_rs1[16]
.sym 14674 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 14677 soc.cpu.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 14678 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 14679 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 14680 soc.cpu.cpuregs_rs1[13]
.sym 14683 soc.cpu.timer[21]
.sym 14684 soc.cpu.timer[23]
.sym 14685 soc.cpu.timer[22]
.sym 14686 soc.cpu.timer[20]
.sym 14689 soc.cpu.cpuregs_rs1[23]
.sym 14690 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 14691 soc.cpu.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 14692 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 14695 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 14696 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 14697 soc.cpu.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 14698 soc.cpu.cpuregs_rs1[22]
.sym 14701 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 14702 soc.cpu.cpuregs_rs1[20]
.sym 14703 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 14704 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 14708 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 14710 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 14712 CLK$SB_IO_IN_$glb_clk
.sym 14713 resetn_SB_LUT4_I3_O_$glb_sr
.sym 14714 soc.cpu.count_instr[48]
.sym 14715 soc.cpu.count_instr[49]
.sym 14716 soc.cpu.count_instr[50]
.sym 14717 soc.cpu.count_instr[51]
.sym 14718 soc.cpu.count_instr[52]
.sym 14719 soc.cpu.count_instr[53]
.sym 14720 soc.cpu.count_instr[54]
.sym 14721 soc.cpu.count_instr[55]
.sym 14730 soc.cpu.cpuregs_rs1[6]
.sym 14731 soc.cpu.cpuregs_rs1[23]
.sym 14733 soc.cpu.cpuregs_rs1[4]
.sym 14735 soc.cpu.count_cycle[45]
.sym 14737 soc.cpu.instr_rdinstr
.sym 14740 soc.cpu.count_instr[63]
.sym 14741 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 14742 soc.cpu.cpuregs_rs1[16]
.sym 14744 soc.cpu.cpuregs_rs1[20]
.sym 14745 soc.cpu.cpuregs_rs1[22]
.sym 14748 soc.cpu.count_instr[59]
.sym 14755 soc.cpu.timer[30]
.sym 14756 soc.cpu.timer[17]
.sym 14760 soc.cpu.timer[28]
.sym 14761 soc.cpu.cpuregs_rs1[17]
.sym 14762 soc.cpu.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 14763 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 14764 soc.cpu.timer[16]
.sym 14765 soc.cpu.timer[31]
.sym 14766 soc.cpu.cpuregs_rs1[19]
.sym 14769 soc.cpu.timer[19]
.sym 14770 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 14772 soc.cpu.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 14773 soc.cpu.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 14774 soc.cpu.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 14775 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 14776 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 14778 soc.cpu.cpuregs_rs1[25]
.sym 14780 soc.cpu.timer[29]
.sym 14781 soc.cpu.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 14782 soc.cpu.timer[18]
.sym 14783 soc.cpu.cpuregs_rs1[24]
.sym 14784 soc.cpu.cpuregs_rs1[18]
.sym 14786 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 14788 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 14789 soc.cpu.cpuregs_rs1[24]
.sym 14790 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 14791 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 14794 soc.cpu.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 14795 soc.cpu.cpuregs_rs1[17]
.sym 14796 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 14797 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 14800 soc.cpu.timer[30]
.sym 14801 soc.cpu.timer[28]
.sym 14802 soc.cpu.timer[29]
.sym 14803 soc.cpu.timer[31]
.sym 14806 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 14807 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 14808 soc.cpu.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 14809 soc.cpu.cpuregs_rs1[18]
.sym 14812 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 14813 soc.cpu.cpuregs_rs1[25]
.sym 14814 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 14815 soc.cpu.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 14818 soc.cpu.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 14819 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 14820 soc.cpu.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 14821 soc.cpu.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 14824 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 14825 soc.cpu.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 14826 soc.cpu.cpuregs_rs1[19]
.sym 14827 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 14830 soc.cpu.timer[19]
.sym 14831 soc.cpu.timer[16]
.sym 14832 soc.cpu.timer[17]
.sym 14833 soc.cpu.timer[18]
.sym 14835 CLK$SB_IO_IN_$glb_clk
.sym 14836 resetn_SB_LUT4_I3_O_$glb_sr
.sym 14837 soc.cpu.count_instr[56]
.sym 14838 soc.cpu.count_instr[57]
.sym 14839 soc.cpu.count_instr[58]
.sym 14840 soc.cpu.count_instr[59]
.sym 14841 soc.cpu.count_instr[60]
.sym 14842 soc.cpu.count_instr[61]
.sym 14843 soc.cpu.count_instr[62]
.sym 14844 soc.cpu.count_instr[63]
.sym 14846 soc.cpu.is_alu_reg_reg
.sym 14853 soc.cpu.count_instr[0]
.sym 14854 soc.cpu.cpuregs_rs1[19]
.sym 14855 soc.cpu.instr_lui
.sym 14856 soc.cpu.cpuregs_rs1[13]
.sym 14859 soc.cpu.cpuregs_rs1[3]
.sym 14869 soc.cpu.cpuregs_rs1[24]
.sym 14870 soc.cpu.cpuregs_rs1[18]
.sym 14878 soc.cpu.timer[24]
.sym 14882 soc.cpu.timer[26]
.sym 14886 soc.cpu.timer[27]
.sym 14887 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14888 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14890 soc.cpu.timer[25]
.sym 14892 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14893 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14896 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14897 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14923 soc.cpu.timer[26]
.sym 14924 soc.cpu.timer[25]
.sym 14925 soc.cpu.timer[24]
.sym 14926 soc.cpu.timer[27]
.sym 14929 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14932 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14953 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14954 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14955 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14956 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14969 soc.cpu.count_instr[62]
.sym 14971 soc.cpu.count_cycle[63]
.sym 15031 LED_B$SB_IO_OUT
.sym 15060 soc.cpu.instr_sltiu
.sym 15061 soc.cpu.instr_bgeu
.sym 15064 soc.cpu.instr_blt
.sym 15065 soc.cpu.instr_slti
.sym 15066 soc.cpu.instr_and
.sym 15067 soc.cpu.instr_and_SB_LUT4_I0_O
.sym 15074 soc.cpu.is_lui_auipc_jal
.sym 15075 soc.cpu.mem_rdata_q[12]
.sym 15083 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15106 soc.cpu.instr_bge
.sym 15108 soc.cpu.instr_beq_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 15110 soc.cpu.instr_slt
.sym 15112 soc.cpu.instr_slt_SB_LUT4_I3_O
.sym 15113 soc.cpu.instr_bne
.sym 15116 soc.cpu.instr_bltu
.sym 15117 soc.cpu.instr_sltu
.sym 15118 soc.cpu.instr_sltiu
.sym 15121 soc.cpu.instr_bltu_SB_LUT4_I2_1_O
.sym 15122 soc.cpu.instr_blt
.sym 15123 soc.cpu.instr_slti
.sym 15125 soc.cpu.instr_and_SB_LUT4_I0_O
.sym 15126 soc.cpu.instr_jalr
.sym 15127 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 15130 soc.cpu.instr_beq_SB_LUT4_I1_O
.sym 15133 soc.cpu.instr_add_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 15135 soc.cpu.instr_sltiu
.sym 15136 soc.cpu.instr_bltu
.sym 15137 soc.cpu.instr_sltu
.sym 15147 soc.cpu.instr_sltiu
.sym 15148 soc.cpu.instr_slti
.sym 15149 soc.cpu.instr_sltu
.sym 15150 soc.cpu.instr_slt
.sym 15153 soc.cpu.instr_bltu
.sym 15154 soc.cpu.instr_bge
.sym 15155 soc.cpu.instr_jalr
.sym 15156 soc.cpu.instr_bne
.sym 15160 soc.cpu.instr_slti
.sym 15161 soc.cpu.instr_blt
.sym 15162 soc.cpu.instr_slt
.sym 15165 soc.cpu.instr_bltu_SB_LUT4_I2_1_O
.sym 15166 soc.cpu.instr_add_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 15167 soc.cpu.instr_and_SB_LUT4_I0_O
.sym 15168 soc.cpu.instr_beq_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 15171 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 15172 soc.cpu.instr_beq_SB_LUT4_I1_O
.sym 15174 soc.cpu.instr_slt_SB_LUT4_I3_O
.sym 15178 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 15182 CLK$SB_IO_IN_$glb_clk
.sym 15188 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 15189 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I3
.sym 15190 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 15192 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 15193 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 15194 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 15200 soc.cpu.is_sltiu_bltu_sltu
.sym 15201 soc.memory.wen[1]
.sym 15204 soc.cpu.instr_bge_SB_LUT4_I2_I3
.sym 15205 soc.memory.rdata_1[1]
.sym 15206 soc.cpu.instr_slt_SB_LUT4_I3_O
.sym 15208 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 15210 soc.cpu.is_slti_blt_slt
.sym 15216 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 15219 soc.cpu.instr_waitirq
.sym 15221 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 15233 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S
.sym 15236 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 15237 soc.cpu.is_lui_auipc_jal
.sym 15238 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 15239 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 15242 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 15245 soc.cpu.irq_state[0]
.sym 15250 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 15251 soc.cpu.cpu_state[2]
.sym 15253 soc.cpu.mem_rdata_q[12]
.sym 15254 soc.cpu.is_lui_auipc_jal
.sym 15265 soc.cpu.is_alu_reg_reg
.sym 15266 resetn
.sym 15268 soc.cpu.mem_rdata_q[13]
.sym 15271 soc.cpu.mem_rdata_q[14]
.sym 15274 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 15276 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 15278 soc.cpu.instr_or
.sym 15279 soc.cpu.instr_ori
.sym 15281 soc.cpu.instr_xori
.sym 15285 soc.cpu.mem_rdata_q[12]
.sym 15288 soc.cpu.instr_xor
.sym 15291 soc.cpu.is_alu_reg_imm
.sym 15292 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 15293 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 15298 soc.cpu.mem_rdata_q[12]
.sym 15299 soc.cpu.is_alu_reg_imm
.sym 15300 soc.cpu.mem_rdata_q[14]
.sym 15301 soc.cpu.mem_rdata_q[13]
.sym 15304 soc.cpu.instr_ori
.sym 15307 soc.cpu.instr_or
.sym 15311 soc.cpu.instr_xor
.sym 15312 soc.cpu.instr_xori
.sym 15318 resetn
.sym 15319 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 15322 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 15324 soc.cpu.is_alu_reg_reg
.sym 15328 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 15329 soc.cpu.mem_rdata_q[14]
.sym 15330 soc.cpu.mem_rdata_q[13]
.sym 15331 soc.cpu.mem_rdata_q[12]
.sym 15334 soc.cpu.mem_rdata_q[14]
.sym 15335 soc.cpu.is_alu_reg_imm
.sym 15336 soc.cpu.mem_rdata_q[12]
.sym 15337 soc.cpu.mem_rdata_q[13]
.sym 15340 soc.cpu.mem_rdata_q[13]
.sym 15341 soc.cpu.mem_rdata_q[12]
.sym 15342 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 15343 soc.cpu.mem_rdata_q[14]
.sym 15344 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 15345 CLK$SB_IO_IN_$glb_clk
.sym 15346 resetn_SB_LUT4_I3_O_$glb_sr
.sym 15347 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 15348 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O
.sym 15349 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 15350 soc.cpu.mem_do_rinst
.sym 15351 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 15352 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O
.sym 15353 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15354 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 15355 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 15356 iomem_addr[5]
.sym 15360 resetn
.sym 15362 soc.memory.rdata_1[15]
.sym 15363 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 15364 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 15365 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 15367 soc.cpu.mem_rdata_q[12]
.sym 15370 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 15371 soc.cpu.cpu_state[3]
.sym 15372 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 15373 soc.cpu.instr_jalr
.sym 15374 soc.cpu.instr_andi
.sym 15375 soc.cpu.instr_jalr
.sym 15377 soc.cpu.is_alu_reg_imm
.sym 15379 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 15382 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 15389 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 15390 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 15392 soc.cpu.is_sll_srl_sra
.sym 15393 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 15394 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 15395 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 15398 soc.cpu.is_slli_srli_srai
.sym 15400 soc.cpu.cpu_state[2]
.sym 15401 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 15403 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 15405 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15406 soc.cpu.irq_active
.sym 15408 soc.cpu.cpu_state[1]
.sym 15410 soc.cpu.instr_rdcycle
.sym 15411 soc.cpu.irq_state[0]
.sym 15412 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15414 soc.cpu.instr_retirq
.sym 15415 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 15416 soc.cpu.irq_active_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 15419 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 15421 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 15422 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15423 soc.cpu.is_sll_srl_sra
.sym 15424 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 15427 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 15430 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 15433 soc.cpu.cpu_state[1]
.sym 15434 soc.cpu.irq_active_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 15435 soc.cpu.irq_active
.sym 15436 soc.cpu.irq_state[0]
.sym 15439 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15440 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 15441 soc.cpu.cpu_state[2]
.sym 15442 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 15446 soc.cpu.instr_retirq
.sym 15448 soc.cpu.cpu_state[2]
.sym 15451 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 15452 soc.cpu.instr_rdcycle
.sym 15454 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 15458 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15459 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 15460 soc.cpu.cpu_state[2]
.sym 15463 soc.cpu.is_slli_srli_srai
.sym 15464 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 15465 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 15466 soc.cpu.instr_rdcycle
.sym 15467 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 15468 CLK$SB_IO_IN_$glb_clk
.sym 15469 resetn_SB_LUT4_I3_O_$glb_sr
.sym 15470 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15471 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 15472 soc.cpu.mem_do_prefetch
.sym 15473 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 15474 soc.cpu.do_waitirq_SB_LUT4_I3_O
.sym 15475 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 15476 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 15477 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0
.sym 15481 soc.cpu.reg_pc[0]
.sym 15482 soc.memory.rdata_0[2]
.sym 15484 soc.memory.rdata_0[1]
.sym 15485 soc.cpu.mem_do_rinst
.sym 15486 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 15487 resetn
.sym 15488 soc.cpu.irq_active
.sym 15489 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 15490 soc.cpu.mem_rdata_q[13]
.sym 15491 iomem_addr[5]
.sym 15492 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 15494 soc.cpu.cpu_state[2]
.sym 15496 soc.cpu.is_sb_sh_sw
.sym 15497 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 15498 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 15499 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 15500 soc.cpu.instr_retirq
.sym 15501 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 15504 soc.cpu.decoder_trigger
.sym 15505 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 15511 soc.cpu.decoder_trigger
.sym 15512 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 15514 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 15515 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15516 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15517 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 15521 soc.cpu.cpu_state[1]
.sym 15522 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 15523 soc.cpu.cpu_state[2]
.sym 15524 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 15525 soc.cpu.instr_rdcycle
.sym 15526 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 15527 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15529 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3
.sym 15533 soc.cpu.mem_do_wdata_SB_LUT4_I2_O
.sym 15534 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 15536 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 15538 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 15540 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 15541 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 15542 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 15544 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15546 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 15547 soc.cpu.cpu_state[2]
.sym 15551 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3
.sym 15552 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 15553 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 15556 soc.cpu.mem_do_wdata_SB_LUT4_I2_O
.sym 15558 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 15559 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 15563 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 15564 soc.cpu.instr_rdcycle
.sym 15565 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 15568 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 15569 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 15570 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 15571 soc.cpu.cpu_state[1]
.sym 15574 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15575 soc.cpu.mem_do_wdata_SB_LUT4_I2_O
.sym 15576 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 15577 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 15580 soc.cpu.decoder_trigger
.sym 15581 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 15583 soc.cpu.cpu_state[1]
.sym 15586 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 15587 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 15589 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15591 CLK$SB_IO_IN_$glb_clk
.sym 15593 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 15594 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D
.sym 15595 soc.cpu.decoder_pseudo_trigger
.sym 15596 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 15597 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 15598 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 15599 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15600 soc.cpu.do_waitirq
.sym 15601 soc.cpu.irq_mask[1]
.sym 15603 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 15604 soc.cpu.irq_mask[1]
.sym 15607 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 15609 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 15611 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15612 soc.cpu.instr_sub
.sym 15613 soc.cpu.irq_state[1]
.sym 15615 soc.cpu.cpu_state[2]
.sym 15616 soc.cpu.mem_do_prefetch
.sym 15617 soc.cpu.mem_do_prefetch
.sym 15619 soc.cpu.mem_do_wdata_SB_LUT4_I2_O
.sym 15620 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 15621 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 15622 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 15624 soc.cpu.instr_jal
.sym 15625 soc.cpu.cpu_state[3]
.sym 15626 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 15627 soc.cpu.instr_rdcycle
.sym 15634 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 15635 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 15637 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0
.sym 15638 soc.cpu.mem_do_wdata_SB_LUT4_I2_O
.sym 15639 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 15640 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 15641 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0
.sym 15643 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 15644 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 15645 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 15646 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0
.sym 15647 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 15648 soc.cpu.instr_jal
.sym 15649 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 15650 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 15651 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D
.sym 15652 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 15653 soc.cpu.cpu_state[5]
.sym 15654 soc.cpu.cpu_state[2]
.sym 15655 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 15660 soc.cpu.cpu_state[1]
.sym 15661 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 15663 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 15664 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15665 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 15667 soc.cpu.cpu_state[2]
.sym 15668 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 15669 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 15670 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0
.sym 15673 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 15674 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 15675 soc.cpu.instr_jal
.sym 15676 soc.cpu.mem_do_wdata_SB_LUT4_I2_O
.sym 15679 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 15680 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0
.sym 15681 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 15682 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D
.sym 15685 soc.cpu.cpu_state[5]
.sym 15686 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 15687 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0
.sym 15688 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 15691 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 15692 soc.cpu.cpu_state[1]
.sym 15693 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 15694 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 15698 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 15699 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15700 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 15703 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 15704 soc.cpu.cpu_state[1]
.sym 15705 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 15710 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 15711 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 15712 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 15714 CLK$SB_IO_IN_$glb_clk
.sym 15718 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 15720 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 15721 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 15722 soc.cpu.latched_branch
.sym 15723 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 15727 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 15728 soc.cpu.irq_pending[1]
.sym 15729 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2
.sym 15730 soc.cpu.cpu_state[4]
.sym 15731 soc.cpu.pcpi_rs1[23]
.sym 15732 soc.cpu.pcpi_rs1[5]
.sym 15734 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 15735 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0
.sym 15736 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 15737 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 15738 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 15740 soc.cpu.instr_sw_SB_LUT4_I3_I1
.sym 15741 soc.cpu.cpu_state[1]
.sym 15742 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 15743 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15745 soc.cpu.latched_branch
.sym 15746 soc.cpu.pcpi_rs1[5]
.sym 15747 soc.cpu.mem_do_rdata_SB_DFFESR_Q_E
.sym 15748 soc.cpu.irq_state[0]
.sym 15749 soc.cpu.mem_rdata_q[12]
.sym 15751 soc.cpu.is_lui_auipc_jal
.sym 15757 soc.cpu.cpu_state[3]
.sym 15760 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 15764 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 15765 soc.cpu.cpu_state[2]
.sym 15766 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 15769 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 15770 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 15771 soc.cpu.mem_do_wdata_SB_LUT4_I2_O
.sym 15772 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 15773 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15774 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 15778 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15779 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 15782 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 15785 soc.cpu.cpu_state[6]
.sym 15786 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 15787 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15788 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 15791 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 15792 soc.cpu.cpu_state[3]
.sym 15796 soc.cpu.cpu_state[6]
.sym 15799 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 15802 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 15803 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 15804 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 15805 soc.cpu.mem_do_wdata_SB_LUT4_I2_O
.sym 15808 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 15809 soc.cpu.cpu_state[3]
.sym 15810 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 15811 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 15814 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 15815 soc.cpu.cpu_state[2]
.sym 15816 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 15817 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15821 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15823 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 15826 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 15827 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 15828 soc.cpu.cpu_state[3]
.sym 15829 soc.cpu.mem_do_wdata_SB_LUT4_I2_O
.sym 15832 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15833 soc.cpu.cpu_state[3]
.sym 15834 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 15835 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 15837 CLK$SB_IO_IN_$glb_clk
.sym 15840 soc.cpu.latched_compr_SB_DFFE_Q_E
.sym 15841 soc.cpu.latched_compr
.sym 15842 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 15843 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 15844 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 15845 soc.cpu.instr_sw_SB_LUT4_I3_I1
.sym 15846 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 15847 soc.cpu.cpu_state[6]
.sym 15849 soc.cpu.reg_pc[20]
.sym 15850 soc.cpu.irq_mask[2]
.sym 15852 iomem_addr[6]
.sym 15853 soc.cpu.mem_rdata_q[12]
.sym 15854 soc.cpu.cpu_state[3]
.sym 15856 soc.cpu.pcpi_rs1[31]
.sym 15857 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 15858 soc.cpu.cpu_state[3]
.sym 15861 soc.cpu.cpu_state[6]
.sym 15863 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 15864 resetn
.sym 15865 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 15866 soc.cpu.instr_jalr
.sym 15867 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 15868 soc.cpu.cpu_state[6]
.sym 15869 soc.cpu.instr_jalr
.sym 15870 soc.cpu.pcpi_rs1[10]
.sym 15871 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 15872 soc.cpu.alu_out_q[27]
.sym 15873 soc.cpu.pcpi_rs1[22]
.sym 15874 soc.cpu.latched_is_lb
.sym 15883 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 15885 soc.cpu.mem_do_wdata
.sym 15887 soc.cpu.instr_lw_SB_LUT4_I1_I3
.sym 15891 soc.cpu.mem_do_rinst
.sym 15892 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15893 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 15895 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 15898 soc.cpu.mem_do_wdata_SB_DFFESR_Q_E
.sym 15899 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D
.sym 15900 soc.cpu.cpu_state[0]
.sym 15901 soc.cpu.cpu_state[1]
.sym 15905 soc.cpu.mem_do_rdata
.sym 15908 soc.cpu.reg_pc[0]
.sym 15909 resetn
.sym 15921 soc.cpu.instr_lw_SB_LUT4_I1_I3
.sym 15922 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 15925 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 15926 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D
.sym 15931 soc.cpu.cpu_state[1]
.sym 15932 soc.cpu.cpu_state[0]
.sym 15933 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 15934 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 15937 soc.cpu.mem_do_rinst
.sym 15939 resetn
.sym 15940 soc.cpu.reg_pc[0]
.sym 15945 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D
.sym 15949 soc.cpu.mem_do_rdata
.sym 15950 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15951 resetn
.sym 15952 soc.cpu.mem_do_wdata
.sym 15959 soc.cpu.mem_do_wdata_SB_DFFESR_Q_E
.sym 15960 CLK$SB_IO_IN_$glb_clk
.sym 15961 resetn_SB_LUT4_I3_O_$glb_sr
.sym 15962 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 15963 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 15964 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 15965 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 15966 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1
.sym 15967 soc.cpu.latched_stalu
.sym 15968 soc.cpu.reg_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 15969 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 15972 soc.cpu.reg_pc[4]
.sym 15974 resetn
.sym 15975 iomem_addr[6]
.sym 15976 soc.cpu.mem_wordsize[2]
.sym 15977 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 15978 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 15979 soc.cpu.instr_sub
.sym 15981 soc.cpu.cpu_state[2]
.sym 15982 soc.cpu.alu_out_q[14]
.sym 15983 soc.cpu.latched_compr_SB_DFFE_Q_E
.sym 15985 soc.cpu.latched_compr
.sym 15986 soc.cpu.cpu_state[2]
.sym 15987 soc.cpu.pcpi_rs1[19]
.sym 15988 soc.cpu.pcpi_rs1[8]
.sym 15989 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 15990 soc.cpu.reg_next_pc[13]
.sym 15991 soc.cpu.pcpi_rs1[12]
.sym 15992 soc.cpu.cpuregs_wrdata[2]
.sym 15993 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 15994 soc.cpu.latched_is_lb_SB_DFFESR_Q_E
.sym 15995 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 15996 soc.cpu.pcpi_rs1[13]
.sym 16003 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 16004 soc.cpu.mem_do_prefetch
.sym 16005 soc.cpu.latched_is_lb_SB_DFFESR_Q_E
.sym 16006 soc.cpu.cpu_state[5]
.sym 16008 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 16011 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 16012 soc.cpu.cpu_state[0]
.sym 16013 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 16015 soc.cpu.instr_lh
.sym 16016 soc.cpu.mem_do_wdata
.sym 16018 soc.cpu.instr_lb
.sym 16020 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 16022 soc.cpu.latched_is_lb
.sym 16023 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 16028 soc.cpu.cpu_state[6]
.sym 16032 soc.cpu.latched_is_lh
.sym 16034 soc.cpu.mem_do_rdata
.sym 16036 soc.cpu.cpu_state[6]
.sym 16037 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 16042 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 16043 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 16044 soc.cpu.mem_do_prefetch
.sym 16045 soc.cpu.mem_do_rdata
.sym 16054 soc.cpu.latched_is_lb
.sym 16055 soc.cpu.instr_lb
.sym 16056 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 16057 soc.cpu.cpu_state[6]
.sym 16066 soc.cpu.instr_lh
.sym 16067 soc.cpu.latched_is_lh
.sym 16068 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 16069 soc.cpu.cpu_state[6]
.sym 16072 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 16073 soc.cpu.cpu_state[5]
.sym 16074 soc.cpu.cpu_state[0]
.sym 16078 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 16079 soc.cpu.mem_do_wdata
.sym 16080 soc.cpu.mem_do_prefetch
.sym 16082 soc.cpu.latched_is_lb_SB_DFFESR_Q_E
.sym 16083 CLK$SB_IO_IN_$glb_clk
.sym 16084 resetn_SB_LUT4_I3_O_$glb_sr
.sym 16085 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 16086 soc.cpu.cpuregs_wrdata[2]
.sym 16087 soc.cpu.reg_pc[10]
.sym 16088 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 16089 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I1
.sym 16090 soc.cpu.reg_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 16091 soc.cpu.reg_next_pc[2]
.sym 16092 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16093 soc.cpu.mem_rdata_q[12]
.sym 16095 soc.cpu.is_lui_auipc_jal
.sym 16096 soc.cpu.reg_pc[13]
.sym 16097 soc.cpu.cpuregs_waddr[4]
.sym 16100 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 16102 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 16104 soc.cpu.instr_sub
.sym 16105 soc.cpu.latched_is_lb
.sym 16106 soc.cpu.alu_out_q[31]
.sym 16107 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 16108 soc.cpu.pcpi_rs1[30]
.sym 16109 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16110 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 16111 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 16113 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1
.sym 16114 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 16115 soc.cpu.latched_stalu
.sym 16117 soc.cpu.pcpi_rs1[15]
.sym 16119 soc.cpu.compressed_instr
.sym 16120 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 16126 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 16128 soc.cpu.irq_state[1]
.sym 16129 soc.cpu.irq_pending[2]
.sym 16130 soc.cpu.irq_state[0]
.sym 16131 soc.cpu.latched_stalu
.sym 16134 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 16138 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0_SB_LUT4_O_I1
.sym 16142 soc.cpu.alu_out_q[27]
.sym 16145 soc.cpu.irq_mask[2]
.sym 16148 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 16150 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 16155 soc.cpu.reg_out[27]
.sym 16156 soc.cpu.reg_next_pc[2]
.sym 16159 soc.cpu.reg_out[27]
.sym 16160 soc.cpu.latched_stalu
.sym 16161 soc.cpu.alu_out_q[27]
.sym 16162 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 16165 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0_SB_LUT4_O_I1
.sym 16166 soc.cpu.irq_state[0]
.sym 16167 soc.cpu.reg_next_pc[2]
.sym 16177 soc.cpu.latched_stalu
.sym 16178 soc.cpu.reg_out[27]
.sym 16179 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 16180 soc.cpu.alu_out_q[27]
.sym 16183 soc.cpu.irq_state[1]
.sym 16184 soc.cpu.irq_pending[2]
.sym 16186 soc.cpu.irq_mask[2]
.sym 16197 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 16201 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 16202 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 16205 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 16206 CLK$SB_IO_IN_$glb_clk
.sym 16207 resetn_SB_LUT4_I3_O_$glb_sr
.sym 16209 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16210 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16211 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16212 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16213 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16214 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16215 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16218 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I1
.sym 16221 soc.cpu.reg_out[10]
.sym 16222 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16223 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 16224 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0
.sym 16226 soc.cpu.pcpi_rs1[23]
.sym 16228 soc.cpu.reg_next_pc[21]
.sym 16230 soc.cpu.mem_do_wdata
.sym 16231 soc.cpu.pcpi_rs1[2]
.sym 16232 soc.cpu.is_lui_auipc_jal
.sym 16233 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16234 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 16235 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16237 soc.cpu.reg_pc[2]
.sym 16238 soc.cpu.reg_next_pc[29]
.sym 16239 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 16240 soc.cpu.irq_state[0]
.sym 16241 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 16242 soc.cpu.pcpi_rs1[5]
.sym 16243 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 16251 soc.cpu.irq_state[1]
.sym 16252 soc.cpu.alu_out_q[29]
.sym 16253 soc.cpu.reg_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 16254 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 16255 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 16256 soc.cpu.reg_next_pc[29]
.sym 16257 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16258 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 16261 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16262 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 16263 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.sym 16265 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 16266 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 16269 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16271 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 16272 soc.cpu.irq_pending[1]
.sym 16274 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 16275 soc.cpu.latched_stalu
.sym 16277 soc.cpu.irq_mask[1]
.sym 16278 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16279 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 16280 soc.cpu.reg_out[29]
.sym 16282 soc.cpu.irq_state[1]
.sym 16283 soc.cpu.irq_mask[1]
.sym 16285 soc.cpu.irq_pending[1]
.sym 16288 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 16289 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 16290 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16291 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16294 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 16295 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 16297 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.sym 16300 soc.cpu.latched_stalu
.sym 16301 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 16302 soc.cpu.alu_out_q[29]
.sym 16303 soc.cpu.reg_out[29]
.sym 16306 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 16307 soc.cpu.alu_out_q[29]
.sym 16308 soc.cpu.reg_out[29]
.sym 16309 soc.cpu.latched_stalu
.sym 16312 soc.cpu.reg_next_pc[29]
.sym 16313 soc.cpu.reg_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 16315 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 16318 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 16319 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 16320 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16321 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16324 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 16325 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 16326 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 16328 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 16329 CLK$SB_IO_IN_$glb_clk
.sym 16330 resetn_SB_LUT4_I3_O_$glb_sr
.sym 16331 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16332 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16333 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16334 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16335 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16336 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16337 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16338 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16340 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 16343 soc.cpu.irq_pending[2]
.sym 16344 soc.cpu.reg_pc[0]
.sym 16345 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 16346 soc.cpu.alu_out_q[29]
.sym 16348 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 16349 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16351 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 16352 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 16354 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16355 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 16356 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 16357 soc.cpu.pcpi_rs1[22]
.sym 16358 soc.cpu.reg_out[27]
.sym 16359 soc.cpu.reg_next_pc[10]
.sym 16360 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 16361 soc.cpu.reg_pc[30]
.sym 16362 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 16363 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 16364 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16365 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 16366 soc.cpu.pcpi_rs1[10]
.sym 16372 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 16373 soc.cpu.reg_next_pc[1]
.sym 16374 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I0_SB_LUT4_O_I2
.sym 16375 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 16377 soc.cpu.irq_state[0]
.sym 16378 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 16379 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 16380 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I1
.sym 16381 soc.cpu.reg_next_pc[1]
.sym 16382 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I0_SB_LUT4_O_I1
.sym 16383 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 16384 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 16389 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 16390 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 16392 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 16394 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 16395 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16397 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.sym 16399 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 16401 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16403 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I0
.sym 16405 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 16411 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16412 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 16413 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 16414 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16417 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 16418 soc.cpu.reg_next_pc[1]
.sym 16419 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 16420 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I0_SB_LUT4_O_I1
.sym 16423 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 16431 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 16436 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.sym 16437 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 16438 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 16441 soc.cpu.reg_next_pc[1]
.sym 16442 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I1
.sym 16443 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I0
.sym 16444 soc.cpu.irq_state[0]
.sym 16447 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 16448 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I0_SB_LUT4_O_I2
.sym 16449 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I0_SB_LUT4_O_I1
.sym 16450 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 16451 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 16452 CLK$SB_IO_IN_$glb_clk
.sym 16453 resetn_SB_LUT4_I3_O_$glb_sr
.sym 16454 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16455 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16456 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16457 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16458 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16459 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16460 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16461 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16463 soc.cpu.reg_next_pc[1]
.sym 16465 soc.cpu.reg_pc[22]
.sym 16466 soc.cpu.reg_pc[2]
.sym 16467 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16468 soc.cpu.reg_next_pc[14]
.sym 16469 soc.cpu.cpu_state[2]
.sym 16470 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I0_SB_LUT4_O_I1
.sym 16471 soc.cpu.decoded_imm_j[0]
.sym 16472 soc.cpu.pcpi_rs1[29]
.sym 16474 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 16475 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16476 soc.cpu.reg_pc[7]
.sym 16477 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 16478 soc.cpu.reg_next_pc[13]
.sym 16479 soc.cpu.pcpi_rs1[8]
.sym 16480 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16481 soc.cpu.reg_pc[5]
.sym 16482 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16483 soc.cpu.pcpi_rs1[12]
.sym 16484 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 16485 soc.cpu.reg_next_pc[13]
.sym 16486 soc.cpu.cpu_state[2]
.sym 16487 soc.cpu.cpuregs_wrdata[1]
.sym 16488 soc.cpu.pcpi_rs1[13]
.sym 16489 soc.cpu.cpuregs_wrdata[2]
.sym 16495 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16498 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 16499 soc.cpu.reg_next_pc[27]
.sym 16501 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 16502 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 16505 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 16506 soc.cpu.reg_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.sym 16509 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 16510 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 16511 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 16515 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 16517 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.sym 16521 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 16523 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 16526 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16530 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 16534 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 16535 soc.cpu.reg_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.sym 16537 soc.cpu.reg_next_pc[27]
.sym 16540 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.sym 16541 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 16542 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 16547 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 16553 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 16561 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 16564 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16565 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 16566 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16567 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 16570 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 16574 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 16575 CLK$SB_IO_IN_$glb_clk
.sym 16576 resetn_SB_LUT4_I3_O_$glb_sr
.sym 16577 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16578 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16579 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16580 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16581 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16582 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16583 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16584 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I3
.sym 16585 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 16589 soc.cpu.reg_pc[13]
.sym 16590 soc.cpu.alu_out_q[22]
.sym 16591 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 16593 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 16595 soc.cpu.reg_next_pc[24]
.sym 16596 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16599 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16600 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16601 soc.cpu.pcpi_rs1[15]
.sym 16602 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 16603 soc.cpu.compressed_instr
.sym 16604 soc.cpu.reg_pc[8]
.sym 16605 soc.cpu.reg_pc[7]
.sym 16606 soc.cpu.reg_pc[11]
.sym 16607 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 16608 soc.cpu.reg_pc[12]
.sym 16609 soc.cpu.reg_pc[16]
.sym 16610 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1
.sym 16611 soc.cpu.irq_mask[28]
.sym 16612 soc.cpu.reg_pc[4]
.sym 16619 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 16621 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 16622 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 16624 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 16627 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.sym 16628 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 16629 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 16630 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 16632 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 16635 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 16636 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16640 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16647 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 16651 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 16657 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 16658 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16659 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 16660 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16663 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 16671 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 16676 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 16677 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.sym 16678 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 16681 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 16687 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 16694 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 16697 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 16698 CLK$SB_IO_IN_$glb_clk
.sym 16699 resetn_SB_LUT4_I3_O_$glb_sr
.sym 16701 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3
.sym 16702 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I3
.sym 16703 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I3
.sym 16704 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I3
.sym 16705 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I3
.sym 16706 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3
.sym 16707 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I3
.sym 16709 soc.cpu.pcpi_rs1[13]
.sym 16710 soc.cpu.pcpi_rs1[13]
.sym 16712 soc.cpu.reg_pc[16]
.sym 16715 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 16717 soc.cpu.reg_pc[28]
.sym 16718 soc.cpu.pcpi_rs1[10]
.sym 16719 soc.cpu.pcpi_rs1[12]
.sym 16720 soc.cpu.reg_pc[30]
.sym 16721 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16722 soc.cpu.reg_next_pc[27]
.sym 16723 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16724 soc.cpu.reg_pc[18]
.sym 16725 soc.cpu.reg_pc[2]
.sym 16726 soc.cpu.pcpi_rs1[5]
.sym 16727 soc.cpu.pcpi_rs1[24]
.sym 16728 soc.cpu.pcpi_rs1[27]
.sym 16729 soc.cpu.is_lui_auipc_jal
.sym 16730 soc.cpu.reg_next_pc[29]
.sym 16731 soc.cpu.reg_pc[20]
.sym 16732 soc.cpu.irq_state[0]
.sym 16733 soc.cpu.reg_pc[19]
.sym 16735 soc.cpu.reg_pc[17]
.sym 16745 soc.cpu.reg_next_pc[27]
.sym 16746 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I0_SB_LUT4_O_I1
.sym 16747 soc.cpu.latched_compr
.sym 16748 soc.cpu.irq_mask[27]
.sym 16750 soc.cpu.reg_next_pc[13]
.sym 16751 soc.cpu.irq_pending[28]
.sym 16752 soc.cpu.irq_pending[27]
.sym 16753 soc.cpu.irq_state[0]
.sym 16754 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I1
.sym 16755 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I0
.sym 16756 soc.cpu.irq_state[1]
.sym 16757 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2
.sym 16761 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 16762 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 16764 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 16766 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3_SB_LUT4_O_I0
.sym 16768 soc.cpu.irq_state[1]
.sym 16769 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I3
.sym 16770 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 16771 soc.cpu.irq_mask[28]
.sym 16772 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3
.sym 16774 soc.cpu.irq_state[1]
.sym 16775 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 16776 soc.cpu.irq_pending[27]
.sym 16777 soc.cpu.irq_mask[27]
.sym 16780 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I3
.sym 16781 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I1
.sym 16782 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I0
.sym 16783 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 16786 soc.cpu.irq_state[1]
.sym 16787 soc.cpu.irq_mask[28]
.sym 16789 soc.cpu.irq_pending[28]
.sym 16795 soc.cpu.latched_compr
.sym 16798 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 16805 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3
.sym 16807 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2
.sym 16811 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I0_SB_LUT4_O_I1
.sym 16812 soc.cpu.reg_next_pc[13]
.sym 16813 soc.cpu.irq_state[0]
.sym 16816 soc.cpu.irq_state[0]
.sym 16817 soc.cpu.reg_next_pc[27]
.sym 16818 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 16819 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3_SB_LUT4_O_I0
.sym 16820 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 16821 CLK$SB_IO_IN_$glb_clk
.sym 16822 resetn_SB_LUT4_I3_O_$glb_sr
.sym 16823 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I3
.sym 16824 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I3_SB_LUT4_O_I0
.sym 16825 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I3
.sym 16826 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3
.sym 16827 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I3
.sym 16828 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I3_SB_LUT4_O_I0
.sym 16829 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I3
.sym 16830 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I3
.sym 16832 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I3
.sym 16834 soc.cpu.irq_mask[2]
.sym 16836 soc.cpu.irq_pending[28]
.sym 16838 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 16839 soc.cpu.irq_mask[0]
.sym 16841 soc.cpu.reg_pc[1]
.sym 16842 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I1
.sym 16845 resetn
.sym 16846 soc.cpu.pcpi_rs1[19]
.sym 16847 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 16848 soc.cpu.reg_pc[23]
.sym 16849 soc.cpu.pcpi_rs1[22]
.sym 16850 soc.cpu.pcpi_rs1[10]
.sym 16851 soc.cpu.reg_pc[25]
.sym 16852 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3_SB_LUT4_O_I0
.sym 16853 soc.cpu.reg_pc[30]
.sym 16854 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I3
.sym 16856 soc.cpu.reg_pc[29]
.sym 16857 soc.cpu.instr_maskirq
.sym 16858 soc.cpu.instr_lui
.sym 16868 soc.cpu.irq_mask[27]
.sym 16869 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 16870 soc.cpu.reg_next_pc[31]
.sym 16872 soc.cpu.irq_pending[19]
.sym 16873 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16874 soc.cpu.cpuregs_rs1[26]
.sym 16875 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 16876 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0
.sym 16880 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1
.sym 16881 soc.cpu.irq_mask[24]
.sym 16882 soc.cpu.irq_pending[28]
.sym 16883 soc.cpu.irq_pending[27]
.sym 16884 soc.cpu.cpuregs.wdata_SB_LUT4_O_I3
.sym 16885 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_I1
.sym 16886 soc.cpu.irq_pending[31]
.sym 16887 soc.cpu.irq_state[1]
.sym 16888 soc.cpu.cpuregs_rs1[31]
.sym 16889 soc.cpu.irq_pending[24]
.sym 16890 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 16891 soc.cpu.irq_mask[31]
.sym 16892 soc.cpu.irq_state[0]
.sym 16893 soc.cpu.irq_mask[19]
.sym 16894 soc.cpu.irq_mask[28]
.sym 16895 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_I0
.sym 16897 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_I0
.sym 16898 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 16899 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16900 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_I1
.sym 16904 soc.cpu.irq_pending[31]
.sym 16906 soc.cpu.irq_mask[31]
.sym 16910 soc.cpu.cpuregs_rs1[26]
.sym 16915 soc.cpu.cpuregs_rs1[31]
.sym 16921 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16922 soc.cpu.irq_state[0]
.sym 16923 soc.cpu.reg_next_pc[31]
.sym 16924 soc.cpu.irq_state[1]
.sym 16927 soc.cpu.irq_mask[28]
.sym 16928 soc.cpu.irq_mask[19]
.sym 16929 soc.cpu.irq_pending[19]
.sym 16930 soc.cpu.irq_pending[28]
.sym 16933 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1
.sym 16934 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0
.sym 16935 soc.cpu.cpuregs.wdata_SB_LUT4_O_I3
.sym 16936 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 16939 soc.cpu.irq_mask[24]
.sym 16940 soc.cpu.irq_mask[27]
.sym 16941 soc.cpu.irq_pending[27]
.sym 16942 soc.cpu.irq_pending[24]
.sym 16943 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 16944 CLK$SB_IO_IN_$glb_clk
.sym 16945 resetn_SB_LUT4_I3_O_$glb_sr
.sym 16946 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3
.sym 16947 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3
.sym 16948 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I3_SB_LUT4_O_I0
.sym 16949 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I3
.sym 16950 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I3
.sym 16951 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I3
.sym 16952 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I3
.sym 16953 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I0
.sym 16956 soc.cpu.cpuregs_wrdata[29]
.sym 16957 soc.cpu.reg_pc[0]
.sym 16960 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 16962 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 16963 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 16964 soc.cpu.irq_mask[27]
.sym 16966 soc.cpu.irq_pending[31]
.sym 16968 soc.cpu.irq_pending[19]
.sym 16969 soc.cpu.latched_is_lh
.sym 16970 soc.cpu.cpuregs.wdata_SB_LUT4_O_I3
.sym 16971 soc.cpu.pcpi_rs1[8]
.sym 16972 soc.cpu.pcpi_rs1[13]
.sym 16973 soc.cpu.pcpi_rs1[16]
.sym 16974 soc.cpu.reg_pc[5]
.sym 16975 soc.cpu.pcpi_rs1[12]
.sym 16977 iomem_wdata[14]
.sym 16978 soc.cpu.cpu_state[2]
.sym 16979 soc.cpu.irq_mask[19]
.sym 16980 soc.cpu.cpuregs_wrdata[1]
.sym 16981 soc.cpu.cpuregs_wrdata[2]
.sym 16988 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16989 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 16990 soc.cpu.irq_state[1]
.sym 16991 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I0_SB_LUT4_O_I1
.sym 16992 soc.cpu.is_lui_auipc_jal
.sym 16993 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 16994 soc.cpu.pcpi_rs1[16]
.sym 16996 soc.cpu.cpuregs_rs1[1]
.sym 16998 soc.cpu.irq_mask[31]
.sym 16999 soc.cpu.cpuregs_rs1[4]
.sym 17001 soc.cpu.pcpi_rs1[8]
.sym 17002 soc.cpu.reg_next_pc[29]
.sym 17003 soc.cpu.pcpi_rs1[13]
.sym 17004 soc.cpu.irq_state[0]
.sym 17005 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I1
.sym 17007 soc.cpu.cpu_state[2]
.sym 17008 soc.cpu.cpuregs_rs1[2]
.sym 17009 soc.cpu.reg_pc[4]
.sym 17010 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I0
.sym 17011 soc.cpu.pcpi_rs1[11]
.sym 17012 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 17013 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 17014 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 17015 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I3
.sym 17017 soc.cpu.instr_maskirq
.sym 17018 soc.cpu.instr_lui
.sym 17022 soc.cpu.cpuregs_rs1[1]
.sym 17026 soc.cpu.cpuregs_rs1[4]
.sym 17027 soc.cpu.reg_pc[4]
.sym 17028 soc.cpu.is_lui_auipc_jal
.sym 17029 soc.cpu.instr_lui
.sym 17035 soc.cpu.cpuregs_rs1[2]
.sym 17038 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I3
.sym 17039 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 17040 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I0
.sym 17041 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I1
.sym 17044 soc.cpu.irq_mask[31]
.sym 17045 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17046 soc.cpu.cpu_state[2]
.sym 17047 soc.cpu.instr_maskirq
.sym 17050 soc.cpu.pcpi_rs1[8]
.sym 17051 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17052 soc.cpu.pcpi_rs1[16]
.sym 17053 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17056 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17057 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 17058 soc.cpu.pcpi_rs1[13]
.sym 17059 soc.cpu.pcpi_rs1[11]
.sym 17062 soc.cpu.irq_state[0]
.sym 17063 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I0_SB_LUT4_O_I1
.sym 17064 soc.cpu.irq_state[1]
.sym 17065 soc.cpu.reg_next_pc[29]
.sym 17066 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 17067 CLK$SB_IO_IN_$glb_clk
.sym 17068 resetn_SB_LUT4_I3_O_$glb_sr
.sym 17069 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I3
.sym 17070 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I3
.sym 17071 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3_SB_LUT4_O_I0
.sym 17072 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2
.sym 17073 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I3
.sym 17074 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I3
.sym 17075 soc.cpu.cpuregs.wdata_SB_LUT4_O_I3
.sym 17076 soc.cpu.irq_mask[29]
.sym 17077 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 17078 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 17079 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17081 soc.cpu.irq_mask[1]
.sym 17082 soc.cpu.cpuregs_rs1[1]
.sym 17083 soc.cpu.pcpi_rs1[9]
.sym 17085 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17086 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 17087 soc.cpu.reg_out[29]
.sym 17088 soc.cpu.cpuregs_wrdata[27]
.sym 17089 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 17090 soc.cpu.reg_pc[22]
.sym 17091 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 17092 soc.cpu.pcpi_rs1[24]
.sym 17093 soc.cpu.pcpi_rs1[15]
.sym 17094 soc.cpu.reg_pc[16]
.sym 17095 soc.cpu.cpuregs_rs1[20]
.sym 17096 soc.cpu.reg_pc[6]
.sym 17097 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I3
.sym 17098 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17099 soc.cpu.pcpi_rs1[16]
.sym 17100 soc.cpu.reg_pc[12]
.sym 17101 soc.cpu.pcpi_rs1[12]
.sym 17102 soc.cpu.reg_pc[7]
.sym 17103 soc.cpu.cpuregs_rs1[16]
.sym 17104 soc.cpu.reg_pc[8]
.sym 17110 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17111 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I0
.sym 17114 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I0
.sym 17116 soc.cpu.pcpi_rs1[8]
.sym 17117 soc.cpu.cpu_state[4]
.sym 17118 soc.cpu.irq_mask[1]
.sym 17120 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1
.sym 17121 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1
.sym 17123 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2
.sym 17124 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1
.sym 17125 soc.cpu.pcpi_rs1[16]
.sym 17126 soc.cpu.pcpi_rs1[12]
.sym 17127 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 17128 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17131 soc.cpu.instr_maskirq
.sym 17132 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17133 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2
.sym 17134 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17135 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 17136 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I0
.sym 17138 soc.cpu.cpu_state[2]
.sym 17140 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17141 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 17143 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2
.sym 17144 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I0
.sym 17145 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 17146 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1
.sym 17149 soc.cpu.cpu_state[4]
.sym 17150 soc.cpu.pcpi_rs1[8]
.sym 17151 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17152 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 17155 soc.cpu.pcpi_rs1[12]
.sym 17156 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17157 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 17158 soc.cpu.cpu_state[4]
.sym 17161 soc.cpu.instr_maskirq
.sym 17163 soc.cpu.irq_mask[1]
.sym 17167 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 17168 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17169 soc.cpu.pcpi_rs1[16]
.sym 17170 soc.cpu.cpu_state[4]
.sym 17173 soc.cpu.cpu_state[2]
.sym 17174 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17175 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17176 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17179 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 17180 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I0
.sym 17181 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1
.sym 17182 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2
.sym 17185 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 17186 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I0
.sym 17187 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1
.sym 17188 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 17189 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17190 CLK$SB_IO_IN_$glb_clk
.sym 17192 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 17193 soc.cpu.irq_mask[16]
.sym 17194 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17195 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17196 soc.cpu.irq_mask[19]
.sym 17197 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17198 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17203 soc.cpu.count_instr[34]
.sym 17204 soc.cpu.pcpi_rs1[5]
.sym 17205 soc.cpu.cpu_state[4]
.sym 17206 soc.cpu.pcpi_rs1[2]
.sym 17207 soc.cpu.reg_pc[18]
.sym 17208 soc.cpu.pcpi_rs1[18]
.sym 17209 soc.cpu.decoded_imm[3]
.sym 17210 soc.cpu.pcpi_rs1[2]
.sym 17212 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17213 soc.cpu.cpu_state[4]
.sym 17214 soc.cpu.pcpi_rs1[23]
.sym 17216 soc.cpu.pcpi_rs1[2]
.sym 17217 soc.cpu.is_lui_auipc_jal
.sym 17218 soc.cpu.pcpi_rs1[5]
.sym 17219 soc.cpu.pcpi_rs1[7]
.sym 17221 soc.cpu.pcpi_rs1[15]
.sym 17222 soc.cpu.is_lui_auipc_jal
.sym 17223 soc.cpu.pcpi_rs1[24]
.sym 17224 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17225 soc.cpu.reg_pc[19]
.sym 17226 soc.cpu.reg_pc[20]
.sym 17227 soc.cpu.irq_mask[16]
.sym 17233 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17234 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17236 soc.cpu.reg_pc[19]
.sym 17237 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17238 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17239 soc.cpu.cpuregs_rs1[19]
.sym 17241 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17242 soc.cpu.cpu_state[2]
.sym 17245 soc.cpu.cpu_state[2]
.sym 17246 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17247 soc.cpu.cpu_state[2]
.sym 17249 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 17250 soc.cpu.reg_pc[20]
.sym 17252 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17254 soc.cpu.is_lui_auipc_jal
.sym 17255 soc.cpu.cpuregs_rs1[20]
.sym 17257 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17258 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17259 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17261 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17262 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17263 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17264 soc.cpu.instr_lui
.sym 17266 soc.cpu.instr_lui
.sym 17267 soc.cpu.reg_pc[20]
.sym 17268 soc.cpu.cpuregs_rs1[20]
.sym 17269 soc.cpu.is_lui_auipc_jal
.sym 17272 soc.cpu.is_lui_auipc_jal
.sym 17273 soc.cpu.cpuregs_rs1[19]
.sym 17274 soc.cpu.reg_pc[19]
.sym 17275 soc.cpu.instr_lui
.sym 17278 soc.cpu.cpu_state[2]
.sym 17279 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17280 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17281 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17284 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17285 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17286 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17287 soc.cpu.cpu_state[2]
.sym 17290 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17291 soc.cpu.cpu_state[2]
.sym 17292 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 17293 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17296 soc.cpu.cpu_state[2]
.sym 17297 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17298 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17299 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17302 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17303 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17304 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17305 soc.cpu.cpu_state[2]
.sym 17308 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17309 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17310 soc.cpu.cpu_state[2]
.sym 17311 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17315 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17316 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17317 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I2
.sym 17318 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I2
.sym 17319 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17320 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17321 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2
.sym 17322 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17327 soc.cpu.cpuregs_rs1[19]
.sym 17329 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17330 soc.cpu.reg_pc[17]
.sym 17331 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17332 soc.cpu.pcpi_rs1[5]
.sym 17333 soc.cpu.pcpi_rs1[6]
.sym 17334 soc.cpu.pcpi_rs1[14]
.sym 17335 soc.cpu.cpuregs_rs1[19]
.sym 17336 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 17337 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17339 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17340 soc.cpu.pcpi_rs1[22]
.sym 17341 soc.cpu.pcpi_rs1[3]
.sym 17343 soc.cpu.pcpi_rs1[4]
.sym 17344 soc.cpu.cpuregs_rs1[6]
.sym 17346 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17347 soc.cpu.pcpi_rs1[1]
.sym 17348 soc.cpu.reg_pc[23]
.sym 17349 soc.cpu.instr_maskirq
.sym 17350 soc.cpu.instr_lui
.sym 17357 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I1
.sym 17358 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17359 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I2
.sym 17360 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 17364 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17365 soc.cpu.cpu_state[2]
.sym 17366 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17367 soc.cpu.cpu_state[2]
.sym 17368 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17370 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I0
.sym 17371 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 17372 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17373 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17375 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17376 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17377 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17378 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17379 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17380 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17381 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2
.sym 17384 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1
.sym 17385 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17386 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17387 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17389 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2
.sym 17390 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I0
.sym 17391 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 17392 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1
.sym 17395 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17396 soc.cpu.cpu_state[2]
.sym 17397 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17398 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17401 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17402 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17403 soc.cpu.cpu_state[2]
.sym 17404 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17407 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17408 soc.cpu.cpu_state[2]
.sym 17409 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17410 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17413 soc.cpu.cpu_state[2]
.sym 17414 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17415 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17416 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17419 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I2
.sym 17420 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 17421 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I1
.sym 17425 soc.cpu.cpu_state[2]
.sym 17426 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17427 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17428 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17431 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17432 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17433 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17434 soc.cpu.cpu_state[2]
.sym 17435 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17436 CLK$SB_IO_IN_$glb_clk
.sym 17438 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17439 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2
.sym 17440 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17441 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17442 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17443 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2
.sym 17444 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17445 soc.cpu.irq_mask[10]
.sym 17450 soc.cpu.pcpi_rs1[0]
.sym 17451 soc.cpu.cpu_state[2]
.sym 17452 soc.cpu.pcpi_rs1[3]
.sym 17453 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I2
.sym 17455 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 17456 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17457 soc.cpu.reg_pc[11]
.sym 17458 soc.cpu.cpuregs_wrdata[14]
.sym 17459 soc.cpu.decoded_imm[20]
.sym 17460 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17461 soc.cpu.decoded_imm[23]
.sym 17462 soc.cpu.reg_pc[5]
.sym 17464 soc.cpu.pcpi_rs1[13]
.sym 17465 soc.cpu.cpuregs_wrdata[1]
.sym 17466 soc.cpu.pcpi_rs1[19]
.sym 17467 soc.cpu.cpuregs_rs1[15]
.sym 17468 soc.cpu.pcpi_rs1[12]
.sym 17469 soc.cpu.pcpi_rs1[3]
.sym 17471 soc.cpu.pcpi_rs1[8]
.sym 17472 soc.cpu.cpuregs_rs1[5]
.sym 17473 soc.cpu.cpuregs_wrdata[2]
.sym 17479 soc.cpu.cpuregs_rs1[18]
.sym 17480 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2
.sym 17481 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17485 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1
.sym 17486 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2
.sym 17487 soc.cpu.reg_pc[18]
.sym 17488 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1
.sym 17489 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 17490 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1
.sym 17492 soc.cpu.cpuregs_rs1[13]
.sym 17493 soc.cpu.cpuregs_rs1[11]
.sym 17495 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I0
.sym 17496 soc.cpu.is_lui_auipc_jal
.sym 17497 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I0
.sym 17500 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2
.sym 17501 soc.cpu.cpuregs_rs1[22]
.sym 17502 soc.cpu.reg_pc[22]
.sym 17503 soc.cpu.reg_pc[13]
.sym 17506 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I0
.sym 17508 soc.cpu.reg_pc[11]
.sym 17510 soc.cpu.instr_lui
.sym 17512 soc.cpu.instr_lui
.sym 17513 soc.cpu.reg_pc[13]
.sym 17514 soc.cpu.cpuregs_rs1[13]
.sym 17515 soc.cpu.is_lui_auipc_jal
.sym 17518 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 17519 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1
.sym 17520 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2
.sym 17521 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I0
.sym 17524 soc.cpu.cpuregs_rs1[22]
.sym 17525 soc.cpu.is_lui_auipc_jal
.sym 17526 soc.cpu.instr_lui
.sym 17527 soc.cpu.reg_pc[22]
.sym 17530 soc.cpu.is_lui_auipc_jal
.sym 17531 soc.cpu.instr_lui
.sym 17532 soc.cpu.cpuregs_rs1[11]
.sym 17533 soc.cpu.reg_pc[11]
.sym 17536 soc.cpu.cpuregs_rs1[18]
.sym 17537 soc.cpu.reg_pc[18]
.sym 17538 soc.cpu.instr_lui
.sym 17539 soc.cpu.is_lui_auipc_jal
.sym 17542 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2
.sym 17543 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I0
.sym 17544 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 17545 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1
.sym 17548 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1
.sym 17549 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2
.sym 17550 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I0
.sym 17551 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 17558 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17559 CLK$SB_IO_IN_$glb_clk
.sym 17561 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 17562 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17563 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17564 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17565 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 17566 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17567 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 17568 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17571 soc.cpu.count_instr[51]
.sym 17573 soc.cpu.cpuregs_rs1[18]
.sym 17575 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17576 resetn
.sym 17578 soc.cpu.cpuregs_rs1[23]
.sym 17579 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17581 soc.cpu.cpuregs_wrdata[24]
.sym 17582 soc.cpu.pcpi_rs1[19]
.sym 17583 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17586 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 17587 soc.cpu.cpuregs_rs1[22]
.sym 17588 soc.cpu.timer[10]
.sym 17590 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 17592 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 17593 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 17594 soc.cpu.cpuregs_rs1[16]
.sym 17595 soc.cpu.irq_mask[10]
.sym 17603 soc.cpu.is_lui_auipc_jal
.sym 17604 soc.cpu.pcpi_rs1[18]
.sym 17605 soc.cpu.pcpi_rs1[21]
.sym 17606 soc.cpu.instr_lui
.sym 17607 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 17609 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17610 soc.cpu.pcpi_rs1[4]
.sym 17611 soc.cpu.cpuregs_rs1[0]
.sym 17612 soc.cpu.instr_timer
.sym 17613 soc.cpu.timer[1]
.sym 17614 soc.cpu.instr_retirq
.sym 17615 soc.cpu.timer[2]
.sym 17616 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17617 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 17619 soc.cpu.pcpi_rs1[1]
.sym 17620 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17621 soc.cpu.pcpi_rs1[26]
.sym 17622 soc.cpu.cpuregs_rs1[1]
.sym 17624 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 17625 soc.cpu.pcpi_rs1[23]
.sym 17626 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 17627 soc.cpu.cpu_state[2]
.sym 17628 soc.cpu.instr_maskirq
.sym 17629 soc.cpu.irq_mask[2]
.sym 17630 soc.cpu.reg_pc[0]
.sym 17632 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17633 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17635 soc.cpu.timer[1]
.sym 17636 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17637 soc.cpu.cpu_state[2]
.sym 17638 soc.cpu.instr_timer
.sym 17641 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17642 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17643 soc.cpu.pcpi_rs1[26]
.sym 17644 soc.cpu.pcpi_rs1[18]
.sym 17647 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17648 soc.cpu.pcpi_rs1[1]
.sym 17649 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 17650 soc.cpu.pcpi_rs1[4]
.sym 17653 soc.cpu.instr_maskirq
.sym 17654 soc.cpu.timer[2]
.sym 17655 soc.cpu.instr_timer
.sym 17656 soc.cpu.irq_mask[2]
.sym 17659 soc.cpu.cpu_state[2]
.sym 17660 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 17661 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17662 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 17665 soc.cpu.is_lui_auipc_jal
.sym 17666 soc.cpu.instr_lui
.sym 17667 soc.cpu.reg_pc[0]
.sym 17668 soc.cpu.cpuregs_rs1[0]
.sym 17671 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 17672 soc.cpu.pcpi_rs1[23]
.sym 17673 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17674 soc.cpu.pcpi_rs1[21]
.sym 17677 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17678 soc.cpu.cpuregs_rs1[1]
.sym 17679 soc.cpu.instr_retirq
.sym 17680 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 17684 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17685 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17686 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17687 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17688 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17689 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17690 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 17691 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 17697 soc.cpu.is_lui_auipc_jal
.sym 17698 soc.cpu.cpu_state[4]
.sym 17699 soc.cpu.timer[1]
.sym 17700 soc.cpu.instr_timer
.sym 17702 soc.cpu.timer[29]
.sym 17705 soc.cpu.cpuregs_rs1[13]
.sym 17706 soc.cpu.instr_timer
.sym 17707 soc.cpu.cpuregs_rs1[0]
.sym 17710 soc.cpu.instr_rdcycleh
.sym 17711 soc.cpu.count_instr[39]
.sym 17712 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 17713 soc.cpu.instr_rdinstr
.sym 17714 soc.cpu.instr_rdinstrh
.sym 17715 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17716 soc.cpu.instr_rdinstr
.sym 17717 soc.cpu.count_instr[38]
.sym 17718 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 17719 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17727 soc.cpu.instr_rdinstr
.sym 17728 soc.cpu.instr_rdcycleh
.sym 17729 soc.cpu.count_cycle[1]
.sym 17731 soc.cpu.count_cycle[33]
.sym 17736 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17737 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 17739 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 17740 soc.cpu.instr_rdinstrh
.sym 17741 soc.cpu.count_cycle[53]
.sym 17742 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17744 soc.cpu.count_instr[33]
.sym 17745 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17746 soc.cpu.count_instr[51]
.sym 17747 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17748 soc.cpu.count_instr[21]
.sym 17751 soc.cpu.count_instr[19]
.sym 17753 soc.cpu.count_instr[53]
.sym 17755 soc.cpu.count_instr[1]
.sym 17756 soc.cpu.count_instr[34]
.sym 17758 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17759 soc.cpu.count_instr[53]
.sym 17760 soc.cpu.instr_rdinstrh
.sym 17761 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 17764 soc.cpu.instr_rdcycleh
.sym 17765 soc.cpu.instr_rdinstrh
.sym 17767 soc.cpu.instr_rdinstr
.sym 17770 soc.cpu.count_instr[34]
.sym 17771 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17772 soc.cpu.instr_rdinstrh
.sym 17773 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 17776 soc.cpu.count_instr[33]
.sym 17777 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17778 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 17779 soc.cpu.instr_rdinstrh
.sym 17782 soc.cpu.instr_rdinstr
.sym 17783 soc.cpu.count_instr[21]
.sym 17784 soc.cpu.count_cycle[53]
.sym 17785 soc.cpu.instr_rdcycleh
.sym 17788 soc.cpu.count_instr[19]
.sym 17789 soc.cpu.instr_rdinstrh
.sym 17790 soc.cpu.count_instr[51]
.sym 17791 soc.cpu.instr_rdinstr
.sym 17794 soc.cpu.count_cycle[33]
.sym 17795 soc.cpu.instr_rdcycleh
.sym 17796 soc.cpu.instr_rdinstr
.sym 17797 soc.cpu.count_instr[1]
.sym 17801 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17802 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 17803 soc.cpu.count_cycle[1]
.sym 17807 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17808 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17809 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 17810 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17811 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17812 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17813 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17814 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17819 soc.cpu.instr_retirq
.sym 17821 soc.cpu.instr_rdinstrh
.sym 17822 soc.cpu.timer[16]
.sym 17823 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 17824 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 17825 soc.cpu.count_instr[60]
.sym 17827 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 17829 soc.cpu.count_instr[48]
.sym 17830 soc.cpu.instr_retirq
.sym 17831 soc.cpu.count_instr[43]
.sym 17832 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 17833 soc.cpu.mem_do_rinst
.sym 17836 soc.cpu.count_instr[8]
.sym 17837 soc.cpu.count_instr[19]
.sym 17840 soc.cpu.count_instr[10]
.sym 17842 soc.cpu.instr_lui
.sym 17851 soc.cpu.count_instr[3]
.sym 17854 soc.cpu.count_instr[1]
.sym 17858 soc.cpu.count_instr[2]
.sym 17861 soc.cpu.count_instr[5]
.sym 17868 soc.cpu.count_instr[4]
.sym 17869 soc.cpu.count_instr[0]
.sym 17878 soc.cpu.count_instr[6]
.sym 17879 soc.cpu.count_instr[7]
.sym 17880 $nextpnr_ICESTORM_LC_4$O
.sym 17882 soc.cpu.count_instr[0]
.sym 17886 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17888 soc.cpu.count_instr[1]
.sym 17892 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 17894 soc.cpu.count_instr[2]
.sym 17896 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17898 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 17901 soc.cpu.count_instr[3]
.sym 17902 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 17904 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 17907 soc.cpu.count_instr[4]
.sym 17908 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 17910 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 17912 soc.cpu.count_instr[5]
.sym 17914 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 17916 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 17918 soc.cpu.count_instr[6]
.sym 17920 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 17922 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 17924 soc.cpu.count_instr[7]
.sym 17926 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 17927 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_ce
.sym 17928 CLK$SB_IO_IN_$glb_clk
.sym 17929 resetn_SB_LUT4_I3_O_$glb_sr
.sym 17930 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 17931 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 17932 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17933 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17934 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17935 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17936 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17937 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 17938 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I3_O
.sym 17943 soc.cpu.cpuregs.regs.1.0.0_RDATA_2
.sym 17946 soc.cpu.decoded_rs2_SB_DFF_Q_1_D
.sym 17948 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 17950 soc.cpu.cpuregs_rs1[27]
.sym 17953 soc.cpu.cpuregs_rs1[2]
.sym 17954 soc.cpu.cpuregs_wrdata[2]
.sym 17956 soc.cpu.cpuregs_rs1[5]
.sym 17957 soc.cpu.count_instr[3]
.sym 17958 soc.cpu.cpuregs_wrdata[1]
.sym 17959 soc.cpu.count_instr[16]
.sym 17961 soc.cpu.count_instr[17]
.sym 17963 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 17966 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 17973 soc.cpu.count_instr[10]
.sym 17974 soc.cpu.count_instr[11]
.sym 17977 soc.cpu.count_instr[14]
.sym 17980 soc.cpu.count_instr[9]
.sym 17991 soc.cpu.count_instr[12]
.sym 17992 soc.cpu.count_instr[13]
.sym 17995 soc.cpu.count_instr[8]
.sym 18002 soc.cpu.count_instr[15]
.sym 18003 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 18005 soc.cpu.count_instr[8]
.sym 18007 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 18009 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 18011 soc.cpu.count_instr[9]
.sym 18013 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 18015 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 18018 soc.cpu.count_instr[10]
.sym 18019 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 18021 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 18024 soc.cpu.count_instr[11]
.sym 18025 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 18027 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 18030 soc.cpu.count_instr[12]
.sym 18031 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 18033 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 18036 soc.cpu.count_instr[13]
.sym 18037 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 18039 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 18042 soc.cpu.count_instr[14]
.sym 18043 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 18045 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 18047 soc.cpu.count_instr[15]
.sym 18049 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 18050 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_ce
.sym 18051 CLK$SB_IO_IN_$glb_clk
.sym 18052 resetn_SB_LUT4_I3_O_$glb_sr
.sym 18053 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18054 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18055 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18056 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18057 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18058 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18059 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18060 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 18062 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18067 soc.cpu.instr_rdinstrh
.sym 18068 soc.cpu.cpuregs.regs.1.0.0_RDATA_15
.sym 18070 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 18074 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18075 soc.cpu.cpuregs_rs1[1]
.sym 18076 soc.cpu.cpuregs_rs1[24]
.sym 18077 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 18078 soc.cpu.cpuregs_rs1[16]
.sym 18079 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 18080 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 18081 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.sym 18082 soc.cpu.timer[12]
.sym 18083 soc.cpu.count_instr[35]
.sym 18084 soc.cpu.timer[10]
.sym 18086 soc.cpu.count_instr[46]
.sym 18087 soc.cpu.timer[8]
.sym 18088 soc.cpu.count_instr[4]
.sym 18089 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 18094 soc.cpu.count_instr[16]
.sym 18096 soc.cpu.count_instr[18]
.sym 18099 soc.cpu.count_instr[21]
.sym 18101 soc.cpu.count_instr[23]
.sym 18105 soc.cpu.count_instr[19]
.sym 18116 soc.cpu.count_instr[22]
.sym 18119 soc.cpu.count_instr[17]
.sym 18122 soc.cpu.count_instr[20]
.sym 18126 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 18129 soc.cpu.count_instr[16]
.sym 18130 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 18132 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 18134 soc.cpu.count_instr[17]
.sym 18136 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 18138 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 18141 soc.cpu.count_instr[18]
.sym 18142 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 18144 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 18146 soc.cpu.count_instr[19]
.sym 18148 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 18150 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 18152 soc.cpu.count_instr[20]
.sym 18154 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 18156 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 18159 soc.cpu.count_instr[21]
.sym 18160 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 18162 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 18165 soc.cpu.count_instr[22]
.sym 18166 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 18168 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 18171 soc.cpu.count_instr[23]
.sym 18172 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 18173 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_ce
.sym 18174 CLK$SB_IO_IN_$glb_clk
.sym 18175 resetn_SB_LUT4_I3_O_$glb_sr
.sym 18176 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18177 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18178 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18179 soc.cpu.timer[8]
.sym 18180 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18181 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18182 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 18183 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 18184 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 18188 soc.cpu.count_cycle[20]
.sym 18189 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18190 soc.cpu.cpuregs_rs1[13]
.sym 18191 soc.cpu.instr_rdcycleh
.sym 18192 soc.cpu.instr_timer
.sym 18193 soc.cpu.timer[19]
.sym 18194 soc.cpu.cpuregs_rs1[14]
.sym 18196 soc.cpu.timer[24]
.sym 18197 soc.cpu.timer[18]
.sym 18198 soc.cpu.count_instr[52]
.sym 18200 soc.cpu.instr_rdinstr
.sym 18201 soc.cpu.count_instr[38]
.sym 18202 soc.cpu.instr_rdcycleh
.sym 18203 soc.cpu.count_instr[39]
.sym 18204 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 18205 soc.cpu.timer[20]
.sym 18206 soc.cpu.instr_rdinstrh
.sym 18207 soc.cpu.instr_rdinstr
.sym 18208 soc.cpu.count_instr[44]
.sym 18210 soc.cpu.count_instr[25]
.sym 18211 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18212 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 18219 soc.cpu.count_instr[26]
.sym 18220 soc.cpu.count_instr[27]
.sym 18221 soc.cpu.count_instr[28]
.sym 18224 soc.cpu.count_instr[31]
.sym 18233 soc.cpu.count_instr[24]
.sym 18238 soc.cpu.count_instr[29]
.sym 18242 soc.cpu.count_instr[25]
.sym 18247 soc.cpu.count_instr[30]
.sym 18249 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 18252 soc.cpu.count_instr[24]
.sym 18253 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 18255 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 18257 soc.cpu.count_instr[25]
.sym 18259 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 18261 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 18264 soc.cpu.count_instr[26]
.sym 18265 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 18267 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 18270 soc.cpu.count_instr[27]
.sym 18271 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 18273 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 18276 soc.cpu.count_instr[28]
.sym 18277 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 18279 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 18282 soc.cpu.count_instr[29]
.sym 18283 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 18285 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 18287 soc.cpu.count_instr[30]
.sym 18289 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 18291 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 18294 soc.cpu.count_instr[31]
.sym 18295 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 18296 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_ce
.sym 18297 CLK$SB_IO_IN_$glb_clk
.sym 18298 resetn_SB_LUT4_I3_O_$glb_sr
.sym 18299 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 18300 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 18301 soc.cpu.timer[12]
.sym 18302 soc.cpu.timer[10]
.sym 18303 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18304 soc.cpu.timer[9]
.sym 18305 soc.cpu.timer[15]
.sym 18306 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18316 soc.cpu.timer[6]
.sym 18320 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 18322 soc.cpu.cpuregs_wrdata[29]
.sym 18324 soc.cpu.count_instr[8]
.sym 18325 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18326 soc.cpu.instr_lui
.sym 18327 soc.cpu.count_instr[50]
.sym 18328 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18330 soc.cpu.timer[25]
.sym 18331 soc.cpu.count_instr[22]
.sym 18333 soc.cpu.count_instr[23]
.sym 18334 soc.cpu.count_instr[43]
.sym 18335 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 18351 soc.cpu.count_instr[35]
.sym 18355 soc.cpu.count_instr[39]
.sym 18364 soc.cpu.count_instr[32]
.sym 18365 soc.cpu.count_instr[33]
.sym 18366 soc.cpu.count_instr[34]
.sym 18368 soc.cpu.count_instr[36]
.sym 18369 soc.cpu.count_instr[37]
.sym 18370 soc.cpu.count_instr[38]
.sym 18372 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 18374 soc.cpu.count_instr[32]
.sym 18376 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 18378 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 18380 soc.cpu.count_instr[33]
.sym 18382 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 18384 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 18386 soc.cpu.count_instr[34]
.sym 18388 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 18390 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 18392 soc.cpu.count_instr[35]
.sym 18394 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 18396 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 18398 soc.cpu.count_instr[36]
.sym 18400 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 18402 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 18404 soc.cpu.count_instr[37]
.sym 18406 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 18408 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 18410 soc.cpu.count_instr[38]
.sym 18412 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 18414 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 18416 soc.cpu.count_instr[39]
.sym 18418 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 18419 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_ce
.sym 18420 CLK$SB_IO_IN_$glb_clk
.sym 18421 resetn_SB_LUT4_I3_O_$glb_sr
.sym 18422 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18423 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18424 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18425 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18426 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18427 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18428 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18429 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18431 soc.cpu.cpuregs_wrdata[29]
.sym 18434 soc.cpu.cpuregs_rs1[22]
.sym 18435 soc.cpu.instr_rdinstrh
.sym 18436 soc.cpu.count_cycle[33]
.sym 18438 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 18440 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 18441 soc.cpu.cpuregs_rs1[16]
.sym 18443 soc.cpu.cpuregs_rs1[20]
.sym 18444 soc.cpu.count_cycle[32]
.sym 18445 soc.cpu.timer[12]
.sym 18446 soc.cpu.cpuregs_wrdata[2]
.sym 18447 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 18448 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18449 soc.cpu.count_instr[30]
.sym 18450 soc.cpu.count_instr[58]
.sym 18451 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18453 soc.cpu.count_instr[17]
.sym 18454 soc.cpu.timer[15]
.sym 18455 soc.cpu.cpuregs_wrdata[1]
.sym 18456 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18458 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 18464 soc.cpu.count_instr[41]
.sym 18466 soc.cpu.count_instr[43]
.sym 18467 soc.cpu.count_instr[44]
.sym 18469 soc.cpu.count_instr[46]
.sym 18471 soc.cpu.count_instr[40]
.sym 18486 soc.cpu.count_instr[47]
.sym 18489 soc.cpu.count_instr[42]
.sym 18492 soc.cpu.count_instr[45]
.sym 18495 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 18497 soc.cpu.count_instr[40]
.sym 18499 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 18501 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 18504 soc.cpu.count_instr[41]
.sym 18505 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 18507 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 18509 soc.cpu.count_instr[42]
.sym 18511 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 18513 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 18516 soc.cpu.count_instr[43]
.sym 18517 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 18519 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 18522 soc.cpu.count_instr[44]
.sym 18523 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 18525 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 18527 soc.cpu.count_instr[45]
.sym 18529 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 18531 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 18534 soc.cpu.count_instr[46]
.sym 18535 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 18537 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 18540 soc.cpu.count_instr[47]
.sym 18541 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 18542 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_ce
.sym 18543 CLK$SB_IO_IN_$glb_clk
.sym 18544 resetn_SB_LUT4_I3_O_$glb_sr
.sym 18545 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18546 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18547 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18548 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18550 soc.cpu.count_instr[0]
.sym 18551 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18552 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18557 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18559 soc.cpu.timer[22]
.sym 18560 soc.cpu.cpuregs.regs.1.0.1_RDATA_15
.sym 18562 soc.cpu.cpuregs_rs1[24]
.sym 18563 soc.cpu.cpuregs_rs1[7]
.sym 18564 $PACKER_VCC_NET
.sym 18567 soc.cpu.cpuregs_rs1[18]
.sym 18578 soc.cpu.count_instr[46]
.sym 18579 soc.cpu.count_instr[49]
.sym 18581 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 18591 soc.cpu.count_instr[53]
.sym 18593 soc.cpu.count_instr[55]
.sym 18594 soc.cpu.count_instr[48]
.sym 18595 soc.cpu.count_instr[49]
.sym 18605 soc.cpu.count_instr[51]
.sym 18606 soc.cpu.count_instr[52]
.sym 18612 soc.cpu.count_instr[50]
.sym 18616 soc.cpu.count_instr[54]
.sym 18618 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 18620 soc.cpu.count_instr[48]
.sym 18622 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 18624 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 18626 soc.cpu.count_instr[49]
.sym 18628 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 18630 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 18632 soc.cpu.count_instr[50]
.sym 18634 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 18636 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 18639 soc.cpu.count_instr[51]
.sym 18640 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 18642 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 18645 soc.cpu.count_instr[52]
.sym 18646 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 18648 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 18651 soc.cpu.count_instr[53]
.sym 18652 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 18654 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 18656 soc.cpu.count_instr[54]
.sym 18658 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 18660 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 18663 soc.cpu.count_instr[55]
.sym 18664 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 18665 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_ce
.sym 18666 CLK$SB_IO_IN_$glb_clk
.sym 18667 resetn_SB_LUT4_I3_O_$glb_sr
.sym 18668 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18669 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18670 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18673 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18675 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18683 soc.cpu.instr_rdcycleh
.sym 18684 soc.cpu.count_cycle[53]
.sym 18688 soc.cpu.cpuregs_rs1[14]
.sym 18689 soc.cpu.cpuregs_rs1[11]
.sym 18692 soc.cpu.instr_rdinstrh
.sym 18695 soc.cpu.count_instr[25]
.sym 18698 soc.cpu.instr_rdinstr
.sym 18700 soc.cpu.instr_rdcycleh
.sym 18704 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 18712 soc.cpu.count_instr[59]
.sym 18714 soc.cpu.count_instr[61]
.sym 18716 soc.cpu.count_instr[63]
.sym 18717 soc.cpu.count_instr[56]
.sym 18721 soc.cpu.count_instr[60]
.sym 18727 soc.cpu.count_instr[58]
.sym 18731 soc.cpu.count_instr[62]
.sym 18734 soc.cpu.count_instr[57]
.sym 18741 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 18743 soc.cpu.count_instr[56]
.sym 18745 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 18747 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 18749 soc.cpu.count_instr[57]
.sym 18751 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 18753 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 18756 soc.cpu.count_instr[58]
.sym 18757 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 18759 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 18762 soc.cpu.count_instr[59]
.sym 18763 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 18765 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 18767 soc.cpu.count_instr[60]
.sym 18769 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 18771 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 18774 soc.cpu.count_instr[61]
.sym 18775 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 18777 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 18780 soc.cpu.count_instr[62]
.sym 18781 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 18786 soc.cpu.count_instr[63]
.sym 18787 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 18788 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_ce
.sym 18789 CLK$SB_IO_IN_$glb_clk
.sym 18790 resetn_SB_LUT4_I3_O_$glb_sr
.sym 18892 soc.cpu.alu_out_SB_LUT4_O_31_I2
.sym 18894 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I3_O
.sym 18895 soc.cpu.instr_bne_SB_LUT4_I2_O
.sym 18896 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_O
.sym 18897 soc.cpu.is_slti_blt_slt_SB_LUT4_I2_O
.sym 18898 soc.cpu.is_compare
.sym 18906 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 18907 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 18912 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 18919 soc.cpu.instr_rdcycle
.sym 18934 soc.cpu.instr_bgeu
.sym 18937 soc.cpu.instr_blt
.sym 18939 soc.cpu.is_alu_reg_imm
.sym 18940 soc.cpu.instr_waitirq
.sym 18951 soc.cpu.mem_rdata_q[13]
.sym 18953 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 18955 soc.cpu.instr_and
.sym 18959 soc.cpu.mem_rdata_q[13]
.sym 18960 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18961 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 18963 soc.cpu.mem_rdata_q[12]
.sym 18964 soc.cpu.mem_rdata_q[14]
.sym 18966 soc.cpu.is_alu_reg_imm
.sym 18967 soc.cpu.mem_rdata_q[13]
.sym 18968 soc.cpu.mem_rdata_q[14]
.sym 18969 soc.cpu.mem_rdata_q[12]
.sym 18972 soc.cpu.mem_rdata_q[12]
.sym 18973 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 18974 soc.cpu.mem_rdata_q[13]
.sym 18975 soc.cpu.mem_rdata_q[14]
.sym 18990 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 18991 soc.cpu.mem_rdata_q[12]
.sym 18992 soc.cpu.mem_rdata_q[14]
.sym 18993 soc.cpu.mem_rdata_q[13]
.sym 18996 soc.cpu.mem_rdata_q[12]
.sym 18997 soc.cpu.is_alu_reg_imm
.sym 18998 soc.cpu.mem_rdata_q[13]
.sym 18999 soc.cpu.mem_rdata_q[14]
.sym 19002 soc.cpu.mem_rdata_q[13]
.sym 19003 soc.cpu.mem_rdata_q[12]
.sym 19004 soc.cpu.mem_rdata_q[14]
.sym 19005 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 19008 soc.cpu.instr_bgeu
.sym 19009 soc.cpu.instr_blt
.sym 19010 soc.cpu.instr_waitirq
.sym 19011 soc.cpu.instr_and
.sym 19012 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 19013 CLK$SB_IO_IN_$glb_clk
.sym 19014 resetn_SB_LUT4_I3_O_$glb_sr
.sym 19019 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I3
.sym 19020 soc.cpu.alu_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 19022 soc.cpu.alu_out_SB_LUT4_O_31_I0
.sym 19023 soc.cpu.alu_out_q[0]
.sym 19025 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 19026 soc.cpu.alu_out_SB_LUT4_O_31_I1
.sym 19029 soc.cpu.latched_stalu
.sym 19030 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 19031 soc.memory.rdata_1[2]
.sym 19036 soc.memory.rdata_1[0]
.sym 19039 iomem_wdata[5]
.sym 19041 iomem_wdata[2]
.sym 19042 iomem_wdata[3]
.sym 19061 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 19067 soc.cpu.is_alu_reg_imm
.sym 19069 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 19070 soc.cpu.mem_rdata_q[13]
.sym 19071 soc.cpu.alu_out_SB_LUT4_O_31_I2
.sym 19072 soc.cpu.pcpi_rs1[0]
.sym 19073 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 19074 soc.cpu.cpu_state[2]
.sym 19078 soc.cpu.mem_do_prefetch
.sym 19079 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 19081 soc.cpu.cpu_state[2]
.sym 19084 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 19085 soc.cpu.mem_rdata_q[14]
.sym 19089 P2_5$SB_IO_OUT
.sym 19097 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O
.sym 19098 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 19099 soc.cpu.mem_rdata_q[12]
.sym 19101 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 19105 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I3
.sym 19106 soc.cpu.is_lui_auipc_jal
.sym 19109 soc.cpu.mem_do_prefetch
.sym 19110 soc.cpu.instr_and
.sym 19113 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 19116 soc.cpu.is_sb_sh_sw
.sym 19118 soc.cpu.instr_jalr
.sym 19119 soc.cpu.instr_andi
.sym 19120 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 19121 soc.cpu.cpu_state[2]
.sym 19123 soc.cpu.is_alu_reg_imm
.sym 19124 soc.cpu.mem_rdata_q[13]
.sym 19126 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 19127 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 19129 soc.cpu.is_alu_reg_imm
.sym 19130 soc.cpu.mem_rdata_q[13]
.sym 19131 soc.cpu.instr_jalr
.sym 19132 soc.cpu.mem_rdata_q[12]
.sym 19135 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 19137 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 19138 soc.cpu.mem_do_prefetch
.sym 19142 soc.cpu.instr_and
.sym 19144 soc.cpu.instr_andi
.sym 19153 soc.cpu.cpu_state[2]
.sym 19155 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I3
.sym 19156 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 19159 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 19160 soc.cpu.is_sb_sh_sw
.sym 19161 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O
.sym 19162 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 19166 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 19168 soc.cpu.is_lui_auipc_jal
.sym 19175 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 19176 CLK$SB_IO_IN_$glb_clk
.sym 19178 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 19179 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 19180 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1
.sym 19181 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S
.sym 19183 soc.cpu.latched_store
.sym 19184 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19185 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 19188 soc.cpu.mem_do_rinst
.sym 19191 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 19192 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 19193 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 19194 soc.cpu.instr_waitirq
.sym 19196 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 19198 soc.memory.rdata_1[13]
.sym 19199 soc.cpu.instr_sub
.sym 19200 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 19202 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 19203 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 19204 resetn
.sym 19205 soc.cpu.latched_store
.sym 19206 soc.cpu.alu_out_q[0]
.sym 19209 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 19210 soc.cpu.irq_state[0]
.sym 19211 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 19221 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 19222 soc.cpu.mem_do_rinst
.sym 19223 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S
.sym 19224 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 19225 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 19227 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 19229 soc.cpu.mem_do_prefetch
.sym 19230 soc.cpu.mem_do_rinst
.sym 19231 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19233 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 19234 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 19235 soc.cpu.is_sll_srl_sra
.sym 19237 soc.cpu.instr_rdcycle
.sym 19238 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S
.sym 19239 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 19241 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 19242 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 19243 soc.cpu.is_sll_srl_sra
.sym 19244 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 19245 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 19246 soc.cpu.cpu_state[4]
.sym 19247 soc.cpu.cpu_state[2]
.sym 19249 soc.cpu.is_sb_sh_sw
.sym 19250 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 19252 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 19253 soc.cpu.cpu_state[2]
.sym 19258 soc.cpu.mem_do_rinst
.sym 19259 soc.cpu.is_sll_srl_sra
.sym 19260 soc.cpu.mem_do_prefetch
.sym 19261 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 19264 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 19265 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 19266 soc.cpu.cpu_state[4]
.sym 19267 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S
.sym 19270 soc.cpu.mem_do_prefetch
.sym 19271 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 19272 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 19273 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 19276 soc.cpu.mem_do_rinst
.sym 19277 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19278 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 19279 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 19282 soc.cpu.is_sll_srl_sra
.sym 19283 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 19284 soc.cpu.is_sb_sh_sw
.sym 19285 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 19289 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 19290 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 19291 soc.cpu.cpu_state[2]
.sym 19294 soc.cpu.cpu_state[2]
.sym 19296 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 19297 soc.cpu.instr_rdcycle
.sym 19298 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 19299 CLK$SB_IO_IN_$glb_clk
.sym 19300 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S
.sym 19301 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 19303 soc.cpu.irq_state[0]
.sym 19304 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 19305 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 19306 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 19307 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19308 soc.cpu.irq_state[1]
.sym 19311 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3
.sym 19312 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 19313 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 19314 iomem_addr[3]
.sym 19315 soc.memory.rdata_1[6]
.sym 19316 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S
.sym 19317 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 19318 soc.cpu.instr_jal
.sym 19319 soc.memory.wen[1]
.sym 19320 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 19321 iomem_addr[4]
.sym 19322 soc.memory.wen[1]
.sym 19324 iomem_addr[2]
.sym 19325 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 19326 soc.cpu.cpu_state[6]
.sym 19327 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 19328 soc.cpu.decoded_imm[14]
.sym 19330 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 19332 soc.cpu.decoder_trigger
.sym 19334 soc.cpu.decoded_imm[13]
.sym 19335 iomem_addr[8]
.sym 19336 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19343 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19346 soc.cpu.do_waitirq_SB_LUT4_I3_O
.sym 19347 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O
.sym 19348 soc.cpu.decoder_trigger
.sym 19349 soc.cpu.do_waitirq
.sym 19350 soc.cpu.instr_jalr
.sym 19351 soc.cpu.irq_state[0]
.sym 19353 soc.cpu.irq_mask[1]
.sym 19354 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 19355 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19356 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 19360 soc.cpu.irq_active
.sym 19361 soc.cpu.is_sb_sh_sw
.sym 19362 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 19364 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 19365 soc.cpu.instr_retirq
.sym 19367 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 19368 soc.cpu.cpu_state[1]
.sym 19369 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 19370 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 19371 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 19372 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 19375 soc.cpu.irq_mask[1]
.sym 19377 soc.cpu.irq_active
.sym 19381 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O
.sym 19383 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 19388 soc.cpu.instr_retirq
.sym 19390 soc.cpu.instr_jalr
.sym 19394 soc.cpu.decoder_trigger
.sym 19396 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 19399 soc.cpu.irq_state[0]
.sym 19400 soc.cpu.do_waitirq
.sym 19401 soc.cpu.decoder_trigger
.sym 19405 soc.cpu.cpu_state[1]
.sym 19406 soc.cpu.do_waitirq_SB_LUT4_I3_O
.sym 19407 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 19408 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 19412 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19414 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 19417 soc.cpu.is_sb_sh_sw
.sym 19418 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 19419 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 19420 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19421 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 19422 CLK$SB_IO_IN_$glb_clk
.sym 19423 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 19424 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 19425 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19426 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 19427 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 19428 soc.cpu.irq_pending[1]
.sym 19429 soc.cpu.irq_pending_SB_DFFESR_Q_29_E
.sym 19430 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 19431 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 19434 soc.cpu.instr_rdcycle
.sym 19436 soc.cpu.cpu_state[1]
.sym 19437 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 19438 soc.memory.rdata_0[13]
.sym 19439 iomem_wdata[0]
.sym 19440 soc.cpu.pcpi_rs1[7]
.sym 19443 soc.cpu.instr_waitirq
.sym 19444 iomem_wdata[1]
.sym 19445 soc.cpu.pcpi_rs1[5]
.sym 19447 soc.cpu.irq_state[0]
.sym 19448 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 19449 soc.cpu.irq_pending[1]
.sym 19450 soc.cpu.alu_out_q[2]
.sym 19454 soc.cpu.instr_jal
.sym 19455 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 19456 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 19457 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 19458 soc.cpu.irq_state[1]
.sym 19459 soc.cpu.mem_do_wdata_SB_LUT4_I2_O
.sym 19466 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 19468 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 19469 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 19472 soc.cpu.instr_jal
.sym 19475 soc.cpu.decoder_pseudo_trigger
.sym 19476 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 19477 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 19478 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 19480 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 19482 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D
.sym 19483 soc.cpu.mem_do_wdata_SB_LUT4_I2_O
.sym 19485 soc.cpu.instr_sw_SB_LUT4_I3_I1
.sym 19486 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19487 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 19491 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 19492 soc.cpu.decoder_trigger
.sym 19493 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 19500 soc.cpu.decoder_trigger
.sym 19501 soc.cpu.decoder_pseudo_trigger
.sym 19505 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 19506 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 19511 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D
.sym 19516 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 19517 soc.cpu.instr_sw_SB_LUT4_I3_I1
.sym 19518 soc.cpu.instr_jal
.sym 19519 soc.cpu.decoder_trigger
.sym 19522 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 19524 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 19525 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 19528 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 19529 soc.cpu.mem_do_wdata_SB_LUT4_I2_O
.sym 19530 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19531 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 19534 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 19535 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19536 soc.cpu.decoder_trigger
.sym 19537 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 19540 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 19541 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 19543 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 19545 CLK$SB_IO_IN_$glb_clk
.sym 19546 resetn_SB_LUT4_I3_O_$glb_sr
.sym 19547 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 19550 soc.cpu.decoder_trigger
.sym 19552 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19558 soc.cpu.latched_compr
.sym 19559 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 19560 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 19561 resetn
.sym 19562 soc.cpu.pcpi_rs1[10]
.sym 19564 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 19565 soc.cpu.pcpi_rs1[22]
.sym 19566 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 19567 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 19568 soc.cpu.cpu_state[3]
.sym 19570 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 19571 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 19572 soc.cpu.cpu_state[2]
.sym 19573 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 19574 soc.cpu.pcpi_rs1[11]
.sym 19575 soc.cpu.latched_branch
.sym 19576 soc.cpu.irq_state[0]
.sym 19577 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 19579 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 19580 soc.cpu.mem_do_prefetch
.sym 19581 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 19582 soc.cpu.mem_rdata_q[14]
.sym 19589 soc.cpu.cpu_state[2]
.sym 19590 soc.cpu.instr_retirq
.sym 19592 soc.cpu.mem_do_prefetch
.sym 19593 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 19596 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 19598 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19603 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 19606 soc.cpu.cpu_state[1]
.sym 19610 soc.cpu.latched_branch
.sym 19612 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 19615 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 19616 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 19617 resetn
.sym 19619 soc.cpu.instr_jalr
.sym 19633 soc.cpu.instr_retirq
.sym 19634 soc.cpu.cpu_state[2]
.sym 19635 soc.cpu.latched_branch
.sym 19645 soc.cpu.instr_jalr
.sym 19646 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 19648 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19653 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 19654 resetn
.sym 19657 soc.cpu.cpu_state[1]
.sym 19658 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 19659 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 19660 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 19664 soc.cpu.mem_do_prefetch
.sym 19665 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 19667 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 19668 CLK$SB_IO_IN_$glb_clk
.sym 19669 resetn_SB_LUT4_I3_O_$glb_sr
.sym 19670 soc.cpu.irq_delay
.sym 19672 soc.cpu.latched_rd_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 19673 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 19674 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I2_I0
.sym 19675 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 19676 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 19677 soc.cpu.irq_delay_SB_LUT4_I2_O
.sym 19680 soc.cpu.cpuregs_wrdata[2]
.sym 19684 soc.cpu.is_sb_sh_sw
.sym 19685 soc.cpu.decoder_trigger
.sym 19686 soc.cpu.instr_retirq
.sym 19687 soc.cpu.cpu_state[0]
.sym 19688 soc.cpu.pcpi_rs1[13]
.sym 19689 soc.cpu.pcpi_rs1[19]
.sym 19690 soc.memory.rdata_0[6]
.sym 19691 iomem_addr[15]
.sym 19692 soc.cpu.pcpi_rs1[8]
.sym 19693 soc.cpu.pcpi_rs1[12]
.sym 19694 soc.cpu.cpu_state[3]
.sym 19695 soc.cpu.irq_state[0]
.sym 19696 soc.cpu.decoded_rd[0]
.sym 19697 soc.cpu.alu_out_q[18]
.sym 19698 soc.cpu.alu_out_q[0]
.sym 19699 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 19700 resetn
.sym 19701 soc.cpu.pcpi_rs1[4]
.sym 19703 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 19704 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 19705 soc.cpu.latched_store
.sym 19711 soc.cpu.cpu_state[2]
.sym 19712 soc.cpu.cpu_state[3]
.sym 19713 soc.cpu.latched_compr_SB_DFFE_Q_E
.sym 19715 soc.cpu.compressed_instr
.sym 19716 soc.cpu.cpu_state[1]
.sym 19724 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19726 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 19727 resetn
.sym 19730 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 19733 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 19736 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 19741 soc.cpu.instr_sw_SB_LUT4_I3_I1
.sym 19750 soc.cpu.instr_sw_SB_LUT4_I3_I1
.sym 19751 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19756 soc.cpu.compressed_instr
.sym 19764 soc.cpu.cpu_state[3]
.sym 19765 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 19770 soc.cpu.cpu_state[2]
.sym 19771 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 19775 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 19777 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 19782 resetn
.sym 19783 soc.cpu.cpu_state[1]
.sym 19786 soc.cpu.cpu_state[1]
.sym 19787 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19790 soc.cpu.latched_compr_SB_DFFE_Q_E
.sym 19791 CLK$SB_IO_IN_$glb_clk
.sym 19793 soc.cpu.cpuregs_waddr[2]
.sym 19794 soc.cpu.latched_rd_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 19795 soc.cpu.cpuregs_waddr[1]
.sym 19796 soc.cpu.cpuregs_waddr[0]
.sym 19797 soc.cpu.cpuregs_waddr[4]
.sym 19798 soc.cpu.cpuregs_waddr[3]
.sym 19799 soc.cpu.cpuregs.wen_SB_LUT4_O_I2
.sym 19800 soc.cpu.cpuregs.wen
.sym 19804 soc.cpu.reg_pc[10]
.sym 19806 soc.cpu.instr_jal
.sym 19807 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 19808 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 19809 soc.cpu.pcpi_rs1[15]
.sym 19811 soc.cpu.compressed_instr
.sym 19813 soc.cpu.mem_wordsize[1]
.sym 19815 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 19816 iomem_addr[4]
.sym 19817 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 19818 soc.cpu.reg_next_pc[2]
.sym 19819 soc.cpu.latched_stalu
.sym 19820 soc.cpu.decoded_imm[14]
.sym 19821 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 19822 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 19823 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 19824 soc.cpu.alu_out_q[16]
.sym 19825 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 19826 soc.cpu.decoded_imm[13]
.sym 19827 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 19828 soc.cpu.reg_next_pc[31]
.sym 19834 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 19835 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 19836 soc.cpu.alu_out_q[31]
.sym 19837 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 19839 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 19840 soc.cpu.reg_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 19842 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 19843 soc.cpu.irq_state[0]
.sym 19845 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 19846 soc.cpu.latched_branch
.sym 19847 soc.cpu.latched_stalu
.sym 19850 soc.cpu.mem_do_prefetch
.sym 19852 soc.cpu.reg_next_pc[31]
.sym 19854 soc.cpu.cpu_state[3]
.sym 19855 soc.cpu.mem_do_rinst
.sym 19860 soc.cpu.reg_out[31]
.sym 19865 soc.cpu.latched_store
.sym 19869 soc.cpu.latched_store
.sym 19870 soc.cpu.latched_branch
.sym 19873 soc.cpu.latched_branch
.sym 19874 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 19876 soc.cpu.latched_store
.sym 19879 soc.cpu.reg_next_pc[31]
.sym 19881 soc.cpu.reg_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 19882 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 19885 soc.cpu.latched_branch
.sym 19886 soc.cpu.latched_store
.sym 19888 soc.cpu.irq_state[0]
.sym 19891 soc.cpu.alu_out_q[31]
.sym 19892 soc.cpu.reg_out[31]
.sym 19893 soc.cpu.latched_stalu
.sym 19894 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 19898 soc.cpu.latched_stalu
.sym 19899 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 19900 soc.cpu.cpu_state[3]
.sym 19903 soc.cpu.alu_out_q[31]
.sym 19904 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 19905 soc.cpu.latched_stalu
.sym 19906 soc.cpu.reg_out[31]
.sym 19909 soc.cpu.mem_do_rinst
.sym 19912 soc.cpu.mem_do_prefetch
.sym 19913 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 19914 CLK$SB_IO_IN_$glb_clk
.sym 19915 resetn_SB_LUT4_I3_O_$glb_sr
.sym 19916 soc.cpu.reg_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.sym 19917 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I1
.sym 19918 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 19919 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.sym 19920 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2_SB_LUT4_O_I0
.sym 19921 soc.cpu.reg_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1
.sym 19922 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 19923 soc.cpu.reg_next_pc[21]
.sym 19927 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 19928 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 19929 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 19930 soc.cpu.latched_stalu
.sym 19931 soc.cpu.cpuregs_waddr[0]
.sym 19932 iomem_wdata[4]
.sym 19933 soc.cpu.mem_rdata_q[12]
.sym 19934 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 19936 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 19939 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 19941 soc.cpu.irq_pending[1]
.sym 19942 soc.cpu.alu_out_q[2]
.sym 19943 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 19944 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 19945 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 19946 soc.cpu.instr_jal
.sym 19947 soc.cpu.latched_stalu
.sym 19948 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19949 soc.cpu.reg_out[2]
.sym 19950 soc.cpu.irq_state[1]
.sym 19951 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 19957 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 19958 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 19960 soc.cpu.reg_out[2]
.sym 19961 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I1
.sym 19962 soc.cpu.latched_stalu
.sym 19963 soc.cpu.reg_next_pc[2]
.sym 19964 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 19965 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 19966 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 19967 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 19968 soc.cpu.alu_out_q[2]
.sym 19970 soc.cpu.latched_stalu
.sym 19972 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0
.sym 19973 soc.cpu.reg_out[2]
.sym 19976 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 19977 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 19978 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3
.sym 19981 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 19982 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19983 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 19984 soc.cpu.compressed_instr
.sym 19986 soc.cpu.reg_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 19987 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 19990 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19991 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 19992 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 19993 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 19996 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3
.sym 19997 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I1
.sym 19998 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 19999 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0
.sym 20003 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 20009 soc.cpu.reg_next_pc[2]
.sym 20010 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 20011 soc.cpu.reg_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 20014 soc.cpu.reg_out[2]
.sym 20015 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 20016 soc.cpu.alu_out_q[2]
.sym 20017 soc.cpu.latched_stalu
.sym 20020 soc.cpu.reg_out[2]
.sym 20021 soc.cpu.alu_out_q[2]
.sym 20022 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 20023 soc.cpu.latched_stalu
.sym 20026 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 20028 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 20029 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 20035 soc.cpu.compressed_instr
.sym 20036 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 20037 CLK$SB_IO_IN_$glb_clk
.sym 20038 resetn_SB_LUT4_I3_O_$glb_sr
.sym 20039 soc.cpu.reg_next_pc[6]
.sym 20040 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.sym 20041 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1
.sym 20042 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I1
.sym 20043 soc.cpu.reg_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 20044 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1
.sym 20045 soc.cpu.reg_next_pc[18]
.sym 20046 soc.cpu.reg_next_pc[7]
.sym 20051 resetn
.sym 20052 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 20053 soc.cpu.latched_is_lb
.sym 20054 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 20055 soc.cpu.instr_jalr
.sym 20056 soc.cpu.alu_out_q[27]
.sym 20058 soc.cpu.reg_next_pc[10]
.sym 20059 soc.cpu.pcpi_rs1[22]
.sym 20061 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 20062 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 20063 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 20064 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 20065 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20068 soc.cpu.reg_next_pc[18]
.sym 20069 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 20070 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 20071 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20072 soc.cpu.cpu_state[2]
.sym 20074 soc.cpu.mem_rdata_q[14]
.sym 20082 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 20083 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 20085 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 20087 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 20090 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 20093 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 20094 soc.cpu.compressed_instr
.sym 20095 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20098 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 20104 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 20112 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 20114 soc.cpu.compressed_instr
.sym 20115 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 20118 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 20120 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20121 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 20122 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 20124 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 20126 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 20128 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 20130 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 20133 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 20134 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 20136 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 20139 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 20140 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 20142 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 20145 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 20146 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 20148 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 20151 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 20152 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 20154 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 20157 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 20158 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 20162 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 20163 soc.cpu.reg_next_pc[9]
.sym 20164 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 20165 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I1
.sym 20166 soc.cpu.reg_next_pc[16]
.sym 20167 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 20168 soc.cpu.reg_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.sym 20169 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.sym 20174 soc.cpu.alu_out_q[9]
.sym 20175 soc.cpu.reg_next_pc[13]
.sym 20176 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20177 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 20178 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 20179 soc.cpu.reg_next_pc[7]
.sym 20180 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20181 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 20182 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 20183 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 20184 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20185 soc.cpu.pcpi_rs1[12]
.sym 20186 soc.cpu.alu_out_q[0]
.sym 20187 soc.cpu.irq_state[0]
.sym 20189 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 20190 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 20191 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 20192 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20193 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 20194 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 20195 soc.cpu.reg_out[22]
.sym 20196 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 20197 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20198 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 20203 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 20208 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 20211 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 20219 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 20223 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 20224 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 20225 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 20229 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 20235 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 20238 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 20239 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 20241 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 20243 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 20245 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 20247 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 20249 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 20251 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 20253 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 20256 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 20257 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 20259 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 20261 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 20263 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 20265 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 20267 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 20269 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 20271 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 20274 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 20275 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 20277 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 20280 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 20281 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 20285 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 20286 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.sym 20287 soc.cpu.reg_next_pc[22]
.sym 20288 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I1
.sym 20289 soc.cpu.reg_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.sym 20290 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.sym 20291 soc.cpu.reg_pc[9]
.sym 20292 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I1
.sym 20293 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 20297 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 20298 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 20299 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 20300 soc.cpu.decoded_imm_j[7]
.sym 20301 soc.cpu.decoded_imm_j[3]
.sym 20306 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 20307 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 20308 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 20309 soc.cpu.reg_out[16]
.sym 20310 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 20311 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I1
.sym 20312 soc.cpu.decoded_imm[14]
.sym 20313 soc.cpu.reg_next_pc[16]
.sym 20315 soc.cpu.reg_next_pc[31]
.sym 20316 soc.cpu.alu_out_q[16]
.sym 20317 soc.cpu.latched_stalu
.sym 20318 soc.cpu.decoded_imm[13]
.sym 20319 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 20320 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 20321 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 20329 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 20330 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 20331 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 20332 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 20336 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 20340 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 20346 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 20350 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 20358 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 20360 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 20362 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 20364 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 20366 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 20368 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 20370 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 20372 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 20374 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 20376 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 20379 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 20380 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 20382 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 20385 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 20386 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 20388 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 20391 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 20392 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 20394 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 20396 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 20398 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 20400 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 20402 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 20404 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 20408 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1
.sym 20409 soc.cpu.reg_next_pc[31]
.sym 20410 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0
.sym 20411 soc.cpu.reg_next_pc[30]
.sym 20412 soc.cpu.cpuregs_wrdata[16]
.sym 20413 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 20414 soc.cpu.cpuregs_wrdata[0]
.sym 20415 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 20418 soc.cpu.irq_mask[29]
.sym 20420 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20421 soc.cpu.reg_next_pc[29]
.sym 20422 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 20423 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 20424 soc.cpu.pcpi_rs1[24]
.sym 20426 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 20427 soc.cpu.decoded_imm_j[8]
.sym 20429 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 20430 iomem_wdata[6]
.sym 20431 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 20432 soc.cpu.reg_next_pc[22]
.sym 20433 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 20434 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I1
.sym 20435 soc.cpu.irq_state[1]
.sym 20436 soc.cpu.reg_out[2]
.sym 20437 soc.cpu.instr_jal
.sym 20438 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20439 soc.cpu.latched_stalu
.sym 20440 soc.cpu.reg_pc[9]
.sym 20441 soc.cpu.irq_pending[1]
.sym 20442 soc.cpu.irq_state[1]
.sym 20443 soc.cpu.reg_next_pc[31]
.sym 20444 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 20449 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 20453 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 20454 soc.cpu.reg_next_pc[10]
.sym 20455 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 20457 soc.cpu.irq_state[0]
.sym 20462 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 20466 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 20468 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 20474 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 20476 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I3_SB_LUT4_O_I0
.sym 20477 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 20481 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 20483 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 20485 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 20487 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 20490 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 20491 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 20493 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 20496 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 20497 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 20499 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 20501 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 20503 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 20505 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 20508 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 20509 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 20511 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 20513 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 20515 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 20519 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 20521 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 20524 soc.cpu.irq_state[0]
.sym 20525 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 20526 soc.cpu.reg_next_pc[10]
.sym 20527 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I3_SB_LUT4_O_I0
.sym 20531 soc.cpu.cpuregs_wrdata[10]
.sym 20532 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0
.sym 20533 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0
.sym 20534 soc.cpu.irq_pending[20]
.sym 20535 soc.cpu.cpuregs_wrdata[22]
.sym 20536 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2
.sym 20537 soc.cpu.cpuregs_wrdata[9]
.sym 20538 soc.cpu.irq_pending[10]
.sym 20540 soc.cpu.latched_stalu
.sym 20542 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 20543 soc.cpu.reg_pc[23]
.sym 20544 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 20545 soc.cpu.decoded_imm_j[18]
.sym 20546 soc.cpu.reg_pc[25]
.sym 20547 soc.cpu.reg_out[27]
.sym 20549 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 20551 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I3
.sym 20552 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 20553 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 20554 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 20555 soc.cpu.reg_pc[13]
.sym 20556 soc.cpu.cpuregs_wrdata[22]
.sym 20557 soc.cpu.irq_pending[26]
.sym 20559 soc.cpu.irq_pending[19]
.sym 20560 soc.cpu.reg_next_pc[18]
.sym 20561 soc.cpu.irq_delay_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 20562 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I3_SB_LUT4_O_I0
.sym 20563 soc.cpu.reg_pc[6]
.sym 20564 soc.cpu.cpu_state[2]
.sym 20565 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I3
.sym 20566 soc.cpu.irq_mask[20]
.sym 20572 soc.cpu.reg_pc[7]
.sym 20573 soc.cpu.reg_pc[1]
.sym 20579 soc.cpu.reg_pc[8]
.sym 20582 soc.cpu.reg_pc[5]
.sym 20583 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2
.sym 20587 soc.cpu.reg_pc[4]
.sym 20589 soc.cpu.reg_pc[6]
.sym 20596 soc.cpu.reg_pc[2]
.sym 20602 soc.cpu.reg_pc[3]
.sym 20603 soc.cpu.latched_compr
.sym 20604 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 20606 soc.cpu.reg_pc[1]
.sym 20607 soc.cpu.latched_compr
.sym 20610 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 20612 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2
.sym 20613 soc.cpu.reg_pc[2]
.sym 20614 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 20616 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 20618 soc.cpu.reg_pc[3]
.sym 20620 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 20622 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 20624 soc.cpu.reg_pc[4]
.sym 20626 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 20628 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 20630 soc.cpu.reg_pc[5]
.sym 20632 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 20634 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 20637 soc.cpu.reg_pc[6]
.sym 20638 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 20640 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 20643 soc.cpu.reg_pc[7]
.sym 20644 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 20646 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 20649 soc.cpu.reg_pc[8]
.sym 20650 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 20654 soc.cpu.irq_pending[19]
.sym 20655 soc.cpu.irq_delay_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 20656 soc.cpu.irq_delay_SB_LUT4_I2_I3
.sym 20657 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 20658 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_I3_I0
.sym 20659 soc.cpu.next_pc[31]
.sym 20660 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0
.sym 20661 soc.cpu.irq_pending[26]
.sym 20663 soc.cpu.mem_do_rinst
.sym 20664 soc.cpu.mem_do_rinst
.sym 20666 soc.cpu.reg_next_pc[13]
.sym 20667 soc.cpu.decoded_imm_j[29]
.sym 20668 soc.cpu.irq_pending[24]
.sym 20669 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 20671 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 20672 soc.cpu.decoded_imm_j[29]
.sym 20673 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 20674 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I3
.sym 20675 soc.cpu.pcpi_rs1[16]
.sym 20676 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I3
.sym 20678 soc.cpu.reg_pc[28]
.sym 20679 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I3
.sym 20680 soc.cpu.irq_pending[20]
.sym 20681 soc.cpu.irq_mask[10]
.sym 20682 soc.cpu.irq_mask[10]
.sym 20683 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3
.sym 20684 soc.cpu.reg_pc[26]
.sym 20685 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 20686 soc.cpu.reg_pc[24]
.sym 20687 soc.cpu.irq_pending[19]
.sym 20688 soc.cpu.reg_pc[31]
.sym 20689 soc.cpu.instr_maskirq
.sym 20690 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 20700 soc.cpu.reg_pc[15]
.sym 20701 soc.cpu.reg_pc[12]
.sym 20704 soc.cpu.reg_pc[16]
.sym 20707 soc.cpu.reg_pc[11]
.sym 20712 soc.cpu.reg_pc[9]
.sym 20715 soc.cpu.reg_pc[13]
.sym 20719 soc.cpu.reg_pc[10]
.sym 20723 soc.cpu.reg_pc[14]
.sym 20727 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 20729 soc.cpu.reg_pc[9]
.sym 20731 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 20733 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 20736 soc.cpu.reg_pc[10]
.sym 20737 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 20739 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 20741 soc.cpu.reg_pc[11]
.sym 20743 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 20745 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 20747 soc.cpu.reg_pc[12]
.sym 20749 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 20751 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 20754 soc.cpu.reg_pc[13]
.sym 20755 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 20757 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 20760 soc.cpu.reg_pc[14]
.sym 20761 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 20763 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 20765 soc.cpu.reg_pc[15]
.sym 20767 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 20769 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 20771 soc.cpu.reg_pc[16]
.sym 20773 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 20777 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 20778 soc.cpu.cpuregs_wrdata[18]
.sym 20779 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I0_SB_LUT4_O_I1
.sym 20780 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 20781 soc.cpu.cpuregs_wrdata[28]
.sym 20782 soc.cpu.irq_pending[29]
.sym 20783 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0
.sym 20784 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 20788 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 20790 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0
.sym 20791 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I3
.sym 20793 soc.cpu.irq_pending[0]
.sym 20794 soc.cpu.compressed_instr
.sym 20795 soc.cpu.reg_pc[4]
.sym 20796 soc.cpu.reg_pc[15]
.sym 20797 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 20798 soc.cpu.pcpi_rs1[16]
.sym 20799 soc.cpu.reg_pc[6]
.sym 20800 soc.cpu.decoded_imm[10]
.sym 20801 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20802 soc.cpu.pcpi_rs1[6]
.sym 20803 soc.cpu.cpuregs_rs1[10]
.sym 20804 soc.cpu.decoded_imm[14]
.sym 20805 soc.cpu.reg_out[16]
.sym 20806 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I3
.sym 20807 soc.cpu.decoded_imm[0]
.sym 20809 soc.cpu.irq_mask[19]
.sym 20810 soc.cpu.decoded_imm[13]
.sym 20811 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20812 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 20813 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 20820 soc.cpu.reg_pc[17]
.sym 20826 soc.cpu.reg_pc[19]
.sym 20827 soc.cpu.reg_pc[18]
.sym 20828 soc.cpu.reg_pc[22]
.sym 20831 soc.cpu.reg_pc[23]
.sym 20832 soc.cpu.reg_pc[20]
.sym 20836 soc.cpu.reg_pc[21]
.sym 20846 soc.cpu.reg_pc[24]
.sym 20850 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 20853 soc.cpu.reg_pc[17]
.sym 20854 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 20856 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 20858 soc.cpu.reg_pc[18]
.sym 20860 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 20862 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 20864 soc.cpu.reg_pc[19]
.sym 20866 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 20868 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 20871 soc.cpu.reg_pc[20]
.sym 20872 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 20874 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 20877 soc.cpu.reg_pc[21]
.sym 20878 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 20880 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 20883 soc.cpu.reg_pc[22]
.sym 20884 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 20886 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 20889 soc.cpu.reg_pc[23]
.sym 20890 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 20892 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 20895 soc.cpu.reg_pc[24]
.sym 20896 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 20901 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20902 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20903 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20904 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20905 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20906 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20907 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20909 soc.cpu.irq_pending[29]
.sym 20910 soc.cpu.instr_rdcycle
.sym 20911 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20912 soc.cpu.pcpi_rs1[15]
.sym 20916 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1
.sym 20917 soc.cpu.irq_mask[16]
.sym 20918 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I3_SB_LUT4_O_I0
.sym 20919 soc.cpu.pcpi_rs1[27]
.sym 20920 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I3
.sym 20921 soc.cpu.cpuregs_wrdata[18]
.sym 20922 soc.cpu.irq_state[0]
.sym 20923 soc.cpu.irq_pending[16]
.sym 20924 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20925 soc.cpu.reg_pc[9]
.sym 20926 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20927 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20928 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20929 soc.cpu.instr_jal
.sym 20930 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20931 soc.cpu.irq_mask[16]
.sym 20932 soc.cpu.pcpi_rs1[0]
.sym 20933 soc.cpu.cpuregs_rs1[29]
.sym 20934 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I3
.sym 20935 soc.cpu.decoded_imm[10]
.sym 20936 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 20941 soc.cpu.reg_pc[29]
.sym 20948 soc.cpu.reg_pc[30]
.sym 20950 soc.cpu.reg_pc[28]
.sym 20954 soc.cpu.reg_pc[25]
.sym 20956 soc.cpu.reg_pc[26]
.sym 20957 soc.cpu.cpuregs_rs1[29]
.sym 20960 soc.cpu.reg_pc[31]
.sym 20967 soc.cpu.reg_pc[27]
.sym 20968 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 20973 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 20976 soc.cpu.reg_pc[25]
.sym 20977 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 20979 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 20981 soc.cpu.reg_pc[26]
.sym 20983 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 20985 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 20987 soc.cpu.reg_pc[27]
.sym 20989 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 20991 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 20993 soc.cpu.reg_pc[28]
.sym 20995 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 20997 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 21000 soc.cpu.reg_pc[29]
.sym 21001 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 21003 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 21006 soc.cpu.reg_pc[30]
.sym 21007 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 21011 soc.cpu.reg_pc[31]
.sym 21013 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 21019 soc.cpu.cpuregs_rs1[29]
.sym 21020 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 21021 CLK$SB_IO_IN_$glb_clk
.sym 21022 resetn_SB_LUT4_I3_O_$glb_sr
.sym 21023 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21024 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21025 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21026 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21027 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21028 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21029 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21030 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21035 soc.cpu.pcpi_rs1[1]
.sym 21036 soc.cpu.pcpi_rs1[4]
.sym 21037 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I3
.sym 21038 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21039 soc.cpu.reg_pc[29]
.sym 21040 soc.cpu.pcpi_rs1[3]
.sym 21041 soc.cpu.decoded_imm[4]
.sym 21042 soc.cpu.pcpi_rs1[22]
.sym 21043 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21044 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21046 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21047 soc.cpu.decoded_imm[22]
.sym 21048 soc.cpu.decoded_imm[2]
.sym 21049 soc.cpu.pcpi_rs1[9]
.sym 21050 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 21051 soc.cpu.cpuregs_wrdata[22]
.sym 21052 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21053 soc.cpu.irq_mask[20]
.sym 21054 soc.cpu.pcpi_rs1[20]
.sym 21055 soc.cpu.cpuregs_rs1[12]
.sym 21056 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21057 soc.cpu.decoded_imm[25]
.sym 21058 soc.cpu.pcpi_rs1[22]
.sym 21066 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 21067 soc.cpu.cpuregs_rs1[8]
.sym 21069 soc.cpu.reg_pc[16]
.sym 21070 soc.cpu.cpuregs_rs1[16]
.sym 21071 soc.cpu.reg_pc[6]
.sym 21075 soc.cpu.cpuregs_rs1[10]
.sym 21077 soc.cpu.cpuregs_rs1[19]
.sym 21079 soc.cpu.reg_pc[8]
.sym 21080 soc.cpu.is_lui_auipc_jal
.sym 21087 soc.cpu.instr_lui
.sym 21088 soc.cpu.is_lui_auipc_jal
.sym 21089 soc.cpu.cpuregs_rs1[6]
.sym 21090 soc.cpu.reg_pc[3]
.sym 21091 soc.cpu.reg_pc[10]
.sym 21095 soc.cpu.cpuregs_rs1[3]
.sym 21097 soc.cpu.is_lui_auipc_jal
.sym 21098 soc.cpu.reg_pc[3]
.sym 21099 soc.cpu.cpuregs_rs1[3]
.sym 21100 soc.cpu.instr_lui
.sym 21106 soc.cpu.cpuregs_rs1[16]
.sym 21109 soc.cpu.reg_pc[8]
.sym 21110 soc.cpu.cpuregs_rs1[8]
.sym 21111 soc.cpu.is_lui_auipc_jal
.sym 21112 soc.cpu.instr_lui
.sym 21115 soc.cpu.instr_lui
.sym 21116 soc.cpu.is_lui_auipc_jal
.sym 21117 soc.cpu.reg_pc[16]
.sym 21118 soc.cpu.cpuregs_rs1[16]
.sym 21123 soc.cpu.cpuregs_rs1[19]
.sym 21127 soc.cpu.reg_pc[6]
.sym 21128 soc.cpu.cpuregs_rs1[6]
.sym 21129 soc.cpu.instr_lui
.sym 21130 soc.cpu.is_lui_auipc_jal
.sym 21133 soc.cpu.reg_pc[10]
.sym 21134 soc.cpu.is_lui_auipc_jal
.sym 21135 soc.cpu.cpuregs_rs1[10]
.sym 21136 soc.cpu.instr_lui
.sym 21143 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 21144 CLK$SB_IO_IN_$glb_clk
.sym 21145 resetn_SB_LUT4_I3_O_$glb_sr
.sym 21146 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21147 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21148 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21149 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21150 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21151 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21152 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21153 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21156 soc.cpu.cpuregs_wrdata[2]
.sym 21158 soc.cpu.pcpi_rs1[8]
.sym 21159 iomem_wdata[14]
.sym 21160 soc.cpu.pcpi_rs1[12]
.sym 21161 soc.cpu.cpuregs_rs1[8]
.sym 21162 soc.cpu.irq_mask[16]
.sym 21163 soc.cpu.pcpi_rs1[13]
.sym 21165 soc.cpu.reg_pc[5]
.sym 21168 soc.cpu.pcpi_rs1[6]
.sym 21169 soc.cpu.cpu_state[2]
.sym 21170 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 21171 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21172 soc.cpu.reg_pc[26]
.sym 21173 soc.cpu.irq_mask[10]
.sym 21175 soc.cpu.decoded_imm[28]
.sym 21176 soc.cpu.reg_pc[31]
.sym 21177 soc.cpu.pcpi_rs1[26]
.sym 21178 soc.cpu.reg_pc[24]
.sym 21180 soc.cpu.cpuregs_rs1[9]
.sym 21181 soc.cpu.cpuregs_rs1[3]
.sym 21187 soc.cpu.reg_pc[7]
.sym 21189 soc.cpu.is_lui_auipc_jal
.sym 21191 soc.cpu.pcpi_rs1[2]
.sym 21192 soc.cpu.is_lui_auipc_jal
.sym 21193 soc.cpu.reg_pc[12]
.sym 21194 soc.cpu.pcpi_rs1[7]
.sym 21195 soc.cpu.reg_pc[15]
.sym 21196 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21198 soc.cpu.pcpi_rs1[11]
.sym 21199 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21202 soc.cpu.pcpi_rs1[16]
.sym 21203 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 21204 soc.cpu.cpuregs_rs1[15]
.sym 21205 soc.cpu.instr_lui
.sym 21207 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21208 soc.cpu.pcpi_rs1[0]
.sym 21210 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 21211 soc.cpu.pcpi_rs1[19]
.sym 21212 soc.cpu.cpuregs_rs1[7]
.sym 21213 soc.cpu.instr_lui
.sym 21215 soc.cpu.cpuregs_rs1[12]
.sym 21216 soc.cpu.pcpi_rs1[4]
.sym 21217 soc.cpu.decoded_imm[0]
.sym 21218 soc.cpu.pcpi_rs1[14]
.sym 21220 soc.cpu.is_lui_auipc_jal
.sym 21221 soc.cpu.instr_lui
.sym 21222 soc.cpu.reg_pc[12]
.sym 21223 soc.cpu.cpuregs_rs1[12]
.sym 21226 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21227 soc.cpu.pcpi_rs1[2]
.sym 21228 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 21229 soc.cpu.pcpi_rs1[4]
.sym 21233 soc.cpu.decoded_imm[0]
.sym 21235 soc.cpu.pcpi_rs1[0]
.sym 21238 soc.cpu.pcpi_rs1[7]
.sym 21239 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 21240 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21241 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21244 soc.cpu.pcpi_rs1[16]
.sym 21245 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 21246 soc.cpu.pcpi_rs1[14]
.sym 21247 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21250 soc.cpu.instr_lui
.sym 21251 soc.cpu.reg_pc[7]
.sym 21252 soc.cpu.is_lui_auipc_jal
.sym 21253 soc.cpu.cpuregs_rs1[7]
.sym 21256 soc.cpu.pcpi_rs1[11]
.sym 21257 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21258 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21259 soc.cpu.pcpi_rs1[19]
.sym 21262 soc.cpu.cpuregs_rs1[15]
.sym 21263 soc.cpu.is_lui_auipc_jal
.sym 21264 soc.cpu.reg_pc[15]
.sym 21265 soc.cpu.instr_lui
.sym 21269 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21270 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21271 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21272 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21273 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21274 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21275 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21276 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 21277 soc.cpu.reg_pc[10]
.sym 21279 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21280 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21281 soc.cpu.reg_pc[15]
.sym 21282 soc.cpu.decoded_imm[16]
.sym 21283 soc.cpu.cpuregs_rs1[20]
.sym 21284 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21286 soc.cpu.pcpi_rs1[11]
.sym 21287 soc.cpu.reg_pc[8]
.sym 21288 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 21289 soc.cpu.reg_pc[12]
.sym 21290 soc.cpu.pcpi_rs1[16]
.sym 21292 soc.cpu.pcpi_rs1[12]
.sym 21293 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21294 soc.cpu.cpuregs_rs1[10]
.sym 21295 soc.cpu.decoded_imm[24]
.sym 21296 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 21297 soc.cpu.irq_mask[19]
.sym 21298 soc.cpu.cpuregs_rs1[7]
.sym 21299 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 21300 soc.cpu.instr_retirq
.sym 21301 soc.cpu.pcpi_rs1[17]
.sym 21302 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21303 soc.cpu.decoded_imm[0]
.sym 21304 soc.cpu.pcpi_rs1[14]
.sym 21310 soc.cpu.cpuregs_rs1[10]
.sym 21312 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 21315 soc.cpu.reg_pc[23]
.sym 21316 soc.cpu.cpuregs_rs1[23]
.sym 21317 soc.cpu.instr_lui
.sym 21318 soc.cpu.pcpi_rs1[4]
.sym 21319 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21320 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 21322 soc.cpu.pcpi_rs1[1]
.sym 21324 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21325 soc.cpu.is_lui_auipc_jal
.sym 21327 soc.cpu.pcpi_rs1[17]
.sym 21328 soc.cpu.pcpi_rs1[14]
.sym 21329 soc.cpu.cpuregs_rs1[5]
.sym 21330 soc.cpu.pcpi_rs1[9]
.sym 21332 soc.cpu.reg_pc[9]
.sym 21334 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21335 soc.cpu.reg_pc[5]
.sym 21336 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21339 soc.cpu.pcpi_rs1[6]
.sym 21340 soc.cpu.cpuregs_rs1[9]
.sym 21341 soc.cpu.pcpi_rs1[12]
.sym 21343 soc.cpu.pcpi_rs1[6]
.sym 21344 soc.cpu.pcpi_rs1[4]
.sym 21345 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21346 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 21349 soc.cpu.pcpi_rs1[17]
.sym 21350 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21351 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21352 soc.cpu.pcpi_rs1[9]
.sym 21355 soc.cpu.pcpi_rs1[14]
.sym 21356 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 21357 soc.cpu.pcpi_rs1[12]
.sym 21358 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21361 soc.cpu.reg_pc[23]
.sym 21362 soc.cpu.is_lui_auipc_jal
.sym 21363 soc.cpu.instr_lui
.sym 21364 soc.cpu.cpuregs_rs1[23]
.sym 21367 soc.cpu.reg_pc[5]
.sym 21368 soc.cpu.instr_lui
.sym 21369 soc.cpu.is_lui_auipc_jal
.sym 21370 soc.cpu.cpuregs_rs1[5]
.sym 21373 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21374 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21375 soc.cpu.pcpi_rs1[1]
.sym 21376 soc.cpu.pcpi_rs1[9]
.sym 21379 soc.cpu.reg_pc[9]
.sym 21380 soc.cpu.cpuregs_rs1[9]
.sym 21381 soc.cpu.is_lui_auipc_jal
.sym 21382 soc.cpu.instr_lui
.sym 21386 soc.cpu.cpuregs_rs1[10]
.sym 21389 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 21390 CLK$SB_IO_IN_$glb_clk
.sym 21391 resetn_SB_LUT4_I3_O_$glb_sr
.sym 21392 soc.cpu.count_cycle[0]
.sym 21393 soc.cpu.reg_out[0]
.sym 21394 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 21395 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 21396 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 21397 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21398 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21399 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 21400 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 21404 soc.cpu.pcpi_rs1[24]
.sym 21406 soc.cpu.pcpi_rs1[7]
.sym 21407 soc.cpu.decoded_imm[30]
.sym 21408 soc.cpu.reg_pc[19]
.sym 21409 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 21411 soc.cpu.reg_pc[20]
.sym 21412 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21414 soc.cpu.decoded_imm[29]
.sym 21416 soc.cpu.instr_timer
.sym 21417 soc.cpu.cpuregs_rs1[29]
.sym 21418 soc.cpu.reg_pc[9]
.sym 21419 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21420 soc.cpu.count_cycle[26]
.sym 21422 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21423 soc.cpu.decoded_imm[10]
.sym 21424 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21425 soc.cpu.instr_jal
.sym 21426 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21427 soc.cpu.cpuregs_rs1[28]
.sym 21433 soc.cpu.cpuregs_rs1[29]
.sym 21434 soc.cpu.cpuregs_rs1[28]
.sym 21436 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21437 soc.cpu.is_lui_auipc_jal
.sym 21440 soc.cpu.instr_timer
.sym 21442 soc.cpu.timer[29]
.sym 21443 soc.cpu.reg_pc[25]
.sym 21444 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21446 soc.cpu.cpuregs_rs1[25]
.sym 21448 soc.cpu.instr_maskirq
.sym 21450 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 21451 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 21452 soc.cpu.cpuregs_rs1[2]
.sym 21454 soc.cpu.timer[26]
.sym 21456 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21457 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 21458 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21459 soc.cpu.instr_lui
.sym 21460 soc.cpu.instr_retirq
.sym 21461 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 21463 soc.cpu.irq_mask[29]
.sym 21466 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21467 soc.cpu.cpuregs_rs1[28]
.sym 21468 soc.cpu.instr_retirq
.sym 21469 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 21472 soc.cpu.timer[26]
.sym 21474 soc.cpu.instr_timer
.sym 21478 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 21479 soc.cpu.cpuregs_rs1[2]
.sym 21480 soc.cpu.instr_retirq
.sym 21481 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21484 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 21485 soc.cpu.cpuregs_rs1[29]
.sym 21486 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21487 soc.cpu.instr_retirq
.sym 21490 soc.cpu.instr_maskirq
.sym 21492 soc.cpu.instr_retirq
.sym 21493 soc.cpu.instr_timer
.sym 21496 soc.cpu.instr_lui
.sym 21497 soc.cpu.cpuregs_rs1[25]
.sym 21498 soc.cpu.reg_pc[25]
.sym 21499 soc.cpu.is_lui_auipc_jal
.sym 21503 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 21504 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21508 soc.cpu.instr_timer
.sym 21509 soc.cpu.timer[29]
.sym 21510 soc.cpu.irq_mask[29]
.sym 21511 soc.cpu.instr_maskirq
.sym 21515 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21516 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21517 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21518 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 21519 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21520 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21521 soc.cpu.count_cycle[1]
.sym 21522 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 21528 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21530 soc.cpu.cpuregs_rs1[6]
.sym 21531 soc.cpu.reg_pc[25]
.sym 21532 soc.cpu.mem_do_rinst
.sym 21533 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0
.sym 21534 soc.cpu.cpuregs_rs1[25]
.sym 21535 soc.cpu.instr_maskirq
.sym 21536 soc.cpu.instr_maskirq
.sym 21537 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 21539 soc.cpu.cpuregs_rs1[12]
.sym 21540 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21541 soc.cpu.count_cycle[39]
.sym 21542 soc.cpu.cpuregs_rs1[26]
.sym 21543 soc.cpu.cpu_state[2]
.sym 21544 soc.cpu.decoded_imm[2]
.sym 21545 soc.cpu.irq_mask[20]
.sym 21546 soc.cpu.cpuregs_waddr[1]
.sym 21547 soc.cpu.count_cycle[38]
.sym 21548 soc.cpu.cpuregs_wrdata[22]
.sym 21549 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21556 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21557 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21558 soc.cpu.count_cycle[38]
.sym 21560 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 21562 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 21564 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21565 soc.cpu.count_instr[60]
.sym 21568 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21570 soc.cpu.irq_mask[10]
.sym 21571 soc.cpu.timer[10]
.sym 21572 soc.cpu.count_instr[38]
.sym 21573 soc.cpu.instr_rdinstr
.sym 21574 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21575 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21576 soc.cpu.instr_timer
.sym 21577 soc.cpu.count_instr[10]
.sym 21578 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 21579 soc.cpu.instr_rdinstrh
.sym 21580 soc.cpu.instr_maskirq
.sym 21582 soc.cpu.count_cycle[2]
.sym 21583 soc.cpu.instr_rdcycleh
.sym 21584 soc.cpu.count_cycle[10]
.sym 21585 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21586 soc.cpu.count_instr[6]
.sym 21587 soc.cpu.count_cycle[28]
.sym 21589 soc.cpu.count_instr[60]
.sym 21590 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21592 soc.cpu.instr_rdinstrh
.sym 21595 soc.cpu.count_cycle[2]
.sym 21596 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21597 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21601 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 21602 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21603 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 21604 soc.cpu.count_cycle[10]
.sym 21607 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21608 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 21609 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21610 soc.cpu.count_cycle[28]
.sym 21613 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21614 soc.cpu.instr_rdinstr
.sym 21615 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 21616 soc.cpu.count_instr[10]
.sym 21619 soc.cpu.count_instr[6]
.sym 21620 soc.cpu.count_cycle[38]
.sym 21621 soc.cpu.instr_rdinstr
.sym 21622 soc.cpu.instr_rdcycleh
.sym 21625 soc.cpu.instr_timer
.sym 21626 soc.cpu.irq_mask[10]
.sym 21627 soc.cpu.timer[10]
.sym 21628 soc.cpu.instr_maskirq
.sym 21632 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21633 soc.cpu.instr_rdinstrh
.sym 21634 soc.cpu.count_instr[38]
.sym 21640 soc.cpu.count_cycle[2]
.sym 21641 soc.cpu.count_cycle[3]
.sym 21642 soc.cpu.count_cycle[4]
.sym 21643 soc.cpu.count_cycle[5]
.sym 21644 soc.cpu.count_cycle[6]
.sym 21645 soc.cpu.count_cycle[7]
.sym 21650 soc.cpu.count_instr[16]
.sym 21652 soc.cpu.cpuregs_rs1[15]
.sym 21654 soc.cpu.pcpi_rs1[8]
.sym 21655 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21656 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21658 soc.cpu.pcpi_rs1[3]
.sym 21662 soc.cpu.count_cycle[46]
.sym 21663 soc.cpu.count_cycle[16]
.sym 21664 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21665 soc.cpu.cpuregs_rs1[3]
.sym 21669 soc.cpu.count_cycle[19]
.sym 21670 soc.cpu.count_cycle[10]
.sym 21672 soc.cpu.cpuregs_rs1[9]
.sym 21679 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 21680 soc.cpu.timer[12]
.sym 21681 soc.cpu.instr_rdinstrh
.sym 21682 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21683 soc.cpu.instr_rdinstr
.sym 21684 soc.cpu.count_instr[5]
.sym 21685 soc.cpu.instr_rdcycleh
.sym 21686 soc.cpu.count_instr[7]
.sym 21687 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 21688 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21689 soc.cpu.count_instr[2]
.sym 21691 soc.cpu.instr_rdinstr
.sym 21693 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21694 soc.cpu.count_instr[39]
.sym 21696 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21699 soc.cpu.cpuregs_rs1[12]
.sym 21700 soc.cpu.count_cycle[5]
.sym 21701 soc.cpu.count_cycle[39]
.sym 21702 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21703 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21704 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21707 soc.cpu.instr_retirq
.sym 21708 soc.cpu.count_cycle[34]
.sym 21709 soc.cpu.instr_timer
.sym 21710 soc.cpu.count_cycle[7]
.sym 21712 soc.cpu.instr_rdcycleh
.sym 21713 soc.cpu.count_instr[2]
.sym 21714 soc.cpu.count_cycle[34]
.sym 21715 soc.cpu.instr_rdinstr
.sym 21718 soc.cpu.instr_timer
.sym 21720 soc.cpu.timer[12]
.sym 21724 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 21725 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21726 soc.cpu.count_cycle[7]
.sym 21727 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21730 soc.cpu.instr_rdinstr
.sym 21731 soc.cpu.instr_rdcycleh
.sym 21732 soc.cpu.count_instr[7]
.sym 21733 soc.cpu.count_cycle[39]
.sym 21736 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21737 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21738 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 21739 soc.cpu.count_cycle[5]
.sym 21742 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 21743 soc.cpu.cpuregs_rs1[12]
.sym 21744 soc.cpu.instr_retirq
.sym 21745 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21748 soc.cpu.count_instr[39]
.sym 21749 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21750 soc.cpu.instr_rdinstrh
.sym 21754 soc.cpu.count_instr[5]
.sym 21755 soc.cpu.instr_rdinstr
.sym 21756 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21761 soc.cpu.count_cycle[8]
.sym 21762 soc.cpu.count_cycle[9]
.sym 21763 soc.cpu.count_cycle[10]
.sym 21764 soc.cpu.count_cycle[11]
.sym 21765 soc.cpu.count_cycle[12]
.sym 21766 soc.cpu.count_cycle[13]
.sym 21767 soc.cpu.count_cycle[14]
.sym 21768 soc.cpu.count_cycle[15]
.sym 21770 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I3_O
.sym 21774 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 21775 soc.cpu.cpuregs_rs1[22]
.sym 21776 soc.cpu.count_cycle[3]
.sym 21778 soc.cpu.cpuregs_rs1_SB_LUT4_O_9_I2
.sym 21779 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 21782 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 21783 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21784 soc.cpu.timer[12]
.sym 21785 soc.cpu.cpuregs_waddr[3]
.sym 21786 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 21787 soc.cpu.cpuregs.wen
.sym 21788 soc.cpu.cpuregs_waddr[2]
.sym 21789 soc.cpu.count_cycle[4]
.sym 21790 soc.cpu.cpuregs_rs1[7]
.sym 21793 soc.cpu.instr_retirq
.sym 21794 soc.cpu.count_cycle[28]
.sym 21795 soc.cpu.count_cycle[60]
.sym 21796 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21802 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21805 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21806 soc.cpu.count_instr[43]
.sym 21807 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 21808 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21810 soc.cpu.instr_rdinstrh
.sym 21811 soc.cpu.count_instr[9]
.sym 21812 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21813 soc.cpu.instr_rdinstr
.sym 21814 soc.cpu.instr_rdinstr
.sym 21815 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21816 soc.cpu.count_instr[14]
.sym 21817 soc.cpu.instr_rdcycleh
.sym 21818 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21819 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 21820 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21821 soc.cpu.count_instr[11]
.sym 21822 soc.cpu.count_cycle[46]
.sym 21823 soc.cpu.count_instr[46]
.sym 21824 soc.cpu.count_cycle[14]
.sym 21827 soc.cpu.count_cycle[9]
.sym 21829 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21830 soc.cpu.count_cycle[12]
.sym 21831 soc.cpu.count_cycle[43]
.sym 21835 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21836 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 21837 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21838 soc.cpu.count_cycle[12]
.sym 21841 soc.cpu.count_instr[46]
.sym 21843 soc.cpu.instr_rdinstrh
.sym 21844 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21847 soc.cpu.count_cycle[9]
.sym 21848 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21849 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21853 soc.cpu.instr_rdinstr
.sym 21854 soc.cpu.instr_rdcycleh
.sym 21855 soc.cpu.count_instr[14]
.sym 21856 soc.cpu.count_cycle[46]
.sym 21859 soc.cpu.count_instr[43]
.sym 21860 soc.cpu.instr_rdinstrh
.sym 21861 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21862 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 21865 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21866 soc.cpu.instr_rdinstr
.sym 21867 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 21868 soc.cpu.count_instr[9]
.sym 21871 soc.cpu.count_cycle[43]
.sym 21872 soc.cpu.count_instr[11]
.sym 21873 soc.cpu.instr_rdcycleh
.sym 21874 soc.cpu.instr_rdinstr
.sym 21877 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 21878 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21879 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 21880 soc.cpu.count_cycle[14]
.sym 21884 soc.cpu.count_cycle[16]
.sym 21885 soc.cpu.count_cycle[17]
.sym 21886 soc.cpu.count_cycle[18]
.sym 21887 soc.cpu.count_cycle[19]
.sym 21888 soc.cpu.count_cycle[20]
.sym 21889 soc.cpu.count_cycle[21]
.sym 21890 soc.cpu.count_cycle[22]
.sym 21891 soc.cpu.count_cycle[23]
.sym 21893 soc.cpu.pcpi_rs2[25]
.sym 21896 soc.cpu.instr_rdinstrh
.sym 21898 soc.cpu.cpuregs.regs.1.0.0_RDATA_9
.sym 21899 soc.cpu.instr_rdinstr
.sym 21900 soc.cpu.cpuregs_rs1[24]
.sym 21902 soc.cpu.timer[20]
.sym 21903 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21905 soc.cpu.instr_rdcycleh
.sym 21909 soc.cpu.instr_jal
.sym 21910 soc.cpu.count_cycle[11]
.sym 21913 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21914 soc.cpu.cpuregs_rs1[28]
.sym 21915 soc.cpu.count_cycle[35]
.sym 21916 soc.cpu.count_cycle[26]
.sym 21917 soc.cpu.count_cycle[44]
.sym 21918 soc.cpu.count_instr[0]
.sym 21919 soc.cpu.count_cycle[17]
.sym 21929 soc.cpu.count_instr[20]
.sym 21930 soc.cpu.count_instr[52]
.sym 21931 soc.cpu.count_cycle[35]
.sym 21933 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21934 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21935 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21936 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21937 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21938 soc.cpu.count_cycle[20]
.sym 21940 soc.cpu.count_instr[3]
.sym 21941 soc.cpu.count_cycle[44]
.sym 21943 soc.cpu.instr_rdinstrh
.sym 21944 soc.cpu.instr_rdinstr
.sym 21945 soc.cpu.count_instr[12]
.sym 21948 soc.cpu.count_instr[35]
.sym 21951 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21952 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 21953 soc.cpu.count_instr[44]
.sym 21954 soc.cpu.count_cycle[52]
.sym 21955 soc.cpu.instr_rdcycleh
.sym 21956 soc.cpu.count_instr[15]
.sym 21958 soc.cpu.instr_rdinstrh
.sym 21959 soc.cpu.count_instr[44]
.sym 21960 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21964 soc.cpu.instr_rdinstr
.sym 21965 soc.cpu.count_instr[3]
.sym 21966 soc.cpu.instr_rdcycleh
.sym 21967 soc.cpu.count_cycle[35]
.sym 21970 soc.cpu.count_cycle[52]
.sym 21971 soc.cpu.instr_rdinstr
.sym 21972 soc.cpu.count_instr[20]
.sym 21973 soc.cpu.instr_rdcycleh
.sym 21976 soc.cpu.instr_rdinstr
.sym 21977 soc.cpu.count_instr[12]
.sym 21978 soc.cpu.instr_rdcycleh
.sym 21979 soc.cpu.count_cycle[44]
.sym 21983 soc.cpu.count_instr[52]
.sym 21984 soc.cpu.instr_rdinstrh
.sym 21985 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21988 soc.cpu.count_instr[35]
.sym 21989 soc.cpu.instr_rdinstrh
.sym 21991 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21994 soc.cpu.count_instr[15]
.sym 21995 soc.cpu.instr_rdinstr
.sym 21997 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22000 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 22001 soc.cpu.count_cycle[20]
.sym 22002 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 22003 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 22007 soc.cpu.count_cycle[24]
.sym 22008 soc.cpu.count_cycle[25]
.sym 22009 soc.cpu.count_cycle[26]
.sym 22010 soc.cpu.count_cycle[27]
.sym 22011 soc.cpu.count_cycle[28]
.sym 22012 soc.cpu.count_cycle[29]
.sym 22013 soc.cpu.count_cycle[30]
.sym 22014 soc.cpu.count_cycle[31]
.sym 22015 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 22017 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22020 soc.cpu.decoded_rs2_SB_DFF_Q_3_D
.sym 22021 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22022 soc.cpu.decoded_rs2_SB_DFF_Q_1_D
.sym 22024 soc.cpu.count_cycle[23]
.sym 22025 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22027 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 22028 soc.cpu.cpuregs_wrdata[11]
.sym 22029 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22031 soc.cpu.count_cycle[38]
.sym 22032 soc.cpu.cpuregs_waddr[2]
.sym 22033 soc.cpu.count_cycle[39]
.sym 22034 soc.cpu.cpuregs_waddr[1]
.sym 22035 soc.cpu.cpuregs_rs1[12]
.sym 22036 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 22037 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 22038 soc.cpu.count_cycle[43]
.sym 22040 soc.cpu.cpuregs_rs1[8]
.sym 22041 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22042 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 22048 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.sym 22050 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 22051 soc.cpu.cpuregs_rs1[8]
.sym 22052 soc.cpu.count_instr[28]
.sym 22055 soc.cpu.count_instr[4]
.sym 22056 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 22057 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 22060 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22061 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22062 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 22063 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 22064 soc.cpu.count_instr[50]
.sym 22065 soc.cpu.instr_rdinstr
.sym 22067 soc.cpu.count_cycle[60]
.sym 22068 soc.cpu.count_instr[36]
.sym 22071 soc.cpu.instr_rdinstrh
.sym 22072 soc.cpu.count_cycle[24]
.sym 22073 soc.cpu.count_cycle[50]
.sym 22074 soc.cpu.count_instr[18]
.sym 22075 soc.cpu.instr_rdcycleh
.sym 22076 soc.cpu.count_cycle[36]
.sym 22077 soc.cpu.count_cycle[29]
.sym 22078 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22079 soc.cpu.instr_rdinstrh
.sym 22082 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22083 soc.cpu.instr_rdcycleh
.sym 22084 soc.cpu.count_cycle[36]
.sym 22087 soc.cpu.count_cycle[60]
.sym 22088 soc.cpu.count_instr[28]
.sym 22089 soc.cpu.instr_rdinstr
.sym 22090 soc.cpu.instr_rdcycleh
.sym 22093 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22095 soc.cpu.count_instr[50]
.sym 22096 soc.cpu.instr_rdinstrh
.sym 22099 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 22100 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.sym 22101 soc.cpu.cpuregs_rs1[8]
.sym 22102 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 22105 soc.cpu.instr_rdinstrh
.sym 22106 soc.cpu.instr_rdinstr
.sym 22107 soc.cpu.count_instr[36]
.sym 22108 soc.cpu.count_instr[4]
.sym 22111 soc.cpu.count_instr[18]
.sym 22112 soc.cpu.instr_rdcycleh
.sym 22113 soc.cpu.instr_rdinstr
.sym 22114 soc.cpu.count_cycle[50]
.sym 22117 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 22118 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 22119 soc.cpu.count_cycle[29]
.sym 22120 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22123 soc.cpu.count_cycle[24]
.sym 22124 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 22125 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 22126 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 22128 CLK$SB_IO_IN_$glb_clk
.sym 22129 resetn_SB_LUT4_I3_O_$glb_sr
.sym 22130 soc.cpu.count_cycle[32]
.sym 22131 soc.cpu.count_cycle[33]
.sym 22132 soc.cpu.count_cycle[34]
.sym 22133 soc.cpu.count_cycle[35]
.sym 22134 soc.cpu.count_cycle[36]
.sym 22135 soc.cpu.count_cycle[37]
.sym 22136 soc.cpu.count_cycle[38]
.sym 22137 soc.cpu.count_cycle[39]
.sym 22142 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 22143 soc.cpu.count_cycle[30]
.sym 22144 soc.cpu.cpuregs.regs.0.0.0_RDATA_9
.sym 22145 soc.cpu.cpuregs_wrdata[1]
.sym 22146 soc.cpu.timer[15]
.sym 22147 soc.cpu.cpuregs_rs1[5]
.sym 22148 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22149 soc.cpu.cpuregs_wrdata[1]
.sym 22151 soc.cpu.cpuregs_wrdata[2]
.sym 22152 soc.cpu.timer[4]
.sym 22153 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 22154 soc.cpu.count_cycle[46]
.sym 22155 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22156 soc.cpu.cpuregs_rs1[9]
.sym 22159 soc.cpu.count_cycle[50]
.sym 22160 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22163 soc.cpu.count_cycle[52]
.sym 22171 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 22172 soc.cpu.count_cycle[25]
.sym 22173 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 22174 soc.cpu.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 22175 soc.cpu.instr_rdinstr
.sym 22176 soc.cpu.count_instr[37]
.sym 22177 soc.cpu.instr_rdcycleh
.sym 22179 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 22180 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 22181 soc.cpu.cpuregs_rs1[15]
.sym 22182 soc.cpu.cpuregs_rs1[9]
.sym 22183 soc.cpu.instr_rdinstrh
.sym 22185 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 22186 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 22187 soc.cpu.count_instr[58]
.sym 22188 soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 22189 soc.cpu.count_cycle[17]
.sym 22190 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 22192 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 22194 soc.cpu.timer_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 22195 soc.cpu.cpuregs_rs1[12]
.sym 22196 soc.cpu.cpuregs_rs1[10]
.sym 22197 soc.cpu.count_instr[26]
.sym 22200 soc.cpu.count_cycle[37]
.sym 22201 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 22204 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 22205 soc.cpu.count_cycle[25]
.sym 22206 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 22207 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 22210 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 22211 soc.cpu.count_cycle[17]
.sym 22212 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 22213 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 22216 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 22217 soc.cpu.cpuregs_rs1[12]
.sym 22218 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 22219 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 22222 soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 22223 soc.cpu.cpuregs_rs1[10]
.sym 22224 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 22225 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 22228 soc.cpu.count_cycle[37]
.sym 22229 soc.cpu.count_instr[37]
.sym 22230 soc.cpu.instr_rdcycleh
.sym 22231 soc.cpu.instr_rdinstrh
.sym 22234 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 22235 soc.cpu.cpuregs_rs1[9]
.sym 22236 soc.cpu.timer_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 22237 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 22240 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 22241 soc.cpu.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 22242 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 22243 soc.cpu.cpuregs_rs1[15]
.sym 22246 soc.cpu.count_instr[26]
.sym 22247 soc.cpu.instr_rdinstr
.sym 22248 soc.cpu.instr_rdinstrh
.sym 22249 soc.cpu.count_instr[58]
.sym 22251 CLK$SB_IO_IN_$glb_clk
.sym 22252 resetn_SB_LUT4_I3_O_$glb_sr
.sym 22253 soc.cpu.count_cycle[40]
.sym 22254 soc.cpu.count_cycle[41]
.sym 22255 soc.cpu.count_cycle[42]
.sym 22256 soc.cpu.count_cycle[43]
.sym 22257 soc.cpu.count_cycle[44]
.sym 22258 soc.cpu.count_cycle[45]
.sym 22259 soc.cpu.count_cycle[46]
.sym 22260 soc.cpu.count_cycle[47]
.sym 22265 soc.cpu.cpuregs_rs1[16]
.sym 22267 soc.cpu.cpuregs_rs1[15]
.sym 22268 soc.cpu.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 22269 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 22271 soc.cpu.cpuregs.regs.1.0.1_RDATA_6
.sym 22272 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 22275 soc.cpu.decoded_rs1_SB_DFF_Q_1_D
.sym 22277 soc.cpu.count_instr[24]
.sym 22278 soc.cpu.cpuregs_waddr[1]
.sym 22279 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22280 soc.cpu.cpuregs_waddr[2]
.sym 22282 soc.cpu.cpuregs_waddr[3]
.sym 22283 soc.cpu.count_instr[29]
.sym 22284 soc.cpu.cpuregs.wen
.sym 22286 soc.cpu.count_cycle[60]
.sym 22295 soc.cpu.instr_rdinstr
.sym 22296 soc.cpu.count_instr[42]
.sym 22297 soc.cpu.instr_rdcycleh
.sym 22298 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22301 soc.cpu.count_instr[47]
.sym 22302 soc.cpu.count_instr[40]
.sym 22303 soc.cpu.count_instr[41]
.sym 22304 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22305 soc.cpu.timer[25]
.sym 22307 soc.cpu.count_instr[8]
.sym 22309 soc.cpu.instr_rdinstrh
.sym 22310 soc.cpu.count_cycle[40]
.sym 22311 soc.cpu.count_cycle[41]
.sym 22315 soc.cpu.instr_timer
.sym 22316 soc.cpu.count_instr[49]
.sym 22319 soc.cpu.count_cycle[49]
.sym 22320 soc.cpu.count_cycle[42]
.sym 22324 soc.cpu.count_instr[17]
.sym 22325 soc.cpu.count_cycle[47]
.sym 22327 soc.cpu.instr_rdinstrh
.sym 22328 soc.cpu.count_cycle[41]
.sym 22329 soc.cpu.count_instr[41]
.sym 22330 soc.cpu.instr_rdcycleh
.sym 22333 soc.cpu.instr_rdinstr
.sym 22334 soc.cpu.count_cycle[40]
.sym 22335 soc.cpu.instr_rdcycleh
.sym 22336 soc.cpu.count_instr[8]
.sym 22339 soc.cpu.timer[25]
.sym 22342 soc.cpu.instr_timer
.sym 22345 soc.cpu.instr_rdcycleh
.sym 22346 soc.cpu.count_instr[42]
.sym 22347 soc.cpu.count_cycle[42]
.sym 22348 soc.cpu.instr_rdinstrh
.sym 22351 soc.cpu.count_instr[49]
.sym 22352 soc.cpu.instr_rdinstr
.sym 22353 soc.cpu.instr_rdinstrh
.sym 22354 soc.cpu.count_instr[17]
.sym 22357 soc.cpu.count_instr[40]
.sym 22359 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22360 soc.cpu.instr_rdinstrh
.sym 22363 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22364 soc.cpu.instr_rdcycleh
.sym 22365 soc.cpu.count_cycle[49]
.sym 22369 soc.cpu.count_instr[47]
.sym 22370 soc.cpu.instr_rdinstrh
.sym 22371 soc.cpu.instr_rdcycleh
.sym 22372 soc.cpu.count_cycle[47]
.sym 22376 soc.cpu.count_cycle[48]
.sym 22377 soc.cpu.count_cycle[49]
.sym 22378 soc.cpu.count_cycle[50]
.sym 22379 soc.cpu.count_cycle[51]
.sym 22380 soc.cpu.count_cycle[52]
.sym 22381 soc.cpu.count_cycle[53]
.sym 22382 soc.cpu.count_cycle[54]
.sym 22383 soc.cpu.count_cycle[55]
.sym 22384 soc.cpu.mem_rdata_q[21]
.sym 22385 soc.cpu.instr_rdcycle
.sym 22389 soc.cpu.instr_rdinstr
.sym 22390 soc.cpu.cpuregs.regs.1.0.1_RDATA_9
.sym 22392 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22393 soc.cpu.instr_rdcycleh
.sym 22394 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22395 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22397 soc.cpu.instr_rdinstrh
.sym 22402 soc.cpu.count_instr[0]
.sym 22404 soc.cpu.count_cycle[44]
.sym 22418 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22420 soc.cpu.count_instr[23]
.sym 22423 soc.cpu.instr_rdcycleh
.sym 22424 soc.cpu.count_instr[55]
.sym 22426 soc.cpu.count_instr[22]
.sym 22431 soc.cpu.count_instr[54]
.sym 22434 soc.cpu.count_instr[57]
.sym 22435 soc.cpu.instr_rdinstr
.sym 22437 soc.cpu.instr_rdinstrh
.sym 22438 soc.cpu.count_instr[0]
.sym 22439 soc.cpu.count_cycle[54]
.sym 22440 soc.cpu.count_cycle[55]
.sym 22441 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22442 soc.cpu.count_cycle[57]
.sym 22443 soc.cpu.instr_rdinstr
.sym 22445 soc.cpu.instr_rdcycleh
.sym 22447 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22448 soc.cpu.count_instr[25]
.sym 22450 soc.cpu.instr_rdinstr
.sym 22451 soc.cpu.count_cycle[55]
.sym 22452 soc.cpu.instr_rdcycleh
.sym 22453 soc.cpu.count_instr[23]
.sym 22456 soc.cpu.instr_rdcycleh
.sym 22457 soc.cpu.count_cycle[54]
.sym 22458 soc.cpu.instr_rdinstr
.sym 22459 soc.cpu.count_instr[22]
.sym 22462 soc.cpu.instr_rdinstrh
.sym 22463 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22465 soc.cpu.count_instr[55]
.sym 22468 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22470 soc.cpu.count_instr[54]
.sym 22471 soc.cpu.instr_rdinstrh
.sym 22482 soc.cpu.count_instr[0]
.sym 22486 soc.cpu.count_instr[25]
.sym 22487 soc.cpu.instr_rdinstr
.sym 22488 soc.cpu.instr_rdinstrh
.sym 22489 soc.cpu.count_instr[57]
.sym 22493 soc.cpu.instr_rdcycleh
.sym 22494 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22495 soc.cpu.count_cycle[57]
.sym 22496 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_ce
.sym 22497 CLK$SB_IO_IN_$glb_clk
.sym 22498 resetn_SB_LUT4_I3_O_$glb_sr
.sym 22499 soc.cpu.count_cycle[56]
.sym 22500 soc.cpu.count_cycle[57]
.sym 22501 soc.cpu.count_cycle[58]
.sym 22502 soc.cpu.count_cycle[59]
.sym 22503 soc.cpu.count_cycle[60]
.sym 22504 soc.cpu.count_cycle[61]
.sym 22505 soc.cpu.count_cycle[62]
.sym 22506 soc.cpu.count_cycle[63]
.sym 22512 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 22518 soc.cpu.cpuregs_wrdata[11]
.sym 22519 soc.cpu.decoded_rs1_SB_DFF_Q_2_D
.sym 22520 soc.cpu.cpuregs_rs1[25]
.sym 22521 soc.cpu.decoded_rs1_SB_DFF_Q_1_D
.sym 22522 soc.cpu.instr_lui
.sym 22540 soc.cpu.count_instr[56]
.sym 22542 soc.cpu.count_instr[30]
.sym 22545 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22548 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22549 soc.cpu.count_instr[24]
.sym 22553 soc.cpu.count_instr[61]
.sym 22555 soc.cpu.count_instr[29]
.sym 22556 soc.cpu.count_cycle[56]
.sym 22557 soc.cpu.instr_rdcycleh
.sym 22562 soc.cpu.count_cycle[62]
.sym 22563 soc.cpu.instr_rdinstr
.sym 22565 soc.cpu.instr_rdinstrh
.sym 22569 soc.cpu.count_cycle[61]
.sym 22573 soc.cpu.count_instr[24]
.sym 22574 soc.cpu.instr_rdinstr
.sym 22575 soc.cpu.count_cycle[56]
.sym 22576 soc.cpu.instr_rdcycleh
.sym 22579 soc.cpu.instr_rdinstr
.sym 22580 soc.cpu.count_instr[30]
.sym 22581 soc.cpu.instr_rdcycleh
.sym 22582 soc.cpu.count_cycle[62]
.sym 22585 soc.cpu.instr_rdinstrh
.sym 22586 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22587 soc.cpu.count_instr[56]
.sym 22603 soc.cpu.instr_rdcycleh
.sym 22604 soc.cpu.count_instr[29]
.sym 22605 soc.cpu.instr_rdinstr
.sym 22606 soc.cpu.count_cycle[61]
.sym 22616 soc.cpu.count_instr[61]
.sym 22617 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22618 soc.cpu.instr_rdinstrh
.sym 22627 soc.cpu.cpuregs_wrdata[2]
.sym 22631 soc.cpu.cpuregs_wrdata[2]
.sym 22634 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22640 soc.cpu.cpuregs_wrdata[1]
.sym 22667 LED_B$SB_IO_OUT
.sym 22685 LED_B$SB_IO_OUT
.sym 22693 LED_R$SB_IO_OUT
.sym 22697 P2_5$SB_IO_OUT
.sym 22706 P2_5$SB_IO_OUT
.sym 22736 soc.cpu.latched_store
.sym 22743 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22744 soc.cpu.irq_state[1]
.sym 22745 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 22765 soc.cpu.instr_bgeu
.sym 22767 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I3_O
.sym 22770 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 22773 soc.cpu.instr_bgeu
.sym 22776 soc.cpu.instr_bne_SB_LUT4_I2_O
.sym 22777 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_O
.sym 22780 soc.cpu.is_slti_blt_slt
.sym 22782 soc.cpu.instr_bge_SB_LUT4_I2_I3
.sym 22783 soc.cpu.instr_bne
.sym 22784 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 22785 soc.cpu.instr_bge
.sym 22787 soc.cpu.instr_bne_SB_LUT4_I2_I1
.sym 22788 soc.cpu.is_sltiu_bltu_sltu
.sym 22789 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I1
.sym 22791 soc.cpu.instr_bne
.sym 22792 soc.cpu.instr_slt_SB_LUT4_I3_O
.sym 22793 soc.cpu.instr_bge
.sym 22794 soc.cpu.is_slti_blt_slt_SB_LUT4_I2_O
.sym 22803 soc.cpu.instr_bge
.sym 22804 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_O
.sym 22805 soc.cpu.is_slti_blt_slt_SB_LUT4_I2_O
.sym 22806 soc.cpu.instr_bge_SB_LUT4_I2_I3
.sym 22815 soc.cpu.is_sltiu_bltu_sltu
.sym 22816 soc.cpu.instr_bgeu
.sym 22817 soc.cpu.instr_bne
.sym 22818 soc.cpu.instr_bge
.sym 22821 soc.cpu.instr_bne
.sym 22822 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I3_O
.sym 22824 soc.cpu.instr_bne_SB_LUT4_I2_I1
.sym 22827 soc.cpu.is_sltiu_bltu_sltu
.sym 22829 soc.cpu.instr_bgeu
.sym 22830 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I1
.sym 22833 soc.cpu.instr_bge_SB_LUT4_I2_I3
.sym 22834 soc.cpu.instr_bne_SB_LUT4_I2_I1
.sym 22835 soc.cpu.is_slti_blt_slt
.sym 22836 soc.cpu.instr_bne_SB_LUT4_I2_O
.sym 22839 soc.cpu.instr_slt_SB_LUT4_I3_O
.sym 22840 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 22842 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 22844 CLK$SB_IO_IN_$glb_clk
.sym 22845 resetn_SB_LUT4_I3_O_$glb_sr
.sym 22860 soc.cpu.cpuregs_waddr[3]
.sym 22864 soc.memory.rdata_0[0]
.sym 22867 soc.memory.rdata_0[15]
.sym 22870 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 22871 iomem_addr[16]
.sym 22872 P2_5$SB_IO_OUT
.sym 22873 soc.cpu.instr_jalr
.sym 22878 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 22881 soc.cpu.instr_bne_SB_LUT4_I2_I1
.sym 22883 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I1
.sym 22885 soc.cpu.alu_out_SB_LUT4_O_31_I2
.sym 22891 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 22894 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 22895 soc.cpu.pcpi_rs1[0]
.sym 22902 soc.cpu.mem_la_wdata[0]
.sym 22909 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 22921 P2_6$SB_IO_OUT
.sym 22927 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I3
.sym 22928 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2
.sym 22931 soc.cpu.instr_sub
.sym 22934 soc.cpu.is_compare
.sym 22936 soc.cpu.alu_out_SB_LUT4_O_31_I2
.sym 22937 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 22938 soc.cpu.alu_out_SB_LUT4_O_31_I0
.sym 22941 soc.cpu.pcpi_rs1[0]
.sym 22944 soc.cpu.alu_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 22945 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 22947 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 22950 soc.cpu.alu_out_SB_LUT4_O_31_I1
.sym 22952 soc.cpu.pcpi_rs1[0]
.sym 22953 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 22957 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 22958 soc.cpu.mem_la_wdata[0]
.sym 22960 soc.cpu.pcpi_rs1[0]
.sym 22962 soc.cpu.mem_la_wdata[0]
.sym 22966 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 22967 soc.cpu.pcpi_rs1[0]
.sym 22968 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 22969 soc.cpu.mem_la_wdata[0]
.sym 22978 soc.cpu.pcpi_rs1[0]
.sym 22979 soc.cpu.mem_la_wdata[0]
.sym 22980 soc.cpu.alu_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 22981 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 22984 soc.cpu.alu_out_SB_LUT4_O_31_I0
.sym 22985 soc.cpu.is_compare
.sym 22986 soc.cpu.alu_out_SB_LUT4_O_31_I2
.sym 22987 soc.cpu.alu_out_SB_LUT4_O_31_I1
.sym 22996 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 22997 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 22998 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 22999 soc.cpu.is_compare
.sym 23002 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 23003 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I3
.sym 23004 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2
.sym 23005 soc.cpu.instr_sub
.sym 23007 CLK$SB_IO_IN_$glb_clk
.sym 23020 soc.cpu.irq_state[0]
.sym 23022 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2
.sym 23024 soc.cpu.decoded_imm_j[14]
.sym 23025 soc.cpu.decoded_imm[13]
.sym 23027 soc.cpu.instr_sub
.sym 23030 soc.cpu.pcpi_rs1[25]
.sym 23031 soc.cpu.decoded_imm[14]
.sym 23032 soc.cpu.pcpi_rs1[0]
.sym 23036 soc.cpu.irq_state[1]
.sym 23039 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 23041 soc.cpu.cpu_state[1]
.sym 23042 soc.cpu.irq_state[0]
.sym 23044 soc.cpu.mem_rdata_q[13]
.sym 23052 soc.cpu.cpu_state[1]
.sym 23053 soc.cpu.cpu_state[2]
.sym 23055 soc.cpu.latched_store
.sym 23056 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 23057 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 23058 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 23060 soc.cpu.alu_out_SB_LUT4_O_31_I2
.sym 23061 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 23062 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 23063 soc.cpu.cpu_state[2]
.sym 23064 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 23065 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 23068 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1
.sym 23069 resetn
.sym 23072 soc.cpu.cpu_state[4]
.sym 23073 soc.cpu.cpu_state[0]
.sym 23076 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 23077 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 23079 soc.cpu.cpu_state[6]
.sym 23080 soc.cpu.cpu_state[4]
.sym 23081 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 23083 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 23084 resetn
.sym 23085 soc.cpu.cpu_state[1]
.sym 23089 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 23091 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 23095 soc.cpu.cpu_state[4]
.sym 23096 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 23097 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 23098 soc.cpu.cpu_state[2]
.sym 23101 resetn
.sym 23103 soc.cpu.alu_out_SB_LUT4_O_31_I2
.sym 23104 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1
.sym 23113 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 23115 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 23116 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 23119 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 23120 soc.cpu.cpu_state[0]
.sym 23121 soc.cpu.cpu_state[1]
.sym 23125 soc.cpu.cpu_state[4]
.sym 23126 soc.cpu.cpu_state[6]
.sym 23127 soc.cpu.latched_store
.sym 23128 soc.cpu.cpu_state[2]
.sym 23129 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 23130 CLK$SB_IO_IN_$glb_clk
.sym 23131 resetn_SB_LUT4_I3_O_$glb_sr
.sym 23142 soc.cpu.cpuregs.wen
.sym 23143 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 23144 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 23145 soc.cpu.pcpi_rs1[0]
.sym 23146 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 23147 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 23148 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 23149 soc.cpu.alu_out_q[2]
.sym 23152 soc.cpu.is_alu_reg_imm
.sym 23153 soc.memory.wen[0]
.sym 23154 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 23155 soc.cpu.pcpi_rs2[14]
.sym 23159 soc.cpu.cpu_state[0]
.sym 23160 soc.cpu.decoded_imm[12]
.sym 23161 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I1
.sym 23162 soc.cpu.irq_state[1]
.sym 23163 soc.cpu.alu_out_SB_LUT4_O_31_I2
.sym 23164 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 23165 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 23166 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 23167 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 23173 soc.cpu.instr_waitirq
.sym 23181 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 23182 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 23183 soc.cpu.irq_state[0]
.sym 23186 soc.cpu.cpu_state[1]
.sym 23187 resetn
.sym 23188 soc.cpu.irq_state[1]
.sym 23191 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 23192 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 23196 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 23199 soc.cpu.instr_jal
.sym 23200 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 23201 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 23202 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 23203 soc.cpu.decoder_trigger
.sym 23204 soc.cpu.do_waitirq
.sym 23206 soc.cpu.cpu_state[1]
.sym 23207 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 23208 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 23209 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 23219 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 23225 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 23226 resetn
.sym 23227 soc.cpu.cpu_state[1]
.sym 23230 soc.cpu.do_waitirq
.sym 23231 soc.cpu.decoder_trigger
.sym 23232 soc.cpu.instr_waitirq
.sym 23236 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 23238 soc.cpu.instr_jal
.sym 23242 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 23243 soc.cpu.decoder_trigger
.sym 23244 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 23248 soc.cpu.irq_state[0]
.sym 23251 soc.cpu.irq_state[1]
.sym 23252 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 23253 CLK$SB_IO_IN_$glb_clk
.sym 23254 resetn_SB_LUT4_I3_O_$glb_sr
.sym 23266 soc.cpu.cpuregs_waddr[2]
.sym 23271 $PACKER_GND_NET
.sym 23272 soc.cpu.pcpi_rs1[6]
.sym 23273 soc.cpu.irq_state[0]
.sym 23274 soc.cpu.pcpi_rs1[2]
.sym 23275 soc.cpu.pcpi_rs1[6]
.sym 23276 soc.cpu.pcpi_rs1[11]
.sym 23278 soc.cpu.pcpi_rs2[10]
.sym 23280 soc.cpu.irq_state[0]
.sym 23282 soc.cpu.irq_active
.sym 23285 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 23287 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 23288 soc.cpu.mem_rdata_q[13]
.sym 23290 soc.cpu.irq_state[1]
.sym 23298 soc.cpu.irq_state[0]
.sym 23300 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 23301 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 23302 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23303 resetn
.sym 23308 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 23311 soc.cpu.irq_state[1]
.sym 23312 soc.cpu.cpu_state[3]
.sym 23313 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2
.sym 23314 soc.cpu.irq_pending_SB_DFFESR_Q_29_E
.sym 23315 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 23316 soc.cpu.irq_pending[1]
.sym 23319 soc.cpu.instr_jal
.sym 23320 soc.cpu.irq_mask[1]
.sym 23321 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 23323 soc.cpu.alu_out_SB_LUT4_O_31_I2
.sym 23325 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0
.sym 23329 soc.cpu.irq_state[1]
.sym 23331 soc.cpu.irq_state[0]
.sym 23335 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 23337 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 23338 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 23341 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 23343 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23348 soc.cpu.cpu_state[3]
.sym 23350 soc.cpu.alu_out_SB_LUT4_O_31_I2
.sym 23353 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0
.sym 23354 soc.cpu.irq_mask[1]
.sym 23355 soc.cpu.irq_pending[1]
.sym 23356 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2
.sym 23359 resetn
.sym 23361 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2
.sym 23362 soc.cpu.irq_state[1]
.sym 23365 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 23366 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 23371 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 23373 soc.cpu.instr_jal
.sym 23375 soc.cpu.irq_pending_SB_DFFESR_Q_29_E
.sym 23376 CLK$SB_IO_IN_$glb_clk
.sym 23377 resetn_SB_LUT4_I3_O_$glb_sr
.sym 23389 soc.cpu.irq_delay_SB_LUT4_I2_I3
.sym 23390 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 23391 soc.cpu.pcpi_rs1[4]
.sym 23392 iomem_addr[12]
.sym 23395 soc.cpu.mem_la_wdata[5]
.sym 23396 iomem_addr[13]
.sym 23398 soc.cpu.pcpi_rs1[4]
.sym 23399 iomem_addr[14]
.sym 23400 soc.cpu.alu_out_q[18]
.sym 23403 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 23404 soc.cpu.decoded_rd[1]
.sym 23406 soc.cpu.irq_mask[1]
.sym 23409 soc.cpu.pcpi_rs1[9]
.sym 23413 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 23422 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 23426 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 23427 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 23430 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 23434 soc.cpu.irq_delay_SB_LUT4_I2_O
.sym 23435 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 23438 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 23448 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 23452 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 23455 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 23470 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 23471 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 23472 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 23473 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 23482 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 23483 soc.cpu.irq_delay_SB_LUT4_I2_O
.sym 23499 CLK$SB_IO_IN_$glb_clk
.sym 23511 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I1
.sym 23512 soc.cpu.cpuregs_waddr[1]
.sym 23513 soc.cpu.alu_out_q[16]
.sym 23514 soc.cpu.pcpi_rs1[28]
.sym 23515 soc.cpu.pcpi_rs1[21]
.sym 23516 iomem_addr[8]
.sym 23517 soc.cpu.pcpi_rs1[14]
.sym 23518 iomem_addr[11]
.sym 23519 soc.cpu.pcpi_rs1[25]
.sym 23520 soc.cpu.pcpi_rs2[27]
.sym 23521 soc.cpu.pcpi_rs1[1]
.sym 23522 iomem_wdata[11]
.sym 23523 soc.cpu.cpu_state[6]
.sym 23524 soc.cpu.pcpi_rs1[14]
.sym 23525 soc.cpu.alu_out_q[10]
.sym 23526 soc.cpu.pcpi_rs1[18]
.sym 23527 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 23528 soc.cpu.irq_state[1]
.sym 23529 soc.cpu.cpu_state[3]
.sym 23530 soc.cpu.irq_state[0]
.sym 23532 soc.cpu.mem_rdata_q[13]
.sym 23533 soc.cpu.cpu_state[1]
.sym 23534 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 23536 soc.cpu.pcpi_rs1[20]
.sym 23544 soc.cpu.cpu_state[1]
.sym 23545 soc.cpu.decoder_trigger
.sym 23549 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 23550 soc.cpu.irq_state[0]
.sym 23552 soc.cpu.irq_active
.sym 23553 soc.cpu.cpuregs_waddr[0]
.sym 23554 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I2_I0
.sym 23555 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 23558 soc.cpu.irq_delay
.sym 23560 soc.cpu.irq_state[1]
.sym 23562 soc.cpu.irq_delay_SB_LUT4_I2_I3
.sym 23564 soc.cpu.decoded_rd[1]
.sym 23565 soc.cpu.irq_delay_SB_LUT4_I2_O
.sym 23566 resetn
.sym 23568 soc.cpu.latched_store
.sym 23572 soc.cpu.latched_branch
.sym 23578 soc.cpu.irq_active
.sym 23587 soc.cpu.cpuregs_waddr[0]
.sym 23588 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I2_I0
.sym 23589 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 23590 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 23593 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I2_I0
.sym 23594 soc.cpu.irq_state[1]
.sym 23595 soc.cpu.irq_delay_SB_LUT4_I2_O
.sym 23596 soc.cpu.decoded_rd[1]
.sym 23601 soc.cpu.cpu_state[1]
.sym 23602 soc.cpu.irq_state[0]
.sym 23605 soc.cpu.latched_store
.sym 23607 soc.cpu.latched_branch
.sym 23611 soc.cpu.cpu_state[1]
.sym 23612 resetn
.sym 23617 soc.cpu.decoder_trigger
.sym 23618 soc.cpu.irq_delay_SB_LUT4_I2_I3
.sym 23619 soc.cpu.irq_active
.sym 23620 soc.cpu.irq_delay
.sym 23621 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_ce
.sym 23622 CLK$SB_IO_IN_$glb_clk
.sym 23623 resetn_SB_LUT4_I3_O_$glb_sr
.sym 23634 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I1
.sym 23636 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 23637 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 23638 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 23639 soc.cpu.irq_state[1]
.sym 23640 soc.cpu.pcpi_rs1[3]
.sym 23641 soc.cpu.pcpi_rs2[31]
.sym 23642 soc.cpu.pcpi_rs2[22]
.sym 23643 soc.cpu.mem_do_wdata
.sym 23645 soc.cpu.mem_wordsize[1]
.sym 23646 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 23647 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 23648 soc.cpu.cpuregs_waddr[4]
.sym 23651 soc.cpu.reg_out[18]
.sym 23652 soc.cpu.pcpi_rs1[26]
.sym 23653 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 23654 soc.cpu.irq_state[1]
.sym 23655 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 23656 soc.cpu.pcpi_rs1[7]
.sym 23657 soc.cpu.decoded_imm[12]
.sym 23658 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 23659 soc.cpu.pcpi_rs1[24]
.sym 23665 soc.cpu.cpuregs_waddr[2]
.sym 23667 soc.cpu.decoded_rd[4]
.sym 23668 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 23669 soc.cpu.irq_state[0]
.sym 23671 soc.cpu.decoded_rd[0]
.sym 23673 soc.cpu.decoded_rd[2]
.sym 23674 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 23675 soc.cpu.latched_rd_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 23676 soc.cpu.decoded_rd[3]
.sym 23679 soc.cpu.cpuregs.wen_SB_LUT4_O_I2
.sym 23683 soc.cpu.cpuregs_waddr[1]
.sym 23684 soc.cpu.cpuregs_waddr[0]
.sym 23685 soc.cpu.cpuregs_waddr[4]
.sym 23688 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 23689 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 23690 soc.cpu.latched_rd_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 23691 soc.cpu.cpuregs_waddr[1]
.sym 23692 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 23693 soc.cpu.cpu_state[1]
.sym 23694 soc.cpu.cpuregs_waddr[3]
.sym 23695 soc.cpu.instr_sw_SB_LUT4_I3_I1
.sym 23698 soc.cpu.latched_rd_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 23699 soc.cpu.decoded_rd[2]
.sym 23701 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 23704 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 23705 soc.cpu.cpuregs_waddr[2]
.sym 23706 soc.cpu.cpu_state[1]
.sym 23707 soc.cpu.irq_state[0]
.sym 23710 soc.cpu.cpuregs_waddr[1]
.sym 23711 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 23713 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 23716 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 23718 soc.cpu.latched_rd_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 23719 soc.cpu.decoded_rd[0]
.sym 23722 soc.cpu.decoded_rd[4]
.sym 23723 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 23724 soc.cpu.cpuregs_waddr[4]
.sym 23725 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 23728 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 23729 soc.cpu.cpuregs_waddr[3]
.sym 23730 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 23731 soc.cpu.decoded_rd[3]
.sym 23734 soc.cpu.cpuregs_waddr[4]
.sym 23735 soc.cpu.cpuregs_waddr[1]
.sym 23736 soc.cpu.cpuregs_waddr[2]
.sym 23737 soc.cpu.cpuregs_waddr[0]
.sym 23740 soc.cpu.cpuregs.wen_SB_LUT4_O_I2
.sym 23741 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 23742 soc.cpu.instr_sw_SB_LUT4_I3_I1
.sym 23743 soc.cpu.cpuregs_waddr[3]
.sym 23744 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 23745 CLK$SB_IO_IN_$glb_clk
.sym 23746 resetn_SB_LUT4_I3_O_$glb_sr
.sym 23757 soc.cpu.reg_next_pc[9]
.sym 23759 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 23761 soc.cpu.cpuregs_waddr[3]
.sym 23762 soc.cpu.latched_branch
.sym 23763 soc.cpu.decoded_rd[4]
.sym 23764 soc.cpu.decoded_rd[3]
.sym 23766 soc.cpu.pcpi_rs1[11]
.sym 23767 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 23768 soc.cpu.mem_do_rdata
.sym 23769 soc.cpu.decoded_rd[2]
.sym 23771 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2_SB_LUT4_O_I0
.sym 23772 soc.cpu.irq_state[0]
.sym 23773 soc.cpu.reg_next_pc[9]
.sym 23774 soc.cpu.cpuregs_waddr[0]
.sym 23775 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 23777 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 23778 soc.cpu.irq_state[1]
.sym 23779 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 23780 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 23781 soc.cpu.reg_out[9]
.sym 23782 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 23788 soc.cpu.reg_next_pc[10]
.sym 23790 soc.cpu.alu_out_q[18]
.sym 23791 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.sym 23792 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 23793 soc.cpu.reg_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1
.sym 23794 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 23797 soc.cpu.alu_out_q[10]
.sym 23798 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 23802 soc.cpu.reg_next_pc[18]
.sym 23804 soc.cpu.reg_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.sym 23806 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 23807 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 23808 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 23809 soc.cpu.latched_stalu
.sym 23811 soc.cpu.reg_out[18]
.sym 23812 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 23813 soc.cpu.reg_out[10]
.sym 23814 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 23816 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 23817 soc.cpu.latched_stalu
.sym 23821 soc.cpu.alu_out_q[18]
.sym 23822 soc.cpu.reg_out[18]
.sym 23823 soc.cpu.latched_stalu
.sym 23824 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 23827 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 23828 soc.cpu.alu_out_q[18]
.sym 23829 soc.cpu.reg_out[18]
.sym 23830 soc.cpu.latched_stalu
.sym 23834 soc.cpu.reg_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1
.sym 23835 soc.cpu.reg_next_pc[10]
.sym 23836 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 23839 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 23840 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 23841 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 23842 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 23845 soc.cpu.reg_out[10]
.sym 23846 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 23847 soc.cpu.alu_out_q[10]
.sym 23848 soc.cpu.latched_stalu
.sym 23851 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 23852 soc.cpu.reg_out[10]
.sym 23853 soc.cpu.latched_stalu
.sym 23854 soc.cpu.alu_out_q[10]
.sym 23857 soc.cpu.reg_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.sym 23858 soc.cpu.reg_next_pc[18]
.sym 23860 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 23864 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 23865 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.sym 23866 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 23867 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 23868 CLK$SB_IO_IN_$glb_clk
.sym 23869 resetn_SB_LUT4_I3_O_$glb_sr
.sym 23880 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I1
.sym 23883 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 23884 soc.cpu.mem_wordsize[2]
.sym 23886 resetn
.sym 23887 soc.cpu.decoded_rd[0]
.sym 23888 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 23889 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 23890 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 23891 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 23894 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 23895 soc.cpu.cpuregs_waddr[3]
.sym 23896 soc.cpu.decoded_rd[1]
.sym 23897 soc.cpu.irq_mask[1]
.sym 23898 soc.cpu.reg_out[31]
.sym 23899 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 23900 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 23901 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 23902 soc.cpu.pcpi_rs1[22]
.sym 23903 soc.cpu.pcpi_rs1[27]
.sym 23904 soc.cpu.cpuregs.wen
.sym 23905 soc.cpu.reg_next_pc[21]
.sym 23915 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 23916 soc.cpu.alu_out_q[9]
.sym 23917 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 23918 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 23920 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 23922 soc.cpu.latched_stalu
.sym 23923 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 23924 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 23925 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 23926 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 23928 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.sym 23929 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1
.sym 23930 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 23932 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1
.sym 23934 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 23936 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 23937 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 23938 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 23940 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 23941 soc.cpu.reg_out[9]
.sym 23942 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 23944 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1
.sym 23945 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 23946 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 23950 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 23951 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 23952 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 23953 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 23956 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 23957 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 23958 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 23959 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 23962 soc.cpu.alu_out_q[9]
.sym 23963 soc.cpu.latched_stalu
.sym 23964 soc.cpu.reg_out[9]
.sym 23965 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 23968 soc.cpu.latched_stalu
.sym 23969 soc.cpu.alu_out_q[9]
.sym 23970 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 23971 soc.cpu.reg_out[9]
.sym 23974 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 23975 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 23976 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 23977 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 23980 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 23981 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.sym 23982 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 23986 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1
.sym 23988 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 23989 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 23990 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 23991 CLK$SB_IO_IN_$glb_clk
.sym 23992 resetn_SB_LUT4_I3_O_$glb_sr
.sym 24003 soc.cpu.reg_out[0]
.sym 24005 soc.cpu.reg_next_pc[6]
.sym 24006 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 24007 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 24008 soc.cpu.reg_next_pc[25]
.sym 24010 soc.cpu.pcpi_rs1[31]
.sym 24011 soc.cpu.pcpi_rs1[28]
.sym 24012 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24013 soc.cpu.reg_next_pc[2]
.sym 24015 soc.cpu.pcpi_rs1[25]
.sym 24016 soc.cpu.latched_stalu
.sym 24017 soc.cpu.reg_pc[0]
.sym 24018 soc.cpu.irq_state[0]
.sym 24019 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 24020 soc.cpu.irq_state[1]
.sym 24021 soc.cpu.cpu_state[3]
.sym 24022 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 24023 soc.cpu.reg_next_pc[28]
.sym 24024 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 24025 soc.cpu.pcpi_rs1[8]
.sym 24026 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 24027 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 24028 soc.cpu.reg_next_pc[7]
.sym 24034 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 24036 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 24038 soc.cpu.reg_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 24040 soc.cpu.latched_stalu
.sym 24041 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24042 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24044 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 24046 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 24047 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 24048 soc.cpu.latched_stalu
.sym 24049 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.sym 24050 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 24052 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 24053 soc.cpu.alu_out_q[16]
.sym 24054 soc.cpu.reg_next_pc[16]
.sym 24058 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 24059 soc.cpu.reg_next_pc[9]
.sym 24060 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 24061 soc.cpu.alu_out_q[16]
.sym 24062 soc.cpu.reg_out[16]
.sym 24063 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 24064 soc.cpu.reg_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.sym 24065 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 24067 soc.cpu.reg_next_pc[9]
.sym 24068 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 24069 soc.cpu.reg_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 24073 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 24074 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 24076 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 24079 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 24080 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24081 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 24082 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 24085 soc.cpu.alu_out_q[16]
.sym 24086 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 24087 soc.cpu.reg_out[16]
.sym 24088 soc.cpu.latched_stalu
.sym 24091 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 24093 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.sym 24094 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 24097 soc.cpu.reg_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.sym 24099 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 24100 soc.cpu.reg_next_pc[16]
.sym 24103 soc.cpu.alu_out_q[16]
.sym 24104 soc.cpu.latched_stalu
.sym 24105 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 24106 soc.cpu.reg_out[16]
.sym 24109 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 24110 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 24111 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24112 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 24113 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 24114 CLK$SB_IO_IN_$glb_clk
.sym 24115 resetn_SB_LUT4_I3_O_$glb_sr
.sym 24126 soc.cpu.irq_state[1]
.sym 24128 soc.cpu.decoded_imm_j[6]
.sym 24130 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24131 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24133 soc.cpu.decoded_imm_j[2]
.sym 24134 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 24135 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24136 soc.cpu.latched_stalu
.sym 24138 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 24139 soc.cpu.reg_next_pc[11]
.sym 24142 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I1_SB_LUT4_O_I0
.sym 24143 soc.cpu.reg_out[18]
.sym 24144 soc.cpu.decoded_imm[31]
.sym 24145 soc.cpu.cpuregs_waddr[4]
.sym 24146 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 24147 soc.cpu.pcpi_rs1[29]
.sym 24148 soc.cpu.pcpi_rs1[7]
.sym 24149 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 24150 soc.cpu.decoded_imm[12]
.sym 24151 soc.cpu.irq_state[1]
.sym 24157 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 24162 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24163 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24164 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 24165 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 24166 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 24168 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I1_SB_LUT4_O_I0
.sym 24169 soc.cpu.reg_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.sym 24170 soc.cpu.reg_out[22]
.sym 24171 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 24172 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 24174 soc.cpu.alu_out_q[22]
.sym 24175 soc.cpu.reg_next_pc[22]
.sym 24176 soc.cpu.latched_stalu
.sym 24177 soc.cpu.irq_state[0]
.sym 24178 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 24181 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 24182 soc.cpu.latched_stalu
.sym 24183 soc.cpu.reg_next_pc[28]
.sym 24184 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 24186 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.sym 24187 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 24188 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 24190 soc.cpu.reg_next_pc[22]
.sym 24192 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 24193 soc.cpu.reg_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.sym 24196 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 24197 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 24198 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 24199 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24202 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.sym 24203 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 24205 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 24208 soc.cpu.latched_stalu
.sym 24209 soc.cpu.reg_out[22]
.sym 24210 soc.cpu.alu_out_q[22]
.sym 24211 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 24214 soc.cpu.latched_stalu
.sym 24215 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 24216 soc.cpu.reg_out[22]
.sym 24217 soc.cpu.alu_out_q[22]
.sym 24220 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 24221 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 24222 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24223 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 24228 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 24232 soc.cpu.reg_next_pc[28]
.sym 24233 soc.cpu.irq_state[0]
.sym 24234 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 24235 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I1_SB_LUT4_O_I0
.sym 24236 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 24237 CLK$SB_IO_IN_$glb_clk
.sym 24238 resetn_SB_LUT4_I3_O_$glb_sr
.sym 24249 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 24251 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 24252 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 24253 soc.cpu.reg_next_pc[18]
.sym 24254 soc.cpu.pcpi_rs1[11]
.sym 24255 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.sym 24256 soc.cpu.reg_pc[6]
.sym 24258 soc.cpu.mem_rdata_q[14]
.sym 24260 soc.cpu.pcpi_rs1[26]
.sym 24262 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I1
.sym 24263 soc.cpu.pcpi_rs1[15]
.sym 24264 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 24265 soc.cpu.reg_out[9]
.sym 24266 soc.cpu.irq_pending[10]
.sym 24267 soc.cpu.cpuregs_wrdata[0]
.sym 24268 soc.cpu.cpuregs_wrdata[10]
.sym 24269 soc.cpu.pcpi_rs1[31]
.sym 24270 soc.cpu.irq_state[1]
.sym 24271 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2_SB_LUT4_O_I0
.sym 24272 soc.cpu.irq_state[0]
.sym 24273 soc.cpu.reg_next_pc[31]
.sym 24274 soc.cpu.cpuregs_waddr[0]
.sym 24280 soc.cpu.reg_next_pc[16]
.sym 24281 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 24283 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 24284 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 24285 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 24286 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24287 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 24289 soc.cpu.reg_pc[0]
.sym 24290 soc.cpu.irq_state[1]
.sym 24291 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I3
.sym 24292 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 24293 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24294 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I1
.sym 24295 soc.cpu.alu_out_q[0]
.sym 24296 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 24298 soc.cpu.reg_out[0]
.sym 24299 soc.cpu.irq_state[0]
.sym 24300 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 24301 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 24303 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0
.sym 24304 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1
.sym 24305 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 24306 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0
.sym 24308 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 24309 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 24310 soc.cpu.latched_stalu
.sym 24313 soc.cpu.reg_out[0]
.sym 24314 soc.cpu.latched_stalu
.sym 24315 soc.cpu.alu_out_q[0]
.sym 24316 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 24319 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 24321 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 24322 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 24325 soc.cpu.reg_next_pc[16]
.sym 24326 soc.cpu.irq_state[0]
.sym 24327 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 24328 soc.cpu.irq_state[1]
.sym 24331 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 24332 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 24333 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 24337 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I3
.sym 24338 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0
.sym 24339 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 24340 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I1
.sym 24343 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 24344 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 24345 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 24346 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24349 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 24350 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1
.sym 24351 soc.cpu.reg_pc[0]
.sym 24352 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0
.sym 24355 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 24356 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24357 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 24358 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 24359 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 24360 CLK$SB_IO_IN_$glb_clk
.sym 24361 resetn_SB_LUT4_I3_O_$glb_sr
.sym 24372 soc.cpu.cpuregs_waddr[3]
.sym 24376 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24378 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 24380 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3
.sym 24381 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I3
.sym 24382 soc.cpu.reg_next_pc[30]
.sym 24383 soc.cpu.alu_out_q[0]
.sym 24384 soc.cpu.reg_out[22]
.sym 24385 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 24386 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 24387 soc.cpu.decoded_rd[1]
.sym 24388 soc.cpu.cpuregs_waddr[3]
.sym 24389 soc.cpu.reg_next_pc[30]
.sym 24390 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 24391 soc.cpu.cpuregs_wrdata[16]
.sym 24392 soc.cpu.cpuregs.wen
.sym 24393 soc.cpu.reg_out[31]
.sym 24394 soc.cpu.pcpi_rs1[22]
.sym 24395 soc.cpu.pcpi_rs1[27]
.sym 24396 soc.cpu.irq_mask[1]
.sym 24397 soc.cpu.reg_next_pc[21]
.sym 24404 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0
.sym 24405 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0
.sym 24406 soc.cpu.irq_pending[20]
.sym 24409 soc.cpu.irq_state[1]
.sym 24410 soc.cpu.irq_pending[10]
.sym 24414 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 24415 soc.cpu.reg_next_pc[22]
.sym 24416 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 24417 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I1
.sym 24419 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I3
.sym 24421 soc.cpu.irq_mask[20]
.sym 24422 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 24424 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2
.sym 24425 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I1
.sym 24426 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I3
.sym 24427 soc.cpu.irq_state[0]
.sym 24430 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I3
.sym 24431 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2_SB_LUT4_O_I0
.sym 24432 soc.cpu.reg_next_pc[9]
.sym 24433 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0_SB_LUT4_O_I1
.sym 24434 soc.cpu.irq_mask[10]
.sym 24437 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I3
.sym 24439 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2
.sym 24442 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0_SB_LUT4_O_I1
.sym 24443 soc.cpu.irq_state[1]
.sym 24444 soc.cpu.irq_state[0]
.sym 24445 soc.cpu.reg_next_pc[9]
.sym 24448 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 24449 soc.cpu.reg_next_pc[22]
.sym 24450 soc.cpu.irq_state[1]
.sym 24451 soc.cpu.irq_state[0]
.sym 24455 soc.cpu.irq_mask[20]
.sym 24456 soc.cpu.irq_pending[20]
.sym 24460 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I3
.sym 24461 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 24462 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0
.sym 24463 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I1
.sym 24466 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2_SB_LUT4_O_I0
.sym 24467 soc.cpu.irq_state[1]
.sym 24468 soc.cpu.irq_pending[10]
.sym 24469 soc.cpu.irq_mask[10]
.sym 24472 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I1
.sym 24473 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0
.sym 24474 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I3
.sym 24475 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 24479 soc.cpu.irq_mask[10]
.sym 24480 soc.cpu.irq_pending[10]
.sym 24482 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 24483 CLK$SB_IO_IN_$glb_clk
.sym 24484 resetn_SB_LUT4_I3_O_$glb_sr
.sym 24493 soc.cpu.irq_state[0]
.sym 24498 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 24499 soc.cpu.mem_wordsize[2]
.sym 24500 soc.cpu.irq_pending[13]
.sym 24501 soc.cpu.irq_mask[19]
.sym 24503 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I3
.sym 24504 soc.cpu.irq_pending[28]
.sym 24505 soc.cpu.irq_pending[20]
.sym 24506 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I3
.sym 24507 soc.cpu.pcpi_rs1[21]
.sym 24509 soc.cpu.pcpi_rs1[8]
.sym 24511 soc.cpu.next_pc[31]
.sym 24512 soc.cpu.reg_pc[27]
.sym 24513 soc.cpu.cpu_state[3]
.sym 24514 soc.cpu.cpuregs_wrdata[22]
.sym 24515 soc.cpu.irq_pending[26]
.sym 24516 soc.cpu.cpuregs_wrdata[18]
.sym 24517 soc.cpu.decoded_imm[1]
.sym 24518 soc.cpu.cpuregs_wrdata[9]
.sym 24520 soc.cpu.cpuregs_wrdata[16]
.sym 24526 soc.cpu.irq_pending[19]
.sym 24528 soc.cpu.reg_next_pc[31]
.sym 24529 soc.cpu.irq_pending[20]
.sym 24530 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_I3_I0
.sym 24531 soc.cpu.irq_delay_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 24533 soc.cpu.irq_mask[20]
.sym 24534 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 24536 soc.cpu.irq_delay_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 24537 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 24539 soc.cpu.irq_delay_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 24540 soc.cpu.irq_state[1]
.sym 24541 soc.cpu.irq_pending[10]
.sym 24542 soc.cpu.irq_state[0]
.sym 24544 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 24546 soc.cpu.irq_mask[26]
.sym 24549 soc.cpu.irq_pending[26]
.sym 24550 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 24551 soc.cpu.irq_delay_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 24552 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 24553 soc.cpu.reg_out[31]
.sym 24554 soc.cpu.irq_mask[19]
.sym 24555 soc.cpu.irq_mask[10]
.sym 24557 soc.cpu.reg_next_pc[21]
.sym 24561 soc.cpu.irq_pending[19]
.sym 24562 soc.cpu.irq_mask[19]
.sym 24565 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 24566 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_I3_I0
.sym 24567 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 24568 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 24571 soc.cpu.irq_delay_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 24572 soc.cpu.irq_delay_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 24573 soc.cpu.irq_delay_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 24574 soc.cpu.irq_delay_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 24577 soc.cpu.irq_pending[26]
.sym 24580 soc.cpu.irq_mask[26]
.sym 24583 soc.cpu.irq_pending[10]
.sym 24584 soc.cpu.irq_pending[20]
.sym 24585 soc.cpu.irq_mask[10]
.sym 24586 soc.cpu.irq_mask[20]
.sym 24589 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 24590 soc.cpu.reg_out[31]
.sym 24592 soc.cpu.reg_next_pc[31]
.sym 24595 soc.cpu.reg_next_pc[21]
.sym 24596 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 24597 soc.cpu.irq_state[0]
.sym 24598 soc.cpu.irq_state[1]
.sym 24601 soc.cpu.irq_pending[26]
.sym 24604 soc.cpu.irq_mask[26]
.sym 24605 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 24606 CLK$SB_IO_IN_$glb_clk
.sym 24607 resetn_SB_LUT4_I3_O_$glb_sr
.sym 24618 soc.cpu.cpuregs.wen
.sym 24620 soc.cpu.irq_pending[19]
.sym 24621 soc.cpu.reg_next_pc[22]
.sym 24623 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I3
.sym 24624 soc.cpu.irq_state[1]
.sym 24625 soc.cpu.reg_out[2]
.sym 24626 soc.cpu.decoded_imm[10]
.sym 24627 soc.cpu.irq_delay_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 24628 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 24629 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 24630 soc.cpu.irq_pending[1]
.sym 24632 soc.cpu.pcpi_rs1[7]
.sym 24633 soc.cpu.cpuregs_wrdata[13]
.sym 24634 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0_SB_LUT4_O_I1
.sym 24635 soc.cpu.decoded_imm[12]
.sym 24636 soc.cpu.decoded_imm[5]
.sym 24637 soc.cpu.cpuregs_waddr[4]
.sym 24638 soc.cpu.decoded_imm[6]
.sym 24639 soc.cpu.cpuregs_wrdata[6]
.sym 24640 soc.cpu.pcpi_rs1[29]
.sym 24641 soc.cpu.decoded_imm[31]
.sym 24642 soc.cpu.decoded_imm[7]
.sym 24643 soc.cpu.cpuregs_wrdata[4]
.sym 24650 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3
.sym 24651 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 24652 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0_SB_LUT4_O_I1
.sym 24653 soc.cpu.irq_pending[16]
.sym 24654 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 24655 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0
.sym 24656 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1
.sym 24657 soc.cpu.cpu_state[2]
.sym 24660 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 24661 soc.cpu.reg_next_pc[18]
.sym 24662 soc.cpu.irq_state[0]
.sym 24664 soc.cpu.instr_maskirq
.sym 24665 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 24667 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 24668 soc.cpu.irq_mask[16]
.sym 24669 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I0_SB_LUT4_O_I1
.sym 24670 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I1
.sym 24671 soc.cpu.irq_state[1]
.sym 24672 soc.cpu.irq_mask[26]
.sym 24676 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2
.sym 24678 soc.cpu.irq_pending[29]
.sym 24679 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I1
.sym 24680 soc.cpu.irq_mask[29]
.sym 24683 soc.cpu.irq_mask[16]
.sym 24684 soc.cpu.irq_pending[16]
.sym 24688 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I1
.sym 24689 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 24690 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3
.sym 24691 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0
.sym 24694 soc.cpu.irq_mask[29]
.sym 24696 soc.cpu.irq_pending[29]
.sym 24700 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0_SB_LUT4_O_I1
.sym 24701 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 24702 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1
.sym 24703 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I0_SB_LUT4_O_I1
.sym 24707 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 24708 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2
.sym 24709 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I1
.sym 24713 soc.cpu.irq_pending[29]
.sym 24715 soc.cpu.irq_mask[29]
.sym 24718 soc.cpu.irq_state[0]
.sym 24719 soc.cpu.reg_next_pc[18]
.sym 24720 soc.cpu.irq_state[1]
.sym 24721 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1
.sym 24724 soc.cpu.cpu_state[2]
.sym 24725 soc.cpu.instr_maskirq
.sym 24726 soc.cpu.irq_mask[26]
.sym 24727 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 24728 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 24729 CLK$SB_IO_IN_$glb_clk
.sym 24730 resetn_SB_LUT4_I3_O_$glb_sr
.sym 24742 soc.cpu.cpuregs_waddr[2]
.sym 24743 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 24744 soc.cpu.decoded_imm[22]
.sym 24745 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 24746 soc.cpu.irq_pending[19]
.sym 24747 soc.cpu.cpu_state[2]
.sym 24748 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0_SB_LUT4_O_I1
.sym 24750 soc.cpu.decoded_imm[25]
.sym 24751 soc.cpu.pcpi_rs1[11]
.sym 24752 soc.cpu.irq_delay_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 24753 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24754 soc.cpu.irq_pending[26]
.sym 24755 soc.cpu.cpuregs_waddr[0]
.sym 24756 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 24757 soc.cpu.cpuregs_wrdata[26]
.sym 24758 soc.cpu.irq_mask[26]
.sym 24759 soc.cpu.pcpi_rs1[15]
.sym 24760 soc.cpu.cpuregs_wrdata[28]
.sym 24761 soc.cpu.cpuregs_wrdata[10]
.sym 24762 soc.cpu.cpuregs_wrdata[31]
.sym 24763 soc.cpu.decoded_imm[8]
.sym 24764 soc.cpu.cpuregs_wrdata[0]
.sym 24765 soc.cpu.decoded_imm[21]
.sym 24766 soc.cpu.irq_pending[10]
.sym 24776 soc.cpu.pcpi_rs1[1]
.sym 24778 soc.cpu.pcpi_rs1[3]
.sym 24781 soc.cpu.decoded_imm[4]
.sym 24782 soc.cpu.decoded_imm[0]
.sym 24784 soc.cpu.pcpi_rs1[4]
.sym 24785 soc.cpu.pcpi_rs1[6]
.sym 24788 soc.cpu.pcpi_rs1[5]
.sym 24789 soc.cpu.decoded_imm[1]
.sym 24791 soc.cpu.decoded_imm[3]
.sym 24792 soc.cpu.pcpi_rs1[7]
.sym 24796 soc.cpu.decoded_imm[5]
.sym 24797 soc.cpu.pcpi_rs1[0]
.sym 24798 soc.cpu.decoded_imm[6]
.sym 24800 soc.cpu.pcpi_rs1[2]
.sym 24801 soc.cpu.decoded_imm[2]
.sym 24802 soc.cpu.decoded_imm[7]
.sym 24804 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 24806 soc.cpu.decoded_imm[0]
.sym 24807 soc.cpu.pcpi_rs1[0]
.sym 24810 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 24812 soc.cpu.pcpi_rs1[1]
.sym 24813 soc.cpu.decoded_imm[1]
.sym 24814 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 24816 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 24818 soc.cpu.pcpi_rs1[2]
.sym 24819 soc.cpu.decoded_imm[2]
.sym 24820 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 24822 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 24824 soc.cpu.pcpi_rs1[3]
.sym 24825 soc.cpu.decoded_imm[3]
.sym 24826 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 24828 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 24830 soc.cpu.pcpi_rs1[4]
.sym 24831 soc.cpu.decoded_imm[4]
.sym 24832 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 24834 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 24836 soc.cpu.pcpi_rs1[5]
.sym 24837 soc.cpu.decoded_imm[5]
.sym 24838 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 24840 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 24842 soc.cpu.decoded_imm[6]
.sym 24843 soc.cpu.pcpi_rs1[6]
.sym 24844 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 24846 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 24848 soc.cpu.pcpi_rs1[7]
.sym 24849 soc.cpu.decoded_imm[7]
.sym 24850 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 24865 soc.cpu.count_cycle[48]
.sym 24866 soc.cpu.irq_pending[18]
.sym 24867 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 24868 soc.cpu.decoded_imm[28]
.sym 24870 soc.cpu.irq_pending[19]
.sym 24871 soc.cpu.irq_pending[20]
.sym 24872 soc.cpu.pcpi_rs1[8]
.sym 24873 soc.cpu.instr_maskirq
.sym 24875 soc.cpu.pcpi_rs1[28]
.sym 24877 soc.cpu.pcpi_rs1[26]
.sym 24878 soc.cpu.pcpi_rs1[22]
.sym 24879 soc.cpu.cpuregs_wrdata[16]
.sym 24880 soc.cpu.decoded_imm[11]
.sym 24881 soc.cpu.pcpi_rs1[30]
.sym 24883 soc.cpu.cpuregs_rs1[4]
.sym 24884 soc.cpu.cpuregs.wen
.sym 24885 soc.cpu.cpuregs_waddr[3]
.sym 24886 soc.cpu.decoded_rd[1]
.sym 24887 soc.cpu.pcpi_rs1[27]
.sym 24888 soc.cpu.cpuregs_wrdata[29]
.sym 24889 soc.cpu.pcpi_rs1[31]
.sym 24890 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 24895 soc.cpu.decoded_imm[13]
.sym 24897 soc.cpu.decoded_imm[14]
.sym 24898 soc.cpu.decoded_imm[11]
.sym 24902 soc.cpu.decoded_imm[10]
.sym 24903 soc.cpu.decoded_imm[9]
.sym 24904 soc.cpu.decoded_imm[15]
.sym 24905 soc.cpu.decoded_imm[12]
.sym 24908 soc.cpu.pcpi_rs1[8]
.sym 24909 soc.cpu.pcpi_rs1[13]
.sym 24910 soc.cpu.pcpi_rs1[12]
.sym 24916 soc.cpu.pcpi_rs1[14]
.sym 24917 soc.cpu.pcpi_rs1[10]
.sym 24919 soc.cpu.pcpi_rs1[15]
.sym 24922 soc.cpu.pcpi_rs1[9]
.sym 24923 soc.cpu.decoded_imm[8]
.sym 24926 soc.cpu.pcpi_rs1[11]
.sym 24927 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 24929 soc.cpu.decoded_imm[8]
.sym 24930 soc.cpu.pcpi_rs1[8]
.sym 24931 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 24933 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 24935 soc.cpu.pcpi_rs1[9]
.sym 24936 soc.cpu.decoded_imm[9]
.sym 24937 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 24939 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 24941 soc.cpu.decoded_imm[10]
.sym 24942 soc.cpu.pcpi_rs1[10]
.sym 24943 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 24945 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 24947 soc.cpu.pcpi_rs1[11]
.sym 24948 soc.cpu.decoded_imm[11]
.sym 24949 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 24951 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 24953 soc.cpu.decoded_imm[12]
.sym 24954 soc.cpu.pcpi_rs1[12]
.sym 24955 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 24957 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 24959 soc.cpu.decoded_imm[13]
.sym 24960 soc.cpu.pcpi_rs1[13]
.sym 24961 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 24963 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 24965 soc.cpu.pcpi_rs1[14]
.sym 24966 soc.cpu.decoded_imm[14]
.sym 24967 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 24969 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 24971 soc.cpu.decoded_imm[15]
.sym 24972 soc.cpu.pcpi_rs1[15]
.sym 24973 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 24985 soc.cpu.decoded_imm[9]
.sym 24986 soc.cpu.decoded_imm[15]
.sym 24987 soc.cpu.count_cycle[21]
.sym 24988 soc.cpu.cpuregs_waddr[1]
.sym 24989 soc.cpu.pcpi_rs1[17]
.sym 24991 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24992 soc.cpu.decoded_imm[0]
.sym 24994 soc.cpu.decoded_imm[24]
.sym 24995 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24996 soc.cpu.reg_out[16]
.sym 24997 soc.cpu.pcpi_rs1[1]
.sym 24999 soc.cpu.decoded_imm[14]
.sym 25000 soc.cpu.pcpi_rs1[17]
.sym 25001 soc.cpu.decoded_imm[1]
.sym 25002 soc.cpu.pcpi_rs1[28]
.sym 25003 soc.cpu.pcpi_rs1[10]
.sym 25004 soc.cpu.decoded_imm[27]
.sym 25005 soc.cpu.cpu_state[3]
.sym 25006 soc.cpu.cpuregs_wrdata[25]
.sym 25007 soc.cpu.cpuregs_wrdata[22]
.sym 25008 soc.cpu.cpuregs_wrdata[16]
.sym 25009 soc.cpu.cpuregs_wrdata[18]
.sym 25010 soc.cpu.cpuregs_wrdata[9]
.sym 25011 soc.cpu.decoded_imm[26]
.sym 25012 soc.cpu.reg_pc[27]
.sym 25013 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 25018 soc.cpu.decoded_imm[17]
.sym 25022 soc.cpu.decoded_imm[16]
.sym 25026 soc.cpu.decoded_imm[19]
.sym 25027 soc.cpu.decoded_imm[18]
.sym 25028 soc.cpu.pcpi_rs1[16]
.sym 25029 soc.cpu.pcpi_rs1[20]
.sym 25030 soc.cpu.decoded_imm[22]
.sym 25033 soc.cpu.pcpi_rs1[22]
.sym 25035 soc.cpu.decoded_imm[23]
.sym 25037 soc.cpu.decoded_imm[21]
.sym 25038 soc.cpu.pcpi_rs1[21]
.sym 25041 soc.cpu.decoded_imm[20]
.sym 25046 soc.cpu.pcpi_rs1[17]
.sym 25047 soc.cpu.pcpi_rs1[19]
.sym 25048 soc.cpu.pcpi_rs1[18]
.sym 25049 soc.cpu.pcpi_rs1[23]
.sym 25050 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 25052 soc.cpu.pcpi_rs1[16]
.sym 25053 soc.cpu.decoded_imm[16]
.sym 25054 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 25056 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 25058 soc.cpu.decoded_imm[17]
.sym 25059 soc.cpu.pcpi_rs1[17]
.sym 25060 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 25062 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 25064 soc.cpu.pcpi_rs1[18]
.sym 25065 soc.cpu.decoded_imm[18]
.sym 25066 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 25068 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 25070 soc.cpu.pcpi_rs1[19]
.sym 25071 soc.cpu.decoded_imm[19]
.sym 25072 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 25074 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 25076 soc.cpu.decoded_imm[20]
.sym 25077 soc.cpu.pcpi_rs1[20]
.sym 25078 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 25080 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 25082 soc.cpu.pcpi_rs1[21]
.sym 25083 soc.cpu.decoded_imm[21]
.sym 25084 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 25086 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 25088 soc.cpu.decoded_imm[22]
.sym 25089 soc.cpu.pcpi_rs1[22]
.sym 25090 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 25092 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 25094 soc.cpu.pcpi_rs1[23]
.sym 25095 soc.cpu.decoded_imm[23]
.sym 25096 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 25112 soc.cpu.decoded_imm[19]
.sym 25113 soc.cpu.decoded_imm[18]
.sym 25114 soc.cpu.decoded_imm[9]
.sym 25115 soc.cpu.pcpi_rs1[0]
.sym 25117 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1
.sym 25118 soc.cpu.pcpi_rs1[0]
.sym 25120 soc.cpu.reg_pc[9]
.sym 25121 soc.cpu.reg_pc[14]
.sym 25122 soc.cpu.decoded_imm[17]
.sym 25124 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 25125 soc.cpu.cpuregs_wrdata[13]
.sym 25127 soc.cpu.cpuregs_wrdata[6]
.sym 25128 soc.cpu.decoded_imm[12]
.sym 25129 soc.cpu.cpuregs_waddr[4]
.sym 25132 soc.cpu.pcpi_rs1[29]
.sym 25133 soc.cpu.pcpi_rs1[19]
.sym 25134 soc.cpu.decoded_imm[31]
.sym 25135 soc.cpu.cpuregs_wrdata[4]
.sym 25136 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 25144 soc.cpu.decoded_imm[25]
.sym 25146 soc.cpu.pcpi_rs1[24]
.sym 25147 soc.cpu.decoded_imm[30]
.sym 25150 soc.cpu.decoded_imm[28]
.sym 25151 soc.cpu.pcpi_rs1[30]
.sym 25152 soc.cpu.pcpi_rs1[26]
.sym 25154 soc.cpu.decoded_imm[29]
.sym 25157 soc.cpu.pcpi_rs1[27]
.sym 25158 soc.cpu.pcpi_rs1[29]
.sym 25159 soc.cpu.pcpi_rs1[31]
.sym 25160 soc.cpu.decoded_imm[31]
.sym 25162 soc.cpu.pcpi_rs1[28]
.sym 25164 soc.cpu.decoded_imm[27]
.sym 25168 soc.cpu.decoded_imm[24]
.sym 25170 soc.cpu.pcpi_rs1[25]
.sym 25171 soc.cpu.decoded_imm[26]
.sym 25173 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 25175 soc.cpu.pcpi_rs1[24]
.sym 25176 soc.cpu.decoded_imm[24]
.sym 25177 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 25179 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 25181 soc.cpu.pcpi_rs1[25]
.sym 25182 soc.cpu.decoded_imm[25]
.sym 25183 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 25185 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 25187 soc.cpu.decoded_imm[26]
.sym 25188 soc.cpu.pcpi_rs1[26]
.sym 25189 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 25191 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 25193 soc.cpu.pcpi_rs1[27]
.sym 25194 soc.cpu.decoded_imm[27]
.sym 25195 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 25197 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 25199 soc.cpu.pcpi_rs1[28]
.sym 25200 soc.cpu.decoded_imm[28]
.sym 25201 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 25203 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 25205 soc.cpu.decoded_imm[29]
.sym 25206 soc.cpu.pcpi_rs1[29]
.sym 25207 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 25209 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 25211 soc.cpu.pcpi_rs1[30]
.sym 25212 soc.cpu.decoded_imm[30]
.sym 25213 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 25216 soc.cpu.decoded_imm[31]
.sym 25217 soc.cpu.pcpi_rs1[31]
.sym 25219 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 25233 soc.cpu.count_cycle[51]
.sym 25234 soc.cpu.count_cycle[58]
.sym 25236 soc.cpu.decoded_imm[22]
.sym 25237 soc.cpu.reg_pc[21]
.sym 25238 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 25242 soc.cpu.pcpi_rs1[14]
.sym 25243 soc.cpu.pcpi_rs1[20]
.sym 25244 soc.cpu.pcpi_rs1[21]
.sym 25246 soc.cpu.pcpi_rs1[9]
.sym 25247 soc.cpu.cpuregs_waddr[0]
.sym 25248 soc.cpu.cpuregs_wrdata[28]
.sym 25249 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 25250 soc.cpu.cpuregs_wrdata[31]
.sym 25251 soc.cpu.cpuregs_wrdata[8]
.sym 25252 soc.cpu.irq_mask[21]
.sym 25253 soc.cpu.cpuregs_rs1[27]
.sym 25254 soc.cpu.cpuregs_wrdata[26]
.sym 25255 soc.cpu.count_cycle[0]
.sym 25257 soc.cpu.cpuregs_wrdata[0]
.sym 25258 soc.cpu.cpuregs_wrdata[10]
.sym 25264 soc.cpu.count_cycle[0]
.sym 25265 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25266 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 25267 soc.cpu.instr_retirq
.sym 25268 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 25269 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 25270 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 25271 soc.cpu.cpuregs_rs1[27]
.sym 25273 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0
.sym 25274 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 25275 soc.cpu.instr_maskirq
.sym 25276 soc.cpu.irq_mask[21]
.sym 25277 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25278 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 25279 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 25280 soc.cpu.cpu_state[2]
.sym 25281 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3
.sym 25282 soc.cpu.timer[21]
.sym 25283 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 25284 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 25285 soc.cpu.count_cycle[26]
.sym 25288 soc.cpu.instr_timer
.sym 25289 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25290 soc.cpu.count_cycle[21]
.sym 25295 soc.cpu.cpuregs_rs1[26]
.sym 25299 soc.cpu.count_cycle[0]
.sym 25303 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3
.sym 25304 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0
.sym 25305 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 25306 soc.cpu.cpu_state[2]
.sym 25309 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 25310 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 25311 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 25312 soc.cpu.count_cycle[26]
.sym 25316 soc.cpu.count_cycle[0]
.sym 25317 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 25318 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 25321 soc.cpu.cpu_state[2]
.sym 25322 soc.cpu.instr_retirq
.sym 25323 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25324 soc.cpu.cpuregs_rs1[27]
.sym 25327 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25328 soc.cpu.cpuregs_rs1[26]
.sym 25329 soc.cpu.instr_retirq
.sym 25330 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 25333 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 25334 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 25335 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25336 soc.cpu.count_cycle[21]
.sym 25339 soc.cpu.irq_mask[21]
.sym 25340 soc.cpu.timer[21]
.sym 25341 soc.cpu.instr_timer
.sym 25342 soc.cpu.instr_maskirq
.sym 25344 CLK$SB_IO_IN_$glb_clk
.sym 25345 resetn_SB_LUT4_I3_O_$glb_sr
.sym 25360 soc.cpu.decoded_imm[28]
.sym 25362 soc.cpu.instr_maskirq
.sym 25363 soc.cpu.reg_pc[24]
.sym 25364 soc.cpu.pcpi_rs1[25]
.sym 25367 soc.cpu.reg_pc[31]
.sym 25368 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 25369 soc.cpu.reg_pc[26]
.sym 25370 soc.cpu.cpuregs.regs.1.0.0_RDATA_6
.sym 25371 soc.cpu.cpuregs_wrdata[16]
.sym 25372 soc.cpu.cpuregs.wen
.sym 25373 soc.cpu.cpuregs_wrdata[29]
.sym 25374 soc.cpu.instr_rdinstr
.sym 25375 soc.cpu.instr_rdcycleh
.sym 25376 soc.cpu.instr_rdcycleh
.sym 25377 soc.cpu.cpuregs_waddr[3]
.sym 25378 soc.cpu.decoded_rd[1]
.sym 25379 soc.cpu.cpuregs_rs1[4]
.sym 25380 soc.cpu.cpuregs_wrdata[3]
.sym 25381 soc.cpu.cpuregs.wen
.sym 25391 soc.cpu.instr_rdcycleh
.sym 25392 soc.cpu.count_instr[16]
.sym 25393 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25394 soc.cpu.instr_rdcycleh
.sym 25395 soc.cpu.count_cycle[0]
.sym 25397 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25399 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 25400 soc.cpu.instr_rdinstr
.sym 25401 soc.cpu.count_cycle[6]
.sym 25402 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 25404 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25405 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 25407 soc.cpu.count_cycle[58]
.sym 25408 soc.cpu.count_cycle[51]
.sym 25409 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25411 soc.cpu.count_instr[48]
.sym 25413 soc.cpu.instr_rdinstrh
.sym 25414 soc.cpu.count_cycle[19]
.sym 25415 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 25416 soc.cpu.count_cycle[16]
.sym 25417 soc.cpu.count_cycle[1]
.sym 25418 soc.cpu.count_cycle[48]
.sym 25420 soc.cpu.count_cycle[16]
.sym 25421 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 25422 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 25423 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25426 soc.cpu.count_instr[16]
.sym 25428 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25429 soc.cpu.instr_rdinstr
.sym 25432 soc.cpu.count_cycle[48]
.sym 25433 soc.cpu.instr_rdinstrh
.sym 25434 soc.cpu.instr_rdcycleh
.sym 25435 soc.cpu.count_instr[48]
.sym 25438 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 25439 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 25440 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 25441 soc.cpu.count_cycle[19]
.sym 25444 soc.cpu.instr_rdcycleh
.sym 25446 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25447 soc.cpu.count_cycle[51]
.sym 25451 soc.cpu.count_cycle[58]
.sym 25452 soc.cpu.instr_rdcycleh
.sym 25453 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25457 soc.cpu.count_cycle[0]
.sym 25459 soc.cpu.count_cycle[1]
.sym 25462 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 25463 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 25464 soc.cpu.count_cycle[6]
.sym 25465 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 25467 CLK$SB_IO_IN_$glb_clk
.sym 25468 resetn_SB_LUT4_I3_O_$glb_sr
.sym 25469 soc.cpu.cpuregs.regs.1.0.0_RDATA
.sym 25470 soc.cpu.cpuregs.regs.1.0.0_RDATA_1
.sym 25471 soc.cpu.cpuregs.regs.1.0.0_RDATA_2
.sym 25472 soc.cpu.cpuregs.regs.1.0.0_RDATA_3
.sym 25473 soc.cpu.cpuregs.regs.1.0.0_RDATA_4
.sym 25474 soc.cpu.cpuregs.regs.1.0.0_RDATA_5
.sym 25475 soc.cpu.cpuregs.regs.1.0.0_RDATA_6
.sym 25476 soc.cpu.cpuregs.regs.1.0.0_RDATA_7
.sym 25481 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25482 soc.cpu.instr_retirq
.sym 25483 soc.cpu.irq_mask[0]
.sym 25484 soc.cpu.decoded_imm[0]
.sym 25485 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 25486 soc.cpu.mem_wordsize[2]
.sym 25488 soc.cpu.irq_mask[19]
.sym 25489 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 25490 soc.cpu.cpuregs_rs1[10]
.sym 25492 soc.cpu.instr_retirq
.sym 25493 soc.cpu.instr_lui
.sym 25494 soc.cpu.cpuregs_wrdata[18]
.sym 25496 soc.cpu.count_cycle[15]
.sym 25497 soc.cpu.cpuregs_wrdata[18]
.sym 25498 soc.cpu.instr_lui
.sym 25499 soc.cpu.cpuregs_wrdata[25]
.sym 25501 soc.cpu.cpuregs_wrdata[16]
.sym 25502 soc.cpu.cpuregs_wrdata[9]
.sym 25503 soc.cpu.cpuregs_rs1[2]
.sym 25504 soc.cpu.cpuregs_wrdata[22]
.sym 25515 soc.cpu.count_cycle[5]
.sym 25517 soc.cpu.count_cycle[7]
.sym 25522 soc.cpu.count_cycle[4]
.sym 25524 soc.cpu.count_cycle[1]
.sym 25527 soc.cpu.count_cycle[0]
.sym 25528 soc.cpu.count_cycle[2]
.sym 25537 soc.cpu.count_cycle[3]
.sym 25540 soc.cpu.count_cycle[6]
.sym 25542 $nextpnr_ICESTORM_LC_3$O
.sym 25544 soc.cpu.count_cycle[0]
.sym 25548 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 25551 soc.cpu.count_cycle[1]
.sym 25554 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 25557 soc.cpu.count_cycle[2]
.sym 25558 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 25560 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 25562 soc.cpu.count_cycle[3]
.sym 25564 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 25566 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 25568 soc.cpu.count_cycle[4]
.sym 25570 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 25572 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 25575 soc.cpu.count_cycle[5]
.sym 25576 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 25578 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 25580 soc.cpu.count_cycle[6]
.sym 25582 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 25584 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 25587 soc.cpu.count_cycle[7]
.sym 25588 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 25590 CLK$SB_IO_IN_$glb_clk
.sym 25591 resetn_SB_LUT4_I3_O_$glb_sr
.sym 25592 soc.cpu.cpuregs.regs.1.0.0_RDATA_8
.sym 25593 soc.cpu.cpuregs.regs.1.0.0_RDATA_9
.sym 25594 soc.cpu.cpuregs.regs.1.0.0_RDATA_10
.sym 25595 soc.cpu.cpuregs.regs.1.0.0_RDATA_11
.sym 25596 soc.cpu.cpuregs.regs.1.0.0_RDATA_12
.sym 25597 soc.cpu.cpuregs.regs.1.0.0_RDATA_13
.sym 25598 soc.cpu.cpuregs.regs.1.0.0_RDATA_14
.sym 25599 soc.cpu.cpuregs.regs.1.0.0_RDATA_15
.sym 25604 soc.cpu.cpuregs_rs1[29]
.sym 25606 soc.cpu.cpuregs_wrdata[30]
.sym 25609 soc.cpu.count_cycle[11]
.sym 25610 soc.cpu.instr_maskirq
.sym 25611 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25612 soc.cpu.decoded_imm[10]
.sym 25613 soc.cpu.cpuregs.regs.1.0.0_RDATA_1
.sym 25614 soc.cpu.instr_timer
.sym 25615 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25616 soc.cpu.cpuregs_wrdata[4]
.sym 25617 soc.cpu.count_cycle[22]
.sym 25618 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 25620 soc.cpu.cpuregs_wrdata[6]
.sym 25621 soc.cpu.cpuregs_waddr[4]
.sym 25622 soc.cpu.cpuregs_waddr[4]
.sym 25623 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 25624 soc.cpu.count_cycle[8]
.sym 25625 soc.cpu.cpuregs_wrdata[13]
.sym 25626 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 25627 soc.cpu.cpuregs_wrdata[6]
.sym 25628 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 25636 soc.cpu.count_cycle[11]
.sym 25637 soc.cpu.count_cycle[12]
.sym 25638 soc.cpu.count_cycle[13]
.sym 25640 soc.cpu.count_cycle[15]
.sym 25647 soc.cpu.count_cycle[14]
.sym 25649 soc.cpu.count_cycle[8]
.sym 25650 soc.cpu.count_cycle[9]
.sym 25659 soc.cpu.count_cycle[10]
.sym 25665 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 25668 soc.cpu.count_cycle[8]
.sym 25669 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 25671 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 25674 soc.cpu.count_cycle[9]
.sym 25675 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 25677 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 25679 soc.cpu.count_cycle[10]
.sym 25681 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 25683 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 25686 soc.cpu.count_cycle[11]
.sym 25687 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 25689 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 25692 soc.cpu.count_cycle[12]
.sym 25693 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 25695 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 25698 soc.cpu.count_cycle[13]
.sym 25699 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 25701 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 25703 soc.cpu.count_cycle[14]
.sym 25705 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 25707 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 25710 soc.cpu.count_cycle[15]
.sym 25711 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 25713 CLK$SB_IO_IN_$glb_clk
.sym 25714 resetn_SB_LUT4_I3_O_$glb_sr
.sym 25715 soc.cpu.cpuregs.regs.0.0.0_RDATA
.sym 25716 soc.cpu.cpuregs.regs.0.0.0_RDATA_1
.sym 25717 soc.cpu.cpuregs.regs.0.0.0_RDATA_2
.sym 25718 soc.cpu.cpuregs.regs.0.0.0_RDATA_3
.sym 25719 soc.cpu.cpuregs.regs.0.0.0_RDATA_4
.sym 25720 soc.cpu.cpuregs.regs.0.0.0_RDATA_5
.sym 25721 soc.cpu.cpuregs.regs.0.0.0_RDATA_6
.sym 25722 soc.cpu.cpuregs.regs.0.0.0_RDATA_7
.sym 25724 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 25728 $PACKER_VCC_NET
.sym 25730 soc.cpu.decoded_imm[2]
.sym 25731 soc.cpu.cpuregs_wrdata[17]
.sym 25732 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 25733 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 25734 soc.cpu.cpuregs_waddr[2]
.sym 25735 soc.cpu.cpuregs_waddr[1]
.sym 25736 soc.cpu.irq_mask[20]
.sym 25737 soc.cpu.cpuregs_wrdata[22]
.sym 25738 soc.cpu.cpuregs_rs1[26]
.sym 25739 soc.cpu.cpuregs.regs.1.0.0_RDATA_10
.sym 25740 soc.cpu.cpuregs_wrdata[28]
.sym 25741 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 25742 soc.cpu.cpuregs_wrdata[0]
.sym 25743 soc.cpu.count_cycle[34]
.sym 25744 soc.cpu.cpuregs_waddr[0]
.sym 25745 LED_G$SB_IO_OUT
.sym 25746 soc.cpu.cpuregs_wrdata[10]
.sym 25747 soc.cpu.cpuregs_wrdata[26]
.sym 25748 soc.cpu.cpuregs_wrdata[8]
.sym 25749 soc.cpu.cpuregs_rs1[27]
.sym 25750 soc.cpu.cpuregs_wrdata[31]
.sym 25751 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 25757 soc.cpu.count_cycle[17]
.sym 25761 soc.cpu.count_cycle[21]
.sym 25764 soc.cpu.count_cycle[16]
.sym 25767 soc.cpu.count_cycle[19]
.sym 25778 soc.cpu.count_cycle[22]
.sym 25779 soc.cpu.count_cycle[23]
.sym 25782 soc.cpu.count_cycle[18]
.sym 25784 soc.cpu.count_cycle[20]
.sym 25788 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 25790 soc.cpu.count_cycle[16]
.sym 25792 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 25794 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 25797 soc.cpu.count_cycle[17]
.sym 25798 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 25800 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 25802 soc.cpu.count_cycle[18]
.sym 25804 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 25806 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 25808 soc.cpu.count_cycle[19]
.sym 25810 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 25812 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 25814 soc.cpu.count_cycle[20]
.sym 25816 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 25818 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 25821 soc.cpu.count_cycle[21]
.sym 25822 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 25824 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 25827 soc.cpu.count_cycle[22]
.sym 25828 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 25830 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 25833 soc.cpu.count_cycle[23]
.sym 25834 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 25836 CLK$SB_IO_IN_$glb_clk
.sym 25837 resetn_SB_LUT4_I3_O_$glb_sr
.sym 25838 soc.cpu.cpuregs.regs.0.0.0_RDATA_8
.sym 25839 soc.cpu.cpuregs.regs.0.0.0_RDATA_9
.sym 25840 soc.cpu.cpuregs.regs.0.0.0_RDATA_10
.sym 25841 soc.cpu.cpuregs.regs.0.0.0_RDATA_11
.sym 25842 soc.cpu.cpuregs.regs.0.0.0_RDATA_12
.sym 25843 soc.cpu.cpuregs.regs.0.0.0_RDATA_13
.sym 25844 soc.cpu.cpuregs.regs.0.0.0_RDATA_14
.sym 25845 soc.cpu.cpuregs.regs.0.0.0_RDATA_15
.sym 25850 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25851 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 25852 soc.cpu.timer[30]
.sym 25853 soc.cpu.cpuregs_rs1[5]
.sym 25854 soc.cpu.cpuregs_rs1[29]
.sym 25855 soc.cpu.cpuregs.regs.0.0.0_RDATA_7
.sym 25856 soc.cpu.count_cycle[18]
.sym 25857 soc.cpu.cpuregs.regs.0.0.0_RDATA
.sym 25858 soc.cpu.cpuregs_rs1[26]
.sym 25861 soc.cpu.cpuregs_rs1[3]
.sym 25864 soc.cpu.cpuregs.wen
.sym 25865 soc.cpu.instr_rdinstr
.sym 25866 soc.cpu.cpuregs_rs1[4]
.sym 25867 soc.cpu.instr_rdcycleh
.sym 25868 soc.cpu.cpuregs_wrdata[3]
.sym 25869 soc.cpu.cpuregs_waddr[3]
.sym 25870 soc.cpu.cpuregs.regs.0.0.0_RDATA_6
.sym 25871 soc.cpu.cpuregs_wrdata[19]
.sym 25872 soc.cpu.cpuregs_wrdata[3]
.sym 25874 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 25883 soc.cpu.count_cycle[28]
.sym 25886 soc.cpu.count_cycle[31]
.sym 25903 soc.cpu.count_cycle[24]
.sym 25904 soc.cpu.count_cycle[25]
.sym 25905 soc.cpu.count_cycle[26]
.sym 25906 soc.cpu.count_cycle[27]
.sym 25908 soc.cpu.count_cycle[29]
.sym 25909 soc.cpu.count_cycle[30]
.sym 25911 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 25913 soc.cpu.count_cycle[24]
.sym 25915 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 25917 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 25919 soc.cpu.count_cycle[25]
.sym 25921 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 25923 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 25925 soc.cpu.count_cycle[26]
.sym 25927 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 25929 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 25931 soc.cpu.count_cycle[27]
.sym 25933 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 25935 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 25938 soc.cpu.count_cycle[28]
.sym 25939 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 25941 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 25943 soc.cpu.count_cycle[29]
.sym 25945 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 25947 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 25949 soc.cpu.count_cycle[30]
.sym 25951 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 25953 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 25956 soc.cpu.count_cycle[31]
.sym 25957 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 25959 CLK$SB_IO_IN_$glb_clk
.sym 25960 resetn_SB_LUT4_I3_O_$glb_sr
.sym 25961 soc.cpu.cpuregs.regs.1.0.1_RDATA
.sym 25962 soc.cpu.cpuregs.regs.1.0.1_RDATA_1
.sym 25963 soc.cpu.cpuregs.regs.1.0.1_RDATA_2
.sym 25964 soc.cpu.cpuregs.regs.1.0.1_RDATA_3
.sym 25965 soc.cpu.cpuregs.regs.1.0.1_RDATA_4
.sym 25966 soc.cpu.cpuregs.regs.1.0.1_RDATA_5
.sym 25967 soc.cpu.cpuregs.regs.1.0.1_RDATA_6
.sym 25968 soc.cpu.cpuregs.regs.1.0.1_RDATA_7
.sym 25973 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 25974 soc.cpu.cpuregs.regs.0.0.0_RDATA_14
.sym 25976 soc.cpu.count_cycle[4]
.sym 25977 soc.cpu.cpuregs_waddr[2]
.sym 25978 soc.cpu.cpuregs_wrdata[7]
.sym 25979 soc.cpu.cpuregs_rs1[7]
.sym 25980 soc.cpu.cpuregs_waddr[1]
.sym 25981 soc.cpu.timer[8]
.sym 25982 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 25983 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25984 soc.cpu.timer[3]
.sym 25985 soc.cpu.instr_lui
.sym 25989 soc.cpu.cpuregs_wrdata[18]
.sym 25991 soc.cpu.cpuregs_wrdata[25]
.sym 25993 soc.cpu.cpuregs_wrdata[16]
.sym 25994 soc.cpu.cpuregs_rs1[2]
.sym 25995 soc.cpu.cpuregs_wrdata[9]
.sym 25996 soc.cpu.cpuregs_wrdata[22]
.sym 25997 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 26003 soc.cpu.count_cycle[33]
.sym 26008 soc.cpu.count_cycle[38]
.sym 26009 soc.cpu.count_cycle[39]
.sym 26010 soc.cpu.count_cycle[32]
.sym 26013 soc.cpu.count_cycle[35]
.sym 26028 soc.cpu.count_cycle[34]
.sym 26030 soc.cpu.count_cycle[36]
.sym 26031 soc.cpu.count_cycle[37]
.sym 26034 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 26036 soc.cpu.count_cycle[32]
.sym 26038 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 26040 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 26043 soc.cpu.count_cycle[33]
.sym 26044 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 26046 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 26048 soc.cpu.count_cycle[34]
.sym 26050 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 26052 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 26054 soc.cpu.count_cycle[35]
.sym 26056 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 26058 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 26060 soc.cpu.count_cycle[36]
.sym 26062 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 26064 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 26066 soc.cpu.count_cycle[37]
.sym 26068 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 26070 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 26073 soc.cpu.count_cycle[38]
.sym 26074 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 26076 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 26079 soc.cpu.count_cycle[39]
.sym 26080 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 26082 CLK$SB_IO_IN_$glb_clk
.sym 26083 resetn_SB_LUT4_I3_O_$glb_sr
.sym 26084 soc.cpu.cpuregs.regs.1.0.1_RDATA_8
.sym 26085 soc.cpu.cpuregs.regs.1.0.1_RDATA_9
.sym 26086 soc.cpu.cpuregs.regs.1.0.1_RDATA_10
.sym 26087 soc.cpu.cpuregs.regs.1.0.1_RDATA_11
.sym 26088 soc.cpu.cpuregs.regs.1.0.1_RDATA_12
.sym 26089 soc.cpu.cpuregs.regs.1.0.1_RDATA_13
.sym 26090 soc.cpu.cpuregs.regs.1.0.1_RDATA_14
.sym 26091 soc.cpu.cpuregs.regs.1.0.1_RDATA_15
.sym 26093 soc.cpu.cpuregs.wen
.sym 26096 soc.cpu.instr_jal
.sym 26097 soc.cpu.cpuregs_wrdata[30]
.sym 26098 soc.cpu.cpuregs_rs1[31]
.sym 26099 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 26100 soc.cpu.cpuregs_rs1[28]
.sym 26105 soc.cpu.timer[9]
.sym 26108 soc.cpu.cpuregs_wrdata[6]
.sym 26109 soc.cpu.cpuregs_waddr[4]
.sym 26110 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 26113 soc.cpu.cpuregs_wrdata[4]
.sym 26114 soc.cpu.count_cycle[59]
.sym 26117 soc.cpu.cpuregs_wrdata[13]
.sym 26118 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 26120 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 26126 soc.cpu.count_cycle[41]
.sym 26127 soc.cpu.count_cycle[42]
.sym 26140 soc.cpu.count_cycle[47]
.sym 26141 soc.cpu.count_cycle[40]
.sym 26144 soc.cpu.count_cycle[43]
.sym 26145 soc.cpu.count_cycle[44]
.sym 26146 soc.cpu.count_cycle[45]
.sym 26147 soc.cpu.count_cycle[46]
.sym 26157 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 26160 soc.cpu.count_cycle[40]
.sym 26161 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 26163 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 26166 soc.cpu.count_cycle[41]
.sym 26167 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 26169 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 26172 soc.cpu.count_cycle[42]
.sym 26173 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 26175 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 26178 soc.cpu.count_cycle[43]
.sym 26179 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 26181 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 26184 soc.cpu.count_cycle[44]
.sym 26185 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 26187 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 26190 soc.cpu.count_cycle[45]
.sym 26191 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 26193 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 26196 soc.cpu.count_cycle[46]
.sym 26197 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 26199 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 26201 soc.cpu.count_cycle[47]
.sym 26203 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 26205 CLK$SB_IO_IN_$glb_clk
.sym 26206 resetn_SB_LUT4_I3_O_$glb_sr
.sym 26207 soc.cpu.cpuregs.regs.0.0.1_RDATA
.sym 26208 soc.cpu.cpuregs.regs.0.0.1_RDATA_1
.sym 26209 soc.cpu.cpuregs.regs.0.0.1_RDATA_2
.sym 26210 soc.cpu.cpuregs.regs.0.0.1_RDATA_3
.sym 26211 soc.cpu.cpuregs.regs.0.0.1_RDATA_4
.sym 26212 soc.cpu.cpuregs.regs.0.0.1_RDATA_5
.sym 26213 soc.cpu.cpuregs.regs.0.0.1_RDATA_6
.sym 26214 soc.cpu.cpuregs.regs.0.0.1_RDATA_7
.sym 26215 soc.cpu.mem_rdata_q[20]
.sym 26219 soc.cpu.instr_timer
.sym 26220 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26221 soc.cpu.cpuregs_rs1[1]
.sym 26222 soc.cpu.cpuregs.regs.1.0.1_RDATA_11
.sym 26223 soc.cpu.cpuregs_wrdata[17]
.sym 26224 soc.cpu.cpuregs_rs1[8]
.sym 26225 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 26226 soc.cpu.cpuregs_rs1[12]
.sym 26227 soc.cpu.cpuregs_waddr[2]
.sym 26228 soc.cpu.cpuregs_waddr[1]
.sym 26229 soc.cpu.cpuregs_waddr[1]
.sym 26230 soc.cpu.cpuregs.regs.1.0.1_RDATA_10
.sym 26232 soc.cpu.cpuregs_waddr[0]
.sym 26233 LED_G$SB_IO_OUT
.sym 26234 soc.cpu.cpuregs_wrdata[10]
.sym 26235 soc.cpu.cpuregs_wrdata[0]
.sym 26236 soc.cpu.cpuregs_waddr[0]
.sym 26237 LED_B$SB_IO_OUT
.sym 26241 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 26243 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 26248 soc.cpu.count_cycle[48]
.sym 26249 soc.cpu.count_cycle[49]
.sym 26258 soc.cpu.count_cycle[50]
.sym 26260 soc.cpu.count_cycle[52]
.sym 26261 soc.cpu.count_cycle[53]
.sym 26262 soc.cpu.count_cycle[54]
.sym 26275 soc.cpu.count_cycle[51]
.sym 26279 soc.cpu.count_cycle[55]
.sym 26280 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 26283 soc.cpu.count_cycle[48]
.sym 26284 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 26286 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 26289 soc.cpu.count_cycle[49]
.sym 26290 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 26292 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 26294 soc.cpu.count_cycle[50]
.sym 26296 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 26298 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 26300 soc.cpu.count_cycle[51]
.sym 26302 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 26304 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 26306 soc.cpu.count_cycle[52]
.sym 26308 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 26310 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 26312 soc.cpu.count_cycle[53]
.sym 26314 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 26316 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 26318 soc.cpu.count_cycle[54]
.sym 26320 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 26322 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 26324 soc.cpu.count_cycle[55]
.sym 26326 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 26328 CLK$SB_IO_IN_$glb_clk
.sym 26329 resetn_SB_LUT4_I3_O_$glb_sr
.sym 26330 soc.cpu.cpuregs.regs.0.0.1_RDATA_8
.sym 26331 soc.cpu.cpuregs.regs.0.0.1_RDATA_9
.sym 26332 soc.cpu.cpuregs.regs.0.0.1_RDATA_10
.sym 26333 soc.cpu.cpuregs.regs.0.0.1_RDATA_11
.sym 26334 soc.cpu.cpuregs.regs.0.0.1_RDATA_12
.sym 26335 soc.cpu.cpuregs.regs.0.0.1_RDATA_13
.sym 26336 soc.cpu.cpuregs.regs.0.0.1_RDATA_14
.sym 26337 soc.cpu.cpuregs.regs.0.0.1_RDATA_15
.sym 26342 soc.cpu.cpuregs_rs1[17]
.sym 26344 soc.cpu.cpuregs_rs1[9]
.sym 26346 soc.cpu.decoded_rs1_SB_DFF_Q_D
.sym 26347 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 26349 soc.cpu.cpuregs.regs.0.0.1_RDATA
.sym 26351 soc.cpu.timer[17]
.sym 26352 soc.cpu.cpuregs_rs1[0]
.sym 26356 soc.cpu.cpuregs.regs.0.0.1_RDATA_3
.sym 26364 soc.cpu.cpuregs.wen
.sym 26365 soc.cpu.cpuregs_wrdata[3]
.sym 26366 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 26372 soc.cpu.count_cycle[57]
.sym 26374 soc.cpu.count_cycle[59]
.sym 26383 soc.cpu.count_cycle[60]
.sym 26384 soc.cpu.count_cycle[61]
.sym 26389 soc.cpu.count_cycle[58]
.sym 26393 soc.cpu.count_cycle[62]
.sym 26394 soc.cpu.count_cycle[63]
.sym 26395 soc.cpu.count_cycle[56]
.sym 26403 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 26405 soc.cpu.count_cycle[56]
.sym 26407 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 26409 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 26412 soc.cpu.count_cycle[57]
.sym 26413 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 26415 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 26418 soc.cpu.count_cycle[58]
.sym 26419 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 26421 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 26424 soc.cpu.count_cycle[59]
.sym 26425 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 26427 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 26429 soc.cpu.count_cycle[60]
.sym 26431 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 26433 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 26435 soc.cpu.count_cycle[61]
.sym 26437 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 26439 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 26442 soc.cpu.count_cycle[62]
.sym 26443 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 26446 soc.cpu.count_cycle[63]
.sym 26449 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 26451 CLK$SB_IO_IN_$glb_clk
.sym 26452 resetn_SB_LUT4_I3_O_$glb_sr
.sym 26457 soc.cpu.cpuregs_waddr[1]
.sym 26461 soc.cpu.cpuregs_waddr[1]
.sym 26463 soc.cpu.cpuregs_waddr[3]
.sym 26464 soc.cpu.cpuregs.regs.0.0.1_RDATA_11
.sym 26466 soc.cpu.cpuregs_wrdata[7]
.sym 26468 soc.cpu.cpuregs.regs.0.0.1_RDATA_8
.sym 26469 soc.cpu.cpuregs.wen
.sym 26470 soc.cpu.cpuregs.regs.0.0.1_RDATA_9
.sym 26471 soc.cpu.cpuregs_waddr[2]
.sym 26473 soc.cpu.cpuregs.regs.0.0.1_RDATA_10
.sym 26498 LED_R$SB_IO_OUT
.sym 26520 LED_R$SB_IO_OUT
.sym 26527 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O
.sym 26531 P2_6$SB_IO_OUT
.sym 26538 P2_6$SB_IO_OUT
.sym 26545 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O
.sym 26553 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O
.sym 26554 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 26555 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 26557 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26558 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 26559 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 26629 soc.cpu.decoded_imm[14]
.sym 26630 soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I0
.sym 26631 soc.cpu.decoded_imm_SB_DFFESR_Q_18_D_SB_LUT4_O_I0
.sym 26632 soc.cpu.decoded_imm[12]
.sym 26633 soc.cpu.decoded_imm_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.sym 26634 soc.cpu.decoded_imm[13]
.sym 26635 soc.cpu.decoded_imm_SB_DFFESR_Q_19_D_SB_LUT4_O_I0
.sym 26636 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 26672 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 26677 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 26680 soc.ram_ready
.sym 26681 soc.ram_ready
.sym 26682 P2_6$SB_IO_OUT
.sym 26683 P2_1$SB_IO_OUT
.sym 26698 soc.memory.rdata_1[15]
.sym 26700 soc.memory.rdata_0[2]
.sym 26703 soc.cpu.mem_rdata_q[13]
.sym 26704 soc.memory.rdata_0[1]
.sym 26709 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 26713 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 26715 soc.cpu.pcpi_rs1[9]
.sym 26716 soc.cpu.decoded_imm_j[12]
.sym 26718 soc.cpu.instr_sub
.sym 26767 soc.cpu.decoded_imm[30]
.sym 26768 soc.cpu.alu_out_SB_LUT4_O_22_I2
.sym 26769 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 26770 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 26771 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 26772 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0
.sym 26773 soc.cpu.decoded_imm[29]
.sym 26774 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0
.sym 26809 soc.cpu.mem_rdata_q[14]
.sym 26812 soc.cpu.decoded_imm[12]
.sym 26813 soc.cpu.instr_bne_SB_LUT4_I2_I1
.sym 26814 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 26816 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 26817 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 26818 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 26819 soc.cpu.mem_rdata_q[14]
.sym 26820 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 26821 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 26823 soc.cpu.alu_out_q[21]
.sym 26832 soc.cpu.pcpi_rs1[10]
.sym 26869 soc.cpu.alu_out_SB_LUT4_O_17_I2
.sym 26870 soc.cpu.alu_out_q[9]
.sym 26871 soc.cpu.alu_out_q[14]
.sym 26872 soc.cpu.alu_out_SB_LUT4_O_21_I2
.sym 26873 soc.cpu.alu_out_SB_LUT4_O_17_I3
.sym 26874 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I0
.sym 26875 soc.cpu.alu_out_SB_LUT4_O_22_I3
.sym 26876 soc.cpu.alu_out_q[21]
.sym 26910 soc.cpu.mem_rdata_q[13]
.sym 26913 soc.cpu.mem_la_wdata[0]
.sym 26914 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 26915 soc.memory.cs_0
.sym 26917 soc.cpu.pcpi_rs1[0]
.sym 26918 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 26919 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 26920 soc.cpu.mem_rdata_q[30]
.sym 26924 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 26925 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 26926 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 26927 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 26929 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 26930 soc.cpu.mem_rdata_q[12]
.sym 26931 soc.cpu.mem_rdata_q[31]
.sym 26933 soc.cpu.pcpi_rs1[14]
.sym 26934 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 26971 soc.cpu.alu_out_q[18]
.sym 26972 soc.cpu.alu_out_q[10]
.sym 26973 soc.cpu.alu_out_SB_LUT4_O_10_I3
.sym 26974 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26975 soc.cpu.alu_out_SB_LUT4_O_13_I3
.sym 26976 soc.cpu.alu_out_SB_LUT4_O_13_I2
.sym 26977 soc.cpu.alu_out_SB_LUT4_O_21_I3
.sym 26978 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I0
.sym 27012 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 27013 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 27016 soc.cpu.pcpi_rs1[9]
.sym 27017 soc.ram_ready
.sym 27020 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 27021 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 27023 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 27025 soc.cpu.alu_out_q[14]
.sym 27026 soc.cpu.mem_rdata_q[13]
.sym 27028 soc.cpu.pcpi_rs2[14]
.sym 27030 soc.cpu.pcpi_rs2[16]
.sym 27031 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 27032 soc.cpu.pcpi_rs2[12]
.sym 27033 resetn
.sym 27034 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 27036 soc.cpu.pcpi_rs1[3]
.sym 27073 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 27074 soc.cpu.alu_out_SB_LUT4_O_15_I2
.sym 27075 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 27076 soc.cpu.alu_out_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 27077 soc.cpu.alu_out_q[16]
.sym 27078 soc.cpu.alu_out_SB_LUT4_O_15_I3
.sym 27079 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 27080 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 27115 soc.cpu.pcpi_rs1[18]
.sym 27116 soc.cpu.pcpi_rs1[18]
.sym 27117 soc.cpu.pcpi_rs1[20]
.sym 27120 soc.cpu.pcpi_rs2[17]
.sym 27123 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2
.sym 27124 soc.cpu.alu_out_q[10]
.sym 27125 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 27126 soc.cpu.pcpi_rs1[1]
.sym 27127 soc.ram_ready
.sym 27128 soc.cpu.pcpi_rs1[9]
.sym 27129 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 27130 soc.cpu.decoded_imm_j[12]
.sym 27131 soc.cpu.alu_out_q[22]
.sym 27132 soc.cpu.pcpi_rs2[11]
.sym 27133 soc.cpu.alu_out_q[31]
.sym 27134 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 27136 soc.cpu.cpu_state[2]
.sym 27137 soc.cpu.irq_state[1]
.sym 27138 soc.cpu.instr_sub
.sym 27175 soc.cpu.alu_out_q[22]
.sym 27176 soc.cpu.alu_out_q[31]
.sym 27177 soc.cpu.alu_out_SB_LUT4_O_I2
.sym 27178 soc.cpu.alu_out_SB_LUT4_O_9_I2
.sym 27179 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 27180 soc.cpu.alu_out_SB_LUT4_O_9_I3
.sym 27182 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 27217 soc.cpu.pcpi_rs1[30]
.sym 27218 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 27219 soc.cpu.pcpi_rs1[24]
.sym 27220 soc.cpu.alu_out_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 27221 soc.cpu.pcpi_rs1[7]
.sym 27222 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 27223 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I1
.sym 27224 soc.cpu.pcpi_rs1[26]
.sym 27225 soc.cpu.pcpi_rs1[27]
.sym 27226 soc.cpu.pcpi_rs1[29]
.sym 27228 flash_io3_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 27230 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 27231 soc.cpu.pcpi_rs2[20]
.sym 27232 soc.cpu.pcpi_rs2[29]
.sym 27234 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27235 soc.cpu.pcpi_rs1[10]
.sym 27236 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 27237 soc.cpu.pcpi_rs1[2]
.sym 27239 soc.cpu.alu_out_q[21]
.sym 27240 soc.cpu.cpu_state[4]
.sym 27277 soc.cpu.alu_out_SB_LUT4_O_2_I2
.sym 27278 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 27279 soc.cpu.reg_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.sym 27281 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 27283 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I1
.sym 27284 soc.cpu.alu_out_q[29]
.sym 27319 soc.cpu.pcpi_rs1[28]
.sym 27320 soc.cpu.pcpi_rs2[17]
.sym 27321 soc.cpu.pcpi_rs1[31]
.sym 27323 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 27324 soc.cpu.pcpi_rs1[6]
.sym 27325 soc.cpu.pcpi_rs1[0]
.sym 27326 soc.cpu.mem_wordsize[1]
.sym 27328 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 27329 soc.cpu.pcpi_rs1[0]
.sym 27330 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 27331 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 27332 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 27333 soc.cpu.pcpi_rs1[31]
.sym 27334 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 27336 soc.cpu.cpu_state[3]
.sym 27338 soc.cpu.alu_out_q[29]
.sym 27339 soc.cpu.mem_rdata_q[31]
.sym 27340 soc.cpu.cpu_state[6]
.sym 27341 soc.cpu.pcpi_rs1[14]
.sym 27342 soc.cpu.cpu_state[3]
.sym 27379 soc.cpu.reg_next_pc[15]
.sym 27380 soc.cpu.reg_next_pc[28]
.sym 27381 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 27382 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1
.sym 27383 soc.cpu.reg_next_pc[10]
.sym 27384 soc.cpu.reg_next_pc[26]
.sym 27385 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.sym 27386 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 27420 soc.cpu.pcpi_rs1[24]
.sym 27421 soc.cpu.pcpi_rs1[9]
.sym 27422 soc.cpu.pcpi_rs1[27]
.sym 27423 soc.cpu.reg_out[31]
.sym 27424 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 27425 soc.cpu.alu_out_SB_LUT4_O_1_I1
.sym 27426 soc.cpu.pcpi_rs1[31]
.sym 27427 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 27428 soc.cpu.latched_stalu
.sym 27429 soc.cpu.cpu_state[4]
.sym 27430 soc.cpu.alu_out_SB_LUT4_O_8_I2
.sym 27431 soc.cpu.pcpi_rs1[27]
.sym 27432 soc.cpu.pcpi_rs1[22]
.sym 27433 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27434 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27435 soc.cpu.pcpi_rs2[12]
.sym 27436 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 27437 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 27438 soc.cpu.pcpi_rs1[29]
.sym 27439 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27440 soc.cpu.pcpi_rs1[3]
.sym 27441 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I1
.sym 27442 soc.cpu.reg_next_pc[15]
.sym 27443 soc.cpu.pcpi_rs2[14]
.sym 27444 soc.cpu.pcpi_rs1[3]
.sym 27481 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.sym 27482 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 27483 soc.cpu.decoded_imm_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 27484 soc.cpu.decoded_imm[31]
.sym 27485 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1
.sym 27486 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.sym 27487 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.sym 27488 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.sym 27525 soc.cpu.alu_out_q[24]
.sym 27527 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 27528 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 27529 soc.cpu.reg_pc[0]
.sym 27530 soc.cpu.pcpi_rs1[18]
.sym 27531 soc.cpu.pcpi_rs1[25]
.sym 27532 soc.cpu.reg_next_pc[28]
.sym 27533 soc.cpu.pcpi_rs1[1]
.sym 27534 soc.cpu.pcpi_rs1[8]
.sym 27535 soc.cpu.alu_out_q[22]
.sym 27536 soc.cpu.pcpi_rs1[9]
.sym 27537 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27538 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 27539 soc.cpu.pcpi_rs1[24]
.sym 27540 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27541 soc.cpu.irq_state[1]
.sym 27542 soc.cpu.decoded_imm_j[12]
.sym 27543 soc.cpu.pcpi_rs1[24]
.sym 27544 soc.cpu.pcpi_rs2[11]
.sym 27545 soc.cpu.latched_is_lb
.sym 27546 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27584 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27585 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27586 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27587 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27588 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27589 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27590 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27621 soc.cpu.reg_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1
.sym 27625 soc.cpu.pcpi_rs1[30]
.sym 27626 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 27627 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 27628 soc.cpu.decoded_imm[31]
.sym 27629 soc.cpu.pcpi_rs1[31]
.sym 27630 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 27631 soc.cpu.pcpi_rs1[19]
.sym 27632 soc.cpu.pcpi_rs1[17]
.sym 27633 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 27634 soc.cpu.pcpi_rs1[26]
.sym 27636 soc.cpu.pcpi_rs1[29]
.sym 27637 soc.cpu.cpu_state[4]
.sym 27639 soc.cpu.pcpi_rs2[20]
.sym 27640 soc.cpu.pcpi_rs2[29]
.sym 27641 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27642 soc.cpu.pcpi_rs1[10]
.sym 27643 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27644 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27645 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 27647 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 27648 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27685 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27686 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27687 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27688 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27689 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27690 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27691 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27692 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27727 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 27728 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 27729 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 27730 soc.cpu.reg_out[14]
.sym 27731 soc.cpu.pcpi_rs1[28]
.sym 27732 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27733 soc.cpu.reg_out[11]
.sym 27734 soc.cpu.decoded_imm_j[5]
.sym 27735 soc.cpu.pcpi_rs1[15]
.sym 27736 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 27737 soc.cpu.reg_next_pc[16]
.sym 27738 soc.cpu.reg_next_pc[9]
.sym 27739 soc.cpu.reg_pc[0]
.sym 27740 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I1
.sym 27741 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 27742 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27743 soc.cpu.irq_pending[2]
.sym 27744 soc.cpu.cpu_state[3]
.sym 27745 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 27746 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 27747 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27748 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 27749 soc.cpu.pcpi_rs1[14]
.sym 27750 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27787 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27788 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27789 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27790 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27791 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27792 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27793 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27794 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27830 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 27831 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 27832 soc.cpu.reg_out[23]
.sym 27833 soc.cpu.pcpi_rs1[22]
.sym 27834 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 27835 soc.cpu.pcpi_rs1[27]
.sym 27836 soc.cpu.reg_out[31]
.sym 27837 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 27838 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27840 soc.cpu.cpu_state[4]
.sym 27841 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 27842 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I1
.sym 27843 soc.cpu.pcpi_rs2[12]
.sym 27844 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 27845 soc.cpu.reg_pc[2]
.sym 27846 soc.cpu.decoded_imm_j[20]
.sym 27847 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 27848 soc.cpu.decoded_imm_j[23]
.sym 27849 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27850 soc.cpu.reg_pc[7]
.sym 27851 soc.cpu.pcpi_rs2[14]
.sym 27852 soc.cpu.pcpi_rs1[3]
.sym 27889 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27890 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27891 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27892 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27893 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27894 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27895 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27896 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27927 soc.cpu.cpuregs_wrdata[5]
.sym 27930 soc.cpu.cpuregs_wrdata[5]
.sym 27931 soc.cpu.irq_state[0]
.sym 27932 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27933 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 27935 soc.cpu.reg_next_pc[20]
.sym 27936 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 27937 soc.cpu.reg_next_pc[7]
.sym 27938 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 27939 soc.cpu.pcpi_rs1[20]
.sym 27941 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 27942 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 27943 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27944 soc.cpu.reg_pc[13]
.sym 27945 soc.cpu.irq_state[1]
.sym 27946 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 27947 soc.cpu.pcpi_rs2[11]
.sym 27948 soc.cpu.pcpi_rs1[9]
.sym 27949 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 27950 soc.cpu.decoded_imm_j[16]
.sym 27951 soc.cpu.pcpi_rs1[24]
.sym 27952 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27953 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27991 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0
.sym 27992 soc.cpu.cpuregs_wrdata[21]
.sym 27993 soc.cpu.cpuregs_wrdata[15]
.sym 27994 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 27995 soc.cpu.decoded_imm[20]
.sym 27996 soc.cpu.decoded_imm_SB_DFFESR_Q_11_D_SB_LUT4_O_I0
.sym 27997 soc.cpu.decoded_imm[10]
.sym 27998 soc.cpu.cpuregs_wrdata[26]
.sym 28029 soc.cpu.cpuregs_wrdata[20]
.sym 28030 soc.cpu.decoded_imm_j[31]
.sym 28031 soc.cpu.cpuregs_wrdata[27]
.sym 28032 soc.cpu.cpuregs_wrdata[20]
.sym 28033 soc.cpu.cpuregs_wrdata[6]
.sym 28034 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 28035 soc.cpu.cpuregs_wrdata[4]
.sym 28036 soc.cpu.decoded_imm_j[25]
.sym 28037 soc.cpu.reg_out[18]
.sym 28038 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 28039 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3
.sym 28040 soc.cpu.decoded_imm_j[26]
.sym 28041 soc.cpu.reg_pc[3]
.sym 28042 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I1
.sym 28045 soc.cpu.cpu_state[4]
.sym 28046 soc.cpu.decoded_imm[20]
.sym 28047 soc.cpu.reg_pc[28]
.sym 28048 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 28049 soc.cpu.reg_pc[16]
.sym 28051 soc.cpu.pcpi_rs2[20]
.sym 28052 soc.cpu.reg_pc[30]
.sym 28053 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 28054 soc.cpu.pcpi_rs1[23]
.sym 28055 soc.cpu.irq_pending[22]
.sym 28056 soc.cpu.pcpi_rs2[20]
.sym 28093 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 28094 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 28095 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 28096 soc.cpu.irq_pending[22]
.sym 28097 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 28098 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 28099 soc.cpu.irq_pending[16]
.sym 28100 soc.cpu.irq_pending[23]
.sym 28133 soc.cpu.cpuregs_rs1[26]
.sym 28134 soc.cpu.mem_rdata_q[13]
.sym 28135 soc.cpu.mem_rdata_q[30]
.sym 28136 soc.cpu.pcpi_rs1[31]
.sym 28137 soc.cpu.reg_out[9]
.sym 28138 soc.cpu.pcpi_rs1[28]
.sym 28140 soc.cpu.cpuregs_wrdata[26]
.sym 28141 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0
.sym 28142 soc.cpu.decoded_imm[21]
.sym 28143 soc.cpu.irq_pending[2]
.sym 28144 soc.cpu.instr_jal
.sym 28145 soc.cpu.irq_pending[10]
.sym 28146 soc.cpu.decoded_imm[8]
.sym 28147 soc.cpu.cpuregs_wrdata[15]
.sym 28148 soc.cpu.mem_rdata_q[20]
.sym 28149 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 28150 soc.cpu.irq_mask[0]
.sym 28151 soc.cpu.irq_pending[2]
.sym 28152 soc.cpu.reg_pc[1]
.sym 28153 soc.cpu.cpu_state[3]
.sym 28154 soc.cpu.irq_pending[28]
.sym 28155 soc.cpu.reg_pc[0]
.sym 28156 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28157 soc.cpu.pcpi_rs1[14]
.sym 28158 soc.cpu.decoded_imm[27]
.sym 28195 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 28196 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 28197 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 28198 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 28199 soc.cpu.irq_pending[18]
.sym 28200 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 28201 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1
.sym 28202 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 28233 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 28236 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 28237 soc.cpu.pcpi_rs1[1]
.sym 28238 soc.cpu.reg_out[31]
.sym 28239 soc.cpu.reg_next_pc[21]
.sym 28242 soc.cpu.irq_pending[23]
.sym 28243 soc.cpu.cpuregs_wrdata[16]
.sym 28244 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 28246 soc.cpu.irq_pending[31]
.sym 28247 soc.cpu.reg_next_pc[30]
.sym 28248 soc.cpu.cpuregs_rs1[4]
.sym 28249 soc.cpu.reg_pc[2]
.sym 28250 soc.cpu.decoded_imm[21]
.sym 28251 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 28252 soc.cpu.decoded_imm[20]
.sym 28253 soc.cpu.cpuregs_wrdata[12]
.sym 28254 soc.cpu.decoded_imm[8]
.sym 28255 soc.cpu.pcpi_rs2[12]
.sym 28256 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 28257 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 28258 soc.cpu.pcpi_rs2[14]
.sym 28259 soc.cpu.reg_pc[7]
.sym 28260 soc.cpu.pcpi_rs1[3]
.sym 28298 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28299 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28300 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 28301 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28302 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28303 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 28304 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28339 soc.cpu.irq_pending[27]
.sym 28340 soc.cpu.pcpi_rs1[10]
.sym 28341 soc.cpu.cpuregs_wrdata[25]
.sym 28342 soc.cpu.cpu_state[3]
.sym 28344 soc.cpu.pcpi_rs1[16]
.sym 28346 soc.cpu.decoded_imm[26]
.sym 28348 soc.cpu.irq_pending[26]
.sym 28349 soc.cpu.decoded_imm[27]
.sym 28350 soc.cpu.next_pc[31]
.sym 28351 soc.cpu.cpuregs_rs1[1]
.sym 28352 soc.cpu.reg_pc[22]
.sym 28353 soc.cpu.decoded_imm[2]
.sym 28354 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 28355 soc.cpu.cpuregs_wrdata[27]
.sym 28357 soc.cpu.irq_mask[18]
.sym 28358 soc.cpu.reg_pc[13]
.sym 28359 soc.cpu.pcpi_rs2[11]
.sym 28360 soc.cpu.irq_mask[22]
.sym 28361 soc.cpu.cpuregs_wrdata[23]
.sym 28362 soc.cpu.decoded_imm[1]
.sym 28399 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 28400 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 28401 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28402 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 28403 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28404 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28405 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28406 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 28438 soc.cpu.decoded_imm_j[9]
.sym 28441 soc.cpu.decoded_imm[5]
.sym 28443 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0_SB_LUT4_O_I1
.sym 28444 soc.cpu.decoded_imm[7]
.sym 28445 soc.cpu.pcpi_rs1[29]
.sym 28447 soc.cpu.pcpi_rs1[17]
.sym 28449 soc.cpu.reg_pc[3]
.sym 28450 soc.cpu.decoded_imm[6]
.sym 28451 soc.cpu.decoded_imm[31]
.sym 28452 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28453 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28454 soc.cpu.decoded_imm[20]
.sym 28456 soc.cpu.decoded_imm[30]
.sym 28457 soc.cpu.reg_pc[16]
.sym 28458 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28459 soc.cpu.pcpi_rs2[20]
.sym 28460 soc.cpu.reg_pc[28]
.sym 28461 soc.cpu.reg_pc[30]
.sym 28462 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 28463 soc.cpu.reg_pc[18]
.sym 28501 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28502 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28503 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 28504 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28505 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28506 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28507 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28508 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 28543 soc.cpu.pcpi_rs1[18]
.sym 28546 soc.cpu.cpuregs_wrdata[8]
.sym 28547 soc.cpu.irq_pending[13]
.sym 28548 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 28549 soc.cpu.irq_pending[10]
.sym 28550 soc.cpu.pcpi_rs1[15]
.sym 28551 soc.cpu.pcpi_rs1[23]
.sym 28552 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 28553 soc.cpu.irq_mask[21]
.sym 28554 soc.cpu.cpuregs_rs1[30]
.sym 28555 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28556 soc.cpu.cpuregs_rs1[19]
.sym 28557 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 28558 soc.cpu.irq_mask[0]
.sym 28559 soc.cpu.decoded_imm[15]
.sym 28560 soc.cpu.cpuregs_wrdata[15]
.sym 28561 soc.cpu.cpu_state[3]
.sym 28563 soc.cpu.mem_rdata_q[20]
.sym 28564 soc.cpu.decoded_imm[11]
.sym 28565 soc.cpu.reg_pc[17]
.sym 28566 soc.cpu.decoded_imm[27]
.sym 28603 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28604 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 28605 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28606 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28607 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 28608 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28609 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28610 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 28647 soc.cpu.decoded_imm[11]
.sym 28648 soc.cpu.cpuregs_wrdata[3]
.sym 28649 soc.cpu.pcpi_rs1[1]
.sym 28650 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 28651 soc.cpu.pcpi_rs1[24]
.sym 28654 soc.cpu.cpu_state[4]
.sym 28656 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 28657 soc.cpu.cpuregs_wrdata[12]
.sym 28658 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 28659 soc.cpu.cpuregs_wrdata[21]
.sym 28660 soc.cpu.decoded_imm[18]
.sym 28661 soc.cpu.pcpi_rs2[14]
.sym 28663 soc.cpu.pcpi_rs2[12]
.sym 28664 soc.cpu.cpuregs_wrdata[14]
.sym 28666 soc.cpu.decoded_imm[21]
.sym 28667 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 28668 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 28705 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 28706 soc.cpu.irq_mask[0]
.sym 28707 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 28708 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 28709 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 28710 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 28711 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 28712 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 28748 soc.cpu.decoded_imm[1]
.sym 28750 soc.cpu.cpu_state[3]
.sym 28752 soc.cpu.pcpi_rs2[27]
.sym 28753 soc.cpu.reg_pc[27]
.sym 28754 soc.cpu.decoded_imm[26]
.sym 28755 soc.cpu.instr_lui
.sym 28756 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 28757 soc.cpu.irq_pending[27]
.sym 28758 soc.cpu.mem_la_wdata[5]
.sym 28759 $PACKER_VCC_NET
.sym 28760 soc.cpu.cpuregs_rs1[18]
.sym 28761 soc.cpu.decoded_imm[2]
.sym 28762 soc.cpu.decoded_imm[1]
.sym 28763 soc.cpu.cpuregs_wrdata[27]
.sym 28765 soc.cpu.irq_mask[18]
.sym 28766 soc.cpu.cpuregs_wrdata[24]
.sym 28767 soc.cpu.pcpi_rs2[11]
.sym 28768 soc.cpu.irq_mask[22]
.sym 28769 soc.cpu.cpuregs_wrdata[23]
.sym 28770 soc.cpu.cpuregs_rs1[1]
.sym 28807 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I3_O
.sym 28808 soc.cpu.irq_mask[18]
.sym 28809 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I3_O
.sym 28810 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 28811 soc.cpu.irq_mask[23]
.sym 28812 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 28813 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I2_O
.sym 28814 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I3_O
.sym 28849 soc.cpu.instr_maskirq
.sym 28852 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 28853 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 28854 soc.cpu.pcpi_rs1[24]
.sym 28856 soc.cpu.decoded_imm[12]
.sym 28857 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 28858 soc.cpu.pcpi_rs1[11]
.sym 28859 soc.cpu.cpuregs_rs1[7]
.sym 28861 soc.cpu.cpuregs_wrdata[21]
.sym 28862 soc.cpu.timer[24]
.sym 28863 soc.cpu.cpuregs_rs1[0]
.sym 28864 soc.cpu.instr_timer
.sym 28865 soc.cpu.decoded_rs2_SB_DFF_Q_3_D
.sym 28866 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I2_O
.sym 28867 soc.cpu.cpuregs_rs1[13]
.sym 28868 soc.cpu.decoded_rs2_SB_DFF_Q_2_D
.sym 28869 soc.cpu.timer[19]
.sym 28870 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 28871 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 28872 soc.cpu.irq_mask[18]
.sym 28877 soc.cpu.cpuregs_wrdata[28]
.sym 28880 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 28883 soc.cpu.cpuregs_wrdata[26]
.sym 28884 soc.cpu.cpuregs_wrdata[29]
.sym 28887 soc.cpu.cpuregs_wrdata[31]
.sym 28888 $PACKER_VCC_NET
.sym 28890 soc.cpu.decoded_rs2_SB_DFF_Q_3_D
.sym 28891 soc.cpu.decoded_rs2_SB_DFF_Q_2_D
.sym 28892 soc.cpu.cpuregs_wrdata[30]
.sym 28894 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 28896 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28897 $PACKER_VCC_NET
.sym 28899 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28900 soc.cpu.cpuregs_wrdata[25]
.sym 28904 soc.cpu.cpuregs_wrdata[24]
.sym 28907 soc.cpu.cpuregs_wrdata[27]
.sym 28908 soc.cpu.decoded_rs2_SB_DFF_Q_1_D
.sym 28909 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 28910 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 28911 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 28912 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 28913 soc.cpu.irq_mask[22]
.sym 28914 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 28915 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 28916 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 28917 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28918 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28919 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28920 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28921 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28922 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28923 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28924 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28925 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 28926 soc.cpu.decoded_rs2_SB_DFF_Q_3_D
.sym 28928 soc.cpu.decoded_rs2_SB_DFF_Q_2_D
.sym 28929 soc.cpu.decoded_rs2_SB_DFF_Q_1_D
.sym 28930 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 28936 CLK$SB_IO_IN_$glb_clk
.sym 28937 $PACKER_VCC_NET
.sym 28938 $PACKER_VCC_NET
.sym 28939 soc.cpu.cpuregs_wrdata[26]
.sym 28940 soc.cpu.cpuregs_wrdata[27]
.sym 28941 soc.cpu.cpuregs_wrdata[28]
.sym 28942 soc.cpu.cpuregs_wrdata[29]
.sym 28943 soc.cpu.cpuregs_wrdata[30]
.sym 28944 soc.cpu.cpuregs_wrdata[31]
.sym 28945 soc.cpu.cpuregs_wrdata[24]
.sym 28946 soc.cpu.cpuregs_wrdata[25]
.sym 28948 iomem_wdata[28]
.sym 28951 soc.cpu.cpuregs.regs.1.0.0_RDATA
.sym 28952 soc.cpu.cpuregs.regs.1.0.0_RDATA_10
.sym 28953 soc.cpu.cpuregs.regs.1.0.0_RDATA_5
.sym 28954 $PACKER_VCC_NET
.sym 28955 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I3_O
.sym 28956 soc.cpu.cpuregs_rs1[17]
.sym 28957 soc.cpu.timer[11]
.sym 28959 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 28960 LED_G$SB_IO_OUT
.sym 28961 soc.cpu.cpuregs_wrdata[31]
.sym 28962 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I3_O
.sym 28964 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 28965 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 28966 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 28967 soc.cpu.instr_retirq
.sym 28968 soc.cpu.cpuregs_rs1_SB_LUT4_O_26_I2
.sym 28969 soc.cpu.cpuregs_wrdata[15]
.sym 28971 soc.cpu.instr_retirq
.sym 28974 soc.cpu.instr_rdinstrh
.sym 28979 soc.cpu.cpuregs_wrdata[16]
.sym 28980 soc.cpu.cpuregs_wrdata[19]
.sym 28981 soc.cpu.cpuregs.wen
.sym 28983 $PACKER_VCC_NET
.sym 28985 soc.cpu.cpuregs_waddr[3]
.sym 28986 soc.cpu.cpuregs_wrdata[17]
.sym 28987 soc.cpu.cpuregs_waddr[2]
.sym 28990 soc.cpu.cpuregs_waddr[1]
.sym 28992 soc.cpu.cpuregs_wrdata[18]
.sym 28993 soc.cpu.cpuregs_wrdata[21]
.sym 28994 soc.cpu.cpuregs_wrdata[22]
.sym 28996 soc.cpu.cpuregs_waddr[0]
.sym 28998 soc.cpu.cpuregs_wrdata[23]
.sym 28999 soc.cpu.cpuregs_wrdata[20]
.sym 29001 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29006 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29007 soc.cpu.cpuregs_waddr[4]
.sym 29009 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29011 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 29012 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 29013 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I3_O
.sym 29014 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 29015 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 29016 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 29017 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 29018 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I3_O
.sym 29019 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29020 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29021 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29022 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29023 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29024 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29025 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29026 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29027 soc.cpu.cpuregs_waddr[0]
.sym 29028 soc.cpu.cpuregs_waddr[1]
.sym 29030 soc.cpu.cpuregs_waddr[2]
.sym 29031 soc.cpu.cpuregs_waddr[3]
.sym 29032 soc.cpu.cpuregs_waddr[4]
.sym 29038 CLK$SB_IO_IN_$glb_clk
.sym 29039 soc.cpu.cpuregs.wen
.sym 29040 soc.cpu.cpuregs_wrdata[16]
.sym 29041 soc.cpu.cpuregs_wrdata[17]
.sym 29042 soc.cpu.cpuregs_wrdata[18]
.sym 29043 soc.cpu.cpuregs_wrdata[19]
.sym 29044 soc.cpu.cpuregs_wrdata[20]
.sym 29045 soc.cpu.cpuregs_wrdata[21]
.sym 29046 soc.cpu.cpuregs_wrdata[22]
.sym 29047 soc.cpu.cpuregs_wrdata[23]
.sym 29048 $PACKER_VCC_NET
.sym 29053 soc.cpu.cpuregs.regs.1.0.0_RDATA_8
.sym 29054 soc.cpu.cpuregs.regs.1.0.0_RDATA_6
.sym 29055 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 29056 soc.cpu.timer[23]
.sym 29057 soc.cpu.cpuregs_wrdata[19]
.sym 29059 soc.cpu.decoded_rd[1]
.sym 29060 soc.cpu.irq_mask[24]
.sym 29061 soc.cpu.cpuregs.regs.1.0.0_RDATA_11
.sym 29062 soc.cpu.cpuregs_rs1[23]
.sym 29063 soc.cpu.cpuregs.regs.1.0.0_RDATA_12
.sym 29064 soc.cpu.cpuregs_wrdata[19]
.sym 29065 soc.cpu.cpuregs_wrdata[12]
.sym 29067 soc.cpu.cpuregs_wrdata[21]
.sym 29068 soc.cpu.cpuregs_wrdata[14]
.sym 29069 soc.cpu.irq_mask[22]
.sym 29070 soc.cpu.cpuregs.regs.0.0.0_RDATA_8
.sym 29072 soc.cpu.cpuregs_rs1[27]
.sym 29073 soc.cpu.cpuregs_rs1[2]
.sym 29074 soc.cpu.cpuregs.regs.1.0.0_RDATA_14
.sym 29075 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 29076 soc.cpu.cpuregs_rs1[14]
.sym 29082 soc.cpu.decoded_rs2_SB_DFF_Q_2_D
.sym 29083 soc.cpu.cpuregs_wrdata[14]
.sym 29086 soc.cpu.cpuregs_wrdata[13]
.sym 29087 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29088 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 29089 soc.cpu.cpuregs_wrdata[9]
.sym 29090 soc.cpu.cpuregs_wrdata[12]
.sym 29092 $PACKER_VCC_NET
.sym 29093 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 29095 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29097 soc.cpu.cpuregs_wrdata[8]
.sym 29101 $PACKER_VCC_NET
.sym 29103 soc.cpu.cpuregs_wrdata[10]
.sym 29104 soc.cpu.cpuregs_wrdata[11]
.sym 29106 soc.cpu.decoded_rs2_SB_DFF_Q_3_D
.sym 29107 soc.cpu.cpuregs_wrdata[15]
.sym 29108 soc.cpu.decoded_rs2_SB_DFF_Q_1_D
.sym 29113 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 29114 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I3_O
.sym 29115 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 29116 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 29117 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 29118 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 29119 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 29120 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 29121 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29122 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29123 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29124 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29125 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29126 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29127 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29128 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29129 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 29130 soc.cpu.decoded_rs2_SB_DFF_Q_3_D
.sym 29132 soc.cpu.decoded_rs2_SB_DFF_Q_2_D
.sym 29133 soc.cpu.decoded_rs2_SB_DFF_Q_1_D
.sym 29134 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 29140 CLK$SB_IO_IN_$glb_clk
.sym 29141 $PACKER_VCC_NET
.sym 29142 $PACKER_VCC_NET
.sym 29143 soc.cpu.cpuregs_wrdata[10]
.sym 29144 soc.cpu.cpuregs_wrdata[11]
.sym 29145 soc.cpu.cpuregs_wrdata[12]
.sym 29146 soc.cpu.cpuregs_wrdata[13]
.sym 29147 soc.cpu.cpuregs_wrdata[14]
.sym 29148 soc.cpu.cpuregs_wrdata[15]
.sym 29149 soc.cpu.cpuregs_wrdata[8]
.sym 29150 soc.cpu.cpuregs_wrdata[9]
.sym 29151 soc.cpu.cpuregs.regs.0.0.0_RDATA_4
.sym 29152 soc.cpu.mem_rdata_q[27]
.sym 29154 soc.cpu.cpuregs_wrdata[5]
.sym 29155 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I3_O
.sym 29156 $PACKER_VCC_NET
.sym 29157 soc.cpu.cpuregs.regs.0.0.0_RDATA_5
.sym 29158 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 29160 $PACKER_VCC_NET
.sym 29161 soc.cpu.cpuregs.regs.0.0.0_RDATA_2
.sym 29162 soc.cpu.cpuregs_rs1[30]
.sym 29163 soc.cpu.cpuregs.regs.0.0.0_RDATA_3
.sym 29164 soc.cpu.timer[7]
.sym 29165 soc.cpu.count_cycle[15]
.sym 29166 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I3_O
.sym 29167 $PACKER_VCC_NET
.sym 29168 soc.cpu.cpuregs_rs1[18]
.sym 29169 soc.cpu.cpuregs_rs1[24]
.sym 29170 soc.cpu.cpuregs_rs1[1]
.sym 29171 $PACKER_VCC_NET
.sym 29172 soc.cpu.timer[22]
.sym 29173 soc.cpu.decoded_rs1_SB_DFF_Q_2_D
.sym 29174 soc.cpu.cpuregs_wrdata[24]
.sym 29175 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29176 soc.cpu.cpuregs_wrdata[27]
.sym 29177 soc.cpu.cpuregs_wrdata[23]
.sym 29178 soc.cpu.instr_rdinstrh
.sym 29183 soc.cpu.cpuregs_waddr[1]
.sym 29184 soc.cpu.cpuregs_waddr[0]
.sym 29185 soc.cpu.cpuregs_wrdata[6]
.sym 29186 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29190 soc.cpu.cpuregs_waddr[2]
.sym 29192 soc.cpu.cpuregs_wrdata[4]
.sym 29194 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29195 soc.cpu.cpuregs_waddr[4]
.sym 29196 $PACKER_VCC_NET
.sym 29197 soc.cpu.cpuregs_wrdata[7]
.sym 29198 soc.cpu.cpuregs_wrdata[0]
.sym 29202 soc.cpu.cpuregs_wrdata[3]
.sym 29204 soc.cpu.cpuregs_wrdata[1]
.sym 29205 soc.cpu.cpuregs_waddr[3]
.sym 29206 soc.cpu.cpuregs_wrdata[5]
.sym 29210 soc.cpu.cpuregs.wen
.sym 29214 soc.cpu.cpuregs_wrdata[2]
.sym 29215 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 29216 soc.cpu.cpuregs_rs1[31]
.sym 29217 soc.cpu.cpuregs_rs1_SB_LUT4_O_8_I2
.sym 29218 soc.cpu.cpuregs_rs1[27]
.sym 29219 soc.cpu.cpuregs_rs1_SB_LUT4_O_9_I2
.sym 29220 soc.cpu.cpuregs_rs1[28]
.sym 29221 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 29222 soc.cpu.cpuregs_rs1[24]
.sym 29223 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29224 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29225 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29226 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29227 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29228 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29229 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29230 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29231 soc.cpu.cpuregs_waddr[0]
.sym 29232 soc.cpu.cpuregs_waddr[1]
.sym 29234 soc.cpu.cpuregs_waddr[2]
.sym 29235 soc.cpu.cpuregs_waddr[3]
.sym 29236 soc.cpu.cpuregs_waddr[4]
.sym 29242 CLK$SB_IO_IN_$glb_clk
.sym 29243 soc.cpu.cpuregs.wen
.sym 29244 soc.cpu.cpuregs_wrdata[0]
.sym 29245 soc.cpu.cpuregs_wrdata[1]
.sym 29246 soc.cpu.cpuregs_wrdata[2]
.sym 29247 soc.cpu.cpuregs_wrdata[3]
.sym 29248 soc.cpu.cpuregs_wrdata[4]
.sym 29249 soc.cpu.cpuregs_wrdata[5]
.sym 29250 soc.cpu.cpuregs_wrdata[6]
.sym 29251 soc.cpu.cpuregs_wrdata[7]
.sym 29252 $PACKER_VCC_NET
.sym 29255 soc.cpu.cpuregs_wrdata[27]
.sym 29256 soc.cpu.cpuregs_wrdata[20]
.sym 29257 soc.cpu.count_cycle[22]
.sym 29258 soc.cpu.cpuregs_wrdata[4]
.sym 29259 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 29260 soc.cpu.instr_maskirq
.sym 29261 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 29262 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29263 soc.cpu.cpuregs.regs.0.0.0_RDATA_10
.sym 29265 soc.cpu.cpuregs.regs.0.0.0_RDATA_11
.sym 29266 soc.cpu.cpuregs_waddr[4]
.sym 29267 soc.cpu.cpuregs.regs.0.0.0_RDATA_12
.sym 29268 soc.cpu.count_cycle[8]
.sym 29270 soc.cpu.cpuregs_rs1[0]
.sym 29272 soc.cpu.instr_timer
.sym 29273 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 29274 soc.cpu.cpuregs_rs1[13]
.sym 29275 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 29276 soc.cpu.cpuregs.regs.0.0.0_RDATA_13
.sym 29277 soc.cpu.cpuregs_wrdata[21]
.sym 29278 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 29279 soc.cpu.instr_rdcycleh
.sym 29280 soc.cpu.cpuregs_rs1[14]
.sym 29285 soc.cpu.cpuregs_wrdata[28]
.sym 29289 soc.cpu.cpuregs_wrdata[30]
.sym 29294 soc.cpu.cpuregs_wrdata[26]
.sym 29295 soc.cpu.cpuregs_wrdata[31]
.sym 29296 $PACKER_VCC_NET
.sym 29299 soc.cpu.cpuregs_wrdata[29]
.sym 29300 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 29301 soc.cpu.decoded_rs1_SB_DFF_Q_1_D
.sym 29305 $PACKER_VCC_NET
.sym 29306 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 29307 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29308 soc.cpu.cpuregs_wrdata[25]
.sym 29309 soc.cpu.decoded_rs1_SB_DFF_Q_D
.sym 29311 soc.cpu.decoded_rs1_SB_DFF_Q_2_D
.sym 29312 soc.cpu.cpuregs_wrdata[24]
.sym 29313 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29315 soc.cpu.cpuregs_wrdata[27]
.sym 29317 soc.cpu.cpuregs_rs1[18]
.sym 29318 soc.cpu.cpuregs_rs1[1]
.sym 29319 soc.cpu.instr_rdinstr
.sym 29320 soc.cpu.instr_rdcycleh
.sym 29321 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 29322 soc.cpu.instr_rdinstrh
.sym 29323 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 29324 soc.cpu.instr_rdcycle
.sym 29325 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29326 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29327 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29328 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29329 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29330 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29331 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29332 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29333 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 29334 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 29336 soc.cpu.decoded_rs1_SB_DFF_Q_2_D
.sym 29337 soc.cpu.decoded_rs1_SB_DFF_Q_1_D
.sym 29338 soc.cpu.decoded_rs1_SB_DFF_Q_D
.sym 29344 CLK$SB_IO_IN_$glb_clk
.sym 29345 $PACKER_VCC_NET
.sym 29346 $PACKER_VCC_NET
.sym 29347 soc.cpu.cpuregs_wrdata[26]
.sym 29348 soc.cpu.cpuregs_wrdata[27]
.sym 29349 soc.cpu.cpuregs_wrdata[28]
.sym 29350 soc.cpu.cpuregs_wrdata[29]
.sym 29351 soc.cpu.cpuregs_wrdata[30]
.sym 29352 soc.cpu.cpuregs_wrdata[31]
.sym 29353 soc.cpu.cpuregs_wrdata[24]
.sym 29354 soc.cpu.cpuregs_wrdata[25]
.sym 29355 soc.cpu.mem_rdata_q[13]
.sym 29356 soc.cpu.cpuregs_rs1[26]
.sym 29359 soc.cpu.cpuregs_wrdata[28]
.sym 29360 soc.cpu.cpuregs_wrdata[31]
.sym 29361 soc.cpu.cpuregs.regs.1.0.1_RDATA_5
.sym 29362 soc.cpu.cpuregs_rs1[27]
.sym 29363 soc.cpu.cpuregs.regs.1.0.1_RDATA_1
.sym 29364 $PACKER_VCC_NET
.sym 29365 soc.cpu.cpuregs.regs.1.0.1_RDATA_2
.sym 29366 soc.cpu.cpuregs_rs1[10]
.sym 29367 soc.cpu.cpuregs_wrdata[10]
.sym 29368 LED_B$SB_IO_OUT
.sym 29369 soc.cpu.cpuregs_rs1[21]
.sym 29370 soc.cpu.cpuregs_wrdata[26]
.sym 29371 soc.cpu.cpuregs_rs1_SB_LUT4_O_26_I2
.sym 29372 soc.cpu.cpuregs_rs1_SB_LUT4_O_28_I2
.sym 29374 soc.cpu.instr_rdinstrh
.sym 29375 soc.cpu.decoded_rs1_SB_DFF_Q_D
.sym 29377 soc.cpu.cpuregs_wrdata[15]
.sym 29387 soc.cpu.cpuregs_wrdata[18]
.sym 29389 soc.cpu.cpuregs_waddr[1]
.sym 29390 soc.cpu.cpuregs_waddr[2]
.sym 29391 soc.cpu.cpuregs_wrdata[16]
.sym 29393 soc.cpu.cpuregs_waddr[3]
.sym 29394 soc.cpu.cpuregs_wrdata[17]
.sym 29395 soc.cpu.cpuregs_wrdata[19]
.sym 29398 soc.cpu.cpuregs.wen
.sym 29400 $PACKER_VCC_NET
.sym 29402 soc.cpu.cpuregs_wrdata[22]
.sym 29404 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29406 soc.cpu.cpuregs_wrdata[23]
.sym 29407 soc.cpu.cpuregs_wrdata[20]
.sym 29408 soc.cpu.cpuregs_waddr[0]
.sym 29409 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29411 soc.cpu.cpuregs_waddr[4]
.sym 29415 soc.cpu.cpuregs_wrdata[21]
.sym 29419 soc.cpu.cpuregs_rs1[0]
.sym 29420 soc.cpu.cpuregs_rs1[9]
.sym 29421 soc.cpu.cpuregs_rs1[13]
.sym 29422 soc.cpu.cpuregs_rs1_SB_LUT4_O_16_I2
.sym 29423 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 29424 soc.cpu.cpuregs_rs1[14]
.sym 29425 soc.cpu.cpuregs_rs1_SB_LUT4_O_26_I2
.sym 29426 soc.cpu.cpuregs_rs1[2]
.sym 29427 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29428 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29429 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29430 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29431 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29432 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29433 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29434 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29435 soc.cpu.cpuregs_waddr[0]
.sym 29436 soc.cpu.cpuregs_waddr[1]
.sym 29438 soc.cpu.cpuregs_waddr[2]
.sym 29439 soc.cpu.cpuregs_waddr[3]
.sym 29440 soc.cpu.cpuregs_waddr[4]
.sym 29446 CLK$SB_IO_IN_$glb_clk
.sym 29447 soc.cpu.cpuregs.wen
.sym 29448 soc.cpu.cpuregs_wrdata[16]
.sym 29449 soc.cpu.cpuregs_wrdata[17]
.sym 29450 soc.cpu.cpuregs_wrdata[18]
.sym 29451 soc.cpu.cpuregs_wrdata[19]
.sym 29452 soc.cpu.cpuregs_wrdata[20]
.sym 29453 soc.cpu.cpuregs_wrdata[21]
.sym 29454 soc.cpu.cpuregs_wrdata[22]
.sym 29455 soc.cpu.cpuregs_wrdata[23]
.sym 29456 $PACKER_VCC_NET
.sym 29457 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 29461 soc.cpu.cpuregs.regs.1.0.1_RDATA_8
.sym 29464 soc.cpu.instr_rdcycleh
.sym 29466 soc.cpu.cpuregs.regs.0.0.0_RDATA_6
.sym 29468 soc.cpu.cpuregs_rs1[4]
.sym 29469 soc.cpu.cpuregs_rs1[6]
.sym 29470 soc.cpu.cpuregs_rs1[23]
.sym 29471 soc.cpu.cpuregs.regs.0.0.1_RDATA_3
.sym 29472 soc.cpu.instr_rdinstr
.sym 29473 soc.cpu.cpuregs_wrdata[12]
.sym 29474 soc.cpu.cpuregs.regs.0.0.1_RDATA_14
.sym 29475 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29476 soc.cpu.cpuregs_rs1[14]
.sym 29477 soc.cpu.cpuregs_wrdata[14]
.sym 29478 soc.cpu.cpuregs.regs.1.0.1_RDATA_12
.sym 29479 soc.cpu.instr_rdinstrh
.sym 29480 soc.cpu.cpuregs_rs1[2]
.sym 29482 soc.cpu.cpuregs.regs.1.0.1_RDATA_14
.sym 29491 soc.cpu.cpuregs_wrdata[8]
.sym 29492 soc.cpu.cpuregs_wrdata[9]
.sym 29493 $PACKER_VCC_NET
.sym 29494 soc.cpu.cpuregs_wrdata[13]
.sym 29495 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 29496 soc.cpu.decoded_rs1_SB_DFF_Q_D
.sym 29498 soc.cpu.cpuregs_wrdata[12]
.sym 29500 $PACKER_VCC_NET
.sym 29502 soc.cpu.cpuregs_wrdata[14]
.sym 29505 soc.cpu.decoded_rs1_SB_DFF_Q_1_D
.sym 29506 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 29507 soc.cpu.cpuregs_wrdata[10]
.sym 29510 soc.cpu.cpuregs_wrdata[11]
.sym 29512 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29515 soc.cpu.cpuregs_wrdata[15]
.sym 29519 soc.cpu.decoded_rs1_SB_DFF_Q_2_D
.sym 29520 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29521 soc.cpu.cpuregs_rs1_SB_LUT4_O_28_I2
.sym 29522 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 29525 soc.cpu.cpuregs_rs1_SB_LUT4_O_23_I2
.sym 29528 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29529 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29530 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29531 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29532 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29533 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29534 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29535 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29536 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29537 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 29538 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 29540 soc.cpu.decoded_rs1_SB_DFF_Q_2_D
.sym 29541 soc.cpu.decoded_rs1_SB_DFF_Q_1_D
.sym 29542 soc.cpu.decoded_rs1_SB_DFF_Q_D
.sym 29548 CLK$SB_IO_IN_$glb_clk
.sym 29549 $PACKER_VCC_NET
.sym 29550 $PACKER_VCC_NET
.sym 29551 soc.cpu.cpuregs_wrdata[10]
.sym 29552 soc.cpu.cpuregs_wrdata[11]
.sym 29553 soc.cpu.cpuregs_wrdata[12]
.sym 29554 soc.cpu.cpuregs_wrdata[13]
.sym 29555 soc.cpu.cpuregs_wrdata[14]
.sym 29556 soc.cpu.cpuregs_wrdata[15]
.sym 29557 soc.cpu.cpuregs_wrdata[8]
.sym 29558 soc.cpu.cpuregs_wrdata[9]
.sym 29563 soc.cpu.cpuregs_rs1[3]
.sym 29564 soc.cpu.instr_lui
.sym 29565 soc.cpu.cpuregs.regs.0.0.1_RDATA_5
.sym 29566 $PACKER_VCC_NET
.sym 29568 soc.cpu.cpuregs_rs1[2]
.sym 29569 $PACKER_VCC_NET
.sym 29570 soc.cpu.cpuregs_wrdata[9]
.sym 29571 soc.cpu.cpuregs.regs.0.0.1_RDATA_10
.sym 29572 soc.cpu.cpuregs_rs1[19]
.sym 29573 soc.cpu.cpuregs.regs.0.0.1_RDATA_4
.sym 29574 soc.cpu.cpuregs_rs1[13]
.sym 29579 $PACKER_VCC_NET
.sym 29582 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29586 soc.cpu.cpuregs.regs.0.0.1_RDATA_7
.sym 29591 soc.cpu.cpuregs_wrdata[0]
.sym 29592 soc.cpu.cpuregs_waddr[0]
.sym 29594 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29595 soc.cpu.cpuregs_wrdata[4]
.sym 29596 soc.cpu.cpuregs_waddr[2]
.sym 29599 soc.cpu.cpuregs_waddr[4]
.sym 29600 soc.cpu.cpuregs_wrdata[6]
.sym 29602 soc.cpu.cpuregs_waddr[1]
.sym 29604 $PACKER_VCC_NET
.sym 29605 soc.cpu.cpuregs_wrdata[7]
.sym 29606 soc.cpu.cpuregs_waddr[3]
.sym 29614 soc.cpu.cpuregs_wrdata[5]
.sym 29615 soc.cpu.cpuregs_wrdata[1]
.sym 29616 soc.cpu.cpuregs_wrdata[2]
.sym 29617 soc.cpu.cpuregs_wrdata[3]
.sym 29618 soc.cpu.cpuregs.wen
.sym 29622 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29627 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29628 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29629 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29630 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29631 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29632 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29633 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29634 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29635 soc.cpu.cpuregs_waddr[0]
.sym 29636 soc.cpu.cpuregs_waddr[1]
.sym 29638 soc.cpu.cpuregs_waddr[2]
.sym 29639 soc.cpu.cpuregs_waddr[3]
.sym 29640 soc.cpu.cpuregs_waddr[4]
.sym 29646 CLK$SB_IO_IN_$glb_clk
.sym 29647 soc.cpu.cpuregs.wen
.sym 29648 soc.cpu.cpuregs_wrdata[0]
.sym 29649 soc.cpu.cpuregs_wrdata[1]
.sym 29650 soc.cpu.cpuregs_wrdata[2]
.sym 29651 soc.cpu.cpuregs_wrdata[3]
.sym 29652 soc.cpu.cpuregs_wrdata[4]
.sym 29653 soc.cpu.cpuregs_wrdata[5]
.sym 29654 soc.cpu.cpuregs_wrdata[6]
.sym 29655 soc.cpu.cpuregs_wrdata[7]
.sym 29656 $PACKER_VCC_NET
.sym 29662 soc.cpu.count_instr[62]
.sym 29664 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 29666 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29671 soc.cpu.cpuregs_wrdata[13]
.sym 29678 soc.cpu.cpuregs.regs.0.0.1_RDATA_12
.sym 29697 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 29698 LED_G$SB_IO_OUT
.sym 29710 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 29718 LED_G$SB_IO_OUT
.sym 29731 P2_1$SB_IO_OUT
.sym 29745 P2_1$SB_IO_OUT
.sym 29766 soc.cpu.decoded_imm[13]
.sym 29769 soc.cpu.decoded_imm[29]
.sym 29771 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 29772 soc.cpu.decoded_imm[14]
.sym 29774 soc.cpu.decoded_imm[30]
.sym 29775 soc.cpu.alu_out_q[21]
.sym 29777 soc.cpu.mem_rdata_q[29]
.sym 29785 UART_RX$SB_IO_IN
.sym 29797 soc.ram_ready
.sym 29798 soc.memory.rdata_1[1]
.sym 29801 soc.memory.rdata_1[15]
.sym 29802 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 29808 soc.ram_ready
.sym 29813 soc.memory.rdata_0[0]
.sym 29814 soc.memory.rdata_0[15]
.sym 29815 soc.memory.rdata_0[1]
.sym 29816 soc.memory.rdata_1[13]
.sym 29818 iomem_addr[16]
.sym 29819 soc.memory.rdata_0[2]
.sym 29822 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 29824 soc.memory.rdata_1[2]
.sym 29825 soc.memory.rdata_1[0]
.sym 29826 soc.memory.rdata_0[13]
.sym 29830 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 29831 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 29834 soc.memory.rdata_1[1]
.sym 29835 soc.memory.rdata_0[1]
.sym 29836 iomem_addr[16]
.sym 29837 soc.ram_ready
.sym 29840 soc.ram_ready
.sym 29841 soc.memory.rdata_0[2]
.sym 29842 soc.memory.rdata_1[2]
.sym 29843 iomem_addr[16]
.sym 29852 soc.memory.rdata_1[15]
.sym 29853 soc.memory.rdata_0[15]
.sym 29854 soc.ram_ready
.sym 29855 iomem_addr[16]
.sym 29858 soc.memory.rdata_1[13]
.sym 29859 soc.memory.rdata_0[13]
.sym 29860 iomem_addr[16]
.sym 29861 soc.ram_ready
.sym 29864 soc.memory.rdata_0[0]
.sym 29865 soc.memory.rdata_1[0]
.sym 29866 soc.ram_ready
.sym 29867 iomem_addr[16]
.sym 29881 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 29882 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I0
.sym 29883 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2
.sym 29884 soc.cpu.alu_out_SB_LUT4_O_16_I2
.sym 29885 soc.cpu.alu_out_q[15]
.sym 29887 soc.cpu.alu_out_SB_LUT4_O_10_I2
.sym 29888 soc.cpu.alu_out_SB_LUT4_O_16_I3
.sym 29891 soc.cpu.decoded_imm[12]
.sym 29892 iomem_addr[16]
.sym 29895 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 29896 soc.cpu.instr_bge_SB_LUT4_I2_I3
.sym 29898 soc.memory.rdata_1[1]
.sym 29900 soc.memory.wen[1]
.sym 29901 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 29902 P2_1$SB_IO_OUT
.sym 29910 soc.memory.rdata_1[13]
.sym 29913 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 29914 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 29916 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 29921 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 29922 soc.cpu.instr_jal
.sym 29923 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29927 soc.cpu.pcpi_rs1[15]
.sym 29936 soc.cpu.decoded_imm[29]
.sym 29941 soc.cpu.decoded_imm[30]
.sym 29942 soc.cpu.pcpi_rs1[5]
.sym 29943 soc.cpu.decoded_imm_j[30]
.sym 29944 soc.cpu.pcpi_rs2[9]
.sym 29945 soc.cpu.pcpi_rs1[7]
.sym 29947 soc.memory.rdata_0[13]
.sym 29958 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 29963 soc.cpu.mem_rdata_q[14]
.sym 29964 soc.cpu.mem_rdata_q[13]
.sym 29965 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 29967 soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I0
.sym 29970 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 29971 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 29972 soc.cpu.mem_rdata_q[12]
.sym 29976 soc.cpu.decoded_imm_j[12]
.sym 29977 soc.cpu.decoded_imm_j[14]
.sym 29979 soc.cpu.instr_jal
.sym 29983 soc.cpu.decoded_imm_j[13]
.sym 29984 soc.cpu.decoded_imm_SB_DFFESR_Q_18_D_SB_LUT4_O_I0
.sym 29985 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 29986 soc.cpu.mem_rdata_q[29]
.sym 29988 soc.cpu.decoded_imm_SB_DFFESR_Q_19_D_SB_LUT4_O_I0
.sym 29991 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 29992 soc.cpu.decoded_imm_j[14]
.sym 29993 soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I0
.sym 29994 soc.cpu.instr_jal
.sym 29997 soc.cpu.mem_rdata_q[14]
.sym 29998 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 29999 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30003 soc.cpu.mem_rdata_q[13]
.sym 30004 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30006 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 30009 soc.cpu.instr_jal
.sym 30010 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 30011 soc.cpu.decoded_imm_SB_DFFESR_Q_19_D_SB_LUT4_O_I0
.sym 30012 soc.cpu.decoded_imm_j[12]
.sym 30016 soc.cpu.mem_rdata_q[29]
.sym 30017 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 30018 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30021 soc.cpu.instr_jal
.sym 30022 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 30023 soc.cpu.decoded_imm_SB_DFFESR_Q_18_D_SB_LUT4_O_I0
.sym 30024 soc.cpu.decoded_imm_j[13]
.sym 30028 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30029 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 30030 soc.cpu.mem_rdata_q[12]
.sym 30033 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 30035 soc.cpu.instr_jal
.sym 30037 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 30038 CLK$SB_IO_IN_$glb_clk
.sym 30039 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 30041 soc.cpu.alu_out_SB_LUT4_O_30_I1_SB_LUT4_O_I3
.sym 30042 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I3
.sym 30043 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I3
.sym 30044 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I3
.sym 30045 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I3
.sym 30046 soc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I3
.sym 30047 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_O_I3
.sym 30052 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 30053 soc.cpu.mem_rdata_q[31]
.sym 30054 resetn
.sym 30055 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 30056 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 30057 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30058 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 30059 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 30060 soc.cpu.mem_rdata_q[12]
.sym 30061 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30062 soc.cpu.pcpi_rs2[15]
.sym 30063 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 30066 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I3
.sym 30067 soc.cpu.mem_la_wdata[3]
.sym 30068 soc.cpu.alu_out_q[15]
.sym 30069 soc.cpu.decoded_imm_j[13]
.sym 30070 soc.cpu.pcpi_rs2[21]
.sym 30071 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 30072 soc.cpu.alu_out_SB_LUT4_O_10_I2
.sym 30074 soc.cpu.pcpi_rs1[10]
.sym 30081 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30083 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 30085 soc.cpu.decoded_imm_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.sym 30086 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0
.sym 30087 soc.cpu.pcpi_rs1[9]
.sym 30091 soc.cpu.mem_rdata_q[30]
.sym 30092 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30095 soc.cpu.pcpi_rs1[9]
.sym 30097 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 30098 soc.cpu.pcpi_rs2[14]
.sym 30099 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 30100 soc.cpu.mem_rdata_q[29]
.sym 30101 soc.cpu.mem_rdata_q[31]
.sym 30102 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 30103 soc.cpu.instr_jal
.sym 30104 soc.cpu.decoded_imm_j[29]
.sym 30106 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 30107 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30108 soc.cpu.decoded_imm_j[30]
.sym 30109 soc.cpu.pcpi_rs2[9]
.sym 30110 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 30111 soc.cpu.pcpi_rs1[14]
.sym 30112 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 30114 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 30116 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 30117 soc.cpu.mem_rdata_q[30]
.sym 30120 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0
.sym 30121 soc.cpu.pcpi_rs1[9]
.sym 30122 soc.cpu.pcpi_rs2[9]
.sym 30123 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 30126 soc.cpu.decoded_imm_j[30]
.sym 30127 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30128 soc.cpu.instr_jal
.sym 30129 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 30132 soc.cpu.mem_rdata_q[30]
.sym 30133 soc.cpu.mem_rdata_q[31]
.sym 30134 soc.cpu.mem_rdata_q[29]
.sym 30135 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30138 soc.cpu.mem_rdata_q[31]
.sym 30139 soc.cpu.mem_rdata_q[29]
.sym 30140 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30141 soc.cpu.mem_rdata_q[30]
.sym 30144 soc.cpu.pcpi_rs2[9]
.sym 30145 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 30146 soc.cpu.pcpi_rs1[9]
.sym 30147 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 30150 soc.cpu.decoded_imm_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.sym 30151 soc.cpu.decoded_imm_j[29]
.sym 30152 soc.cpu.instr_jal
.sym 30153 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 30156 soc.cpu.pcpi_rs2[14]
.sym 30157 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 30158 soc.cpu.pcpi_rs1[14]
.sym 30159 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 30160 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 30161 CLK$SB_IO_IN_$glb_clk
.sym 30162 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 30163 soc.cpu.alu_out_SB_LUT4_O_23_I1_SB_LUT4_O_I3
.sym 30164 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I3
.sym 30165 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I3
.sym 30166 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I3
.sym 30167 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I3
.sym 30168 soc.cpu.alu_out_SB_LUT4_O_18_I3_SB_LUT4_O_I3
.sym 30169 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I3
.sym 30170 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I3
.sym 30172 soc.memory.wen[0]
.sym 30174 soc.cpu.decoded_imm_j[24]
.sym 30175 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30177 soc.cpu.mem_la_wdata[6]
.sym 30178 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30180 soc.cpu.pcpi_rs1[3]
.sym 30181 iomem_addr[5]
.sym 30184 soc.cpu.mem_la_wdata[0]
.sym 30187 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 30189 soc.cpu.pcpi_rs1[12]
.sym 30190 soc.cpu.decoded_imm_j[29]
.sym 30191 soc.cpu.pcpi_rs1[19]
.sym 30192 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 30193 soc.cpu.instr_sub
.sym 30194 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2
.sym 30195 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 30196 soc.cpu.pcpi_rs1[8]
.sym 30197 soc.cpu.alu_out_q[9]
.sym 30198 soc.cpu.pcpi_rs1[13]
.sym 30204 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 30205 soc.cpu.instr_sub
.sym 30206 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 30211 soc.cpu.pcpi_rs1[10]
.sym 30212 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 30213 soc.cpu.alu_out_SB_LUT4_O_22_I2
.sym 30214 soc.cpu.alu_out_SB_LUT4_O_10_I3
.sym 30216 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 30217 soc.cpu.instr_sub
.sym 30218 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2
.sym 30219 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0
.sym 30221 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I3
.sym 30222 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 30224 soc.cpu.alu_out_SB_LUT4_O_17_I3
.sym 30226 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I3
.sym 30227 soc.cpu.pcpi_rs2[14]
.sym 30228 soc.cpu.alu_out_SB_LUT4_O_17_I2
.sym 30229 soc.cpu.pcpi_rs2[10]
.sym 30230 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 30231 soc.cpu.pcpi_rs1[14]
.sym 30232 soc.cpu.alu_out_SB_LUT4_O_10_I2
.sym 30233 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I0
.sym 30234 soc.cpu.alu_out_SB_LUT4_O_22_I3
.sym 30237 soc.cpu.pcpi_rs1[14]
.sym 30238 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 30239 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0
.sym 30240 soc.cpu.pcpi_rs2[14]
.sym 30244 soc.cpu.alu_out_SB_LUT4_O_22_I2
.sym 30245 soc.cpu.alu_out_SB_LUT4_O_22_I3
.sym 30249 soc.cpu.alu_out_SB_LUT4_O_17_I3
.sym 30252 soc.cpu.alu_out_SB_LUT4_O_17_I2
.sym 30255 soc.cpu.pcpi_rs1[10]
.sym 30256 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I0
.sym 30257 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 30258 soc.cpu.pcpi_rs2[10]
.sym 30261 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I3
.sym 30262 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 30263 soc.cpu.instr_sub
.sym 30264 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2
.sym 30267 soc.cpu.pcpi_rs1[10]
.sym 30268 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 30269 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 30270 soc.cpu.pcpi_rs2[10]
.sym 30273 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 30274 soc.cpu.instr_sub
.sym 30275 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 30276 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I3
.sym 30279 soc.cpu.alu_out_SB_LUT4_O_10_I2
.sym 30281 soc.cpu.alu_out_SB_LUT4_O_10_I3
.sym 30284 CLK$SB_IO_IN_$glb_clk
.sym 30286 soc.cpu.alu_out_SB_LUT4_O_15_I3_SB_LUT4_O_I3
.sym 30287 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 30288 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I3
.sym 30289 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I3
.sym 30290 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I3
.sym 30291 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I3
.sym 30292 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 30293 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.sym 30296 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 30297 soc.cpu.cpu_state[2]
.sym 30298 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 30299 soc.cpu.instr_sub
.sym 30300 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 30301 soc.cpu.alu_out_q[3]
.sym 30306 soc.cpu.pcpi_rs2[15]
.sym 30307 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 30309 soc.cpu.pcpi_rs2[11]
.sym 30310 iomem_addr[3]
.sym 30311 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I3
.sym 30312 soc.memory.rdata_1[6]
.sym 30313 soc.cpu.pcpi_rs1[15]
.sym 30314 soc.cpu.alu_out_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 30315 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 30316 soc.cpu.pcpi_rs1[16]
.sym 30317 iomem_addr[4]
.sym 30318 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2
.sym 30319 soc.cpu.alu_out_SB_LUT4_O_I3
.sym 30320 soc.cpu.pcpi_rs2[8]
.sym 30321 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 30330 soc.cpu.alu_out_SB_LUT4_O_21_I2
.sym 30331 soc.cpu.pcpi_rs1[18]
.sym 30332 soc.cpu.pcpi_rs2[18]
.sym 30334 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I0
.sym 30337 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I3
.sym 30338 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2
.sym 30339 soc.cpu.pcpi_rs1[18]
.sym 30340 soc.cpu.pcpi_rs2[18]
.sym 30342 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 30343 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 30344 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2
.sym 30345 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I3
.sym 30346 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 30347 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 30348 soc.cpu.alu_out_SB_LUT4_O_13_I2
.sym 30350 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 30353 soc.cpu.instr_sub
.sym 30354 soc.cpu.mem_la_wdata[5]
.sym 30355 soc.cpu.alu_out_SB_LUT4_O_13_I3
.sym 30356 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I3
.sym 30357 soc.cpu.alu_out_SB_LUT4_O_21_I3
.sym 30361 soc.cpu.alu_out_SB_LUT4_O_13_I2
.sym 30363 soc.cpu.alu_out_SB_LUT4_O_13_I3
.sym 30366 soc.cpu.alu_out_SB_LUT4_O_21_I2
.sym 30368 soc.cpu.alu_out_SB_LUT4_O_21_I3
.sym 30372 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 30373 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 30374 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I3
.sym 30375 soc.cpu.instr_sub
.sym 30381 soc.cpu.mem_la_wdata[5]
.sym 30384 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I3
.sym 30385 soc.cpu.instr_sub
.sym 30386 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 30387 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2
.sym 30390 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I0
.sym 30391 soc.cpu.pcpi_rs1[18]
.sym 30392 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 30393 soc.cpu.pcpi_rs2[18]
.sym 30396 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2
.sym 30397 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I3
.sym 30398 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 30399 soc.cpu.instr_sub
.sym 30402 soc.cpu.pcpi_rs1[18]
.sym 30403 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 30404 soc.cpu.pcpi_rs2[18]
.sym 30405 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 30407 CLK$SB_IO_IN_$glb_clk
.sym 30409 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 30410 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 30411 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 30412 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 30413 soc.cpu.alu_out_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 30414 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 30415 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 30416 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 30420 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 30421 soc.cpu.pcpi_rs2[23]
.sym 30423 soc.cpu.pcpi_rs1[5]
.sym 30424 soc.cpu.pcpi_rs1[23]
.sym 30428 soc.cpu.pcpi_rs2[18]
.sym 30429 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30430 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 30431 soc.cpu.pcpi_rs2[20]
.sym 30432 soc.cpu.pcpi_rs1[2]
.sym 30433 soc.cpu.pcpi_rs2[9]
.sym 30434 soc.cpu.decoded_imm[30]
.sym 30435 soc.cpu.decoded_imm[29]
.sym 30436 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 30438 soc.cpu.alu_out_q[26]
.sym 30441 soc.cpu.irq_state[0]
.sym 30442 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 30443 iomem_wdata[0]
.sym 30450 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 30451 soc.cpu.pcpi_rs2[16]
.sym 30453 soc.cpu.pcpi_rs2[12]
.sym 30456 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 30457 soc.cpu.pcpi_rs2[14]
.sym 30458 soc.cpu.alu_out_SB_LUT4_O_15_I3_SB_LUT4_O_I3
.sym 30459 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 30463 soc.cpu.alu_out_SB_LUT4_O_15_I3
.sym 30465 soc.cpu.instr_sub
.sym 30467 soc.cpu.alu_out_SB_LUT4_O_15_I2
.sym 30469 soc.memory.rdata_0[6]
.sym 30470 soc.cpu.pcpi_rs2[11]
.sym 30472 soc.memory.rdata_1[6]
.sym 30473 iomem_addr[16]
.sym 30474 soc.cpu.alu_out_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 30475 soc.ram_ready
.sym 30476 soc.cpu.pcpi_rs1[16]
.sym 30480 soc.cpu.pcpi_rs2[8]
.sym 30484 soc.cpu.pcpi_rs2[14]
.sym 30489 soc.cpu.pcpi_rs1[16]
.sym 30490 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 30491 soc.cpu.pcpi_rs2[16]
.sym 30492 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 30496 soc.cpu.pcpi_rs2[12]
.sym 30501 soc.cpu.pcpi_rs2[8]
.sym 30509 soc.cpu.alu_out_SB_LUT4_O_15_I3
.sym 30510 soc.cpu.alu_out_SB_LUT4_O_15_I2
.sym 30513 soc.cpu.alu_out_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 30514 soc.cpu.instr_sub
.sym 30515 soc.cpu.alu_out_SB_LUT4_O_15_I3_SB_LUT4_O_I3
.sym 30516 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 30519 soc.cpu.pcpi_rs2[11]
.sym 30525 soc.memory.rdata_0[6]
.sym 30526 soc.memory.rdata_1[6]
.sym 30527 iomem_addr[16]
.sym 30528 soc.ram_ready
.sym 30530 CLK$SB_IO_IN_$glb_clk
.sym 30532 soc.cpu.alu_out_SB_LUT4_O_11_I1
.sym 30533 soc.cpu.alu_out_SB_LUT4_O_20_I1
.sym 30534 soc.cpu.alu_out_SB_LUT4_O_3_I1
.sym 30535 soc.cpu.alu_out_SB_LUT4_O_4_I1
.sym 30536 soc.cpu.alu_out_SB_LUT4_O_I3
.sym 30537 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30538 soc.cpu.alu_out_SB_LUT4_O_14_I1
.sym 30539 soc.cpu.alu_out_SB_LUT4_O_8_I3
.sym 30540 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 30543 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30544 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30545 soc.cpu.mem_rdata_q[12]
.sym 30546 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 30548 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 30549 soc.cpu.pcpi_rs1[31]
.sym 30550 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30551 iomem_addr[6]
.sym 30552 soc.cpu.alu_out_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30553 soc.cpu.mem_rdata_q[12]
.sym 30554 soc.cpu.cpu_state[6]
.sym 30555 soc.cpu.pcpi_rs2[30]
.sym 30556 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30557 soc.cpu.pcpi_rs1[22]
.sym 30558 soc.cpu.alu_out_q[27]
.sym 30559 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 30560 soc.cpu.alu_out_q[15]
.sym 30561 soc.cpu.decoded_imm_j[13]
.sym 30562 soc.cpu.cpu_state[3]
.sym 30563 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 30564 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 30565 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 30566 soc.cpu.mem_la_wdata[3]
.sym 30567 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30573 soc.cpu.pcpi_rs1[22]
.sym 30577 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 30580 soc.cpu.instr_sub
.sym 30584 soc.cpu.alu_out_SB_LUT4_O_9_I2
.sym 30585 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 30587 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 30588 soc.cpu.pcpi_rs1[31]
.sym 30589 soc.cpu.alu_out_SB_LUT4_O_I3
.sym 30591 soc.cpu.alu_out_SB_LUT4_O_I2
.sym 30593 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 30594 soc.cpu.alu_out_SB_LUT4_O_9_I3
.sym 30595 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 30596 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30597 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 30598 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 30600 soc.cpu.pcpi_rs2[31]
.sym 30601 soc.cpu.pcpi_rs2[22]
.sym 30603 soc.cpu.pcpi_rs1[31]
.sym 30606 soc.cpu.alu_out_SB_LUT4_O_9_I2
.sym 30609 soc.cpu.alu_out_SB_LUT4_O_9_I3
.sym 30613 soc.cpu.alu_out_SB_LUT4_O_I3
.sym 30615 soc.cpu.alu_out_SB_LUT4_O_I2
.sym 30618 soc.cpu.pcpi_rs1[31]
.sym 30619 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30620 soc.cpu.pcpi_rs2[31]
.sym 30621 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 30624 soc.cpu.pcpi_rs2[22]
.sym 30625 soc.cpu.pcpi_rs1[22]
.sym 30626 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 30627 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 30630 soc.cpu.pcpi_rs1[22]
.sym 30631 soc.cpu.pcpi_rs2[22]
.sym 30632 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 30633 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 30636 soc.cpu.instr_sub
.sym 30637 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 30638 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 30639 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 30648 soc.cpu.pcpi_rs1[31]
.sym 30649 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 30650 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 30651 soc.cpu.pcpi_rs2[31]
.sym 30653 CLK$SB_IO_IN_$glb_clk
.sym 30655 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30656 soc.cpu.alu_out_SB_LUT4_O_4_I0
.sym 30657 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30658 soc.cpu.alu_out_q[23]
.sym 30659 soc.cpu.alu_out_SB_LUT4_O_7_I1
.sym 30660 soc.cpu.alu_out_SB_LUT4_O_1_I1
.sym 30661 soc.cpu.alu_out_SB_LUT4_O_2_I3
.sym 30662 soc.cpu.alu_out_q[27]
.sym 30665 soc.cpu.decoded_imm[13]
.sym 30667 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I2
.sym 30668 iomem_addr[6]
.sym 30669 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 30670 soc.cpu.pcpi_rs1[3]
.sym 30671 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 30672 soc.cpu.instr_sub
.sym 30673 soc.cpu.pcpi_rs2[16]
.sym 30674 soc.cpu.alu_out_SB_LUT4_O_11_I1
.sym 30675 soc.cpu.mem_wordsize[2]
.sym 30676 soc.cpu.mem_rdata_q[13]
.sym 30677 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30678 resetn
.sym 30679 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 30680 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 30681 soc.cpu.pcpi_rs1[12]
.sym 30682 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 30684 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 30685 soc.cpu.alu_out_q[9]
.sym 30686 soc.cpu.decoded_imm_j[29]
.sym 30687 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 30688 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 30696 soc.cpu.cpu_state[2]
.sym 30699 soc.cpu.cpu_state[4]
.sym 30701 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 30702 soc.cpu.alu_out_q[21]
.sym 30703 soc.cpu.reg_out[21]
.sym 30704 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 30711 soc.cpu.pcpi_rs2[29]
.sym 30712 soc.cpu.alu_out_SB_LUT4_O_2_I2
.sym 30713 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 30714 soc.cpu.cpu_state[3]
.sym 30718 soc.cpu.alu_out_SB_LUT4_O_2_I3
.sym 30719 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 30720 soc.cpu.cpu_state[6]
.sym 30721 soc.cpu.pcpi_rs1[29]
.sym 30722 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 30725 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 30726 soc.cpu.alu_out_q[21]
.sym 30727 soc.cpu.latched_stalu
.sym 30729 soc.cpu.pcpi_rs2[29]
.sym 30730 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 30731 soc.cpu.pcpi_rs1[29]
.sym 30732 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 30735 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 30736 soc.cpu.pcpi_rs2[29]
.sym 30737 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 30738 soc.cpu.pcpi_rs1[29]
.sym 30741 soc.cpu.alu_out_q[21]
.sym 30742 soc.cpu.reg_out[21]
.sym 30743 soc.cpu.latched_stalu
.sym 30744 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 30753 soc.cpu.cpu_state[2]
.sym 30754 soc.cpu.cpu_state[4]
.sym 30755 soc.cpu.cpu_state[3]
.sym 30756 soc.cpu.cpu_state[6]
.sym 30765 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 30766 soc.cpu.alu_out_q[21]
.sym 30767 soc.cpu.latched_stalu
.sym 30768 soc.cpu.reg_out[21]
.sym 30772 soc.cpu.alu_out_SB_LUT4_O_2_I3
.sym 30774 soc.cpu.alu_out_SB_LUT4_O_2_I2
.sym 30776 CLK$SB_IO_IN_$glb_clk
.sym 30778 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 30779 soc.cpu.alu_out_q[24]
.sym 30780 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 30781 soc.cpu.reg_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.sym 30782 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 30783 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I1
.sym 30784 soc.cpu.reg_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.sym 30785 soc.cpu.alu_out_SB_LUT4_O_7_I0
.sym 30788 soc.cpu.decoded_imm_j[1]
.sym 30790 soc.cpu.cpuregs_waddr[4]
.sym 30791 soc.cpu.instr_sub
.sym 30793 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 30794 soc.cpu.pcpi_rs1[24]
.sym 30795 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 30796 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30797 soc.cpu.pcpi_rs1[24]
.sym 30798 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 30799 soc.cpu.reg_out[21]
.sym 30800 soc.ram_ready
.sym 30801 soc.cpu.pcpi_rs1[30]
.sym 30802 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 30803 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 30804 soc.cpu.reg_next_pc[26]
.sym 30805 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I1
.sym 30807 soc.cpu.pcpi_rs1[16]
.sym 30809 soc.cpu.mem_wordsize[1]
.sym 30810 soc.cpu.reg_next_pc[15]
.sym 30811 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 30813 soc.cpu.instr_jal
.sym 30820 soc.cpu.reg_next_pc[21]
.sym 30821 soc.cpu.reg_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.sym 30822 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1
.sym 30823 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30825 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 30828 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30829 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 30831 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30833 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.sym 30836 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30837 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 30838 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30839 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 30841 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.sym 30842 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30843 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 30844 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30845 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 30846 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 30847 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 30848 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30850 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30853 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30854 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.sym 30855 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 30858 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 30860 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 30861 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30864 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 30865 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 30866 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30867 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30870 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30871 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 30872 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 30873 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30877 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30878 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 30879 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1
.sym 30883 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30884 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.sym 30885 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 30888 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 30889 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30890 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30891 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 30895 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 30896 soc.cpu.reg_next_pc[21]
.sym 30897 soc.cpu.reg_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.sym 30898 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 30899 CLK$SB_IO_IN_$glb_clk
.sym 30900 resetn_SB_LUT4_I3_O_$glb_sr
.sym 30901 soc.cpu.reg_next_pc[5]
.sym 30902 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 30903 soc.cpu.reg_next_pc[3]
.sym 30904 soc.cpu.reg_next_pc[8]
.sym 30905 soc.cpu.next_pc[2]
.sym 30906 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I1
.sym 30907 soc.cpu.reg_next_pc[19]
.sym 30908 soc.cpu.reg_next_pc[25]
.sym 30911 soc.cpu.decoded_imm[31]
.sym 30912 soc.cpu.decoded_imm[29]
.sym 30913 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 30914 soc.cpu.reg_out[10]
.sym 30917 soc.cpu.reg_out[15]
.sym 30918 soc.cpu.pcpi_rs2[20]
.sym 30919 soc.cpu.mem_do_wdata
.sym 30920 soc.cpu.pcpi_rs2[29]
.sym 30922 soc.cpu.pcpi_rs1[23]
.sym 30923 soc.cpu.reg_next_pc[10]
.sym 30924 soc.cpu.reg_next_pc[21]
.sym 30925 soc.cpu.pcpi_rs2[9]
.sym 30926 soc.cpu.irq_state[0]
.sym 30927 soc.cpu.latched_stalu
.sym 30928 soc.cpu.pcpi_rs1[24]
.sym 30929 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 30930 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 30931 soc.cpu.alu_out_q[26]
.sym 30932 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 30933 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 30934 soc.cpu.decoded_imm[30]
.sym 30935 soc.cpu.decoded_imm[29]
.sym 30936 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 30944 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30946 soc.cpu.mem_rdata_q[31]
.sym 30947 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30950 soc.cpu.decoded_imm_j[31]
.sym 30951 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 30952 soc.cpu.decoded_imm_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 30953 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30955 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30957 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 30958 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30959 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30960 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 30961 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30962 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 30963 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30965 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30966 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 30968 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30969 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30970 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 30971 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30972 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 30973 soc.cpu.instr_jal
.sym 30975 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30976 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 30977 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 30978 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30981 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30982 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 30983 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 30984 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30987 soc.cpu.mem_rdata_q[31]
.sym 30988 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 30989 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 30993 soc.cpu.decoded_imm_j[31]
.sym 30994 soc.cpu.instr_jal
.sym 30995 soc.cpu.decoded_imm_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 30999 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 31000 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 31001 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 31002 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31005 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 31006 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31007 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 31008 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 31011 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 31012 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 31013 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 31014 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31017 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 31018 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 31019 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31020 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 31021 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 31022 CLK$SB_IO_IN_$glb_clk
.sym 31023 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 31024 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31025 soc.cpu.reg_next_pc[1]
.sym 31026 soc.cpu.reg_next_pc[12]
.sym 31027 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1
.sym 31028 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.sym 31029 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1
.sym 31030 soc.cpu.reg_next_pc[11]
.sym 31031 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.sym 31033 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 31035 soc.cpu.decoded_imm[14]
.sym 31036 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I1
.sym 31037 soc.cpu.reg_next_pc[19]
.sym 31039 soc.cpu.pcpi_rs1[30]
.sym 31040 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 31041 soc.cpu.reg_next_pc[25]
.sym 31042 soc.cpu.mem_rdata_q[31]
.sym 31044 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 31045 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 31046 soc.cpu.decoded_imm_j[31]
.sym 31048 soc.cpu.decoded_imm_j[13]
.sym 31049 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 31050 soc.cpu.cpu_state[3]
.sym 31051 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 31052 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 31053 soc.cpu.decoded_imm_j[15]
.sym 31054 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I1
.sym 31055 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 31056 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 31057 soc.cpu.mem_la_wdata[3]
.sym 31058 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 31059 soc.cpu.reg_next_pc[1]
.sym 31065 soc.cpu.decoded_imm_j[5]
.sym 31066 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 31068 soc.cpu.decoded_imm_j[0]
.sym 31071 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 31072 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 31078 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 31081 soc.cpu.decoded_imm_j[6]
.sym 31083 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 31084 soc.cpu.decoded_imm_j[2]
.sym 31086 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 31090 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 31091 soc.cpu.decoded_imm_j[1]
.sym 31092 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 31093 soc.cpu.decoded_imm_j[4]
.sym 31095 soc.cpu.decoded_imm_j[7]
.sym 31096 soc.cpu.decoded_imm_j[3]
.sym 31097 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[1]
.sym 31099 soc.cpu.decoded_imm_j[0]
.sym 31100 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 31103 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[2]
.sym 31105 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 31106 soc.cpu.decoded_imm_j[1]
.sym 31107 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[1]
.sym 31109 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[3]
.sym 31111 soc.cpu.decoded_imm_j[2]
.sym 31112 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 31113 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[2]
.sym 31115 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[4]
.sym 31117 soc.cpu.decoded_imm_j[3]
.sym 31118 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 31119 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[3]
.sym 31121 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[5]
.sym 31123 soc.cpu.decoded_imm_j[4]
.sym 31124 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 31125 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[4]
.sym 31127 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[6]
.sym 31129 soc.cpu.decoded_imm_j[5]
.sym 31130 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 31131 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[5]
.sym 31133 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[7]
.sym 31135 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 31136 soc.cpu.decoded_imm_j[6]
.sym 31137 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[6]
.sym 31139 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[8]
.sym 31141 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 31142 soc.cpu.decoded_imm_j[7]
.sym 31143 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[7]
.sym 31147 soc.cpu.reg_next_pc[4]
.sym 31148 soc.cpu.reg_next_pc[23]
.sym 31149 soc.cpu.reg_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.sym 31150 soc.cpu.reg_pc[6]
.sym 31151 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.sym 31152 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 31153 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I1
.sym 31154 soc.cpu.reg_next_pc[17]
.sym 31158 soc.cpu.decoded_imm[30]
.sym 31160 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 31161 soc.cpu.reg_next_pc[14]
.sym 31162 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I0_SB_LUT4_O_I1
.sym 31163 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 31164 soc.cpu.decoded_imm_j[0]
.sym 31167 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 31168 soc.cpu.cpu_state[2]
.sym 31169 soc.cpu.reg_next_pc[15]
.sym 31170 soc.cpu.reg_next_pc[12]
.sym 31171 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 31172 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 31173 soc.cpu.decoded_imm_j[10]
.sym 31174 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I3
.sym 31175 soc.cpu.decoded_imm_j[9]
.sym 31176 soc.cpu.decoded_imm_j[11]
.sym 31177 soc.cpu.pcpi_rs1[16]
.sym 31178 soc.cpu.reg_next_pc[5]
.sym 31179 soc.cpu.decoded_imm_j[4]
.sym 31180 soc.cpu.decoded_imm_j[22]
.sym 31181 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 31182 soc.cpu.decoded_imm_j[29]
.sym 31183 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[8]
.sym 31189 soc.cpu.decoded_imm_j[12]
.sym 31190 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 31192 soc.cpu.decoded_imm_j[11]
.sym 31195 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 31196 soc.cpu.decoded_imm_j[14]
.sym 31199 soc.cpu.decoded_imm_j[10]
.sym 31201 soc.cpu.decoded_imm_j[9]
.sym 31202 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 31204 soc.cpu.decoded_imm_j[8]
.sym 31205 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 31206 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 31207 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 31208 soc.cpu.decoded_imm_j[13]
.sym 31209 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 31212 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 31213 soc.cpu.decoded_imm_j[15]
.sym 31220 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[9]
.sym 31222 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 31223 soc.cpu.decoded_imm_j[8]
.sym 31224 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[8]
.sym 31226 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[10]
.sym 31228 soc.cpu.decoded_imm_j[9]
.sym 31229 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 31230 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[9]
.sym 31232 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[11]
.sym 31234 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 31235 soc.cpu.decoded_imm_j[10]
.sym 31236 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[10]
.sym 31238 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[12]
.sym 31240 soc.cpu.decoded_imm_j[11]
.sym 31241 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 31242 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[11]
.sym 31244 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[13]
.sym 31246 soc.cpu.decoded_imm_j[12]
.sym 31247 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 31248 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[12]
.sym 31250 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[14]
.sym 31252 soc.cpu.decoded_imm_j[13]
.sym 31253 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 31254 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[13]
.sym 31256 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[15]
.sym 31258 soc.cpu.decoded_imm_j[14]
.sym 31259 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 31260 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[14]
.sym 31262 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[16]
.sym 31264 soc.cpu.decoded_imm_j[15]
.sym 31265 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 31266 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[15]
.sym 31270 soc.cpu.reg_pc[23]
.sym 31271 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0
.sym 31272 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I0
.sym 31273 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 31274 soc.cpu.reg_pc[15]
.sym 31275 soc.cpu.reg_next_pc[20]
.sym 31276 soc.cpu.cpuregs_wrdata[5]
.sym 31277 soc.cpu.cpuregs_wrdata[17]
.sym 31280 soc.cpu.cpuregs_wrdata[21]
.sym 31281 soc.cpu.mem_rdata_q[29]
.sym 31282 soc.cpu.reg_next_pc[24]
.sym 31283 soc.cpu.decoded_imm_j[12]
.sym 31284 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 31286 soc.cpu.pcpi_rs1[24]
.sym 31287 soc.cpu.reg_next_pc[17]
.sym 31289 soc.cpu.latched_is_lb
.sym 31292 soc.cpu.reg_out[8]
.sym 31294 soc.cpu.pcpi_rs1[16]
.sym 31295 soc.cpu.reg_pc[15]
.sym 31296 soc.cpu.reg_pc[6]
.sym 31297 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I1
.sym 31298 soc.cpu.reg_next_pc[15]
.sym 31299 soc.cpu.reg_next_pc[12]
.sym 31300 soc.cpu.decoded_imm_j[17]
.sym 31301 soc.cpu.reg_next_pc[26]
.sym 31302 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 31303 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 31304 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I1
.sym 31305 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I1
.sym 31306 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[16]
.sym 31313 soc.cpu.decoded_imm_j[21]
.sym 31314 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 31316 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 31317 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 31318 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 31322 soc.cpu.decoded_imm_j[19]
.sym 31323 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 31325 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 31326 soc.cpu.decoded_imm_j[17]
.sym 31328 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 31333 soc.cpu.decoded_imm_j[23]
.sym 31338 soc.cpu.decoded_imm_j[16]
.sym 31339 soc.cpu.decoded_imm_j[20]
.sym 31340 soc.cpu.decoded_imm_j[22]
.sym 31341 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 31342 soc.cpu.decoded_imm_j[18]
.sym 31343 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[17]
.sym 31345 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 31346 soc.cpu.decoded_imm_j[16]
.sym 31347 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[16]
.sym 31349 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[18]
.sym 31351 soc.cpu.decoded_imm_j[17]
.sym 31352 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 31353 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[17]
.sym 31355 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[19]
.sym 31357 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 31358 soc.cpu.decoded_imm_j[18]
.sym 31359 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[18]
.sym 31361 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[20]
.sym 31363 soc.cpu.decoded_imm_j[19]
.sym 31364 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 31365 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[19]
.sym 31367 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[21]
.sym 31369 soc.cpu.decoded_imm_j[20]
.sym 31370 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 31371 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[20]
.sym 31373 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[22]
.sym 31375 soc.cpu.decoded_imm_j[21]
.sym 31376 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 31377 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[21]
.sym 31379 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[23]
.sym 31381 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 31382 soc.cpu.decoded_imm_j[22]
.sym 31383 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[22]
.sym 31385 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[24]
.sym 31387 soc.cpu.decoded_imm_j[23]
.sym 31388 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 31389 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[23]
.sym 31393 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0
.sym 31394 soc.cpu.cpuregs_wrdata[4]
.sym 31395 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I3
.sym 31396 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0
.sym 31397 soc.cpu.cpuregs_wrdata[6]
.sym 31398 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1
.sym 31399 soc.cpu.cpuregs_wrdata[20]
.sym 31400 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0
.sym 31401 iomem_addr[16]
.sym 31403 soc.cpu.decoded_imm[12]
.sym 31404 soc.cpu.cpuregs_wrdata[0]
.sym 31405 soc.cpu.pcpi_rs1[10]
.sym 31406 soc.cpu.pcpi_rs1[23]
.sym 31407 soc.cpu.decoded_imm_j[21]
.sym 31408 soc.cpu.decoded_imm_j[19]
.sym 31409 soc.cpu.pcpi_rs2[29]
.sym 31410 soc.cpu.pcpi_rs2[20]
.sym 31411 soc.cpu.reg_next_pc[27]
.sym 31412 soc.cpu.pcpi_rs1[12]
.sym 31414 soc.cpu.pcpi_rs1[10]
.sym 31415 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 31417 soc.cpu.reg_next_pc[29]
.sym 31418 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I1
.sym 31419 soc.cpu.irq_state[0]
.sym 31420 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1
.sym 31421 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 31422 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I3_SB_LUT4_O_I0
.sym 31423 soc.cpu.decoded_imm[29]
.sym 31424 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I3
.sym 31425 soc.cpu.irq_mask[20]
.sym 31426 soc.cpu.reg_next_pc[23]
.sym 31427 soc.cpu.decoded_imm[30]
.sym 31428 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 31429 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[24]
.sym 31434 soc.cpu.decoded_imm_j[26]
.sym 31436 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 31437 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 31441 soc.cpu.decoded_imm_j[28]
.sym 31442 soc.cpu.decoded_imm_j[30]
.sym 31444 soc.cpu.decoded_imm_j[31]
.sym 31445 soc.cpu.decoded_imm_j[27]
.sym 31447 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 31448 soc.cpu.decoded_imm_j[25]
.sym 31449 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 31453 soc.cpu.decoded_imm_j[24]
.sym 31454 soc.cpu.decoded_imm_j[29]
.sym 31457 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 31458 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 31463 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 31465 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 31466 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[25]
.sym 31468 soc.cpu.decoded_imm_j[24]
.sym 31469 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 31470 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[24]
.sym 31472 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[26]
.sym 31474 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 31475 soc.cpu.decoded_imm_j[25]
.sym 31476 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[25]
.sym 31478 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[27]
.sym 31480 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 31481 soc.cpu.decoded_imm_j[26]
.sym 31482 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[26]
.sym 31484 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[28]
.sym 31486 soc.cpu.decoded_imm_j[27]
.sym 31487 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 31488 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[27]
.sym 31490 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[29]
.sym 31492 soc.cpu.decoded_imm_j[28]
.sym 31493 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 31494 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[28]
.sym 31496 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[30]
.sym 31498 soc.cpu.decoded_imm_j[29]
.sym 31499 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 31500 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[29]
.sym 31502 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[31]
.sym 31504 soc.cpu.decoded_imm_j[30]
.sym 31505 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 31506 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[30]
.sym 31510 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 31511 soc.cpu.decoded_imm_j[31]
.sym 31512 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[31]
.sym 31516 soc.cpu.cpuregs_wrdata[12]
.sym 31517 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 31518 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0
.sym 31519 soc.cpu.reg_out[2]
.sym 31520 soc.cpu.irq_delay_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 31521 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I0
.sym 31522 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0
.sym 31523 soc.cpu.cpuregs_wrdata[11]
.sym 31528 soc.cpu.pcpi_rs1[19]
.sym 31529 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I1
.sym 31531 soc.cpu.decoded_imm_j[27]
.sym 31532 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 31534 soc.cpu.decoded_imm[27]
.sym 31535 resetn
.sym 31536 soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I0
.sym 31537 soc.cpu.decoded_imm_j[28]
.sym 31538 soc.cpu.decoded_imm_j[30]
.sym 31540 soc.cpu.decoded_imm_j[15]
.sym 31541 soc.cpu.reg_pc[23]
.sym 31543 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1
.sym 31544 soc.cpu.decoded_imm_j[13]
.sym 31545 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I0_SB_LUT4_O_I1
.sym 31546 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I1
.sym 31547 soc.cpu.cpuregs_wrdata[11]
.sym 31548 soc.cpu.reg_pc[25]
.sym 31549 soc.cpu.mem_la_wdata[3]
.sym 31550 soc.cpu.cpu_state[3]
.sym 31551 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I3
.sym 31557 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I1
.sym 31558 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0
.sym 31559 soc.cpu.irq_pending[31]
.sym 31560 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I3
.sym 31561 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 31562 soc.cpu.decoded_imm_SB_DFFESR_Q_11_D_SB_LUT4_O_I0
.sym 31563 soc.cpu.irq_state[1]
.sym 31564 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 31565 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0
.sym 31566 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 31567 soc.cpu.instr_jal
.sym 31568 soc.cpu.decoded_imm_j[20]
.sym 31569 soc.cpu.pcpi_rs1[31]
.sym 31570 soc.cpu.mem_rdata_q[30]
.sym 31571 soc.cpu.reg_next_pc[26]
.sym 31572 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I1
.sym 31574 soc.cpu.cpu_state[4]
.sym 31575 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I1
.sym 31576 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I3
.sym 31577 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 31578 soc.cpu.mem_rdata_q[20]
.sym 31579 soc.cpu.irq_state[0]
.sym 31580 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I3
.sym 31582 soc.cpu.decoded_imm_j[10]
.sym 31584 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 31585 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0
.sym 31586 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31587 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 31588 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 31590 soc.cpu.irq_state[0]
.sym 31591 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 31592 soc.cpu.irq_state[1]
.sym 31593 soc.cpu.reg_next_pc[26]
.sym 31596 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I3
.sym 31597 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I1
.sym 31598 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0
.sym 31599 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 31602 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 31603 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0
.sym 31604 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I1
.sym 31605 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I3
.sym 31608 soc.cpu.cpu_state[4]
.sym 31609 soc.cpu.irq_pending[31]
.sym 31610 soc.cpu.pcpi_rs1[31]
.sym 31611 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 31614 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31615 soc.cpu.instr_jal
.sym 31616 soc.cpu.decoded_imm_j[20]
.sym 31617 soc.cpu.decoded_imm_SB_DFFESR_Q_11_D_SB_LUT4_O_I0
.sym 31620 soc.cpu.mem_rdata_q[20]
.sym 31621 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 31623 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 31626 soc.cpu.decoded_imm_j[10]
.sym 31627 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 31628 soc.cpu.mem_rdata_q[30]
.sym 31629 soc.cpu.instr_jal
.sym 31632 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0
.sym 31633 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I1
.sym 31634 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I3
.sym 31635 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 31636 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 31637 CLK$SB_IO_IN_$glb_clk
.sym 31638 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 31639 soc.cpu.cpuregs_wrdata[23]
.sym 31640 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 31641 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0
.sym 31642 soc.cpu.cpuregs_wrdata[30]
.sym 31643 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0
.sym 31644 soc.cpu.irq_delay_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 31645 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 31646 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 31647 soc.cpu.decoded_imm_j[24]
.sym 31650 soc.cpu.irq_mask[23]
.sym 31651 soc.cpu.decoded_imm[21]
.sym 31652 soc.cpu.decoded_imm_j[23]
.sym 31654 soc.cpu.decoded_imm_j[20]
.sym 31655 soc.cpu.irq_pending[31]
.sym 31656 soc.cpu.decoded_imm_j[24]
.sym 31657 soc.cpu.decoded_imm[8]
.sym 31658 soc.cpu.cpuregs_wrdata[12]
.sym 31659 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 31660 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 31661 soc.cpu.decoded_imm[20]
.sym 31662 soc.cpu.latched_is_lh
.sym 31663 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 31664 soc.cpu.cpuregs_wrdata[15]
.sym 31665 soc.cpu.irq_mask[0]
.sym 31666 soc.cpu.decoded_imm_j[9]
.sym 31667 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1
.sym 31668 soc.cpu.decoded_imm_j[10]
.sym 31669 soc.cpu.irq_mask[5]
.sym 31670 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 31671 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 31672 soc.cpu.decoded_imm_j[11]
.sym 31673 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 31674 soc.cpu.irq_pending[24]
.sym 31680 soc.cpu.irq_mask[22]
.sym 31682 soc.cpu.irq_pending[31]
.sym 31683 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 31686 soc.cpu.irq_pending[29]
.sym 31687 soc.cpu.irq_pending[23]
.sym 31688 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 31689 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 31691 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 31693 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 31694 soc.cpu.irq_pending[16]
.sym 31697 soc.cpu.irq_pending[26]
.sym 31699 soc.cpu.irq_pending[22]
.sym 31701 soc.cpu.irq_pending[30]
.sym 31702 soc.cpu.irq_mask[16]
.sym 31703 soc.cpu.irq_mask[23]
.sym 31707 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31708 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 31710 soc.cpu.irq_pending[28]
.sym 31711 soc.cpu.cpu_state[3]
.sym 31715 soc.cpu.irq_mask[22]
.sym 31716 soc.cpu.irq_pending[22]
.sym 31719 soc.cpu.irq_mask[23]
.sym 31721 soc.cpu.irq_pending[23]
.sym 31725 soc.cpu.irq_pending[31]
.sym 31726 soc.cpu.irq_pending[30]
.sym 31727 soc.cpu.irq_pending[29]
.sym 31728 soc.cpu.irq_pending[28]
.sym 31732 soc.cpu.irq_mask[22]
.sym 31733 soc.cpu.irq_pending[22]
.sym 31737 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31738 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 31739 soc.cpu.cpu_state[3]
.sym 31740 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 31743 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 31744 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 31745 soc.cpu.irq_pending[26]
.sym 31746 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 31750 soc.cpu.irq_pending[16]
.sym 31751 soc.cpu.irq_mask[16]
.sym 31755 soc.cpu.irq_pending[23]
.sym 31757 soc.cpu.irq_mask[23]
.sym 31759 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 31760 CLK$SB_IO_IN_$glb_clk
.sym 31761 resetn_SB_LUT4_I3_O_$glb_sr
.sym 31762 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 31763 soc.cpu.irq_pending[17]
.sym 31764 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I0_SB_LUT4_O_I1
.sym 31765 soc.cpu.irq_pending[5]
.sym 31766 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 31767 soc.cpu.irq_pending[30]
.sym 31768 soc.cpu.irq_pending[21]
.sym 31769 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0_SB_LUT4_O_I1
.sym 31772 soc.cpu.cpuregs_rs1[31]
.sym 31773 soc.cpu.cpu_state[2]
.sym 31774 soc.cpu.irq_mask[1]
.sym 31775 soc.cpu.decoded_imm_j[16]
.sym 31776 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 31777 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 31779 soc.cpu.irq_state[1]
.sym 31780 soc.cpu.reg_out[29]
.sym 31781 soc.cpu.cpuregs_wrdata[23]
.sym 31782 soc.cpu.reg_pc[13]
.sym 31784 soc.cpu.irq_mask[22]
.sym 31785 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 31786 soc.cpu.reg_pc[6]
.sym 31787 soc.cpu.reg_pc[15]
.sym 31788 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.sym 31789 soc.cpu.decoded_imm[10]
.sym 31790 soc.cpu.decoded_imm[25]
.sym 31791 soc.cpu.decoded_imm[3]
.sym 31792 soc.cpu.irq_pending[0]
.sym 31793 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 31794 soc.cpu.reg_pc[4]
.sym 31795 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 31796 soc.cpu.decoded_imm[24]
.sym 31797 soc.cpu.irq_mask[30]
.sym 31804 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31805 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 31806 soc.cpu.irq_pending[22]
.sym 31807 soc.cpu.irq_pending[18]
.sym 31808 soc.cpu.irq_pending[27]
.sym 31809 soc.cpu.irq_pending[16]
.sym 31812 soc.cpu.cpu_state[4]
.sym 31813 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 31814 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 31815 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31816 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 31817 soc.cpu.cpu_state[3]
.sym 31818 soc.cpu.irq_pending[23]
.sym 31819 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 31821 soc.cpu.irq_mask[18]
.sym 31822 soc.cpu.irq_pending[20]
.sym 31825 soc.cpu.irq_pending[21]
.sym 31827 soc.cpu.irq_mask[21]
.sym 31828 soc.cpu.pcpi_rs1[26]
.sym 31829 soc.cpu.irq_pending[19]
.sym 31830 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 31834 soc.cpu.irq_pending[24]
.sym 31836 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 31837 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31838 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 31843 soc.cpu.irq_pending[16]
.sym 31844 soc.cpu.irq_pending[19]
.sym 31845 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 31848 soc.cpu.irq_pending[21]
.sym 31849 soc.cpu.irq_pending[20]
.sym 31850 soc.cpu.irq_pending[23]
.sym 31851 soc.cpu.irq_pending[22]
.sym 31854 soc.cpu.irq_pending[27]
.sym 31855 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 31856 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 31857 soc.cpu.irq_pending[24]
.sym 31860 soc.cpu.irq_pending[18]
.sym 31862 soc.cpu.irq_mask[18]
.sym 31866 soc.cpu.cpu_state[3]
.sym 31867 soc.cpu.cpu_state[4]
.sym 31868 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31869 soc.cpu.pcpi_rs1[26]
.sym 31872 soc.cpu.irq_mask[18]
.sym 31874 soc.cpu.irq_pending[18]
.sym 31879 soc.cpu.irq_pending[21]
.sym 31880 soc.cpu.irq_mask[21]
.sym 31882 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 31883 CLK$SB_IO_IN_$glb_clk
.sym 31884 resetn_SB_LUT4_I3_O_$glb_sr
.sym 31885 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 31886 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.sym 31887 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31888 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 31889 soc.cpu.irq_pending[15]
.sym 31890 soc.cpu.irq_pending[8]
.sym 31891 soc.cpu.irq_pending[11]
.sym 31892 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.sym 31896 soc.cpu.cpuregs_rs1[0]
.sym 31897 soc.cpu.decoded_imm[3]
.sym 31898 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31899 soc.cpu.pcpi_rs1[18]
.sym 31900 soc.cpu.irq_pending[22]
.sym 31901 soc.cpu.mem_rdata_q[21]
.sym 31902 soc.cpu.cpu_state[4]
.sym 31903 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31904 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 31905 soc.cpu.pcpi_rs1[2]
.sym 31907 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31908 soc.cpu.cpu_state[4]
.sym 31909 soc.cpu.irq_mask[20]
.sym 31910 soc.cpu.cpuregs_wrdata[18]
.sym 31911 soc.cpu.decoded_imm[29]
.sym 31912 soc.cpu.irq_pending[16]
.sym 31913 soc.cpu.irq_mask[21]
.sym 31914 soc.cpu.decoded_imm[23]
.sym 31915 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31916 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 31917 soc.cpu.irq_pending[21]
.sym 31918 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1
.sym 31919 soc.cpu.decoded_imm[30]
.sym 31920 soc.cpu.pcpi_rs1[27]
.sym 31929 soc.cpu.reg_pc[3]
.sym 31930 soc.cpu.reg_pc[1]
.sym 31931 soc.cpu.decoded_imm[5]
.sym 31932 soc.cpu.reg_pc[7]
.sym 31935 soc.cpu.reg_pc[0]
.sym 31936 soc.cpu.decoded_imm[6]
.sym 31938 soc.cpu.reg_pc[2]
.sym 31940 soc.cpu.decoded_imm[7]
.sym 31942 soc.cpu.reg_pc[5]
.sym 31945 soc.cpu.decoded_imm[0]
.sym 31946 soc.cpu.reg_pc[6]
.sym 31951 soc.cpu.decoded_imm[3]
.sym 31952 soc.cpu.decoded_imm[1]
.sym 31953 soc.cpu.decoded_imm[2]
.sym 31954 soc.cpu.reg_pc[4]
.sym 31957 soc.cpu.decoded_imm[4]
.sym 31958 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 31960 soc.cpu.decoded_imm[0]
.sym 31961 soc.cpu.reg_pc[0]
.sym 31964 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 31966 soc.cpu.reg_pc[1]
.sym 31967 soc.cpu.decoded_imm[1]
.sym 31968 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 31970 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 31972 soc.cpu.reg_pc[2]
.sym 31973 soc.cpu.decoded_imm[2]
.sym 31974 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 31976 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 31978 soc.cpu.decoded_imm[3]
.sym 31979 soc.cpu.reg_pc[3]
.sym 31980 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 31982 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 31984 soc.cpu.reg_pc[4]
.sym 31985 soc.cpu.decoded_imm[4]
.sym 31986 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 31988 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 31990 soc.cpu.reg_pc[5]
.sym 31991 soc.cpu.decoded_imm[5]
.sym 31992 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 31994 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 31996 soc.cpu.decoded_imm[6]
.sym 31997 soc.cpu.reg_pc[6]
.sym 31998 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 32000 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 32002 soc.cpu.reg_pc[7]
.sym 32003 soc.cpu.decoded_imm[7]
.sym 32004 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 32008 soc.cpu.irq_mask[21]
.sym 32009 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32010 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32011 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1
.sym 32012 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 32013 soc.cpu.irq_mask[30]
.sym 32014 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32015 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 32020 soc.cpu.decoded_imm_j[6]
.sym 32021 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 32022 soc.cpu.mem_rdata_q[29]
.sym 32023 soc.cpu.decoded_imm[15]
.sym 32024 soc.cpu.decoded_imm[6]
.sym 32025 soc.cpu.pcpi_rs1[5]
.sym 32026 soc.cpu.pcpi_rs1[6]
.sym 32027 soc.cpu.irq_pending[2]
.sym 32028 soc.cpu.pcpi_rs1[5]
.sym 32029 soc.cpu.cpu_state[3]
.sym 32030 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 32032 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I0_SB_LUT4_O_I1
.sym 32033 soc.cpu.mem_la_wdata[3]
.sym 32034 soc.cpu.reg_pc[23]
.sym 32035 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 32036 soc.cpu.reg_pc[25]
.sym 32037 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 32038 soc.cpu.reg_pc[29]
.sym 32039 soc.cpu.cpuregs_wrdata[11]
.sym 32040 soc.cpu.reg_pc[25]
.sym 32041 soc.cpu.irq_pending[17]
.sym 32042 soc.cpu.cpu_state[3]
.sym 32043 soc.cpu.decoded_imm[4]
.sym 32044 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 32054 soc.cpu.reg_pc[11]
.sym 32057 soc.cpu.reg_pc[15]
.sym 32059 soc.cpu.decoded_imm[10]
.sym 32060 soc.cpu.reg_pc[13]
.sym 32061 soc.cpu.decoded_imm[8]
.sym 32064 soc.cpu.reg_pc[10]
.sym 32065 soc.cpu.decoded_imm[15]
.sym 32066 soc.cpu.decoded_imm[13]
.sym 32067 soc.cpu.decoded_imm[9]
.sym 32070 soc.cpu.decoded_imm[12]
.sym 32072 soc.cpu.decoded_imm[14]
.sym 32074 soc.cpu.reg_pc[8]
.sym 32076 soc.cpu.reg_pc[12]
.sym 32078 soc.cpu.decoded_imm[11]
.sym 32079 soc.cpu.reg_pc[9]
.sym 32080 soc.cpu.reg_pc[14]
.sym 32081 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 32083 soc.cpu.decoded_imm[8]
.sym 32084 soc.cpu.reg_pc[8]
.sym 32085 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 32087 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 32089 soc.cpu.decoded_imm[9]
.sym 32090 soc.cpu.reg_pc[9]
.sym 32091 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 32093 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 32095 soc.cpu.decoded_imm[10]
.sym 32096 soc.cpu.reg_pc[10]
.sym 32097 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 32099 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 32101 soc.cpu.decoded_imm[11]
.sym 32102 soc.cpu.reg_pc[11]
.sym 32103 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 32105 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 32107 soc.cpu.decoded_imm[12]
.sym 32108 soc.cpu.reg_pc[12]
.sym 32109 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 32111 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 32113 soc.cpu.reg_pc[13]
.sym 32114 soc.cpu.decoded_imm[13]
.sym 32115 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 32117 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 32119 soc.cpu.decoded_imm[14]
.sym 32120 soc.cpu.reg_pc[14]
.sym 32121 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 32123 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 32125 soc.cpu.decoded_imm[15]
.sym 32126 soc.cpu.reg_pc[15]
.sym 32127 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 32131 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 32132 soc.cpu.irq_pending[3]
.sym 32133 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1
.sym 32134 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 32135 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 32136 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 32137 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I0_SB_LUT4_O_I1
.sym 32138 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 32141 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32143 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 32144 soc.cpu.decoded_imm[23]
.sym 32145 soc.cpu.pcpi_rs1[3]
.sym 32146 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32147 soc.cpu.decoded_imm[18]
.sym 32148 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 32149 soc.cpu.cpu_state[2]
.sym 32150 soc.cpu.reg_pc[11]
.sym 32151 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32153 soc.cpu.pcpi_rs1[0]
.sym 32154 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 32155 soc.cpu.irq_pending[24]
.sym 32156 soc.cpu.cpuregs_wrdata[15]
.sym 32157 soc.cpu.irq_mask[0]
.sym 32158 soc.cpu.cpu_state[2]
.sym 32159 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1
.sym 32160 soc.cpu.irq_mask[5]
.sym 32161 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 32162 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 32163 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 32164 soc.cpu.pcpi_rs1[6]
.sym 32165 soc.cpu.cpuregs_rs1[8]
.sym 32166 soc.cpu.irq_mask[16]
.sym 32167 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 32172 soc.cpu.reg_pc[16]
.sym 32173 soc.cpu.decoded_imm[19]
.sym 32174 soc.cpu.decoded_imm[17]
.sym 32177 soc.cpu.decoded_imm[20]
.sym 32178 soc.cpu.reg_pc[18]
.sym 32180 soc.cpu.reg_pc[22]
.sym 32184 soc.cpu.decoded_imm[23]
.sym 32188 soc.cpu.reg_pc[20]
.sym 32190 soc.cpu.reg_pc[21]
.sym 32191 soc.cpu.reg_pc[17]
.sym 32193 soc.cpu.decoded_imm[21]
.sym 32194 soc.cpu.reg_pc[23]
.sym 32195 soc.cpu.decoded_imm[18]
.sym 32197 soc.cpu.decoded_imm[22]
.sym 32198 soc.cpu.decoded_imm[16]
.sym 32203 soc.cpu.reg_pc[19]
.sym 32204 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 32206 soc.cpu.decoded_imm[16]
.sym 32207 soc.cpu.reg_pc[16]
.sym 32208 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 32210 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 32212 soc.cpu.decoded_imm[17]
.sym 32213 soc.cpu.reg_pc[17]
.sym 32214 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 32216 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 32218 soc.cpu.decoded_imm[18]
.sym 32219 soc.cpu.reg_pc[18]
.sym 32220 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 32222 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 32224 soc.cpu.reg_pc[19]
.sym 32225 soc.cpu.decoded_imm[19]
.sym 32226 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 32228 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 32230 soc.cpu.decoded_imm[20]
.sym 32231 soc.cpu.reg_pc[20]
.sym 32232 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 32234 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 32236 soc.cpu.reg_pc[21]
.sym 32237 soc.cpu.decoded_imm[21]
.sym 32238 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 32240 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 32242 soc.cpu.reg_pc[22]
.sym 32243 soc.cpu.decoded_imm[22]
.sym 32244 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 32246 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 32248 soc.cpu.reg_pc[23]
.sym 32249 soc.cpu.decoded_imm[23]
.sym 32250 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 32254 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1
.sym 32255 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 32256 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 32257 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 32258 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1
.sym 32259 soc.cpu.irq_pending[12]
.sym 32260 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 32261 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 32263 soc.cpu.decoded_imm_j[1]
.sym 32266 soc.cpu.cpuregs_rs1[23]
.sym 32267 soc.cpu.decoded_imm[19]
.sym 32268 soc.cpu.decoded_imm[17]
.sym 32270 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 32271 resetn
.sym 32273 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32275 soc.cpu.pcpi_rs1[19]
.sym 32276 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 32277 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1
.sym 32279 soc.cpu.cpuregs_rs1[21]
.sym 32280 soc.cpu.irq_mask[3]
.sym 32281 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 32282 soc.cpu.cpuregs_rs1_SB_LUT4_O_8_I2
.sym 32283 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 32284 soc.cpu.decoded_imm[16]
.sym 32285 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 32286 soc.cpu.irq_mask[5]
.sym 32287 soc.cpu.decoded_imm[25]
.sym 32288 soc.cpu.decoded_imm[24]
.sym 32289 soc.cpu.cpuregs_rs1[20]
.sym 32290 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 32295 soc.cpu.decoded_imm[24]
.sym 32296 soc.cpu.reg_pc[30]
.sym 32298 soc.cpu.decoded_imm[25]
.sym 32301 soc.cpu.reg_pc[28]
.sym 32302 soc.cpu.decoded_imm[27]
.sym 32303 soc.cpu.decoded_imm[26]
.sym 32304 soc.cpu.reg_pc[27]
.sym 32308 soc.cpu.reg_pc[25]
.sym 32310 soc.cpu.reg_pc[29]
.sym 32312 soc.cpu.decoded_imm[31]
.sym 32314 soc.cpu.reg_pc[24]
.sym 32315 soc.cpu.decoded_imm[30]
.sym 32318 soc.cpu.reg_pc[31]
.sym 32319 soc.cpu.decoded_imm[29]
.sym 32320 soc.cpu.reg_pc[26]
.sym 32321 soc.cpu.decoded_imm[28]
.sym 32327 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 32329 soc.cpu.reg_pc[24]
.sym 32330 soc.cpu.decoded_imm[24]
.sym 32331 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 32333 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 32335 soc.cpu.reg_pc[25]
.sym 32336 soc.cpu.decoded_imm[25]
.sym 32337 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 32339 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 32341 soc.cpu.decoded_imm[26]
.sym 32342 soc.cpu.reg_pc[26]
.sym 32343 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 32345 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 32347 soc.cpu.reg_pc[27]
.sym 32348 soc.cpu.decoded_imm[27]
.sym 32349 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 32351 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 32353 soc.cpu.decoded_imm[28]
.sym 32354 soc.cpu.reg_pc[28]
.sym 32355 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 32357 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 32359 soc.cpu.reg_pc[29]
.sym 32360 soc.cpu.decoded_imm[29]
.sym 32361 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 32363 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 32365 soc.cpu.reg_pc[30]
.sym 32366 soc.cpu.decoded_imm[30]
.sym 32367 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 32370 soc.cpu.decoded_imm[31]
.sym 32372 soc.cpu.reg_pc[31]
.sym 32373 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 32377 soc.cpu.irq_mask[7]
.sym 32378 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1
.sym 32379 soc.cpu.irq_mask[5]
.sym 32380 soc.cpu.irq_mask[12]
.sym 32381 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1
.sym 32382 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32383 soc.cpu.irq_mask[11]
.sym 32384 soc.cpu.irq_mask[25]
.sym 32385 soc.cpu.decoded_imm[29]
.sym 32388 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 32389 soc.cpu.pcpi_rs2[18]
.sym 32390 soc.cpu.cpu_state[4]
.sym 32392 soc.cpu.decoded_imm_j[19]
.sym 32393 soc.cpu.pcpi_rs2[20]
.sym 32394 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 32395 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I2_O
.sym 32397 soc.cpu.decoded_imm[20]
.sym 32398 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 32399 soc.cpu.decoded_imm[30]
.sym 32401 soc.cpu.pcpi_rs1[27]
.sym 32402 soc.cpu.cpuregs_wrdata[18]
.sym 32403 soc.cpu.cpuregs_rs1_SB_LUT4_O_12_I2
.sym 32404 soc.cpu.cpuregs_rs1_SB_LUT4_O_3_I2
.sym 32405 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32406 soc.cpu.cpuregs.regs.1.0.0_RDATA_9
.sym 32407 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 32408 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 32410 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 32411 soc.cpu.cpuregs_rs1[12]
.sym 32412 soc.cpu.irq_mask[20]
.sym 32420 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32423 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 32424 soc.cpu.pcpi_rs1[24]
.sym 32425 soc.cpu.timer[16]
.sym 32426 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 32427 soc.cpu.irq_pending[24]
.sym 32428 soc.cpu.cpu_state[2]
.sym 32429 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32431 soc.cpu.cpu_state[4]
.sym 32432 soc.cpu.cpuregs_rs1[19]
.sym 32433 soc.cpu.cpu_state[3]
.sym 32434 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32436 soc.cpu.irq_mask[16]
.sym 32438 soc.cpu.timer[19]
.sym 32439 soc.cpu.irq_mask[19]
.sym 32440 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32441 soc.cpu.instr_timer
.sym 32442 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32443 soc.cpu.instr_retirq
.sym 32444 soc.cpu.instr_maskirq
.sym 32446 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 32447 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32448 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 32449 soc.cpu.cpuregs_rs1[0]
.sym 32452 soc.cpu.irq_mask[19]
.sym 32454 soc.cpu.instr_maskirq
.sym 32460 soc.cpu.cpuregs_rs1[0]
.sym 32464 soc.cpu.instr_maskirq
.sym 32465 soc.cpu.irq_mask[16]
.sym 32469 soc.cpu.instr_timer
.sym 32470 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32471 soc.cpu.cpu_state[2]
.sym 32472 soc.cpu.timer[19]
.sym 32475 soc.cpu.cpu_state[3]
.sym 32476 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 32477 soc.cpu.irq_pending[24]
.sym 32478 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 32481 soc.cpu.cpuregs_rs1[19]
.sym 32482 soc.cpu.instr_retirq
.sym 32483 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32484 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32487 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32488 soc.cpu.timer[16]
.sym 32489 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32490 soc.cpu.instr_timer
.sym 32493 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 32494 soc.cpu.cpu_state[4]
.sym 32495 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 32496 soc.cpu.pcpi_rs1[24]
.sym 32497 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32498 CLK$SB_IO_IN_$glb_clk
.sym 32499 resetn_SB_LUT4_I3_O_$glb_sr
.sym 32500 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 32501 soc.cpu.decoded_imm[4]
.sym 32502 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 32503 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32504 soc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I3_O
.sym 32505 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I3_O
.sym 32506 soc.cpu.cpuregs.regs.1.0.0_RDATA_SB_LUT4_I3_O
.sym 32507 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32511 soc.cpu.cpuregs_rs1_SB_LUT4_O_23_I2
.sym 32512 soc.cpu.cpuregs_rs1[19]
.sym 32515 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 32516 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 32517 soc.cpu.decoded_imm[11]
.sym 32518 soc.cpu.mem_rdata_q[20]
.sym 32519 soc.cpu.instr_retirq
.sym 32520 soc.cpu.cpuregs_rs1[19]
.sym 32521 soc.cpu.timer[16]
.sym 32523 soc.cpu.instr_retirq
.sym 32524 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 32525 soc.cpu.instr_maskirq
.sym 32526 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 32527 soc.cpu.cpuregs_wrdata[11]
.sym 32528 soc.cpu.cpuregs_rs1[25]
.sym 32529 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 32530 soc.cpu.instr_maskirq
.sym 32533 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 32534 soc.cpu.cpuregs_rs1[6]
.sym 32535 soc.cpu.decoded_imm[4]
.sym 32541 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 32543 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32544 soc.cpu.cpuregs.regs.1.0.0_RDATA_3
.sym 32546 soc.cpu.cpuregs_rs1[18]
.sym 32548 soc.cpu.cpuregs.regs.1.0.0_RDATA_7
.sym 32550 soc.cpu.timer[11]
.sym 32552 soc.cpu.cpuregs_rs1[23]
.sym 32553 soc.cpu.cpuregs.regs.1.0.0_RDATA_4
.sym 32554 soc.cpu.cpuregs_rs1_SB_LUT4_O_8_I2
.sym 32555 soc.cpu.irq_mask[11]
.sym 32556 soc.cpu.instr_maskirq
.sym 32558 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32559 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 32560 soc.cpu.count_cycle[11]
.sym 32561 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 32562 soc.cpu.cpuregs.regs.1.0.0_RDATA_13
.sym 32563 soc.cpu.cpuregs_rs1_SB_LUT4_O_9_I2
.sym 32565 soc.cpu.instr_timer
.sym 32566 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 32567 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32570 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32574 soc.cpu.cpuregs_rs1_SB_LUT4_O_9_I2
.sym 32575 soc.cpu.cpuregs.regs.1.0.0_RDATA_3
.sym 32576 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 32577 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32580 soc.cpu.cpuregs_rs1[18]
.sym 32586 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 32587 soc.cpu.cpuregs.regs.1.0.0_RDATA_4
.sym 32588 soc.cpu.cpuregs_rs1_SB_LUT4_O_8_I2
.sym 32589 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32592 soc.cpu.count_cycle[11]
.sym 32593 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 32594 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32595 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32600 soc.cpu.cpuregs_rs1[23]
.sym 32604 soc.cpu.irq_mask[11]
.sym 32605 soc.cpu.instr_maskirq
.sym 32606 soc.cpu.instr_timer
.sym 32607 soc.cpu.timer[11]
.sym 32610 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 32611 soc.cpu.cpuregs.regs.1.0.0_RDATA_13
.sym 32612 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 32613 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32616 soc.cpu.cpuregs.regs.1.0.0_RDATA_7
.sym 32617 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 32618 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32619 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 32620 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32621 CLK$SB_IO_IN_$glb_clk
.sym 32622 resetn_SB_LUT4_I3_O_$glb_sr
.sym 32623 soc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I3_O
.sym 32624 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32625 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 32626 soc.cpu.irq_mask[17]
.sym 32627 soc.cpu.irq_mask[6]
.sym 32628 soc.cpu.irq_mask[20]
.sym 32629 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 32630 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32635 soc.cpu.pcpi_rs2[14]
.sym 32636 soc.cpu.cpuregs.regs.1.0.0_RDATA_14
.sym 32637 soc.cpu.pcpi_rs2[24]
.sym 32639 soc.cpu.pcpi_rs2[12]
.sym 32640 soc.cpu.cpuregs_rs1[23]
.sym 32641 soc.cpu.cpuregs.regs.1.0.0_RDATA_2
.sym 32642 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 32643 soc.cpu.decoded_rs2_SB_DFF_Q_1_D
.sym 32645 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 32647 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 32648 soc.cpu.cpuregs_wrdata[15]
.sym 32649 soc.cpu.irq_mask[4]
.sym 32650 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32651 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32652 soc.cpu.cpuregs.regs.0.0.0_RDATA_9
.sym 32653 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32654 soc.cpu.cpuregs_rs1[9]
.sym 32655 soc.cpu.cpuregs_rs1[5]
.sym 32656 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 32657 soc.cpu.cpuregs_rs1[11]
.sym 32658 soc.cpu.cpuregs_rs1[15]
.sym 32664 soc.cpu.irq_mask[24]
.sym 32665 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32666 soc.cpu.cpuregs_rs1[23]
.sym 32668 soc.cpu.irq_mask[23]
.sym 32669 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 32670 soc.cpu.timer[23]
.sym 32671 soc.cpu.instr_timer
.sym 32672 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32674 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32676 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32677 soc.cpu.timer[24]
.sym 32679 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32680 soc.cpu.cpu_state[2]
.sym 32681 soc.cpu.instr_retirq
.sym 32684 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32687 soc.cpu.cpuregs_rs1[14]
.sym 32689 soc.cpu.cpuregs_rs1[22]
.sym 32690 soc.cpu.instr_maskirq
.sym 32691 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32693 soc.cpu.instr_retirq
.sym 32694 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 32695 soc.cpu.cpuregs_rs1[24]
.sym 32697 soc.cpu.irq_mask[23]
.sym 32698 soc.cpu.instr_maskirq
.sym 32699 soc.cpu.timer[23]
.sym 32700 soc.cpu.instr_timer
.sym 32703 soc.cpu.instr_retirq
.sym 32704 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32705 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32706 soc.cpu.cpuregs_rs1[24]
.sym 32709 soc.cpu.irq_mask[24]
.sym 32712 soc.cpu.instr_maskirq
.sym 32715 soc.cpu.instr_timer
.sym 32716 soc.cpu.cpu_state[2]
.sym 32717 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32718 soc.cpu.timer[24]
.sym 32721 soc.cpu.cpuregs_rs1[22]
.sym 32727 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32728 soc.cpu.cpuregs_rs1[23]
.sym 32729 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32730 soc.cpu.instr_retirq
.sym 32734 soc.cpu.instr_retirq
.sym 32736 soc.cpu.cpuregs_rs1[14]
.sym 32739 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 32740 soc.cpu.cpu_state[2]
.sym 32741 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 32742 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32743 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32744 CLK$SB_IO_IN_$glb_clk
.sym 32745 resetn_SB_LUT4_I3_O_$glb_sr
.sym 32746 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 32747 soc.cpu.irq_mask[15]
.sym 32748 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I3_O
.sym 32749 soc.cpu.irq_mask[9]
.sym 32750 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I3_O
.sym 32751 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I3_O
.sym 32752 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I3_O
.sym 32753 soc.cpu.irq_mask[4]
.sym 32754 soc.cpu.mem_rdata_q[29]
.sym 32758 soc.cpu.mem_la_wdata[2]
.sym 32759 $PACKER_VCC_NET
.sym 32760 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 32761 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 32762 soc.cpu.cpuregs.regs.1.0.0_RDATA_15
.sym 32763 soc.cpu.decoded_imm[2]
.sym 32764 soc.cpu.pcpi_rs2[11]
.sym 32765 $PACKER_VCC_NET
.sym 32768 soc.cpu.pcpi_rs2[9]
.sym 32769 soc.cpu.decoded_imm[1]
.sym 32770 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 32771 soc.cpu.cpuregs_rs1[21]
.sym 32772 soc.cpu.irq_mask[3]
.sym 32773 soc.cpu.cpuregs_rs1[20]
.sym 32774 soc.cpu.cpuregs_rs1_SB_LUT4_O_8_I2
.sym 32775 soc.cpu.cpuregs_rs1[22]
.sym 32776 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I3_O
.sym 32777 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 32778 soc.cpu.cpuregs_rs1_SB_LUT4_O_9_I2
.sym 32780 soc.cpu.count_cycle[3]
.sym 32781 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 32787 soc.cpu.count_cycle[3]
.sym 32788 soc.cpu.cpuregs.regs.0.0.0_RDATA_1
.sym 32789 soc.cpu.irq_mask[18]
.sym 32790 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32791 soc.cpu.instr_retirq
.sym 32792 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32793 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32794 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32795 soc.cpu.instr_maskirq
.sym 32796 soc.cpu.cpuregs.regs.0.0.0_RDATA_2
.sym 32797 soc.cpu.instr_timer
.sym 32798 soc.cpu.timer[18]
.sym 32799 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 32800 soc.cpu.count_cycle[15]
.sym 32802 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32803 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 32804 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32806 soc.cpu.cpuregs_rs1_SB_LUT4_O_23_I2
.sym 32808 soc.cpu.cpuregs_rs1[18]
.sym 32810 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32811 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32812 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 32815 soc.cpu.count_cycle[18]
.sym 32816 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 32817 soc.cpu.count_cycle[23]
.sym 32820 soc.cpu.count_cycle[3]
.sym 32821 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32822 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 32823 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32826 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32827 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 32828 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 32829 soc.cpu.count_cycle[15]
.sym 32832 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 32833 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32834 soc.cpu.cpuregs.regs.0.0.0_RDATA_2
.sym 32835 soc.cpu.cpuregs_rs1_SB_LUT4_O_23_I2
.sym 32838 soc.cpu.instr_maskirq
.sym 32839 soc.cpu.timer[18]
.sym 32840 soc.cpu.instr_timer
.sym 32841 soc.cpu.irq_mask[18]
.sym 32844 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32845 soc.cpu.count_cycle[23]
.sym 32846 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 32847 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32850 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32851 soc.cpu.instr_retirq
.sym 32852 soc.cpu.cpuregs_rs1[18]
.sym 32853 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32856 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32857 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32858 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 32859 soc.cpu.count_cycle[18]
.sym 32862 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32863 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 32864 soc.cpu.cpuregs.regs.0.0.0_RDATA_1
.sym 32865 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 32869 soc.cpu.irq_mask[8]
.sym 32870 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32871 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 32872 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 32873 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 32874 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32875 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32876 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32880 soc.cpu.cpuregs_wrdata[0]
.sym 32881 soc.cpu.decoded_rs2_SB_DFF_Q_3_D
.sym 32882 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I3_O
.sym 32883 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 32884 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 32885 soc.cpu.instr_timer
.sym 32886 soc.cpu.timer[18]
.sym 32887 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 32888 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 32889 soc.cpu.decoded_rs2_SB_DFF_Q_2_D
.sym 32890 soc.cpu.is_slli_srli_srai
.sym 32891 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 32894 soc.cpu.cpuregs_wrdata[18]
.sym 32895 soc.cpu.cpuregs_rs1_SB_LUT4_O_12_I2
.sym 32896 soc.cpu.cpuregs_rs1[24]
.sym 32897 soc.cpu.instr_rdinstr
.sym 32898 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 32899 soc.cpu.instr_rdcycleh
.sym 32900 soc.cpu.cpuregs_rs1[8]
.sym 32901 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 32902 soc.cpu.cpuregs_rs1[12]
.sym 32903 soc.cpu.cpuregs_rs1_SB_LUT4_O_3_I2
.sym 32904 soc.cpu.cpuregs.regs.1.0.1_RDATA_9
.sym 32910 soc.cpu.irq_mask[22]
.sym 32911 soc.cpu.instr_retirq
.sym 32912 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32913 soc.cpu.timer[6]
.sym 32914 soc.cpu.count_cycle[8]
.sym 32915 soc.cpu.count_cycle[22]
.sym 32917 soc.cpu.cpuregs.regs.0.0.0_RDATA_15
.sym 32918 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 32919 soc.cpu.instr_retirq
.sym 32920 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32922 soc.cpu.cpuregs_rs1_SB_LUT4_O_26_I2
.sym 32924 soc.cpu.instr_maskirq
.sym 32925 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32926 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 32927 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32928 soc.cpu.cpuregs_rs1[22]
.sym 32929 soc.cpu.count_cycle[4]
.sym 32930 soc.cpu.count_cycle[30]
.sym 32931 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 32932 soc.cpu.cpuregs_rs1[6]
.sym 32933 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 32934 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32936 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32938 soc.cpu.timer[22]
.sym 32939 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 32941 soc.cpu.instr_timer
.sym 32943 soc.cpu.instr_timer
.sym 32944 soc.cpu.timer[22]
.sym 32945 soc.cpu.irq_mask[22]
.sym 32946 soc.cpu.instr_maskirq
.sym 32949 soc.cpu.cpuregs.regs.0.0.0_RDATA_15
.sym 32950 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 32951 soc.cpu.cpuregs_rs1_SB_LUT4_O_26_I2
.sym 32952 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32955 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32956 soc.cpu.count_cycle[4]
.sym 32957 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 32958 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 32961 soc.cpu.instr_retirq
.sym 32962 soc.cpu.instr_timer
.sym 32963 soc.cpu.timer[6]
.sym 32964 soc.cpu.cpuregs_rs1[6]
.sym 32967 soc.cpu.instr_retirq
.sym 32968 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 32969 soc.cpu.cpuregs_rs1[22]
.sym 32970 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 32973 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32974 soc.cpu.count_cycle[30]
.sym 32975 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32976 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 32979 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 32980 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32981 soc.cpu.count_cycle[8]
.sym 32982 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32985 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32986 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 32987 soc.cpu.count_cycle[22]
.sym 32988 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32992 soc.cpu.cpuregs_rs1[21]
.sym 32993 soc.cpu.cpuregs_rs1[20]
.sym 32994 soc.cpu.cpuregs_rs1[22]
.sym 32995 soc.cpu.cpuregs_rs1_SB_LUT4_O_3_I2
.sym 32996 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 32997 soc.cpu.cpuregs_rs1[25]
.sym 32998 soc.cpu.cpuregs_rs1_SB_LUT4_O_2_I2
.sym 32999 soc.cpu.cpuregs_rs1_SB_LUT4_O_12_I2
.sym 33004 soc.cpu.cpuregs_wrdata[29]
.sym 33007 soc.cpu.decoded_rs1_SB_DFF_Q_D
.sym 33008 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I3_O
.sym 33009 soc.cpu.timer[6]
.sym 33010 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 33013 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 33015 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 33016 soc.cpu.instr_maskirq
.sym 33017 soc.cpu.instr_retirq
.sym 33018 soc.cpu.cpuregs_rs1[6]
.sym 33019 soc.cpu.cpuregs_rs1[25]
.sym 33020 soc.cpu.cpuregs_wrdata[11]
.sym 33021 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 33022 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 33023 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 33024 soc.cpu.cpuregs_rs1_SB_LUT4_O_13_I2
.sym 33025 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 33026 LED_R$SB_IO_OUT
.sym 33027 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 33036 soc.cpu.cpuregs.regs.1.0.1_RDATA_3
.sym 33037 soc.cpu.cpuregs.regs.1.0.1_RDATA_4
.sym 33038 soc.cpu.cpuregs_wrdata[27]
.sym 33041 soc.cpu.cpuregs.regs.1.0.1_RDATA
.sym 33044 soc.cpu.cpuregs_wrdata[24]
.sym 33046 soc.cpu.cpuregs_wrdata[28]
.sym 33048 soc.cpu.cpuregs.regs.1.0.1_RDATA_7
.sym 33049 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 33051 soc.cpu.cpuregs_rs1_SB_LUT4_O_8_I2
.sym 33052 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 33053 soc.cpu.cpuregs_rs1_SB_LUT4_O_9_I2
.sym 33054 soc.cpu.cpuregs_wrdata[18]
.sym 33057 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 33063 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 33064 soc.cpu.cpuregs_rs1_SB_LUT4_O_12_I2
.sym 33067 soc.cpu.cpuregs_wrdata[18]
.sym 33072 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 33073 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 33074 soc.cpu.cpuregs.regs.1.0.1_RDATA
.sym 33075 soc.cpu.cpuregs_rs1_SB_LUT4_O_12_I2
.sym 33079 soc.cpu.cpuregs_wrdata[27]
.sym 33084 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 33085 soc.cpu.cpuregs_rs1_SB_LUT4_O_8_I2
.sym 33086 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 33087 soc.cpu.cpuregs.regs.1.0.1_RDATA_4
.sym 33090 soc.cpu.cpuregs_wrdata[28]
.sym 33096 soc.cpu.cpuregs.regs.1.0.1_RDATA_3
.sym 33097 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 33098 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 33099 soc.cpu.cpuregs_rs1_SB_LUT4_O_9_I2
.sym 33104 soc.cpu.cpuregs_wrdata[24]
.sym 33108 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 33109 soc.cpu.cpuregs.regs.1.0.1_RDATA_7
.sym 33110 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 33111 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 33113 CLK$SB_IO_IN_$glb_clk
.sym 33115 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 33116 soc.cpu.cpuregs_rs1_SB_LUT4_O_27_I2
.sym 33117 soc.cpu.cpuregs_rs1_SB_LUT4_O_13_I2
.sym 33118 soc.cpu.cpuregs_rs1[8]
.sym 33119 soc.cpu.cpuregs_rs1[12]
.sym 33120 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I3_O
.sym 33121 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 33122 soc.cpu.cpuregs_rs1[6]
.sym 33128 soc.cpu.cpuregs.regs.1.0.1_RDATA_14
.sym 33129 soc.cpu.cpuregs.regs.0.0.0_RDATA_8
.sym 33132 soc.cpu.cpuregs_wrdata[21]
.sym 33133 soc.cpu.cpuregs.regs.1.0.1_RDATA_12
.sym 33134 soc.cpu.cpuregs_rs1[16]
.sym 33136 soc.cpu.cpuregs_rs1[20]
.sym 33137 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 33138 soc.cpu.cpuregs_rs1[22]
.sym 33139 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 33140 soc.cpu.cpuregs_wrdata[15]
.sym 33142 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 33143 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 33144 soc.cpu.cpuregs_wrdata[1]
.sym 33145 soc.cpu.cpuregs_rs1[15]
.sym 33146 soc.cpu.cpuregs_rs1[9]
.sym 33147 soc.cpu.cpuregs_rs1[5]
.sym 33148 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 33149 soc.cpu.cpuregs_rs1[11]
.sym 33156 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 33157 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 33158 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 33159 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 33160 soc.cpu.mem_rdata_q[20]
.sym 33161 soc.cpu.cpuregs.regs.1.0.1_RDATA_13
.sym 33164 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 33166 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 33167 soc.cpu.cpuregs.regs.0.0.0_RDATA_13
.sym 33168 soc.cpu.mem_rdata_q[20]
.sym 33169 soc.cpu.cpuregs_rs1[25]
.sym 33171 soc.cpu.mem_rdata_q[21]
.sym 33172 soc.cpu.cpuregs_rs1_SB_LUT4_O_28_I2
.sym 33173 soc.cpu.cpuregs_rs1_SB_LUT4_O_27_I2
.sym 33177 soc.cpu.instr_retirq
.sym 33181 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 33182 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 33183 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 33184 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 33185 soc.cpu.cpuregs.regs.0.0.1_RDATA_14
.sym 33187 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 33189 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 33190 soc.cpu.cpuregs.regs.1.0.1_RDATA_13
.sym 33191 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 33192 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 33195 soc.cpu.cpuregs_rs1_SB_LUT4_O_27_I2
.sym 33196 soc.cpu.cpuregs.regs.0.0.1_RDATA_14
.sym 33197 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 33198 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 33201 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 33202 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 33203 soc.cpu.mem_rdata_q[21]
.sym 33204 soc.cpu.mem_rdata_q[20]
.sym 33207 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 33209 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 33210 soc.cpu.mem_rdata_q[21]
.sym 33213 soc.cpu.cpuregs_rs1_SB_LUT4_O_28_I2
.sym 33214 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 33215 soc.cpu.cpuregs.regs.0.0.0_RDATA_13
.sym 33216 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 33219 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 33220 soc.cpu.mem_rdata_q[20]
.sym 33221 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 33222 soc.cpu.mem_rdata_q[21]
.sym 33225 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 33226 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 33227 soc.cpu.cpuregs_rs1[25]
.sym 33228 soc.cpu.instr_retirq
.sym 33232 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 33233 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 33234 soc.cpu.mem_rdata_q[21]
.sym 33235 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 33236 CLK$SB_IO_IN_$glb_clk
.sym 33238 soc.cpu.cpuregs_rs1_SB_LUT4_O_22_I2
.sym 33239 soc.cpu.cpuregs_rs1[15]
.sym 33240 soc.cpu.cpuregs_rs1[5]
.sym 33241 soc.cpu.cpuregs_rs1[11]
.sym 33242 soc.cpu.cpuregs_rs1[3]
.sym 33243 soc.cpu.cpuregs_rs1_SB_LUT4_O_25_I2
.sym 33244 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 33245 soc.cpu.cpuregs_rs1_SB_LUT4_O_31_I2
.sym 33250 soc.cpu.cpuregs_rs1[18]
.sym 33251 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 33252 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 33254 soc.cpu.decoded_rs1_SB_DFF_Q_2_D
.sym 33255 soc.cpu.cpuregs.regs.0.0.1_RDATA_7
.sym 33256 soc.cpu.cpuregs_rs1[7]
.sym 33257 $PACKER_VCC_NET
.sym 33259 soc.cpu.cpuregs.regs.1.0.1_RDATA_15
.sym 33260 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 33261 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 33262 P2_7$SB_IO_OUT
.sym 33264 soc.cpu.irq_mask[3]
.sym 33265 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 33273 soc.cpu.cpuregs_rs1[15]
.sym 33279 soc.cpu.cpuregs_wrdata[9]
.sym 33280 soc.cpu.cpuregs.regs.0.0.1_RDATA_1
.sym 33281 soc.cpu.cpuregs.regs.0.0.1_RDATA_2
.sym 33282 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 33283 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 33287 soc.cpu.cpuregs_rs1_SB_LUT4_O_28_I2
.sym 33288 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 33290 soc.cpu.cpuregs_rs1_SB_LUT4_O_16_I2
.sym 33291 soc.cpu.cpuregs_rs1_SB_LUT4_O_23_I2
.sym 33293 soc.cpu.cpuregs.regs.0.0.1_RDATA_6
.sym 33295 soc.cpu.cpuregs_wrdata[0]
.sym 33300 soc.cpu.cpuregs_wrdata[14]
.sym 33308 soc.cpu.cpuregs.regs.0.0.1_RDATA_13
.sym 33309 soc.cpu.cpuregs_rs1_SB_LUT4_O_26_I2
.sym 33310 soc.cpu.cpuregs.regs.0.0.1_RDATA_15
.sym 33312 soc.cpu.cpuregs.regs.0.0.1_RDATA_15
.sym 33313 soc.cpu.cpuregs_rs1_SB_LUT4_O_26_I2
.sym 33314 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 33315 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 33318 soc.cpu.cpuregs.regs.0.0.1_RDATA_6
.sym 33319 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 33320 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 33321 soc.cpu.cpuregs_rs1_SB_LUT4_O_16_I2
.sym 33324 soc.cpu.cpuregs.regs.0.0.1_RDATA_2
.sym 33325 soc.cpu.cpuregs_rs1_SB_LUT4_O_23_I2
.sym 33326 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 33327 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 33331 soc.cpu.cpuregs_wrdata[9]
.sym 33337 soc.cpu.cpuregs_wrdata[14]
.sym 33342 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 33343 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 33344 soc.cpu.cpuregs.regs.0.0.1_RDATA_1
.sym 33345 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 33350 soc.cpu.cpuregs_wrdata[0]
.sym 33354 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 33355 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 33356 soc.cpu.cpuregs_rs1_SB_LUT4_O_28_I2
.sym 33357 soc.cpu.cpuregs.regs.0.0.1_RDATA_13
.sym 33359 CLK$SB_IO_IN_$glb_clk
.sym 33368 soc.cpu.irq_mask[3]
.sym 33374 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 33375 soc.cpu.cpuregs_rs1[14]
.sym 33376 soc.cpu.cpuregs_rs1[11]
.sym 33378 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 33382 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 33383 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 33384 soc.cpu.cpuregs.regs.0.0.1_RDATA_12
.sym 33390 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 33406 soc.cpu.count_instr[62]
.sym 33408 soc.cpu.cpuregs_wrdata[2]
.sym 33412 soc.cpu.instr_rdinstrh
.sym 33415 soc.cpu.cpuregs_wrdata[13]
.sym 33424 soc.cpu.cpuregs.wen
.sym 33425 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 33435 soc.cpu.cpuregs_wrdata[2]
.sym 33441 soc.cpu.instr_rdinstrh
.sym 33442 soc.cpu.count_instr[62]
.sym 33443 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 33461 soc.cpu.cpuregs_wrdata[13]
.sym 33478 soc.cpu.cpuregs.wen
.sym 33482 CLK$SB_IO_IN_$glb_clk
.sym 33510 LED_R$SB_IO_OUT
.sym 33600 soc.cpu.pcpi_rs2[19]
.sym 33603 soc.cpu.pcpi_rs2[16]
.sym 33708 UART_RX$SB_IO_IN
.sym 33712 soc.cpu.alu_out_q[13]
.sym 33713 soc.cpu.alu_out_SB_LUT4_O_18_I2
.sym 33714 soc.cpu.alu_out_SB_LUT4_O_6_I2
.sym 33715 soc.cpu.alu_out_q[25]
.sym 33716 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 33717 soc.cpu.alu_out_SB_LUT4_O_18_I1
.sym 33718 soc.cpu.alu_out_SB_LUT4_O_6_I0
.sym 33725 iomem_wdata[3]
.sym 33729 iomem_wdata[5]
.sym 33731 iomem_wdata[2]
.sym 33745 soc.cpu.pcpi_rs1[21]
.sym 33753 soc.cpu.pcpi_rs2[13]
.sym 33761 soc.cpu.pcpi_rs1[0]
.sym 33768 soc.cpu.pcpi_rs1[6]
.sym 33771 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 33772 soc.cpu.mem_la_wdata[2]
.sym 33773 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 33774 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I2
.sym 33775 $PACKER_GND_NET
.sym 33776 soc.cpu.pcpi_rs2[9]
.sym 33777 soc.cpu.pcpi_rs1[2]
.sym 33789 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 33790 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I0
.sym 33791 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 33792 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 33795 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33797 soc.cpu.pcpi_rs1[15]
.sym 33799 $PACKER_VCC_NET
.sym 33801 soc.cpu.pcpi_rs1[21]
.sym 33802 soc.cpu.pcpi_rs2[15]
.sym 33803 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I2
.sym 33804 soc.cpu.alu_out_SB_LUT4_O_16_I3
.sym 33806 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 33807 soc.cpu.pcpi_rs2[21]
.sym 33808 soc.cpu.alu_out_SB_LUT4_O_16_I2
.sym 33811 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I3
.sym 33812 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 33814 soc.cpu.instr_sub
.sym 33815 soc.cpu.pcpi_rs1[0]
.sym 33818 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 33822 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 33823 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 33824 soc.cpu.pcpi_rs2[21]
.sym 33825 soc.cpu.pcpi_rs1[21]
.sym 33828 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 33829 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 33830 soc.cpu.pcpi_rs1[15]
.sym 33831 soc.cpu.pcpi_rs2[15]
.sym 33835 soc.cpu.pcpi_rs1[0]
.sym 33836 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33837 $PACKER_VCC_NET
.sym 33840 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I0
.sym 33841 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 33842 soc.cpu.pcpi_rs1[15]
.sym 33843 soc.cpu.pcpi_rs2[15]
.sym 33847 soc.cpu.alu_out_SB_LUT4_O_16_I2
.sym 33848 soc.cpu.alu_out_SB_LUT4_O_16_I3
.sym 33858 soc.cpu.pcpi_rs2[21]
.sym 33859 soc.cpu.pcpi_rs1[21]
.sym 33860 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 33861 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 33864 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 33865 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I3
.sym 33866 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I2
.sym 33867 soc.cpu.instr_sub
.sym 33869 CLK$SB_IO_IN_$glb_clk
.sym 33871 soc.cpu.alu_out_q[2]
.sym 33872 soc.cpu.alu_out_SB_LUT4_O_27_I1
.sym 33873 soc.cpu.alu_out_SB_LUT4_O_6_I1
.sym 33874 soc.cpu.alu_out_SB_LUT4_O_18_I3
.sym 33875 soc.cpu.alu_out_SB_LUT4_O_24_I1
.sym 33876 soc.cpu.alu_out_SB_LUT4_O_26_I1
.sym 33877 soc.cpu.alu_out_SB_LUT4_O_30_I1
.sym 33878 soc.cpu.alu_out_SB_LUT4_O_29_I3
.sym 33883 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 33885 $PACKER_VCC_NET
.sym 33886 soc.cpu.instr_waitirq
.sym 33887 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 33888 soc.cpu.pcpi_rs1[13]
.sym 33889 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 33890 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 33891 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 33893 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 33894 soc.cpu.is_sb_sh_sw
.sym 33895 soc.cpu.pcpi_rs1[4]
.sym 33896 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 33898 soc.cpu.alu_out_SB_LUT4_O_30_I1_SB_LUT4_O_I2
.sym 33902 soc.cpu.pcpi_rs2[25]
.sym 33906 soc.cpu.mem_la_wdata[5]
.sym 33913 soc.cpu.mem_la_wdata[5]
.sym 33914 soc.cpu.pcpi_rs1[5]
.sym 33915 soc.cpu.mem_la_wdata[4]
.sym 33916 soc.cpu.mem_la_wdata[1]
.sym 33917 soc.cpu.pcpi_rs1[7]
.sym 33919 soc.cpu.mem_la_wdata[6]
.sym 33921 soc.cpu.pcpi_rs1[4]
.sym 33922 soc.cpu.mem_la_wdata[0]
.sym 33925 soc.cpu.mem_la_wdata[7]
.sym 33926 soc.cpu.pcpi_rs1[3]
.sym 33930 soc.cpu.mem_la_wdata[3]
.sym 33932 soc.cpu.pcpi_rs1[0]
.sym 33933 soc.cpu.pcpi_rs1[1]
.sym 33934 soc.cpu.pcpi_rs1[6]
.sym 33937 soc.cpu.mem_la_wdata[2]
.sym 33942 soc.cpu.pcpi_rs1[2]
.sym 33944 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 33946 soc.cpu.mem_la_wdata[0]
.sym 33947 soc.cpu.pcpi_rs1[0]
.sym 33950 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 33952 soc.cpu.mem_la_wdata[1]
.sym 33953 soc.cpu.pcpi_rs1[1]
.sym 33954 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 33956 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 33958 soc.cpu.pcpi_rs1[2]
.sym 33959 soc.cpu.mem_la_wdata[2]
.sym 33960 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 33962 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 33964 soc.cpu.mem_la_wdata[3]
.sym 33965 soc.cpu.pcpi_rs1[3]
.sym 33966 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 33968 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 33970 soc.cpu.mem_la_wdata[4]
.sym 33971 soc.cpu.pcpi_rs1[4]
.sym 33972 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 33974 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 33976 soc.cpu.pcpi_rs1[5]
.sym 33977 soc.cpu.mem_la_wdata[5]
.sym 33978 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 33980 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 33982 soc.cpu.mem_la_wdata[6]
.sym 33983 soc.cpu.pcpi_rs1[6]
.sym 33984 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 33986 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 33988 soc.cpu.mem_la_wdata[7]
.sym 33989 soc.cpu.pcpi_rs1[7]
.sym 33990 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 33994 soc.cpu.alu_out_SB_LUT4_O_23_I1
.sym 33995 soc.cpu.alu_out_q[28]
.sym 33996 soc.cpu.alu_out_SB_LUT4_O_25_I1
.sym 33997 soc.cpu.alu_out_SB_LUT4_O_12_I1
.sym 33998 soc.cpu.alu_out_SB_LUT4_O_19_I1
.sym 33999 soc.cpu.alu_out_SB_LUT4_O_28_I1
.sym 34000 soc.cpu.alu_out_SB_LUT4_O_5_I1
.sym 34001 soc.cpu.alu_out_SB_LUT4_O_3_I0
.sym 34005 soc.cpu.is_slli_srli_srai
.sym 34006 soc.cpu.instr_jal
.sym 34007 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 34008 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 34009 soc.cpu.mem_la_wdata[4]
.sym 34011 soc.cpu.mem_la_wdata[4]
.sym 34012 soc.memory.wen[1]
.sym 34013 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 34014 iomem_addr[2]
.sym 34015 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34016 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 34019 soc.cpu.pcpi_rs1[1]
.sym 34020 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_O_I2
.sym 34021 soc.cpu.pcpi_rs1[14]
.sym 34022 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 34023 soc.cpu.pcpi_rs1[21]
.sym 34024 soc.cpu.pcpi_rs1[17]
.sym 34025 soc.cpu.pcpi_rs1[28]
.sym 34026 soc.cpu.instr_sub
.sym 34028 soc.cpu.pcpi_rs2[10]
.sym 34029 soc.cpu.alu_out_SB_LUT4_O_18_I3_SB_LUT4_O_I2
.sym 34030 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 34035 soc.cpu.pcpi_rs2[10]
.sym 34037 soc.cpu.pcpi_rs1[14]
.sym 34038 soc.cpu.pcpi_rs2[15]
.sym 34047 soc.cpu.pcpi_rs2[11]
.sym 34049 soc.cpu.pcpi_rs1[10]
.sym 34051 soc.cpu.pcpi_rs2[9]
.sym 34053 soc.cpu.pcpi_rs1[11]
.sym 34054 soc.cpu.pcpi_rs1[9]
.sym 34056 soc.cpu.pcpi_rs2[14]
.sym 34057 soc.cpu.pcpi_rs2[8]
.sym 34059 soc.cpu.pcpi_rs1[8]
.sym 34060 soc.cpu.pcpi_rs2[13]
.sym 34061 soc.cpu.pcpi_rs1[13]
.sym 34062 soc.cpu.pcpi_rs1[12]
.sym 34065 soc.cpu.pcpi_rs2[12]
.sym 34066 soc.cpu.pcpi_rs1[15]
.sym 34067 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 34069 soc.cpu.pcpi_rs1[8]
.sym 34070 soc.cpu.pcpi_rs2[8]
.sym 34071 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 34073 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 34075 soc.cpu.pcpi_rs2[9]
.sym 34076 soc.cpu.pcpi_rs1[9]
.sym 34077 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 34079 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 34081 soc.cpu.pcpi_rs1[10]
.sym 34082 soc.cpu.pcpi_rs2[10]
.sym 34083 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 34085 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 34087 soc.cpu.pcpi_rs1[11]
.sym 34088 soc.cpu.pcpi_rs2[11]
.sym 34089 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 34091 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 34093 soc.cpu.pcpi_rs2[12]
.sym 34094 soc.cpu.pcpi_rs1[12]
.sym 34095 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 34097 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 34099 soc.cpu.pcpi_rs2[13]
.sym 34100 soc.cpu.pcpi_rs1[13]
.sym 34101 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 34103 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 34105 soc.cpu.pcpi_rs2[14]
.sym 34106 soc.cpu.pcpi_rs1[14]
.sym 34107 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 34109 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 34111 soc.cpu.pcpi_rs1[15]
.sym 34112 soc.cpu.pcpi_rs2[15]
.sym 34113 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 34118 soc.cpu.alu_out_SB_LUT4_O_30_I1_SB_LUT4_O_I2
.sym 34119 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2
.sym 34120 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2
.sym 34121 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I2
.sym 34122 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2
.sym 34123 soc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I2
.sym 34124 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_O_I2
.sym 34128 soc.cpu.reg_next_pc[19]
.sym 34130 soc.cpu.decoded_imm_j[30]
.sym 34131 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 34134 iomem_wdata[1]
.sym 34135 soc.cpu.alu_out_q[26]
.sym 34139 soc.cpu.alu_out_SB_LUT4_O_12_I2
.sym 34140 soc.cpu.instr_waitirq
.sym 34141 soc.cpu.pcpi_rs2[22]
.sym 34142 soc.cpu.pcpi_rs2[14]
.sym 34143 soc.cpu.pcpi_rs2[14]
.sym 34144 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I3
.sym 34145 soc.cpu.alu_out_SB_LUT4_O_3_I1
.sym 34146 soc.cpu.pcpi_rs2[13]
.sym 34147 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.sym 34148 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 34150 soc.cpu.pcpi_rs1[3]
.sym 34151 soc.cpu.pcpi_rs2[12]
.sym 34152 soc.cpu.pcpi_rs2[31]
.sym 34153 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 34158 soc.cpu.pcpi_rs1[19]
.sym 34163 soc.cpu.pcpi_rs2[20]
.sym 34165 soc.cpu.pcpi_rs1[22]
.sym 34166 soc.cpu.pcpi_rs2[18]
.sym 34167 soc.cpu.pcpi_rs2[22]
.sym 34168 soc.cpu.pcpi_rs2[21]
.sym 34171 soc.cpu.pcpi_rs2[23]
.sym 34172 soc.cpu.pcpi_rs1[23]
.sym 34174 soc.cpu.pcpi_rs1[18]
.sym 34176 soc.cpu.pcpi_rs1[20]
.sym 34177 soc.cpu.pcpi_rs2[16]
.sym 34182 soc.cpu.pcpi_rs2[19]
.sym 34183 soc.cpu.pcpi_rs1[21]
.sym 34184 soc.cpu.pcpi_rs1[17]
.sym 34185 soc.cpu.pcpi_rs2[17]
.sym 34189 soc.cpu.pcpi_rs1[16]
.sym 34190 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 34192 soc.cpu.pcpi_rs2[16]
.sym 34193 soc.cpu.pcpi_rs1[16]
.sym 34194 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 34196 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 34198 soc.cpu.pcpi_rs2[17]
.sym 34199 soc.cpu.pcpi_rs1[17]
.sym 34200 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 34202 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 34204 soc.cpu.pcpi_rs2[18]
.sym 34205 soc.cpu.pcpi_rs1[18]
.sym 34206 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 34208 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 34210 soc.cpu.pcpi_rs1[19]
.sym 34211 soc.cpu.pcpi_rs2[19]
.sym 34212 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 34214 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 34216 soc.cpu.pcpi_rs2[20]
.sym 34217 soc.cpu.pcpi_rs1[20]
.sym 34218 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 34220 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 34222 soc.cpu.pcpi_rs1[21]
.sym 34223 soc.cpu.pcpi_rs2[21]
.sym 34224 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 34226 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 34228 soc.cpu.pcpi_rs1[22]
.sym 34229 soc.cpu.pcpi_rs2[22]
.sym 34230 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 34232 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 34234 soc.cpu.pcpi_rs2[23]
.sym 34235 soc.cpu.pcpi_rs1[23]
.sym 34236 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 34240 soc.cpu.alu_out_SB_LUT4_O_23_I1_SB_LUT4_O_I2
.sym 34241 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 34242 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2
.sym 34243 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I2
.sym 34244 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2
.sym 34245 soc.cpu.alu_out_SB_LUT4_O_18_I3_SB_LUT4_O_I2
.sym 34246 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2
.sym 34247 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I2
.sym 34251 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 34253 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34254 resetn
.sym 34256 soc.cpu.pcpi_rs2[21]
.sym 34261 soc.cpu.pcpi_rs1[22]
.sym 34262 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34264 soc.cpu.irq_state[0]
.sym 34265 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2
.sym 34267 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 34268 soc.cpu.pcpi_rs2[24]
.sym 34269 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 34270 soc.cpu.alu_out_q[23]
.sym 34271 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I2
.sym 34272 soc.cpu.pcpi_rs2[10]
.sym 34273 soc.cpu.mem_la_wdata[2]
.sym 34274 soc.cpu.pcpi_rs1[11]
.sym 34276 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 34286 soc.cpu.pcpi_rs2[24]
.sym 34287 soc.cpu.pcpi_rs2[28]
.sym 34293 soc.cpu.pcpi_rs2[30]
.sym 34295 soc.cpu.pcpi_rs1[31]
.sym 34297 soc.cpu.pcpi_rs1[30]
.sym 34298 soc.cpu.pcpi_rs1[25]
.sym 34299 soc.cpu.pcpi_rs1[24]
.sym 34302 soc.cpu.pcpi_rs1[26]
.sym 34303 soc.cpu.pcpi_rs1[27]
.sym 34304 soc.cpu.pcpi_rs1[29]
.sym 34305 soc.cpu.pcpi_rs2[27]
.sym 34306 soc.cpu.pcpi_rs2[29]
.sym 34308 soc.cpu.pcpi_rs2[26]
.sym 34309 soc.cpu.pcpi_rs1[28]
.sym 34310 soc.cpu.pcpi_rs2[31]
.sym 34312 soc.cpu.pcpi_rs2[25]
.sym 34313 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 34315 soc.cpu.pcpi_rs2[24]
.sym 34316 soc.cpu.pcpi_rs1[24]
.sym 34317 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 34319 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 34321 soc.cpu.pcpi_rs2[25]
.sym 34322 soc.cpu.pcpi_rs1[25]
.sym 34323 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 34325 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 34327 soc.cpu.pcpi_rs1[26]
.sym 34328 soc.cpu.pcpi_rs2[26]
.sym 34329 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 34331 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 34333 soc.cpu.pcpi_rs1[27]
.sym 34334 soc.cpu.pcpi_rs2[27]
.sym 34335 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 34337 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 34339 soc.cpu.pcpi_rs1[28]
.sym 34340 soc.cpu.pcpi_rs2[28]
.sym 34341 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 34343 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 34345 soc.cpu.pcpi_rs2[29]
.sym 34346 soc.cpu.pcpi_rs1[29]
.sym 34347 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 34349 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 34351 soc.cpu.pcpi_rs2[30]
.sym 34352 soc.cpu.pcpi_rs1[30]
.sym 34353 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 34357 soc.cpu.pcpi_rs2[31]
.sym 34358 soc.cpu.pcpi_rs1[31]
.sym 34359 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 34363 soc.cpu.alu_out_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 34364 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 34365 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2
.sym 34366 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 34367 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I2
.sym 34368 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 34369 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 34370 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 34372 soc.simpleuart_reg_div_do[21]
.sym 34373 soc.cpu.reg_out[2]
.sym 34374 soc.cpu.cpuregs_wrdata[6]
.sym 34375 soc.cpu.pcpi_rs1[13]
.sym 34376 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2
.sym 34377 soc.cpu.is_sb_sh_sw
.sym 34378 soc.cpu.cpu_state[0]
.sym 34380 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34381 soc.cpu.pcpi_rs1[13]
.sym 34382 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34383 soc.cpu.instr_retirq
.sym 34384 iomem_addr[15]
.sym 34385 soc.cpu.pcpi_rs1[12]
.sym 34386 soc.cpu.pcpi_rs1[12]
.sym 34388 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 34390 soc.cpu.reg_out[26]
.sym 34391 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 34392 soc.cpu.pcpi_rs2[29]
.sym 34393 iomem_addr[14]
.sym 34394 soc.cpu.pcpi_rs2[26]
.sym 34396 soc.cpu.pcpi_rs2[31]
.sym 34397 soc.cpu.alu_out_SB_LUT4_O_20_I1
.sym 34398 soc.cpu.pcpi_rs2[25]
.sym 34406 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 34407 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I2
.sym 34410 soc.cpu.instr_sub
.sym 34411 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 34412 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I3
.sym 34414 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I3
.sym 34415 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 34416 soc.cpu.alu_out_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 34417 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I2
.sym 34418 soc.cpu.instr_sub
.sym 34419 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.sym 34421 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 34423 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 34424 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 34427 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 34429 soc.cpu.pcpi_rs2[17]
.sym 34432 soc.cpu.alu_out_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 34435 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 34437 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 34438 soc.cpu.instr_sub
.sym 34439 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I2
.sym 34440 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I3
.sym 34443 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I3
.sym 34444 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 34445 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I2
.sym 34446 soc.cpu.instr_sub
.sym 34449 soc.cpu.instr_sub
.sym 34450 soc.cpu.alu_out_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 34451 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 34452 soc.cpu.alu_out_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 34455 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 34456 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 34457 soc.cpu.instr_sub
.sym 34458 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 34461 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 34462 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 34463 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 34464 soc.cpu.instr_sub
.sym 34470 soc.cpu.pcpi_rs2[17]
.sym 34473 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 34474 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 34475 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 34476 soc.cpu.instr_sub
.sym 34479 soc.cpu.instr_sub
.sym 34480 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 34481 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 34482 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.sym 34486 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 34487 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 34488 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 34489 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 34490 soc.cpu.alu_out_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 34491 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 34492 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 34493 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 34496 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.sym 34497 soc.cpu.cpuregs_wrdata[5]
.sym 34499 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34500 soc.cpu.instr_jal
.sym 34501 soc.cpu.pcpi_rs2[8]
.sym 34503 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34504 soc.cpu.pcpi_rs1[16]
.sym 34505 soc.cpu.alu_out_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 34506 iomem_addr[4]
.sym 34508 iomem_addr[3]
.sym 34509 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2
.sym 34510 soc.cpu.pcpi_rs2[9]
.sym 34511 soc.cpu.reg_next_pc[6]
.sym 34512 soc.cpu.latched_stalu
.sym 34513 soc.cpu.pcpi_rs1[25]
.sym 34514 soc.cpu.pcpi_rs2[27]
.sym 34515 soc.cpu.pcpi_rs1[17]
.sym 34516 iomem_wdata[11]
.sym 34517 soc.cpu.alu_out_SB_LUT4_O_4_I2
.sym 34519 soc.cpu.alu_out_SB_LUT4_O_14_I1
.sym 34520 iomem_addr[8]
.sym 34521 soc.cpu.pcpi_rs1[28]
.sym 34528 soc.cpu.alu_out_SB_LUT4_O_4_I0
.sym 34530 soc.cpu.alu_out_SB_LUT4_O_4_I1
.sym 34531 soc.cpu.instr_sub
.sym 34532 soc.cpu.pcpi_rs2[27]
.sym 34533 soc.cpu.alu_out_SB_LUT4_O_4_I2
.sym 34534 soc.cpu.alu_out_SB_LUT4_O_8_I3
.sym 34535 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 34537 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 34538 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 34539 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 34540 soc.cpu.pcpi_rs2[27]
.sym 34543 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 34547 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 34548 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 34549 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 34550 soc.cpu.alu_out_SB_LUT4_O_8_I2
.sym 34551 soc.cpu.pcpi_rs1[27]
.sym 34555 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 34556 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 34558 soc.cpu.pcpi_rs2[25]
.sym 34561 soc.cpu.pcpi_rs2[27]
.sym 34566 soc.cpu.pcpi_rs1[27]
.sym 34567 soc.cpu.pcpi_rs2[27]
.sym 34568 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 34569 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 34572 soc.cpu.pcpi_rs2[25]
.sym 34578 soc.cpu.alu_out_SB_LUT4_O_8_I3
.sym 34580 soc.cpu.alu_out_SB_LUT4_O_8_I2
.sym 34584 soc.cpu.instr_sub
.sym 34585 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 34586 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 34587 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 34590 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 34591 soc.cpu.instr_sub
.sym 34592 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 34593 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 34596 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 34597 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 34598 soc.cpu.instr_sub
.sym 34599 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 34602 soc.cpu.alu_out_SB_LUT4_O_4_I1
.sym 34603 soc.cpu.alu_out_SB_LUT4_O_4_I2
.sym 34604 soc.cpu.alu_out_SB_LUT4_O_4_I0
.sym 34605 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 34607 CLK$SB_IO_IN_$glb_clk
.sym 34609 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I1
.sym 34610 soc.cpu.reg_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 34611 soc.cpu.alu_out_SB_LUT4_O_20_I2
.sym 34612 soc.cpu.alu_out_SB_LUT4_O_14_I0
.sym 34613 soc.cpu.alu_out_SB_LUT4_O_20_I0
.sym 34614 soc.cpu.alu_out_q[11]
.sym 34615 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34616 soc.cpu.alu_out_q[17]
.sym 34620 soc.cpu.cpuregs_wrdata[20]
.sym 34621 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34623 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 34624 iomem_wdata[0]
.sym 34626 soc.cpu.alu_out_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34627 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34629 iomem_wdata[4]
.sym 34630 soc.cpu.cpuregs_waddr[0]
.sym 34632 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 34633 soc.cpu.pcpi_rs2[13]
.sym 34634 soc.cpu.latched_stalu
.sym 34635 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 34636 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 34637 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 34638 soc.cpu.pcpi_rs2[14]
.sym 34639 soc.cpu.pcpi_rs2[14]
.sym 34642 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 34643 soc.cpu.irq_state[1]
.sym 34644 soc.cpu.pcpi_rs2[22]
.sym 34650 soc.cpu.reg_next_pc[15]
.sym 34652 soc.cpu.alu_out_SB_LUT4_O_7_I2
.sym 34653 soc.cpu.reg_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.sym 34655 soc.cpu.alu_out_q[15]
.sym 34656 soc.cpu.reg_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.sym 34657 soc.cpu.reg_out[15]
.sym 34658 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 34659 soc.cpu.reg_next_pc[28]
.sym 34660 soc.cpu.reg_out[26]
.sym 34662 soc.cpu.alu_out_SB_LUT4_O_7_I1
.sym 34663 soc.cpu.reg_next_pc[26]
.sym 34664 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 34665 soc.cpu.alu_out_SB_LUT4_O_7_I0
.sym 34666 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 34667 soc.cpu.reg_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 34669 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 34672 soc.cpu.latched_stalu
.sym 34675 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 34676 soc.cpu.alu_out_q[26]
.sym 34677 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 34678 soc.cpu.pcpi_rs2[24]
.sym 34681 soc.cpu.pcpi_rs1[24]
.sym 34683 soc.cpu.reg_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.sym 34684 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 34685 soc.cpu.reg_next_pc[15]
.sym 34689 soc.cpu.alu_out_SB_LUT4_O_7_I1
.sym 34690 soc.cpu.alu_out_SB_LUT4_O_7_I0
.sym 34691 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 34692 soc.cpu.alu_out_SB_LUT4_O_7_I2
.sym 34696 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 34697 soc.cpu.reg_next_pc[26]
.sym 34698 soc.cpu.reg_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.sym 34701 soc.cpu.reg_out[26]
.sym 34702 soc.cpu.latched_stalu
.sym 34703 soc.cpu.alu_out_q[26]
.sym 34704 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 34708 soc.cpu.reg_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 34709 soc.cpu.reg_next_pc[28]
.sym 34710 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 34713 soc.cpu.alu_out_q[15]
.sym 34714 soc.cpu.latched_stalu
.sym 34715 soc.cpu.reg_out[15]
.sym 34716 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 34719 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 34720 soc.cpu.alu_out_q[15]
.sym 34721 soc.cpu.latched_stalu
.sym 34722 soc.cpu.reg_out[15]
.sym 34725 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 34726 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 34727 soc.cpu.pcpi_rs2[24]
.sym 34728 soc.cpu.pcpi_rs1[24]
.sym 34730 CLK$SB_IO_IN_$glb_clk
.sym 34732 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 34733 soc.cpu.reg_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.sym 34734 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 34735 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 34736 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I1
.sym 34737 soc.cpu.reg_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.sym 34738 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I0
.sym 34739 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 34743 soc.cpu.pcpi_rs2[19]
.sym 34744 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 34745 soc.cpu.latched_is_lb
.sym 34746 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34747 soc.cpu.instr_jalr
.sym 34748 soc.cpu.alu_out_SB_LUT4_O_7_I2
.sym 34751 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 34752 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 34755 resetn
.sym 34756 soc.cpu.irq_state[0]
.sym 34757 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 34758 soc.cpu.reg_next_pc[23]
.sym 34759 soc.cpu.decoded_rd[4]
.sym 34760 soc.cpu.pcpi_rs1[11]
.sym 34761 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I0
.sym 34762 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 34763 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 34764 soc.cpu.pcpi_rs2[24]
.sym 34765 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 34766 soc.cpu.alu_out_q[17]
.sym 34767 soc.cpu.alu_out_q[23]
.sym 34773 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.sym 34774 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 34777 soc.cpu.reg_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1
.sym 34778 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.sym 34781 soc.cpu.reg_next_pc[6]
.sym 34785 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1
.sym 34788 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.sym 34789 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 34790 soc.cpu.reg_out[2]
.sym 34792 soc.cpu.reg_next_pc[2]
.sym 34793 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 34794 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 34795 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 34796 soc.cpu.alu_out_q[26]
.sym 34798 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 34799 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 34800 soc.cpu.latched_stalu
.sym 34801 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 34802 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 34803 soc.cpu.reg_out[26]
.sym 34804 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 34807 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 34808 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.sym 34809 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 34813 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 34814 soc.cpu.reg_next_pc[6]
.sym 34815 soc.cpu.reg_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1
.sym 34819 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 34820 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 34821 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 34824 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 34826 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1
.sym 34827 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 34830 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 34831 soc.cpu.reg_out[2]
.sym 34833 soc.cpu.reg_next_pc[2]
.sym 34836 soc.cpu.reg_out[26]
.sym 34837 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 34838 soc.cpu.alu_out_q[26]
.sym 34839 soc.cpu.latched_stalu
.sym 34842 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 34843 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 34845 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.sym 34848 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 34850 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 34851 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.sym 34852 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 34853 CLK$SB_IO_IN_$glb_clk
.sym 34854 resetn_SB_LUT4_I3_O_$glb_sr
.sym 34855 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I1
.sym 34856 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 34857 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 34858 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 34859 soc.cpu.reg_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.sym 34860 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 34861 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I1
.sym 34862 soc.cpu.reg_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.sym 34866 soc.cpu.pcpi_rs2[16]
.sym 34867 soc.cpu.reg_next_pc[5]
.sym 34868 soc.cpu.reg_next_pc[13]
.sym 34870 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 34871 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 34872 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 34873 soc.cpu.reg_next_pc[3]
.sym 34874 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 34875 soc.cpu.reg_next_pc[7]
.sym 34876 soc.cpu.pcpi_rs1[16]
.sym 34877 soc.cpu.next_pc[2]
.sym 34879 soc.cpu.pcpi_rs2[29]
.sym 34880 soc.cpu.reg_next_pc[3]
.sym 34881 soc.cpu.mem_wordsize[2]
.sym 34882 soc.cpu.reg_next_pc[8]
.sym 34883 soc.cpu.next_pc[28]
.sym 34884 soc.cpu.reg_out[28]
.sym 34885 soc.cpu.pcpi_rs2[25]
.sym 34886 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 34887 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 34888 soc.cpu.pcpi_rs2[11]
.sym 34889 soc.cpu.reg_out[26]
.sym 34890 soc.cpu.pcpi_rs2[26]
.sym 34899 soc.cpu.compressed_instr
.sym 34900 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 34901 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1
.sym 34904 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34905 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 34908 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 34909 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 34911 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.sym 34912 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 34913 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 34915 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 34916 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 34917 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 34918 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34919 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 34920 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34923 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 34924 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.sym 34925 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 34927 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34930 soc.cpu.compressed_instr
.sym 34931 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 34935 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 34936 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 34937 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1
.sym 34941 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.sym 34942 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 34944 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 34947 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 34948 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34949 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 34950 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 34953 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 34954 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 34955 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 34956 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34959 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34960 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 34961 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 34962 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 34966 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.sym 34967 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 34968 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 34971 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 34972 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 34973 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 34974 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34975 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 34976 CLK$SB_IO_IN_$glb_clk
.sym 34977 resetn_SB_LUT4_I3_O_$glb_sr
.sym 34978 soc.cpu.next_pc[28]
.sym 34979 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I1
.sym 34980 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 34981 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 34982 soc.cpu.reg_pc[3]
.sym 34983 soc.cpu.cpuregs_wrdata[8]
.sym 34984 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0
.sym 34985 soc.cpu.reg_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.sym 34988 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1
.sym 34989 soc.cpu.cpuregs_wrdata[12]
.sym 34990 soc.cpu.mem_wordsize[1]
.sym 34991 soc.cpu.alu_out_q[12]
.sym 34992 soc.cpu.instr_jal
.sym 34993 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 34994 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I1
.sym 34995 soc.cpu.compressed_instr
.sym 34996 soc.cpu.reg_next_pc[12]
.sym 34997 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I1
.sym 34998 soc.cpu.decoded_imm_j[3]
.sym 34999 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 35000 soc.cpu.decoded_imm_j[7]
.sym 35001 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 35002 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I3
.sym 35003 soc.cpu.reg_next_pc[6]
.sym 35004 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 35005 soc.cpu.pcpi_rs2[27]
.sym 35006 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0_SB_LUT4_O_I1
.sym 35007 soc.cpu.reg_next_pc[25]
.sym 35008 soc.cpu.cpuregs_wrdata[7]
.sym 35009 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 35010 soc.cpu.reg_next_pc[4]
.sym 35011 soc.cpu.pcpi_rs1[17]
.sym 35012 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I0_SB_LUT4_O_I1
.sym 35013 soc.cpu.pcpi_rs2[9]
.sym 35019 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35020 soc.cpu.reg_next_pc[23]
.sym 35021 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 35022 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1
.sym 35023 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.sym 35024 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 35025 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 35027 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 35029 soc.cpu.reg_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.sym 35030 soc.cpu.latched_stalu
.sym 35031 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 35032 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 35033 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 35036 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35037 soc.cpu.alu_out_q[23]
.sym 35038 soc.cpu.reg_out[23]
.sym 35041 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 35045 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 35046 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 35050 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.sym 35053 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1
.sym 35054 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 35055 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 35058 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 35059 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 35061 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.sym 35064 soc.cpu.alu_out_q[23]
.sym 35065 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 35066 soc.cpu.latched_stalu
.sym 35067 soc.cpu.reg_out[23]
.sym 35073 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 35076 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 35077 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 35078 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35079 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35082 soc.cpu.reg_next_pc[23]
.sym 35083 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 35084 soc.cpu.reg_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.sym 35088 soc.cpu.alu_out_q[23]
.sym 35089 soc.cpu.reg_out[23]
.sym 35090 soc.cpu.latched_stalu
.sym 35091 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 35094 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 35096 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 35097 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.sym 35098 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 35099 CLK$SB_IO_IN_$glb_clk
.sym 35100 resetn_SB_LUT4_I3_O_$glb_sr
.sym 35101 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 35102 soc.cpu.cpuregs_wrdata[7]
.sym 35103 soc.cpu.next_pc[22]
.sym 35104 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 35105 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I0
.sym 35106 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0
.sym 35107 soc.cpu.cpuregs_wrdata[3]
.sym 35108 soc.cpu.reg_pc[25]
.sym 35109 P2_3$SB_IO_OUT
.sym 35112 P2_3$SB_IO_OUT
.sym 35113 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 35114 soc.cpu.pcpi_rs2[9]
.sym 35115 soc.cpu.next_pc[14]
.sym 35116 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 35117 soc.cpu.reg_next_pc[23]
.sym 35118 iomem_wdata[22]
.sym 35120 iomem_wdata[6]
.sym 35121 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I1
.sym 35122 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 35123 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35124 soc.cpu.decoded_imm_j[8]
.sym 35125 soc.cpu.reg_next_pc[22]
.sym 35126 soc.cpu.irq_pending[19]
.sym 35127 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1
.sym 35128 soc.cpu.reg_next_pc[11]
.sym 35129 soc.cpu.pcpi_rs2[13]
.sym 35130 soc.cpu.pcpi_rs2[14]
.sym 35131 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 35132 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 35133 soc.cpu.decoded_imm_j[2]
.sym 35134 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 35135 soc.cpu.irq_state[1]
.sym 35136 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 35142 soc.cpu.irq_state[1]
.sym 35143 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I1
.sym 35145 soc.cpu.reg_next_pc[5]
.sym 35146 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35147 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 35149 soc.cpu.reg_next_pc[17]
.sym 35151 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 35153 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 35155 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 35156 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 35157 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I3
.sym 35158 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 35159 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0
.sym 35160 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I1
.sym 35161 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 35164 soc.cpu.irq_state[0]
.sym 35165 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35166 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0_SB_LUT4_O_I1
.sym 35167 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3
.sym 35168 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I0
.sym 35169 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 35172 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I0_SB_LUT4_O_I1
.sym 35173 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 35177 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 35181 soc.cpu.reg_next_pc[17]
.sym 35182 soc.cpu.irq_state[1]
.sym 35183 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0_SB_LUT4_O_I1
.sym 35184 soc.cpu.irq_state[0]
.sym 35187 soc.cpu.irq_state[1]
.sym 35188 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I0_SB_LUT4_O_I1
.sym 35189 soc.cpu.irq_state[0]
.sym 35190 soc.cpu.reg_next_pc[5]
.sym 35193 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35194 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35195 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 35196 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 35199 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 35205 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 35206 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 35208 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 35211 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I1
.sym 35212 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 35213 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I3
.sym 35214 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I0
.sym 35217 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I1
.sym 35218 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3
.sym 35219 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0
.sym 35220 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 35221 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 35222 CLK$SB_IO_IN_$glb_clk
.sym 35223 resetn_SB_LUT4_I3_O_$glb_sr
.sym 35224 soc.cpu.decoded_imm[22]
.sym 35225 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0
.sym 35226 soc.cpu.decoded_imm[26]
.sym 35227 soc.cpu.decoded_imm_SB_DFFESR_Q_5_D_SB_LUT4_O_I0
.sym 35228 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2
.sym 35229 soc.cpu.cpuregs_wrdata[19]
.sym 35230 soc.cpu.decoded_imm[27]
.sym 35231 soc.cpu.cpuregs_wrdata[25]
.sym 35233 iomem_wdata[18]
.sym 35235 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1
.sym 35236 soc.cpu.reg_pc[23]
.sym 35238 soc.cpu.reg_next_pc[1]
.sym 35239 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 35240 soc.cpu.reg_out[27]
.sym 35241 soc.cpu.reg_pc[25]
.sym 35243 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 35245 soc.cpu.decoded_imm_j[18]
.sym 35246 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1
.sym 35247 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I0_SB_LUT4_O_I1
.sym 35248 soc.cpu.pcpi_rs2[24]
.sym 35249 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 35250 soc.cpu.reg_next_pc[18]
.sym 35251 soc.cpu.instr_jal
.sym 35252 soc.cpu.decoded_imm[25]
.sym 35253 soc.cpu.decoded_imm_j[5]
.sym 35254 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I0
.sym 35255 soc.cpu.reg_next_pc[23]
.sym 35256 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I1
.sym 35257 soc.cpu.decoded_imm[22]
.sym 35258 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I1
.sym 35259 soc.cpu.cpuregs_wrdata[17]
.sym 35265 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0
.sym 35267 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I3
.sym 35269 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I1
.sym 35270 soc.cpu.reg_next_pc[20]
.sym 35272 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0
.sym 35273 soc.cpu.reg_next_pc[6]
.sym 35275 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I3
.sym 35276 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0
.sym 35278 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1
.sym 35280 soc.cpu.irq_state[0]
.sym 35281 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I1
.sym 35282 soc.cpu.reg_next_pc[4]
.sym 35283 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1
.sym 35285 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I3_SB_LUT4_O_I0
.sym 35286 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1
.sym 35287 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I3
.sym 35288 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I1
.sym 35290 soc.cpu.irq_mask[20]
.sym 35291 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 35292 soc.cpu.irq_pending[20]
.sym 35293 soc.cpu.reg_next_pc[19]
.sym 35295 soc.cpu.irq_state[1]
.sym 35298 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1
.sym 35299 soc.cpu.irq_state[1]
.sym 35300 soc.cpu.irq_state[0]
.sym 35301 soc.cpu.reg_next_pc[4]
.sym 35304 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I3
.sym 35305 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0
.sym 35306 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 35307 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I1
.sym 35310 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I3_SB_LUT4_O_I0
.sym 35311 soc.cpu.reg_next_pc[19]
.sym 35312 soc.cpu.irq_state[0]
.sym 35313 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 35316 soc.cpu.reg_next_pc[20]
.sym 35317 soc.cpu.irq_state[0]
.sym 35318 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1
.sym 35322 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I1
.sym 35323 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0
.sym 35324 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I3
.sym 35325 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 35328 soc.cpu.irq_state[1]
.sym 35329 soc.cpu.irq_pending[20]
.sym 35331 soc.cpu.irq_mask[20]
.sym 35334 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I3
.sym 35335 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 35336 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0
.sym 35337 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I1
.sym 35340 soc.cpu.reg_next_pc[6]
.sym 35341 soc.cpu.irq_state[0]
.sym 35342 soc.cpu.irq_state[1]
.sym 35343 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1
.sym 35347 soc.cpu.decoded_imm[25]
.sym 35348 soc.cpu.decoded_imm[28]
.sym 35349 soc.cpu.decoded_imm[5]
.sym 35350 soc.cpu.decoded_imm[24]
.sym 35351 soc.cpu.decoded_imm[21]
.sym 35352 soc.cpu.decoded_imm_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 35353 soc.cpu.decoded_imm[8]
.sym 35354 soc.cpu.decoded_imm_SB_DFFESR_Q_6_D_SB_LUT4_O_I0
.sym 35357 soc.cpu.irq_mask[15]
.sym 35358 soc.cpu.irq_mask[8]
.sym 35359 soc.cpu.next_pc[13]
.sym 35360 soc.cpu.decoded_imm_j[29]
.sym 35361 soc.cpu.decoded_imm_j[10]
.sym 35362 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 35363 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I3
.sym 35364 soc.cpu.reg_next_pc[13]
.sym 35365 soc.cpu.mem_rdata_q[26]
.sym 35366 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1
.sym 35367 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 35369 soc.cpu.decoded_imm_j[22]
.sym 35370 soc.cpu.decoded_imm_j[4]
.sym 35371 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 35372 soc.cpu.pcpi_rs2[11]
.sym 35373 soc.cpu.reg_out[26]
.sym 35374 soc.cpu.reg_out[22]
.sym 35375 soc.cpu.pcpi_rs2[29]
.sym 35376 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 35377 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 35378 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 35379 soc.cpu.decoded_imm[27]
.sym 35380 soc.cpu.reg_out[28]
.sym 35381 soc.cpu.pcpi_rs2[25]
.sym 35382 soc.cpu.decoded_imm[28]
.sym 35391 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I1
.sym 35392 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I3
.sym 35393 soc.cpu.reg_next_pc[15]
.sym 35394 soc.cpu.irq_state[0]
.sym 35395 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1
.sym 35396 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.sym 35397 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 35398 soc.cpu.reg_next_pc[11]
.sym 35400 soc.cpu.reg_next_pc[12]
.sym 35402 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3
.sym 35403 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 35405 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.sym 35406 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 35407 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 35408 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I0_SB_LUT4_O_I1
.sym 35409 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 35410 soc.cpu.irq_pending[2]
.sym 35411 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0_SB_LUT4_O_I1
.sym 35414 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0
.sym 35415 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 35416 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1
.sym 35417 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I0
.sym 35418 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I1
.sym 35419 soc.cpu.irq_state[1]
.sym 35421 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 35422 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I1
.sym 35423 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I0
.sym 35424 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3
.sym 35427 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0_SB_LUT4_O_I1
.sym 35428 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 35429 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 35430 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 35433 soc.cpu.irq_state[0]
.sym 35434 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.sym 35435 soc.cpu.irq_state[1]
.sym 35436 soc.cpu.reg_next_pc[11]
.sym 35439 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 35440 soc.cpu.irq_pending[2]
.sym 35441 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1
.sym 35445 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 35446 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.sym 35447 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I0_SB_LUT4_O_I1
.sym 35448 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1
.sym 35451 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1
.sym 35452 soc.cpu.irq_state[0]
.sym 35453 soc.cpu.reg_next_pc[12]
.sym 35454 soc.cpu.irq_state[1]
.sym 35457 soc.cpu.irq_state[0]
.sym 35458 soc.cpu.reg_next_pc[15]
.sym 35459 soc.cpu.irq_state[1]
.sym 35460 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.sym 35463 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I1
.sym 35464 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I3
.sym 35465 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0
.sym 35466 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 35468 CLK$SB_IO_IN_$glb_clk
.sym 35469 resetn_SB_LUT4_I3_O_$glb_sr
.sym 35470 soc.cpu.next_pc[29]
.sym 35471 soc.cpu.next_pc[23]
.sym 35472 soc.cpu.reg_out[31]
.sym 35473 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I1
.sym 35474 soc.cpu.decoded_imm_SB_DFFESR_Q_7_D_SB_LUT4_O_I0
.sym 35475 soc.cpu.reg_out[23]
.sym 35476 soc.cpu.reg_out[29]
.sym 35477 soc.cpu.reg_out[26]
.sym 35480 soc.cpu.irq_mask[17]
.sym 35481 soc.cpu.is_slli_srli_srai
.sym 35482 soc.cpu.reg_next_pc[26]
.sym 35483 soc.cpu.decoded_imm_j[28]
.sym 35485 soc.cpu.decoded_imm[24]
.sym 35486 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 35487 soc.cpu.compressed_instr
.sym 35489 soc.cpu.decoded_imm[25]
.sym 35490 soc.cpu.mem_rdata_q[25]
.sym 35491 soc.cpu.decoded_imm_j[17]
.sym 35492 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.sym 35494 soc.cpu.decoded_imm_SB_DFFESR_Q_10_D_SB_LUT4_O_I0
.sym 35495 soc.cpu.pcpi_rs1[17]
.sym 35496 soc.cpu.decoded_imm[24]
.sym 35497 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0_SB_LUT4_O_I1
.sym 35498 soc.cpu.irq_pending[28]
.sym 35499 soc.cpu.irq_pending[13]
.sym 35500 soc.cpu.cpuregs_wrdata[7]
.sym 35501 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 35502 soc.cpu.cpuregs_wrdata[23]
.sym 35503 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I0_SB_LUT4_O_I1
.sym 35504 soc.cpu.pcpi_rs2[27]
.sym 35505 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 35512 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 35513 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I0_SB_LUT4_O_I1
.sym 35515 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I3
.sym 35516 soc.cpu.irq_mask[1]
.sym 35517 soc.cpu.irq_state[1]
.sym 35518 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I3
.sym 35519 soc.cpu.reg_next_pc[23]
.sym 35520 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 35521 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0
.sym 35522 soc.cpu.irq_state[0]
.sym 35524 soc.cpu.irq_pending[30]
.sym 35525 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 35526 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1
.sym 35528 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I1
.sym 35529 soc.cpu.irq_pending[0]
.sym 35530 soc.cpu.irq_mask[0]
.sym 35531 soc.cpu.irq_pending[1]
.sym 35532 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1
.sym 35533 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1
.sym 35534 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 35535 soc.cpu.reg_next_pc[30]
.sym 35536 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 35537 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1
.sym 35538 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 35539 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0
.sym 35541 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.sym 35542 soc.cpu.irq_mask[30]
.sym 35544 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 35545 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0
.sym 35546 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I3
.sym 35547 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I1
.sym 35550 soc.cpu.irq_mask[0]
.sym 35551 soc.cpu.irq_pending[0]
.sym 35552 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1
.sym 35553 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I0_SB_LUT4_O_I1
.sym 35556 soc.cpu.irq_state[0]
.sym 35557 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 35558 soc.cpu.irq_state[1]
.sym 35559 soc.cpu.reg_next_pc[23]
.sym 35562 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0
.sym 35563 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 35564 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I3
.sym 35565 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1
.sym 35568 soc.cpu.irq_state[0]
.sym 35569 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 35570 soc.cpu.irq_state[1]
.sym 35571 soc.cpu.reg_next_pc[30]
.sym 35574 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.sym 35575 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 35576 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 35577 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 35580 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1
.sym 35581 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1
.sym 35582 soc.cpu.irq_pending[1]
.sym 35583 soc.cpu.irq_mask[1]
.sym 35587 soc.cpu.irq_mask[30]
.sym 35589 soc.cpu.irq_pending[30]
.sym 35593 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1
.sym 35594 soc.cpu.reg_out[22]
.sym 35595 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1
.sym 35596 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1
.sym 35597 soc.cpu.reg_out[28]
.sym 35598 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35599 soc.cpu.decoded_imm_SB_DFFESR_Q_10_D_SB_LUT4_O_I0
.sym 35600 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35603 soc.cpu.irq_pending[5]
.sym 35606 soc.cpu.reg_next_pc[29]
.sym 35607 soc.cpu.mem_rdata_q[24]
.sym 35608 soc.cpu.decoded_imm_j[7]
.sym 35609 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1
.sym 35610 soc.cpu.pcpi_rs1[15]
.sym 35611 soc.cpu.decoded_imm[23]
.sym 35612 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 35613 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 35614 soc.mem_rdata[26]
.sym 35615 soc.cpu.next_pc[30]
.sym 35616 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1
.sym 35617 soc.cpu.irq_pending[1]
.sym 35618 soc.cpu.irq_mask[11]
.sym 35619 soc.cpu.irq_pending[30]
.sym 35620 soc.cpu.cpuregs_wrdata[30]
.sym 35621 soc.cpu.decoded_imm[9]
.sym 35622 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 35623 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1
.sym 35624 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 35625 soc.cpu.pcpi_rs2[13]
.sym 35626 soc.cpu.pcpi_rs2[14]
.sym 35627 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 35628 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 35636 soc.cpu.irq_mask[5]
.sym 35638 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 35645 soc.cpu.irq_pending[5]
.sym 35646 soc.cpu.irq_pending[18]
.sym 35647 soc.cpu.irq_pending[30]
.sym 35650 soc.cpu.irq_mask[21]
.sym 35651 soc.cpu.irq_pending[17]
.sym 35652 soc.cpu.irq_mask[30]
.sym 35654 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 35655 soc.cpu.irq_mask[17]
.sym 35656 soc.cpu.irq_pending[21]
.sym 35658 soc.cpu.irq_pending[28]
.sym 35659 soc.cpu.irq_pending[25]
.sym 35660 soc.cpu.cpu_state[2]
.sym 35661 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 35665 soc.cpu.irq_pending[26]
.sym 35667 soc.cpu.irq_pending[25]
.sym 35668 soc.cpu.irq_pending[18]
.sym 35669 soc.cpu.irq_pending[26]
.sym 35670 soc.cpu.irq_pending[17]
.sym 35673 soc.cpu.irq_mask[17]
.sym 35675 soc.cpu.irq_pending[17]
.sym 35679 soc.cpu.irq_mask[5]
.sym 35681 soc.cpu.irq_pending[5]
.sym 35686 soc.cpu.irq_mask[5]
.sym 35688 soc.cpu.irq_pending[5]
.sym 35691 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 35692 soc.cpu.irq_pending[28]
.sym 35693 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 35694 soc.cpu.cpu_state[2]
.sym 35698 soc.cpu.irq_pending[30]
.sym 35700 soc.cpu.irq_mask[30]
.sym 35703 soc.cpu.irq_mask[21]
.sym 35705 soc.cpu.irq_pending[21]
.sym 35709 soc.cpu.irq_pending[17]
.sym 35711 soc.cpu.irq_mask[17]
.sym 35713 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 35714 CLK$SB_IO_IN_$glb_clk
.sym 35715 resetn_SB_LUT4_I3_O_$glb_sr
.sym 35716 soc.cpu.decoded_imm[9]
.sym 35717 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 35718 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 35719 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 35720 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I1
.sym 35721 soc.cpu.decoded_imm[6]
.sym 35722 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35723 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1
.sym 35727 soc.cpu.cpuregs_rs1_SB_LUT4_O_22_I2
.sym 35728 soc.cpu.decoded_imm_j[13]
.sym 35729 soc.cpu.decoded_imm_j[15]
.sym 35730 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 35731 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35732 soc.cpu.irq_pending[17]
.sym 35733 soc.cpu.pcpi_rs1[1]
.sym 35734 soc.cpu.pcpi_rs1[4]
.sym 35735 soc.cpu.pcpi_rs1[22]
.sym 35736 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 35738 soc.cpu.pcpi_rs1[1]
.sym 35739 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35740 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 35741 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 35742 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0_SB_LUT4_O_I1
.sym 35743 soc.cpu.instr_jal
.sym 35744 soc.cpu.pcpi_rs1[14]
.sym 35745 soc.cpu.irq_pending[25]
.sym 35746 soc.cpu.cpu_state[2]
.sym 35747 soc.cpu.cpuregs_wrdata[17]
.sym 35748 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 35749 soc.cpu.decoded_imm[25]
.sym 35750 soc.cpu.irq_pending[19]
.sym 35751 soc.cpu.pcpi_rs2[24]
.sym 35758 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 35759 soc.cpu.cpu_state[3]
.sym 35760 soc.cpu.irq_pending[5]
.sym 35765 soc.cpu.irq_pending[2]
.sym 35767 soc.cpu.irq_pending[0]
.sym 35768 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 35770 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 35771 soc.cpu.irq_pending[11]
.sym 35773 soc.cpu.irq_mask[8]
.sym 35774 soc.cpu.irq_mask[15]
.sym 35777 soc.cpu.irq_pending[1]
.sym 35778 soc.cpu.irq_mask[11]
.sym 35784 soc.cpu.irq_pending[3]
.sym 35785 soc.cpu.irq_pending[15]
.sym 35786 soc.cpu.irq_pending[8]
.sym 35790 soc.cpu.irq_mask[8]
.sym 35792 soc.cpu.irq_pending[8]
.sym 35796 soc.cpu.irq_pending[15]
.sym 35798 soc.cpu.irq_mask[15]
.sym 35802 soc.cpu.irq_pending[1]
.sym 35803 soc.cpu.irq_pending[0]
.sym 35804 soc.cpu.irq_pending[3]
.sym 35805 soc.cpu.irq_pending[2]
.sym 35808 soc.cpu.irq_pending[5]
.sym 35809 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 35810 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 35811 soc.cpu.cpu_state[3]
.sym 35815 soc.cpu.irq_mask[15]
.sym 35817 soc.cpu.irq_pending[15]
.sym 35821 soc.cpu.irq_mask[8]
.sym 35823 soc.cpu.irq_pending[8]
.sym 35827 soc.cpu.irq_pending[11]
.sym 35829 soc.cpu.irq_mask[11]
.sym 35832 soc.cpu.irq_mask[11]
.sym 35834 soc.cpu.irq_pending[11]
.sym 35836 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 35837 CLK$SB_IO_IN_$glb_clk
.sym 35838 resetn_SB_LUT4_I3_O_$glb_sr
.sym 35839 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 35840 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 35841 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 35842 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1
.sym 35843 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 35844 soc.cpu.decoded_imm[18]
.sym 35845 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1
.sym 35846 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0_SB_LUT4_O_I1
.sym 35849 soc.cpu.cpuregs_rs1[15]
.sym 35850 soc.cpu.cpuregs_wrdata[6]
.sym 35852 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 35853 soc.cpu.irq_mask[16]
.sym 35854 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 35855 soc.cpu.decoded_imm_j[9]
.sym 35856 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1
.sym 35857 soc.cpu.decoded_imm_j[10]
.sym 35858 iomem_wdata[14]
.sym 35859 soc.cpu.pcpi_rs1[13]
.sym 35860 soc.cpu.mem_rdata_q[26]
.sym 35861 soc.cpu.decoded_imm_j[11]
.sym 35862 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 35863 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 35864 soc.cpu.irq_pending[18]
.sym 35865 soc.cpu.pcpi_rs2[25]
.sym 35866 soc.cpu.pcpi_rs2[29]
.sym 35867 soc.cpu.instr_maskirq
.sym 35868 soc.cpu.pcpi_rs2[11]
.sym 35869 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 35870 soc.cpu.irq_pending[3]
.sym 35871 soc.cpu.decoded_imm[27]
.sym 35872 soc.cpu.irq_pending[20]
.sym 35873 soc.cpu.irq_pending[12]
.sym 35874 soc.cpu.irq_mask[25]
.sym 35880 soc.cpu.irq_pending[12]
.sym 35882 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35883 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35884 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 35885 soc.cpu.irq_pending[8]
.sym 35886 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 35887 soc.cpu.irq_pending[16]
.sym 35888 soc.cpu.cpuregs_rs1[21]
.sym 35889 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35890 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 35891 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 35892 soc.cpu.irq_pending[15]
.sym 35893 soc.cpu.irq_pending[14]
.sym 35894 soc.cpu.irq_pending[11]
.sym 35896 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 35897 soc.cpu.cpuregs_rs1[30]
.sym 35899 soc.cpu.cpu_state[3]
.sym 35900 soc.cpu.irq_pending[10]
.sym 35901 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 35905 soc.cpu.irq_pending[9]
.sym 35906 soc.cpu.irq_pending[13]
.sym 35907 soc.cpu.cpu_state[3]
.sym 35908 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 35914 soc.cpu.cpuregs_rs1[21]
.sym 35919 soc.cpu.irq_pending[8]
.sym 35920 soc.cpu.irq_pending[9]
.sym 35921 soc.cpu.irq_pending[11]
.sym 35922 soc.cpu.irq_pending[10]
.sym 35925 soc.cpu.irq_pending[14]
.sym 35926 soc.cpu.irq_pending[13]
.sym 35927 soc.cpu.irq_pending[12]
.sym 35928 soc.cpu.irq_pending[15]
.sym 35931 soc.cpu.irq_pending[11]
.sym 35932 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 35933 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35934 soc.cpu.cpu_state[3]
.sym 35937 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35938 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 35939 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35940 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 35945 soc.cpu.cpuregs_rs1[30]
.sym 35949 soc.cpu.irq_pending[14]
.sym 35950 soc.cpu.cpu_state[3]
.sym 35951 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 35952 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 35955 soc.cpu.irq_pending[16]
.sym 35956 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 35957 soc.cpu.cpu_state[3]
.sym 35958 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 35959 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 35960 CLK$SB_IO_IN_$glb_clk
.sym 35961 resetn_SB_LUT4_I3_O_$glb_sr
.sym 35962 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 35963 soc.cpu.irq_pending[9]
.sym 35964 soc.cpu.irq_pending[25]
.sym 35965 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 35966 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 35967 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 35968 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35969 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1
.sym 35972 soc.cpu.cpuregs_rs1[8]
.sym 35973 soc.cpu.cpuregs_wrdata[5]
.sym 35974 soc.cpu.cpuregs_rs1[21]
.sym 35975 soc.cpu.decoded_imm[16]
.sym 35976 soc.cpu.pcpi_rs1[16]
.sym 35977 soc.cpu.decoded_imm[3]
.sym 35979 soc.cpu.decoded_imm_SB_DFFESR_Q_13_D_SB_LUT4_O_I0
.sym 35980 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 35982 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 35983 soc.cpu.irq_pending[0]
.sym 35984 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 35985 soc.cpu.pcpi_rs1[12]
.sym 35986 soc.cpu.irq_mask[9]
.sym 35987 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 35988 soc.cpu.cpuregs_wrdata[7]
.sym 35989 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 35990 soc.cpu.cpuregs_wrdata[23]
.sym 35991 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35992 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 35993 soc.cpu.irq_mask[30]
.sym 35994 soc.cpu.pcpi_rs1[17]
.sym 35995 soc.cpu.decoded_imm[14]
.sym 35996 soc.cpu.pcpi_rs2[27]
.sym 36004 soc.cpu.irq_pending[21]
.sym 36005 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 36007 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36008 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36009 soc.cpu.cpu_state[3]
.sym 36010 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 36011 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 36012 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36014 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 36016 soc.cpu.irq_pending[17]
.sym 36017 soc.cpu.cpu_state[3]
.sym 36018 soc.cpu.cpu_state[2]
.sym 36020 soc.cpu.irq_pending[3]
.sym 36021 soc.cpu.pcpi_rs1[21]
.sym 36022 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 36025 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 36028 soc.cpu.irq_pending[3]
.sym 36030 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36032 soc.cpu.irq_pending[20]
.sym 36033 soc.cpu.irq_mask[3]
.sym 36034 soc.cpu.cpu_state[4]
.sym 36036 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 36037 soc.cpu.irq_pending[21]
.sym 36038 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 36039 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 36044 soc.cpu.irq_mask[3]
.sym 36045 soc.cpu.irq_pending[3]
.sym 36048 soc.cpu.irq_pending[3]
.sym 36049 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 36050 soc.cpu.cpu_state[3]
.sym 36051 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 36054 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 36055 soc.cpu.cpu_state[2]
.sym 36056 soc.cpu.cpu_state[3]
.sym 36057 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36060 soc.cpu.irq_pending[17]
.sym 36061 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 36062 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36063 soc.cpu.cpu_state[3]
.sym 36066 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 36067 soc.cpu.irq_pending[20]
.sym 36068 soc.cpu.cpu_state[3]
.sym 36069 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36073 soc.cpu.irq_pending[3]
.sym 36075 soc.cpu.irq_mask[3]
.sym 36078 soc.cpu.cpu_state[3]
.sym 36079 soc.cpu.pcpi_rs1[21]
.sym 36080 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36081 soc.cpu.cpu_state[4]
.sym 36082 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 36083 CLK$SB_IO_IN_$glb_clk
.sym 36084 resetn_SB_LUT4_I3_O_$glb_sr
.sym 36085 soc.cpu.pcpi_rs2[22]
.sym 36086 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 36087 soc.cpu.pcpi_rs2[21]
.sym 36088 soc.cpu.pcpi_rs2[27]
.sym 36089 soc.cpu.pcpi_rs2[18]
.sym 36090 soc.cpu.pcpi_rs2[20]
.sym 36091 soc.cpu.mem_la_wdata[5]
.sym 36092 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 36095 soc.cpu.cpuregs_rs1[11]
.sym 36096 soc.cpu.cpuregs_wrdata[20]
.sym 36098 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36099 soc.cpu.pcpi_rs1[7]
.sym 36100 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36102 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1
.sym 36103 soc.cpu.reg_out[3]
.sym 36104 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36105 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36106 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 36107 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36109 soc.cpu.irq_pending[7]
.sym 36110 soc.cpu.irq_mask[11]
.sym 36112 soc.cpu.irq_mask[25]
.sym 36113 soc.cpu.cpuregs_wrdata[30]
.sym 36114 soc.cpu.irq_mask[7]
.sym 36115 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36116 soc.cpu.pcpi_rs2[13]
.sym 36117 soc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I3_O
.sym 36118 soc.cpu.pcpi_rs2[14]
.sym 36119 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1
.sym 36128 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 36129 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36130 soc.cpu.cpu_state[4]
.sym 36131 soc.cpu.pcpi_rs1[6]
.sym 36133 soc.cpu.instr_retirq
.sym 36137 soc.cpu.irq_mask[12]
.sym 36138 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36139 soc.cpu.irq_pending[12]
.sym 36141 soc.cpu.cpu_state[2]
.sym 36142 soc.cpu.cpuregs_rs1[21]
.sym 36144 soc.cpu.irq_pending[6]
.sym 36145 soc.cpu.cpu_state[3]
.sym 36146 soc.cpu.pcpi_rs1[27]
.sym 36147 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 36148 soc.cpu.irq_pending[5]
.sym 36149 soc.cpu.irq_pending[4]
.sym 36150 soc.cpu.irq_pending[27]
.sym 36151 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 36152 soc.cpu.irq_pending[6]
.sym 36154 soc.cpu.irq_mask[6]
.sym 36155 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 36156 soc.cpu.irq_pending[7]
.sym 36157 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 36160 soc.cpu.irq_pending[6]
.sym 36162 soc.cpu.irq_mask[6]
.sym 36165 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 36166 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 36167 soc.cpu.irq_pending[27]
.sym 36168 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 36171 soc.cpu.irq_pending[6]
.sym 36172 soc.cpu.irq_pending[4]
.sym 36173 soc.cpu.irq_pending[5]
.sym 36174 soc.cpu.irq_pending[7]
.sym 36177 soc.cpu.instr_retirq
.sym 36178 soc.cpu.cpu_state[2]
.sym 36179 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36180 soc.cpu.cpuregs_rs1[21]
.sym 36183 soc.cpu.irq_mask[12]
.sym 36185 soc.cpu.irq_pending[12]
.sym 36190 soc.cpu.irq_mask[12]
.sym 36192 soc.cpu.irq_pending[12]
.sym 36195 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 36196 soc.cpu.pcpi_rs1[6]
.sym 36197 soc.cpu.cpu_state[4]
.sym 36198 soc.cpu.cpu_state[3]
.sym 36201 soc.cpu.cpu_state[3]
.sym 36202 soc.cpu.cpu_state[4]
.sym 36203 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36204 soc.cpu.pcpi_rs1[27]
.sym 36205 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 36206 CLK$SB_IO_IN_$glb_clk
.sym 36207 resetn_SB_LUT4_I3_O_$glb_sr
.sym 36208 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 36209 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 36210 soc.cpu.irq_pending[6]
.sym 36211 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1
.sym 36212 soc.cpu.decoded_imm_SB_DFFESR_Q_27_D_SB_LUT4_O_I0
.sym 36213 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 36214 soc.cpu.irq_pending[7]
.sym 36215 soc.cpu.irq_pending[4]
.sym 36216 soc.cpu.pcpi_rs2[19]
.sym 36219 soc.cpu.cpuregs_rs1_SB_LUT4_O_2_I2
.sym 36220 soc.cpu.mem_la_wdata[3]
.sym 36221 soc.cpu.mem_la_wdata[5]
.sym 36225 soc.cpu.mem_do_rinst
.sym 36226 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36227 soc.cpu.pcpi_rs2[22]
.sym 36229 soc.cpu.instr_retirq
.sym 36230 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0
.sym 36231 soc.cpu.pcpi_rs2[21]
.sym 36232 soc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I3_O
.sym 36233 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 36234 soc.cpu.cpu_state[2]
.sym 36235 soc.cpu.cpuregs_wrdata[17]
.sym 36236 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 36237 soc.cpu.decoded_imm[25]
.sym 36238 soc.cpu.pcpi_rs2[24]
.sym 36239 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 36240 soc.cpu.irq_mask[6]
.sym 36241 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 36242 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I3_O
.sym 36252 soc.cpu.irq_mask[4]
.sym 36255 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 36257 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 36259 soc.cpu.cpu_state[2]
.sym 36262 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36264 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36265 soc.cpu.cpuregs_rs1[25]
.sym 36267 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 36268 soc.cpu.cpuregs_rs1[12]
.sym 36270 soc.cpu.cpuregs_rs1[11]
.sym 36273 soc.cpu.cpuregs_rs1[7]
.sym 36275 soc.cpu.irq_pending[6]
.sym 36277 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 36278 soc.cpu.cpuregs_rs1[5]
.sym 36280 soc.cpu.irq_pending[4]
.sym 36285 soc.cpu.cpuregs_rs1[7]
.sym 36288 soc.cpu.irq_mask[4]
.sym 36289 soc.cpu.irq_pending[4]
.sym 36294 soc.cpu.cpuregs_rs1[5]
.sym 36300 soc.cpu.cpuregs_rs1[12]
.sym 36306 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36307 soc.cpu.cpu_state[2]
.sym 36308 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36309 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 36312 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 36314 soc.cpu.irq_pending[6]
.sym 36315 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 36321 soc.cpu.cpuregs_rs1[11]
.sym 36325 soc.cpu.cpuregs_rs1[25]
.sym 36328 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 36329 CLK$SB_IO_IN_$glb_clk
.sym 36330 resetn_SB_LUT4_I3_O_$glb_sr
.sym 36331 soc.cpu.pcpi_rs2[26]
.sym 36332 soc.cpu.pcpi_rs2[24]
.sym 36333 soc.cpu.pcpi_rs2[8]
.sym 36334 soc.cpu.pcpi_rs2[13]
.sym 36335 soc.cpu.pcpi_rs2[14]
.sym 36336 soc.cpu.pcpi_rs2[12]
.sym 36337 soc.cpu.pcpi_rs2[31]
.sym 36338 soc.cpu.pcpi_rs2[28]
.sym 36339 soc.cpu.pcpi_rs2[16]
.sym 36341 soc.cpu.cpuregs_rs1_SB_LUT4_O_25_I2
.sym 36343 soc.cpu.decoded_imm_j[4]
.sym 36345 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36347 soc.cpu.pcpi_rs1[8]
.sym 36348 soc.cpu.irq_mask[4]
.sym 36351 soc.cpu.pcpi_rs1[3]
.sym 36352 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36353 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1
.sym 36355 soc.cpu.pcpi_rs2[11]
.sym 36356 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I3_O
.sym 36357 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 36358 soc.cpu.instr_maskirq
.sym 36359 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 36360 soc.cpu.cpuregs_rs1[9]
.sym 36361 soc.cpu.pcpi_rs2[25]
.sym 36362 soc.cpu.decoded_imm[0]
.sym 36364 soc.cpu.cpuregs_rs1[5]
.sym 36365 soc.cpu.mem_rdata_q[24]
.sym 36366 soc.cpu.irq_mask[25]
.sym 36372 soc.cpu.is_sb_sh_sw
.sym 36373 soc.cpu.cpuregs.regs.1.0.0_RDATA_9
.sym 36374 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 36375 soc.cpu.irq_mask[12]
.sym 36376 soc.cpu.decoded_imm_SB_DFFESR_Q_27_D_SB_LUT4_O_I0
.sym 36378 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36380 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36381 soc.cpu.irq_mask[5]
.sym 36382 soc.cpu.instr_maskirq
.sym 36383 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36384 soc.cpu.mem_rdata_q[11]
.sym 36386 soc.cpu.cpuregs_rs1_SB_LUT4_O_12_I2
.sym 36387 soc.cpu.cpuregs_rs1_SB_LUT4_O_3_I2
.sym 36388 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36390 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 36391 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 36392 soc.cpu.cpuregs_rs1[5]
.sym 36393 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 36394 soc.cpu.cpu_state[2]
.sym 36395 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36396 soc.cpu.cpuregs.regs.1.0.0_RDATA
.sym 36397 soc.cpu.cpuregs.regs.1.0.0_RDATA_10
.sym 36398 soc.cpu.instr_retirq
.sym 36400 soc.cpu.cpuregs_rs1_SB_LUT4_O_2_I2
.sym 36401 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 36402 soc.cpu.cpuregs_rs1[11]
.sym 36406 soc.cpu.instr_retirq
.sym 36407 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36408 soc.cpu.cpuregs_rs1[11]
.sym 36411 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 36412 soc.cpu.is_sb_sh_sw
.sym 36413 soc.cpu.mem_rdata_q[11]
.sym 36414 soc.cpu.decoded_imm_SB_DFFESR_Q_27_D_SB_LUT4_O_I0
.sym 36417 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36418 soc.cpu.irq_mask[12]
.sym 36419 soc.cpu.cpu_state[2]
.sym 36420 soc.cpu.instr_maskirq
.sym 36423 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36424 soc.cpu.cpuregs_rs1[5]
.sym 36425 soc.cpu.instr_retirq
.sym 36426 soc.cpu.cpu_state[2]
.sym 36429 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 36430 soc.cpu.cpuregs.regs.1.0.0_RDATA_9
.sym 36431 soc.cpu.cpuregs_rs1_SB_LUT4_O_3_I2
.sym 36432 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 36435 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 36436 soc.cpu.cpuregs.regs.1.0.0_RDATA_10
.sym 36437 soc.cpu.cpuregs_rs1_SB_LUT4_O_2_I2
.sym 36438 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 36441 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 36442 soc.cpu.cpuregs_rs1_SB_LUT4_O_12_I2
.sym 36443 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 36444 soc.cpu.cpuregs.regs.1.0.0_RDATA
.sym 36447 soc.cpu.instr_maskirq
.sym 36448 soc.cpu.irq_mask[5]
.sym 36449 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36450 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36451 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 36452 CLK$SB_IO_IN_$glb_clk
.sym 36453 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 36454 soc.cpu.pcpi_rs2[9]
.sym 36455 soc.cpu.pcpi_rs2[25]
.sym 36456 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I3_O
.sym 36457 soc.cpu.pcpi_rs2[10]
.sym 36458 soc.cpu.mem_la_wdata[2]
.sym 36459 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I3_O
.sym 36460 soc.cpu.pcpi_rs2[11]
.sym 36461 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 36464 soc.cpu.irq_mask[17]
.sym 36465 soc.cpu.cpuregs_wrdata[12]
.sym 36466 soc.cpu.is_sb_sh_sw
.sym 36467 soc.cpu.pcpi_rs2[31]
.sym 36469 soc.cpu.pcpi_rs2[13]
.sym 36470 soc.cpu.decoded_imm[4]
.sym 36471 soc.cpu.pcpi_rs2[28]
.sym 36472 soc.cpu.mem_rdata_q[11]
.sym 36473 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 36474 soc.cpu.mem_la_wdata[4]
.sym 36475 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I3_O
.sym 36476 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36477 soc.cpu.pcpi_rs2[8]
.sym 36478 soc.cpu.cpuregs_rs1[10]
.sym 36479 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36480 soc.cpu.cpuregs_wrdata[7]
.sym 36481 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 36482 soc.cpu.cpuregs_rs1_SB_LUT4_O_7_I2
.sym 36483 soc.cpu.cpuregs_rs1[10]
.sym 36484 soc.cpu.instr_retirq
.sym 36485 soc.cpu.irq_mask[30]
.sym 36486 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 36487 soc.cpu.decoded_imm[14]
.sym 36488 soc.cpu.decoded_imm[0]
.sym 36489 soc.cpu.irq_mask[9]
.sym 36496 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36497 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 36499 soc.cpu.irq_mask[6]
.sym 36501 soc.cpu.cpuregs_rs1[6]
.sym 36502 soc.cpu.instr_retirq
.sym 36503 soc.cpu.timer[20]
.sym 36506 soc.cpu.cpu_state[2]
.sym 36508 soc.cpu.irq_mask[20]
.sym 36510 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36511 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 36512 soc.cpu.instr_maskirq
.sym 36513 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 36516 soc.cpu.instr_timer
.sym 36517 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36518 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 36520 soc.cpu.instr_maskirq
.sym 36523 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 36524 soc.cpu.cpuregs_rs1[17]
.sym 36525 soc.cpu.cpuregs.regs.1.0.0_RDATA_11
.sym 36526 soc.cpu.cpuregs_rs1[20]
.sym 36528 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 36529 soc.cpu.cpuregs.regs.1.0.0_RDATA_11
.sym 36530 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 36531 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 36534 soc.cpu.instr_maskirq
.sym 36535 soc.cpu.irq_mask[20]
.sym 36540 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36541 soc.cpu.instr_timer
.sym 36542 soc.cpu.cpu_state[2]
.sym 36543 soc.cpu.timer[20]
.sym 36549 soc.cpu.cpuregs_rs1[17]
.sym 36554 soc.cpu.cpuregs_rs1[6]
.sym 36559 soc.cpu.cpuregs_rs1[20]
.sym 36564 soc.cpu.instr_maskirq
.sym 36565 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 36566 soc.cpu.irq_mask[6]
.sym 36570 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36571 soc.cpu.cpuregs_rs1[20]
.sym 36572 soc.cpu.instr_retirq
.sym 36573 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36574 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 36575 CLK$SB_IO_IN_$glb_clk
.sym 36576 resetn_SB_LUT4_I3_O_$glb_sr
.sym 36577 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I3_O
.sym 36578 soc.cpu.instr_maskirq
.sym 36579 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36580 soc.cpu.decoded_imm[0]
.sym 36581 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36582 soc.cpu.instr_timer
.sym 36583 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I3_O
.sym 36584 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36588 P2_3$SB_IO_OUT
.sym 36589 soc.cpu.timer[20]
.sym 36592 soc.cpu.pcpi_rs2[10]
.sym 36593 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 36596 soc.cpu.decoded_imm_j[11]
.sym 36597 soc.cpu.mem_rdata_q[22]
.sym 36601 soc.cpu.cpuregs_wrdata[30]
.sym 36602 soc.cpu.cpuregs_rs1[29]
.sym 36603 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I3_O
.sym 36604 soc.cpu.instr_timer
.sym 36605 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36606 soc.cpu.irq_mask[7]
.sym 36607 soc.cpu.timer[9]
.sym 36608 soc.cpu.cpuregs_rs1_SB_LUT4_O_6_I2
.sym 36609 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 36610 soc.cpu.cpuregs_rs1[17]
.sym 36611 soc.cpu.decoded_imm[10]
.sym 36612 soc.cpu.instr_maskirq
.sym 36619 soc.cpu.cpuregs.regs.0.0.0_RDATA_9
.sym 36620 soc.cpu.cpuregs_rs1_SB_LUT4_O_13_I2
.sym 36622 soc.cpu.cpuregs.regs.0.0.0_RDATA_4
.sym 36624 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36626 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36628 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 36629 soc.cpu.cpuregs_rs1[9]
.sym 36630 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 36631 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 36632 soc.cpu.instr_retirq
.sym 36634 soc.cpu.cpuregs_rs1_SB_LUT4_O_22_I2
.sym 36636 soc.cpu.cpuregs_rs1_SB_LUT4_O_25_I2
.sym 36638 soc.cpu.cpuregs_rs1[3]
.sym 36642 soc.cpu.cpuregs.regs.0.0.0_RDATA
.sym 36644 soc.cpu.cpuregs_rs1[15]
.sym 36645 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 36647 soc.cpu.cpuregs_rs1[4]
.sym 36648 soc.cpu.cpuregs.regs.0.0.0_RDATA_3
.sym 36651 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36652 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36653 soc.cpu.cpuregs_rs1[3]
.sym 36654 soc.cpu.instr_retirq
.sym 36659 soc.cpu.cpuregs_rs1[15]
.sym 36663 soc.cpu.cpuregs.regs.0.0.0_RDATA_4
.sym 36664 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 36665 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 36666 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 36670 soc.cpu.cpuregs_rs1[9]
.sym 36675 soc.cpu.cpuregs_rs1_SB_LUT4_O_25_I2
.sym 36676 soc.cpu.cpuregs.regs.0.0.0_RDATA
.sym 36677 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 36678 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 36681 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 36682 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 36683 soc.cpu.cpuregs.regs.0.0.0_RDATA_3
.sym 36684 soc.cpu.cpuregs_rs1_SB_LUT4_O_22_I2
.sym 36687 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 36688 soc.cpu.cpuregs.regs.0.0.0_RDATA_9
.sym 36689 soc.cpu.cpuregs_rs1_SB_LUT4_O_13_I2
.sym 36690 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 36696 soc.cpu.cpuregs_rs1[4]
.sym 36697 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 36698 CLK$SB_IO_IN_$glb_clk
.sym 36699 resetn_SB_LUT4_I3_O_$glb_sr
.sym 36700 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36701 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 36702 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36703 soc.cpu.cpuregs_rs1_SB_LUT4_O_10_I2
.sym 36704 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 36705 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36706 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I3_O
.sym 36707 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36709 soc.cpu.mem_rdata_q[26]
.sym 36710 soc.cpu.irq_mask[3]
.sym 36713 soc.cpu.decoded_rs2_SB_DFF_Q_3_D
.sym 36714 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 36715 soc.cpu.decoded_rs2_SB_DFF_Q_1_D
.sym 36716 soc.cpu.cpuregs_rs1_SB_LUT4_O_13_I2
.sym 36717 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 36719 LED_R$SB_IO_OUT
.sym 36720 soc.cpu.instr_retirq
.sym 36721 soc.cpu.instr_maskirq
.sym 36723 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 36724 soc.cpu.cpuregs_wrdata[22]
.sym 36725 soc.cpu.mem_rdata_q[20]
.sym 36726 soc.cpu.cpuregs_rs1[26]
.sym 36727 soc.cpu.cpuregs_wrdata[17]
.sym 36728 soc.cpu.cpuregs.regs.1.0.1_RDATA_11
.sym 36729 soc.cpu.cpuregs_rs1_SB_LUT4_O_15_I3
.sym 36730 soc.cpu.instr_timer
.sym 36731 soc.cpu.cpu_state[2]
.sym 36732 soc.cpu.cpuregs.regs.1.0.1_RDATA_10
.sym 36733 soc.cpu.cpuregs_rs1[4]
.sym 36734 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I3_O
.sym 36735 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 36742 soc.cpu.irq_mask[15]
.sym 36744 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 36746 soc.cpu.instr_timer
.sym 36747 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36748 soc.cpu.cpuregs_rs1[15]
.sym 36750 soc.cpu.instr_maskirq
.sym 36754 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 36755 soc.cpu.irq_mask[30]
.sym 36756 soc.cpu.instr_retirq
.sym 36757 soc.cpu.irq_mask[8]
.sym 36758 soc.cpu.cpuregs_rs1[30]
.sym 36759 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 36760 soc.cpu.timer[8]
.sym 36763 soc.cpu.irq_mask[3]
.sym 36764 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36766 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36767 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36769 soc.cpu.timer[3]
.sym 36771 soc.cpu.cpuregs_rs1[8]
.sym 36772 soc.cpu.timer[30]
.sym 36775 soc.cpu.cpuregs_rs1[8]
.sym 36780 soc.cpu.irq_mask[15]
.sym 36783 soc.cpu.instr_maskirq
.sym 36786 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 36787 soc.cpu.cpuregs_rs1[30]
.sym 36788 soc.cpu.instr_retirq
.sym 36789 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 36792 soc.cpu.irq_mask[30]
.sym 36793 soc.cpu.timer[30]
.sym 36794 soc.cpu.instr_timer
.sym 36795 soc.cpu.instr_maskirq
.sym 36798 soc.cpu.instr_retirq
.sym 36799 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36800 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36801 soc.cpu.cpuregs_rs1[8]
.sym 36804 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36805 soc.cpu.instr_retirq
.sym 36806 soc.cpu.cpuregs_rs1[15]
.sym 36807 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36810 soc.cpu.irq_mask[3]
.sym 36811 soc.cpu.timer[3]
.sym 36812 soc.cpu.instr_maskirq
.sym 36813 soc.cpu.instr_timer
.sym 36816 soc.cpu.instr_timer
.sym 36817 soc.cpu.instr_maskirq
.sym 36818 soc.cpu.timer[8]
.sym 36819 soc.cpu.irq_mask[8]
.sym 36820 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 36821 CLK$SB_IO_IN_$glb_clk
.sym 36822 resetn_SB_LUT4_I3_O_$glb_sr
.sym 36823 soc.cpu.cpuregs_rs1[29]
.sym 36824 soc.cpu.cpuregs_rs1[30]
.sym 36825 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I2
.sym 36826 soc.cpu.cpuregs_rs1_SB_LUT4_O_6_I2
.sym 36827 soc.cpu.cpuregs_rs1[17]
.sym 36828 soc.cpu.cpuregs_rs1_SB_LUT4_O_21_I2
.sym 36829 soc.cpu.cpuregs_rs1_SB_LUT4_O_7_I2
.sym 36830 soc.cpu.cpuregs_rs1[26]
.sym 36836 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 36838 soc.cpu.timer[4]
.sym 36839 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 36842 soc.cpu.timer[15]
.sym 36844 soc.cpu.cpuregs_rs1[15]
.sym 36848 soc.cpu.cpuregs_rs1[17]
.sym 36849 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 36850 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 36851 soc.cpu.cpuregs_rs1[5]
.sym 36852 soc.cpu.cpuregs_rs1[9]
.sym 36853 soc.cpu.timer[17]
.sym 36854 soc.cpu.cpuregs_rs1[26]
.sym 36855 soc.cpu.cpuregs_rs1[3]
.sym 36856 soc.cpu.cpuregs_rs1[29]
.sym 36857 soc.cpu.cpuregs_rs1_SB_LUT4_O_30_I2
.sym 36858 soc.cpu.timer[30]
.sym 36867 soc.cpu.cpuregs_rs1_SB_LUT4_O_3_I2
.sym 36868 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 36871 soc.cpu.cpuregs.regs.1.0.1_RDATA_6
.sym 36874 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 36877 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36878 soc.cpu.cpuregs_wrdata[21]
.sym 36879 soc.cpu.cpuregs.regs.1.0.1_RDATA_9
.sym 36883 soc.cpu.cpuregs_wrdata[20]
.sym 36884 soc.cpu.cpuregs_wrdata[22]
.sym 36886 soc.cpu.cpuregs_rs1_SB_LUT4_O_2_I2
.sym 36888 soc.cpu.cpuregs.regs.1.0.1_RDATA_11
.sym 36889 soc.cpu.cpuregs_wrdata[31]
.sym 36891 soc.cpu.cpuregs_rs1_SB_LUT4_O_6_I2
.sym 36892 soc.cpu.cpuregs.regs.1.0.1_RDATA_10
.sym 36897 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36898 soc.cpu.cpuregs.regs.1.0.1_RDATA_10
.sym 36899 soc.cpu.cpuregs_rs1_SB_LUT4_O_2_I2
.sym 36900 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 36903 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 36904 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36905 soc.cpu.cpuregs.regs.1.0.1_RDATA_11
.sym 36906 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 36909 soc.cpu.cpuregs.regs.1.0.1_RDATA_9
.sym 36910 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 36911 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36912 soc.cpu.cpuregs_rs1_SB_LUT4_O_3_I2
.sym 36918 soc.cpu.cpuregs_wrdata[22]
.sym 36924 soc.cpu.cpuregs_wrdata[20]
.sym 36927 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 36928 soc.cpu.cpuregs_rs1_SB_LUT4_O_6_I2
.sym 36929 soc.cpu.cpuregs.regs.1.0.1_RDATA_6
.sym 36930 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36934 soc.cpu.cpuregs_wrdata[21]
.sym 36942 soc.cpu.cpuregs_wrdata[31]
.sym 36944 CLK$SB_IO_IN_$glb_clk
.sym 36946 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 36947 soc.cpu.cpuregs_rs1_SB_LUT4_O_14_I2
.sym 36948 soc.cpu.cpuregs_rs1_SB_LUT4_O_15_I3
.sym 36949 soc.cpu.cpuregs_rs1_SB_LUT4_O_30_I2
.sym 36950 soc.cpu.cpuregs_rs1[4]
.sym 36951 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 36952 soc.cpu.cpuregs_rs1[7]
.sym 36953 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 36954 soc.cpu.is_slli_srli_srai
.sym 36958 soc.cpu.cpuregs_rs1[16]
.sym 36959 P2_7$SB_IO_OUT
.sym 36960 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 36965 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 36967 soc.cpu.cpuregs.regs.1.0.1_RDATA_6
.sym 36968 soc.cpu.decoded_rs1_SB_DFF_Q_1_D
.sym 36970 soc.cpu.cpuregs_rs1[10]
.sym 36971 soc.cpu.cpuregs_rs1[4]
.sym 36972 soc.cpu.cpuregs_wrdata[7]
.sym 36973 soc.cpu.cpuregs_rs1_SB_LUT4_O_31_I2
.sym 36974 soc.cpu.cpuregs.regs.0.0.1_RDATA_8
.sym 36975 soc.cpu.cpuregs_rs1[7]
.sym 36976 soc.cpu.cpuregs.regs.0.0.1_RDATA_9
.sym 36977 soc.cpu.cpuregs.regs.0.0.0_RDATA_14
.sym 36978 soc.cpu.cpuregs_rs1_SB_LUT4_O_7_I2
.sym 36980 soc.cpu.cpuregs.regs.0.0.1_RDATA_11
.sym 36987 soc.cpu.cpuregs_rs1_SB_LUT4_O_22_I2
.sym 36989 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 36991 soc.cpu.instr_maskirq
.sym 36992 soc.cpu.instr_retirq
.sym 36993 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36997 soc.cpu.cpuregs_rs1_SB_LUT4_O_13_I2
.sym 36999 soc.cpu.cpuregs_rs1[17]
.sym 37001 soc.cpu.cpuregs.regs.0.0.1_RDATA_7
.sym 37002 soc.cpu.cpuregs.regs.0.0.1_RDATA_9
.sym 37003 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 37005 soc.cpu.cpuregs_rs1_SB_LUT4_O_15_I3
.sym 37006 soc.cpu.cpuregs.regs.0.0.0_RDATA_6
.sym 37007 soc.cpu.cpuregs_wrdata[6]
.sym 37010 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 37011 soc.cpu.cpuregs.regs.0.0.1_RDATA_3
.sym 37013 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 37014 soc.cpu.cpuregs_rs1_SB_LUT4_O_16_I2
.sym 37015 soc.cpu.cpuregs_wrdata[1]
.sym 37017 soc.cpu.irq_mask[17]
.sym 37018 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 37020 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 37021 soc.cpu.cpuregs_rs1[17]
.sym 37022 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 37023 soc.cpu.instr_retirq
.sym 37026 soc.cpu.cpuregs_wrdata[1]
.sym 37034 soc.cpu.cpuregs_wrdata[6]
.sym 37038 soc.cpu.cpuregs.regs.0.0.1_RDATA_7
.sym 37039 soc.cpu.cpuregs_rs1_SB_LUT4_O_15_I3
.sym 37040 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 37041 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 37044 soc.cpu.cpuregs_rs1_SB_LUT4_O_22_I2
.sym 37045 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 37046 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 37047 soc.cpu.cpuregs.regs.0.0.1_RDATA_3
.sym 37050 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 37051 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 37052 soc.cpu.cpuregs.regs.0.0.0_RDATA_6
.sym 37053 soc.cpu.cpuregs_rs1_SB_LUT4_O_16_I2
.sym 37056 soc.cpu.instr_maskirq
.sym 37059 soc.cpu.irq_mask[17]
.sym 37062 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 37063 soc.cpu.cpuregs.regs.0.0.1_RDATA_9
.sym 37064 soc.cpu.cpuregs_rs1_SB_LUT4_O_13_I2
.sym 37065 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 37067 CLK$SB_IO_IN_$glb_clk
.sym 37072 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 37073 soc.cpu.cpuregs_rs1_SB_LUT4_O_29_I2
.sym 37075 soc.cpu.cpuregs_rs1[10]
.sym 37085 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 37088 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 37094 soc.cpu.cpuregs_rs1_SB_LUT4_O_29_I2
.sym 37096 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 37099 P2_2$SB_IO_OUT
.sym 37102 P2_4$SB_IO_OUT
.sym 37110 soc.cpu.cpuregs_rs1_SB_LUT4_O_29_I2
.sym 37115 soc.cpu.cpuregs_wrdata[11]
.sym 37116 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 37120 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 37122 soc.cpu.cpuregs.regs.0.0.1_RDATA_12
.sym 37123 soc.cpu.cpuregs_wrdata[15]
.sym 37124 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 37126 soc.cpu.cpuregs.regs.0.0.1_RDATA_4
.sym 37130 soc.cpu.cpuregs_wrdata[12]
.sym 37132 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 37134 soc.cpu.cpuregs.regs.0.0.1_RDATA
.sym 37138 soc.cpu.cpuregs_wrdata[5]
.sym 37139 soc.cpu.cpuregs_rs1_SB_LUT4_O_25_I2
.sym 37140 soc.cpu.cpuregs.regs.0.0.1_RDATA_10
.sym 37141 soc.cpu.cpuregs_rs1_SB_LUT4_O_31_I2
.sym 37143 soc.cpu.cpuregs_wrdata[12]
.sym 37149 soc.cpu.cpuregs.regs.0.0.1_RDATA
.sym 37150 soc.cpu.cpuregs_rs1_SB_LUT4_O_25_I2
.sym 37151 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 37152 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 37155 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 37156 soc.cpu.cpuregs.regs.0.0.1_RDATA_10
.sym 37157 soc.cpu.cpuregs_rs1_SB_LUT4_O_31_I2
.sym 37158 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 37161 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 37162 soc.cpu.cpuregs.regs.0.0.1_RDATA_4
.sym 37163 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 37164 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 37167 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 37168 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 37169 soc.cpu.cpuregs_rs1_SB_LUT4_O_29_I2
.sym 37170 soc.cpu.cpuregs.regs.0.0.1_RDATA_12
.sym 37174 soc.cpu.cpuregs_wrdata[15]
.sym 37180 soc.cpu.cpuregs_wrdata[11]
.sym 37185 soc.cpu.cpuregs_wrdata[5]
.sym 37190 CLK$SB_IO_IN_$glb_clk
.sym 37205 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 37206 soc.cpu.decoded_rs1_SB_DFF_Q_2_D
.sym 37208 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 37214 soc.cpu.decoded_rs1_SB_DFF_Q_1_D
.sym 37215 soc.cpu.instr_lui
.sym 37237 soc.cpu.cpuregs_rs1[3]
.sym 37260 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 37311 soc.cpu.cpuregs_rs1[3]
.sym 37312 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 37313 CLK$SB_IO_IN_$glb_clk
.sym 37314 resetn_SB_LUT4_I3_O_$glb_sr
.sym 37328 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 37360 P2_7$SB_IO_OUT
.sym 37363 P2_3$SB_IO_OUT
.sym 37372 P2_3$SB_IO_OUT
.sym 37378 P2_7$SB_IO_OUT
.sym 37426 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 37434 soc.cpu.alu_out_q[13]
.sym 37437 $PACKER_GND_NET
.sym 37439 soc.cpu.pcpi_rs2[9]
.sym 37447 UART_RX$SB_IO_IN
.sym 37544 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_I0_O
.sym 37545 soc.cpu.alu_out_q[1]
.sym 37546 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37547 soc.cpu.alu_out_SB_LUT4_O_30_I2
.sym 37548 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 37549 soc.cpu.alu_out_SB_LUT4_O_30_I0
.sym 37550 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 37553 soc.cpu.alu_out_q[25]
.sym 37561 iomem_addr[16]
.sym 37563 soc.cpu.instr_jalr
.sym 37565 P2_5$SB_IO_OUT
.sym 37583 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 37587 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 37595 soc.cpu.mem_la_wdata[0]
.sym 37597 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 37600 soc.cpu.pcpi_rs2[28]
.sym 37609 soc.cpu.alu_out_SB_LUT4_O_3_I2
.sym 37622 soc.cpu.alu_out_SB_LUT4_O_6_I1
.sym 37623 soc.cpu.alu_out_SB_LUT4_O_18_I3
.sym 37625 soc.cpu.pcpi_rs2[13]
.sym 37627 soc.cpu.pcpi_rs1[25]
.sym 37630 soc.cpu.alu_out_SB_LUT4_O_6_I2
.sym 37633 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 37634 soc.cpu.pcpi_rs1[13]
.sym 37637 soc.cpu.alu_out_SB_LUT4_O_18_I2
.sym 37639 soc.cpu.pcpi_rs2[25]
.sym 37640 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 37641 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 37642 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 37645 soc.cpu.mem_rdata_q[31]
.sym 37649 soc.cpu.alu_out_SB_LUT4_O_18_I1
.sym 37650 soc.cpu.alu_out_SB_LUT4_O_6_I0
.sym 37653 soc.cpu.alu_out_SB_LUT4_O_18_I1
.sym 37654 soc.cpu.alu_out_SB_LUT4_O_18_I2
.sym 37656 soc.cpu.alu_out_SB_LUT4_O_18_I3
.sym 37659 soc.cpu.pcpi_rs1[13]
.sym 37661 soc.cpu.pcpi_rs2[13]
.sym 37662 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 37666 soc.cpu.pcpi_rs1[25]
.sym 37668 soc.cpu.pcpi_rs2[25]
.sym 37671 soc.cpu.alu_out_SB_LUT4_O_6_I2
.sym 37672 soc.cpu.alu_out_SB_LUT4_O_6_I1
.sym 37673 soc.cpu.alu_out_SB_LUT4_O_6_I0
.sym 37674 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 37677 soc.cpu.mem_rdata_q[31]
.sym 37678 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 37683 soc.cpu.pcpi_rs2[13]
.sym 37684 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 37685 soc.cpu.pcpi_rs1[13]
.sym 37686 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 37689 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 37690 soc.cpu.pcpi_rs2[25]
.sym 37691 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 37692 soc.cpu.pcpi_rs1[25]
.sym 37700 CLK$SB_IO_IN_$glb_clk
.sym 37702 soc.cpu.alu_out_q[5]
.sym 37703 soc.cpu.alu_out_SB_LUT4_O_24_I2
.sym 37704 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I0
.sym 37705 soc.cpu.alu_out_SB_LUT4_O_26_I2
.sym 37706 soc.cpu.alu_out_q[7]
.sym 37707 soc.cpu.alu_out_SB_LUT4_O_29_I2
.sym 37708 soc.cpu.alu_out_SB_LUT4_O_26_I0
.sym 37709 soc.cpu.alu_out_SB_LUT4_O_24_I0
.sym 37714 soc.cpu.pcpi_rs1[1]
.sym 37717 soc.cpu.decoded_imm_j[14]
.sym 37718 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 37721 soc.cpu.pcpi_rs1[0]
.sym 37723 soc.cpu.pcpi_rs1[25]
.sym 37724 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 37728 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37730 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2
.sym 37731 soc.cpu.alu_out_SB_LUT4_O_23_I1
.sym 37732 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 37734 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I2
.sym 37736 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2
.sym 37737 soc.cpu.mem_la_wdata[1]
.sym 37743 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2
.sym 37745 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I3
.sym 37747 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I3
.sym 37748 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I3
.sym 37749 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 37750 soc.cpu.alu_out_SB_LUT4_O_29_I3
.sym 37751 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 37752 soc.cpu.alu_out_SB_LUT4_O_30_I1_SB_LUT4_O_I3
.sym 37756 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2
.sym 37758 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_O_I3
.sym 37760 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I2
.sym 37762 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 37763 soc.cpu.instr_sub
.sym 37764 soc.cpu.alu_out_SB_LUT4_O_18_I3_SB_LUT4_O_I3
.sym 37765 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_O_I2
.sym 37769 soc.cpu.alu_out_SB_LUT4_O_30_I1_SB_LUT4_O_I2
.sym 37770 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 37771 soc.cpu.instr_sub
.sym 37772 soc.cpu.alu_out_SB_LUT4_O_29_I2
.sym 37774 soc.cpu.alu_out_SB_LUT4_O_18_I3_SB_LUT4_O_I2
.sym 37778 soc.cpu.alu_out_SB_LUT4_O_29_I2
.sym 37779 soc.cpu.alu_out_SB_LUT4_O_29_I3
.sym 37782 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I2
.sym 37783 soc.cpu.instr_sub
.sym 37784 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 37785 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I3
.sym 37788 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 37789 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 37790 soc.cpu.instr_sub
.sym 37791 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 37794 soc.cpu.alu_out_SB_LUT4_O_18_I3_SB_LUT4_O_I3
.sym 37795 soc.cpu.instr_sub
.sym 37796 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 37797 soc.cpu.alu_out_SB_LUT4_O_18_I3_SB_LUT4_O_I2
.sym 37800 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_O_I2
.sym 37801 soc.cpu.instr_sub
.sym 37802 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_O_I3
.sym 37803 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 37806 soc.cpu.instr_sub
.sym 37807 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2
.sym 37808 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I3
.sym 37809 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 37812 soc.cpu.instr_sub
.sym 37813 soc.cpu.alu_out_SB_LUT4_O_30_I1_SB_LUT4_O_I2
.sym 37814 soc.cpu.alu_out_SB_LUT4_O_30_I1_SB_LUT4_O_I3
.sym 37815 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 37818 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 37819 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2
.sym 37820 soc.cpu.instr_sub
.sym 37821 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I3
.sym 37823 CLK$SB_IO_IN_$glb_clk
.sym 37825 soc.cpu.alu_out_SB_LUT4_O_5_I0
.sym 37826 soc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37827 soc.cpu.alu_out_SB_LUT4_O_28_I0
.sym 37828 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37829 soc.cpu.alu_out_SB_LUT4_O_5_I2
.sym 37830 soc.cpu.alu_out_SB_LUT4_O_3_I2
.sym 37831 soc.cpu.alu_out_q[26]
.sym 37832 soc.cpu.alu_out_q[3]
.sym 37833 soc.cpu.mem_la_wdata[5]
.sym 37835 soc.cpu.pcpi_rs2[10]
.sym 37836 soc.cpu.mem_la_wdata[5]
.sym 37837 soc.cpu.alu_out_q[2]
.sym 37838 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 37839 soc.cpu.is_alu_reg_imm
.sym 37840 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 37841 soc.cpu.alu_out_SB_LUT4_O_27_I1
.sym 37842 soc.cpu.pcpi_rs2[14]
.sym 37843 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 37845 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 37846 soc.memory.wen[0]
.sym 37847 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 37849 soc.cpu.alu_out_SB_LUT4_O_23_I1_SB_LUT4_O_I2
.sym 37850 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 37851 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 37852 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 37853 soc.cpu.alu_out_q[7]
.sym 37854 soc.cpu.pcpi_rs1[26]
.sym 37856 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 37857 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 37858 soc.cpu.pcpi_rs1[7]
.sym 37859 soc.cpu.alu_out_q[28]
.sym 37860 soc.cpu.pcpi_rs1[2]
.sym 37866 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2
.sym 37868 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 37873 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 37874 soc.cpu.alu_out_SB_LUT4_O_23_I1_SB_LUT4_O_I3
.sym 37875 soc.cpu.alu_out_SB_LUT4_O_23_I1_SB_LUT4_O_I2
.sym 37876 soc.cpu.pcpi_rs2[28]
.sym 37877 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2
.sym 37878 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I3
.sym 37879 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 37880 soc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I2
.sym 37882 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 37883 soc.cpu.instr_sub
.sym 37884 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 37885 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I3
.sym 37887 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 37888 soc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I3
.sym 37889 soc.cpu.alu_out_SB_LUT4_O_3_I0
.sym 37890 soc.cpu.alu_out_SB_LUT4_O_3_I1
.sym 37891 soc.cpu.instr_sub
.sym 37892 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 37893 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I3
.sym 37895 soc.cpu.alu_out_SB_LUT4_O_3_I2
.sym 37896 soc.cpu.pcpi_rs1[28]
.sym 37899 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 37900 soc.cpu.alu_out_SB_LUT4_O_23_I1_SB_LUT4_O_I3
.sym 37901 soc.cpu.alu_out_SB_LUT4_O_23_I1_SB_LUT4_O_I2
.sym 37902 soc.cpu.instr_sub
.sym 37905 soc.cpu.alu_out_SB_LUT4_O_3_I0
.sym 37906 soc.cpu.alu_out_SB_LUT4_O_3_I2
.sym 37907 soc.cpu.alu_out_SB_LUT4_O_3_I1
.sym 37908 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 37911 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 37912 soc.cpu.instr_sub
.sym 37913 soc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I3
.sym 37914 soc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I2
.sym 37917 soc.cpu.instr_sub
.sym 37918 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 37919 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 37920 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I3
.sym 37923 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 37924 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I3
.sym 37925 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2
.sym 37926 soc.cpu.instr_sub
.sym 37929 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I3
.sym 37930 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2
.sym 37931 soc.cpu.instr_sub
.sym 37932 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 37935 soc.cpu.instr_sub
.sym 37936 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 37937 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 37938 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 37941 soc.cpu.pcpi_rs2[28]
.sym 37942 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 37943 soc.cpu.pcpi_rs1[28]
.sym 37944 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 37946 CLK$SB_IO_IN_$glb_clk
.sym 37957 soc.cpu.pcpi_rs2[12]
.sym 37958 soc.cpu.pcpi_rs2[12]
.sym 37959 soc.cpu.mem_la_wdata[2]
.sym 37960 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2
.sym 37964 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 37965 soc.cpu.pcpi_rs1[6]
.sym 37966 soc.cpu.alu_out_SB_LUT4_O_25_I1
.sym 37968 soc.cpu.alu_out_SB_LUT4_O_12_I1
.sym 37969 soc.cpu.irq_state[0]
.sym 37970 soc.cpu.alu_out_SB_LUT4_O_19_I1
.sym 37971 soc.cpu.pcpi_rs1[6]
.sym 37973 soc.cpu.pcpi_rs1[28]
.sym 37974 soc.cpu.pcpi_rs2[26]
.sym 37975 soc.cpu.alu_out_q[7]
.sym 37976 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 37978 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 37979 soc.cpu.pcpi_rs1[15]
.sym 37980 soc.cpu.pcpi_rs1[6]
.sym 37981 soc.cpu.pcpi_rs1[0]
.sym 37982 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 37983 soc.cpu.pcpi_rs1[0]
.sym 37990 soc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37991 soc.cpu.pcpi_rs1[6]
.sym 37992 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37993 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37994 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37995 soc.cpu.pcpi_rs1[4]
.sym 37997 soc.cpu.alu_out_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38001 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38005 soc.cpu.pcpi_rs1[3]
.sym 38006 soc.cpu.pcpi_rs1[2]
.sym 38007 soc.cpu.pcpi_rs1[0]
.sym 38009 soc.cpu.pcpi_rs1[1]
.sym 38010 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38011 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38015 soc.cpu.pcpi_rs1[5]
.sym 38018 soc.cpu.pcpi_rs1[7]
.sym 38021 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 38023 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38024 soc.cpu.pcpi_rs1[0]
.sym 38027 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 38029 soc.cpu.pcpi_rs1[1]
.sym 38030 soc.cpu.alu_out_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38031 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 38033 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 38035 soc.cpu.pcpi_rs1[2]
.sym 38036 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38037 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 38039 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 38041 soc.cpu.pcpi_rs1[3]
.sym 38042 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38043 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 38045 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 38047 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38048 soc.cpu.pcpi_rs1[4]
.sym 38049 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 38051 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 38053 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38054 soc.cpu.pcpi_rs1[5]
.sym 38055 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 38057 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 38059 soc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38060 soc.cpu.pcpi_rs1[6]
.sym 38061 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 38063 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 38065 soc.cpu.pcpi_rs1[7]
.sym 38066 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38067 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 38081 soc.cpu.cpuregs_wrdata[8]
.sym 38082 soc.cpu.pcpi_rs2[31]
.sym 38083 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 38084 iomem_addr[13]
.sym 38085 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 38087 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 38089 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38091 soc.cpu.pcpi_rs1[4]
.sym 38092 iomem_addr[12]
.sym 38093 soc.cpu.alu_out_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38096 soc.cpu.pcpi_rs1[22]
.sym 38097 soc.cpu.alu_out_q[19]
.sym 38098 soc.cpu.pcpi_rs2[28]
.sym 38099 soc.cpu.alu_out_q[6]
.sym 38100 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 38102 soc.cpu.pcpi_rs1[9]
.sym 38103 soc.cpu.alu_out_q[12]
.sym 38104 soc.cpu.pcpi_rs1[22]
.sym 38105 soc.cpu.pcpi_rs1[21]
.sym 38107 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 38113 soc.cpu.pcpi_rs1[13]
.sym 38114 soc.cpu.alu_out_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38118 soc.cpu.pcpi_rs1[9]
.sym 38120 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38121 soc.cpu.pcpi_rs1[14]
.sym 38122 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38125 soc.cpu.pcpi_rs1[12]
.sym 38126 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38131 soc.cpu.pcpi_rs1[11]
.sym 38132 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38134 soc.cpu.pcpi_rs1[8]
.sym 38136 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38137 soc.cpu.pcpi_rs1[10]
.sym 38139 soc.cpu.pcpi_rs1[15]
.sym 38140 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38142 soc.cpu.alu_out_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38144 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 38146 soc.cpu.alu_out_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38147 soc.cpu.pcpi_rs1[8]
.sym 38148 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 38150 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 38152 soc.cpu.pcpi_rs1[9]
.sym 38153 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38154 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 38156 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 38158 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38159 soc.cpu.pcpi_rs1[10]
.sym 38160 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 38162 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 38164 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38165 soc.cpu.pcpi_rs1[11]
.sym 38166 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 38168 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 38170 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38171 soc.cpu.pcpi_rs1[12]
.sym 38172 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 38174 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 38176 soc.cpu.alu_out_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38177 soc.cpu.pcpi_rs1[13]
.sym 38178 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 38180 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 38182 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38183 soc.cpu.pcpi_rs1[14]
.sym 38184 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 38186 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 38188 soc.cpu.pcpi_rs1[15]
.sym 38189 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38190 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 38204 soc.cpu.pcpi_rs2[28]
.sym 38205 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 38206 iomem_addr[11]
.sym 38207 soc.cpu.pcpi_rs2[9]
.sym 38208 soc.cpu.alu_out_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38209 soc.cpu.pcpi_rs2[10]
.sym 38210 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38212 soc.cpu.cpu_state[6]
.sym 38214 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 38217 soc.cpu.pcpi_rs1[14]
.sym 38218 soc.cpu.pcpi_rs1[10]
.sym 38219 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2
.sym 38220 soc.cpu.pcpi_rs1[8]
.sym 38221 soc.cpu.pcpi_rs1[20]
.sym 38223 soc.cpu.pcpi_rs1[10]
.sym 38224 soc.cpu.alu_out_SB_LUT4_O_23_I1
.sym 38225 soc.cpu.pcpi_rs1[25]
.sym 38226 soc.cpu.pcpi_rs2[17]
.sym 38227 soc.cpu.pcpi_rs1[1]
.sym 38228 soc.cpu.pcpi_rs1[18]
.sym 38229 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 38230 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 38237 soc.cpu.pcpi_rs1[20]
.sym 38239 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38243 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38244 soc.cpu.pcpi_rs1[16]
.sym 38245 soc.cpu.alu_out_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38247 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38248 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38249 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38251 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38252 soc.cpu.pcpi_rs1[17]
.sym 38253 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38254 soc.cpu.pcpi_rs1[18]
.sym 38256 soc.cpu.pcpi_rs1[22]
.sym 38264 soc.cpu.pcpi_rs1[23]
.sym 38265 soc.cpu.pcpi_rs1[21]
.sym 38266 soc.cpu.pcpi_rs1[19]
.sym 38267 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 38269 soc.cpu.alu_out_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38270 soc.cpu.pcpi_rs1[16]
.sym 38271 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 38273 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 38275 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38276 soc.cpu.pcpi_rs1[17]
.sym 38277 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 38279 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 38281 soc.cpu.pcpi_rs1[18]
.sym 38282 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38283 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 38285 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 38287 soc.cpu.pcpi_rs1[19]
.sym 38288 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38289 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 38291 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 38293 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38294 soc.cpu.pcpi_rs1[20]
.sym 38295 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 38297 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 38299 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38300 soc.cpu.pcpi_rs1[21]
.sym 38301 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 38303 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 38305 soc.cpu.pcpi_rs1[22]
.sym 38306 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38307 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 38309 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 38311 soc.cpu.pcpi_rs1[23]
.sym 38312 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38313 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 38324 soc.cpu.instr_bge_SB_LUT4_I2_I3
.sym 38328 soc.cpu.cpuregs_wrdata[3]
.sym 38330 soc.cpu.mem_do_wdata
.sym 38331 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38332 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 38333 soc.cpu.alu_out_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38334 soc.cpu.pcpi_rs2[22]
.sym 38335 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38336 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 38338 soc.cpu.mem_wordsize[1]
.sym 38339 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38341 soc.cpu.pcpi_rs1[26]
.sym 38342 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 38343 soc.cpu.pcpi_rs1[29]
.sym 38344 flash_io3_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 38345 soc.cpu.alu_out_q[7]
.sym 38346 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I1
.sym 38347 soc.cpu.alu_out_q[28]
.sym 38348 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 38349 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 38350 soc.cpu.pcpi_rs1[23]
.sym 38351 soc.cpu.pcpi_rs1[17]
.sym 38352 soc.cpu.pcpi_rs1[19]
.sym 38353 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 38358 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38359 soc.cpu.pcpi_rs1[26]
.sym 38360 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38361 soc.cpu.pcpi_rs1[29]
.sym 38364 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38366 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38370 soc.cpu.instr_bge_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 38372 soc.cpu.alu_out_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38376 soc.cpu.pcpi_rs1[28]
.sym 38378 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38379 soc.cpu.pcpi_rs1[24]
.sym 38380 soc.cpu.pcpi_rs1[31]
.sym 38383 soc.cpu.pcpi_rs1[30]
.sym 38384 soc.cpu.pcpi_rs1[25]
.sym 38386 soc.cpu.pcpi_rs1[27]
.sym 38387 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38390 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 38392 soc.cpu.pcpi_rs1[24]
.sym 38393 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38394 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 38396 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 38398 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38399 soc.cpu.pcpi_rs1[25]
.sym 38400 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 38402 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 38404 soc.cpu.pcpi_rs1[26]
.sym 38405 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38406 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 38408 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 38410 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38411 soc.cpu.pcpi_rs1[27]
.sym 38412 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 38414 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 38416 soc.cpu.alu_out_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38417 soc.cpu.pcpi_rs1[28]
.sym 38418 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 38420 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 38422 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38423 soc.cpu.pcpi_rs1[29]
.sym 38424 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 38426 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[31]
.sym 38428 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38429 soc.cpu.pcpi_rs1[30]
.sym 38430 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 38432 $nextpnr_ICESTORM_LC_2$I3
.sym 38434 soc.cpu.pcpi_rs1[31]
.sym 38435 soc.cpu.instr_bge_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 38436 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[31]
.sym 38440 soc.cpu.instr_bge_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 38441 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 38442 soc.cpu.alu_out_q[30]
.sym 38443 soc.cpu.alu_out_q[20]
.sym 38444 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38445 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38446 soc.cpu.alu_out_SB_LUT4_O_23_I2
.sym 38447 soc.cpu.alu_out_q[8]
.sym 38452 soc.cpu.decoded_rd[2]
.sym 38453 soc.cpu.cpuregs_waddr[3]
.sym 38454 soc.cpu.mem_do_rdata
.sym 38455 soc.cpu.latched_branch
.sym 38457 soc.cpu.decoded_rd[3]
.sym 38458 soc.cpu.instr_bge_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 38460 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 38461 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 38462 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38464 soc.cpu.reg_out[11]
.sym 38465 soc.cpu.pcpi_rs2[26]
.sym 38466 soc.cpu.alu_out_q[11]
.sym 38467 soc.cpu.pcpi_rs1[28]
.sym 38468 soc.cpu.mem_wordsize[1]
.sym 38469 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 38470 soc.cpu.pcpi_rs2[17]
.sym 38471 soc.cpu.pcpi_rs1[15]
.sym 38472 soc.cpu.reg_out[13]
.sym 38473 soc.cpu.pcpi_rs2[8]
.sym 38474 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 38475 soc.cpu.alu_out_q[7]
.sym 38476 $nextpnr_ICESTORM_LC_2$I3
.sym 38481 soc.cpu.pcpi_rs2[11]
.sym 38482 soc.cpu.pcpi_rs2[11]
.sym 38483 soc.cpu.alu_out_SB_LUT4_O_20_I2
.sym 38484 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 38485 soc.cpu.reg_out[28]
.sym 38486 soc.cpu.alu_out_SB_LUT4_O_14_I1
.sym 38489 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 38490 soc.cpu.pcpi_rs1[17]
.sym 38492 soc.cpu.alu_out_SB_LUT4_O_20_I1
.sym 38494 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 38495 soc.cpu.latched_stalu
.sym 38496 soc.cpu.pcpi_rs2[17]
.sym 38497 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 38500 soc.cpu.alu_out_SB_LUT4_O_14_I0
.sym 38501 soc.cpu.pcpi_rs2[24]
.sym 38502 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 38505 soc.cpu.pcpi_rs1[11]
.sym 38507 soc.cpu.alu_out_q[28]
.sym 38508 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38509 soc.cpu.alu_out_SB_LUT4_O_20_I0
.sym 38512 soc.cpu.alu_out_SB_LUT4_O_14_I2
.sym 38517 $nextpnr_ICESTORM_LC_2$I3
.sym 38520 soc.cpu.latched_stalu
.sym 38521 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38522 soc.cpu.alu_out_q[28]
.sym 38523 soc.cpu.reg_out[28]
.sym 38527 soc.cpu.pcpi_rs2[11]
.sym 38529 soc.cpu.pcpi_rs1[11]
.sym 38532 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 38533 soc.cpu.pcpi_rs1[17]
.sym 38534 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 38535 soc.cpu.pcpi_rs2[17]
.sym 38538 soc.cpu.pcpi_rs2[11]
.sym 38539 soc.cpu.pcpi_rs1[11]
.sym 38540 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 38541 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 38544 soc.cpu.alu_out_SB_LUT4_O_20_I0
.sym 38545 soc.cpu.alu_out_SB_LUT4_O_20_I2
.sym 38546 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 38547 soc.cpu.alu_out_SB_LUT4_O_20_I1
.sym 38552 soc.cpu.pcpi_rs2[24]
.sym 38556 soc.cpu.alu_out_SB_LUT4_O_14_I0
.sym 38557 soc.cpu.alu_out_SB_LUT4_O_14_I2
.sym 38558 soc.cpu.alu_out_SB_LUT4_O_14_I1
.sym 38559 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 38561 CLK$SB_IO_IN_$glb_clk
.sym 38563 soc.cpu.reg_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1
.sym 38564 soc.cpu.alu_out_SB_LUT4_O_1_I2
.sym 38565 soc.cpu.reg_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1
.sym 38566 soc.cpu.reg_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 38567 soc.cpu.alu_out_SB_LUT4_O_11_I2
.sym 38568 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 38569 soc.cpu.alu_out_SB_LUT4_O_4_I2
.sym 38570 soc.cpu.alu_out_SB_LUT4_O_14_I2
.sym 38573 soc.cpu.cpuregs_wrdata[25]
.sym 38574 soc.cpu.pcpi_rs2[22]
.sym 38575 soc.cpu.decoded_rd[0]
.sym 38576 soc.cpu.pcpi_rs2[11]
.sym 38577 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 38578 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 38579 resetn
.sym 38580 soc.cpu.pcpi_rs2[26]
.sym 38581 soc.cpu.reg_out[28]
.sym 38583 soc.simpleuart_reg_div_do[3]
.sym 38584 iomem_addr[14]
.sym 38585 soc.cpu.pcpi_rs2[11]
.sym 38587 soc.cpu.alu_out_q[6]
.sym 38588 soc.cpu.pcpi_rs1[27]
.sym 38589 soc.cpu.alu_out_q[19]
.sym 38590 soc.cpu.alu_out_SB_LUT4_O_1_I1
.sym 38591 soc.cpu.latched_stalu
.sym 38592 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38593 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 38594 soc.cpu.pcpi_rs2[28]
.sym 38595 soc.cpu.alu_out_q[12]
.sym 38596 soc.cpu.pcpi_rs1[22]
.sym 38597 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38598 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 38604 soc.cpu.reg_out[19]
.sym 38605 soc.cpu.latched_stalu
.sym 38606 soc.cpu.reg_next_pc[3]
.sym 38607 soc.cpu.latched_stalu
.sym 38608 soc.cpu.reg_next_pc[13]
.sym 38609 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 38612 soc.cpu.reg_out[19]
.sym 38613 soc.cpu.latched_stalu
.sym 38615 soc.cpu.alu_out_q[19]
.sym 38616 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38617 soc.cpu.reg_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.sym 38618 soc.cpu.reg_next_pc[19]
.sym 38619 soc.cpu.alu_out_q[28]
.sym 38620 soc.cpu.alu_out_q[13]
.sym 38621 soc.cpu.reg_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.sym 38623 soc.cpu.reg_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 38629 soc.cpu.reg_out[28]
.sym 38631 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38632 soc.cpu.reg_out[13]
.sym 38638 soc.cpu.reg_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 38639 soc.cpu.reg_next_pc[3]
.sym 38640 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 38643 soc.cpu.reg_out[13]
.sym 38644 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38645 soc.cpu.latched_stalu
.sym 38646 soc.cpu.alu_out_q[13]
.sym 38649 soc.cpu.reg_out[28]
.sym 38650 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38651 soc.cpu.alu_out_q[28]
.sym 38652 soc.cpu.latched_stalu
.sym 38655 soc.cpu.reg_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.sym 38656 soc.cpu.reg_next_pc[13]
.sym 38657 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 38661 soc.cpu.latched_stalu
.sym 38662 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38663 soc.cpu.alu_out_q[13]
.sym 38664 soc.cpu.reg_out[13]
.sym 38667 soc.cpu.reg_out[19]
.sym 38668 soc.cpu.alu_out_q[19]
.sym 38669 soc.cpu.latched_stalu
.sym 38670 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38673 soc.cpu.alu_out_q[19]
.sym 38674 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38675 soc.cpu.reg_out[19]
.sym 38676 soc.cpu.latched_stalu
.sym 38679 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 38680 soc.cpu.reg_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.sym 38681 soc.cpu.reg_next_pc[19]
.sym 38686 soc.cpu.reg_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.sym 38687 P2_4$SB_IO_OUT
.sym 38688 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 38689 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I1
.sym 38690 soc.cpu.reg_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1
.sym 38691 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I1
.sym 38692 soc.cpu.reg_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.sym 38693 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I0_SB_LUT4_O_I1
.sym 38696 soc.cpu.cpuregs_wrdata[7]
.sym 38697 soc.cpu.decoded_imm[22]
.sym 38698 soc.cpu.latched_stalu
.sym 38699 soc.cpu.alu_out_SB_LUT4_O_4_I2
.sym 38700 soc.cpu.pcpi_rs2[9]
.sym 38701 iomem_addr[8]
.sym 38702 soc.cpu.pcpi_rs2[27]
.sym 38703 soc.cpu.pcpi_rs1[31]
.sym 38705 soc.cpu.pcpi_rs1[21]
.sym 38707 iomem_wdata[11]
.sym 38708 soc.cpu.reg_out[19]
.sym 38709 soc.cpu.latched_stalu
.sym 38710 soc.cpu.pcpi_rs1[10]
.sym 38711 soc.cpu.reg_next_pc[28]
.sym 38712 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 38716 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 38717 soc.cpu.pcpi_rs1[20]
.sym 38718 soc.cpu.reg_pc[0]
.sym 38719 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38720 P2_1_SB_DFFESR_Q_E
.sym 38721 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 38727 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 38730 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38732 soc.cpu.reg_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.sym 38733 soc.cpu.latched_stalu
.sym 38735 soc.cpu.latched_stalu
.sym 38736 soc.cpu.reg_out[11]
.sym 38738 soc.cpu.alu_out_q[11]
.sym 38739 soc.cpu.reg_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.sym 38741 soc.cpu.reg_next_pc[11]
.sym 38742 soc.cpu.reg_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.sym 38743 soc.cpu.reg_next_pc[5]
.sym 38744 soc.cpu.reg_out[11]
.sym 38746 soc.cpu.reg_next_pc[8]
.sym 38748 soc.cpu.alu_out_q[25]
.sym 38750 soc.cpu.reg_next_pc[25]
.sym 38751 soc.cpu.reg_out[25]
.sym 38752 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38755 soc.cpu.reg_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1
.sym 38756 soc.cpu.alu_out_q[25]
.sym 38757 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38760 soc.cpu.reg_out[11]
.sym 38761 soc.cpu.latched_stalu
.sym 38762 soc.cpu.alu_out_q[11]
.sym 38763 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38766 soc.cpu.reg_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1
.sym 38767 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 38768 soc.cpu.reg_next_pc[8]
.sym 38772 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 38773 soc.cpu.reg_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.sym 38774 soc.cpu.reg_next_pc[5]
.sym 38778 soc.cpu.reg_next_pc[11]
.sym 38779 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 38781 soc.cpu.reg_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.sym 38784 soc.cpu.latched_stalu
.sym 38785 soc.cpu.reg_out[25]
.sym 38786 soc.cpu.alu_out_q[25]
.sym 38787 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38790 soc.cpu.reg_next_pc[25]
.sym 38791 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 38792 soc.cpu.reg_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.sym 38796 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38797 soc.cpu.alu_out_q[25]
.sym 38798 soc.cpu.latched_stalu
.sym 38799 soc.cpu.reg_out[25]
.sym 38802 soc.cpu.reg_out[11]
.sym 38803 soc.cpu.alu_out_q[11]
.sym 38804 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38805 soc.cpu.latched_stalu
.sym 38809 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I1
.sym 38810 soc.cpu.next_pc[14]
.sym 38811 soc.cpu.reg_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1
.sym 38812 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I1
.sym 38813 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I1
.sym 38814 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I1
.sym 38815 P2_3$SB_IO_OUT
.sym 38816 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I1
.sym 38819 $PACKER_GND_NET
.sym 38820 soc.cpu.pcpi_rs2[26]
.sym 38821 iomem_wdata[17]
.sym 38823 iomem_wdata[4]
.sym 38826 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38827 soc.cpu.decoded_imm_j[6]
.sym 38828 soc.cpu.reg_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.sym 38829 soc.cpu.latched_stalu
.sym 38830 P2_4$SB_IO_OUT
.sym 38831 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 38832 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38833 soc.cpu.reg_pc[3]
.sym 38834 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 38835 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I1
.sym 38836 soc.cpu.reg_out[17]
.sym 38837 soc.cpu.reg_out[25]
.sym 38839 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I1
.sym 38840 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 38841 soc.cpu.reg_out[20]
.sym 38842 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I1
.sym 38843 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38844 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3
.sym 38850 soc.cpu.reg_next_pc[4]
.sym 38851 soc.cpu.irq_state[0]
.sym 38852 soc.cpu.reg_out[17]
.sym 38853 soc.cpu.alu_out_q[17]
.sym 38855 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 38857 soc.cpu.reg_next_pc[8]
.sym 38858 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 38859 soc.cpu.reg_out[28]
.sym 38860 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 38862 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38863 soc.cpu.latched_stalu
.sym 38864 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0
.sym 38865 soc.cpu.reg_next_pc[17]
.sym 38868 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 38869 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38871 soc.cpu.reg_next_pc[28]
.sym 38872 soc.cpu.irq_state[1]
.sym 38873 soc.cpu.reg_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.sym 38875 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I3
.sym 38876 soc.cpu.reg_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1
.sym 38877 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I1
.sym 38879 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 38880 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38884 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38885 soc.cpu.reg_out[28]
.sym 38886 soc.cpu.reg_next_pc[28]
.sym 38889 soc.cpu.alu_out_q[17]
.sym 38890 soc.cpu.reg_out[17]
.sym 38891 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38892 soc.cpu.latched_stalu
.sym 38896 soc.cpu.reg_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.sym 38897 soc.cpu.reg_next_pc[17]
.sym 38898 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 38902 soc.cpu.reg_next_pc[4]
.sym 38903 soc.cpu.reg_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1
.sym 38904 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 38908 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 38913 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0
.sym 38914 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I3
.sym 38915 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 38916 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I1
.sym 38919 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 38920 soc.cpu.irq_state[0]
.sym 38921 soc.cpu.irq_state[1]
.sym 38922 soc.cpu.reg_next_pc[8]
.sym 38925 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38926 soc.cpu.reg_out[17]
.sym 38927 soc.cpu.alu_out_q[17]
.sym 38928 soc.cpu.latched_stalu
.sym 38929 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 38930 CLK$SB_IO_IN_$glb_clk
.sym 38931 resetn_SB_LUT4_I3_O_$glb_sr
.sym 38932 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1
.sym 38933 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I1
.sym 38934 soc.cpu.next_pc[10]
.sym 38935 soc.cpu.next_pc[24]
.sym 38936 soc.cpu.reg_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 38937 soc.cpu.mem_la_secondword_SB_LUT4_I2_I1
.sym 38938 soc.cpu.next_pc[16]
.sym 38939 soc.cpu.reg_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 38940 soc.cpu.pcpi_rs2[9]
.sym 38942 soc.cpu.decoded_imm[28]
.sym 38943 soc.cpu.pcpi_rs2[9]
.sym 38945 P2_3$SB_IO_OUT
.sym 38946 soc.cpu.pcpi_rs1[26]
.sym 38948 soc.cpu.decoded_rd[4]
.sym 38950 iomem_wdata[20]
.sym 38951 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I1
.sym 38952 iomem_wdata[23]
.sym 38953 P2_1_SB_DFFESR_Q_E
.sym 38956 soc.cpu.reg_next_pc[16]
.sym 38957 soc.cpu.pcpi_rs2[26]
.sym 38958 soc.cpu.reg_out[12]
.sym 38959 soc.cpu.reg_next_pc[9]
.sym 38960 soc.cpu.reg_out[14]
.sym 38962 soc.cpu.reg_out[9]
.sym 38963 soc.cpu.cpuregs_wrdata[8]
.sym 38964 soc.cpu.reg_out[13]
.sym 38965 soc.cpu.pcpi_rs2[8]
.sym 38966 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 38967 soc.cpu.reg_out[11]
.sym 38974 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I3
.sym 38975 soc.cpu.reg_next_pc[30]
.sym 38978 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I1
.sym 38979 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 38981 soc.cpu.reg_next_pc[3]
.sym 38984 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 38985 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I0_SB_LUT4_O_I1
.sym 38986 soc.cpu.reg_next_pc[20]
.sym 38987 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 38988 soc.cpu.reg_out[22]
.sym 38989 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 38990 soc.cpu.reg_next_pc[7]
.sym 38992 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1
.sym 38993 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I0
.sym 38994 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0
.sym 38995 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I1
.sym 38996 soc.cpu.reg_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 38998 soc.cpu.reg_next_pc[22]
.sym 39000 soc.cpu.irq_state[1]
.sym 39001 soc.cpu.reg_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 39002 soc.cpu.irq_state[0]
.sym 39003 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 39004 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3
.sym 39006 soc.cpu.reg_next_pc[30]
.sym 39008 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 39009 soc.cpu.reg_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 39012 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0
.sym 39013 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3
.sym 39014 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 39015 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I1
.sym 39018 soc.cpu.reg_out[22]
.sym 39019 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 39020 soc.cpu.reg_next_pc[22]
.sym 39025 soc.cpu.reg_next_pc[20]
.sym 39026 soc.cpu.reg_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 39027 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 39030 soc.cpu.irq_state[0]
.sym 39031 soc.cpu.reg_next_pc[3]
.sym 39032 soc.cpu.irq_state[1]
.sym 39033 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I0_SB_LUT4_O_I1
.sym 39036 soc.cpu.reg_next_pc[7]
.sym 39037 soc.cpu.irq_state[0]
.sym 39038 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1
.sym 39039 soc.cpu.irq_state[1]
.sym 39042 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I0
.sym 39043 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I3
.sym 39044 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 39045 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I1
.sym 39049 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 39052 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 39053 CLK$SB_IO_IN_$glb_clk
.sym 39054 resetn_SB_LUT4_I3_O_$glb_sr
.sym 39055 soc.cpu.decoded_imm_j[22]
.sym 39056 soc.cpu.next_pc[9]
.sym 39057 soc.cpu.next_pc[25]
.sym 39058 soc.cpu.decoded_imm_SB_DFFESR_Q_4_D_SB_LUT4_O_I0
.sym 39059 soc.cpu.next_pc[13]
.sym 39060 soc.cpu.next_pc[19]
.sym 39061 soc.cpu.next_pc[20]
.sym 39062 soc.cpu.decoded_imm_j[27]
.sym 39066 soc.cpu.decoded_imm[5]
.sym 39068 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I3
.sym 39070 soc.cpu.next_pc[24]
.sym 39071 soc.cpu.reg_next_pc[30]
.sym 39072 soc.cpu.mem_wordsize[2]
.sym 39073 soc.cpu.next_pc[22]
.sym 39074 soc.cpu.next_pc[28]
.sym 39075 iomem_wdata[18]
.sym 39076 soc.cpu.reg_out[22]
.sym 39077 soc.cpu.reg_next_pc[8]
.sym 39078 soc.cpu.next_pc[10]
.sym 39079 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 39080 soc.cpu.decoded_imm[8]
.sym 39081 soc.cpu.cpuregs_wrdata[19]
.sym 39082 soc.cpu.next_pc[19]
.sym 39083 soc.cpu.reg_out[31]
.sym 39084 soc.cpu.decoded_imm_j[8]
.sym 39085 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39086 soc.cpu.reg_out[30]
.sym 39087 soc.cpu.cpu_state[4]
.sym 39088 soc.cpu.cpuregs_wrdata[3]
.sym 39089 soc.cpu.reg_out[23]
.sym 39090 soc.cpu.pcpi_rs2[28]
.sym 39096 soc.cpu.irq_state[0]
.sym 39097 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0
.sym 39098 soc.cpu.irq_mask[19]
.sym 39099 soc.cpu.decoded_imm_SB_DFFESR_Q_5_D_SB_LUT4_O_I0
.sym 39100 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I3
.sym 39101 soc.cpu.irq_pending[19]
.sym 39102 soc.cpu.irq_state[1]
.sym 39103 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39104 soc.cpu.decoded_imm_j[26]
.sym 39105 soc.cpu.mem_rdata_q[26]
.sym 39106 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I3
.sym 39107 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 39108 soc.cpu.reg_next_pc[25]
.sym 39110 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39111 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39112 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I1
.sym 39113 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 39114 soc.cpu.instr_jal
.sym 39115 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 39116 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2
.sym 39118 soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I0
.sym 39119 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I0
.sym 39120 soc.cpu.decoded_imm_j[22]
.sym 39122 soc.cpu.instr_jal
.sym 39123 soc.cpu.decoded_imm_SB_DFFESR_Q_4_D_SB_LUT4_O_I0
.sym 39124 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 39127 soc.cpu.decoded_imm_j[27]
.sym 39129 soc.cpu.instr_jal
.sym 39130 soc.cpu.decoded_imm_j[22]
.sym 39131 soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I0
.sym 39132 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39135 soc.cpu.reg_next_pc[25]
.sym 39136 soc.cpu.irq_state[0]
.sym 39137 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 39138 soc.cpu.irq_state[1]
.sym 39141 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39142 soc.cpu.decoded_imm_SB_DFFESR_Q_5_D_SB_LUT4_O_I0
.sym 39143 soc.cpu.instr_jal
.sym 39144 soc.cpu.decoded_imm_j[26]
.sym 39147 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39148 soc.cpu.mem_rdata_q[26]
.sym 39149 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 39153 soc.cpu.irq_mask[19]
.sym 39154 soc.cpu.irq_pending[19]
.sym 39155 soc.cpu.irq_state[1]
.sym 39156 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I0
.sym 39159 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I3
.sym 39160 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2
.sym 39165 soc.cpu.decoded_imm_j[27]
.sym 39166 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39167 soc.cpu.decoded_imm_SB_DFFESR_Q_4_D_SB_LUT4_O_I0
.sym 39168 soc.cpu.instr_jal
.sym 39171 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 39172 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I1
.sym 39173 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0
.sym 39174 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I3
.sym 39175 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 39176 CLK$SB_IO_IN_$glb_clk
.sym 39177 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 39178 soc.cpu.next_pc[26]
.sym 39179 soc.cpu.decoded_imm_j[0]
.sym 39180 soc.cpu.decoded_imm_j[23]
.sym 39181 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 39182 soc.cpu.decoded_imm_j[25]
.sym 39183 soc.cpu.next_pc[11]
.sym 39184 soc.cpu.next_pc[12]
.sym 39185 soc.cpu.next_pc[15]
.sym 39186 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39188 soc.cpu.decoded_imm[24]
.sym 39189 soc.cpu.decoded_imm[9]
.sym 39190 soc.cpu.reg_next_pc[6]
.sym 39191 soc.cpu.next_pc[20]
.sym 39193 soc.cpu.pcpi_rs1[21]
.sym 39194 soc.cpu.irq_mask[19]
.sym 39195 soc.cpu.reg_next_pc[4]
.sym 39196 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I3
.sym 39197 soc.cpu.reg_out[19]
.sym 39198 soc.cpu.mem_wordsize[2]
.sym 39200 soc.cpu.decoded_imm_j[26]
.sym 39201 soc.cpu.next_pc[25]
.sym 39202 soc.cpu.pcpi_rs1[10]
.sym 39203 soc.cpu.decoded_imm[26]
.sym 39205 soc.cpu.reg_next_pc[20]
.sym 39206 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 39207 soc.cpu.next_pc[29]
.sym 39208 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 39209 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39210 soc.cpu.reg_pc[0]
.sym 39211 soc.cpu.decoded_imm[27]
.sym 39212 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 39213 soc.cpu.cpuregs_wrdata[25]
.sym 39221 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 39222 soc.cpu.mem_rdata_q[25]
.sym 39223 soc.cpu.decoded_imm_j[28]
.sym 39224 soc.cpu.decoded_imm_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 39225 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39226 soc.cpu.decoded_imm_SB_DFFESR_Q_6_D_SB_LUT4_O_I0
.sym 39228 soc.cpu.decoded_imm_j[5]
.sym 39229 soc.cpu.decoded_imm_j[21]
.sym 39231 soc.cpu.decoded_imm_SB_DFFESR_Q_7_D_SB_LUT4_O_I0
.sym 39234 soc.cpu.instr_jal
.sym 39236 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 39238 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 39239 soc.cpu.decoded_imm_j[25]
.sym 39241 soc.cpu.mem_rdata_q[28]
.sym 39242 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39244 soc.cpu.decoded_imm_j[8]
.sym 39245 soc.cpu.instr_jal
.sym 39246 soc.cpu.decoded_imm_j[24]
.sym 39247 soc.cpu.decoded_imm_SB_DFFESR_Q_10_D_SB_LUT4_O_I0
.sym 39250 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39252 soc.cpu.instr_jal
.sym 39253 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39254 soc.cpu.decoded_imm_j[25]
.sym 39255 soc.cpu.decoded_imm_SB_DFFESR_Q_6_D_SB_LUT4_O_I0
.sym 39258 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39259 soc.cpu.instr_jal
.sym 39260 soc.cpu.decoded_imm_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 39261 soc.cpu.decoded_imm_j[28]
.sym 39264 soc.cpu.instr_jal
.sym 39265 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 39266 soc.cpu.decoded_imm_j[5]
.sym 39267 soc.cpu.mem_rdata_q[25]
.sym 39270 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39271 soc.cpu.instr_jal
.sym 39272 soc.cpu.decoded_imm_SB_DFFESR_Q_7_D_SB_LUT4_O_I0
.sym 39273 soc.cpu.decoded_imm_j[24]
.sym 39276 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39277 soc.cpu.decoded_imm_j[21]
.sym 39278 soc.cpu.instr_jal
.sym 39279 soc.cpu.decoded_imm_SB_DFFESR_Q_10_D_SB_LUT4_O_I0
.sym 39283 soc.cpu.mem_rdata_q[28]
.sym 39284 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 39285 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39288 soc.cpu.decoded_imm_j[8]
.sym 39289 soc.cpu.instr_jal
.sym 39290 soc.cpu.mem_rdata_q[28]
.sym 39291 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 39294 soc.cpu.mem_rdata_q[25]
.sym 39296 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 39297 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39298 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 39299 CLK$SB_IO_IN_$glb_clk
.sym 39300 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 39301 soc.cpu.next_pc[30]
.sym 39302 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 39303 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 39304 soc.cpu.decoded_imm_SB_DFFESR_Q_8_D_SB_LUT4_O_I0
.sym 39305 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 39306 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1
.sym 39307 soc.cpu.decoded_imm[23]
.sym 39308 soc.cpu.decoded_imm[7]
.sym 39311 soc.cpu.pcpi_rs2[10]
.sym 39312 soc.cpu.mem_la_wdata[5]
.sym 39313 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 39314 soc.cpu.next_pc[12]
.sym 39315 soc.cpu.decoded_imm_j[21]
.sym 39316 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 39317 soc.cpu.reg_next_pc[11]
.sym 39318 soc.cpu.next_pc[15]
.sym 39319 soc.cpu.decoded_imm_j[2]
.sym 39320 soc.cpu.next_pc[26]
.sym 39323 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 39324 $PACKER_GND_NET
.sym 39325 soc.cpu.reg_pc[3]
.sym 39326 soc.cpu.decoded_imm[5]
.sym 39327 soc.cpu.mem_rdata_q[28]
.sym 39328 soc.cpu.reg_out[25]
.sym 39329 soc.cpu.decoded_imm_j[25]
.sym 39330 soc.cpu.decoded_imm[21]
.sym 39331 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 39332 soc.cpu.decoded_imm[7]
.sym 39333 soc.cpu.reg_out[20]
.sym 39334 soc.cpu.reg_out[18]
.sym 39335 soc.cpu.reg_out[17]
.sym 39336 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39342 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 39346 soc.cpu.reg_next_pc[29]
.sym 39349 soc.cpu.mem_rdata_q[24]
.sym 39350 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 39351 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 39352 soc.cpu.irq_pending[29]
.sym 39353 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 39356 soc.cpu.reg_next_pc[23]
.sym 39359 soc.cpu.cpu_state[4]
.sym 39360 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 39361 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I1
.sym 39363 soc.cpu.pcpi_rs1[23]
.sym 39364 soc.cpu.irq_pending[23]
.sym 39366 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 39367 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 39368 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 39369 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39370 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 39371 soc.cpu.reg_out[23]
.sym 39372 soc.cpu.reg_out[29]
.sym 39373 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1
.sym 39375 soc.cpu.reg_next_pc[29]
.sym 39376 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 39378 soc.cpu.reg_out[29]
.sym 39381 soc.cpu.reg_next_pc[23]
.sym 39382 soc.cpu.reg_out[23]
.sym 39383 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 39388 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 39389 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 39393 soc.cpu.cpu_state[4]
.sym 39394 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 39395 soc.cpu.pcpi_rs1[23]
.sym 39396 soc.cpu.irq_pending[23]
.sym 39399 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39401 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 39402 soc.cpu.mem_rdata_q[24]
.sym 39405 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I1
.sym 39406 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 39408 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 39411 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1
.sym 39413 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 39414 soc.cpu.irq_pending[29]
.sym 39417 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 39419 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 39422 CLK$SB_IO_IN_$glb_clk
.sym 39423 resetn_SB_LUT4_I3_O_$glb_sr
.sym 39424 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 39425 soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I0
.sym 39426 soc.cpu.reg_out[15]
.sym 39427 soc.cpu.reg_out[10]
.sym 39428 soc.cpu.reg_out[1]
.sym 39429 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39430 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39431 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1
.sym 39434 soc.cpu.pcpi_rs2[12]
.sym 39435 soc.cpu.mem_la_wdata[2]
.sym 39436 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 39437 soc.mem_rdata[31]
.sym 39438 soc.cpu.cpu_state[2]
.sym 39439 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39440 soc.cpu.next_pc[23]
.sym 39441 soc.cpu.reg_next_pc[18]
.sym 39442 soc.cpu.decoded_imm_j[5]
.sym 39444 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 39447 soc.cpu.pcpi_rs1[11]
.sym 39448 soc.cpu.reg_out[13]
.sym 39449 soc.cpu.pcpi_rs1[23]
.sym 39450 soc.cpu.reg_out[12]
.sym 39451 soc.cpu.reg_out[14]
.sym 39452 soc.cpu.pcpi_rs2[8]
.sym 39453 soc.cpu.reg_out[9]
.sym 39454 soc.cpu.instr_jal
.sym 39455 soc.cpu.cpuregs_wrdata[8]
.sym 39456 soc.cpu.pcpi_rs2[26]
.sym 39457 soc.cpu.irq_pending[10]
.sym 39458 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 39459 soc.cpu.reg_out[11]
.sym 39465 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1
.sym 39467 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1
.sym 39469 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 39470 soc.cpu.pcpi_rs1[1]
.sym 39473 soc.cpu.pcpi_rs1[22]
.sym 39474 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 39475 soc.cpu.pcpi_rs1[28]
.sym 39476 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39477 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39479 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39480 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39481 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39482 soc.cpu.irq_pending[1]
.sym 39483 soc.cpu.cpu_state[2]
.sym 39484 soc.cpu.cpu_state[4]
.sym 39486 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 39487 soc.cpu.cpu_state[3]
.sym 39489 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 39490 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39491 soc.cpu.mem_rdata_q[21]
.sym 39492 soc.cpu.irq_pending[22]
.sym 39494 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39495 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39496 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39498 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39499 soc.cpu.cpu_state[4]
.sym 39500 soc.cpu.cpu_state[3]
.sym 39501 soc.cpu.pcpi_rs1[28]
.sym 39504 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 39505 soc.cpu.irq_pending[22]
.sym 39507 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1
.sym 39510 soc.cpu.cpu_state[2]
.sym 39511 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39512 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39513 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39516 soc.cpu.irq_pending[1]
.sym 39517 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39518 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 39519 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39522 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1
.sym 39524 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 39525 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 39528 soc.cpu.cpu_state[4]
.sym 39529 soc.cpu.cpu_state[3]
.sym 39530 soc.cpu.pcpi_rs1[1]
.sym 39531 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39534 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 39535 soc.cpu.mem_rdata_q[21]
.sym 39537 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39540 soc.cpu.cpu_state[4]
.sym 39541 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39542 soc.cpu.pcpi_rs1[22]
.sym 39543 soc.cpu.cpu_state[3]
.sym 39545 CLK$SB_IO_IN_$glb_clk
.sym 39546 resetn_SB_LUT4_I3_O_$glb_sr
.sym 39547 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1
.sym 39548 soc.cpu.reg_out[25]
.sym 39549 soc.cpu.reg_out[16]
.sym 39550 soc.cpu.reg_out[19]
.sym 39551 soc.cpu.reg_out[18]
.sym 39552 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 39553 soc.cpu.reg_out[13]
.sym 39554 soc.cpu.reg_out[12]
.sym 39557 soc.cpu.cpuregs_wrdata[8]
.sym 39558 soc.cpu.pcpi_rs2[31]
.sym 39559 soc.cpu.pcpi_rs1[8]
.sym 39560 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 39561 soc.cpu.pcpi_rs1[28]
.sym 39562 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3
.sym 39566 soc.mem_rdata[28]
.sym 39568 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 39570 soc.mem_rdata[29]
.sym 39571 soc.cpu.reg_out[30]
.sym 39572 soc.cpu.cpu_state[4]
.sym 39573 soc.cpu.decoded_imm[8]
.sym 39574 soc.cpu.pcpi_rs2[28]
.sym 39575 soc.mem_rdata[22]
.sym 39576 soc.cpu.cpuregs_wrdata[16]
.sym 39577 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39578 soc.cpu.cpuregs_wrdata[19]
.sym 39579 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39580 soc.cpu.decoded_imm_j[8]
.sym 39581 soc.cpu.cpuregs_wrdata[3]
.sym 39582 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39589 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 39590 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39591 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39592 soc.cpu.irq_pending[13]
.sym 39594 soc.cpu.decoded_imm_j[9]
.sym 39596 soc.cpu.cpu_state[4]
.sym 39598 soc.cpu.mem_rdata_q[26]
.sym 39599 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 39600 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 39601 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39602 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39603 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39604 soc.cpu.decoded_imm_j[6]
.sym 39605 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39606 soc.cpu.instr_jal
.sym 39608 soc.cpu.irq_pending[25]
.sym 39609 soc.cpu.irq_pending[18]
.sym 39610 soc.cpu.pcpi_rs1[5]
.sym 39611 soc.cpu.irq_mask[25]
.sym 39612 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 39614 soc.cpu.mem_rdata_q[29]
.sym 39615 soc.cpu.pcpi_rs1[10]
.sym 39617 soc.cpu.irq_pending[10]
.sym 39618 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 39619 soc.cpu.cpu_state[3]
.sym 39621 soc.cpu.instr_jal
.sym 39622 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 39623 soc.cpu.decoded_imm_j[9]
.sym 39624 soc.cpu.mem_rdata_q[29]
.sym 39627 soc.cpu.cpu_state[4]
.sym 39628 soc.cpu.cpu_state[3]
.sym 39629 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39630 soc.cpu.pcpi_rs1[10]
.sym 39633 soc.cpu.irq_pending[10]
.sym 39634 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 39635 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39636 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 39639 soc.cpu.irq_mask[25]
.sym 39640 soc.cpu.irq_pending[25]
.sym 39645 soc.cpu.cpu_state[3]
.sym 39646 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 39647 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39648 soc.cpu.irq_pending[18]
.sym 39651 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 39652 soc.cpu.instr_jal
.sym 39653 soc.cpu.mem_rdata_q[26]
.sym 39654 soc.cpu.decoded_imm_j[6]
.sym 39657 soc.cpu.cpu_state[3]
.sym 39658 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 39659 soc.cpu.irq_pending[13]
.sym 39660 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39663 soc.cpu.cpu_state[4]
.sym 39664 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39665 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39666 soc.cpu.pcpi_rs1[5]
.sym 39667 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 39668 CLK$SB_IO_IN_$glb_clk
.sym 39669 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 39670 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 39671 soc.cpu.reg_out[14]
.sym 39672 soc.cpu.reg_out[9]
.sym 39673 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 39674 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1
.sym 39675 soc.cpu.reg_out[11]
.sym 39676 soc.cpu.reg_out[30]
.sym 39677 soc.cpu.reg_out[8]
.sym 39680 soc.cpu.pcpi_rs2[28]
.sym 39681 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39682 soc.mem_rdata[16]
.sym 39684 soc.cpu.decoded_imm[6]
.sym 39685 soc.cpu.reg_out[19]
.sym 39687 soc.cpu.decoded_imm[15]
.sym 39688 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 39689 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39690 soc.cpu.pcpi_rs1[1]
.sym 39691 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 39692 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 39693 soc.cpu.reg_out[16]
.sym 39694 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39695 soc.cpu.decoded_imm[26]
.sym 39696 soc.cpu.decoded_imm[18]
.sym 39697 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39698 soc.cpu.reg_pc[0]
.sym 39699 soc.cpu.decoded_imm_j[18]
.sym 39700 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 39701 soc.cpu.pcpi_rs1[10]
.sym 39702 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 39703 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 39704 soc.cpu.cpu_state[3]
.sym 39705 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 39711 soc.cpu.cpu_state[3]
.sym 39712 soc.cpu.irq_pending[9]
.sym 39715 soc.cpu.decoded_imm_j[18]
.sym 39716 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39717 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39719 soc.cpu.pcpi_rs1[14]
.sym 39720 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39721 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 39722 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 39723 soc.cpu.pcpi_rs1[12]
.sym 39724 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 39725 soc.cpu.decoded_imm_SB_DFFESR_Q_13_D_SB_LUT4_O_I0
.sym 39726 soc.cpu.instr_jal
.sym 39727 soc.cpu.pcpi_rs1[15]
.sym 39728 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 39730 soc.cpu.irq_pending[12]
.sym 39731 soc.cpu.irq_pending[15]
.sym 39732 soc.cpu.cpu_state[4]
.sym 39735 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39736 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 39737 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39738 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39739 soc.cpu.irq_mask[9]
.sym 39740 soc.cpu.irq_pending[8]
.sym 39741 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39742 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39744 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39745 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 39746 soc.cpu.cpu_state[3]
.sym 39747 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39750 soc.cpu.irq_pending[12]
.sym 39751 soc.cpu.cpu_state[3]
.sym 39752 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39753 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 39756 soc.cpu.irq_pending[15]
.sym 39757 soc.cpu.cpu_state[4]
.sym 39758 soc.cpu.pcpi_rs1[15]
.sym 39759 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 39762 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 39763 soc.cpu.cpu_state[3]
.sym 39764 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39765 soc.cpu.irq_pending[8]
.sym 39768 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39769 soc.cpu.pcpi_rs1[12]
.sym 39770 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 39771 soc.cpu.cpu_state[4]
.sym 39774 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39775 soc.cpu.instr_jal
.sym 39776 soc.cpu.decoded_imm_SB_DFFESR_Q_13_D_SB_LUT4_O_I0
.sym 39777 soc.cpu.decoded_imm_j[18]
.sym 39780 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39781 soc.cpu.pcpi_rs1[14]
.sym 39782 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39783 soc.cpu.cpu_state[4]
.sym 39786 soc.cpu.irq_mask[9]
.sym 39788 soc.cpu.irq_pending[9]
.sym 39790 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 39791 CLK$SB_IO_IN_$glb_clk
.sym 39792 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 39793 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39794 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39795 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 39796 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1
.sym 39797 soc.cpu.reg_out[24]
.sym 39798 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39799 soc.cpu.reg_out[3]
.sym 39800 soc.cpu.reg_out[20]
.sym 39804 soc.cpu.cpuregs_wrdata[3]
.sym 39805 soc.cpu.decoded_imm_j[17]
.sym 39807 soc.cpu.decoded_imm[18]
.sym 39808 soc.cpu.pcpi_rs1[0]
.sym 39809 soc.cpu.pcpi_rs1[0]
.sym 39810 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1
.sym 39811 soc.cpu.decoded_imm[19]
.sym 39814 soc.cpu.pcpi_rs1[0]
.sym 39815 soc.cpu.decoded_imm[17]
.sym 39816 soc.cpu.irq_pending[30]
.sym 39817 soc.cpu.decoded_imm[31]
.sym 39818 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0
.sym 39819 soc.cpu.mem_rdata_q[28]
.sym 39820 soc.cpu.pcpi_rs1[29]
.sym 39821 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39822 soc.cpu.pcpi_rs2[22]
.sym 39823 soc.cpu.decoded_imm[21]
.sym 39824 soc.cpu.reg_out[20]
.sym 39825 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 39827 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 39828 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0_SB_LUT4_O_I1
.sym 39834 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 39835 soc.cpu.irq_pending[9]
.sym 39836 soc.cpu.irq_pending[25]
.sym 39837 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39838 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39839 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39840 soc.cpu.pcpi_rs1[20]
.sym 39841 soc.cpu.pcpi_rs1[7]
.sym 39842 soc.cpu.cpu_state[4]
.sym 39843 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39844 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39845 soc.cpu.irq_pending[19]
.sym 39846 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 39847 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 39851 soc.cpu.irq_mask[9]
.sym 39852 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 39854 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39856 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39857 soc.cpu.irq_mask[25]
.sym 39859 soc.cpu.pcpi_rs1[17]
.sym 39862 soc.cpu.irq_pending[7]
.sym 39863 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 39864 soc.cpu.cpu_state[3]
.sym 39865 soc.cpu.pcpi_rs1[19]
.sym 39867 soc.cpu.pcpi_rs1[17]
.sym 39868 soc.cpu.cpu_state[4]
.sym 39869 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39870 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 39873 soc.cpu.irq_mask[9]
.sym 39875 soc.cpu.irq_pending[9]
.sym 39880 soc.cpu.irq_mask[25]
.sym 39881 soc.cpu.irq_pending[25]
.sym 39885 soc.cpu.cpu_state[4]
.sym 39886 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 39887 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39888 soc.cpu.pcpi_rs1[19]
.sym 39891 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 39892 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39893 soc.cpu.pcpi_rs1[20]
.sym 39894 soc.cpu.cpu_state[4]
.sym 39897 soc.cpu.cpu_state[3]
.sym 39898 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 39899 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39900 soc.cpu.irq_pending[19]
.sym 39903 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39904 soc.cpu.cpu_state[3]
.sym 39905 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 39906 soc.cpu.irq_pending[7]
.sym 39909 soc.cpu.cpu_state[4]
.sym 39910 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39911 soc.cpu.pcpi_rs1[7]
.sym 39912 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39913 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 39914 CLK$SB_IO_IN_$glb_clk
.sym 39915 resetn_SB_LUT4_I3_O_$glb_sr
.sym 39916 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0
.sym 39917 soc.cpu.pcpi_rs2[23]
.sym 39918 soc.cpu.pcpi_rs2[29]
.sym 39919 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 39920 soc.cpu.mem_la_wdata[3]
.sym 39921 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39922 soc.cpu.pcpi_rs2[19]
.sym 39923 soc.cpu.pcpi_rs2[17]
.sym 39926 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 39927 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I3_O
.sym 39928 soc.cpu.pcpi_rs1[9]
.sym 39929 soc.mem_rdata[20]
.sym 39930 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39931 soc.cpu.mem_rdata_q[17]
.sym 39932 soc.cpu.instr_jal
.sym 39934 soc.cpu.mem_rdata_q[19]
.sym 39935 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 39936 soc.cpu.pcpi_rs1[20]
.sym 39937 soc.cpu.cpu_state[2]
.sym 39939 soc.cpu.pcpi_rs1[9]
.sym 39940 soc.cpu.pcpi_rs2[26]
.sym 39941 soc.cpu.pcpi_rs1[18]
.sym 39942 soc.cpu.cpuregs_rs1[30]
.sym 39943 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I3_O
.sym 39944 soc.cpu.pcpi_rs2[8]
.sym 39945 soc.cpu.instr_jal
.sym 39946 soc.cpu.decoded_imm[19]
.sym 39947 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 39948 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I3_O
.sym 39949 soc.cpu.cpuregs_rs1[16]
.sym 39950 LED_B$SB_IO_OUT
.sym 39951 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I3_O
.sym 39957 soc.cpu.pcpi_rs1[25]
.sym 39958 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39959 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I3_O
.sym 39964 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 39966 soc.cpu.decoded_imm[27]
.sym 39967 soc.cpu.irq_pending[25]
.sym 39968 soc.cpu.decoded_imm[18]
.sym 39972 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 39973 soc.cpu.decoded_imm[5]
.sym 39974 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I3_O
.sym 39975 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39976 soc.cpu.decoded_imm[22]
.sym 39977 soc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I3_O
.sym 39978 soc.cpu.cpu_state[4]
.sym 39979 soc.cpu.decoded_imm[20]
.sym 39980 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I3_O
.sym 39982 soc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I3_O
.sym 39983 soc.cpu.decoded_imm[21]
.sym 39984 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 39985 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I2_O
.sym 39986 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 39987 soc.cpu.cpu_state[3]
.sym 39988 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 39991 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 39992 soc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I3_O
.sym 39993 soc.cpu.decoded_imm[22]
.sym 39996 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39997 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39998 soc.cpu.cpu_state[3]
.sym 39999 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 40003 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 40004 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I3_O
.sym 40005 soc.cpu.decoded_imm[21]
.sym 40008 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I3_O
.sym 40009 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 40011 soc.cpu.decoded_imm[27]
.sym 40014 soc.cpu.decoded_imm[18]
.sym 40015 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I2_O
.sym 40017 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 40021 soc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I3_O
.sym 40022 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 40023 soc.cpu.decoded_imm[20]
.sym 40027 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 40028 soc.cpu.decoded_imm[5]
.sym 40029 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I3_O
.sym 40032 soc.cpu.cpu_state[4]
.sym 40033 soc.cpu.pcpi_rs1[25]
.sym 40034 soc.cpu.irq_pending[25]
.sym 40035 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 40036 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 40037 CLK$SB_IO_IN_$glb_clk
.sym 40039 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0
.sym 40040 soc.cpu.pcpi_rs2[30]
.sym 40041 soc.cpu.mem_la_wdata[6]
.sym 40042 soc.cpu.pcpi_rs2[15]
.sym 40043 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 40044 soc.cpu.mem_la_wdata[7]
.sym 40045 soc.cpu.pcpi_rs2[16]
.sym 40046 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0
.sym 40049 soc.cpu.cpuregs_wrdata[25]
.sym 40051 soc.cpu.pcpi_rs1[25]
.sym 40052 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 40054 soc.cpu.decoded_imm[0]
.sym 40055 soc.cpu.mem_rdata_q[10]
.sym 40057 soc.cpu.pcpi_rs2[21]
.sym 40058 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 40059 soc.cpu.pcpi_rs2[11]
.sym 40060 soc.cpu.pcpi_rs1[25]
.sym 40061 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 40062 soc.cpu.pcpi_rs2[29]
.sym 40063 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I3_O
.sym 40064 soc.cpu.cpu_state[4]
.sym 40065 soc.cpu.decoded_imm[8]
.sym 40066 soc.cpu.pcpi_rs2[28]
.sym 40067 soc.cpu.decoded_imm[0]
.sym 40068 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 40069 soc.cpu.cpuregs_wrdata[16]
.sym 40070 soc.cpu.cpuregs.regs.1.0.0_RDATA_8
.sym 40071 soc.cpu.cpuregs_wrdata[19]
.sym 40072 soc.cpu.cpuregs.regs.1.0.0_RDATA_12
.sym 40073 soc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I3_O
.sym 40074 soc.cpu.decoded_imm[11]
.sym 40080 soc.cpu.cpu_state[4]
.sym 40081 soc.cpu.cpuregs_rs1[10]
.sym 40082 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 40086 soc.cpu.irq_pending[7]
.sym 40087 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40088 soc.cpu.irq_mask[7]
.sym 40089 soc.cpu.instr_retirq
.sym 40090 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40093 soc.cpu.decoded_imm_j[4]
.sym 40094 soc.cpu.irq_mask[4]
.sym 40095 soc.cpu.irq_mask[25]
.sym 40097 soc.cpu.irq_mask[6]
.sym 40098 soc.cpu.irq_pending[6]
.sym 40099 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 40103 soc.cpu.instr_maskirq
.sym 40104 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 40105 soc.cpu.instr_jal
.sym 40106 soc.cpu.pcpi_rs1[11]
.sym 40107 soc.cpu.cpu_state[2]
.sym 40110 soc.cpu.mem_rdata_q[24]
.sym 40111 soc.cpu.irq_pending[4]
.sym 40113 soc.cpu.cpu_state[2]
.sym 40114 soc.cpu.cpuregs_rs1[10]
.sym 40115 soc.cpu.instr_retirq
.sym 40116 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40119 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40120 soc.cpu.irq_mask[25]
.sym 40121 soc.cpu.instr_maskirq
.sym 40122 soc.cpu.cpu_state[2]
.sym 40125 soc.cpu.irq_pending[6]
.sym 40126 soc.cpu.irq_mask[6]
.sym 40132 soc.cpu.irq_pending[7]
.sym 40133 soc.cpu.irq_mask[7]
.sym 40137 soc.cpu.decoded_imm_j[4]
.sym 40138 soc.cpu.mem_rdata_q[24]
.sym 40139 soc.cpu.instr_jal
.sym 40140 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 40143 soc.cpu.pcpi_rs1[11]
.sym 40144 soc.cpu.cpu_state[4]
.sym 40145 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 40146 soc.cpu.cpu_state[2]
.sym 40150 soc.cpu.irq_mask[7]
.sym 40151 soc.cpu.irq_pending[7]
.sym 40156 soc.cpu.irq_pending[4]
.sym 40157 soc.cpu.irq_mask[4]
.sym 40159 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 40160 CLK$SB_IO_IN_$glb_clk
.sym 40161 resetn_SB_LUT4_I3_O_$glb_sr
.sym 40162 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I3_O
.sym 40163 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I3_O
.sym 40164 soc.cpu.mem_la_wdata[0]
.sym 40165 soc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I3_O
.sym 40166 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I3_O
.sym 40167 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I3_O
.sym 40168 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I3_O
.sym 40169 soc.cpu.mem_la_wdata[4]
.sym 40172 soc.cpu.cpuregs_wrdata[7]
.sym 40173 soc.cpu.cpuregs_rs1[7]
.sym 40175 soc.cpu.instr_retirq
.sym 40176 iomem_wdata[30]
.sym 40177 soc.cpu.mem_wordsize[2]
.sym 40178 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 40179 soc.cpu.decoded_imm[6]
.sym 40181 soc.cpu.cpuregs_wrdata[23]
.sym 40182 iomem_wdata[13]
.sym 40184 soc.cpu.decoded_imm[15]
.sym 40185 soc.cpu.cpuregs_rs1[10]
.sym 40186 soc.cpu.decoded_imm[1]
.sym 40187 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I3_O
.sym 40188 soc.cpu.decoded_imm[13]
.sym 40189 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 40190 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40192 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 40193 soc.cpu.is_sb_sh_sw
.sym 40194 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I3_O
.sym 40195 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40196 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 40197 soc.cpu.decoded_imm[26]
.sym 40203 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I3_O
.sym 40204 soc.cpu.decoded_imm[26]
.sym 40205 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I3_O
.sym 40207 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I3_O
.sym 40209 soc.cpu.cpuregs.regs.1.0.0_RDATA_SB_LUT4_I3_O
.sym 40213 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I3_O
.sym 40214 soc.cpu.decoded_imm[13]
.sym 40216 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I3_O
.sym 40219 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I3_O
.sym 40220 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I3_O
.sym 40222 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 40225 soc.cpu.decoded_imm[8]
.sym 40227 soc.cpu.decoded_imm[12]
.sym 40228 soc.cpu.decoded_imm[31]
.sym 40229 soc.cpu.decoded_imm[28]
.sym 40230 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 40232 soc.cpu.decoded_imm[14]
.sym 40233 soc.cpu.decoded_imm[24]
.sym 40236 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I3_O
.sym 40237 soc.cpu.decoded_imm[26]
.sym 40239 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 40242 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 40244 soc.cpu.decoded_imm[24]
.sym 40245 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I3_O
.sym 40248 soc.cpu.decoded_imm[8]
.sym 40249 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 40250 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I3_O
.sym 40254 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I3_O
.sym 40256 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 40257 soc.cpu.decoded_imm[13]
.sym 40260 soc.cpu.decoded_imm[14]
.sym 40261 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I3_O
.sym 40263 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 40266 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 40267 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I3_O
.sym 40268 soc.cpu.decoded_imm[12]
.sym 40272 soc.cpu.decoded_imm[31]
.sym 40274 soc.cpu.cpuregs.regs.1.0.0_RDATA_SB_LUT4_I3_O
.sym 40275 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 40278 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 40280 soc.cpu.decoded_imm[28]
.sym 40281 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I3_O
.sym 40282 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 40283 CLK$SB_IO_IN_$glb_clk
.sym 40287 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 40288 soc.cpu.decoded_imm[2]
.sym 40289 soc.cpu.decoded_imm_SB_DFFESR_Q_29_D_SB_LUT4_O_I1
.sym 40290 soc.cpu.decoded_imm[11]
.sym 40291 soc.cpu.decoded_imm[1]
.sym 40292 soc.cpu.decoded_imm_SB_DFFESR_Q_20_D_SB_LUT4_O_I0
.sym 40293 iomem_wdata[26]
.sym 40294 $PACKER_GND_NET
.sym 40297 soc.cpu.pcpi_rs2[26]
.sym 40299 soc.cpu.pcpi_rs2[12]
.sym 40300 soc.cpu.trap_SB_LUT4_I3_O
.sym 40301 iomem_wdata[24]
.sym 40302 soc.cpu.cpuregs.regs.1.0.0_RDATA_1
.sym 40303 soc.cpu.pcpi_rs2[8]
.sym 40307 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I3_O
.sym 40310 soc.cpu.mem_rdata_q[28]
.sym 40311 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 40312 soc.cpu.cpuregs_rs1_SB_LUT4_O_I2
.sym 40313 soc.cpu.decoded_imm[12]
.sym 40314 soc.cpu.decoded_imm[31]
.sym 40315 soc.cpu.cpuregs_rs1_SB_LUT4_O_10_I2
.sym 40316 soc.cpu.instr_maskirq
.sym 40318 soc.cpu.cpuregs_rs1[7]
.sym 40319 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 40320 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 40327 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 40329 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I3_O
.sym 40331 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40332 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 40333 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 40335 soc.cpu.cpuregs_rs1[9]
.sym 40336 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I3_O
.sym 40337 soc.cpu.decoded_imm[2]
.sym 40338 soc.cpu.decoded_imm[25]
.sym 40340 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I3_O
.sym 40342 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 40344 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 40345 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 40346 soc.cpu.cpuregs.regs.1.0.0_RDATA_6
.sym 40347 soc.cpu.decoded_imm[11]
.sym 40348 soc.cpu.decoded_imm[10]
.sym 40349 soc.cpu.instr_retirq
.sym 40352 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I3_O
.sym 40353 soc.cpu.cpuregs_rs1_SB_LUT4_O_6_I2
.sym 40354 soc.cpu.decoded_imm[9]
.sym 40355 soc.cpu.cpuregs_rs1_SB_LUT4_O_7_I2
.sym 40357 soc.cpu.cpuregs.regs.1.0.0_RDATA_5
.sym 40360 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I3_O
.sym 40361 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 40362 soc.cpu.decoded_imm[9]
.sym 40365 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I3_O
.sym 40367 soc.cpu.decoded_imm[25]
.sym 40368 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 40371 soc.cpu.cpuregs_rs1_SB_LUT4_O_6_I2
.sym 40372 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 40373 soc.cpu.cpuregs.regs.1.0.0_RDATA_6
.sym 40374 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 40377 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I3_O
.sym 40378 soc.cpu.decoded_imm[10]
.sym 40380 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 40383 soc.cpu.decoded_imm[2]
.sym 40385 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 40386 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 40389 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 40390 soc.cpu.cpuregs.regs.1.0.0_RDATA_5
.sym 40391 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 40392 soc.cpu.cpuregs_rs1_SB_LUT4_O_7_I2
.sym 40395 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 40396 soc.cpu.decoded_imm[11]
.sym 40398 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I3_O
.sym 40401 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40402 soc.cpu.cpuregs_rs1[9]
.sym 40403 soc.cpu.instr_retirq
.sym 40404 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 40405 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 40406 CLK$SB_IO_IN_$glb_clk
.sym 40408 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 40409 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 40410 soc.cpu.mem_la_wdata[1]
.sym 40411 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 40412 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 40414 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I3_O
.sym 40415 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 40420 soc.cpu.instr_jal
.sym 40421 $PACKER_VCC_NET
.sym 40423 soc.cpu.decoded_imm[2]
.sym 40425 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 40426 soc.cpu.mem_rdata_q[31]
.sym 40427 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 40428 soc.cpu.pcpi_rs2[10]
.sym 40430 soc.cpu.mem_la_wdata[2]
.sym 40432 soc.cpu.cpuregs_wrdata[31]
.sym 40433 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 40434 soc.cpu.cpuregs_rs1[30]
.sym 40436 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I2
.sym 40437 soc.cpu.instr_jal
.sym 40438 LED_B$SB_IO_OUT
.sym 40440 soc.cpu.cpuregs_rs1[17]
.sym 40441 soc.cpu.cpuregs_rs1[16]
.sym 40442 soc.cpu.cpuregs_rs1_SB_LUT4_O_21_I2
.sym 40443 soc.cpu.cpuregs.regs.1.0.0_RDATA_5
.sym 40449 soc.cpu.instr_retirq
.sym 40451 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 40453 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 40454 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 40455 soc.cpu.cpuregs.regs.0.0.0_RDATA_7
.sym 40456 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40459 soc.cpu.mem_rdata_q[26]
.sym 40460 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 40461 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40462 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 40463 soc.cpu.mem_rdata_q[27]
.sym 40466 soc.cpu.instr_maskirq
.sym 40467 soc.cpu.instr_timer
.sym 40468 soc.cpu.cpuregs_rs1[7]
.sym 40469 soc.cpu.irq_mask[7]
.sym 40470 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 40471 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 40474 soc.cpu.cpuregs_rs1_SB_LUT4_O_15_I3
.sym 40475 soc.cpu.timer[7]
.sym 40476 soc.cpu.cpu_state[2]
.sym 40478 soc.cpu.mem_rdata_q[20]
.sym 40479 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 40480 soc.cpu.cpuregs.regs.0.0.0_RDATA_5
.sym 40482 soc.cpu.cpuregs.regs.0.0.0_RDATA_7
.sym 40483 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 40484 soc.cpu.cpuregs_rs1_SB_LUT4_O_15_I3
.sym 40485 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 40488 soc.cpu.mem_rdata_q[27]
.sym 40489 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 40490 soc.cpu.mem_rdata_q[26]
.sym 40494 soc.cpu.instr_timer
.sym 40495 soc.cpu.timer[7]
.sym 40496 soc.cpu.cpu_state[2]
.sym 40497 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40500 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 40501 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 40503 soc.cpu.mem_rdata_q[20]
.sym 40507 soc.cpu.instr_maskirq
.sym 40508 soc.cpu.irq_mask[7]
.sym 40512 soc.cpu.mem_rdata_q[27]
.sym 40513 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 40514 soc.cpu.mem_rdata_q[26]
.sym 40518 soc.cpu.cpuregs.regs.0.0.0_RDATA_5
.sym 40519 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 40520 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 40521 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 40524 soc.cpu.cpuregs_rs1[7]
.sym 40525 soc.cpu.instr_retirq
.sym 40526 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40527 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 40528 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 40529 CLK$SB_IO_IN_$glb_clk
.sym 40531 soc.cpu.cpuregs_rs1_SB_LUT4_O_4_I2
.sym 40532 soc.cpu.cpuregs_rs1_SB_LUT4_O_I2
.sym 40533 soc.cpu.cpuregs_raddr2[0]
.sym 40535 soc.cpu.cpuregs_raddr2[2]
.sym 40536 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 40538 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 40543 soc.cpu.instr_retirq
.sym 40545 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 40546 soc.cpu.mem_rdata_q[24]
.sym 40547 resetn
.sym 40549 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 40550 soc.cpu.mem_rdata_latched[6]
.sym 40551 soc.cpu.cpuregs.regs.0.0.0_RDATA_7
.sym 40553 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 40554 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 40555 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 40557 soc.cpu.cpuregs_rs1_SB_LUT4_O_14_I2
.sym 40558 soc.cpu.decoded_imm[0]
.sym 40559 soc.cpu.cpuregs_wrdata[19]
.sym 40561 soc.cpu.cpuregs_rs1[23]
.sym 40562 soc.cpu.cpuregs.regs.1.0.1_RDATA_8
.sym 40564 soc.cpu.cpu_state[4]
.sym 40566 soc.cpu.cpuregs_wrdata[16]
.sym 40572 soc.cpu.timer[15]
.sym 40573 soc.cpu.instr_maskirq
.sym 40574 soc.cpu.timer[9]
.sym 40577 soc.cpu.instr_timer
.sym 40578 soc.cpu.timer[4]
.sym 40579 soc.cpu.instr_retirq
.sym 40580 soc.cpu.cpuregs_rs1[4]
.sym 40581 soc.cpu.instr_maskirq
.sym 40584 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 40585 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40587 soc.cpu.cpuregs_rs1_SB_LUT4_O_31_I2
.sym 40588 soc.cpu.cpuregs_wrdata[29]
.sym 40591 soc.cpu.irq_mask[9]
.sym 40592 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 40593 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 40594 soc.cpu.cpuregs_rs1_SB_LUT4_O_30_I2
.sym 40595 soc.cpu.irq_mask[4]
.sym 40597 soc.cpu.cpuregs.regs.0.0.0_RDATA_10
.sym 40599 soc.cpu.cpuregs.regs.0.0.0_RDATA_11
.sym 40601 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40602 soc.cpu.cpu_state[2]
.sym 40603 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40605 soc.cpu.instr_maskirq
.sym 40606 soc.cpu.irq_mask[9]
.sym 40607 soc.cpu.timer[9]
.sym 40608 soc.cpu.instr_timer
.sym 40611 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 40612 soc.cpu.cpuregs.regs.0.0.0_RDATA_11
.sym 40613 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 40614 soc.cpu.cpuregs_rs1_SB_LUT4_O_30_I2
.sym 40617 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40618 soc.cpu.cpu_state[2]
.sym 40619 soc.cpu.timer[4]
.sym 40620 soc.cpu.instr_timer
.sym 40624 soc.cpu.cpuregs_wrdata[29]
.sym 40629 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40630 soc.cpu.instr_timer
.sym 40631 soc.cpu.timer[15]
.sym 40632 soc.cpu.cpu_state[2]
.sym 40635 soc.cpu.instr_retirq
.sym 40636 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40637 soc.cpu.cpuregs_rs1[4]
.sym 40638 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 40641 soc.cpu.cpuregs_rs1_SB_LUT4_O_31_I2
.sym 40642 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 40643 soc.cpu.cpuregs.regs.0.0.0_RDATA_10
.sym 40644 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 40647 soc.cpu.instr_maskirq
.sym 40649 soc.cpu.irq_mask[4]
.sym 40652 CLK$SB_IO_IN_$glb_clk
.sym 40655 soc.cpu.cpuregs_rs1[23]
.sym 40658 soc.cpu.cpuregs_rs1[16]
.sym 40659 soc.cpu.cpuregs_rs1[19]
.sym 40660 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 40661 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 40666 soc.cpu.cpuregs_rs1[4]
.sym 40670 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 40673 soc.cpu.cpuregs_wrdata[23]
.sym 40675 soc.cpu.cpuregs_rs1_SB_LUT4_O_31_I2
.sym 40677 soc.cpu.cpuregs_raddr2[0]
.sym 40678 $PACKER_VCC_NET
.sym 40679 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40680 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 40681 soc.cpu.cpuregs_rs1[19]
.sym 40684 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 40685 $PACKER_VCC_NET
.sym 40687 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 40688 soc.cpu.cpuregs_rs1[30]
.sym 40689 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 40695 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 40696 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 40698 soc.cpu.cpuregs_rs1_SB_LUT4_O_10_I2
.sym 40700 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 40702 soc.cpu.cpuregs_wrdata[17]
.sym 40704 soc.cpu.cpuregs_wrdata[30]
.sym 40710 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 40712 soc.cpu.cpuregs.regs.1.0.1_RDATA_14
.sym 40715 soc.cpu.cpuregs_wrdata[26]
.sym 40716 soc.cpu.cpuregs_wrdata[25]
.sym 40718 soc.cpu.cpuregs.regs.1.0.1_RDATA_5
.sym 40720 soc.cpu.cpuregs.regs.1.0.1_RDATA_2
.sym 40721 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I2
.sym 40724 soc.cpu.cpuregs_rs1_SB_LUT4_O_21_I2
.sym 40725 soc.cpu.cpuregs_rs1_SB_LUT4_O_7_I2
.sym 40726 soc.cpu.cpuregs.regs.1.0.1_RDATA_1
.sym 40728 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 40729 soc.cpu.cpuregs_rs1_SB_LUT4_O_10_I2
.sym 40730 soc.cpu.cpuregs.regs.1.0.1_RDATA_2
.sym 40731 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 40734 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 40735 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 40736 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I2
.sym 40737 soc.cpu.cpuregs.regs.1.0.1_RDATA_1
.sym 40740 soc.cpu.cpuregs_wrdata[30]
.sym 40746 soc.cpu.cpuregs_wrdata[25]
.sym 40752 soc.cpu.cpuregs_rs1_SB_LUT4_O_21_I2
.sym 40753 soc.cpu.cpuregs.regs.1.0.1_RDATA_14
.sym 40754 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 40755 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 40760 soc.cpu.cpuregs_wrdata[17]
.sym 40764 soc.cpu.cpuregs_wrdata[26]
.sym 40770 soc.cpu.cpuregs_rs1_SB_LUT4_O_7_I2
.sym 40771 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 40772 soc.cpu.cpuregs.regs.1.0.1_RDATA_5
.sym 40773 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 40775 CLK$SB_IO_IN_$glb_clk
.sym 40777 soc.cpu.reg_sh[1]
.sym 40778 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 40779 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 40780 soc.cpu.reg_sh_SB_DFFE_Q_E
.sym 40781 soc.cpu.reg_sh[0]
.sym 40782 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 40783 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 40784 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 40790 P2_2$SB_IO_OUT
.sym 40793 P2_4$SB_IO_OUT
.sym 40795 soc.cpu.cpuregs.wen
.sym 40796 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 40798 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 40799 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 40800 soc.cpu.instr_jal
.sym 40801 soc.cpu.cpuregs_wrdata[4]
.sym 40802 soc.cpu.reg_sh[0]
.sym 40804 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 40805 soc.cpu.cpuregs_rs1[7]
.sym 40809 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 40810 soc.cpu.cpuregs.regs.0.0.0_RDATA_12
.sym 40811 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 40812 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 40818 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 40819 soc.cpu.cpuregs_wrdata[4]
.sym 40820 soc.cpu.timer[17]
.sym 40821 soc.cpu.cpuregs.regs.0.0.0_RDATA_12
.sym 40822 soc.cpu.cpuregs_rs1_SB_LUT4_O_29_I2
.sym 40826 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40827 soc.cpu.cpuregs_rs1_SB_LUT4_O_27_I2
.sym 40832 soc.cpu.cpu_state[2]
.sym 40833 soc.cpu.instr_timer
.sym 40835 soc.cpu.cpuregs_rs1_SB_LUT4_O_14_I2
.sym 40836 soc.cpu.cpuregs_wrdata[8]
.sym 40837 soc.cpu.cpuregs_rs1_SB_LUT4_O_30_I2
.sym 40839 soc.cpu.cpuregs.regs.0.0.1_RDATA_8
.sym 40840 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 40841 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 40844 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 40845 soc.cpu.cpuregs.regs.0.0.1_RDATA_11
.sym 40847 soc.cpu.cpuregs_wrdata[7]
.sym 40848 soc.cpu.cpuregs.regs.0.0.0_RDATA_14
.sym 40849 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 40851 soc.cpu.cpuregs_rs1_SB_LUT4_O_29_I2
.sym 40852 soc.cpu.cpuregs.regs.0.0.0_RDATA_12
.sym 40853 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 40854 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 40860 soc.cpu.cpuregs_wrdata[7]
.sym 40863 soc.cpu.cpuregs_wrdata[8]
.sym 40871 soc.cpu.cpuregs_wrdata[4]
.sym 40875 soc.cpu.cpuregs.regs.0.0.1_RDATA_11
.sym 40876 soc.cpu.cpuregs_rs1_SB_LUT4_O_30_I2
.sym 40877 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 40878 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 40881 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40882 soc.cpu.timer[17]
.sym 40883 soc.cpu.cpu_state[2]
.sym 40884 soc.cpu.instr_timer
.sym 40887 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 40888 soc.cpu.cpuregs.regs.0.0.1_RDATA_8
.sym 40889 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 40890 soc.cpu.cpuregs_rs1_SB_LUT4_O_14_I2
.sym 40893 soc.cpu.cpuregs.regs.0.0.0_RDATA_14
.sym 40894 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 40895 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 40896 soc.cpu.cpuregs_rs1_SB_LUT4_O_27_I2
.sym 40898 CLK$SB_IO_IN_$glb_clk
.sym 40902 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40903 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 40904 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[4]
.sym 40905 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 40906 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 40907 soc.cpu.reg_sh[2]
.sym 40908 soc.cpu.mem_rdata_q[22]
.sym 40912 soc.cpu.mem_rdata_q[20]
.sym 40913 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 40916 soc.cpu.cpuregs_waddr[2]
.sym 40917 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40921 soc.cpu.mem_rdata_q[23]
.sym 40922 soc.cpu.cpuregs_waddr[1]
.sym 40923 soc.cpu.cpuregs_waddr[3]
.sym 40928 soc.cpu.cpuregs_rs1[10]
.sym 40934 soc.cpu.cpuregs_wrdata[10]
.sym 40941 soc.cpu.cpuregs_wrdata[10]
.sym 40948 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 40957 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 40961 soc.cpu.cpuregs_wrdata[3]
.sym 40964 soc.cpu.cpuregs.regs.0.0.1_RDATA_5
.sym 40968 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 40993 soc.cpu.cpuregs_wrdata[10]
.sym 41000 soc.cpu.cpuregs_wrdata[3]
.sym 41010 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 41011 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 41012 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 41013 soc.cpu.cpuregs.regs.0.0.1_RDATA_5
.sym 41021 CLK$SB_IO_IN_$glb_clk
.sym 41028 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 41029 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 41030 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 41039 soc.cpu.decoded_rs1_SB_DFF_Q_D
.sym 41040 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 41046 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 41154 soc.cpu.cpuregs_waddr[1]
.sym 41191 P2_2$SB_IO_OUT
.sym 41194 P2_4$SB_IO_OUT
.sym 41208 P2_4$SB_IO_OUT
.sym 41215 P2_2$SB_IO_OUT
.sym 41246 P2_5$SB_IO_OUT
.sym 41248 P2_1$SB_IO_OUT
.sym 41256 soc.cpu.mem_la_wdata[4]
.sym 41259 soc.cpu.pcpi_rs1[11]
.sym 41263 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 41267 soc.cpu.alu_out_q[5]
.sym 41268 soc.cpu.alu_out_q[3]
.sym 41270 soc.cpu.alu_out_q[1]
.sym 41272 soc.cpu.mem_la_wdata[1]
.sym 41374 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_I3_O
.sym 41376 soc.simpleuart.recv_pattern[7]
.sym 41377 soc.cpu.instr_bne_SB_LUT4_I2_I1
.sym 41381 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_I3_I0
.sym 41384 soc.cpu.reg_out[12]
.sym 41385 soc.cpu.mem_la_wdata[0]
.sym 41389 soc.ram_ready
.sym 41392 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 41394 P2_1_SB_DFFESR_Q_E
.sym 41395 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 41396 soc.ram_ready
.sym 41397 P2_6$SB_IO_OUT
.sym 41403 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 41404 soc.cpu.mem_rdata_q[31]
.sym 41406 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 41409 soc.cpu.pcpi_rs2[15]
.sym 41416 UART_RX$SB_IO_IN
.sym 41418 soc.cpu.mem_la_wdata[0]
.sym 41424 P2_5$SB_IO_OUT
.sym 41429 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 41430 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 41431 soc.cpu.mem_la_wdata[2]
.sym 41433 soc.cpu.mem_la_wdata[2]
.sym 41434 soc.cpu.pcpi_rs1[2]
.sym 41435 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 41436 soc.cpu.pcpi_rs2[15]
.sym 41452 soc.cpu.alu_out_SB_LUT4_O_24_I2
.sym 41453 soc.cpu.alu_out_SB_LUT4_O_6_I2
.sym 41456 soc.cpu.pcpi_rs1[1]
.sym 41457 soc.cpu.alu_out_SB_LUT4_O_30_I0
.sym 41462 soc.cpu.mem_rdata_q[31]
.sym 41464 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 41467 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 41468 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 41469 soc.cpu.alu_out_SB_LUT4_O_3_I2
.sym 41473 soc.cpu.alu_out_SB_LUT4_O_30_I1
.sym 41474 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 41475 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 41476 soc.cpu.is_sb_sh_sw
.sym 41478 soc.cpu.mem_la_wdata[1]
.sym 41479 soc.cpu.alu_out_SB_LUT4_O_30_I2
.sym 41482 soc.cpu.mem_la_wdata[0]
.sym 41490 soc.cpu.alu_out_SB_LUT4_O_30_I2
.sym 41491 soc.cpu.alu_out_SB_LUT4_O_6_I2
.sym 41492 soc.cpu.alu_out_SB_LUT4_O_24_I2
.sym 41493 soc.cpu.alu_out_SB_LUT4_O_3_I2
.sym 41496 soc.cpu.alu_out_SB_LUT4_O_30_I0
.sym 41497 soc.cpu.alu_out_SB_LUT4_O_30_I2
.sym 41498 soc.cpu.alu_out_SB_LUT4_O_30_I1
.sym 41499 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 41505 soc.cpu.mem_la_wdata[0]
.sym 41509 soc.cpu.pcpi_rs1[1]
.sym 41510 soc.cpu.mem_la_wdata[1]
.sym 41514 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 41515 soc.cpu.mem_rdata_q[31]
.sym 41517 soc.cpu.is_sb_sh_sw
.sym 41520 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 41521 soc.cpu.pcpi_rs1[1]
.sym 41522 soc.cpu.mem_la_wdata[1]
.sym 41523 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 41526 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 41527 soc.cpu.is_sb_sh_sw
.sym 41529 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 41531 CLK$SB_IO_IN_$glb_clk
.sym 41533 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_I2_I0
.sym 41535 soc.cpu.alu_out_SB_LUT4_O_27_I2
.sym 41536 soc.cpu.alu_out_SB_LUT4_O_28_I2
.sym 41537 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_I2_O
.sym 41538 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_I2_O
.sym 41539 soc.cpu.alu_out_SB_LUT4_O_27_I0
.sym 41540 soc.cpu.alu_out_q[4]
.sym 41543 soc.cpu.decoded_imm[13]
.sym 41544 soc.cpu.reg_out[3]
.sym 41545 soc.cpu.mem_rdata_q[14]
.sym 41547 soc.simpleuart.recv_state_SB_DFFESR_Q_E
.sym 41548 soc.cpu.instr_bne_SB_LUT4_I2_I1
.sym 41556 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 41560 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41561 soc.cpu.instr_bge_SB_LUT4_I2_I3
.sym 41562 soc.cpu.mem_la_wdata[3]
.sym 41564 soc.cpu.alu_out_q[4]
.sym 41565 soc.cpu.pcpi_rs1[2]
.sym 41566 soc.cpu.mem_la_wdata[3]
.sym 41567 iomem_wdata[16]
.sym 41568 soc.cpu.pcpi_rs1[5]
.sym 41575 soc.cpu.alu_out_SB_LUT4_O_24_I2
.sym 41577 soc.cpu.mem_la_wdata[5]
.sym 41578 soc.cpu.alu_out_SB_LUT4_O_24_I1
.sym 41579 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 41583 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 41587 soc.cpu.alu_out_SB_LUT4_O_26_I1
.sym 41588 soc.cpu.alu_out_SB_LUT4_O_26_I0
.sym 41589 soc.cpu.alu_out_SB_LUT4_O_24_I0
.sym 41590 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 41592 soc.cpu.pcpi_rs1[5]
.sym 41593 soc.cpu.alu_out_SB_LUT4_O_26_I2
.sym 41594 soc.cpu.mem_la_wdata[7]
.sym 41595 soc.cpu.pcpi_rs1[7]
.sym 41597 soc.cpu.mem_la_wdata[2]
.sym 41598 soc.cpu.mem_la_wdata[7]
.sym 41599 soc.cpu.pcpi_rs1[2]
.sym 41600 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I0
.sym 41602 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 41603 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 41604 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 41605 soc.cpu.pcpi_rs1[2]
.sym 41607 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 41608 soc.cpu.alu_out_SB_LUT4_O_26_I2
.sym 41609 soc.cpu.alu_out_SB_LUT4_O_26_I1
.sym 41610 soc.cpu.alu_out_SB_LUT4_O_26_I0
.sym 41613 soc.cpu.mem_la_wdata[7]
.sym 41615 soc.cpu.pcpi_rs1[7]
.sym 41619 soc.cpu.pcpi_rs1[2]
.sym 41620 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 41621 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 41622 soc.cpu.mem_la_wdata[2]
.sym 41626 soc.cpu.pcpi_rs1[5]
.sym 41627 soc.cpu.mem_la_wdata[5]
.sym 41631 soc.cpu.alu_out_SB_LUT4_O_24_I1
.sym 41632 soc.cpu.alu_out_SB_LUT4_O_24_I2
.sym 41633 soc.cpu.alu_out_SB_LUT4_O_24_I0
.sym 41634 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 41637 soc.cpu.mem_la_wdata[2]
.sym 41638 soc.cpu.pcpi_rs1[2]
.sym 41639 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I0
.sym 41640 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 41643 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 41644 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 41645 soc.cpu.pcpi_rs1[5]
.sym 41646 soc.cpu.mem_la_wdata[5]
.sym 41649 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 41650 soc.cpu.mem_la_wdata[7]
.sym 41651 soc.cpu.pcpi_rs1[7]
.sym 41652 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 41654 CLK$SB_IO_IN_$glb_clk
.sym 41656 soc.cpu.alu_out_SB_LUT4_O_19_I0
.sym 41657 soc.cpu.alu_out_SB_LUT4_O_25_I0
.sym 41658 soc.cpu.alu_out_q[19]
.sym 41659 soc.cpu.alu_out_q[6]
.sym 41660 soc.cpu.alu_out_SB_LUT4_O_25_I2
.sym 41661 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 41662 soc.cpu.alu_out_SB_LUT4_O_19_I2
.sym 41663 soc.cpu.alu_out_q[12]
.sym 41666 soc.cpu.mem_la_wdata[7]
.sym 41667 soc.cpu.mem_la_wdata[1]
.sym 41671 soc.memory.cs_0
.sym 41674 soc.cpu.mem_rdata_q[30]
.sym 41678 soc.cpu.alu_out_q[7]
.sym 41680 soc.cpu.mem_la_wdata[7]
.sym 41681 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 41682 soc.cpu.pcpi_rs1[19]
.sym 41683 soc.cpu.pcpi_rs2[15]
.sym 41684 soc.cpu.mem_la_wdata[7]
.sym 41685 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 41686 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 41687 soc.cpu.pcpi_rs2[15]
.sym 41688 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 41689 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_I3_O
.sym 41691 soc.cpu.pcpi_rs2[19]
.sym 41699 soc.cpu.alu_out_SB_LUT4_O_28_I0
.sym 41700 soc.cpu.alu_out_SB_LUT4_O_28_I2
.sym 41701 soc.cpu.alu_out_SB_LUT4_O_5_I2
.sym 41705 soc.cpu.alu_out_SB_LUT4_O_5_I0
.sym 41710 soc.cpu.alu_out_SB_LUT4_O_28_I1
.sym 41711 soc.cpu.alu_out_SB_LUT4_O_5_I1
.sym 41712 soc.cpu.pcpi_rs2[28]
.sym 41713 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 41714 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 41715 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 41717 soc.cpu.pcpi_rs1[26]
.sym 41718 soc.cpu.pcpi_rs1[28]
.sym 41719 soc.cpu.pcpi_rs2[26]
.sym 41721 soc.cpu.pcpi_rs1[3]
.sym 41722 soc.cpu.mem_la_wdata[3]
.sym 41723 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 41725 soc.cpu.pcpi_rs1[26]
.sym 41726 soc.cpu.mem_la_wdata[4]
.sym 41727 soc.cpu.pcpi_rs2[26]
.sym 41728 soc.cpu.mem_la_wdata[6]
.sym 41730 soc.cpu.pcpi_rs2[26]
.sym 41731 soc.cpu.pcpi_rs1[26]
.sym 41732 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 41733 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 41737 soc.cpu.mem_la_wdata[6]
.sym 41742 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 41743 soc.cpu.pcpi_rs1[3]
.sym 41744 soc.cpu.mem_la_wdata[3]
.sym 41745 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 41751 soc.cpu.mem_la_wdata[4]
.sym 41754 soc.cpu.pcpi_rs1[26]
.sym 41757 soc.cpu.pcpi_rs2[26]
.sym 41761 soc.cpu.pcpi_rs2[28]
.sym 41762 soc.cpu.pcpi_rs1[28]
.sym 41766 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 41767 soc.cpu.alu_out_SB_LUT4_O_5_I1
.sym 41768 soc.cpu.alu_out_SB_LUT4_O_5_I2
.sym 41769 soc.cpu.alu_out_SB_LUT4_O_5_I0
.sym 41772 soc.cpu.alu_out_SB_LUT4_O_28_I2
.sym 41773 soc.cpu.alu_out_SB_LUT4_O_28_I1
.sym 41774 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 41775 soc.cpu.alu_out_SB_LUT4_O_28_I0
.sym 41777 CLK$SB_IO_IN_$glb_clk
.sym 41779 soc.cpu.alu_out_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41780 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 41781 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41782 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 41783 soc.cpu.alu_out_SB_LUT4_O_12_I0
.sym 41784 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 41785 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41786 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 41789 soc.cpu.pcpi_rs2[17]
.sym 41790 soc.cpu.pcpi_rs1[2]
.sym 41794 soc.cpu.alu_out_q[6]
.sym 41795 soc.ram_ready
.sym 41796 soc.cpu.alu_out_q[12]
.sym 41797 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 41799 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 41800 soc.cpu.pcpi_rs2[28]
.sym 41801 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41802 soc.cpu.alu_out_q[19]
.sym 41803 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41804 soc.cpu.pcpi_rs2[16]
.sym 41806 soc.simpleuart_reg_div_do[3]
.sym 41807 soc.cpu.pcpi_rs1[3]
.sym 41808 P2_5$SB_IO_OUT
.sym 41809 soc.cpu.mem_la_wdata[0]
.sym 41810 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 41812 iomem_wdata[10]
.sym 41813 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 41814 soc.cpu.mem_la_wdata[6]
.sym 41820 soc.cpu.pcpi_rs1[1]
.sym 41821 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41823 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41825 soc.cpu.pcpi_rs1[7]
.sym 41829 soc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41830 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41831 soc.cpu.pcpi_rs1[4]
.sym 41833 soc.cpu.pcpi_rs1[3]
.sym 41836 soc.cpu.pcpi_rs1[0]
.sym 41837 soc.cpu.pcpi_rs1[6]
.sym 41839 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41840 soc.cpu.pcpi_rs1[2]
.sym 41842 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41844 soc.cpu.alu_out_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41846 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41851 soc.cpu.pcpi_rs1[5]
.sym 41852 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[1]
.sym 41854 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41855 soc.cpu.pcpi_rs1[0]
.sym 41858 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[2]
.sym 41860 soc.cpu.pcpi_rs1[1]
.sym 41861 soc.cpu.alu_out_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41864 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[3]
.sym 41866 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41867 soc.cpu.pcpi_rs1[2]
.sym 41870 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[4]
.sym 41872 soc.cpu.pcpi_rs1[3]
.sym 41873 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41876 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[5]
.sym 41878 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41879 soc.cpu.pcpi_rs1[4]
.sym 41882 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[6]
.sym 41884 soc.cpu.pcpi_rs1[5]
.sym 41885 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41888 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[7]
.sym 41890 soc.cpu.pcpi_rs1[6]
.sym 41891 soc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41894 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[8]
.sym 41896 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41897 soc.cpu.pcpi_rs1[7]
.sym 41902 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 41903 soc.cpu.alu_out_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41904 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 41905 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41906 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41907 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41908 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41909 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 41912 soc.cpu.pcpi_rs1[21]
.sym 41917 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 41919 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 41920 soc.cpu.mem_la_wdata[1]
.sym 41923 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 41924 soc.cpu.pcpi_rs1[1]
.sym 41927 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 41928 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 41929 soc.cpu.mem_la_wdata[2]
.sym 41931 soc.cpu.alu_out_q[3]
.sym 41933 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 41936 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 41937 iomem_wdata[9]
.sym 41938 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[8]
.sym 41947 soc.cpu.pcpi_rs1[14]
.sym 41950 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41952 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41954 soc.cpu.alu_out_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41958 soc.cpu.alu_out_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41960 soc.cpu.pcpi_rs1[12]
.sym 41962 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41963 soc.cpu.pcpi_rs1[10]
.sym 41964 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41965 soc.cpu.pcpi_rs1[9]
.sym 41967 soc.cpu.pcpi_rs1[13]
.sym 41968 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41969 soc.cpu.pcpi_rs1[11]
.sym 41971 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41973 soc.cpu.pcpi_rs1[8]
.sym 41974 soc.cpu.pcpi_rs1[15]
.sym 41975 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[9]
.sym 41977 soc.cpu.pcpi_rs1[8]
.sym 41978 soc.cpu.alu_out_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41981 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[10]
.sym 41983 soc.cpu.pcpi_rs1[9]
.sym 41984 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41987 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[11]
.sym 41989 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41990 soc.cpu.pcpi_rs1[10]
.sym 41993 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[12]
.sym 41995 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41996 soc.cpu.pcpi_rs1[11]
.sym 41999 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[13]
.sym 42001 soc.cpu.pcpi_rs1[12]
.sym 42002 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42005 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[14]
.sym 42007 soc.cpu.alu_out_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42008 soc.cpu.pcpi_rs1[13]
.sym 42011 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[15]
.sym 42013 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42014 soc.cpu.pcpi_rs1[14]
.sym 42017 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[16]
.sym 42019 soc.cpu.pcpi_rs1[15]
.sym 42020 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42025 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42026 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42027 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42028 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42029 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42030 soc.cpu.alu_out_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42031 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42032 soc.cpu.alu_out_SB_LUT4_O_12_I2
.sym 42035 soc.cpu.mem_la_wdata[4]
.sym 42038 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42040 soc.cpu.alu_out_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42042 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 42048 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 42049 soc.cpu.pcpi_rs1[23]
.sym 42050 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 42052 soc.cpu.instr_bge_SB_LUT4_I2_I3
.sym 42053 soc.cpu.pcpi_rs2[20]
.sym 42055 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 42056 soc.cpu.pcpi_rs2[23]
.sym 42057 soc.cpu.alu_out_q[4]
.sym 42058 soc.cpu.mem_la_wdata[3]
.sym 42059 soc.cpu.pcpi_rs2[18]
.sym 42060 soc.cpu.pcpi_rs1[15]
.sym 42061 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[16]
.sym 42067 soc.cpu.pcpi_rs1[23]
.sym 42068 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42073 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42079 soc.cpu.pcpi_rs1[22]
.sym 42084 soc.cpu.pcpi_rs1[20]
.sym 42085 soc.cpu.pcpi_rs1[18]
.sym 42086 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42087 soc.cpu.pcpi_rs1[21]
.sym 42088 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42090 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42092 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42093 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42094 soc.cpu.pcpi_rs1[16]
.sym 42095 soc.cpu.alu_out_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42096 soc.cpu.pcpi_rs1[17]
.sym 42097 soc.cpu.pcpi_rs1[19]
.sym 42098 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[17]
.sym 42100 soc.cpu.pcpi_rs1[16]
.sym 42101 soc.cpu.alu_out_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42104 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[18]
.sym 42106 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42107 soc.cpu.pcpi_rs1[17]
.sym 42110 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[19]
.sym 42112 soc.cpu.pcpi_rs1[18]
.sym 42113 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42116 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[20]
.sym 42118 soc.cpu.pcpi_rs1[19]
.sym 42119 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42122 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[21]
.sym 42124 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42125 soc.cpu.pcpi_rs1[20]
.sym 42128 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[22]
.sym 42130 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42131 soc.cpu.pcpi_rs1[21]
.sym 42134 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[23]
.sym 42136 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42137 soc.cpu.pcpi_rs1[22]
.sym 42140 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[24]
.sym 42142 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42143 soc.cpu.pcpi_rs1[23]
.sym 42148 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42149 soc.cpu.alu_out_SB_LUT4_O_8_I2
.sym 42150 soc.simpleuart.recv_pattern[2]
.sym 42151 soc.cpu.alu_out_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42152 soc.simpleuart.recv_pattern[3]
.sym 42153 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I0
.sym 42154 soc.cpu.instr_bge_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 42155 soc.simpleuart.recv_pattern[4]
.sym 42158 soc.cpu.pcpi_rs1[11]
.sym 42159 soc.cpu.alu_out_q[30]
.sym 42162 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42163 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 42167 soc.cpu.mem_wordsize[1]
.sym 42169 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42171 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 42172 soc.cpu.cpu_state[6]
.sym 42173 soc.cpu.pcpi_rs1[19]
.sym 42174 soc.cpu.pcpi_rs2[30]
.sym 42175 soc.cpu.pcpi_rs2[19]
.sym 42176 soc.cpu.mem_la_wdata[7]
.sym 42178 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 42179 soc.cpu.pcpi_rs2[15]
.sym 42180 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 42181 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_I3_O
.sym 42182 soc.cpu.pcpi_rs1[30]
.sym 42184 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[24]
.sym 42192 soc.cpu.pcpi_rs1[25]
.sym 42193 soc.cpu.pcpi_rs1[27]
.sym 42195 soc.cpu.pcpi_rs1[31]
.sym 42197 soc.cpu.instr_bge_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 42201 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42202 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42205 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42206 soc.cpu.pcpi_rs1[26]
.sym 42208 soc.cpu.alu_out_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42209 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42211 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42212 soc.cpu.pcpi_rs1[24]
.sym 42213 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42216 soc.cpu.pcpi_rs1[29]
.sym 42217 soc.cpu.pcpi_rs1[30]
.sym 42219 soc.cpu.instr_bge_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 42220 soc.cpu.pcpi_rs1[28]
.sym 42221 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[25]
.sym 42223 soc.cpu.pcpi_rs1[24]
.sym 42224 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42227 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[26]
.sym 42229 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42230 soc.cpu.pcpi_rs1[25]
.sym 42233 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[27]
.sym 42235 soc.cpu.pcpi_rs1[26]
.sym 42236 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42239 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[28]
.sym 42241 soc.cpu.pcpi_rs1[27]
.sym 42242 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42245 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[29]
.sym 42247 soc.cpu.alu_out_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42248 soc.cpu.pcpi_rs1[28]
.sym 42251 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[30]
.sym 42253 soc.cpu.pcpi_rs1[29]
.sym 42254 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42257 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[31]
.sym 42259 soc.cpu.pcpi_rs1[30]
.sym 42260 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42263 $nextpnr_ICESTORM_LC_5$I3
.sym 42264 soc.cpu.instr_bge_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 42265 soc.cpu.pcpi_rs1[31]
.sym 42266 soc.cpu.instr_bge_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 42267 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[31]
.sym 42271 soc.simpleuart_reg_div_do[5]
.sym 42272 soc.simpleuart_reg_div_do[6]
.sym 42273 soc.cpu.alu_out_SB_LUT4_O_23_I0
.sym 42275 soc.cpu.alu_out_SB_LUT4_O_1_I0
.sym 42277 soc.cpu.alu_out_SB_LUT4_O_11_I0
.sym 42278 soc.simpleuart_reg_div_do[3]
.sym 42281 soc.cpu.alu_out_q[20]
.sym 42282 soc.cpu.reg_out[16]
.sym 42283 soc.cpu.pcpi_rs1[22]
.sym 42286 soc.cpu.pcpi_rs2[28]
.sym 42289 soc.cpu.pcpi_rs1[27]
.sym 42291 soc.cpu.pcpi_rs1[31]
.sym 42292 soc.cpu.alu_out_SB_LUT4_O_8_I2
.sym 42295 iomem_addr[6]
.sym 42296 soc.cpu.pcpi_rs2[24]
.sym 42297 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 42298 soc.cpu.mem_la_wdata[6]
.sym 42299 soc.cpu.alu_out_SB_LUT4_O_11_I1
.sym 42300 soc.cpu.pcpi_rs2[16]
.sym 42301 soc.cpu.mem_la_wdata[0]
.sym 42302 soc.simpleuart_reg_div_do[3]
.sym 42305 soc.cpu.mem_wordsize[2]
.sym 42306 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42307 $nextpnr_ICESTORM_LC_5$I3
.sym 42312 soc.cpu.pcpi_rs1[8]
.sym 42316 soc.cpu.alu_out_SB_LUT4_O_11_I2
.sym 42317 soc.cpu.alu_out_SB_LUT4_O_11_I1
.sym 42318 soc.cpu.alu_out_SB_LUT4_O_23_I2
.sym 42319 soc.cpu.alu_out_SB_LUT4_O_14_I2
.sym 42320 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 42321 soc.cpu.alu_out_SB_LUT4_O_1_I2
.sym 42322 soc.cpu.alu_out_SB_LUT4_O_20_I2
.sym 42326 soc.cpu.pcpi_rs2[26]
.sym 42327 soc.cpu.alu_out_SB_LUT4_O_23_I1
.sym 42328 soc.cpu.pcpi_rs2[29]
.sym 42330 soc.cpu.alu_out_SB_LUT4_O_23_I0
.sym 42332 soc.cpu.alu_out_SB_LUT4_O_1_I0
.sym 42334 soc.cpu.alu_out_SB_LUT4_O_11_I0
.sym 42335 soc.cpu.alu_out_SB_LUT4_O_1_I1
.sym 42336 soc.cpu.pcpi_rs2[8]
.sym 42342 soc.cpu.alu_out_SB_LUT4_O_23_I2
.sym 42348 $nextpnr_ICESTORM_LC_5$I3
.sym 42351 soc.cpu.alu_out_SB_LUT4_O_14_I2
.sym 42352 soc.cpu.alu_out_SB_LUT4_O_1_I2
.sym 42353 soc.cpu.alu_out_SB_LUT4_O_20_I2
.sym 42354 soc.cpu.alu_out_SB_LUT4_O_23_I2
.sym 42357 soc.cpu.alu_out_SB_LUT4_O_1_I2
.sym 42358 soc.cpu.alu_out_SB_LUT4_O_1_I1
.sym 42359 soc.cpu.alu_out_SB_LUT4_O_1_I0
.sym 42360 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 42363 soc.cpu.alu_out_SB_LUT4_O_11_I1
.sym 42364 soc.cpu.alu_out_SB_LUT4_O_11_I0
.sym 42365 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 42366 soc.cpu.alu_out_SB_LUT4_O_11_I2
.sym 42369 soc.cpu.pcpi_rs2[29]
.sym 42375 soc.cpu.pcpi_rs2[26]
.sym 42381 soc.cpu.pcpi_rs1[8]
.sym 42382 soc.cpu.pcpi_rs2[8]
.sym 42387 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 42388 soc.cpu.alu_out_SB_LUT4_O_23_I0
.sym 42389 soc.cpu.alu_out_SB_LUT4_O_23_I2
.sym 42390 soc.cpu.alu_out_SB_LUT4_O_23_I1
.sym 42392 CLK$SB_IO_IN_$glb_clk
.sym 42394 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_I3_O
.sym 42395 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I3_O
.sym 42396 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_I3_I0
.sym 42397 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_I3_I0
.sym 42398 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_I3_O
.sym 42399 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I3_I0
.sym 42400 soc.cpu.alu_out_SB_LUT4_O_7_I2
.sym 42401 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I3_I2
.sym 42404 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 42405 soc.cpu.reg_out[1]
.sym 42406 soc.cpu.pcpi_rs1[8]
.sym 42413 soc.simpleuart_reg_div_do[5]
.sym 42414 soc.cpu.pcpi_rs1[20]
.sym 42415 soc.simpleuart_reg_div_do[6]
.sym 42418 soc.cpu.reg_out[21]
.sym 42419 soc.cpu.cpuregs_waddr[4]
.sym 42420 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42421 soc.cpu.mem_la_wdata[2]
.sym 42422 soc.cpu.reg_out[8]
.sym 42423 soc.cpu.reg_out[7]
.sym 42424 soc.cpu.alu_out_q[3]
.sym 42425 soc.cpu.reg_out[6]
.sym 42426 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42427 soc.cpu.pcpi_rs1[24]
.sym 42428 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 42429 soc.cpu.alu_out_q[8]
.sym 42435 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 42436 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42438 soc.cpu.pcpi_rs1[17]
.sym 42439 soc.cpu.reg_out[7]
.sym 42440 soc.cpu.alu_out_q[7]
.sym 42441 soc.cpu.reg_out[6]
.sym 42443 soc.cpu.pcpi_rs1[30]
.sym 42445 soc.cpu.reg_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1
.sym 42446 soc.cpu.pcpi_rs2[30]
.sym 42447 soc.cpu.latched_stalu
.sym 42448 soc.cpu.latched_stalu
.sym 42450 soc.cpu.pcpi_rs2[27]
.sym 42451 soc.cpu.pcpi_rs1[27]
.sym 42452 soc.cpu.alu_out_q[6]
.sym 42454 soc.cpu.pcpi_rs1[20]
.sym 42459 soc.cpu.reg_out[3]
.sym 42461 soc.cpu.alu_out_q[3]
.sym 42463 soc.cpu.pcpi_rs2[20]
.sym 42464 soc.cpu.pcpi_rs2[17]
.sym 42465 soc.cpu.reg_next_pc[7]
.sym 42466 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42468 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42469 soc.cpu.latched_stalu
.sym 42470 soc.cpu.reg_out[6]
.sym 42471 soc.cpu.alu_out_q[6]
.sym 42474 soc.cpu.pcpi_rs1[30]
.sym 42475 soc.cpu.pcpi_rs2[30]
.sym 42480 soc.cpu.latched_stalu
.sym 42481 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42482 soc.cpu.reg_out[7]
.sym 42483 soc.cpu.alu_out_q[7]
.sym 42486 soc.cpu.alu_out_q[3]
.sym 42487 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42488 soc.cpu.reg_out[3]
.sym 42489 soc.cpu.latched_stalu
.sym 42493 soc.cpu.pcpi_rs2[20]
.sym 42495 soc.cpu.pcpi_rs1[20]
.sym 42498 soc.cpu.reg_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1
.sym 42499 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 42500 soc.cpu.reg_next_pc[7]
.sym 42504 soc.cpu.pcpi_rs1[27]
.sym 42506 soc.cpu.pcpi_rs2[27]
.sym 42511 soc.cpu.pcpi_rs2[17]
.sym 42512 soc.cpu.pcpi_rs1[17]
.sym 42518 iomem_wdata[4]
.sym 42520 iomem_wdata[16]
.sym 42521 iomem_wdata[17]
.sym 42522 iomem_wdata[5]
.sym 42524 iomem_wdata[3]
.sym 42528 soc.cpu.pcpi_rs1[30]
.sym 42529 soc.cpu.pcpi_rs1[30]
.sym 42530 soc.cpu.pcpi_rs2[22]
.sym 42531 soc.cpu.pcpi_rs1[31]
.sym 42533 flash_io3_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 42534 soc.cpu.pcpi_rs1[30]
.sym 42536 soc.cpu.pcpi_rs1[29]
.sym 42538 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I3_O
.sym 42539 soc.cpu.pcpi_rs1[23]
.sym 42540 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42541 soc.cpu.reg_next_pc[10]
.sym 42542 soc.cpu.mem_la_wdata[3]
.sym 42543 soc.cpu.pcpi_rs2[18]
.sym 42544 soc.cpu.reg_out[5]
.sym 42545 soc.cpu.alu_out_q[4]
.sym 42546 iomem_wdata[2]
.sym 42547 soc.cpu.reg_out[10]
.sym 42548 soc.cpu.pcpi_rs2[23]
.sym 42549 soc.cpu.pcpi_rs2[20]
.sym 42550 soc.cpu.reg_out[15]
.sym 42551 soc.cpu.pcpi_rs2[29]
.sym 42552 soc.cpu.pcpi_rs1[10]
.sym 42559 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 42560 soc.cpu.reg_out[5]
.sym 42561 soc.cpu.latched_stalu
.sym 42562 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42563 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 42564 soc.cpu.reg_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.sym 42568 soc.cpu.alu_out_q[7]
.sym 42569 soc.cpu.latched_stalu
.sym 42572 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42574 soc.cpu.alu_out_q[5]
.sym 42575 soc.cpu.alu_out_q[12]
.sym 42577 soc.cpu.alu_out_q[1]
.sym 42578 soc.cpu.reg_out[1]
.sym 42581 iomem_wdata[3]
.sym 42582 soc.cpu.reg_out[8]
.sym 42583 soc.cpu.reg_out[7]
.sym 42585 P2_1_SB_DFFESR_Q_E
.sym 42586 soc.cpu.reg_next_pc[12]
.sym 42587 soc.cpu.reg_out[12]
.sym 42589 soc.cpu.alu_out_q[8]
.sym 42591 soc.cpu.alu_out_q[5]
.sym 42592 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42593 soc.cpu.reg_out[5]
.sym 42594 soc.cpu.latched_stalu
.sym 42599 iomem_wdata[3]
.sym 42603 soc.cpu.reg_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.sym 42604 soc.cpu.reg_next_pc[12]
.sym 42606 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 42609 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 42610 soc.cpu.latched_stalu
.sym 42611 soc.cpu.alu_out_q[7]
.sym 42612 soc.cpu.reg_out[7]
.sym 42615 soc.cpu.latched_stalu
.sym 42616 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42617 soc.cpu.alu_out_q[8]
.sym 42618 soc.cpu.reg_out[8]
.sym 42621 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 42622 soc.cpu.alu_out_q[5]
.sym 42623 soc.cpu.latched_stalu
.sym 42624 soc.cpu.reg_out[5]
.sym 42627 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42628 soc.cpu.latched_stalu
.sym 42629 soc.cpu.reg_out[12]
.sym 42630 soc.cpu.alu_out_q[12]
.sym 42633 soc.cpu.alu_out_q[1]
.sym 42634 soc.cpu.reg_out[1]
.sym 42635 soc.cpu.latched_stalu
.sym 42637 P2_1_SB_DFFESR_Q_E
.sym 42638 CLK$SB_IO_IN_$glb_clk
.sym 42639 resetn_SB_LUT4_I3_O_$glb_sr
.sym 42640 iomem_wdata[1]
.sym 42641 iomem_wdata[7]
.sym 42643 iomem_wdata[22]
.sym 42644 iomem_wdata[6]
.sym 42645 iomem_wdata[0]
.sym 42646 iomem_wdata[20]
.sym 42647 iomem_wdata[23]
.sym 42650 soc.cpu.decoded_imm[7]
.sym 42651 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 42654 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 42655 soc.cpu.mem_wordsize[1]
.sym 42657 iomem_wdata[3]
.sym 42658 soc.simpleuart_reg_div_do[29]
.sym 42661 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 42663 soc.cpu.decoded_imm_j[5]
.sym 42664 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I1
.sym 42665 soc.cpu.pcpi_rs1[19]
.sym 42666 soc.cpu.pcpi_rs2[15]
.sym 42667 soc.cpu.decoded_imm_j[31]
.sym 42668 soc.cpu.mem_la_wdata[7]
.sym 42669 soc.cpu.reg_out[4]
.sym 42670 soc.cpu.pcpi_rs2[30]
.sym 42671 soc.cpu.reg_next_pc[19]
.sym 42672 soc.cpu.cpu_state[6]
.sym 42673 soc.cpu.reg_next_pc[25]
.sym 42674 soc.cpu.pcpi_rs2[19]
.sym 42675 soc.cpu.mem_la_wdata[1]
.sym 42682 soc.cpu.alu_out_q[6]
.sym 42683 P2_1_SB_DFFESR_Q_E
.sym 42685 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 42686 soc.cpu.latched_stalu
.sym 42690 soc.cpu.alu_out_q[12]
.sym 42693 soc.cpu.reg_out[4]
.sym 42694 soc.cpu.latched_stalu
.sym 42695 soc.cpu.reg_out[6]
.sym 42696 soc.cpu.alu_out_q[3]
.sym 42697 soc.cpu.reg_out[14]
.sym 42699 soc.cpu.alu_out_q[8]
.sym 42700 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42702 soc.cpu.reg_out[8]
.sym 42705 soc.cpu.alu_out_q[4]
.sym 42707 iomem_wdata[2]
.sym 42708 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42709 soc.cpu.reg_out[3]
.sym 42711 soc.cpu.reg_out[12]
.sym 42712 soc.cpu.reg_next_pc[14]
.sym 42714 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 42715 soc.cpu.reg_out[12]
.sym 42716 soc.cpu.alu_out_q[12]
.sym 42717 soc.cpu.latched_stalu
.sym 42720 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42721 soc.cpu.reg_out[14]
.sym 42723 soc.cpu.reg_next_pc[14]
.sym 42726 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42727 soc.cpu.reg_out[4]
.sym 42728 soc.cpu.latched_stalu
.sym 42729 soc.cpu.alu_out_q[4]
.sym 42732 soc.cpu.reg_out[8]
.sym 42733 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 42734 soc.cpu.latched_stalu
.sym 42735 soc.cpu.alu_out_q[8]
.sym 42738 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 42739 soc.cpu.alu_out_q[4]
.sym 42740 soc.cpu.latched_stalu
.sym 42741 soc.cpu.reg_out[4]
.sym 42744 soc.cpu.reg_out[3]
.sym 42745 soc.cpu.alu_out_q[3]
.sym 42746 soc.cpu.latched_stalu
.sym 42747 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 42751 iomem_wdata[2]
.sym 42756 soc.cpu.alu_out_q[6]
.sym 42757 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 42758 soc.cpu.reg_out[6]
.sym 42759 soc.cpu.latched_stalu
.sym 42760 P2_1_SB_DFFESR_Q_E
.sym 42761 CLK$SB_IO_IN_$glb_clk
.sym 42762 resetn_SB_LUT4_I3_O_$glb_sr
.sym 42764 soc.cpu.next_pc[7]
.sym 42765 iomem_wdata[2]
.sym 42766 soc.cpu.next_pc[8]
.sym 42767 soc.cpu.next_pc[3]
.sym 42768 soc.cpu.next_pc[5]
.sym 42770 iomem_wdata[18]
.sym 42773 soc.cpu.decoded_imm_j[0]
.sym 42774 soc.cpu.reg_out[24]
.sym 42775 soc.cpu.pcpi_rs1[27]
.sym 42776 iomem_wdata[20]
.sym 42777 iomem_wstrb[0]
.sym 42780 iomem_wdata[23]
.sym 42781 soc.cpu.pcpi_rs1[27]
.sym 42782 iomem_wdata[1]
.sym 42784 iomem_wdata[7]
.sym 42787 soc.cpu.reg_next_pc[15]
.sym 42788 soc.cpu.cpu_state[2]
.sym 42789 soc.cpu.decoded_imm_j[0]
.sym 42790 soc.cpu.reg_next_pc[12]
.sym 42791 soc.cpu.next_pc[16]
.sym 42792 soc.cpu.mem_la_wdata[0]
.sym 42793 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 42794 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42795 soc.cpu.pcpi_rs2[24]
.sym 42796 soc.cpu.pcpi_rs2[16]
.sym 42797 soc.cpu.mem_la_wdata[6]
.sym 42798 soc.cpu.reg_next_pc[14]
.sym 42808 soc.cpu.reg_out[20]
.sym 42813 soc.cpu.reg_next_pc[10]
.sym 42817 soc.cpu.latched_stalu
.sym 42818 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42819 soc.cpu.reg_out[10]
.sym 42820 soc.cpu.reg_out[1]
.sym 42822 soc.cpu.reg_next_pc[1]
.sym 42823 soc.cpu.reg_out[30]
.sym 42824 soc.cpu.alu_out_q[30]
.sym 42827 soc.cpu.reg_out[16]
.sym 42828 soc.cpu.reg_next_pc[24]
.sym 42829 soc.cpu.reg_next_pc[16]
.sym 42832 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 42834 soc.cpu.alu_out_q[20]
.sym 42835 soc.cpu.reg_out[24]
.sym 42837 soc.cpu.latched_stalu
.sym 42838 soc.cpu.reg_out[30]
.sym 42839 soc.cpu.alu_out_q[30]
.sym 42840 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 42843 soc.cpu.alu_out_q[20]
.sym 42844 soc.cpu.reg_out[20]
.sym 42845 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 42846 soc.cpu.latched_stalu
.sym 42849 soc.cpu.reg_out[10]
.sym 42850 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42851 soc.cpu.reg_next_pc[10]
.sym 42855 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42857 soc.cpu.reg_next_pc[24]
.sym 42858 soc.cpu.reg_out[24]
.sym 42861 soc.cpu.reg_out[20]
.sym 42862 soc.cpu.alu_out_q[20]
.sym 42863 soc.cpu.latched_stalu
.sym 42864 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42867 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42868 soc.cpu.reg_out[1]
.sym 42870 soc.cpu.reg_next_pc[1]
.sym 42874 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42875 soc.cpu.reg_next_pc[16]
.sym 42876 soc.cpu.reg_out[16]
.sym 42879 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42880 soc.cpu.alu_out_q[30]
.sym 42881 soc.cpu.reg_out[30]
.sym 42882 soc.cpu.latched_stalu
.sym 42886 soc.cpu.decoded_imm_j[26]
.sym 42887 soc.cpu.decoded_imm_j[31]
.sym 42888 soc.cpu.decoded_imm_j[29]
.sym 42889 soc.cpu.next_pc[17]
.sym 42890 soc.cpu.decoded_imm_j[30]
.sym 42891 soc.cpu.next_pc[27]
.sym 42892 soc.cpu.next_pc[4]
.sym 42893 soc.cpu.next_pc[6]
.sym 42896 soc.cpu.reg_out[12]
.sym 42897 soc.cpu.mem_la_wdata[0]
.sym 42898 iomem_addr[7]
.sym 42900 soc.cpu.mem_la_secondword_SB_LUT4_I2_I1
.sym 42902 soc.cpu.pcpi_rs1[20]
.sym 42904 iomem_addr[11]
.sym 42906 P2_1_SB_DFFESR_Q_E
.sym 42907 soc.cpu.reg_next_pc[7]
.sym 42908 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42909 iomem_wdata[2]
.sym 42910 soc.cpu.decoded_imm_j[12]
.sym 42911 soc.cpu.cpuregs_waddr[4]
.sym 42912 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42913 soc.cpu.reg_out[8]
.sym 42914 soc.cpu.reg_next_pc[24]
.sym 42915 soc.cpu.reg_out[7]
.sym 42916 soc.cpu.latched_is_lb
.sym 42917 soc.cpu.reg_out[6]
.sym 42918 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42919 soc.cpu.reg_next_pc[17]
.sym 42920 soc.cpu.mem_la_wdata[2]
.sym 42921 soc.cpu.reg_out[21]
.sym 42927 soc.cpu.reg_out[19]
.sym 42930 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42934 soc.cpu.reg_out[25]
.sym 42935 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42936 soc.cpu.reg_out[20]
.sym 42937 soc.cpu.reg_out[9]
.sym 42938 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42939 soc.cpu.reg_out[13]
.sym 42941 soc.cpu.reg_next_pc[19]
.sym 42942 soc.cpu.reg_next_pc[9]
.sym 42943 soc.cpu.reg_next_pc[25]
.sym 42946 soc.cpu.reg_next_pc[13]
.sym 42947 soc.cpu.mem_rdata_q[27]
.sym 42949 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 42950 soc.cpu.reg_next_pc[20]
.sym 42954 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 42958 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 42962 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 42966 soc.cpu.reg_out[9]
.sym 42967 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42969 soc.cpu.reg_next_pc[9]
.sym 42973 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42974 soc.cpu.reg_next_pc[25]
.sym 42975 soc.cpu.reg_out[25]
.sym 42978 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42979 soc.cpu.mem_rdata_q[27]
.sym 42981 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 42984 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42985 soc.cpu.reg_next_pc[13]
.sym 42987 soc.cpu.reg_out[13]
.sym 42991 soc.cpu.reg_out[19]
.sym 42992 soc.cpu.reg_next_pc[19]
.sym 42993 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42996 soc.cpu.reg_out[20]
.sym 42997 soc.cpu.reg_next_pc[20]
.sym 42998 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 43005 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 43006 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 43007 CLK$SB_IO_IN_$glb_clk
.sym 43009 soc.cpu.decoded_imm_j[24]
.sym 43010 soc.cpu.decoded_imm_j[21]
.sym 43011 soc.cpu.decoded_imm_j[28]
.sym 43012 soc.cpu.compressed_instr
.sym 43013 soc.cpu.decoded_imm_j[20]
.sym 43015 soc.cpu.decoded_imm_j[12]
.sym 43016 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 43019 soc.cpu.decoded_imm[13]
.sym 43020 soc.cpu.reg_out[3]
.sym 43021 soc.cpu.mem_la_addr_SB_LUT4_O_25_I3
.sym 43024 soc.cpu.reg_out[17]
.sym 43025 soc.cpu.next_pc[9]
.sym 43028 soc.cpu.decoded_imm_j[26]
.sym 43030 soc.cpu.reg_out[25]
.sym 43032 soc.cpu.reg_out[20]
.sym 43033 soc.cpu.mem_rdata_q[27]
.sym 43034 soc.cpu.pcpi_rs2[18]
.sym 43035 soc.cpu.mem_rdata_q[26]
.sym 43036 soc.cpu.reg_out[5]
.sym 43037 soc.cpu.reg_out[15]
.sym 43038 soc.cpu.reg_next_pc[27]
.sym 43039 soc.cpu.reg_out[10]
.sym 43040 soc.cpu.pcpi_rs2[23]
.sym 43041 soc.cpu.mem_la_wdata[3]
.sym 43042 soc.cpu.pcpi_rs2[29]
.sym 43043 soc.cpu.decoded_imm_j[19]
.sym 43044 soc.cpu.decoded_imm_j[21]
.sym 43051 soc.cpu.mem_rdata_q[27]
.sym 43052 soc.cpu.reg_out[11]
.sym 43055 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 43059 soc.cpu.reg_next_pc[15]
.sym 43060 soc.cpu.reg_next_pc[12]
.sym 43061 soc.cpu.mem_rdata_q[26]
.sym 43062 $PACKER_GND_NET
.sym 43063 soc.cpu.reg_out[15]
.sym 43065 soc.cpu.reg_next_pc[11]
.sym 43066 soc.cpu.reg_next_pc[26]
.sym 43068 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 43072 soc.cpu.mem_rdata_q[25]
.sym 43073 soc.cpu.reg_out[26]
.sym 43079 soc.cpu.reg_out[12]
.sym 43080 soc.cpu.mem_rdata_q[28]
.sym 43081 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 43083 soc.cpu.reg_next_pc[26]
.sym 43084 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 43086 soc.cpu.reg_out[26]
.sym 43089 $PACKER_GND_NET
.sym 43095 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 43101 soc.cpu.mem_rdata_q[28]
.sym 43102 soc.cpu.mem_rdata_q[25]
.sym 43103 soc.cpu.mem_rdata_q[27]
.sym 43104 soc.cpu.mem_rdata_q[26]
.sym 43107 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 43113 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 43114 soc.cpu.reg_out[11]
.sym 43116 soc.cpu.reg_next_pc[11]
.sym 43119 soc.cpu.reg_out[12]
.sym 43120 soc.cpu.reg_next_pc[12]
.sym 43122 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 43125 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 43126 soc.cpu.reg_next_pc[15]
.sym 43128 soc.cpu.reg_out[15]
.sym 43129 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 43130 CLK$SB_IO_IN_$glb_clk
.sym 43132 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43133 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 43134 soc.cpu.reg_out[7]
.sym 43135 soc.cpu.next_pc[18]
.sym 43136 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 43137 soc.cpu.reg_out[21]
.sym 43138 soc.cpu.next_pc[21]
.sym 43139 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 43142 soc.cpu.mem_la_wdata[7]
.sym 43143 soc.cpu.mem_la_wdata[1]
.sym 43146 soc.cpu.next_pc[11]
.sym 43150 soc.cpu.mem_rdata_q[30]
.sym 43153 soc.cpu.pcpi_rs1[28]
.sym 43156 soc.cpu.decoded_imm_j[28]
.sym 43157 soc.cpu.cpu_state[6]
.sym 43158 soc.cpu.pcpi_rs2[15]
.sym 43159 soc.cpu.mem_la_wdata[7]
.sym 43160 soc.cpu.cpu_state[6]
.sym 43161 soc.cpu.reg_out[4]
.sym 43162 soc.cpu.mem_la_wdata[1]
.sym 43163 soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I0
.sym 43164 soc.cpu.reg_out[18]
.sym 43165 soc.cpu.pcpi_rs2[19]
.sym 43166 soc.cpu.pcpi_rs2[30]
.sym 43167 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 43173 soc.cpu.cpu_state[6]
.sym 43174 soc.cpu.reg_out[30]
.sym 43175 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 43177 soc.mem_rdata[31]
.sym 43178 soc.cpu.cpu_state[6]
.sym 43179 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 43180 soc.cpu.cpu_state[2]
.sym 43181 soc.mem_rdata[23]
.sym 43182 soc.cpu.mem_rdata_q[23]
.sym 43183 soc.cpu.decoded_imm_j[23]
.sym 43184 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43185 soc.cpu.reg_next_pc[30]
.sym 43186 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43187 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43188 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 43189 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43190 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43191 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 43192 soc.cpu.decoded_imm_j[7]
.sym 43193 soc.cpu.mem_rdata_q[27]
.sym 43196 soc.mem_rdata[26]
.sym 43199 soc.cpu.instr_jal
.sym 43200 soc.cpu.decoded_imm_SB_DFFESR_Q_8_D_SB_LUT4_O_I0
.sym 43201 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 43202 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 43206 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 43207 soc.cpu.reg_out[30]
.sym 43209 soc.cpu.reg_next_pc[30]
.sym 43212 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 43213 soc.cpu.cpu_state[6]
.sym 43214 soc.mem_rdata[23]
.sym 43215 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43218 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43219 soc.cpu.cpu_state[6]
.sym 43220 soc.mem_rdata[31]
.sym 43221 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 43225 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 43226 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43227 soc.cpu.mem_rdata_q[23]
.sym 43230 soc.cpu.cpu_state[6]
.sym 43231 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 43232 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43233 soc.mem_rdata[26]
.sym 43236 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43237 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43238 soc.cpu.cpu_state[2]
.sym 43239 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43242 soc.cpu.decoded_imm_SB_DFFESR_Q_8_D_SB_LUT4_O_I0
.sym 43243 soc.cpu.instr_jal
.sym 43244 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 43245 soc.cpu.decoded_imm_j[23]
.sym 43248 soc.cpu.instr_jal
.sym 43249 soc.cpu.mem_rdata_q[27]
.sym 43250 soc.cpu.decoded_imm_j[7]
.sym 43251 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 43252 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 43253 CLK$SB_IO_IN_$glb_clk
.sym 43254 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 43255 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43256 soc.cpu.reg_out[5]
.sym 43257 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 43258 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43259 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 43260 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43261 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 43262 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43263 soc.mem_rdata[23]
.sym 43265 soc.cpu.pcpi_rs2[17]
.sym 43268 soc.cpu.reg_out[30]
.sym 43269 soc.cpu.reg_next_pc[21]
.sym 43270 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43271 soc.cpu.next_pc[19]
.sym 43272 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43273 soc.cpu.reg_next_pc[30]
.sym 43274 soc.mem_rdata[22]
.sym 43275 soc.cpu.reg_out[30]
.sym 43276 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.sym 43277 soc.cpu.pcpi_rs1[1]
.sym 43278 soc.cpu.mem_rdata_q[23]
.sym 43279 soc.cpu.mem_la_wdata[0]
.sym 43280 soc.cpu.pcpi_rs2[16]
.sym 43281 soc.cpu.cpu_state[2]
.sym 43282 soc.cpu.latched_is_lh
.sym 43283 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 43285 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 43286 soc.cpu.pcpi_rs2[24]
.sym 43287 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 43288 soc.cpu.decoded_imm[23]
.sym 43289 soc.cpu.mem_la_wdata[6]
.sym 43290 soc.cpu.mem_rdata_latched[12]
.sym 43298 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 43299 soc.cpu.cpu_state[2]
.sym 43300 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 43302 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3
.sym 43303 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43304 soc.mem_rdata[28]
.sym 43306 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 43307 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1
.sym 43310 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43311 soc.cpu.cpu_state[3]
.sym 43312 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43314 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 43315 soc.cpu.pcpi_rs1[2]
.sym 43316 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 43317 soc.cpu.cpu_state[6]
.sym 43318 soc.cpu.cpu_state[4]
.sym 43319 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43320 soc.mem_rdata[22]
.sym 43322 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 43323 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43324 soc.cpu.mem_rdata_q[22]
.sym 43325 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43329 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 43330 soc.cpu.cpu_state[6]
.sym 43331 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43332 soc.mem_rdata[28]
.sym 43335 soc.cpu.mem_rdata_q[22]
.sym 43337 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43338 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 43343 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 43344 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 43348 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 43349 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 43353 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1
.sym 43355 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3
.sym 43356 soc.cpu.cpu_state[6]
.sym 43359 soc.cpu.pcpi_rs1[2]
.sym 43360 soc.cpu.cpu_state[4]
.sym 43361 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43362 soc.cpu.cpu_state[3]
.sym 43365 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43366 soc.cpu.cpu_state[6]
.sym 43367 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 43368 soc.mem_rdata[22]
.sym 43371 soc.cpu.cpu_state[2]
.sym 43372 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43373 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43374 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43376 CLK$SB_IO_IN_$glb_clk
.sym 43377 resetn_SB_LUT4_I3_O_$glb_sr
.sym 43378 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 43379 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3
.sym 43380 soc.cpu.reg_out[4]
.sym 43381 soc.cpu.reg_out[17]
.sym 43382 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 43383 soc.cpu.reg_out[27]
.sym 43384 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 43385 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 43390 soc.cpu.mem_la_addr_SB_LUT4_O_1_I3
.sym 43393 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43394 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 43395 soc.cpu.pcpi_rs1[16]
.sym 43396 soc.cpu.next_pc[29]
.sym 43397 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3
.sym 43399 soc.cpu.cpu_state[3]
.sym 43401 soc.cpu.next_pc[31]
.sym 43402 soc.cpu.decoded_imm[19]
.sym 43403 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43404 soc.cpu.mem_la_wdata[2]
.sym 43405 soc.cpu.reg_out[8]
.sym 43406 soc.cpu.decoded_imm[17]
.sym 43408 soc.cpu.decoded_imm_j[16]
.sym 43409 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 43410 soc.cpu.mem_rdata_q[22]
.sym 43411 soc.cpu.cpuregs_waddr[4]
.sym 43412 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 43413 soc.cpu.reg_out[6]
.sym 43419 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43421 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 43422 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43424 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 43425 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43427 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1
.sym 43428 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 43430 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 43431 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I1
.sym 43432 soc.cpu.cpu_state[6]
.sym 43433 soc.mem_rdata[25]
.sym 43435 soc.cpu.cpu_state[4]
.sym 43439 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 43440 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 43441 soc.cpu.cpu_state[2]
.sym 43442 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 43443 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 43445 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 43446 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 43447 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 43449 soc.cpu.pcpi_rs1[13]
.sym 43450 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 43452 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43453 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43454 soc.cpu.cpu_state[4]
.sym 43455 soc.cpu.pcpi_rs1[13]
.sym 43460 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 43461 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 43464 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 43466 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 43470 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 43472 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 43477 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I1
.sym 43478 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 43479 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 43482 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 43483 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43484 soc.mem_rdata[25]
.sym 43485 soc.cpu.cpu_state[6]
.sym 43488 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 43489 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1
.sym 43490 soc.cpu.cpu_state[2]
.sym 43494 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 43495 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 43499 CLK$SB_IO_IN_$glb_clk
.sym 43500 resetn_SB_LUT4_I3_O_$glb_sr
.sym 43501 soc.cpu.decoded_imm[17]
.sym 43502 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 43503 soc.cpu.decoded_imm[16]
.sym 43504 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 43505 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 43506 soc.cpu.decoded_imm_SB_DFFESR_Q_15_D_SB_LUT4_O_I0
.sym 43507 soc.cpu.decoded_imm[19]
.sym 43508 soc.cpu.decoded_imm[3]
.sym 43511 soc.cpu.mem_la_wdata[4]
.sym 43513 soc.cpu.pcpi_rs1[17]
.sym 43514 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3
.sym 43515 soc.mem_rdata[19]
.sym 43516 soc.cpu.reg_out[17]
.sym 43517 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43519 soc.cpu.pcpi_rs2[22]
.sym 43520 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43521 soc.mem_rdata[25]
.sym 43522 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 43524 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 43525 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 43526 soc.cpu.pcpi_rs2[18]
.sym 43527 soc.cpu.pcpi_rs2[23]
.sym 43528 soc.cpu.cpu_state[4]
.sym 43529 soc.cpu.pcpi_rs2[29]
.sym 43530 soc.cpu.decoded_imm_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 43531 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 43532 soc.cpu.decoded_imm[3]
.sym 43533 soc.cpu.mem_la_wdata[3]
.sym 43534 soc.cpu.decoded_imm[17]
.sym 43535 soc.cpu.decoded_imm_j[19]
.sym 43536 soc.mem_rdata[18]
.sym 43543 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3
.sym 43544 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 43545 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1
.sym 43546 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1
.sym 43547 soc.cpu.cpu_state[4]
.sym 43548 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1
.sym 43549 soc.cpu.pcpi_rs1[0]
.sym 43551 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43552 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43553 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1
.sym 43554 soc.cpu.irq_pending[30]
.sym 43555 soc.cpu.cpu_state[4]
.sym 43556 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1
.sym 43557 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 43559 soc.cpu.irq_pending[9]
.sym 43561 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 43562 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 43564 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 43565 soc.cpu.irq_pending[0]
.sym 43566 soc.cpu.cpu_state[6]
.sym 43567 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 43568 soc.cpu.pcpi_rs1[16]
.sym 43569 soc.cpu.cpu_state[3]
.sym 43570 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 43571 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0
.sym 43572 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 43575 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 43576 soc.cpu.irq_pending[0]
.sym 43577 soc.cpu.cpu_state[4]
.sym 43578 soc.cpu.pcpi_rs1[0]
.sym 43581 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1
.sym 43583 soc.cpu.cpu_state[6]
.sym 43584 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 43587 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 43588 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3
.sym 43589 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1
.sym 43593 soc.cpu.cpu_state[4]
.sym 43594 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 43595 soc.cpu.pcpi_rs1[16]
.sym 43596 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43599 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 43600 soc.cpu.irq_pending[9]
.sym 43601 soc.cpu.cpu_state[3]
.sym 43602 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43605 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 43607 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 43608 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1
.sym 43612 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1
.sym 43613 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 43614 soc.cpu.irq_pending[30]
.sym 43617 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 43618 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0
.sym 43619 soc.cpu.cpu_state[6]
.sym 43620 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1
.sym 43622 CLK$SB_IO_IN_$glb_clk
.sym 43623 resetn_SB_LUT4_I3_O_$glb_sr
.sym 43624 soc.cpu.decoded_imm_SB_DFFESR_Q_12_D_SB_LUT4_O_I0
.sym 43625 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43626 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 43627 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43628 soc.cpu.decoded_imm_SB_DFFESR_Q_14_D_SB_LUT4_O_I0
.sym 43629 soc.cpu.reg_out[6]
.sym 43630 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 43635 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I3_O
.sym 43637 soc.cpu.decoded_imm[19]
.sym 43638 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43639 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43642 soc.cpu.instr_jal
.sym 43643 LED_B$SB_IO_OUT
.sym 43646 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 43648 soc.cpu.decoded_imm[16]
.sym 43649 soc.cpu.pcpi_rs2[19]
.sym 43650 soc.cpu.pcpi_rs2[30]
.sym 43651 soc.cpu.instr_retirq
.sym 43652 soc.cpu.cpu_state[6]
.sym 43653 soc.cpu.mem_la_wdata[1]
.sym 43654 soc.cpu.pcpi_rs2[15]
.sym 43655 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 43656 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43657 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43658 soc.cpu.mem_la_wdata[7]
.sym 43659 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 43665 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 43667 soc.cpu.cpu_state[2]
.sym 43669 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 43670 soc.cpu.cpu_state[6]
.sym 43671 soc.cpu.cpu_state[3]
.sym 43673 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43675 soc.cpu.instr_retirq
.sym 43676 soc.cpu.cpu_state[4]
.sym 43677 soc.cpu.pcpi_rs1[9]
.sym 43679 soc.cpu.cpu_state[4]
.sym 43680 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43682 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43683 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 43684 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43685 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1
.sym 43686 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43688 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0
.sym 43689 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43690 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43691 soc.cpu.pcpi_rs1[29]
.sym 43693 soc.cpu.pcpi_rs1[30]
.sym 43694 soc.cpu.cpuregs_rs1[16]
.sym 43695 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 43696 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 43698 soc.cpu.cpu_state[4]
.sym 43699 soc.cpu.pcpi_rs1[30]
.sym 43700 soc.cpu.cpu_state[3]
.sym 43701 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43704 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43705 soc.cpu.cpuregs_rs1[16]
.sym 43706 soc.cpu.instr_retirq
.sym 43707 soc.cpu.cpu_state[2]
.sym 43710 soc.cpu.cpu_state[2]
.sym 43711 soc.cpu.pcpi_rs1[9]
.sym 43712 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43713 soc.cpu.cpu_state[4]
.sym 43716 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43717 soc.cpu.cpu_state[2]
.sym 43718 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43719 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43722 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 43724 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 43728 soc.cpu.pcpi_rs1[29]
.sym 43729 soc.cpu.cpu_state[3]
.sym 43730 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43731 soc.cpu.cpu_state[4]
.sym 43734 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1
.sym 43735 soc.cpu.cpu_state[6]
.sym 43736 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 43737 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0
.sym 43742 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 43743 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 43745 CLK$SB_IO_IN_$glb_clk
.sym 43746 resetn_SB_LUT4_I3_O_$glb_sr
.sym 43747 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1
.sym 43748 soc.cpu.decoded_imm_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43749 soc.cpu.decoded_imm_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 43750 soc.cpu.decoded_imm_j[18]
.sym 43751 soc.cpu.decoded_imm_j[19]
.sym 43753 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I0
.sym 43754 soc.cpu.decoded_imm_j[16]
.sym 43759 soc.cpu.pcpi_rs1[24]
.sym 43760 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 43761 soc.cpu.pcpi_rs1[1]
.sym 43762 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43764 soc.cpu.cpu_state[4]
.sym 43765 soc.mem_rdata[24]
.sym 43766 soc.cpu.pcpi_rs1[1]
.sym 43767 soc.cpu.cpu_state[4]
.sym 43769 soc.cpu.decoded_imm_j[8]
.sym 43771 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I3_O
.sym 43772 soc.cpu.pcpi_rs2[16]
.sym 43773 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 43774 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0
.sym 43775 soc.cpu.mem_la_wdata[0]
.sym 43776 soc.cpu.cpu_state[2]
.sym 43777 soc.cpu.mem_rdata_latched[12]
.sym 43778 soc.cpu.pcpi_rs2[14]
.sym 43779 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 43780 soc.cpu.mem_la_wdata[6]
.sym 43781 soc.cpu.decoded_imm[23]
.sym 43782 soc.cpu.pcpi_rs2[24]
.sym 43790 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 43791 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 43792 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 43793 soc.cpu.reg_pc[0]
.sym 43794 soc.cpu.decoded_imm[0]
.sym 43796 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 43797 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I3_O
.sym 43798 soc.cpu.cpu_state[3]
.sym 43799 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 43800 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 43801 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43802 soc.cpu.decoded_imm[3]
.sym 43803 soc.cpu.decoded_imm[29]
.sym 43804 soc.cpu.decoded_imm[17]
.sym 43805 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 43807 soc.cpu.decoded_imm[23]
.sym 43810 soc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I3_O
.sym 43811 soc.cpu.decoded_imm[19]
.sym 43814 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I3_O
.sym 43816 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I3_O
.sym 43817 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43819 soc.cpu.irq_pending[4]
.sym 43821 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43822 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 43823 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 43824 soc.cpu.cpu_state[3]
.sym 43827 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 43828 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I3_O
.sym 43829 soc.cpu.decoded_imm[23]
.sym 43834 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I3_O
.sym 43835 soc.cpu.decoded_imm[29]
.sym 43836 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 43839 soc.cpu.reg_pc[0]
.sym 43840 soc.cpu.decoded_imm[0]
.sym 43846 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 43847 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 43848 soc.cpu.decoded_imm[3]
.sym 43851 soc.cpu.cpu_state[3]
.sym 43852 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43853 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 43854 soc.cpu.irq_pending[4]
.sym 43858 soc.cpu.decoded_imm[19]
.sym 43859 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 43860 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I3_O
.sym 43864 soc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I3_O
.sym 43865 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 43866 soc.cpu.decoded_imm[17]
.sym 43867 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 43868 CLK$SB_IO_IN_$glb_clk
.sym 43870 iomem_wdata[15]
.sym 43871 iomem_wdata[30]
.sym 43872 iomem_wdata[14]
.sym 43873 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 43874 iomem_wdata[31]
.sym 43875 soc.cpu.mem_la_wdata_SB_LUT4_O_I0
.sym 43876 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I0
.sym 43877 iomem_wdata[13]
.sym 43878 iomem_wdata[29]
.sym 43882 iomem_wdata[19]
.sym 43883 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43884 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 43885 soc.cpu.decoded_imm_j[18]
.sym 43886 soc.cpu.cpu_state[3]
.sym 43888 soc.cpu.pcpi_rs2[29]
.sym 43889 soc.cpu.mem_la_wdata[5]
.sym 43890 soc.cpu.pcpi_rs2[27]
.sym 43891 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 43892 soc.cpu.mem_la_wdata[3]
.sym 43894 soc.cpu.decoded_imm_j[1]
.sym 43895 soc.cpu.mem_la_wdata[2]
.sym 43896 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 43897 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 43898 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 43899 soc.cpu.cpuregs_waddr[4]
.sym 43900 soc.cpu.mem_rdata_q[23]
.sym 43901 soc.cpu.cpuregs_rs1[23]
.sym 43903 soc.cpu.cpuregs.regs.1.0.0_RDATA_15
.sym 43904 soc.cpu.decoded_imm_j[16]
.sym 43912 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I3_O
.sym 43915 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I3_O
.sym 43916 soc.cpu.pcpi_rs1[18]
.sym 43920 soc.cpu.decoded_imm[16]
.sym 43922 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 43923 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 43924 soc.cpu.decoded_imm[15]
.sym 43925 soc.cpu.decoded_imm[6]
.sym 43926 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43929 soc.cpu.decoded_imm[7]
.sym 43930 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I3_O
.sym 43931 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I3_O
.sym 43932 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I3_O
.sym 43933 soc.cpu.pcpi_rs1[3]
.sym 43935 soc.cpu.cpu_state[4]
.sym 43936 soc.cpu.cpu_state[2]
.sym 43937 soc.cpu.pcpi_rs1[8]
.sym 43940 soc.cpu.decoded_imm[30]
.sym 43941 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43942 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43944 soc.cpu.cpu_state[2]
.sym 43945 soc.cpu.cpu_state[4]
.sym 43946 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43947 soc.cpu.pcpi_rs1[8]
.sym 43951 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I3_O
.sym 43952 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 43953 soc.cpu.decoded_imm[30]
.sym 43956 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I3_O
.sym 43957 soc.cpu.decoded_imm[6]
.sym 43959 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 43962 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 43963 soc.cpu.decoded_imm[15]
.sym 43964 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I3_O
.sym 43968 soc.cpu.cpu_state[2]
.sym 43969 soc.cpu.cpu_state[4]
.sym 43970 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43971 soc.cpu.pcpi_rs1[18]
.sym 43974 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I3_O
.sym 43975 soc.cpu.decoded_imm[7]
.sym 43976 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 43981 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I3_O
.sym 43982 soc.cpu.decoded_imm[16]
.sym 43983 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 43986 soc.cpu.cpu_state[4]
.sym 43987 soc.cpu.cpu_state[2]
.sym 43988 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43989 soc.cpu.pcpi_rs1[3]
.sym 43990 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 43991 CLK$SB_IO_IN_$glb_clk
.sym 43993 iomem_wdata[8]
.sym 43994 iomem_wdata[28]
.sym 43995 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I0
.sym 43996 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I0
.sym 43997 iomem_wdata[10]
.sym 43998 iomem_wdata[24]
.sym 43999 iomem_wdata[26]
.sym 44000 iomem_wdata[12]
.sym 44002 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 44008 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 44011 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 44012 iomem_wdata[15]
.sym 44014 iomem_wdata[30]
.sym 44016 iomem_wdata[14]
.sym 44017 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I3_O
.sym 44018 soc.cpu.cpuregs_raddr2[3]
.sym 44019 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 44020 soc.cpu.cpu_state[4]
.sym 44021 soc.cpu.mem_rdata_q[21]
.sym 44022 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 44023 soc.cpu.trap_SB_LUT4_I3_O
.sym 44024 soc.cpu.cpu_state[4]
.sym 44025 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 44026 soc.cpu.decoded_imm[30]
.sym 44027 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 44028 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 44034 soc.cpu.decoded_imm[0]
.sym 44036 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 44037 soc.cpu.cpuregs.regs.1.0.0_RDATA_8
.sym 44038 soc.cpu.cpuregs_rs1_SB_LUT4_O_21_I2
.sym 44039 soc.cpu.cpuregs.regs.1.0.0_RDATA_12
.sym 44040 soc.cpu.cpuregs.regs.1.0.0_RDATA_1
.sym 44044 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I2
.sym 44045 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 44050 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 44052 soc.cpu.decoded_imm[4]
.sym 44054 soc.cpu.cpuregs_rs1_SB_LUT4_O_4_I2
.sym 44055 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 44056 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 44057 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I3_O
.sym 44058 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 44059 soc.cpu.cpuregs.regs.1.0.0_RDATA_2
.sym 44060 soc.cpu.cpuregs_rs1_SB_LUT4_O_10_I2
.sym 44062 soc.cpu.cpuregs.regs.1.0.0_RDATA_14
.sym 44063 soc.cpu.cpuregs.regs.1.0.0_RDATA_15
.sym 44064 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 44065 soc.cpu.cpuregs_rs1_SB_LUT4_O_I2
.sym 44067 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 44068 soc.cpu.cpuregs.regs.1.0.0_RDATA_8
.sym 44069 soc.cpu.cpuregs_rs1_SB_LUT4_O_4_I2
.sym 44070 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 44073 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 44074 soc.cpu.cpuregs.regs.1.0.0_RDATA_15
.sym 44075 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 44076 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 44080 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I3_O
.sym 44081 soc.cpu.decoded_imm[0]
.sym 44082 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 44085 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 44086 soc.cpu.cpuregs_rs1_SB_LUT4_O_21_I2
.sym 44087 soc.cpu.cpuregs.regs.1.0.0_RDATA_14
.sym 44088 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 44091 soc.cpu.cpuregs.regs.1.0.0_RDATA_1
.sym 44092 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 44093 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 44094 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I2
.sym 44097 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 44098 soc.cpu.cpuregs.regs.1.0.0_RDATA_2
.sym 44099 soc.cpu.cpuregs_rs1_SB_LUT4_O_10_I2
.sym 44100 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 44103 soc.cpu.cpuregs_rs1_SB_LUT4_O_I2
.sym 44104 soc.cpu.cpuregs.regs.1.0.0_RDATA_12
.sym 44105 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 44106 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 44110 soc.cpu.decoded_imm[4]
.sym 44111 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 44112 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 44113 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 44114 CLK$SB_IO_IN_$glb_clk
.sym 44116 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I0
.sym 44118 iomem_wdata[25]
.sym 44119 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I0
.sym 44121 soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 44122 iomem_wdata[9]
.sym 44123 soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I1
.sym 44125 iomem_wdata[24]
.sym 44129 iomem_wdata[26]
.sym 44130 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I2
.sym 44131 LED_G$SB_IO_OUT
.sym 44133 iomem_wdata[12]
.sym 44134 soc.cpu.cpuregs_rs1_SB_LUT4_O_21_I2
.sym 44135 iomem_wdata[8]
.sym 44137 iomem_wdata[28]
.sym 44138 $PACKER_VCC_NET
.sym 44140 soc.cpu.cpuregs_rs1_SB_LUT4_O_4_I2
.sym 44141 soc.cpu.mem_rdata_q[25]
.sym 44142 soc.cpu.decoded_imm[11]
.sym 44143 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I3_O
.sym 44144 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 44145 soc.cpu.decoded_imm_j[2]
.sym 44147 soc.cpu.cpuregs_rs1[19]
.sym 44148 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 44149 soc.cpu.mem_la_wdata[1]
.sym 44150 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 44157 soc.cpu.decoded_imm_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 44158 soc.cpu.mem_rdata_q[31]
.sym 44159 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 44160 soc.cpu.is_sb_sh_sw
.sym 44161 soc.cpu.decoded_imm_j[2]
.sym 44165 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 44166 soc.cpu.decoded_imm_j[1]
.sym 44168 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 44169 soc.cpu.decoded_imm_SB_DFFESR_Q_29_D_SB_LUT4_O_I1
.sym 44170 soc.cpu.instr_jal
.sym 44180 soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I1
.sym 44182 soc.cpu.decoded_imm_j[0]
.sym 44183 soc.cpu.mem_rdata_q[7]
.sym 44186 soc.cpu.decoded_imm_j[11]
.sym 44187 soc.cpu.mem_rdata_q[22]
.sym 44188 soc.cpu.decoded_imm_SB_DFFESR_Q_20_D_SB_LUT4_O_I0
.sym 44202 soc.cpu.instr_jal
.sym 44203 soc.cpu.mem_rdata_q[7]
.sym 44204 soc.cpu.decoded_imm_j[0]
.sym 44205 soc.cpu.is_sb_sh_sw
.sym 44209 soc.cpu.instr_jal
.sym 44210 soc.cpu.decoded_imm_SB_DFFESR_Q_29_D_SB_LUT4_O_I1
.sym 44211 soc.cpu.decoded_imm_j[2]
.sym 44214 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 44215 soc.cpu.mem_rdata_q[22]
.sym 44216 soc.cpu.decoded_imm_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 44220 soc.cpu.mem_rdata_q[31]
.sym 44221 soc.cpu.decoded_imm_SB_DFFESR_Q_20_D_SB_LUT4_O_I0
.sym 44222 soc.cpu.is_sb_sh_sw
.sym 44223 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 44226 soc.cpu.instr_jal
.sym 44227 soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I1
.sym 44228 soc.cpu.decoded_imm_j[1]
.sym 44232 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 44233 soc.cpu.instr_jal
.sym 44234 soc.cpu.mem_rdata_q[7]
.sym 44235 soc.cpu.decoded_imm_j[11]
.sym 44236 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 44237 CLK$SB_IO_IN_$glb_clk
.sym 44238 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 44239 soc.cpu.cpuregs_raddr2[3]
.sym 44240 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 44241 soc.cpu.decoded_rs2_SB_DFF_Q_3_D
.sym 44242 soc.cpu.cpuregs_raddr2[1]
.sym 44243 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 44244 soc.cpu.decoded_rs2_SB_DFF_Q_2_D
.sym 44245 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 44246 soc.cpu.decoded_rs2_SB_DFF_Q_1_D
.sym 44251 soc.cpu.decoded_imm_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 44252 iomem_wdata[9]
.sym 44256 soc.cpu.mem_rdata_latched[3]
.sym 44261 soc.cpu.decoded_rd[1]
.sym 44262 iomem_wdata[25]
.sym 44263 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 44264 soc.cpu.cpu_state[2]
.sym 44265 soc.cpu.cpuregs_rs1[23]
.sym 44266 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 44268 soc.cpu.mem_rdata_latched[12]
.sym 44269 soc.cpu.mem_rdata_q[7]
.sym 44270 soc.cpu.decoded_rs2_SB_DFF_Q_1_D
.sym 44273 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 44274 soc.cpu.cpuregs.regs.0.0.0_RDATA_8
.sym 44280 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 44281 soc.cpu.mem_rdata_q[27]
.sym 44283 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 44285 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 44286 soc.cpu.mem_rdata_q[24]
.sym 44287 resetn
.sym 44288 soc.cpu.cpu_state[2]
.sym 44291 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 44292 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 44293 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 44294 soc.cpu.decoded_imm[1]
.sym 44295 soc.cpu.mem_rdata_q[26]
.sym 44296 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 44298 soc.cpu.cpuregs.regs.0.0.0_RDATA_8
.sym 44301 soc.cpu.mem_rdata_q[25]
.sym 44304 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 44310 soc.cpu.cpuregs_rs1_SB_LUT4_O_14_I2
.sym 44313 soc.cpu.mem_rdata_q[24]
.sym 44314 soc.cpu.mem_rdata_q[27]
.sym 44315 soc.cpu.mem_rdata_q[26]
.sym 44316 soc.cpu.mem_rdata_q[25]
.sym 44319 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 44321 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 44326 soc.cpu.decoded_imm[1]
.sym 44327 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 44328 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 44331 soc.cpu.mem_rdata_q[25]
.sym 44332 soc.cpu.mem_rdata_q[26]
.sym 44333 soc.cpu.mem_rdata_q[27]
.sym 44334 soc.cpu.mem_rdata_q[24]
.sym 44338 resetn
.sym 44340 soc.cpu.cpu_state[2]
.sym 44349 soc.cpu.cpuregs.regs.0.0.0_RDATA_8
.sym 44350 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 44351 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 44352 soc.cpu.cpuregs_rs1_SB_LUT4_O_14_I2
.sym 44356 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 44357 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 44359 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 44360 CLK$SB_IO_IN_$glb_clk
.sym 44362 soc.cpu.cpuregs_raddr2[4]
.sym 44363 soc.cpu.cpuregs_raddr1[4]
.sym 44365 soc.cpu.decoded_rs2_SB_LUT4_I1_O
.sym 44369 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 44374 $PACKER_VCC_NET
.sym 44375 $PACKER_VCC_NET
.sym 44377 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 44382 soc.cpu.is_sb_sh_sw
.sym 44383 soc.cpu.mem_rdata_q[26]
.sym 44384 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 44387 soc.cpu.cpuregs_waddr[4]
.sym 44388 soc.cpu.cpuregs_raddr2[1]
.sym 44390 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 44391 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 44392 soc.cpu.cpuregs.regs.1.0.1_RDATA_15
.sym 44393 soc.cpu.cpuregs_rs1[23]
.sym 44394 $PACKER_VCC_NET
.sym 44395 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 44396 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 44403 soc.cpu.cpuregs_wrdata[23]
.sym 44404 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 44405 soc.cpu.cpuregs_raddr2[0]
.sym 44406 soc.cpu.cpuregs_raddr2[1]
.sym 44416 soc.cpu.decoded_rs2_SB_DFF_Q_2_D
.sym 44422 soc.cpu.decoded_rs2_SB_LUT4_I1_O
.sym 44424 soc.cpu.is_slli_srli_srai
.sym 44432 soc.cpu.cpuregs_wrdata[19]
.sym 44434 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I3_O
.sym 44438 soc.cpu.cpuregs_wrdata[23]
.sym 44445 soc.cpu.cpuregs_wrdata[19]
.sym 44449 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 44462 soc.cpu.decoded_rs2_SB_DFF_Q_2_D
.sym 44466 soc.cpu.cpuregs_raddr2[1]
.sym 44468 soc.cpu.decoded_rs2_SB_LUT4_I1_O
.sym 44469 soc.cpu.cpuregs_raddr2[0]
.sym 44478 soc.cpu.is_slli_srli_srai
.sym 44479 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I3_O
.sym 44481 soc.cpu.cpuregs_raddr2[0]
.sym 44483 CLK$SB_IO_IN_$glb_clk
.sym 44485 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 44486 soc.cpu.cpuregs_raddr1[3]
.sym 44487 soc.cpu.cpuregs_raddr1[0]
.sym 44488 soc.cpu.decoded_rs1_SB_LUT4_I1_O
.sym 44489 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 44491 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 44492 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 44497 soc.cpu.mem_rdata_q[28]
.sym 44506 soc.cpu.cpuregs_waddr[4]
.sym 44510 soc.cpu.is_slli_srli_srai
.sym 44511 soc.cpu.cpuregs_raddr2[3]
.sym 44512 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 44513 soc.cpu.cpu_state[4]
.sym 44514 soc.cpu.cpuregs_raddr2[2]
.sym 44515 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 44517 soc.cpu.cpu_state[4]
.sym 44518 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 44519 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 44520 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 44530 soc.cpu.cpuregs_raddr2[2]
.sym 44533 soc.cpu.cpuregs_wrdata[16]
.sym 44534 soc.cpu.cpuregs_rs1_SB_LUT4_O_4_I2
.sym 44535 soc.cpu.cpuregs_rs1_SB_LUT4_O_I2
.sym 44537 soc.cpu.cpuregs.regs.1.0.1_RDATA_8
.sym 44538 soc.cpu.is_slli_srli_srai
.sym 44541 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 44543 soc.cpu.cpuregs.regs.1.0.1_RDATA_12
.sym 44544 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 44550 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 44552 soc.cpu.cpuregs.regs.1.0.1_RDATA_15
.sym 44555 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 44565 soc.cpu.cpuregs_rs1_SB_LUT4_O_4_I2
.sym 44566 soc.cpu.cpuregs.regs.1.0.1_RDATA_8
.sym 44567 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 44568 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 44583 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 44584 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 44585 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 44586 soc.cpu.cpuregs.regs.1.0.1_RDATA_15
.sym 44589 soc.cpu.cpuregs.regs.1.0.1_RDATA_12
.sym 44590 soc.cpu.cpuregs_rs1_SB_LUT4_O_I2
.sym 44591 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 44592 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 44595 soc.cpu.cpuregs_raddr2[2]
.sym 44596 soc.cpu.is_slli_srli_srai
.sym 44597 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 44601 soc.cpu.cpuregs_wrdata[16]
.sym 44606 CLK$SB_IO_IN_$glb_clk
.sym 44608 soc.cpu.cpuregs_raddr1[1]
.sym 44609 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 44610 soc.cpu.decoded_rs2_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 44611 soc.cpu.decoded_rs1_SB_DFF_Q_2_D
.sym 44612 soc.cpu.cpuregs_raddr1[2]
.sym 44613 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 44614 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 44615 soc.cpu.decoded_rs2_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 44620 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 44625 $PACKER_VCC_NET
.sym 44626 soc.cpu.instr_jal
.sym 44639 soc.cpu.cpuregs_rs1[19]
.sym 44640 soc.cpu.reg_sh[1]
.sym 44649 soc.cpu.cpu_state[4]
.sym 44651 soc.cpu.mem_rdata_q[23]
.sym 44652 soc.cpu.mem_rdata_q[22]
.sym 44656 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 44657 soc.cpu.cpu_state[4]
.sym 44658 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 44660 soc.cpu.cpuregs_raddr2[1]
.sym 44662 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 44664 soc.cpu.reg_sh[2]
.sym 44666 $PACKER_VCC_NET
.sym 44669 soc.cpu.reg_sh[0]
.sym 44670 soc.cpu.is_slli_srli_srai
.sym 44672 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 44673 soc.cpu.reg_sh[1]
.sym 44675 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 44676 soc.cpu.reg_sh_SB_DFFE_Q_E
.sym 44678 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 44680 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 44682 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 44683 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 44684 soc.cpu.cpu_state[4]
.sym 44688 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 44690 soc.cpu.is_slli_srli_srai
.sym 44691 soc.cpu.cpuregs_raddr2[1]
.sym 44694 soc.cpu.mem_rdata_q[23]
.sym 44695 soc.cpu.mem_rdata_q[22]
.sym 44701 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 44702 soc.cpu.cpu_state[4]
.sym 44706 soc.cpu.reg_sh[0]
.sym 44708 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 44709 soc.cpu.cpu_state[4]
.sym 44713 soc.cpu.reg_sh[2]
.sym 44714 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 44715 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 44718 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 44720 soc.cpu.reg_sh[2]
.sym 44724 $PACKER_VCC_NET
.sym 44726 soc.cpu.reg_sh[1]
.sym 44727 soc.cpu.reg_sh[0]
.sym 44728 soc.cpu.reg_sh_SB_DFFE_Q_E
.sym 44729 CLK$SB_IO_IN_$glb_clk
.sym 44732 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44733 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 44734 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 44735 soc.cpu.reg_sh[4]
.sym 44736 soc.cpu.reg_sh[3]
.sym 44738 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 44744 soc.cpu.mem_rdata_latched[3]
.sym 44748 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 44749 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 44762 soc.cpu.cpuregs.wen
.sym 44765 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 44776 soc.cpu.reg_sh[0]
.sym 44777 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 44778 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 44780 soc.cpu.reg_sh[1]
.sym 44781 $PACKER_VCC_NET
.sym 44784 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 44785 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 44789 soc.cpu.cpu_state[4]
.sym 44790 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44792 soc.cpu.reg_sh[4]
.sym 44793 soc.cpu.reg_sh[3]
.sym 44795 soc.cpu.reg_sh[2]
.sym 44804 $nextpnr_ICESTORM_LC_6$O
.sym 44807 soc.cpu.reg_sh[0]
.sym 44810 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 44812 $PACKER_VCC_NET
.sym 44813 soc.cpu.reg_sh[1]
.sym 44816 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 44818 soc.cpu.reg_sh[2]
.sym 44819 $PACKER_VCC_NET
.sym 44820 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 44822 $nextpnr_ICESTORM_LC_7$I3
.sym 44824 $PACKER_VCC_NET
.sym 44825 soc.cpu.reg_sh[3]
.sym 44826 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 44832 $nextpnr_ICESTORM_LC_7$I3
.sym 44835 soc.cpu.reg_sh[3]
.sym 44836 soc.cpu.reg_sh[0]
.sym 44837 soc.cpu.reg_sh[1]
.sym 44838 soc.cpu.reg_sh[4]
.sym 44841 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44842 soc.cpu.reg_sh[2]
.sym 44843 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 44844 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 44847 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 44848 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 44849 soc.cpu.cpu_state[4]
.sym 44852 CLK$SB_IO_IN_$glb_clk
.sym 44855 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 44856 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 44857 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 44859 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44867 soc.cpu.instr_lui
.sym 44868 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 44872 $PACKER_VCC_NET
.sym 44876 $PACKER_VCC_NET
.sym 44895 soc.cpu.reg_sh[0]
.sym 44903 $PACKER_VCC_NET
.sym 44909 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 44912 soc.cpu.reg_sh[1]
.sym 44920 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 44921 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 44924 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44926 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 44927 $nextpnr_ICESTORM_LC_23$O
.sym 44929 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 44933 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 44935 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 44939 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 44941 $PACKER_VCC_NET
.sym 44942 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 44945 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 44947 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 44951 $nextpnr_ICESTORM_LC_24$I3
.sym 44953 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 44961 $nextpnr_ICESTORM_LC_24$I3
.sym 44964 soc.cpu.reg_sh[0]
.sym 44970 soc.cpu.reg_sh[1]
.sym 44981 $PACKER_VCC_NET
.sym 44988 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 44998 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 45079 soc.simpleuart.recv_state[2]
.sym 45080 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 45081 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 45082 soc.simpleuart.recv_state[1]
.sym 45083 soc.simpleuart.recv_state[3]
.sym 45084 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 45089 soc.cpu.pcpi_rs1[15]
.sym 45100 iomem_wdata[4]
.sym 45108 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 45130 P2_1_SB_DFFESR_Q_E
.sym 45141 iomem_wdata[4]
.sym 45145 iomem_wdata[0]
.sym 45152 iomem_wdata[4]
.sym 45167 iomem_wdata[0]
.sym 45198 P2_1_SB_DFFESR_Q_E
.sym 45199 CLK$SB_IO_IN_$glb_clk
.sym 45200 resetn_SB_LUT4_I3_O_$glb_sr
.sym 45205 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 45206 soc.simpleuart.recv_state_SB_DFFESR_Q_E
.sym 45207 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 45208 UART_RX_SB_LUT4_I2_O
.sym 45209 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 45211 soc.simpleuart.recv_state[0]
.sym 45214 iomem_wdata[7]
.sym 45215 iomem_wdata[7]
.sym 45219 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 45220 iomem_wdata[16]
.sym 45223 P2_1$SB_IO_OUT
.sym 45225 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 45228 soc.memory.wen[1]
.sym 45236 soc.simpleuart.recv_state_SB_DFFESR_Q_E
.sym 45240 soc.simpleuart.recv_state_SB_DFFESR_Q_E
.sym 45244 soc.cpu.instr_waitirq
.sym 45245 $PACKER_VCC_NET
.sym 45247 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 45251 soc.cpu.pcpi_rs2[13]
.sym 45254 soc.cpu.mem_la_wdata[4]
.sym 45255 soc.simpleuart.recv_pattern[7]
.sym 45260 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 45264 soc.cpu.alu_out_SB_LUT4_O_12_I2
.sym 45266 iomem_wdata[0]
.sym 45267 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 45268 soc.cpu.instr_waitirq
.sym 45269 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 45272 P2_1$SB_IO_OUT
.sym 45283 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_I0_O
.sym 45285 soc.cpu.pcpi_rs2[15]
.sym 45290 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_I3_O
.sym 45291 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_I3_O
.sym 45293 soc.cpu.alu_out_SB_LUT4_O_28_I2
.sym 45294 UART_RX$SB_IO_IN
.sym 45295 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_I2_O
.sym 45296 soc.cpu.mem_la_wdata[0]
.sym 45297 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_I3_I0
.sym 45300 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 45303 soc.cpu.pcpi_rs1[0]
.sym 45304 soc.cpu.pcpi_rs1[13]
.sym 45306 soc.cpu.pcpi_rs2[13]
.sym 45309 soc.cpu.pcpi_rs1[15]
.sym 45315 soc.cpu.alu_out_SB_LUT4_O_28_I2
.sym 45316 soc.cpu.pcpi_rs1[0]
.sym 45317 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_I3_I0
.sym 45318 soc.cpu.mem_la_wdata[0]
.sym 45330 UART_RX$SB_IO_IN
.sym 45333 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_I3_O
.sym 45334 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_I3_O
.sym 45335 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_I0_O
.sym 45336 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_I2_O
.sym 45357 soc.cpu.pcpi_rs2[13]
.sym 45358 soc.cpu.pcpi_rs1[13]
.sym 45359 soc.cpu.pcpi_rs2[15]
.sym 45360 soc.cpu.pcpi_rs1[15]
.sym 45361 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 45362 CLK$SB_IO_IN_$glb_clk
.sym 45363 resetn_SB_LUT4_I3_O_$glb_sr
.sym 45364 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 45365 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 45366 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 45367 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 45368 soc.simpleuart.recv_pattern[6]
.sym 45369 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 45370 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 45371 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 45374 iomem_wdata[16]
.sym 45377 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_I3_O
.sym 45378 soc.cpu.mem_rdata_q[31]
.sym 45379 soc.cpu.pcpi_rs2[15]
.sym 45380 resetn
.sym 45383 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 45384 soc.cpu.mem_rdata_q[12]
.sym 45388 P2_1$SB_IO_OUT
.sym 45389 soc.simpleuart.recv_pattern[6]
.sym 45391 iomem_wdata[5]
.sym 45392 iomem_wdata[2]
.sym 45394 iomem_wdata[3]
.sym 45395 soc.cpu.pcpi_rs1[4]
.sym 45396 iomem_wdata[5]
.sym 45398 soc.cpu.pcpi_rs1[14]
.sym 45405 soc.cpu.mem_la_wdata[2]
.sym 45407 soc.cpu.pcpi_rs1[3]
.sym 45409 soc.cpu.alu_out_SB_LUT4_O_25_I2
.sym 45411 soc.cpu.alu_out_SB_LUT4_O_19_I2
.sym 45413 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_I2_I0
.sym 45415 soc.cpu.alu_out_SB_LUT4_O_27_I2
.sym 45416 soc.cpu.alu_out_SB_LUT4_O_26_I2
.sym 45417 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_I2_O
.sym 45419 soc.cpu.pcpi_rs1[4]
.sym 45420 soc.cpu.mem_la_wdata[4]
.sym 45421 soc.cpu.mem_la_wdata[3]
.sym 45422 soc.cpu.pcpi_rs1[2]
.sym 45423 soc.cpu.alu_out_SB_LUT4_O_27_I1
.sym 45424 soc.cpu.pcpi_rs1[14]
.sym 45425 soc.cpu.alu_out_SB_LUT4_O_5_I2
.sym 45427 soc.cpu.alu_out_SB_LUT4_O_27_I0
.sym 45428 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 45429 soc.cpu.alu_out_SB_LUT4_O_12_I2
.sym 45432 soc.cpu.pcpi_rs2[14]
.sym 45433 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 45434 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 45435 soc.cpu.mem_la_wdata[4]
.sym 45438 soc.cpu.mem_la_wdata[2]
.sym 45439 soc.cpu.pcpi_rs1[14]
.sym 45440 soc.cpu.pcpi_rs2[14]
.sym 45441 soc.cpu.pcpi_rs1[2]
.sym 45451 soc.cpu.pcpi_rs1[4]
.sym 45453 soc.cpu.mem_la_wdata[4]
.sym 45457 soc.cpu.pcpi_rs1[3]
.sym 45459 soc.cpu.mem_la_wdata[3]
.sym 45462 soc.cpu.alu_out_SB_LUT4_O_5_I2
.sym 45463 soc.cpu.alu_out_SB_LUT4_O_12_I2
.sym 45464 soc.cpu.alu_out_SB_LUT4_O_26_I2
.sym 45465 soc.cpu.alu_out_SB_LUT4_O_27_I2
.sym 45468 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_I2_O
.sym 45469 soc.cpu.alu_out_SB_LUT4_O_25_I2
.sym 45470 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_I2_I0
.sym 45471 soc.cpu.alu_out_SB_LUT4_O_19_I2
.sym 45474 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 45475 soc.cpu.pcpi_rs1[4]
.sym 45476 soc.cpu.mem_la_wdata[4]
.sym 45477 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 45480 soc.cpu.alu_out_SB_LUT4_O_27_I2
.sym 45481 soc.cpu.alu_out_SB_LUT4_O_27_I0
.sym 45482 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 45483 soc.cpu.alu_out_SB_LUT4_O_27_I1
.sym 45485 CLK$SB_IO_IN_$glb_clk
.sym 45488 soc.simpleuart.recv_divcnt[1]
.sym 45489 soc.simpleuart.recv_divcnt[2]
.sym 45490 soc.simpleuart.recv_divcnt[3]
.sym 45491 soc.simpleuart.recv_divcnt[4]
.sym 45492 soc.simpleuart.recv_divcnt[5]
.sym 45493 soc.simpleuart.recv_divcnt[6]
.sym 45494 soc.simpleuart.recv_divcnt[7]
.sym 45496 iomem_wdata[22]
.sym 45497 iomem_wdata[22]
.sym 45498 iomem_wdata[10]
.sym 45499 soc.simpleuart_reg_div_do[1]
.sym 45500 iomem_wdata[10]
.sym 45501 soc.cpu.pcpi_rs1[3]
.sym 45506 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 45508 soc.simpleuart_reg_div_do[3]
.sym 45509 iomem_addr[5]
.sym 45510 soc.simpleuart_reg_div_do[2]
.sym 45511 soc.cpu.pcpi_rs1[16]
.sym 45512 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 45513 soc.simpleuart.recv_divcnt[15]
.sym 45514 soc.cpu.pcpi_rs1[12]
.sym 45515 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 45517 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45518 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 45519 soc.cpu.is_sb_sh_sw
.sym 45520 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 45521 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 45522 soc.simpleuart.recv_state_SB_DFFESR_Q_E
.sym 45530 soc.cpu.pcpi_rs1[12]
.sym 45532 soc.cpu.alu_out_SB_LUT4_O_12_I0
.sym 45533 soc.cpu.pcpi_rs2[12]
.sym 45534 soc.cpu.alu_out_SB_LUT4_O_19_I2
.sym 45536 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 45537 soc.cpu.alu_out_SB_LUT4_O_25_I0
.sym 45538 soc.cpu.pcpi_rs1[12]
.sym 45540 soc.cpu.alu_out_SB_LUT4_O_25_I2
.sym 45541 soc.cpu.pcpi_rs2[12]
.sym 45542 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 45544 soc.cpu.alu_out_SB_LUT4_O_19_I0
.sym 45548 soc.cpu.alu_out_SB_LUT4_O_25_I1
.sym 45549 soc.cpu.alu_out_SB_LUT4_O_12_I2
.sym 45550 soc.cpu.alu_out_SB_LUT4_O_12_I1
.sym 45551 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 45552 soc.cpu.alu_out_SB_LUT4_O_19_I1
.sym 45553 soc.cpu.pcpi_rs1[6]
.sym 45555 soc.cpu.pcpi_rs1[6]
.sym 45556 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 45558 soc.simpleuart.recv_divcnt[14]
.sym 45559 soc.cpu.mem_la_wdata[6]
.sym 45561 soc.cpu.pcpi_rs1[12]
.sym 45562 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 45563 soc.cpu.pcpi_rs2[12]
.sym 45564 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 45567 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 45568 soc.cpu.pcpi_rs1[6]
.sym 45569 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 45570 soc.cpu.mem_la_wdata[6]
.sym 45573 soc.cpu.alu_out_SB_LUT4_O_12_I1
.sym 45574 soc.cpu.alu_out_SB_LUT4_O_12_I2
.sym 45575 soc.cpu.alu_out_SB_LUT4_O_12_I0
.sym 45576 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 45579 soc.cpu.alu_out_SB_LUT4_O_25_I2
.sym 45580 soc.cpu.alu_out_SB_LUT4_O_25_I1
.sym 45581 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 45582 soc.cpu.alu_out_SB_LUT4_O_25_I0
.sym 45585 soc.cpu.mem_la_wdata[6]
.sym 45587 soc.cpu.pcpi_rs1[6]
.sym 45591 soc.simpleuart.recv_divcnt[14]
.sym 45598 soc.cpu.pcpi_rs2[12]
.sym 45600 soc.cpu.pcpi_rs1[12]
.sym 45603 soc.cpu.alu_out_SB_LUT4_O_19_I1
.sym 45604 soc.cpu.alu_out_SB_LUT4_O_19_I2
.sym 45605 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 45606 soc.cpu.alu_out_SB_LUT4_O_19_I0
.sym 45608 CLK$SB_IO_IN_$glb_clk
.sym 45610 soc.simpleuart.recv_divcnt[8]
.sym 45611 soc.simpleuart.recv_divcnt[9]
.sym 45612 soc.simpleuart.recv_divcnt[10]
.sym 45613 soc.simpleuart.recv_divcnt[11]
.sym 45614 soc.simpleuart.recv_divcnt[12]
.sym 45615 soc.simpleuart.recv_divcnt[13]
.sym 45616 soc.simpleuart.recv_divcnt[14]
.sym 45617 soc.simpleuart.recv_divcnt[15]
.sym 45619 iomem_wdata[5]
.sym 45620 iomem_wdata[5]
.sym 45624 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 45625 soc.cpu.pcpi_rs1[2]
.sym 45627 iomem_wdata[9]
.sym 45630 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 45631 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 45632 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 45635 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 45636 soc.cpu.mem_la_wdata[4]
.sym 45638 soc.cpu.pcpi_rs2[13]
.sym 45639 soc.simpleuart.recv_pattern[7]
.sym 45641 soc.cpu.instr_jal
.sym 45644 soc.cpu.mem_la_wdata[4]
.sym 45645 soc.cpu.alu_out_q[12]
.sym 45651 soc.cpu.mem_la_wdata[7]
.sym 45653 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 45657 soc.cpu.pcpi_rs1[19]
.sym 45658 soc.cpu.pcpi_rs2[19]
.sym 45660 soc.cpu.mem_la_wdata[1]
.sym 45667 soc.simpleuart.recv_divcnt[8]
.sym 45670 soc.simpleuart.recv_divcnt[11]
.sym 45672 soc.simpleuart.recv_divcnt[13]
.sym 45674 soc.cpu.mem_la_wdata[2]
.sym 45675 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 45676 soc.simpleuart.recv_divcnt[9]
.sym 45684 soc.cpu.mem_la_wdata[1]
.sym 45690 soc.simpleuart.recv_divcnt[11]
.sym 45697 soc.cpu.mem_la_wdata[2]
.sym 45703 soc.simpleuart.recv_divcnt[9]
.sym 45708 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 45709 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 45710 soc.cpu.pcpi_rs1[19]
.sym 45711 soc.cpu.pcpi_rs2[19]
.sym 45716 soc.simpleuart.recv_divcnt[13]
.sym 45722 soc.cpu.mem_la_wdata[7]
.sym 45727 soc.simpleuart.recv_divcnt[8]
.sym 45733 soc.simpleuart.recv_divcnt[16]
.sym 45734 soc.simpleuart.recv_divcnt[17]
.sym 45735 soc.simpleuart.recv_divcnt[18]
.sym 45736 soc.simpleuart.recv_divcnt[19]
.sym 45737 soc.simpleuart.recv_divcnt[20]
.sym 45738 soc.simpleuart.recv_divcnt[21]
.sym 45739 soc.simpleuart.recv_divcnt[22]
.sym 45740 soc.simpleuart.recv_divcnt[23]
.sym 45743 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 45756 soc.simpleuart_reg_div_do[19]
.sym 45759 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 45760 soc.cpu.alu_out_SB_LUT4_O_12_I2
.sym 45763 soc.cpu.decoded_imm_j[30]
.sym 45764 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 45765 iomem_wdata[1]
.sym 45766 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 45767 iomem_wdata[0]
.sym 45768 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 45780 soc.cpu.pcpi_rs2[15]
.sym 45782 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 45783 soc.cpu.pcpi_rs1[16]
.sym 45787 soc.cpu.pcpi_rs2[16]
.sym 45788 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 45795 soc.cpu.mem_la_wdata[3]
.sym 45796 soc.simpleuart.recv_divcnt[22]
.sym 45797 soc.simpleuart.recv_divcnt[23]
.sym 45798 soc.cpu.pcpi_rs2[13]
.sym 45799 soc.cpu.pcpi_rs2[9]
.sym 45801 soc.cpu.pcpi_rs2[10]
.sym 45807 soc.cpu.pcpi_rs2[16]
.sym 45808 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 45809 soc.cpu.pcpi_rs1[16]
.sym 45810 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 45813 soc.cpu.pcpi_rs2[13]
.sym 45822 soc.simpleuart.recv_divcnt[23]
.sym 45828 soc.cpu.pcpi_rs2[10]
.sym 45833 soc.cpu.pcpi_rs2[9]
.sym 45838 soc.cpu.pcpi_rs2[15]
.sym 45844 soc.cpu.mem_la_wdata[3]
.sym 45850 soc.simpleuart.recv_divcnt[22]
.sym 45856 soc.simpleuart.recv_divcnt[24]
.sym 45857 soc.simpleuart.recv_divcnt[25]
.sym 45858 soc.simpleuart.recv_divcnt[26]
.sym 45859 soc.simpleuart.recv_divcnt[27]
.sym 45860 soc.simpleuart.recv_divcnt[28]
.sym 45861 soc.simpleuart.recv_divcnt[29]
.sym 45862 soc.simpleuart.recv_divcnt[30]
.sym 45863 soc.simpleuart.recv_divcnt[31]
.sym 45867 iomem_wdata[9]
.sym 45868 soc.simpleuart_reg_div_do[25]
.sym 45870 soc.cpu.mem_rdata_q[12]
.sym 45874 soc.cpu.mem_rdata_q[12]
.sym 45875 iomem_addr[6]
.sym 45876 soc.cpu.pcpi_rs2[15]
.sym 45879 soc.simpleuart_reg_div_do[31]
.sym 45880 soc.simpleuart_reg_div_do[5]
.sym 45881 soc.simpleuart.recv_pattern[6]
.sym 45882 soc.cpu.pcpi_rs1[4]
.sym 45883 soc.cpu.pcpi_rs2[21]
.sym 45884 iomem_wdata[2]
.sym 45886 iomem_wdata[3]
.sym 45887 iomem_wdata[5]
.sym 45888 P2_1$SB_IO_OUT
.sym 45889 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 45890 soc.cpu.pcpi_rs1[14]
.sym 45891 soc.simpleuart.recv_divcnt[10]
.sym 45899 soc.cpu.pcpi_rs2[21]
.sym 45909 soc.cpu.pcpi_rs2[16]
.sym 45916 soc.cpu.pcpi_rs2[22]
.sym 45918 soc.cpu.pcpi_rs1[19]
.sym 45920 soc.cpu.pcpi_rs2[19]
.sym 45924 soc.cpu.pcpi_rs2[18]
.sym 45926 soc.cpu.pcpi_rs2[20]
.sym 45927 soc.cpu.pcpi_rs2[23]
.sym 45933 soc.cpu.pcpi_rs2[19]
.sym 45938 soc.cpu.pcpi_rs2[22]
.sym 45942 soc.cpu.pcpi_rs2[20]
.sym 45950 soc.cpu.pcpi_rs2[23]
.sym 45956 soc.cpu.pcpi_rs2[21]
.sym 45960 soc.cpu.pcpi_rs2[16]
.sym 45966 soc.cpu.pcpi_rs2[18]
.sym 45972 soc.cpu.pcpi_rs2[19]
.sym 45974 soc.cpu.pcpi_rs1[19]
.sym 45979 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 45980 soc.simpleuart.recv_pattern[5]
.sym 45981 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_13_I1
.sym 45982 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 45983 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 45984 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 45985 soc.simpleuart.recv_pattern[1]
.sym 45986 soc.simpleuart.recv_pattern[0]
.sym 45990 soc.cpu.pcpi_rs1[15]
.sym 45993 P2_5$SB_IO_OUT
.sym 45994 soc.simpleuart_reg_div_do[3]
.sym 45996 soc.simpleuart.recv_divcnt[31]
.sym 45997 soc.cpu.pcpi_rs2[16]
.sym 45999 resetn
.sym 46000 soc.cpu.mem_rdata_q[13]
.sym 46001 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 46003 soc.cpu.pcpi_rs1[16]
.sym 46004 soc.cpu.instr_retirq
.sym 46005 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 46006 soc.simpleuart_reg_div_do[3]
.sym 46007 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 46008 iomem_wdata[6]
.sym 46009 iomem_addr[15]
.sym 46010 soc.cpu.is_sb_sh_sw
.sym 46011 soc.cpu.pcpi_rs1[18]
.sym 46012 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 46013 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 46014 soc.cpu.is_sb_sh_sw
.sym 46023 soc.cpu.pcpi_rs2[23]
.sym 46024 soc.cpu.pcpi_rs1[23]
.sym 46025 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 46026 soc.cpu.pcpi_rs2[28]
.sym 46027 soc.simpleuart.recv_pattern[4]
.sym 46030 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 46031 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 46033 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I0
.sym 46040 soc.simpleuart.recv_pattern[3]
.sym 46045 soc.simpleuart.recv_pattern[5]
.sym 46047 soc.cpu.pcpi_rs2[30]
.sym 46048 soc.cpu.pcpi_rs2[31]
.sym 46051 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 46053 soc.cpu.pcpi_rs2[30]
.sym 46059 soc.cpu.pcpi_rs2[23]
.sym 46060 soc.cpu.pcpi_rs1[23]
.sym 46061 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 46062 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I0
.sym 46065 soc.simpleuart.recv_pattern[3]
.sym 46074 soc.cpu.pcpi_rs2[28]
.sym 46080 soc.simpleuart.recv_pattern[4]
.sym 46083 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 46084 soc.cpu.pcpi_rs1[23]
.sym 46085 soc.cpu.pcpi_rs2[23]
.sym 46086 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 46092 soc.cpu.pcpi_rs2[31]
.sym 46098 soc.simpleuart.recv_pattern[5]
.sym 46099 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 46100 CLK$SB_IO_IN_$glb_clk
.sym 46101 resetn_SB_LUT4_I3_O_$glb_sr
.sym 46102 soc.simpleuart.recv_buf_data[6]
.sym 46103 soc.simpleuart.recv_buf_data[5]
.sym 46104 soc.simpleuart.recv_buf_data[3]
.sym 46105 flash_io3_di_SB_LUT4_I0_1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 46106 soc.simpleuart.recv_buf_data[4]
.sym 46107 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 46108 soc.simpleuart.recv_buf_data[2]
.sym 46109 soc.simpleuart.recv_buf_data[0]
.sym 46113 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 46117 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 46124 soc.ram_ready
.sym 46125 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 46126 soc.cpu.alu_out_q[12]
.sym 46127 soc.simpleuart.recv_pattern[7]
.sym 46128 soc.cpu.mem_la_wdata[4]
.sym 46129 soc.cpu.pcpi_rs2[13]
.sym 46130 soc.cpu.pcpi_rs2[8]
.sym 46131 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 46132 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 46134 soc.cpu.pcpi_rs2[31]
.sym 46136 iomem_wdata[5]
.sym 46137 soc.cpu.instr_jal
.sym 46143 iomem_wdata[5]
.sym 46145 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 46146 soc.cpu.pcpi_rs2[20]
.sym 46148 soc.cpu.pcpi_rs1[8]
.sym 46149 soc.cpu.pcpi_rs2[30]
.sym 46154 soc.cpu.pcpi_rs1[20]
.sym 46156 soc.cpu.pcpi_rs2[8]
.sym 46157 soc.cpu.pcpi_rs1[30]
.sym 46161 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 46162 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 46166 iomem_wdata[3]
.sym 46168 iomem_wdata[6]
.sym 46176 iomem_wdata[5]
.sym 46185 iomem_wdata[6]
.sym 46188 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 46189 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 46190 soc.cpu.pcpi_rs2[8]
.sym 46191 soc.cpu.pcpi_rs1[8]
.sym 46200 soc.cpu.pcpi_rs2[30]
.sym 46201 soc.cpu.pcpi_rs1[30]
.sym 46202 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 46203 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 46212 soc.cpu.pcpi_rs1[20]
.sym 46213 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 46214 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 46215 soc.cpu.pcpi_rs2[20]
.sym 46220 iomem_wdata[3]
.sym 46222 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 46223 CLK$SB_IO_IN_$glb_clk
.sym 46224 resetn_SB_LUT4_I3_O_$glb_sr
.sym 46225 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 46227 soc.simpleuart.recv_buf_data[7]
.sym 46229 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 46231 soc.simpleuart.recv_buf_data[1]
.sym 46232 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 46235 soc.cpu.pcpi_rs2[17]
.sym 46236 soc.cpu.mem_la_wdata[5]
.sym 46237 soc.cpu.mem_do_wdata
.sym 46240 soc.cpu.pcpi_rs2[20]
.sym 46241 soc.simpleuart_reg_div_do[6]
.sym 46244 soc.simpleuart.recv_buf_data[6]
.sym 46246 soc.simpleuart.recv_buf_data[5]
.sym 46248 iomem_wdata[2]
.sym 46249 iomem_wdata[1]
.sym 46251 iomem_wdata[7]
.sym 46252 iomem_wdata[3]
.sym 46254 soc.cpu.decoded_imm_j[30]
.sym 46255 soc.cpu.cpuregs_waddr[0]
.sym 46256 iomem_wdata[4]
.sym 46257 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 46258 soc.cpu.pcpi_rs2[10]
.sym 46259 iomem_wdata[0]
.sym 46260 iomem_wdata[16]
.sym 46266 soc.cpu.pcpi_rs1[29]
.sym 46267 soc.cpu.pcpi_rs2[16]
.sym 46268 soc.cpu.pcpi_rs1[23]
.sym 46269 soc.cpu.pcpi_rs1[9]
.sym 46270 soc.cpu.pcpi_rs2[22]
.sym 46272 soc.cpu.alu_out_SB_LUT4_O_7_I2
.sym 46273 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I3_I2
.sym 46274 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_I3_O
.sym 46275 soc.cpu.pcpi_rs1[16]
.sym 46276 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I3_O
.sym 46278 soc.cpu.alu_out_SB_LUT4_O_11_I2
.sym 46279 soc.cpu.pcpi_rs2[24]
.sym 46280 soc.cpu.alu_out_SB_LUT4_O_4_I2
.sym 46281 soc.cpu.pcpi_rs1[31]
.sym 46282 soc.cpu.pcpi_rs2[10]
.sym 46283 soc.cpu.pcpi_rs1[18]
.sym 46284 soc.cpu.pcpi_rs2[9]
.sym 46285 soc.cpu.pcpi_rs2[23]
.sym 46286 soc.cpu.pcpi_rs1[22]
.sym 46287 soc.cpu.pcpi_rs1[21]
.sym 46288 soc.cpu.pcpi_rs2[18]
.sym 46289 soc.cpu.pcpi_rs2[21]
.sym 46290 soc.cpu.pcpi_rs1[24]
.sym 46291 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 46292 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_I3_I0
.sym 46293 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_I3_I0
.sym 46294 soc.cpu.pcpi_rs2[31]
.sym 46295 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I3_I0
.sym 46296 soc.cpu.pcpi_rs2[29]
.sym 46297 soc.cpu.pcpi_rs1[10]
.sym 46299 soc.cpu.pcpi_rs2[10]
.sym 46300 soc.cpu.alu_out_SB_LUT4_O_11_I2
.sym 46301 soc.cpu.pcpi_rs1[10]
.sym 46302 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_I3_I0
.sym 46305 soc.cpu.alu_out_SB_LUT4_O_4_I2
.sym 46306 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 46307 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I3_I2
.sym 46308 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I3_I0
.sym 46311 soc.cpu.pcpi_rs2[22]
.sym 46312 soc.cpu.pcpi_rs2[21]
.sym 46313 soc.cpu.pcpi_rs1[22]
.sym 46314 soc.cpu.pcpi_rs1[21]
.sym 46317 soc.cpu.pcpi_rs2[31]
.sym 46318 soc.cpu.pcpi_rs1[16]
.sym 46319 soc.cpu.pcpi_rs2[16]
.sym 46320 soc.cpu.pcpi_rs1[31]
.sym 46323 soc.cpu.alu_out_SB_LUT4_O_7_I2
.sym 46324 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I3_O
.sym 46325 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_I3_I0
.sym 46326 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_I3_O
.sym 46329 soc.cpu.pcpi_rs2[23]
.sym 46330 soc.cpu.pcpi_rs1[29]
.sym 46331 soc.cpu.pcpi_rs2[29]
.sym 46332 soc.cpu.pcpi_rs1[23]
.sym 46335 soc.cpu.pcpi_rs2[24]
.sym 46336 soc.cpu.pcpi_rs1[24]
.sym 46341 soc.cpu.pcpi_rs1[9]
.sym 46342 soc.cpu.pcpi_rs2[9]
.sym 46343 soc.cpu.pcpi_rs1[18]
.sym 46344 soc.cpu.pcpi_rs2[18]
.sym 46348 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 46350 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 46351 soc.spimem_rdata[3]
.sym 46352 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 46353 soc.spimem_rdata[2]
.sym 46359 iomem_wdata[15]
.sym 46361 soc.simpleuart.recv_buf_data[1]
.sym 46366 soc.cpu.mem_rdata_q[31]
.sym 46372 soc.cpu.pcpi_rs1[22]
.sym 46373 soc.cpu.pcpi_rs1[4]
.sym 46374 iomem_wdata[5]
.sym 46375 soc.cpu.pcpi_rs2[21]
.sym 46376 iomem_wdata[2]
.sym 46377 soc.cpu.pcpi_rs2[22]
.sym 46378 iomem_wdata[3]
.sym 46379 soc.cpu.latched_is_lb
.sym 46380 P2_1$SB_IO_OUT
.sym 46381 soc.cpu.alu_out_SB_LUT4_O_7_I2
.sym 46382 soc.cpu.instr_jalr
.sym 46383 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 46392 soc.cpu.mem_wordsize[2]
.sym 46393 soc.cpu.pcpi_rs2[16]
.sym 46395 soc.cpu.mem_wordsize[1]
.sym 46400 soc.cpu.mem_la_wdata[4]
.sym 46401 soc.cpu.mem_la_wdata[0]
.sym 46405 soc.cpu.mem_la_wdata[3]
.sym 46409 soc.cpu.mem_la_wdata[5]
.sym 46412 soc.cpu.mem_la_wdata[1]
.sym 46416 soc.cpu.trap_SB_LUT4_I3_O
.sym 46418 soc.cpu.pcpi_rs2[17]
.sym 46431 soc.cpu.mem_la_wdata[4]
.sym 46440 soc.cpu.mem_wordsize[2]
.sym 46441 soc.cpu.mem_wordsize[1]
.sym 46442 soc.cpu.mem_la_wdata[0]
.sym 46443 soc.cpu.pcpi_rs2[16]
.sym 46446 soc.cpu.pcpi_rs2[17]
.sym 46447 soc.cpu.mem_wordsize[2]
.sym 46448 soc.cpu.mem_wordsize[1]
.sym 46449 soc.cpu.mem_la_wdata[1]
.sym 46453 soc.cpu.mem_la_wdata[5]
.sym 46465 soc.cpu.mem_la_wdata[3]
.sym 46468 soc.cpu.trap_SB_LUT4_I3_O
.sym 46469 CLK$SB_IO_IN_$glb_clk
.sym 46471 iomem_rdata[2]
.sym 46472 iomem_rdata[3]
.sym 46474 iomem_rdata[1]
.sym 46475 soc.cpu.mem_la_addr_SB_LUT4_O_29_I3
.sym 46478 iomem_rdata[0]
.sym 46479 iomem_wdata[17]
.sym 46480 iomem_wdata[30]
.sym 46481 iomem_wdata[30]
.sym 46482 iomem_wdata[8]
.sym 46484 iomem_addr[6]
.sym 46485 iomem_wdata[5]
.sym 46486 soc.simpleuart_reg_div_do[31]
.sym 46487 iomem_wdata[4]
.sym 46489 soc.cpu.mem_la_wdata[0]
.sym 46490 soc.simpleuart_reg_div_do[26]
.sym 46491 iomem_wdata[16]
.sym 46492 soc.simpleuart_reg_div_do[28]
.sym 46494 iomem_ready_SB_LUT4_I1_O
.sym 46495 iomem_wdata[6]
.sym 46496 soc.cpu.instr_retirq
.sym 46497 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 46499 soc.cpu.reg_next_pc[5]
.sym 46500 soc.cpu.reg_next_pc[3]
.sym 46501 iomem_addr[15]
.sym 46502 soc.cpu.trap_SB_LUT4_I3_O
.sym 46503 soc.cpu.trap_SB_LUT4_I3_O
.sym 46504 soc.cpu.next_pc[2]
.sym 46505 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 46506 soc.cpu.is_sb_sh_sw
.sym 46514 soc.cpu.trap_SB_LUT4_I3_O
.sym 46515 soc.cpu.pcpi_rs2[23]
.sym 46516 soc.cpu.pcpi_rs2[20]
.sym 46517 soc.cpu.mem_wordsize[2]
.sym 46525 soc.cpu.mem_wordsize[2]
.sym 46529 soc.cpu.mem_la_wdata[0]
.sym 46533 soc.cpu.mem_wordsize[1]
.sym 46534 soc.cpu.mem_la_wdata[4]
.sym 46537 soc.cpu.pcpi_rs2[22]
.sym 46538 soc.cpu.mem_la_wdata[1]
.sym 46541 soc.cpu.mem_la_wdata[7]
.sym 46542 soc.cpu.mem_la_wdata[6]
.sym 46546 soc.cpu.mem_la_wdata[1]
.sym 46554 soc.cpu.mem_la_wdata[7]
.sym 46563 soc.cpu.mem_wordsize[1]
.sym 46564 soc.cpu.mem_wordsize[2]
.sym 46565 soc.cpu.mem_la_wdata[6]
.sym 46566 soc.cpu.pcpi_rs2[22]
.sym 46572 soc.cpu.mem_la_wdata[6]
.sym 46577 soc.cpu.mem_la_wdata[0]
.sym 46581 soc.cpu.mem_la_wdata[4]
.sym 46582 soc.cpu.mem_wordsize[2]
.sym 46583 soc.cpu.pcpi_rs2[20]
.sym 46584 soc.cpu.mem_wordsize[1]
.sym 46587 soc.cpu.mem_wordsize[1]
.sym 46588 soc.cpu.mem_wordsize[2]
.sym 46589 soc.cpu.pcpi_rs2[23]
.sym 46590 soc.cpu.mem_la_wdata[7]
.sym 46591 soc.cpu.trap_SB_LUT4_I3_O
.sym 46592 CLK$SB_IO_IN_$glb_clk
.sym 46595 iomem_addr[15]
.sym 46596 iomem_addr[10]
.sym 46597 iomem_addr[14]
.sym 46598 iomem_addr[7]
.sym 46599 iomem_addr[13]
.sym 46600 iomem_addr[11]
.sym 46603 iomem_wdata[28]
.sym 46604 iomem_wdata[28]
.sym 46605 soc.cpu.decoded_imm_j[14]
.sym 46606 iomem_wdata[1]
.sym 46607 soc.cpu.latched_is_lb
.sym 46608 iomem_wdata[0]
.sym 46609 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 46611 iomem_rdata[0]
.sym 46614 iomem_wdata[22]
.sym 46615 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 46616 iomem_wdata[6]
.sym 46618 soc.cpu.pcpi_rs2[31]
.sym 46619 soc.cpu.mem_wordsize[1]
.sym 46620 soc.cpu.mem_la_wdata[4]
.sym 46621 soc.cpu.decoded_imm_j[7]
.sym 46622 soc.cpu.pcpi_rs2[8]
.sym 46623 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 46624 iomem_wdata[18]
.sym 46625 soc.cpu.decoded_imm_j[3]
.sym 46626 soc.cpu.compressed_instr
.sym 46627 iomem_wdata[20]
.sym 46628 soc.cpu.pcpi_rs2[13]
.sym 46629 soc.cpu.mem_la_addr_SB_LUT4_O_16_I3
.sym 46635 soc.cpu.mem_wordsize[1]
.sym 46645 soc.cpu.reg_next_pc[7]
.sym 46646 soc.cpu.pcpi_rs2[18]
.sym 46648 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 46650 soc.cpu.reg_out[5]
.sym 46651 soc.cpu.reg_next_pc[8]
.sym 46652 soc.cpu.reg_out[7]
.sym 46654 soc.cpu.mem_wordsize[2]
.sym 46656 soc.cpu.reg_out[3]
.sym 46658 soc.cpu.reg_out[8]
.sym 46659 soc.cpu.reg_next_pc[5]
.sym 46660 soc.cpu.reg_next_pc[3]
.sym 46662 soc.cpu.trap_SB_LUT4_I3_O
.sym 46665 soc.cpu.mem_la_wdata[2]
.sym 46674 soc.cpu.reg_out[7]
.sym 46675 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 46676 soc.cpu.reg_next_pc[7]
.sym 46683 soc.cpu.mem_la_wdata[2]
.sym 46686 soc.cpu.reg_out[8]
.sym 46687 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 46689 soc.cpu.reg_next_pc[8]
.sym 46692 soc.cpu.reg_next_pc[3]
.sym 46693 soc.cpu.reg_out[3]
.sym 46694 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 46699 soc.cpu.reg_out[5]
.sym 46700 soc.cpu.reg_next_pc[5]
.sym 46701 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 46710 soc.cpu.mem_la_wdata[2]
.sym 46711 soc.cpu.mem_wordsize[1]
.sym 46712 soc.cpu.mem_wordsize[2]
.sym 46713 soc.cpu.pcpi_rs2[18]
.sym 46714 soc.cpu.trap_SB_LUT4_I3_O
.sym 46715 CLK$SB_IO_IN_$glb_clk
.sym 46718 soc.cpu.mem_la_addr_SB_LUT4_O_28_I3
.sym 46719 soc.cpu.mem_la_addr_SB_LUT4_O_27_I3
.sym 46720 soc.cpu.mem_la_addr_SB_LUT4_O_26_I3
.sym 46721 soc.cpu.mem_la_addr_SB_LUT4_O_25_I3
.sym 46722 soc.cpu.mem_la_addr_SB_LUT4_O_24_I3
.sym 46723 soc.cpu.mem_la_addr_SB_LUT4_O_23_I3
.sym 46724 soc.cpu.mem_la_addr_SB_LUT4_O_22_I3
.sym 46726 iomem_addr[13]
.sym 46727 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 46728 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 46729 iomem_addr[23]
.sym 46730 soc.cpu.pcpi_rs1[23]
.sym 46731 soc.cpu.pcpi_rs1[10]
.sym 46732 iomem_addr[6]
.sym 46733 iomem_addr[12]
.sym 46734 soc.cpu.pcpi_rs1[10]
.sym 46735 iomem_addr[21]
.sym 46738 soc.cpu.reg_out[5]
.sym 46739 soc.cpu.pcpi_rs1[12]
.sym 46740 iomem_addr[10]
.sym 46741 soc.cpu.decoded_imm_j[30]
.sym 46742 soc.cpu.reg_out[3]
.sym 46743 soc.cpu.decoded_imm_j[8]
.sym 46744 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 46745 soc.cpu.mem_wordsize[2]
.sym 46747 soc.cpu.cpuregs_waddr[0]
.sym 46748 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 46749 soc.cpu.pcpi_rs1[15]
.sym 46750 soc.cpu.pcpi_rs2[10]
.sym 46751 soc.cpu.decoded_imm_j[7]
.sym 46752 soc.cpu.next_pc[14]
.sym 46760 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 46761 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 46764 soc.cpu.reg_out[17]
.sym 46765 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46770 soc.cpu.reg_out[4]
.sym 46774 soc.cpu.reg_next_pc[6]
.sym 46781 soc.cpu.reg_out[27]
.sym 46782 soc.cpu.reg_next_pc[17]
.sym 46783 soc.cpu.reg_next_pc[27]
.sym 46785 soc.cpu.reg_next_pc[4]
.sym 46788 soc.cpu.reg_out[6]
.sym 46794 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46799 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46804 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46809 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 46810 soc.cpu.reg_out[17]
.sym 46811 soc.cpu.reg_next_pc[17]
.sym 46816 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46821 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 46823 soc.cpu.reg_out[27]
.sym 46824 soc.cpu.reg_next_pc[27]
.sym 46827 soc.cpu.reg_next_pc[4]
.sym 46828 soc.cpu.reg_out[4]
.sym 46830 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 46833 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 46834 soc.cpu.reg_next_pc[6]
.sym 46835 soc.cpu.reg_out[6]
.sym 46837 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 46838 CLK$SB_IO_IN_$glb_clk
.sym 46840 soc.cpu.mem_la_addr_SB_LUT4_O_21_I3
.sym 46841 soc.cpu.mem_la_addr_SB_LUT4_O_20_I3
.sym 46842 soc.cpu.mem_la_addr_SB_LUT4_O_19_I3
.sym 46843 soc.cpu.mem_la_addr_SB_LUT4_O_18_I3
.sym 46844 soc.cpu.mem_la_addr_SB_LUT4_O_17_I3
.sym 46845 soc.cpu.mem_la_addr_SB_LUT4_O_16_I3
.sym 46846 soc.cpu.mem_la_addr_SB_LUT4_O_15_I3
.sym 46847 soc.cpu.mem_la_addr_SB_LUT4_O_14_I3
.sym 46848 iomem_wdata[25]
.sym 46851 iomem_wdata[25]
.sym 46852 soc.cpu.pcpi_rs1[19]
.sym 46853 soc.cpu.trap_SB_LUT4_I3_1_O
.sym 46855 soc.cpu.mem_la_addr_SB_LUT4_O_26_I3
.sym 46856 resetn
.sym 46858 soc.cpu.reg_out[4]
.sym 46860 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_I1
.sym 46861 soc.cpu.mem_la_addr_SB_LUT4_O_28_I3
.sym 46862 soc.cpu.decoded_imm_j[30]
.sym 46863 soc.cpu.mem_la_addr_SB_LUT4_O_27_I3
.sym 46864 soc.cpu.pcpi_rs2[22]
.sym 46865 soc.cpu.mem_la_firstword_xfer
.sym 46866 soc.cpu.instr_jalr
.sym 46867 soc.cpu.reg_out[27]
.sym 46868 soc.cpu.pcpi_rs1[22]
.sym 46869 soc.cpu.pcpi_rs1[4]
.sym 46870 soc.cpu.decoded_imm_j[18]
.sym 46871 soc.cpu.next_pc[27]
.sym 46872 soc.cpu.latched_is_lb
.sym 46873 soc.cpu.is_alu_reg_imm
.sym 46874 soc.cpu.pcpi_rs2[21]
.sym 46875 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 46883 soc.cpu.mem_rdata_latched[12]
.sym 46886 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46904 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46905 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 46908 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 46915 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46922 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46929 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46932 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 46941 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46952 soc.cpu.mem_rdata_latched[12]
.sym 46956 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46957 soc.cpu.mem_rdata_latched[12]
.sym 46958 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 46960 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 46961 CLK$SB_IO_IN_$glb_clk
.sym 46963 soc.cpu.mem_la_addr_SB_LUT4_O_13_I3
.sym 46964 soc.cpu.mem_la_addr_SB_LUT4_O_12_I3
.sym 46965 soc.cpu.mem_la_addr_SB_LUT4_O_11_I3
.sym 46966 soc.cpu.mem_la_addr_SB_LUT4_O_10_I3
.sym 46967 soc.cpu.mem_la_addr_SB_LUT4_O_9_I3
.sym 46968 soc.cpu.mem_la_addr_SB_LUT4_O_8_I3
.sym 46969 soc.cpu.mem_la_addr_SB_LUT4_O_7_I3
.sym 46970 soc.cpu.mem_la_addr_SB_LUT4_O_6_I3
.sym 46974 iomem_wdata[10]
.sym 46975 soc.cpu.decoded_imm_j[24]
.sym 46977 soc.cpu.mem_rdata_latched[12]
.sym 46978 soc.cpu.next_pc[16]
.sym 46982 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46985 soc.cpu.decoded_imm_j[20]
.sym 46987 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 46988 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 46989 soc.cpu.decoded_imm_j[4]
.sym 46990 soc.cpu.is_sb_sh_sw
.sym 46991 soc.cpu.next_pc[13]
.sym 46992 soc.cpu.instr_retirq
.sym 46993 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 46994 soc.cpu.trap_SB_LUT4_I3_O
.sym 46995 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1
.sym 46997 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 46998 soc.cpu.decoded_imm_j[10]
.sym 47004 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47006 soc.cpu.mem_wordsize[1]
.sym 47007 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 47009 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 47011 soc.cpu.latched_is_lb
.sym 47012 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 47013 soc.mem_rdata[31]
.sym 47014 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.sym 47015 soc.mem_rdata[21]
.sym 47016 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 47017 soc.cpu.mem_wordsize[2]
.sym 47018 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47019 soc.cpu.reg_next_pc[21]
.sym 47020 soc.cpu.cpu_state[6]
.sym 47023 soc.cpu.reg_next_pc[18]
.sym 47024 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1
.sym 47025 soc.cpu.reg_out[21]
.sym 47026 soc.cpu.instr_jalr
.sym 47027 soc.cpu.latched_is_lh
.sym 47029 soc.cpu.reg_out[18]
.sym 47032 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 47033 soc.cpu.is_alu_reg_imm
.sym 47034 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 47035 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 47037 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47038 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 47039 soc.mem_rdata[31]
.sym 47040 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47043 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 47044 soc.cpu.instr_jalr
.sym 47046 soc.cpu.is_alu_reg_imm
.sym 47049 soc.cpu.cpu_state[6]
.sym 47051 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1
.sym 47052 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.sym 47055 soc.cpu.reg_next_pc[18]
.sym 47056 soc.cpu.reg_out[18]
.sym 47057 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 47061 soc.cpu.mem_wordsize[2]
.sym 47062 soc.cpu.latched_is_lh
.sym 47063 soc.cpu.mem_wordsize[1]
.sym 47064 soc.cpu.latched_is_lb
.sym 47068 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 47069 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 47073 soc.cpu.reg_next_pc[21]
.sym 47074 soc.cpu.reg_out[21]
.sym 47076 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 47079 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 47080 soc.mem_rdata[21]
.sym 47081 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 47082 soc.cpu.cpu_state[6]
.sym 47084 CLK$SB_IO_IN_$glb_clk
.sym 47085 resetn_SB_LUT4_I3_O_$glb_sr
.sym 47086 soc.cpu.mem_la_addr_SB_LUT4_O_5_I3
.sym 47087 soc.cpu.mem_la_addr_SB_LUT4_O_4_I3
.sym 47088 soc.cpu.mem_la_addr_SB_LUT4_O_3_I3
.sym 47089 soc.cpu.mem_la_addr_SB_LUT4_O_2_I3
.sym 47090 soc.cpu.mem_la_addr_SB_LUT4_O_1_I3
.sym 47091 iomem_addr[31]
.sym 47092 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47093 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3
.sym 47095 iomem_wdata[24]
.sym 47096 iomem_wdata[24]
.sym 47098 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47099 soc.mem_rdata[31]
.sym 47103 soc.mem_rdata[21]
.sym 47105 soc.cpu.mem_la_addr_SB_LUT4_O_13_I3
.sym 47107 soc.cpu.mem_la_addr_SB_LUT4_O_12_I3
.sym 47110 soc.cpu.decoded_imm_j[17]
.sym 47111 soc.cpu.mem_la_wdata[4]
.sym 47112 soc.cpu.mem_wordsize[1]
.sym 47113 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 47114 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47115 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47116 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47117 soc.cpu.decoded_imm_j[3]
.sym 47118 soc.cpu.pcpi_rs2[8]
.sym 47119 soc.cpu.pcpi_rs2[13]
.sym 47120 soc.cpu.decoded_imm_j[7]
.sym 47121 soc.cpu.pcpi_rs2[31]
.sym 47127 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47132 soc.cpu.cpu_state[6]
.sym 47135 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3
.sym 47137 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47139 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 47140 soc.cpu.cpu_state[6]
.sym 47141 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47143 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 47144 soc.cpu.latched_is_lb
.sym 47146 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47149 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47150 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47152 soc.mem_rdata[29]
.sym 47153 soc.cpu.latched_is_lh
.sym 47155 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1
.sym 47157 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47158 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47160 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47162 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47163 soc.cpu.latched_is_lh
.sym 47166 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3
.sym 47167 soc.cpu.cpu_state[6]
.sym 47168 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1
.sym 47172 soc.cpu.cpu_state[6]
.sym 47173 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47174 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47175 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47178 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47179 soc.cpu.cpu_state[6]
.sym 47180 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47181 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47184 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47185 soc.cpu.cpu_state[6]
.sym 47186 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47187 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47190 soc.cpu.cpu_state[6]
.sym 47191 soc.mem_rdata[29]
.sym 47192 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 47193 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 47197 soc.cpu.latched_is_lh
.sym 47199 soc.cpu.latched_is_lb
.sym 47202 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47203 soc.mem_rdata[29]
.sym 47204 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47205 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47207 CLK$SB_IO_IN_$glb_clk
.sym 47208 resetn_SB_LUT4_I3_O_$glb_sr
.sym 47209 soc.cpu.decoded_imm_SB_DFFESR_Q_16_D_SB_LUT4_O_I0
.sym 47210 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47211 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 47212 soc.cpu.decoded_imm[15]
.sym 47213 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 47214 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47215 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 47216 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47220 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1
.sym 47221 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 47222 soc.cpu.mem_rdata_q[27]
.sym 47223 soc.cpu.pcpi_rs1[18]
.sym 47224 soc.cpu.mem_rdata_q[21]
.sym 47225 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47226 soc.cpu.mem_rdata_q[26]
.sym 47227 soc.mem_rdata[18]
.sym 47229 soc.cpu.pcpi_rs1[2]
.sym 47232 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47233 soc.cpu.mem_wordsize[2]
.sym 47234 soc.cpu.decoded_imm_j[8]
.sym 47235 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47236 iomem_wdata[12]
.sym 47237 soc.cpu.pcpi_rs2[10]
.sym 47238 soc.cpu.reg_out[3]
.sym 47239 soc.cpu.cpuregs_waddr[0]
.sym 47240 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 47241 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1
.sym 47242 soc.cpu.next_pc[30]
.sym 47243 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 47244 soc.cpu.mem_wordsize[1]
.sym 47250 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 47254 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3
.sym 47255 soc.cpu.cpu_state[6]
.sym 47256 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47257 soc.mem_rdata[19]
.sym 47258 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47259 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 47262 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 47263 soc.cpu.cpu_state[6]
.sym 47264 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47272 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 47273 soc.mem_rdata[18]
.sym 47274 soc.mem_rdata[16]
.sym 47276 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 47278 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 47279 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47281 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1
.sym 47283 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 47284 soc.cpu.cpu_state[6]
.sym 47285 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 47286 soc.mem_rdata[19]
.sym 47289 soc.cpu.cpu_state[6]
.sym 47290 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47291 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47292 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47295 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1
.sym 47297 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3
.sym 47298 soc.cpu.cpu_state[6]
.sym 47302 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 47303 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 47307 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 47308 soc.mem_rdata[18]
.sym 47309 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 47310 soc.cpu.cpu_state[6]
.sym 47313 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 47315 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 47319 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 47320 soc.mem_rdata[16]
.sym 47321 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 47322 soc.cpu.cpu_state[6]
.sym 47325 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47326 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47327 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47328 soc.cpu.cpu_state[6]
.sym 47330 CLK$SB_IO_IN_$glb_clk
.sym 47331 resetn_SB_LUT4_I3_O_$glb_sr
.sym 47332 soc.cpu.decoded_imm_SB_DFFESR_Q_13_D_SB_LUT4_O_I0
.sym 47333 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 47334 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47335 soc.cpu.decoded_imm_j[3]
.sym 47336 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3
.sym 47337 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47338 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47339 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47343 iomem_wdata[9]
.sym 47344 soc.cpu.cpu_state[6]
.sym 47347 soc.cpu.decoded_imm[15]
.sym 47348 soc.cpu.mem_rdata_q[29]
.sym 47349 soc.cpu.pcpi_rs1[5]
.sym 47350 soc.cpu.decoded_imm_j[6]
.sym 47352 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47353 soc.cpu.pcpi_rs1[6]
.sym 47354 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47356 soc.cpu.pcpi_rs1[1]
.sym 47357 soc.cpu.instr_jalr
.sym 47358 soc.cpu.pcpi_rs2[21]
.sym 47359 soc.mem_rdata[30]
.sym 47360 soc.cpu.pcpi_rs2[22]
.sym 47361 soc.cpu.pcpi_rs1[4]
.sym 47362 soc.cpu.decoded_imm_j[18]
.sym 47363 soc.cpu.reg_out[27]
.sym 47364 soc.cpu.decoded_imm_j[19]
.sym 47365 soc.cpu.is_alu_reg_imm
.sym 47366 soc.cpu.mem_rdata_q[16]
.sym 47367 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47373 soc.cpu.mem_rdata_q[16]
.sym 47374 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47377 soc.cpu.decoded_imm_SB_DFFESR_Q_14_D_SB_LUT4_O_I0
.sym 47378 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47379 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47381 soc.cpu.decoded_imm_SB_DFFESR_Q_12_D_SB_LUT4_O_I0
.sym 47382 soc.cpu.instr_jal
.sym 47383 soc.cpu.decoded_imm_j[16]
.sym 47385 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47386 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47387 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47389 soc.cpu.cpu_state[6]
.sym 47390 soc.cpu.decoded_imm_j[19]
.sym 47392 soc.cpu.decoded_imm_j[3]
.sym 47393 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 47394 soc.cpu.decoded_imm_SB_DFFESR_Q_15_D_SB_LUT4_O_I0
.sym 47397 soc.cpu.decoded_imm_j[17]
.sym 47400 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 47401 soc.cpu.decoded_imm_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 47402 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47403 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47406 soc.cpu.decoded_imm_SB_DFFESR_Q_14_D_SB_LUT4_O_I0
.sym 47407 soc.cpu.decoded_imm_j[17]
.sym 47408 soc.cpu.instr_jal
.sym 47409 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47412 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47414 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47415 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47418 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47419 soc.cpu.decoded_imm_j[16]
.sym 47420 soc.cpu.instr_jal
.sym 47421 soc.cpu.decoded_imm_SB_DFFESR_Q_15_D_SB_LUT4_O_I0
.sym 47424 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47425 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47427 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47430 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47431 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47432 soc.cpu.cpu_state[6]
.sym 47433 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47436 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47437 soc.cpu.mem_rdata_q[16]
.sym 47439 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 47442 soc.cpu.instr_jal
.sym 47443 soc.cpu.decoded_imm_j[19]
.sym 47444 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47445 soc.cpu.decoded_imm_SB_DFFESR_Q_12_D_SB_LUT4_O_I0
.sym 47448 soc.cpu.decoded_imm_j[3]
.sym 47449 soc.cpu.instr_jal
.sym 47450 soc.cpu.decoded_imm_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 47452 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 47453 CLK$SB_IO_IN_$glb_clk
.sym 47454 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 47455 soc.cpu.decoded_imm_j[8]
.sym 47456 soc.cpu.decoded_imm_j[1]
.sym 47457 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47458 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47459 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 47460 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 47461 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47462 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47470 soc.cpu.pcpi_rs1[0]
.sym 47471 soc.cpu.mem_16bit_buffer[14]
.sym 47472 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47475 soc.cpu.pcpi_rs1[3]
.sym 47477 iomem_wdata[10]
.sym 47478 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 47479 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 47480 soc.cpu.decoded_imm_j[4]
.sym 47481 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47482 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1
.sym 47483 iomem_wdata[14]
.sym 47484 soc.cpu.instr_retirq
.sym 47486 soc.cpu.mem_rdata_latched[5]
.sym 47487 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 47488 soc.cpu.decoded_imm_j[11]
.sym 47489 soc.cpu.is_sb_sh_sw
.sym 47490 soc.cpu.decoded_imm_j[10]
.sym 47497 soc.mem_rdata[24]
.sym 47498 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 47504 soc.cpu.pcpi_rs1[1]
.sym 47505 soc.cpu.mem_wordsize[2]
.sym 47506 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1
.sym 47507 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47508 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3
.sym 47513 soc.mem_rdata[20]
.sym 47515 soc.cpu.mem_rdata_q[17]
.sym 47518 soc.cpu.mem_wordsize[1]
.sym 47519 soc.mem_rdata[30]
.sym 47520 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 47523 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 47524 soc.cpu.mem_rdata_q[19]
.sym 47525 soc.cpu.cpu_state[6]
.sym 47529 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 47530 soc.cpu.mem_rdata_q[19]
.sym 47531 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47535 soc.mem_rdata[30]
.sym 47536 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 47537 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 47538 soc.cpu.cpu_state[6]
.sym 47541 soc.cpu.cpu_state[6]
.sym 47542 soc.mem_rdata[24]
.sym 47543 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 47544 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 47548 soc.cpu.mem_wordsize[1]
.sym 47549 soc.cpu.pcpi_rs1[1]
.sym 47550 soc.cpu.mem_wordsize[2]
.sym 47553 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 47555 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47556 soc.cpu.mem_rdata_q[17]
.sym 47559 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3
.sym 47560 soc.cpu.cpu_state[6]
.sym 47561 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1
.sym 47565 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 47566 soc.mem_rdata[20]
.sym 47567 soc.cpu.cpu_state[6]
.sym 47568 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 47576 CLK$SB_IO_IN_$glb_clk
.sym 47577 resetn_SB_LUT4_I3_O_$glb_sr
.sym 47578 iomem_wdata[21]
.sym 47579 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 47580 iomem_wdata[27]
.sym 47581 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I0
.sym 47582 iomem_wdata[19]
.sym 47583 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 47584 iomem_wdata[29]
.sym 47585 iomem_wdata[11]
.sym 47590 soc.cpu.mem_xfer
.sym 47592 soc.cpu.cpu_state[6]
.sym 47595 resetn
.sym 47596 soc.cpu.mem_rdata_q[22]
.sym 47599 soc.cpu.decoded_imm_j[1]
.sym 47601 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47602 soc.cpu.decoded_imm_j[17]
.sym 47603 soc.cpu.mem_la_wdata[4]
.sym 47604 soc.cpu.mem_wordsize[1]
.sym 47605 iomem_wdata[13]
.sym 47606 soc.cpu.pcpi_rs2[13]
.sym 47607 iomem_wdata[15]
.sym 47608 soc.cpu.pcpi_rs2[31]
.sym 47609 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 47610 soc.cpu.pcpi_rs2[8]
.sym 47612 soc.cpu.decoded_imm_j[7]
.sym 47621 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 47622 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 47623 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47624 soc.cpu.pcpi_rs2[13]
.sym 47626 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 47628 soc.cpu.decoded_imm_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47629 soc.cpu.cpu_state[4]
.sym 47630 soc.cpu.mem_wordsize[1]
.sym 47631 soc.cpu.pcpi_rs1[4]
.sym 47632 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47634 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 47636 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 47637 soc.cpu.mem_rdata_q[10]
.sym 47639 soc.cpu.mem_la_wdata[5]
.sym 47640 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 47645 soc.cpu.mem_rdata_q[23]
.sym 47646 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 47647 soc.cpu.mem_wordsize[2]
.sym 47649 soc.cpu.is_sb_sh_sw
.sym 47652 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47653 soc.cpu.pcpi_rs1[4]
.sym 47654 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47655 soc.cpu.cpu_state[4]
.sym 47658 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 47659 soc.cpu.mem_rdata_q[10]
.sym 47660 soc.cpu.is_sb_sh_sw
.sym 47665 soc.cpu.mem_rdata_q[23]
.sym 47666 soc.cpu.decoded_imm_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47667 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 47670 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 47672 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 47677 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 47678 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 47688 soc.cpu.mem_wordsize[1]
.sym 47689 soc.cpu.pcpi_rs2[13]
.sym 47690 soc.cpu.mem_la_wdata[5]
.sym 47691 soc.cpu.mem_wordsize[2]
.sym 47694 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 47695 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 47698 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 47699 CLK$SB_IO_IN_$glb_clk
.sym 47701 soc.cpu.decoded_imm_j[4]
.sym 47702 soc.cpu.instr_waitirq
.sym 47703 soc.cpu.instr_retirq
.sym 47704 soc.cpu.decoded_imm_j[7]
.sym 47705 soc.cpu.decoded_imm_j[11]
.sym 47706 soc.cpu.decoded_imm_j[10]
.sym 47707 soc.cpu.decoded_imm_j[17]
.sym 47708 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 47713 soc.cpu.mem_rdata_q[17]
.sym 47714 iomem_wdata[29]
.sym 47718 iomem_wdata[11]
.sym 47720 iomem_wdata[21]
.sym 47721 soc.cpu.mem_rdata_latched[3]
.sym 47722 soc.cpu.trap_SB_LUT4_I3_O
.sym 47723 soc.cpu.decoded_imm_j[19]
.sym 47724 iomem_wdata[27]
.sym 47725 soc.cpu.mem_wordsize[1]
.sym 47726 soc.cpu.decoded_imm_j[11]
.sym 47727 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 47728 iomem_wdata[12]
.sym 47729 soc.cpu.pcpi_rs2[10]
.sym 47731 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47732 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 47733 soc.cpu.mem_wordsize[2]
.sym 47734 soc.cpu.mem_rdata_latched[2]
.sym 47735 iomem_wdata[11]
.sym 47736 soc.cpu.cpuregs_waddr[0]
.sym 47744 soc.cpu.mem_rdata_latched[12]
.sym 47745 soc.cpu.pcpi_rs2[15]
.sym 47747 soc.cpu.mem_la_wdata[7]
.sym 47748 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 47751 soc.cpu.pcpi_rs2[30]
.sym 47752 soc.cpu.mem_la_wdata[6]
.sym 47753 soc.cpu.pcpi_rs2[14]
.sym 47756 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I0
.sym 47760 soc.cpu.trap_SB_LUT4_I3_O
.sym 47761 soc.cpu.mem_wordsize[2]
.sym 47763 soc.cpu.mem_la_wdata_SB_LUT4_O_I0
.sym 47764 soc.cpu.mem_wordsize[1]
.sym 47766 soc.cpu.pcpi_rs2[13]
.sym 47768 soc.cpu.pcpi_rs2[31]
.sym 47769 soc.cpu.mem_wordsize[2]
.sym 47772 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I0
.sym 47776 soc.cpu.mem_la_wdata_SB_LUT4_O_I0
.sym 47777 soc.cpu.mem_wordsize[1]
.sym 47778 soc.cpu.pcpi_rs2[15]
.sym 47781 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I0
.sym 47782 soc.cpu.mem_wordsize[1]
.sym 47783 soc.cpu.mem_wordsize[2]
.sym 47784 soc.cpu.pcpi_rs2[30]
.sym 47787 soc.cpu.pcpi_rs2[14]
.sym 47788 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I0
.sym 47789 soc.cpu.mem_wordsize[1]
.sym 47794 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 47796 soc.cpu.mem_rdata_latched[12]
.sym 47799 soc.cpu.mem_wordsize[1]
.sym 47800 soc.cpu.pcpi_rs2[31]
.sym 47801 soc.cpu.mem_wordsize[2]
.sym 47802 soc.cpu.mem_la_wdata_SB_LUT4_O_I0
.sym 47805 soc.cpu.mem_la_wdata[7]
.sym 47806 soc.cpu.mem_wordsize[1]
.sym 47807 soc.cpu.pcpi_rs2[15]
.sym 47808 soc.cpu.mem_wordsize[2]
.sym 47811 soc.cpu.pcpi_rs2[14]
.sym 47812 soc.cpu.mem_wordsize[2]
.sym 47813 soc.cpu.mem_wordsize[1]
.sym 47814 soc.cpu.mem_la_wdata[6]
.sym 47817 soc.cpu.pcpi_rs2[13]
.sym 47819 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I0
.sym 47820 soc.cpu.mem_wordsize[1]
.sym 47821 soc.cpu.trap_SB_LUT4_I3_O
.sym 47822 CLK$SB_IO_IN_$glb_clk
.sym 47824 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 47825 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47827 soc.cpu.mem_rdata_q[19]
.sym 47828 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 47831 soc.cpu.mem_rdata_q[18]
.sym 47832 iomem_wdata[31]
.sym 47837 soc.cpu.mem_rdata_q[20]
.sym 47838 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 47840 iomem_wdata[30]
.sym 47841 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 47842 soc.cpu.decoded_imm_j[2]
.sym 47843 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47844 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47845 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 47846 iomem_wdata[31]
.sym 47847 soc.cpu.instr_retirq
.sym 47848 soc.cpu.instr_retirq
.sym 47849 LED_R$SB_IO_OUT
.sym 47850 soc.cpu.mem_do_rinst
.sym 47852 soc.cpu.is_alu_reg_imm
.sym 47853 soc.cpu.instr_jalr
.sym 47856 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 47857 iomem_wdata[25]
.sym 47858 iomem_wdata[28]
.sym 47866 soc.cpu.pcpi_rs2[24]
.sym 47867 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I0
.sym 47868 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I0
.sym 47872 soc.cpu.mem_la_wdata[4]
.sym 47873 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I0
.sym 47875 soc.cpu.mem_la_wdata[0]
.sym 47876 soc.cpu.mem_wordsize[1]
.sym 47881 soc.cpu.pcpi_rs2[26]
.sym 47883 soc.cpu.pcpi_rs2[12]
.sym 47885 soc.cpu.pcpi_rs2[8]
.sym 47887 soc.cpu.pcpi_rs2[28]
.sym 47889 soc.cpu.pcpi_rs2[10]
.sym 47891 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I0
.sym 47892 soc.cpu.trap_SB_LUT4_I3_O
.sym 47893 soc.cpu.mem_wordsize[2]
.sym 47898 soc.cpu.pcpi_rs2[8]
.sym 47900 soc.cpu.mem_wordsize[1]
.sym 47901 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I0
.sym 47904 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I0
.sym 47905 soc.cpu.pcpi_rs2[28]
.sym 47906 soc.cpu.mem_wordsize[2]
.sym 47907 soc.cpu.mem_wordsize[1]
.sym 47910 soc.cpu.mem_wordsize[1]
.sym 47911 soc.cpu.mem_la_wdata[0]
.sym 47912 soc.cpu.pcpi_rs2[8]
.sym 47913 soc.cpu.mem_wordsize[2]
.sym 47916 soc.cpu.mem_wordsize[2]
.sym 47917 soc.cpu.mem_wordsize[1]
.sym 47918 soc.cpu.mem_la_wdata[4]
.sym 47919 soc.cpu.pcpi_rs2[12]
.sym 47922 soc.cpu.mem_wordsize[1]
.sym 47923 soc.cpu.pcpi_rs2[10]
.sym 47925 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I0
.sym 47928 soc.cpu.pcpi_rs2[24]
.sym 47929 soc.cpu.mem_wordsize[1]
.sym 47930 soc.cpu.mem_wordsize[2]
.sym 47931 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I0
.sym 47934 soc.cpu.mem_wordsize[1]
.sym 47935 soc.cpu.mem_wordsize[2]
.sym 47936 soc.cpu.pcpi_rs2[26]
.sym 47937 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I0
.sym 47940 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I0
.sym 47941 soc.cpu.pcpi_rs2[12]
.sym 47943 soc.cpu.mem_wordsize[1]
.sym 47944 soc.cpu.trap_SB_LUT4_I3_O
.sym 47945 CLK$SB_IO_IN_$glb_clk
.sym 47947 soc.cpu.decoded_rd[1]
.sym 47948 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0
.sym 47949 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47950 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 47951 soc.cpu.decoded_imm_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47952 soc.cpu.decoded_rd[4]
.sym 47953 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 47954 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 47955 iomem_wdata[10]
.sym 47959 iomem_wdata[8]
.sym 47960 soc.cpu.pcpi_rs2[24]
.sym 47961 iomem_wdata[24]
.sym 47964 soc.cpu.mem_rdata_q[18]
.sym 47967 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 47968 soc.cpu.mem_rdata_q[7]
.sym 47969 iomem_wdata[10]
.sym 47971 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 47972 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47973 soc.cpu.is_sb_sh_sw
.sym 47975 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 47976 iomem_wdata[10]
.sym 47978 soc.cpu.mem_rdata_latched[5]
.sym 47979 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1
.sym 47980 iomem_wdata[26]
.sym 47982 iomem_wdata[12]
.sym 47989 soc.cpu.mem_rdata_q[8]
.sym 47990 soc.cpu.trap_SB_LUT4_I3_O
.sym 47992 soc.cpu.pcpi_rs2[9]
.sym 47994 soc.cpu.pcpi_rs2[25]
.sym 47996 soc.cpu.mem_rdata_q[21]
.sym 47997 soc.cpu.mem_wordsize[1]
.sym 47999 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I0
.sym 48000 soc.cpu.pcpi_rs2[9]
.sym 48001 soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 48005 soc.cpu.mem_wordsize[2]
.sym 48006 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 48007 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I0
.sym 48010 soc.cpu.pcpi_rs2[10]
.sym 48011 soc.cpu.is_sb_sh_sw
.sym 48012 soc.cpu.mem_la_wdata[2]
.sym 48014 soc.cpu.mem_la_wdata[1]
.sym 48017 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 48021 soc.cpu.mem_wordsize[1]
.sym 48022 soc.cpu.mem_wordsize[2]
.sym 48023 soc.cpu.pcpi_rs2[10]
.sym 48024 soc.cpu.mem_la_wdata[2]
.sym 48033 soc.cpu.pcpi_rs2[25]
.sym 48034 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I0
.sym 48035 soc.cpu.mem_wordsize[1]
.sym 48036 soc.cpu.mem_wordsize[2]
.sym 48039 soc.cpu.mem_wordsize[2]
.sym 48040 soc.cpu.mem_wordsize[1]
.sym 48041 soc.cpu.mem_la_wdata[1]
.sym 48042 soc.cpu.pcpi_rs2[9]
.sym 48051 soc.cpu.mem_rdata_q[8]
.sym 48052 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 48053 soc.cpu.is_sb_sh_sw
.sym 48057 soc.cpu.mem_wordsize[1]
.sym 48058 soc.cpu.pcpi_rs2[9]
.sym 48059 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I0
.sym 48064 soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 48065 soc.cpu.mem_rdata_q[21]
.sym 48066 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 48067 soc.cpu.trap_SB_LUT4_I3_O
.sym 48068 CLK$SB_IO_IN_$glb_clk
.sym 48070 soc.cpu.decoded_rs2_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 48071 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 48072 soc.cpu.decoded_rs2_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 48073 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 48074 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 48075 soc.cpu.decoded_rs2_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 48076 soc.cpu.decoded_rs2_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 48077 soc.cpu.is_sb_sh_sw
.sym 48078 soc.cpu.decoded_imm_j[14]
.sym 48082 soc.cpu.mem_rdata_latched[1]
.sym 48083 soc.cpu.mem_rdata_q[8]
.sym 48086 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 48087 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 48088 soc.cpu.pcpi_rs2[9]
.sym 48089 $PACKER_VCC_NET
.sym 48091 soc.cpu.mem_rdata_q[23]
.sym 48092 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 48093 $PACKER_VCC_NET
.sym 48094 P2_7$SB_IO_OUT
.sym 48095 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 48096 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 48097 soc.cpu.decoded_rs2_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 48098 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 48101 soc.cpu.is_sb_sh_sw
.sym 48103 soc.cpu.decoded_rs2_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 48104 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 48105 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 48111 soc.cpu.cpuregs_raddr2[4]
.sym 48112 soc.cpu.cpuregs_raddr1[4]
.sym 48113 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 48114 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 48117 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 48121 soc.cpu.decoded_rs2_SB_DFF_Q_3_D
.sym 48122 soc.cpu.cpuregs_raddr2[1]
.sym 48127 soc.cpu.cpuregs_raddr2[3]
.sym 48131 soc.cpu.cpuregs_raddr2[2]
.sym 48132 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 48133 soc.cpu.decoded_rs2_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 48135 soc.cpu.decoded_rs2_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 48137 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 48138 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 48139 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 48142 soc.cpu.decoded_rs2_SB_DFF_Q_1_D
.sym 48144 soc.cpu.decoded_rs2_SB_DFF_Q_1_D
.sym 48150 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 48151 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 48152 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 48153 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 48157 soc.cpu.decoded_rs2_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 48158 soc.cpu.cpuregs_raddr2[1]
.sym 48159 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 48162 soc.cpu.decoded_rs2_SB_DFF_Q_3_D
.sym 48168 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 48169 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 48170 soc.cpu.cpuregs_raddr2[4]
.sym 48171 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 48174 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 48176 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 48177 soc.cpu.cpuregs_raddr2[2]
.sym 48181 soc.cpu.cpuregs_raddr1[4]
.sym 48183 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 48186 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 48187 soc.cpu.decoded_rs2_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 48189 soc.cpu.cpuregs_raddr2[3]
.sym 48191 CLK$SB_IO_IN_$glb_clk
.sym 48193 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_I0_I3
.sym 48194 soc.cpu.decoded_rs2_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 48195 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 48196 soc.cpu.decoded_rs1_SB_DFF_Q_D
.sym 48197 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 48198 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 48199 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 48200 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 48205 soc.cpu.mem_rdata_q[21]
.sym 48207 soc.cpu.decoded_rs2_SB_DFF_Q_2_D
.sym 48208 soc.cpu.mem_rdata_latched[3]
.sym 48209 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 48210 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 48211 soc.cpu.decoded_rs2_SB_DFF_Q_3_D
.sym 48214 soc.cpu.mem_rdata_latched[4]
.sym 48215 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 48216 soc.cpu.mem_rdata_latched[5]
.sym 48217 soc.cpu.cpuregs_waddr[0]
.sym 48218 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 48220 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 48221 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 48222 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 48223 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 48224 soc.cpu.mem_rdata_q[22]
.sym 48225 soc.cpu.decoded_rs2_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 48226 soc.cpu.mem_rdata_latched[2]
.sym 48227 soc.cpu.mem_rdata_latched[2]
.sym 48228 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 48234 soc.cpu.cpuregs_raddr2[3]
.sym 48238 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 48242 soc.cpu.cpuregs_raddr2[4]
.sym 48246 soc.cpu.cpuregs_raddr2[2]
.sym 48253 soc.cpu.decoded_rs1_SB_DFF_Q_D
.sym 48260 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 48263 soc.cpu.is_slli_srli_srai
.sym 48269 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 48273 soc.cpu.decoded_rs1_SB_DFF_Q_D
.sym 48285 soc.cpu.cpuregs_raddr2[4]
.sym 48286 soc.cpu.cpuregs_raddr2[3]
.sym 48287 soc.cpu.cpuregs_raddr2[2]
.sym 48309 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 48311 soc.cpu.cpuregs_raddr2[4]
.sym 48312 soc.cpu.is_slli_srli_srai
.sym 48314 CLK$SB_IO_IN_$glb_clk
.sym 48316 soc.cpu.decoded_rs1_SB_DFF_Q_1_D
.sym 48317 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 48318 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 48319 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 48320 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 48321 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 48322 soc.cpu.instr_jal
.sym 48323 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 48328 soc.cpu.mem_rdata_q[25]
.sym 48330 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 48331 soc.cpu.decoded_rs1_SB_DFF_Q_D
.sym 48332 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 48340 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 48344 soc.cpu.is_alu_reg_imm
.sym 48345 soc.cpu.instr_jalr
.sym 48348 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 48349 soc.cpu.decoded_rs1_SB_DFF_Q_1_D
.sym 48351 soc.cpu.decoded_rs1_SB_DFF_Q_2_D
.sym 48358 soc.cpu.cpuregs_raddr1[4]
.sym 48359 soc.cpu.cpuregs_raddr1[0]
.sym 48365 soc.cpu.cpuregs_raddr1[1]
.sym 48366 soc.cpu.cpuregs_raddr1[3]
.sym 48368 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 48369 soc.cpu.cpuregs_raddr1[2]
.sym 48372 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 48373 soc.cpu.decoded_rs1_SB_DFF_Q_1_D
.sym 48374 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 48376 soc.cpu.decoded_rs1_SB_LUT4_I1_O
.sym 48377 soc.cpu.cpuregs_waddr[0]
.sym 48380 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 48382 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 48385 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 48391 soc.cpu.cpuregs_raddr1[1]
.sym 48392 soc.cpu.cpuregs_raddr1[0]
.sym 48393 soc.cpu.decoded_rs1_SB_LUT4_I1_O
.sym 48399 soc.cpu.decoded_rs1_SB_DFF_Q_1_D
.sym 48405 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 48408 soc.cpu.cpuregs_raddr1[2]
.sym 48409 soc.cpu.cpuregs_raddr1[3]
.sym 48410 soc.cpu.cpuregs_raddr1[4]
.sym 48414 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 48416 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 48417 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 48426 soc.cpu.cpuregs_waddr[0]
.sym 48427 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 48428 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 48429 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 48433 soc.cpu.cpuregs_raddr1[0]
.sym 48435 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 48437 CLK$SB_IO_IN_$glb_clk
.sym 48439 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 48440 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 48441 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 48442 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 48443 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 48444 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 48445 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 48446 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 48451 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 48457 soc.cpu.mem_rdata_latched[12]
.sym 48459 soc.cpu.cpuregs.wen
.sym 48463 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 48465 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 48466 soc.cpu.mem_rdata_latched[5]
.sym 48469 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 48480 soc.cpu.cpuregs_waddr[4]
.sym 48481 soc.cpu.cpuregs_raddr2[2]
.sym 48483 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 48485 soc.cpu.is_slli_srli_srai
.sym 48486 soc.cpu.cpuregs_raddr2[3]
.sym 48487 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 48489 soc.cpu.cpuregs_waddr[0]
.sym 48490 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 48491 soc.cpu.cpuregs_raddr2[1]
.sym 48492 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 48493 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 48494 soc.cpu.cpuregs_raddr2[3]
.sym 48496 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 48497 soc.cpu.decoded_rs2_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 48498 soc.cpu.cpuregs_waddr[2]
.sym 48499 soc.cpu.decoded_rs1_SB_DFF_Q_2_D
.sym 48500 soc.cpu.cpuregs_raddr1[2]
.sym 48504 soc.cpu.cpuregs_waddr[1]
.sym 48505 soc.cpu.cpuregs_waddr[3]
.sym 48507 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 48509 soc.cpu.decoded_rs2_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 48515 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 48519 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 48520 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 48521 soc.cpu.cpuregs_raddr2[2]
.sym 48522 soc.cpu.cpuregs_waddr[2]
.sym 48525 soc.cpu.cpuregs_raddr2[1]
.sym 48526 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 48527 soc.cpu.decoded_rs2_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 48528 soc.cpu.cpuregs_waddr[1]
.sym 48531 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 48533 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 48534 soc.cpu.cpuregs_raddr1[2]
.sym 48540 soc.cpu.decoded_rs1_SB_DFF_Q_2_D
.sym 48543 soc.cpu.is_slli_srli_srai
.sym 48544 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 48545 soc.cpu.cpuregs_raddr2[3]
.sym 48549 soc.cpu.cpuregs_waddr[0]
.sym 48550 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 48551 soc.cpu.cpuregs_waddr[4]
.sym 48552 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 48555 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 48556 soc.cpu.cpuregs_waddr[3]
.sym 48557 soc.cpu.decoded_rs2_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 48558 soc.cpu.cpuregs_raddr2[3]
.sym 48560 CLK$SB_IO_IN_$glb_clk
.sym 48562 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 48563 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 48564 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 48565 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 48566 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 48567 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 48568 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 48569 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 48575 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 48577 soc.cpu.mem_rdata_latched[4]
.sym 48582 soc.cpu.decoded_rs1_SB_DFF_Q_2_D
.sym 48585 $PACKER_VCC_NET
.sym 48587 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 48593 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 48595 soc.cpu.decoded_rs2_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 48597 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 48604 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48605 soc.cpu.decoded_rs2_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48606 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 48607 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[4]
.sym 48608 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 48609 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 48610 soc.cpu.decoded_rs2_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48612 $PACKER_VCC_NET
.sym 48614 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 48615 soc.cpu.reg_sh[4]
.sym 48616 soc.cpu.cpu_state[4]
.sym 48618 soc.cpu.reg_sh[2]
.sym 48620 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 48624 soc.cpu.reg_sh[3]
.sym 48629 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 48632 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 48634 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 48635 $nextpnr_ICESTORM_LC_8$O
.sym 48638 soc.cpu.reg_sh[2]
.sym 48641 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 48643 $PACKER_VCC_NET
.sym 48644 soc.cpu.reg_sh[3]
.sym 48645 soc.cpu.reg_sh[2]
.sym 48648 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 48649 soc.cpu.reg_sh[4]
.sym 48650 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[4]
.sym 48651 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 48654 soc.cpu.decoded_rs2_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48655 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 48656 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48657 soc.cpu.decoded_rs2_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48660 soc.cpu.cpu_state[4]
.sym 48661 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 48663 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 48667 soc.cpu.cpu_state[4]
.sym 48668 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 48669 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 48678 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 48679 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 48681 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 48683 CLK$SB_IO_IN_$glb_clk
.sym 48700 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 48705 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 48706 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 48712 soc.cpu.mem_rdata_latched[2]
.sym 48717 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 48729 soc.cpu.cpuregs.wen
.sym 48738 soc.cpu.reg_sh[4]
.sym 48739 soc.cpu.reg_sh[3]
.sym 48755 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 48757 soc.cpu.reg_sh[2]
.sym 48768 soc.cpu.reg_sh[2]
.sym 48774 soc.cpu.reg_sh[4]
.sym 48777 soc.cpu.cpuregs.wen
.sym 48790 soc.cpu.reg_sh[3]
.sym 48806 CLK$SB_IO_IN_$glb_clk
.sym 48807 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 48810 CLK$SB_IO_IN
.sym 48882 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 48893 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 48912 UART_RX_SB_LUT4_I2_I1
.sym 48913 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 48914 P2_6$SB_IO_OUT
.sym 48927 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 48930 soc.cpu.instr_waitirq
.sym 48932 $PACKER_VCC_NET
.sym 48950 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 48952 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 48954 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 48960 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 48961 soc.simpleuart.recv_state_SB_DFFESR_Q_E
.sym 48963 soc.simpleuart.recv_state[1]
.sym 48964 soc.simpleuart.recv_state[0]
.sym 48966 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 48969 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 48971 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 48976 soc.simpleuart.recv_state[2]
.sym 48978 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 48979 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 48980 soc.simpleuart.recv_state[3]
.sym 48981 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 48982 $nextpnr_ICESTORM_LC_12$O
.sym 48984 soc.simpleuart.recv_state[0]
.sym 48988 soc.simpleuart.recv_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 48990 soc.simpleuart.recv_state[1]
.sym 48994 soc.simpleuart.recv_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3]
.sym 48995 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 48996 soc.simpleuart.recv_state[2]
.sym 48998 soc.simpleuart.recv_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 49003 soc.simpleuart.recv_state[3]
.sym 49004 soc.simpleuart.recv_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3]
.sym 49008 soc.simpleuart.recv_state[0]
.sym 49009 soc.simpleuart.recv_state[1]
.sym 49013 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 49014 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 49019 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 49020 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 49021 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 49022 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 49025 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 49026 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 49027 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 49028 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 49029 soc.simpleuart.recv_state_SB_DFFESR_Q_E
.sym 49030 CLK$SB_IO_IN_$glb_clk
.sym 49031 resetn_SB_LUT4_I3_O_$glb_sr
.sym 49036 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_29_I1
.sym 49037 soc.simpleuart.recv_divcnt[0]
.sym 49038 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 49040 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 49050 iomem_wdata[2]
.sym 49052 iomem_wdata[5]
.sym 49057 iomem_wdata[3]
.sym 49064 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49070 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 49073 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 49077 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 49078 UART_RX$SB_IO_IN
.sym 49079 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 49086 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 49090 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 49091 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 49098 P2_1_SB_DFFESR_Q_E
.sym 49099 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 49100 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 49102 soc.simpleuart.recv_divcnt[0]
.sym 49115 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 49117 UART_RX_SB_LUT4_I2_I1
.sym 49118 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 49123 soc.simpleuart.recv_state[2]
.sym 49127 soc.simpleuart.recv_state[0]
.sym 49128 resetn
.sym 49131 soc.simpleuart.recv_state_SB_DFFESR_Q_E
.sym 49132 UART_RX_SB_LUT4_I2_O
.sym 49133 UART_RX$SB_IO_IN
.sym 49134 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 49135 soc.simpleuart.recv_state[0]
.sym 49139 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 49142 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 49146 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 49147 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 49148 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 49149 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 49153 resetn
.sym 49154 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 49155 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 49158 UART_RX_SB_LUT4_I2_I1
.sym 49159 soc.simpleuart.recv_state[2]
.sym 49161 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 49164 soc.simpleuart.recv_state[0]
.sym 49165 UART_RX_SB_LUT4_I2_I1
.sym 49167 UART_RX$SB_IO_IN
.sym 49170 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 49172 resetn
.sym 49173 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 49182 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 49183 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 49184 soc.simpleuart.recv_state[0]
.sym 49185 UART_RX_SB_LUT4_I2_O
.sym 49192 soc.simpleuart.recv_state_SB_DFFESR_Q_E
.sym 49193 CLK$SB_IO_IN_$glb_clk
.sym 49194 resetn_SB_LUT4_I3_O_$glb_sr
.sym 49205 iomem_addr[15]
.sym 49207 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49216 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 49220 soc.cpu.instr_jalr
.sym 49225 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 49227 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 49229 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 49230 iomem_addr[16]
.sym 49238 soc.simpleuart.recv_divcnt[2]
.sym 49239 soc.simpleuart.recv_divcnt[3]
.sym 49241 soc.simpleuart.recv_divcnt[5]
.sym 49243 soc.simpleuart.recv_divcnt[7]
.sym 49245 soc.simpleuart.recv_divcnt[1]
.sym 49247 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 49250 soc.simpleuart.recv_divcnt[6]
.sym 49254 soc.simpleuart.recv_pattern[7]
.sym 49258 soc.simpleuart.recv_divcnt[15]
.sym 49271 soc.simpleuart.recv_divcnt[2]
.sym 49276 soc.simpleuart.recv_divcnt[15]
.sym 49282 soc.simpleuart.recv_divcnt[6]
.sym 49289 soc.simpleuart.recv_divcnt[5]
.sym 49295 soc.simpleuart.recv_pattern[7]
.sym 49302 soc.simpleuart.recv_divcnt[1]
.sym 49308 soc.simpleuart.recv_divcnt[7]
.sym 49311 soc.simpleuart.recv_divcnt[3]
.sym 49315 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 49316 CLK$SB_IO_IN_$glb_clk
.sym 49317 resetn_SB_LUT4_I3_O_$glb_sr
.sym 49329 iomem_addr[10]
.sym 49332 iomem_addr[2]
.sym 49340 soc.memory.wen[1]
.sym 49342 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49343 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 49344 iomem_addr[11]
.sym 49345 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 49346 soc.simpleuart_reg_div_do[23]
.sym 49348 soc.simpleuart_reg_div_do[22]
.sym 49349 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 49350 soc.simpleuart.recv_divcnt[20]
.sym 49351 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 49352 soc.cpu.decoded_imm_j[14]
.sym 49359 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49367 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49369 soc.simpleuart.recv_divcnt[2]
.sym 49372 soc.simpleuart.recv_divcnt[5]
.sym 49373 soc.simpleuart.recv_divcnt[6]
.sym 49374 soc.simpleuart.recv_divcnt[7]
.sym 49377 soc.simpleuart.recv_divcnt[0]
.sym 49378 soc.simpleuart.recv_divcnt[3]
.sym 49379 soc.simpleuart.recv_divcnt[4]
.sym 49384 soc.simpleuart.recv_divcnt[1]
.sym 49391 $nextpnr_ICESTORM_LC_11$O
.sym 49394 soc.simpleuart.recv_divcnt[0]
.sym 49397 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 49398 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49399 soc.simpleuart.recv_divcnt[1]
.sym 49401 soc.simpleuart.recv_divcnt[0]
.sym 49403 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 49404 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49405 soc.simpleuart.recv_divcnt[2]
.sym 49407 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 49409 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 49410 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49412 soc.simpleuart.recv_divcnt[3]
.sym 49413 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 49415 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 49416 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49418 soc.simpleuart.recv_divcnt[4]
.sym 49419 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 49421 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 49422 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49423 soc.simpleuart.recv_divcnt[5]
.sym 49425 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 49427 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 49428 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49429 soc.simpleuart.recv_divcnt[6]
.sym 49431 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 49433 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 49434 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49435 soc.simpleuart.recv_divcnt[7]
.sym 49437 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 49439 CLK$SB_IO_IN_$glb_clk
.sym 49440 resetn_SB_LUT4_I3_O_$glb_sr
.sym 49455 soc.simpleuart_reg_div_do[12]
.sym 49456 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 49459 soc.simpleuart_reg_div_do[9]
.sym 49461 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 49463 soc.simpleuart_reg_div_do[10]
.sym 49466 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 49467 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_13_I1
.sym 49468 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 49469 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 49470 soc.simpleuart.recv_divcnt[4]
.sym 49471 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 49472 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 49475 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 49476 soc.cpu.is_alu_reg_imm
.sym 49477 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 49482 soc.simpleuart.recv_divcnt[8]
.sym 49485 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49486 soc.simpleuart.recv_divcnt[12]
.sym 49488 soc.simpleuart.recv_divcnt[14]
.sym 49492 soc.simpleuart.recv_divcnt[10]
.sym 49493 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49507 soc.simpleuart.recv_divcnt[9]
.sym 49509 soc.simpleuart.recv_divcnt[11]
.sym 49511 soc.simpleuart.recv_divcnt[13]
.sym 49513 soc.simpleuart.recv_divcnt[15]
.sym 49514 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 49515 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49517 soc.simpleuart.recv_divcnt[8]
.sym 49518 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 49520 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 49521 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49522 soc.simpleuart.recv_divcnt[9]
.sym 49524 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 49526 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 49527 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49528 soc.simpleuart.recv_divcnt[10]
.sym 49530 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 49532 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 49533 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49534 soc.simpleuart.recv_divcnt[11]
.sym 49536 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 49538 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 49539 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49541 soc.simpleuart.recv_divcnt[12]
.sym 49542 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 49544 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 49545 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49546 soc.simpleuart.recv_divcnt[13]
.sym 49548 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 49550 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 49551 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49553 soc.simpleuart.recv_divcnt[14]
.sym 49554 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 49556 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 49557 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49558 soc.simpleuart.recv_divcnt[15]
.sym 49560 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 49562 CLK$SB_IO_IN_$glb_clk
.sym 49563 resetn_SB_LUT4_I3_O_$glb_sr
.sym 49574 soc.cpu.pcpi_rs1[18]
.sym 49575 iomem_addr[7]
.sym 49576 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 49578 resetn
.sym 49581 soc.simpleuart_reg_div_do[21]
.sym 49582 soc.simpleuart.recv_divcnt[10]
.sym 49586 soc.simpleuart.recv_divcnt[12]
.sym 49588 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 49589 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 49590 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 49591 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 49593 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 49594 soc.cpu.decoded_rd[2]
.sym 49595 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 49596 soc.simpleuart_reg_div_do[13]
.sym 49599 P2_1_SB_DFFESR_Q_E
.sym 49600 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 49606 soc.simpleuart.recv_divcnt[17]
.sym 49607 soc.simpleuart.recv_divcnt[18]
.sym 49611 soc.simpleuart.recv_divcnt[22]
.sym 49614 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49621 soc.simpleuart.recv_divcnt[16]
.sym 49625 soc.simpleuart.recv_divcnt[20]
.sym 49626 soc.simpleuart.recv_divcnt[21]
.sym 49629 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49632 soc.simpleuart.recv_divcnt[19]
.sym 49636 soc.simpleuart.recv_divcnt[23]
.sym 49637 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 49638 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49640 soc.simpleuart.recv_divcnt[16]
.sym 49641 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 49643 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 49644 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49646 soc.simpleuart.recv_divcnt[17]
.sym 49647 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 49649 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 49650 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49652 soc.simpleuart.recv_divcnt[18]
.sym 49653 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 49655 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 49656 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49657 soc.simpleuart.recv_divcnt[19]
.sym 49659 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 49661 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 49662 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49664 soc.simpleuart.recv_divcnt[20]
.sym 49665 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 49667 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 49668 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49670 soc.simpleuart.recv_divcnt[21]
.sym 49671 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 49673 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 49674 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49676 soc.simpleuart.recv_divcnt[22]
.sym 49677 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 49679 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 49680 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49681 soc.simpleuart.recv_divcnt[23]
.sym 49683 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 49685 CLK$SB_IO_IN_$glb_clk
.sym 49686 resetn_SB_LUT4_I3_O_$glb_sr
.sym 49687 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 49688 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 49689 soc.simpleuart.recv_buf_valid
.sym 49690 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 49691 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 49692 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 49693 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 49694 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 49697 soc.cpu.pcpi_rs1[14]
.sym 49698 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 49701 soc.simpleuart.recv_divcnt[21]
.sym 49702 soc.cpu.cpu_state[0]
.sym 49703 soc.simpleuart_reg_div_do[3]
.sym 49707 soc.simpleuart.recv_divcnt[19]
.sym 49709 soc.simpleuart_reg_div_do[16]
.sym 49710 soc.simpleuart_reg_div_do[20]
.sym 49711 iomem_addr[12]
.sym 49712 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 49713 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 49714 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 49715 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 49716 soc.cpu.instr_jalr
.sym 49717 iomem_addr[13]
.sym 49718 soc.simpleuart_reg_div_do[3]
.sym 49719 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 49721 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 49722 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 49723 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 49729 soc.simpleuart.recv_divcnt[25]
.sym 49735 soc.simpleuart.recv_divcnt[31]
.sym 49738 soc.simpleuart.recv_divcnt[26]
.sym 49741 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49747 soc.simpleuart.recv_divcnt[27]
.sym 49748 soc.simpleuart.recv_divcnt[28]
.sym 49751 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49752 soc.simpleuart.recv_divcnt[24]
.sym 49757 soc.simpleuart.recv_divcnt[29]
.sym 49758 soc.simpleuart.recv_divcnt[30]
.sym 49760 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 49761 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49762 soc.simpleuart.recv_divcnt[24]
.sym 49764 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 49766 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 49767 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49769 soc.simpleuart.recv_divcnt[25]
.sym 49770 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 49772 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 49773 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49774 soc.simpleuart.recv_divcnt[26]
.sym 49776 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 49778 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 49779 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49781 soc.simpleuart.recv_divcnt[27]
.sym 49782 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 49784 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 49785 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49787 soc.simpleuart.recv_divcnt[28]
.sym 49788 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 49790 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 49791 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49792 soc.simpleuart.recv_divcnt[29]
.sym 49794 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 49796 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 49797 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49798 soc.simpleuart.recv_divcnt[30]
.sym 49800 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 49804 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 49805 soc.simpleuart.recv_divcnt[31]
.sym 49806 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 49808 CLK$SB_IO_IN_$glb_clk
.sym 49809 resetn_SB_LUT4_I3_O_$glb_sr
.sym 49820 soc.cpu.mem_wordsize[2]
.sym 49822 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 49824 soc.simpleuart.recv_divcnt[29]
.sym 49825 soc.simpleuart_reg_div_do[17]
.sym 49827 iomem_addr[4]
.sym 49829 iomem_addr[3]
.sym 49830 soc.simpleuart.recv_divcnt[27]
.sym 49831 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 49834 soc.simpleuart.recv_buf_valid
.sym 49835 iomem_addr[11]
.sym 49836 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 49838 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 49839 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 49840 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 49841 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 49842 soc.cpu.cpu_state[6]
.sym 49843 soc.cpu.decoded_imm_j[14]
.sym 49844 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 49845 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 49851 soc.simpleuart.recv_divcnt[24]
.sym 49852 soc.simpleuart.recv_divcnt[25]
.sym 49853 soc.simpleuart.recv_buf_valid
.sym 49856 soc.simpleuart.recv_pattern[6]
.sym 49857 soc.simpleuart.recv_buf_data[2]
.sym 49861 soc.simpleuart.recv_pattern[2]
.sym 49865 soc.simpleuart.recv_divcnt[30]
.sym 49866 soc.simpleuart.recv_buf_data[0]
.sym 49873 soc.simpleuart.recv_pattern[1]
.sym 49878 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 49884 soc.simpleuart.recv_buf_valid
.sym 49886 soc.simpleuart.recv_buf_data[2]
.sym 49890 soc.simpleuart.recv_pattern[6]
.sym 49898 soc.simpleuart.recv_divcnt[24]
.sym 49904 soc.simpleuart.recv_divcnt[25]
.sym 49909 soc.simpleuart.recv_divcnt[30]
.sym 49915 soc.simpleuart.recv_buf_data[0]
.sym 49917 soc.simpleuart.recv_buf_valid
.sym 49923 soc.simpleuart.recv_pattern[2]
.sym 49927 soc.simpleuart.recv_pattern[1]
.sym 49930 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 49931 CLK$SB_IO_IN_$glb_clk
.sym 49932 resetn_SB_LUT4_I3_O_$glb_sr
.sym 49945 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 49946 iomem_wdata[1]
.sym 49948 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 49950 iomem_wdata[7]
.sym 49951 iomem_wdata[0]
.sym 49953 soc.simpleuart_reg_div_do[1]
.sym 49958 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_13_I1
.sym 49959 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 49960 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 49961 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 49962 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 49963 soc.cpu.mem_wordsize[1]
.sym 49965 soc.spimemio.buffer[3]
.sym 49966 soc.simpleuart.recv_pattern[1]
.sym 49968 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 49974 soc.simpleuart.recv_pattern[6]
.sym 49976 soc.simpleuart.recv_divcnt[10]
.sym 49981 soc.simpleuart.recv_pattern[0]
.sym 49983 soc.simpleuart.recv_pattern[5]
.sym 49984 soc.simpleuart.recv_buf_data[3]
.sym 49992 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 49994 soc.simpleuart.recv_buf_valid
.sym 49997 soc.simpleuart.recv_pattern[4]
.sym 50000 soc.simpleuart.recv_pattern[2]
.sym 50002 soc.simpleuart.recv_pattern[3]
.sym 50007 soc.simpleuart.recv_pattern[6]
.sym 50014 soc.simpleuart.recv_pattern[5]
.sym 50020 soc.simpleuart.recv_pattern[3]
.sym 50026 soc.simpleuart.recv_buf_valid
.sym 50027 soc.simpleuart.recv_buf_data[3]
.sym 50032 soc.simpleuart.recv_pattern[4]
.sym 50038 soc.simpleuart.recv_divcnt[10]
.sym 50046 soc.simpleuart.recv_pattern[2]
.sym 50051 soc.simpleuart.recv_pattern[0]
.sym 50053 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 50054 CLK$SB_IO_IN_$glb_clk
.sym 50055 resetn_SB_LUT4_I3_O_$glb_sr
.sym 50067 soc.cpu.instr_jal
.sym 50069 soc.simpleuart_reg_div_do[13]
.sym 50070 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50076 flash_io3_di_SB_LUT4_I0_1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 50077 soc.simpleuart_reg_div_do[5]
.sym 50079 resetn
.sym 50080 soc.cpu.cpuregs_waddr[3]
.sym 50081 soc.ram_ready
.sym 50082 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 50083 P2_1_SB_DFFESR_Q_E
.sym 50084 soc.simpleuart_reg_div_do[10]
.sym 50085 soc.simpleuart.recv_buf_data[4]
.sym 50086 soc.simpleuart_reg_div_do[12]
.sym 50088 soc.cpu.decoded_rd[3]
.sym 50091 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 50097 soc.ram_ready
.sym 50098 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 50099 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 50102 soc.simpleuart.recv_pattern[7]
.sym 50106 soc.simpleuart.recv_buf_valid
.sym 50107 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 50108 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50110 flash_io3_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O
.sym 50115 soc.simpleuart.recv_buf_data[7]
.sym 50123 flash_io3_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 50126 soc.simpleuart.recv_pattern[1]
.sym 50130 soc.simpleuart.recv_buf_valid
.sym 50132 soc.simpleuart.recv_buf_data[7]
.sym 50145 soc.simpleuart.recv_pattern[7]
.sym 50154 soc.ram_ready
.sym 50155 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 50156 flash_io3_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O
.sym 50157 flash_io3_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 50166 soc.simpleuart.recv_pattern[1]
.sym 50172 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 50173 soc.ram_ready
.sym 50174 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 50175 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50176 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 50177 CLK$SB_IO_IN_$glb_clk
.sym 50178 resetn_SB_LUT4_I3_O_$glb_sr
.sym 50186 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 50191 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50192 soc.simpleuart_reg_div_do[17]
.sym 50193 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 50194 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50195 soc.simpleuart_reg_div_do[3]
.sym 50197 soc.simpleuart_reg_div_do[22]
.sym 50198 flash_io3_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O
.sym 50200 iomem_addr[15]
.sym 50204 soc.simpleuart_reg_div_do[21]
.sym 50205 iomem_addr[15]
.sym 50206 soc.cpu.mem_la_firstword_xfer
.sym 50207 iomem_addr[10]
.sym 50208 soc.simpleuart_reg_div_do[30]
.sym 50209 iomem_addr[14]
.sym 50210 soc.cpu.decoded_rd[0]
.sym 50211 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 50212 soc.cpu.instr_jalr
.sym 50213 iomem_addr[13]
.sym 50214 iomem_addr[12]
.sym 50221 iomem_rdata[3]
.sym 50223 soc.spimem_rdata[3]
.sym 50224 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50227 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50231 iomem_rdata[1]
.sym 50232 iomem_ready_SB_LUT4_I1_O
.sym 50233 soc.spimemio.buffer[2]
.sym 50237 soc.spimemio.buffer[3]
.sym 50238 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50247 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50251 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 50253 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50254 iomem_rdata[3]
.sym 50255 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50256 iomem_ready_SB_LUT4_I1_O
.sym 50267 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 50268 soc.spimem_rdata[3]
.sym 50271 soc.spimemio.buffer[3]
.sym 50277 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50278 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50279 iomem_rdata[1]
.sym 50280 iomem_ready_SB_LUT4_I1_O
.sym 50284 soc.spimemio.buffer[2]
.sym 50299 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 50300 CLK$SB_IO_IN_$glb_clk
.sym 50302 flash_csb_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 50303 P2_1_SB_DFFESR_Q_E
.sym 50304 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 50305 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50306 flash_csb_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 50307 iomem_rdata[7]
.sym 50308 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I2
.sym 50309 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 50310 iomem_wdata[27]
.sym 50312 soc.cpu.instr_waitirq
.sym 50313 iomem_wdata[27]
.sym 50316 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50319 iomem_addr[5]
.sym 50320 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 50321 soc.spimemio.buffer[2]
.sym 50324 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 50326 iomem_wdata[11]
.sym 50327 iomem_addr[11]
.sym 50328 iomem_addr[20]
.sym 50329 soc.cpu.reg_out[19]
.sym 50330 soc.cpu.pcpi_rs1[21]
.sym 50331 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 50332 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50333 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50334 soc.cpu.cpu_state[6]
.sym 50335 soc.cpu.pcpi_rs1[31]
.sym 50336 iomem_addr[8]
.sym 50337 P2_1_SB_DFFESR_Q_E
.sym 50345 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 50355 P2_1$SB_IO_OUT
.sym 50364 P2_4$SB_IO_OUT
.sym 50366 soc.cpu.mem_la_firstword_xfer
.sym 50367 soc.cpu.next_pc[2]
.sym 50371 P2_3$SB_IO_OUT
.sym 50373 P2_2$SB_IO_OUT
.sym 50377 P2_3$SB_IO_OUT
.sym 50384 P2_4$SB_IO_OUT
.sym 50396 P2_2$SB_IO_OUT
.sym 50401 soc.cpu.next_pc[2]
.sym 50403 soc.cpu.mem_la_firstword_xfer
.sym 50418 P2_1$SB_IO_OUT
.sym 50422 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 50423 CLK$SB_IO_IN_$glb_clk
.sym 50424 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 50425 iomem_addr[9]
.sym 50426 iomem_addr[22]
.sym 50427 iomem_addr[16]
.sym 50428 iomem_addr[8]
.sym 50429 iomem_addr[23]
.sym 50430 iomem_addr[12]
.sym 50431 iomem_addr[21]
.sym 50432 iomem_addr[20]
.sym 50436 $PACKER_VCC_NET
.sym 50438 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I2
.sym 50440 iomem_wdata[22]
.sym 50442 $PACKER_VCC_NET
.sym 50443 iomem_wdata[16]
.sym 50444 flash_csb_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 50446 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 50447 soc.cpu.mem_la_addr_SB_LUT4_O_29_I3
.sym 50448 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50449 P2_8$SB_IO_OUT
.sym 50450 P2_4$SB_IO_OUT
.sym 50451 soc.cpu.mem_la_addr_SB_LUT4_O_20_I3
.sym 50453 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50454 soc.cpu.decoded_imm_j[6]
.sym 50455 soc.cpu.mem_la_addr_SB_LUT4_O_18_I3
.sym 50456 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 50457 soc.cpu.mem_la_addr_SB_LUT4_O_17_I3
.sym 50459 P2_2$SB_IO_OUT
.sym 50460 soc.cpu.mem_wordsize[1]
.sym 50468 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 50469 soc.cpu.mem_la_addr_SB_LUT4_O_20_I3
.sym 50471 soc.cpu.mem_la_addr_SB_LUT4_O_24_I3
.sym 50473 soc.cpu.mem_la_addr_SB_LUT4_O_18_I3
.sym 50476 soc.cpu.pcpi_rs1[13]
.sym 50479 soc.cpu.pcpi_rs1[7]
.sym 50480 soc.cpu.pcpi_rs1[10]
.sym 50483 soc.cpu.mem_la_addr_SB_LUT4_O_17_I3
.sym 50484 soc.cpu.pcpi_rs1[14]
.sym 50488 soc.cpu.pcpi_rs1[11]
.sym 50491 soc.cpu.mem_la_addr_SB_LUT4_O_21_I3
.sym 50492 soc.cpu.mem_la_addr_SB_LUT4_O_16_I3
.sym 50493 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50494 soc.cpu.pcpi_rs1[15]
.sym 50505 soc.cpu.mem_la_addr_SB_LUT4_O_16_I3
.sym 50507 soc.cpu.pcpi_rs1[15]
.sym 50508 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 50511 soc.cpu.mem_la_addr_SB_LUT4_O_21_I3
.sym 50513 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 50514 soc.cpu.pcpi_rs1[10]
.sym 50518 soc.cpu.pcpi_rs1[14]
.sym 50519 soc.cpu.mem_la_addr_SB_LUT4_O_17_I3
.sym 50520 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 50523 soc.cpu.pcpi_rs1[7]
.sym 50524 soc.cpu.mem_la_addr_SB_LUT4_O_24_I3
.sym 50525 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 50529 soc.cpu.pcpi_rs1[13]
.sym 50530 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 50531 soc.cpu.mem_la_addr_SB_LUT4_O_18_I3
.sym 50535 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 50537 soc.cpu.pcpi_rs1[11]
.sym 50538 soc.cpu.mem_la_addr_SB_LUT4_O_20_I3
.sym 50545 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50546 CLK$SB_IO_IN_$glb_clk
.sym 50548 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50549 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 50550 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50551 P2_2$SB_IO_OUT
.sym 50552 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50553 P2_7$SB_IO_OUT
.sym 50554 P2_8$SB_IO_OUT
.sym 50555 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_I1
.sym 50556 iomem_addr[7]
.sym 50558 soc.cpu.decoded_imm_j[7]
.sym 50560 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 50561 iomem_addr[21]
.sym 50562 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 50563 iomem_addr[8]
.sym 50564 iomem_addr[15]
.sym 50565 iomem_addr[20]
.sym 50566 iomem_addr[10]
.sym 50567 soc.cpu.pcpi_rs1[22]
.sym 50568 iomem_addr[14]
.sym 50569 iomem_addr[22]
.sym 50570 iomem_addr[7]
.sym 50571 iomem_addr[16]
.sym 50572 soc.cpu.cpuregs_waddr[3]
.sym 50573 soc.cpu.mem_la_addr_SB_LUT4_O_15_I3
.sym 50574 soc.cpu.pcpi_rs1[11]
.sym 50575 soc.cpu.decoded_rd[4]
.sym 50576 soc.cpu.mem_la_addr_SB_LUT4_O_11_I3
.sym 50577 soc.cpu.mem_la_addr_SB_LUT4_O_21_I3
.sym 50578 soc.cpu.mem_la_addr_SB_LUT4_O_10_I3
.sym 50579 soc.cpu.pcpi_rs1[9]
.sym 50580 soc.cpu.mem_la_addr_SB_LUT4_O_9_I3
.sym 50581 soc.cpu.mem_la_addr_SB_LUT4_O_19_I3
.sym 50582 soc.cpu.mem_la_addr_SB_LUT4_O_8_I3
.sym 50583 soc.cpu.pcpi_rs1[26]
.sym 50589 soc.cpu.next_pc[2]
.sym 50603 soc.cpu.next_pc[4]
.sym 50604 soc.cpu.next_pc[6]
.sym 50606 soc.cpu.next_pc[7]
.sym 50608 soc.cpu.next_pc[8]
.sym 50610 soc.cpu.mem_la_firstword_xfer
.sym 50615 soc.cpu.next_pc[9]
.sym 50617 soc.cpu.next_pc[3]
.sym 50618 soc.cpu.next_pc[5]
.sym 50621 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 50623 soc.cpu.mem_la_firstword_xfer
.sym 50624 soc.cpu.next_pc[2]
.sym 50627 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 50630 soc.cpu.next_pc[3]
.sym 50631 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 50633 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 50635 soc.cpu.next_pc[4]
.sym 50637 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 50639 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 50641 soc.cpu.next_pc[5]
.sym 50643 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 50645 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 50648 soc.cpu.next_pc[6]
.sym 50649 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 50651 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 50654 soc.cpu.next_pc[7]
.sym 50655 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 50657 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 50659 soc.cpu.next_pc[8]
.sym 50661 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 50663 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 50666 soc.cpu.next_pc[9]
.sym 50667 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 50671 iomem_addr[27]
.sym 50672 iomem_addr[24]
.sym 50673 iomem_addr[30]
.sym 50674 iomem_addr[17]
.sym 50675 iomem_addr[25]
.sym 50676 iomem_addr[28]
.sym 50677 iomem_addr[29]
.sym 50678 iomem_addr[26]
.sym 50680 P2_7$SB_IO_OUT
.sym 50681 P2_7$SB_IO_OUT
.sym 50683 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I1
.sym 50684 iomem_wdata[6]
.sym 50687 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I0
.sym 50688 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 50689 soc.cpu.mem_rdata_q[26]
.sym 50692 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 50693 soc.cpu.mem_do_rinst
.sym 50695 soc.cpu.mem_la_addr_SB_LUT4_O_5_I3
.sym 50696 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 50697 soc.cpu.mem_la_addr_SB_LUT4_O_4_I3
.sym 50698 soc.cpu.next_pc[10]
.sym 50699 soc.cpu.next_pc[28]
.sym 50700 soc.cpu.pcpi_rs1[25]
.sym 50701 soc.cpu.mem_la_addr_SB_LUT4_O_2_I3
.sym 50702 soc.cpu.pcpi_rs1[8]
.sym 50703 soc.cpu.next_pc[22]
.sym 50704 soc.cpu.instr_jalr
.sym 50705 soc.cpu.next_pc[24]
.sym 50706 soc.cpu.decoded_rd[0]
.sym 50707 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 50718 soc.cpu.next_pc[16]
.sym 50722 soc.cpu.next_pc[10]
.sym 50727 soc.cpu.next_pc[14]
.sym 50728 soc.cpu.next_pc[13]
.sym 50730 soc.cpu.next_pc[11]
.sym 50732 soc.cpu.next_pc[12]
.sym 50734 soc.cpu.next_pc[15]
.sym 50739 soc.cpu.next_pc[17]
.sym 50744 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 50746 soc.cpu.next_pc[10]
.sym 50748 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 50750 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 50752 soc.cpu.next_pc[11]
.sym 50754 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 50756 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 50759 soc.cpu.next_pc[12]
.sym 50760 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 50762 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 50764 soc.cpu.next_pc[13]
.sym 50766 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 50768 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 50771 soc.cpu.next_pc[14]
.sym 50772 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 50774 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 50776 soc.cpu.next_pc[15]
.sym 50778 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 50780 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 50783 soc.cpu.next_pc[16]
.sym 50784 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 50786 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 50788 soc.cpu.next_pc[17]
.sym 50790 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 50794 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 50797 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50798 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50799 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.sym 50801 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50804 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 50809 iomem_addr[17]
.sym 50810 iomem_wdata[20]
.sym 50811 iomem_addr[26]
.sym 50814 soc.cpu.mem_rdata_q[25]
.sym 50815 iomem_wdata[18]
.sym 50818 soc.cpu.next_pc[20]
.sym 50819 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50820 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50821 soc.cpu.next_pc[25]
.sym 50822 iomem_wdata[11]
.sym 50823 soc.cpu.pcpi_rs1[31]
.sym 50824 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 50825 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50826 soc.cpu.cpu_state[6]
.sym 50827 soc.cpu.mem_la_addr_SB_LUT4_O_3_I3
.sym 50828 soc.cpu.reg_out[19]
.sym 50830 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 50836 soc.cpu.next_pc[20]
.sym 50845 soc.cpu.next_pc[25]
.sym 50846 soc.cpu.next_pc[18]
.sym 50849 soc.cpu.next_pc[21]
.sym 50853 soc.cpu.next_pc[19]
.sym 50863 soc.cpu.next_pc[22]
.sym 50865 soc.cpu.next_pc[24]
.sym 50866 soc.cpu.next_pc[23]
.sym 50867 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 50870 soc.cpu.next_pc[18]
.sym 50871 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 50873 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 50875 soc.cpu.next_pc[19]
.sym 50877 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 50879 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 50881 soc.cpu.next_pc[20]
.sym 50883 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 50885 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 50888 soc.cpu.next_pc[21]
.sym 50889 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 50891 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 50893 soc.cpu.next_pc[22]
.sym 50895 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 50897 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 50899 soc.cpu.next_pc[23]
.sym 50901 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 50903 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 50905 soc.cpu.next_pc[24]
.sym 50907 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 50909 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 50912 soc.cpu.next_pc[25]
.sym 50913 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 50917 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 50918 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 50919 soc.cpu.decoded_imm_j[13]
.sym 50920 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50921 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3
.sym 50922 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50923 soc.cpu.decoded_imm_j[15]
.sym 50924 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50927 iomem_wdata[11]
.sym 50931 soc.cpu.mem_wordsize[1]
.sym 50933 iomem_wdata[12]
.sym 50934 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50935 soc.mem_rdata[26]
.sym 50936 soc.cpu.mem_wordsize[2]
.sym 50938 soc.cpu.mem_rdata_q[24]
.sym 50941 soc.cpu.decoded_imm_j[6]
.sym 50942 P2_4$SB_IO_OUT
.sym 50943 iomem_addr[31]
.sym 50944 P2_2$SB_IO_OUT
.sym 50945 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50946 soc.cpu.decoded_imm_j[2]
.sym 50947 soc.cpu.pcpi_rs1[0]
.sym 50948 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 50950 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 50951 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50952 soc.cpu.next_pc[26]
.sym 50953 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 50963 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.sym 50964 soc.cpu.next_pc[27]
.sym 50967 soc.cpu.latched_is_lb
.sym 50968 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 50970 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 50971 soc.cpu.next_pc[28]
.sym 50975 soc.cpu.next_pc[31]
.sym 50976 soc.cpu.next_pc[26]
.sym 50979 soc.cpu.next_pc[30]
.sym 50980 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 50983 soc.cpu.pcpi_rs1[31]
.sym 50984 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 50985 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50986 soc.cpu.next_pc[29]
.sym 50990 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 50993 soc.cpu.next_pc[26]
.sym 50994 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 50996 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 50998 soc.cpu.next_pc[27]
.sym 51000 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 51002 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 51005 soc.cpu.next_pc[28]
.sym 51006 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 51008 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 51011 soc.cpu.next_pc[29]
.sym 51012 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 51014 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 51016 soc.cpu.next_pc[30]
.sym 51018 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 51021 soc.cpu.next_pc[31]
.sym 51022 soc.cpu.pcpi_rs1[31]
.sym 51023 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 51024 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 51027 soc.cpu.latched_is_lb
.sym 51030 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.sym 51033 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 51034 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51035 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 51037 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 51038 CLK$SB_IO_IN_$glb_clk
.sym 51040 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51041 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51042 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3
.sym 51043 soc.cpu.decoded_imm_j[9]
.sym 51044 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51045 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 51046 soc.cpu.decoded_imm_j[6]
.sym 51047 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51049 resetn
.sym 51050 resetn
.sym 51052 soc.cpu.pcpi_rs1[4]
.sym 51053 soc.cpu.decoded_imm_j[15]
.sym 51054 iomem_addr[31]
.sym 51055 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 51057 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51060 soc.cpu.pcpi_rs1[1]
.sym 51061 soc.cpu.mem_la_firstword_xfer
.sym 51062 soc.cpu.pcpi_rs1[1]
.sym 51063 soc.cpu.decoded_imm_j[13]
.sym 51064 soc.cpu.cpuregs_waddr[3]
.sym 51065 soc.cpu.mem_rdata_latched[12]
.sym 51066 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51067 soc.mem_rdata[27]
.sym 51068 soc.cpu.mem_rdata_q[2]
.sym 51069 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 51070 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 51071 soc.cpu.pcpi_rs1[9]
.sym 51072 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 51073 soc.cpu.instr_jal
.sym 51074 soc.cpu.decoded_rd[4]
.sym 51075 soc.cpu.decoded_imm_j[5]
.sym 51081 soc.mem_rdata[17]
.sym 51083 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51084 soc.cpu.instr_jal
.sym 51086 soc.cpu.cpu_state[6]
.sym 51087 soc.cpu.mem_wordsize[1]
.sym 51088 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51089 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51090 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 51091 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 51092 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 51093 soc.mem_rdata[27]
.sym 51094 soc.cpu.cpu_state[6]
.sym 51095 soc.cpu.decoded_imm_j[15]
.sym 51096 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 51097 soc.cpu.decoded_imm_SB_DFFESR_Q_16_D_SB_LUT4_O_I0
.sym 51098 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51103 soc.mem_rdata[25]
.sym 51104 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51105 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 51106 soc.cpu.mem_rdata_q[15]
.sym 51107 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51108 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 51112 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51114 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 51116 soc.cpu.mem_rdata_q[15]
.sym 51117 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 51120 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51121 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51122 soc.mem_rdata[27]
.sym 51123 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51126 soc.cpu.cpu_state[6]
.sym 51127 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 51128 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 51129 soc.mem_rdata[27]
.sym 51132 soc.cpu.decoded_imm_j[15]
.sym 51133 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 51134 soc.cpu.instr_jal
.sym 51135 soc.cpu.decoded_imm_SB_DFFESR_Q_16_D_SB_LUT4_O_I0
.sym 51138 soc.cpu.mem_wordsize[1]
.sym 51139 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51141 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51144 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51145 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51146 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51147 soc.mem_rdata[25]
.sym 51150 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 51151 soc.cpu.cpu_state[6]
.sym 51152 soc.mem_rdata[17]
.sym 51153 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 51157 soc.mem_rdata[17]
.sym 51158 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51160 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 51161 CLK$SB_IO_IN_$glb_clk
.sym 51162 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 51163 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_I2_I3
.sym 51164 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51165 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 51166 gpio[11]
.sym 51167 LED_B$SB_IO_OUT
.sym 51168 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 51169 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2
.sym 51170 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51171 soc.mem_rdata[17]
.sym 51174 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 51175 soc.cpu.mem_rdata_latched[5]
.sym 51176 soc.cpu.trap_SB_LUT4_I3_O
.sym 51177 iomem_wdata[14]
.sym 51178 soc.cpu.decoded_imm_j[9]
.sym 51179 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 51181 soc.mem_rdata[27]
.sym 51184 soc.cpu.mem_rdata_q[26]
.sym 51186 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 51187 soc.cpu.pcpi_rs1[25]
.sym 51188 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 51189 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 51190 soc.cpu.mem_xfer
.sym 51191 soc.cpu.instr_jalr
.sym 51192 soc.cpu.mem_rdata_q[15]
.sym 51193 soc.mem_rdata[19]
.sym 51194 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 51195 soc.mem_rdata[24]
.sym 51196 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51198 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 51206 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51207 soc.cpu.mem_wordsize[1]
.sym 51210 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51211 soc.mem_rdata[22]
.sym 51213 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 51214 soc.mem_rdata[30]
.sym 51215 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 51216 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 51217 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51218 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51220 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51221 soc.mem_rdata[24]
.sym 51222 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 51223 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51224 soc.cpu.mem_rdata_q[18]
.sym 51227 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51228 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 51229 soc.cpu.pcpi_rs1[1]
.sym 51230 soc.cpu.pcpi_rs1[0]
.sym 51231 soc.cpu.mem_rdata_latched[5]
.sym 51232 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 51234 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 51235 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51238 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 51239 soc.cpu.mem_rdata_q[18]
.sym 51240 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 51243 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51244 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51245 soc.cpu.mem_wordsize[1]
.sym 51250 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51252 soc.mem_rdata[22]
.sym 51255 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 51256 soc.cpu.mem_rdata_latched[5]
.sym 51258 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51261 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 51262 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 51263 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51267 soc.mem_rdata[24]
.sym 51268 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51269 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51270 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 51273 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51274 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51275 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51276 soc.mem_rdata[30]
.sym 51279 soc.cpu.pcpi_rs1[0]
.sym 51280 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51281 soc.mem_rdata[30]
.sym 51282 soc.cpu.pcpi_rs1[1]
.sym 51283 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 51284 CLK$SB_IO_IN_$glb_clk
.sym 51286 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 51287 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_I2_O
.sym 51288 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2
.sym 51289 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_I3
.sym 51290 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3
.sym 51291 soc.cpu.decoded_imm_j[5]
.sym 51292 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 51293 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 51297 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 51298 soc.cpu.decoded_imm_SB_DFFESR_Q_13_D_SB_LUT4_O_I0
.sym 51299 soc.cpu.mem_rdata_q[0]
.sym 51300 soc.mem_rdata[30]
.sym 51301 soc.mem_rdata[16]
.sym 51302 iomem_wdata[13]
.sym 51306 soc.cpu.mem_rdata_latched[0]
.sym 51307 soc.mem_rdata[22]
.sym 51308 soc.cpu.mem_xfer
.sym 51309 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 51310 soc.cpu.mem_rdata_q[18]
.sym 51311 iomem_wdata[29]
.sym 51312 soc.cpu.mem_rdata_latched[3]
.sym 51313 iomem_wdata[11]
.sym 51314 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51315 soc.mem_rdata[16]
.sym 51316 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 51317 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51319 soc.cpu.decoded_imm[15]
.sym 51320 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 51321 soc.cpu.decoded_imm[6]
.sym 51327 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 51328 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 51329 soc.cpu.mem_wordsize[1]
.sym 51331 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51332 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 51333 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51334 soc.cpu.cpu_state[6]
.sym 51335 soc.mem_rdata[24]
.sym 51336 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51337 soc.mem_rdata[27]
.sym 51338 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51342 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51344 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 51345 soc.cpu.pcpi_rs1[1]
.sym 51346 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 51348 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 51349 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 51350 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51353 soc.mem_rdata[19]
.sym 51354 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 51356 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51357 soc.cpu.pcpi_rs1[0]
.sym 51358 soc.cpu.mem_rdata_latched[3]
.sym 51360 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 51361 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 51362 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51366 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 51367 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51369 soc.cpu.mem_rdata_latched[3]
.sym 51372 soc.cpu.mem_wordsize[1]
.sym 51373 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51374 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51375 soc.cpu.cpu_state[6]
.sym 51378 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 51379 soc.cpu.mem_wordsize[1]
.sym 51381 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51384 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51385 soc.mem_rdata[19]
.sym 51387 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 51390 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 51391 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51396 soc.cpu.pcpi_rs1[1]
.sym 51397 soc.cpu.pcpi_rs1[0]
.sym 51398 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51399 soc.mem_rdata[27]
.sym 51402 soc.cpu.pcpi_rs1[0]
.sym 51403 soc.cpu.pcpi_rs1[1]
.sym 51404 soc.mem_rdata[24]
.sym 51405 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 51406 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 51407 CLK$SB_IO_IN_$glb_clk
.sym 51409 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51410 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3
.sym 51411 soc.cpu.mem_rdata_q[15]
.sym 51412 soc.cpu.mem_rdata_q[16]
.sym 51413 soc.cpu.mem_rdata_q[17]
.sym 51414 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 51415 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 51416 soc.cpu.mem_rdata_latched[3]
.sym 51418 iomem_rdata[27]
.sym 51421 soc.mem_rdata[24]
.sym 51422 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 51424 LED_R_SB_DFFESR_Q_E
.sym 51425 soc.cpu.mem_rdata_latched[2]
.sym 51427 iomem_wdata[11]
.sym 51429 soc.cpu.mem_xfer
.sym 51430 soc.cpu.mem_rdata_q[31]
.sym 51433 soc.cpu.decoded_imm_j[2]
.sym 51434 soc.cpu.decoded_imm_j[17]
.sym 51435 soc.cpu.mem_rdata_latched[0]
.sym 51436 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 51437 P2_2$SB_IO_OUT
.sym 51438 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 51439 soc.cpu.mem_rdata_q[19]
.sym 51440 P2_4$SB_IO_OUT
.sym 51442 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51443 soc.cpu.pcpi_rs1[0]
.sym 51444 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 51450 soc.cpu.pcpi_rs2[19]
.sym 51451 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_I2_O
.sym 51452 soc.cpu.trap_SB_LUT4_I3_O
.sym 51453 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51456 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I0
.sym 51459 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_I2_O
.sym 51460 soc.cpu.mem_xfer
.sym 51461 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I0
.sym 51467 soc.cpu.pcpi_rs2[21]
.sym 51469 soc.cpu.mem_wordsize[1]
.sym 51470 soc.cpu.mem_wordsize[2]
.sym 51473 soc.cpu.mem_rdata_q[18]
.sym 51474 soc.cpu.mem_la_wdata[3]
.sym 51477 soc.cpu.pcpi_rs2[11]
.sym 51478 soc.cpu.pcpi_rs2[29]
.sym 51479 soc.cpu.mem_la_wdata[5]
.sym 51480 soc.cpu.pcpi_rs2[27]
.sym 51483 soc.cpu.mem_wordsize[2]
.sym 51484 soc.cpu.mem_wordsize[1]
.sym 51485 soc.cpu.mem_la_wdata[5]
.sym 51486 soc.cpu.pcpi_rs2[21]
.sym 51489 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_I2_O
.sym 51491 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51495 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I0
.sym 51496 soc.cpu.pcpi_rs2[27]
.sym 51497 soc.cpu.mem_wordsize[2]
.sym 51498 soc.cpu.mem_wordsize[1]
.sym 51501 soc.cpu.mem_wordsize[1]
.sym 51502 soc.cpu.mem_wordsize[2]
.sym 51503 soc.cpu.mem_la_wdata[3]
.sym 51504 soc.cpu.pcpi_rs2[11]
.sym 51507 soc.cpu.mem_wordsize[2]
.sym 51508 soc.cpu.mem_wordsize[1]
.sym 51509 soc.cpu.pcpi_rs2[19]
.sym 51510 soc.cpu.mem_la_wdata[3]
.sym 51513 soc.cpu.mem_xfer
.sym 51514 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_I2_O
.sym 51515 soc.cpu.mem_rdata_q[18]
.sym 51519 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I0
.sym 51520 soc.cpu.pcpi_rs2[29]
.sym 51521 soc.cpu.mem_wordsize[2]
.sym 51522 soc.cpu.mem_wordsize[1]
.sym 51526 soc.cpu.pcpi_rs2[11]
.sym 51527 soc.cpu.mem_wordsize[1]
.sym 51528 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I0
.sym 51529 soc.cpu.trap_SB_LUT4_I3_O
.sym 51530 CLK$SB_IO_IN_$glb_clk
.sym 51532 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 51533 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 51534 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 51535 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51536 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 51537 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 51538 soc.cpu.decoded_imm_j[2]
.sym 51539 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 51540 iomem_wdata[19]
.sym 51541 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 51542 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 51543 soc.cpu.instr_jal
.sym 51544 iomem_wdata[21]
.sym 51545 iomem_wdata[25]
.sym 51547 soc.cpu.mem_rdata_q[16]
.sym 51548 soc.mem_rdata[30]
.sym 51549 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 51550 iomem_wdata[28]
.sym 51552 LED_R$SB_IO_OUT
.sym 51553 soc.cpu.pcpi_rs1[1]
.sym 51554 iomem_wdata[19]
.sym 51555 soc.cpu.mem_rdata_q[15]
.sym 51556 soc.cpu.cpuregs_waddr[3]
.sym 51557 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 51558 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 51559 soc.cpu.mem_rdata_q[18]
.sym 51560 soc.cpu.mem_rdata_q[17]
.sym 51561 soc.cpu.mem_rdata_latched[12]
.sym 51562 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 51563 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 51564 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 51565 soc.cpu.instr_jal
.sym 51566 soc.cpu.decoded_rd[4]
.sym 51567 soc.cpu.mem_rdata_q[19]
.sym 51574 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1
.sym 51575 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 51576 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 51578 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 51579 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51582 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 51584 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 51587 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 51589 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 51591 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 51596 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 51597 soc.cpu.mem_rdata_latched[6]
.sym 51599 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 51601 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 51602 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51606 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51607 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1
.sym 51608 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51612 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 51613 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 51615 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 51619 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 51625 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51626 soc.cpu.mem_rdata_latched[6]
.sym 51627 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 51631 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 51632 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 51636 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 51638 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 51639 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51643 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 51644 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 51649 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 51650 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 51652 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 51653 CLK$SB_IO_IN_$glb_clk
.sym 51655 soc.cpu.mem_rdata_q[10]
.sym 51656 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 51657 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51658 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 51659 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 51660 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 51661 soc.cpu.mem_rdata_q[11]
.sym 51662 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 51667 soc.cpu.decoded_imm_j[4]
.sym 51668 iomem_wdata[26]
.sym 51670 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 51672 iomem_wdata[12]
.sym 51673 iomem_wdata[10]
.sym 51675 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51678 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1
.sym 51680 soc.cpu.instr_retirq
.sym 51682 resetn
.sym 51683 soc.cpu.mem_rdata_latched[6]
.sym 51685 soc.cpu.mem_la_secondword
.sym 51687 soc.cpu.instr_jalr
.sym 51688 soc.cpu.mem_rdata_q[10]
.sym 51689 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 51690 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 51698 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 51703 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 51705 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 51707 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 51708 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 51721 soc.cpu.mem_rdata_latched[12]
.sym 51723 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 51724 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 51729 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 51730 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 51731 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 51736 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 51737 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 51738 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 51747 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 51749 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 51750 soc.cpu.mem_rdata_latched[12]
.sym 51753 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 51756 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 51771 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 51772 soc.cpu.mem_rdata_latched[12]
.sym 51774 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 51776 CLK$SB_IO_IN_$glb_clk
.sym 51778 soc.cpu.decoded_rs2_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 51779 soc.cpu.decoded_rd[2]
.sym 51780 soc.cpu.decoded_rs2_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 51781 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 51782 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 51783 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 51784 soc.cpu.decoded_imm_j[14]
.sym 51785 soc.cpu.decoded_rd[3]
.sym 51788 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 51791 soc.cpu.mem_rdata_q[11]
.sym 51792 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 51793 soc.cpu.mem_xfer
.sym 51796 iomem_wdata[15]
.sym 51797 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 51798 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51799 soc.cpu.mem_rdata_latched[12]
.sym 51800 iomem_wdata[13]
.sym 51801 soc.cpu.mem_rdata_q[27]
.sym 51803 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51804 soc.cpu.cpuregs_raddr2[0]
.sym 51805 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51806 soc.cpu.cpuregs_wrdata[23]
.sym 51807 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 51808 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 51809 soc.cpu.mem_rdata_latched[3]
.sym 51810 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51812 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 51813 soc.cpu.mem_rdata_q[18]
.sym 51820 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 51821 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51822 soc.cpu.cpuregs_raddr2[0]
.sym 51824 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51825 soc.cpu.mem_do_rinst
.sym 51826 soc.cpu.is_sb_sh_sw
.sym 51827 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 51828 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0
.sym 51829 soc.cpu.mem_rdata_q[9]
.sym 51830 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 51832 soc.cpu.mem_rdata_latched[1]
.sym 51833 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 51834 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 51835 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51836 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 51838 soc.cpu.mem_rdata_latched[3]
.sym 51839 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 51840 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51843 soc.cpu.mem_rdata_latched[6]
.sym 51846 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 51847 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 51848 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51850 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 51852 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 51853 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 51854 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0
.sym 51855 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 51858 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51860 soc.cpu.mem_rdata_latched[3]
.sym 51864 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 51866 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 51867 soc.cpu.cpuregs_raddr2[0]
.sym 51870 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 51871 soc.cpu.mem_do_rinst
.sym 51872 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 51876 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 51877 soc.cpu.mem_rdata_q[9]
.sym 51879 soc.cpu.is_sb_sh_sw
.sym 51882 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51883 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 51884 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 51885 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51888 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 51890 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51891 soc.cpu.mem_rdata_latched[6]
.sym 51895 soc.cpu.mem_rdata_latched[1]
.sym 51897 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51898 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 51899 CLK$SB_IO_IN_$glb_clk
.sym 51901 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 51902 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 51903 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 51904 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 51905 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 51906 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51907 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 51908 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 51909 $PACKER_VCC_NET
.sym 51914 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 51915 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 51917 soc.cpu.mem_rdata_q[9]
.sym 51920 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 51925 P2_2$SB_IO_OUT
.sym 51927 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51928 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 51930 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51932 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 51933 P2_4$SB_IO_OUT
.sym 51934 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 51935 soc.cpu.mem_rdata_latched[0]
.sym 51936 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 51943 soc.cpu.decoded_rs2_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51944 soc.cpu.mem_rdata_latched[4]
.sym 51945 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51947 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 51948 soc.cpu.mem_rdata_latched[3]
.sym 51950 soc.cpu.decoded_rs2_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 51952 soc.cpu.decoded_rs2_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 51953 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 51954 soc.cpu.mem_rdata_latched[5]
.sym 51955 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 51956 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 51958 soc.cpu.mem_rdata_latched[6]
.sym 51960 soc.cpu.decoded_rs2_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 51961 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51962 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 51965 soc.cpu.decoded_rs2_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51966 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51967 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 51968 soc.cpu.decoded_rs2_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51969 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 51970 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 51971 soc.cpu.mem_rdata_latched[2]
.sym 51972 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 51973 soc.cpu.decoded_rs2_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51975 soc.cpu.mem_rdata_latched[3]
.sym 51976 soc.cpu.decoded_rs2_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51977 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 51978 soc.cpu.decoded_rs2_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 51981 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51982 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 51983 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51987 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 51988 soc.cpu.decoded_rs2_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51990 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 51993 soc.cpu.decoded_rs2_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51994 soc.cpu.mem_rdata_latched[2]
.sym 51995 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 51996 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 51999 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 52000 soc.cpu.decoded_rs2_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 52001 soc.cpu.mem_rdata_latched[4]
.sym 52002 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 52005 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52006 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 52007 soc.cpu.mem_rdata_latched[5]
.sym 52008 soc.cpu.decoded_rs2_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 52011 soc.cpu.decoded_rs2_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 52012 soc.cpu.decoded_rs2_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 52013 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 52014 soc.cpu.decoded_rs2_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 52017 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 52018 soc.cpu.mem_rdata_latched[6]
.sym 52019 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 52020 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 52021 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 52022 CLK$SB_IO_IN_$glb_clk
.sym 52024 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 52025 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 52026 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 52027 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 52028 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 52029 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 52030 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52031 soc.cpu.decoded_rs2_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 52036 soc.cpu.mem_rdata_q[30]
.sym 52038 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 52039 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 52041 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 52043 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52046 iomem_wdata[25]
.sym 52048 soc.cpu.mem_rdata_latched[12]
.sym 52049 soc.cpu.instr_jal
.sym 52050 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 52052 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 52053 soc.cpu.cpuregs_waddr[3]
.sym 52054 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52056 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 52059 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3
.sym 52065 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_I0_I3
.sym 52067 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 52070 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 52071 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 52072 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 52074 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1
.sym 52075 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 52078 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 52079 soc.cpu.mem_rdata_latched[5]
.sym 52083 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 52084 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 52085 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52087 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 52088 soc.cpu.cpuregs_waddr[4]
.sym 52089 soc.cpu.mem_rdata_latched[6]
.sym 52090 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 52093 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52094 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 52095 soc.cpu.mem_rdata_latched[12]
.sym 52098 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 52100 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 52101 soc.cpu.mem_rdata_latched[12]
.sym 52104 soc.cpu.mem_rdata_latched[5]
.sym 52105 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52110 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1
.sym 52111 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52112 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_I0_I3
.sym 52113 soc.cpu.mem_rdata_latched[6]
.sym 52116 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 52117 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 52119 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 52122 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 52123 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 52124 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 52125 soc.cpu.cpuregs_waddr[4]
.sym 52128 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 52129 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 52131 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 52134 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52136 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 52140 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 52142 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 52143 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 52147 soc.cpu.decoded_rd[0]
.sym 52148 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 52149 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 52150 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 52151 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52152 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 52153 soc.cpu.mem_rdata_latched[12]
.sym 52154 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 52164 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 52170 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52171 soc.cpu.mem_rdata_latched[6]
.sym 52172 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52173 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 52174 soc.cpu.decoded_rs1_SB_DFF_Q_D
.sym 52175 soc.cpu.mem_rdata_latched[6]
.sym 52178 soc.cpu.instr_jalr
.sym 52179 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 52180 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 52182 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 52189 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 52190 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 52191 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 52192 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 52193 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 52196 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 52197 soc.cpu.cpuregs_raddr1[3]
.sym 52199 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 52200 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 52201 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 52204 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52205 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52206 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 52209 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 52210 soc.cpu.mem_rdata_latched[12]
.sym 52213 soc.cpu.cpuregs_waddr[3]
.sym 52214 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52216 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 52217 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 52218 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 52222 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 52224 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 52227 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52228 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52229 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 52233 soc.cpu.mem_rdata_latched[12]
.sym 52235 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 52239 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 52240 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 52241 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52242 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 52245 soc.cpu.cpuregs_raddr1[3]
.sym 52246 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 52251 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 52253 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52254 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 52258 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 52260 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 52263 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 52264 soc.cpu.cpuregs_waddr[3]
.sym 52265 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 52266 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 52267 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 52268 CLK$SB_IO_IN_$glb_clk
.sym 52270 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 52271 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52272 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 52273 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 52274 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 52275 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 52276 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52277 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2
.sym 52282 soc.cpu.decoded_rs1_SB_DFF_Q_1_D
.sym 52283 soc.cpu.mem_rdata_latched[12]
.sym 52286 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 52294 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 52295 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 52297 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 52298 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52299 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 52300 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 52301 soc.cpu.cpuregs_waddr[1]
.sym 52302 soc.cpu.mem_rdata_latched[3]
.sym 52304 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 52313 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 52314 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 52315 soc.cpu.cpuregs_raddr1[2]
.sym 52317 soc.cpu.mem_rdata_latched[12]
.sym 52318 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 52319 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 52321 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52322 soc.cpu.mem_rdata_latched[2]
.sym 52323 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 52324 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 52325 soc.cpu.mem_rdata_latched[4]
.sym 52326 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 52328 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52329 resetn
.sym 52330 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 52332 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 52333 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 52336 soc.cpu.mem_rdata_latched[3]
.sym 52337 soc.cpu.mem_rdata_latched[5]
.sym 52338 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 52340 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 52341 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 52342 soc.cpu.cpuregs_waddr[2]
.sym 52345 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52346 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 52347 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 52350 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 52351 soc.cpu.mem_rdata_latched[2]
.sym 52352 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 52353 soc.cpu.mem_rdata_latched[3]
.sym 52357 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 52358 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 52359 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52362 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 52363 soc.cpu.cpuregs_raddr1[2]
.sym 52364 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 52365 soc.cpu.cpuregs_waddr[2]
.sym 52369 soc.cpu.mem_rdata_latched[5]
.sym 52371 soc.cpu.mem_rdata_latched[4]
.sym 52374 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 52375 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 52376 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 52377 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 52382 resetn
.sym 52383 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 52387 soc.cpu.mem_rdata_latched[12]
.sym 52389 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 52390 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 52391 CLK$SB_IO_IN_$glb_clk
.sym 52392 resetn_SB_LUT4_I3_O_$glb_sr
.sym 52393 soc.cpu.is_alu_reg_imm
.sym 52394 soc.cpu.instr_auipc
.sym 52395 soc.cpu.instr_lui
.sym 52396 soc.cpu.instr_jalr
.sym 52397 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 52398 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 52399 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 52400 soc.cpu.is_alu_reg_reg
.sym 52406 soc.cpu.mem_rdata_q[22]
.sym 52412 soc.cpu.mem_xfer
.sym 52422 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 52424 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 52425 soc.cpu.cpuregs.wen
.sym 52427 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 52428 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 52434 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 52438 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 52440 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 52442 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 52443 soc.cpu.mem_rdata_latched[6]
.sym 52447 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 52449 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 52451 soc.cpu.cpuregs.wen
.sym 52452 soc.cpu.instr_lui
.sym 52455 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 52456 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 52458 soc.cpu.cpuregs_raddr1[1]
.sym 52459 soc.cpu.instr_auipc
.sym 52460 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 52461 soc.cpu.cpuregs_waddr[1]
.sym 52462 soc.cpu.mem_rdata_latched[3]
.sym 52463 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 52465 soc.cpu.mem_rdata_latched[2]
.sym 52467 soc.cpu.cpuregs_waddr[1]
.sym 52468 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 52469 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 52470 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 52473 soc.cpu.cpuregs.wen
.sym 52479 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 52482 soc.cpu.cpuregs_raddr1[1]
.sym 52485 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 52486 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 52487 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 52491 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 52492 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 52493 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 52498 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 52499 soc.cpu.mem_rdata_latched[3]
.sym 52500 soc.cpu.mem_rdata_latched[2]
.sym 52503 soc.cpu.instr_lui
.sym 52505 soc.cpu.instr_auipc
.sym 52510 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 52512 soc.cpu.mem_rdata_latched[6]
.sym 52514 CLK$SB_IO_IN_$glb_clk
.sym 52515 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 52519 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 52522 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 52523 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 52531 soc.cpu.instr_jalr
.sym 52532 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 52535 soc.cpu.is_alu_reg_imm
.sym 52539 soc.cpu.instr_lui
.sym 52648 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_I0
.sym 52683 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 52698 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 52711 CLK$SB_IO_IN
.sym 52713 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 52717 UART_TX$SB_IO_OUT
.sym 52724 UART_TX$SB_IO_OUT
.sym 52733 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 52739 soc.simpleuart.send_pattern[8]
.sym 52740 UART_TX$SB_IO_OUT
.sym 52758 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_29_I1
.sym 52762 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 52783 soc.simpleuart.recv_state[2]
.sym 52788 iomem_wdata[5]
.sym 52794 soc.simpleuart.recv_state[1]
.sym 52795 soc.simpleuart.recv_state[3]
.sym 52808 P2_1_SB_DFFESR_Q_E
.sym 52811 soc.simpleuart.recv_state[0]
.sym 52840 soc.simpleuart.recv_state[1]
.sym 52841 soc.simpleuart.recv_state[3]
.sym 52844 soc.simpleuart.recv_state[3]
.sym 52845 soc.simpleuart.recv_state[2]
.sym 52846 soc.simpleuart.recv_state[0]
.sym 52847 soc.simpleuart.recv_state[1]
.sym 52851 iomem_wdata[5]
.sym 52860 P2_1_SB_DFFESR_Q_E
.sym 52861 CLK$SB_IO_IN_$glb_clk
.sym 52862 resetn_SB_LUT4_I3_O_$glb_sr
.sym 52867 soc.simpleuart.send_pattern[1]
.sym 52869 soc.simpleuart.send_pattern[7]
.sym 52870 soc.simpleuart.send_pattern[2]
.sym 52871 soc.simpleuart.send_pattern[5]
.sym 52872 soc.simpleuart.send_pattern[3]
.sym 52873 soc.simpleuart.send_pattern[4]
.sym 52874 soc.simpleuart.send_pattern[6]
.sym 52877 soc.cpu.decoded_rd[2]
.sym 52878 iomem_addr[9]
.sym 52908 soc.simpleuart_reg_div_do[0]
.sym 52910 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 52913 P2_6$SB_IO_OUT
.sym 52920 iomem_wdata[3]
.sym 52923 iomem_wstrb[0]
.sym 52927 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 52928 iomem_wstrb[1]
.sym 52930 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 52932 soc.simpleuart_reg_div_do[4]
.sym 52948 UART_RX_SB_LUT4_I2_I1
.sym 52950 soc.simpleuart.recv_state[0]
.sym 52952 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 52953 soc.simpleuart.recv_divcnt[0]
.sym 52961 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 52970 soc.simpleuart.recv_state[2]
.sym 52979 soc.simpleuart.recv_divcnt[0]
.sym 52985 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 52986 soc.simpleuart.recv_divcnt[0]
.sym 52989 soc.simpleuart.recv_state[0]
.sym 52990 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 52991 UART_RX_SB_LUT4_I2_I1
.sym 52992 soc.simpleuart.recv_state[2]
.sym 53001 soc.simpleuart.recv_state[0]
.sym 53002 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 53003 UART_RX_SB_LUT4_I2_I1
.sym 53004 soc.simpleuart.recv_state[2]
.sym 53024 CLK$SB_IO_IN_$glb_clk
.sym 53025 resetn_SB_LUT4_I3_O_$glb_sr
.sym 53026 soc.memory.wen[1]
.sym 53028 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 53029 soc.memory.wen[0]
.sym 53032 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 53037 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 53040 UART_TX_SB_DFFESS_Q_E
.sym 53043 iomem_addr[11]
.sym 53046 UART_TX_SB_DFFESS_Q_E
.sym 53047 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 53050 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 53051 P2_1_SB_DFFESR_Q_E
.sym 53052 soc.simpleuart_reg_div_do[6]
.sym 53055 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 53058 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 53059 soc.simpleuart_reg_div_do[5]
.sym 53067 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_29_I1
.sym 53070 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 53073 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 53075 soc.simpleuart_reg_div_do[0]
.sym 53077 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 53078 soc.simpleuart_reg_div_do[6]
.sym 53080 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 53082 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 53083 soc.simpleuart_reg_div_do[5]
.sym 53084 soc.simpleuart_reg_div_do[2]
.sym 53090 soc.simpleuart_reg_div_do[3]
.sym 53091 soc.simpleuart_reg_div_do[1]
.sym 53092 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 53093 soc.simpleuart_reg_div_do[7]
.sym 53096 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 53097 soc.simpleuart_reg_div_do[4]
.sym 53099 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[1]
.sym 53101 soc.simpleuart_reg_div_do[0]
.sym 53102 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_29_I1
.sym 53105 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[2]
.sym 53107 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 53108 soc.simpleuart_reg_div_do[1]
.sym 53111 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[3]
.sym 53113 soc.simpleuart_reg_div_do[2]
.sym 53114 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 53117 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[4]
.sym 53119 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 53120 soc.simpleuart_reg_div_do[3]
.sym 53123 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[5]
.sym 53125 soc.simpleuart_reg_div_do[4]
.sym 53126 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 53129 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[6]
.sym 53131 soc.simpleuart_reg_div_do[5]
.sym 53132 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 53135 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[7]
.sym 53137 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 53138 soc.simpleuart_reg_div_do[6]
.sym 53141 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[8]
.sym 53143 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 53144 soc.simpleuart_reg_div_do[7]
.sym 53149 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 53150 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 53151 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 53152 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 53153 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 53154 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_30_I1
.sym 53155 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 53156 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 53157 iomem_addr[16]
.sym 53160 iomem_addr[16]
.sym 53164 soc.memory.wen[0]
.sym 53165 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 53167 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 53171 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 53173 soc.simpleuart_reg_div_do[27]
.sym 53174 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 53175 soc.simpleuart_reg_div_do[14]
.sym 53177 soc.simpleuart_reg_div_do[28]
.sym 53179 soc.simpleuart_reg_div_do[7]
.sym 53180 soc.cpu.mem_rdata_q[14]
.sym 53181 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 53182 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 53183 soc.simpleuart_reg_div_do[11]
.sym 53184 soc.simpleuart_reg_div_do[14]
.sym 53185 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[8]
.sym 53191 soc.simpleuart_reg_div_do[9]
.sym 53192 soc.simpleuart_reg_div_do[13]
.sym 53195 soc.simpleuart_reg_div_do[10]
.sym 53197 soc.simpleuart_reg_div_do[12]
.sym 53199 soc.simpleuart_reg_div_do[8]
.sym 53204 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 53205 soc.simpleuart_reg_div_do[15]
.sym 53206 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 53207 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 53208 soc.simpleuart_reg_div_do[14]
.sym 53209 soc.simpleuart_reg_div_do[11]
.sym 53210 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 53216 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 53217 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 53218 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 53221 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 53222 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[9]
.sym 53224 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 53225 soc.simpleuart_reg_div_do[8]
.sym 53228 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[10]
.sym 53230 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 53231 soc.simpleuart_reg_div_do[9]
.sym 53234 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[11]
.sym 53236 soc.simpleuart_reg_div_do[10]
.sym 53237 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 53240 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[12]
.sym 53242 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 53243 soc.simpleuart_reg_div_do[11]
.sym 53246 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[13]
.sym 53248 soc.simpleuart_reg_div_do[12]
.sym 53249 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 53252 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[14]
.sym 53254 soc.simpleuart_reg_div_do[13]
.sym 53255 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 53258 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[15]
.sym 53260 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 53261 soc.simpleuart_reg_div_do[14]
.sym 53264 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[16]
.sym 53266 soc.simpleuart_reg_div_do[15]
.sym 53267 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 53272 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 53273 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 53274 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 53275 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 53276 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 53277 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 53278 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 53279 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 53282 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 53288 soc.simpleuart_reg_div_do[13]
.sym 53289 soc.simpleuart.send_divcnt[11]
.sym 53293 soc.simpleuart_reg_div_do[15]
.sym 53295 soc.simpleuart_reg_div_do[8]
.sym 53296 P2_6$SB_IO_OUT
.sym 53297 soc.simpleuart_reg_div_do[0]
.sym 53298 iomem_wdata[3]
.sym 53299 soc.simpleuart.send_divcnt[5]
.sym 53304 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 53306 soc.memory.cs_0
.sym 53307 soc.cpu.mem_rdata_q[30]
.sym 53308 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[16]
.sym 53313 soc.simpleuart_reg_div_do[23]
.sym 53314 soc.simpleuart_reg_div_do[20]
.sym 53317 soc.simpleuart_reg_div_do[17]
.sym 53318 soc.simpleuart_reg_div_do[18]
.sym 53322 soc.simpleuart_reg_div_do[16]
.sym 53323 soc.simpleuart_reg_div_do[22]
.sym 53326 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 53327 soc.simpleuart_reg_div_do[21]
.sym 53329 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 53330 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 53332 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 53335 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 53338 soc.simpleuart_reg_div_do[19]
.sym 53341 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 53343 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 53344 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 53345 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[17]
.sym 53347 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 53348 soc.simpleuart_reg_div_do[16]
.sym 53351 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[18]
.sym 53353 soc.simpleuart_reg_div_do[17]
.sym 53354 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 53357 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[19]
.sym 53359 soc.simpleuart_reg_div_do[18]
.sym 53360 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 53363 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[20]
.sym 53365 soc.simpleuart_reg_div_do[19]
.sym 53366 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 53369 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[21]
.sym 53371 soc.simpleuart_reg_div_do[20]
.sym 53372 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 53375 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[22]
.sym 53377 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 53378 soc.simpleuart_reg_div_do[21]
.sym 53381 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[23]
.sym 53383 soc.simpleuart_reg_div_do[22]
.sym 53384 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 53387 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[24]
.sym 53389 soc.simpleuart_reg_div_do[23]
.sym 53390 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 53395 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 53396 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 53397 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 53398 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 53399 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 53400 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 53401 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 53402 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 53406 soc.cpu.is_alu_reg_imm
.sym 53407 soc.simpleuart_reg_div_do[17]
.sym 53408 soc.simpleuart_reg_div_do[20]
.sym 53409 soc.simpleuart.send_divcnt[11]
.sym 53412 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 53413 soc.simpleuart_reg_div_do[17]
.sym 53414 soc.simpleuart_reg_div_do[18]
.sym 53415 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 53417 soc.simpleuart.send_divcnt[10]
.sym 53418 soc.simpleuart_reg_div_do[16]
.sym 53419 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 53420 soc.simpleuart.send_divcnt[12]
.sym 53421 iomem_wstrb[0]
.sym 53422 soc.simpleuart_reg_div_do[12]
.sym 53423 soc.simpleuart_reg_div_do[10]
.sym 53424 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 53425 soc.simpleuart_reg_div_do[12]
.sym 53428 soc.simpleuart_reg_div_do[4]
.sym 53429 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 53430 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 53431 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[24]
.sym 53436 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 53441 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 53442 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_13_I1
.sym 53445 soc.simpleuart_reg_div_do[27]
.sym 53446 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 53449 soc.simpleuart_reg_div_do[28]
.sym 53450 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 53453 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 53455 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 53456 soc.simpleuart_reg_div_do[26]
.sym 53457 soc.simpleuart_reg_div_do[29]
.sym 53459 soc.simpleuart_reg_div_do[24]
.sym 53460 soc.simpleuart_reg_div_do[25]
.sym 53461 soc.simpleuart_reg_div_do[31]
.sym 53463 soc.simpleuart_reg_div_do[30]
.sym 53465 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 53468 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[25]
.sym 53470 soc.simpleuart_reg_div_do[24]
.sym 53471 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_13_I1
.sym 53474 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[26]
.sym 53476 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 53477 soc.simpleuart_reg_div_do[25]
.sym 53480 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[27]
.sym 53482 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 53483 soc.simpleuart_reg_div_do[26]
.sym 53486 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[28]
.sym 53488 soc.simpleuart_reg_div_do[27]
.sym 53489 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 53492 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[29]
.sym 53494 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 53495 soc.simpleuart_reg_div_do[28]
.sym 53498 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[30]
.sym 53500 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 53501 soc.simpleuart_reg_div_do[29]
.sym 53504 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[31]
.sym 53506 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 53507 soc.simpleuart_reg_div_do[30]
.sym 53510 $nextpnr_ICESTORM_LC_10$I3
.sym 53512 soc.simpleuart_reg_div_do[31]
.sym 53513 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 53518 soc.simpleuart_reg_div_do[0]
.sym 53519 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 53520 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 53521 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 53522 soc.simpleuart_reg_div_do[2]
.sym 53523 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 53524 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 53525 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 53529 soc.cpu.decoded_imm_j[14]
.sym 53530 soc.simpleuart_reg_div_do[23]
.sym 53531 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 53533 soc.simpleuart.send_divcnt[31]
.sym 53534 soc.simpleuart_reg_div_do[22]
.sym 53537 iomem_addr[11]
.sym 53539 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 53541 soc.simpleuart.recv_divcnt[20]
.sym 53542 soc.simpleuart_reg_div_do[26]
.sym 53543 soc.simpleuart_reg_div_do[29]
.sym 53544 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 53545 soc.simpleuart_reg_div_do[24]
.sym 53546 soc.simpleuart_reg_div_do[5]
.sym 53547 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 53548 soc.simpleuart_reg_div_do[6]
.sym 53549 soc.simpleuart_reg_div_do[30]
.sym 53550 P2_1_SB_DFFESR_Q_E
.sym 53551 $PACKER_VCC_NET
.sym 53552 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 53553 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 53554 $nextpnr_ICESTORM_LC_10$I3
.sym 53561 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 53562 $PACKER_VCC_NET
.sym 53563 soc.simpleuart.recv_divcnt[28]
.sym 53569 soc.simpleuart.recv_divcnt[26]
.sym 53575 soc.simpleuart.recv_divcnt[16]
.sym 53577 soc.simpleuart.recv_divcnt[18]
.sym 53583 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 53584 soc.simpleuart.recv_divcnt[17]
.sym 53589 resetn
.sym 53590 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 53591 $nextpnr_ICESTORM_LC_10$COUT
.sym 53593 $PACKER_VCC_NET
.sym 53595 $nextpnr_ICESTORM_LC_10$I3
.sym 53599 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 53600 resetn
.sym 53601 $nextpnr_ICESTORM_LC_10$COUT
.sym 53604 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 53605 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 53606 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 53613 soc.simpleuart.recv_divcnt[18]
.sym 53618 soc.simpleuart.recv_divcnt[17]
.sym 53624 soc.simpleuart.recv_divcnt[26]
.sym 53628 soc.simpleuart.recv_divcnt[28]
.sym 53635 soc.simpleuart.recv_divcnt[16]
.sym 53639 CLK$SB_IO_IN_$glb_clk
.sym 53640 resetn_SB_LUT4_I3_O_$glb_sr
.sym 53641 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 53644 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 53645 soc.simpleuart_reg_div_do[4]
.sym 53646 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 53647 soc.simpleuart_reg_div_do[7]
.sym 53648 soc.simpleuart_reg_div_do[1]
.sym 53651 soc.cpu.decoded_rd[3]
.sym 53652 soc.cpu.pcpi_rs1[0]
.sym 53654 soc.cpu.mem_do_wdata
.sym 53655 soc.simpleuart.recv_divcnt[4]
.sym 53656 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 53659 soc.simpleuart.recv_buf_valid
.sym 53661 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 53662 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 53664 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 53666 soc.simpleuart.recv_buf_valid
.sym 53667 soc.simpleuart_reg_div_do[11]
.sym 53668 soc.simpleuart_reg_div_do[14]
.sym 53670 soc.simpleuart_reg_div_do[7]
.sym 53671 soc.simpleuart_reg_div_do[14]
.sym 53672 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 53673 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 53674 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 53676 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 53682 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 53685 soc.simpleuart_reg_div_do[8]
.sym 53686 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 53688 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 53690 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 53693 soc.simpleuart_reg_div_do[3]
.sym 53694 soc.simpleuart_reg_div_do[2]
.sym 53696 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 53700 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 53702 soc.simpleuart_reg_div_do[4]
.sym 53704 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 53706 soc.simpleuart_reg_div_do[5]
.sym 53708 soc.simpleuart_reg_div_do[6]
.sym 53710 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_29_I1
.sym 53712 soc.simpleuart_reg_div_do[7]
.sym 53713 soc.simpleuart_reg_div_do[1]
.sym 53714 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[1]
.sym 53716 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_29_I1
.sym 53717 soc.simpleuart_reg_div_do[1]
.sym 53720 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[2]
.sym 53722 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 53723 soc.simpleuart_reg_div_do[2]
.sym 53726 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[3]
.sym 53728 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 53729 soc.simpleuart_reg_div_do[3]
.sym 53732 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[4]
.sym 53734 soc.simpleuart_reg_div_do[4]
.sym 53735 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 53738 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[5]
.sym 53740 soc.simpleuart_reg_div_do[5]
.sym 53741 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 53744 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[6]
.sym 53746 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 53747 soc.simpleuart_reg_div_do[6]
.sym 53750 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[7]
.sym 53752 soc.simpleuart_reg_div_do[7]
.sym 53753 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 53756 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[8]
.sym 53758 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 53759 soc.simpleuart_reg_div_do[8]
.sym 53765 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 53766 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 53767 soc.spimem_rdata[10]
.sym 53768 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 53769 soc.spimem_rdata[6]
.sym 53770 soc.spimem_rdata[1]
.sym 53771 soc.spimem_rdata[0]
.sym 53774 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 53775 P2_8$SB_IO_OUT
.sym 53777 soc.cpu.mem_do_rdata
.sym 53778 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 53780 soc.cpu.latched_branch
.sym 53781 soc.simpleuart_reg_div_do[8]
.sym 53782 soc.simpleuart.recv_buf_data[4]
.sym 53783 soc.simpleuart_reg_div_do[10]
.sym 53785 soc.simpleuart_reg_div_do[12]
.sym 53787 soc.simpleuart_reg_div_do[13]
.sym 53789 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 53790 iomem_wdata[3]
.sym 53791 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 53792 soc.cpu.mem_wordsize[1]
.sym 53793 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 53794 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 53795 soc.spimem_rdata[0]
.sym 53796 P2_6$SB_IO_OUT
.sym 53797 LED_B$SB_IO_OUT
.sym 53798 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 53799 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 53800 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[8]
.sym 53805 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 53806 soc.simpleuart_reg_div_do[15]
.sym 53807 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 53808 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 53810 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 53813 soc.simpleuart_reg_div_do[9]
.sym 53814 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 53816 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 53817 soc.simpleuart_reg_div_do[13]
.sym 53820 soc.simpleuart_reg_div_do[16]
.sym 53821 soc.simpleuart_reg_div_do[10]
.sym 53824 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 53827 soc.simpleuart_reg_div_do[11]
.sym 53828 soc.simpleuart_reg_div_do[14]
.sym 53831 soc.simpleuart_reg_div_do[12]
.sym 53836 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 53837 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[9]
.sym 53839 soc.simpleuart_reg_div_do[9]
.sym 53840 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 53843 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[10]
.sym 53845 soc.simpleuart_reg_div_do[10]
.sym 53846 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 53849 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[11]
.sym 53851 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 53852 soc.simpleuart_reg_div_do[11]
.sym 53855 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[12]
.sym 53857 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 53858 soc.simpleuart_reg_div_do[12]
.sym 53861 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[13]
.sym 53863 soc.simpleuart_reg_div_do[13]
.sym 53864 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 53867 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[14]
.sym 53869 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 53870 soc.simpleuart_reg_div_do[14]
.sym 53873 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[15]
.sym 53875 soc.simpleuart_reg_div_do[15]
.sym 53876 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 53879 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[16]
.sym 53881 soc.simpleuart_reg_div_do[16]
.sym 53882 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 53887 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 53888 iomem_rdata[11]
.sym 53889 iomem_rdata[5]
.sym 53890 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 53891 iomem_rdata[10]
.sym 53892 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 53893 iomem_rdata[4]
.sym 53894 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 53898 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 53899 iomem_addr[14]
.sym 53900 soc.spimemio.buffer[0]
.sym 53901 iomem_addr[12]
.sym 53902 resetn
.sym 53903 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 53904 iomem_addr[15]
.sym 53905 iomem_addr[13]
.sym 53906 iomem_addr[10]
.sym 53907 soc.spimemio.buffer[6]
.sym 53908 soc.simpleuart_reg_div_do[16]
.sym 53909 soc.simpleuart_reg_div_do[9]
.sym 53910 soc.simpleuart_reg_div_do[15]
.sym 53911 soc.simpleuart_reg_div_do[27]
.sym 53912 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 53914 iomem_wdata[9]
.sym 53915 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 53917 iomem_wstrb[0]
.sym 53919 soc.spimem_rdata[1]
.sym 53920 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 53921 soc.spimemio.buffer[1]
.sym 53923 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[16]
.sym 53928 soc.simpleuart_reg_div_do[18]
.sym 53929 soc.simpleuart_reg_div_do[22]
.sym 53930 soc.simpleuart_reg_div_do[23]
.sym 53931 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 53933 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 53934 soc.simpleuart_reg_div_do[20]
.sym 53936 soc.simpleuart_reg_div_do[19]
.sym 53939 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 53940 soc.simpleuart_reg_div_do[17]
.sym 53942 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 53943 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 53944 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 53945 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 53946 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 53948 soc.simpleuart_reg_div_do[24]
.sym 53949 soc.simpleuart_reg_div_do[21]
.sym 53960 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[17]
.sym 53962 soc.simpleuart_reg_div_do[17]
.sym 53963 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 53966 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[18]
.sym 53968 soc.simpleuart_reg_div_do[18]
.sym 53969 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 53972 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[19]
.sym 53974 soc.simpleuart_reg_div_do[19]
.sym 53975 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 53978 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[20]
.sym 53980 soc.simpleuart_reg_div_do[20]
.sym 53981 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 53984 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[21]
.sym 53986 soc.simpleuart_reg_div_do[21]
.sym 53987 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 53990 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[22]
.sym 53992 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 53993 soc.simpleuart_reg_div_do[22]
.sym 53996 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[23]
.sym 53998 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 53999 soc.simpleuart_reg_div_do[23]
.sym 54002 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[24]
.sym 54004 soc.simpleuart_reg_div_do[24]
.sym 54005 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 54010 soc.spimem_rdata[4]
.sym 54011 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54012 soc.spimem_rdata[7]
.sym 54013 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 54014 soc.spimem_rdata[11]
.sym 54015 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 54016 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 54017 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 54019 gpio[11]
.sym 54020 gpio[11]
.sym 54021 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 54022 soc.simpleuart_reg_div_do[19]
.sym 54023 iomem_wdata[11]
.sym 54025 iomem_addr[8]
.sym 54026 soc.simpleuart_reg_div_do[23]
.sym 54027 iomem_addr[20]
.sym 54028 iomem_addr[8]
.sym 54030 soc.simpleuart_reg_div_do[20]
.sym 54032 soc.simpleuart_reg_div_do[18]
.sym 54034 soc.simpleuart_reg_div_do[24]
.sym 54035 iomem_ready_SB_LUT4_I1_O
.sym 54036 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 54038 resetn
.sym 54039 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 54040 soc.simpleuart_reg_div_do[25]
.sym 54041 P2_1_SB_DFFESR_Q_E
.sym 54042 soc.cpu.pcpi_rs1[16]
.sym 54043 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 54046 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[24]
.sym 54053 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 54056 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 54059 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_13_I1
.sym 54061 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 54063 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 54066 soc.simpleuart_reg_div_do[25]
.sym 54069 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 54071 soc.simpleuart_reg_div_do[27]
.sym 54072 soc.simpleuart_reg_div_do[26]
.sym 54076 soc.simpleuart_reg_div_do[29]
.sym 54077 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 54078 soc.simpleuart_reg_div_do[31]
.sym 54079 soc.simpleuart_reg_div_do[30]
.sym 54082 soc.simpleuart_reg_div_do[28]
.sym 54083 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[25]
.sym 54085 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_13_I1
.sym 54086 soc.simpleuart_reg_div_do[25]
.sym 54089 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[26]
.sym 54091 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 54092 soc.simpleuart_reg_div_do[26]
.sym 54095 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[27]
.sym 54097 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 54098 soc.simpleuart_reg_div_do[27]
.sym 54101 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[28]
.sym 54103 soc.simpleuart_reg_div_do[28]
.sym 54104 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 54107 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[29]
.sym 54109 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 54110 soc.simpleuart_reg_div_do[29]
.sym 54113 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[30]
.sym 54115 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 54116 soc.simpleuart_reg_div_do[30]
.sym 54119 $nextpnr_ICESTORM_LC_27$I3
.sym 54121 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 54122 soc.simpleuart_reg_div_do[31]
.sym 54129 $nextpnr_ICESTORM_LC_27$I3
.sym 54140 iomem_ready_SB_LUT4_I3_I2
.sym 54145 iomem_addr[0]
.sym 54146 soc.spimemio.buffer[4]
.sym 54147 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54148 $PACKER_GND_NET
.sym 54149 iomem_addr[3]
.sym 54150 iomem_wdata[17]
.sym 54153 iomem_wdata[4]
.sym 54155 iomem_addr[2]
.sym 54156 soc.spimemio.buffer[3]
.sym 54157 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54158 soc.cpu.mem_la_addr_SB_LUT4_O_25_I3
.sym 54159 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 54160 iomem_addr[20]
.sym 54161 soc.cpu.pcpi_rs1[29]
.sym 54162 iomem_addr[9]
.sym 54163 soc.cpu.pcpi_rs2[22]
.sym 54164 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54165 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 54166 soc.cpu.pcpi_rs1[30]
.sym 54167 soc.spimemio.buffer[11]
.sym 54174 iomem_rdata[2]
.sym 54175 iomem_addr[22]
.sym 54176 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 54177 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 54179 iomem_addr[12]
.sym 54180 iomem_addr[21]
.sym 54182 iomem_addr[9]
.sym 54185 iomem_addr[8]
.sym 54186 iomem_addr[23]
.sym 54188 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 54189 iomem_addr[20]
.sym 54190 iomem_ready_SB_LUT4_I1_O
.sym 54191 soc.spimem_rdata[1]
.sym 54192 iomem_addr[10]
.sym 54193 iomem_addr[14]
.sym 54194 P2_8$SB_IO_OUT
.sym 54195 soc.spimem_rdata[2]
.sym 54196 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 54197 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 54198 resetn
.sym 54199 iomem_addr[15]
.sym 54201 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 54203 iomem_addr[13]
.sym 54204 iomem_addr[11]
.sym 54205 iomem_wstrb[0]
.sym 54207 iomem_addr[10]
.sym 54208 iomem_addr[9]
.sym 54209 iomem_addr[8]
.sym 54210 iomem_addr[11]
.sym 54213 resetn
.sym 54214 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 54216 iomem_wstrb[0]
.sym 54219 iomem_rdata[2]
.sym 54220 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 54221 iomem_ready_SB_LUT4_I1_O
.sym 54222 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 54225 soc.spimem_rdata[1]
.sym 54226 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 54231 iomem_addr[13]
.sym 54232 iomem_addr[12]
.sym 54233 iomem_addr[15]
.sym 54234 iomem_addr[14]
.sym 54240 P2_8$SB_IO_OUT
.sym 54243 iomem_addr[21]
.sym 54244 iomem_addr[22]
.sym 54245 iomem_addr[20]
.sym 54246 iomem_addr[23]
.sym 54249 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 54251 soc.spimem_rdata[2]
.sym 54252 iomem_ready_SB_LUT4_I1_O
.sym 54253 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 54254 CLK$SB_IO_IN_$glb_clk
.sym 54255 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 54256 iomem_ready_SB_LUT4_I1_O
.sym 54257 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 54258 iomem_ready_SB_LUT4_I3_O
.sym 54259 soc.memory.cs_0
.sym 54260 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 54261 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 54262 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 54263 iomem_addr[6]
.sym 54268 iomem_wdata[20]
.sym 54271 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 54272 iomem_wdata[23]
.sym 54276 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_CI[2]
.sym 54277 soc.ram_ready
.sym 54278 flash_csb_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 54279 iomem_wdata[23]
.sym 54280 soc.cpu.mem_wordsize[1]
.sym 54282 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 54283 soc.spimem_rdata[0]
.sym 54284 LED_B$SB_IO_OUT
.sym 54285 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 54286 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 54287 iomem_rdata[7]
.sym 54288 soc.cpu.decoded_imm_j[5]
.sym 54289 iomem_ready_SB_LUT4_I3_I0
.sym 54290 iomem_addr[22]
.sym 54291 soc.spimem_rdata[7]
.sym 54297 soc.cpu.pcpi_rs1[21]
.sym 54303 soc.cpu.pcpi_rs1[8]
.sym 54304 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54305 soc.cpu.pcpi_rs1[22]
.sym 54312 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54313 soc.cpu.mem_la_addr_SB_LUT4_O_11_I3
.sym 54314 soc.cpu.pcpi_rs1[16]
.sym 54316 soc.cpu.pcpi_rs1[9]
.sym 54317 soc.cpu.mem_la_addr_SB_LUT4_O_9_I3
.sym 54318 soc.cpu.mem_la_addr_SB_LUT4_O_19_I3
.sym 54319 soc.cpu.mem_la_addr_SB_LUT4_O_8_I3
.sym 54320 soc.cpu.pcpi_rs1[20]
.sym 54321 soc.cpu.pcpi_rs1[12]
.sym 54322 soc.cpu.pcpi_rs1[23]
.sym 54323 soc.cpu.mem_la_addr_SB_LUT4_O_10_I3
.sym 54324 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54326 soc.cpu.mem_la_addr_SB_LUT4_O_15_I3
.sym 54327 soc.cpu.mem_la_addr_SB_LUT4_O_23_I3
.sym 54328 soc.cpu.mem_la_addr_SB_LUT4_O_22_I3
.sym 54330 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54332 soc.cpu.mem_la_addr_SB_LUT4_O_22_I3
.sym 54333 soc.cpu.pcpi_rs1[9]
.sym 54337 soc.cpu.mem_la_addr_SB_LUT4_O_9_I3
.sym 54338 soc.cpu.pcpi_rs1[22]
.sym 54339 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54342 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54344 soc.cpu.mem_la_addr_SB_LUT4_O_15_I3
.sym 54345 soc.cpu.pcpi_rs1[16]
.sym 54349 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54350 soc.cpu.mem_la_addr_SB_LUT4_O_23_I3
.sym 54351 soc.cpu.pcpi_rs1[8]
.sym 54354 soc.cpu.mem_la_addr_SB_LUT4_O_8_I3
.sym 54356 soc.cpu.pcpi_rs1[23]
.sym 54357 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54360 soc.cpu.mem_la_addr_SB_LUT4_O_19_I3
.sym 54361 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54362 soc.cpu.pcpi_rs1[12]
.sym 54366 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54368 soc.cpu.pcpi_rs1[21]
.sym 54369 soc.cpu.mem_la_addr_SB_LUT4_O_10_I3
.sym 54372 soc.cpu.pcpi_rs1[20]
.sym 54373 soc.cpu.mem_la_addr_SB_LUT4_O_11_I3
.sym 54375 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54376 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54377 CLK$SB_IO_IN_$glb_clk
.sym 54379 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 54380 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 54381 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 54382 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 54383 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I1
.sym 54384 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I0
.sym 54385 iomem_addr[19]
.sym 54386 iomem_addr[18]
.sym 54389 soc.cpu.decoded_rd[2]
.sym 54391 iomem_addr[9]
.sym 54392 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 54393 iomem_addr[12]
.sym 54394 soc.simpleuart_reg_div_do[30]
.sym 54395 iomem_wdata[18]
.sym 54396 iomem_addr[6]
.sym 54397 iomem_addr[16]
.sym 54398 iomem_ready_SB_LUT4_I1_O
.sym 54399 soc.cpu.pcpi_rs1[8]
.sym 54400 soc.simpleuart_reg_div_do[21]
.sym 54401 iomem_addr[23]
.sym 54402 soc.cpu.mem_la_firstword_xfer
.sym 54403 iomem_ready_SB_LUT4_I3_O
.sym 54404 iomem_addr[16]
.sym 54405 P2_7$SB_IO_OUT
.sym 54407 iomem_wdata[1]
.sym 54408 soc.cpu.pcpi_rs1[27]
.sym 54409 iomem_wdata[7]
.sym 54410 iomem_wdata[9]
.sym 54411 soc.cpu.pcpi_rs1[24]
.sym 54412 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 54413 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54414 iomem_addr[17]
.sym 54420 iomem_addr[27]
.sym 54421 iomem_addr[24]
.sym 54422 P2_1_SB_DFFESR_Q_E
.sym 54424 iomem_addr[25]
.sym 54426 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 54427 iomem_addr[26]
.sym 54428 iomem_ready_SB_LUT4_I1_O
.sym 54429 iomem_ready_SB_LUT4_I3_O
.sym 54430 iomem_addr[16]
.sym 54431 iomem_addr[17]
.sym 54432 iomem_wdata[6]
.sym 54433 iomem_wdata[1]
.sym 54435 iomem_wdata[7]
.sym 54437 soc.cpu.trap_SB_LUT4_I3_1_O
.sym 54445 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 54447 iomem_rdata[7]
.sym 54455 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 54456 soc.cpu.trap_SB_LUT4_I3_1_O
.sym 54459 iomem_addr[24]
.sym 54460 iomem_addr[27]
.sym 54461 iomem_addr[26]
.sym 54462 iomem_addr[25]
.sym 54467 iomem_rdata[7]
.sym 54468 iomem_ready_SB_LUT4_I1_O
.sym 54474 iomem_wdata[1]
.sym 54477 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 54479 iomem_ready_SB_LUT4_I3_O
.sym 54483 iomem_wdata[6]
.sym 54491 iomem_wdata[7]
.sym 54495 iomem_addr[16]
.sym 54496 iomem_addr[17]
.sym 54497 iomem_addr[24]
.sym 54498 iomem_addr[25]
.sym 54499 P2_1_SB_DFFESR_Q_E
.sym 54500 CLK$SB_IO_IN_$glb_clk
.sym 54501 resetn_SB_LUT4_I3_O_$glb_sr
.sym 54502 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 54503 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 54504 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 54505 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 54506 iomem_ready_SB_LUT4_I3_I0
.sym 54508 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54514 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54515 iomem_addr[19]
.sym 54517 iomem_addr[8]
.sym 54519 iomem_addr[18]
.sym 54524 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 54525 soc.cpu.mem_wordsize[2]
.sym 54527 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54528 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 54531 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 54533 soc.cpu.mem_la_addr_SB_LUT4_O_1_I3
.sym 54534 soc.cpu.pcpi_rs1[16]
.sym 54535 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 54537 soc.cpu.mem_la_secondword_SB_LUT4_I2_I1
.sym 54549 soc.cpu.mem_la_addr_SB_LUT4_O_1_I3
.sym 54550 soc.cpu.mem_la_addr_SB_LUT4_O_14_I3
.sym 54554 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54558 soc.cpu.pcpi_rs1[26]
.sym 54560 soc.cpu.mem_la_addr_SB_LUT4_O_5_I3
.sym 54561 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54562 soc.cpu.mem_la_addr_SB_LUT4_O_4_I3
.sym 54563 soc.cpu.pcpi_rs1[25]
.sym 54564 soc.cpu.mem_la_addr_SB_LUT4_O_3_I3
.sym 54565 soc.cpu.mem_la_addr_SB_LUT4_O_7_I3
.sym 54566 soc.cpu.mem_la_addr_SB_LUT4_O_6_I3
.sym 54567 soc.cpu.pcpi_rs1[29]
.sym 54568 soc.cpu.pcpi_rs1[27]
.sym 54569 soc.cpu.pcpi_rs1[28]
.sym 54570 soc.cpu.pcpi_rs1[17]
.sym 54571 soc.cpu.pcpi_rs1[24]
.sym 54573 soc.cpu.pcpi_rs1[30]
.sym 54574 soc.cpu.mem_la_addr_SB_LUT4_O_2_I3
.sym 54576 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54577 soc.cpu.mem_la_addr_SB_LUT4_O_4_I3
.sym 54578 soc.cpu.pcpi_rs1[27]
.sym 54583 soc.cpu.mem_la_addr_SB_LUT4_O_7_I3
.sym 54584 soc.cpu.pcpi_rs1[24]
.sym 54585 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54588 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54590 soc.cpu.mem_la_addr_SB_LUT4_O_1_I3
.sym 54591 soc.cpu.pcpi_rs1[30]
.sym 54594 soc.cpu.mem_la_addr_SB_LUT4_O_14_I3
.sym 54595 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54597 soc.cpu.pcpi_rs1[17]
.sym 54600 soc.cpu.pcpi_rs1[25]
.sym 54602 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54603 soc.cpu.mem_la_addr_SB_LUT4_O_6_I3
.sym 54606 soc.cpu.mem_la_addr_SB_LUT4_O_3_I3
.sym 54608 soc.cpu.pcpi_rs1[28]
.sym 54609 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54612 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54613 soc.cpu.pcpi_rs1[29]
.sym 54614 soc.cpu.mem_la_addr_SB_LUT4_O_2_I3
.sym 54619 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54620 soc.cpu.mem_la_addr_SB_LUT4_O_5_I3
.sym 54621 soc.cpu.pcpi_rs1[26]
.sym 54622 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54623 CLK$SB_IO_IN_$glb_clk
.sym 54625 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54626 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 54627 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54628 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 54629 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 54630 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 54631 iomem_rdata[6]
.sym 54632 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 54633 iomem_addr[25]
.sym 54636 soc.cpu.decoded_rd[0]
.sym 54637 iomem_addr[27]
.sym 54638 soc.cpu.clear_prefetched_high_word_q_SB_DFFSS_Q_S
.sym 54639 soc.cpu.mem_wordsize[1]
.sym 54640 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54641 iomem_addr[24]
.sym 54642 iomem_addr[31]
.sym 54644 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 54645 iomem_addr[17]
.sym 54646 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 54647 iomem_addr[25]
.sym 54648 $PACKER_GND_NET
.sym 54649 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54650 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54651 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 54652 iomem_addr[17]
.sym 54653 soc.cpu.pcpi_rs1[29]
.sym 54654 soc.cpu.pcpi_rs2[22]
.sym 54655 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54656 soc.cpu.pcpi_rs1[17]
.sym 54658 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 54659 soc.cpu.pcpi_rs1[30]
.sym 54660 soc.mem_rdata[28]
.sym 54666 soc.cpu.mem_wordsize[2]
.sym 54667 soc.mem_rdata[26]
.sym 54672 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54675 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 54680 soc.cpu.mem_wordsize[1]
.sym 54682 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 54683 soc.cpu.cpu_state[6]
.sym 54684 soc.cpu.pcpi_rs1[0]
.sym 54685 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54687 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54691 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 54692 soc.cpu.pcpi_rs1[0]
.sym 54695 soc.cpu.pcpi_rs1[1]
.sym 54696 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 54699 soc.cpu.pcpi_rs1[1]
.sym 54700 soc.mem_rdata[26]
.sym 54701 soc.cpu.pcpi_rs1[0]
.sym 54702 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54717 soc.cpu.mem_wordsize[1]
.sym 54718 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 54719 soc.cpu.cpu_state[6]
.sym 54720 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 54723 soc.cpu.pcpi_rs1[1]
.sym 54725 soc.cpu.mem_wordsize[2]
.sym 54729 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54730 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 54731 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 54732 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54741 soc.cpu.pcpi_rs1[0]
.sym 54742 soc.cpu.mem_wordsize[2]
.sym 54743 soc.cpu.mem_wordsize[1]
.sym 54744 soc.cpu.pcpi_rs1[1]
.sym 54748 soc.cpu.mem_16bit_buffer[13]
.sym 54749 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 54750 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 54751 soc.cpu.mem_16bit_buffer[5]
.sym 54752 soc.cpu.mem_16bit_buffer[7]
.sym 54753 soc.cpu.mem_16bit_buffer[10]
.sym 54754 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_I3
.sym 54755 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3
.sym 54758 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 54761 gpio[15]
.sym 54762 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54767 soc.mem_rdata[31]
.sym 54771 soc.mem_rdata[23]
.sym 54772 soc.cpu.mem_wordsize[1]
.sym 54773 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 54774 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 54777 soc.cpu.mem_rdata_q[10]
.sym 54778 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 54779 soc.cpu.decoded_imm_j[5]
.sym 54780 LED_B$SB_IO_OUT
.sym 54782 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 54783 soc.cpu.mem_rdata_q[30]
.sym 54789 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 54790 soc.cpu.mem_wordsize[1]
.sym 54793 soc.mem_rdata[26]
.sym 54795 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54796 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54797 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 54798 soc.mem_rdata[29]
.sym 54800 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 54801 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54802 soc.cpu.pcpi_rs1[1]
.sym 54803 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 54804 soc.mem_rdata[21]
.sym 54805 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 54807 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 54808 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 54809 soc.mem_rdata[18]
.sym 54810 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54812 soc.cpu.pcpi_rs1[0]
.sym 54813 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 54814 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 54816 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 54818 soc.cpu.mem_rdata_latched[12]
.sym 54819 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 54820 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54822 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54823 soc.cpu.mem_wordsize[1]
.sym 54824 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 54828 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 54829 soc.mem_rdata[18]
.sym 54830 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54831 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 54834 soc.cpu.mem_rdata_latched[12]
.sym 54836 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 54837 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 54840 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 54841 soc.mem_rdata[29]
.sym 54842 soc.cpu.pcpi_rs1[0]
.sym 54843 soc.cpu.pcpi_rs1[1]
.sym 54847 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 54848 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 54849 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 54852 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54853 soc.mem_rdata[26]
.sym 54854 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54855 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54858 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 54859 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 54860 soc.cpu.mem_rdata_latched[12]
.sym 54865 soc.mem_rdata[21]
.sym 54866 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54868 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 54869 CLK$SB_IO_IN_$glb_clk
.sym 54871 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 54872 soc.cpu.mem_16bit_buffer[12]
.sym 54873 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 54874 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2
.sym 54875 soc.cpu.mem_rdata_latched[5]
.sym 54876 soc.cpu.mem_16bit_buffer[6]
.sym 54877 soc.cpu.mem_16bit_buffer[1]
.sym 54878 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2
.sym 54882 soc.cpu.is_alu_reg_imm
.sym 54884 soc.mem_rdata[19]
.sym 54886 soc.mem_valid
.sym 54887 soc.cpu.mem_xfer
.sym 54888 soc.mem_rdata[23]
.sym 54889 soc.mem_rdata[26]
.sym 54890 soc.mem_rdata[28]
.sym 54891 soc.mem_rdata[21]
.sym 54892 soc.mem_rdata[21]
.sym 54893 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 54894 soc.mem_rdata[29]
.sym 54895 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 54896 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 54897 iomem_wdata[9]
.sym 54898 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 54899 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54900 soc.cpu.pcpi_rs1[1]
.sym 54902 soc.cpu.pcpi_rs1[24]
.sym 54903 soc.cpu.mem_rdata_q[23]
.sym 54904 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 54905 soc.mem_rdata[22]
.sym 54906 soc.cpu.mem_16bit_buffer[12]
.sym 54914 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 54916 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 54917 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 54918 soc.cpu.pcpi_rs1[1]
.sym 54919 soc.mem_rdata[25]
.sym 54920 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 54921 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54922 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 54923 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 54924 soc.mem_rdata[28]
.sym 54925 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54926 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54927 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 54930 soc.mem_rdata[28]
.sym 54931 soc.cpu.pcpi_rs1[0]
.sym 54932 soc.cpu.mem_wordsize[1]
.sym 54933 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 54934 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54938 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 54939 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 54940 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54941 soc.mem_rdata[20]
.sym 54943 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 54945 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54946 soc.mem_rdata[28]
.sym 54947 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54948 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 54951 soc.mem_rdata[25]
.sym 54952 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54953 soc.cpu.pcpi_rs1[0]
.sym 54954 soc.cpu.pcpi_rs1[1]
.sym 54957 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 54959 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 54960 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 54963 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 54964 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 54965 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 54971 soc.mem_rdata[20]
.sym 54972 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54975 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54976 soc.cpu.mem_wordsize[1]
.sym 54978 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 54981 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 54982 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 54984 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 54987 soc.cpu.pcpi_rs1[0]
.sym 54988 soc.cpu.pcpi_rs1[1]
.sym 54989 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 54990 soc.mem_rdata[28]
.sym 54991 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 54992 CLK$SB_IO_IN_$glb_clk
.sym 54994 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 54995 soc.cpu.mem_16bit_buffer[11]
.sym 54996 soc.cpu.mem_16bit_buffer[2]
.sym 54997 soc.cpu.mem_16bit_buffer[4]
.sym 54998 soc.cpu.mem_16bit_buffer[0]
.sym 54999 soc.cpu.mem_16bit_buffer[3]
.sym 55000 soc.cpu.mem_rdata_latched[1]
.sym 55001 soc.cpu.mem_rdata_latched[0]
.sym 55005 soc.cpu.decoded_imm_j[14]
.sym 55006 soc.mem_rdata[16]
.sym 55007 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 55008 soc.mem_rdata[16]
.sym 55009 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 55010 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 55012 soc.mem_rdata[28]
.sym 55013 iomem_wdata[29]
.sym 55014 soc.cpu.pcpi_rs1[1]
.sym 55015 soc.mem_rdata[25]
.sym 55016 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 55017 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55018 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55019 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 55020 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 55021 soc.cpu.mem_16bit_buffer[3]
.sym 55022 soc.cpu.mem_rdata_latched[5]
.sym 55023 soc.cpu.mem_rdata_latched[1]
.sym 55024 soc.cpu.mem_16bit_buffer[6]
.sym 55025 soc.mem_rdata[20]
.sym 55026 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 55027 soc.mem_rdata[20]
.sym 55028 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 55029 soc.cpu.mem_la_secondword
.sym 55037 LED_R_SB_DFFESR_Q_E
.sym 55038 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 55040 soc.mem_rdata[18]
.sym 55041 soc.mem_rdata[16]
.sym 55042 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 55043 soc.cpu.mem_rdata_q[2]
.sym 55045 soc.cpu.pcpi_rs1[0]
.sym 55046 soc.cpu.mem_rdata_latched[0]
.sym 55047 soc.cpu.mem_rdata_q[0]
.sym 55048 soc.cpu.mem_xfer
.sym 55050 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 55051 iomem_wdata[10]
.sym 55052 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 55058 iomem_wdata[11]
.sym 55059 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55060 soc.cpu.pcpi_rs1[1]
.sym 55063 soc.cpu.mem_rdata_q[18]
.sym 55065 soc.cpu.mem_rdata_latched[1]
.sym 55066 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 55069 soc.mem_rdata[18]
.sym 55070 soc.cpu.mem_xfer
.sym 55071 soc.cpu.mem_rdata_q[18]
.sym 55074 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 55075 soc.mem_rdata[16]
.sym 55076 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 55077 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 55080 soc.cpu.mem_rdata_latched[0]
.sym 55081 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 55082 soc.cpu.mem_xfer
.sym 55083 soc.cpu.mem_rdata_latched[1]
.sym 55086 iomem_wdata[11]
.sym 55092 iomem_wdata[10]
.sym 55098 soc.cpu.mem_rdata_q[0]
.sym 55099 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 55101 soc.cpu.mem_xfer
.sym 55104 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 55105 soc.cpu.mem_rdata_q[2]
.sym 55106 soc.cpu.mem_xfer
.sym 55107 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 55110 soc.cpu.pcpi_rs1[0]
.sym 55111 soc.cpu.pcpi_rs1[1]
.sym 55112 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55114 LED_R_SB_DFFESR_Q_E
.sym 55115 CLK$SB_IO_IN_$glb_clk
.sym 55116 resetn_SB_LUT4_I3_O_$glb_sr
.sym 55117 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2
.sym 55118 soc.cpu.mem_rdata_latched[4]
.sym 55119 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 55120 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_I2_I3
.sym 55121 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55122 soc.cpu.mem_rdata_latched[2]
.sym 55123 gpio[15]
.sym 55124 LED_G$SB_IO_OUT
.sym 55127 soc.cpu.decoded_rd[3]
.sym 55129 soc.cpu.mem_la_secondword
.sym 55131 LED_R_SB_DFFESR_Q_E
.sym 55132 soc.mem_rdata[19]
.sym 55133 soc.cpu.pcpi_rs1[0]
.sym 55134 soc.cpu.mem_rdata_latched[0]
.sym 55135 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 55136 soc.mem_rdata[18]
.sym 55137 P2_4$SB_IO_OUT
.sym 55139 soc.mem_rdata[27]
.sym 55140 soc.mem_rdata[20]
.sym 55141 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 55142 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55143 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 55144 soc.cpu.mem_rdata_latched[3]
.sym 55145 iomem_wdata[15]
.sym 55146 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 55147 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 55149 iomem_wdata[14]
.sym 55151 soc.cpu.mem_rdata_latched[0]
.sym 55152 soc.cpu.mem_rdata_latched[4]
.sym 55158 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 55160 soc.mem_rdata[19]
.sym 55161 soc.cpu.mem_rdata_q[16]
.sym 55163 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 55165 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 55166 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_I2_I3
.sym 55168 soc.cpu.mem_rdata_q[3]
.sym 55169 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 55170 soc.cpu.mem_rdata_q[17]
.sym 55171 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55172 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2
.sym 55173 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 55174 soc.cpu.mem_xfer
.sym 55179 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55180 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 55182 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55184 soc.cpu.mem_rdata_q[19]
.sym 55186 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 55187 soc.cpu.mem_rdata_latched[2]
.sym 55189 soc.cpu.mem_la_secondword
.sym 55191 soc.cpu.mem_la_secondword
.sym 55193 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55194 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55197 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2
.sym 55198 soc.cpu.mem_la_secondword
.sym 55199 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_I2_I3
.sym 55203 soc.mem_rdata[19]
.sym 55204 soc.cpu.mem_rdata_q[19]
.sym 55205 soc.cpu.mem_xfer
.sym 55206 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 55210 soc.cpu.mem_xfer
.sym 55211 soc.cpu.mem_rdata_q[19]
.sym 55212 soc.mem_rdata[19]
.sym 55215 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 55216 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 55217 soc.cpu.mem_xfer
.sym 55218 soc.cpu.mem_rdata_q[3]
.sym 55221 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 55222 soc.cpu.mem_rdata_latched[2]
.sym 55224 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 55228 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55229 soc.cpu.mem_xfer
.sym 55230 soc.cpu.mem_rdata_q[16]
.sym 55233 soc.cpu.mem_rdata_q[17]
.sym 55234 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 55236 soc.cpu.mem_xfer
.sym 55237 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 55238 CLK$SB_IO_IN_$glb_clk
.sym 55240 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 55241 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55242 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I2_I3
.sym 55243 soc.cpu.mem_rdata_latched[6]
.sym 55244 gpio[14]
.sym 55245 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2
.sym 55246 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 55247 LED_R$SB_IO_OUT
.sym 55251 P2_8$SB_IO_OUT
.sym 55252 soc.cpu.mem_rdata_q[2]
.sym 55253 gpio[15]
.sym 55254 soc.cpu.mem_rdata_q[19]
.sym 55256 soc.cpu.mem_rdata_q[3]
.sym 55257 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 55259 soc.mem_rdata[20]
.sym 55261 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 55263 soc.mem_rdata[27]
.sym 55264 soc.cpu.mem_rdata_q[10]
.sym 55265 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 55266 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55267 soc.cpu.mem_16bit_buffer[11]
.sym 55268 iomem_wdata[8]
.sym 55270 soc.cpu.mem_rdata_latched[2]
.sym 55271 soc.cpu.decoded_imm_j[5]
.sym 55273 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 55274 LED_G$SB_IO_OUT
.sym 55275 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55281 soc.cpu.mem_xfer
.sym 55282 soc.mem_rdata[16]
.sym 55283 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2
.sym 55284 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_I3
.sym 55285 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3
.sym 55288 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 55289 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 55290 soc.cpu.mem_la_secondword
.sym 55291 soc.cpu.mem_16bit_buffer[3]
.sym 55292 soc.cpu.mem_rdata_q[16]
.sym 55293 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3
.sym 55294 soc.cpu.mem_rdata_latched[5]
.sym 55295 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 55296 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 55298 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3
.sym 55299 soc.cpu.mem_rdata_q[15]
.sym 55300 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 55306 soc.cpu.mem_rdata_latched[12]
.sym 55307 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 55308 soc.cpu.mem_rdata_latched[6]
.sym 55314 soc.cpu.mem_rdata_q[16]
.sym 55315 soc.mem_rdata[16]
.sym 55316 soc.cpu.mem_xfer
.sym 55320 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 55321 soc.cpu.mem_xfer
.sym 55323 soc.cpu.mem_rdata_q[15]
.sym 55326 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 55328 soc.cpu.mem_rdata_latched[5]
.sym 55329 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3
.sym 55333 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 55334 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 55335 soc.cpu.mem_rdata_latched[6]
.sym 55338 soc.cpu.mem_rdata_latched[12]
.sym 55340 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 55341 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 55346 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 55350 soc.cpu.mem_la_secondword
.sym 55351 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_I3
.sym 55353 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3
.sym 55356 soc.cpu.mem_16bit_buffer[3]
.sym 55357 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3
.sym 55358 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 55359 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2
.sym 55361 CLK$SB_IO_IN_$glb_clk
.sym 55363 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 55364 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I2_O
.sym 55365 iomem_rdata[8]
.sym 55366 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 55367 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 55368 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 55369 iomem_rdata[14]
.sym 55370 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55375 soc.cpu.mem_xfer
.sym 55376 soc.cpu.mem_la_secondword
.sym 55378 soc.cpu.mem_rdata_latched[6]
.sym 55380 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 55385 resetn
.sym 55386 soc.mem_rdata[24]
.sym 55387 soc.cpu.mem_16bit_buffer[12]
.sym 55388 soc.cpu.mem_rdata_latched[12]
.sym 55389 soc.cpu.mem_rdata_latched[6]
.sym 55390 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 55391 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 55392 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55393 iomem_wdata[9]
.sym 55394 LED_R_SB_DFFESR_Q_E
.sym 55395 soc.cpu.mem_rdata_q[23]
.sym 55396 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 55397 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 55398 soc.cpu.mem_rdata_latched[3]
.sym 55404 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55405 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55410 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 55411 soc.cpu.mem_rdata_latched[3]
.sym 55412 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 55413 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 55414 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 55418 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 55419 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55420 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 55422 soc.cpu.mem_rdata_latched[4]
.sym 55424 soc.cpu.mem_rdata_latched[12]
.sym 55427 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 55430 soc.cpu.mem_la_secondword
.sym 55431 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 55433 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 55435 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 55438 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55439 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 55440 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 55443 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 55445 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 55449 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 55452 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 55455 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55456 soc.cpu.mem_rdata_latched[12]
.sym 55457 soc.cpu.mem_rdata_latched[3]
.sym 55458 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 55461 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 55462 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55463 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 55464 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 55467 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 55468 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55469 soc.cpu.mem_la_secondword
.sym 55470 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55473 soc.cpu.mem_rdata_latched[4]
.sym 55474 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 55476 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 55479 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 55482 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 55483 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 55484 CLK$SB_IO_IN_$glb_clk
.sym 55486 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55487 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 55488 soc.cpu.mem_rdata_q[8]
.sym 55489 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0
.sym 55490 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55491 soc.cpu.mem_rdata_q[7]
.sym 55492 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55493 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 55496 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 55500 iomem_wdata[30]
.sym 55502 iomem_wdata[13]
.sym 55503 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55507 led_rgb_data[16]
.sym 55509 iomem_rdata[8]
.sym 55510 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55511 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 55512 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 55513 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55514 soc.cpu.mem_rdata_latched[5]
.sym 55515 soc.cpu.mem_rdata_latched[1]
.sym 55516 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 55517 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 55518 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55519 soc.cpu.mem_rdata_q[30]
.sym 55520 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55521 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 55527 soc.cpu.mem_rdata_q[10]
.sym 55528 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I2_O
.sym 55529 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55530 soc.cpu.mem_rdata_q[19]
.sym 55531 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 55532 soc.cpu.mem_rdata_latched[5]
.sym 55533 soc.cpu.mem_rdata_q[11]
.sym 55535 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 55536 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55541 soc.cpu.mem_xfer
.sym 55542 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55543 soc.cpu.mem_rdata_q[30]
.sym 55546 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 55549 soc.cpu.mem_rdata_latched[6]
.sym 55556 soc.cpu.mem_rdata_latched[12]
.sym 55557 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 55558 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 55560 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55561 soc.cpu.mem_xfer
.sym 55562 soc.cpu.mem_rdata_q[10]
.sym 55563 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 55566 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 55567 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55572 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55574 soc.cpu.mem_rdata_latched[12]
.sym 55580 soc.cpu.mem_rdata_latched[5]
.sym 55581 soc.cpu.mem_rdata_latched[6]
.sym 55584 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 55585 soc.cpu.mem_rdata_q[19]
.sym 55587 soc.cpu.mem_xfer
.sym 55590 soc.cpu.mem_xfer
.sym 55592 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 55593 soc.cpu.mem_rdata_q[30]
.sym 55596 soc.cpu.mem_rdata_q[11]
.sym 55597 soc.cpu.mem_xfer
.sym 55598 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55599 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 55602 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I2_O
.sym 55603 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 55607 CLK$SB_IO_IN_$glb_clk
.sym 55609 soc.cpu.mem_rdata_q[14]
.sym 55610 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55611 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 55612 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 55613 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 55614 soc.cpu.mem_rdata_q[9]
.sym 55615 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3
.sym 55616 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 55622 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55624 soc.cpu.trap_SB_LUT4_I3_O
.sym 55626 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 55628 iomem_wdata[24]
.sym 55632 soc.cpu.mem_rdata_q[8]
.sym 55633 soc.cpu.mem_rdata_latched[4]
.sym 55634 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55636 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 55637 soc.cpu.mem_rdata_latched[3]
.sym 55639 soc.cpu.mem_rdata_latched[0]
.sym 55640 soc.cpu.mem_rdata_latched[4]
.sym 55642 soc.cpu.mem_rdata_latched[12]
.sym 55643 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 55644 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 55651 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 55654 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 55655 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55657 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 55658 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 55659 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 55661 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 55662 soc.cpu.mem_rdata_latched[12]
.sym 55663 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 55664 soc.cpu.mem_rdata_latched[4]
.sym 55665 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 55666 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55668 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55669 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 55670 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55671 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 55672 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55674 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55676 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 55677 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 55678 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 55683 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 55684 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 55685 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55686 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 55689 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 55692 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 55695 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 55698 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 55701 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55702 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 55703 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 55704 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 55707 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 55708 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55709 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55710 soc.cpu.mem_rdata_latched[4]
.sym 55714 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 55715 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 55719 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55720 soc.cpu.mem_rdata_latched[12]
.sym 55722 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 55725 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 55726 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 55727 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 55728 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55729 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 55730 CLK$SB_IO_IN_$glb_clk
.sym 55732 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55733 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 55734 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 55735 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55736 soc.cpu.mem_rdata_q[30]
.sym 55737 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55738 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55739 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 55745 $PACKER_VCC_NET
.sym 55750 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3
.sym 55751 soc.cpu.mem_rdata_q[14]
.sym 55753 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55754 soc.cpu.mem_rdata_q[31]
.sym 55757 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55758 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55760 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 55761 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55763 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55764 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55765 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 55766 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 55767 soc.cpu.mem_rdata_latched[2]
.sym 55773 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 55774 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55775 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 55779 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 55781 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55783 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 55786 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 55787 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 55788 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 55789 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55790 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55791 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 55792 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55794 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 55795 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55797 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55799 soc.cpu.mem_rdata_latched[0]
.sym 55800 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55801 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55802 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55803 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55804 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 55806 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 55807 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55808 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 55809 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55812 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55813 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55814 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55815 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55819 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55820 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 55826 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 55827 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 55830 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 55831 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 55832 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 55833 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 55836 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 55837 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 55838 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55839 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 55842 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55843 soc.cpu.mem_rdata_latched[0]
.sym 55844 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 55845 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55848 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55849 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55850 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55851 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 55855 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55856 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55857 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 55858 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55859 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55860 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 55861 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55862 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 55868 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 55870 soc.cpu.mem_rdata_q[24]
.sym 55878 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 55879 soc.cpu.mem_rdata_latched[3]
.sym 55880 soc.cpu.mem_rdata_latched[12]
.sym 55881 soc.cpu.mem_rdata_latched[6]
.sym 55882 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 55884 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55885 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55886 soc.cpu.mem_rdata_q[23]
.sym 55887 soc.cpu.mem_16bit_buffer[12]
.sym 55888 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 55889 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 55890 soc.cpu.mem_rdata_latched[3]
.sym 55896 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 55897 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 55898 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 55899 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55900 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 55902 soc.cpu.mem_rdata_latched[12]
.sym 55903 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55904 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55905 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55906 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 55907 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55908 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55910 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55911 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 55912 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55915 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55917 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 55918 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55920 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55922 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 55929 soc.cpu.mem_rdata_latched[12]
.sym 55930 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 55931 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 55932 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 55935 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 55936 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55937 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55938 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55941 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55942 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55943 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 55944 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 55947 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55948 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 55949 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55953 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 55954 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55955 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 55956 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55961 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55962 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55965 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 55966 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55967 soc.cpu.mem_rdata_latched[12]
.sym 55968 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55972 soc.cpu.mem_rdata_latched[12]
.sym 55973 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 55978 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1
.sym 55979 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 55980 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 55981 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55982 soc.cpu.mem_rdata_q[13]
.sym 55983 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55984 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 55985 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55997 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56003 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 56004 $PACKER_VCC_NET
.sym 56005 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 56006 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 56007 soc.cpu.mem_rdata_latched[1]
.sym 56008 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 56009 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 56011 soc.cpu.mem_rdata_latched[5]
.sym 56013 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 56020 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 56021 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 56022 soc.cpu.mem_rdata_latched[0]
.sym 56023 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 56024 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 56025 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 56026 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 56027 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56029 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 56030 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 56031 soc.cpu.mem_rdata_latched[1]
.sym 56033 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 56034 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3
.sym 56037 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 56039 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 56041 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 56044 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 56045 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 56047 soc.cpu.mem_16bit_buffer[12]
.sym 56048 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 56049 soc.cpu.mem_rdata_latched[12]
.sym 56050 soc.cpu.mem_rdata_latched[3]
.sym 56052 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 56054 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 56055 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 56058 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 56059 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 56060 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 56061 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 56064 soc.cpu.mem_rdata_latched[3]
.sym 56067 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 56070 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 56071 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 56072 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 56073 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 56077 soc.cpu.mem_rdata_latched[0]
.sym 56079 soc.cpu.mem_rdata_latched[1]
.sym 56082 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56084 soc.cpu.mem_rdata_latched[12]
.sym 56088 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3
.sym 56090 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 56091 soc.cpu.mem_16bit_buffer[12]
.sym 56094 soc.cpu.mem_rdata_latched[12]
.sym 56096 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56097 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 56098 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 56099 CLK$SB_IO_IN_$glb_clk
.sym 56101 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 56102 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 56103 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 56104 soc.cpu.mem_rdata_q[23]
.sym 56105 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56106 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2
.sym 56107 soc.cpu.mem_rdata_q[21]
.sym 56108 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56119 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56123 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 56124 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 56125 soc.cpu.mem_rdata_latched[4]
.sym 56127 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56128 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 56129 soc.cpu.mem_rdata_latched[3]
.sym 56130 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 56132 soc.cpu.mem_rdata_latched[4]
.sym 56134 soc.cpu.mem_rdata_latched[12]
.sym 56135 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 56136 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 56144 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 56146 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 56147 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 56148 soc.cpu.mem_rdata_latched[12]
.sym 56149 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 56150 soc.cpu.mem_xfer
.sym 56151 soc.cpu.mem_rdata_latched[3]
.sym 56152 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 56153 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 56154 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 56155 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 56157 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 56158 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 56159 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56160 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 56161 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 56162 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 56163 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 56164 soc.cpu.mem_rdata_q[21]
.sym 56166 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 56167 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 56168 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 56172 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 56173 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56175 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56176 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 56177 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 56178 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 56181 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 56182 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 56183 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 56184 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 56187 soc.cpu.mem_rdata_latched[3]
.sym 56188 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 56189 soc.cpu.mem_rdata_latched[12]
.sym 56193 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 56194 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 56195 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56199 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 56200 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 56201 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 56202 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 56205 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 56206 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 56211 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 56212 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 56213 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 56214 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 56218 soc.cpu.mem_rdata_q[21]
.sym 56219 soc.cpu.mem_xfer
.sym 56220 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 56224 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56225 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 56226 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2
.sym 56227 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 56228 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 56229 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 56230 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 56231 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1
.sym 56236 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56239 soc.cpu.mem_rdata_q[23]
.sym 56242 soc.cpu.mem_rdata_q[20]
.sym 56248 soc.cpu.mem_rdata_latched[2]
.sym 56249 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 56258 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 56267 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 56268 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 56269 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 56270 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 56271 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 56272 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56274 soc.cpu.mem_rdata_latched[2]
.sym 56276 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 56277 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 56278 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 56280 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 56282 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 56283 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 56285 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 56286 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 56288 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 56289 soc.cpu.mem_rdata_latched[3]
.sym 56291 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 56292 soc.cpu.mem_rdata_latched[4]
.sym 56293 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 56294 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 56295 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 56296 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 56298 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 56301 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 56304 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 56305 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 56307 soc.cpu.mem_rdata_latched[4]
.sym 56310 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 56311 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 56312 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 56313 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 56316 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 56317 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 56318 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 56322 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 56323 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56324 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 56325 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 56328 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 56330 soc.cpu.mem_rdata_latched[3]
.sym 56331 soc.cpu.mem_rdata_latched[2]
.sym 56335 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 56336 soc.cpu.mem_rdata_latched[4]
.sym 56337 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 56340 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 56341 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 56343 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 56344 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 56345 CLK$SB_IO_IN_$glb_clk
.sym 56347 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 56349 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56350 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3
.sym 56352 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 56354 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 56359 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 56374 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 56378 soc.cpu.mem_rdata_latched[6]
.sym 56390 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 56393 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 56397 soc.cpu.mem_rdata_latched[4]
.sym 56400 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_I0
.sym 56402 soc.cpu.mem_rdata_latched[6]
.sym 56404 soc.cpu.mem_rdata_latched[12]
.sym 56409 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 56413 soc.cpu.mem_rdata_latched[5]
.sym 56418 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 56439 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_I0
.sym 56440 soc.cpu.mem_rdata_latched[12]
.sym 56441 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 56442 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 56457 soc.cpu.mem_rdata_latched[5]
.sym 56458 soc.cpu.mem_rdata_latched[6]
.sym 56459 soc.cpu.mem_rdata_latched[4]
.sym 56460 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 56463 soc.cpu.mem_rdata_latched[6]
.sym 56464 soc.cpu.mem_rdata_latched[5]
.sym 56465 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 56466 soc.cpu.mem_rdata_latched[4]
.sym 56482 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 56485 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 56487 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 56492 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 56495 soc.cpu.mem_rdata_latched[5]
.sym 56514 CLK$SB_IO_IN
.sym 56515 P2_8$SB_IO_OUT
.sym 56535 P2_8$SB_IO_OUT
.sym 56538 CLK$SB_IO_IN
.sym 56569 soc.simpleuart.send_pattern[9]
.sym 56592 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56593 soc.cpu.mem_rdata_q[14]
.sym 56619 soc.simpleuart.send_pattern[1]
.sym 56622 UART_TX_SB_DFFESS_Q_E
.sym 56625 iomem_wdata[7]
.sym 56627 soc.simpleuart.send_pattern[9]
.sym 56629 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 56639 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 56644 soc.simpleuart.send_pattern[9]
.sym 56645 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 56646 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 56647 iomem_wdata[7]
.sym 56650 soc.simpleuart.send_pattern[1]
.sym 56651 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 56652 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 56690 UART_TX_SB_DFFESS_Q_E
.sym 56691 CLK$SB_IO_IN_$glb_clk
.sym 56692 resetn_SB_LUT4_I3_O_$glb_sr
.sym 56698 soc.simpleuart.send_bitcnt[1]
.sym 56699 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 56700 soc.simpleuart.send_bitcnt[3]
.sym 56701 soc.simpleuart.send_bitcnt[2]
.sym 56702 soc.simpleuart.send_bitcnt[0]
.sym 56703 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 56704 UART_TX_SB_DFFESS_Q_E
.sym 56709 $PACKER_VCC_NET
.sym 56712 soc.ram_ready
.sym 56714 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 56719 soc.ram_ready
.sym 56737 soc.cpu.mem_rdata_q[31]
.sym 56738 soc.simpleuart_reg_div_do[2]
.sym 56740 resetn
.sym 56741 UART_TX_SB_DFFESS_Q_E
.sym 56742 iomem_wdata[4]
.sym 56746 iomem_wdata[5]
.sym 56749 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 56751 iomem_wdata[6]
.sym 56752 soc.simpleuart_reg_div_do[4]
.sym 56753 iomem_wdata[1]
.sym 56757 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3
.sym 56758 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56759 $PACKER_VCC_NET
.sym 56760 iomem_wdata[0]
.sym 56774 soc.simpleuart.send_pattern[8]
.sym 56775 iomem_wdata[6]
.sym 56776 soc.simpleuart.send_pattern[7]
.sym 56777 iomem_wdata[1]
.sym 56778 soc.simpleuart.send_pattern[5]
.sym 56784 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 56785 UART_TX_SB_DFFESS_Q_E
.sym 56788 iomem_wdata[3]
.sym 56789 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 56791 iomem_wdata[0]
.sym 56796 iomem_wdata[2]
.sym 56797 soc.simpleuart.send_pattern[6]
.sym 56799 iomem_wdata[4]
.sym 56800 iomem_wdata[5]
.sym 56801 soc.simpleuart.send_pattern[2]
.sym 56803 soc.simpleuart.send_pattern[3]
.sym 56804 soc.simpleuart.send_pattern[4]
.sym 56807 soc.simpleuart.send_pattern[2]
.sym 56808 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 56809 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 56810 iomem_wdata[0]
.sym 56819 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 56820 iomem_wdata[6]
.sym 56821 soc.simpleuart.send_pattern[8]
.sym 56822 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 56825 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 56826 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 56827 iomem_wdata[1]
.sym 56828 soc.simpleuart.send_pattern[3]
.sym 56831 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 56832 soc.simpleuart.send_pattern[6]
.sym 56833 iomem_wdata[4]
.sym 56834 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 56837 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 56838 iomem_wdata[2]
.sym 56839 soc.simpleuart.send_pattern[4]
.sym 56840 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 56843 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 56844 iomem_wdata[3]
.sym 56845 soc.simpleuart.send_pattern[5]
.sym 56846 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 56849 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 56850 soc.simpleuart.send_pattern[7]
.sym 56851 iomem_wdata[5]
.sym 56852 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 56853 UART_TX_SB_DFFESS_Q_E
.sym 56854 CLK$SB_IO_IN_$glb_clk
.sym 56855 resetn_SB_LUT4_I3_O_$glb_sr
.sym 56856 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 56857 soc.simpleuart.send_divcnt[0]
.sym 56858 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 56859 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 56860 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 56861 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 56862 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 56863 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 56867 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 56868 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 56881 soc.simpleuart_reg_div_do[7]
.sym 56882 iomem_wdata[2]
.sym 56883 soc.simpleuart_reg_div_do[6]
.sym 56885 soc.simpleuart.send_divcnt[19]
.sym 56887 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 56888 soc.memory.wen[1]
.sym 56890 soc.simpleuart_reg_div_do[19]
.sym 56891 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 56903 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 56905 soc.simpleuart_reg_div_do[2]
.sym 56907 iomem_wstrb[1]
.sym 56911 iomem_wstrb[0]
.sym 56918 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 56923 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56931 iomem_wstrb[1]
.sym 56933 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 56942 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 56943 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56945 iomem_wstrb[0]
.sym 56948 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 56950 iomem_wstrb[0]
.sym 56969 soc.simpleuart_reg_div_do[2]
.sym 56995 soc.simpleuart.send_divcnt[5]
.sym 56997 soc.memory.cs_0
.sym 57002 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 57004 soc.simpleuart_reg_div_do[11]
.sym 57007 soc.simpleuart_reg_div_do[31]
.sym 57010 soc.cpu.mem_rdata_q[12]
.sym 57012 iomem_addr[6]
.sym 57013 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 57020 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 57022 soc.simpleuart.send_divcnt[9]
.sym 57023 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 57025 soc.simpleuart_reg_div_do[5]
.sym 57026 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57028 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 57034 soc.simpleuart.send_divcnt[11]
.sym 57036 soc.simpleuart_reg_div_do[10]
.sym 57039 soc.simpleuart_reg_div_do[11]
.sym 57040 soc.simpleuart_reg_div_do[9]
.sym 57044 soc.simpleuart_reg_div_do[3]
.sym 57045 soc.simpleuart.send_divcnt[19]
.sym 57047 soc.simpleuart_reg_div_do[1]
.sym 57049 soc.simpleuart_reg_div_do[0]
.sym 57050 soc.simpleuart_reg_div_do[19]
.sym 57051 soc.simpleuart.send_divcnt[5]
.sym 57053 soc.simpleuart.send_divcnt[19]
.sym 57054 soc.simpleuart_reg_div_do[19]
.sym 57055 soc.simpleuart.send_divcnt[5]
.sym 57056 soc.simpleuart_reg_div_do[5]
.sym 57061 soc.simpleuart_reg_div_do[3]
.sym 57065 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 57066 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 57067 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57068 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 57073 soc.simpleuart_reg_div_do[5]
.sym 57077 soc.simpleuart_reg_div_do[9]
.sym 57078 soc.simpleuart.send_divcnt[11]
.sym 57079 soc.simpleuart.send_divcnt[9]
.sym 57080 soc.simpleuart_reg_div_do[11]
.sym 57084 soc.simpleuart_reg_div_do[0]
.sym 57089 soc.simpleuart_reg_div_do[10]
.sym 57098 soc.simpleuart_reg_div_do[1]
.sym 57112 soc.memory.cs_0
.sym 57114 soc.simpleuart.send_divcnt[12]
.sym 57116 soc.simpleuart.send_divcnt[9]
.sym 57118 iomem_wstrb[1]
.sym 57120 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 57122 soc.ram_ready
.sym 57124 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57126 soc.simpleuart_reg_div_do[0]
.sym 57129 iomem_addr[5]
.sym 57130 soc.simpleuart_reg_div_do[3]
.sym 57132 iomem_wdata[5]
.sym 57133 soc.simpleuart_reg_div_do[1]
.sym 57134 soc.simpleuart_reg_div_do[2]
.sym 57135 iomem_wdata[4]
.sym 57136 resetn
.sym 57137 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 57146 soc.simpleuart_reg_div_do[15]
.sym 57147 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 57148 soc.simpleuart.send_divcnt[10]
.sym 57149 soc.simpleuart_reg_div_do[11]
.sym 57150 soc.simpleuart.send_divcnt[11]
.sym 57151 soc.simpleuart.send_divcnt[20]
.sym 57153 soc.simpleuart.send_divcnt[17]
.sym 57155 soc.simpleuart_reg_div_do[20]
.sym 57156 soc.simpleuart_reg_div_do[17]
.sym 57157 soc.simpleuart_reg_div_do[14]
.sym 57158 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 57159 soc.simpleuart_reg_div_do[10]
.sym 57161 soc.simpleuart_reg_div_do[12]
.sym 57164 soc.simpleuart_reg_div_do[11]
.sym 57166 soc.simpleuart_reg_div_do[12]
.sym 57167 soc.simpleuart.recv_divcnt[12]
.sym 57172 soc.simpleuart.send_divcnt[12]
.sym 57176 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 57177 soc.simpleuart_reg_div_do[20]
.sym 57178 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 57179 soc.simpleuart.send_divcnt[20]
.sym 57183 soc.simpleuart_reg_div_do[12]
.sym 57189 soc.simpleuart_reg_div_do[11]
.sym 57194 soc.simpleuart.send_divcnt[17]
.sym 57195 soc.simpleuart_reg_div_do[17]
.sym 57196 soc.simpleuart_reg_div_do[12]
.sym 57197 soc.simpleuart.send_divcnt[12]
.sym 57203 soc.simpleuart_reg_div_do[15]
.sym 57208 soc.simpleuart_reg_div_do[14]
.sym 57212 soc.simpleuart_reg_div_do[11]
.sym 57213 soc.simpleuart.send_divcnt[10]
.sym 57214 soc.simpleuart_reg_div_do[10]
.sym 57215 soc.simpleuart.send_divcnt[11]
.sym 57220 soc.simpleuart.recv_divcnt[12]
.sym 57236 soc.cpu.mem_rdata_q[30]
.sym 57237 soc.simpleuart.send_divcnt[20]
.sym 57239 soc.simpleuart.send_divcnt[17]
.sym 57240 soc.simpleuart_reg_div_do[15]
.sym 57242 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 57249 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 57250 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 57251 iomem_wdata[1]
.sym 57253 iomem_wdata[6]
.sym 57255 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 57256 iomem_wdata[0]
.sym 57257 soc.simpleuart_reg_div_do[4]
.sym 57259 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 57260 $PACKER_VCC_NET
.sym 57267 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 57270 soc.simpleuart.recv_divcnt[20]
.sym 57272 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 57276 soc.simpleuart.send_divcnt[29]
.sym 57278 soc.simpleuart.send_divcnt[30]
.sym 57279 soc.simpleuart_reg_div_do[31]
.sym 57280 soc.simpleuart.send_divcnt[31]
.sym 57283 soc.simpleuart_reg_div_do[20]
.sym 57290 soc.simpleuart_reg_div_do[16]
.sym 57292 soc.simpleuart.recv_divcnt[21]
.sym 57293 soc.simpleuart_reg_div_do[30]
.sym 57295 soc.simpleuart_reg_div_do[29]
.sym 57296 soc.simpleuart.recv_divcnt[19]
.sym 57300 soc.simpleuart.recv_divcnt[21]
.sym 57306 soc.simpleuart_reg_div_do[31]
.sym 57307 soc.simpleuart.send_divcnt[31]
.sym 57314 soc.simpleuart_reg_div_do[16]
.sym 57317 soc.simpleuart.recv_divcnt[19]
.sym 57323 soc.simpleuart_reg_div_do[29]
.sym 57324 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 57325 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 57326 soc.simpleuart.send_divcnt[29]
.sym 57329 soc.simpleuart_reg_div_do[20]
.sym 57335 soc.simpleuart.recv_divcnt[20]
.sym 57341 soc.simpleuart.send_divcnt[31]
.sym 57342 soc.simpleuart_reg_div_do[30]
.sym 57343 soc.simpleuart.send_divcnt[30]
.sym 57344 soc.simpleuart_reg_div_do[31]
.sym 57356 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 57359 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 57360 soc.simpleuart_reg_div_do[28]
.sym 57361 soc.simpleuart_reg_div_do[27]
.sym 57363 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 57364 soc.simpleuart.send_divcnt[29]
.sym 57366 soc.simpleuart.send_divcnt[30]
.sym 57368 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 57370 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 57372 soc.simpleuart.recv_buf_data[5]
.sym 57373 soc.simpleuart_reg_div_do[7]
.sym 57374 iomem_wdata[2]
.sym 57375 soc.simpleuart_reg_div_do[6]
.sym 57376 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 57379 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 57383 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 57391 soc.simpleuart.recv_buf_valid
.sym 57392 iomem_wdata[2]
.sym 57394 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 57400 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 57401 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 57404 soc.simpleuart.recv_divcnt[4]
.sym 57407 soc.simpleuart.recv_divcnt[29]
.sym 57408 soc.simpleuart_reg_div_do[17]
.sym 57411 soc.simpleuart.recv_divcnt[31]
.sym 57416 iomem_wdata[0]
.sym 57419 soc.simpleuart.recv_divcnt[27]
.sym 57422 iomem_wdata[0]
.sym 57429 soc.simpleuart.recv_divcnt[31]
.sym 57435 soc.simpleuart_reg_div_do[17]
.sym 57442 soc.simpleuart.recv_divcnt[27]
.sym 57447 iomem_wdata[2]
.sym 57453 soc.simpleuart.recv_divcnt[29]
.sym 57460 soc.simpleuart.recv_divcnt[4]
.sym 57464 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 57465 soc.simpleuart.recv_buf_valid
.sym 57466 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 57468 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 57469 CLK$SB_IO_IN_$glb_clk
.sym 57470 resetn_SB_LUT4_I3_O_$glb_sr
.sym 57471 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 57472 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 57473 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O
.sym 57474 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 57475 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_I1
.sym 57476 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 57477 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_I1
.sym 57478 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 57481 soc.cpu.mem_rdata_q[23]
.sym 57482 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 57484 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 57485 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 57492 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 57496 soc.simpleuart_reg_div_do[11]
.sym 57499 iomem_addr[6]
.sym 57500 soc.simpleuart_reg_div_do[2]
.sym 57501 soc.spimemio.dout_data[5]
.sym 57502 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 57504 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 57505 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 57506 soc.cpu.mem_rdata_q[12]
.sym 57521 soc.simpleuart.recv_buf_data[4]
.sym 57527 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 57530 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 57531 iomem_wdata[7]
.sym 57532 soc.simpleuart.recv_buf_data[5]
.sym 57536 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 57537 iomem_wdata[1]
.sym 57538 soc.simpleuart.recv_buf_valid
.sym 57539 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 57541 iomem_wdata[4]
.sym 57546 soc.simpleuart.recv_buf_valid
.sym 57547 soc.simpleuart.recv_buf_data[5]
.sym 57563 soc.simpleuart.recv_buf_valid
.sym 57566 soc.simpleuart.recv_buf_data[4]
.sym 57571 iomem_wdata[4]
.sym 57575 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 57576 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 57578 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 57584 iomem_wdata[7]
.sym 57588 iomem_wdata[1]
.sym 57591 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 57592 CLK$SB_IO_IN_$glb_clk
.sym 57593 resetn_SB_LUT4_I3_O_$glb_sr
.sym 57594 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 57595 flash_io3_di_SB_LUT4_I0_1_O_SB_LUT4_I0_I1
.sym 57596 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 57597 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 57598 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57599 soc.spimemio.buffer[5]
.sym 57600 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57601 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 57605 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 57606 soc.simpleuart_reg_div_do[10]
.sym 57608 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 57609 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 57610 soc.simpleuart_reg_div_do[12]
.sym 57613 soc.spimemio.buffer[1]
.sym 57614 soc.ram_ready
.sym 57615 iomem_wdata[9]
.sym 57616 flash_io2_di
.sym 57618 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O
.sym 57619 iomem_ready_SB_LUT4_I1_O
.sym 57620 P2_5$SB_IO_OUT
.sym 57621 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 57623 iomem_wdata[5]
.sym 57624 soc.cpu.mem_rdata_q[13]
.sym 57625 iomem_addr[5]
.sym 57627 iomem_wdata[4]
.sym 57628 soc.cpu.pcpi_rs1[3]
.sym 57629 soc.simpleuart_reg_div_do[1]
.sym 57638 soc.spimemio.buffer[6]
.sym 57639 soc.spimemio.buffer[0]
.sym 57640 soc.spimemio.buffer[10]
.sym 57646 soc.ram_ready
.sym 57648 soc.simpleuart.recv_buf_valid
.sym 57649 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 57651 soc.simpleuart.recv_buf_data[6]
.sym 57652 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57654 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 57657 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57661 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 57664 soc.spimem_rdata[6]
.sym 57665 soc.spimemio.buffer[1]
.sym 57666 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 57675 soc.simpleuart.recv_buf_valid
.sym 57677 soc.simpleuart.recv_buf_data[6]
.sym 57680 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 57681 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57682 soc.ram_ready
.sym 57683 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 57688 soc.spimemio.buffer[10]
.sym 57692 soc.spimem_rdata[6]
.sym 57693 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 57694 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57695 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 57698 soc.spimemio.buffer[6]
.sym 57705 soc.spimemio.buffer[1]
.sym 57711 soc.spimemio.buffer[0]
.sym 57714 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 57715 CLK$SB_IO_IN_$glb_clk
.sym 57717 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 57718 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57719 soc.spimem_rdata[5]
.sym 57720 flash_csb_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 57721 flash_io3_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O
.sym 57722 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 57723 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 57724 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57728 iomem_ready_SB_LUT4_I1_O
.sym 57729 soc.simpleuart_reg_div_do[29]
.sym 57731 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 57732 soc.ram_ready
.sym 57733 soc.simpleuart_reg_div_do[24]
.sym 57734 $PACKER_VCC_NET
.sym 57736 soc.spimemio.buffer[10]
.sym 57737 soc.simpleuart_reg_div_do[30]
.sym 57738 soc.simpleuart_reg_div_do[6]
.sym 57739 soc.simpleuart_reg_div_do[26]
.sym 57740 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 57741 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 57742 iomem_wdata[1]
.sym 57743 soc.ram_ready
.sym 57744 iomem_wdata[6]
.sym 57746 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 57747 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 57748 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 57749 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 57750 soc.ram_ready
.sym 57751 iomem_addr[5]
.sym 57752 iomem_wdata[0]
.sym 57758 soc.simpleuart.recv_buf_valid
.sym 57761 soc.spimem_rdata[10]
.sym 57762 iomem_rdata[10]
.sym 57763 LED_B$SB_IO_OUT
.sym 57766 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 57768 gpio[11]
.sym 57769 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 57770 P2_6$SB_IO_OUT
.sym 57771 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 57774 soc.ram_ready
.sym 57777 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 57779 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 57780 P2_5$SB_IO_OUT
.sym 57782 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 57786 soc.simpleuart.recv_buf_data[1]
.sym 57787 iomem_ready_SB_LUT4_I1_O
.sym 57791 iomem_rdata[10]
.sym 57792 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 57793 iomem_ready_SB_LUT4_I1_O
.sym 57794 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 57799 gpio[11]
.sym 57804 P2_6$SB_IO_OUT
.sym 57810 soc.simpleuart.recv_buf_valid
.sym 57811 soc.simpleuart.recv_buf_data[1]
.sym 57816 LED_B$SB_IO_OUT
.sym 57822 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 57823 soc.spimem_rdata[10]
.sym 57829 P2_5$SB_IO_OUT
.sym 57833 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 57834 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 57835 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 57836 soc.ram_ready
.sym 57837 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 57838 CLK$SB_IO_IN_$glb_clk
.sym 57839 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 57840 iomem_addr[2]
.sym 57841 iomem_addr[4]
.sym 57842 iomem_addr[1]
.sym 57843 iomem_addr[5]
.sym 57844 iomem_addr[0]
.sym 57845 iomem_addr[3]
.sym 57847 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 57850 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 57854 soc.simpleuart_reg_div_do[11]
.sym 57856 soc.simpleuart_reg_div_do[14]
.sym 57857 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 57859 soc.spimemio.buffer[11]
.sym 57861 iomem_addr[20]
.sym 57863 iomem_addr[9]
.sym 57864 iomem_ready_SB_LUT4_I1_O
.sym 57865 soc.cpu.mem_do_wdata
.sym 57867 iomem_addr[3]
.sym 57871 soc.cpu.mem_xfer_SB_LUT4_O_I2
.sym 57872 iomem_ready_SB_LUT4_I3_I0
.sym 57873 soc.cpu.pcpi_rs1[2]
.sym 57881 soc.spimemio.buffer[7]
.sym 57882 iomem_rdata[11]
.sym 57884 soc.ram_ready
.sym 57885 soc.spimemio.buffer[4]
.sym 57887 iomem_rdata[4]
.sym 57888 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 57889 soc.spimem_rdata[4]
.sym 57890 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O
.sym 57893 soc.spimem_rdata[11]
.sym 57896 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 57897 iomem_ready_SB_LUT4_I1_O
.sym 57904 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 57905 iomem_ready_SB_LUT4_I1_O
.sym 57907 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 57910 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 57911 soc.spimemio.buffer[11]
.sym 57912 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 57916 soc.spimemio.buffer[4]
.sym 57920 iomem_rdata[11]
.sym 57921 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 57922 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 57923 iomem_ready_SB_LUT4_I1_O
.sym 57928 soc.spimemio.buffer[7]
.sym 57932 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 57933 iomem_rdata[4]
.sym 57934 iomem_ready_SB_LUT4_I1_O
.sym 57935 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 57939 soc.spimemio.buffer[11]
.sym 57944 soc.spimem_rdata[11]
.sym 57947 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 57950 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O
.sym 57951 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 57952 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 57953 soc.ram_ready
.sym 57956 soc.spimem_rdata[4]
.sym 57957 iomem_ready_SB_LUT4_I1_O
.sym 57959 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 57960 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 57961 CLK$SB_IO_IN_$glb_clk
.sym 57975 soc.spimemio.buffer[7]
.sym 57977 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 57978 iomem_addr[22]
.sym 57980 soc.ram_ready
.sym 57981 soc.spimem_rdata[7]
.sym 57982 iomem_addr[2]
.sym 57984 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 57985 soc.simpleuart_reg_div_do[29]
.sym 57987 soc.cpu.pcpi_rs1[6]
.sym 57989 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 57990 iomem_addr[6]
.sym 57991 soc.cpu.mem_la_addr_SB_LUT4_O_26_I3
.sym 57992 iomem_ready_SB_LUT4_I1_O
.sym 57993 soc.cpu.mem_la_addr_SB_LUT4_O_28_I3
.sym 57994 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 57995 soc.cpu.mem_la_addr_SB_LUT4_O_27_I3
.sym 57996 iomem_ready_SB_LUT4_I3_O
.sym 57997 soc.cpu.pcpi_rs1[5]
.sym 57998 soc.cpu.mem_rdata_q[31]
.sym 58007 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_CI[2]
.sym 58013 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 58023 $PACKER_VCC_NET
.sym 58024 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 58026 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 58027 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 58029 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 58035 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 58036 $nextpnr_ICESTORM_LC_0$O
.sym 58038 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_CI[2]
.sym 58042 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_CI[3]
.sym 58044 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 58048 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_CI[4]
.sym 58051 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 58054 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_CI[5]
.sym 58056 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 58060 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_CI[6]
.sym 58063 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 58066 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_CI[7]
.sym 58068 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 58072 $nextpnr_ICESTORM_LC_1$I3
.sym 58074 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 58078 $nextpnr_ICESTORM_LC_1$COUT
.sym 58081 $PACKER_VCC_NET
.sym 58082 $nextpnr_ICESTORM_LC_1$I3
.sym 58096 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58097 soc.cpu.mem_rdata_q[14]
.sym 58098 iomem_addr[16]
.sym 58100 iomem_addr[17]
.sym 58102 iomem_wstrb[0]
.sym 58103 iomem_wdata[23]
.sym 58108 soc.simpleuart_reg_div_do[27]
.sym 58109 iomem_wdata[20]
.sym 58110 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 58111 iomem_addr[19]
.sym 58112 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 58115 soc.cpu.mem_rdata_q[13]
.sym 58116 iomem_addr[6]
.sym 58117 soc.mem_valid
.sym 58118 iomem_ready_SB_LUT4_I1_O
.sym 58119 soc.cpu.pcpi_rs1[3]
.sym 58121 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 58122 $nextpnr_ICESTORM_LC_1$COUT
.sym 58129 iomem_addr[16]
.sym 58130 soc.ram_ready
.sym 58131 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 58132 soc.cpu.mem_la_addr_SB_LUT4_O_25_I3
.sym 58133 soc.mem_valid
.sym 58134 iomem_ready_SB_LUT4_I3_I2
.sym 58137 iomem_ready
.sym 58138 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58139 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I1
.sym 58141 iomem_addr[21]
.sym 58142 iomem_addr[20]
.sym 58143 iomem_ready_SB_LUT4_I3_I0
.sym 58145 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 58146 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 58147 soc.cpu.pcpi_rs1[6]
.sym 58154 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 58157 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I2
.sym 58160 soc.mem_valid
.sym 58161 iomem_ready
.sym 58163 $nextpnr_ICESTORM_LC_1$COUT
.sym 58168 iomem_addr[21]
.sym 58172 iomem_ready_SB_LUT4_I3_I0
.sym 58173 iomem_ready_SB_LUT4_I3_I2
.sym 58174 soc.mem_valid
.sym 58175 iomem_ready
.sym 58181 iomem_addr[16]
.sym 58184 iomem_ready_SB_LUT4_I3_I0
.sym 58185 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I2
.sym 58187 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I1
.sym 58190 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 58191 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 58192 soc.ram_ready
.sym 58193 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 58196 iomem_addr[20]
.sym 58202 soc.cpu.mem_la_addr_SB_LUT4_O_25_I3
.sym 58203 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 58205 soc.cpu.pcpi_rs1[6]
.sym 58206 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58207 CLK$SB_IO_IN_$glb_clk
.sym 58220 soc.cpu.mem_16bit_buffer[13]
.sym 58221 iomem_ready_SB_LUT4_I1_O
.sym 58223 iomem_ready
.sym 58224 soc.ram_ready
.sym 58225 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 58226 iomem_addr[7]
.sym 58227 iomem_addr[11]
.sym 58228 resetn
.sym 58229 soc.memory.cs_0
.sym 58230 soc.simpleuart_reg_div_do[25]
.sym 58231 soc.simpleuart_reg_div_do[24]
.sym 58232 iomem_wdata[2]
.sym 58233 soc.cpu.mem_la_addr_SB_LUT4_O_12_I3
.sym 58234 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 58235 soc.mem_rdata[31]
.sym 58236 soc.cpu.cpu_state[6]
.sym 58237 iomem_addr[19]
.sym 58239 iomem_addr[18]
.sym 58241 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58242 iomem_rdata[0]
.sym 58243 soc.cpu.mem_la_addr_SB_LUT4_O_13_I3
.sym 58244 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 58250 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 58252 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 58253 iomem_rdata[0]
.sym 58256 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 58257 iomem_addr[18]
.sym 58258 iomem_ready_SB_LUT4_I1_O
.sym 58259 soc.cpu.mem_la_addr_SB_LUT4_O_12_I3
.sym 58261 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58263 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 58265 soc.spimem_rdata[0]
.sym 58266 iomem_addr[27]
.sym 58267 iomem_addr[24]
.sym 58269 soc.cpu.mem_la_addr_SB_LUT4_O_13_I3
.sym 58270 iomem_addr[25]
.sym 58271 soc.cpu.pcpi_rs1[19]
.sym 58272 iomem_addr[19]
.sym 58273 iomem_addr[26]
.sym 58275 soc.cpu.pcpi_rs1[18]
.sym 58276 iomem_addr[16]
.sym 58277 iomem_addr[17]
.sym 58283 iomem_addr[17]
.sym 58289 iomem_rdata[0]
.sym 58290 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 58291 iomem_ready_SB_LUT4_I1_O
.sym 58292 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 58295 soc.spimem_rdata[0]
.sym 58297 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 58301 iomem_addr[26]
.sym 58307 iomem_addr[19]
.sym 58308 iomem_addr[18]
.sym 58309 iomem_addr[27]
.sym 58310 iomem_addr[26]
.sym 58313 iomem_addr[16]
.sym 58314 iomem_addr[17]
.sym 58315 iomem_addr[24]
.sym 58316 iomem_addr[25]
.sym 58319 soc.cpu.mem_la_addr_SB_LUT4_O_12_I3
.sym 58320 soc.cpu.pcpi_rs1[19]
.sym 58321 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 58325 soc.cpu.mem_la_addr_SB_LUT4_O_13_I3
.sym 58326 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 58328 soc.cpu.pcpi_rs1[18]
.sym 58329 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58330 CLK$SB_IO_IN_$glb_clk
.sym 58342 soc.cpu.mem_rdata_latched[0]
.sym 58343 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 58344 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 58345 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58346 soc.cpu.mem_do_rinst
.sym 58348 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 58352 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 58353 iomem_addr[17]
.sym 58354 iomem_addr[20]
.sym 58356 iomem_ready_SB_LUT4_I3_I0
.sym 58357 soc.cpu.pcpi_rs1[2]
.sym 58358 soc.cpu.mem_do_wdata
.sym 58359 soc.cpu.mem_rdata_q[21]
.sym 58360 soc.cpu.mem_la_secondword
.sym 58361 soc.cpu.pcpi_rs1[18]
.sym 58362 iomem_wdata[29]
.sym 58363 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 58364 soc.cpu.mem_xfer_SB_LUT4_O_I2
.sym 58375 soc.spimem_rdata[7]
.sym 58379 iomem_addr[29]
.sym 58381 iomem_addr[27]
.sym 58383 iomem_addr[30]
.sym 58384 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 58386 iomem_addr[28]
.sym 58387 iomem_addr[31]
.sym 58390 iomem_ready_SB_LUT4_I1_O
.sym 58397 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58409 iomem_addr[30]
.sym 58415 iomem_addr[28]
.sym 58418 iomem_addr[29]
.sym 58424 iomem_addr[27]
.sym 58430 iomem_addr[28]
.sym 58431 iomem_addr[30]
.sym 58432 iomem_addr[29]
.sym 58433 iomem_addr[31]
.sym 58442 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 58443 iomem_ready_SB_LUT4_I1_O
.sym 58444 soc.spimem_rdata[7]
.sym 58445 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58455 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 58456 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58458 iomem_rdata[15]
.sym 58459 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 58460 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 58461 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 58462 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 58466 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 58470 soc.mem_valid
.sym 58471 soc.cpu.clear_prefetched_high_word
.sym 58472 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 58473 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 58475 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 58479 soc.cpu.pcpi_rs1[6]
.sym 58481 soc.cpu.pcpi_rs1[5]
.sym 58482 iomem_wdata[30]
.sym 58483 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 58485 iomem_ready_SB_LUT4_I1_O
.sym 58486 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 58487 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 58496 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 58498 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58499 P2_7$SB_IO_OUT
.sym 58500 soc.mem_rdata[23]
.sym 58502 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58503 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58504 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58505 soc.cpu.mem_wordsize[1]
.sym 58506 soc.cpu.mem_rdata_q[23]
.sym 58508 soc.mem_rdata[23]
.sym 58509 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58510 iomem_rdata[6]
.sym 58514 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 58515 iomem_ready_SB_LUT4_I1_O
.sym 58517 soc.cpu.mem_xfer
.sym 58518 soc.cpu.mem_rdata_q[23]
.sym 58520 soc.cpu.mem_la_secondword
.sym 58522 soc.cpu.mem_rdata_q[7]
.sym 58523 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 58525 soc.cpu.mem_xfer
.sym 58526 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 58529 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58530 soc.cpu.mem_rdata_q[7]
.sym 58531 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58532 soc.cpu.mem_xfer
.sym 58535 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58536 soc.mem_rdata[23]
.sym 58537 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 58538 soc.cpu.mem_wordsize[1]
.sym 58541 soc.mem_rdata[23]
.sym 58543 soc.cpu.mem_rdata_q[23]
.sym 58544 soc.cpu.mem_xfer
.sym 58547 iomem_ready_SB_LUT4_I1_O
.sym 58548 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 58549 iomem_rdata[6]
.sym 58553 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58554 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58556 soc.cpu.mem_la_secondword
.sym 58559 soc.mem_rdata[23]
.sym 58560 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 58561 soc.cpu.mem_rdata_q[23]
.sym 58562 soc.cpu.mem_xfer
.sym 58568 P2_7$SB_IO_OUT
.sym 58572 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 58573 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58575 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 58576 CLK$SB_IO_IN_$glb_clk
.sym 58577 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 58578 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 58579 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2
.sym 58580 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 58581 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58582 soc.cpu.mem_16bit_buffer[15]
.sym 58583 soc.cpu.mem_xfer
.sym 58584 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 58585 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 58587 soc.cpu.mem_wordsize[1]
.sym 58589 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 58590 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 58592 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 58594 soc.cpu.mem_rdata_q[23]
.sym 58597 soc.mem_rdata[22]
.sym 58598 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 58600 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 58602 soc.cpu.mem_rdata_q[13]
.sym 58603 soc.cpu.pcpi_rs1[3]
.sym 58605 soc.cpu.mem_xfer
.sym 58606 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 58607 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 58608 soc.cpu.mem_rdata_q[7]
.sym 58610 iomem_ready_SB_LUT4_I1_O
.sym 58611 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 58612 soc.cpu.pcpi_rs1[0]
.sym 58613 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 58622 soc.mem_rdata[21]
.sym 58625 soc.mem_rdata[23]
.sym 58628 soc.mem_rdata[26]
.sym 58629 soc.cpu.mem_rdata_q[21]
.sym 58631 soc.mem_rdata[29]
.sym 58632 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 58634 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 58637 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 58638 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58639 soc.cpu.mem_rdata_q[10]
.sym 58641 soc.cpu.mem_rdata_q[21]
.sym 58643 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 58645 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 58647 soc.cpu.mem_16bit_buffer[7]
.sym 58648 soc.cpu.mem_xfer
.sym 58655 soc.mem_rdata[29]
.sym 58658 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 58659 soc.cpu.mem_rdata_q[10]
.sym 58660 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58661 soc.cpu.mem_xfer
.sym 58664 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 58665 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 58666 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 58667 soc.cpu.mem_16bit_buffer[7]
.sym 58672 soc.mem_rdata[21]
.sym 58676 soc.mem_rdata[23]
.sym 58685 soc.mem_rdata[26]
.sym 58688 soc.cpu.mem_xfer
.sym 58689 soc.cpu.mem_rdata_q[21]
.sym 58691 soc.mem_rdata[21]
.sym 58694 soc.mem_rdata[21]
.sym 58695 soc.cpu.mem_rdata_q[21]
.sym 58696 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 58697 soc.cpu.mem_xfer
.sym 58698 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 58699 CLK$SB_IO_IN_$glb_clk
.sym 58701 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 58702 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_I3
.sym 58703 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 58704 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3
.sym 58705 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 58706 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 58707 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 58708 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3
.sym 58709 soc.mem_rdata[26]
.sym 58711 soc.cpu.mem_rdata_latched[4]
.sym 58712 soc.cpu.mem_rdata_q[30]
.sym 58713 soc.mem_rdata[20]
.sym 58715 soc.cpu.mem_la_secondword_SB_LUT4_I2_I1
.sym 58716 soc.mem_rdata[31]
.sym 58718 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 58719 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 58720 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 58723 soc.mem_rdata[20]
.sym 58724 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 58725 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 58726 soc.cpu.mem_rdata_latched[1]
.sym 58727 soc.cpu.mem_rdata_latched[4]
.sym 58728 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 58729 iomem_rdata[14]
.sym 58731 soc.cpu.mem_xfer
.sym 58733 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58735 soc.mem_rdata[16]
.sym 58736 soc.cpu.cpu_state[6]
.sym 58742 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 58743 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 58744 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 58745 soc.cpu.mem_16bit_buffer[5]
.sym 58746 soc.mem_rdata[17]
.sym 58747 soc.cpu.mem_16bit_buffer[10]
.sym 58748 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 58749 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3
.sym 58751 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2
.sym 58752 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 58754 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 58755 soc.mem_rdata[28]
.sym 58756 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_I3
.sym 58757 soc.cpu.mem_xfer
.sym 58760 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 58761 soc.cpu.mem_rdata_q[1]
.sym 58764 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 58765 soc.cpu.mem_la_secondword
.sym 58768 soc.cpu.mem_rdata_q[0]
.sym 58769 soc.mem_rdata[22]
.sym 58776 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_I3
.sym 58777 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2
.sym 58778 soc.cpu.mem_la_secondword
.sym 58782 soc.mem_rdata[28]
.sym 58787 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 58788 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 58789 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 58790 soc.cpu.mem_16bit_buffer[10]
.sym 58793 soc.cpu.mem_rdata_q[0]
.sym 58794 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 58795 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 58796 soc.cpu.mem_xfer
.sym 58799 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2
.sym 58800 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3
.sym 58801 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 58802 soc.cpu.mem_16bit_buffer[5]
.sym 58806 soc.mem_rdata[22]
.sym 58813 soc.mem_rdata[17]
.sym 58817 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 58818 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 58819 soc.cpu.mem_rdata_q[1]
.sym 58820 soc.cpu.mem_xfer
.sym 58821 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 58822 CLK$SB_IO_IN_$glb_clk
.sym 58824 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3
.sym 58825 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58826 soc.cpu.mem_rdata_q[0]
.sym 58827 soc.cpu.mem_rdata_q[1]
.sym 58828 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3
.sym 58829 soc.cpu.mem_rdata_q[5]
.sym 58830 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 58831 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 58834 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 58838 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 58839 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58840 soc.mem_rdata[19]
.sym 58841 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 58843 soc.mem_rdata[28]
.sym 58844 soc.mem_rdata[25]
.sym 58847 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 58848 soc.cpu.mem_rdata_q[27]
.sym 58849 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 58850 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 58851 soc.mem_rdata[18]
.sym 58852 soc.cpu.mem_la_secondword
.sym 58853 soc.cpu.mem_rdata_latched[5]
.sym 58854 iomem_wdata[29]
.sym 58855 soc.cpu.mem_rdata_latched[4]
.sym 58856 soc.cpu.mem_rdata_q[26]
.sym 58857 soc.cpu.mem_rdata_q[17]
.sym 58858 soc.cpu.mem_rdata_q[21]
.sym 58859 soc.cpu.mem_xfer
.sym 58865 soc.mem_rdata[18]
.sym 58867 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 58868 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3
.sym 58869 soc.mem_rdata[20]
.sym 58870 soc.mem_rdata[27]
.sym 58871 soc.mem_rdata[19]
.sym 58872 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2
.sym 58874 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_I3
.sym 58876 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2
.sym 58879 soc.cpu.mem_16bit_buffer[1]
.sym 58880 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3
.sym 58887 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 58891 soc.cpu.mem_la_secondword
.sym 58893 soc.cpu.mem_16bit_buffer[0]
.sym 58895 soc.mem_rdata[16]
.sym 58898 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_I3
.sym 58899 soc.cpu.mem_la_secondword
.sym 58901 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2
.sym 58906 soc.mem_rdata[27]
.sym 58910 soc.mem_rdata[18]
.sym 58917 soc.mem_rdata[20]
.sym 58925 soc.mem_rdata[16]
.sym 58931 soc.mem_rdata[19]
.sym 58934 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3
.sym 58935 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2
.sym 58936 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 58937 soc.cpu.mem_16bit_buffer[1]
.sym 58940 soc.cpu.mem_16bit_buffer[0]
.sym 58941 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2
.sym 58942 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3
.sym 58943 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 58944 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 58945 CLK$SB_IO_IN_$glb_clk
.sym 58947 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 58948 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 58949 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 58950 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 58951 soc.cpu.mem_rdata_q[2]
.sym 58952 soc.cpu.mem_rdata_q[3]
.sym 58953 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58954 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3
.sym 58957 soc.cpu.mem_rdata_q[23]
.sym 58958 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58961 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58963 soc.cpu.mem_16bit_buffer[11]
.sym 58965 LED_G$SB_IO_OUT
.sym 58967 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 58972 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 58973 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 58974 iomem_wdata[30]
.sym 58975 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 58976 soc.cpu.mem_rdata_q[20]
.sym 58977 soc.cpu.mem_rdata_q[5]
.sym 58978 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 58979 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 58980 soc.cpu.mem_rdata_q[29]
.sym 58981 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 58982 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 58988 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3
.sym 58989 soc.mem_rdata[22]
.sym 58990 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 58991 iomem_wdata[9]
.sym 58992 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 58993 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2
.sym 58994 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 58995 soc.cpu.mem_rdata_q[19]
.sym 58996 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 58998 soc.cpu.mem_16bit_buffer[2]
.sym 58999 soc.cpu.mem_16bit_buffer[4]
.sym 59000 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3
.sym 59003 soc.cpu.mem_xfer
.sym 59005 soc.cpu.mem_rdata_q[22]
.sym 59006 soc.cpu.mem_rdata_q[15]
.sym 59007 soc.cpu.mem_rdata_q[16]
.sym 59009 soc.cpu.mem_rdata_q[3]
.sym 59010 soc.cpu.mem_rdata_q[18]
.sym 59011 soc.cpu.mem_rdata_q[6]
.sym 59015 LED_R_SB_DFFESR_Q_E
.sym 59016 soc.cpu.mem_rdata_q[17]
.sym 59017 iomem_wdata[15]
.sym 59018 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2
.sym 59019 soc.cpu.mem_rdata_q[31]
.sym 59021 soc.cpu.mem_xfer
.sym 59022 soc.cpu.mem_rdata_q[6]
.sym 59023 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 59024 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 59027 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3
.sym 59028 soc.cpu.mem_16bit_buffer[4]
.sym 59029 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2
.sym 59030 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 59033 soc.cpu.mem_rdata_q[15]
.sym 59034 soc.cpu.mem_rdata_q[17]
.sym 59035 soc.cpu.mem_rdata_q[18]
.sym 59036 soc.cpu.mem_rdata_q[16]
.sym 59039 soc.mem_rdata[22]
.sym 59041 soc.cpu.mem_rdata_q[22]
.sym 59042 soc.cpu.mem_xfer
.sym 59045 soc.cpu.mem_rdata_q[31]
.sym 59046 soc.cpu.mem_rdata_q[3]
.sym 59047 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 59048 soc.cpu.mem_rdata_q[19]
.sym 59051 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2
.sym 59052 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3
.sym 59053 soc.cpu.mem_16bit_buffer[2]
.sym 59054 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 59059 iomem_wdata[15]
.sym 59063 iomem_wdata[9]
.sym 59067 LED_R_SB_DFFESR_Q_E
.sym 59068 CLK$SB_IO_IN_$glb_clk
.sym 59069 resetn_SB_LUT4_I3_O_$glb_sr
.sym 59070 soc.cpu.mem_rdata_q[4]
.sym 59071 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 59072 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59073 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 59074 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 59075 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 59076 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 59077 soc.cpu.mem_rdata_q[6]
.sym 59081 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 59082 LED_R_SB_DFFESR_Q_E
.sym 59083 soc.mem_rdata[22]
.sym 59084 gpio_SB_DFFESR_Q_E
.sym 59087 soc.cpu.mem_rdata_latched[3]
.sym 59089 soc.cpu.pcpi_rs1[1]
.sym 59091 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59092 soc.mem_rdata[24]
.sym 59094 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 59096 soc.cpu.mem_rdata_q[18]
.sym 59097 iomem_wdata[10]
.sym 59098 soc.cpu.mem_rdata_q[13]
.sym 59099 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59100 soc.cpu.mem_16bit_buffer[14]
.sym 59101 soc.cpu.mem_rdata_latched[2]
.sym 59102 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 59103 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59104 soc.cpu.mem_rdata_q[7]
.sym 59105 soc.cpu.mem_xfer
.sym 59111 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2
.sym 59114 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_I2_I3
.sym 59115 iomem_wdata[14]
.sym 59116 soc.cpu.mem_la_secondword
.sym 59118 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3
.sym 59119 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 59120 soc.cpu.mem_rdata_latched[4]
.sym 59122 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 59123 soc.cpu.mem_rdata_latched[5]
.sym 59124 soc.cpu.mem_rdata_latched[2]
.sym 59125 soc.mem_rdata[20]
.sym 59126 soc.cpu.mem_16bit_buffer[6]
.sym 59127 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59129 soc.cpu.mem_xfer
.sym 59130 soc.cpu.mem_rdata_latched[6]
.sym 59132 iomem_wdata[8]
.sym 59133 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 59134 soc.cpu.mem_rdata_latched[3]
.sym 59135 soc.cpu.mem_rdata_q[4]
.sym 59136 soc.cpu.mem_rdata_q[20]
.sym 59137 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 59138 LED_R_SB_DFFESR_Q_E
.sym 59139 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 59144 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2
.sym 59145 soc.cpu.mem_la_secondword
.sym 59147 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_I2_I3
.sym 59150 soc.cpu.mem_rdata_latched[5]
.sym 59151 soc.cpu.mem_rdata_latched[2]
.sym 59152 soc.cpu.mem_rdata_latched[6]
.sym 59153 soc.cpu.mem_rdata_latched[4]
.sym 59156 soc.cpu.mem_rdata_q[20]
.sym 59157 soc.mem_rdata[20]
.sym 59158 soc.cpu.mem_xfer
.sym 59162 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 59163 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2
.sym 59164 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3
.sym 59165 soc.cpu.mem_16bit_buffer[6]
.sym 59170 iomem_wdata[14]
.sym 59174 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 59175 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 59176 soc.cpu.mem_rdata_q[4]
.sym 59177 soc.cpu.mem_xfer
.sym 59180 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 59181 soc.cpu.mem_rdata_latched[3]
.sym 59182 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59183 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 59186 iomem_wdata[8]
.sym 59190 LED_R_SB_DFFESR_Q_E
.sym 59191 CLK$SB_IO_IN_$glb_clk
.sym 59192 resetn_SB_LUT4_I3_O_$glb_sr
.sym 59193 ws2812_inst.led_reg[1][22]
.sym 59194 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 59195 ws2812_inst.led_reg[1][14]
.sym 59196 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 59197 ws2812_inst.led_reg[1][2]
.sym 59198 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 59199 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1
.sym 59200 ws2812_inst.led_reg[1][16]
.sym 59205 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 59208 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 59209 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59210 iomem_wdata[19]
.sym 59212 soc.cpu.mem_la_secondword
.sym 59215 soc.cpu.mem_rdata_q[30]
.sym 59217 soc.cpu.mem_rdata_q[14]
.sym 59218 soc.cpu.mem_rdata_latched[1]
.sym 59219 soc.cpu.mem_rdata_latched[4]
.sym 59220 soc.cpu.mem_rdata_latched[6]
.sym 59221 iomem_rdata[14]
.sym 59222 soc.cpu.mem_rdata_q[22]
.sym 59224 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 59226 soc.cpu.mem_rdata_q[8]
.sym 59227 soc.cpu.mem_rdata_q[9]
.sym 59228 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 59234 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 59236 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I2_I3
.sym 59238 gpio[14]
.sym 59239 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2
.sym 59240 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 59241 soc.cpu.mem_16bit_buffer[11]
.sym 59242 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 59244 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59245 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 59246 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 59247 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 59249 LED_R$SB_IO_OUT
.sym 59251 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 59252 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 59253 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 59255 soc.cpu.mem_la_secondword
.sym 59261 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 59263 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59264 soc.cpu.mem_rdata_q[11]
.sym 59265 soc.cpu.mem_xfer
.sym 59267 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 59269 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 59273 soc.cpu.mem_la_secondword
.sym 59275 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2
.sym 59276 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I2_I3
.sym 59281 LED_R$SB_IO_OUT
.sym 59285 soc.cpu.mem_rdata_q[11]
.sym 59286 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59287 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 59288 soc.cpu.mem_xfer
.sym 59291 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 59292 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59294 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 59297 soc.cpu.mem_la_secondword
.sym 59298 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 59299 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 59303 gpio[14]
.sym 59309 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 59310 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 59311 soc.cpu.mem_16bit_buffer[11]
.sym 59312 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 59313 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 59314 CLK$SB_IO_IN_$glb_clk
.sym 59315 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 59316 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0
.sym 59317 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 59318 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 59319 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0
.sym 59320 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2
.sym 59321 ws2812_inst.led_reg[5][2]
.sym 59322 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_I0
.sym 59323 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1
.sym 59327 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59328 iomem_wdata[14]
.sym 59329 iomem_wdata[15]
.sym 59330 iomem_wdata[30]
.sym 59333 ws2812_inst.led_reg[1][16]
.sym 59334 led_rgb_data[22]
.sym 59335 ws2812_inst.led_reg[1][22]
.sym 59339 led_rgb_data[2]
.sym 59340 soc.cpu.mem_xfer
.sym 59341 soc.cpu.mem_la_secondword
.sym 59342 soc.cpu.mem_rdata_q[21]
.sym 59343 soc.cpu.mem_rdata_latched[4]
.sym 59345 soc.cpu.mem_rdata_latched[5]
.sym 59346 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59347 soc.cpu.mem_rdata_q[26]
.sym 59348 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 59349 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59350 soc.cpu.mem_rdata_latched[3]
.sym 59351 soc.cpu.mem_rdata_q[27]
.sym 59359 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59360 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 59362 soc.cpu.mem_rdata_latched[12]
.sym 59364 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59366 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 59368 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 59370 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 59371 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0
.sym 59372 soc.cpu.mem_rdata_latched[3]
.sym 59373 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0
.sym 59374 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59375 soc.cpu.mem_xfer
.sym 59376 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0
.sym 59378 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 59379 soc.cpu.mem_rdata_latched[0]
.sym 59381 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59382 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 59383 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 59384 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 59385 soc.cpu.mem_rdata_latched[1]
.sym 59386 soc.cpu.mem_rdata_q[7]
.sym 59387 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_I0
.sym 59388 soc.cpu.mem_rdata_latched[12]
.sym 59390 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59391 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59392 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 59393 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 59396 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59397 soc.cpu.mem_rdata_latched[12]
.sym 59398 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59399 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 59402 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 59403 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 59404 soc.cpu.mem_rdata_latched[3]
.sym 59405 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0
.sym 59408 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59409 soc.cpu.mem_xfer
.sym 59410 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 59411 soc.cpu.mem_rdata_q[7]
.sym 59414 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 59415 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_I0
.sym 59416 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 59417 soc.cpu.mem_rdata_latched[12]
.sym 59420 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0
.sym 59421 soc.cpu.mem_rdata_latched[12]
.sym 59422 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 59423 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 59426 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0
.sym 59427 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_I0
.sym 59428 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 59429 soc.cpu.mem_rdata_latched[12]
.sym 59433 soc.cpu.mem_rdata_latched[0]
.sym 59434 soc.cpu.mem_rdata_latched[1]
.sym 59437 CLK$SB_IO_IN_$glb_clk
.sym 59439 soc.cpu.mem_rdata_q[31]
.sym 59440 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59441 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 59442 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 59443 soc.cpu.mem_rdata_q[29]
.sym 59444 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 59445 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 59446 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59451 $PACKER_VCC_NET
.sym 59453 iomem_wdata[28]
.sym 59455 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 59456 iomem_wdata[12]
.sym 59457 iomem_wdata[26]
.sym 59459 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0
.sym 59460 iomem_wdata[28]
.sym 59462 iomem_wdata[26]
.sym 59463 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59464 soc.cpu.mem_rdata_q[29]
.sym 59465 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59466 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 59468 soc.cpu.mem_rdata_q[20]
.sym 59469 soc.cpu.mem_rdata_q[20]
.sym 59470 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 59471 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 59472 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 59473 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59474 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 59480 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 59482 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59483 soc.cpu.mem_rdata_latched[6]
.sym 59485 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59486 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3
.sym 59487 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 59488 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0
.sym 59489 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 59490 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 59491 soc.cpu.mem_rdata_latched[4]
.sym 59492 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59494 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 59495 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1
.sym 59497 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59498 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 59499 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 59502 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 59503 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 59505 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59506 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 59507 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 59508 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 59510 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 59511 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59513 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3
.sym 59514 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 59515 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 59516 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0
.sym 59519 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 59521 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 59525 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 59526 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 59527 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59528 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59531 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59533 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 59534 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 59537 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59538 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59539 soc.cpu.mem_rdata_latched[4]
.sym 59540 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59544 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1
.sym 59545 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 59546 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 59549 soc.cpu.mem_rdata_latched[4]
.sym 59550 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 59551 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 59552 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 59555 soc.cpu.mem_rdata_latched[6]
.sym 59556 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 59557 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 59558 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59560 CLK$SB_IO_IN_$glb_clk
.sym 59562 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 59563 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 59564 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 59565 soc.cpu.mem_rdata_q[26]
.sym 59566 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 59567 soc.cpu.mem_rdata_q[27]
.sym 59568 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 59569 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 59580 iomem_wdata[9]
.sym 59581 iomem_wdata[25]
.sym 59585 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 59586 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 59587 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59589 soc.cpu.mem_rdata_latched[2]
.sym 59590 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59591 soc.cpu.mem_rdata_latched[12]
.sym 59592 soc.cpu.mem_16bit_buffer[14]
.sym 59593 soc.cpu.mem_xfer
.sym 59594 soc.cpu.mem_rdata_q[13]
.sym 59596 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 59597 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 59605 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 59606 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 59607 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 59609 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59610 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59612 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59614 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59615 soc.cpu.mem_rdata_latched[1]
.sym 59617 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 59618 soc.cpu.mem_16bit_buffer[14]
.sym 59619 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 59621 soc.cpu.mem_rdata_latched[0]
.sym 59622 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59625 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 59627 soc.cpu.mem_16bit_buffer[13]
.sym 59629 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 59630 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 59631 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 59633 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59636 soc.cpu.mem_rdata_latched[0]
.sym 59637 soc.cpu.mem_rdata_latched[1]
.sym 59638 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59639 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59643 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59645 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59649 soc.cpu.mem_rdata_latched[1]
.sym 59650 soc.cpu.mem_rdata_latched[0]
.sym 59654 soc.cpu.mem_16bit_buffer[13]
.sym 59655 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 59656 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 59660 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 59661 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 59662 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 59663 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 59666 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59668 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59672 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 59674 soc.cpu.mem_16bit_buffer[14]
.sym 59675 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 59678 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 59681 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 59683 CLK$SB_IO_IN_$glb_clk
.sym 59685 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 59686 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 59687 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 59688 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 59689 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0
.sym 59690 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0
.sym 59691 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59692 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 59698 $PACKER_VCC_NET
.sym 59700 soc.cpu.mem_rdata_q[26]
.sym 59703 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 59704 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59705 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59708 $PACKER_VCC_NET
.sym 59709 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 59710 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 59711 soc.cpu.mem_rdata_latched[1]
.sym 59712 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59714 soc.cpu.mem_rdata_q[22]
.sym 59715 soc.cpu.mem_rdata_q[23]
.sym 59716 soc.cpu.mem_rdata_latched[4]
.sym 59718 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59719 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2
.sym 59720 soc.cpu.mem_rdata_latched[6]
.sym 59729 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59731 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59732 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59733 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59734 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 59735 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 59736 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 59737 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59739 soc.cpu.mem_rdata_latched[3]
.sym 59740 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59742 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 59744 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 59745 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59746 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59747 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59748 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59752 soc.cpu.mem_rdata_latched[5]
.sym 59754 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59757 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 59759 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59760 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59762 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59765 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59766 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59767 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59768 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 59771 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 59772 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 59773 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59774 soc.cpu.mem_rdata_latched[5]
.sym 59779 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59780 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59783 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59785 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 59789 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59791 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59792 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59795 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 59796 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59797 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59798 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59801 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59802 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59803 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 59804 soc.cpu.mem_rdata_latched[3]
.sym 59808 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 59809 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 59810 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2
.sym 59811 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0
.sym 59812 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 59813 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59814 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59815 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 59820 soc.cpu.mem_rdata_q[28]
.sym 59823 soc.cpu.mem_rdata_latched[3]
.sym 59827 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 59828 soc.cpu.mem_rdata_latched[4]
.sym 59829 soc.cpu.mem_rdata_latched[0]
.sym 59832 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 59833 soc.cpu.mem_rdata_q[21]
.sym 59835 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 59836 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 59837 soc.cpu.mem_xfer
.sym 59838 soc.cpu.mem_rdata_latched[5]
.sym 59839 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 59841 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59842 soc.cpu.mem_rdata_latched[3]
.sym 59849 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1
.sym 59850 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 59851 soc.cpu.mem_rdata_latched[2]
.sym 59852 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59853 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59854 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0
.sym 59855 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59857 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59858 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 59860 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 59861 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59862 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 59863 soc.cpu.mem_xfer
.sym 59864 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 59865 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59868 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59869 soc.cpu.mem_rdata_q[13]
.sym 59871 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59872 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59874 soc.cpu.mem_rdata_latched[12]
.sym 59877 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59879 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2
.sym 59880 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 59882 soc.cpu.mem_rdata_q[13]
.sym 59883 soc.cpu.mem_xfer
.sym 59885 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59889 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59890 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59891 soc.cpu.mem_rdata_latched[2]
.sym 59894 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59895 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 59896 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 59897 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59900 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59901 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 59902 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59903 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59906 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 59907 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0
.sym 59908 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1
.sym 59909 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2
.sym 59912 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59913 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59914 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 59915 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59918 soc.cpu.mem_rdata_latched[2]
.sym 59919 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59920 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 59921 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59924 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 59925 soc.cpu.mem_rdata_latched[12]
.sym 59927 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 59929 CLK$SB_IO_IN_$glb_clk
.sym 59931 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 59932 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 59933 soc.cpu.mem_rdata_q[22]
.sym 59934 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 59935 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59936 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59937 soc.cpu.mem_rdata_q[20]
.sym 59938 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 59942 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59943 $PACKER_VCC_NET
.sym 59949 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 59954 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59955 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59960 soc.cpu.mem_rdata_q[20]
.sym 59961 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 59962 soc.cpu.mem_rdata_q[25]
.sym 59963 led_rgb_data[5]
.sym 59964 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 59965 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 59974 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2
.sym 59975 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 59978 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59979 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2
.sym 59980 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 59981 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 59982 soc.cpu.mem_rdata_latched[3]
.sym 59983 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59984 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 59986 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 59987 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1
.sym 59990 soc.cpu.mem_rdata_latched[4]
.sym 59992 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 59994 soc.cpu.mem_rdata_latched[12]
.sym 59995 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 59997 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59998 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 59999 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 60000 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 60001 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 60005 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 60006 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 60007 soc.cpu.mem_rdata_latched[4]
.sym 60008 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 60013 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 60014 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 60017 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 60018 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 60019 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 60020 soc.cpu.mem_rdata_latched[3]
.sym 60023 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 60024 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2
.sym 60025 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 60029 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 60031 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 60032 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 60035 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 60036 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 60037 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 60038 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 60042 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2
.sym 60043 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1
.sym 60044 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 60047 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 60048 soc.cpu.mem_rdata_latched[12]
.sym 60049 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 60050 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 60052 CLK$SB_IO_IN_$glb_clk
.sym 60054 ws2812_inst.led_reg[3][5]
.sym 60055 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 60056 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 60057 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 60058 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 60059 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 60060 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 60061 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 60062 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 60070 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 60071 led_rgb_data[5]
.sym 60075 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 60080 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 60081 soc.cpu.mem_xfer
.sym 60083 soc.cpu.mem_rdata_latched[12]
.sym 60084 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 60089 soc.cpu.mem_rdata_latched[2]
.sym 60095 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 60097 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 60098 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 60100 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 60101 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 60102 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 60104 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 60105 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 60106 soc.cpu.mem_rdata_q[23]
.sym 60107 soc.cpu.mem_xfer
.sym 60108 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 60109 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 60110 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 60112 soc.cpu.mem_rdata_latched[4]
.sym 60114 soc.cpu.mem_rdata_latched[3]
.sym 60115 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 60118 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 60119 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 60121 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 60123 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 60124 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 60125 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 60128 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 60129 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 60134 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 60136 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 60140 soc.cpu.mem_rdata_q[23]
.sym 60141 soc.cpu.mem_xfer
.sym 60143 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 60146 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 60147 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 60148 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 60152 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 60153 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 60154 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 60155 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 60158 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 60159 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 60160 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 60161 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 60164 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 60165 soc.cpu.mem_rdata_latched[4]
.sym 60166 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 60167 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 60170 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 60171 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 60172 soc.cpu.mem_rdata_latched[3]
.sym 60173 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 60177 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 60178 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0
.sym 60179 soc.cpu.mem_rdata_q[12]
.sym 60180 soc.cpu.mem_rdata_q[25]
.sym 60181 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 60182 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2
.sym 60183 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 60184 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0
.sym 60190 $PACKER_VCC_NET
.sym 60212 soc.cpu.mem_rdata_latched[6]
.sym 60218 soc.cpu.mem_rdata_latched[12]
.sym 60225 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 60226 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 60228 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 60230 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 60232 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 60234 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 60236 soc.cpu.mem_rdata_q[12]
.sym 60240 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 60241 soc.cpu.mem_xfer
.sym 60242 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 60251 soc.cpu.mem_rdata_latched[12]
.sym 60252 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 60263 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 60264 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 60265 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 60266 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 60269 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 60271 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 60281 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 60283 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 60284 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 60293 soc.cpu.mem_xfer
.sym 60294 soc.cpu.mem_rdata_latched[12]
.sym 60296 soc.cpu.mem_rdata_q[12]
.sym 60312 soc.cpu.mem_rdata_latched[12]
.sym 60322 soc.cpu.mem_rdata_latched[5]
.sym 60423 soc.cpu.mem_rdata_q[31]
.sym 60446 $PACKER_VCC_NET
.sym 60468 UART_TX_SB_DFFESS_Q_E
.sym 60475 $PACKER_VCC_NET
.sym 60520 UART_TX_SB_DFFESS_Q_E
.sym 60521 CLK$SB_IO_IN_$glb_clk
.sym 60542 iomem_wdata[16]
.sym 60543 iomem_wdata[16]
.sym 60568 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 60589 soc.simpleuart.send_divcnt[0]
.sym 60605 soc.simpleuart.send_bitcnt[1]
.sym 60606 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 60607 soc.simpleuart.send_bitcnt[3]
.sym 60608 soc.simpleuart.send_bitcnt[2]
.sym 60611 resetn
.sym 60614 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 60615 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 60619 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 60622 UART_TX_SB_DFFESS_Q_E
.sym 60626 $PACKER_VCC_NET
.sym 60630 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 60633 soc.simpleuart.send_bitcnt[0]
.sym 60634 $PACKER_VCC_NET
.sym 60636 $nextpnr_ICESTORM_LC_13$O
.sym 60639 soc.simpleuart.send_bitcnt[0]
.sym 60642 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 60643 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 60644 $PACKER_VCC_NET
.sym 60645 soc.simpleuart.send_bitcnt[1]
.sym 60646 soc.simpleuart.send_bitcnt[0]
.sym 60648 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 60650 $PACKER_VCC_NET
.sym 60651 soc.simpleuart.send_bitcnt[2]
.sym 60652 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 60655 soc.simpleuart.send_bitcnt[3]
.sym 60657 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 60658 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 60661 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 60662 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 60663 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 60667 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 60668 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 60670 soc.simpleuart.send_bitcnt[0]
.sym 60673 soc.simpleuart.send_bitcnt[0]
.sym 60674 soc.simpleuart.send_bitcnt[1]
.sym 60675 soc.simpleuart.send_bitcnt[2]
.sym 60676 soc.simpleuart.send_bitcnt[3]
.sym 60679 resetn
.sym 60682 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 60683 UART_TX_SB_DFFESS_Q_E
.sym 60684 CLK$SB_IO_IN_$glb_clk
.sym 60685 resetn_SB_LUT4_I3_O_$glb_sr
.sym 60687 soc.simpleuart.send_divcnt[1]
.sym 60688 soc.simpleuart.send_divcnt[2]
.sym 60689 soc.simpleuart.send_divcnt[3]
.sym 60690 soc.simpleuart.send_divcnt[4]
.sym 60691 soc.simpleuart.send_divcnt[5]
.sym 60692 soc.simpleuart.send_divcnt[6]
.sym 60693 soc.simpleuart.send_divcnt[7]
.sym 60695 iomem_addr[5]
.sym 60696 iomem_addr[5]
.sym 60706 resetn
.sym 60708 iomem_addr[6]
.sym 60716 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 60717 flash_clk$SB_IO_OUT
.sym 60729 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 60733 soc.simpleuart_reg_div_do[0]
.sym 60736 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3
.sym 60737 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 60740 soc.simpleuart_reg_div_do[4]
.sym 60741 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 60743 soc.simpleuart_reg_div_do[7]
.sym 60744 soc.simpleuart.send_divcnt[0]
.sym 60745 soc.simpleuart_reg_div_do[6]
.sym 60746 soc.simpleuart.send_divcnt[3]
.sym 60750 soc.simpleuart.send_divcnt[7]
.sym 60751 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 60754 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 60755 soc.simpleuart.send_divcnt[4]
.sym 60756 soc.simpleuart_reg_div_do[3]
.sym 60757 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 60762 soc.simpleuart_reg_div_do[7]
.sym 60766 soc.simpleuart.send_divcnt[0]
.sym 60767 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 60773 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 60775 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 60778 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 60779 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3
.sym 60780 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 60781 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 60786 soc.simpleuart_reg_div_do[6]
.sym 60790 soc.simpleuart.send_divcnt[3]
.sym 60791 soc.simpleuart_reg_div_do[4]
.sym 60792 soc.simpleuart.send_divcnt[4]
.sym 60793 soc.simpleuart_reg_div_do[3]
.sym 60796 soc.simpleuart_reg_div_do[7]
.sym 60797 soc.simpleuart.send_divcnt[7]
.sym 60798 soc.simpleuart_reg_div_do[0]
.sym 60799 soc.simpleuart.send_divcnt[0]
.sym 60803 soc.simpleuart_reg_div_do[4]
.sym 60807 CLK$SB_IO_IN_$glb_clk
.sym 60808 resetn_SB_LUT4_I3_O_$glb_sr
.sym 60809 soc.simpleuart.send_divcnt[8]
.sym 60810 soc.simpleuart.send_divcnt[9]
.sym 60811 soc.simpleuart.send_divcnt[10]
.sym 60812 soc.simpleuart.send_divcnt[11]
.sym 60813 soc.simpleuart.send_divcnt[12]
.sym 60814 soc.simpleuart.send_divcnt[13]
.sym 60815 soc.simpleuart.send_divcnt[14]
.sym 60816 soc.simpleuart.send_divcnt[15]
.sym 60822 iomem_wdata[10]
.sym 60829 soc.simpleuart_reg_div_do[0]
.sym 60830 flash_io1_oe
.sym 60834 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 60836 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 60841 soc.simpleuart.send_divcnt[18]
.sym 60842 soc.simpleuart_reg_div_do[3]
.sym 60850 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 60851 soc.simpleuart.send_divcnt[1]
.sym 60852 soc.simpleuart.send_divcnt[2]
.sym 60853 soc.simpleuart.send_divcnt[3]
.sym 60854 soc.simpleuart.send_divcnt[4]
.sym 60855 soc.simpleuart.send_divcnt[5]
.sym 60856 soc.simpleuart.send_divcnt[6]
.sym 60857 soc.simpleuart.send_divcnt[7]
.sym 60859 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 60861 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 60862 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 60863 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_30_I1
.sym 60864 soc.simpleuart.send_divcnt[0]
.sym 60865 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 60876 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 60880 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 60882 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[1]
.sym 60884 soc.simpleuart.send_divcnt[0]
.sym 60885 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_30_I1
.sym 60888 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[2]
.sym 60890 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 60891 soc.simpleuart.send_divcnt[1]
.sym 60894 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[3]
.sym 60896 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 60897 soc.simpleuart.send_divcnt[2]
.sym 60900 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[4]
.sym 60902 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 60903 soc.simpleuart.send_divcnt[3]
.sym 60906 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[5]
.sym 60908 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 60909 soc.simpleuart.send_divcnt[4]
.sym 60912 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[6]
.sym 60914 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 60915 soc.simpleuart.send_divcnt[5]
.sym 60918 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[7]
.sym 60920 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 60921 soc.simpleuart.send_divcnt[6]
.sym 60924 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[8]
.sym 60926 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 60927 soc.simpleuart.send_divcnt[7]
.sym 60932 soc.simpleuart.send_divcnt[16]
.sym 60933 soc.simpleuart.send_divcnt[17]
.sym 60934 soc.simpleuart.send_divcnt[18]
.sym 60935 soc.simpleuart.send_divcnt[19]
.sym 60936 soc.simpleuart.send_divcnt[20]
.sym 60937 soc.simpleuart.send_divcnt[21]
.sym 60938 soc.simpleuart.send_divcnt[22]
.sym 60939 soc.simpleuart.send_divcnt[23]
.sym 60949 iomem_wdata[9]
.sym 60950 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3
.sym 60952 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 60957 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 60958 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 60961 iomem_addr[2]
.sym 60962 iomem_addr[5]
.sym 60968 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[8]
.sym 60973 soc.simpleuart.send_divcnt[8]
.sym 60974 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 60975 soc.simpleuart.send_divcnt[10]
.sym 60976 soc.simpleuart.send_divcnt[11]
.sym 60977 soc.simpleuart.send_divcnt[12]
.sym 60978 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 60979 soc.simpleuart.send_divcnt[14]
.sym 60982 soc.simpleuart.send_divcnt[9]
.sym 60983 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 60985 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 60986 soc.simpleuart.send_divcnt[13]
.sym 60987 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 60988 soc.simpleuart.send_divcnt[15]
.sym 60994 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 61002 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 61003 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 61005 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[9]
.sym 61007 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 61008 soc.simpleuart.send_divcnt[8]
.sym 61011 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[10]
.sym 61013 soc.simpleuart.send_divcnt[9]
.sym 61014 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 61017 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[11]
.sym 61019 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 61020 soc.simpleuart.send_divcnt[10]
.sym 61023 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[12]
.sym 61025 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 61026 soc.simpleuart.send_divcnt[11]
.sym 61029 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[13]
.sym 61031 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 61032 soc.simpleuart.send_divcnt[12]
.sym 61035 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[14]
.sym 61037 soc.simpleuart.send_divcnt[13]
.sym 61038 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 61041 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[15]
.sym 61043 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 61044 soc.simpleuart.send_divcnt[14]
.sym 61047 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[16]
.sym 61049 soc.simpleuart.send_divcnt[15]
.sym 61050 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 61055 soc.simpleuart.send_divcnt[24]
.sym 61056 soc.simpleuart.send_divcnt[25]
.sym 61057 soc.simpleuart.send_divcnt[26]
.sym 61058 soc.simpleuart.send_divcnt[27]
.sym 61059 soc.simpleuart.send_divcnt[28]
.sym 61060 soc.simpleuart.send_divcnt[29]
.sym 61061 soc.simpleuart.send_divcnt[30]
.sym 61062 soc.simpleuart.send_divcnt[31]
.sym 61069 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 61070 soc.simpleuart.send_divcnt[19]
.sym 61073 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 61075 soc.simpleuart_reg_div_do[19]
.sym 61078 soc.simpleuart.send_divcnt[18]
.sym 61079 iomem_wdata[12]
.sym 61084 soc.simpleuart_reg_div_do[9]
.sym 61085 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 61086 soc.simpleuart_reg_div_do[1]
.sym 61088 soc.simpleuart_reg_div_do[10]
.sym 61090 soc.simpleuart_reg_div_do[12]
.sym 61091 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[16]
.sym 61096 soc.simpleuart.send_divcnt[16]
.sym 61097 soc.simpleuart.send_divcnt[17]
.sym 61098 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 61099 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 61100 soc.simpleuart.send_divcnt[20]
.sym 61101 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 61102 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 61103 soc.simpleuart.send_divcnt[23]
.sym 61106 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 61107 soc.simpleuart.send_divcnt[19]
.sym 61109 soc.simpleuart.send_divcnt[21]
.sym 61110 soc.simpleuart.send_divcnt[22]
.sym 61113 soc.simpleuart.send_divcnt[18]
.sym 61114 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 61119 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 61125 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 61128 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[17]
.sym 61130 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 61131 soc.simpleuart.send_divcnt[16]
.sym 61134 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[18]
.sym 61136 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 61137 soc.simpleuart.send_divcnt[17]
.sym 61140 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[19]
.sym 61142 soc.simpleuart.send_divcnt[18]
.sym 61143 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 61146 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[20]
.sym 61148 soc.simpleuart.send_divcnt[19]
.sym 61149 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 61152 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[21]
.sym 61154 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 61155 soc.simpleuart.send_divcnt[20]
.sym 61158 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[22]
.sym 61160 soc.simpleuart.send_divcnt[21]
.sym 61161 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 61164 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[23]
.sym 61166 soc.simpleuart.send_divcnt[22]
.sym 61167 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 61170 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[24]
.sym 61172 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 61173 soc.simpleuart.send_divcnt[23]
.sym 61178 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 61179 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 61180 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 61181 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1
.sym 61182 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 61183 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 61184 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 61185 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 61189 soc.cpu.cpu_state[6]
.sym 61190 soc.simpleuart_reg_div_do[31]
.sym 61191 soc.spimemio.dout_data[5]
.sym 61192 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 61196 soc.simpleuart_reg_div_do[25]
.sym 61198 soc.simpleuart_reg_div_do[31]
.sym 61201 soc.simpleuart_reg_div_do[2]
.sym 61202 soc.simpleuart_reg_div_do[13]
.sym 61205 flash_clk$SB_IO_OUT
.sym 61207 soc.simpleuart_reg_div_do[31]
.sym 61208 soc.simpleuart_reg_div_do[5]
.sym 61214 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[24]
.sym 61219 soc.simpleuart.send_divcnt[24]
.sym 61220 soc.simpleuart.send_divcnt[25]
.sym 61221 soc.simpleuart.send_divcnt[26]
.sym 61222 soc.simpleuart.send_divcnt[27]
.sym 61223 soc.simpleuart.send_divcnt[28]
.sym 61224 soc.simpleuart.send_divcnt[29]
.sym 61225 soc.simpleuart.send_divcnt[30]
.sym 61226 soc.simpleuart.send_divcnt[31]
.sym 61230 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 61236 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 61239 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 61241 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 61242 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 61243 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 61245 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 61246 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1
.sym 61251 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[25]
.sym 61253 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 61254 soc.simpleuart.send_divcnt[24]
.sym 61257 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[26]
.sym 61259 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 61260 soc.simpleuart.send_divcnt[25]
.sym 61263 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[27]
.sym 61265 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 61266 soc.simpleuart.send_divcnt[26]
.sym 61269 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[28]
.sym 61271 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 61272 soc.simpleuart.send_divcnt[27]
.sym 61275 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[29]
.sym 61277 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 61278 soc.simpleuart.send_divcnt[28]
.sym 61281 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[30]
.sym 61283 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 61284 soc.simpleuart.send_divcnt[29]
.sym 61287 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[31]
.sym 61289 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 61290 soc.simpleuart.send_divcnt[30]
.sym 61293 $nextpnr_ICESTORM_LC_28$I3
.sym 61295 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1
.sym 61296 soc.simpleuart.send_divcnt[31]
.sym 61301 flash_clk_SB_LUT4_I1_O
.sym 61302 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 61303 soc.simpleuart_reg_div_do[9]
.sym 61304 flash_io0_di_SB_LUT4_I0_O
.sym 61305 soc.simpleuart_reg_div_do[10]
.sym 61306 soc.simpleuart_reg_div_do[12]
.sym 61307 soc.simpleuart_reg_div_do[13]
.sym 61308 flash_io2_di_SB_LUT4_I0_1_O
.sym 61312 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 61313 iomem_wdata[8]
.sym 61314 soc.simpleuart_reg_div_do[28]
.sym 61315 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 61316 soc.simpleuart_reg_div_do[26]
.sym 61321 resetn
.sym 61322 soc.simpleuart_reg_div_do[24]
.sym 61323 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 61326 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I1
.sym 61327 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 61328 soc.simpleuart_reg_div_do[12]
.sym 61330 soc.cpu.cpu_state[0]
.sym 61332 soc.spimemio.dout_data[0]
.sym 61333 iomem_wdata[10]
.sym 61334 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 61335 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I0
.sym 61336 soc.simpleuart_reg_div_do[27]
.sym 61337 $nextpnr_ICESTORM_LC_28$I3
.sym 61342 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 61345 soc.ram_ready
.sym 61346 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_I1
.sym 61348 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 61349 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 61353 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 61358 soc.simpleuart_reg_div_do[0]
.sym 61359 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 61360 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 61362 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 61365 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 61366 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 61367 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61369 flash_io0_di_SB_LUT4_I0_O
.sym 61370 soc.simpleuart_reg_div_do[2]
.sym 61371 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 61372 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_I1
.sym 61373 flash_io2_di_SB_LUT4_I0_1_O
.sym 61378 $nextpnr_ICESTORM_LC_28$I3
.sym 61381 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 61382 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 61383 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 61384 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 61387 flash_io2_di_SB_LUT4_I0_1_O
.sym 61388 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 61389 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_I1
.sym 61390 soc.simpleuart_reg_div_do[2]
.sym 61393 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 61394 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 61395 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 61396 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 61399 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 61400 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 61401 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 61402 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 61405 soc.ram_ready
.sym 61406 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61407 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 61408 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 61411 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 61412 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 61413 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 61414 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 61417 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_I1
.sym 61418 soc.simpleuart_reg_div_do[0]
.sym 61419 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 61420 flash_io0_di_SB_LUT4_I0_O
.sym 61424 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 61425 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 61426 soc.spimemio.buffer[0]
.sym 61427 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 61428 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 61429 flash_csb_SB_LUT4_I1_I3
.sym 61430 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 61431 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 61435 soc.cpu.mem_rdata_q[12]
.sym 61437 flash_io0_di
.sym 61440 soc.spimemio.dout_data[1]
.sym 61442 iomem_addr[5]
.sym 61443 $PACKER_VCC_NET
.sym 61448 iomem_addr[2]
.sym 61449 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 61450 iomem_addr[4]
.sym 61451 flash_csb_SB_LUT4_I1_I3
.sym 61452 iomem_addr[1]
.sym 61453 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61454 iomem_addr[5]
.sym 61455 soc.spimemio.dout_data[4]
.sym 61456 iomem_addr[0]
.sym 61457 soc.mem_valid
.sym 61458 iomem_addr[3]
.sym 61459 iomem_wdata[13]
.sym 61466 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 61467 soc.simpleuart_reg_div_do[6]
.sym 61469 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 61470 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 61471 soc.ram_ready
.sym 61473 flash_clk_SB_LUT4_I1_O
.sym 61474 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 61475 soc.spimemio.dout_data[5]
.sym 61477 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61478 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 61481 iomem_ready_SB_LUT4_I1_O
.sym 61482 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 61483 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 61484 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 61485 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 61487 soc.simpleuart_reg_div_do[7]
.sym 61489 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 61490 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 61491 iomem_rdata[5]
.sym 61492 flash_io3_di_SB_LUT4_I0_1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 61493 soc.simpleuart_reg_div_do[4]
.sym 61494 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 61495 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 61496 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 61498 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 61499 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 61500 soc.ram_ready
.sym 61501 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61504 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 61505 flash_io3_di_SB_LUT4_I0_1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 61506 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 61507 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 61510 iomem_ready_SB_LUT4_I1_O
.sym 61511 iomem_rdata[5]
.sym 61512 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 61513 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 61516 soc.simpleuart_reg_div_do[4]
.sym 61517 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 61518 flash_clk_SB_LUT4_I1_O
.sym 61519 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 61522 soc.simpleuart_reg_div_do[6]
.sym 61523 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 61524 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 61525 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 61530 soc.spimemio.dout_data[5]
.sym 61534 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 61535 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 61536 soc.ram_ready
.sym 61537 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 61540 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 61541 soc.simpleuart_reg_div_do[7]
.sym 61542 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 61543 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 61544 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 61545 CLK$SB_IO_IN_$glb_clk
.sym 61547 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 61548 soc.simpleuart_reg_div_do[11]
.sym 61549 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 61550 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 61551 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 61552 soc.simpleuart_reg_div_do[14]
.sym 61553 flash_csb_SB_LUT4_I1_I3_SB_LUT4_O_I0
.sym 61554 flash_io3_di_SB_LUT4_I0_1_O
.sym 61559 soc.cpu.mem_xfer_SB_LUT4_O_I2
.sym 61560 iomem_ready_SB_LUT4_I1_O
.sym 61561 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 61562 soc.spimemio.rd_addr[13]
.sym 61563 iomem_addr[3]
.sym 61564 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 61566 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 61570 iomem_ready_SB_LUT4_I3_I0
.sym 61571 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I2
.sym 61573 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 61574 soc.cpu.mem_la_addr_SB_LUT4_O_29_I3
.sym 61575 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 61576 iomem_addr[2]
.sym 61577 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 61578 iomem_addr[4]
.sym 61580 iomem_addr[1]
.sym 61581 flash_csb_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 61582 iomem_wdata[12]
.sym 61588 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 61589 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 61590 iomem_addr[1]
.sym 61591 iomem_addr[5]
.sym 61592 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 61595 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 61596 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 61597 flash_io3_di_SB_LUT4_I0_1_O_SB_LUT4_I0_I1
.sym 61598 iomem_addr[6]
.sym 61599 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 61600 iomem_addr[0]
.sym 61601 soc.spimemio.buffer[5]
.sym 61603 soc.simpleuart_reg_div_do[1]
.sym 61604 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 61606 soc.spimem_rdata[5]
.sym 61609 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 61610 iomem_addr[4]
.sym 61611 flash_io3_di_SB_LUT4_I0_1_O
.sym 61613 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61614 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 61616 iomem_ready_SB_LUT4_I1_O
.sym 61617 iomem_addr[7]
.sym 61619 soc.simpleuart_reg_div_do[3]
.sym 61621 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 61622 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 61623 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 61624 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 61627 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 61628 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 61629 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 61630 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 61635 soc.spimemio.buffer[5]
.sym 61639 iomem_addr[5]
.sym 61640 iomem_addr[7]
.sym 61641 iomem_addr[6]
.sym 61642 iomem_addr[4]
.sym 61645 flash_io3_di_SB_LUT4_I0_1_O_SB_LUT4_I0_I1
.sym 61646 flash_io3_di_SB_LUT4_I0_1_O
.sym 61647 soc.simpleuart_reg_div_do[3]
.sym 61648 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 61651 iomem_ready_SB_LUT4_I1_O
.sym 61652 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61654 soc.spimem_rdata[5]
.sym 61657 iomem_addr[1]
.sym 61658 iomem_addr[0]
.sym 61663 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 61664 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 61665 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 61666 soc.simpleuart_reg_div_do[1]
.sym 61667 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 61668 CLK$SB_IO_IN_$glb_clk
.sym 61670 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 61671 soc.spimemio.buffer[2]
.sym 61672 soc.spimemio.buffer[4]
.sym 61673 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 61674 soc.spimemio.buffer[7]
.sym 61675 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 61676 soc.spimemio.buffer[3]
.sym 61677 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 61680 soc.cpu.mem_xfer
.sym 61681 soc.cpu.mem_rdata_q[20]
.sym 61682 flash_io1_di
.sym 61683 flash_io3_di
.sym 61686 iomem_addr[6]
.sym 61690 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 61691 soc.simpleuart_reg_div_do[11]
.sym 61694 iomem_addr[21]
.sym 61695 soc.cpu.pcpi_rs1[4]
.sym 61696 resetn
.sym 61697 iomem_addr[15]
.sym 61698 iomem_addr[8]
.sym 61699 soc.simpleuart_reg_div_do[31]
.sym 61701 iomem_addr[14]
.sym 61702 iomem_addr[2]
.sym 61703 iomem_addr[7]
.sym 61704 iomem_addr[4]
.sym 61713 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61715 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 61718 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 61719 soc.cpu.pcpi_rs1[4]
.sym 61720 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 61722 soc.cpu.pcpi_rs1[3]
.sym 61723 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 61725 soc.ram_ready
.sym 61727 soc.cpu.pcpi_rs1[2]
.sym 61729 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61730 $PACKER_GND_NET
.sym 61733 soc.cpu.pcpi_rs1[5]
.sym 61734 soc.cpu.mem_la_addr_SB_LUT4_O_29_I3
.sym 61735 soc.cpu.mem_la_addr_SB_LUT4_O_26_I3
.sym 61737 soc.cpu.mem_la_addr_SB_LUT4_O_28_I3
.sym 61739 soc.cpu.mem_la_addr_SB_LUT4_O_27_I3
.sym 61744 soc.cpu.pcpi_rs1[2]
.sym 61745 soc.cpu.mem_la_addr_SB_LUT4_O_29_I3
.sym 61747 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 61750 soc.cpu.pcpi_rs1[4]
.sym 61751 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 61752 soc.cpu.mem_la_addr_SB_LUT4_O_27_I3
.sym 61759 $PACKER_GND_NET
.sym 61763 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 61764 soc.cpu.mem_la_addr_SB_LUT4_O_26_I3
.sym 61765 soc.cpu.pcpi_rs1[5]
.sym 61769 $PACKER_GND_NET
.sym 61774 soc.cpu.mem_la_addr_SB_LUT4_O_28_I3
.sym 61775 soc.cpu.pcpi_rs1[3]
.sym 61777 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 61786 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 61787 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 61788 soc.ram_ready
.sym 61789 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61790 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61791 CLK$SB_IO_IN_$glb_clk
.sym 61793 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 61794 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 61795 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 61796 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 61797 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 61798 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 61799 soc.memory.cs_0_SB_CARRY_I1_1_CO[1]
.sym 61800 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 61805 iomem_addr[19]
.sym 61806 soc.simpleuart_reg_div_do[24]
.sym 61807 iomem_addr[3]
.sym 61808 soc.simpleuart_reg_div_do[31]
.sym 61809 iomem_addr[4]
.sym 61811 soc.simpleuart_reg_div_do[28]
.sym 61812 soc.simpleuart_reg_div_do[26]
.sym 61813 iomem_addr[5]
.sym 61814 iomem_addr[6]
.sym 61815 iomem_addr[0]
.sym 61816 iomem_wdata[16]
.sym 61817 iomem_wdata[14]
.sym 61818 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I1
.sym 61819 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 61820 soc.simpleuart_reg_div_do[27]
.sym 61823 soc.cpu.cpu_state[0]
.sym 61824 iomem_wdata[10]
.sym 61825 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 61826 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I0
.sym 61827 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 61828 soc.simpleuart_reg_div_do[12]
.sym 61839 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 61841 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 61852 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 61853 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 61856 soc.memory.cs_0_SB_CARRY_I1_1_CO[1]
.sym 61862 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 61863 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 61865 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 61866 $nextpnr_ICESTORM_LC_25$O
.sym 61869 soc.memory.cs_0_SB_CARRY_I1_1_CO[1]
.sym 61872 soc.memory.cs_0_SB_CARRY_I1_1_CO[2]
.sym 61875 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 61878 soc.memory.cs_0_SB_CARRY_I1_1_CO[3]
.sym 61880 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 61884 soc.memory.cs_0_SB_CARRY_I1_1_CO[4]
.sym 61887 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 61890 soc.memory.cs_0_SB_CARRY_I1_1_CO[5]
.sym 61893 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 61896 soc.memory.cs_0_SB_CARRY_I1_1_CO[6]
.sym 61899 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 61902 soc.memory.cs_0_SB_CARRY_I1_1_CO[7]
.sym 61905 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 61908 soc.memory.cs_0_SB_CARRY_I1_1_CO[8]
.sym 61910 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 61916 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 61917 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 61918 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 61919 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 61920 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 61921 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 61922 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 61923 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 61927 soc.cpu.mem_rdata_q[31]
.sym 61928 iomem_wdata[1]
.sym 61929 iomem_wdata[0]
.sym 61930 iomem_addr[19]
.sym 61931 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 61933 soc.ram_ready
.sym 61935 iomem_addr[19]
.sym 61937 iomem_addr[18]
.sym 61938 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 61939 iomem_wdata[22]
.sym 61940 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 61941 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 61943 iomem_wdata[13]
.sym 61944 iomem_addr[17]
.sym 61945 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61947 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 61948 iomem_addr[26]
.sym 61949 soc.mem_valid
.sym 61951 flash_csb_SB_LUT4_I1_I3
.sym 61952 soc.memory.cs_0_SB_CARRY_I1_1_CO[8]
.sym 61957 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 61958 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 61975 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 61976 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 61979 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 61980 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 61982 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 61985 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 61989 soc.memory.cs_0_SB_CARRY_I1_1_CO[9]
.sym 61992 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 61995 soc.memory.cs_0_SB_CARRY_I1_1_CO[10]
.sym 61997 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 62001 soc.memory.cs_0_SB_CARRY_I1_1_CO[11]
.sym 62003 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 62007 soc.memory.cs_0_SB_CARRY_I1_1_CO[12]
.sym 62010 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 62013 soc.memory.cs_0_SB_CARRY_I1_1_CO[13]
.sym 62015 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 62019 soc.memory.cs_0_SB_CARRY_I1_1_CO[14]
.sym 62021 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 62025 soc.memory.cs_0_SB_CARRY_I1_1_CO[15]
.sym 62027 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 62031 soc.memory.cs_0_SB_CARRY_I1_1_CO[16]
.sym 62033 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 62039 soc.cpu.trap
.sym 62040 soc.cpu.last_mem_valid
.sym 62041 iomem_ready_SB_DFFESS_Q_D
.sym 62042 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 62043 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 62044 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 62045 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 62046 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62049 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62050 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62051 iomem_wdata[29]
.sym 62053 iomem_addr[12]
.sym 62054 iomem_addr[6]
.sym 62056 iomem_addr[23]
.sym 62057 iomem_addr[21]
.sym 62058 iomem_addr[10]
.sym 62059 soc.cpu.mem_do_wdata
.sym 62060 iomem_addr[21]
.sym 62062 iomem_addr[10]
.sym 62065 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62066 iomem_wdata[12]
.sym 62068 $PACKER_VCC_NET
.sym 62069 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 62070 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62072 soc.cpu.trap
.sym 62073 soc.cpu.mem_rdata_SB_LUT4_O_4_I2
.sym 62074 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 62075 soc.memory.cs_0_SB_CARRY_I1_1_CO[16]
.sym 62080 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 62088 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 62093 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 62097 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 62099 soc.memory.cs_0
.sym 62101 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 62102 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 62110 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 62112 soc.memory.cs_0_SB_CARRY_I1_1_CO[17]
.sym 62114 soc.memory.cs_0
.sym 62118 soc.memory.cs_0_SB_CARRY_I1_1_CO[18]
.sym 62120 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 62124 soc.memory.cs_0_SB_CARRY_I1_1_CO[19]
.sym 62126 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 62130 soc.memory.cs_0_SB_CARRY_I1_1_CO[20]
.sym 62133 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 62136 soc.memory.cs_0_SB_CARRY_I1_1_CO[21]
.sym 62139 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 62142 soc.memory.cs_0_SB_CARRY_I1_1_CO[22]
.sym 62145 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 62148 soc.memory.cs_0_SB_CARRY_I1_1_CO[23]
.sym 62151 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 62154 soc.memory.cs_0_SB_CARRY_I1_1_CO[24]
.sym 62157 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 62162 soc.spimemio.valid_SB_LUT4_O_I2
.sym 62163 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 62164 soc.cpu.clear_prefetched_high_word_q_SB_DFFSS_Q_S
.sym 62165 soc.cpu.mem_rdata_SB_LUT4_O_4_I2
.sym 62166 soc.spimem_rdata[24]
.sym 62167 soc.cpu.clear_prefetched_high_word
.sym 62168 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_CI[2]
.sym 62169 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 62173 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 62176 soc.cpu.trap_SB_LUT4_I3_1_O
.sym 62178 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_I1
.sym 62180 iomem_ready_SB_LUT4_I1_O
.sym 62181 soc.cpu.trap
.sym 62182 resetn
.sym 62183 iomem_wdata[30]
.sym 62184 iomem_ready_SB_LUT4_I3_O
.sym 62185 iomem_ready_SB_DFFESS_Q_D
.sym 62187 soc.cpu.pcpi_rs1[4]
.sym 62188 soc.cpu.mem_rdata_q[26]
.sym 62189 soc.cpu.mem_la_firstword_xfer
.sym 62190 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 62191 soc.cpu.mem_rdata_q[31]
.sym 62192 resetn
.sym 62193 soc.cpu.pcpi_rs1[1]
.sym 62194 soc.cpu.mem_rdata_q[15]
.sym 62196 soc.cpu.mem_xfer
.sym 62197 iomem_addr[31]
.sym 62198 soc.memory.cs_0_SB_CARRY_I1_1_CO[24]
.sym 62203 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 62204 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 62213 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 62214 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 62220 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 62226 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 62228 $PACKER_VCC_NET
.sym 62230 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 62233 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_CI[2]
.sym 62235 soc.memory.cs_0_SB_CARRY_I1_1_CO[25]
.sym 62237 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 62241 soc.memory.cs_0_SB_CARRY_I1_1_CO[26]
.sym 62243 $PACKER_VCC_NET
.sym 62244 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_CI[2]
.sym 62247 soc.memory.cs_0_SB_CARRY_I1_1_CO[27]
.sym 62250 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 62253 soc.memory.cs_0_SB_CARRY_I1_1_CO[28]
.sym 62255 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 62259 soc.memory.cs_0_SB_CARRY_I1_1_CO[29]
.sym 62261 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 62265 soc.memory.cs_0_SB_CARRY_I1_1_CO[30]
.sym 62268 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 62271 soc.memory.cs_0_SB_CARRY_I1_1_CO[31]
.sym 62274 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 62277 $nextpnr_ICESTORM_LC_26$I3
.sym 62280 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 62285 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62286 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 62287 soc.cpu.mem_xfer_SB_LUT4_O_I0
.sym 62288 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 62289 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 62290 soc.cpu.clear_prefetched_high_word_q
.sym 62291 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 62292 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 62302 iomem_ready_SB_LUT4_I1_O
.sym 62303 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62305 soc.mem_valid
.sym 62308 resetn
.sym 62309 soc.cpu.mem_do_rinst
.sym 62311 soc.cpu.mem_rdata_SB_LUT4_O_1_I2
.sym 62313 soc.cpu.mem_rdata_q[12]
.sym 62314 soc.cpu.mem_rdata_q[26]
.sym 62315 soc.cpu.clear_prefetched_high_word
.sym 62316 iomem_wdata[10]
.sym 62317 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 62318 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 62319 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 62320 iomem_wdata[14]
.sym 62321 $nextpnr_ICESTORM_LC_26$I3
.sym 62327 soc.cpu.mem_do_rinst
.sym 62328 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 62329 soc.mem_rdata[31]
.sym 62331 soc.cpu.mem_xfer
.sym 62334 soc.cpu.mem_la_secondword
.sym 62335 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 62336 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 62337 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 62339 soc.cpu.mem_xfer
.sym 62340 soc.cpu.mem_do_wdata
.sym 62341 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 62343 gpio[15]
.sym 62348 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 62351 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 62352 resetn
.sym 62353 soc.cpu.pcpi_rs1[1]
.sym 62354 soc.cpu.mem_rdata_q[15]
.sym 62355 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 62356 soc.cpu.pcpi_rs1[0]
.sym 62357 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 62362 $nextpnr_ICESTORM_LC_26$I3
.sym 62365 soc.cpu.mem_do_rinst
.sym 62366 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 62367 resetn
.sym 62368 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 62379 gpio[15]
.sym 62383 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 62385 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 62386 soc.cpu.mem_la_secondword
.sym 62389 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 62390 soc.cpu.mem_xfer
.sym 62391 soc.cpu.mem_rdata_q[15]
.sym 62392 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 62395 soc.cpu.pcpi_rs1[1]
.sym 62396 soc.cpu.pcpi_rs1[0]
.sym 62397 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 62398 soc.mem_rdata[31]
.sym 62401 soc.cpu.mem_do_wdata
.sym 62402 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 62403 soc.cpu.mem_xfer
.sym 62404 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 62405 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 62406 CLK$SB_IO_IN_$glb_clk
.sym 62407 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 62408 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 62409 soc.cpu.mem_la_firstword_xfer
.sym 62410 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 62411 soc.cpu.mem_la_firstword_reg
.sym 62412 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 62413 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62414 soc.mem_rdata[29]
.sym 62415 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D
.sym 62421 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 62422 soc.mem_rdata[31]
.sym 62423 soc.mem_rdata[16]
.sym 62424 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 62425 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 62428 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 62429 soc.mem_rdata[21]
.sym 62430 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 62432 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 62433 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 62434 soc.cpu.mem_xfer
.sym 62435 iomem_wdata[13]
.sym 62436 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 62437 soc.mem_rdata[16]
.sym 62439 soc.cpu.mem_rdata_q[25]
.sym 62440 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62441 soc.cpu.mem_rdata_SB_LUT4_O_7_I2
.sym 62442 soc.cpu.mem_rdata_q[5]
.sym 62449 soc.cpu.mem_rdata_q[5]
.sym 62451 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 62452 soc.mem_rdata[26]
.sym 62454 soc.cpu.mem_la_secondword
.sym 62455 soc.mem_rdata[31]
.sym 62456 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 62458 soc.cpu.mem_xfer_SB_LUT4_O_I2
.sym 62459 soc.cpu.mem_xfer_SB_LUT4_O_I0
.sym 62460 soc.cpu.mem_rdata_q[26]
.sym 62461 soc.cpu.mem_16bit_buffer[15]
.sym 62462 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 62464 soc.cpu.mem_la_secondword_SB_LUT4_I2_I1
.sym 62467 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 62469 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 62470 soc.cpu.mem_xfer
.sym 62471 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 62473 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 62474 soc.cpu.mem_rdata_q[13]
.sym 62475 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62476 soc.mem_valid
.sym 62477 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 62479 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 62482 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 62483 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 62484 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 62485 soc.cpu.mem_16bit_buffer[15]
.sym 62488 soc.cpu.mem_xfer
.sym 62489 soc.cpu.mem_rdata_q[5]
.sym 62490 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 62491 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 62494 soc.cpu.mem_la_secondword_SB_LUT4_I2_I1
.sym 62495 soc.cpu.mem_la_secondword
.sym 62497 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 62500 soc.cpu.mem_xfer
.sym 62501 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 62502 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 62503 soc.cpu.mem_rdata_q[13]
.sym 62506 soc.mem_rdata[31]
.sym 62512 soc.cpu.mem_xfer_SB_LUT4_O_I0
.sym 62513 soc.mem_valid
.sym 62514 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62515 soc.cpu.mem_xfer_SB_LUT4_O_I2
.sym 62518 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 62519 soc.cpu.mem_xfer
.sym 62520 soc.cpu.mem_rdata_q[26]
.sym 62521 soc.mem_rdata[26]
.sym 62525 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 62526 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 62528 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 62529 CLK$SB_IO_IN_$glb_clk
.sym 62531 iomem_rdata[24]
.sym 62532 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3
.sym 62533 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62534 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 62535 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62536 iomem_rdata[13]
.sym 62537 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 62538 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 62542 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_I0
.sym 62545 soc.cpu.mem_xfer
.sym 62553 soc.mem_rdata[18]
.sym 62554 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 62556 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 62557 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 62558 soc.cpu.mem_rdata_SB_LUT4_O_4_I2
.sym 62559 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 62560 gpio[24]
.sym 62561 soc.cpu.mem_rdata_q[24]
.sym 62562 soc.cpu.mem_xfer
.sym 62563 soc.cpu.mem_rdata_q[29]
.sym 62564 soc.cpu.trap
.sym 62566 soc.mem_rdata[22]
.sym 62572 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 62573 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 62574 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 62575 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62577 soc.cpu.mem_xfer
.sym 62579 soc.mem_rdata[17]
.sym 62584 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 62586 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 62588 soc.cpu.mem_la_secondword
.sym 62589 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 62590 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 62591 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 62592 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 62596 soc.cpu.mem_rdata_q[16]
.sym 62597 soc.mem_rdata[16]
.sym 62601 soc.cpu.mem_rdata_q[17]
.sym 62602 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 62605 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 62606 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 62608 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62611 soc.cpu.mem_xfer
.sym 62612 soc.cpu.mem_rdata_q[17]
.sym 62613 soc.mem_rdata[17]
.sym 62617 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 62618 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 62619 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 62620 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 62623 soc.cpu.mem_xfer
.sym 62624 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 62625 soc.cpu.mem_rdata_q[16]
.sym 62626 soc.mem_rdata[16]
.sym 62629 soc.cpu.mem_la_secondword
.sym 62630 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 62631 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 62635 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 62636 soc.cpu.mem_la_secondword
.sym 62637 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 62641 soc.cpu.mem_la_secondword
.sym 62642 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 62644 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62647 soc.mem_rdata[17]
.sym 62648 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 62649 soc.cpu.mem_xfer
.sym 62650 soc.cpu.mem_rdata_q[17]
.sym 62654 soc.cpu.mem_16bit_buffer[8]
.sym 62655 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 62656 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 62657 soc.cpu.mem_16bit_buffer[14]
.sym 62658 soc.cpu.mem_16bit_buffer[9]
.sym 62659 soc.mem_rdata[30]
.sym 62660 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 62661 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 62662 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 62664 soc.cpu.mem_rdata_q[27]
.sym 62665 soc.cpu.mem_rdata_q[22]
.sym 62666 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 62667 soc.cpu.mem_rdata_SB_LUT4_O_2_I2
.sym 62668 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 62671 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 62674 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62675 iomem_ready_SB_LUT4_I1_O
.sym 62676 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 62677 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 62678 resetn
.sym 62679 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62680 soc.cpu.mem_rdata_q[26]
.sym 62681 soc.mem_rdata[30]
.sym 62682 soc.cpu.mem_rdata_q[16]
.sym 62683 soc.cpu.mem_rdata_q[31]
.sym 62684 soc.cpu.mem_xfer
.sym 62685 soc.cpu.mem_rdata_q[30]
.sym 62686 soc.cpu.mem_rdata_q[15]
.sym 62687 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 62689 soc.cpu.mem_rdata_q[26]
.sym 62695 soc.cpu.mem_rdata_q[18]
.sym 62699 soc.cpu.mem_rdata_q[2]
.sym 62701 soc.cpu.mem_rdata_latched[1]
.sym 62702 soc.cpu.mem_rdata_latched[0]
.sym 62703 iomem_rdata[14]
.sym 62704 iomem_ready_SB_LUT4_I1_O
.sym 62705 soc.cpu.mem_rdata_q[0]
.sym 62706 soc.cpu.mem_xfer
.sym 62708 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 62711 soc.cpu.mem_la_secondword
.sym 62712 soc.mem_rdata[20]
.sym 62715 soc.cpu.mem_rdata_latched[5]
.sym 62716 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 62721 soc.mem_rdata[18]
.sym 62722 soc.cpu.mem_rdata_q[1]
.sym 62726 soc.cpu.mem_rdata_q[20]
.sym 62728 soc.cpu.mem_xfer
.sym 62729 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 62730 soc.cpu.mem_rdata_q[18]
.sym 62731 soc.mem_rdata[18]
.sym 62734 iomem_rdata[14]
.sym 62737 iomem_ready_SB_LUT4_I1_O
.sym 62743 soc.cpu.mem_rdata_latched[0]
.sym 62749 soc.cpu.mem_rdata_latched[1]
.sym 62752 soc.cpu.mem_xfer
.sym 62753 soc.mem_rdata[20]
.sym 62754 soc.cpu.mem_rdata_q[20]
.sym 62755 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 62759 soc.cpu.mem_rdata_latched[5]
.sym 62764 soc.cpu.mem_la_secondword
.sym 62766 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 62770 soc.cpu.mem_rdata_q[0]
.sym 62771 soc.cpu.mem_rdata_q[1]
.sym 62773 soc.cpu.mem_rdata_q[2]
.sym 62774 soc.cpu.mem_xfer
.sym 62775 CLK$SB_IO_IN_$glb_clk
.sym 62777 soc.mem_rdata[24]
.sym 62778 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 62779 gpio[24]
.sym 62780 soc.cpu.mem_la_read_SB_LUT4_O_I3
.sym 62781 LED_R_SB_DFFESR_Q_E
.sym 62782 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 62783 soc.mem_rdata[27]
.sym 62784 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 62788 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 62791 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 62792 soc.cpu.mem_16bit_buffer[14]
.sym 62794 iomem_ready_SB_LUT4_I1_O
.sym 62798 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 62799 soc.cpu.mem_rdata_q[18]
.sym 62801 soc.cpu.mem_rdata_q[26]
.sym 62802 soc.cpu.mem_rdata_latched[5]
.sym 62803 soc.cpu.mem_rdata_SB_LUT4_O_I2
.sym 62804 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 62805 soc.cpu.mem_rdata_q[12]
.sym 62806 soc.mem_rdata[27]
.sym 62807 soc.cpu.trap_SB_LUT4_I3_O
.sym 62808 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 62809 iomem_wdata[12]
.sym 62810 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 62811 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 62812 iomem_wdata[10]
.sym 62820 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 62821 soc.cpu.mem_rdata_q[9]
.sym 62822 soc.cpu.mem_16bit_buffer[9]
.sym 62823 soc.cpu.mem_rdata_q[5]
.sym 62824 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 62825 soc.cpu.mem_rdata_q[6]
.sym 62826 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 62831 soc.cpu.mem_rdata_q[3]
.sym 62832 soc.cpu.mem_rdata_latched[3]
.sym 62833 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 62834 soc.cpu.mem_rdata_q[31]
.sym 62835 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 62836 soc.mem_rdata[22]
.sym 62837 soc.cpu.mem_xfer
.sym 62838 soc.cpu.mem_rdata_q[22]
.sym 62839 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 62841 soc.cpu.mem_rdata_latched[2]
.sym 62845 soc.cpu.mem_xfer
.sym 62847 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 62849 soc.cpu.mem_rdata_q[25]
.sym 62851 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 62852 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 62853 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 62857 soc.cpu.mem_rdata_q[5]
.sym 62858 soc.cpu.mem_rdata_q[3]
.sym 62859 soc.cpu.mem_rdata_q[6]
.sym 62860 soc.cpu.mem_rdata_q[25]
.sym 62863 soc.cpu.mem_16bit_buffer[9]
.sym 62865 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 62866 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 62869 soc.cpu.mem_xfer
.sym 62870 soc.cpu.mem_rdata_q[31]
.sym 62872 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 62878 soc.cpu.mem_rdata_latched[2]
.sym 62881 soc.cpu.mem_rdata_latched[3]
.sym 62887 soc.cpu.mem_xfer
.sym 62890 soc.cpu.mem_rdata_q[9]
.sym 62893 soc.cpu.mem_xfer
.sym 62894 soc.cpu.mem_rdata_q[22]
.sym 62895 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 62896 soc.mem_rdata[22]
.sym 62897 soc.cpu.mem_xfer
.sym 62898 CLK$SB_IO_IN_$glb_clk
.sym 62900 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62901 soc.cpu.trap_SB_LUT4_I3_O
.sym 62902 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 62903 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 62904 gpio[13]
.sym 62906 gpio[12]
.sym 62907 soc.cpu.mem_rdata_SB_LUT4_O_I2
.sym 62911 soc.cpu.mem_rdata_q[12]
.sym 62912 resetn
.sym 62913 soc.cpu.mem_xfer
.sym 62915 soc.cpu.mem_rdata_q[9]
.sym 62917 led_rgb_data_SB_DFFE_Q_23_E
.sym 62920 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 62924 led_rgb_data[14]
.sym 62925 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 62926 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 62927 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 62928 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62929 soc.cpu.mem_rdata_SB_LUT4_O_7_I2
.sym 62930 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 62931 soc.cpu.mem_16bit_buffer[8]
.sym 62932 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62933 soc.cpu.mem_rdata_latched[0]
.sym 62934 soc.cpu.mem_xfer
.sym 62935 soc.cpu.mem_rdata_q[25]
.sym 62941 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 62942 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 62943 soc.cpu.mem_rdata_q[5]
.sym 62946 soc.cpu.mem_rdata_q[30]
.sym 62947 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 62950 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62952 soc.cpu.mem_rdata_latched[6]
.sym 62954 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 62955 soc.mem_rdata[27]
.sym 62956 soc.cpu.mem_rdata_q[6]
.sym 62958 soc.cpu.mem_rdata_latched[4]
.sym 62959 soc.cpu.mem_xfer
.sym 62961 soc.cpu.mem_rdata_q[31]
.sym 62962 soc.cpu.mem_rdata_q[28]
.sym 62963 soc.cpu.mem_rdata_q[28]
.sym 62965 soc.cpu.mem_rdata_q[4]
.sym 62967 soc.cpu.mem_rdata_q[27]
.sym 62969 soc.cpu.mem_rdata_q[29]
.sym 62975 soc.cpu.mem_rdata_latched[4]
.sym 62980 soc.cpu.mem_rdata_q[28]
.sym 62981 soc.cpu.mem_rdata_q[5]
.sym 62982 soc.cpu.mem_rdata_q[4]
.sym 62983 soc.cpu.mem_rdata_q[6]
.sym 62986 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62987 soc.cpu.mem_rdata_q[29]
.sym 62989 soc.cpu.mem_rdata_q[30]
.sym 62992 soc.cpu.mem_rdata_q[4]
.sym 62993 soc.cpu.mem_rdata_q[28]
.sym 62994 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 62995 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 62998 soc.cpu.mem_xfer
.sym 62999 soc.cpu.mem_rdata_q[27]
.sym 63001 soc.mem_rdata[27]
.sym 63004 soc.cpu.mem_rdata_q[29]
.sym 63005 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 63006 soc.cpu.mem_rdata_q[30]
.sym 63007 soc.cpu.mem_rdata_q[31]
.sym 63010 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 63011 soc.cpu.mem_rdata_q[27]
.sym 63012 soc.cpu.mem_xfer
.sym 63013 soc.mem_rdata[27]
.sym 63019 soc.cpu.mem_rdata_latched[6]
.sym 63020 soc.cpu.mem_xfer
.sym 63021 CLK$SB_IO_IN_$glb_clk
.sym 63023 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 63025 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63026 gpio[25]
.sym 63029 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 63035 soc.cpu.mem_la_secondword
.sym 63036 iomem_wdata[21]
.sym 63040 iomem_wdata[11]
.sym 63041 iomem_wdata[29]
.sym 63044 soc.cpu.trap_SB_LUT4_I3_O
.sym 63045 soc.cpu.mem_rdata_q[17]
.sym 63046 iomem_wdata[27]
.sym 63047 soc.cpu.mem_rdata_q[31]
.sym 63048 soc.cpu.mem_rdata_q[28]
.sym 63049 soc.cpu.mem_rdata_q[28]
.sym 63050 soc.cpu.mem_xfer
.sym 63051 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 63052 soc.cpu.mem_rdata_q[24]
.sym 63053 soc.cpu.mem_rdata_latched[2]
.sym 63055 soc.cpu.mem_rdata_q[29]
.sym 63056 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 63057 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 63065 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 63066 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 63067 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 63068 led_rgb_data[2]
.sym 63072 soc.cpu.mem_rdata_q[13]
.sym 63073 led_rgb_data[22]
.sym 63074 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 63075 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 63077 soc.cpu.mem_rdata_q[12]
.sym 63080 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 63081 soc.cpu.mem_rdata_q[14]
.sym 63082 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63084 led_rgb_data[14]
.sym 63085 soc.cpu.mem_la_secondword
.sym 63087 led_rgb_data[16]
.sym 63089 soc.cpu.mem_xfer
.sym 63090 soc.cpu.mem_rdata_q[8]
.sym 63091 soc.cpu.mem_16bit_buffer[8]
.sym 63093 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 63094 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 63095 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 63099 led_rgb_data[22]
.sym 63103 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 63104 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 63105 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 63106 soc.cpu.mem_16bit_buffer[8]
.sym 63109 led_rgb_data[14]
.sym 63115 soc.cpu.mem_rdata_q[14]
.sym 63116 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 63117 soc.cpu.mem_rdata_q[13]
.sym 63118 soc.cpu.mem_rdata_q[12]
.sym 63121 led_rgb_data[2]
.sym 63127 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 63128 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 63129 soc.cpu.mem_rdata_q[8]
.sym 63130 soc.cpu.mem_xfer
.sym 63133 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63134 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 63135 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 63136 soc.cpu.mem_la_secondword
.sym 63139 led_rgb_data[16]
.sym 63143 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 63144 CLK$SB_IO_IN_$glb_clk
.sym 63145 resetn_SB_LUT4_I3_O_$glb_sr
.sym 63146 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 63147 ws2812_inst.led_reg[2][2]
.sym 63148 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 63149 $PACKER_GND_NET
.sym 63151 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 63152 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 63156 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 63157 soc.cpu.mem_rdata_q[20]
.sym 63160 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 63161 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 63162 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 63164 iomem_wdata[31]
.sym 63168 ws2812_inst.led_reg[1][2]
.sym 63170 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2
.sym 63171 ws2812_inst.led_reg[1][14]
.sym 63173 iomem_wdata[25]
.sym 63175 soc.cpu.mem_rdata_q[31]
.sym 63176 soc.cpu.mem_rdata_q[26]
.sym 63177 soc.cpu.mem_rdata_q[30]
.sym 63179 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 63180 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 63188 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 63189 soc.cpu.mem_rdata_q[8]
.sym 63190 led_rgb_data[2]
.sym 63195 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 63196 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 63197 soc.cpu.mem_xfer
.sym 63198 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 63200 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63203 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63204 soc.cpu.mem_rdata_q[20]
.sym 63207 soc.cpu.mem_rdata_q[27]
.sym 63208 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 63210 soc.cpu.mem_rdata_q[22]
.sym 63211 soc.cpu.mem_rdata_q[14]
.sym 63212 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I2_O
.sym 63214 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 63216 soc.cpu.mem_rdata_q[9]
.sym 63218 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63221 soc.cpu.mem_rdata_q[14]
.sym 63222 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63223 soc.cpu.mem_xfer
.sym 63226 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 63228 soc.cpu.mem_xfer
.sym 63229 soc.cpu.mem_rdata_q[27]
.sym 63233 soc.cpu.mem_xfer
.sym 63234 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 63235 soc.cpu.mem_rdata_q[22]
.sym 63238 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 63239 soc.cpu.mem_rdata_q[8]
.sym 63240 soc.cpu.mem_xfer
.sym 63241 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 63245 soc.cpu.mem_xfer
.sym 63246 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I2_O
.sym 63247 soc.cpu.mem_rdata_q[20]
.sym 63252 led_rgb_data[2]
.sym 63256 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63258 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63262 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 63263 soc.cpu.mem_rdata_q[9]
.sym 63264 soc.cpu.mem_xfer
.sym 63265 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 63266 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 63267 CLK$SB_IO_IN_$glb_clk
.sym 63268 resetn_SB_LUT4_I3_O_$glb_sr
.sym 63269 ws2812_inst.led_reg[2][16]
.sym 63270 ws2812_inst.led_reg[2][6]
.sym 63271 ws2812_inst.led_reg[2][8]
.sym 63272 ws2812_inst.led_reg[2][0]
.sym 63273 ws2812_inst.led_reg[2][10]
.sym 63274 ws2812_inst.led_reg[2][14]
.sym 63275 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63276 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 63281 iomem_wdata[8]
.sym 63283 ws2812_inst.led_reg[5][2]
.sym 63284 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 63285 led_rgb_data[18]
.sym 63286 led_rgb_data[2]
.sym 63287 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 63288 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63289 iomem_wdata[24]
.sym 63291 ws2812_inst.led_counter[2]
.sym 63293 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 63294 soc.cpu.mem_rdata_latched[5]
.sym 63296 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 63297 soc.cpu.mem_rdata_q[12]
.sym 63298 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63299 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 63300 led_rgb_data[10]
.sym 63302 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_I0
.sym 63304 soc.cpu.mem_rdata_q[26]
.sym 63310 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 63311 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63312 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63315 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 63316 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 63318 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 63320 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63323 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63324 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 63325 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 63327 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63328 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 63329 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63331 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 63332 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 63335 soc.cpu.mem_rdata_latched[12]
.sym 63336 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 63338 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63340 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63343 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 63344 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63345 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 63346 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 63349 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63350 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 63351 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 63352 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63355 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 63357 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 63361 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63363 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63367 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63368 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 63369 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 63370 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 63373 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63374 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63375 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63376 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 63379 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 63380 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63381 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63382 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 63385 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63387 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 63388 soc.cpu.mem_rdata_latched[12]
.sym 63390 CLK$SB_IO_IN_$glb_clk
.sym 63392 ws2812_inst.led_reg[3][6]
.sym 63393 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 63394 ws2812_inst.led_reg[3][16]
.sym 63395 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63396 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 63397 ws2812_inst.led_reg[3][10]
.sym 63398 ws2812_inst.led_reg[3][14]
.sym 63399 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 63407 led_rgb_data[6]
.sym 63408 led_rgb_data[8]
.sym 63411 $PACKER_VCC_NET
.sym 63412 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 63415 $PACKER_VCC_NET
.sym 63417 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 63418 soc.cpu.mem_rdata_q[27]
.sym 63419 led_rgb_data[0]
.sym 63420 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 63422 soc.cpu.mem_rdata_latched[12]
.sym 63423 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 63424 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63425 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 63426 soc.cpu.mem_rdata_latched[0]
.sym 63427 soc.cpu.mem_rdata_q[25]
.sym 63434 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 63435 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 63436 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 63437 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0
.sym 63438 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 63439 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 63441 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63442 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 63444 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 63447 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 63448 soc.cpu.mem_rdata_latched[12]
.sym 63449 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 63450 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63451 soc.cpu.mem_rdata_latched[2]
.sym 63452 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 63453 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 63454 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 63456 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 63457 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63458 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 63459 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63462 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63463 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 63464 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 63466 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 63469 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63472 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63473 soc.cpu.mem_rdata_latched[12]
.sym 63474 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 63478 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 63479 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 63480 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63481 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 63484 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 63485 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 63486 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63487 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 63490 soc.cpu.mem_rdata_latched[2]
.sym 63492 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 63493 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 63496 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 63497 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 63498 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63499 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0
.sym 63502 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 63503 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 63505 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 63508 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63509 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 63510 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 63511 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 63513 CLK$SB_IO_IN_$glb_clk
.sym 63515 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 63516 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 63517 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 63518 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 63519 soc.cpu.mem_rdata_q[28]
.sym 63520 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63521 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 63522 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 63531 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 63533 led_rgb_data[6]
.sym 63536 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 63539 soc.cpu.mem_rdata_q[24]
.sym 63540 soc.cpu.mem_rdata_q[28]
.sym 63543 soc.cpu.mem_xfer
.sym 63544 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 63545 soc.cpu.mem_rdata_latched[2]
.sym 63546 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 63548 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 63549 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 63550 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63556 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 63557 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63558 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 63559 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63562 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 63563 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 63564 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 63565 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63566 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 63567 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63568 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 63571 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63572 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63575 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63577 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63578 soc.cpu.mem_rdata_latched[3]
.sym 63580 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 63582 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 63583 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63586 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63589 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63592 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63595 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63596 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 63597 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 63598 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63601 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 63602 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63603 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63604 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 63607 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 63609 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63610 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63613 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 63614 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 63615 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63616 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 63619 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 63620 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63621 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 63622 soc.cpu.mem_rdata_latched[3]
.sym 63627 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63628 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63631 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 63632 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63633 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63638 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 63639 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 63640 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 63641 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 63642 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0
.sym 63643 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0
.sym 63644 soc.cpu.mem_rdata_q[24]
.sym 63645 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 63651 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63652 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 63655 led_rgb_data[5]
.sym 63662 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 63663 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 63664 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63665 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 63666 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63667 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2
.sym 63668 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63670 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 63671 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63672 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 63673 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 63679 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63681 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 63682 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 63684 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 63685 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63686 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63687 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 63688 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 63690 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63691 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63692 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63693 soc.cpu.mem_rdata_latched[1]
.sym 63694 soc.cpu.mem_rdata_latched[6]
.sym 63695 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 63696 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 63698 soc.cpu.mem_rdata_latched[0]
.sym 63699 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63700 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63703 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63704 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63705 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63712 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63714 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63718 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63719 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 63720 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 63724 soc.cpu.mem_rdata_latched[6]
.sym 63725 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63726 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 63727 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 63730 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 63731 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63732 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 63733 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 63736 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63737 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63738 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63739 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 63742 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63743 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63744 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63748 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63750 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63754 soc.cpu.mem_rdata_latched[0]
.sym 63756 soc.cpu.mem_rdata_latched[1]
.sym 63761 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 63762 ws2812_inst.led_reg[0][5]
.sym 63763 ws2812_inst.led_reg[0][20]
.sym 63764 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1
.sym 63765 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2
.sym 63766 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63767 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 63768 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63776 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63782 soc.cpu.mem_rdata_latched[12]
.sym 63785 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63786 soc.cpu.mem_rdata_latched[5]
.sym 63789 soc.cpu.mem_rdata_q[12]
.sym 63793 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63794 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_I0
.sym 63795 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_I0
.sym 63796 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 63802 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 63804 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63807 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0
.sym 63809 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 63810 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 63811 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 63812 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2
.sym 63813 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 63814 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 63815 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 63817 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63818 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 63821 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1
.sym 63825 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 63827 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2
.sym 63828 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 63829 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63831 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63833 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 63835 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63836 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 63841 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 63842 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 63844 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 63847 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 63848 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2
.sym 63849 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 63850 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0
.sym 63854 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63856 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 63859 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63861 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 63865 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 63868 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63872 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 63873 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2
.sym 63874 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1
.sym 63877 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 63878 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 63882 CLK$SB_IO_IN_$glb_clk
.sym 63884 ws2812_inst.led_reg[2][21]
.sym 63885 ws2812_inst.led_reg[2][20]
.sym 63886 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 63887 ws2812_inst.led_reg[2][5]
.sym 63888 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63889 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1
.sym 63890 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63891 ws2812_inst.led_reg[2][4]
.sym 63896 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 63904 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 63907 $PACKER_VCC_NET
.sym 63908 soc.cpu.mem_rdata_latched[12]
.sym 63909 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 63911 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 63919 soc.cpu.mem_rdata_q[25]
.sym 63925 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63926 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 63927 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 63928 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 63930 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63931 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 63932 soc.cpu.mem_rdata_latched[5]
.sym 63933 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63935 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 63936 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 63937 led_rgb_data[5]
.sym 63938 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 63940 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63941 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63944 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63945 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 63947 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63949 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_I0
.sym 63951 soc.cpu.mem_rdata_latched[2]
.sym 63952 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63953 soc.cpu.mem_rdata_latched[12]
.sym 63956 soc.cpu.mem_rdata_latched[6]
.sym 63961 led_rgb_data[5]
.sym 63964 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63965 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63966 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 63967 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63970 soc.cpu.mem_rdata_latched[6]
.sym 63971 soc.cpu.mem_rdata_latched[12]
.sym 63973 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_I0
.sym 63976 soc.cpu.mem_rdata_latched[5]
.sym 63977 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 63978 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 63979 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63982 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63983 soc.cpu.mem_rdata_latched[2]
.sym 63984 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 63985 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 63989 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63991 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63994 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 63995 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63997 soc.cpu.mem_rdata_latched[12]
.sym 64000 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 64001 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 64003 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 64004 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 64005 CLK$SB_IO_IN_$glb_clk
.sym 64006 resetn_SB_LUT4_I3_O_$glb_sr
.sym 64009 ws2812_inst.led_reg[1][5]
.sym 64014 ws2812_inst.led_reg[1][4]
.sym 64019 ws2812_inst.led_reg[3][5]
.sym 64025 led_rgb_data[21]
.sym 64027 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 64029 led_rgb_data[5]
.sym 64036 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 64049 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0
.sym 64050 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 64051 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 64052 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 64053 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 64055 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 64056 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 64057 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 64058 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 64059 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3
.sym 64060 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 64061 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1
.sym 64063 soc.cpu.mem_rdata_latched[12]
.sym 64065 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 64066 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 64067 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_I0
.sym 64068 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 64069 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2
.sym 64070 soc.cpu.mem_rdata_latched[5]
.sym 64071 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0
.sym 64072 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 64074 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 64075 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 64077 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 64078 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 64079 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 64081 soc.cpu.mem_rdata_latched[12]
.sym 64082 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 64083 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 64084 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 64087 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 64088 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 64089 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 64090 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 64093 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3
.sym 64094 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0
.sym 64095 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 64096 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2
.sym 64099 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0
.sym 64100 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1
.sym 64101 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 64102 soc.cpu.mem_rdata_latched[12]
.sym 64105 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 64106 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_I0
.sym 64107 soc.cpu.mem_rdata_latched[5]
.sym 64111 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 64112 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 64113 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 64114 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 64117 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 64118 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 64119 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 64120 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 64123 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 64124 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 64126 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 64128 CLK$SB_IO_IN_$glb_clk
.sym 64143 ws2812_inst.led_reg[1][4]
.sym 64146 led_rgb_data[5]
.sym 64147 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 64148 led_rgb_data[4]
.sym 64230 soc.spimemio.config_do[2]
.sym 64231 soc.spimemio.config_clk
.sym 64237 soc.spimemio.config_do[3]
.sym 64372 iomem_wdata[2]
.sym 64375 iomem_wdata[3]
.sym 64378 flash_clk$SB_IO_OUT
.sym 64401 iomem_wdata[4]
.sym 64418 soc.simpleuart_reg_div_do[15]
.sym 64420 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 64527 flash_csb_SB_LUT4_I1_I3
.sym 64548 iomem_addr[16]
.sym 64549 soc.simpleuart_reg_div_do[16]
.sym 64550 soc.simpleuart.send_divcnt[10]
.sym 64552 soc.simpleuart.send_divcnt[11]
.sym 64559 soc.simpleuart.send_divcnt[0]
.sym 64561 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64564 soc.simpleuart.send_divcnt[6]
.sym 64567 soc.simpleuart.send_divcnt[0]
.sym 64569 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64570 soc.simpleuart.send_divcnt[4]
.sym 64571 soc.simpleuart.send_divcnt[5]
.sym 64575 soc.simpleuart.send_divcnt[1]
.sym 64584 soc.simpleuart.send_divcnt[2]
.sym 64585 soc.simpleuart.send_divcnt[3]
.sym 64589 soc.simpleuart.send_divcnt[7]
.sym 64590 $nextpnr_ICESTORM_LC_14$O
.sym 64592 soc.simpleuart.send_divcnt[0]
.sym 64596 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 64597 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64599 soc.simpleuart.send_divcnt[1]
.sym 64600 soc.simpleuart.send_divcnt[0]
.sym 64602 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 64603 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64604 soc.simpleuart.send_divcnt[2]
.sym 64606 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 64608 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 64609 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64610 soc.simpleuart.send_divcnt[3]
.sym 64612 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 64614 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 64615 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64616 soc.simpleuart.send_divcnt[4]
.sym 64618 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 64620 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 64621 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64622 soc.simpleuart.send_divcnt[5]
.sym 64624 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 64626 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 64627 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64629 soc.simpleuart.send_divcnt[6]
.sym 64630 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 64632 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 64633 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64634 soc.simpleuart.send_divcnt[7]
.sym 64636 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 64638 CLK$SB_IO_IN_$glb_clk
.sym 64639 resetn_SB_LUT4_I3_O_$glb_sr
.sym 64640 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0
.sym 64641 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 64642 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 64643 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 64644 soc.spimemio.config_csb
.sym 64646 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3
.sym 64647 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 64652 iomem_addr[5]
.sym 64660 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 64665 soc.simpleuart.send_divcnt[2]
.sym 64670 soc.simpleuart_reg_div_do[14]
.sym 64673 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 64675 soc.simpleuart_reg_div_do[23]
.sym 64676 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 64683 soc.simpleuart.send_divcnt[10]
.sym 64690 soc.simpleuart.send_divcnt[9]
.sym 64692 soc.simpleuart.send_divcnt[11]
.sym 64693 soc.simpleuart.send_divcnt[12]
.sym 64695 soc.simpleuart.send_divcnt[14]
.sym 64697 soc.simpleuart.send_divcnt[8]
.sym 64700 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64704 soc.simpleuart.send_divcnt[15]
.sym 64708 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64710 soc.simpleuart.send_divcnt[13]
.sym 64713 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 64714 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64716 soc.simpleuart.send_divcnt[8]
.sym 64717 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 64719 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 64720 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64721 soc.simpleuart.send_divcnt[9]
.sym 64723 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 64725 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 64726 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64728 soc.simpleuart.send_divcnt[10]
.sym 64729 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 64731 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 64732 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64733 soc.simpleuart.send_divcnt[11]
.sym 64735 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 64737 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 64738 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64739 soc.simpleuart.send_divcnt[12]
.sym 64741 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 64743 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 64744 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64745 soc.simpleuart.send_divcnt[13]
.sym 64747 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 64749 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 64750 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64751 soc.simpleuart.send_divcnt[14]
.sym 64753 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 64755 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 64756 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64758 soc.simpleuart.send_divcnt[15]
.sym 64759 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 64761 CLK$SB_IO_IN_$glb_clk
.sym 64762 resetn_SB_LUT4_I3_O_$glb_sr
.sym 64763 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 64764 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 64765 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 64766 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 64767 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 64768 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 64769 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 64770 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 64773 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 64776 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 64783 soc.simpleuart_reg_div_do[1]
.sym 64787 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 64790 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 64793 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 64794 iomem_wdata[4]
.sym 64795 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 64799 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 64811 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64818 soc.simpleuart.send_divcnt[22]
.sym 64819 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64822 soc.simpleuart.send_divcnt[18]
.sym 64823 soc.simpleuart.send_divcnt[19]
.sym 64827 soc.simpleuart.send_divcnt[23]
.sym 64828 soc.simpleuart.send_divcnt[16]
.sym 64829 soc.simpleuart.send_divcnt[17]
.sym 64832 soc.simpleuart.send_divcnt[20]
.sym 64833 soc.simpleuart.send_divcnt[21]
.sym 64836 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 64837 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64838 soc.simpleuart.send_divcnt[16]
.sym 64840 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 64842 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 64843 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64844 soc.simpleuart.send_divcnt[17]
.sym 64846 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 64848 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 64849 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64851 soc.simpleuart.send_divcnt[18]
.sym 64852 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 64854 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 64855 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64857 soc.simpleuart.send_divcnt[19]
.sym 64858 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 64860 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 64861 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64862 soc.simpleuart.send_divcnt[20]
.sym 64864 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 64866 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 64867 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64868 soc.simpleuart.send_divcnt[21]
.sym 64870 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 64872 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 64873 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64874 soc.simpleuart.send_divcnt[22]
.sym 64876 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 64878 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 64879 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64881 soc.simpleuart.send_divcnt[23]
.sym 64882 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 64884 CLK$SB_IO_IN_$glb_clk
.sym 64885 resetn_SB_LUT4_I3_O_$glb_sr
.sym 64886 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 64887 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 64888 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 64889 soc.simpleuart.send_dummy
.sym 64890 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 64891 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 64892 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 64893 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 64897 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 64898 soc.simpleuart_reg_div_do[21]
.sym 64899 soc.simpleuart_reg_div_do[13]
.sym 64900 resetn
.sym 64906 flash_csb$SB_IO_OUT
.sym 64910 soc.simpleuart_reg_div_do[15]
.sym 64912 soc.simpleuart_reg_div_do[8]
.sym 64914 soc.simpleuart_reg_div_do[9]
.sym 64922 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 64929 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64930 soc.simpleuart.send_divcnt[27]
.sym 64931 soc.simpleuart.send_divcnt[28]
.sym 64934 soc.simpleuart.send_divcnt[31]
.sym 64936 soc.simpleuart.send_divcnt[25]
.sym 64937 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64940 soc.simpleuart.send_divcnt[29]
.sym 64941 soc.simpleuart.send_divcnt[30]
.sym 64943 soc.simpleuart.send_divcnt[24]
.sym 64945 soc.simpleuart.send_divcnt[26]
.sym 64959 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 64960 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64962 soc.simpleuart.send_divcnt[24]
.sym 64963 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 64965 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 64966 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64967 soc.simpleuart.send_divcnt[25]
.sym 64969 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 64971 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 64972 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64974 soc.simpleuart.send_divcnt[26]
.sym 64975 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 64977 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 64978 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64980 soc.simpleuart.send_divcnt[27]
.sym 64981 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 64983 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 64984 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64986 soc.simpleuart.send_divcnt[28]
.sym 64987 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 64989 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 64990 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64991 soc.simpleuart.send_divcnt[29]
.sym 64993 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 64995 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 64996 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64997 soc.simpleuart.send_divcnt[30]
.sym 64999 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 65002 soc.simpleuart.send_divcnt[31]
.sym 65004 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 65005 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 65007 CLK$SB_IO_IN_$glb_clk
.sym 65008 resetn_SB_LUT4_I3_O_$glb_sr
.sym 65009 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 65010 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 65011 soc.simpleuart.send_dummy_SB_DFFESS_Q_E_SB_LUT4_O_I2
.sym 65012 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 65013 soc.simpleuart.send_dummy_SB_LUT4_I3_O
.sym 65014 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 65015 soc.simpleuart_reg_div_do[15]
.sym 65016 soc.simpleuart_reg_div_do[8]
.sym 65018 soc.spimemio.dout_data[0]
.sym 65019 soc.spimemio.dout_data[0]
.sym 65022 soc.simpleuart_reg_div_do[20]
.sym 65026 soc.simpleuart_reg_div_do[22]
.sym 65028 soc.simpleuart_reg_div_do[16]
.sym 65029 soc.spimemio.dout_data[0]
.sym 65033 soc.spimemio.buffer[6]
.sym 65034 iomem_addr[14]
.sym 65035 flash_io0_oe_SB_LUT4_I3_I2
.sym 65036 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 65037 soc.simpleuart_reg_div_do[25]
.sym 65038 soc.simpleuart_reg_div_do[15]
.sym 65039 soc.simpleuart_reg_div_do[30]
.sym 65040 soc.mem_valid
.sym 65041 soc.simpleuart_reg_div_do[16]
.sym 65042 soc.simpleuart_reg_div_do[9]
.sym 65044 iomem_addr[16]
.sym 65052 soc.simpleuart_reg_div_do[24]
.sym 65054 soc.simpleuart_reg_div_do[28]
.sym 65055 soc.simpleuart_reg_div_do[25]
.sym 65056 soc.simpleuart_reg_div_do[26]
.sym 65065 soc.simpleuart_reg_div_do[30]
.sym 65070 soc.simpleuart_reg_div_do[31]
.sym 65073 soc.simpleuart_reg_div_do[27]
.sym 65074 soc.simpleuart_reg_div_do[18]
.sym 65085 soc.simpleuart_reg_div_do[28]
.sym 65092 soc.simpleuart_reg_div_do[26]
.sym 65097 soc.simpleuart_reg_div_do[30]
.sym 65104 soc.simpleuart_reg_div_do[31]
.sym 65108 soc.simpleuart_reg_div_do[25]
.sym 65113 soc.simpleuart_reg_div_do[18]
.sym 65120 soc.simpleuart_reg_div_do[27]
.sym 65128 soc.simpleuart_reg_div_do[24]
.sym 65132 flash_io2_oe_SB_LUT4_I1_O
.sym 65133 flash_io1_oe_SB_LUT4_I1_O
.sym 65134 flash_csb_SB_LUT4_I1_O
.sym 65135 soc.cpu.mem_xfer_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 65136 soc.spimemio.buffer[1]
.sym 65137 flash_io0_oe_SB_LUT4_I3_I1
.sym 65138 soc.spimemio.buffer[6]
.sym 65139 flash_io0_oe_SB_LUT4_I3_I2
.sym 65144 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 65146 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 65147 soc.simpleuart_reg_div_do[17]
.sym 65151 iomem_addr[1]
.sym 65152 soc.spimemio.dout_data[4]
.sym 65154 iomem_addr[4]
.sym 65155 iomem_addr[0]
.sym 65156 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 65158 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 65159 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65160 soc.simpleuart_reg_div_do[18]
.sym 65161 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 65165 soc.spimemio.dout_data[5]
.sym 65166 soc.simpleuart_reg_div_do[14]
.sym 65167 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 65174 iomem_wdata[12]
.sym 65175 soc.simpleuart_reg_div_do[5]
.sym 65176 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 65177 flash_io0_di
.sym 65178 flash_csb_SB_LUT4_I1_I3
.sym 65180 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65181 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 65184 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 65188 flash_clk$SB_IO_OUT
.sym 65189 flash_io2_di
.sym 65191 flash_csb_SB_LUT4_I1_O
.sym 65196 iomem_wdata[13]
.sym 65198 iomem_wdata[10]
.sym 65202 soc.mem_valid
.sym 65204 iomem_wdata[9]
.sym 65206 flash_clk$SB_IO_OUT
.sym 65207 flash_csb_SB_LUT4_I1_I3
.sym 65208 soc.mem_valid
.sym 65209 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 65212 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65213 flash_csb_SB_LUT4_I1_O
.sym 65214 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 65215 soc.simpleuart_reg_div_do[5]
.sym 65220 iomem_wdata[9]
.sym 65224 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 65225 soc.mem_valid
.sym 65226 flash_csb_SB_LUT4_I1_I3
.sym 65227 flash_io0_di
.sym 65230 iomem_wdata[10]
.sym 65236 iomem_wdata[12]
.sym 65243 iomem_wdata[13]
.sym 65248 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 65249 flash_io2_di
.sym 65250 flash_csb_SB_LUT4_I1_I3
.sym 65251 soc.mem_valid
.sym 65252 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 65253 CLK$SB_IO_IN_$glb_clk
.sym 65254 resetn_SB_LUT4_I3_O_$glb_sr
.sym 65255 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 65257 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65258 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 65259 soc.cpu.mem_xfer_SB_LUT4_O_I2
.sym 65260 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65261 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 65262 soc.cpu.mem_xfer_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 65267 iomem_wdata[0]
.sym 65268 iomem_addr[1]
.sym 65269 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 65272 flash_io0_oe_SB_LUT4_I3_I2
.sym 65273 iomem_wdata[1]
.sym 65275 iomem_addr[4]
.sym 65277 soc.spimemio.dout_data[6]
.sym 65279 soc.cpu.mem_do_wdata
.sym 65280 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 65281 flash_csb_SB_LUT4_I1_I3
.sym 65282 soc.spimemio.dout_data[7]
.sym 65283 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 65284 soc.simpleuart.recv_buf_valid
.sym 65285 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 65286 iomem_wdata[4]
.sym 65287 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 65288 iomem_addr[2]
.sym 65289 soc.cpu.mem_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 65290 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 65296 flash_io2_oe_SB_LUT4_I1_O
.sym 65299 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 65300 iomem_ready_SB_LUT4_I3_I0
.sym 65301 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I1
.sym 65302 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I0
.sym 65303 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 65305 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 65307 soc.spimemio.dout_data[0]
.sym 65308 soc.simpleuart_reg_div_do[10]
.sym 65310 flash_csb_SB_LUT4_I1_I3_SB_LUT4_O_I0
.sym 65312 soc.mem_valid
.sym 65313 iomem_addr[2]
.sym 65314 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 65315 flash_csb_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 65318 flash_csb_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 65319 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65320 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 65321 soc.ram_ready
.sym 65322 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65323 iomem_addr[3]
.sym 65324 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I2
.sym 65325 flash_csb_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 65326 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 65327 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 65329 iomem_ready_SB_LUT4_I3_I0
.sym 65330 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I2
.sym 65331 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I0
.sym 65332 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I1
.sym 65335 flash_csb_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 65336 flash_csb_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 65338 flash_csb_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 65343 soc.spimemio.dout_data[0]
.sym 65347 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 65348 soc.ram_ready
.sym 65349 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65350 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 65353 iomem_addr[3]
.sym 65354 iomem_addr[2]
.sym 65355 soc.mem_valid
.sym 65356 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 65359 flash_csb_SB_LUT4_I1_I3_SB_LUT4_O_I0
.sym 65360 flash_csb_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 65361 flash_csb_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 65362 flash_csb_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 65365 flash_io2_oe_SB_LUT4_I1_O
.sym 65366 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65367 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 65368 soc.simpleuart_reg_div_do[10]
.sym 65371 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 65373 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 65374 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 65375 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 65376 CLK$SB_IO_IN_$glb_clk
.sym 65378 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65379 soc.cpu.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65380 flash_io3_oe_SB_LUT4_I1_O
.sym 65381 soc.cpu.mem_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 65382 soc.spimemio.buffer[11]
.sym 65383 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 65384 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65385 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 65390 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 65391 iomem_addr[21]
.sym 65392 iomem_addr[8]
.sym 65393 soc.spimemio.rd_addr[23]
.sym 65394 iomem_addr[2]
.sym 65396 iomem_addr[4]
.sym 65400 iomem_addr[7]
.sym 65402 soc.cpu.mem_do_rdata
.sym 65403 iomem_wdata[20]
.sym 65404 soc.spimemio.dout_data[5]
.sym 65405 soc.spimemio.dout_data[2]
.sym 65406 soc.spimemio.dout_data[3]
.sym 65407 soc.ram_ready
.sym 65408 soc.cpu.latched_branch
.sym 65409 flash_csb_SB_LUT4_I1_I3
.sym 65411 flash_csb_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 65412 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 65413 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65422 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 65423 flash_io3_di
.sym 65424 flash_csb_SB_LUT4_I1_I3
.sym 65425 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 65427 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 65428 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 65430 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 65432 flash_io1_di
.sym 65433 iomem_wdata[14]
.sym 65434 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65435 iomem_addr[2]
.sym 65436 soc.simpleuart_reg_div_do[11]
.sym 65437 flash_io3_oe_SB_LUT4_I1_O
.sym 65439 iomem_addr[0]
.sym 65440 iomem_addr[3]
.sym 65442 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 65443 iomem_addr[2]
.sym 65445 iomem_addr[1]
.sym 65446 soc.mem_valid
.sym 65447 iomem_wdata[11]
.sym 65448 soc.simpleuart_reg_div_do[14]
.sym 65452 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 65453 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 65454 soc.simpleuart_reg_div_do[14]
.sym 65455 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 65460 iomem_wdata[11]
.sym 65464 soc.mem_valid
.sym 65465 flash_csb_SB_LUT4_I1_I3
.sym 65466 flash_io1_di
.sym 65467 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 65470 iomem_addr[2]
.sym 65471 soc.mem_valid
.sym 65472 iomem_addr[3]
.sym 65473 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 65476 flash_io3_oe_SB_LUT4_I1_O
.sym 65477 soc.simpleuart_reg_div_do[11]
.sym 65478 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65479 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 65484 iomem_wdata[14]
.sym 65488 iomem_addr[2]
.sym 65489 iomem_addr[1]
.sym 65490 iomem_addr[0]
.sym 65491 iomem_addr[3]
.sym 65494 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 65495 soc.mem_valid
.sym 65496 flash_csb_SB_LUT4_I1_I3
.sym 65497 flash_io3_di
.sym 65498 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 65499 CLK$SB_IO_IN_$glb_clk
.sym 65500 resetn_SB_LUT4_I3_O_$glb_sr
.sym 65512 soc.cpu.trap
.sym 65513 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 65514 soc.simpleuart_reg_div_do[22]
.sym 65518 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 65520 soc.simpleuart_reg_div_do[17]
.sym 65521 iomem_wdata[14]
.sym 65522 iomem_addr[15]
.sym 65523 soc.spimemio.rd_addr[10]
.sym 65525 soc.simpleuart_reg_div_do[16]
.sym 65526 soc.simpleuart_reg_div_do[15]
.sym 65527 iomem_addr[6]
.sym 65528 soc.simpleuart_reg_div_do[25]
.sym 65529 resetn
.sym 65531 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 65532 soc.mem_valid
.sym 65533 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65534 iomem_addr[23]
.sym 65535 soc.simpleuart_reg_div_do[30]
.sym 65536 iomem_addr[16]
.sym 65545 iomem_addr[5]
.sym 65547 iomem_addr[3]
.sym 65548 soc.spimemio.dout_data[4]
.sym 65549 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 65550 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65552 soc.spimemio.dout_data[7]
.sym 65554 soc.simpleuart_reg_div_do[24]
.sym 65555 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 65560 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 65565 soc.spimemio.dout_data[2]
.sym 65566 soc.spimemio.dout_data[3]
.sym 65567 soc.ram_ready
.sym 65573 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65575 soc.ram_ready
.sym 65576 soc.simpleuart_reg_div_do[24]
.sym 65577 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65578 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 65583 soc.spimemio.dout_data[2]
.sym 65589 soc.spimemio.dout_data[4]
.sym 65593 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 65594 soc.ram_ready
.sym 65595 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65596 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 65602 soc.spimemio.dout_data[7]
.sym 65605 iomem_addr[3]
.sym 65612 soc.spimemio.dout_data[3]
.sym 65617 iomem_addr[5]
.sym 65621 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 65622 CLK$SB_IO_IN_$glb_clk
.sym 65634 soc.cpu.last_mem_valid
.sym 65636 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 65638 iomem_addr[17]
.sym 65639 iomem_addr[5]
.sym 65640 soc.spimemio.buffer[2]
.sym 65641 iomem_addr[4]
.sym 65650 iomem_addr[18]
.sym 65651 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65652 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65653 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 65655 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 65656 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 65658 soc.spimemio.dout_data[5]
.sym 65668 iomem_addr[14]
.sym 65672 iomem_addr[15]
.sym 65678 iomem_addr[7]
.sym 65681 iomem_addr[2]
.sym 65682 iomem_addr[4]
.sym 65683 iomem_addr[1]
.sym 65687 iomem_addr[6]
.sym 65693 iomem_addr[0]
.sym 65699 iomem_addr[15]
.sym 65704 iomem_addr[14]
.sym 65710 iomem_addr[6]
.sym 65719 iomem_addr[1]
.sym 65724 iomem_addr[2]
.sym 65730 iomem_addr[4]
.sym 65737 iomem_addr[0]
.sym 65743 iomem_addr[7]
.sym 65763 iomem_wdata[22]
.sym 65765 iomem_wdata[16]
.sym 65768 $PACKER_VCC_NET
.sym 65769 iomem_addr[1]
.sym 65771 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 65773 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 65774 iomem_addr[25]
.sym 65775 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 65777 soc.cpu.mem_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 65778 iomem_addr[27]
.sym 65780 iomem_addr[24]
.sym 65781 $PACKER_GND_NET
.sym 65782 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 65790 iomem_addr[13]
.sym 65792 iomem_addr[10]
.sym 65795 iomem_addr[22]
.sym 65801 iomem_addr[8]
.sym 65808 iomem_addr[11]
.sym 65809 iomem_addr[9]
.sym 65811 iomem_addr[12]
.sym 65817 iomem_addr[23]
.sym 65821 iomem_addr[23]
.sym 65828 iomem_addr[8]
.sym 65833 iomem_addr[13]
.sym 65839 iomem_addr[12]
.sym 65845 iomem_addr[10]
.sym 65851 iomem_addr[22]
.sym 65858 iomem_addr[9]
.sym 65864 iomem_addr[11]
.sym 65882 iomem_addr[10]
.sym 65884 iomem_addr[15]
.sym 65885 iomem_addr[7]
.sym 65886 iomem_addr[14]
.sym 65887 iomem_addr[20]
.sym 65888 soc.simpleuart_reg_div_do[31]
.sym 65889 iomem_addr[16]
.sym 65891 iomem_addr[22]
.sym 65893 iomem_addr[14]
.sym 65894 soc.cpu.mem_do_rdata
.sym 65895 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_CI[2]
.sym 65896 soc.spimemio.dout_data[5]
.sym 65897 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 65898 soc.ram_ready
.sym 65899 soc.cpu.mem_do_rdata
.sym 65900 soc.cpu.latched_branch
.sym 65902 soc.cpu.trap
.sym 65904 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 65905 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65913 soc.simpleuart_reg_div_do[12]
.sym 65916 soc.ram_ready
.sym 65918 soc.cpu.cpu_state[0]
.sym 65920 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 65923 iomem_addr[26]
.sym 65924 iomem_ready_SB_LUT4_I3_O
.sym 65926 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_I1
.sym 65927 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 65928 flash_csb_SB_LUT4_I1_I3
.sym 65930 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 65932 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65933 iomem_addr[18]
.sym 65934 iomem_addr[25]
.sym 65935 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 65938 iomem_addr[27]
.sym 65939 iomem_addr[19]
.sym 65940 iomem_addr[24]
.sym 65941 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 65947 soc.cpu.cpu_state[0]
.sym 65950 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 65957 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 65958 iomem_ready_SB_LUT4_I3_O
.sym 65962 iomem_addr[25]
.sym 65963 iomem_addr[27]
.sym 65964 iomem_addr[26]
.sym 65965 iomem_addr[24]
.sym 65968 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_I1
.sym 65969 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 65970 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 65971 flash_csb_SB_LUT4_I1_I3
.sym 65977 iomem_addr[18]
.sym 65983 iomem_addr[19]
.sym 65986 soc.ram_ready
.sym 65987 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 65988 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65989 soc.simpleuart_reg_div_do[12]
.sym 65991 CLK$SB_IO_IN_$glb_clk
.sym 65992 resetn_SB_LUT4_I3_O_$glb_sr
.sym 65993 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 65994 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 65995 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 65996 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 65997 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 65998 soc.spimemio.valid
.sym 65999 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 66000 soc.mem_valid
.sym 66002 flash_csb_SB_LUT4_I1_I3
.sym 66003 soc.cpu.mem_la_firstword_xfer
.sym 66007 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 66009 soc.simpleuart_reg_div_do[27]
.sym 66011 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 66012 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 66015 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 66018 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66019 soc.cpu.mem_la_firstword_xfer
.sym 66020 resetn
.sym 66021 iomem_ready_SB_LUT4_I1_O
.sym 66023 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 66024 soc.mem_valid
.sym 66025 resetn
.sym 66026 soc.simpleuart_reg_div_do[15]
.sym 66027 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 66028 iomem_ready_SB_LUT4_I1_O
.sym 66036 flash_csb_SB_LUT4_I1_I3
.sym 66037 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 66038 resetn
.sym 66040 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 66041 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 66045 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 66046 soc.spimem_rdata[24]
.sym 66049 iomem_addr[25]
.sym 66050 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 66051 resetn
.sym 66052 iomem_addr[31]
.sym 66056 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 66057 soc.mem_valid
.sym 66060 soc.cpu.latched_branch
.sym 66062 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 66064 soc.spimemio.dout_data[0]
.sym 66065 iomem_addr[24]
.sym 66067 flash_csb_SB_LUT4_I1_I3
.sym 66068 soc.mem_valid
.sym 66069 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 66070 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 66076 iomem_addr[31]
.sym 66080 soc.cpu.latched_branch
.sym 66081 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 66082 resetn
.sym 66085 soc.spimem_rdata[24]
.sym 66086 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 66087 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 66088 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 66092 soc.spimemio.dout_data[0]
.sym 66097 soc.cpu.latched_branch
.sym 66098 resetn
.sym 66099 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 66100 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 66105 iomem_addr[25]
.sym 66110 iomem_addr[24]
.sym 66113 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 66114 CLK$SB_IO_IN_$glb_clk
.sym 66116 soc.spimemio.buffer[12]
.sym 66117 soc.mem_rdata[31]
.sym 66118 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 66119 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 66120 soc.spimemio.buffer[15]
.sym 66121 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 66122 soc.spimemio.buffer[13]
.sym 66123 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 66128 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 66129 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 66130 iomem_wdata[20]
.sym 66131 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 66132 soc.cpu.mem_rdata_SB_LUT4_O_7_I2
.sym 66133 soc.mem_valid
.sym 66134 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 66135 iomem_wdata[20]
.sym 66136 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 66137 iomem_wdata[18]
.sym 66139 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 66140 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 66143 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 66144 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 66147 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 66148 soc.cpu.mem_wordsize[2]
.sym 66149 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 66150 soc.spimemio.dout_data[5]
.sym 66151 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66158 soc.cpu.mem_rdata_q[31]
.sym 66159 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 66160 iomem_rdata[15]
.sym 66162 soc.cpu.clear_prefetched_high_word
.sym 66166 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 66168 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 66170 soc.cpu.clear_prefetched_high_word_q
.sym 66171 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66174 soc.mem_rdata[31]
.sym 66175 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 66176 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 66177 soc.cpu.clear_prefetched_high_word_q_SB_DFFSS_Q_S
.sym 66178 soc.spimem_rdata[13]
.sym 66182 soc.cpu.mem_do_rinst
.sym 66185 soc.cpu.prefetched_high_word
.sym 66186 soc.cpu.mem_xfer
.sym 66188 iomem_ready_SB_LUT4_I1_O
.sym 66190 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 66192 iomem_ready_SB_LUT4_I1_O
.sym 66196 soc.mem_rdata[31]
.sym 66197 soc.cpu.mem_xfer
.sym 66198 soc.cpu.mem_rdata_q[31]
.sym 66202 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 66203 soc.cpu.clear_prefetched_high_word
.sym 66204 soc.cpu.mem_do_rinst
.sym 66205 soc.cpu.prefetched_high_word
.sym 66208 soc.cpu.prefetched_high_word
.sym 66209 soc.cpu.clear_prefetched_high_word_q
.sym 66215 soc.cpu.prefetched_high_word
.sym 66216 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 66217 soc.cpu.clear_prefetched_high_word
.sym 66220 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 66226 iomem_ready_SB_LUT4_I1_O
.sym 66228 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 66229 iomem_rdata[15]
.sym 66232 soc.spimem_rdata[13]
.sym 66233 iomem_ready_SB_LUT4_I1_O
.sym 66234 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66235 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 66237 CLK$SB_IO_IN_$glb_clk
.sym 66238 soc.cpu.clear_prefetched_high_word_q_SB_DFFSS_Q_S
.sym 66239 soc.cpu.mem_rdata_SB_LUT4_O_I3
.sym 66240 soc.spimem_rdata[29]
.sym 66241 soc.spimem_rdata[30]
.sym 66242 soc.spimem_rdata[14]
.sym 66243 soc.cpu.mem_rdata_SB_LUT4_O_1_I3
.sym 66244 soc.spimem_rdata[13]
.sym 66245 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66246 soc.cpu.mem_xfer_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 66247 led_rgb_data[14]
.sym 66250 led_rgb_data[14]
.sym 66252 soc.mem_rdata[26]
.sym 66253 soc.mem_rdata[22]
.sym 66254 $PACKER_VCC_NET
.sym 66261 soc.spimemio.dout_data[4]
.sym 66263 soc.cpu.clear_prefetched_high_word_q_SB_DFFSS_Q_S
.sym 66264 soc.spimemio.buffer[14]
.sym 66265 $PACKER_GND_NET
.sym 66268 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 66269 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 66271 soc.cpu.prefetched_high_word
.sym 66272 soc.cpu.mem_rdata_SB_LUT4_O_I3
.sym 66274 soc.cpu.mem_wordsize[1]
.sym 66280 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66281 soc.cpu.mem_rdata_q[31]
.sym 66283 soc.cpu.mem_rdata_q[26]
.sym 66284 soc.mem_rdata[26]
.sym 66285 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66286 soc.cpu.mem_rdata_SB_LUT4_O_1_I2
.sym 66288 soc.cpu.mem_rdata_q[12]
.sym 66289 soc.mem_rdata[31]
.sym 66290 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 66293 soc.cpu.mem_xfer
.sym 66299 soc.cpu.mem_la_firstword_reg
.sym 66308 soc.cpu.mem_rdata_SB_LUT4_O_1_I3
.sym 66309 soc.cpu.last_mem_valid
.sym 66311 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D
.sym 66313 soc.cpu.mem_xfer
.sym 66314 soc.cpu.mem_rdata_q[31]
.sym 66315 soc.mem_rdata[31]
.sym 66316 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 66320 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D
.sym 66322 soc.cpu.mem_xfer
.sym 66327 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66328 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66332 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D
.sym 66337 soc.mem_rdata[26]
.sym 66338 soc.cpu.mem_rdata_q[26]
.sym 66339 soc.cpu.mem_xfer
.sym 66343 soc.cpu.mem_rdata_q[12]
.sym 66344 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66345 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66346 soc.cpu.mem_xfer
.sym 66350 soc.cpu.mem_rdata_SB_LUT4_O_1_I3
.sym 66351 soc.cpu.mem_rdata_SB_LUT4_O_1_I2
.sym 66355 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 66356 soc.cpu.last_mem_valid
.sym 66357 soc.cpu.mem_la_firstword_reg
.sym 66360 CLK$SB_IO_IN_$glb_clk
.sym 66361 resetn_SB_LUT4_I3_O_$glb_sr
.sym 66362 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 66363 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 66364 soc.cpu.prefetched_high_word
.sym 66365 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66366 soc.mem_rdata[28]
.sym 66367 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 66368 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 66369 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66373 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 66374 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 66377 resetn
.sym 66379 soc.cpu.mem_rdata_q[26]
.sym 66380 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 66381 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66383 resetn
.sym 66385 soc.cpu.mem_rdata_q[31]
.sym 66386 gpio[15]
.sym 66387 soc.cpu.mem_do_rdata
.sym 66390 soc.spimemio.dout_data[6]
.sym 66391 soc.cpu.mem_do_rdata
.sym 66393 iomem_wstrb[3]
.sym 66394 iomem_rdata[24]
.sym 66395 soc.cpu.mem_rdata_q[14]
.sym 66396 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3
.sym 66403 soc.cpu.mem_rdata_SB_LUT4_O_I3
.sym 66405 soc.cpu.mem_rdata_SB_LUT4_O_1_I2
.sym 66406 soc.cpu.mem_rdata_q[14]
.sym 66407 soc.cpu.mem_rdata_SB_LUT4_O_1_I3
.sym 66408 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66409 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66413 iomem_ready_SB_LUT4_I1_O
.sym 66414 soc.cpu.mem_rdata_SB_LUT4_O_I2
.sym 66416 iomem_rdata[13]
.sym 66420 soc.cpu.mem_rdata_q[29]
.sym 66421 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 66422 soc.cpu.mem_rdata_q[30]
.sym 66423 gpio[24]
.sym 66424 soc.cpu.mem_xfer
.sym 66428 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66429 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 66430 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66431 gpio[13]
.sym 66432 soc.cpu.mem_la_secondword
.sym 66436 gpio[24]
.sym 66442 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 66443 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66444 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66448 soc.cpu.mem_rdata_SB_LUT4_O_I2
.sym 66449 soc.cpu.mem_rdata_q[30]
.sym 66450 soc.cpu.mem_rdata_SB_LUT4_O_I3
.sym 66451 soc.cpu.mem_xfer
.sym 66454 soc.cpu.mem_xfer
.sym 66455 soc.cpu.mem_rdata_SB_LUT4_O_1_I2
.sym 66456 soc.cpu.mem_rdata_q[29]
.sym 66457 soc.cpu.mem_rdata_SB_LUT4_O_1_I3
.sym 66460 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66461 soc.cpu.mem_xfer
.sym 66462 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66463 soc.cpu.mem_rdata_q[14]
.sym 66466 gpio[13]
.sym 66472 iomem_rdata[13]
.sym 66473 iomem_ready_SB_LUT4_I1_O
.sym 66479 soc.cpu.mem_la_secondword
.sym 66480 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66481 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66482 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 66483 CLK$SB_IO_IN_$glb_clk
.sym 66484 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 66485 soc.spimemio.buffer[14]
.sym 66486 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 66487 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O
.sym 66488 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66489 soc.spimemio.buffer[9]
.sym 66490 soc.mem_rdata[25]
.sym 66491 soc.cpu.mem_rdata_SB_LUT4_O_3_I2
.sym 66492 soc.cpu.mem_la_read_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 66497 soc.cpu.mem_state[1]
.sym 66498 soc.cpu.clear_prefetched_high_word
.sym 66499 soc.cpu.mem_rdata_SB_LUT4_O_1_I2
.sym 66502 soc.cpu.mem_rdata_SB_LUT4_O_I2
.sym 66503 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 66504 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 66505 soc.cpu.mem_state[1]
.sym 66507 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 66508 gpio[29]
.sym 66509 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 66511 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 66512 soc.cpu.mem_xfer
.sym 66513 soc.mem_rdata[28]
.sym 66514 soc.mem_rdata[24]
.sym 66515 soc.cpu.mem_xfer
.sym 66516 iomem_ready_SB_LUT4_I1_O
.sym 66517 gpio[13]
.sym 66518 soc.cpu.mem_la_secondword
.sym 66519 iomem_rdata[25]
.sym 66520 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 66526 soc.mem_rdata[24]
.sym 66527 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66528 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 66529 soc.cpu.mem_la_secondword
.sym 66530 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66537 soc.cpu.mem_xfer
.sym 66539 soc.mem_rdata[30]
.sym 66542 soc.cpu.mem_rdata_SB_LUT4_O_I3
.sym 66544 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 66546 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 66547 soc.cpu.mem_do_rdata
.sym 66549 soc.cpu.mem_rdata_SB_LUT4_O_I2
.sym 66552 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66555 soc.mem_rdata[25]
.sym 66556 soc.cpu.mem_la_read
.sym 66559 soc.mem_rdata[24]
.sym 66565 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66567 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66571 soc.cpu.mem_xfer
.sym 66572 soc.cpu.mem_do_rdata
.sym 66574 soc.cpu.mem_la_read
.sym 66578 soc.mem_rdata[30]
.sym 66585 soc.mem_rdata[25]
.sym 66590 soc.cpu.mem_rdata_SB_LUT4_O_I3
.sym 66591 soc.cpu.mem_rdata_SB_LUT4_O_I2
.sym 66595 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 66596 soc.cpu.mem_la_read
.sym 66597 soc.cpu.mem_xfer
.sym 66598 soc.cpu.mem_do_rdata
.sym 66601 soc.cpu.mem_la_secondword
.sym 66602 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 66604 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66605 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 66606 CLK$SB_IO_IN_$glb_clk
.sym 66608 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 66609 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 66610 iomem_wstrb[0]
.sym 66611 iomem_wstrb[3]
.sym 66612 iomem_wstrb[2]
.sym 66613 iomem_wstrb[1]
.sym 66614 soc.cpu.mem_la_read
.sym 66615 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 66620 soc.cpu.mem_16bit_buffer[8]
.sym 66621 led_rgb_data[14]
.sym 66622 soc.mem_rdata[30]
.sym 66623 soc.mem_rdata[16]
.sym 66624 soc.cpu.mem_rdata_latched[0]
.sym 66625 soc.cpu.mem_rdata_q[25]
.sym 66627 soc.spimemio.dout_data[1]
.sym 66629 soc.mem_rdata[22]
.sym 66631 soc.cpu.mem_xfer
.sym 66632 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 66633 soc.cpu.mem_wordsize[2]
.sym 66634 iomem_rdata[8]
.sym 66635 soc.cpu.mem_rdata_SB_LUT4_O_I2
.sym 66636 soc.cpu.mem_rdata_q[28]
.sym 66638 soc.mem_rdata[25]
.sym 66639 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 66640 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 66641 iomem_wdata[13]
.sym 66642 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 66650 iomem_rdata[27]
.sym 66651 soc.cpu.mem_rdata_SB_LUT4_O_4_I2
.sym 66652 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66655 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66656 soc.cpu.mem_la_read_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 66657 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 66658 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 66659 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O
.sym 66660 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66661 resetn
.sym 66666 iomem_rdata[24]
.sym 66667 gpio_SB_DFFESR_Q_E
.sym 66669 soc.cpu.mem_la_secondword
.sym 66670 iomem_wstrb[1]
.sym 66671 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 66673 iomem_wdata[24]
.sym 66674 soc.cpu.mem_rdata_SB_LUT4_O_7_I2
.sym 66676 iomem_ready_SB_LUT4_I1_O
.sym 66677 soc.cpu.mem_la_secondword
.sym 66678 soc.cpu.mem_la_firstword_xfer
.sym 66679 soc.cpu.mem_la_read
.sym 66680 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 66682 iomem_ready_SB_LUT4_I1_O
.sym 66684 soc.cpu.mem_rdata_SB_LUT4_O_4_I2
.sym 66685 iomem_rdata[24]
.sym 66688 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O
.sym 66689 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66690 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 66691 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66695 iomem_wdata[24]
.sym 66700 soc.cpu.mem_la_read_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 66701 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 66702 soc.cpu.mem_la_secondword
.sym 66703 soc.cpu.mem_la_firstword_xfer
.sym 66706 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 66707 resetn
.sym 66709 iomem_wstrb[1]
.sym 66712 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O
.sym 66713 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66714 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66715 soc.cpu.mem_la_secondword
.sym 66718 soc.cpu.mem_rdata_SB_LUT4_O_7_I2
.sym 66719 iomem_rdata[27]
.sym 66720 iomem_ready_SB_LUT4_I1_O
.sym 66725 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 66726 soc.cpu.mem_la_read
.sym 66728 gpio_SB_DFFESR_Q_E
.sym 66729 CLK$SB_IO_IN_$glb_clk
.sym 66730 resetn_SB_LUT4_I3_O_$glb_sr
.sym 66731 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 66732 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 66733 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 66735 soc.cpu.mem_la_secondword
.sym 66737 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 66738 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 66743 soc.mem_rdata[24]
.sym 66746 iomem_wstrb[3]
.sym 66747 soc.cpu.trap
.sym 66752 iomem_wdata[11]
.sym 66753 LED_R_SB_DFFESR_Q_E
.sym 66755 soc.cpu.mem_wordsize[1]
.sym 66756 soc.cpu.mem_la_secondword
.sym 66757 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 66758 soc.cpu.pcpi_rs1[0]
.sym 66759 iomem_wdata[24]
.sym 66760 LED_R_SB_DFFESR_Q_E
.sym 66761 $PACKER_GND_NET
.sym 66763 soc.cpu.mem_rdata_q[8]
.sym 66764 soc.mem_rdata[27]
.sym 66765 soc.cpu.trap_SB_LUT4_I3_O
.sym 66766 LED_R_SB_DFFESR_Q_E
.sym 66780 soc.mem_rdata[24]
.sym 66781 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 66784 iomem_wdata[12]
.sym 66786 iomem_ready_SB_LUT4_I1_O
.sym 66787 soc.cpu.mem_xfer
.sym 66790 LED_R_SB_DFFESR_Q_E
.sym 66791 soc.cpu.trap
.sym 66793 iomem_rdata[30]
.sym 66794 iomem_rdata[8]
.sym 66795 iomem_rdata[12]
.sym 66797 soc.cpu.mem_rdata_q[24]
.sym 66801 iomem_wdata[13]
.sym 66803 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 66806 iomem_ready_SB_LUT4_I1_O
.sym 66808 iomem_rdata[12]
.sym 66811 soc.cpu.trap
.sym 66814 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 66817 soc.cpu.mem_xfer
.sym 66818 soc.mem_rdata[24]
.sym 66819 soc.cpu.mem_rdata_q[24]
.sym 66823 iomem_ready_SB_LUT4_I1_O
.sym 66824 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 66826 iomem_rdata[8]
.sym 66829 iomem_wdata[13]
.sym 66842 iomem_wdata[12]
.sym 66847 iomem_rdata[30]
.sym 66849 iomem_ready_SB_LUT4_I1_O
.sym 66851 LED_R_SB_DFFESR_Q_E
.sym 66852 CLK$SB_IO_IN_$glb_clk
.sym 66853 resetn_SB_LUT4_I3_O_$glb_sr
.sym 66856 ws2812_inst.led_reg[3][22]
.sym 66860 ws2812_inst.led_reg[3][2]
.sym 66861 ws2812_inst.led_reg[3][8]
.sym 66866 iomem_wdata[28]
.sym 66868 resetn
.sym 66869 iomem_wdata[19]
.sym 66871 iomem_wdata[21]
.sym 66872 iomem_wdata[25]
.sym 66875 soc.cpu.pcpi_rs1[1]
.sym 66876 iomem_wdata[19]
.sym 66879 iomem_rdata[30]
.sym 66881 iomem_rdata[12]
.sym 66882 soc.cpu.mem_rdata_q[14]
.sym 66883 led_rgb_data[10]
.sym 66887 gpio[12]
.sym 66888 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3
.sym 66889 led_rgb_data[14]
.sym 66895 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 66897 gpio_SB_DFFESR_Q_E
.sym 66899 soc.cpu.mem_la_secondword
.sym 66905 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 66906 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 66913 soc.cpu.mem_xfer
.sym 66918 iomem_wdata[25]
.sym 66921 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 66923 soc.cpu.mem_rdata_q[8]
.sym 66928 soc.cpu.mem_xfer
.sym 66929 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 66930 soc.cpu.mem_la_secondword
.sym 66931 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 66940 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 66941 soc.cpu.mem_rdata_q[8]
.sym 66942 soc.cpu.mem_xfer
.sym 66946 iomem_wdata[25]
.sym 66966 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 66967 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 66974 gpio_SB_DFFESR_Q_E
.sym 66975 CLK$SB_IO_IN_$glb_clk
.sym 66976 resetn_SB_LUT4_I3_O_$glb_sr
.sym 66978 led_rgb_data[20]
.sym 66979 led_rgb_data[16]
.sym 66980 led_rgb_data[17]
.sym 66981 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 66982 led_rgb_data[18]
.sym 66983 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 66991 gpio_SB_DFFESR_Q_E
.sym 66995 led_rgb_data[8]
.sym 66997 led_rgb_data[10]
.sym 67000 iomem_wdata[26]
.sym 67001 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 67002 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 67003 iomem_rdata[25]
.sym 67004 gpio[25]
.sym 67005 soc.cpu.mem_xfer
.sym 67006 soc.cpu.mem_rdata_latched[6]
.sym 67010 ws2812_inst.led_reg[2][8]
.sym 67011 soc.cpu.mem_rdata_latched[6]
.sym 67012 led_rgb_data[20]
.sym 67018 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 67019 soc.cpu.mem_rdata_q[24]
.sym 67020 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 67021 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 67024 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 67025 soc.cpu.mem_xfer
.sym 67029 soc.cpu.mem_rdata_q[25]
.sym 67032 led_rgb_data[2]
.sym 67033 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 67038 soc.cpu.mem_rdata_q[29]
.sym 67041 soc.cpu.mem_rdata_q[26]
.sym 67051 soc.cpu.mem_rdata_q[29]
.sym 67052 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 67054 soc.cpu.mem_xfer
.sym 67057 led_rgb_data[2]
.sym 67064 soc.cpu.mem_rdata_q[26]
.sym 67065 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 67066 soc.cpu.mem_xfer
.sym 67082 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 67083 soc.cpu.mem_xfer
.sym 67084 soc.cpu.mem_rdata_q[25]
.sym 67088 soc.cpu.mem_rdata_q[24]
.sym 67089 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 67090 soc.cpu.mem_xfer
.sym 67097 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 67098 CLK$SB_IO_IN_$glb_clk
.sym 67099 resetn_SB_LUT4_I3_O_$glb_sr
.sym 67100 iomem_rdata[30]
.sym 67101 iomem_rdata[12]
.sym 67103 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 67106 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 67107 iomem_rdata[25]
.sym 67114 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 67115 led_rgb_data[17]
.sym 67116 led_rgb_data[0]
.sym 67117 soc.cpu.mem_rdata_q[25]
.sym 67118 iomem_wdata[13]
.sym 67121 iomem_wdata[15]
.sym 67124 led_rgb_data[16]
.sym 67126 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67127 $PACKER_GND_NET
.sym 67128 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67130 ws2812_inst.led_reg[4][2]
.sym 67131 led_rgb_data[10]
.sym 67132 soc.cpu.mem_rdata_q[28]
.sym 67133 ws2812_inst.led_reg[0][22]
.sym 67134 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 67135 ws2812_inst.rgb_counter[2]
.sym 67143 led_rgb_data[16]
.sym 67151 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 67152 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 67153 led_rgb_data[10]
.sym 67154 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67155 led_rgb_data[6]
.sym 67156 led_rgb_data[8]
.sym 67158 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 67159 led_rgb_data[14]
.sym 67164 led_rgb_data[0]
.sym 67166 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 67176 led_rgb_data[16]
.sym 67182 led_rgb_data[6]
.sym 67186 led_rgb_data[8]
.sym 67194 led_rgb_data[0]
.sym 67201 led_rgb_data[10]
.sym 67205 led_rgb_data[14]
.sym 67210 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 67212 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67213 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 67216 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 67217 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 67219 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67220 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 67221 CLK$SB_IO_IN_$glb_clk
.sym 67222 resetn_SB_LUT4_I3_O_$glb_sr
.sym 67223 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 67224 ws2812_inst.led_reg[4][2]
.sym 67225 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 67226 ws2812_inst.led_reg[4][10]
.sym 67227 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 67228 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 67229 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67230 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 67237 gpio[30]
.sym 67247 ws2812_inst.led_counter[0]
.sym 67248 led_rgb_data[14]
.sym 67250 ws2812_inst.led_reg[2][0]
.sym 67251 ws2812_inst.led_counter[2]
.sym 67252 led_rgb_data[21]
.sym 67254 ws2812_inst.led_counter[0]
.sym 67255 led_rgb_data[4]
.sym 67257 ws2812_inst.led_counter[1]
.sym 67265 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 67266 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 67269 soc.cpu.mem_rdata_latched[5]
.sym 67270 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 67271 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 67272 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 67273 led_rgb_data[6]
.sym 67275 led_rgb_data[10]
.sym 67276 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 67279 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 67282 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 67283 soc.cpu.mem_rdata_latched[6]
.sym 67284 led_rgb_data[16]
.sym 67287 led_rgb_data[14]
.sym 67289 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 67290 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 67291 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 67297 led_rgb_data[6]
.sym 67303 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 67304 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 67305 soc.cpu.mem_rdata_latched[6]
.sym 67306 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 67311 led_rgb_data[16]
.sym 67315 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 67316 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 67317 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 67321 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 67323 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 67324 soc.cpu.mem_rdata_latched[5]
.sym 67328 led_rgb_data[10]
.sym 67334 led_rgb_data[14]
.sym 67339 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 67340 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 67341 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 67343 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 67344 CLK$SB_IO_IN_$glb_clk
.sym 67345 resetn_SB_LUT4_I3_O_$glb_sr
.sym 67346 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 67347 ws2812_inst.led_reg[0][14]
.sym 67348 ws2812_inst.led_reg[0][21]
.sym 67349 ws2812_inst.led_reg[0][10]
.sym 67350 ws2812_inst.led_reg[0][22]
.sym 67351 ws2812_inst.led_reg[0][6]
.sym 67352 ws2812_inst.led_reg[0][0]
.sym 67353 ws2812_inst.led_reg[0][8]
.sym 67358 ws2812_inst.led_reg[1][14]
.sym 67363 ws2812_inst.led_reg[1][10]
.sym 67367 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 67377 led_rgb_data[14]
.sym 67387 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 67392 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 67393 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 67394 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 67397 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 67398 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 67400 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67401 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 67402 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 67404 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 67406 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0
.sym 67407 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 67409 soc.cpu.mem_rdata_latched[4]
.sym 67411 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 67412 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 67414 soc.cpu.mem_rdata_latched[3]
.sym 67415 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 67417 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 67418 soc.cpu.mem_rdata_latched[0]
.sym 67421 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 67422 soc.cpu.mem_rdata_latched[0]
.sym 67423 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 67426 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 67428 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 67429 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 67432 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67433 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 67434 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 67435 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 67438 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 67439 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67440 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 67444 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 67445 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 67446 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 67447 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0
.sym 67450 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 67453 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 67456 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 67458 soc.cpu.mem_rdata_latched[4]
.sym 67459 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 67462 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 67465 soc.cpu.mem_rdata_latched[3]
.sym 67467 CLK$SB_IO_IN_$glb_clk
.sym 67471 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 67473 ws2812_inst.led_reg[5][16]
.sym 67474 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 67475 ws2812_inst.led_reg[5][0]
.sym 67476 ws2812_inst.led_reg[5][14]
.sym 67481 led_rgb_data[8]
.sym 67486 ws2812_inst.led_reg[0][8]
.sym 67490 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 67492 led_rgb_data[10]
.sym 67493 ws2812_inst.led_reg[0][21]
.sym 67496 soc.cpu.mem_rdata_latched[6]
.sym 67497 soc.cpu.mem_rdata_q[24]
.sym 67498 soc.cpu.mem_rdata_latched[6]
.sym 67500 led_rgb_data[20]
.sym 67501 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 67502 soc.cpu.mem_xfer
.sym 67510 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 67511 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 67512 soc.cpu.mem_rdata_latched[6]
.sym 67513 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 67514 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2
.sym 67515 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67517 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 67518 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 67519 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 67520 soc.cpu.mem_rdata_latched[12]
.sym 67522 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0
.sym 67523 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 67524 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 67525 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67526 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67529 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 67531 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 67532 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67534 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67535 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 67536 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 67537 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 67538 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 67539 soc.cpu.mem_rdata_latched[5]
.sym 67540 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 67541 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67543 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67544 soc.cpu.mem_rdata_latched[12]
.sym 67546 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 67549 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67550 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 67551 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 67552 soc.cpu.mem_rdata_latched[5]
.sym 67556 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 67557 soc.cpu.mem_rdata_latched[6]
.sym 67558 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 67563 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 67564 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67567 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67568 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 67569 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 67570 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 67573 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 67574 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 67575 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67576 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 67579 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 67580 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0
.sym 67581 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2
.sym 67582 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 67585 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 67586 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 67587 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 67588 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67590 CLK$SB_IO_IN_$glb_clk
.sym 67592 ws2812_inst.led_reg[3][4]
.sym 67593 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 67594 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67595 ws2812_inst.led_reg[3][20]
.sym 67596 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 67597 ws2812_inst.led_reg[3][0]
.sym 67598 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 67599 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 67604 ws2812_inst.led_counter[0]
.sym 67610 ws2812_inst.led_counter[0]
.sym 67612 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 67614 ws2812_inst.led_counter[2]
.sym 67615 ws2812_inst.led_counter[1]
.sym 67618 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67619 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 67626 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67633 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67634 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 67637 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67638 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 67639 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 67640 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 67642 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 67644 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 67645 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67646 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 67648 soc.cpu.mem_rdata_latched[2]
.sym 67650 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 67652 led_rgb_data[5]
.sym 67654 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 67655 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 67656 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 67657 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67658 soc.cpu.mem_rdata_latched[6]
.sym 67660 led_rgb_data[20]
.sym 67662 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67663 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 67664 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 67666 soc.cpu.mem_rdata_latched[6]
.sym 67667 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 67668 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 67669 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 67672 led_rgb_data[5]
.sym 67678 led_rgb_data[20]
.sym 67684 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 67685 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 67686 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 67687 soc.cpu.mem_rdata_latched[2]
.sym 67690 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67691 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 67692 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67693 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67696 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 67698 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 67702 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 67703 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67704 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 67705 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 67708 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 67709 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67710 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 67711 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 67712 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 67713 CLK$SB_IO_IN_$glb_clk
.sym 67714 resetn_SB_LUT4_I3_O_$glb_sr
.sym 67715 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 67716 ws2812_inst.led_reg[4][4]
.sym 67717 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 67718 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 67719 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 67720 ws2812_inst.led_reg[4][20]
.sym 67721 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 67722 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 67731 ws2812_inst.led_reg[6][8]
.sym 67738 ws2812_inst.led_reg[1][20]
.sym 67741 ws2812_inst.led_counter[0]
.sym 67746 ws2812_inst.led_counter[2]
.sym 67747 led_rgb_data[4]
.sym 67757 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 67758 led_rgb_data[4]
.sym 67760 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 67761 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 67762 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 67764 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 67765 led_rgb_data[21]
.sym 67767 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 67769 led_rgb_data[5]
.sym 67770 led_rgb_data[20]
.sym 67780 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 67781 soc.cpu.mem_rdata_latched[12]
.sym 67786 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 67791 led_rgb_data[21]
.sym 67797 led_rgb_data[20]
.sym 67802 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 67804 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 67810 led_rgb_data[5]
.sym 67813 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 67816 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 67819 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 67821 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 67822 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 67825 soc.cpu.mem_rdata_latched[12]
.sym 67828 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 67834 led_rgb_data[4]
.sym 67835 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 67836 CLK$SB_IO_IN_$glb_clk
.sym 67837 resetn_SB_LUT4_I3_O_$glb_sr
.sym 67844 ws2812_inst.led_reg[5][4]
.sym 67845 ws2812_inst.led_reg[5][20]
.sym 67858 ws2812_inst.led_counter[2]
.sym 67859 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 67861 ws2812_inst.led_reg[0][4]
.sym 67881 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 67884 led_rgb_data[4]
.sym 67890 led_rgb_data[5]
.sym 67924 led_rgb_data[5]
.sym 67954 led_rgb_data[4]
.sym 67958 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 67959 CLK$SB_IO_IN_$glb_clk
.sym 67960 resetn_SB_LUT4_I3_O_$glb_sr
.sym 68006 neopixel_pin$SB_IO_OUT
.sym 68024 neopixel_pin$SB_IO_OUT
.sym 68032 neopixel_pin$SB_IO_OUT
.sym 68061 soc.spimemio.xfer_io2_90
.sym 68062 flash_io3_do_SB_LUT4_O_I2
.sym 68063 flash_io2_do
.sym 68064 flash_io3_do
.sym 68066 soc.spimemio.xfer_io3_90
.sym 68067 flash_io2_do_SB_LUT4_O_I2
.sym 68068 flash_clk$SB_IO_OUT
.sym 68073 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 68080 iomem_wstrb[0]
.sym 68083 iomem_wstrb[3]
.sym 68109 iomem_wdata[3]
.sym 68118 iomem_wdata[2]
.sym 68129 iomem_wdata[4]
.sym 68130 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 68138 iomem_wdata[2]
.sym 68144 iomem_wdata[4]
.sym 68181 iomem_wdata[3]
.sym 68182 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 68183 CLK$SB_IO_IN_$glb_clk
.sym 68184 resetn_SB_LUT4_I3_O_$glb_sr
.sym 68185 flash_io2_di
.sym 68189 soc.spimemio.config_oe[2]
.sym 68190 flash_io2_oe_SB_LUT4_O_I0
.sym 68191 flash_io3_oe
.sym 68192 flash_io3_oe_SB_LUT4_O_I0
.sym 68194 soc.spimemio.config_oe[3]
.sym 68195 flash_io2_oe
.sym 68203 soc.spimemio.xfer_clk
.sym 68204 iomem_addr[16]
.sym 68218 soc.spimemio_cfgreg_do[31]
.sym 68222 flash_io3_oe
.sym 68223 soc.spimemio.xfer_io3_90_SB_DFFNSR_Q_D
.sym 68228 iomem_wdata[28]
.sym 68231 flash_io2_oe
.sym 68234 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 68240 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 68245 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 68248 flash_io2_di
.sym 68249 flash_io2_oe
.sym 68253 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 68349 soc.spimemio.xfer.xfer_rd_SB_LUT4_I3_O
.sym 68350 flash_io0_oe_SB_LUT4_O_I1
.sym 68351 flash_io0_oe_SB_LUT4_O_I2
.sym 68352 soc.spimemio.xfer.xfer_rd
.sym 68353 flash_io1_oe
.sym 68355 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 68362 soc.spimemio_cfgreg_do[31]
.sym 68364 UART_TX_SB_DFFESS_Q_E
.sym 68365 iomem_addr[11]
.sym 68369 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 68372 soc.simpleuart_reg_div_do[6]
.sym 68375 soc.ram_ready
.sym 68376 soc.ram_ready
.sym 68379 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 68381 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 68473 flash_io0_oe
.sym 68474 flash_io1_oe_SB_LUT4_O_I3
.sym 68475 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 68476 flash_io1_oe_SB_LUT4_O_I0
.sym 68477 soc.spimemio.config_oe[0]
.sym 68478 soc.spimemio.config_oe[1]
.sym 68488 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 68494 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 68496 soc.spimemio_cfgreg_do[31]
.sym 68497 flash_io0_oe_SB_LUT4_I3_I2
.sym 68499 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 68500 flash_io3_oe
.sym 68501 flash_io1_oe
.sym 68503 soc.simpleuart_reg_div_do[27]
.sym 68504 soc.simpleuart_reg_div_do[28]
.sym 68505 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 68514 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 68516 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 68517 iomem_wdata[5]
.sym 68518 soc.simpleuart.send_divcnt[14]
.sym 68519 soc.simpleuart.send_divcnt[15]
.sym 68523 soc.simpleuart_reg_div_do[1]
.sym 68524 soc.simpleuart_reg_div_do[15]
.sym 68525 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 68526 soc.simpleuart.send_divcnt[14]
.sym 68527 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 68528 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 68529 soc.simpleuart.send_divcnt[1]
.sym 68530 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 68531 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 68532 soc.simpleuart_reg_div_do[6]
.sym 68534 soc.simpleuart.send_divcnt[6]
.sym 68535 soc.simpleuart_reg_div_do[14]
.sym 68536 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0
.sym 68537 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 68538 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 68539 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 68540 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 68542 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 68543 soc.simpleuart_reg_div_do[14]
.sym 68545 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 68546 soc.simpleuart.send_divcnt[1]
.sym 68547 soc.simpleuart_reg_div_do[1]
.sym 68548 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 68552 soc.simpleuart.send_divcnt[6]
.sym 68554 soc.simpleuart_reg_div_do[6]
.sym 68557 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 68558 soc.simpleuart.send_divcnt[14]
.sym 68559 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 68560 soc.simpleuart_reg_div_do[14]
.sym 68563 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 68564 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 68565 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 68566 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 68572 iomem_wdata[5]
.sym 68581 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 68582 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0
.sym 68583 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 68584 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 68587 soc.simpleuart_reg_div_do[15]
.sym 68588 soc.simpleuart.send_divcnt[14]
.sym 68589 soc.simpleuart.send_divcnt[15]
.sym 68590 soc.simpleuart_reg_div_do[14]
.sym 68591 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 68592 CLK$SB_IO_IN_$glb_clk
.sym 68593 resetn_SB_LUT4_I3_O_$glb_sr
.sym 68594 flash_io2_di_SB_LUT4_I0_O
.sym 68600 soc.spimemio.xfer_csb
.sym 68601 flash_csb$SB_IO_OUT
.sym 68607 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 68608 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 68610 soc.spimemio.xfer.xfer_dspi
.sym 68613 soc.spimemio.xfer.xfer_qspi
.sym 68620 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 68627 soc.spimemio.rd_addr_SB_DFFE_Q_23_E
.sym 68635 soc.simpleuart.send_divcnt[16]
.sym 68636 soc.simpleuart_reg_div_do[16]
.sym 68637 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 68639 soc.simpleuart_reg_div_do[13]
.sym 68640 soc.simpleuart_reg_div_do[21]
.sym 68642 soc.simpleuart_reg_div_do[23]
.sym 68643 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 68644 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 68645 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 68646 soc.simpleuart_reg_div_do[18]
.sym 68647 soc.simpleuart_reg_div_do[13]
.sym 68648 soc.simpleuart.send_divcnt[21]
.sym 68650 soc.simpleuart.send_divcnt[23]
.sym 68651 soc.simpleuart.send_divcnt[8]
.sym 68652 soc.simpleuart.send_divcnt[18]
.sym 68658 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 68659 soc.simpleuart_reg_div_do[9]
.sym 68663 soc.simpleuart_reg_div_do[15]
.sym 68664 soc.simpleuart.send_divcnt[13]
.sym 68665 soc.simpleuart_reg_div_do[8]
.sym 68666 soc.simpleuart.send_divcnt[15]
.sym 68668 soc.simpleuart.send_divcnt[8]
.sym 68669 soc.simpleuart_reg_div_do[23]
.sym 68670 soc.simpleuart.send_divcnt[23]
.sym 68671 soc.simpleuart_reg_div_do[8]
.sym 68674 soc.simpleuart_reg_div_do[8]
.sym 68680 soc.simpleuart.send_divcnt[21]
.sym 68681 soc.simpleuart_reg_div_do[16]
.sym 68682 soc.simpleuart.send_divcnt[16]
.sym 68683 soc.simpleuart_reg_div_do[21]
.sym 68688 soc.simpleuart_reg_div_do[9]
.sym 68692 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 68693 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 68695 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 68698 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 68699 soc.simpleuart_reg_div_do[18]
.sym 68700 soc.simpleuart.send_divcnt[18]
.sym 68701 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 68706 soc.simpleuart_reg_div_do[13]
.sym 68710 soc.simpleuart_reg_div_do[15]
.sym 68711 soc.simpleuart.send_divcnt[13]
.sym 68712 soc.simpleuart_reg_div_do[13]
.sym 68713 soc.simpleuart.send_divcnt[15]
.sym 68717 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 68718 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 68729 iomem_addr[14]
.sym 68730 soc.spimemio.xfer_csb
.sym 68731 soc.simpleuart_reg_div_do[20]
.sym 68734 soc.simpleuart_reg_div_do[18]
.sym 68735 soc.simpleuart_reg_div_do[17]
.sym 68739 flash_io0_oe_SB_LUT4_I3_I2
.sym 68740 soc.simpleuart_reg_div_do[18]
.sym 68741 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 68742 flash_io2_oe
.sym 68743 iomem_wstrb[1]
.sym 68744 iomem_wstrb[1]
.sym 68745 iomem_wstrb[2]
.sym 68746 flash_io0_oe
.sym 68748 soc.ram_ready
.sym 68749 iomem_wstrb[0]
.sym 68750 flash_io2_di
.sym 68751 flash_csb$SB_IO_OUT
.sym 68752 iomem_wstrb[3]
.sym 68758 soc.simpleuart.send_divcnt[2]
.sym 68759 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 68760 soc.simpleuart.send_divcnt[26]
.sym 68761 soc.simpleuart.send_divcnt[27]
.sym 68762 soc.simpleuart.send_divcnt[28]
.sym 68766 soc.simpleuart.send_divcnt[24]
.sym 68767 soc.simpleuart.send_divcnt[25]
.sym 68769 soc.simpleuart.send_divcnt[27]
.sym 68770 soc.simpleuart_reg_div_do[23]
.sym 68772 soc.simpleuart_reg_div_do[22]
.sym 68774 soc.simpleuart_reg_div_do[28]
.sym 68775 soc.simpleuart_reg_div_do[27]
.sym 68779 soc.simpleuart_reg_div_do[25]
.sym 68782 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 68783 soc.simpleuart_reg_div_do[2]
.sym 68785 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 68787 soc.simpleuart_reg_div_do[24]
.sym 68788 soc.simpleuart.send_divcnt[22]
.sym 68789 soc.simpleuart_reg_div_do[26]
.sym 68791 soc.simpleuart.send_divcnt[2]
.sym 68792 soc.simpleuart_reg_div_do[22]
.sym 68793 soc.simpleuart_reg_div_do[2]
.sym 68794 soc.simpleuart.send_divcnt[22]
.sym 68797 soc.simpleuart_reg_div_do[23]
.sym 68803 soc.simpleuart_reg_div_do[24]
.sym 68804 soc.simpleuart.send_divcnt[24]
.sym 68811 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 68815 soc.simpleuart.send_divcnt[26]
.sym 68816 soc.simpleuart.send_divcnt[27]
.sym 68817 soc.simpleuart_reg_div_do[26]
.sym 68818 soc.simpleuart_reg_div_do[27]
.sym 68822 soc.simpleuart.send_divcnt[28]
.sym 68823 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 68824 soc.simpleuart_reg_div_do[28]
.sym 68827 soc.simpleuart.send_divcnt[25]
.sym 68828 soc.simpleuart_reg_div_do[25]
.sym 68829 soc.simpleuart.send_divcnt[27]
.sym 68830 soc.simpleuart_reg_div_do[27]
.sym 68833 soc.simpleuart_reg_div_do[22]
.sym 68837 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 68838 CLK$SB_IO_IN_$glb_clk
.sym 68839 resetn_SB_LUT4_I3_O_$glb_sr
.sym 68840 soc.spimemio.rd_addr[0]
.sym 68841 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 68842 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 68843 soc.spimemio.rd_addr[1]
.sym 68844 soc.spimemio.rd_addr_SB_DFFE_Q_23_E
.sym 68853 iomem_addr[11]
.sym 68854 soc.simpleuart_reg_div_do[23]
.sym 68856 soc.spimemio.dout_data[5]
.sym 68858 soc.simpleuart_reg_div_do[23]
.sym 68859 soc.simpleuart_reg_div_do[19]
.sym 68860 soc.simpleuart_reg_div_do[22]
.sym 68861 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 68864 soc.simpleuart_reg_div_do[6]
.sym 68865 soc.simpleuart_reg_div_do[25]
.sym 68867 soc.ram_ready
.sym 68868 soc.simpleuart_reg_div_do[15]
.sym 68869 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 68871 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 68872 soc.spimemio.buffer[10]
.sym 68873 soc.simpleuart_reg_div_do[24]
.sym 68875 soc.simpleuart_reg_div_do[26]
.sym 68884 soc.simpleuart.send_dummy
.sym 68890 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 68892 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 68894 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 68897 iomem_wdata[8]
.sym 68902 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 68903 iomem_wstrb[1]
.sym 68904 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 68905 iomem_wstrb[2]
.sym 68906 iomem_wstrb[3]
.sym 68907 soc.simpleuart.send_dummy_SB_DFFESS_Q_E_SB_LUT4_O_I2
.sym 68908 iomem_wdata[15]
.sym 68911 resetn
.sym 68912 iomem_wstrb[0]
.sym 68914 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 68915 soc.simpleuart.send_dummy_SB_DFFESS_Q_E_SB_LUT4_O_I2
.sym 68917 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 68920 soc.simpleuart.send_dummy
.sym 68923 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 68926 iomem_wstrb[1]
.sym 68927 iomem_wstrb[2]
.sym 68928 iomem_wstrb[3]
.sym 68929 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 68932 resetn
.sym 68933 iomem_wstrb[1]
.sym 68934 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 68938 iomem_wstrb[0]
.sym 68940 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 68941 soc.simpleuart.send_dummy
.sym 68944 resetn
.sym 68945 iomem_wstrb[0]
.sym 68946 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 68950 iomem_wdata[15]
.sym 68957 iomem_wdata[8]
.sym 68960 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 68961 CLK$SB_IO_IN_$glb_clk
.sym 68962 resetn_SB_LUT4_I3_O_$glb_sr
.sym 68964 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 68965 soc.spimemio.buffer[10]
.sym 68968 flash_io0_oe_SB_LUT4_I3_O
.sym 68969 soc.spimemio.buffer[8]
.sym 68977 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 68979 soc.spimemio.dout_data[7]
.sym 68980 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 68981 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 68982 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 68984 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 68985 iomem_addr[2]
.sym 68986 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 68987 soc.simpleuart_reg_div_do[27]
.sym 68988 soc.simpleuart_reg_div_do[28]
.sym 68990 soc.spimemio.dout_data[6]
.sym 68991 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 68992 flash_io3_oe
.sym 68993 flash_io0_oe_SB_LUT4_I3_I2
.sym 68994 iomem_wdata[15]
.sym 68995 soc.spimemio_cfgreg_do[31]
.sym 68996 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 68997 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 68998 flash_io1_oe
.sym 69005 flash_io1_oe
.sym 69007 soc.mem_valid
.sym 69008 soc.simpleuart.send_dummy_SB_LUT4_I3_O
.sym 69009 soc.spimemio.dout_data[6]
.sym 69011 soc.simpleuart_reg_div_do[8]
.sym 69012 flash_io2_oe
.sym 69015 soc.mem_valid
.sym 69020 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 69023 flash_csb$SB_IO_OUT
.sym 69027 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 69028 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 69029 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 69030 soc.spimemio.dout_data[1]
.sym 69031 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 69032 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 69033 flash_csb_SB_LUT4_I1_I3
.sym 69035 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 69037 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 69038 flash_io2_oe
.sym 69039 flash_csb_SB_LUT4_I1_I3
.sym 69040 soc.mem_valid
.sym 69043 flash_io1_oe
.sym 69044 flash_csb_SB_LUT4_I1_I3
.sym 69045 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 69046 soc.mem_valid
.sym 69049 flash_csb_SB_LUT4_I1_I3
.sym 69050 flash_csb$SB_IO_OUT
.sym 69051 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 69052 soc.mem_valid
.sym 69055 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 69056 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 69057 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 69058 soc.simpleuart.send_dummy_SB_LUT4_I3_O
.sym 69062 soc.spimemio.dout_data[1]
.sym 69067 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 69069 soc.simpleuart_reg_div_do[8]
.sym 69070 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 69074 soc.spimemio.dout_data[6]
.sym 69079 soc.mem_valid
.sym 69080 flash_csb_SB_LUT4_I1_I3
.sym 69082 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 69083 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 69084 CLK$SB_IO_IN_$glb_clk
.sym 69086 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 69087 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 69088 soc.spimem_rdata[8]
.sym 69089 soc.spimemio.rd_addr[7]
.sym 69090 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1
.sym 69091 soc.spimemio.rd_valid_SB_LUT4_I2_I1
.sym 69092 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_I1
.sym 69093 soc.spimemio.rd_valid_SB_LUT4_I2_1_O
.sym 69096 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 69101 soc.spimemio.dout_data[3]
.sym 69102 soc.spimemio.dout_data[2]
.sym 69103 soc.spimemio.dout_data[5]
.sym 69105 iomem_wdata[20]
.sym 69107 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 69113 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 69114 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 69115 soc.spimemio.rd_addr[16]
.sym 69116 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 69117 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 69120 iomem_addr[22]
.sym 69121 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 69128 flash_io1_oe_SB_LUT4_I1_O
.sym 69129 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 69130 soc.cpu.mem_xfer_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 69134 flash_io0_oe_SB_LUT4_I3_I2
.sym 69135 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 69136 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 69139 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 69140 flash_io0_oe_SB_LUT4_I3_O
.sym 69141 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 69142 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 69145 soc.spimem_rdata[8]
.sym 69146 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 69148 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 69149 soc.simpleuart_reg_div_do[13]
.sym 69152 iomem_ready_SB_LUT4_I1_O
.sym 69153 soc.simpleuart_reg_div_do[9]
.sym 69154 soc.ram_ready
.sym 69156 soc.simpleuart_reg_div_do[29]
.sym 69157 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 69158 soc.cpu.mem_xfer_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 69160 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 69161 flash_io1_oe_SB_LUT4_I1_O
.sym 69162 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 69163 soc.simpleuart_reg_div_do[9]
.sym 69172 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 69173 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 69174 soc.simpleuart_reg_div_do[13]
.sym 69175 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 69178 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 69179 soc.spimem_rdata[8]
.sym 69180 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 69181 flash_io0_oe_SB_LUT4_I3_O
.sym 69184 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 69185 soc.cpu.mem_xfer_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 69186 soc.cpu.mem_xfer_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 69187 flash_io0_oe_SB_LUT4_I3_I2
.sym 69190 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 69191 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 69192 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 69193 soc.simpleuart_reg_div_do[29]
.sym 69196 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 69197 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 69198 soc.ram_ready
.sym 69199 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 69203 soc.ram_ready
.sym 69205 iomem_ready_SB_LUT4_I1_O
.sym 69209 soc.spimemio.rd_addr[10]
.sym 69210 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 69211 soc.cpu.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 69212 soc.spimemio.rd_addr[20]
.sym 69213 soc.spimemio.rd_addr[22]
.sym 69214 soc.spimemio.rd_valid_SB_LUT4_I2_I1_SB_LUT4_I0_I3
.sym 69215 soc.spimemio.rd_valid_SB_LUT4_I2_1_I3
.sym 69216 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_I0
.sym 69222 iomem_addr[23]
.sym 69223 iomem_addr[16]
.sym 69224 iomem_addr[15]
.sym 69227 iomem_addr[13]
.sym 69228 iomem_addr[10]
.sym 69229 iomem_addr[12]
.sym 69231 iomem_addr[23]
.sym 69233 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 69234 iomem_addr[16]
.sym 69235 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 69236 iomem_wstrb[1]
.sym 69237 iomem_wstrb[2]
.sym 69238 soc.cpu.mem_xfer_SB_LUT4_O_I2
.sym 69239 iomem_wstrb[1]
.sym 69240 soc.ram_ready
.sym 69241 iomem_wstrb[0]
.sym 69244 iomem_wstrb[3]
.sym 69250 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 69252 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 69255 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 69256 soc.ram_ready
.sym 69258 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 69259 soc.simpleuart.recv_buf_valid
.sym 69260 soc.simpleuart_reg_div_do[23]
.sym 69261 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 69262 flash_io3_oe
.sym 69263 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 69264 soc.ram_ready
.sym 69265 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 69266 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 69267 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 69269 soc.mem_valid
.sym 69271 soc.spimemio.dout_data[3]
.sym 69274 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 69275 soc.simpleuart_reg_div_do[25]
.sym 69276 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 69277 soc.simpleuart_reg_div_do[30]
.sym 69278 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 69279 flash_csb_SB_LUT4_I1_I3
.sym 69281 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 69283 soc.simpleuart_reg_div_do[30]
.sym 69284 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 69285 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 69286 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 69289 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 69290 soc.simpleuart_reg_div_do[25]
.sym 69291 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 69292 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 69295 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 69296 flash_io3_oe
.sym 69297 flash_csb_SB_LUT4_I1_I3
.sym 69298 soc.mem_valid
.sym 69301 soc.ram_ready
.sym 69302 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 69303 soc.simpleuart_reg_div_do[23]
.sym 69304 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 69308 soc.spimemio.dout_data[3]
.sym 69313 soc.ram_ready
.sym 69314 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 69315 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 69316 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 69319 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 69320 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 69321 soc.ram_ready
.sym 69322 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 69325 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 69326 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 69327 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 69328 soc.simpleuart.recv_buf_valid
.sym 69329 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 69330 CLK$SB_IO_IN_$glb_clk
.sym 69332 soc.spimemio.rd_addr[19]
.sym 69333 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 69334 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 69335 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 69336 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 69337 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 69338 soc.spimemio.rd_addr[21]
.sym 69339 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 69343 iomem_wstrb[0]
.sym 69344 iomem_addr[8]
.sym 69345 soc.spimemio.rd_addr[9]
.sym 69346 soc.simpleuart_reg_div_do[20]
.sym 69347 iomem_addr[8]
.sym 69348 soc.simpleuart_reg_div_do[23]
.sym 69349 iomem_addr[18]
.sym 69351 soc.simpleuart_reg_div_do[18]
.sym 69352 iomem_addr[20]
.sym 69353 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 69354 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 69355 soc.simpleuart_reg_div_do[19]
.sym 69357 soc.simpleuart_reg_div_do[29]
.sym 69358 iomem_addr[7]
.sym 69359 soc.simpleuart_reg_div_do[26]
.sym 69360 soc.spimemio.dout_data[7]
.sym 69361 soc.simpleuart_reg_div_do[25]
.sym 69362 iomem_addr[11]
.sym 69363 soc.simpleuart_reg_div_do[30]
.sym 69364 $PACKER_VCC_NET
.sym 69365 soc.simpleuart_reg_div_do[24]
.sym 69366 soc.ram_ready
.sym 69367 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 69378 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 69380 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 69392 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 69394 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 69396 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 69399 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 69401 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 69403 soc.memory.cs_0_SB_CARRY_I1_1_CO[1]
.sym 69405 $nextpnr_ICESTORM_LC_21$O
.sym 69407 soc.memory.cs_0_SB_CARRY_I1_1_CO[1]
.sym 69411 soc.memory.cs_0_SB_CARRY_I1_CO[2]
.sym 69414 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 69417 soc.memory.cs_0_SB_CARRY_I1_CO[3]
.sym 69419 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 69423 soc.memory.cs_0_SB_CARRY_I1_CO[4]
.sym 69426 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 69429 soc.memory.cs_0_SB_CARRY_I1_CO[5]
.sym 69431 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 69435 soc.memory.cs_0_SB_CARRY_I1_CO[6]
.sym 69438 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 69441 soc.memory.cs_0_SB_CARRY_I1_CO[7]
.sym 69443 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 69447 soc.memory.cs_0_SB_CARRY_I1_CO[8]
.sym 69450 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 69456 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 69457 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 69458 soc.ram_ready
.sym 69459 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 69461 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 69462 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 69465 iomem_wstrb[3]
.sym 69468 soc.spimemio.rd_addr[21]
.sym 69469 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 69470 iomem_wdata[17]
.sym 69471 iomem_addr[3]
.sym 69472 flash_csb_SB_LUT4_I1_I3
.sym 69474 iomem_addr[3]
.sym 69476 soc.cpu.mem_do_wdata
.sym 69477 iomem_addr[0]
.sym 69478 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 69479 soc.spimemio_cfgreg_do[31]
.sym 69480 soc.simpleuart_reg_div_do[28]
.sym 69481 iomem_wdata[15]
.sym 69482 iomem_addr[20]
.sym 69483 soc.spimemio.dout_data[6]
.sym 69485 iomem_addr[17]
.sym 69486 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 69487 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 69488 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 69490 soc.simpleuart_reg_div_do[27]
.sym 69491 soc.memory.cs_0_SB_CARRY_I1_CO[8]
.sym 69497 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 69504 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 69513 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 69514 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 69515 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 69516 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 69518 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 69519 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 69528 soc.memory.cs_0_SB_CARRY_I1_CO[9]
.sym 69530 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 69534 soc.memory.cs_0_SB_CARRY_I1_CO[10]
.sym 69536 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 69540 soc.memory.cs_0_SB_CARRY_I1_CO[11]
.sym 69543 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 69546 soc.memory.cs_0_SB_CARRY_I1_CO[12]
.sym 69549 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 69552 soc.memory.cs_0_SB_CARRY_I1_CO[13]
.sym 69554 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 69558 soc.memory.cs_0_SB_CARRY_I1_CO[14]
.sym 69560 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 69564 soc.memory.cs_0_SB_CARRY_I1_CO[15]
.sym 69566 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 69570 soc.memory.cs_0_SB_CARRY_I1_CO[16]
.sym 69573 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 69578 soc.simpleuart_reg_div_do[29]
.sym 69579 soc.simpleuart_reg_div_do[26]
.sym 69580 soc.simpleuart_reg_div_do[25]
.sym 69581 soc.simpleuart_reg_div_do[30]
.sym 69582 soc.simpleuart_reg_div_do[24]
.sym 69584 soc.simpleuart_reg_div_do[31]
.sym 69585 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 69590 iomem_wdata[23]
.sym 69591 soc.spimemio.rd_addr[23]
.sym 69592 iomem_wdata[23]
.sym 69593 soc.ram_ready
.sym 69595 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 69596 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 69598 flash_csb_SB_LUT4_I1_I3
.sym 69600 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 69602 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 69603 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 69604 soc.ram_ready
.sym 69605 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 69606 iomem_wdata[26]
.sym 69607 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 69608 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 69609 iomem_wdata[28]
.sym 69610 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 69611 soc.simpleuart_reg_div_do[29]
.sym 69612 soc.spimemio.valid
.sym 69614 soc.memory.cs_0_SB_CARRY_I1_CO[16]
.sym 69619 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 69624 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 69631 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 69636 $PACKER_VCC_NET
.sym 69638 soc.memory.cs_0
.sym 69640 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 69641 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 69646 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 69650 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 69651 soc.memory.cs_0_SB_CARRY_I1_CO[17]
.sym 69653 soc.memory.cs_0
.sym 69657 soc.memory.cs_0_SB_CARRY_I1_CO[18]
.sym 69659 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 69660 $PACKER_VCC_NET
.sym 69663 soc.memory.cs_0_SB_CARRY_I1_CO[19]
.sym 69665 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 69669 soc.memory.cs_0_SB_CARRY_I1_CO[20]
.sym 69671 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 69675 soc.memory.cs_0_SB_CARRY_I1_CO[21]
.sym 69677 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 69681 soc.memory.cs_0_SB_CARRY_I1_CO[22]
.sym 69683 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 69687 soc.memory.cs_0_SB_CARRY_I1_CO[23]
.sym 69689 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 69693 soc.memory.cs_0_SB_CARRY_I1_CO[24]
.sym 69695 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 69701 soc.simpleuart_reg_div_do[28]
.sym 69702 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 69703 soc.cpu.mem_rdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 69705 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 69706 soc.simpleuart_reg_div_do[27]
.sym 69707 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 69708 soc.cpu.mem_rdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 69714 soc.simpleuart_reg_div_do[16]
.sym 69715 iomem_addr[12]
.sym 69716 soc.simpleuart_reg_div_do[30]
.sym 69717 iomem_wdata[18]
.sym 69718 iomem_addr[9]
.sym 69719 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 69720 iomem_ready_SB_LUT4_I1_O
.sym 69721 iomem_addr[6]
.sym 69722 soc.simpleuart_reg_div_do[21]
.sym 69723 iomem_addr[23]
.sym 69724 soc.simpleuart_reg_div_do[25]
.sym 69725 iomem_wstrb[0]
.sym 69726 soc.cpu.mem_xfer_SB_LUT4_O_I2
.sym 69727 iomem_wstrb[3]
.sym 69728 soc.simpleuart_reg_div_do[27]
.sym 69729 iomem_wstrb[2]
.sym 69730 iomem_wdata[25]
.sym 69731 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 69732 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 69733 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 69734 iomem_wstrb[0]
.sym 69735 iomem_wstrb[1]
.sym 69736 iomem_wstrb[3]
.sym 69737 soc.memory.cs_0_SB_CARRY_I1_CO[24]
.sym 69742 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 69754 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 69759 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 69761 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 69763 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 69764 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_CI[2]
.sym 69767 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 69773 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 69774 soc.memory.cs_0_SB_CARRY_I1_CO[25]
.sym 69777 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 69780 soc.memory.cs_0_SB_CARRY_I1_CO[26]
.sym 69782 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_CI[2]
.sym 69786 soc.memory.cs_0_SB_CARRY_I1_CO[27]
.sym 69788 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 69792 soc.memory.cs_0_SB_CARRY_I1_CO[28]
.sym 69795 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 69798 soc.memory.cs_0_SB_CARRY_I1_CO[29]
.sym 69800 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 69804 soc.memory.cs_0_SB_CARRY_I1_CO[30]
.sym 69806 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 69810 soc.memory.cs_0_SB_CARRY_I1_CO[31]
.sym 69813 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 69816 $nextpnr_ICESTORM_LC_22$I3
.sym 69819 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 69824 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 69826 soc.spimem_rdata[12]
.sym 69828 soc.cpu.mem_rdata_SB_LUT4_O_8_I2
.sym 69829 soc.cpu.mem_rdata_SB_LUT4_O_7_I2
.sym 69831 soc.spimem_rdata[27]
.sym 69837 iomem_addr[19]
.sym 69838 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 69839 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 69843 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 69844 iomem_addr[18]
.sym 69845 iomem_addr[8]
.sym 69848 soc.spimemio.dout_data[7]
.sym 69850 soc.spimemio.valid
.sym 69852 iomem_ready_SB_LUT4_I1_O
.sym 69854 soc.mem_valid
.sym 69855 soc.mem_rdata[31]
.sym 69856 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 69857 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 69858 resetn
.sym 69859 iomem_ready
.sym 69860 $nextpnr_ICESTORM_LC_22$I3
.sym 69866 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 69867 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 69868 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 69869 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 69871 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 69872 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 69873 soc.spimemio.valid_SB_LUT4_O_I2
.sym 69874 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 69875 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 69876 soc.ram_ready
.sym 69877 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 69880 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 69881 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 69882 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 69883 soc.spimem_rdata[12]
.sym 69885 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 69886 soc.spimem_rdata[15]
.sym 69888 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 69889 soc.simpleuart_reg_div_do[15]
.sym 69892 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 69893 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 69894 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 69896 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 69901 $nextpnr_ICESTORM_LC_22$I3
.sym 69904 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 69905 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 69906 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 69907 soc.spimem_rdata[12]
.sym 69910 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 69911 soc.spimem_rdata[15]
.sym 69912 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 69913 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 69916 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 69917 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 69918 soc.spimemio.valid_SB_LUT4_O_I2
.sym 69919 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 69922 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 69923 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 69924 soc.ram_ready
.sym 69925 soc.simpleuart_reg_div_do[15]
.sym 69930 soc.spimemio.valid_SB_LUT4_O_I2
.sym 69931 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 69934 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 69935 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 69936 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 69937 soc.spimemio.valid_SB_LUT4_O_I2
.sym 69940 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 69941 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 69942 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 69943 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 69944 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 69945 CLK$SB_IO_IN_$glb_clk
.sym 69946 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 69947 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 69948 soc.spimem_rdata[31]
.sym 69950 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 69951 soc.spimem_rdata[28]
.sym 69952 soc.spimem_rdata[15]
.sym 69953 soc.cpu.mem_rdata_SB_LUT4_O_8_I3
.sym 69954 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 69960 soc.cpu.mem_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 69961 soc.spimemio.valid
.sym 69962 soc.spimemio.dout_data[3]
.sym 69967 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 69970 iomem_addr[17]
.sym 69971 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 69972 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 69973 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 69974 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 69975 soc.spimemio.dout_data[6]
.sym 69977 iomem_wdata[15]
.sym 69978 iomem_rdata[31]
.sym 69979 iomem_wstrb[2]
.sym 69980 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 69981 soc.cpu.mem_state[0]
.sym 69982 soc.cpu.mem_do_rinst
.sym 69988 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 69989 soc.cpu.trap
.sym 69990 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 69991 soc.spimemio.dout_data[5]
.sym 69992 soc.cpu.mem_do_rdata
.sym 69994 iomem_rdata[31]
.sym 69995 resetn
.sym 69996 soc.cpu.mem_xfer_SB_LUT4_O_I2
.sym 70000 soc.cpu.mem_rdata_SB_LUT4_O_8_I2
.sym 70001 soc.spimemio.dout_data[4]
.sym 70002 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 70003 soc.mem_valid
.sym 70006 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 70008 soc.spimemio.dout_data[7]
.sym 70009 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 70010 soc.cpu.mem_rdata_SB_LUT4_O_8_I3
.sym 70012 iomem_ready_SB_LUT4_I1_O
.sym 70014 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 70018 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 70023 soc.spimemio.dout_data[4]
.sym 70027 soc.cpu.mem_rdata_SB_LUT4_O_8_I2
.sym 70028 iomem_rdata[31]
.sym 70029 iomem_ready_SB_LUT4_I1_O
.sym 70030 soc.cpu.mem_rdata_SB_LUT4_O_8_I3
.sym 70034 soc.cpu.mem_xfer_SB_LUT4_O_I2
.sym 70036 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 70040 soc.mem_valid
.sym 70041 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 70045 soc.spimemio.dout_data[7]
.sym 70051 soc.cpu.trap
.sym 70052 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 70053 resetn
.sym 70054 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 70058 soc.spimemio.dout_data[5]
.sym 70063 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 70064 soc.cpu.mem_do_rdata
.sym 70065 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 70066 soc.mem_valid
.sym 70067 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 70068 CLK$SB_IO_IN_$glb_clk
.sym 70070 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 70074 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 70075 iomem_ready
.sym 70076 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 70077 soc.cpu.mem_rdata_SB_LUT4_O_2_I3
.sym 70085 iomem_wstrb[3]
.sym 70086 soc.mem_rdata[31]
.sym 70087 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 70089 soc.spimemio.dout_data[6]
.sym 70091 soc.cpu.mem_do_rdata
.sym 70092 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 70093 soc.mem_rdata[23]
.sym 70094 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 70096 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 70097 soc.cpu.clear_prefetched_high_word
.sym 70098 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 70099 LED_G$SB_IO_OUT
.sym 70102 iomem_wdata[26]
.sym 70105 iomem_wdata[28]
.sym 70111 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 70113 iomem_ready_SB_LUT4_I1_O
.sym 70114 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 70117 soc.spimemio.dout_data[5]
.sym 70118 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 70119 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 70120 soc.spimem_rdata[29]
.sym 70122 soc.spimem_rdata[14]
.sym 70125 soc.spimemio.buffer[13]
.sym 70127 soc.spimemio.buffer[14]
.sym 70129 soc.cpu.mem_xfer_SB_LUT4_O_I0
.sym 70134 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 70135 soc.spimemio.dout_data[6]
.sym 70137 soc.spimem_rdata[30]
.sym 70144 iomem_ready_SB_LUT4_I1_O
.sym 70145 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 70146 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 70147 soc.spimem_rdata[30]
.sym 70151 soc.spimemio.dout_data[5]
.sym 70159 soc.spimemio.dout_data[6]
.sym 70163 soc.spimemio.buffer[14]
.sym 70168 iomem_ready_SB_LUT4_I1_O
.sym 70169 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 70170 soc.spimem_rdata[29]
.sym 70171 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 70174 soc.spimemio.buffer[13]
.sym 70180 soc.spimem_rdata[14]
.sym 70181 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 70182 iomem_ready_SB_LUT4_I1_O
.sym 70183 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 70187 soc.cpu.mem_xfer_SB_LUT4_O_I0
.sym 70188 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 70190 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 70191 CLK$SB_IO_IN_$glb_clk
.sym 70193 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 70194 soc.cpu.mem_rdata_SB_LUT4_O_1_I2
.sym 70195 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70196 iomem_rdata[31]
.sym 70197 iomem_rdata[9]
.sym 70198 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 70199 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 70200 iomem_rdata[29]
.sym 70205 soc.mem_rdata[23]
.sym 70206 soc.mem_rdata[26]
.sym 70207 soc.mem_rdata[19]
.sym 70208 soc.mem_rdata[21]
.sym 70211 iomem_ready_SB_LUT4_I1_O
.sym 70212 iomem_ready_SB_LUT4_I1_O
.sym 70213 soc.mem_rdata[21]
.sym 70216 resetn
.sym 70217 iomem_wdata[25]
.sym 70218 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 70221 iomem_wstrb[0]
.sym 70222 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 70223 iomem_wstrb[3]
.sym 70224 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 70225 iomem_wstrb[2]
.sym 70226 soc.mem_rdata[22]
.sym 70227 iomem_wstrb[1]
.sym 70235 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 70236 soc.cpu.prefetched_high_word
.sym 70237 soc.cpu.mem_state[1]
.sym 70238 soc.cpu.clear_prefetched_high_word
.sym 70239 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 70240 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 70241 soc.cpu.mem_rdata_SB_LUT4_O_2_I3
.sym 70242 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 70245 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 70246 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 70247 soc.cpu.mem_rdata_q[28]
.sym 70249 soc.cpu.mem_xfer_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 70252 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 70253 soc.cpu.mem_state[0]
.sym 70254 soc.cpu.mem_do_rdata
.sym 70255 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 70256 soc.cpu.trap_SB_LUT4_I3_1_O
.sym 70257 soc.cpu.mem_xfer
.sym 70259 soc.cpu.mem_rdata_SB_LUT4_O_2_I2
.sym 70260 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70262 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 70263 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 70264 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I0
.sym 70267 soc.cpu.prefetched_high_word
.sym 70268 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 70269 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 70270 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 70273 soc.cpu.mem_state[0]
.sym 70274 soc.cpu.mem_xfer_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 70275 soc.cpu.mem_state[1]
.sym 70276 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 70279 soc.cpu.trap_SB_LUT4_I3_1_O
.sym 70282 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 70285 soc.cpu.mem_rdata_SB_LUT4_O_2_I3
.sym 70286 soc.cpu.mem_rdata_SB_LUT4_O_2_I2
.sym 70287 soc.cpu.mem_xfer
.sym 70288 soc.cpu.mem_rdata_q[28]
.sym 70291 soc.cpu.mem_rdata_SB_LUT4_O_2_I2
.sym 70292 soc.cpu.mem_rdata_SB_LUT4_O_2_I3
.sym 70297 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 70299 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 70300 soc.cpu.mem_do_rdata
.sym 70303 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 70304 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 70305 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 70306 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I0
.sym 70309 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70311 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 70312 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 70313 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 70314 CLK$SB_IO_IN_$glb_clk
.sym 70315 soc.cpu.clear_prefetched_high_word
.sym 70316 soc.spimem_rdata[25]
.sym 70317 soc.spimem_rdata[9]
.sym 70319 soc.cpu.mem_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I0
.sym 70320 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 70321 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 70322 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I0
.sym 70323 soc.cpu.mem_rdata_SB_LUT4_O_3_I3
.sym 70328 soc.mem_rdata[16]
.sym 70329 iomem_wdata[29]
.sym 70330 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 70335 soc.cpu.mem_rdata_q[28]
.sym 70337 soc.mem_rdata[16]
.sym 70338 soc.mem_rdata[28]
.sym 70341 resetn
.sym 70342 soc.cpu.trap_SB_LUT4_I3_1_O
.sym 70343 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 70347 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 70348 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 70357 soc.spimemio.dout_data[1]
.sym 70359 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 70361 soc.cpu.mem_xfer
.sym 70362 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 70363 soc.cpu.mem_rdata_q[25]
.sym 70365 soc.spimemio.dout_data[6]
.sym 70367 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70369 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 70371 soc.cpu.mem_rdata_SB_LUT4_O_3_I2
.sym 70375 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 70376 iomem_rdata[25]
.sym 70377 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 70380 soc.cpu.mem_rdata_SB_LUT4_O_3_I3
.sym 70383 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 70384 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 70385 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 70387 iomem_ready_SB_LUT4_I1_O
.sym 70393 soc.spimemio.dout_data[6]
.sym 70396 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 70397 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 70399 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 70402 soc.cpu.mem_xfer
.sym 70403 soc.cpu.mem_rdata_SB_LUT4_O_3_I2
.sym 70404 soc.cpu.mem_rdata_q[25]
.sym 70405 soc.cpu.mem_rdata_SB_LUT4_O_3_I3
.sym 70408 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70409 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 70410 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 70411 soc.cpu.mem_xfer
.sym 70416 soc.spimemio.dout_data[1]
.sym 70420 soc.cpu.mem_rdata_SB_LUT4_O_3_I2
.sym 70422 soc.cpu.mem_rdata_SB_LUT4_O_3_I3
.sym 70427 iomem_ready_SB_LUT4_I1_O
.sym 70429 iomem_rdata[25]
.sym 70432 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 70434 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 70436 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 70437 CLK$SB_IO_IN_$glb_clk
.sym 70439 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 70441 gpio[31]
.sym 70442 led_rgb_data_SB_DFFE_Q_23_E
.sym 70443 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 70444 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 70445 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 70446 soc.cpu.trap_SB_LUT4_I3_1_O
.sym 70452 soc.mem_rdata[20]
.sym 70456 soc.mem_rdata[19]
.sym 70458 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 70460 $PACKER_GND_NET
.sym 70462 soc.mem_rdata[18]
.sym 70463 iomem_wstrb[2]
.sym 70464 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 70466 led_rgb_data[18]
.sym 70468 led_rgb_data[22]
.sym 70469 iomem_wdata[15]
.sym 70470 soc.mem_rdata[25]
.sym 70471 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 70472 soc.cpu.mem_state[1]
.sym 70480 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 70482 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 70483 soc.cpu.mem_la_read_SB_LUT4_O_I3
.sym 70484 iomem_wstrb[2]
.sym 70485 iomem_wstrb[1]
.sym 70486 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 70487 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 70489 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 70490 iomem_wstrb[0]
.sym 70491 soc.cpu.trap_SB_LUT4_I3_1_O
.sym 70494 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 70495 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 70497 soc.cpu.mem_xfer
.sym 70498 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70499 iomem_wstrb[3]
.sym 70501 resetn
.sym 70502 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 70503 soc.cpu.pcpi_rs1[0]
.sym 70504 soc.cpu.pcpi_rs1[1]
.sym 70507 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 70511 soc.cpu.trap_SB_LUT4_I3_1_O
.sym 70513 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 70515 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 70519 soc.cpu.pcpi_rs1[0]
.sym 70520 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 70521 soc.cpu.pcpi_rs1[1]
.sym 70522 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70525 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 70526 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 70527 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 70528 iomem_wstrb[0]
.sym 70531 iomem_wstrb[3]
.sym 70532 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 70533 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 70534 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 70537 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 70538 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 70539 iomem_wstrb[2]
.sym 70540 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 70543 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 70544 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 70545 iomem_wstrb[1]
.sym 70546 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 70550 soc.cpu.mem_la_read_SB_LUT4_O_I3
.sym 70552 resetn
.sym 70555 soc.cpu.mem_xfer
.sym 70556 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 70558 soc.cpu.trap_SB_LUT4_I3_1_O
.sym 70559 soc.cpu.trap_SB_LUT4_I3_1_O
.sym 70560 CLK$SB_IO_IN_$glb_clk
.sym 70562 ws2812_inst.led_reg[2][22]
.sym 70568 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 70569 ws2812_inst.led_reg[2][18]
.sym 70572 led_rgb_data[20]
.sym 70576 led_rgb_data[14]
.sym 70577 soc.cpu.mem_state[0]
.sym 70579 soc.cpu.trap_SB_LUT4_I3_1_O
.sym 70580 led_rgb_data[10]
.sym 70582 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 70585 soc.mem_rdata[20]
.sym 70588 led_rgb_data_SB_DFFE_Q_23_E
.sym 70592 iomem_wdata[28]
.sym 70594 iomem_wdata[26]
.sym 70596 led_rgb_data[18]
.sym 70604 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 70605 soc.cpu.pcpi_rs1[1]
.sym 70607 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 70608 soc.cpu.mem_wordsize[2]
.sym 70609 soc.cpu.mem_la_read
.sym 70610 resetn
.sym 70613 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 70614 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 70618 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 70619 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 70620 soc.cpu.mem_wordsize[1]
.sym 70621 soc.cpu.pcpi_rs1[0]
.sym 70636 soc.cpu.pcpi_rs1[1]
.sym 70637 soc.cpu.mem_wordsize[2]
.sym 70638 soc.cpu.pcpi_rs1[0]
.sym 70639 soc.cpu.mem_wordsize[1]
.sym 70642 soc.cpu.mem_wordsize[2]
.sym 70643 soc.cpu.pcpi_rs1[1]
.sym 70644 soc.cpu.mem_wordsize[1]
.sym 70645 soc.cpu.pcpi_rs1[0]
.sym 70648 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 70649 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 70662 soc.cpu.mem_la_read
.sym 70672 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 70674 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 70678 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 70680 resetn
.sym 70682 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 70683 CLK$SB_IO_IN_$glb_clk
.sym 70684 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 70687 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 70688 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 70689 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 70690 ws2812_inst.led_reg[0][2]
.sym 70692 ws2812_inst.led_reg[0][16]
.sym 70698 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 70702 ws2812_inst.led_reg[2][18]
.sym 70704 resetn
.sym 70705 gpio_SB_DFFESR_Q_E
.sym 70709 ws2812_inst.led_counter[0]
.sym 70711 led_rgb_data[5]
.sym 70712 ws2812_inst.led_counter[1]
.sym 70713 iomem_wdata[25]
.sym 70714 iomem_wdata[9]
.sym 70716 ws2812_inst.led_counter[0]
.sym 70717 led_rgb_data[4]
.sym 70718 led_rgb_data[16]
.sym 70719 iomem_wdata[25]
.sym 70720 led_rgb_data[17]
.sym 70727 led_rgb_data[8]
.sym 70738 led_rgb_data[22]
.sym 70745 led_rgb_data[2]
.sym 70753 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 70774 led_rgb_data[22]
.sym 70798 led_rgb_data[2]
.sym 70803 led_rgb_data[8]
.sym 70805 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 70806 CLK$SB_IO_IN_$glb_clk
.sym 70807 resetn_SB_LUT4_I3_O_$glb_sr
.sym 70808 led_rgb_data[1]
.sym 70809 led_rgb_data[6]
.sym 70810 led_rgb_data[4]
.sym 70811 led_rgb_data[2]
.sym 70813 led_rgb_data[0]
.sym 70814 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 70815 led_rgb_data[5]
.sym 70822 iomem_wdata[30]
.sym 70828 led_rgb_data[10]
.sym 70832 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 70834 led_rgb_data[18]
.sym 70835 led_rgb_data[0]
.sym 70838 ws2812_inst.led_reg[4][10]
.sym 70841 led_rgb_data[1]
.sym 70842 led_rgb_data[20]
.sym 70843 ws2812_inst.led_reg[3][8]
.sym 70850 ws2812_inst.led_reg[2][2]
.sym 70851 led_rgb_data_SB_DFFE_Q_E
.sym 70863 ws2812_inst.led_reg[3][2]
.sym 70867 ws2812_inst.led_reg[4][2]
.sym 70869 ws2812_inst.led_counter[0]
.sym 70871 iomem_wdata[24]
.sym 70873 ws2812_inst.led_counter[2]
.sym 70874 iomem_wdata[26]
.sym 70875 ws2812_inst.led_reg[5][2]
.sym 70879 iomem_wdata[25]
.sym 70880 iomem_wdata[28]
.sym 70891 iomem_wdata[28]
.sym 70896 iomem_wdata[24]
.sym 70900 iomem_wdata[25]
.sym 70906 ws2812_inst.led_counter[0]
.sym 70907 ws2812_inst.led_counter[2]
.sym 70908 ws2812_inst.led_reg[4][2]
.sym 70909 ws2812_inst.led_reg[5][2]
.sym 70915 iomem_wdata[26]
.sym 70919 ws2812_inst.led_reg[2][2]
.sym 70920 ws2812_inst.led_counter[0]
.sym 70921 ws2812_inst.led_reg[3][2]
.sym 70928 led_rgb_data_SB_DFFE_Q_E
.sym 70929 CLK$SB_IO_IN_$glb_clk
.sym 70931 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 70932 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 70934 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 70935 ws2812_inst.led_reg[6][6]
.sym 70936 ws2812_inst.led_reg[6][2]
.sym 70937 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70938 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70943 led_rgb_data[14]
.sym 70944 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 70945 LED_R_SB_DFFESR_Q_E
.sym 70947 led_rgb_data_SB_DFFE_Q_E
.sym 70948 led_rgb_data[5]
.sym 70949 led_rgb_data[21]
.sym 70950 led_rgb_data[1]
.sym 70951 led_rgb_data[17]
.sym 70954 led_rgb_data[4]
.sym 70955 led_rgb_data[4]
.sym 70956 led_rgb_data[16]
.sym 70957 led_rgb_data[2]
.sym 70958 led_rgb_data[17]
.sym 70959 iomem_wdata[14]
.sym 70960 led_rgb_data[22]
.sym 70961 led_rgb_data[0]
.sym 70962 led_rgb_data[18]
.sym 70963 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 70965 led_rgb_data[22]
.sym 70966 ws2812_inst.led_reg[1][22]
.sym 70973 ws2812_inst.led_reg[1][22]
.sym 70974 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 70979 gpio[30]
.sym 70980 gpio[12]
.sym 70981 ws2812_inst.led_reg[2][6]
.sym 70982 ws2812_inst.led_counter[1]
.sym 70986 ws2812_inst.led_counter[0]
.sym 70987 gpio[25]
.sym 70988 ws2812_inst.led_reg[0][22]
.sym 70996 ws2812_inst.led_reg[3][6]
.sym 70999 ws2812_inst.led_counter[0]
.sym 71008 gpio[30]
.sym 71011 gpio[12]
.sym 71023 ws2812_inst.led_reg[3][6]
.sym 71024 ws2812_inst.led_counter[0]
.sym 71025 ws2812_inst.led_counter[1]
.sym 71026 ws2812_inst.led_reg[2][6]
.sym 71041 ws2812_inst.led_reg[0][22]
.sym 71042 ws2812_inst.led_reg[1][22]
.sym 71044 ws2812_inst.led_counter[0]
.sym 71048 gpio[25]
.sym 71051 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 71052 CLK$SB_IO_IN_$glb_clk
.sym 71053 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 71054 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 71055 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 71056 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 71057 ws2812_inst.led_reg[6][10]
.sym 71058 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 71059 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 71060 ws2812_inst.led_reg[6][22]
.sym 71061 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 71067 $PACKER_VCC_NET
.sym 71074 led_rgb_data[14]
.sym 71075 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 71081 led_rgb_data[6]
.sym 71083 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 71089 led_rgb_data[0]
.sym 71097 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 71098 led_rgb_data[10]
.sym 71100 ws2812_inst.led_reg[1][14]
.sym 71101 ws2812_inst.led_reg[1][10]
.sym 71104 ws2812_inst.led_reg[0][14]
.sym 71105 ws2812_inst.led_reg[3][16]
.sym 71106 ws2812_inst.led_reg[0][10]
.sym 71108 ws2812_inst.led_reg[3][10]
.sym 71109 ws2812_inst.led_reg[3][14]
.sym 71110 ws2812_inst.rgb_counter[2]
.sym 71111 ws2812_inst.led_reg[2][16]
.sym 71112 ws2812_inst.led_counter[0]
.sym 71114 ws2812_inst.led_counter[1]
.sym 71115 ws2812_inst.led_reg[2][10]
.sym 71116 ws2812_inst.led_counter[2]
.sym 71117 led_rgb_data[2]
.sym 71120 ws2812_inst.led_counter[0]
.sym 71122 ws2812_inst.led_counter[1]
.sym 71124 ws2812_inst.led_reg[2][14]
.sym 71125 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 71126 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 71128 ws2812_inst.led_counter[1]
.sym 71129 ws2812_inst.led_counter[0]
.sym 71130 ws2812_inst.led_reg[2][16]
.sym 71131 ws2812_inst.led_reg[3][16]
.sym 71137 led_rgb_data[2]
.sym 71140 ws2812_inst.led_reg[3][10]
.sym 71141 ws2812_inst.led_counter[0]
.sym 71142 ws2812_inst.led_reg[2][10]
.sym 71143 ws2812_inst.led_counter[1]
.sym 71148 led_rgb_data[10]
.sym 71152 ws2812_inst.rgb_counter[2]
.sym 71153 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 71154 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 71155 ws2812_inst.led_counter[2]
.sym 71158 ws2812_inst.led_counter[2]
.sym 71159 ws2812_inst.led_reg[1][10]
.sym 71160 ws2812_inst.led_counter[0]
.sym 71161 ws2812_inst.led_reg[0][10]
.sym 71164 ws2812_inst.led_counter[0]
.sym 71165 ws2812_inst.led_reg[3][14]
.sym 71166 ws2812_inst.led_reg[2][14]
.sym 71167 ws2812_inst.led_counter[1]
.sym 71170 ws2812_inst.led_reg[1][14]
.sym 71171 ws2812_inst.led_reg[0][14]
.sym 71172 ws2812_inst.led_counter[1]
.sym 71173 ws2812_inst.led_counter[0]
.sym 71174 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 71175 CLK$SB_IO_IN_$glb_clk
.sym 71176 resetn_SB_LUT4_I3_O_$glb_sr
.sym 71178 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 71179 ws2812_inst.led_reg[6][14]
.sym 71180 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 71182 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 71183 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 71184 ws2812_inst.led_reg[6][16]
.sym 71191 led_rgb_data[20]
.sym 71194 led_rgb_data[10]
.sym 71195 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 71199 ws2812_inst.led_reg[2][8]
.sym 71201 ws2812_inst.led_counter[0]
.sym 71203 led_rgb_data[5]
.sym 71205 led_rgb_data[4]
.sym 71206 led_rgb_data[16]
.sym 71220 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 71222 led_rgb_data[10]
.sym 71223 led_rgb_data[14]
.sym 71227 led_rgb_data[21]
.sym 71229 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 71230 soc.cpu.mem_rdata_q[28]
.sym 71231 led_rgb_data[8]
.sym 71233 led_rgb_data[0]
.sym 71237 led_rgb_data[22]
.sym 71239 soc.cpu.mem_xfer
.sym 71241 led_rgb_data[6]
.sym 71252 soc.cpu.mem_xfer
.sym 71253 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 71254 soc.cpu.mem_rdata_q[28]
.sym 71257 led_rgb_data[14]
.sym 71263 led_rgb_data[21]
.sym 71270 led_rgb_data[10]
.sym 71278 led_rgb_data[22]
.sym 71283 led_rgb_data[6]
.sym 71287 led_rgb_data[0]
.sym 71296 led_rgb_data[8]
.sym 71297 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 71298 CLK$SB_IO_IN_$glb_clk
.sym 71299 resetn_SB_LUT4_I3_O_$glb_sr
.sym 71300 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 71301 ws2812_inst.led_reg[4][16]
.sym 71302 ws2812_inst.led_reg[4][0]
.sym 71303 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 71304 ws2812_inst.led_reg[4][14]
.sym 71305 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 71306 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 71307 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 71312 led_rgb_data[14]
.sym 71316 $PACKER_GND_NET
.sym 71319 ws2812_inst.rgb_counter[2]
.sym 71324 $PACKER_VCC_NET
.sym 71326 led_rgb_data[21]
.sym 71327 led_rgb_data[0]
.sym 71328 led_rgb_data[0]
.sym 71329 ws2812_inst.led_counter[1]
.sym 71330 led_rgb_data[20]
.sym 71334 ws2812_inst.led_reg[1][0]
.sym 71344 led_rgb_data[14]
.sym 71346 ws2812_inst.led_counter[0]
.sym 71348 ws2812_inst.led_reg[5][14]
.sym 71350 ws2812_inst.led_counter[0]
.sym 71351 ws2812_inst.led_reg[2][0]
.sym 71352 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 71353 ws2812_inst.led_counter[1]
.sym 71354 ws2812_inst.led_reg[3][0]
.sym 71359 led_rgb_data[0]
.sym 71361 ws2812_inst.led_reg[4][14]
.sym 71366 led_rgb_data[16]
.sym 71387 ws2812_inst.led_counter[0]
.sym 71388 ws2812_inst.led_reg[4][14]
.sym 71389 ws2812_inst.led_reg[5][14]
.sym 71398 led_rgb_data[16]
.sym 71404 ws2812_inst.led_reg[2][0]
.sym 71405 ws2812_inst.led_counter[0]
.sym 71406 ws2812_inst.led_counter[1]
.sym 71407 ws2812_inst.led_reg[3][0]
.sym 71410 led_rgb_data[0]
.sym 71418 led_rgb_data[14]
.sym 71420 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 71421 CLK$SB_IO_IN_$glb_clk
.sym 71422 resetn_SB_LUT4_I3_O_$glb_sr
.sym 71423 ws2812_inst.led_reg[6][4]
.sym 71424 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 71425 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 71426 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 71427 ws2812_inst.led_reg[6][21]
.sym 71428 ws2812_inst.led_reg[6][8]
.sym 71429 ws2812_inst.led_reg[6][0]
.sym 71430 ws2812_inst.led_reg[6][20]
.sym 71435 ws2812_inst.led_counter[2]
.sym 71436 ws2812_inst.led_counter[0]
.sym 71442 led_rgb_data[14]
.sym 71443 ws2812_inst.led_counter[1]
.sym 71446 ws2812_inst.led_counter[0]
.sym 71448 ws2812_inst.rgb_counter[4]
.sym 71449 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 71450 ws2812_inst.led_counter[0]
.sym 71452 led_rgb_data[4]
.sym 71453 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 71455 led_rgb_data[4]
.sym 71458 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 71466 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 71467 led_rgb_data[20]
.sym 71468 ws2812_inst.led_reg[1][20]
.sym 71472 ws2812_inst.rgb_counter[4]
.sym 71473 ws2812_inst.led_counter[0]
.sym 71474 ws2812_inst.led_reg[0][20]
.sym 71475 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 71476 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 71477 led_rgb_data[4]
.sym 71478 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 71480 ws2812_inst.led_reg[6][4]
.sym 71481 ws2812_inst.led_reg[2][20]
.sym 71483 ws2812_inst.led_counter[2]
.sym 71487 led_rgb_data[0]
.sym 71488 ws2812_inst.led_reg[3][4]
.sym 71489 ws2812_inst.led_counter[1]
.sym 71491 ws2812_inst.led_reg[3][20]
.sym 71495 ws2812_inst.led_reg[2][4]
.sym 71499 led_rgb_data[4]
.sym 71504 ws2812_inst.led_counter[0]
.sym 71505 ws2812_inst.led_reg[2][20]
.sym 71506 ws2812_inst.led_reg[3][20]
.sym 71509 ws2812_inst.led_reg[6][4]
.sym 71510 ws2812_inst.led_counter[2]
.sym 71511 ws2812_inst.led_counter[1]
.sym 71512 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 71517 led_rgb_data[20]
.sym 71521 ws2812_inst.led_counter[0]
.sym 71522 ws2812_inst.led_reg[0][20]
.sym 71523 ws2812_inst.led_reg[1][20]
.sym 71524 ws2812_inst.led_counter[2]
.sym 71527 led_rgb_data[0]
.sym 71533 ws2812_inst.led_reg[2][4]
.sym 71535 ws2812_inst.led_counter[0]
.sym 71536 ws2812_inst.led_reg[3][4]
.sym 71539 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 71540 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 71541 ws2812_inst.rgb_counter[4]
.sym 71542 ws2812_inst.led_counter[1]
.sym 71543 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 71544 CLK$SB_IO_IN_$glb_clk
.sym 71545 resetn_SB_LUT4_I3_O_$glb_sr
.sym 71546 ws2812_inst.led_reg[3][21]
.sym 71548 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 71549 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 71550 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 71551 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 71552 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 71553 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 71561 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 71569 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 71587 ws2812_inst.led_reg[2][21]
.sym 71588 ws2812_inst.led_reg[0][21]
.sym 71589 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 71590 ws2812_inst.led_counter[2]
.sym 71596 ws2812_inst.led_reg[4][4]
.sym 71598 ws2812_inst.led_reg[2][5]
.sym 71599 ws2812_inst.led_counter[1]
.sym 71601 ws2812_inst.led_reg[5][4]
.sym 71602 ws2812_inst.led_reg[5][20]
.sym 71603 ws2812_inst.led_reg[3][5]
.sym 71605 ws2812_inst.led_reg[1][5]
.sym 71607 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 71608 ws2812_inst.rgb_counter[4]
.sym 71609 led_rgb_data[20]
.sym 71610 ws2812_inst.led_counter[0]
.sym 71612 ws2812_inst.led_reg[0][5]
.sym 71613 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 71614 ws2812_inst.led_counter[0]
.sym 71615 led_rgb_data[4]
.sym 71616 ws2812_inst.led_reg[4][20]
.sym 71617 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 71618 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 71620 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 71621 ws2812_inst.rgb_counter[4]
.sym 71622 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 71623 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 71628 led_rgb_data[4]
.sym 71632 ws2812_inst.led_reg[4][20]
.sym 71633 ws2812_inst.led_counter[2]
.sym 71634 ws2812_inst.led_reg[5][20]
.sym 71635 ws2812_inst.led_counter[0]
.sym 71638 ws2812_inst.led_reg[5][4]
.sym 71640 ws2812_inst.led_counter[0]
.sym 71641 ws2812_inst.led_reg[4][4]
.sym 71644 ws2812_inst.led_reg[2][21]
.sym 71645 ws2812_inst.led_reg[0][21]
.sym 71646 ws2812_inst.led_counter[0]
.sym 71647 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 71653 led_rgb_data[20]
.sym 71656 ws2812_inst.led_reg[2][5]
.sym 71657 ws2812_inst.led_counter[0]
.sym 71658 ws2812_inst.led_reg[3][5]
.sym 71659 ws2812_inst.led_counter[1]
.sym 71662 ws2812_inst.led_counter[1]
.sym 71663 ws2812_inst.led_reg[0][5]
.sym 71664 ws2812_inst.led_counter[0]
.sym 71665 ws2812_inst.led_reg[1][5]
.sym 71666 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 71667 CLK$SB_IO_IN_$glb_clk
.sym 71668 resetn_SB_LUT4_I3_O_$glb_sr
.sym 71674 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 71675 ws2812_inst.led_reg[6][5]
.sym 71683 ws2812_inst.led_reg[1][21]
.sym 71722 led_rgb_data[4]
.sym 71728 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 71739 led_rgb_data[20]
.sym 71782 led_rgb_data[4]
.sym 71786 led_rgb_data[20]
.sym 71789 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 71790 CLK$SB_IO_IN_$glb_clk
.sym 71791 resetn_SB_LUT4_I3_O_$glb_sr
.sym 71801 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 71867 flash_io2_do
.sym 71869 flash_io2_oe
.sym 71877 flash_io2_oe
.sym 71878 flash_io2_do
.sym 71914 iomem_wdata[28]
.sym 71922 flash_io2_di
.sym 71935 soc.spimemio.config_clk
.sym 71937 soc.spimemio.xfer_io2_90_SB_DFFNSR_Q_D
.sym 71939 soc.spimemio.xfer_io3_90
.sym 71940 flash_io2_do_SB_LUT4_O_I2
.sym 71941 soc.spimemio.config_do[3]
.sym 71942 soc.spimemio.config_do[2]
.sym 71944 soc.spimemio.xfer_io3_90_SB_DFFNSR_Q_D
.sym 71947 soc.spimemio_cfgreg_do[31]
.sym 71949 soc.spimemio.xfer_clk
.sym 71954 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 71958 soc.spimemio.xfer_io2_90
.sym 71959 flash_io3_do_SB_LUT4_O_I2
.sym 71961 soc.spimemio_cfgreg_do[22]
.sym 71968 soc.spimemio.xfer_io2_90_SB_DFFNSR_Q_D
.sym 71973 soc.spimemio.xfer_io3_90
.sym 71974 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 71975 soc.spimemio.xfer_io3_90_SB_DFFNSR_Q_D
.sym 71976 soc.spimemio_cfgreg_do[22]
.sym 71979 flash_io2_do_SB_LUT4_O_I2
.sym 71981 soc.spimemio_cfgreg_do[31]
.sym 71982 soc.spimemio.config_do[2]
.sym 71986 soc.spimemio_cfgreg_do[31]
.sym 71987 soc.spimemio.config_do[3]
.sym 71988 flash_io3_do_SB_LUT4_O_I2
.sym 71997 soc.spimemio.xfer_io3_90_SB_DFFNSR_Q_D
.sym 72003 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 72004 soc.spimemio.xfer_io2_90_SB_DFFNSR_Q_D
.sym 72005 soc.spimemio_cfgreg_do[22]
.sym 72006 soc.spimemio.xfer_io2_90
.sym 72009 soc.spimemio.config_clk
.sym 72010 soc.spimemio_cfgreg_do[31]
.sym 72012 soc.spimemio.xfer_clk
.sym 72014 CLK$SB_IO_IN_$glb_clk
.sym 72015 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 72016 flash_io3_di
.sym 72031 soc.simpleuart_reg_div_do[29]
.sym 72034 soc.ram_ready
.sym 72040 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 72041 soc.ram_ready
.sym 72043 $PACKER_VCC_NET
.sym 72052 flash_io3_di
.sym 72055 soc.spimemio_cfgreg_do[22]
.sym 72062 iomem_wdata[10]
.sym 72064 soc.spimemio.xfer_io2_90_SB_DFFNSR_Q_D
.sym 72065 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 72068 soc.spimemio.din_rd
.sym 72070 flash_io3_oe
.sym 72074 soc.spimemio.xfer.xfer_qspi
.sym 72077 soc.spimemio.xfer.xfer_ddr
.sym 72079 flash_io3_di
.sym 72083 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 72086 flash_io0_oe_SB_LUT4_O_I2
.sym 72098 soc.spimemio.xfer.xfer_qspi
.sym 72099 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 72105 soc.spimemio.config_oe[2]
.sym 72106 soc.spimemio.xfer.xfer_rd_SB_LUT4_I3_O
.sym 72108 flash_io3_oe_SB_LUT4_O_I0
.sym 72109 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 72110 soc.spimemio.config_oe[3]
.sym 72112 soc.spimemio_cfgreg_do[31]
.sym 72117 iomem_wdata[10]
.sym 72120 iomem_wdata[11]
.sym 72122 flash_io2_oe_SB_LUT4_O_I0
.sym 72130 iomem_wdata[10]
.sym 72137 soc.spimemio_cfgreg_do[31]
.sym 72138 soc.spimemio.config_oe[2]
.sym 72142 soc.spimemio.xfer.xfer_rd_SB_LUT4_I3_O
.sym 72143 soc.spimemio.xfer.xfer_qspi
.sym 72144 flash_io3_oe_SB_LUT4_O_I0
.sym 72145 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 72149 soc.spimemio.config_oe[3]
.sym 72151 soc.spimemio_cfgreg_do[31]
.sym 72160 iomem_wdata[11]
.sym 72166 flash_io2_oe_SB_LUT4_O_I0
.sym 72167 soc.spimemio.xfer.xfer_qspi
.sym 72168 soc.spimemio.xfer.xfer_rd_SB_LUT4_I3_O
.sym 72169 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 72176 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 72177 CLK$SB_IO_IN_$glb_clk
.sym 72178 resetn_SB_LUT4_I3_O_$glb_sr
.sym 72195 soc.spimemio.xfer_io3_90_SB_DFFNSR_Q_D
.sym 72198 iomem_wdata[28]
.sym 72199 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 72205 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 72206 iomem_wdata[11]
.sym 72209 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 72211 soc.cpu.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 72212 flash_io0_oe
.sym 72223 flash_io1_oe_SB_LUT4_O_I3
.sym 72224 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 72225 flash_io1_oe_SB_LUT4_O_I0
.sym 72231 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 72232 soc.spimemio.xfer.xfer_rd
.sym 72234 soc.spimemio.din_rd
.sym 72235 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 72237 soc.spimemio.xfer.xfer_rd_SB_LUT4_I3_O
.sym 72243 soc.spimemio.xfer.xfer_ddr
.sym 72245 soc.spimemio.xfer.xfer_rd_SB_LUT4_I3_O
.sym 72249 soc.spimemio_cfgreg_do[31]
.sym 72259 soc.spimemio.xfer.xfer_rd
.sym 72260 soc.spimemio_cfgreg_do[31]
.sym 72266 flash_io1_oe_SB_LUT4_O_I3
.sym 72267 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 72268 soc.spimemio.xfer.xfer_rd_SB_LUT4_I3_O
.sym 72272 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 72274 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 72278 soc.spimemio.din_rd
.sym 72283 flash_io1_oe_SB_LUT4_O_I0
.sym 72284 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 72285 flash_io1_oe_SB_LUT4_O_I3
.sym 72286 soc.spimemio.xfer.xfer_rd_SB_LUT4_I3_O
.sym 72295 soc.spimemio.xfer.xfer_ddr
.sym 72297 flash_io1_oe_SB_LUT4_O_I3
.sym 72299 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 72300 CLK$SB_IO_IN_$glb_clk
.sym 72301 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 72314 soc.memory.cs_0
.sym 72315 soc.spimemio.din_data[3]
.sym 72318 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 72319 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 72320 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 72321 soc.spimemio.din_data[1]
.sym 72322 flash_io0_oe_SB_LUT4_O_I2
.sym 72323 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 72333 resetn
.sym 72335 flash_io3_di
.sym 72337 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 72343 iomem_wstrb[1]
.sym 72345 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 72346 flash_io0_oe_SB_LUT4_O_I2
.sym 72349 soc.spimemio.config_oe[0]
.sym 72350 soc.spimemio.xfer.xfer_dspi
.sym 72351 soc.spimemio.xfer.xfer_qspi
.sym 72353 flash_io0_oe_SB_LUT4_O_I1
.sym 72357 resetn
.sym 72358 soc.spimemio.config_oe[1]
.sym 72359 soc.spimemio_cfgreg_do[31]
.sym 72362 flash_io0_oe_SB_LUT4_I3_I2
.sym 72367 soc.spimemio_cfgreg_do[31]
.sym 72371 iomem_wdata[8]
.sym 72373 iomem_wdata[9]
.sym 72388 soc.spimemio_cfgreg_do[31]
.sym 72389 flash_io0_oe_SB_LUT4_O_I2
.sym 72390 soc.spimemio.config_oe[0]
.sym 72391 flash_io0_oe_SB_LUT4_O_I1
.sym 72394 soc.spimemio.xfer.xfer_qspi
.sym 72396 soc.spimemio.xfer.xfer_dspi
.sym 72400 iomem_wstrb[1]
.sym 72401 flash_io0_oe_SB_LUT4_I3_I2
.sym 72403 resetn
.sym 72407 soc.spimemio.config_oe[1]
.sym 72408 soc.spimemio_cfgreg_do[31]
.sym 72413 iomem_wdata[8]
.sym 72420 iomem_wdata[9]
.sym 72422 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 72423 CLK$SB_IO_IN_$glb_clk
.sym 72424 resetn_SB_LUT4_I3_O_$glb_sr
.sym 72441 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 72442 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 72443 flash_io0_oe
.sym 72447 iomem_wstrb[1]
.sym 72448 iomem_wstrb[0]
.sym 72454 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 72456 soc.spimemio.din_rd
.sym 72457 iomem_wdata[8]
.sym 72467 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 72472 soc.spimemio.xfer.xfer_ddr
.sym 72475 soc.spimemio.xfer_clk
.sym 72477 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 72479 soc.spimemio_cfgreg_do[31]
.sym 72480 soc.spimemio.xfer_csb
.sym 72490 flash_io2_di
.sym 72492 soc.spimemio.xfer.xfer_qspi
.sym 72494 soc.spimemio.config_csb
.sym 72499 soc.spimemio.xfer_clk
.sym 72500 soc.spimemio.xfer.xfer_qspi
.sym 72501 soc.spimemio.xfer.xfer_ddr
.sym 72502 flash_io2_di
.sym 72536 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 72541 soc.spimemio.config_csb
.sym 72543 soc.spimemio.xfer_csb
.sym 72544 soc.spimemio_cfgreg_do[31]
.sym 72545 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 72546 CLK$SB_IO_IN_$glb_clk
.sym 72558 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 72560 flash_io2_di_SB_LUT4_I0_O
.sym 72561 soc.spimemio.xfer_clk
.sym 72564 soc.spimemio.dout_data[3]
.sym 72568 soc.spimemio.xfer.xfer_ddr
.sym 72571 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 72574 soc.ram_ready
.sym 72578 soc.spimemio.xfer.xfer_qspi
.sym 72594 soc.simpleuart_reg_div_do[21]
.sym 72597 soc.simpleuart_reg_div_do[19]
.sym 72623 soc.simpleuart_reg_div_do[19]
.sym 72630 soc.simpleuart_reg_div_do[21]
.sym 72686 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 72693 soc.spimemio.dout_data[6]
.sym 72698 iomem_wdata[11]
.sym 72702 soc.simpleuart_reg_div_do[19]
.sym 72703 soc.cpu.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 72704 soc.spimemio.rd_inc
.sym 72705 soc.spimemio.rd_valid_SB_LUT4_I2_I1
.sym 72712 iomem_wstrb[2]
.sym 72714 soc.spimemio.rd_addr_SB_DFFE_Q_23_E
.sym 72715 soc.spimemio.rd_inc
.sym 72718 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 72719 iomem_wstrb[3]
.sym 72724 iomem_wstrb[0]
.sym 72727 iomem_wstrb[1]
.sym 72737 iomem_addr[0]
.sym 72740 soc.simpleuart_reg_div_do[29]
.sym 72741 iomem_addr[1]
.sym 72747 iomem_addr[0]
.sym 72751 soc.simpleuart_reg_div_do[29]
.sym 72757 iomem_wstrb[1]
.sym 72758 iomem_wstrb[3]
.sym 72759 iomem_wstrb[2]
.sym 72760 iomem_wstrb[0]
.sym 72766 iomem_addr[1]
.sym 72769 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 72772 soc.spimemio.rd_inc
.sym 72791 soc.spimemio.rd_addr_SB_DFFE_Q_23_E
.sym 72792 CLK$SB_IO_IN_$glb_clk
.sym 72806 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 72810 soc.spimemio.rd_addr_SB_DFFE_Q_23_E
.sym 72812 soc.spimemio.dout_tag[2]
.sym 72813 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 72819 soc.simpleuart_reg_div_do[31]
.sym 72821 soc.spimemio.dout_data[0]
.sym 72823 soc.simpleuart_reg_div_do[25]
.sym 72826 soc.spimemio.rd_valid_SB_LUT4_I2_1_I0
.sym 72827 flash_io3_di
.sym 72829 resetn
.sym 72837 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 72840 flash_io0_oe_SB_LUT4_I3_I1
.sym 72841 soc.ram_ready
.sym 72842 soc.spimemio.dout_data[2]
.sym 72843 soc.spimemio.rd_addr[0]
.sym 72845 soc.spimemio.dout_data[0]
.sym 72846 soc.spimemio.rd_addr[1]
.sym 72847 flash_io0_oe
.sym 72850 flash_io0_oe_SB_LUT4_I3_I2
.sym 72852 iomem_addr[1]
.sym 72864 iomem_addr[0]
.sym 72874 iomem_addr[1]
.sym 72875 soc.spimemio.rd_addr[1]
.sym 72876 soc.spimemio.rd_addr[0]
.sym 72877 iomem_addr[0]
.sym 72883 soc.spimemio.dout_data[2]
.sym 72898 flash_io0_oe
.sym 72899 soc.ram_ready
.sym 72900 flash_io0_oe_SB_LUT4_I3_I1
.sym 72901 flash_io0_oe_SB_LUT4_I3_I2
.sym 72907 soc.spimemio.dout_data[0]
.sym 72914 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 72915 CLK$SB_IO_IN_$glb_clk
.sym 72928 soc.cpu.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 72933 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 72937 soc.ram_ready
.sym 72941 soc.simpleuart_reg_div_do[24]
.sym 72946 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 72947 soc.simpleuart_reg_div_do[28]
.sym 72948 iomem_wdata[8]
.sym 72950 iomem_addr[0]
.sym 72951 soc.simpleuart_reg_div_do[26]
.sym 72952 soc.spimemio.rd_addr[20]
.sym 72958 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 72962 iomem_addr[23]
.sym 72963 soc.spimemio.rd_valid_SB_LUT4_I2_I1_SB_LUT4_I0_I3
.sym 72964 soc.spimemio.rd_valid_SB_LUT4_I2_1_I3
.sym 72965 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 72967 iomem_addr[13]
.sym 72968 soc.spimemio.rd_addr[12]
.sym 72969 iomem_addr[12]
.sym 72970 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_I3
.sym 72972 soc.spimemio.buffer[8]
.sym 72973 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_I0
.sym 72974 soc.spimemio.rd_inc
.sym 72977 soc.spimemio.rd_addr[23]
.sym 72978 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1
.sym 72979 soc.spimemio.rd_valid
.sym 72980 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_I1
.sym 72981 soc.spimemio.rd_valid_SB_LUT4_I2_1_O
.sym 72982 iomem_addr[7]
.sym 72984 iomem_addr[2]
.sym 72986 soc.spimemio.rd_valid_SB_LUT4_I2_1_I0
.sym 72987 soc.spimemio.rd_valid_SB_LUT4_I2_I1
.sym 72988 soc.spimemio.rd_addr[13]
.sym 72991 soc.spimemio.rd_inc
.sym 72993 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 72994 iomem_addr[2]
.sym 72997 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_I3
.sym 72998 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_I0
.sym 72999 soc.spimemio.rd_valid_SB_LUT4_I2_1_O
.sym 73000 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_I1
.sym 73004 soc.spimemio.buffer[8]
.sym 73009 iomem_addr[7]
.sym 73010 soc.spimemio.rd_inc
.sym 73011 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 73015 iomem_addr[12]
.sym 73016 soc.spimemio.rd_addr[23]
.sym 73017 iomem_addr[23]
.sym 73018 soc.spimemio.rd_addr[12]
.sym 73021 iomem_addr[2]
.sym 73022 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 73027 iomem_addr[13]
.sym 73028 soc.spimemio.rd_valid_SB_LUT4_I2_I1_SB_LUT4_I0_I3
.sym 73029 soc.spimemio.rd_valid_SB_LUT4_I2_I1
.sym 73030 soc.spimemio.rd_addr[13]
.sym 73033 soc.spimemio.rd_valid_SB_LUT4_I2_1_I0
.sym 73034 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1
.sym 73035 soc.spimemio.rd_valid
.sym 73036 soc.spimemio.rd_valid_SB_LUT4_I2_1_I3
.sym 73037 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 73038 CLK$SB_IO_IN_$glb_clk
.sym 73052 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 73054 soc.spimemio.rd_addr[12]
.sym 73056 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 73057 $PACKER_VCC_NET
.sym 73058 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_I3
.sym 73059 soc.spimemio.dout_data[7]
.sym 73060 soc.spimemio.rd_addr[7]
.sym 73061 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 73063 soc.spimemio.buffer[10]
.sym 73064 soc.cpu.mem_rdata_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 73065 soc.spimemio.rd_valid
.sym 73068 soc.spimemio.dout_data[1]
.sym 73069 soc.spimemio.rd_addr[19]
.sym 73070 soc.ram_ready
.sym 73071 soc.spimemio.rd_valid_SB_LUT4_I2_I1
.sym 73072 soc.spimemio.rd_addr[10]
.sym 73074 $PACKER_VCC_NET
.sym 73075 iomem_addr[19]
.sym 73081 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 73082 soc.spimemio.rd_addr[16]
.sym 73083 iomem_addr[20]
.sym 73084 soc.spimemio.rd_addr[7]
.sym 73085 soc.spimemio.rd_addr[9]
.sym 73086 iomem_addr[9]
.sym 73087 iomem_addr[22]
.sym 73088 soc.spimemio.rd_addr[18]
.sym 73090 soc.cpu.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 73091 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 73093 soc.spimemio.rd_inc
.sym 73094 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 73095 iomem_addr[18]
.sym 73096 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 73097 iomem_addr[16]
.sym 73100 soc.spimemio.rd_addr[20]
.sym 73102 soc.cpu.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 73103 iomem_addr[7]
.sym 73105 iomem_addr[10]
.sym 73106 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 73109 soc.spimemio.rd_addr[22]
.sym 73111 soc.ram_ready
.sym 73114 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 73115 iomem_addr[10]
.sym 73117 soc.spimemio.rd_inc
.sym 73120 iomem_addr[9]
.sym 73121 soc.spimemio.rd_addr[9]
.sym 73122 soc.spimemio.rd_addr[16]
.sym 73123 iomem_addr[16]
.sym 73126 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 73127 soc.cpu.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 73128 soc.cpu.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 73129 soc.ram_ready
.sym 73132 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 73134 soc.spimemio.rd_inc
.sym 73135 iomem_addr[20]
.sym 73138 iomem_addr[22]
.sym 73139 soc.spimemio.rd_inc
.sym 73140 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 73146 soc.spimemio.rd_addr[7]
.sym 73147 iomem_addr[7]
.sym 73150 iomem_addr[22]
.sym 73151 soc.spimemio.rd_addr[20]
.sym 73152 iomem_addr[20]
.sym 73153 soc.spimemio.rd_addr[22]
.sym 73156 iomem_addr[18]
.sym 73157 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 73158 soc.spimemio.rd_addr[18]
.sym 73160 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 73161 CLK$SB_IO_IN_$glb_clk
.sym 73176 flash_io0_oe_SB_LUT4_I3_I2
.sym 73177 iomem_addr[20]
.sym 73181 soc.spimemio.rd_inc
.sym 73182 iomem_addr[9]
.sym 73184 soc.spimemio.rd_addr[18]
.sym 73185 soc.spimemio.rd_addr[22]
.sym 73187 iomem_addr[21]
.sym 73188 soc.cpu.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 73189 iomem_addr[23]
.sym 73191 iomem_addr[10]
.sym 73192 iomem_addr[12]
.sym 73193 soc.spimemio.rd_addr[12]
.sym 73194 soc.simpleuart_reg_div_do[19]
.sym 73195 soc.spimemio.rd_inc
.sym 73196 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 73197 iomem_wdata[11]
.sym 73198 iomem_addr[21]
.sym 73204 soc.spimemio.rd_valid_SB_LUT4_I2_1_I0_SB_LUT4_I0_O
.sym 73205 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 73207 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 73208 soc.spimemio.rd_addr[22]
.sym 73209 soc.spimemio.rd_valid_SB_LUT4_I2_I1_SB_LUT4_I0_I3
.sym 73211 iomem_addr[22]
.sym 73212 soc.spimemio.rd_addr[10]
.sym 73213 iomem_addr[21]
.sym 73215 soc.spimemio.rd_addr[20]
.sym 73216 soc.spimemio.rd_addr[22]
.sym 73217 iomem_addr[10]
.sym 73218 soc.spimemio.rd_addr[21]
.sym 73219 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 73220 soc.spimemio.rd_addr[19]
.sym 73221 soc.spimemio.rd_inc
.sym 73222 iomem_addr[17]
.sym 73224 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 73225 iomem_addr[19]
.sym 73227 iomem_addr[20]
.sym 73228 soc.spimemio.rd_addr[17]
.sym 73230 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 73231 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 73233 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 73235 iomem_addr[20]
.sym 73237 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 73238 iomem_addr[19]
.sym 73240 soc.spimemio.rd_inc
.sym 73243 soc.spimemio.rd_addr[21]
.sym 73244 soc.spimemio.rd_addr[20]
.sym 73245 iomem_addr[20]
.sym 73246 iomem_addr[21]
.sym 73249 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 73250 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 73251 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 73255 soc.spimemio.rd_addr[17]
.sym 73256 soc.spimemio.rd_addr[22]
.sym 73257 iomem_addr[22]
.sym 73258 iomem_addr[17]
.sym 73261 soc.spimemio.rd_addr[19]
.sym 73262 iomem_addr[19]
.sym 73263 iomem_addr[10]
.sym 73264 soc.spimemio.rd_addr[10]
.sym 73267 soc.spimemio.rd_addr[22]
.sym 73268 soc.spimemio.rd_addr[20]
.sym 73269 iomem_addr[22]
.sym 73270 iomem_addr[20]
.sym 73273 iomem_addr[21]
.sym 73274 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 73276 soc.spimemio.rd_inc
.sym 73279 soc.spimemio.rd_valid_SB_LUT4_I2_I1_SB_LUT4_I0_I3
.sym 73280 soc.spimemio.rd_valid_SB_LUT4_I2_1_I0_SB_LUT4_I0_O
.sym 73281 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 73282 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 73283 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 73284 CLK$SB_IO_IN_$glb_clk
.sym 73296 iomem_wdata[28]
.sym 73297 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 73298 soc.spimemio.rd_addr[19]
.sym 73299 iomem_addr[2]
.sym 73300 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 73301 soc.spimemio.valid
.sym 73303 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 73304 soc.spimemio.rd_addr[16]
.sym 73305 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 73307 iomem_addr[22]
.sym 73308 soc.spimemio.rd_valid_SB_LUT4_I2_1_I0_SB_LUT4_I0_O
.sym 73310 iomem_wdata[30]
.sym 73311 soc.simpleuart_reg_div_do[31]
.sym 73313 resetn
.sym 73314 soc.spimemio.rd_addr[17]
.sym 73317 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 73318 iomem_wdata[31]
.sym 73319 soc.simpleuart_reg_div_do[25]
.sym 73320 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 73329 iomem_addr[11]
.sym 73333 soc.spimemio.rd_addr[21]
.sym 73335 soc.spimemio.rd_addr[19]
.sym 73336 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 73339 soc.spimemio.rd_addr[23]
.sym 73340 soc.spimemio.rd_addr[17]
.sym 73341 soc.spimemio.rd_addr[11]
.sym 73343 iomem_addr[19]
.sym 73345 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 73349 iomem_addr[23]
.sym 73350 iomem_addr[17]
.sym 73351 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 73352 iomem_addr[12]
.sym 73353 soc.spimemio.rd_addr[12]
.sym 73355 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 73357 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 73358 iomem_addr[21]
.sym 73367 iomem_addr[21]
.sym 73369 soc.spimemio.rd_addr[21]
.sym 73372 iomem_addr[23]
.sym 73373 soc.spimemio.rd_addr[23]
.sym 73374 iomem_addr[19]
.sym 73375 soc.spimemio.rd_addr[19]
.sym 73378 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 73384 soc.spimemio.rd_addr[17]
.sym 73385 iomem_addr[17]
.sym 73386 iomem_addr[12]
.sym 73387 soc.spimemio.rd_addr[12]
.sym 73396 iomem_addr[11]
.sym 73399 soc.spimemio.rd_addr[11]
.sym 73402 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 73403 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 73404 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 73405 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 73407 CLK$SB_IO_IN_$glb_clk
.sym 73422 iomem_addr[17]
.sym 73423 iomem_wstrb[3]
.sym 73424 iomem_wdata[23]
.sym 73426 iomem_addr[16]
.sym 73428 iomem_wdata[20]
.sym 73429 soc.spimemio.rd_addr[11]
.sym 73431 iomem_addr[16]
.sym 73433 soc.simpleuart_reg_div_do[24]
.sym 73436 soc.ram_ready
.sym 73437 soc.simpleuart_reg_div_do[31]
.sym 73438 soc.simpleuart_reg_div_do[28]
.sym 73439 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 73440 iomem_wdata[8]
.sym 73441 iomem_wdata[24]
.sym 73443 soc.simpleuart_reg_div_do[26]
.sym 73451 soc.simpleuart_reg_div_do[26]
.sym 73452 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 73460 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 73461 soc.ram_ready
.sym 73466 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 73467 iomem_wdata[24]
.sym 73470 iomem_wdata[30]
.sym 73471 iomem_wdata[29]
.sym 73475 iomem_wdata[25]
.sym 73478 iomem_wdata[31]
.sym 73479 iomem_wdata[26]
.sym 73486 iomem_wdata[29]
.sym 73492 iomem_wdata[26]
.sym 73497 iomem_wdata[25]
.sym 73504 iomem_wdata[30]
.sym 73510 iomem_wdata[24]
.sym 73522 iomem_wdata[31]
.sym 73525 soc.simpleuart_reg_div_do[26]
.sym 73526 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 73527 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 73528 soc.ram_ready
.sym 73529 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 73530 CLK$SB_IO_IN_$glb_clk
.sym 73531 resetn_SB_LUT4_I3_O_$glb_sr
.sym 73544 soc.mem_valid
.sym 73548 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 73549 soc.spimemio.valid
.sym 73550 soc.simpleuart_reg_div_do[25]
.sym 73551 iomem_wdata[2]
.sym 73552 iomem_addr[7]
.sym 73553 iomem_addr[11]
.sym 73554 iomem_ready_SB_LUT4_I1_O
.sym 73555 $PACKER_VCC_NET
.sym 73556 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 73558 $PACKER_VCC_NET
.sym 73560 soc.spimemio.dout_data[1]
.sym 73564 soc.cpu.mem_rdata_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 73565 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 73566 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 73567 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 73575 soc.cpu.mem_rdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 73578 flash_csb_SB_LUT4_I1_I3
.sym 73579 soc.ram_ready
.sym 73581 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 73582 soc.spimemio_cfgreg_do[31]
.sym 73583 resetn
.sym 73584 iomem_wdata[28]
.sym 73586 soc.simpleuart_reg_div_do[27]
.sym 73587 soc.simpleuart_reg_div_do[31]
.sym 73588 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 73591 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 73592 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 73596 soc.mem_valid
.sym 73597 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 73600 iomem_wstrb[3]
.sym 73601 iomem_wdata[27]
.sym 73602 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 73604 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 73608 iomem_wdata[28]
.sym 73612 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 73613 soc.simpleuart_reg_div_do[27]
.sym 73614 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 73615 soc.ram_ready
.sym 73618 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 73619 soc.mem_valid
.sym 73620 soc.spimemio_cfgreg_do[31]
.sym 73621 flash_csb_SB_LUT4_I1_I3
.sym 73632 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 73633 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 73636 iomem_wdata[27]
.sym 73642 iomem_wstrb[3]
.sym 73643 resetn
.sym 73645 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 73648 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 73649 soc.cpu.mem_rdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 73650 soc.simpleuart_reg_div_do[31]
.sym 73651 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 73652 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 73653 CLK$SB_IO_IN_$glb_clk
.sym 73654 resetn_SB_LUT4_I3_O_$glb_sr
.sym 73666 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 73668 soc.spimemio_cfgreg_do[31]
.sym 73671 iomem_wstrb[2]
.sym 73681 iomem_wdata[11]
.sym 73682 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 73684 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 73686 soc.cpu.mem_do_wdata
.sym 73687 iomem_wdata[27]
.sym 73689 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 73696 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 73698 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 73699 soc.ram_ready
.sym 73702 soc.spimemio.dout_data[3]
.sym 73704 soc.simpleuart_reg_div_do[28]
.sym 73705 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 73707 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 73710 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 73711 soc.cpu.mem_rdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 73712 soc.spimemio.buffer[12]
.sym 73720 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 73724 soc.cpu.mem_rdata_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 73727 soc.spimem_rdata[27]
.sym 73729 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 73730 soc.simpleuart_reg_div_do[28]
.sym 73731 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 73732 soc.ram_ready
.sym 73743 soc.spimemio.buffer[12]
.sym 73753 soc.cpu.mem_rdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 73754 soc.ram_ready
.sym 73755 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 73756 soc.cpu.mem_rdata_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 73759 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 73760 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 73761 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 73762 soc.spimem_rdata[27]
.sym 73772 soc.spimemio.dout_data[3]
.sym 73775 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 73776 CLK$SB_IO_IN_$glb_clk
.sym 73794 soc.mem_valid
.sym 73799 soc.mem_valid
.sym 73800 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 73802 iomem_wdata[31]
.sym 73805 iomem_ready_SB_DFFESS_Q_D
.sym 73806 soc.cpu.trap
.sym 73807 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 73808 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 73810 iomem_ready_SB_LUT4_I1_O
.sym 73813 soc.cpu.trap_SB_LUT4_I3_1_O
.sym 73819 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 73821 iomem_ready_SB_DFFESS_Q_D
.sym 73823 soc.spimemio.dout_data[7]
.sym 73824 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 73828 soc.spimem_rdata[31]
.sym 73829 soc.cpu.mem_do_rdata
.sym 73831 soc.spimemio.buffer[15]
.sym 73833 resetn
.sym 73835 soc.spimemio.dout_data[4]
.sym 73841 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 73845 soc.cpu.mem_do_rinst
.sym 73846 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 73847 soc.spimem_rdata[28]
.sym 73853 soc.cpu.mem_do_rdata
.sym 73855 soc.cpu.mem_do_rinst
.sym 73861 soc.spimemio.dout_data[7]
.sym 73870 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 73871 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 73872 soc.spimem_rdata[28]
.sym 73873 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 73876 soc.spimemio.dout_data[4]
.sym 73884 soc.spimemio.buffer[15]
.sym 73888 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 73890 soc.spimem_rdata[31]
.sym 73894 resetn
.sym 73895 iomem_ready_SB_DFFESS_Q_D
.sym 73898 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 73899 CLK$SB_IO_IN_$glb_clk
.sym 73911 led_rgb_data[0]
.sym 73913 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 73917 soc.mem_rdata[22]
.sym 73920 iomem_wstrb[0]
.sym 73924 iomem_wstrb[2]
.sym 73927 iomem_wdata[8]
.sym 73933 iomem_wdata[24]
.sym 73934 iomem_ready_SB_LUT4_I1_O
.sym 73936 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 73946 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 73948 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 73949 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 73950 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 73951 iomem_ready_SB_LUT4_I1_O
.sym 73953 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 73956 soc.cpu.mem_do_wdata
.sym 73957 soc.cpu.mem_do_rinst
.sym 73965 iomem_ready_SB_DFFESS_Q_D
.sym 73969 resetn
.sym 73976 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 73977 soc.cpu.mem_do_rinst
.sym 74001 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 74002 soc.cpu.mem_do_wdata
.sym 74007 iomem_ready_SB_DFFESS_Q_D
.sym 74011 resetn
.sym 74012 iomem_ready_SB_DFFESS_Q_D
.sym 74014 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 74018 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 74020 iomem_ready_SB_LUT4_I1_O
.sym 74021 resetn
.sym 74022 CLK$SB_IO_IN_$glb_clk
.sym 74023 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 74036 soc.mem_rdata[20]
.sym 74039 iomem_ready_SB_LUT4_I1_O
.sym 74042 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 74044 resetn
.sym 74045 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 74046 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 74047 gpio[21]
.sym 74048 soc.spimemio.dout_data[1]
.sym 74049 $PACKER_VCC_NET
.sym 74051 led_rgb_data[8]
.sym 74052 gpio[31]
.sym 74056 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 74057 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 74066 LED_G$SB_IO_OUT
.sym 74070 gpio[31]
.sym 74072 soc.cpu.clear_prefetched_high_word
.sym 74076 soc.cpu.mem_state[0]
.sym 74080 iomem_rdata[29]
.sym 74081 soc.cpu.mem_state[1]
.sym 74082 iomem_ready_SB_LUT4_I1_O
.sym 74089 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 74090 gpio[29]
.sym 74092 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 74093 iomem_rdata[9]
.sym 74094 iomem_ready_SB_LUT4_I1_O
.sym 74098 soc.cpu.mem_state[0]
.sym 74100 soc.cpu.mem_state[1]
.sym 74106 iomem_ready_SB_LUT4_I1_O
.sym 74107 iomem_rdata[29]
.sym 74111 iomem_rdata[9]
.sym 74112 iomem_ready_SB_LUT4_I1_O
.sym 74116 gpio[31]
.sym 74123 LED_G$SB_IO_OUT
.sym 74128 soc.cpu.clear_prefetched_high_word
.sym 74130 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 74134 soc.cpu.mem_state[1]
.sym 74136 soc.cpu.mem_state[0]
.sym 74143 gpio[29]
.sym 74144 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 74145 CLK$SB_IO_IN_$glb_clk
.sym 74146 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 74157 led_rgb_data[5]
.sym 74159 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 74162 soc.cpu.mem_state[0]
.sym 74163 led_rgb_data[18]
.sym 74167 soc.mem_rdata[19]
.sym 74168 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 74171 iomem_wdata[21]
.sym 74172 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 74173 iomem_wdata[11]
.sym 74175 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 74179 iomem_wdata[27]
.sym 74182 soc.cpu.mem_xfer
.sym 74190 soc.cpu.clear_prefetched_high_word
.sym 74191 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 74194 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 74199 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 74200 soc.spimemio.buffer[9]
.sym 74202 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 74203 soc.cpu.trap_SB_LUT4_I3_1_O
.sym 74204 soc.spimem_rdata[25]
.sym 74205 soc.cpu.mem_xfer
.sym 74207 soc.cpu.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 74208 soc.spimemio.dout_data[1]
.sym 74210 iomem_ready_SB_LUT4_I1_O
.sym 74213 soc.spimem_rdata[9]
.sym 74218 soc.cpu.mem_la_read
.sym 74221 soc.spimemio.dout_data[1]
.sym 74229 soc.spimemio.buffer[9]
.sym 74239 soc.cpu.mem_la_read
.sym 74240 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 74241 soc.cpu.mem_xfer
.sym 74242 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 74245 iomem_ready_SB_LUT4_I1_O
.sym 74246 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 74247 soc.spimem_rdata[9]
.sym 74251 soc.cpu.mem_la_read
.sym 74253 soc.cpu.mem_xfer
.sym 74257 soc.cpu.trap_SB_LUT4_I3_1_O
.sym 74259 soc.cpu.clear_prefetched_high_word
.sym 74260 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 74263 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 74264 iomem_ready_SB_LUT4_I1_O
.sym 74265 soc.cpu.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 74266 soc.spimem_rdata[25]
.sym 74267 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 74268 CLK$SB_IO_IN_$glb_clk
.sym 74286 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 74288 led_rgb_data[18]
.sym 74290 soc.cpu.mem_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I0
.sym 74294 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 74295 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 74296 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 74298 soc.cpu.trap
.sym 74299 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 74300 soc.cpu.trap_SB_LUT4_I3_1_O
.sym 74302 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 74305 iomem_wdata[31]
.sym 74312 iomem_wdata[31]
.sym 74313 gpio_SB_DFFESR_Q_E
.sym 74316 resetn
.sym 74317 soc.cpu.mem_la_read
.sym 74324 iomem_wstrb[1]
.sym 74325 soc.cpu.mem_state[0]
.sym 74326 soc.cpu.trap_SB_LUT4_I3_1_O
.sym 74327 soc.cpu.mem_state[1]
.sym 74329 soc.cpu.trap
.sym 74332 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 74335 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 74341 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 74342 soc.cpu.mem_xfer
.sym 74346 soc.cpu.trap_SB_LUT4_I3_1_O
.sym 74347 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 74357 iomem_wdata[31]
.sym 74364 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 74365 iomem_wstrb[1]
.sym 74368 soc.cpu.trap_SB_LUT4_I3_1_O
.sym 74374 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 74375 soc.cpu.mem_xfer
.sym 74376 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 74377 soc.cpu.mem_la_read
.sym 74380 soc.cpu.mem_state[1]
.sym 74383 soc.cpu.mem_state[0]
.sym 74387 soc.cpu.trap
.sym 74388 resetn
.sym 74390 gpio_SB_DFFESR_Q_E
.sym 74391 CLK$SB_IO_IN_$glb_clk
.sym 74392 resetn_SB_LUT4_I3_O_$glb_sr
.sym 74407 gpio_SB_DFFESR_Q_E
.sym 74410 led_rgb_data[17]
.sym 74414 ws2812_inst.led_counter[0]
.sym 74416 ws2812_inst.led_counter[1]
.sym 74417 ws2812_inst.led_counter[2]
.sym 74418 iomem_wdata[8]
.sym 74419 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 74420 ws2812_inst.led_counter[0]
.sym 74421 ws2812_inst.led_counter[0]
.sym 74423 ws2812_inst.led_counter[1]
.sym 74424 iomem_wdata[24]
.sym 74427 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 74440 led_rgb_data[22]
.sym 74442 resetn
.sym 74445 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 74453 led_rgb_data[18]
.sym 74458 soc.cpu.trap
.sym 74467 led_rgb_data[22]
.sym 74504 resetn
.sym 74506 soc.cpu.trap
.sym 74511 led_rgb_data[18]
.sym 74513 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 74514 CLK$SB_IO_IN_$glb_clk
.sym 74515 resetn_SB_LUT4_I3_O_$glb_sr
.sym 74531 iomem_wdata[19]
.sym 74533 led_rgb_data[18]
.sym 74536 led_rgb_data[22]
.sym 74543 led_rgb_data[8]
.sym 74545 led_rgb_data[1]
.sym 74547 led_rgb_data[6]
.sym 74548 $PACKER_VCC_NET
.sym 74559 ws2812_inst.led_reg[3][22]
.sym 74560 led_rgb_data[2]
.sym 74565 ws2812_inst.led_reg[2][22]
.sym 74568 ws2812_inst.led_reg[1][16]
.sym 74570 ws2812_inst.led_reg[0][2]
.sym 74575 led_rgb_data[16]
.sym 74577 ws2812_inst.led_counter[2]
.sym 74578 ws2812_inst.led_reg[1][2]
.sym 74580 ws2812_inst.led_counter[0]
.sym 74581 ws2812_inst.led_counter[0]
.sym 74583 ws2812_inst.led_counter[1]
.sym 74584 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 74588 ws2812_inst.led_reg[0][16]
.sym 74602 ws2812_inst.led_reg[3][22]
.sym 74603 ws2812_inst.led_reg[2][22]
.sym 74605 ws2812_inst.led_counter[0]
.sym 74608 ws2812_inst.led_counter[0]
.sym 74609 ws2812_inst.led_counter[2]
.sym 74610 ws2812_inst.led_reg[1][2]
.sym 74611 ws2812_inst.led_reg[0][2]
.sym 74614 ws2812_inst.led_reg[0][16]
.sym 74615 ws2812_inst.led_counter[1]
.sym 74616 ws2812_inst.led_reg[1][16]
.sym 74617 ws2812_inst.led_counter[0]
.sym 74620 led_rgb_data[2]
.sym 74633 led_rgb_data[16]
.sym 74636 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 74637 CLK$SB_IO_IN_$glb_clk
.sym 74638 resetn_SB_LUT4_I3_O_$glb_sr
.sym 74653 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 74654 led_rgb_data[22]
.sym 74656 ws2812_inst.led_reg[1][16]
.sym 74657 led_rgb_data[22]
.sym 74659 iomem_wdata[30]
.sym 74661 soc.cpu.mem_state[1]
.sym 74664 ws2812_inst.led_counter[2]
.sym 74665 led_rgb_data[0]
.sym 74669 led_rgb_data[5]
.sym 74670 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 74672 led_rgb_data[21]
.sym 74673 led_rgb_data[6]
.sym 74674 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 74681 iomem_wdata[9]
.sym 74683 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 74686 iomem_wdata[12]
.sym 74687 iomem_wdata[10]
.sym 74689 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 74691 led_rgb_data_SB_DFFE_Q_23_E
.sym 74692 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74695 ws2812_inst.led_counter[1]
.sym 74700 iomem_wdata[13]
.sym 74701 iomem_wdata[8]
.sym 74704 iomem_wdata[14]
.sym 74714 iomem_wdata[9]
.sym 74719 iomem_wdata[14]
.sym 74727 iomem_wdata[12]
.sym 74733 iomem_wdata[10]
.sym 74743 iomem_wdata[8]
.sym 74749 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 74750 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 74751 ws2812_inst.led_counter[1]
.sym 74752 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74758 iomem_wdata[13]
.sym 74759 led_rgb_data_SB_DFFE_Q_23_E
.sym 74760 CLK$SB_IO_IN_$glb_clk
.sym 74774 led_rgb_data[1]
.sym 74776 led_rgb_data[0]
.sym 74777 ws2812_inst.rgb_counter[4]
.sym 74778 led_rgb_data[6]
.sym 74782 iomem_wdata[12]
.sym 74785 $PACKER_VCC_NET
.sym 74786 ws2812_inst.rgb_counter[2]
.sym 74787 led_rgb_data[4]
.sym 74788 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 74789 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 74793 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 74794 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 74795 ws2812_inst.rgb_counter[4]
.sym 74797 led_rgb_data[5]
.sym 74804 led_rgb_data[6]
.sym 74805 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 74806 led_rgb_data[2]
.sym 74807 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 74809 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74810 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 74812 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 74813 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 74814 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 74817 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 74819 ws2812_inst.rgb_counter[4]
.sym 74822 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 74823 ws2812_inst.led_reg[6][6]
.sym 74824 ws2812_inst.led_counter[2]
.sym 74826 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 74828 ws2812_inst.led_counter[1]
.sym 74832 ws2812_inst.led_reg[6][2]
.sym 74833 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 74836 ws2812_inst.rgb_counter[4]
.sym 74837 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 74838 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 74839 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 74842 ws2812_inst.led_counter[2]
.sym 74843 ws2812_inst.led_counter[1]
.sym 74844 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 74845 ws2812_inst.led_reg[6][2]
.sym 74854 ws2812_inst.led_counter[2]
.sym 74855 ws2812_inst.led_counter[1]
.sym 74856 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 74857 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 74861 led_rgb_data[6]
.sym 74866 led_rgb_data[2]
.sym 74872 ws2812_inst.led_reg[6][6]
.sym 74874 ws2812_inst.led_counter[1]
.sym 74875 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 74878 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 74879 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 74880 ws2812_inst.led_counter[2]
.sym 74881 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74882 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 74883 CLK$SB_IO_IN_$glb_clk
.sym 74884 resetn_SB_LUT4_I3_O_$glb_sr
.sym 74897 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 74898 ws2812_inst.led_counter[0]
.sym 74899 led_rgb_data[17]
.sym 74908 ws2812_inst.led_counter[1]
.sym 74909 ws2812_inst.led_counter[2]
.sym 74912 ws2812_inst.led_counter[0]
.sym 74914 ws2812_inst.led_counter[1]
.sym 74917 ws2812_inst.led_counter[0]
.sym 74918 resetn_SB_LUT4_I3_O
.sym 74919 ws2812_inst.led_counter[1]
.sym 74926 ws2812_inst.led_counter[1]
.sym 74927 led_rgb_data[22]
.sym 74928 ws2812_inst.led_reg[5][10]
.sym 74929 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 74930 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 74931 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 74932 ws2812_inst.led_counter[1]
.sym 74934 ws2812_inst.led_counter[2]
.sym 74935 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 74936 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 74937 ws2812_inst.led_reg[1][6]
.sym 74938 ws2812_inst.led_counter[1]
.sym 74939 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 74940 led_rgb_data[10]
.sym 74941 ws2812_inst.led_reg[4][10]
.sym 74943 ws2812_inst.led_counter[0]
.sym 74944 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 74945 ws2812_inst.led_reg[6][10]
.sym 74946 ws2812_inst.rgb_counter[2]
.sym 74947 ws2812_inst.led_reg[0][6]
.sym 74948 ws2812_inst.led_reg[6][22]
.sym 74953 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 74954 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 74959 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 74960 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 74961 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 74962 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 74965 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 74966 ws2812_inst.led_reg[6][22]
.sym 74967 ws2812_inst.led_counter[2]
.sym 74968 ws2812_inst.led_counter[1]
.sym 74971 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 74972 ws2812_inst.led_counter[1]
.sym 74973 ws2812_inst.led_reg[5][10]
.sym 74974 ws2812_inst.led_counter[2]
.sym 74977 led_rgb_data[10]
.sym 74983 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 74984 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 74985 ws2812_inst.rgb_counter[2]
.sym 74986 ws2812_inst.led_counter[2]
.sym 74989 ws2812_inst.led_reg[6][10]
.sym 74990 ws2812_inst.led_counter[1]
.sym 74991 ws2812_inst.led_counter[0]
.sym 74992 ws2812_inst.led_reg[4][10]
.sym 74996 led_rgb_data[22]
.sym 75001 ws2812_inst.led_reg[0][6]
.sym 75002 ws2812_inst.led_reg[1][6]
.sym 75003 ws2812_inst.led_counter[0]
.sym 75004 ws2812_inst.led_counter[1]
.sym 75005 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 75006 CLK$SB_IO_IN_$glb_clk
.sym 75007 resetn_SB_LUT4_I3_O_$glb_sr
.sym 75020 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 75021 $PACKER_VCC_NET
.sym 75022 ws2812_inst.led_reg[5][10]
.sym 75023 ws2812_inst.led_reg[1][6]
.sym 75024 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 75026 ws2812_inst.led_reg[3][8]
.sym 75027 ws2812_inst.led_reg[1][0]
.sym 75028 ws2812_inst.led_counter[1]
.sym 75030 led_rgb_data[1]
.sym 75031 led_rgb_data[21]
.sym 75036 led_rgb_data[8]
.sym 75037 led_rgb_data[1]
.sym 75039 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 75040 $PACKER_VCC_NET
.sym 75049 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 75054 led_rgb_data[14]
.sym 75055 ws2812_inst.led_reg[0][0]
.sym 75056 ws2812_inst.led_reg[6][16]
.sym 75057 led_rgb_data[16]
.sym 75060 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 75063 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 75065 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 75067 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 75069 ws2812_inst.led_counter[2]
.sym 75071 ws2812_inst.led_reg[1][0]
.sym 75072 ws2812_inst.led_counter[0]
.sym 75073 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 75075 ws2812_inst.led_reg[6][14]
.sym 75079 ws2812_inst.led_counter[1]
.sym 75088 ws2812_inst.led_counter[0]
.sym 75089 ws2812_inst.led_reg[0][0]
.sym 75090 ws2812_inst.led_counter[1]
.sym 75091 ws2812_inst.led_reg[1][0]
.sym 75097 led_rgb_data[14]
.sym 75100 ws2812_inst.led_reg[6][14]
.sym 75101 ws2812_inst.led_counter[2]
.sym 75102 ws2812_inst.led_counter[1]
.sym 75103 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 75112 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 75113 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 75114 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 75115 ws2812_inst.led_counter[2]
.sym 75118 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 75119 ws2812_inst.led_counter[1]
.sym 75120 ws2812_inst.led_counter[2]
.sym 75121 ws2812_inst.led_reg[6][16]
.sym 75124 led_rgb_data[16]
.sym 75128 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 75129 CLK$SB_IO_IN_$glb_clk
.sym 75130 resetn_SB_LUT4_I3_O_$glb_sr
.sym 75145 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 75148 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 75151 ws2812_inst.rgb_counter[4]
.sym 75152 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 75153 led_rgb_data[17]
.sym 75155 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 75156 ws2812_inst.led_counter[2]
.sym 75157 led_rgb_data[5]
.sym 75165 led_rgb_data[21]
.sym 75173 led_rgb_data[16]
.sym 75174 ws2812_inst.led_reg[4][0]
.sym 75175 ws2812_inst.led_counter[1]
.sym 75176 ws2812_inst.led_counter[0]
.sym 75177 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 75178 ws2812_inst.led_reg[6][0]
.sym 75179 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 75180 led_rgb_data[14]
.sym 75181 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 75182 ws2812_inst.led_counter[0]
.sym 75183 ws2812_inst.rgb_counter[4]
.sym 75184 ws2812_inst.led_reg[5][16]
.sym 75185 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 75186 ws2812_inst.led_reg[5][0]
.sym 75189 ws2812_inst.led_reg[4][16]
.sym 75190 led_rgb_data[0]
.sym 75192 ws2812_inst.rgb_counter[2]
.sym 75193 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 75196 ws2812_inst.led_counter[2]
.sym 75199 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 75202 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 75206 ws2812_inst.led_reg[4][16]
.sym 75207 ws2812_inst.led_counter[0]
.sym 75208 ws2812_inst.led_reg[5][16]
.sym 75213 led_rgb_data[16]
.sym 75217 led_rgb_data[0]
.sym 75223 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 75224 ws2812_inst.rgb_counter[4]
.sym 75225 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 75226 ws2812_inst.rgb_counter[2]
.sym 75230 led_rgb_data[14]
.sym 75235 ws2812_inst.led_counter[0]
.sym 75237 ws2812_inst.led_reg[5][0]
.sym 75238 ws2812_inst.led_reg[4][0]
.sym 75241 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 75242 ws2812_inst.led_counter[2]
.sym 75243 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 75244 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 75247 ws2812_inst.led_counter[1]
.sym 75248 ws2812_inst.led_reg[6][0]
.sym 75249 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 75251 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 75252 CLK$SB_IO_IN_$glb_clk
.sym 75253 resetn_SB_LUT4_I3_O_$glb_sr
.sym 75269 ws2812_inst.rgb_counter[4]
.sym 75277 $PACKER_VCC_NET
.sym 75278 ws2812_inst.rgb_counter[2]
.sym 75280 ws2812_inst.rgb_counter[4]
.sym 75281 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 75284 ws2812_inst.rgb_counter[2]
.sym 75285 led_rgb_data[5]
.sym 75286 ws2812_inst.led_reg[1][4]
.sym 75287 led_rgb_data[4]
.sym 75289 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 75295 led_rgb_data[0]
.sym 75297 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 75298 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 75300 led_rgb_data[4]
.sym 75302 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 75304 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 75305 led_rgb_data[20]
.sym 75306 ws2812_inst.led_counter[1]
.sym 75307 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 75308 led_rgb_data[8]
.sym 75309 led_rgb_data[21]
.sym 75310 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 75313 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 75316 ws2812_inst.led_counter[2]
.sym 75318 ws2812_inst.led_reg[6][20]
.sym 75323 ws2812_inst.led_reg[6][21]
.sym 75329 led_rgb_data[4]
.sym 75334 ws2812_inst.led_reg[6][21]
.sym 75335 ws2812_inst.led_counter[1]
.sym 75336 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 75340 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 75341 ws2812_inst.led_reg[6][20]
.sym 75342 ws2812_inst.led_counter[1]
.sym 75343 ws2812_inst.led_counter[2]
.sym 75346 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 75347 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 75348 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 75349 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 75355 led_rgb_data[21]
.sym 75361 led_rgb_data[8]
.sym 75364 led_rgb_data[0]
.sym 75372 led_rgb_data[20]
.sym 75374 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 75375 CLK$SB_IO_IN_$glb_clk
.sym 75376 resetn_SB_LUT4_I3_O_$glb_sr
.sym 75390 ws2812_inst.led_counter[0]
.sym 75394 ws2812_inst.led_counter[1]
.sym 75406 resetn_SB_LUT4_I3_O
.sym 75411 ws2812_inst.led_counter[1]
.sym 75418 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 75419 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 75420 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 75421 ws2812_inst.rgb_counter[4]
.sym 75422 ws2812_inst.led_counter[0]
.sym 75423 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 75424 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 75425 ws2812_inst.led_reg[1][21]
.sym 75426 ws2812_inst.led_counter[2]
.sym 75428 led_rgb_data[21]
.sym 75429 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 75430 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 75432 ws2812_inst.led_counter[1]
.sym 75433 ws2812_inst.led_counter[0]
.sym 75434 ws2812_inst.led_reg[3][21]
.sym 75436 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 75438 ws2812_inst.rgb_counter[2]
.sym 75440 ws2812_inst.rgb_counter[4]
.sym 75443 ws2812_inst.led_reg[0][4]
.sym 75444 ws2812_inst.rgb_counter[2]
.sym 75445 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 75446 ws2812_inst.led_reg[1][4]
.sym 75452 led_rgb_data[21]
.sym 75463 ws2812_inst.led_counter[0]
.sym 75464 ws2812_inst.led_counter[1]
.sym 75465 ws2812_inst.led_reg[3][21]
.sym 75466 ws2812_inst.led_reg[1][21]
.sym 75469 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 75470 ws2812_inst.rgb_counter[4]
.sym 75471 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 75472 ws2812_inst.rgb_counter[2]
.sym 75475 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 75476 ws2812_inst.led_counter[2]
.sym 75477 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 75478 ws2812_inst.led_counter[1]
.sym 75481 ws2812_inst.led_counter[2]
.sym 75482 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 75483 ws2812_inst.rgb_counter[2]
.sym 75484 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 75487 ws2812_inst.led_counter[0]
.sym 75488 ws2812_inst.led_reg[1][4]
.sym 75489 ws2812_inst.led_reg[0][4]
.sym 75493 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 75494 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 75495 ws2812_inst.rgb_counter[4]
.sym 75496 ws2812_inst.rgb_counter[2]
.sym 75497 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 75498 CLK$SB_IO_IN_$glb_clk
.sym 75499 resetn_SB_LUT4_I3_O_$glb_sr
.sym 75514 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 75515 ws2812_inst.led_counter[1]
.sym 75516 led_rgb_data[21]
.sym 75517 ws2812_inst.rgb_counter[4]
.sym 75518 ws2812_inst.led_counter[0]
.sym 75520 ws2812_inst.led_counter[1]
.sym 75545 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 75547 ws2812_inst.led_reg[6][5]
.sym 75558 led_rgb_data[5]
.sym 75559 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 75571 ws2812_inst.led_counter[1]
.sym 75604 ws2812_inst.led_counter[1]
.sym 75605 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 75607 ws2812_inst.led_reg[6][5]
.sym 75611 led_rgb_data[5]
.sym 75620 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 75621 CLK$SB_IO_IN_$glb_clk
.sym 75622 resetn_SB_LUT4_I3_O_$glb_sr
.sym 75642 ws2812_inst.led_counter[0]
.sym 75697 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 75698 flash_io3_do
.sym 75700 flash_io3_oe
.sym 75715 flash_io3_oe
.sym 75718 flash_io3_do
.sym 75719 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 75723 soc.spimemio.xfer_io0_90
.sym 75725 flash_io0_do_SB_LUT4_O_I2
.sym 75728 flash_io0_do
.sym 75799 soc.spimemio.config_do[0]
.sym 75800 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D
.sym 75801 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 75803 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 75804 soc.spimemio.xfer_io3_90_SB_DFFNSR_Q_D
.sym 75805 soc.spimemio.config_do[1]
.sym 75806 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 75841 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 75842 flash_io0_oe
.sym 75844 iomem_wdata[16]
.sym 75845 flash_io1_do
.sym 75848 iomem_wdata[16]
.sym 75852 soc.cpu.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 75877 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 75883 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 75884 $PACKER_VCC_NET
.sym 75890 iomem_wdata[1]
.sym 75892 iomem_wdata[0]
.sym 75938 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 75939 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 75940 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 75941 soc.spimemio.xfer.dummy_count[3]
.sym 75942 soc.spimemio.xfer.dummy_count[2]
.sym 75943 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 75944 soc.spimemio.xfer.dummy_count[1]
.sym 75981 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 75982 soc.spimemio.xfer.xfer_ddr
.sym 75984 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 75985 iomem_addr[6]
.sym 75987 soc.spimemio_cfgreg_do[22]
.sym 75998 flash_csb$SB_IO_OUT
.sym 75999 iomem_wdata[25]
.sym 76001 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 76002 resetn
.sym 76039 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3
.sym 76041 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 76042 flash_io3_di_SB_LUT4_I0_O
.sym 76043 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_4_I2
.sym 76044 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I2_SB_LUT4_O_I0
.sym 76046 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 76082 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 76083 soc.spimemio.xfer_io2_90_SB_DFFNSR_Q_D
.sym 76084 soc.spimemio.din_rd
.sym 76089 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 76090 flash_io1_oe
.sym 76092 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 76095 soc.spimemio.dout_data[0]
.sym 76098 soc.spimemio.dout_data[1]
.sym 76141 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I2
.sym 76142 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 76143 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 76144 soc.spimemio.dout_data[2]
.sym 76145 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3
.sym 76146 soc.spimemio.dout_data[3]
.sym 76147 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2
.sym 76148 soc.spimemio.dout_data[4]
.sym 76184 soc.spimemio.xfer.xfer_qspi
.sym 76185 flash_io0_oe_SB_LUT4_O_I2
.sym 76186 flash_io3_di
.sym 76188 soc.ram_ready
.sym 76189 flash_io0_oe_SB_LUT4_O_I2
.sym 76194 soc.spimemio.xfer.xfer_ddr
.sym 76195 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 76197 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 76201 soc.cpu.mem_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_I1
.sym 76202 soc.spimemio.dout_data[4]
.sym 76243 soc.spimemio.dout_data[6]
.sym 76244 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I2
.sym 76245 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 76247 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I3
.sym 76249 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 76286 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 76290 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 76292 soc.spimemio.xfer_resetn
.sym 76294 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 76298 $PACKER_VCC_NET
.sym 76299 flash_io0_oe_SB_LUT4_I3_I2
.sym 76300 soc.cpu.mem_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 76301 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 76302 iomem_wdata[1]
.sym 76304 iomem_wdata[0]
.sym 76306 soc.spimemio.dout_data[6]
.sym 76307 soc.spimemio.dout_data[4]
.sym 76346 soc.spimemio.softreset
.sym 76348 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76349 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 76389 soc.spimemio.dout_data[5]
.sym 76391 soc.spimemio.dout_data[0]
.sym 76393 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 76397 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 76399 iomem_addr[21]
.sym 76400 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 76406 soc.simpleuart_reg_div_do[21]
.sym 76407 iomem_wdata[25]
.sym 76408 iomem_addr[7]
.sym 76410 resetn
.sym 76447 soc.spimemio.rd_valid_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 76453 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 76454 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 76489 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 76490 soc.spimemio.din_rd
.sym 76491 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 76492 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76497 resetn
.sym 76505 soc.simpleuart_reg_div_do[16]
.sym 76507 soc.simpleuart_reg_div_do[20]
.sym 76509 soc.simpleuart_reg_div_do[22]
.sym 76549 soc.spimemio.rd_addr[8]
.sym 76550 soc.spimemio.rd_addr[12]
.sym 76551 soc.spimemio.rd_valid_SB_LUT4_I2_O
.sym 76552 soc.spimemio.rd_addr[13]
.sym 76553 soc.spimemio.rd_valid_SB_LUT4_I2_I3
.sym 76554 soc.spimemio.rd_addr[4]
.sym 76555 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_I3
.sym 76556 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 76591 soc.spimemio.rd_valid
.sym 76592 soc.cpu.mem_rdata_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 76594 soc.spimemio.dout_data[1]
.sym 76596 iomem_addr[19]
.sym 76597 iomem_addr[5]
.sym 76598 flash_io0_di
.sym 76599 soc.spimemio.rd_valid_SB_LUT4_I2_I1
.sym 76603 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 76605 iomem_addr[4]
.sym 76606 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 76607 iomem_addr[5]
.sym 76613 soc.simpleuart_reg_div_do[17]
.sym 76614 soc.cpu.mem_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_I1
.sym 76651 soc.spimemio.rd_addr[5]
.sym 76652 soc.spimemio.rd_valid_SB_LUT4_I2_I0
.sym 76653 soc.spimemio.rd_valid_SB_LUT4_I2_1_I0
.sym 76654 soc.spimemio.rd_addr[14]
.sym 76655 soc.spimemio.rd_addr[23]
.sym 76656 soc.spimemio.rd_addr[3]
.sym 76657 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 76658 soc.spimemio.rd_addr[6]
.sym 76696 soc.spimemio.rd_addr[13]
.sym 76697 iomem_addr[3]
.sym 76698 soc.spimemio.rd_inc
.sym 76700 soc.spimemio.rd_valid_SB_LUT4_I2_I1
.sym 76702 soc.spimemio.rd_addr[12]
.sym 76703 soc.spimemio.jump
.sym 76705 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 76707 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 76708 soc.cpu.mem_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 76709 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 76710 $PACKER_VCC_NET
.sym 76711 soc.spimemio.dout_data[4]
.sym 76714 soc.cpu.mem_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I1
.sym 76753 soc.spimemio.rd_valid_SB_LUT4_I2_1_I0_SB_LUT4_I0_O
.sym 76754 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 76755 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 76756 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 76757 soc.spimemio.rd_addr[15]
.sym 76758 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 76759 soc.spimemio.rd_addr[16]
.sym 76760 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 76799 iomem_addr[6]
.sym 76800 soc.spimemio.rd_inc
.sym 76801 flash_io1_di
.sym 76802 soc.spimemio.rd_addr[17]
.sym 76806 soc.spimemio.rd_valid_SB_LUT4_I2_1_I0
.sym 76807 iomem_wdata[25]
.sym 76808 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 76809 iomem_addr[14]
.sym 76810 iomem_addr[14]
.sym 76811 soc.spimemio.rd_addr[23]
.sym 76812 iomem_addr[15]
.sym 76813 resetn
.sym 76814 iomem_addr[10]
.sym 76815 iomem_addr[20]
.sym 76817 iomem_addr[16]
.sym 76818 soc.simpleuart_reg_div_do[21]
.sym 76855 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 76856 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 76857 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 76858 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 76859 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0
.sym 76860 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 76861 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 76862 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 76897 iomem_wdata[16]
.sym 76898 iomem_addr[3]
.sym 76901 iomem_addr[4]
.sym 76903 soc.spimemio.rd_addr[20]
.sym 76906 iomem_addr[6]
.sym 76908 iomem_addr[5]
.sym 76909 soc.simpleuart_reg_div_do[22]
.sym 76910 soc.spimemio.rd_addr[17]
.sym 76911 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 76913 soc.simpleuart_reg_div_do[17]
.sym 76917 soc.simpleuart_reg_div_do[16]
.sym 76918 gpio_SB_DFFESR_Q_9_E
.sym 76919 soc.simpleuart_reg_div_do[20]
.sym 76957 soc.simpleuart_reg_div_do[17]
.sym 76958 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 76959 soc.simpleuart_reg_div_do[16]
.sym 76960 soc.simpleuart_reg_div_do[20]
.sym 76961 soc.cpu.mem_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_I2
.sym 76962 soc.simpleuart_reg_div_do[21]
.sym 76963 soc.simpleuart_reg_div_do[22]
.sym 76964 soc.simpleuart_reg_div_do[23]
.sym 76999 iomem_wdata[22]
.sym 77000 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 77001 soc.spimemio.rd_addr[19]
.sym 77002 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 77004 iomem_addr[18]
.sym 77005 iomem_wdata[0]
.sym 77006 soc.spimemio.rd_addr[9]
.sym 77007 iomem_addr[19]
.sym 77009 iomem_wdata[1]
.sym 77010 soc.spimemio.rd_addr[10]
.sym 77013 soc.mem_valid
.sym 77015 iomem_wdata[20]
.sym 77016 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 77019 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 77020 soc.simpleuart_reg_div_do[17]
.sym 77022 soc.cpu.mem_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_I1
.sym 77059 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 77060 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 77061 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2
.sym 77062 gpio[23]
.sym 77063 gpio_SB_DFFESR_Q_9_E
.sym 77064 soc.cpu.mem_rdata_SB_LUT4_O_15_I2
.sym 77065 soc.cpu.mem_rdata_SB_LUT4_O_10_I1
.sym 77066 gpio[22]
.sym 77101 iomem_addr[10]
.sym 77102 soc.spimemio_cfgreg_do[17]
.sym 77103 iomem_addr[12]
.sym 77104 iomem_addr[23]
.sym 77105 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 77107 iomem_addr[21]
.sym 77109 soc.simpleuart_reg_div_do[19]
.sym 77110 iomem_addr[6]
.sym 77113 $PACKER_VCC_NET
.sym 77114 gpio_SB_DFFESR_Q_9_E
.sym 77115 soc.spimemio.dout_data[4]
.sym 77116 iomem_wdata[22]
.sym 77117 soc.cpu.mem_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 77118 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 77119 soc.simpleuart_reg_div_do[21]
.sym 77120 gpio[22]
.sym 77121 iomem_wdata[16]
.sym 77122 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 77123 soc.cpu.mem_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I1
.sym 77161 soc.cpu.mem_rdata_SB_LUT4_O_5_I2
.sym 77162 soc.cpu.mem_rdata_SB_LUT4_O_12_I1
.sym 77163 soc.cpu.mem_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 77164 soc.cpu.mem_rdata_SB_LUT4_O_14_I2
.sym 77165 soc.cpu.mem_rdata_SB_LUT4_O_13_I2
.sym 77166 soc.cpu.mem_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 77167 iomem_rdata[23]
.sym 77168 iomem_rdata[16]
.sym 77204 iomem_wdata[31]
.sym 77208 resetn
.sym 77211 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 77212 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 77213 soc.spimemio_cfgreg_do[22]
.sym 77214 resetn
.sym 77215 iomem_wdata[25]
.sym 77216 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 77217 iomem_wdata[21]
.sym 77219 iomem_wdata[19]
.sym 77220 resetn
.sym 77221 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 77223 soc.cpu.mem_rdata_SB_LUT4_O_10_I1
.sym 77226 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 77263 iomem_rdata[22]
.sym 77264 soc.mem_rdata[21]
.sym 77265 soc.cpu.mem_rdata_SB_LUT4_O_12_I0
.sym 77266 soc.cpu.mem_rdata_SB_LUT4_O_14_I3
.sym 77267 soc.cpu.mem_rdata_SB_LUT4_O_6_I2
.sym 77268 soc.mem_rdata[22]
.sym 77269 soc.mem_rdata[23]
.sym 77270 soc.mem_rdata[16]
.sym 77309 soc.ram_ready
.sym 77313 resetn
.sym 77315 soc.ram_ready
.sym 77316 soc.spimemio_cfgreg_do[21]
.sym 77365 soc.mem_rdata[18]
.sym 77366 iomem_rdata[20]
.sym 77367 soc.mem_rdata[26]
.sym 77368 iomem_rdata[18]
.sym 77369 soc.mem_rdata[20]
.sym 77370 iomem_rdata[21]
.sym 77371 iomem_rdata[17]
.sym 77372 iomem_rdata[19]
.sym 77409 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 77412 soc.mem_rdata[16]
.sym 77416 soc.mem_rdata[21]
.sym 77417 led_rgb_data[8]
.sym 77419 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 77423 soc.spimemio.dout_data[1]
.sym 77424 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 77425 soc.mem_rdata[22]
.sym 77429 soc.mem_rdata[16]
.sym 77467 soc.cpu.mem_rdata_SB_LUT4_O_2_I2
.sym 77469 ws2812_inst.led_reg[0][15]
.sym 77471 soc.mem_rdata[17]
.sym 77472 ws2812_inst.led_reg[0][18]
.sym 77509 gpio[19]
.sym 77512 gpio[20]
.sym 77516 soc.mem_rdata[18]
.sym 77517 iomem_wdata[21]
.sym 77521 soc.mem_rdata[26]
.sym 77524 ws2812_inst.led_reg[0][18]
.sym 77525 $PACKER_VCC_NET
.sym 77575 ws2812_inst.led_reg[1][18]
.sym 77576 ws2812_inst.led_reg[1][15]
.sym 77617 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 77618 soc.cpu.mem_rdata_SB_LUT4_O_2_I2
.sym 77622 iomem_ready_SB_LUT4_I1_O
.sym 77623 ws2812_inst.led_reg[0][15]
.sym 77624 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 77625 iomem_wdata[21]
.sym 77626 iomem_wdata[19]
.sym 77627 resetn
.sym 77631 led_rgb_data[7]
.sym 77634 iomem_wdata[25]
.sym 77671 led_rgb_data[3]
.sym 77672 gpio_SB_DFFESR_Q_E
.sym 77673 led_rgb_data[7]
.sym 77675 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 77678 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 77720 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 77724 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 77726 soc.cpu.mem_state[1]
.sym 77727 gpio[29]
.sym 77728 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 77732 led_rgb_data[10]
.sym 77733 iomem_wdata[26]
.sym 77736 gpio_SB_DFFESR_Q_E
.sym 77773 gpio[26]
.sym 77774 gpio[27]
.sym 77776 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 77777 gpio[30]
.sym 77778 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 77779 gpio[28]
.sym 77780 gpio[29]
.sym 77819 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 77821 resetn
.sym 77823 led_rgb_data_SB_DFFE_Q_23_E
.sym 77826 led_rgb_data[7]
.sym 77827 iomem_wdata[15]
.sym 77828 ws2812_inst.led_counter[0]
.sym 77833 ws2812_inst.led_counter[1]
.sym 77834 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 77837 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 77838 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 77875 soc.cpu.mem_state[1]
.sym 77880 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 77917 iomem_wdata[27]
.sym 77919 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 77921 led_rgb_data[21]
.sym 77923 soc.cpu.mem_xfer
.sym 77925 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 77926 iomem_wdata[29]
.sym 77933 gpio[30]
.sym 77937 $PACKER_VCC_NET
.sym 77977 ws2812_inst.led_reg[6][18]
.sym 77979 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 77983 ws2812_inst.led_reg[6][12]
.sym 77984 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 78019 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 78020 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 78022 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 78023 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 78024 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 78025 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 78027 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 78028 iomem_wdata[31]
.sym 78030 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 78034 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 78040 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 78079 ws2812_inst.led_reg[4][12]
.sym 78081 ws2812_inst.led_reg[4][22]
.sym 78082 ws2812_inst.led_reg[4][6]
.sym 78083 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 78084 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 78085 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 78086 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 78123 led_rgb_data[18]
.sym 78125 resetn_SB_LUT4_I3_O
.sym 78131 ws2812_inst.led_counter[2]
.sym 78133 ws2812_inst.rgb_counter[3]
.sym 78135 ws2812_inst.led_reg[0][8]
.sym 78136 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 78139 led_rgb_data[8]
.sym 78140 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 78141 led_rgb_data[10]
.sym 78144 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 78181 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 78182 ws2812_inst.led_reg[5][10]
.sym 78184 ws2812_inst.led_reg[5][22]
.sym 78185 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 78186 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 78187 ws2812_inst.led_reg[5][6]
.sym 78188 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 78223 led_rgb_data[6]
.sym 78224 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 78225 led_rgb_data[22]
.sym 78228 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 78229 led_rgb_data[1]
.sym 78231 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 78233 ws2812_inst.led_counter[1]
.sym 78234 $PACKER_VCC_NET
.sym 78240 ws2812_inst.led_counter[0]
.sym 78242 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 78245 ws2812_inst.led_counter[1]
.sym 78246 ws2812_inst.led_counter[2]
.sym 78285 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 78286 ws2812_inst.led_reg[5][8]
.sym 78287 ws2812_inst.led_reg[5][21]
.sym 78290 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 78325 ws2812_inst.led_counter[2]
.sym 78328 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 78330 led_rgb_data[0]
.sym 78331 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 78332 led_rgb_data[6]
.sym 78333 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 78334 led_rgb_data[22]
.sym 78338 ws2812_inst.led_reg[5][21]
.sym 78346 ws2812_inst.led_reg[6][8]
.sym 78387 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 78388 ws2812_inst.led_reg[0][1]
.sym 78390 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 78391 ws2812_inst.led_reg[0][4]
.sym 78428 ws2812_inst.rgb_counter[2]
.sym 78429 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 78432 ws2812_inst.rgb_counter[4]
.sym 78434 ws2812_inst.data_SB_DFFESR_Q_E
.sym 78442 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 78444 ws2812_inst.led_reg[0][4]
.sym 78446 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 78487 ws2812_inst.led_reg[4][21]
.sym 78490 ws2812_inst.led_reg[4][5]
.sym 78491 ws2812_inst.led_reg[4][1]
.sym 78493 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 78494 ws2812_inst.led_reg[4][8]
.sym 78532 ws2812_inst.led_counter[1]
.sym 78534 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 78539 ws2812_inst.led_counter[2]
.sym 78540 ws2812_inst.led_counter[0]
.sym 78544 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 78548 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 78549 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 78551 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 78631 ws2812_inst.led_counter[0]
.sym 78633 led_rgb_data[1]
.sym 78636 led_rgb_data[21]
.sym 78639 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 78645 ws2812_inst.led_reg[4][5]
.sym 78648 ws2812_inst.led_counter[0]
.sym 78649 neopixel_pin$SB_IO_OUT
.sym 78692 neopixel_pin$SB_IO_OUT
.sym 78693 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 78733 ws2812_inst.led_counter[2]
.sym 78738 $PACKER_VCC_NET
.sym 78748 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 78867 resetn_SB_LUT4_I3_O
.sym 78889 resetn_SB_LUT4_I3_O
.sym 78923 flash_io1_do_SB_LUT4_O_I2
.sym 78924 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 78925 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 78926 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 78927 soc.spimemio.xfer_io1_90
.sym 78928 flash_io1_do
.sym 78929 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 78930 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 78965 soc.spimemio.xfer_io0_90
.sym 78966 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D
.sym 78973 soc.spimemio.config_do[0]
.sym 78975 flash_io0_do_SB_LUT4_O_I2
.sym 78985 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 78986 soc.spimemio_cfgreg_do[22]
.sym 78987 soc.spimemio_cfgreg_do[31]
.sym 78999 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D
.sym 79010 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79011 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D
.sym 79012 soc.spimemio.xfer_io0_90
.sym 79013 soc.spimemio_cfgreg_do[22]
.sym 79028 flash_io0_do_SB_LUT4_O_I2
.sym 79030 soc.spimemio.config_do[0]
.sym 79031 soc.spimemio_cfgreg_do[31]
.sym 79045 CLK$SB_IO_IN_$glb_clk
.sym 79046 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79051 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 79052 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 79053 soc.spimemio.xfer_io1_90_SB_DFFNSR_Q_D
.sym 79054 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 79055 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 79056 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 79057 soc.spimemio.xfer.dummy_count[0]
.sym 79058 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 79060 iomem_wdata[18]
.sym 79061 iomem_wdata[18]
.sym 79067 flash_clk$SB_IO_OUT
.sym 79071 flash_csb$SB_IO_OUT
.sym 79074 iomem_wdata[25]
.sym 79080 soc.spimemio_cfgreg_do[22]
.sym 79081 soc.spimemio_cfgreg_do[31]
.sym 79091 soc.spimemio_cfgreg_do[31]
.sym 79092 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E
.sym 79094 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 79099 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 79101 soc.spimemio.xfer.obuffer[6]
.sym 79102 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 79103 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 79105 soc.spimemio.din_data[2]
.sym 79106 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79110 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 79113 flash_io0_do
.sym 79114 soc.spimemio.xfer.xfer_qspi
.sym 79130 soc.spimemio.xfer.xfer_qspi
.sym 79132 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 79139 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 79142 soc.spimemio.xfer.xfer_ddr
.sym 79145 iomem_wdata[0]
.sym 79146 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D_SB_LUT4_O_I1
.sym 79150 soc.spimemio.xfer.dummy_count[0]
.sym 79152 $PACKER_VCC_NET
.sym 79153 soc.spimemio.xfer_clk
.sym 79156 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 79158 soc.spimemio.xfer.obuffer[7]
.sym 79159 iomem_wdata[1]
.sym 79164 iomem_wdata[0]
.sym 79167 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 79168 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D_SB_LUT4_O_I1
.sym 79169 soc.spimemio.xfer.obuffer[7]
.sym 79173 soc.spimemio.xfer.dummy_count[0]
.sym 79174 $PACKER_VCC_NET
.sym 79175 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 79187 soc.spimemio.xfer_clk
.sym 79192 soc.spimemio.xfer.xfer_qspi
.sym 79193 soc.spimemio.xfer.obuffer[7]
.sym 79197 iomem_wdata[1]
.sym 79203 soc.spimemio.xfer.xfer_ddr
.sym 79206 soc.spimemio.xfer.xfer_qspi
.sym 79207 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 79208 CLK$SB_IO_IN_$glb_clk
.sym 79209 resetn_SB_LUT4_I3_O_$glb_sr
.sym 79210 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E
.sym 79211 soc.spimemio.xfer_io2_90_SB_DFFNSR_Q_D
.sym 79212 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D_SB_LUT4_O_I1
.sym 79213 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 79214 soc.spimemio.xfer.obuffer[6]
.sym 79215 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 79216 soc.spimemio.xfer.obuffer[7]
.sym 79217 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 79222 soc.spimemio.xfer.obuffer[5]
.sym 79229 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79235 soc.cpu.mem_rdata_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.sym 79236 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 79238 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79239 soc.spimemio.xfer_clk
.sym 79240 soc.spimemio.xfer_csb
.sym 79241 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 79242 soc.spimemio.din_data[6]
.sym 79243 flash_io0_oe_SB_LUT4_I3_I2
.sym 79244 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 79245 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_O
.sym 79255 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 79256 $PACKER_VCC_NET
.sym 79257 soc.spimemio.din_rd
.sym 79263 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79264 $PACKER_VCC_NET
.sym 79265 soc.spimemio.xfer.dummy_count[0]
.sym 79266 soc.spimemio.xfer.dummy_count[1]
.sym 79268 soc.spimemio.din_data[3]
.sym 79269 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 79271 soc.spimemio.din_data[2]
.sym 79272 soc.spimemio.din_data[1]
.sym 79274 soc.spimemio.xfer.dummy_count[1]
.sym 79276 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 79277 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 79278 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 79279 soc.spimemio.xfer.dummy_count[3]
.sym 79280 soc.spimemio.xfer.dummy_count[2]
.sym 79283 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 79285 soc.spimemio.xfer.dummy_count[0]
.sym 79286 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 79289 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 79291 $PACKER_VCC_NET
.sym 79292 soc.spimemio.xfer.dummy_count[1]
.sym 79293 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 79295 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 79297 $PACKER_VCC_NET
.sym 79298 soc.spimemio.xfer.dummy_count[2]
.sym 79299 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 79302 soc.spimemio.xfer.dummy_count[3]
.sym 79304 $PACKER_VCC_NET
.sym 79305 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 79308 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 79309 soc.spimemio.din_data[3]
.sym 79310 soc.spimemio.din_rd
.sym 79311 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79314 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79315 soc.spimemio.din_rd
.sym 79316 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 79317 soc.spimemio.din_data[2]
.sym 79320 soc.spimemio.xfer.dummy_count[1]
.sym 79321 soc.spimemio.xfer.dummy_count[0]
.sym 79322 soc.spimemio.xfer.dummy_count[2]
.sym 79323 soc.spimemio.xfer.dummy_count[3]
.sym 79326 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79327 soc.spimemio.din_rd
.sym 79328 soc.spimemio.din_data[1]
.sym 79329 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 79330 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 79331 CLK$SB_IO_IN_$glb_clk
.sym 79332 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 79333 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 79334 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 79335 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 79336 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3
.sym 79337 soc.spimemio.xfer.count[0]
.sym 79338 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 79339 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 79340 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2
.sym 79345 iomem_addr[5]
.sym 79346 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 79350 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 79353 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 79354 soc.cpu.mem_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_I1
.sym 79357 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 79359 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 79360 soc.spimemio.dout_data[5]
.sym 79361 iomem_addr[8]
.sym 79362 soc.spimemio_cfgreg_do[22]
.sym 79363 soc.spimemio_cfgreg_do[31]
.sym 79365 soc.spimemio.xfer_clk
.sym 79366 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79367 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E
.sym 79368 soc.spimemio_cfgreg_do[31]
.sym 79378 soc.spimemio.xfer.xfer_ddr
.sym 79381 resetn
.sym 79385 soc.spimemio.dout_data[2]
.sym 79386 soc.spimemio.xfer.xfer_qspi
.sym 79388 flash_io3_di
.sym 79389 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 79391 iomem_wstrb[0]
.sym 79392 soc.spimemio.xfer_clk
.sym 79393 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 79396 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 79397 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 79400 soc.spimemio.xfer_clk
.sym 79401 flash_io3_di_SB_LUT4_I0_O
.sym 79402 soc.spimemio.dout_data[1]
.sym 79403 flash_io0_oe_SB_LUT4_I3_I2
.sym 79407 soc.spimemio.xfer_clk
.sym 79409 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 79419 flash_io0_oe_SB_LUT4_I3_I2
.sym 79420 iomem_wstrb[0]
.sym 79422 resetn
.sym 79425 soc.spimemio.xfer.xfer_qspi
.sym 79426 soc.spimemio.xfer_clk
.sym 79427 flash_io3_di
.sym 79428 soc.spimemio.xfer.xfer_ddr
.sym 79432 soc.spimemio.dout_data[1]
.sym 79433 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 79434 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 79437 soc.spimemio.dout_data[1]
.sym 79438 soc.spimemio.xfer_clk
.sym 79439 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 79449 soc.spimemio.xfer_clk
.sym 79450 flash_io3_di_SB_LUT4_I0_O
.sym 79451 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 79452 soc.spimemio.dout_data[2]
.sym 79456 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 79457 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_O_I1
.sym 79458 soc.spimemio.xfer_clk
.sym 79459 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E
.sym 79461 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_O
.sym 79462 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 79469 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 79475 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 79477 soc.spimemio.xfer_resetn
.sym 79478 soc.cpu.mem_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 79482 soc.spimemio.dout_data[3]
.sym 79483 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 79484 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 79485 iomem_addr[3]
.sym 79486 soc.spimemio.dout_data[4]
.sym 79488 soc.spimemio.dout_data[7]
.sym 79491 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 79497 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3
.sym 79499 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 79500 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 79501 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 79502 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I2_SB_LUT4_O_I0
.sym 79503 soc.spimemio.dout_data[0]
.sym 79505 soc.spimemio.dout_data[0]
.sym 79506 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 79507 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 79509 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_4_I2
.sym 79510 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79511 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 79513 flash_io2_di_SB_LUT4_I0_O
.sym 79515 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_O
.sym 79516 soc.spimemio.dout_data[2]
.sym 79518 soc.spimemio.dout_data[3]
.sym 79521 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I2
.sym 79522 soc.spimemio.xfer_clk
.sym 79523 soc.spimemio.xfer_clk
.sym 79525 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3
.sym 79526 soc.spimemio.dout_data[3]
.sym 79527 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2
.sym 79528 soc.spimemio.dout_data[4]
.sym 79530 flash_io2_di_SB_LUT4_I0_O
.sym 79531 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I2_SB_LUT4_O_I0
.sym 79532 soc.spimemio.dout_data[0]
.sym 79533 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 79536 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 79537 soc.spimemio.dout_data[3]
.sym 79538 soc.spimemio.xfer_clk
.sym 79539 soc.spimemio.dout_data[4]
.sym 79542 soc.spimemio.xfer_clk
.sym 79543 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 79544 soc.spimemio.dout_data[4]
.sym 79545 soc.spimemio.dout_data[0]
.sym 79548 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I2
.sym 79549 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3
.sym 79550 soc.spimemio.dout_data[2]
.sym 79551 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79554 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 79555 soc.spimemio.dout_data[0]
.sym 79556 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 79560 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_4_I2
.sym 79561 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3
.sym 79562 soc.spimemio.dout_data[3]
.sym 79563 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79567 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 79568 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 79569 soc.spimemio.dout_data[2]
.sym 79572 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2
.sym 79573 soc.spimemio.dout_data[4]
.sym 79574 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3
.sym 79575 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79576 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_O
.sym 79577 CLK$SB_IO_IN_$glb_clk
.sym 79579 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 79580 soc.spimemio.dout_data[5]
.sym 79581 soc.spimemio.dout_data[7]
.sym 79582 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 79583 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0
.sym 79584 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I2
.sym 79585 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 79586 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I1
.sym 79593 soc.spimemio.xfer_resetn
.sym 79601 soc.spimemio.dout_data[0]
.sym 79602 soc.spimemio.xfer_clk
.sym 79603 soc.spimemio.din_data[2]
.sym 79606 soc.spimemio.dout_data[2]
.sym 79607 soc.ram_ready
.sym 79609 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 79610 soc.spimemio.dout_data[3]
.sym 79611 soc.spimemio.dout_data[6]
.sym 79614 soc.spimemio.dout_data[5]
.sym 79620 soc.spimemio.dout_data[6]
.sym 79621 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 79625 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 79626 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 79628 soc.spimemio.dout_data[6]
.sym 79630 soc.spimemio.xfer_clk
.sym 79631 soc.spimemio.dout_data[2]
.sym 79634 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 79635 soc.spimemio.dout_data[4]
.sym 79636 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79637 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I2
.sym 79640 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I3
.sym 79644 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 79645 soc.spimemio.dout_data[5]
.sym 79646 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 79647 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_O
.sym 79653 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I3
.sym 79654 soc.spimemio.dout_data[6]
.sym 79655 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79656 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I2
.sym 79659 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 79660 soc.spimemio.dout_data[4]
.sym 79662 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 79665 soc.spimemio.dout_data[2]
.sym 79666 soc.spimemio.xfer_clk
.sym 79667 soc.spimemio.dout_data[6]
.sym 79668 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 79678 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 79679 soc.spimemio.dout_data[2]
.sym 79680 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 79689 soc.spimemio.dout_data[6]
.sym 79690 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 79691 soc.spimemio.dout_data[5]
.sym 79692 soc.spimemio.xfer_clk
.sym 79699 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_O
.sym 79700 CLK$SB_IO_IN_$glb_clk
.sym 79702 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 79703 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 79704 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 79705 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 79706 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 79708 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 79709 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 79712 soc.simpleuart_reg_div_do[21]
.sym 79717 soc.spimemio.dout_data[1]
.sym 79719 soc.spimemio.dout_data[0]
.sym 79726 soc.spimemio.din_data[6]
.sym 79727 soc.cpu.mem_rdata_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.sym 79730 iomem_addr[15]
.sym 79731 soc.simpleuart_reg_div_do[17]
.sym 79732 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 79733 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_O
.sym 79734 soc.simpleuart_reg_div_do[18]
.sym 79735 iomem_addr[6]
.sym 79737 soc.simpleuart_reg_div_do[20]
.sym 79746 resetn
.sym 79755 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79757 flash_io0_oe_SB_LUT4_I3_I2
.sym 79760 soc.spimemio.softreset
.sym 79765 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 79768 soc.spimemio_cfgreg_do[31]
.sym 79771 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 79782 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 79783 soc.spimemio_cfgreg_do[31]
.sym 79784 flash_io0_oe_SB_LUT4_I3_I2
.sym 79796 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79797 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 79801 resetn
.sym 79803 soc.spimemio.softreset
.sym 79823 CLK$SB_IO_IN_$glb_clk
.sym 79824 resetn_SB_LUT4_I3_O_$glb_sr
.sym 79825 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 79826 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 79827 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 79828 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 79829 soc.spimemio.rd_valid
.sym 79830 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 79831 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 79832 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 79835 soc.cpu.mem_rdata_SB_LUT4_O_15_I2
.sym 79838 soc.spimemio.dout_tag[3]
.sym 79840 iomem_addr[4]
.sym 79842 soc.spimemio.dout_tag[1]
.sym 79843 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 79847 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79850 soc.simpleuart_reg_div_do[22]
.sym 79853 iomem_addr[8]
.sym 79854 soc.spimemio_cfgreg_do[31]
.sym 79855 soc.spimemio_cfgreg_do[31]
.sym 79856 iomem_addr[20]
.sym 79858 soc.spimemio_cfgreg_do[22]
.sym 79859 soc.simpleuart_reg_div_do[19]
.sym 79860 soc.simpleuart_reg_div_do[23]
.sym 79866 soc.spimemio.rd_valid_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 79871 iomem_addr[7]
.sym 79873 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 79876 iomem_addr[4]
.sym 79877 soc.spimemio.rd_valid_SB_LUT4_I2_I1
.sym 79878 iomem_addr[21]
.sym 79882 iomem_addr[5]
.sym 79884 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 79885 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 79893 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 79895 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 79899 soc.spimemio.rd_valid_SB_LUT4_I2_I1
.sym 79901 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 79902 iomem_addr[4]
.sym 79935 soc.spimemio.rd_valid_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 79936 iomem_addr[21]
.sym 79937 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 79938 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 79941 iomem_addr[7]
.sym 79942 iomem_addr[5]
.sym 79943 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 79944 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 79949 soc.spimemio.rd_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 79950 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 79951 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 79952 soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 79953 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 79954 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 79955 soc.spimemio.rd_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 79964 iomem_addr[4]
.sym 79967 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 79970 soc.cpu.mem_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I1
.sym 79974 soc.spimemio.dout_data[3]
.sym 79975 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 79976 iomem_addr[3]
.sym 79977 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 79978 soc.spimemio.dout_data[4]
.sym 79979 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 79981 iomem_addr[3]
.sym 79990 soc.spimemio.rd_valid_SB_LUT4_I2_I0
.sym 79991 iomem_addr[20]
.sym 79992 soc.spimemio.rd_addr[13]
.sym 79993 soc.spimemio.rd_valid
.sym 79994 soc.spimemio.rd_addr[3]
.sym 79995 soc.spimemio.rd_inc
.sym 79996 iomem_addr[4]
.sym 79997 soc.spimemio.rd_valid_SB_LUT4_I2_I1
.sym 79999 iomem_addr[8]
.sym 80001 soc.spimemio.rd_addr[23]
.sym 80003 soc.spimemio.rd_inc
.sym 80004 iomem_addr[3]
.sym 80007 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 80008 iomem_addr[12]
.sym 80009 soc.spimemio.rd_valid_SB_LUT4_I2_I3
.sym 80011 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 80014 iomem_addr[13]
.sym 80015 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 80016 soc.spimemio.rd_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.sym 80017 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 80018 iomem_addr[23]
.sym 80019 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 80020 iomem_addr[16]
.sym 80022 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 80023 iomem_addr[8]
.sym 80025 soc.spimemio.rd_inc
.sym 80028 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 80030 iomem_addr[12]
.sym 80031 soc.spimemio.rd_inc
.sym 80034 soc.spimemio.rd_valid_SB_LUT4_I2_I3
.sym 80035 soc.spimemio.rd_valid_SB_LUT4_I2_I0
.sym 80036 soc.spimemio.rd_valid
.sym 80037 soc.spimemio.rd_valid_SB_LUT4_I2_I1
.sym 80041 iomem_addr[13]
.sym 80042 soc.spimemio.rd_inc
.sym 80043 soc.spimemio.rd_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.sym 80046 iomem_addr[23]
.sym 80047 soc.spimemio.rd_addr[23]
.sym 80048 iomem_addr[13]
.sym 80049 soc.spimemio.rd_addr[13]
.sym 80052 iomem_addr[4]
.sym 80053 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 80054 soc.spimemio.rd_inc
.sym 80058 iomem_addr[3]
.sym 80059 soc.spimemio.rd_addr[3]
.sym 80064 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 80065 iomem_addr[20]
.sym 80066 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 80067 iomem_addr[16]
.sym 80068 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 80069 CLK$SB_IO_IN_$glb_clk
.sym 80071 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 80072 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 80073 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 80074 soc.spimemio.rd_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.sym 80075 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 80076 soc.spimemio.rd_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 80077 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 80078 soc.spimemio.rd_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 80083 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 80085 iomem_addr[8]
.sym 80087 iomem_addr[20]
.sym 80088 iomem_addr[14]
.sym 80091 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 80092 iomem_addr[4]
.sym 80095 soc.spimemio.rd_addr[23]
.sym 80096 soc.spimemio.dout_data[6]
.sym 80097 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 80098 soc.spimemio.dout_data[2]
.sym 80099 soc.ram_ready
.sym 80103 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 80104 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 80106 soc.spimemio.din_data[2]
.sym 80112 iomem_addr[5]
.sym 80113 soc.spimemio.rd_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 80114 soc.spimemio.rd_valid_SB_LUT4_I2_O
.sym 80115 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 80118 iomem_addr[4]
.sym 80119 iomem_addr[6]
.sym 80120 soc.spimemio.rd_addr[8]
.sym 80121 soc.spimemio.rd_addr[12]
.sym 80123 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 80124 soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 80125 soc.spimemio.rd_addr[4]
.sym 80126 soc.spimemio.rd_inc
.sym 80127 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 80132 soc.spimemio.rd_inc
.sym 80133 iomem_addr[8]
.sym 80134 iomem_addr[14]
.sym 80135 iomem_addr[23]
.sym 80136 iomem_addr[3]
.sym 80137 iomem_addr[12]
.sym 80140 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 80141 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 80145 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 80146 soc.spimemio.rd_inc
.sym 80147 iomem_addr[5]
.sym 80151 soc.spimemio.rd_addr[8]
.sym 80152 iomem_addr[12]
.sym 80153 iomem_addr[8]
.sym 80154 soc.spimemio.rd_addr[12]
.sym 80157 soc.spimemio.rd_addr[4]
.sym 80158 iomem_addr[8]
.sym 80159 iomem_addr[4]
.sym 80160 soc.spimemio.rd_addr[8]
.sym 80163 soc.spimemio.rd_inc
.sym 80164 iomem_addr[14]
.sym 80165 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 80169 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 80170 iomem_addr[23]
.sym 80172 soc.spimemio.rd_inc
.sym 80175 soc.spimemio.rd_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 80177 iomem_addr[3]
.sym 80178 soc.spimemio.rd_inc
.sym 80181 soc.spimemio.rd_valid_SB_LUT4_I2_O
.sym 80183 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 80184 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 80187 iomem_addr[6]
.sym 80188 soc.spimemio.rd_inc
.sym 80189 soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 80191 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 80192 CLK$SB_IO_IN_$glb_clk
.sym 80194 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 80195 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 80196 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 80197 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 80198 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 80199 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 80200 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 80201 soc.spimemio.rd_valid_SB_LUT4_I2_1_I0_SB_LUT4_I0_I1
.sym 80206 soc.spimemio.rd_addr[17]
.sym 80211 iomem_addr[15]
.sym 80216 soc.spimemio.rd_addr[10]
.sym 80217 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 80218 soc.simpleuart_reg_div_do[17]
.sym 80219 iomem_addr[6]
.sym 80220 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 80221 iomem_addr[23]
.sym 80222 soc.spimemio.din_data[6]
.sym 80223 iomem_addr[12]
.sym 80224 soc.simpleuart_reg_div_do[20]
.sym 80225 soc.simpleuart_reg_div_do[18]
.sym 80226 iomem_addr[9]
.sym 80227 soc.cpu.mem_rdata_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.sym 80228 soc.spimemio.rd_inc
.sym 80229 iomem_wdata[26]
.sym 80235 soc.spimemio.rd_addr[5]
.sym 80237 iomem_addr[6]
.sym 80238 soc.spimemio.rd_addr[14]
.sym 80239 iomem_addr[5]
.sym 80240 soc.spimemio.rd_addr[3]
.sym 80241 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 80242 soc.spimemio.rd_addr[6]
.sym 80243 soc.spimemio.rd_addr[5]
.sym 80244 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 80245 soc.spimemio.rd_valid_SB_LUT4_I2_1_I0
.sym 80246 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 80247 iomem_addr[3]
.sym 80248 soc.spimemio.rd_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 80249 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 80250 soc.spimemio.rd_addr[6]
.sym 80253 iomem_addr[14]
.sym 80254 soc.spimemio.rd_inc
.sym 80255 iomem_addr[15]
.sym 80256 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 80258 soc.spimemio.rd_valid_SB_LUT4_I2_1_I0_SB_LUT4_I0_I1
.sym 80261 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 80262 iomem_addr[16]
.sym 80266 iomem_addr[3]
.sym 80268 iomem_addr[6]
.sym 80269 soc.spimemio.rd_valid_SB_LUT4_I2_1_I0_SB_LUT4_I0_I1
.sym 80270 soc.spimemio.rd_addr[6]
.sym 80271 soc.spimemio.rd_valid_SB_LUT4_I2_1_I0
.sym 80274 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 80275 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 80276 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 80277 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 80280 iomem_addr[6]
.sym 80281 soc.spimemio.rd_addr[3]
.sym 80282 iomem_addr[3]
.sym 80283 soc.spimemio.rd_addr[6]
.sym 80286 iomem_addr[3]
.sym 80287 soc.spimemio.rd_addr[5]
.sym 80288 soc.spimemio.rd_addr[3]
.sym 80289 iomem_addr[5]
.sym 80292 soc.spimemio.rd_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 80294 iomem_addr[15]
.sym 80295 soc.spimemio.rd_inc
.sym 80298 soc.spimemio.rd_addr[14]
.sym 80299 iomem_addr[14]
.sym 80300 soc.spimemio.rd_addr[5]
.sym 80301 iomem_addr[5]
.sym 80304 iomem_addr[16]
.sym 80305 soc.spimemio.rd_inc
.sym 80306 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 80310 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 80311 soc.spimemio.rd_addr[5]
.sym 80312 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 80313 iomem_addr[5]
.sym 80314 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 80315 CLK$SB_IO_IN_$glb_clk
.sym 80317 soc.cpu.mem_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 80318 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 80321 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 80322 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 80323 soc.spimemio.din_data[7]
.sym 80324 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 80332 iomem_wdata[17]
.sym 80341 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 80342 soc.simpleuart_reg_div_do[22]
.sym 80343 soc.simpleuart_reg_div_do[19]
.sym 80344 soc.simpleuart_reg_div_do[23]
.sym 80345 soc.spimemio_cfgreg_do[20]
.sym 80346 soc.spimemio_cfgreg_do[31]
.sym 80347 iomem_addr[19]
.sym 80348 iomem_addr[18]
.sym 80349 soc.spimemio.rd_addr[18]
.sym 80350 soc.spimemio_cfgreg_do[22]
.sym 80351 soc.simpleuart_reg_div_do[18]
.sym 80352 soc.simpleuart_reg_div_do[20]
.sym 80358 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 80359 iomem_addr[15]
.sym 80360 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 80361 iomem_addr[19]
.sym 80362 soc.spimemio.rd_addr[15]
.sym 80364 soc.spimemio.rd_addr[16]
.sym 80365 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 80366 soc.spimemio.rd_addr[9]
.sym 80369 iomem_addr[10]
.sym 80370 soc.spimemio.rd_addr[10]
.sym 80372 iomem_addr[18]
.sym 80373 soc.spimemio.rd_addr[19]
.sym 80375 soc.spimemio.rd_addr[18]
.sym 80378 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0
.sym 80381 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 80382 soc.spimemio.rd_addr[17]
.sym 80383 iomem_addr[17]
.sym 80384 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 80385 iomem_addr[16]
.sym 80386 iomem_addr[9]
.sym 80387 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 80388 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 80391 iomem_addr[10]
.sym 80392 soc.spimemio.rd_addr[17]
.sym 80393 iomem_addr[17]
.sym 80394 soc.spimemio.rd_addr[10]
.sym 80397 iomem_addr[15]
.sym 80400 soc.spimemio.rd_addr[15]
.sym 80403 soc.spimemio.rd_addr[19]
.sym 80404 iomem_addr[15]
.sym 80405 soc.spimemio.rd_addr[15]
.sym 80406 iomem_addr[19]
.sym 80409 iomem_addr[18]
.sym 80410 iomem_addr[16]
.sym 80411 soc.spimemio.rd_addr[18]
.sym 80412 soc.spimemio.rd_addr[16]
.sym 80415 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 80416 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 80417 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 80418 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 80421 soc.spimemio.rd_addr[9]
.sym 80423 iomem_addr[9]
.sym 80427 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0
.sym 80428 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 80429 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 80430 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 80434 soc.spimemio.rd_addr[16]
.sym 80436 iomem_addr[16]
.sym 80440 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 80441 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 80442 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 80443 soc.simpleuart_reg_div_do[18]
.sym 80444 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 80445 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 80446 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 80447 soc.simpleuart_reg_div_do[19]
.sym 80452 iomem_wdata[16]
.sym 80455 iomem_addr[1]
.sym 80456 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 80457 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 80462 soc.spimemio.state[12]
.sym 80464 iomem_addr[0]
.sym 80465 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 80466 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 80467 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 80469 soc.spimemio.valid
.sym 80470 soc.cpu.mem_do_wdata
.sym 80471 soc.spimemio.dout_data[3]
.sym 80472 iomem_addr[17]
.sym 80473 flash_csb_SB_LUT4_I1_I3
.sym 80474 iomem_wdata[17]
.sym 80475 soc.spimemio.dout_data[4]
.sym 80481 soc.cpu.mem_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 80488 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 80489 iomem_wdata[21]
.sym 80492 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 80495 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 80497 soc.simpleuart_reg_div_do[17]
.sym 80500 iomem_wdata[17]
.sym 80501 iomem_wdata[16]
.sym 80502 iomem_wdata[20]
.sym 80503 iomem_wdata[23]
.sym 80504 iomem_wdata[22]
.sym 80508 soc.simpleuart_reg_div_do[20]
.sym 80510 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 80517 iomem_wdata[17]
.sym 80520 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 80521 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 80522 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 80523 soc.simpleuart_reg_div_do[17]
.sym 80526 iomem_wdata[16]
.sym 80532 iomem_wdata[20]
.sym 80538 soc.cpu.mem_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 80539 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 80540 soc.simpleuart_reg_div_do[20]
.sym 80541 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 80544 iomem_wdata[21]
.sym 80553 iomem_wdata[22]
.sym 80559 iomem_wdata[23]
.sym 80560 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 80561 CLK$SB_IO_IN_$glb_clk
.sym 80562 resetn_SB_LUT4_I3_O_$glb_sr
.sym 80563 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 80564 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 80565 soc.spimemio_cfgreg_do[31]
.sym 80566 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 80568 soc.cpu.mem_rdata_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 80569 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 80570 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 80575 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 80576 iomem_addr[15]
.sym 80577 iomem_wdata[19]
.sym 80579 iomem_addr[7]
.sym 80580 iomem_addr[20]
.sym 80581 soc.spimemio.state[1]
.sym 80582 iomem_addr[16]
.sym 80583 soc.spimemio.state[9]
.sym 80584 iomem_addr[22]
.sym 80585 iomem_wdata[21]
.sym 80586 iomem_addr[14]
.sym 80588 soc.spimemio.dout_data[6]
.sym 80589 iomem_wdata[23]
.sym 80591 iomem_wstrb[3]
.sym 80592 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 80594 flash_csb_SB_LUT4_I1_I3
.sym 80596 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 80597 soc.ram_ready
.sym 80598 soc.spimemio.dout_data[2]
.sym 80604 soc.ram_ready
.sym 80605 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 80606 gpio_SB_DFFESR_Q_9_E
.sym 80607 iomem_wdata[23]
.sym 80608 soc.cpu.mem_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_I2
.sym 80610 soc.simpleuart_reg_div_do[22]
.sym 80613 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 80614 soc.simpleuart_reg_div_do[16]
.sym 80615 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 80616 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 80617 soc.spimemio_cfgreg_do[22]
.sym 80618 soc.mem_valid
.sym 80619 soc.cpu.mem_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_I1
.sym 80621 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 80622 iomem_wdata[22]
.sym 80623 soc.ram_ready
.sym 80625 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 80626 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 80627 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 80629 resetn
.sym 80630 iomem_wstrb[2]
.sym 80631 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 80633 flash_csb_SB_LUT4_I1_I3
.sym 80637 soc.simpleuart_reg_div_do[22]
.sym 80638 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 80639 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 80640 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 80643 soc.mem_valid
.sym 80644 soc.spimemio_cfgreg_do[22]
.sym 80645 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 80646 flash_csb_SB_LUT4_I1_I3
.sym 80649 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 80650 soc.simpleuart_reg_div_do[16]
.sym 80651 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 80652 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 80657 iomem_wdata[23]
.sym 80661 resetn
.sym 80662 iomem_wstrb[2]
.sym 80663 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 80667 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 80668 soc.ram_ready
.sym 80669 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 80670 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 80673 soc.cpu.mem_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_I1
.sym 80674 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 80675 soc.cpu.mem_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_I2
.sym 80676 soc.ram_ready
.sym 80682 iomem_wdata[22]
.sym 80683 gpio_SB_DFFESR_Q_9_E
.sym 80684 CLK$SB_IO_IN_$glb_clk
.sym 80685 resetn_SB_LUT4_I3_O_$glb_sr
.sym 80686 soc.cpu.mem_rdata_SB_LUT4_O_11_I1_SB_LUT4_O_I2
.sym 80687 soc.spimemio.buffer[18]
.sym 80688 soc.spimemio.buffer[21]
.sym 80689 soc.spimemio.buffer[19]
.sym 80690 soc.spimemio.buffer[20]
.sym 80691 soc.spimemio.buffer[16]
.sym 80692 soc.spimemio.buffer[23]
.sym 80693 soc.spimemio.buffer[22]
.sym 80699 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 80702 gpio_SB_DFFESR_Q_9_E
.sym 80707 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 80711 soc.mem_rdata[23]
.sym 80714 iomem_ready_SB_LUT4_I1_O
.sym 80715 gpio_SB_DFFESR_Q_9_E
.sym 80717 soc.mem_rdata[21]
.sym 80718 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 80719 soc.cpu.mem_rdata_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.sym 80720 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 80721 iomem_ready_SB_LUT4_I1_O
.sym 80727 soc.cpu.mem_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 80729 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2
.sym 80730 gpio[23]
.sym 80731 soc.spimemio_cfgreg_do[21]
.sym 80732 soc.ram_ready
.sym 80733 soc.cpu.mem_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I1
.sym 80735 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 80736 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 80737 soc.simpleuart_reg_div_do[21]
.sym 80738 gpio[16]
.sym 80739 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 80740 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 80742 soc.ram_ready
.sym 80743 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 80745 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 80746 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 80747 soc.cpu.mem_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 80748 soc.cpu.mem_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 80750 soc.mem_valid
.sym 80751 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 80752 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 80753 soc.cpu.mem_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 80754 flash_csb_SB_LUT4_I1_I3
.sym 80757 soc.spimem_rdata[23]
.sym 80760 soc.cpu.mem_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 80761 soc.spimem_rdata[23]
.sym 80762 soc.cpu.mem_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 80763 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 80766 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 80767 soc.cpu.mem_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I1
.sym 80768 soc.cpu.mem_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 80769 soc.ram_ready
.sym 80772 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 80773 soc.cpu.mem_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 80774 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 80775 soc.simpleuart_reg_div_do[21]
.sym 80778 soc.ram_ready
.sym 80779 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2
.sym 80780 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 80781 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 80784 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 80785 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 80786 soc.ram_ready
.sym 80787 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 80790 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 80791 flash_csb_SB_LUT4_I1_I3
.sym 80792 soc.mem_valid
.sym 80793 soc.spimemio_cfgreg_do[21]
.sym 80797 gpio[23]
.sym 80805 gpio[16]
.sym 80806 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 80807 CLK$SB_IO_IN_$glb_clk
.sym 80808 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 80809 soc.cpu.mem_rdata_SB_LUT4_O_11_I1
.sym 80810 soc.cpu.mem_rdata_SB_LUT4_O_11_I0
.sym 80811 soc.spimem_rdata[21]
.sym 80812 soc.spimem_rdata[18]
.sym 80813 soc.cpu.mem_rdata_SB_LUT4_O_9_I2
.sym 80814 soc.spimem_rdata[26]
.sym 80815 soc.spimem_rdata[23]
.sym 80816 soc.spimem_rdata[16]
.sym 80821 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 80822 iomem_wdata[20]
.sym 80826 gpio[16]
.sym 80827 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 80828 soc.spimemio.dout_data[1]
.sym 80829 iomem_wdata[20]
.sym 80830 iomem_wdata[18]
.sym 80832 soc.spimemio.dout_data[0]
.sym 80835 soc.spimemio.buffer[19]
.sym 80837 soc.spimemio.buffer[20]
.sym 80839 soc.mem_rdata[16]
.sym 80843 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 80850 soc.cpu.mem_rdata_SB_LUT4_O_5_I2
.sym 80852 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 80853 soc.cpu.mem_rdata_SB_LUT4_O_14_I2
.sym 80854 soc.cpu.mem_rdata_SB_LUT4_O_13_I2
.sym 80855 iomem_rdata[21]
.sym 80856 gpio[22]
.sym 80857 iomem_rdata[16]
.sym 80859 soc.cpu.mem_rdata_SB_LUT4_O_12_I1
.sym 80860 soc.cpu.mem_rdata_SB_LUT4_O_12_I0
.sym 80864 iomem_rdata[23]
.sym 80865 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 80866 iomem_rdata[22]
.sym 80870 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 80871 soc.spimem_rdata[26]
.sym 80873 soc.spimem_rdata[16]
.sym 80874 iomem_ready_SB_LUT4_I1_O
.sym 80875 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 80876 soc.spimem_rdata[21]
.sym 80877 soc.cpu.mem_rdata_SB_LUT4_O_14_I3
.sym 80878 soc.cpu.mem_rdata_SB_LUT4_O_13_I3
.sym 80880 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 80881 iomem_ready_SB_LUT4_I1_O
.sym 80883 gpio[22]
.sym 80889 iomem_rdata[21]
.sym 80890 iomem_ready_SB_LUT4_I1_O
.sym 80891 soc.cpu.mem_rdata_SB_LUT4_O_12_I0
.sym 80892 soc.cpu.mem_rdata_SB_LUT4_O_12_I1
.sym 80895 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 80896 iomem_ready_SB_LUT4_I1_O
.sym 80898 soc.spimem_rdata[21]
.sym 80903 soc.spimem_rdata[16]
.sym 80904 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 80907 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 80908 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 80909 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 80910 soc.spimem_rdata[26]
.sym 80913 soc.cpu.mem_rdata_SB_LUT4_O_13_I3
.sym 80914 soc.cpu.mem_rdata_SB_LUT4_O_13_I2
.sym 80915 iomem_ready_SB_LUT4_I1_O
.sym 80916 iomem_rdata[22]
.sym 80919 iomem_ready_SB_LUT4_I1_O
.sym 80920 iomem_rdata[23]
.sym 80921 soc.cpu.mem_rdata_SB_LUT4_O_5_I2
.sym 80925 soc.cpu.mem_rdata_SB_LUT4_O_14_I2
.sym 80926 soc.cpu.mem_rdata_SB_LUT4_O_14_I3
.sym 80927 iomem_rdata[16]
.sym 80928 iomem_ready_SB_LUT4_I1_O
.sym 80929 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 80930 CLK$SB_IO_IN_$glb_clk
.sym 80931 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 80932 soc.cpu.mem_rdata_SB_LUT4_O_9_I3
.sym 80933 soc.mem_rdata[19]
.sym 80934 soc.spimem_rdata[20]
.sym 80935 soc.cpu.mem_rdata_SB_LUT4_O_15_I3
.sym 80936 soc.cpu.mem_rdata_SB_LUT4_O_13_I3
.sym 80937 soc.spimem_rdata[22]
.sym 80938 soc.cpu.mem_rdata_SB_LUT4_O_10_I0
.sym 80939 soc.spimem_rdata[19]
.sym 80940 led_rgb_data[8]
.sym 80943 led_rgb_data[8]
.sym 80944 led_rgb_data_SB_DFFE_Q_9_E
.sym 80946 soc.mem_rdata[22]
.sym 80948 led_num_SB_DFFE_Q_E
.sym 80951 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 80952 gpio_SB_DFFESR_Q_9_E
.sym 80956 soc.mem_rdata[20]
.sym 80962 soc.cpu.mem_do_wdata
.sym 80963 gpio[17]
.sym 80964 soc.mem_rdata[18]
.sym 80966 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 80967 soc.mem_rdata[19]
.sym 80973 soc.cpu.mem_rdata_SB_LUT4_O_11_I1
.sym 80974 soc.cpu.mem_rdata_SB_LUT4_O_11_I0
.sym 80975 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 80977 soc.cpu.mem_rdata_SB_LUT4_O_6_I2
.sym 80978 gpio[18]
.sym 80979 gpio[17]
.sym 80982 soc.cpu.mem_rdata_SB_LUT4_O_10_I1
.sym 80986 gpio[19]
.sym 80987 gpio[20]
.sym 80990 iomem_rdata[20]
.sym 80992 iomem_ready_SB_LUT4_I1_O
.sym 80995 soc.cpu.mem_rdata_SB_LUT4_O_10_I0
.sym 80997 iomem_ready_SB_LUT4_I1_O
.sym 80998 gpio[21]
.sym 81000 iomem_rdata[18]
.sym 81002 iomem_rdata[26]
.sym 81006 iomem_rdata[18]
.sym 81007 soc.cpu.mem_rdata_SB_LUT4_O_11_I0
.sym 81008 soc.cpu.mem_rdata_SB_LUT4_O_11_I1
.sym 81009 iomem_ready_SB_LUT4_I1_O
.sym 81012 gpio[20]
.sym 81018 soc.cpu.mem_rdata_SB_LUT4_O_6_I2
.sym 81020 iomem_rdata[26]
.sym 81021 iomem_ready_SB_LUT4_I1_O
.sym 81026 gpio[18]
.sym 81030 soc.cpu.mem_rdata_SB_LUT4_O_10_I0
.sym 81031 iomem_rdata[20]
.sym 81032 soc.cpu.mem_rdata_SB_LUT4_O_10_I1
.sym 81033 iomem_ready_SB_LUT4_I1_O
.sym 81039 gpio[21]
.sym 81042 gpio[17]
.sym 81049 gpio[19]
.sym 81052 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 81053 CLK$SB_IO_IN_$glb_clk
.sym 81054 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 81062 soc.cpu.mem_state[0]
.sym 81070 resetn
.sym 81072 iomem_wdata[21]
.sym 81074 gpio[18]
.sym 81076 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 81079 led_rgb_data[13]
.sym 81081 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 81083 led_rgb_data[14]
.sym 81084 soc.mem_rdata[20]
.sym 81085 led_rgb_data[15]
.sym 81086 soc.cpu.mem_state[0]
.sym 81087 led_rgb_data[12]
.sym 81088 iomem_rdata[26]
.sym 81089 led_rgb_data[10]
.sym 81098 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 81099 soc.cpu.mem_rdata_SB_LUT4_O_15_I3
.sym 81100 iomem_ready_SB_LUT4_I1_O
.sym 81103 led_rgb_data[15]
.sym 81110 iomem_rdata[17]
.sym 81114 soc.cpu.mem_rdata_SB_LUT4_O_15_I2
.sym 81122 led_rgb_data[18]
.sym 81124 iomem_rdata[28]
.sym 81131 iomem_ready_SB_LUT4_I1_O
.sym 81132 iomem_rdata[28]
.sym 81142 led_rgb_data[15]
.sym 81153 soc.cpu.mem_rdata_SB_LUT4_O_15_I2
.sym 81154 iomem_rdata[17]
.sym 81155 iomem_ready_SB_LUT4_I1_O
.sym 81156 soc.cpu.mem_rdata_SB_LUT4_O_15_I3
.sym 81159 led_rgb_data[18]
.sym 81175 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 81176 CLK$SB_IO_IN_$glb_clk
.sym 81177 resetn_SB_LUT4_I3_O_$glb_sr
.sym 81178 ws2812_inst.led_reg[1][23]
.sym 81181 ws2812_inst.led_reg[1][3]
.sym 81182 ws2812_inst.led_reg[1][11]
.sym 81183 ws2812_inst.led_reg[1][7]
.sym 81185 ws2812_inst.led_reg[1][19]
.sym 81194 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 81198 led_rgb_data[10]
.sym 81199 led_rgb_data[15]
.sym 81203 resetn
.sym 81205 led_rgb_data[13]
.sym 81207 led_rgb_data[3]
.sym 81208 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 81209 gpio_SB_DFFESR_Q_E
.sym 81210 iomem_rdata[28]
.sym 81211 led_rgb_data[7]
.sym 81212 soc.cpu.mem_state[0]
.sym 81237 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 81239 led_rgb_data[18]
.sym 81245 led_rgb_data[15]
.sym 81290 led_rgb_data[18]
.sym 81294 led_rgb_data[15]
.sym 81298 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 81299 CLK$SB_IO_IN_$glb_clk
.sym 81300 resetn_SB_LUT4_I3_O_$glb_sr
.sym 81303 iomem_rdata[28]
.sym 81305 iomem_rdata[26]
.sym 81306 iomem_rdata[27]
.sym 81307 led_rgb_data_SB_DFFE_Q_E
.sym 81313 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 81315 led_rgb_data[14]
.sym 81317 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 81319 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 81326 led_rgb_data[14]
.sym 81327 led_rgb_data[15]
.sym 81328 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 81332 led_rgb_data[10]
.sym 81333 led_rgb_data[3]
.sym 81336 iomem_wdata[30]
.sym 81342 resetn
.sym 81344 ws2812_inst.led_reg[0][18]
.sym 81345 iomem_wdata[11]
.sym 81346 ws2812_inst.led_reg[0][15]
.sym 81349 ws2812_inst.led_reg[1][15]
.sym 81352 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 81353 led_rgb_data_SB_DFFE_Q_23_E
.sym 81356 ws2812_inst.led_reg[1][18]
.sym 81357 iomem_wstrb[3]
.sym 81359 ws2812_inst.led_counter[1]
.sym 81362 iomem_wdata[15]
.sym 81363 ws2812_inst.led_counter[2]
.sym 81373 ws2812_inst.led_counter[0]
.sym 81378 iomem_wdata[11]
.sym 81381 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 81382 resetn
.sym 81384 iomem_wstrb[3]
.sym 81389 iomem_wdata[15]
.sym 81399 ws2812_inst.led_reg[0][15]
.sym 81400 ws2812_inst.led_reg[1][15]
.sym 81401 ws2812_inst.led_counter[0]
.sym 81402 ws2812_inst.led_counter[1]
.sym 81417 ws2812_inst.led_reg[1][18]
.sym 81418 ws2812_inst.led_reg[0][18]
.sym 81419 ws2812_inst.led_counter[2]
.sym 81420 ws2812_inst.led_counter[0]
.sym 81421 led_rgb_data_SB_DFFE_Q_23_E
.sym 81422 CLK$SB_IO_IN_$glb_clk
.sym 81424 ws2812_inst.led_reg[4][13]
.sym 81425 ws2812_inst.led_reg[4][23]
.sym 81426 ws2812_inst.led_reg[4][19]
.sym 81427 ws2812_inst.led_reg[4][15]
.sym 81428 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 81429 ws2812_inst.led_reg[4][3]
.sym 81430 ws2812_inst.led_reg[4][18]
.sym 81436 led_rgb_data[3]
.sym 81441 iomem_wdata[11]
.sym 81442 led_rgb_data[7]
.sym 81445 iomem_wstrb[3]
.sym 81449 ws2812_inst.led_counter[2]
.sym 81451 ws2812_inst.led_reg[1][11]
.sym 81453 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 81456 led_rgb_data_SB_DFFE_Q_E
.sym 81457 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 81458 led_rgb_data[21]
.sym 81459 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 81465 soc.cpu.mem_state[1]
.sym 81466 soc.cpu.mem_xfer
.sym 81469 iomem_wdata[26]
.sym 81474 ws2812_inst.led_reg[3][18]
.sym 81475 iomem_wdata[29]
.sym 81476 iomem_wdata[28]
.sym 81478 iomem_wdata[27]
.sym 81481 ws2812_inst.led_counter[0]
.sym 81484 soc.cpu.mem_state[0]
.sym 81492 gpio_SB_DFFESR_Q_E
.sym 81495 ws2812_inst.led_reg[2][18]
.sym 81496 iomem_wdata[30]
.sym 81498 iomem_wdata[26]
.sym 81505 iomem_wdata[27]
.sym 81517 ws2812_inst.led_reg[3][18]
.sym 81518 ws2812_inst.led_reg[2][18]
.sym 81519 ws2812_inst.led_counter[0]
.sym 81524 iomem_wdata[30]
.sym 81528 soc.cpu.mem_state[0]
.sym 81529 soc.cpu.mem_state[1]
.sym 81530 soc.cpu.mem_xfer
.sym 81534 iomem_wdata[28]
.sym 81540 iomem_wdata[29]
.sym 81544 gpio_SB_DFFESR_Q_E
.sym 81545 CLK$SB_IO_IN_$glb_clk
.sym 81546 resetn_SB_LUT4_I3_O_$glb_sr
.sym 81554 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 81560 ws2812_inst.led_reg[3][18]
.sym 81563 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 81564 iomem_wdata[28]
.sym 81565 led_rgb_data[9]
.sym 81567 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 81568 iomem_wdata[19]
.sym 81570 led_rgb_data[7]
.sym 81571 led_rgb_data[14]
.sym 81572 led_rgb_data[12]
.sym 81574 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 81576 led_rgb_data[13]
.sym 81592 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 81597 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 81598 ws2812_inst.led_counter[1]
.sym 81599 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 81600 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 81601 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 81602 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 81609 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 81619 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 81621 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 81622 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 81623 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 81624 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 81651 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 81653 ws2812_inst.led_counter[1]
.sym 81654 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 81667 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 81668 CLK$SB_IO_IN_$glb_clk
.sym 81669 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 81670 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 81673 ws2812_inst.led_reg[5][12]
.sym 81674 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 81675 ws2812_inst.led_reg[5][13]
.sym 81676 ws2812_inst.led_reg[5][18]
.sym 81683 led_rgb_data[8]
.sym 81690 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 81703 led_rgb_data[13]
.sym 81714 ws2812_inst.led_counter[1]
.sym 81716 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 81718 led_rgb_data[18]
.sym 81724 ws2812_inst.led_counter[2]
.sym 81726 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 81727 ws2812_inst.led_reg[6][18]
.sym 81729 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 81732 led_rgb_data[12]
.sym 81734 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 81738 ws2812_inst.rgb_counter[4]
.sym 81739 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 81745 led_rgb_data[18]
.sym 81756 ws2812_inst.rgb_counter[4]
.sym 81757 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 81758 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 81759 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 81783 led_rgb_data[12]
.sym 81786 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 81787 ws2812_inst.led_reg[6][18]
.sym 81788 ws2812_inst.led_counter[1]
.sym 81789 ws2812_inst.led_counter[2]
.sym 81790 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 81791 CLK$SB_IO_IN_$glb_clk
.sym 81792 resetn_SB_LUT4_I3_O_$glb_sr
.sym 81793 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 81794 ws2812_inst.led_reg[0][11]
.sym 81795 ws2812_inst.led_reg[0][17]
.sym 81796 ws2812_inst.led_reg[0][12]
.sym 81797 ws2812_inst.led_reg[0][13]
.sym 81798 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 81799 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 81800 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 81808 ws2812_inst.led_counter[1]
.sym 81814 led_rgb_data[17]
.sym 81818 led_rgb_data[14]
.sym 81820 ws2812_inst.rgb_counter[2]
.sym 81824 led_rgb_data[10]
.sym 81826 led_rgb_data[8]
.sym 81827 led_rgb_data[12]
.sym 81836 ws2812_inst.rgb_counter[2]
.sym 81837 ws2812_inst.led_reg[4][6]
.sym 81838 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 81839 led_rgb_data[6]
.sym 81840 ws2812_inst.led_reg[6][12]
.sym 81842 led_rgb_data[12]
.sym 81844 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 81845 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 81848 ws2812_inst.led_reg[5][6]
.sym 81849 led_rgb_data[22]
.sym 81850 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 81851 ws2812_inst.led_counter[1]
.sym 81857 ws2812_inst.led_counter[2]
.sym 81858 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 81859 ws2812_inst.led_counter[0]
.sym 81864 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 81865 ws2812_inst.led_counter[2]
.sym 81868 led_rgb_data[12]
.sym 81881 led_rgb_data[22]
.sym 81887 led_rgb_data[6]
.sym 81891 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 81893 ws2812_inst.rgb_counter[2]
.sym 81894 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 81897 ws2812_inst.led_reg[4][6]
.sym 81898 ws2812_inst.led_counter[0]
.sym 81899 ws2812_inst.led_reg[5][6]
.sym 81903 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 81904 ws2812_inst.led_counter[2]
.sym 81905 ws2812_inst.led_reg[6][12]
.sym 81906 ws2812_inst.led_counter[1]
.sym 81909 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 81910 ws2812_inst.led_counter[2]
.sym 81911 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 81912 ws2812_inst.rgb_counter[2]
.sym 81913 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 81914 CLK$SB_IO_IN_$glb_clk
.sym 81915 resetn_SB_LUT4_I3_O_$glb_sr
.sym 81916 ws2812_inst.led_reg[1][17]
.sym 81917 ws2812_inst.led_reg[1][10]
.sym 81918 ws2812_inst.led_reg[1][8]
.sym 81919 ws2812_inst.led_reg[1][12]
.sym 81920 ws2812_inst.led_reg[1][0]
.sym 81921 ws2812_inst.led_reg[1][13]
.sym 81922 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 81923 ws2812_inst.led_reg[1][6]
.sym 81934 $PACKER_VCC_NET
.sym 81941 ws2812_inst.led_counter[2]
.sym 81943 led_rgb_data[21]
.sym 81944 ws2812_inst.led_counter[2]
.sym 81946 led_rgb_data[9]
.sym 81947 led_rgb_data[17]
.sym 81948 led_rgb_data[4]
.sym 81949 led_rgb_data[5]
.sym 81950 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 81951 led_rgb_data[1]
.sym 81957 led_rgb_data[6]
.sym 81959 led_rgb_data[22]
.sym 81961 ws2812_inst.rgb_counter[3]
.sym 81965 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 81967 ws2812_inst.led_reg[4][22]
.sym 81968 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 81969 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 81971 ws2812_inst.led_reg[0][8]
.sym 81973 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 81976 ws2812_inst.led_reg[5][22]
.sym 81977 ws2812_inst.led_counter[0]
.sym 81979 ws2812_inst.led_counter[1]
.sym 81983 ws2812_inst.led_reg[1][8]
.sym 81984 led_rgb_data[10]
.sym 81985 ws2812_inst.led_reg[3][8]
.sym 81986 ws2812_inst.led_reg[2][8]
.sym 81990 ws2812_inst.led_counter[0]
.sym 81991 ws2812_inst.led_reg[1][8]
.sym 81992 ws2812_inst.led_counter[1]
.sym 81993 ws2812_inst.led_reg[3][8]
.sym 81997 led_rgb_data[10]
.sym 82011 led_rgb_data[22]
.sym 82014 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 82016 ws2812_inst.rgb_counter[3]
.sym 82017 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 82020 ws2812_inst.led_reg[5][22]
.sym 82021 ws2812_inst.led_counter[0]
.sym 82022 ws2812_inst.led_reg[4][22]
.sym 82026 led_rgb_data[6]
.sym 82032 ws2812_inst.led_reg[0][8]
.sym 82033 ws2812_inst.led_counter[0]
.sym 82034 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 82035 ws2812_inst.led_reg[2][8]
.sym 82036 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 82037 CLK$SB_IO_IN_$glb_clk
.sym 82038 resetn_SB_LUT4_I3_O_$glb_sr
.sym 82039 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 82040 ws2812_inst.led_reg[5][9]
.sym 82041 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 82042 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 82043 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 82044 ws2812_inst.led_reg[5][17]
.sym 82045 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 82046 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 82051 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 82057 led_rgb_data[9]
.sym 82060 ws2812_inst.led_reg[1][10]
.sym 82067 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 82082 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 82084 ws2812_inst.rgb_counter[2]
.sym 82087 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 82088 ws2812_inst.rgb_counter[3]
.sym 82090 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 82091 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 82093 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 82094 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 82095 ws2812_inst.led_counter[2]
.sym 82100 led_rgb_data[8]
.sym 82103 led_rgb_data[21]
.sym 82125 ws2812_inst.rgb_counter[2]
.sym 82126 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 82127 ws2812_inst.led_counter[2]
.sym 82128 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 82134 led_rgb_data[8]
.sym 82140 led_rgb_data[21]
.sym 82155 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 82156 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 82157 ws2812_inst.rgb_counter[3]
.sym 82158 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 82159 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 82160 CLK$SB_IO_IN_$glb_clk
.sym 82161 resetn_SB_LUT4_I3_O_$glb_sr
.sym 82163 ws2812_inst.led_reg[6][17]
.sym 82164 ws2812_inst.led_reg[6][1]
.sym 82166 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 82167 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 82168 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 82169 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 82174 ws2812_inst.data_SB_DFFESR_Q_E
.sym 82175 ws2812_inst.rgb_counter[1]
.sym 82179 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 82181 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 82182 ws2812_inst.rgb_counter[1]
.sym 82184 ws2812_inst.rgb_counter[3]
.sym 82188 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 82190 ws2812_inst.led_reg[1][21]
.sym 82197 led_rgb_data[20]
.sym 82206 ws2812_inst.led_reg[5][8]
.sym 82207 ws2812_inst.led_counter[0]
.sym 82208 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 82216 ws2812_inst.led_reg[6][8]
.sym 82217 ws2812_inst.led_counter[1]
.sym 82218 ws2812_inst.led_reg[4][8]
.sym 82220 led_rgb_data[4]
.sym 82221 led_rgb_data[1]
.sym 82230 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 82248 ws2812_inst.led_reg[6][8]
.sym 82249 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 82251 ws2812_inst.led_counter[1]
.sym 82255 led_rgb_data[1]
.sym 82267 ws2812_inst.led_counter[0]
.sym 82268 ws2812_inst.led_reg[5][8]
.sym 82269 ws2812_inst.led_reg[4][8]
.sym 82273 led_rgb_data[4]
.sym 82282 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 82283 CLK$SB_IO_IN_$glb_clk
.sym 82284 resetn_SB_LUT4_I3_O_$glb_sr
.sym 82285 ws2812_inst.led_reg[1][21]
.sym 82286 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 82287 ws2812_inst.led_reg[1][20]
.sym 82288 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 82289 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 82290 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI_SB_CARRY_I1_CI
.sym 82291 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 82292 ws2812_inst.led_reg[1][1]
.sym 82303 ws2812_inst.led_counter[0]
.sym 82304 ws2812_inst.led_counter[2]
.sym 82305 ws2812_inst.led_counter[1]
.sym 82314 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 82326 ws2812_inst.led_reg[4][21]
.sym 82331 ws2812_inst.led_counter[0]
.sym 82334 ws2812_inst.led_reg[5][21]
.sym 82337 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 82340 led_rgb_data[21]
.sym 82341 led_rgb_data[1]
.sym 82350 led_rgb_data[8]
.sym 82356 led_rgb_data[5]
.sym 82360 led_rgb_data[21]
.sym 82379 led_rgb_data[5]
.sym 82385 led_rgb_data[1]
.sym 82395 ws2812_inst.led_reg[4][21]
.sym 82396 ws2812_inst.led_reg[5][21]
.sym 82398 ws2812_inst.led_counter[0]
.sym 82403 led_rgb_data[8]
.sym 82405 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 82406 CLK$SB_IO_IN_$glb_clk
.sym 82407 resetn_SB_LUT4_I3_O_$glb_sr
.sym 82424 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 82431 ws2812_inst.led_reg[1][20]
.sym 82434 ws2812_inst.led_reg[5][1]
.sym 82442 led_rgb_data[5]
.sym 82452 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 82453 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 82455 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 82456 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 82458 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 82460 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 82463 $PACKER_VCC_NET
.sym 82474 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 82480 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 82481 $nextpnr_ICESTORM_LC_18$O
.sym 82484 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 82487 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 82489 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 82490 $PACKER_VCC_NET
.sym 82493 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 82496 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 82499 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 82501 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 82505 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[6]
.sym 82508 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 82511 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[7]
.sym 82514 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 82517 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[8]
.sym 82519 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 82523 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[9]
.sym 82525 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 82533 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 82534 ws2812_inst.led_reg[5][5]
.sym 82537 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 82538 ws2812_inst.led_reg[5][1]
.sym 82551 ws2812_inst.led_counter[2]
.sym 82554 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 82567 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[9]
.sym 82573 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 82574 ws2812_inst.data_SB_DFFESR_Q_E
.sym 82578 ws2812_inst.led_reg[4][5]
.sym 82581 ws2812_inst.led_counter[0]
.sym 82583 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 82591 ws2812_inst.led_reg[5][5]
.sym 82594 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 82598 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 82604 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 82607 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 82611 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 82612 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 82613 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 82614 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 82617 ws2812_inst.led_counter[0]
.sym 82619 ws2812_inst.led_reg[4][5]
.sym 82620 ws2812_inst.led_reg[5][5]
.sym 82651 ws2812_inst.data_SB_DFFESR_Q_E
.sym 82652 CLK$SB_IO_IN_$glb_clk
.sym 82653 resetn_SB_LUT4_I3_O_$glb_sr
.sym 82664 ws2812_inst.data_SB_DFFESR_Q_E
.sym 82666 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 82754 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 82755 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 82756 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 82757 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 82758 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 82759 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 82760 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 82761 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 82786 soc.memory.rdata_1[22]
.sym 82788 iomem_wdata[23]
.sym 82789 flash_io0_do
.sym 82797 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 82798 soc.spimemio.xfer_io1_90_SB_DFFNSR_Q_D
.sym 82800 soc.spimemio.xfer_io1_90
.sym 82801 soc.spimemio_cfgreg_do[22]
.sym 82802 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 82803 soc.spimemio_cfgreg_do[31]
.sym 82806 soc.spimemio.xfer_io1_90_SB_DFFNSR_Q_D
.sym 82807 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 82808 soc.spimemio.xfer_clk
.sym 82811 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 82812 flash_io1_do_SB_LUT4_O_I2
.sym 82816 soc.spimemio.xfer.obuffer[5]
.sym 82818 soc.spimemio.config_do[1]
.sym 82819 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 82820 soc.spimemio.xfer.obuffer[6]
.sym 82821 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 82822 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 82823 soc.spimemio.xfer.obuffer[2]
.sym 82825 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 82826 soc.spimemio.xfer.obuffer[4]
.sym 82827 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 82829 soc.spimemio.xfer_io1_90
.sym 82830 soc.spimemio.xfer_io1_90_SB_DFFNSR_Q_D
.sym 82831 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 82832 soc.spimemio_cfgreg_do[22]
.sym 82835 soc.spimemio.xfer.obuffer[6]
.sym 82836 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 82837 soc.spimemio.xfer_clk
.sym 82838 soc.spimemio.xfer.obuffer[5]
.sym 82841 soc.spimemio.xfer.obuffer[2]
.sym 82842 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 82843 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 82847 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 82848 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 82849 soc.spimemio.xfer.obuffer[4]
.sym 82855 soc.spimemio.xfer_io1_90_SB_DFFNSR_Q_D
.sym 82860 soc.spimemio.config_do[1]
.sym 82861 soc.spimemio_cfgreg_do[31]
.sym 82862 flash_io1_do_SB_LUT4_O_I2
.sym 82865 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 82866 soc.spimemio.xfer_clk
.sym 82867 soc.spimemio.xfer.obuffer[2]
.sym 82868 soc.spimemio.xfer.obuffer[6]
.sym 82871 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 82872 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 82873 soc.spimemio.xfer.obuffer[6]
.sym 82874 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 82876 CLK$SB_IO_IN_$glb_clk
.sym 82877 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 82882 soc.spimemio.xfer.obuffer[3]
.sym 82883 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 82884 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 82885 soc.spimemio.xfer.obuffer[2]
.sym 82886 soc.spimemio.xfer.obuffer[5]
.sym 82887 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 82888 soc.spimemio.xfer.obuffer[4]
.sym 82889 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 82896 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 82897 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 82900 soc.spimemio.xfer_clk
.sym 82901 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 82902 soc.cpu.mem_rdata_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.sym 82903 iomem_addr[16]
.sym 82921 soc.spimemio.xfer_clk
.sym 82923 flash_io0_oe_SB_LUT4_O_I2
.sym 82925 soc.spimemio.xfer.obuffer[1]
.sym 82926 soc.spimemio.din_data[3]
.sym 82930 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 82931 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 82932 soc.spimemio.xfer.obuffer[0]
.sym 82939 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 82942 soc.spimemio.xfer.xfer_qspi
.sym 82943 soc.spimemio.xfer_resetn
.sym 82944 soc.spimemio.xfer.xfer_dspi
.sym 82945 soc.spimemio.din_rd
.sym 82948 soc.spimemio.din_data[0]
.sym 82951 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 82959 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 82960 soc.spimemio.din_data[0]
.sym 82961 soc.spimemio.din_rd
.sym 82963 soc.spimemio.xfer.obuffer[6]
.sym 82965 soc.spimemio.xfer.xfer_dspi
.sym 82966 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 82968 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 82969 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 82971 soc.spimemio.xfer.xfer_qspi
.sym 82972 soc.spimemio.xfer.obuffer[5]
.sym 82973 soc.spimemio.xfer.obuffer[7]
.sym 82974 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 82975 soc.spimemio.xfer.obuffer[3]
.sym 82976 soc.spimemio.xfer_clk
.sym 82977 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 82979 soc.spimemio.xfer.xfer_ddr
.sym 82981 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 82982 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 82984 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 82986 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 82987 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 82988 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 82992 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 82993 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 82994 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 82995 soc.spimemio.xfer.obuffer[7]
.sym 82998 soc.spimemio.xfer.obuffer[7]
.sym 82999 soc.spimemio.xfer.obuffer[3]
.sym 83000 soc.spimemio.xfer_clk
.sym 83001 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 83004 soc.spimemio.xfer.xfer_dspi
.sym 83005 soc.spimemio.xfer.xfer_qspi
.sym 83006 soc.spimemio.xfer.obuffer[5]
.sym 83007 soc.spimemio.xfer.obuffer[7]
.sym 83010 soc.spimemio.xfer.xfer_qspi
.sym 83011 soc.spimemio.xfer.xfer_dspi
.sym 83013 soc.spimemio.xfer.xfer_ddr
.sym 83016 soc.spimemio.xfer.obuffer[5]
.sym 83018 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 83019 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 83023 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 83024 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 83025 soc.spimemio.xfer.obuffer[3]
.sym 83028 soc.spimemio.din_rd
.sym 83029 soc.spimemio.din_data[0]
.sym 83030 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83031 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 83034 soc.spimemio.xfer.obuffer[7]
.sym 83035 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 83036 soc.spimemio.xfer_clk
.sym 83037 soc.spimemio.xfer.obuffer[6]
.sym 83038 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 83039 CLK$SB_IO_IN_$glb_clk
.sym 83040 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 83041 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 83042 soc.spimemio.xfer.obuffer[1]
.sym 83044 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 83045 soc.spimemio.xfer.obuffer[0]
.sym 83046 soc.spimemio.xfer.obuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 83047 soc.spimemio.xfer.obuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 83048 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 83057 soc.spimemio.xfer_clk
.sym 83058 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 83060 iomem_addr[8]
.sym 83061 iomem_addr[11]
.sym 83065 soc.spimemio.xfer.xfer_ddr
.sym 83066 soc.spimemio.din_data[4]
.sym 83067 $PACKER_VCC_NET
.sym 83069 soc.spimemio.xfer_clk
.sym 83070 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 83071 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 83072 soc.spimemio.din_data[5]
.sym 83075 iomem_wdata[29]
.sym 83082 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 83083 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 83084 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 83085 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 83088 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 83090 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E
.sym 83093 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 83096 soc.spimemio.xfer.obuffer[4]
.sym 83097 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2
.sym 83099 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83100 soc.spimemio.xfer.xfer_qspi
.sym 83102 soc.spimemio.xfer_clk
.sym 83107 soc.spimemio.din_data[6]
.sym 83108 soc.spimemio.xfer_resetn
.sym 83109 soc.spimemio.xfer.xfer_dspi
.sym 83110 soc.spimemio.xfer.obuffer[6]
.sym 83112 soc.spimemio.din_data[7]
.sym 83117 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 83118 soc.spimemio.xfer_resetn
.sym 83121 soc.spimemio.xfer.obuffer[6]
.sym 83124 soc.spimemio.xfer.xfer_qspi
.sym 83127 soc.spimemio.xfer.xfer_qspi
.sym 83128 soc.spimemio.xfer.obuffer[6]
.sym 83129 soc.spimemio.xfer.xfer_dspi
.sym 83130 soc.spimemio.xfer.obuffer[4]
.sym 83133 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 83134 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2
.sym 83136 soc.spimemio.xfer.xfer_dspi
.sym 83139 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 83140 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83141 soc.spimemio.din_data[6]
.sym 83145 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E
.sym 83147 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 83148 soc.spimemio.xfer_clk
.sym 83152 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83153 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 83154 soc.spimemio.din_data[7]
.sym 83157 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 83160 soc.spimemio.xfer.xfer_qspi
.sym 83161 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 83162 CLK$SB_IO_IN_$glb_clk
.sym 83164 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 83165 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 83166 soc.spimemio.xfer.xfer_qspi
.sym 83167 soc.spimemio.xfer.xfer_dspi
.sym 83168 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 83169 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 83170 soc.spimemio.xfer.xfer_ddr
.sym 83174 soc.spimemio.dout_data[5]
.sym 83176 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83178 iomem_wdata[22]
.sym 83181 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 83182 iomem_addr[3]
.sym 83184 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E
.sym 83188 iomem_addr[9]
.sym 83190 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 83192 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 83194 iomem_wdata[24]
.sym 83195 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 83196 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83197 soc.spimemio.xfer_clk
.sym 83198 soc.spimemio.din_data[7]
.sym 83199 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 83207 soc.spimemio.xfer_clk
.sym 83208 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 83209 soc.spimemio.xfer.count[0]
.sym 83210 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 83213 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 83214 soc.spimemio.xfer.xfer_qspi
.sym 83215 soc.spimemio.xfer_resetn
.sym 83216 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 83220 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 83222 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 83223 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 83224 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 83231 flash_io0_oe_SB_LUT4_O_I2
.sym 83232 soc.spimemio.xfer.xfer_dspi
.sym 83233 soc.spimemio.xfer.count[0]
.sym 83234 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 83235 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83236 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2
.sym 83238 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 83239 soc.spimemio.xfer.count[0]
.sym 83240 soc.spimemio.xfer_clk
.sym 83241 flash_io0_oe_SB_LUT4_O_I2
.sym 83244 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 83246 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 83252 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2
.sym 83253 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 83256 soc.spimemio.xfer_resetn
.sym 83257 soc.spimemio.xfer_clk
.sym 83258 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 83259 soc.spimemio.xfer.xfer_dspi
.sym 83262 soc.spimemio.xfer.xfer_qspi
.sym 83263 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83264 soc.spimemio.xfer.count[0]
.sym 83265 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 83268 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83270 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 83271 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 83275 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83277 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 83280 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83282 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 83283 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 83284 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 83285 CLK$SB_IO_IN_$glb_clk
.sym 83286 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 83287 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3
.sym 83288 soc.memory.wen[3]
.sym 83289 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 83290 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 83291 soc.spimemio.xfer.xfer_ddr_q
.sym 83292 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 83293 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83294 soc.memory.wen[2]
.sym 83298 soc.spimemio.dout_data[7]
.sym 83302 soc.spimemio.xfer.xfer_dspi
.sym 83306 soc.ram_ready
.sym 83307 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83309 soc.spimemio.xfer.count[0]
.sym 83310 soc.spimemio.xfer.xfer_qspi
.sym 83315 soc.spimemio.din_data[1]
.sym 83316 soc.spimemio.xfer.count[0]
.sym 83317 soc.spimemio.din_data[3]
.sym 83318 soc.memory.wen[2]
.sym 83319 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 83320 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 83321 soc.spimemio.din_ddr
.sym 83329 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_O_I1
.sym 83330 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 83331 soc.spimemio.xfer.xfer_dspi
.sym 83333 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83334 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 83337 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 83338 soc.spimemio.xfer_clk
.sym 83339 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3
.sym 83343 soc.spimemio.xfer_csb
.sym 83347 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E
.sym 83350 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 83356 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83357 soc.spimemio.xfer_resetn
.sym 83361 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 83363 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 83367 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83368 soc.spimemio.xfer_resetn
.sym 83370 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 83374 soc.spimemio.xfer_clk
.sym 83375 soc.spimemio.xfer_csb
.sym 83376 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83379 soc.spimemio.xfer.xfer_dspi
.sym 83380 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 83381 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_O_I1
.sym 83393 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E
.sym 83394 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3
.sym 83399 soc.spimemio.xfer_resetn
.sym 83407 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 83408 CLK$SB_IO_IN_$glb_clk
.sym 83409 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 83410 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I3_SB_LUT4_O_I1
.sym 83411 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I3
.sym 83414 soc.spimemio.xfer.xfer_tag[0]
.sym 83417 soc.spimemio.xfer.xfer_tag[3]
.sym 83424 iomem_addr[15]
.sym 83425 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 83427 iomem_addr[14]
.sym 83428 soc.spimemio.xfer_clk
.sym 83429 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83435 iomem_wstrb[3]
.sym 83436 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 83439 soc.spimemio.din_tag[0]
.sym 83441 iomem_wstrb[2]
.sym 83442 soc.spimemio.din_rd
.sym 83443 soc.spimemio.din_tag[3]
.sym 83444 soc.spimemio.xfer_resetn
.sym 83445 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 83451 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83453 soc.spimemio.xfer_clk
.sym 83455 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0
.sym 83456 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I2
.sym 83458 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I1
.sym 83459 soc.spimemio.dout_data[6]
.sym 83461 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 83462 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 83465 soc.spimemio.dout_data[1]
.sym 83466 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 83468 soc.spimemio.dout_data[5]
.sym 83469 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 83471 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 83472 soc.spimemio.dout_data[3]
.sym 83473 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 83475 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 83476 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I3
.sym 83477 soc.spimemio.dout_data[7]
.sym 83478 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_O
.sym 83479 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 83482 soc.spimemio.dout_data[4]
.sym 83484 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 83485 soc.spimemio.dout_data[3]
.sym 83486 soc.spimemio.xfer_clk
.sym 83487 soc.spimemio.dout_data[7]
.sym 83490 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I2
.sym 83491 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83492 soc.spimemio.dout_data[5]
.sym 83493 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I3
.sym 83496 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0
.sym 83497 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I1
.sym 83498 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83499 soc.spimemio.dout_data[7]
.sym 83502 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 83503 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83504 soc.spimemio.dout_data[5]
.sym 83505 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 83509 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 83510 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 83511 soc.spimemio.dout_data[3]
.sym 83514 soc.spimemio.dout_data[1]
.sym 83515 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 83516 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 83520 soc.spimemio.xfer_clk
.sym 83521 soc.spimemio.dout_data[5]
.sym 83522 soc.spimemio.dout_data[4]
.sym 83523 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 83526 soc.spimemio.dout_data[7]
.sym 83527 soc.spimemio.xfer_clk
.sym 83528 soc.spimemio.dout_data[6]
.sym 83529 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 83530 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_O
.sym 83531 CLK$SB_IO_IN_$glb_clk
.sym 83535 soc.spimemio.din_rd
.sym 83540 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 83546 iomem_addr[11]
.sym 83548 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E
.sym 83549 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83558 soc.spimemio.dout_data[7]
.sym 83559 $PACKER_VCC_NET
.sym 83562 soc.spimemio.din_data[4]
.sym 83563 soc.spimemio.dout_data[3]
.sym 83564 iomem_addr[7]
.sym 83565 soc.spimemio.valid
.sym 83566 iomem_wdata[29]
.sym 83568 soc.spimemio.din_data[5]
.sym 83578 soc.spimemio.dout_tag[3]
.sym 83580 soc.spimemio.dout_tag[1]
.sym 83583 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 83584 soc.spimemio.dout_tag[0]
.sym 83586 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 83588 soc.spimemio.dout_tag[1]
.sym 83590 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 83591 soc.spimemio.dout_tag[2]
.sym 83592 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 83597 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 83599 soc.spimemio.dout_tag[2]
.sym 83608 soc.spimemio.dout_tag[0]
.sym 83609 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 83614 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 83616 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 83619 soc.spimemio.dout_tag[3]
.sym 83620 soc.spimemio.dout_tag[1]
.sym 83621 soc.spimemio.dout_tag[2]
.sym 83622 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 83626 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 83627 soc.spimemio.dout_tag[0]
.sym 83628 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 83631 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 83632 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 83634 soc.spimemio.dout_tag[0]
.sym 83643 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 83644 soc.spimemio.dout_tag[1]
.sym 83645 soc.spimemio.dout_tag[3]
.sym 83646 soc.spimemio.dout_tag[2]
.sym 83649 soc.spimemio.dout_tag[2]
.sym 83650 soc.spimemio.dout_tag[3]
.sym 83651 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 83652 soc.spimemio.dout_tag[1]
.sym 83656 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 83657 soc.spimemio.din_rd_SB_DFFESR_Q_D
.sym 83658 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 83659 soc.spimemio.rd_wait
.sym 83660 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 83661 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 83662 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 83663 soc.spimemio.jump_SB_LUT4_O_I2
.sym 83669 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 83670 soc.spimemio.dout_tag[0]
.sym 83673 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 83674 iomem_addr[2]
.sym 83676 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 83678 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 83681 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 83682 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83683 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 83684 iomem_addr[9]
.sym 83686 soc.spimemio.rd_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.sym 83689 soc.spimemio.din_data[7]
.sym 83690 soc.spimemio.rd_inc
.sym 83698 soc.spimemio.rd_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 83699 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 83700 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 83701 soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 83702 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 83703 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 83704 iomem_addr[4]
.sym 83705 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 83706 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 83707 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 83708 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 83710 iomem_addr[6]
.sym 83711 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 83712 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 83713 iomem_addr[3]
.sym 83714 soc.spimemio.din_rd_SB_DFFESR_Q_D
.sym 83715 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 83716 iomem_addr[19]
.sym 83717 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 83718 iomem_addr[3]
.sym 83720 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 83721 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 83722 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 83724 iomem_addr[7]
.sym 83725 iomem_addr[5]
.sym 83726 iomem_addr[8]
.sym 83727 iomem_addr[20]
.sym 83728 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 83730 iomem_addr[8]
.sym 83731 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 83732 iomem_addr[7]
.sym 83733 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 83736 iomem_addr[3]
.sym 83737 iomem_addr[6]
.sym 83738 soc.spimemio.rd_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 83739 soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 83742 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 83743 soc.spimemio.rd_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 83744 iomem_addr[3]
.sym 83745 iomem_addr[20]
.sym 83748 iomem_addr[19]
.sym 83749 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 83750 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 83751 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 83755 soc.spimemio.din_rd_SB_DFFESR_Q_D
.sym 83760 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 83761 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 83762 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 83763 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 83766 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 83767 iomem_addr[5]
.sym 83768 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 83769 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 83772 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 83774 iomem_addr[4]
.sym 83776 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 83777 CLK$SB_IO_IN_$glb_clk
.sym 83778 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 83779 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 83780 soc.spimemio.jump
.sym 83781 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 83782 soc.spimemio.rd_inc
.sym 83783 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 83784 soc.spimemio.jump_SB_LUT4_O_I3
.sym 83785 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 83786 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 83792 iomem_wdata[20]
.sym 83801 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83804 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 83806 soc.spimemio.din_data[1]
.sym 83807 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 83808 soc.spimemio.din_data[3]
.sym 83809 iomem_addr[22]
.sym 83812 soc.spimemio.din_ddr
.sym 83813 soc.spimemio.valid
.sym 83814 soc.spimemio.jump
.sym 83820 soc.spimemio.rd_addr[8]
.sym 83825 soc.spimemio.rd_addr[4]
.sym 83839 soc.spimemio.rd_addr[7]
.sym 83841 soc.spimemio.rd_addr[3]
.sym 83843 soc.spimemio.rd_addr[6]
.sym 83844 soc.spimemio.rd_addr[5]
.sym 83849 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 83850 soc.spimemio.rd_addr[9]
.sym 83852 $nextpnr_ICESTORM_LC_15$O
.sym 83855 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 83858 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 83861 soc.spimemio.rd_addr[3]
.sym 83862 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 83864 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 83866 soc.spimemio.rd_addr[4]
.sym 83868 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 83870 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 83873 soc.spimemio.rd_addr[5]
.sym 83874 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 83876 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 83878 soc.spimemio.rd_addr[6]
.sym 83880 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 83882 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 83885 soc.spimemio.rd_addr[7]
.sym 83886 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 83888 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 83891 soc.spimemio.rd_addr[8]
.sym 83892 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 83894 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 83897 soc.spimemio.rd_addr[9]
.sym 83898 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 83902 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 83903 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 83904 soc.spimemio.rd_addr[18]
.sym 83905 soc.spimemio.jump_SB_LUT4_I3_O
.sym 83906 soc.spimemio.rd_addr[17]
.sym 83907 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 83908 soc.spimemio.rd_addr[9]
.sym 83909 soc.spimemio.rd_addr[11]
.sym 83914 iomem_addr[13]
.sym 83916 iomem_wdata[26]
.sym 83917 soc.spimemio.rd_inc
.sym 83920 iomem_addr[12]
.sym 83921 iomem_addr[10]
.sym 83922 iomem_addr[16]
.sym 83923 iomem_addr[13]
.sym 83924 iomem_addr[10]
.sym 83925 iomem_addr[12]
.sym 83927 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 83928 iomem_wstrb[2]
.sym 83931 iomem_wstrb[3]
.sym 83932 iomem_addr[17]
.sym 83933 soc.spimemio.rd_addr[11]
.sym 83936 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 83937 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 83938 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 83946 soc.spimemio.rd_addr[14]
.sym 83948 soc.spimemio.rd_addr[10]
.sym 83963 soc.spimemio.rd_addr[15]
.sym 83968 soc.spimemio.rd_addr[12]
.sym 83970 soc.spimemio.rd_addr[13]
.sym 83971 soc.spimemio.rd_addr[17]
.sym 83973 soc.spimemio.rd_addr[16]
.sym 83974 soc.spimemio.rd_addr[11]
.sym 83975 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 83977 soc.spimemio.rd_addr[10]
.sym 83979 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 83981 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 83983 soc.spimemio.rd_addr[11]
.sym 83985 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 83987 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 83990 soc.spimemio.rd_addr[12]
.sym 83991 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 83993 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 83995 soc.spimemio.rd_addr[13]
.sym 83997 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 83999 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 84001 soc.spimemio.rd_addr[14]
.sym 84003 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 84005 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 84007 soc.spimemio.rd_addr[15]
.sym 84009 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 84011 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 84013 soc.spimemio.rd_addr[16]
.sym 84015 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 84017 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 84020 soc.spimemio.rd_addr[17]
.sym 84021 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 84025 soc.spimemio.din_ddr_SB_LUT4_I3_I1
.sym 84026 soc.spimemio.din_qspi
.sym 84027 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I1
.sym 84028 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 84029 soc.spimemio.din_ddr
.sym 84030 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 84031 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 84032 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 84037 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 84038 soc.spimemio.rd_addr[9]
.sym 84040 iomem_addr[18]
.sym 84046 iomem_addr[8]
.sym 84048 soc.spimemio.rd_addr[18]
.sym 84049 iomem_addr[11]
.sym 84050 soc.mem_valid
.sym 84051 $PACKER_VCC_NET
.sym 84052 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 84054 soc.spimemio.din_data[4]
.sym 84055 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 84056 iomem_addr[7]
.sym 84057 soc.spimemio.valid
.sym 84058 iomem_wdata[29]
.sym 84060 soc.spimemio.din_data[5]
.sym 84061 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 84070 soc.spimemio.rd_addr[21]
.sym 84073 soc.spimemio.rd_addr[11]
.sym 84075 iomem_addr[11]
.sym 84076 soc.spimemio.rd_addr[18]
.sym 84080 soc.spimemio.rd_addr[9]
.sym 84086 soc.spimemio.rd_addr[20]
.sym 84087 soc.spimemio.rd_addr[19]
.sym 84091 iomem_addr[9]
.sym 84094 soc.spimemio.rd_addr[23]
.sym 84095 soc.spimemio.rd_addr[22]
.sym 84098 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 84100 soc.spimemio.rd_addr[18]
.sym 84102 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 84104 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 84107 soc.spimemio.rd_addr[19]
.sym 84108 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 84110 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 84113 soc.spimemio.rd_addr[20]
.sym 84114 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 84116 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[20]
.sym 84118 soc.spimemio.rd_addr[21]
.sym 84120 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 84122 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 84125 soc.spimemio.rd_addr[22]
.sym 84126 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[20]
.sym 84128 $nextpnr_ICESTORM_LC_16$I3
.sym 84131 soc.spimemio.rd_addr[23]
.sym 84132 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 84138 $nextpnr_ICESTORM_LC_16$I3
.sym 84141 soc.spimemio.rd_addr[11]
.sym 84142 iomem_addr[9]
.sym 84143 soc.spimemio.rd_addr[9]
.sym 84144 iomem_addr[11]
.sym 84148 soc.spimemio.din_data[2]
.sym 84149 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 84150 soc.spimemio.din_data[0]
.sym 84151 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1
.sym 84152 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 84153 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 84154 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 84155 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 84159 iomem_wdata[26]
.sym 84162 iomem_wdata[30]
.sym 84163 iomem_wdata[27]
.sym 84164 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 84166 soc.spimemio.rd_addr[21]
.sym 84172 flash_io0_oe_SB_LUT4_I3_I2
.sym 84173 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 84174 soc.spimemio.state[6]
.sym 84176 soc.spimemio.din_data[7]
.sym 84179 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 84180 soc.spimemio.state[6]
.sym 84181 soc.spimemio.rd_addr[22]
.sym 84182 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 84183 soc.spimemio_cfgreg_do[22]
.sym 84191 flash_csb_SB_LUT4_I1_I3
.sym 84193 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 84195 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 84197 soc.spimemio.state[1]
.sym 84199 soc.spimemio.state[9]
.sym 84202 soc.spimemio.state[12]
.sym 84203 iomem_addr[1]
.sym 84204 iomem_addr[23]
.sym 84206 soc.spimemio.valid
.sym 84208 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 84209 iomem_addr[0]
.sym 84210 soc.mem_valid
.sym 84212 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 84214 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 84215 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 84216 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 84218 soc.spimemio_cfgreg_do[20]
.sym 84219 soc.spimemio.din_data[7]
.sym 84220 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 84222 flash_csb_SB_LUT4_I1_I3
.sym 84223 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 84224 soc.spimemio_cfgreg_do[20]
.sym 84225 soc.mem_valid
.sym 84228 soc.spimemio.din_data[7]
.sym 84229 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 84230 soc.spimemio.state[9]
.sym 84231 iomem_addr[23]
.sym 84246 soc.spimemio.state[12]
.sym 84247 iomem_addr[1]
.sym 84252 soc.spimemio.state[1]
.sym 84253 iomem_addr[0]
.sym 84254 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 84255 soc.spimemio.state[12]
.sym 84258 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 84260 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 84264 soc.spimemio.valid
.sym 84266 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 84267 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 84268 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 84269 CLK$SB_IO_IN_$glb_clk
.sym 84271 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0
.sym 84272 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 84273 soc.spimemio.din_data[4]
.sym 84274 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 84275 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 84276 soc.spimemio.din_data[5]
.sym 84277 soc.spimemio.din_data[3]
.sym 84278 soc.spimemio.din_data[1]
.sym 84285 soc.spimemio.state[9]
.sym 84287 flash_csb_SB_LUT4_I1_I3
.sym 84288 iomem_wdata[23]
.sym 84289 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 84290 soc.spimemio.din_data[2]
.sym 84293 soc.spimemio.state[1]
.sym 84295 iomem_addr[2]
.sym 84296 soc.spimemio_cfgreg_do[18]
.sym 84298 soc.mem_valid
.sym 84299 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 84300 soc.spimemio.din_data[3]
.sym 84301 soc.spimemio.state[0]
.sym 84302 soc.spimemio.din_data[1]
.sym 84303 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 84315 soc.spimemio.state[9]
.sym 84317 iomem_wdata[18]
.sym 84318 iomem_addr[20]
.sym 84319 iomem_wdata[19]
.sym 84321 soc.spimemio.state[1]
.sym 84322 iomem_addr[19]
.sym 84324 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 84325 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 84327 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 84329 iomem_addr[17]
.sym 84333 soc.mem_valid
.sym 84334 soc.spimemio.din_data[3]
.sym 84336 flash_csb_SB_LUT4_I1_I3
.sym 84337 soc.spimemio_cfgreg_do[17]
.sym 84338 soc.spimemio.din_data[4]
.sym 84339 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 84340 iomem_addr[21]
.sym 84341 soc.spimemio.din_data[5]
.sym 84342 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 84343 soc.spimemio.din_data[1]
.sym 84345 iomem_addr[20]
.sym 84346 soc.spimemio.state[9]
.sym 84347 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 84348 soc.spimemio.din_data[4]
.sym 84351 soc.spimemio.state[9]
.sym 84352 soc.spimemio.din_data[1]
.sym 84353 iomem_addr[17]
.sym 84354 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 84357 soc.spimemio.state[1]
.sym 84358 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 84359 soc.spimemio_cfgreg_do[17]
.sym 84360 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 84363 iomem_wdata[18]
.sym 84369 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 84370 iomem_addr[19]
.sym 84371 soc.spimemio.din_data[3]
.sym 84372 soc.spimemio.state[9]
.sym 84375 flash_csb_SB_LUT4_I1_I3
.sym 84376 soc.spimemio_cfgreg_do[17]
.sym 84377 soc.mem_valid
.sym 84378 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 84381 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 84382 iomem_addr[21]
.sym 84383 soc.spimemio.din_data[5]
.sym 84384 soc.spimemio.state[9]
.sym 84389 iomem_wdata[19]
.sym 84391 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 84392 CLK$SB_IO_IN_$glb_clk
.sym 84393 resetn_SB_LUT4_I3_O_$glb_sr
.sym 84394 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 84395 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 84396 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 84397 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 84398 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 84399 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 84400 led_write
.sym 84406 soc.spimemio.din_data[6]
.sym 84409 iomem_addr[7]
.sym 84413 iomem_wdata[18]
.sym 84414 iomem_addr[9]
.sym 84416 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 84418 soc.spimemio_cfgreg_do[21]
.sym 84420 iomem_wstrb[2]
.sym 84421 soc.simpleuart_reg_div_do[18]
.sym 84422 soc.spimemio.state[1]
.sym 84425 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 84426 iomem_wstrb[2]
.sym 84428 iomem_wdata[23]
.sym 84429 iomem_wdata[20]
.sym 84437 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 84438 iomem_wstrb[2]
.sym 84442 soc.simpleuart_reg_div_do[19]
.sym 84444 flash_io0_oe_SB_LUT4_I3_I2
.sym 84448 flash_csb_SB_LUT4_I1_I3
.sym 84450 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 84451 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 84452 iomem_wdata[31]
.sym 84454 soc.spimemio_cfgreg_do[19]
.sym 84456 iomem_wstrb[3]
.sym 84457 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 84458 soc.mem_valid
.sym 84459 soc.spimemio_cfgreg_do[18]
.sym 84460 resetn
.sym 84461 soc.spimemio_cfgreg_do[16]
.sym 84463 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 84468 flash_csb_SB_LUT4_I1_I3
.sym 84469 soc.mem_valid
.sym 84470 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 84471 soc.spimemio_cfgreg_do[19]
.sym 84474 iomem_wstrb[3]
.sym 84475 flash_io0_oe_SB_LUT4_I3_I2
.sym 84477 resetn
.sym 84481 iomem_wdata[31]
.sym 84486 soc.spimemio_cfgreg_do[16]
.sym 84487 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 84488 soc.mem_valid
.sym 84489 flash_csb_SB_LUT4_I1_I3
.sym 84498 soc.mem_valid
.sym 84499 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 84500 soc.spimemio_cfgreg_do[18]
.sym 84501 flash_csb_SB_LUT4_I1_I3
.sym 84504 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 84505 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 84506 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 84507 soc.simpleuart_reg_div_do[19]
.sym 84510 iomem_wstrb[2]
.sym 84511 resetn
.sym 84512 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 84514 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 84515 CLK$SB_IO_IN_$glb_clk
.sym 84516 resetn_SB_LUT4_I3_O_$glb_sr
.sym 84517 soc.spimemio_cfgreg_do[18]
.sym 84519 soc.spimemio_cfgreg_do[16]
.sym 84520 soc.spimemio_cfgreg_do[19]
.sym 84523 soc.spimemio_cfgreg_do[21]
.sym 84529 soc.spimemio_cfgreg_do[20]
.sym 84531 iomem_addr[8]
.sym 84539 soc.spimemio_cfgreg_do[22]
.sym 84544 iomem_wdata[19]
.sym 84547 $PACKER_VCC_NET
.sym 84549 $PACKER_VCC_NET
.sym 84550 iomem_ready_SB_LUT4_I1_O
.sym 84552 iomem_wdata[2]
.sym 84560 soc.spimemio.dout_data[4]
.sym 84562 soc.spimemio.dout_data[0]
.sym 84563 soc.spimemio.dout_data[6]
.sym 84567 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 84571 soc.cpu.mem_rdata_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 84572 soc.spimemio.dout_data[3]
.sym 84573 soc.spimemio.dout_data[2]
.sym 84577 soc.spimemio.dout_data[7]
.sym 84579 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 84581 soc.simpleuart_reg_div_do[18]
.sym 84583 soc.spimemio.dout_data[5]
.sym 84585 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 84591 soc.cpu.mem_rdata_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 84592 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 84593 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 84594 soc.simpleuart_reg_div_do[18]
.sym 84598 soc.spimemio.dout_data[2]
.sym 84603 soc.spimemio.dout_data[5]
.sym 84609 soc.spimemio.dout_data[3]
.sym 84617 soc.spimemio.dout_data[4]
.sym 84622 soc.spimemio.dout_data[0]
.sym 84630 soc.spimemio.dout_data[7]
.sym 84633 soc.spimemio.dout_data[6]
.sym 84637 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 84638 CLK$SB_IO_IN_$glb_clk
.sym 84640 led_num[1]
.sym 84642 led_write_SB_LUT4_I2_1_O
.sym 84643 led_num[2]
.sym 84644 led_rgb_data_SB_DFFE_Q_9_E
.sym 84645 led_num_SB_DFFE_Q_E
.sym 84646 led_num[0]
.sym 84647 led_write_SB_LUT4_I2_O
.sym 84652 gpio[17]
.sym 84671 soc.mem_rdata[19]
.sym 84675 soc.spimemio.buffer[22]
.sym 84681 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 84682 soc.spimemio.buffer[18]
.sym 84683 soc.spimemio.dout_data[2]
.sym 84684 soc.ram_ready
.sym 84686 soc.spimemio.buffer[16]
.sym 84687 soc.spimemio.buffer[23]
.sym 84689 soc.cpu.mem_rdata_SB_LUT4_O_11_I1_SB_LUT4_O_I2
.sym 84691 soc.spimemio.buffer[21]
.sym 84693 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 84694 soc.cpu.mem_rdata_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.sym 84700 soc.spimem_rdata[18]
.sym 84703 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 84710 iomem_ready_SB_LUT4_I1_O
.sym 84714 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 84715 soc.ram_ready
.sym 84716 soc.cpu.mem_rdata_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.sym 84717 soc.cpu.mem_rdata_SB_LUT4_O_11_I1_SB_LUT4_O_I2
.sym 84720 soc.spimem_rdata[18]
.sym 84721 iomem_ready_SB_LUT4_I1_O
.sym 84723 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 84729 soc.spimemio.buffer[21]
.sym 84734 soc.spimemio.buffer[18]
.sym 84738 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 84739 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 84740 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 84741 soc.ram_ready
.sym 84745 soc.spimemio.dout_data[2]
.sym 84752 soc.spimemio.buffer[23]
.sym 84756 soc.spimemio.buffer[16]
.sym 84760 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 84761 CLK$SB_IO_IN_$glb_clk
.sym 84768 soc.spimem_rdata[17]
.sym 84776 led_rgb_data[13]
.sym 84778 led_rgb_data[10]
.sym 84782 led_rgb_data[14]
.sym 84783 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 84784 led_rgb_data[15]
.sym 84786 led_rgb_data[12]
.sym 84787 ws2812_inst.led_reg[1][23]
.sym 84789 led_num[2]
.sym 84790 led_rgb_data[19]
.sym 84792 led_rgb_data_SB_DFFE_Q_E
.sym 84794 soc.cpu.mem_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I0
.sym 84797 led_write_SB_LUT4_I2_O
.sym 84804 soc.spimemio.buffer[20]
.sym 84806 soc.spimem_rdata[20]
.sym 84808 soc.cpu.mem_rdata_SB_LUT4_O_9_I2
.sym 84809 soc.spimem_rdata[22]
.sym 84810 soc.spimemio.buffer[19]
.sym 84811 iomem_rdata[19]
.sym 84812 soc.cpu.mem_rdata_SB_LUT4_O_9_I3
.sym 84814 iomem_ready_SB_LUT4_I1_O
.sym 84817 iomem_ready_SB_LUT4_I1_O
.sym 84823 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 84827 soc.spimem_rdata[19]
.sym 84833 soc.spimem_rdata[17]
.sym 84835 soc.spimemio.buffer[22]
.sym 84838 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 84840 soc.spimem_rdata[19]
.sym 84843 iomem_rdata[19]
.sym 84844 soc.cpu.mem_rdata_SB_LUT4_O_9_I2
.sym 84845 soc.cpu.mem_rdata_SB_LUT4_O_9_I3
.sym 84846 iomem_ready_SB_LUT4_I1_O
.sym 84851 soc.spimemio.buffer[20]
.sym 84855 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 84858 soc.spimem_rdata[17]
.sym 84862 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 84864 soc.spimem_rdata[22]
.sym 84868 soc.spimemio.buffer[22]
.sym 84873 soc.spimem_rdata[20]
.sym 84874 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 84876 iomem_ready_SB_LUT4_I1_O
.sym 84880 soc.spimemio.buffer[19]
.sym 84883 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 84884 CLK$SB_IO_IN_$glb_clk
.sym 84891 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 84900 gpio_SB_DFFESR_Q_9_E
.sym 84902 soc.mem_rdata[19]
.sym 84906 resetn
.sym 84908 led_rgb_data[13]
.sym 84911 led_num[1]
.sym 84913 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 84919 led_rgb_data[15]
.sym 84920 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 84921 led_rgb_data[11]
.sym 84929 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 84937 soc.cpu.mem_do_wdata
.sym 84945 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 84954 soc.cpu.mem_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I0
.sym 84955 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 84956 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 85002 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 85003 soc.cpu.mem_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I0
.sym 85004 soc.cpu.mem_do_wdata
.sym 85005 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 85006 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 85007 CLK$SB_IO_IN_$glb_clk
.sym 85008 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 85009 led_rgb_data[21]
.sym 85010 led_rgb_data[19]
.sym 85011 led_rgb_data[23]
.sym 85012 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 85013 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 85014 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 85015 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 85016 led_rgb_data[22]
.sym 85021 led_rgb_data[10]
.sym 85023 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 85026 led_rgb_data[15]
.sym 85027 iomem_wdata[29]
.sym 85029 led_rgb_data[14]
.sym 85034 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 85038 $PACKER_VCC_NET
.sym 85040 led_rgb_data[22]
.sym 85041 $PACKER_VCC_NET
.sym 85042 led_rgb_data[21]
.sym 85043 iomem_wdata[19]
.sym 85044 led_rgb_data[19]
.sym 85066 led_rgb_data[3]
.sym 85067 led_rgb_data[19]
.sym 85068 led_rgb_data[7]
.sym 85076 led_rgb_data[23]
.sym 85077 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 85081 led_rgb_data[11]
.sym 85086 led_rgb_data[23]
.sym 85102 led_rgb_data[3]
.sym 85109 led_rgb_data[11]
.sym 85114 led_rgb_data[7]
.sym 85127 led_rgb_data[19]
.sym 85129 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 85130 CLK$SB_IO_IN_$glb_clk
.sym 85131 resetn_SB_LUT4_I3_O_$glb_sr
.sym 85132 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 85133 ws2812_inst.led_reg[2][19]
.sym 85135 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 85136 ws2812_inst.led_reg[2][3]
.sym 85137 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 85138 ws2812_inst.led_reg[2][17]
.sym 85139 ws2812_inst.led_reg[2][7]
.sym 85148 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 85151 led_rgb_data[21]
.sym 85153 $PACKER_GND_NET
.sym 85154 ws2812_inst.led_reg[1][11]
.sym 85155 led_rgb_data[23]
.sym 85156 led_rgb_data[23]
.sym 85157 iomem_wdata[30]
.sym 85158 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 85159 ws2812_inst.led_reg[1][3]
.sym 85160 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 85162 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 85166 led_rgb_data[22]
.sym 85175 iomem_wstrb[3]
.sym 85176 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 85190 gpio[27]
.sym 85191 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 85195 gpio[28]
.sym 85197 gpio[26]
.sym 85218 gpio[28]
.sym 85233 gpio[26]
.sym 85236 gpio[27]
.sym 85244 iomem_wstrb[3]
.sym 85245 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 85252 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 85253 CLK$SB_IO_IN_$glb_clk
.sym 85254 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 85255 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 85256 ws2812_inst.led_reg[0][19]
.sym 85257 ws2812_inst.led_reg[0][3]
.sym 85258 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 85259 ws2812_inst.led_reg[0][23]
.sym 85260 ws2812_inst.led_reg[0][9]
.sym 85261 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 85262 ws2812_inst.led_reg[0][7]
.sym 85279 ws2812_inst.led_reg[1][23]
.sym 85282 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 85284 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 85285 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 85287 ws2812_inst.led_reg[4][13]
.sym 85288 led_rgb_data_SB_DFFE_Q_E
.sym 85290 led_rgb_data[19]
.sym 85301 ws2812_inst.led_reg[4][3]
.sym 85306 led_rgb_data[13]
.sym 85307 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 85310 led_rgb_data[15]
.sym 85312 ws2812_inst.led_counter[2]
.sym 85314 led_rgb_data[19]
.sym 85316 led_rgb_data[23]
.sym 85318 ws2812_inst.led_reg[5][3]
.sym 85320 led_rgb_data[3]
.sym 85324 ws2812_inst.led_counter[0]
.sym 85326 led_rgb_data[18]
.sym 85332 led_rgb_data[13]
.sym 85336 led_rgb_data[23]
.sym 85341 led_rgb_data[19]
.sym 85349 led_rgb_data[15]
.sym 85353 ws2812_inst.led_reg[5][3]
.sym 85354 ws2812_inst.led_counter[0]
.sym 85355 ws2812_inst.led_counter[2]
.sym 85356 ws2812_inst.led_reg[4][3]
.sym 85361 led_rgb_data[3]
.sym 85366 led_rgb_data[18]
.sym 85375 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 85376 CLK$SB_IO_IN_$glb_clk
.sym 85377 resetn_SB_LUT4_I3_O_$glb_sr
.sym 85378 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 85379 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 85380 ws2812_inst.led_reg[5][23]
.sym 85381 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 85382 ws2812_inst.led_reg[5][7]
.sym 85384 ws2812_inst.led_reg[5][3]
.sym 85385 ws2812_inst.led_reg[5][19]
.sym 85394 led_rgb_data[7]
.sym 85396 led_rgb_data[3]
.sym 85400 led_rgb_data[13]
.sym 85402 ws2812_inst.led_counter[0]
.sym 85404 ws2812_inst.led_counter[1]
.sym 85405 ws2812_inst.led_reg[4][15]
.sym 85407 ws2812_inst.led_counter[0]
.sym 85408 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 85409 led_rgb_data[11]
.sym 85410 ws2812_inst.led_counter[0]
.sym 85411 led_rgb_data[15]
.sym 85412 ws2812_inst.led_counter[1]
.sym 85413 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 85424 ws2812_inst.led_counter[2]
.sym 85425 ws2812_inst.led_reg[5][18]
.sym 85428 ws2812_inst.led_counter[0]
.sym 85433 ws2812_inst.led_reg[4][18]
.sym 85494 ws2812_inst.led_counter[2]
.sym 85495 ws2812_inst.led_reg[5][18]
.sym 85496 ws2812_inst.led_reg[4][18]
.sym 85497 ws2812_inst.led_counter[0]
.sym 85501 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 85502 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 85503 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 85504 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 85505 ws2812_inst.led_reg[5][15]
.sym 85506 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 85507 ws2812_inst.led_reg[5][11]
.sym 85508 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 85517 led_rgb_data[8]
.sym 85518 led_rgb_data[3]
.sym 85520 led_rgb_data[12]
.sym 85525 $PACKER_VCC_NET
.sym 85527 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 85530 led_rgb_data[21]
.sym 85533 ws2812_inst.led_counter[1]
.sym 85535 led_rgb_data[21]
.sym 85543 led_rgb_data[13]
.sym 85551 ws2812_inst.led_reg[0][11]
.sym 85552 ws2812_inst.led_reg[1][11]
.sym 85553 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 85555 led_rgb_data[12]
.sym 85559 ws2812_inst.led_reg[4][13]
.sym 85560 led_rgb_data[18]
.sym 85562 ws2812_inst.led_counter[0]
.sym 85563 ws2812_inst.led_reg[5][13]
.sym 85572 ws2812_inst.led_counter[1]
.sym 85575 ws2812_inst.led_reg[0][11]
.sym 85576 ws2812_inst.led_counter[1]
.sym 85577 ws2812_inst.led_counter[0]
.sym 85578 ws2812_inst.led_reg[1][11]
.sym 85594 led_rgb_data[12]
.sym 85600 ws2812_inst.led_reg[4][13]
.sym 85601 ws2812_inst.led_counter[0]
.sym 85602 ws2812_inst.led_reg[5][13]
.sym 85605 led_rgb_data[13]
.sym 85611 led_rgb_data[18]
.sym 85621 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 85622 CLK$SB_IO_IN_$glb_clk
.sym 85623 resetn_SB_LUT4_I3_O_$glb_sr
.sym 85624 ws2812_inst.led_reg[6][13]
.sym 85625 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 85626 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 85627 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 85628 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 85629 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 85630 $PACKER_VCC_NET
.sym 85631 ws2812_inst.led_reg[6][11]
.sym 85637 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 85642 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 85645 led_rgb_data[9]
.sym 85647 led_rgb_data[14]
.sym 85650 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 85651 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 85652 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 85653 ws2812_inst.rgb_counter[2]
.sym 85654 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 85655 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 85657 ws2812_inst.data_SB_DFFESR_Q_E
.sym 85659 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 85665 led_rgb_data[12]
.sym 85668 ws2812_inst.led_reg[1][12]
.sym 85669 led_rgb_data[13]
.sym 85670 ws2812_inst.led_reg[1][13]
.sym 85671 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 85673 ws2812_inst.led_reg[4][12]
.sym 85674 ws2812_inst.led_counter[0]
.sym 85676 ws2812_inst.led_reg[5][12]
.sym 85677 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 85679 led_rgb_data[11]
.sym 85681 ws2812_inst.led_counter[1]
.sym 85683 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 85684 ws2812_inst.led_counter[1]
.sym 85686 ws2812_inst.led_counter[2]
.sym 85688 led_rgb_data[17]
.sym 85692 ws2812_inst.led_reg[0][12]
.sym 85693 ws2812_inst.led_reg[0][13]
.sym 85698 ws2812_inst.led_counter[0]
.sym 85699 ws2812_inst.led_counter[1]
.sym 85700 ws2812_inst.led_reg[0][12]
.sym 85701 ws2812_inst.led_reg[1][12]
.sym 85706 led_rgb_data[11]
.sym 85711 led_rgb_data[17]
.sym 85717 led_rgb_data[12]
.sym 85722 led_rgb_data[13]
.sym 85728 ws2812_inst.led_reg[4][12]
.sym 85729 ws2812_inst.led_counter[0]
.sym 85730 ws2812_inst.led_counter[2]
.sym 85731 ws2812_inst.led_reg[5][12]
.sym 85735 ws2812_inst.led_reg[0][13]
.sym 85736 ws2812_inst.led_counter[0]
.sym 85737 ws2812_inst.led_reg[1][13]
.sym 85740 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 85741 ws2812_inst.led_counter[1]
.sym 85742 ws2812_inst.led_counter[2]
.sym 85743 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 85744 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 85745 CLK$SB_IO_IN_$glb_clk
.sym 85746 resetn_SB_LUT4_I3_O_$glb_sr
.sym 85747 ws2812_inst.led_reg[1][9]
.sym 85749 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 85751 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 85752 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 85753 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 85754 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 85760 $PACKER_VCC_NET
.sym 85764 ws2812_inst.led_reg[3][12]
.sym 85775 led_rgb_data[1]
.sym 85777 led_rgb_data[6]
.sym 85779 $PACKER_VCC_NET
.sym 85781 ws2812_inst.rgb_counter[4]
.sym 85782 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 85788 led_rgb_data[13]
.sym 85791 led_rgb_data[10]
.sym 85793 led_rgb_data[8]
.sym 85796 ws2812_inst.led_reg[1][17]
.sym 85798 ws2812_inst.led_reg[0][17]
.sym 85802 led_rgb_data[12]
.sym 85803 led_rgb_data[6]
.sym 85807 led_rgb_data[0]
.sym 85808 ws2812_inst.led_counter[0]
.sym 85810 ws2812_inst.led_counter[1]
.sym 85815 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 85818 led_rgb_data[17]
.sym 85824 led_rgb_data[17]
.sym 85829 led_rgb_data[10]
.sym 85836 led_rgb_data[8]
.sym 85839 led_rgb_data[12]
.sym 85848 led_rgb_data[0]
.sym 85852 led_rgb_data[13]
.sym 85857 ws2812_inst.led_counter[0]
.sym 85858 ws2812_inst.led_reg[1][17]
.sym 85859 ws2812_inst.led_counter[1]
.sym 85860 ws2812_inst.led_reg[0][17]
.sym 85866 led_rgb_data[6]
.sym 85867 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 85868 CLK$SB_IO_IN_$glb_clk
.sym 85869 resetn_SB_LUT4_I3_O_$glb_sr
.sym 85870 ws2812_inst.rgb_counter[3]
.sym 85871 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 85872 ws2812_inst.rgb_counter[2]
.sym 85873 ws2812_inst.rgb_counter[4]
.sym 85874 ws2812_inst.data_SB_DFFESR_Q_E
.sym 85875 ws2812_inst.rgb_counter[0]
.sym 85876 ws2812_inst.state[1]
.sym 85889 ws2812_inst.led_reg[3][17]
.sym 85891 led_rgb_data[10]
.sym 85894 ws2812_inst.led_counter[0]
.sym 85895 ws2812_inst.data_SB_DFFESR_Q_E
.sym 85896 ws2812_inst.led_counter[1]
.sym 85901 ws2812_inst.data_SB_DFFESR_Q_E
.sym 85905 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 85911 ws2812_inst.led_counter[2]
.sym 85912 ws2812_inst.led_reg[6][17]
.sym 85913 led_rgb_data[9]
.sym 85914 led_rgb_data[17]
.sym 85915 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 85916 ws2812_inst.led_counter[2]
.sym 85917 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 85918 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 85919 ws2812_inst.led_reg[4][17]
.sym 85921 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 85922 ws2812_inst.rgb_counter[1]
.sym 85923 ws2812_inst.rgb_counter[1]
.sym 85924 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 85925 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 85926 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 85927 ws2812_inst.rgb_counter[3]
.sym 85929 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 85931 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 85932 ws2812_inst.rgb_counter[0]
.sym 85933 ws2812_inst.led_counter[0]
.sym 85934 ws2812_inst.led_counter[1]
.sym 85938 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 85940 ws2812_inst.led_reg[5][17]
.sym 85941 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 85942 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85944 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85945 ws2812_inst.rgb_counter[1]
.sym 85946 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 85947 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 85951 led_rgb_data[9]
.sym 85956 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 85957 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 85958 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 85959 ws2812_inst.led_counter[2]
.sym 85963 ws2812_inst.led_counter[0]
.sym 85964 ws2812_inst.led_reg[4][17]
.sym 85965 ws2812_inst.led_reg[5][17]
.sym 85968 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 85969 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 85970 ws2812_inst.rgb_counter[1]
.sym 85971 ws2812_inst.rgb_counter[0]
.sym 85976 led_rgb_data[17]
.sym 85980 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 85981 ws2812_inst.led_reg[6][17]
.sym 85982 ws2812_inst.led_counter[2]
.sym 85983 ws2812_inst.led_counter[1]
.sym 85986 ws2812_inst.rgb_counter[0]
.sym 85987 ws2812_inst.rgb_counter[3]
.sym 85988 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 85989 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 85990 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 85991 CLK$SB_IO_IN_$glb_clk
.sym 85992 resetn_SB_LUT4_I3_O_$glb_sr
.sym 85994 ws2812_inst.led_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 85995 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 85996 ws2812_inst.led_counter[3]
.sym 85997 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 85998 ws2812_inst.led_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I2
.sym 85999 ws2812_inst.led_counter[0]
.sym 86000 ws2812_inst.led_counter[1]
.sym 86006 ws2812_inst.state[1]
.sym 86008 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 86009 $PACKER_GND_NET
.sym 86015 ws2812_inst.led_reg[4][17]
.sym 86016 ws2812_inst.rgb_counter[2]
.sym 86017 $PACKER_VCC_NET
.sym 86019 ws2812_inst.rgb_counter[4]
.sym 86020 led_rgb_data[21]
.sym 86022 ws2812_inst.led_counter[0]
.sym 86024 ws2812_inst.led_counter[1]
.sym 86025 ws2812_inst.state[1]
.sym 86026 led_rgb_data[1]
.sym 86028 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 86034 ws2812_inst.led_counter[2]
.sym 86036 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 86037 ws2812_inst.led_reg[0][1]
.sym 86040 led_rgb_data[17]
.sym 86041 ws2812_inst.led_reg[1][1]
.sym 86043 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 86044 ws2812_inst.rgb_counter[2]
.sym 86045 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 86047 led_rgb_data[1]
.sym 86052 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 86056 ws2812_inst.led_counter[0]
.sym 86057 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 86060 ws2812_inst.led_reg[6][1]
.sym 86061 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 86062 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 86064 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 86065 ws2812_inst.led_counter[1]
.sym 86076 led_rgb_data[17]
.sym 86081 led_rgb_data[1]
.sym 86091 ws2812_inst.led_counter[2]
.sym 86092 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 86093 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 86094 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 86097 ws2812_inst.rgb_counter[2]
.sym 86098 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 86099 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 86100 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 86103 ws2812_inst.led_counter[1]
.sym 86104 ws2812_inst.led_reg[1][1]
.sym 86105 ws2812_inst.led_counter[0]
.sym 86106 ws2812_inst.led_reg[0][1]
.sym 86110 ws2812_inst.led_counter[1]
.sym 86111 ws2812_inst.led_reg[6][1]
.sym 86112 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 86113 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 86114 CLK$SB_IO_IN_$glb_clk
.sym 86115 resetn_SB_LUT4_I3_O_$glb_sr
.sym 86116 ws2812_inst.bit_counter[0]
.sym 86117 ws2812_inst.bit_counter[1]
.sym 86118 ws2812_inst.bit_counter[5]
.sym 86119 ws2812_inst.bit_counter[2]
.sym 86120 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 86121 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 86122 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 86123 ws2812_inst.bit_counter[6]
.sym 86128 ws2812_inst.led_counter[2]
.sym 86129 ws2812_inst.led_counter[0]
.sym 86133 ws2812_inst.led_counter[1]
.sym 86139 led_rgb_data[14]
.sym 86143 ws2812_inst.data_SB_DFFESR_Q_E
.sym 86145 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 86147 ws2812_inst.bit_counter[6]
.sym 86148 ws2812_inst.led_counter[0]
.sym 86149 ws2812_inst.bit_counter[0]
.sym 86161 ws2812_inst.led_reg[4][1]
.sym 86163 ws2812_inst.led_counter[0]
.sym 86172 led_rgb_data[20]
.sym 86174 ws2812_inst.bit_counter[1]
.sym 86175 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 86176 ws2812_inst.bit_counter[2]
.sym 86180 led_rgb_data[21]
.sym 86181 ws2812_inst.bit_counter[0]
.sym 86186 led_rgb_data[1]
.sym 86187 ws2812_inst.led_reg[5][1]
.sym 86188 ws2812_inst.bit_counter[6]
.sym 86193 led_rgb_data[21]
.sym 86197 ws2812_inst.led_counter[0]
.sym 86198 ws2812_inst.led_reg[5][1]
.sym 86199 ws2812_inst.led_reg[4][1]
.sym 86204 led_rgb_data[20]
.sym 86211 ws2812_inst.bit_counter[6]
.sym 86215 ws2812_inst.bit_counter[1]
.sym 86222 ws2812_inst.bit_counter[0]
.sym 86227 ws2812_inst.bit_counter[2]
.sym 86235 led_rgb_data[1]
.sym 86236 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 86237 CLK$SB_IO_IN_$glb_clk
.sym 86238 resetn_SB_LUT4_I3_O_$glb_sr
.sym 86240 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 86241 ws2812_inst.bit_counter_SB_DFFESS_Q_7_D_SB_LUT4_O_I3
.sym 86242 ws2812_inst.bit_counter_SB_DFFESS_Q_6_D_SB_LUT4_O_I3
.sym 86243 ws2812_inst.bit_counter_SB_DFFESS_Q_5_D_SB_LUT4_O_I1
.sym 86244 ws2812_inst.bit_counter_SB_DFFESS_Q_4_D_SB_LUT4_O_I1
.sym 86245 ws2812_inst.bit_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I1
.sym 86246 ws2812_inst.bit_counter_SB_DFFESS_Q_2_D_SB_LUT4_O_I1
.sym 86264 $PACKER_VCC_NET
.sym 86265 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 86267 led_rgb_data[1]
.sym 86270 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 86282 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 86283 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 86284 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 86285 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 86288 $PACKER_VCC_NET
.sym 86289 $PACKER_VCC_NET
.sym 86292 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 86293 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI_SB_CARRY_I1_CI
.sym 86294 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 86301 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 86312 $nextpnr_ICESTORM_LC_29$O
.sym 86315 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI_SB_CARRY_I1_CI
.sym 86318 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[2]
.sym 86320 $PACKER_VCC_NET
.sym 86321 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 86324 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[3]
.sym 86326 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 86330 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[4]
.sym 86332 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 86333 $PACKER_VCC_NET
.sym 86336 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[5]
.sym 86339 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 86342 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[6]
.sym 86345 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 86348 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[7]
.sym 86350 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 86354 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[8]
.sym 86357 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 86362 ws2812_inst.bit_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I1
.sym 86363 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 86364 ws2812_inst.bit_counter[8]
.sym 86365 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 86366 ws2812_inst.bit_counter[9]
.sym 86367 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 86368 ws2812_inst.bit_counter[7]
.sym 86369 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 86376 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 86380 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 86398 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[8]
.sym 86417 led_rgb_data[5]
.sym 86422 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 86423 ws2812_inst.bit_counter[9]
.sym 86425 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 86427 led_rgb_data[1]
.sym 86430 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 86435 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[9]
.sym 86437 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 86441 $nextpnr_ICESTORM_LC_30$I3
.sym 86443 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 86451 $nextpnr_ICESTORM_LC_30$I3
.sym 86456 led_rgb_data[5]
.sym 86472 ws2812_inst.bit_counter[9]
.sym 86478 led_rgb_data[1]
.sym 86482 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 86483 CLK$SB_IO_IN_$glb_clk
.sym 86484 resetn_SB_LUT4_I3_O_$glb_sr
.sym 86496 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 86586 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 86587 soc.cpu.mem_rdata_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 86588 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 86589 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 86590 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 86591 soc.cpu.mem_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 86592 soc.cpu.mem_rdata_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.sym 86607 iomem_wdata[24]
.sym 86608 soc.spimemio.din_qspi
.sym 86609 soc.spimemio.din_data[2]
.sym 86617 soc.ram_ready
.sym 86619 soc.memory.rdata_1[21]
.sym 86627 soc.spimemio.xfer.obuffer[3]
.sym 86628 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 86631 soc.spimemio.xfer.obuffer[5]
.sym 86632 soc.spimemio.xfer_clk
.sym 86633 soc.spimemio.xfer_clk
.sym 86634 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 86635 soc.spimemio.xfer.obuffer[3]
.sym 86636 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 86637 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 86638 soc.spimemio.xfer.obuffer[2]
.sym 86639 soc.spimemio.xfer.obuffer[5]
.sym 86640 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 86641 soc.spimemio.xfer.obuffer[4]
.sym 86642 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 86643 soc.spimemio.xfer.obuffer[0]
.sym 86645 soc.spimemio.xfer.obuffer[1]
.sym 86646 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 86649 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 86650 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 86654 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 86656 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 86660 soc.spimemio.xfer.obuffer[5]
.sym 86661 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 86662 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 86663 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 86666 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 86667 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 86668 soc.spimemio.xfer.obuffer[3]
.sym 86672 soc.spimemio.xfer_clk
.sym 86673 soc.spimemio.xfer.obuffer[5]
.sym 86674 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 86675 soc.spimemio.xfer.obuffer[4]
.sym 86678 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 86680 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 86681 soc.spimemio.xfer.obuffer[1]
.sym 86684 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 86685 soc.spimemio.xfer.obuffer[4]
.sym 86686 soc.spimemio.xfer.obuffer[3]
.sym 86687 soc.spimemio.xfer_clk
.sym 86690 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 86691 soc.spimemio.xfer.obuffer[2]
.sym 86692 soc.spimemio.xfer_clk
.sym 86693 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 86696 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 86697 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 86698 soc.spimemio.xfer.obuffer[0]
.sym 86699 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 86702 soc.spimemio.xfer.obuffer[5]
.sym 86703 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 86704 soc.spimemio.xfer_clk
.sym 86705 soc.spimemio.xfer.obuffer[1]
.sym 86709 flash_io0_di
.sym 86711 flash_io1_di
.sym 86713 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 86714 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 86715 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 86717 soc.spimemio.xfer.count[2]
.sym 86719 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 86720 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 86725 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 86726 soc.memory.rdata_1[18]
.sym 86727 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 86728 soc.memory.rdata_1[23]
.sym 86730 soc.ram_ready
.sym 86731 iomem_wdata[29]
.sym 86732 soc.spimemio.xfer_clk
.sym 86733 soc.ram_ready
.sym 86736 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 86738 flash_io0_oe
.sym 86741 flash_io1_di
.sym 86743 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 86747 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 86748 soc.memory.rdata_1[31]
.sym 86750 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 86755 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 86758 flash_io1_di
.sym 86761 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 86762 flash_io1_oe
.sym 86764 soc.spimemio.xfer.obuffer[0]
.sym 86766 soc.memory.rdata_0[23]
.sym 86767 soc.cpu.mem_rdata_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 86768 soc.spimemio.xfer.count[2]
.sym 86772 flash_io0_di
.sym 86773 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 86775 iomem_wdata[31]
.sym 86776 soc.ram_ready
.sym 86778 soc.memory.rdata_0[31]
.sym 86783 flash_io1_do
.sym 86791 soc.spimemio.xfer.obuffer[1]
.sym 86792 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 86793 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 86795 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 86796 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 86797 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 86798 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 86803 flash_io0_oe_SB_LUT4_O_I2
.sym 86804 soc.spimemio.din_data[3]
.sym 86805 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 86806 soc.spimemio.xfer_clk
.sym 86807 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 86809 soc.spimemio.xfer.obuffer[2]
.sym 86810 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 86811 soc.spimemio.din_data[4]
.sym 86814 soc.spimemio.xfer.obuffer[3]
.sym 86816 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 86817 soc.spimemio.din_data[5]
.sym 86818 soc.spimemio.din_data[2]
.sym 86819 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 86821 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 86823 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 86824 soc.spimemio.din_data[3]
.sym 86825 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 86829 soc.spimemio.xfer.obuffer[1]
.sym 86830 flash_io0_oe_SB_LUT4_O_I2
.sym 86832 soc.spimemio.xfer_clk
.sym 86835 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 86836 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 86837 soc.spimemio.xfer_clk
.sym 86838 soc.spimemio.xfer.obuffer[3]
.sym 86841 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 86842 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 86843 soc.spimemio.din_data[2]
.sym 86844 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 86847 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 86848 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 86849 soc.spimemio.din_data[5]
.sym 86853 soc.spimemio.xfer.obuffer[1]
.sym 86854 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 86855 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 86856 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 86860 soc.spimemio.din_data[4]
.sym 86861 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 86862 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 86865 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 86866 soc.spimemio.xfer_clk
.sym 86867 soc.spimemio.xfer.obuffer[2]
.sym 86868 flash_io0_oe_SB_LUT4_O_I2
.sym 86869 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 86870 CLK$SB_IO_IN_$glb_clk
.sym 86873 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 86874 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 86875 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 86876 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 86877 soc.spimemio.xfer.count[3]
.sym 86878 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 86879 soc.spimemio.xfer.count[1]
.sym 86883 soc.spimemio.din_data[0]
.sym 86885 iomem_wdata[28]
.sym 86891 soc.memory.rdata_1[28]
.sym 86892 iomem_addr[9]
.sym 86893 iomem_wdata[24]
.sym 86894 soc.spimemio.xfer_clk
.sym 86896 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 86897 iomem_wdata[24]
.sym 86900 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 86901 $PACKER_VCC_NET
.sym 86903 iomem_wdata[17]
.sym 86904 iomem_wdata[28]
.sym 86905 soc.spimemio.xfer.xfer_qspi
.sym 86906 $PACKER_VCC_NET
.sym 86915 soc.spimemio.din_data[1]
.sym 86916 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 86917 soc.spimemio.xfer.count[2]
.sym 86918 soc.spimemio.xfer.obuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 86920 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 86922 soc.spimemio.xfer.obuffer[1]
.sym 86923 flash_io0_oe_SB_LUT4_O_I2
.sym 86924 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E
.sym 86925 soc.spimemio.xfer.obuffer[0]
.sym 86926 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 86928 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 86933 soc.spimemio.xfer.count[0]
.sym 86934 soc.spimemio.xfer.count[3]
.sym 86936 soc.spimemio.xfer.count[1]
.sym 86938 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 86940 $PACKER_VCC_NET
.sym 86941 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 86942 soc.spimemio.xfer_clk
.sym 86943 soc.spimemio.xfer.obuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 86944 soc.spimemio.din_data[0]
.sym 86946 $PACKER_VCC_NET
.sym 86947 soc.spimemio.xfer.count[1]
.sym 86948 soc.spimemio.xfer_clk
.sym 86949 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 86952 soc.spimemio.xfer.obuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 86953 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 86954 soc.spimemio.xfer.obuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 86955 soc.spimemio.din_data[1]
.sym 86964 soc.spimemio.xfer.count[3]
.sym 86965 soc.spimemio.xfer.count[2]
.sym 86966 soc.spimemio.xfer.count[1]
.sym 86967 soc.spimemio.xfer.count[0]
.sym 86970 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 86971 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 86972 soc.spimemio.din_data[0]
.sym 86973 soc.spimemio.xfer.obuffer[0]
.sym 86976 soc.spimemio.xfer.obuffer[0]
.sym 86977 soc.spimemio.xfer_clk
.sym 86978 flash_io0_oe_SB_LUT4_O_I2
.sym 86982 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 86984 soc.spimemio.xfer.obuffer[1]
.sym 86989 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 86990 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 86991 soc.spimemio.xfer_clk
.sym 86992 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E
.sym 86993 CLK$SB_IO_IN_$glb_clk
.sym 86996 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 86997 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 86998 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 86999 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 87000 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 87001 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 87002 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.sym 87007 soc.memory.cs_0
.sym 87008 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 87009 soc.spimemio.din_data[1]
.sym 87010 soc.memory.wen[2]
.sym 87011 flash_io0_oe_SB_LUT4_O_I2
.sym 87013 soc.spimemio.xfer.count[0]
.sym 87015 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 87019 flash_io1_di
.sym 87020 soc.spimemio_cfgreg_do[22]
.sym 87022 soc.memory.wen[2]
.sym 87023 soc.spimemio.xfer.xfer_ddr
.sym 87024 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 87025 iomem_wdata[30]
.sym 87026 soc.memory.wen[3]
.sym 87028 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 87036 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 87039 soc.spimemio.xfer.xfer_dspi
.sym 87041 soc.spimemio.xfer.count[3]
.sym 87042 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 87044 soc.spimemio.xfer.count[2]
.sym 87047 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 87048 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 87049 soc.spimemio.xfer.count[3]
.sym 87051 soc.spimemio.xfer.count[1]
.sym 87053 soc.spimemio.din_qspi
.sym 87054 soc.spimemio.xfer.xfer_qspi
.sym 87055 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 87056 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 87058 soc.spimemio.xfer.xfer_ddr
.sym 87062 soc.spimemio.xfer_clk
.sym 87066 soc.spimemio.din_ddr
.sym 87069 soc.spimemio.xfer.count[1]
.sym 87070 soc.spimemio.xfer.count[3]
.sym 87071 soc.spimemio.xfer.xfer_qspi
.sym 87075 soc.spimemio.xfer_clk
.sym 87076 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 87077 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 87078 soc.spimemio.xfer.count[3]
.sym 87082 soc.spimemio.din_qspi
.sym 87087 soc.spimemio.din_qspi
.sym 87089 soc.spimemio.din_ddr
.sym 87093 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 87094 soc.spimemio.xfer_clk
.sym 87095 soc.spimemio.xfer.xfer_ddr
.sym 87096 soc.spimemio.xfer.count[2]
.sym 87099 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 87100 soc.spimemio.xfer.xfer_qspi
.sym 87101 soc.spimemio.xfer.xfer_dspi
.sym 87102 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 87106 soc.spimemio.din_qspi
.sym 87108 soc.spimemio.din_ddr
.sym 87115 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 87116 CLK$SB_IO_IN_$glb_clk
.sym 87117 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 87120 soc.spimemio.xfer.last_fetch
.sym 87121 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_6_I2
.sym 87122 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 87123 soc.spimemio.xfer.next_fetch
.sym 87124 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O
.sym 87125 soc.spimemio.xfer.fetch
.sym 87143 flash_io1_di
.sym 87146 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 87148 soc.memory.wen[2]
.sym 87150 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 87152 soc.memory.wen[3]
.sym 87153 iomem_addr[6]
.sym 87159 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 87161 soc.spimemio.xfer_clk
.sym 87164 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 87165 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 87168 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 87169 soc.spimemio.xfer.xfer_qspi
.sym 87170 $PACKER_VCC_NET
.sym 87171 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 87173 soc.spimemio.xfer.xfer_ddr
.sym 87177 soc.spimemio.xfer_resetn
.sym 87178 iomem_wstrb[2]
.sym 87179 soc.spimemio.xfer.count[0]
.sym 87180 iomem_wstrb[3]
.sym 87185 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 87187 soc.spimemio.xfer.count[0]
.sym 87188 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 87189 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 87192 soc.spimemio.xfer.count[0]
.sym 87193 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 87194 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 87195 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 87199 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 87200 iomem_wstrb[3]
.sym 87205 soc.spimemio.xfer.xfer_ddr
.sym 87207 soc.spimemio.xfer.xfer_qspi
.sym 87210 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 87213 soc.spimemio.xfer_resetn
.sym 87217 soc.spimemio.xfer.xfer_ddr
.sym 87223 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 87224 soc.spimemio.xfer.count[0]
.sym 87225 $PACKER_VCC_NET
.sym 87228 soc.spimemio.xfer_clk
.sym 87229 soc.spimemio.xfer.count[0]
.sym 87230 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 87231 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 87235 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 87236 iomem_wstrb[2]
.sym 87239 CLK$SB_IO_IN_$glb_clk
.sym 87241 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 87243 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 87244 soc.spimemio.dout_data[0]
.sym 87245 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_7_I0
.sym 87246 flash_io0_di_SB_LUT4_I2_O
.sym 87247 flash_io0_di_SB_LUT4_I2_I3
.sym 87248 soc.spimemio.dout_data[1]
.sym 87258 $PACKER_VCC_NET
.sym 87265 soc.cpu.mem_rdata_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 87267 soc.spimemio.state[1]
.sym 87268 soc.spimemio.state[10]
.sym 87269 flash_io0_di
.sym 87271 iomem_addr[13]
.sym 87272 soc.spimemio.dout_data[1]
.sym 87274 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 87288 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 87290 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I3_SB_LUT4_O_I1
.sym 87291 soc.spimemio.dout_data[5]
.sym 87292 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 87293 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 87298 soc.spimemio.din_tag[3]
.sym 87300 soc.spimemio.dout_data[3]
.sym 87305 soc.spimemio.dout_data[1]
.sym 87308 soc.spimemio.xfer_clk
.sym 87310 soc.spimemio.din_tag[0]
.sym 87315 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 87316 soc.spimemio.xfer_clk
.sym 87317 soc.spimemio.dout_data[5]
.sym 87318 soc.spimemio.dout_data[1]
.sym 87321 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I3_SB_LUT4_O_I1
.sym 87323 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 87324 soc.spimemio.dout_data[3]
.sym 87342 soc.spimemio.din_tag[0]
.sym 87360 soc.spimemio.din_tag[3]
.sym 87361 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 87362 CLK$SB_IO_IN_$glb_clk
.sym 87363 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 87365 soc.spimemio.dout_tag[0]
.sym 87366 soc.spimemio.dout_tag[3]
.sym 87367 soc.spimemio.dout_tag[1]
.sym 87370 soc.spimemio.dout_tag[2]
.sym 87380 soc.spimemio.xfer_clk
.sym 87387 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 87388 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 87390 soc.spimemio.jump
.sym 87396 iomem_wdata[24]
.sym 87397 $PACKER_VCC_NET
.sym 87398 soc.spimemio.xfer_resetn
.sym 87409 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 87414 soc.spimemio.din_rd_SB_DFFESR_Q_D
.sym 87415 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 87416 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 87427 soc.spimemio.state[1]
.sym 87431 soc.spimemio.jump_SB_LUT4_I3_O
.sym 87452 soc.spimemio.din_rd_SB_DFFESR_Q_D
.sym 87480 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 87482 soc.spimemio.jump_SB_LUT4_I3_O
.sym 87483 soc.spimemio.state[1]
.sym 87484 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 87485 CLK$SB_IO_IN_$glb_clk
.sym 87486 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 87487 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 87489 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 87490 soc.spimemio.xfer_resetn
.sym 87491 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 87492 soc.spimemio.din_valid
.sym 87500 soc.spimemio.dout_tag[2]
.sym 87512 soc.spimemio_cfgreg_do[22]
.sym 87514 soc.spimemio.state[7]
.sym 87516 flash_io1_di
.sym 87517 soc.spimemio.jump_SB_LUT4_I3_O
.sym 87518 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 87519 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 87521 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 87522 soc.spimemio.rd_inc
.sym 87530 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 87531 soc.spimemio.rd_inc
.sym 87532 soc.spimemio.valid
.sym 87533 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 87534 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 87535 soc.spimemio.jump_SB_LUT4_I3_O
.sym 87537 soc.spimemio.jump
.sym 87539 soc.spimemio.rd_wait
.sym 87541 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 87542 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 87543 iomem_addr[13]
.sym 87546 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 87547 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 87549 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 87550 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 87551 soc.spimemio.rd_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.sym 87554 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 87558 soc.spimemio.valid
.sym 87559 soc.spimemio.state[2]
.sym 87561 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 87562 soc.spimemio.valid
.sym 87564 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 87568 soc.spimemio.jump
.sym 87575 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 87576 soc.spimemio.jump_SB_LUT4_I3_O
.sym 87581 soc.spimemio.rd_inc
.sym 87585 soc.spimemio.state[2]
.sym 87586 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 87588 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 87593 soc.spimemio.valid
.sym 87594 soc.spimemio.rd_wait
.sym 87597 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 87598 soc.spimemio.rd_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.sym 87599 iomem_addr[13]
.sym 87600 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 87603 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 87604 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 87605 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 87606 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 87607 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 87608 CLK$SB_IO_IN_$glb_clk
.sym 87609 soc.spimemio.valid
.sym 87610 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 87611 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I1
.sym 87612 soc.spimemio.state[5]
.sym 87614 soc.spimemio.state[3]
.sym 87616 soc.spimemio.state[11]
.sym 87625 soc.spimemio.xfer_resetn
.sym 87628 soc.spimemio.din_tag[0]
.sym 87629 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 87632 soc.spimemio.din_tag[3]
.sym 87635 soc.spimemio.state[8]
.sym 87636 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 87638 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 87639 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 87640 iomem_addr[6]
.sym 87641 resetn
.sym 87642 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 87643 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 87644 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 87645 soc.spimemio.state[2]
.sym 87651 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 87652 soc.spimemio.state[2]
.sym 87653 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 87654 iomem_addr[16]
.sym 87655 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 87657 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 87658 soc.spimemio.jump_SB_LUT4_O_I2
.sym 87659 iomem_addr[9]
.sym 87660 iomem_addr[12]
.sym 87661 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 87662 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 87663 iomem_addr[12]
.sym 87664 iomem_addr[10]
.sym 87665 iomem_addr[11]
.sym 87666 soc.spimemio.rd_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 87669 iomem_addr[8]
.sym 87670 iomem_addr[14]
.sym 87671 soc.spimemio.rd_valid
.sym 87672 soc.spimemio.jump_SB_LUT4_O_I3
.sym 87673 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 87675 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 87676 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 87677 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 87678 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 87679 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 87680 soc.spimemio.jump
.sym 87681 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 87682 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 87684 iomem_addr[12]
.sym 87685 iomem_addr[16]
.sym 87686 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 87687 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 87690 soc.spimemio.jump_SB_LUT4_O_I3
.sym 87691 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 87692 soc.spimemio.jump_SB_LUT4_O_I2
.sym 87693 soc.spimemio.rd_valid
.sym 87696 soc.spimemio.rd_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 87697 iomem_addr[11]
.sym 87698 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 87699 iomem_addr[9]
.sym 87704 soc.spimemio.state[2]
.sym 87709 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 87710 iomem_addr[10]
.sym 87714 iomem_addr[14]
.sym 87715 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 87716 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 87717 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 87720 iomem_addr[8]
.sym 87721 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 87722 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 87723 iomem_addr[12]
.sym 87726 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 87727 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 87728 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 87729 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 87730 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 87731 CLK$SB_IO_IN_$glb_clk
.sym 87732 soc.spimemio.jump
.sym 87733 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 87734 soc.spimemio.state[7]
.sym 87735 soc.spimemio.state[6]
.sym 87736 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 87737 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 87738 soc.spimemio.state[12]
.sym 87739 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 87740 soc.spimemio.state[10]
.sym 87744 iomem_wdata[29]
.sym 87749 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 87753 iomem_addr[11]
.sym 87758 soc.spimemio.state[1]
.sym 87759 soc.spimemio_cfgreg_do[21]
.sym 87760 soc.spimemio.state[9]
.sym 87761 soc.spimemio.rd_addr[9]
.sym 87764 soc.spimemio.state[10]
.sym 87765 soc.spimemio.dout_data[1]
.sym 87766 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 87767 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 87775 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 87779 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 87780 iomem_addr[18]
.sym 87781 soc.spimemio.rd_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 87782 iomem_addr[9]
.sym 87783 soc.spimemio.jump
.sym 87784 iomem_addr[22]
.sym 87785 soc.spimemio.rd_inc
.sym 87787 soc.spimemio.rd_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 87794 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 87797 iomem_addr[17]
.sym 87798 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 87801 iomem_addr[15]
.sym 87802 iomem_addr[11]
.sym 87803 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 87804 iomem_addr[23]
.sym 87805 soc.spimemio.rd_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 87807 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 87808 iomem_addr[22]
.sym 87809 iomem_addr[18]
.sym 87810 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 87813 iomem_addr[23]
.sym 87814 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 87815 iomem_addr[22]
.sym 87816 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 87819 iomem_addr[18]
.sym 87820 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 87821 soc.spimemio.rd_inc
.sym 87827 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 87828 soc.spimemio.jump
.sym 87832 soc.spimemio.rd_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 87833 soc.spimemio.rd_inc
.sym 87834 iomem_addr[17]
.sym 87837 iomem_addr[17]
.sym 87838 iomem_addr[15]
.sym 87839 soc.spimemio.rd_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 87840 soc.spimemio.rd_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 87843 soc.spimemio.rd_inc
.sym 87844 iomem_addr[9]
.sym 87845 soc.spimemio.rd_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 87849 iomem_addr[11]
.sym 87850 soc.spimemio.rd_inc
.sym 87851 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 87853 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 87854 CLK$SB_IO_IN_$glb_clk
.sym 87856 soc.spimemio.state[8]
.sym 87857 soc.spimemio.state[0]
.sym 87858 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 87859 soc.spimemio.state[4]
.sym 87860 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 87861 soc.spimemio.state[2]
.sym 87862 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 87863 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 87874 soc.spimemio.rd_addr[18]
.sym 87878 iomem_addr[9]
.sym 87879 soc.spimemio.state[6]
.sym 87880 soc.spimemio.state[6]
.sym 87881 $PACKER_VCC_NET
.sym 87882 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 87884 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 87885 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 87886 soc.spimemio.state[12]
.sym 87887 soc.spimemio.jump
.sym 87888 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 87890 iomem_addr[23]
.sym 87897 soc.spimemio.din_ddr_SB_LUT4_I3_I1
.sym 87898 soc.spimemio.din_qspi
.sym 87899 soc.spimemio.jump
.sym 87900 soc.spimemio.jump_SB_LUT4_I3_O
.sym 87901 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 87902 soc.spimemio.state[12]
.sym 87905 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 87909 soc.spimemio.din_ddr
.sym 87910 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 87912 soc.spimemio.state[10]
.sym 87913 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 87914 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 87916 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 87917 iomem_addr[5]
.sym 87918 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 87919 soc.spimemio_cfgreg_do[21]
.sym 87920 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 87922 soc.spimemio.state[9]
.sym 87925 iomem_addr[3]
.sym 87926 soc.spimemio_cfgreg_do[20]
.sym 87928 soc.spimemio_cfgreg_do[22]
.sym 87930 soc.spimemio.jump
.sym 87932 soc.spimemio_cfgreg_do[20]
.sym 87936 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 87937 soc.spimemio.din_ddr_SB_LUT4_I3_I1
.sym 87938 soc.spimemio.din_qspi
.sym 87939 soc.spimemio_cfgreg_do[21]
.sym 87942 soc.spimemio.din_ddr_SB_LUT4_I3_I1
.sym 87943 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 87944 soc.spimemio.state[10]
.sym 87945 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 87949 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 87950 soc.spimemio.jump_SB_LUT4_I3_O
.sym 87954 soc.spimemio.din_ddr_SB_LUT4_I3_I1
.sym 87955 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 87956 soc.spimemio_cfgreg_do[22]
.sym 87957 soc.spimemio.din_ddr
.sym 87962 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 87963 soc.spimemio.state[9]
.sym 87967 soc.spimemio.state[12]
.sym 87968 iomem_addr[5]
.sym 87969 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 87972 soc.spimemio.state[12]
.sym 87974 iomem_addr[3]
.sym 87975 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 87977 CLK$SB_IO_IN_$glb_clk
.sym 87978 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 87979 soc.spimemio.state[1]
.sym 87980 soc.spimemio.state[9]
.sym 87981 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I0
.sym 87983 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 87984 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I1
.sym 87985 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 87986 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 87989 iomem_wdata[24]
.sym 88000 soc.spimemio.state[0]
.sym 88004 soc.spimemio_cfgreg_do[22]
.sym 88005 soc.spimemio.state[4]
.sym 88008 soc.spimemio.state[6]
.sym 88009 soc.spimemio.state[2]
.sym 88010 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 88012 soc.spimemio_cfgreg_do[20]
.sym 88013 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 88014 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 88020 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 88021 soc.spimemio.state[0]
.sym 88022 soc.spimemio.din_data[0]
.sym 88023 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 88024 iomem_addr[16]
.sym 88025 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 88027 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 88028 soc.spimemio_cfgreg_do[22]
.sym 88029 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 88031 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 88032 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 88033 soc.spimemio.state[2]
.sym 88034 soc.spimemio_cfgreg_do[21]
.sym 88035 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 88036 soc.spimemio.din_data[2]
.sym 88037 soc.spimemio.state[9]
.sym 88038 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 88039 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1
.sym 88040 iomem_addr[2]
.sym 88041 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 88042 iomem_addr[18]
.sym 88044 soc.spimemio.state[1]
.sym 88045 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 88046 soc.spimemio.state[12]
.sym 88050 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 88053 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 88056 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 88059 soc.spimemio_cfgreg_do[22]
.sym 88061 soc.spimemio_cfgreg_do[21]
.sym 88062 soc.spimemio.state[2]
.sym 88065 iomem_addr[16]
.sym 88066 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 88068 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1
.sym 88071 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 88072 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 88073 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 88074 soc.spimemio.din_data[0]
.sym 88077 iomem_addr[2]
.sym 88078 soc.spimemio.state[1]
.sym 88079 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 88080 soc.spimemio.state[12]
.sym 88083 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 88085 soc.spimemio.state[9]
.sym 88089 iomem_addr[18]
.sym 88090 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 88091 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 88092 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 88095 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 88096 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 88097 soc.spimemio.state[0]
.sym 88098 soc.spimemio.din_data[2]
.sym 88099 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 88100 CLK$SB_IO_IN_$glb_clk
.sym 88102 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 88103 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 88104 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 88105 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 88106 soc.spimemio.din_data[6]
.sym 88107 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 88108 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 88109 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 88120 iomem_addr[16]
.sym 88121 soc.spimemio.state[1]
.sym 88122 soc.spimemio_cfgreg_do[21]
.sym 88127 iomem_wdata[16]
.sym 88129 soc.spimemio.state[0]
.sym 88130 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 88132 iomem_addr[4]
.sym 88133 resetn
.sym 88134 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 88137 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 88143 soc.spimemio.state[1]
.sym 88144 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 88145 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 88146 iomem_addr[9]
.sym 88147 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 88148 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 88149 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 88150 iomem_addr[4]
.sym 88151 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0
.sym 88152 soc.spimemio.state[6]
.sym 88153 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 88154 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 88155 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 88156 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 88157 soc.spimemio.state[6]
.sym 88158 soc.spimemio.state[12]
.sym 88159 soc.spimemio_cfgreg_do[18]
.sym 88160 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 88161 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 88163 soc.spimemio_cfgreg_do[21]
.sym 88164 iomem_addr[10]
.sym 88165 soc.spimemio.state[4]
.sym 88166 soc.spimemio.state[0]
.sym 88167 soc.spimemio_cfgreg_do[22]
.sym 88168 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 88169 soc.spimemio.state[2]
.sym 88170 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 88171 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 88173 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 88174 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 88176 soc.spimemio_cfgreg_do[21]
.sym 88177 soc.spimemio.state[2]
.sym 88178 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 88179 soc.spimemio_cfgreg_do[22]
.sym 88182 iomem_addr[9]
.sym 88183 soc.spimemio.state[6]
.sym 88184 soc.spimemio.state[0]
.sym 88185 soc.spimemio.state[4]
.sym 88189 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 88190 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 88191 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 88194 soc.spimemio.state[6]
.sym 88195 soc.spimemio.state[1]
.sym 88196 iomem_addr[10]
.sym 88197 soc.spimemio_cfgreg_do[18]
.sym 88200 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 88201 iomem_addr[4]
.sym 88202 soc.spimemio.state[12]
.sym 88203 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 88206 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 88207 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 88209 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 88212 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 88213 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 88214 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 88215 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 88218 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0
.sym 88219 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 88220 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 88221 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 88222 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 88223 CLK$SB_IO_IN_$glb_clk
.sym 88225 soc.spimemio_cfgreg_do[22]
.sym 88226 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 88227 soc.spimemio_cfgreg_do[17]
.sym 88228 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 88229 soc.spimemio_cfgreg_do[20]
.sym 88231 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 88236 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 88242 iomem_addr[11]
.sym 88249 led_num[1]
.sym 88250 soc.spimemio_cfgreg_do[21]
.sym 88253 iomem_wdata[22]
.sym 88254 iomem_wdata[0]
.sym 88256 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 88257 soc.spimemio.dout_data[1]
.sym 88258 iomem_wdata[1]
.sym 88267 flash_io0_oe_SB_LUT4_I3_I2
.sym 88269 soc.spimemio_cfgreg_do[19]
.sym 88272 soc.spimemio_cfgreg_do[21]
.sym 88273 iomem_addr[8]
.sym 88275 soc.spimemio.state[6]
.sym 88276 soc.spimemio_cfgreg_do[16]
.sym 88277 soc.spimemio.state[4]
.sym 88281 soc.spimemio.state[2]
.sym 88283 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 88284 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 88285 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 88286 soc.spimemio_cfgreg_do[20]
.sym 88289 soc.spimemio.state[0]
.sym 88290 soc.spimemio_cfgreg_do[22]
.sym 88291 iomem_wstrb[2]
.sym 88292 $PACKER_VCC_NET
.sym 88293 resetn
.sym 88294 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 88295 soc.spimemio.state[1]
.sym 88297 iomem_addr[12]
.sym 88299 iomem_wstrb[2]
.sym 88300 flash_io0_oe_SB_LUT4_I3_I2
.sym 88301 resetn
.sym 88305 iomem_addr[8]
.sym 88306 soc.spimemio.state[6]
.sym 88307 soc.spimemio_cfgreg_do[16]
.sym 88308 soc.spimemio.state[1]
.sym 88311 iomem_addr[12]
.sym 88313 soc.spimemio.state[6]
.sym 88314 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 88317 soc.spimemio_cfgreg_do[22]
.sym 88318 soc.spimemio_cfgreg_do[21]
.sym 88319 soc.spimemio.state[0]
.sym 88320 soc.spimemio.state[2]
.sym 88323 soc.spimemio_cfgreg_do[20]
.sym 88324 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 88325 soc.spimemio.state[1]
.sym 88326 soc.spimemio_cfgreg_do[19]
.sym 88329 soc.spimemio.state[0]
.sym 88330 soc.spimemio.state[2]
.sym 88331 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 88332 soc.spimemio.state[4]
.sym 88336 $PACKER_VCC_NET
.sym 88345 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 88346 CLK$SB_IO_IN_$glb_clk
.sym 88351 gpio[16]
.sym 88352 gpio[17]
.sym 88354 gpio[18]
.sym 88355 gpio[20]
.sym 88358 ws2812_inst.led_reg[0][9]
.sym 88359 ws2812_inst.led_reg[2][17]
.sym 88367 soc.spimemio_cfgreg_do[22]
.sym 88368 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 88372 soc.spimemio_cfgreg_do[17]
.sym 88373 iomem_wdata[21]
.sym 88377 $PACKER_VCC_NET
.sym 88379 gpio[20]
.sym 88381 led_write
.sym 88383 iomem_addr[12]
.sym 88389 iomem_wdata[21]
.sym 88397 iomem_wdata[16]
.sym 88400 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 88415 iomem_wdata[19]
.sym 88420 iomem_wdata[18]
.sym 88422 iomem_wdata[18]
.sym 88437 iomem_wdata[16]
.sym 88442 iomem_wdata[19]
.sym 88458 iomem_wdata[21]
.sym 88468 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 88469 CLK$SB_IO_IN_$glb_clk
.sym 88470 resetn_SB_LUT4_I3_O_$glb_sr
.sym 88471 soc.spimemio.buffer[17]
.sym 88486 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 88497 resetn
.sym 88503 led_num[1]
.sym 88515 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 88519 iomem_wdata[2]
.sym 88520 iomem_wstrb[0]
.sym 88521 iomem_wstrb[2]
.sym 88524 iomem_wdata[0]
.sym 88528 iomem_wdata[1]
.sym 88530 led_num_SB_DFFE_Q_E
.sym 88541 led_write
.sym 88542 led_num[0]
.sym 88545 iomem_wdata[1]
.sym 88559 led_write
.sym 88560 led_num[0]
.sym 88565 iomem_wdata[2]
.sym 88570 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 88571 iomem_wstrb[2]
.sym 88575 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 88577 iomem_wstrb[0]
.sym 88584 iomem_wdata[0]
.sym 88587 led_num[0]
.sym 88590 led_write
.sym 88591 led_num_SB_DFFE_Q_E
.sym 88592 CLK$SB_IO_IN_$glb_clk
.sym 88595 reset_cnt[1]
.sym 88596 reset_cnt[2]
.sym 88597 reset_cnt[3]
.sym 88598 reset_cnt[4]
.sym 88599 reset_cnt[5]
.sym 88600 resetn_SB_LUT4_O_I3
.sym 88601 resetn
.sym 88606 led_num[1]
.sym 88608 led_rgb_data[11]
.sym 88609 iomem_wdata[23]
.sym 88610 led_rgb_data[15]
.sym 88612 iomem_wdata[20]
.sym 88614 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 88616 iomem_wstrb[0]
.sym 88617 iomem_wstrb[2]
.sym 88619 led_write_SB_LUT4_I2_1_O
.sym 88621 led_num[2]
.sym 88625 resetn
.sym 88628 resetn_SB_LUT4_I3_O
.sym 88629 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 88635 soc.spimemio.buffer[17]
.sym 88699 soc.spimemio.buffer[17]
.sym 88714 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 88715 CLK$SB_IO_IN_$glb_clk
.sym 88720 resetn_SB_LUT4_I3_O
.sym 88724 reset_cnt[0]
.sym 88734 resetn
.sym 88737 gpio[21]
.sym 88741 led_num[1]
.sym 88742 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 88743 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 88744 led_rgb_data[22]
.sym 88745 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 88746 led_rgb_data[21]
.sym 88749 led_rgb_data[13]
.sym 88751 resetn
.sym 88764 led_num[2]
.sym 88773 resetn
.sym 88775 led_num[1]
.sym 88779 led_write_SB_LUT4_I2_1_O
.sym 88821 led_write_SB_LUT4_I2_1_O
.sym 88822 resetn
.sym 88823 led_num[1]
.sym 88824 led_num[2]
.sym 88840 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 88844 ws2812_inst.led_reg[3][3]
.sym 88845 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 88851 $PACKER_VCC_NET
.sym 88864 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 88865 iomem_wdata[27]
.sym 88866 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 88868 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 88870 led_rgb_data[22]
.sym 88871 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 88872 led_rgb_data[21]
.sym 88873 $PACKER_VCC_NET
.sym 88874 led_rgb_data[19]
.sym 88881 iomem_wdata[27]
.sym 88883 led_rgb_data_SB_DFFE_Q_E
.sym 88884 led_write_SB_LUT4_I2_O
.sym 88889 led_write_SB_LUT4_I2_1_O
.sym 88892 led_num[2]
.sym 88894 led_num[1]
.sym 88895 resetn
.sym 88901 iomem_wdata[31]
.sym 88902 iomem_wdata[30]
.sym 88909 iomem_wdata[29]
.sym 88917 iomem_wdata[29]
.sym 88921 iomem_wdata[27]
.sym 88928 iomem_wdata[31]
.sym 88932 led_write_SB_LUT4_I2_O
.sym 88933 led_num[2]
.sym 88934 resetn
.sym 88935 led_num[1]
.sym 88938 led_num[2]
.sym 88939 resetn
.sym 88940 led_num[1]
.sym 88941 led_write_SB_LUT4_I2_O
.sym 88944 resetn
.sym 88945 led_num[2]
.sym 88946 led_write_SB_LUT4_I2_O
.sym 88947 led_num[1]
.sym 88950 led_num[1]
.sym 88951 resetn
.sym 88952 led_num[2]
.sym 88953 led_write_SB_LUT4_I2_1_O
.sym 88958 iomem_wdata[30]
.sym 88960 led_rgb_data_SB_DFFE_Q_E
.sym 88961 CLK$SB_IO_IN_$glb_clk
.sym 88964 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 88965 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 88966 ws2812_inst.led_reg[6][19]
.sym 88967 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 88968 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 88970 ws2812_inst.led_reg[6][3]
.sym 88977 led_rgb_data_SB_DFFE_Q_E
.sym 88983 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 88985 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 88987 iomem_wdata[31]
.sym 88988 led_rgb_data[23]
.sym 88990 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 88993 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 88994 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 89005 ws2812_inst.led_reg[0][19]
.sym 89007 led_rgb_data[17]
.sym 89008 ws2812_inst.led_counter[1]
.sym 89012 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 89013 led_rgb_data[19]
.sym 89018 ws2812_inst.led_counter[0]
.sym 89019 ws2812_inst.led_reg[0][7]
.sym 89020 led_rgb_data[3]
.sym 89024 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 89025 ws2812_inst.led_reg[1][7]
.sym 89028 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 89031 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 89032 led_rgb_data[7]
.sym 89033 ws2812_inst.led_counter[2]
.sym 89035 ws2812_inst.led_reg[1][19]
.sym 89037 ws2812_inst.led_reg[1][19]
.sym 89038 ws2812_inst.led_reg[0][19]
.sym 89039 ws2812_inst.led_counter[2]
.sym 89040 ws2812_inst.led_counter[0]
.sym 89046 led_rgb_data[19]
.sym 89055 ws2812_inst.led_counter[0]
.sym 89056 ws2812_inst.led_counter[2]
.sym 89057 ws2812_inst.led_reg[1][7]
.sym 89058 ws2812_inst.led_reg[0][7]
.sym 89061 led_rgb_data[3]
.sym 89067 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 89068 ws2812_inst.led_counter[1]
.sym 89069 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 89070 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 89074 led_rgb_data[17]
.sym 89081 led_rgb_data[7]
.sym 89083 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 89084 CLK$SB_IO_IN_$glb_clk
.sym 89085 resetn_SB_LUT4_I3_O_$glb_sr
.sym 89086 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 89087 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 89088 ws2812_inst.led_reg[3][18]
.sym 89089 ws2812_inst.led_reg[3][7]
.sym 89090 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 89091 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 89092 ws2812_inst.led_reg[3][19]
.sym 89103 led_rgb_data[17]
.sym 89104 ws2812_inst.led_counter[1]
.sym 89106 ws2812_inst.led_counter[0]
.sym 89111 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 89113 resetn_SB_LUT4_I3_O
.sym 89117 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 89118 resetn
.sym 89119 ws2812_inst.led_counter[2]
.sym 89120 ws2812_inst.led_counter[2]
.sym 89121 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 89129 ws2812_inst.led_reg[4][19]
.sym 89131 led_rgb_data[23]
.sym 89134 ws2812_inst.led_reg[5][19]
.sym 89136 led_rgb_data[3]
.sym 89137 led_rgb_data[19]
.sym 89139 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 89140 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 89142 ws2812_inst.led_reg[1][3]
.sym 89143 ws2812_inst.led_counter[2]
.sym 89144 ws2812_inst.led_counter[0]
.sym 89146 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 89147 led_rgb_data[9]
.sym 89149 ws2812_inst.led_counter[1]
.sym 89152 led_rgb_data[7]
.sym 89153 ws2812_inst.led_reg[0][3]
.sym 89154 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 89160 ws2812_inst.led_reg[4][19]
.sym 89161 ws2812_inst.led_counter[0]
.sym 89162 ws2812_inst.led_counter[2]
.sym 89163 ws2812_inst.led_reg[5][19]
.sym 89168 led_rgb_data[19]
.sym 89172 led_rgb_data[3]
.sym 89178 ws2812_inst.led_reg[0][3]
.sym 89179 ws2812_inst.led_reg[1][3]
.sym 89180 ws2812_inst.led_counter[0]
.sym 89181 ws2812_inst.led_counter[2]
.sym 89186 led_rgb_data[23]
.sym 89191 led_rgb_data[9]
.sym 89196 ws2812_inst.led_counter[1]
.sym 89197 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 89198 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 89199 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 89203 led_rgb_data[7]
.sym 89206 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 89207 CLK$SB_IO_IN_$glb_clk
.sym 89208 resetn_SB_LUT4_I3_O_$glb_sr
.sym 89209 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 89212 ws2812_inst.led_reg[6][23]
.sym 89214 ws2812_inst.led_reg[6][7]
.sym 89226 led_rgb_data[18]
.sym 89233 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 89234 ws2812_inst.led_counter[0]
.sym 89235 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 89236 led_rgb_data[7]
.sym 89237 led_rgb_data[22]
.sym 89239 led_rgb_data[21]
.sym 89240 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 89241 led_rgb_data[13]
.sym 89243 resetn
.sym 89244 ws2812_inst.led_counter[1]
.sym 89253 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 89254 ws2812_inst.led_reg[1][23]
.sym 89258 led_rgb_data[23]
.sym 89259 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 89260 led_rgb_data[7]
.sym 89261 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 89262 ws2812_inst.led_reg[0][23]
.sym 89264 led_rgb_data[3]
.sym 89265 led_rgb_data[19]
.sym 89266 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 89267 ws2812_inst.led_reg[4][23]
.sym 89268 ws2812_inst.led_reg[5][23]
.sym 89269 ws2812_inst.led_counter[1]
.sym 89278 ws2812_inst.led_counter[0]
.sym 89279 ws2812_inst.led_counter[2]
.sym 89283 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 89284 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 89285 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 89286 ws2812_inst.led_counter[1]
.sym 89289 ws2812_inst.led_counter[0]
.sym 89290 ws2812_inst.led_reg[5][23]
.sym 89291 ws2812_inst.led_reg[4][23]
.sym 89292 ws2812_inst.led_counter[2]
.sym 89296 led_rgb_data[23]
.sym 89301 ws2812_inst.led_reg[0][23]
.sym 89302 ws2812_inst.led_reg[1][23]
.sym 89303 ws2812_inst.led_counter[0]
.sym 89304 ws2812_inst.led_counter[2]
.sym 89310 led_rgb_data[7]
.sym 89320 led_rgb_data[3]
.sym 89326 led_rgb_data[19]
.sym 89329 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 89330 CLK$SB_IO_IN_$glb_clk
.sym 89331 resetn_SB_LUT4_I3_O_$glb_sr
.sym 89337 ws2812_inst.led_reg[6][15]
.sym 89347 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 89356 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 89357 $PACKER_VCC_NET
.sym 89360 ws2812_inst.led_reg[4][11]
.sym 89362 led_rgb_data[22]
.sym 89363 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 89365 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 89366 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 89373 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 89374 ws2812_inst.led_counter[0]
.sym 89375 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 89376 ws2812_inst.rgb_counter[4]
.sym 89377 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 89378 led_rgb_data[15]
.sym 89379 ws2812_inst.led_reg[5][11]
.sym 89380 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 89381 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 89382 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 89384 led_rgb_data[11]
.sym 89385 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 89386 ws2812_inst.led_reg[4][11]
.sym 89387 ws2812_inst.led_counter[1]
.sym 89388 ws2812_inst.led_reg[4][15]
.sym 89392 ws2812_inst.led_counter[2]
.sym 89393 ws2812_inst.led_reg[5][15]
.sym 89394 ws2812_inst.led_reg[6][15]
.sym 89398 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 89402 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 89406 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 89407 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 89409 ws2812_inst.rgb_counter[4]
.sym 89412 ws2812_inst.led_counter[1]
.sym 89413 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 89414 ws2812_inst.led_reg[6][15]
.sym 89418 ws2812_inst.led_reg[5][11]
.sym 89419 ws2812_inst.led_counter[0]
.sym 89420 ws2812_inst.led_reg[4][11]
.sym 89424 ws2812_inst.led_counter[2]
.sym 89425 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 89426 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 89427 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 89433 led_rgb_data[15]
.sym 89436 ws2812_inst.led_counter[0]
.sym 89437 ws2812_inst.led_reg[4][15]
.sym 89439 ws2812_inst.led_reg[5][15]
.sym 89442 led_rgb_data[11]
.sym 89448 ws2812_inst.rgb_counter[4]
.sym 89449 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 89450 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 89452 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 89453 CLK$SB_IO_IN_$glb_clk
.sym 89454 resetn_SB_LUT4_I3_O_$glb_sr
.sym 89461 ws2812_inst.led_reg[6][9]
.sym 89470 ws2812_inst.rgb_counter[4]
.sym 89479 ws2812_inst.rgb_counter[3]
.sym 89481 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 89483 $PACKER_VCC_NET
.sym 89488 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 89490 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 89496 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 89497 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 89498 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 89499 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 89500 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 89501 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 89502 ws2812_inst.led_reg[3][12]
.sym 89503 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 89504 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 89505 ws2812_inst.rgb_counter[3]
.sym 89507 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 89508 ws2812_inst.led_counter[1]
.sym 89510 led_rgb_data[11]
.sym 89512 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 89513 led_rgb_data[13]
.sym 89515 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 89516 ws2812_inst.rgb_counter[2]
.sym 89519 ws2812_inst.led_reg[6][11]
.sym 89520 ws2812_inst.led_reg[2][12]
.sym 89524 ws2812_inst.rgb_counter[2]
.sym 89525 ws2812_inst.led_counter[2]
.sym 89530 led_rgb_data[13]
.sym 89535 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 89536 ws2812_inst.rgb_counter[3]
.sym 89537 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 89538 ws2812_inst.rgb_counter[2]
.sym 89541 ws2812_inst.led_reg[3][12]
.sym 89542 ws2812_inst.led_reg[2][12]
.sym 89543 ws2812_inst.led_counter[2]
.sym 89544 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 89547 ws2812_inst.led_counter[1]
.sym 89548 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 89549 ws2812_inst.led_reg[6][11]
.sym 89550 ws2812_inst.led_counter[2]
.sym 89553 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 89554 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 89555 ws2812_inst.led_counter[2]
.sym 89556 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 89559 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 89560 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 89561 ws2812_inst.rgb_counter[2]
.sym 89562 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 89571 led_rgb_data[11]
.sym 89575 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 89576 CLK$SB_IO_IN_$glb_clk
.sym 89577 resetn_SB_LUT4_I3_O_$glb_sr
.sym 89578 ws2812_inst.led_reg[2][12]
.sym 89581 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 89582 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89583 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89584 ws2812_inst.led_reg[2][9]
.sym 89585 ws2812_inst.led_reg[2][13]
.sym 89600 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 89606 resetn
.sym 89611 ws2812_inst.led_counter[2]
.sym 89619 ws2812_inst.led_reg[6][13]
.sym 89620 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 89621 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 89622 ws2812_inst.led_counter[2]
.sym 89627 ws2812_inst.led_reg[3][17]
.sym 89629 ws2812_inst.rgb_counter[2]
.sym 89630 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 89631 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 89632 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 89635 ws2812_inst.led_reg[1][9]
.sym 89637 ws2812_inst.led_reg[0][9]
.sym 89638 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 89639 led_rgb_data[9]
.sym 89641 ws2812_inst.led_counter[1]
.sym 89642 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 89646 ws2812_inst.led_reg[2][17]
.sym 89647 ws2812_inst.led_counter[0]
.sym 89648 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89654 led_rgb_data[9]
.sym 89664 ws2812_inst.led_counter[1]
.sym 89665 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 89666 ws2812_inst.led_reg[6][13]
.sym 89667 ws2812_inst.led_counter[2]
.sym 89676 ws2812_inst.led_reg[1][9]
.sym 89677 ws2812_inst.led_counter[2]
.sym 89678 ws2812_inst.led_reg[0][9]
.sym 89679 ws2812_inst.led_counter[0]
.sym 89682 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 89683 ws2812_inst.led_counter[1]
.sym 89684 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 89685 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89688 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 89689 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 89690 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 89691 ws2812_inst.rgb_counter[2]
.sym 89694 ws2812_inst.led_counter[0]
.sym 89695 ws2812_inst.led_reg[2][17]
.sym 89696 ws2812_inst.led_reg[3][17]
.sym 89697 ws2812_inst.led_counter[1]
.sym 89698 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 89699 CLK$SB_IO_IN_$glb_clk
.sym 89700 resetn_SB_LUT4_I3_O_$glb_sr
.sym 89701 ws2812_inst.led_reg[4][17]
.sym 89702 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 89703 ws2812_inst.rgb_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I3
.sym 89704 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 89705 ws2812_inst.led_reg[4][9]
.sym 89706 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 89708 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 89726 ws2812_inst.led_counter[0]
.sym 89727 led_rgb_data[21]
.sym 89728 ws2812_inst.led_counter[1]
.sym 89730 led_rgb_data[1]
.sym 89731 resetn
.sym 89732 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 89736 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 89743 ws2812_inst.led_reg[5][9]
.sym 89744 ws2812_inst.data_SB_DFFESR_Q_E
.sym 89745 ws2812_inst.rgb_counter[4]
.sym 89748 ws2812_inst.led_counter[0]
.sym 89751 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 89756 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 89757 $PACKER_GND_NET
.sym 89760 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 89761 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 89762 ws2812_inst.led_reg[4][9]
.sym 89763 ws2812_inst.rgb_counter[0]
.sym 89766 resetn
.sym 89767 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 89768 ws2812_inst.rgb_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I3
.sym 89770 ws2812_inst.led_counter[2]
.sym 89772 ws2812_inst.state[1]
.sym 89776 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 89778 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 89781 ws2812_inst.led_reg[5][9]
.sym 89782 ws2812_inst.led_reg[4][9]
.sym 89783 ws2812_inst.led_counter[2]
.sym 89784 ws2812_inst.led_counter[0]
.sym 89787 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 89788 ws2812_inst.state[1]
.sym 89790 ws2812_inst.rgb_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I3
.sym 89793 ws2812_inst.state[1]
.sym 89794 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 89795 ws2812_inst.rgb_counter[4]
.sym 89796 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 89800 resetn
.sym 89802 ws2812_inst.state[1]
.sym 89805 ws2812_inst.state[1]
.sym 89806 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 89807 ws2812_inst.rgb_counter[0]
.sym 89808 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 89811 $PACKER_GND_NET
.sym 89821 ws2812_inst.data_SB_DFFESR_Q_E
.sym 89822 CLK$SB_IO_IN_$glb_clk
.sym 89823 resetn_SB_LUT4_I3_O_$glb_sr
.sym 89825 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 89826 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 89827 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 89828 ws2812_inst.led_counter[2]
.sym 89829 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 89830 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 89836 ws2812_inst.rgb_counter[3]
.sym 89838 ws2812_inst.rgb_counter[0]
.sym 89839 led_rgb_data[17]
.sym 89840 ws2812_inst.data_SB_DFFESR_Q_E
.sym 89842 ws2812_inst.rgb_counter[2]
.sym 89844 ws2812_inst.rgb_counter[4]
.sym 89846 ws2812_inst.data_SB_DFFESR_Q_E
.sym 89847 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 89849 ws2812_inst.led_counter[2]
.sym 89850 $PACKER_VCC_NET
.sym 89853 ws2812_inst.data_SB_DFFESR_Q_E
.sym 89857 ws2812_inst.state[1]
.sym 89866 $PACKER_VCC_NET
.sym 89868 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 89871 ws2812_inst.led_counter[0]
.sym 89874 $PACKER_VCC_NET
.sym 89876 ws2812_inst.data_SB_DFFESR_Q_E
.sym 89877 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 89878 ws2812_inst.led_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I2
.sym 89879 ws2812_inst.state[1]
.sym 89882 ws2812_inst.led_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 89883 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 89884 ws2812_inst.led_counter[3]
.sym 89886 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 89893 ws2812_inst.led_counter[2]
.sym 89895 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 89896 ws2812_inst.led_counter[1]
.sym 89897 $nextpnr_ICESTORM_LC_19$O
.sym 89900 ws2812_inst.led_counter[0]
.sym 89903 ws2812_inst.led_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 89905 ws2812_inst.led_counter[1]
.sym 89906 $PACKER_VCC_NET
.sym 89907 ws2812_inst.led_counter[0]
.sym 89909 ws2812_inst.led_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 89911 ws2812_inst.led_counter[2]
.sym 89912 $PACKER_VCC_NET
.sym 89913 ws2812_inst.led_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 89916 ws2812_inst.led_counter[3]
.sym 89917 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 89918 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 89919 ws2812_inst.led_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 89923 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 89924 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 89925 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 89928 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 89929 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 89930 ws2812_inst.led_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 89931 ws2812_inst.led_counter[1]
.sym 89934 ws2812_inst.led_counter[0]
.sym 89936 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 89937 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 89940 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 89941 ws2812_inst.led_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I2
.sym 89942 ws2812_inst.state[1]
.sym 89944 ws2812_inst.data_SB_DFFESR_Q_E
.sym 89945 CLK$SB_IO_IN_$glb_clk
.sym 89946 resetn_SB_LUT4_I3_O_$glb_sr
.sym 89951 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 89952 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 89962 led_rgb_data[1]
.sym 89973 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 89975 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 89977 ws2812_inst.data_SB_DFFESR_Q_E
.sym 89982 ws2812_inst.data_SB_DFFESR_Q_E
.sym 89989 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 89990 ws2812_inst.bit_counter[5]
.sym 89991 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 89992 ws2812_inst.state[1]
.sym 89993 ws2812_inst.bit_counter_SB_DFFESS_Q_4_D_SB_LUT4_O_I1
.sym 89994 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 89998 ws2812_inst.bit_counter_SB_DFFESS_Q_7_D_SB_LUT4_O_I3
.sym 90000 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 90002 ws2812_inst.bit_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I1
.sym 90006 ws2812_inst.data_SB_DFFESR_Q_E
.sym 90007 ws2812_inst.bit_counter[2]
.sym 90008 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 90010 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 90011 ws2812_inst.bit_counter[3]
.sym 90012 ws2812_inst.bit_counter[0]
.sym 90013 ws2812_inst.bit_counter[1]
.sym 90016 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 90017 ws2812_inst.bit_counter[4]
.sym 90022 ws2812_inst.bit_counter[0]
.sym 90023 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 90024 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 90027 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 90028 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 90029 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 90030 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 90033 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 90034 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 90035 ws2812_inst.state[1]
.sym 90036 ws2812_inst.bit_counter_SB_DFFESS_Q_4_D_SB_LUT4_O_I1
.sym 90040 ws2812_inst.state[1]
.sym 90041 ws2812_inst.bit_counter_SB_DFFESS_Q_7_D_SB_LUT4_O_I3
.sym 90042 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 90045 ws2812_inst.bit_counter[5]
.sym 90046 ws2812_inst.bit_counter[3]
.sym 90047 ws2812_inst.bit_counter[4]
.sym 90048 ws2812_inst.bit_counter[2]
.sym 90052 ws2812_inst.bit_counter[5]
.sym 90057 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 90058 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 90059 ws2812_inst.bit_counter[1]
.sym 90060 ws2812_inst.bit_counter[0]
.sym 90063 ws2812_inst.bit_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I1
.sym 90064 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 90065 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 90066 ws2812_inst.state[1]
.sym 90067 ws2812_inst.data_SB_DFFESR_Q_E
.sym 90068 CLK$SB_IO_IN_$glb_clk
.sym 90069 resetn_SB_LUT4_I3_O_$glb_sr
.sym 90071 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 90075 ws2812_inst.bit_counter[4]
.sym 90076 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 90077 ws2812_inst.bit_counter[3]
.sym 90090 ws2812_inst.data_SB_DFFESR_Q_E
.sym 90111 ws2812_inst.bit_counter[0]
.sym 90112 ws2812_inst.bit_counter[1]
.sym 90118 ws2812_inst.bit_counter[6]
.sym 90121 ws2812_inst.bit_counter[5]
.sym 90122 ws2812_inst.bit_counter[2]
.sym 90124 ws2812_inst.bit_counter[0]
.sym 90125 ws2812_inst.bit_counter[7]
.sym 90130 $PACKER_VCC_NET
.sym 90132 ws2812_inst.bit_counter[4]
.sym 90134 ws2812_inst.bit_counter[3]
.sym 90138 $PACKER_VCC_NET
.sym 90143 $nextpnr_ICESTORM_LC_17$O
.sym 90146 ws2812_inst.bit_counter[0]
.sym 90149 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 90151 $PACKER_VCC_NET
.sym 90152 ws2812_inst.bit_counter[1]
.sym 90153 ws2812_inst.bit_counter[0]
.sym 90155 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 90157 $PACKER_VCC_NET
.sym 90158 ws2812_inst.bit_counter[2]
.sym 90159 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 90161 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 90163 $PACKER_VCC_NET
.sym 90164 ws2812_inst.bit_counter[3]
.sym 90165 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 90167 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 90169 ws2812_inst.bit_counter[4]
.sym 90170 $PACKER_VCC_NET
.sym 90171 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 90173 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 90175 $PACKER_VCC_NET
.sym 90176 ws2812_inst.bit_counter[5]
.sym 90177 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 90179 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 90181 ws2812_inst.bit_counter[6]
.sym 90182 $PACKER_VCC_NET
.sym 90183 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 90185 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 90187 $PACKER_VCC_NET
.sym 90188 ws2812_inst.bit_counter[7]
.sym 90189 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 90229 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 90236 ws2812_inst.data_SB_DFFESR_Q_E
.sym 90239 $PACKER_VCC_NET
.sym 90241 ws2812_inst.bit_counter_SB_DFFESS_Q_2_D_SB_LUT4_O_I1
.sym 90245 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 90246 ws2812_inst.bit_counter[9]
.sym 90247 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 90248 ws2812_inst.bit_counter[6]
.sym 90250 $PACKER_VCC_NET
.sym 90251 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 90252 ws2812_inst.bit_counter[8]
.sym 90256 ws2812_inst.bit_counter[7]
.sym 90258 ws2812_inst.bit_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I1
.sym 90264 ws2812_inst.state[1]
.sym 90266 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 90268 $PACKER_VCC_NET
.sym 90269 ws2812_inst.bit_counter[8]
.sym 90270 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 90274 $PACKER_VCC_NET
.sym 90275 ws2812_inst.bit_counter[9]
.sym 90276 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 90279 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 90280 ws2812_inst.bit_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I1
.sym 90281 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 90282 ws2812_inst.state[1]
.sym 90286 ws2812_inst.bit_counter[8]
.sym 90291 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 90292 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 90293 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 90294 ws2812_inst.state[1]
.sym 90300 ws2812_inst.bit_counter[7]
.sym 90303 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 90304 ws2812_inst.bit_counter_SB_DFFESS_Q_2_D_SB_LUT4_O_I1
.sym 90305 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 90306 ws2812_inst.state[1]
.sym 90309 ws2812_inst.bit_counter[6]
.sym 90310 ws2812_inst.bit_counter[7]
.sym 90311 ws2812_inst.bit_counter[9]
.sym 90312 ws2812_inst.bit_counter[8]
.sym 90313 ws2812_inst.data_SB_DFFESR_Q_E
.sym 90314 CLK$SB_IO_IN_$glb_clk
.sym 90315 resetn_SB_LUT4_I3_O_$glb_sr
.sym 90346 ws2812_inst.state[1]
.sym 90391 flash_io0_do
.sym 90393 flash_io0_oe
.sym 90394 flash_io1_do
.sym 90396 flash_io1_oe
.sym 90401 flash_io0_oe
.sym 90408 flash_io1_do
.sym 90411 flash_io0_do
.sym 90415 flash_io1_oe
.sym 90416 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 90417 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 90418 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 90419 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 90420 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 90421 soc.cpu.mem_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_I1
.sym 90422 soc.cpu.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 90423 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 90432 flash_io0_di
.sym 90435 iomem_wdata[31]
.sym 90437 iomem_wdata[17]
.sym 90438 iomem_wdata[30]
.sym 90439 iomem_wdata[28]
.sym 90448 iomem_wdata[20]
.sym 90449 soc.memory.rdata_0[24]
.sym 90450 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 90451 iomem_wdata[31]
.sym 90459 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 90461 soc.memory.rdata_1[31]
.sym 90462 soc.memory.rdata_1[18]
.sym 90464 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 90466 soc.spimemio.xfer_clk
.sym 90468 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 90469 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 90470 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 90471 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 90472 soc.memory.rdata_1[23]
.sym 90475 soc.memory.rdata_0[18]
.sym 90477 soc.spimemio.xfer.obuffer[2]
.sym 90478 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 90480 soc.memory.rdata_0[31]
.sym 90483 soc.spimemio.xfer.obuffer[0]
.sym 90485 soc.memory.rdata_0[23]
.sym 90486 soc.ram_ready
.sym 90487 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 90488 soc.spimemio.xfer.obuffer[4]
.sym 90489 iomem_addr[16]
.sym 90497 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 90499 soc.spimemio.xfer.obuffer[2]
.sym 90500 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 90503 iomem_addr[16]
.sym 90504 soc.ram_ready
.sym 90505 soc.memory.rdata_0[31]
.sym 90506 soc.memory.rdata_1[31]
.sym 90509 soc.spimemio.xfer.obuffer[4]
.sym 90510 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 90511 soc.spimemio.xfer_clk
.sym 90512 soc.spimemio.xfer.obuffer[0]
.sym 90515 soc.spimemio.xfer.obuffer[0]
.sym 90516 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 90517 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 90521 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 90522 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 90523 soc.spimemio.xfer.obuffer[4]
.sym 90524 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 90527 soc.memory.rdata_0[23]
.sym 90528 soc.ram_ready
.sym 90529 iomem_addr[16]
.sym 90530 soc.memory.rdata_1[23]
.sym 90533 soc.ram_ready
.sym 90534 iomem_addr[16]
.sym 90535 soc.memory.rdata_0[18]
.sym 90536 soc.memory.rdata_1[18]
.sym 90544 soc.memory.ram01_WREN
.sym 90545 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 90548 soc.cpu.mem_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I1
.sym 90549 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 90550 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 90551 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 90554 iomem_addr[13]
.sym 90556 soc.memory.rdata_1[20]
.sym 90557 soc.cpu.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 90558 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 90559 iomem_wdata[17]
.sym 90563 iomem_wdata[24]
.sym 90565 iomem_wdata[16]
.sym 90566 iomem_wdata[16]
.sym 90567 iomem_wdata[28]
.sym 90572 soc.memory.rdata_1[30]
.sym 90576 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 90583 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 90585 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 90587 soc.cpu.mem_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_I1
.sym 90588 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 90592 soc.memory.rdata_0[22]
.sym 90593 iomem_addr[4]
.sym 90595 soc.memory.rdata_0[18]
.sym 90596 iomem_addr[7]
.sym 90598 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 90599 soc.cpu.mem_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I1
.sym 90603 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 90604 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 90605 soc.memory.rdata_0[25]
.sym 90606 soc.memory.rdata_0[30]
.sym 90607 soc.memory.rdata_0[26]
.sym 90608 soc.cpu.mem_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 90610 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 90612 flash_csb$SB_IO_OUT
.sym 90614 flash_clk$SB_IO_OUT
.sym 90622 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 90623 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 90624 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 90625 soc.spimemio.xfer.count[2]
.sym 90626 soc.spimemio.xfer.count[3]
.sym 90630 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 90631 soc.spimemio.xfer.xfer_ddr
.sym 90632 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 90633 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 90634 soc.spimemio.xfer_clk
.sym 90641 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 90642 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 90644 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 90645 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 90646 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 90647 soc.spimemio.xfer_clk
.sym 90648 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 90650 soc.spimemio.xfer.xfer_qspi
.sym 90651 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 90654 soc.spimemio.xfer.xfer_qspi
.sym 90655 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 90656 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 90657 soc.spimemio.xfer.count[3]
.sym 90660 soc.spimemio.xfer.xfer_ddr
.sym 90661 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 90663 soc.spimemio.xfer_clk
.sym 90666 soc.spimemio.xfer.count[2]
.sym 90667 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 90668 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 90669 soc.spimemio.xfer_clk
.sym 90679 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 90680 soc.spimemio.xfer.count[2]
.sym 90681 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 90690 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 90691 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 90692 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 90693 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 90696 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 90697 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 90698 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 90699 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 90700 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 90701 CLK$SB_IO_IN_$glb_clk
.sym 90702 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 90711 iomem_wdata[25]
.sym 90714 iomem_wdata[25]
.sym 90715 iomem_addr[6]
.sym 90717 soc.spimemio.xfer.xfer_ddr
.sym 90718 soc.memory.wen[3]
.sym 90719 soc.memory.wen[2]
.sym 90723 soc.memory.rdata_1[31]
.sym 90724 iomem_wdata[30]
.sym 90727 iomem_addr[16]
.sym 90729 soc.spimemio.xfer_clk
.sym 90732 iomem_wdata[19]
.sym 90734 iomem_wdata[27]
.sym 90735 soc.spimemio.xfer_clk
.sym 90737 iomem_addr[16]
.sym 90738 iomem_wdata[21]
.sym 90744 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 90745 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 90746 soc.spimemio.xfer_clk
.sym 90747 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 90748 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 90749 soc.spimemio.xfer.count[3]
.sym 90750 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 90751 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.sym 90752 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 90753 soc.spimemio.xfer.count[0]
.sym 90754 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 90755 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 90756 soc.spimemio.xfer.count[2]
.sym 90759 soc.spimemio.xfer.count[1]
.sym 90760 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 90761 soc.spimemio.xfer_clk
.sym 90764 $PACKER_VCC_NET
.sym 90766 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 90768 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 90769 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 90776 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 90778 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 90779 soc.spimemio.xfer.count[1]
.sym 90782 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 90783 soc.spimemio.xfer_clk
.sym 90784 $PACKER_VCC_NET
.sym 90785 soc.spimemio.xfer.count[2]
.sym 90786 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 90789 soc.spimemio.xfer_clk
.sym 90790 soc.spimemio.xfer.count[3]
.sym 90792 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 90795 soc.spimemio.xfer.count[3]
.sym 90796 soc.spimemio.xfer.count[1]
.sym 90797 soc.spimemio.xfer.count[2]
.sym 90798 soc.spimemio.xfer.count[0]
.sym 90801 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 90803 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 90804 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 90807 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 90808 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 90809 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 90810 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 90813 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 90814 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 90815 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 90819 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.sym 90820 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 90821 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 90822 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 90823 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 90824 CLK$SB_IO_IN_$glb_clk
.sym 90825 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 90839 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 90840 iomem_addr[6]
.sym 90841 soc.memory.wen[3]
.sym 90846 soc.memory.rdata_0[23]
.sym 90847 soc.memory.wen[2]
.sym 90853 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 90854 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 90859 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 90867 flash_io0_oe_SB_LUT4_O_I2
.sym 90868 $PACKER_VCC_NET
.sym 90869 soc.spimemio.xfer.xfer_qspi
.sym 90870 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 90871 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 90873 $PACKER_VCC_NET
.sym 90874 soc.spimemio.xfer.count[1]
.sym 90875 soc.spimemio.xfer.count[2]
.sym 90876 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 90880 soc.spimemio.xfer.count[3]
.sym 90882 soc.spimemio.xfer.count[1]
.sym 90883 soc.spimemio.xfer.count[0]
.sym 90885 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 90886 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 90888 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 90889 soc.spimemio.xfer_clk
.sym 90895 soc.spimemio.xfer_clk
.sym 90897 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 90899 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 90901 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 90902 soc.spimemio.xfer.count[0]
.sym 90905 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 90907 $PACKER_VCC_NET
.sym 90908 soc.spimemio.xfer.count[1]
.sym 90909 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 90911 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 90912 soc.spimemio.xfer_clk
.sym 90913 soc.spimemio.xfer.count[2]
.sym 90914 $PACKER_VCC_NET
.sym 90915 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 90919 soc.spimemio.xfer.count[3]
.sym 90920 $PACKER_VCC_NET
.sym 90921 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 90924 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 90925 soc.spimemio.xfer_clk
.sym 90926 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 90927 soc.spimemio.xfer.count[1]
.sym 90930 soc.spimemio.xfer.count[1]
.sym 90931 flash_io0_oe_SB_LUT4_O_I2
.sym 90932 soc.spimemio.xfer_clk
.sym 90933 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 90936 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 90937 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 90938 soc.spimemio.xfer.count[3]
.sym 90939 soc.spimemio.xfer_clk
.sym 90942 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 90943 soc.spimemio.xfer.xfer_qspi
.sym 90944 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 90945 soc.spimemio.xfer.count[1]
.sym 90959 iomem_wdata[24]
.sym 90960 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 90961 flash_io0_oe_SB_LUT4_O_I2
.sym 90969 soc.memory.rdata_0[31]
.sym 90975 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 90976 soc.spimemio.dout_data[1]
.sym 90978 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 90983 iomem_addr[4]
.sym 90984 soc.spimemio.dout_data[0]
.sym 90992 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 90994 soc.spimemio.xfer.xfer_ddr_q
.sym 90998 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3
.sym 91000 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 91001 soc.spimemio.dout_data[0]
.sym 91002 flash_io1_di
.sym 91005 soc.spimemio.xfer.fetch
.sym 91010 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 91011 soc.spimemio.xfer.next_fetch
.sym 91012 soc.spimemio.xfer.xfer_ddr
.sym 91016 soc.spimemio.xfer.last_fetch
.sym 91018 soc.spimemio.xfer_clk
.sym 91019 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 91035 soc.spimemio.xfer.xfer_ddr
.sym 91037 soc.spimemio.xfer.fetch
.sym 91041 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 91043 flash_io1_di
.sym 91044 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 91047 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 91048 soc.spimemio.xfer_clk
.sym 91049 soc.spimemio.dout_data[0]
.sym 91050 flash_io1_di
.sym 91055 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3
.sym 91056 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 91059 soc.spimemio.xfer.fetch
.sym 91060 soc.spimemio.xfer.next_fetch
.sym 91061 soc.spimemio.xfer.xfer_ddr_q
.sym 91062 soc.spimemio.xfer.last_fetch
.sym 91065 soc.spimemio.xfer.next_fetch
.sym 91070 CLK$SB_IO_IN_$glb_clk
.sym 91071 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 91086 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 91096 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 91097 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 91098 soc.cpu.mem_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I1
.sym 91102 soc.spimemio.xfer_resetn
.sym 91106 soc.spimemio.din_valid
.sym 91116 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_6_I2
.sym 91117 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 91118 flash_io1_di
.sym 91120 soc.spimemio.xfer_clk
.sym 91124 soc.spimemio.dout_data[0]
.sym 91127 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O
.sym 91128 soc.spimemio.dout_data[1]
.sym 91131 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 91132 soc.spimemio.din_valid
.sym 91135 soc.spimemio.xfer_resetn
.sym 91136 flash_io0_di
.sym 91137 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3
.sym 91139 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 91140 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E
.sym 91141 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_7_I0
.sym 91142 flash_io0_di_SB_LUT4_I2_O
.sym 91143 flash_io0_di_SB_LUT4_I2_I3
.sym 91144 soc.spimemio.xfer_resetn
.sym 91146 soc.spimemio.xfer_resetn
.sym 91149 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O
.sym 91158 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 91159 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3
.sym 91160 soc.spimemio.xfer_resetn
.sym 91161 soc.spimemio.din_valid
.sym 91164 flash_io0_di_SB_LUT4_I2_I3
.sym 91165 soc.spimemio.dout_data[0]
.sym 91166 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_7_I0
.sym 91167 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 91170 flash_io0_di_SB_LUT4_I2_O
.sym 91171 flash_io1_di
.sym 91172 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 91173 soc.spimemio.xfer_clk
.sym 91176 flash_io0_di_SB_LUT4_I2_I3
.sym 91177 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 91178 flash_io0_di
.sym 91179 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 91183 soc.spimemio.xfer_clk
.sym 91185 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 91188 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_6_I2
.sym 91189 soc.spimemio.dout_data[1]
.sym 91190 flash_io0_di_SB_LUT4_I2_I3
.sym 91191 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 91192 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E
.sym 91193 CLK$SB_IO_IN_$glb_clk
.sym 91196 soc.spimemio.xfer.xfer_tag[1]
.sym 91198 soc.spimemio.xfer.xfer_tag[2]
.sym 91207 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 91213 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 91215 soc.spimemio.dout_data[0]
.sym 91222 soc.spimemio.dout_data[0]
.sym 91223 iomem_addr[16]
.sym 91225 iomem_wdata[21]
.sym 91226 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 91228 iomem_addr[16]
.sym 91230 soc.spimemio.xfer_resetn
.sym 91255 soc.spimemio.xfer.xfer_tag[2]
.sym 91256 soc.spimemio.xfer.xfer_tag[0]
.sym 91259 soc.spimemio.xfer.xfer_tag[3]
.sym 91261 soc.spimemio.xfer.xfer_tag[1]
.sym 91278 soc.spimemio.xfer.xfer_tag[0]
.sym 91284 soc.spimemio.xfer.xfer_tag[3]
.sym 91290 soc.spimemio.xfer.xfer_tag[1]
.sym 91306 soc.spimemio.xfer.xfer_tag[2]
.sym 91316 CLK$SB_IO_IN_$glb_clk
.sym 91318 soc.spimemio.din_tag[3]
.sym 91319 soc.spimemio.din_tag[2]
.sym 91323 soc.spimemio.din_tag[1]
.sym 91324 soc.spimemio.din_tag[0]
.sym 91341 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 91346 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 91347 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 91350 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 91359 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 91361 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 91363 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 91367 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 91369 soc.spimemio.state[10]
.sym 91370 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 91371 soc.spimemio.state[3]
.sym 91372 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 91373 soc.spimemio.state[11]
.sym 91374 soc.spimemio.state[9]
.sym 91375 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 91376 soc.spimemio.jump
.sym 91377 soc.spimemio.state[7]
.sym 91380 soc.spimemio.state[8]
.sym 91383 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 91386 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 91388 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 91389 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 91393 soc.spimemio.state[8]
.sym 91394 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 91395 soc.spimemio.state[11]
.sym 91404 soc.spimemio.state[9]
.sym 91405 soc.spimemio.state[3]
.sym 91406 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 91407 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 91410 soc.spimemio.state[10]
.sym 91411 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 91412 soc.spimemio.jump
.sym 91413 soc.spimemio.state[7]
.sym 91416 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 91417 soc.spimemio.state[3]
.sym 91418 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 91422 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 91423 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 91424 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 91425 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 91439 CLK$SB_IO_IN_$glb_clk
.sym 91440 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 91456 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 91459 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 91462 soc.spimemio.state[9]
.sym 91465 soc.spimemio.state[8]
.sym 91468 soc.spimemio.dout_data[1]
.sym 91472 soc.spimemio.dout_data[0]
.sym 91473 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 91474 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 91475 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 91485 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 91491 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 91496 soc.spimemio.state[11]
.sym 91502 soc.spimemio.state[3]
.sym 91503 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 91504 soc.spimemio.state[11]
.sym 91505 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 91506 soc.spimemio.state[8]
.sym 91507 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I1
.sym 91508 soc.spimemio.state[5]
.sym 91509 soc.spimemio.jump_SB_LUT4_I3_O
.sym 91510 soc.spimemio.state[3]
.sym 91511 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 91516 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 91518 soc.spimemio.state[3]
.sym 91521 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 91522 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 91523 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 91524 soc.spimemio.state[3]
.sym 91527 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 91528 soc.spimemio.state[5]
.sym 91529 soc.spimemio.jump_SB_LUT4_I3_O
.sym 91530 soc.spimemio.state[8]
.sym 91539 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I1
.sym 91540 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 91541 soc.spimemio.state[11]
.sym 91551 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 91552 soc.spimemio.state[5]
.sym 91553 soc.spimemio.jump_SB_LUT4_I3_O
.sym 91554 soc.spimemio.state[11]
.sym 91562 CLK$SB_IO_IN_$glb_clk
.sym 91588 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 91590 soc.spimemio.state[12]
.sym 91591 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 91593 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 91596 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 91605 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 91608 soc.spimemio.jump_SB_LUT4_I3_O
.sym 91610 soc.spimemio.state[2]
.sym 91611 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 91612 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 91614 soc.spimemio.state[0]
.sym 91615 soc.spimemio.state[5]
.sym 91616 soc.spimemio.state[4]
.sym 91618 soc.spimemio.state[12]
.sym 91621 soc.spimemio.state[1]
.sym 91622 soc.spimemio.jump
.sym 91629 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 91630 soc.spimemio.state[7]
.sym 91631 soc.spimemio.state[6]
.sym 91634 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 91635 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 91636 soc.spimemio.state[10]
.sym 91639 soc.spimemio.jump_SB_LUT4_I3_O
.sym 91640 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 91644 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 91645 soc.spimemio.state[7]
.sym 91646 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 91647 soc.spimemio.state[0]
.sym 91650 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 91651 soc.spimemio.state[6]
.sym 91652 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 91653 soc.spimemio.jump_SB_LUT4_I3_O
.sym 91656 soc.spimemio.jump
.sym 91657 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 91662 soc.spimemio.state[0]
.sym 91663 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 91664 soc.spimemio.state[4]
.sym 91665 soc.spimemio.state[2]
.sym 91668 soc.spimemio.state[6]
.sym 91669 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 91670 soc.spimemio.jump_SB_LUT4_I3_O
.sym 91671 soc.spimemio.state[12]
.sym 91674 soc.spimemio.state[1]
.sym 91675 soc.spimemio.state[5]
.sym 91676 soc.spimemio.state[12]
.sym 91677 soc.spimemio.state[6]
.sym 91680 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 91681 soc.spimemio.state[4]
.sym 91682 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 91683 soc.spimemio.state[10]
.sym 91685 CLK$SB_IO_IN_$glb_clk
.sym 91698 iomem_wdata[31]
.sym 91705 soc.spimemio.state[6]
.sym 91712 soc.spimemio.state[6]
.sym 91714 iomem_addr[7]
.sym 91715 iomem_addr[16]
.sym 91716 soc.spimemio.state[1]
.sym 91718 soc.spimemio.state[9]
.sym 91721 iomem_wdata[21]
.sym 91729 soc.spimemio.state[7]
.sym 91730 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 91731 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 91732 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 91733 soc.spimemio.state[12]
.sym 91734 soc.spimemio_cfgreg_do[21]
.sym 91736 soc.spimemio.state[1]
.sym 91737 soc.spimemio.state[0]
.sym 91738 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I1
.sym 91739 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 91741 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 91743 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 91744 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 91745 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 91747 soc.spimemio.state[4]
.sym 91749 soc.spimemio.state[2]
.sym 91750 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 91752 soc.spimemio.state[8]
.sym 91755 soc.spimemio.jump_SB_LUT4_I3_O
.sym 91757 soc.spimemio_cfgreg_do[22]
.sym 91761 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 91763 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 91764 soc.spimemio.state[8]
.sym 91767 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 91768 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 91770 soc.spimemio.state[0]
.sym 91773 soc.spimemio.jump_SB_LUT4_I3_O
.sym 91775 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 91779 soc.spimemio.state[7]
.sym 91780 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 91781 soc.spimemio.state[4]
.sym 91782 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 91785 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 91786 soc.spimemio.state[1]
.sym 91787 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 91791 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I1
.sym 91792 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 91793 soc.spimemio.state[2]
.sym 91797 soc.spimemio_cfgreg_do[22]
.sym 91798 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 91799 soc.spimemio_cfgreg_do[21]
.sym 91800 soc.spimemio.state[12]
.sym 91804 soc.spimemio.jump_SB_LUT4_I3_O
.sym 91806 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 91808 CLK$SB_IO_IN_$glb_clk
.sym 91826 soc.spimemio.state[0]
.sym 91834 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 91837 soc.spimemio.state[4]
.sym 91841 soc.spimemio.state[2]
.sym 91851 soc.spimemio.state[1]
.sym 91852 soc.spimemio.state[9]
.sym 91853 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 91854 soc.spimemio.jump
.sym 91855 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 91856 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 91858 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 91859 soc.spimemio_cfgreg_do[21]
.sym 91860 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 91862 soc.spimemio.state[12]
.sym 91864 soc.spimemio.state[2]
.sym 91865 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 91866 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 91867 soc.spimemio_cfgreg_do[22]
.sym 91872 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I1
.sym 91874 iomem_addr[7]
.sym 91875 soc.spimemio_cfgreg_do[20]
.sym 91876 soc.spimemio.state[9]
.sym 91877 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I0
.sym 91880 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 91881 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 91884 soc.spimemio.state[1]
.sym 91885 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I1
.sym 91886 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 91890 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I0
.sym 91891 soc.spimemio.state[2]
.sym 91892 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 91893 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 91896 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 91897 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 91898 soc.spimemio.state[9]
.sym 91899 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 91908 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 91909 soc.spimemio.state[9]
.sym 91910 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 91914 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 91915 soc.spimemio_cfgreg_do[22]
.sym 91916 soc.spimemio_cfgreg_do[21]
.sym 91917 soc.spimemio.state[12]
.sym 91920 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 91921 iomem_addr[7]
.sym 91922 soc.spimemio.state[12]
.sym 91923 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 91926 soc.spimemio.jump
.sym 91928 soc.spimemio_cfgreg_do[20]
.sym 91929 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 91931 CLK$SB_IO_IN_$glb_clk
.sym 91945 soc.spimemio_cfgreg_do[21]
.sym 91955 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 91961 soc.spimemio.dout_data[1]
.sym 91962 iomem_wdata[17]
.sym 91963 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 91964 iomem_wdata[20]
.sym 91965 soc.spimemio.dout_data[0]
.sym 91966 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 91974 soc.spimemio.state[1]
.sym 91975 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 91976 iomem_addr[6]
.sym 91977 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 91978 soc.spimemio_cfgreg_do[20]
.sym 91980 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 91981 soc.spimemio.state[12]
.sym 91982 soc.spimemio.state[6]
.sym 91983 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 91984 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 91985 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 91988 iomem_addr[11]
.sym 91989 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 91991 iomem_addr[13]
.sym 91992 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 91994 soc.spimemio.din_data[6]
.sym 91999 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 92000 iomem_addr[22]
.sym 92002 iomem_addr[15]
.sym 92003 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 92005 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 92007 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 92008 soc.spimemio.state[6]
.sym 92010 iomem_addr[11]
.sym 92014 soc.spimemio.state[1]
.sym 92016 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 92019 soc.spimemio_cfgreg_do[20]
.sym 92021 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 92025 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 92026 iomem_addr[6]
.sym 92027 soc.spimemio.state[12]
.sym 92028 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 92031 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 92032 iomem_addr[22]
.sym 92033 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 92034 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 92037 iomem_addr[15]
.sym 92038 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 92039 soc.spimemio.state[6]
.sym 92040 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 92043 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 92044 soc.spimemio.state[6]
.sym 92045 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 92046 iomem_addr[13]
.sym 92049 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 92050 soc.spimemio.din_data[6]
.sym 92052 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 92053 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 92054 CLK$SB_IO_IN_$glb_clk
.sym 92070 iomem_addr[6]
.sym 92081 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 92084 iomem_wdata[16]
.sym 92087 gpio_SB_DFFESR_Q_9_E
.sym 92097 soc.spimemio_cfgreg_do[22]
.sym 92100 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 92101 soc.spimemio.state[6]
.sym 92104 soc.spimemio.state[0]
.sym 92107 soc.spimemio.state[4]
.sym 92108 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 92111 soc.spimemio.state[2]
.sym 92112 soc.spimemio.state[2]
.sym 92119 soc.spimemio_cfgreg_do[21]
.sym 92122 iomem_wdata[17]
.sym 92124 iomem_wdata[20]
.sym 92125 iomem_addr[14]
.sym 92126 iomem_wdata[22]
.sym 92130 iomem_wdata[22]
.sym 92136 iomem_addr[14]
.sym 92138 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 92139 soc.spimemio.state[6]
.sym 92142 iomem_wdata[17]
.sym 92148 soc.spimemio.state[0]
.sym 92150 soc.spimemio.state[2]
.sym 92151 soc.spimemio_cfgreg_do[21]
.sym 92156 iomem_wdata[20]
.sym 92166 soc.spimemio_cfgreg_do[22]
.sym 92167 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 92168 soc.spimemio.state[2]
.sym 92169 soc.spimemio.state[4]
.sym 92176 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 92177 CLK$SB_IO_IN_$glb_clk
.sym 92178 resetn_SB_LUT4_I3_O_$glb_sr
.sym 92191 soc.spimemio_cfgreg_do[22]
.sym 92203 iomem_wdata[19]
.sym 92205 iomem_wdata[21]
.sym 92207 gpio[18]
.sym 92211 iomem_addr[14]
.sym 92213 led_rgb_data[9]
.sym 92228 iomem_wdata[16]
.sym 92232 iomem_wdata[17]
.sym 92238 iomem_wdata[18]
.sym 92247 gpio_SB_DFFESR_Q_9_E
.sym 92248 iomem_wdata[20]
.sym 92273 iomem_wdata[16]
.sym 92278 iomem_wdata[17]
.sym 92289 iomem_wdata[18]
.sym 92297 iomem_wdata[20]
.sym 92299 gpio_SB_DFFESR_Q_9_E
.sym 92300 CLK$SB_IO_IN_$glb_clk
.sym 92301 resetn_SB_LUT4_I3_O_$glb_sr
.sym 92302 led_rgb_data[8]
.sym 92303 led_rgb_data[11]
.sym 92304 led_rgb_data[13]
.sym 92305 led_rgb_data[9]
.sym 92306 led_rgb_data[14]
.sym 92307 led_rgb_data[15]
.sym 92308 led_rgb_data[12]
.sym 92309 led_rgb_data[10]
.sym 92313 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 92321 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 92329 led_rgb_data[15]
.sym 92331 led_rgb_data[12]
.sym 92333 led_rgb_data[10]
.sym 92335 led_rgb_data[8]
.sym 92337 led_rgb_data[11]
.sym 92352 soc.spimemio.dout_data[1]
.sym 92354 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 92378 soc.spimemio.dout_data[1]
.sym 92422 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 92423 CLK$SB_IO_IN_$glb_clk
.sym 92427 gpio[19]
.sym 92432 gpio[21]
.sym 92440 iomem_wdata[22]
.sym 92444 led_rgb_data[8]
.sym 92448 led_rgb_data[13]
.sym 92449 led_rgb_data[13]
.sym 92450 iomem_wdata[17]
.sym 92451 led_rgb_data[9]
.sym 92453 led_rgb_data[14]
.sym 92455 led_rgb_data[15]
.sym 92467 reset_cnt[1]
.sym 92469 resetn_SB_LUT4_I3_O
.sym 92471 reset_cnt[5]
.sym 92472 resetn_SB_LUT4_O_I3
.sym 92476 reset_cnt[2]
.sym 92481 reset_cnt[0]
.sym 92493 reset_cnt[3]
.sym 92494 reset_cnt[4]
.sym 92498 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 92500 resetn_SB_LUT4_I3_O
.sym 92501 reset_cnt[0]
.sym 92504 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 92507 reset_cnt[1]
.sym 92508 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 92510 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 92512 reset_cnt[2]
.sym 92514 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 92516 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 92518 reset_cnt[3]
.sym 92520 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 92522 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 92524 reset_cnt[4]
.sym 92526 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 92531 reset_cnt[5]
.sym 92532 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 92535 reset_cnt[0]
.sym 92536 reset_cnt[1]
.sym 92537 reset_cnt[3]
.sym 92538 reset_cnt[2]
.sym 92541 reset_cnt[5]
.sym 92543 reset_cnt[4]
.sym 92544 resetn_SB_LUT4_O_I3
.sym 92546 CLK$SB_IO_IN_$glb_clk
.sym 92571 gpio[19]
.sym 92573 led_rgb_data[3]
.sym 92596 reset_cnt[0]
.sym 92600 resetn_SB_LUT4_I3_O
.sym 92604 resetn
.sym 92643 resetn
.sym 92664 reset_cnt[0]
.sym 92667 resetn_SB_LUT4_I3_O
.sym 92669 CLK$SB_IO_IN_$glb_clk
.sym 92695 iomem_wdata[19]
.sym 92697 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 92703 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 92705 led_rgb_data[9]
.sym 92712 led_write_SB_LUT4_I2_1_O
.sym 92714 led_num[2]
.sym 92724 led_num[1]
.sym 92726 resetn
.sym 92733 led_rgb_data[3]
.sym 92739 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 92745 led_write_SB_LUT4_I2_1_O
.sym 92746 led_num[1]
.sym 92747 led_num[2]
.sym 92748 resetn
.sym 92772 led_rgb_data[3]
.sym 92775 led_num[1]
.sym 92776 led_write_SB_LUT4_I2_1_O
.sym 92777 resetn
.sym 92778 led_num[2]
.sym 92791 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 92792 CLK$SB_IO_IN_$glb_clk
.sym 92793 resetn_SB_LUT4_I3_O_$glb_sr
.sym 92808 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 92823 led_rgb_data[12]
.sym 92825 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 92827 led_rgb_data[8]
.sym 92829 led_rgb_data[11]
.sym 92835 ws2812_inst.led_counter[0]
.sym 92836 ws2812_inst.led_reg[2][19]
.sym 92837 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 92838 ws2812_inst.led_reg[6][19]
.sym 92839 ws2812_inst.led_reg[2][3]
.sym 92841 ws2812_inst.led_reg[3][19]
.sym 92842 ws2812_inst.led_reg[6][3]
.sym 92844 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 92846 ws2812_inst.led_counter[1]
.sym 92847 ws2812_inst.led_reg[3][3]
.sym 92856 ws2812_inst.led_counter[2]
.sym 92860 led_rgb_data[19]
.sym 92862 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 92864 led_rgb_data[3]
.sym 92875 ws2812_inst.led_counter[0]
.sym 92876 ws2812_inst.led_reg[2][19]
.sym 92877 ws2812_inst.led_reg[3][19]
.sym 92880 ws2812_inst.led_counter[0]
.sym 92881 ws2812_inst.led_reg[3][3]
.sym 92882 ws2812_inst.led_reg[2][3]
.sym 92887 led_rgb_data[19]
.sym 92892 ws2812_inst.led_counter[1]
.sym 92893 ws2812_inst.led_reg[6][19]
.sym 92894 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 92895 ws2812_inst.led_counter[2]
.sym 92898 ws2812_inst.led_reg[6][3]
.sym 92900 ws2812_inst.led_counter[2]
.sym 92901 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 92911 led_rgb_data[3]
.sym 92914 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 92915 CLK$SB_IO_IN_$glb_clk
.sym 92916 resetn_SB_LUT4_I3_O_$glb_sr
.sym 92917 ws2812_inst.led_reg[4][7]
.sym 92920 ws2812_inst.led_reg[4][11]
.sym 92929 ws2812_inst.led_counter[0]
.sym 92934 ws2812_inst.led_counter[1]
.sym 92943 led_rgb_data[9]
.sym 92944 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 92946 led_rgb_data[13]
.sym 92947 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 92949 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 92952 led_rgb_data[15]
.sym 92959 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 92961 led_rgb_data[19]
.sym 92963 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 92966 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 92969 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 92971 ws2812_inst.led_reg[6][7]
.sym 92972 led_rgb_data[18]
.sym 92974 ws2812_inst.led_reg[4][7]
.sym 92976 led_rgb_data[7]
.sym 92977 ws2812_inst.led_reg[3][7]
.sym 92978 ws2812_inst.led_reg[5][7]
.sym 92979 ws2812_inst.led_counter[0]
.sym 92981 ws2812_inst.led_reg[2][7]
.sym 92982 ws2812_inst.led_counter[2]
.sym 92985 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 92987 ws2812_inst.led_counter[0]
.sym 92989 ws2812_inst.led_counter[1]
.sym 92991 ws2812_inst.led_counter[0]
.sym 92992 ws2812_inst.led_reg[3][7]
.sym 92994 ws2812_inst.led_reg[2][7]
.sym 92997 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 92998 ws2812_inst.led_reg[6][7]
.sym 92999 ws2812_inst.led_counter[2]
.sym 93006 led_rgb_data[18]
.sym 93010 led_rgb_data[7]
.sym 93015 ws2812_inst.led_counter[1]
.sym 93016 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 93017 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 93018 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 93021 ws2812_inst.led_counter[0]
.sym 93022 ws2812_inst.led_reg[5][7]
.sym 93023 ws2812_inst.led_counter[2]
.sym 93024 ws2812_inst.led_reg[4][7]
.sym 93030 led_rgb_data[19]
.sym 93037 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 93038 CLK$SB_IO_IN_$glb_clk
.sym 93039 resetn_SB_LUT4_I3_O_$glb_sr
.sym 93042 ws2812_inst.led_reg[3][15]
.sym 93045 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 93047 ws2812_inst.led_reg[3][23]
.sym 93055 ws2812_inst.led_reg[4][11]
.sym 93069 led_rgb_data[7]
.sym 93085 led_rgb_data[7]
.sym 93086 ws2812_inst.led_counter[2]
.sym 93089 led_rgb_data[23]
.sym 93100 ws2812_inst.led_reg[6][23]
.sym 93108 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 93110 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 93115 ws2812_inst.led_counter[2]
.sym 93116 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 93117 ws2812_inst.led_reg[6][23]
.sym 93134 led_rgb_data[23]
.sym 93147 led_rgb_data[7]
.sym 93160 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 93161 CLK$SB_IO_IN_$glb_clk
.sym 93162 resetn_SB_LUT4_I3_O_$glb_sr
.sym 93163 ws2812_inst.led_reg[2][15]
.sym 93165 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 93166 ws2812_inst.led_reg[2][23]
.sym 93168 ws2812_inst.led_reg[2][11]
.sym 93175 led_rgb_data[23]
.sym 93183 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 93184 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 93188 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 93194 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 93197 led_rgb_data[9]
.sym 93206 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 93222 led_rgb_data[15]
.sym 93270 led_rgb_data[15]
.sym 93283 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 93284 CLK$SB_IO_IN_$glb_clk
.sym 93285 resetn_SB_LUT4_I3_O_$glb_sr
.sym 93286 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 93289 ws2812_inst.led_reg[3][12]
.sym 93292 ws2812_inst.led_reg[3][11]
.sym 93315 led_rgb_data[12]
.sym 93354 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 93357 led_rgb_data[9]
.sym 93399 led_rgb_data[9]
.sym 93406 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 93407 CLK$SB_IO_IN_$glb_clk
.sym 93408 resetn_SB_LUT4_I3_O_$glb_sr
.sym 93411 ws2812_inst.led_reg[3][9]
.sym 93413 ws2812_inst.led_reg[3][17]
.sym 93414 ws2812_inst.led_reg[3][13]
.sym 93421 ws2812_inst.led_counter[0]
.sym 93430 ws2812_inst.led_counter[1]
.sym 93434 led_rgb_data[17]
.sym 93437 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 93438 led_rgb_data[13]
.sym 93439 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 93440 ws2812_inst.led_counter[1]
.sym 93443 led_rgb_data[9]
.sym 93444 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 93452 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 93454 led_rgb_data[13]
.sym 93456 ws2812_inst.led_reg[6][9]
.sym 93457 ws2812_inst.led_reg[2][13]
.sym 93462 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 93468 ws2812_inst.led_reg[3][9]
.sym 93469 led_rgb_data[9]
.sym 93471 ws2812_inst.led_reg[3][13]
.sym 93474 ws2812_inst.led_counter[2]
.sym 93475 led_rgb_data[12]
.sym 93479 ws2812_inst.led_counter[0]
.sym 93480 ws2812_inst.led_reg[2][9]
.sym 93485 led_rgb_data[12]
.sym 93501 ws2812_inst.led_reg[3][13]
.sym 93503 ws2812_inst.led_reg[2][13]
.sym 93504 ws2812_inst.led_counter[0]
.sym 93507 ws2812_inst.led_counter[0]
.sym 93508 ws2812_inst.led_counter[2]
.sym 93509 ws2812_inst.led_reg[3][9]
.sym 93510 ws2812_inst.led_reg[2][9]
.sym 93513 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 93515 ws2812_inst.led_counter[2]
.sym 93516 ws2812_inst.led_reg[6][9]
.sym 93520 led_rgb_data[9]
.sym 93528 led_rgb_data[13]
.sym 93529 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 93530 CLK$SB_IO_IN_$glb_clk
.sym 93531 resetn_SB_LUT4_I3_O_$glb_sr
.sym 93533 ws2812_inst.rgb_counter_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 93534 ws2812_inst.rgb_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 93535 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 93536 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 93537 ws2812_inst.rgb_counter[1]
.sym 93538 ws2812_inst.rgb_counter_SB_DFFESS_Q_2_D_SB_LUT4_O_I1
.sym 93539 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 93548 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 93552 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 93566 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 93573 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 93575 ws2812_inst.rgb_counter[2]
.sym 93579 led_rgb_data[17]
.sym 93580 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 93581 ws2812_inst.rgb_counter[3]
.sym 93583 ws2812_inst.rgb_counter[2]
.sym 93584 ws2812_inst.rgb_counter[4]
.sym 93586 ws2812_inst.rgb_counter[0]
.sym 93587 ws2812_inst.state[1]
.sym 93591 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 93594 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 93599 ws2812_inst.rgb_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 93600 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 93601 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 93602 ws2812_inst.rgb_counter[1]
.sym 93603 led_rgb_data[9]
.sym 93608 led_rgb_data[17]
.sym 93612 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 93613 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 93614 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 93615 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 93618 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 93619 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 93620 ws2812_inst.rgb_counter[2]
.sym 93621 ws2812_inst.rgb_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 93625 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 93626 ws2812_inst.state[1]
.sym 93633 led_rgb_data[9]
.sym 93636 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 93637 ws2812_inst.rgb_counter[1]
.sym 93639 ws2812_inst.rgb_counter[0]
.sym 93648 ws2812_inst.rgb_counter[3]
.sym 93649 ws2812_inst.rgb_counter[4]
.sym 93650 ws2812_inst.rgb_counter[2]
.sym 93652 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 93653 CLK$SB_IO_IN_$glb_clk
.sym 93654 resetn_SB_LUT4_I3_O_$glb_sr
.sym 93658 ws2812_inst.led_reg[2][1]
.sym 93662 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 93668 ws2812_inst.data_SB_DFFESR_Q_E
.sym 93669 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 93674 $PACKER_VCC_NET
.sym 93679 ws2812_inst.led_counter[2]
.sym 93697 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 93698 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 93699 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 93701 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 93702 ws2812_inst.led_counter[0]
.sym 93706 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 93707 ws2812_inst.led_counter[3]
.sym 93708 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 93709 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 93710 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 93711 ws2812_inst.led_counter[1]
.sym 93714 ws2812_inst.data_SB_DFFESR_Q_E
.sym 93716 ws2812_inst.led_counter[2]
.sym 93718 ws2812_inst.state[1]
.sym 93724 ws2812_inst.led_counter[2]
.sym 93726 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 93735 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 93736 ws2812_inst.state[1]
.sym 93737 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 93738 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 93741 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 93742 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 93747 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 93748 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 93749 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 93753 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 93754 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 93755 ws2812_inst.led_counter[2]
.sym 93756 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 93760 ws2812_inst.led_counter[1]
.sym 93762 ws2812_inst.led_counter[0]
.sym 93766 ws2812_inst.led_counter[2]
.sym 93767 ws2812_inst.led_counter[3]
.sym 93768 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 93775 ws2812_inst.data_SB_DFFESR_Q_E
.sym 93776 CLK$SB_IO_IN_$glb_clk
.sym 93777 resetn_SB_LUT4_I3_O_$glb_sr
.sym 93785 ws2812_inst.led_reg[3][1]
.sym 93795 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 93800 ws2812_inst.led_counter[2]
.sym 93806 ws2812_inst.data_SB_DFFESR_Q_E
.sym 93824 ws2812_inst.state[1]
.sym 93830 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 93831 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 93833 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 93834 resetn
.sym 93837 ws2812_inst.data_SB_DFFESR_Q_E
.sym 93840 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 93877 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 93879 ws2812_inst.state[1]
.sym 93882 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 93883 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 93884 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 93885 resetn
.sym 93898 ws2812_inst.data_SB_DFFESR_Q_E
.sym 93899 CLK$SB_IO_IN_$glb_clk
.sym 93915 led_rgb_data[1]
.sym 93932 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 93944 ws2812_inst.data_SB_DFFESR_Q_E
.sym 93945 ws2812_inst.bit_counter_SB_DFFESS_Q_6_D_SB_LUT4_O_I3
.sym 93947 ws2812_inst.bit_counter[4]
.sym 93948 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 93949 ws2812_inst.bit_counter[3]
.sym 93950 ws2812_inst.state[1]
.sym 93954 ws2812_inst.bit_counter_SB_DFFESS_Q_5_D_SB_LUT4_O_I1
.sym 93964 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 93981 ws2812_inst.bit_counter[4]
.sym 94005 ws2812_inst.state[1]
.sym 94006 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 94007 ws2812_inst.bit_counter_SB_DFFESS_Q_5_D_SB_LUT4_O_I1
.sym 94008 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 94014 ws2812_inst.bit_counter[3]
.sym 94017 ws2812_inst.bit_counter_SB_DFFESS_Q_6_D_SB_LUT4_O_I3
.sym 94019 ws2812_inst.state[1]
.sym 94020 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 94021 ws2812_inst.data_SB_DFFESR_Q_E
.sym 94022 CLK$SB_IO_IN_$glb_clk
.sym 94023 resetn_SB_LUT4_I3_O_$glb_sr
.sym 94038 ws2812_inst.data_SB_DFFESR_Q_E
.sym 94222 flash_clk$SB_IO_OUT
.sym 94225 flash_csb$SB_IO_OUT
.sym 94231 flash_clk$SB_IO_OUT
.sym 94245 flash_csb$SB_IO_OUT
.sym 94255 iomem_wdata[19]
.sym 94260 iomem_wdata[27]
.sym 94271 iomem_wdata[30]
.sym 94272 iomem_addr[4]
.sym 94273 iomem_wdata[22]
.sym 94274 iomem_wdata[27]
.sym 94284 soc.memory.rdata_0[29]
.sym 94286 soc.memory.rdata_1[20]
.sym 94288 soc.memory.rdata_1[17]
.sym 94289 soc.memory.rdata_0[16]
.sym 94291 soc.memory.rdata_0[17]
.sym 94293 soc.memory.rdata_1[30]
.sym 94294 soc.memory.rdata_1[24]
.sym 94299 iomem_addr[16]
.sym 94300 soc.memory.rdata_0[30]
.sym 94301 soc.memory.rdata_0[20]
.sym 94302 soc.memory.rdata_0[24]
.sym 94304 soc.memory.rdata_1[25]
.sym 94305 soc.memory.rdata_1[16]
.sym 94306 soc.memory.rdata_1[26]
.sym 94307 soc.memory.rdata_0[25]
.sym 94308 soc.ram_ready
.sym 94309 soc.memory.rdata_0[26]
.sym 94311 soc.ram_ready
.sym 94312 soc.memory.rdata_1[29]
.sym 94314 soc.ram_ready
.sym 94315 soc.memory.rdata_1[30]
.sym 94316 iomem_addr[16]
.sym 94317 soc.memory.rdata_0[30]
.sym 94321 iomem_addr[16]
.sym 94322 soc.memory.rdata_0[29]
.sym 94323 soc.memory.rdata_1[29]
.sym 94326 iomem_addr[16]
.sym 94327 soc.memory.rdata_0[24]
.sym 94328 soc.memory.rdata_1[24]
.sym 94329 soc.ram_ready
.sym 94332 soc.memory.rdata_1[17]
.sym 94333 soc.ram_ready
.sym 94334 soc.memory.rdata_0[17]
.sym 94335 iomem_addr[16]
.sym 94338 iomem_addr[16]
.sym 94339 soc.memory.rdata_0[16]
.sym 94340 soc.ram_ready
.sym 94341 soc.memory.rdata_1[16]
.sym 94344 soc.memory.rdata_1[20]
.sym 94345 soc.memory.rdata_0[20]
.sym 94346 soc.ram_ready
.sym 94347 iomem_addr[16]
.sym 94350 iomem_addr[16]
.sym 94351 soc.memory.rdata_1[25]
.sym 94352 soc.ram_ready
.sym 94353 soc.memory.rdata_0[25]
.sym 94356 soc.ram_ready
.sym 94357 iomem_addr[16]
.sym 94358 soc.memory.rdata_0[26]
.sym 94359 soc.memory.rdata_1[26]
.sym 94390 iomem_addr[7]
.sym 94391 iomem_wdata[25]
.sym 94393 iomem_wdata[21]
.sym 94394 iomem_wdata[27]
.sym 94396 iomem_wdata[21]
.sym 94400 soc.memory.rdata_1[17]
.sym 94402 iomem_wdata[19]
.sym 94407 soc.memory.rdata_0[20]
.sym 94408 soc.memory.rdata_0[28]
.sym 94410 soc.memory.rdata_1[25]
.sym 94411 soc.memory.rdata_1[16]
.sym 94412 soc.memory.rdata_1[26]
.sym 94414 soc.memory.rdata_1[27]
.sym 94418 soc.memory.rdata_1[19]
.sym 94419 soc.memory.rdata_1[29]
.sym 94420 soc.memory.rdata_0[16]
.sym 94422 soc.memory.rdata_0[17]
.sym 94423 soc.memory.rdata_0[29]
.sym 94424 iomem_addr[3]
.sym 94425 soc.memory.rdata_1[24]
.sym 94427 soc.memory.rdata_0[19]
.sym 94428 iomem_addr[2]
.sym 94445 soc.ram_ready
.sym 94446 soc.memory.wen[3]
.sym 94447 soc.memory.rdata_1[21]
.sym 94448 soc.memory.rdata_0[28]
.sym 94451 soc.memory.rdata_0[22]
.sym 94453 soc.ram_ready
.sym 94454 soc.memory.rdata_1[27]
.sym 94455 soc.memory.wen[2]
.sym 94457 soc.memory.rdata_1[22]
.sym 94459 soc.memory.rdata_1[19]
.sym 94461 soc.memory.rdata_1[28]
.sym 94462 iomem_addr[16]
.sym 94463 soc.memory.rdata_0[21]
.sym 94467 soc.memory.rdata_0[19]
.sym 94468 iomem_addr[16]
.sym 94470 soc.memory.rdata_0[27]
.sym 94473 soc.memory.wen[2]
.sym 94475 soc.memory.wen[3]
.sym 94479 soc.ram_ready
.sym 94480 soc.memory.rdata_0[19]
.sym 94481 soc.memory.rdata_1[19]
.sym 94482 iomem_addr[16]
.sym 94497 iomem_addr[16]
.sym 94498 soc.memory.rdata_1[21]
.sym 94499 soc.ram_ready
.sym 94500 soc.memory.rdata_0[21]
.sym 94503 soc.memory.rdata_0[28]
.sym 94504 soc.ram_ready
.sym 94505 soc.memory.rdata_1[28]
.sym 94506 iomem_addr[16]
.sym 94509 soc.memory.rdata_0[22]
.sym 94510 soc.memory.rdata_1[22]
.sym 94511 soc.ram_ready
.sym 94512 iomem_addr[16]
.sym 94515 soc.memory.rdata_0[27]
.sym 94516 iomem_addr[16]
.sym 94517 soc.memory.rdata_1[27]
.sym 94518 soc.ram_ready
.sym 94551 soc.memory.rdata_1[30]
.sym 94562 iomem_addr[13]
.sym 94563 iomem_wdata[26]
.sym 94564 iomem_addr[13]
.sym 94565 soc.memory.rdata_0[21]
.sym 94566 iomem_addr[12]
.sym 94567 iomem_addr[15]
.sym 94568 iomem_addr[10]
.sym 94569 iomem_addr[9]
.sym 94570 iomem_addr[14]
.sym 94571 iomem_addr[10]
.sym 94572 soc.memory.rdata_0[27]
.sym 94573 iomem_addr[7]
.sym 94690 soc.memory.rdata_0[22]
.sym 94691 iomem_addr[7]
.sym 94692 iomem_addr[4]
.sym 94699 iomem_addr[5]
.sym 94700 soc.memory.rdata_0[18]
.sym 94701 iomem_addr[8]
.sym 94702 soc.memory.rdata_0[28]
.sym 94703 iomem_wdata[29]
.sym 94705 soc.memory.rdata_0[20]
.sym 94707 iomem_addr[11]
.sym 94829 soc.memory.rdata_0[30]
.sym 94837 soc.memory.rdata_0[25]
.sym 94839 soc.memory.rdata_0[26]
.sym 94840 $PACKER_GND_NET
.sym 94841 iomem_wdata[30]
.sym 94845 iomem_addr[2]
.sym 94846 soc.memory.rdata_0[29]
.sym 94850 iomem_wdata[27]
.sym 94979 iomem_wdata[20]
.sym 94981 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 94986 $PACKER_VCC_NET
.sym 94989 iomem_wdata[23]
.sym 95118 iomem_addr[13]
.sym 95119 iomem_addr[13]
.sym 95121 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 95122 iomem_addr[10]
.sym 95123 iomem_wdata[26]
.sym 95124 iomem_addr[7]
.sym 95125 iomem_addr[9]
.sym 95126 iomem_addr[12]
.sym 95128 iomem_addr[10]
.sym 95137 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 95144 soc.spimemio.din_tag[2]
.sym 95148 soc.spimemio.din_tag[1]
.sym 95175 soc.spimemio.din_tag[1]
.sym 95189 soc.spimemio.din_tag[2]
.sym 95214 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 95215 CLK$SB_IO_IN_$glb_clk
.sym 95216 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 95257 iomem_addr[8]
.sym 95258 iomem_wdata[29]
.sym 95276 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 95280 soc.spimemio.din_tag[0]
.sym 95282 soc.spimemio.din_tag[3]
.sym 95283 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 95286 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 95287 soc.spimemio.din_tag[1]
.sym 95290 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 95291 soc.spimemio.din_tag[2]
.sym 95292 soc.spimemio.state[5]
.sym 95294 soc.spimemio.state[8]
.sym 95302 soc.spimemio.state[3]
.sym 95303 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 95304 soc.spimemio.state[11]
.sym 95308 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 95310 soc.spimemio.din_tag[3]
.sym 95313 soc.spimemio.state[3]
.sym 95314 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 95315 soc.spimemio.din_tag[2]
.sym 95316 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 95337 soc.spimemio.state[11]
.sym 95338 soc.spimemio.state[5]
.sym 95339 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 95340 soc.spimemio.din_tag[1]
.sym 95343 soc.spimemio.din_tag[0]
.sym 95344 soc.spimemio.state[11]
.sym 95345 soc.spimemio.state[8]
.sym 95346 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 95353 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 95354 CLK$SB_IO_IN_$glb_clk
.sym 95355 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 95401 iomem_wdata[30]
.sym 95406 iomem_wdata[27]
.sym 95407 $PACKER_GND_NET
.sym 95522 iomem_wdata[19]
.sym 95537 iomem_wdata[23]
.sym 95542 $PACKER_VCC_NET
.sym 95681 iomem_addr[9]
.sym 95684 iomem_addr[7]
.sym 95814 iomem_wdata[29]
.sym 95963 $PACKER_GND_NET
.sym 96077 led_rgb_data[11]
.sym 96098 $PACKER_VCC_NET
.sym 96217 led_rgb_data[13]
.sym 96231 led_rgb_data[12]
.sym 96233 led_rgb_data[10]
.sym 96234 iomem_wdata[18]
.sym 96239 led_rgb_data[13]
.sym 96241 gpio_SB_DFFESR_Q_9_E
.sym 96355 led_rgb_data[9]
.sym 96369 led_rgb_data[14]
.sym 96371 led_rgb_data[15]
.sym 96373 led_rgb_data[12]
.sym 96374 iomem_wdata[29]
.sym 96375 led_rgb_data[10]
.sym 96377 led_rgb_data[8]
.sym 96392 iomem_wdata[22]
.sym 96397 led_rgb_data_SB_DFFE_Q_9_E
.sym 96398 iomem_wdata[19]
.sym 96399 iomem_wdata[16]
.sym 96400 iomem_wdata[21]
.sym 96405 iomem_wdata[23]
.sym 96410 iomem_wdata[18]
.sym 96414 iomem_wdata[20]
.sym 96415 iomem_wdata[17]
.sym 96421 iomem_wdata[16]
.sym 96425 iomem_wdata[19]
.sym 96434 iomem_wdata[21]
.sym 96438 iomem_wdata[17]
.sym 96445 iomem_wdata[22]
.sym 96451 iomem_wdata[23]
.sym 96458 iomem_wdata[20]
.sym 96463 iomem_wdata[18]
.sym 96465 led_rgb_data_SB_DFFE_Q_9_E
.sym 96466 CLK$SB_IO_IN_$glb_clk
.sym 96501 led_rgb_data_SB_DFFE_Q_9_E
.sym 96511 led_rgb_data[9]
.sym 96513 led_rgb_data[14]
.sym 96514 $PACKER_GND_NET
.sym 96528 iomem_wdata[21]
.sym 96531 iomem_wdata[19]
.sym 96543 gpio_SB_DFFESR_Q_9_E
.sym 96570 iomem_wdata[19]
.sym 96600 iomem_wdata[21]
.sym 96604 gpio_SB_DFFESR_Q_9_E
.sym 96605 CLK$SB_IO_IN_$glb_clk
.sym 96606 resetn_SB_LUT4_I3_O_$glb_sr
.sym 96640 iomem_wdata[21]
.sym 96643 iomem_wdata[19]
.sym 96649 $PACKER_VCC_NET
.sym 96788 led_rgb_data[12]
.sym 96789 led_rgb_data[10]
.sym 96795 led_rgb_data[13]
.sym 96929 led_rgb_data[12]
.sym 96933 led_rgb_data[8]
.sym 97064 ws2812_inst.led_counter[0]
.sym 97067 led_rgb_data[9]
.sym 97069 led_rgb_data[14]
.sym 97072 led_rgb_data[23]
.sym 97088 led_rgb_data[11]
.sym 97092 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 97106 led_rgb_data[7]
.sym 97116 led_rgb_data[7]
.sym 97132 led_rgb_data[11]
.sym 97160 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 97161 CLK$SB_IO_IN_$glb_clk
.sym 97162 resetn_SB_LUT4_I3_O_$glb_sr
.sym 97196 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 97209 $PACKER_VCC_NET
.sym 97223 ws2812_inst.led_reg[2][23]
.sym 97225 led_rgb_data[23]
.sym 97231 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 97235 led_rgb_data[15]
.sym 97240 ws2812_inst.led_counter[0]
.sym 97251 ws2812_inst.led_reg[3][23]
.sym 97265 led_rgb_data[15]
.sym 97284 ws2812_inst.led_reg[3][23]
.sym 97285 ws2812_inst.led_reg[2][23]
.sym 97286 ws2812_inst.led_counter[0]
.sym 97297 led_rgb_data[23]
.sym 97299 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 97300 CLK$SB_IO_IN_$glb_clk
.sym 97301 resetn_SB_LUT4_I3_O_$glb_sr
.sym 97345 led_rgb_data[10]
.sym 97349 led_rgb_data[12]
.sym 97361 led_rgb_data[15]
.sym 97365 ws2812_inst.led_counter[1]
.sym 97368 ws2812_inst.led_counter[0]
.sym 97369 ws2812_inst.led_reg[3][15]
.sym 97370 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 97376 led_rgb_data[23]
.sym 97383 ws2812_inst.led_reg[2][15]
.sym 97388 led_rgb_data[11]
.sym 97394 led_rgb_data[15]
.sym 97404 ws2812_inst.led_counter[1]
.sym 97405 ws2812_inst.led_reg[3][15]
.sym 97406 ws2812_inst.led_counter[0]
.sym 97407 ws2812_inst.led_reg[2][15]
.sym 97410 led_rgb_data[23]
.sym 97423 led_rgb_data[11]
.sym 97438 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 97439 CLK$SB_IO_IN_$glb_clk
.sym 97440 resetn_SB_LUT4_I3_O_$glb_sr
.sym 97474 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 97477 ws2812_inst.led_counter[1]
.sym 97503 ws2812_inst.led_counter[0]
.sym 97508 ws2812_inst.led_counter[1]
.sym 97511 ws2812_inst.led_reg[2][11]
.sym 97516 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 97520 ws2812_inst.led_reg[3][11]
.sym 97524 led_rgb_data[11]
.sym 97525 led_rgb_data[12]
.sym 97531 ws2812_inst.led_reg[3][11]
.sym 97532 ws2812_inst.led_counter[0]
.sym 97533 ws2812_inst.led_reg[2][11]
.sym 97534 ws2812_inst.led_counter[1]
.sym 97552 led_rgb_data[12]
.sym 97568 led_rgb_data[11]
.sym 97577 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 97578 CLK$SB_IO_IN_$glb_clk
.sym 97579 resetn_SB_LUT4_I3_O_$glb_sr
.sym 97620 ws2812_inst.led_counter[0]
.sym 97625 led_rgb_data[14]
.sym 97648 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 97653 led_rgb_data[17]
.sym 97656 led_rgb_data[13]
.sym 97666 led_rgb_data[9]
.sym 97684 led_rgb_data[9]
.sym 97694 led_rgb_data[17]
.sym 97700 led_rgb_data[13]
.sym 97716 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 97717 CLK$SB_IO_IN_$glb_clk
.sym 97718 resetn_SB_LUT4_I3_O_$glb_sr
.sym 97776 $PACKER_VCC_NET
.sym 97781 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 97784 $PACKER_VCC_NET
.sym 97787 ws2812_inst.data_SB_DFFESR_Q_E
.sym 97790 ws2812_inst.rgb_counter_SB_DFFESS_Q_2_D_SB_LUT4_O_I1
.sym 97791 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 97794 ws2812_inst.rgb_counter[0]
.sym 97795 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 97796 ws2812_inst.rgb_counter[2]
.sym 97797 ws2812_inst.rgb_counter[1]
.sym 97798 ws2812_inst.rgb_counter[4]
.sym 97800 ws2812_inst.rgb_counter[3]
.sym 97801 ws2812_inst.rgb_counter_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 97803 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 97804 ws2812_inst.state[1]
.sym 97805 ws2812_inst.rgb_counter[1]
.sym 97808 $nextpnr_ICESTORM_LC_20$O
.sym 97811 ws2812_inst.rgb_counter[0]
.sym 97814 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 97816 $PACKER_VCC_NET
.sym 97817 ws2812_inst.rgb_counter[1]
.sym 97818 ws2812_inst.rgb_counter[0]
.sym 97820 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 97822 $PACKER_VCC_NET
.sym 97823 ws2812_inst.rgb_counter[2]
.sym 97824 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 97826 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 97828 $PACKER_VCC_NET
.sym 97829 ws2812_inst.rgb_counter[3]
.sym 97830 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 97833 $PACKER_VCC_NET
.sym 97835 ws2812_inst.rgb_counter[4]
.sym 97836 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 97839 ws2812_inst.state[1]
.sym 97840 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 97841 ws2812_inst.rgb_counter_SB_DFFESS_Q_2_D_SB_LUT4_O_I1
.sym 97842 ws2812_inst.rgb_counter[1]
.sym 97845 ws2812_inst.rgb_counter_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 97846 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 97847 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 97848 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 97851 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 97852 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 97853 ws2812_inst.rgb_counter[3]
.sym 97854 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 97855 ws2812_inst.data_SB_DFFESR_Q_E
.sym 97856 CLK$SB_IO_IN_$glb_clk
.sym 97857 resetn_SB_LUT4_I3_O_$glb_sr
.sym 97888 ws2812_inst.rgb_counter[1]
.sym 97891 ws2812_inst.data_SB_DFFESR_Q_E
.sym 97926 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 97930 ws2812_inst.led_reg[3][1]
.sym 97934 ws2812_inst.led_reg[2][1]
.sym 97935 ws2812_inst.led_counter[0]
.sym 97942 led_rgb_data[1]
.sym 97945 ws2812_inst.led_counter[1]
.sym 97969 led_rgb_data[1]
.sym 97990 ws2812_inst.led_reg[2][1]
.sym 97991 ws2812_inst.led_counter[0]
.sym 97992 ws2812_inst.led_counter[1]
.sym 97993 ws2812_inst.led_reg[3][1]
.sym 97994 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 97995 CLK$SB_IO_IN_$glb_clk
.sym 97996 resetn_SB_LUT4_I3_O_$glb_sr
.sym 98028 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 98061 led_rgb_data[1]
.sym 98081 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 98129 led_rgb_data[1]
.sym 98133 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 98134 CLK$SB_IO_IN_$glb_clk
.sym 98135 resetn_SB_LUT4_I3_O_$glb_sr
.sym 98492 CLK$SB_IO_IN_$glb_clk
.sym 98499 iomem_wdata[18]
.sym 98501 iomem_wdata[19]
.sym 98502 iomem_wdata[26]
.sym 98503 iomem_wdata[27]
.sym 98507 iomem_wdata[18]
.sym 98509 iomem_wdata[19]
.sym 98510 iomem_wdata[25]
.sym 98511 iomem_wdata[21]
.sym 98512 iomem_wdata[21]
.sym 98513 iomem_wdata[16]
.sym 98514 iomem_wdata[28]
.sym 98515 iomem_wdata[22]
.sym 98516 iomem_wdata[17]
.sym 98517 iomem_wdata[20]
.sym 98518 iomem_wdata[24]
.sym 98519 iomem_wdata[23]
.sym 98520 iomem_wdata[16]
.sym 98521 iomem_wdata[30]
.sym 98522 iomem_wdata[29]
.sym 98523 iomem_wdata[22]
.sym 98524 iomem_wdata[17]
.sym 98525 iomem_wdata[20]
.sym 98527 iomem_wdata[23]
.sym 98528 iomem_wdata[31]
.sym 98529 iomem_wdata[16]
.sym 98530 iomem_wdata[24]
.sym 98531 iomem_wdata[16]
.sym 98532 iomem_wdata[17]
.sym 98533 iomem_wdata[25]
.sym 98534 iomem_wdata[17]
.sym 98535 iomem_wdata[18]
.sym 98536 iomem_wdata[26]
.sym 98537 iomem_wdata[18]
.sym 98538 iomem_wdata[19]
.sym 98539 iomem_wdata[27]
.sym 98540 iomem_wdata[19]
.sym 98541 iomem_wdata[20]
.sym 98542 iomem_wdata[28]
.sym 98543 iomem_wdata[20]
.sym 98544 iomem_wdata[21]
.sym 98545 iomem_wdata[29]
.sym 98546 iomem_wdata[21]
.sym 98547 iomem_wdata[22]
.sym 98548 iomem_wdata[30]
.sym 98549 iomem_wdata[22]
.sym 98550 iomem_wdata[23]
.sym 98551 iomem_wdata[31]
.sym 98552 iomem_wdata[23]
.sym 98600 soc.memory.rdata_1[16]
.sym 98601 soc.memory.rdata_1[17]
.sym 98602 soc.memory.rdata_1[18]
.sym 98603 soc.memory.rdata_1[19]
.sym 98604 soc.memory.rdata_1[20]
.sym 98605 soc.memory.rdata_1[21]
.sym 98606 soc.memory.rdata_1[22]
.sym 98607 soc.memory.rdata_1[23]
.sym 98643 iomem_wdata[26]
.sym 98696 CLK$SB_IO_IN_$glb_clk
.sym 98702 iomem_addr[3]
.sym 98703 iomem_addr[2]
.sym 98705 iomem_wdata[25]
.sym 98706 iomem_addr[8]
.sym 98707 iomem_wdata[27]
.sym 98710 iomem_addr[3]
.sym 98711 iomem_addr[2]
.sym 98712 iomem_wdata[29]
.sym 98713 iomem_addr[4]
.sym 98714 iomem_addr[5]
.sym 98715 iomem_addr[11]
.sym 98717 iomem_addr[12]
.sym 98718 iomem_addr[15]
.sym 98719 iomem_wdata[31]
.sym 98721 iomem_addr[14]
.sym 98722 iomem_wdata[26]
.sym 98724 iomem_wdata[30]
.sym 98725 iomem_addr[6]
.sym 98727 iomem_wdata[24]
.sym 98728 iomem_addr[9]
.sym 98729 iomem_wdata[28]
.sym 98730 iomem_addr[10]
.sym 98731 iomem_addr[13]
.sym 98732 iomem_addr[7]
.sym 98733 iomem_addr[10]
.sym 98734 iomem_addr[2]
.sym 98735 iomem_wdata[24]
.sym 98736 iomem_addr[11]
.sym 98737 iomem_addr[3]
.sym 98738 iomem_wdata[25]
.sym 98739 iomem_addr[12]
.sym 98740 iomem_addr[4]
.sym 98741 iomem_wdata[26]
.sym 98742 iomem_addr[13]
.sym 98743 iomem_addr[5]
.sym 98744 iomem_wdata[27]
.sym 98745 iomem_addr[14]
.sym 98746 iomem_addr[6]
.sym 98747 iomem_wdata[28]
.sym 98748 iomem_addr[15]
.sym 98749 iomem_addr[7]
.sym 98750 iomem_wdata[29]
.sym 98751 iomem_addr[2]
.sym 98752 iomem_addr[8]
.sym 98753 iomem_wdata[30]
.sym 98754 iomem_addr[3]
.sym 98755 iomem_addr[9]
.sym 98756 iomem_wdata[31]
.sym 98796 soc.memory.rdata_1[24]
.sym 98797 soc.memory.rdata_1[25]
.sym 98798 soc.memory.rdata_1[26]
.sym 98799 soc.memory.rdata_1[27]
.sym 98800 soc.memory.rdata_1[28]
.sym 98801 soc.memory.rdata_1[29]
.sym 98802 soc.memory.rdata_1[30]
.sym 98803 soc.memory.rdata_1[31]
.sym 98813 iomem_wdata[29]
.sym 98815 iomem_addr[8]
.sym 98816 iomem_addr[11]
.sym 98881 iomem_addr[16]
.sym 98886 iomem_addr[5]
.sym 98887 iomem_addr[4]
.sym 98888 iomem_addr[7]
.sym 98889 soc.memory.ram01_WREN
.sym 98890 iomem_addr[14]
.sym 98891 iomem_addr[11]
.sym 98892 soc.memory.wen[3]
.sym 98893 iomem_addr[15]
.sym 98894 iomem_addr[12]
.sym 98895 iomem_addr[9]
.sym 98896 iomem_addr[10]
.sym 98897 soc.memory.ram01_WREN
.sym 98898 iomem_addr[13]
.sym 98899 iomem_addr[6]
.sym 98900 soc.memory.wen[3]
.sym 98901 iomem_addr[8]
.sym 98902 soc.memory.cs_0
.sym 98903 soc.memory.wen[2]
.sym 98904 soc.memory.wen[2]
.sym 98905 soc.memory.wen[2]
.sym 98906 iomem_addr[12]
.sym 98907 iomem_addr[4]
.sym 98908 soc.memory.wen[2]
.sym 98909 iomem_addr[13]
.sym 98910 iomem_addr[5]
.sym 98911 soc.memory.wen[3]
.sym 98912 iomem_addr[14]
.sym 98913 iomem_addr[6]
.sym 98914 soc.memory.wen[3]
.sym 98915 iomem_addr[15]
.sym 98916 iomem_addr[7]
.sym 98917 soc.memory.wen[2]
.sym 98918 soc.memory.ram01_WREN
.sym 98919 iomem_addr[8]
.sym 98920 soc.memory.wen[2]
.sym 98921 soc.memory.ram01_WREN
.sym 98922 iomem_addr[9]
.sym 98923 soc.memory.wen[3]
.sym 98924 iomem_addr[16]
.sym 98925 iomem_addr[10]
.sym 98926 soc.memory.wen[3]
.sym 98927 soc.memory.cs_0
.sym 98928 iomem_addr[11]
.sym 98968 soc.memory.rdata_0[16]
.sym 98969 soc.memory.rdata_0[17]
.sym 98970 soc.memory.rdata_0[18]
.sym 98971 soc.memory.rdata_0[19]
.sym 98972 soc.memory.rdata_0[20]
.sym 98973 soc.memory.rdata_0[21]
.sym 98974 soc.memory.rdata_0[22]
.sym 98975 soc.memory.rdata_0[23]
.sym 98976 iomem_addr[16]
.sym 99048 $PACKER_VCC_NET
.sym 99056 $PACKER_VCC_NET
.sym 99065 $PACKER_GND_NET
.sym 99073 $PACKER_GND_NET
.sym 99079 $PACKER_GND_NET
.sym 99082 $PACKER_GND_NET
.sym 99085 $PACKER_GND_NET
.sym 99088 $PACKER_GND_NET
.sym 99091 $PACKER_VCC_NET
.sym 99094 $PACKER_VCC_NET
.sym 99140 soc.memory.rdata_0[24]
.sym 99141 soc.memory.rdata_0[25]
.sym 99142 soc.memory.rdata_0[26]
.sym 99143 soc.memory.rdata_0[27]
.sym 99144 soc.memory.rdata_0[28]
.sym 99145 soc.memory.rdata_0[29]
.sym 99146 soc.memory.rdata_0[30]
.sym 99147 soc.memory.rdata_0[31]
.sym 99155 $PACKER_VCC_NET
.sym 99310 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 99612 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 103394 iomem_addr[16]
.sym 103395 soc.memory.rdata_1[14]
.sym 103396 soc.memory.rdata_0[14]
.sym 103397 soc.ram_ready
.sym 103398 iomem_addr[16]
.sym 103399 soc.memory.rdata_1[11]
.sym 103400 soc.memory.rdata_0[11]
.sym 103401 soc.ram_ready
.sym 103402 iomem_addr[16]
.sym 103403 soc.memory.rdata_1[4]
.sym 103404 soc.memory.rdata_0[4]
.sym 103407 soc.memory.wen[1]
.sym 103408 soc.memory.wen[0]
.sym 103409 soc.ram_ready
.sym 103410 iomem_addr[16]
.sym 103411 soc.memory.rdata_1[12]
.sym 103412 soc.memory.rdata_0[12]
.sym 103413 soc.ram_ready
.sym 103414 iomem_addr[16]
.sym 103415 soc.memory.rdata_1[5]
.sym 103416 soc.memory.rdata_0[5]
.sym 103417 soc.ram_ready
.sym 103418 iomem_addr[16]
.sym 103419 soc.memory.rdata_1[9]
.sym 103420 soc.memory.rdata_0[9]
.sym 103422 iomem_addr[16]
.sym 103423 soc.memory.rdata_1[7]
.sym 103424 soc.memory.rdata_0[7]
.sym 103425 soc.ram_ready
.sym 103426 iomem_addr[16]
.sym 103427 soc.memory.rdata_1[10]
.sym 103428 soc.memory.rdata_0[10]
.sym 103433 soc.cpu.instr_ori
.sym 103434 soc.cpu.instr_andi
.sym 103435 soc.cpu.instr_slli
.sym 103436 soc.cpu.instr_srli
.sym 103442 soc.cpu.is_alu_reg_imm
.sym 103443 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 103444 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 103446 soc.cpu.is_alu_reg_imm
.sym 103447 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 103448 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 103453 soc.cpu.instr_srli
.sym 103454 soc.cpu.instr_srai
.sym 103455 soc.cpu.instr_srl
.sym 103456 soc.cpu.instr_sra
.sym 103466 soc.cpu.mem_rdata_q[12]
.sym 103467 soc.cpu.mem_rdata_q[13]
.sym 103468 soc.cpu.mem_rdata_q[14]
.sym 103474 soc.cpu.mem_rdata_q[14]
.sym 103475 soc.cpu.mem_rdata_q[12]
.sym 103476 soc.cpu.mem_rdata_q[13]
.sym 103479 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 103480 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 103489 soc.cpu.mem_rdata_q[14]
.sym 103490 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 103491 soc.cpu.mem_rdata_q[13]
.sym 103492 soc.cpu.mem_rdata_q[12]
.sym 103493 soc.cpu.is_sb_sh_sw
.sym 103494 soc.cpu.mem_rdata_q[13]
.sym 103495 soc.cpu.mem_rdata_q[12]
.sym 103496 soc.cpu.mem_rdata_q[14]
.sym 103497 soc.cpu.mem_rdata_q[13]
.sym 103498 soc.cpu.is_sb_sh_sw
.sym 103499 soc.cpu.mem_rdata_q[12]
.sym 103500 soc.cpu.mem_rdata_q[14]
.sym 103501 soc.cpu.mem_rdata_q[13]
.sym 103502 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 103503 soc.cpu.mem_rdata_q[12]
.sym 103504 soc.cpu.mem_rdata_q[14]
.sym 103505 soc.cpu.instr_lw
.sym 103506 soc.cpu.instr_lbu
.sym 103507 soc.cpu.instr_lhu
.sym 103508 soc.cpu.instr_sb
.sym 103509 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 103510 soc.cpu.mem_rdata_q[13]
.sym 103511 soc.cpu.mem_rdata_q[12]
.sym 103512 soc.cpu.mem_rdata_q[14]
.sym 103515 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 103516 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 103519 soc.cpu.is_sb_sh_sw
.sym 103520 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 103527 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 103528 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 103539 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 103540 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 103542 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 103543 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 103544 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 103550 soc.cpu.pcpi_rs1[31]
.sym 103551 soc.cpu.instr_sra
.sym 103552 soc.cpu.instr_srai
.sym 103554 soc.cpu.mem_wordsize[0]
.sym 103555 soc.cpu.pcpi_rs1[1]
.sym 103556 soc.cpu.pcpi_rs1[0]
.sym 103558 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 103559 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 103560 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 103562 soc.cpu.instr_sw_SB_LUT4_I3_O
.sym 103563 soc.cpu.mem_wordsize[0]
.sym 103564 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 103566 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 103567 soc.cpu.pcpi_rs1[0]
.sym 103568 soc.cpu.mem_wordsize[2]
.sym 103569 soc.cpu.instr_lw_SB_LUT4_I1_O
.sym 103570 soc.cpu.instr_sw_SB_LUT4_I3_I1
.sym 103571 soc.cpu.instr_sh_SB_LUT4_I3_I2
.sym 103572 soc.cpu.instr_sw
.sym 103574 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 103575 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 103576 soc.cpu.mem_wordsize[0]
.sym 103578 soc.cpu.instr_lw
.sym 103579 resetn
.sym 103580 soc.cpu.instr_lw_SB_LUT4_I1_I3
.sym 103582 soc.cpu.mem_wordsize[2]
.sym 103583 soc.cpu.pcpi_rs1[0]
.sym 103584 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 103586 soc.cpu.instr_lhu_SB_LUT4_I2_O
.sym 103587 soc.cpu.instr_sh_SB_LUT4_I3_I2
.sym 103588 soc.cpu.instr_sh
.sym 103594 soc.cpu.instr_lbu_SB_LUT4_I2_O
.sym 103595 soc.cpu.instr_sh_SB_LUT4_I3_I2
.sym 103596 soc.cpu.instr_sb
.sym 103597 resetn
.sym 103598 soc.cpu.instr_lw_SB_LUT4_I1_I3
.sym 103599 soc.cpu.instr_lbu
.sym 103600 soc.cpu.instr_lb
.sym 103606 soc.cpu.instr_sh_SB_LUT4_I3_O
.sym 103607 soc.cpu.mem_wordsize[2]
.sym 103608 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 103609 resetn
.sym 103610 soc.cpu.instr_lw_SB_LUT4_I1_I3
.sym 103611 soc.cpu.instr_lhu
.sym 103612 soc.cpu.instr_lh
.sym 103689 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 103690 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 103691 soc.cpu.pcpi_rs1[29]
.sym 103692 soc.cpu.pcpi_rs1[31]
.sym 103697 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 103698 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 103699 soc.cpu.pcpi_rs1[25]
.sym 103700 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 103705 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 103706 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 103707 soc.cpu.pcpi_rs1[28]
.sym 103708 soc.cpu.pcpi_rs1[30]
.sym 103709 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 103710 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 103711 soc.cpu.pcpi_rs1[26]
.sym 103712 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 103718 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 103719 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 103720 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 103725 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 103726 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 103727 soc.cpu.pcpi_rs1[24]
.sym 103728 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 103729 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 103730 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 103731 soc.cpu.pcpi_rs1[27]
.sym 103732 soc.cpu.pcpi_rs1[29]
.sym 103737 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 103738 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 103739 soc.cpu.pcpi_rs1[30]
.sym 103740 soc.cpu.pcpi_rs1[27]
.sym 103749 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 103750 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 103751 soc.cpu.pcpi_rs1[17]
.sym 103752 soc.cpu.pcpi_rs1[25]
.sym 103753 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 103757 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 103758 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 103759 soc.cpu.pcpi_rs1[20]
.sym 103760 soc.cpu.pcpi_rs1[22]
.sym 103767 soc.cpu.cpu_state[2]
.sym 103768 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 103775 soc.cpu.cpu_state[4]
.sym 103776 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 103777 soc.cpu.is_lui_auipc_jal
.sym 103778 soc.cpu.cpuregs_rs1[31]
.sym 103779 soc.cpu.reg_pc[31]
.sym 103780 soc.cpu.instr_lui
.sym 103781 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 103785 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 103789 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 103793 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 103797 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 103798 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 103799 soc.cpu.pcpi_rs1[25]
.sym 103800 soc.cpu.pcpi_rs1[27]
.sym 103801 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 103802 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 103803 soc.cpu.pcpi_rs1[22]
.sym 103804 soc.cpu.pcpi_rs1[30]
.sym 103805 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 103809 soc.cpu.is_lui_auipc_jal
.sym 103810 soc.cpu.cpuregs_rs1[29]
.sym 103811 soc.cpu.reg_pc[29]
.sym 103812 soc.cpu.instr_lui
.sym 103813 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 103814 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 103815 soc.cpu.pcpi_rs1[6]
.sym 103816 soc.cpu.pcpi_rs1[14]
.sym 103817 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I0
.sym 103818 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 103819 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 103820 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 103821 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 103822 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 103823 soc.cpu.pcpi_rs1[6]
.sym 103824 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 103825 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 103826 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 103827 soc.cpu.pcpi_rs1[9]
.sym 103828 soc.cpu.pcpi_rs1[11]
.sym 103829 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 103830 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.sym 103831 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 103832 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 103837 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 103838 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 103839 soc.cpu.pcpi_rs1[3]
.sym 103840 soc.cpu.pcpi_rs1[1]
.sym 103841 soc.cpu.cpu_state[2]
.sym 103842 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 103843 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 103844 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 103845 soc.cpu.cpu_state[2]
.sym 103846 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 103847 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 103848 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 103849 soc.cpu.pcpi_rs1[28]
.sym 103850 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 103851 soc.cpu.cpu_state[4]
.sym 103852 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 103853 soc.cpu.cpuregs_rs1[28]
.sym 103857 soc.cpu.is_lui_auipc_jal
.sym 103858 soc.cpu.cpuregs_rs1[26]
.sym 103859 soc.cpu.reg_pc[26]
.sym 103860 soc.cpu.instr_lui
.sym 103861 soc.cpu.is_lui_auipc_jal
.sym 103862 soc.cpu.cpuregs_rs1[28]
.sym 103863 soc.cpu.reg_pc[28]
.sym 103864 soc.cpu.instr_lui
.sym 103865 soc.cpu.cpuregs_rs1[27]
.sym 103869 soc.cpu.pcpi_rs1[26]
.sym 103870 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 103871 soc.cpu.cpu_state[4]
.sym 103872 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 103873 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 103874 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 103875 soc.cpu.pcpi_rs1[14]
.sym 103876 soc.cpu.pcpi_rs1[22]
.sym 103877 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 103878 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 103879 soc.cpu.pcpi_rs1[15]
.sym 103880 soc.cpu.pcpi_rs1[17]
.sym 103881 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 103882 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 103883 soc.cpu.pcpi_rs1[0]
.sym 103884 soc.cpu.pcpi_rs1[8]
.sym 103885 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 103886 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 103887 soc.cpu.pcpi_rs1[2]
.sym 103888 soc.cpu.pcpi_rs1[0]
.sym 103889 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 103890 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 103891 soc.cpu.pcpi_rs1[5]
.sym 103892 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 103893 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 103894 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 103895 soc.cpu.pcpi_rs1[3]
.sym 103896 soc.cpu.pcpi_rs1[5]
.sym 103897 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 103898 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 103899 soc.cpu.pcpi_rs1[12]
.sym 103900 soc.cpu.pcpi_rs1[20]
.sym 103901 soc.cpu.is_lui_auipc_jal
.sym 103902 soc.cpu.cpuregs_rs1[1]
.sym 103903 soc.cpu.reg_pc[1]
.sym 103904 soc.cpu.instr_lui
.sym 103905 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0
.sym 103906 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I1
.sym 103907 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2
.sym 103908 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 103909 soc.cpu.pcpi_rs1[4]
.sym 103910 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 103911 soc.cpu.cpu_state[4]
.sym 103912 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 103914 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1
.sym 103915 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I2
.sym 103916 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 103917 soc.cpu.cpu_state[2]
.sym 103918 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 103919 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 103920 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 103921 soc.cpu.pcpi_rs1[18]
.sym 103922 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 103923 soc.cpu.cpu_state[4]
.sym 103924 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 103925 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I0
.sym 103926 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1
.sym 103927 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2
.sym 103928 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 103929 soc.cpu.pcpi_rs1[21]
.sym 103930 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 103931 soc.cpu.cpu_state[4]
.sym 103932 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 103933 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I0
.sym 103934 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1
.sym 103935 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2
.sym 103936 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 103937 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I0
.sym 103938 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1
.sym 103939 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2
.sym 103940 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 103942 soc.cpu.pcpi_rs1[1]
.sym 103943 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 103944 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 103945 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 103946 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 103947 soc.cpu.pcpi_rs1[10]
.sym 103948 soc.cpu.pcpi_rs1[18]
.sym 103949 soc.cpu.pcpi_rs1[6]
.sym 103950 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 103951 soc.cpu.cpu_state[4]
.sym 103952 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 103953 soc.cpu.pcpi_rs1[14]
.sym 103954 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 103955 soc.cpu.cpu_state[4]
.sym 103956 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 103957 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I0
.sym 103958 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1
.sym 103959 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2
.sym 103960 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 103961 soc.cpu.cpu_state[2]
.sym 103962 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 103963 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 103964 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 103965 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 103966 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 103967 soc.cpu.pcpi_rs1[13]
.sym 103968 soc.cpu.pcpi_rs1[15]
.sym 103969 soc.cpu.pcpi_rs1[11]
.sym 103970 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 103971 soc.cpu.cpu_state[4]
.sym 103972 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 103973 soc.cpu.cpu_state[2]
.sym 103974 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 103975 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 103976 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 103977 soc.cpu.pcpi_rs1[0]
.sym 103978 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 103979 soc.cpu.cpu_state[4]
.sym 103980 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 103981 soc.cpu.pcpi_rs1[24]
.sym 103982 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 103983 soc.cpu.cpu_state[4]
.sym 103984 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 103985 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I0
.sym 103986 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1
.sym 103987 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I2
.sym 103988 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 103989 soc.cpu.pcpi_rs1[7]
.sym 103990 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 103991 soc.cpu.cpu_state[4]
.sym 103992 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 103997 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0
.sym 103998 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1
.sym 103999 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2
.sym 104000 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 104001 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 104002 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 104003 soc.cpu.pcpi_rs1[7]
.sym 104004 soc.cpu.pcpi_rs1[15]
.sym 104005 soc.cpu.pcpi_rs1[25]
.sym 104006 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 104007 soc.cpu.cpu_state[4]
.sym 104008 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 104009 soc.cpu.is_lui_auipc_jal
.sym 104010 soc.cpu.cpuregs_rs1[21]
.sym 104011 soc.cpu.reg_pc[21]
.sym 104012 soc.cpu.instr_lui
.sym 104013 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 104014 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 104015 soc.cpu.pcpi_rs1[10]
.sym 104016 soc.cpu.pcpi_rs1[12]
.sym 104017 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 104018 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 104019 soc.cpu.pcpi_rs1[8]
.sym 104020 soc.cpu.pcpi_rs1[10]
.sym 104021 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 104022 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 104023 soc.cpu.pcpi_rs1[5]
.sym 104024 soc.cpu.pcpi_rs1[13]
.sym 104025 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 104026 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 104027 soc.cpu.pcpi_rs1[2]
.sym 104028 soc.cpu.pcpi_rs1[10]
.sym 104029 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 104030 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 104031 soc.cpu.pcpi_rs1[5]
.sym 104032 soc.cpu.pcpi_rs1[7]
.sym 104037 soc.cpu.is_lui_auipc_jal
.sym 104038 soc.cpu.cpuregs_rs1[14]
.sym 104039 soc.cpu.reg_pc[14]
.sym 104040 soc.cpu.instr_lui
.sym 104041 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I0
.sym 104042 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 104043 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 104044 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 104045 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 104046 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 104047 soc.cpu.pcpi_rs1[6]
.sym 104048 soc.cpu.pcpi_rs1[8]
.sym 104049 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 104050 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 104051 soc.cpu.pcpi_rs1[21]
.sym 104052 soc.cpu.pcpi_rs1[29]
.sym 104053 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 104054 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 104055 soc.cpu.pcpi_rs1[22]
.sym 104056 soc.cpu.pcpi_rs1[24]
.sym 104057 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 104058 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 104059 soc.cpu.pcpi_rs1[3]
.sym 104060 soc.cpu.pcpi_rs1[11]
.sym 104061 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 104062 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 104063 soc.cpu.pcpi_rs1[24]
.sym 104064 soc.cpu.pcpi_rs1[26]
.sym 104133 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 104134 soc.cpu.cpuregs_rs1[31]
.sym 104135 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 104136 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 104141 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 104142 soc.cpu.cpuregs_rs1[27]
.sym 104143 soc.cpu.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 104144 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 104157 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 104158 soc.cpu.cpuregs_rs1[0]
.sym 104159 soc.cpu.timer[0]
.sym 104160 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 104161 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 104162 soc.cpu.cpuregs_rs1[26]
.sym 104163 soc.cpu.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 104164 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 104165 soc.cpu.timer[0]
.sym 104166 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 104167 soc.cpu.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 104168 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 104169 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 104170 soc.cpu.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 104171 soc.cpu.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 104172 soc.cpu.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 104173 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 104174 soc.cpu.cpuregs_rs1[21]
.sym 104175 soc.cpu.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 104176 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 104177 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 104178 soc.cpu.cpuregs_rs1[28]
.sym 104179 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 104180 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 104181 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 104182 soc.cpu.cpuregs_rs1[30]
.sym 104183 soc.cpu.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 104184 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 104185 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 104186 soc.cpu.cpuregs_rs1[29]
.sym 104187 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 104188 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 104189 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 104190 soc.cpu.cpuregs_rs1[1]
.sym 104191 soc.cpu.timer_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 104192 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 104194 soc.cpu.timer[0]
.sym 104198 soc.cpu.timer[1]
.sym 104199 $PACKER_VCC_NET
.sym 104200 soc.cpu.timer[0]
.sym 104202 soc.cpu.timer[2]
.sym 104203 $PACKER_VCC_NET
.sym 104204 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 104206 soc.cpu.timer[3]
.sym 104207 $PACKER_VCC_NET
.sym 104208 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 104210 soc.cpu.timer[4]
.sym 104211 $PACKER_VCC_NET
.sym 104212 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 104214 soc.cpu.timer[5]
.sym 104215 $PACKER_VCC_NET
.sym 104216 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 104218 soc.cpu.timer[6]
.sym 104219 $PACKER_VCC_NET
.sym 104220 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 104222 soc.cpu.timer[7]
.sym 104223 $PACKER_VCC_NET
.sym 104224 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 104226 soc.cpu.timer[8]
.sym 104227 $PACKER_VCC_NET
.sym 104228 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 104230 soc.cpu.timer[9]
.sym 104231 $PACKER_VCC_NET
.sym 104232 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 104234 soc.cpu.timer[10]
.sym 104235 $PACKER_VCC_NET
.sym 104236 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 104238 soc.cpu.timer[11]
.sym 104239 $PACKER_VCC_NET
.sym 104240 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 104242 soc.cpu.timer[12]
.sym 104243 $PACKER_VCC_NET
.sym 104244 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 104246 soc.cpu.timer[13]
.sym 104247 $PACKER_VCC_NET
.sym 104248 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 104250 soc.cpu.timer[14]
.sym 104251 $PACKER_VCC_NET
.sym 104252 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 104254 soc.cpu.timer[15]
.sym 104255 $PACKER_VCC_NET
.sym 104256 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 104258 soc.cpu.timer[16]
.sym 104259 $PACKER_VCC_NET
.sym 104260 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 104262 soc.cpu.timer[17]
.sym 104263 $PACKER_VCC_NET
.sym 104264 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 104266 soc.cpu.timer[18]
.sym 104267 $PACKER_VCC_NET
.sym 104268 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 104270 soc.cpu.timer[19]
.sym 104271 $PACKER_VCC_NET
.sym 104272 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 104274 soc.cpu.timer[20]
.sym 104275 $PACKER_VCC_NET
.sym 104276 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[20]
.sym 104278 soc.cpu.timer[21]
.sym 104279 $PACKER_VCC_NET
.sym 104280 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 104282 soc.cpu.timer[22]
.sym 104283 $PACKER_VCC_NET
.sym 104284 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 104286 soc.cpu.timer[23]
.sym 104287 $PACKER_VCC_NET
.sym 104288 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 104290 soc.cpu.timer[24]
.sym 104291 $PACKER_VCC_NET
.sym 104292 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 104294 soc.cpu.timer[25]
.sym 104295 $PACKER_VCC_NET
.sym 104296 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 104298 soc.cpu.timer[26]
.sym 104299 $PACKER_VCC_NET
.sym 104300 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 104302 soc.cpu.timer[27]
.sym 104303 $PACKER_VCC_NET
.sym 104304 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 104306 soc.cpu.timer[28]
.sym 104307 $PACKER_VCC_NET
.sym 104308 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 104310 soc.cpu.timer[29]
.sym 104311 $PACKER_VCC_NET
.sym 104312 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 104314 soc.cpu.timer[30]
.sym 104315 $PACKER_VCC_NET
.sym 104316 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 104318 soc.cpu.timer[31]
.sym 104319 $PACKER_VCC_NET
.sym 104320 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 104353 soc.cpu.mem_rdata_q[13]
.sym 104354 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 104355 soc.cpu.mem_rdata_q[12]
.sym 104356 soc.cpu.mem_rdata_q[14]
.sym 104357 soc.ram_ready
.sym 104358 iomem_addr[16]
.sym 104359 soc.memory.rdata_1[3]
.sym 104360 soc.memory.rdata_0[3]
.sym 104361 soc.ram_ready
.sym 104362 iomem_addr[16]
.sym 104363 soc.memory.rdata_1[8]
.sym 104364 soc.memory.rdata_0[8]
.sym 104367 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 104368 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104371 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 104372 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104373 soc.cpu.mem_rdata_q[13]
.sym 104374 soc.cpu.mem_rdata_q[12]
.sym 104375 soc.cpu.mem_rdata_q[14]
.sym 104376 soc.cpu.is_alu_reg_imm
.sym 104377 soc.cpu.mem_rdata_q[13]
.sym 104378 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 104379 soc.cpu.mem_rdata_q[14]
.sym 104380 soc.cpu.mem_rdata_q[12]
.sym 104381 soc.cpu.mem_rdata_q[13]
.sym 104382 soc.cpu.mem_rdata_q[12]
.sym 104383 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 104384 soc.cpu.mem_rdata_q[14]
.sym 104385 soc.cpu.is_alu_reg_reg
.sym 104386 soc.cpu.mem_rdata_q[13]
.sym 104387 soc.cpu.mem_rdata_q[12]
.sym 104388 soc.cpu.mem_rdata_q[14]
.sym 104391 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104392 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 104393 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 104394 soc.cpu.mem_rdata_q[13]
.sym 104395 soc.cpu.mem_rdata_q[12]
.sym 104396 soc.cpu.mem_rdata_q[14]
.sym 104399 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104400 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 104401 soc.cpu.instr_srai
.sym 104402 soc.cpu.instr_add
.sym 104403 soc.cpu.instr_sub
.sym 104404 soc.cpu.instr_sll
.sym 104405 soc.cpu.instr_xor
.sym 104406 soc.cpu.instr_srl
.sym 104407 soc.cpu.instr_sra
.sym 104408 soc.cpu.instr_or
.sym 104411 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 104412 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 104413 soc.cpu.instr_slli_SB_LUT4_I2_O
.sym 104414 soc.cpu.instr_addi_SB_LUT4_I2_O
.sym 104415 soc.cpu.instr_or_SB_LUT4_I3_1_O
.sym 104416 soc.cpu.instr_add_SB_LUT4_I1_O
.sym 104419 soc.cpu.is_alu_reg_imm
.sym 104420 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104421 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 104422 soc.cpu.cpu_state[2]
.sym 104423 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O
.sym 104424 soc.cpu.is_slli_srli_srai
.sym 104427 soc.cpu.is_alu_reg_imm
.sym 104428 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104435 soc.cpu.is_alu_reg_reg
.sym 104436 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104439 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104440 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 104441 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104442 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 104443 soc.cpu.mem_rdata_q[12]
.sym 104444 soc.cpu.mem_rdata_q[13]
.sym 104446 resetn
.sym 104447 soc.cpu.cpu_state[0]
.sym 104448 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 104449 soc.cpu.instr_lw_SB_LUT4_I0_O
.sym 104450 soc.cpu.instr_beq
.sym 104451 soc.cpu.instr_lb
.sym 104452 soc.cpu.instr_lh
.sym 104453 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 104454 soc.cpu.mem_rdata_q[13]
.sym 104455 soc.cpu.mem_rdata_q[12]
.sym 104456 soc.cpu.mem_rdata_q[14]
.sym 104459 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0
.sym 104460 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_I2_I3
.sym 104461 soc.cpu.instr_sh
.sym 104462 soc.cpu.instr_sw
.sym 104463 soc.cpu.instr_addi
.sym 104464 soc.cpu.instr_xori
.sym 104465 resetn
.sym 104466 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I2_I1
.sym 104467 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_I2_I3
.sym 104468 soc.cpu.mem_do_wdata_SB_LUT4_I2_O
.sym 104471 soc.cpu.is_alu_reg_reg
.sym 104472 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104473 soc.cpu.is_alu_reg_imm
.sym 104474 soc.cpu.mem_rdata_q[13]
.sym 104475 soc.cpu.mem_rdata_q[12]
.sym 104476 soc.cpu.mem_rdata_q[14]
.sym 104479 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 104480 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 104481 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 104482 resetn
.sym 104483 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 104484 soc.cpu.cpu_state[1]
.sym 104485 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104486 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104487 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 104488 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 104490 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 104491 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 104492 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 104493 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 104494 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104495 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 104496 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 104497 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 104498 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104499 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 104500 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 104501 soc.cpu.cpu_state[1]
.sym 104502 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 104503 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 104504 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 104505 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 104506 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 104507 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 104508 soc.cpu.mem_do_wdata_SB_LUT4_I2_O
.sym 104509 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_I0
.sym 104510 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 104511 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 104512 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 104515 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104516 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 104517 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 104518 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 104519 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 104520 soc.cpu.mem_do_wdata_SB_LUT4_I2_O
.sym 104521 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 104522 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 104523 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104524 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 104525 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 104526 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 104527 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104528 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 104531 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 104532 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 104534 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 104535 resetn
.sym 104536 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 104538 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 104539 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 104540 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104543 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 104544 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 104547 soc.cpu.irq_mask[2]
.sym 104548 soc.cpu.irq_active
.sym 104550 soc.cpu.instr_sb_SB_LUT4_I3_O
.sym 104551 soc.cpu.mem_wordsize[1]
.sym 104552 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 104554 soc.cpu.cpu_state[5]
.sym 104555 resetn
.sym 104556 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 104557 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 104558 soc.cpu.pcpi_rs1[0]
.sym 104559 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104560 soc.cpu.mem_wordsize[2]
.sym 104562 resetn
.sym 104563 soc.cpu.mem_do_wdata
.sym 104564 soc.cpu.mem_do_rdata
.sym 104565 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 104566 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 104567 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 104568 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 104569 resetn
.sym 104570 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 104571 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 104572 soc.cpu.cpu_state[1]
.sym 104575 soc.cpu.cpu_state[6]
.sym 104576 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 104581 soc.cpu.instr_lw_SB_LUT4_I1_I3
.sym 104587 soc.cpu.irq_state[1]
.sym 104588 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2
.sym 104591 soc.cpu.cpu_state[6]
.sym 104592 soc.cpu.cpu_state[5]
.sym 104597 resetn
.sym 104598 soc.cpu.irq_pending[2]
.sym 104599 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 104600 soc.cpu.irq_mask[2]
.sym 104609 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 104610 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 104611 soc.cpu.pcpi_rs1[23]
.sym 104612 soc.cpu.pcpi_rs1[31]
.sym 104613 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 104614 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 104615 soc.cpu.pcpi_rs1[26]
.sym 104616 soc.cpu.pcpi_rs1[28]
.sym 104621 resetn
.sym 104622 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 104623 soc.cpu.cpu_state[4]
.sym 104624 soc.cpu.cpu_state[2]
.sym 104641 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 104642 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 104643 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 104644 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 104645 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 104646 soc.cpu.pcpi_rs1[31]
.sym 104647 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 104648 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104650 soc.cpu.irq_state[0]
.sym 104651 soc.cpu.reg_next_pc[0]
.sym 104652 soc.cpu.latched_compr
.sym 104653 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 104654 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 104655 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 104656 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 104657 soc.cpu.pcpi_rs1[29]
.sym 104658 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 104659 soc.cpu.cpu_state[4]
.sym 104660 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 104663 soc.cpu.cpu_state[4]
.sym 104664 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 104667 soc.cpu.reg_next_pc[0]
.sym 104668 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 104669 soc.cpu.pcpi_rs1[30]
.sym 104670 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 104671 soc.cpu.cpu_state[4]
.sym 104672 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 104673 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 104674 soc.cpu.decoded_imm_j[0]
.sym 104675 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 104677 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 104678 soc.cpu.latched_stalu
.sym 104679 soc.cpu.alu_out_q[14]
.sym 104680 soc.cpu.reg_out[14]
.sym 104682 soc.cpu.reg_pc[1]
.sym 104683 soc.cpu.latched_compr
.sym 104686 soc.cpu.reg_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.sym 104687 soc.cpu.reg_next_pc[14]
.sym 104688 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 104689 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 104693 soc.cpu.cpu_state[2]
.sym 104694 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104695 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 104696 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 104697 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 104698 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104699 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 104700 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 104701 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 104702 soc.cpu.latched_stalu
.sym 104703 soc.cpu.alu_out_q[14]
.sym 104704 soc.cpu.reg_out[14]
.sym 104705 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 104706 soc.cpu.latched_stalu
.sym 104707 soc.cpu.alu_out_q[24]
.sym 104708 soc.cpu.reg_out[24]
.sym 104709 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I3_SB_LUT4_O_I0
.sym 104710 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 104711 soc.cpu.irq_state[0]
.sym 104712 soc.cpu.reg_next_pc[14]
.sym 104713 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0
.sym 104714 soc.cpu.irq_pending[14]
.sym 104715 soc.cpu.irq_state[1]
.sym 104716 soc.cpu.irq_mask[14]
.sym 104717 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 104718 soc.cpu.latched_stalu
.sym 104719 soc.cpu.alu_out_q[24]
.sym 104720 soc.cpu.reg_out[24]
.sym 104721 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 104722 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 104723 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 104724 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 104727 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2
.sym 104728 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I3
.sym 104730 soc.cpu.reg_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.sym 104731 soc.cpu.reg_next_pc[24]
.sym 104732 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 104733 soc.cpu.pcpi_rs1[27]
.sym 104734 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 104735 soc.cpu.cpu_state[4]
.sym 104736 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 104737 soc.cpu.cpu_state[2]
.sym 104738 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104739 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 104740 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 104741 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 104745 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 104749 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 104750 soc.cpu.irq_pending[24]
.sym 104751 soc.cpu.irq_state[1]
.sym 104752 soc.cpu.irq_mask[24]
.sym 104753 soc.cpu.is_lui_auipc_jal
.sym 104754 soc.cpu.cpuregs_rs1[27]
.sym 104755 soc.cpu.reg_pc[27]
.sym 104756 soc.cpu.instr_lui
.sym 104757 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 104758 soc.cpu.irq_pending[0]
.sym 104759 soc.cpu.irq_state[1]
.sym 104760 soc.cpu.irq_mask[0]
.sym 104761 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I0
.sym 104762 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 104763 soc.cpu.irq_state[0]
.sym 104764 soc.cpu.reg_next_pc[24]
.sym 104767 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2
.sym 104768 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3
.sym 104771 resetn
.sym 104772 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 104775 soc.cpu.irq_mask[24]
.sym 104776 soc.cpu.irq_pending[24]
.sym 104779 soc.cpu.irq_mask[28]
.sym 104780 soc.cpu.irq_pending[28]
.sym 104783 soc.cpu.irq_mask[27]
.sym 104784 soc.cpu.irq_pending[27]
.sym 104786 soc.cpu.irq_pending[13]
.sym 104787 soc.cpu.irq_state[1]
.sym 104788 soc.cpu.irq_mask[13]
.sym 104791 soc.cpu.irq_mask[14]
.sym 104792 soc.cpu.irq_pending[14]
.sym 104795 soc.cpu.irq_mask[31]
.sym 104796 soc.cpu.irq_pending[31]
.sym 104799 soc.cpu.irq_mask[13]
.sym 104800 soc.cpu.irq_pending[13]
.sym 104801 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 104802 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 104803 soc.cpu.pcpi_rs1[16]
.sym 104804 soc.cpu.pcpi_rs1[18]
.sym 104805 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 104806 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 104807 soc.cpu.pcpi_rs1[7]
.sym 104808 soc.cpu.pcpi_rs1[9]
.sym 104809 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 104810 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 104811 soc.cpu.pcpi_rs1[15]
.sym 104812 soc.cpu.pcpi_rs1[23]
.sym 104813 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 104814 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 104815 soc.cpu.pcpi_rs1[13]
.sym 104816 soc.cpu.pcpi_rs1[21]
.sym 104817 soc.cpu.irq_pending[2]
.sym 104818 soc.cpu.irq_mask[2]
.sym 104819 soc.cpu.irq_pending[14]
.sym 104820 soc.cpu.irq_mask[14]
.sym 104821 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 104822 soc.cpu.irq_mask[0]
.sym 104823 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 104824 soc.cpu.irq_pending[0]
.sym 104825 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 104826 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 104827 soc.cpu.pcpi_rs1[18]
.sym 104828 soc.cpu.pcpi_rs1[20]
.sym 104829 soc.cpu.irq_delay_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 104830 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 104831 soc.cpu.irq_pending[13]
.sym 104832 soc.cpu.irq_mask[13]
.sym 104834 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I1
.sym 104835 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I2
.sym 104836 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 104837 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 104838 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104839 soc.cpu.cpuregs_rs1[31]
.sym 104840 soc.cpu.instr_retirq
.sym 104841 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 104842 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 104843 soc.cpu.pcpi_rs1[16]
.sym 104844 soc.cpu.pcpi_rs1[24]
.sym 104845 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 104846 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 104847 soc.cpu.pcpi_rs1[19]
.sym 104848 soc.cpu.pcpi_rs1[21]
.sym 104849 soc.cpu.is_lui_auipc_jal
.sym 104850 soc.cpu.cpuregs_rs1[2]
.sym 104851 soc.cpu.reg_pc[2]
.sym 104852 soc.cpu.instr_lui
.sym 104853 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 104854 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 104855 soc.cpu.pcpi_rs1[17]
.sym 104856 soc.cpu.pcpi_rs1[19]
.sym 104857 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0
.sym 104858 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1
.sym 104859 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2
.sym 104860 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 104861 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 104862 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 104863 soc.cpu.pcpi_rs1[4]
.sym 104864 soc.cpu.pcpi_rs1[12]
.sym 104865 soc.cpu.pcpi_rs1[10]
.sym 104866 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 104867 soc.cpu.cpu_state[4]
.sym 104868 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 104869 soc.cpu.is_lui_auipc_jal
.sym 104870 soc.cpu.cpuregs_rs1[30]
.sym 104871 soc.cpu.reg_pc[30]
.sym 104872 soc.cpu.instr_lui
.sym 104873 soc.cpu.pcpi_rs1[20]
.sym 104874 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 104875 soc.cpu.cpu_state[4]
.sym 104876 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 104877 soc.cpu.cpu_state[2]
.sym 104878 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104879 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 104880 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 104881 soc.cpu.cpu_state[2]
.sym 104882 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 104883 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104884 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 104885 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I0
.sym 104886 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1
.sym 104887 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2
.sym 104888 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 104890 soc.cpu.pcpi_rs1[2]
.sym 104891 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 104892 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104893 soc.cpu.cpu_state[2]
.sym 104894 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104895 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 104896 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 104898 soc.cpu.instr_lw_SB_LUT4_I1_I3
.sym 104899 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 104900 soc.cpu.cpu_state[5]
.sym 104901 soc.cpu.cpu_state[5]
.sym 104902 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 104903 soc.cpu.cpu_state[6]
.sym 104904 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 104905 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0
.sym 104906 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1
.sym 104907 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2
.sym 104908 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 104909 soc.cpu.pcpi_rs1[19]
.sym 104910 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 104911 soc.cpu.cpu_state[4]
.sym 104912 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 104913 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I0
.sym 104914 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1
.sym 104915 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2
.sym 104916 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 104917 soc.cpu.pcpi_rs1[17]
.sym 104918 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 104919 soc.cpu.cpu_state[4]
.sym 104920 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 104921 soc.cpu.cpu_state[2]
.sym 104922 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104923 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 104924 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 104925 soc.cpu.cpu_state[2]
.sym 104926 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104927 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 104928 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 104929 soc.cpu.pcpi_rs1[22]
.sym 104930 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 104931 soc.cpu.cpu_state[4]
.sym 104932 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 104933 soc.cpu.pcpi_rs1[3]
.sym 104934 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 104935 soc.cpu.cpu_state[4]
.sym 104936 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 104937 soc.cpu.pcpi_rs1[13]
.sym 104938 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 104939 soc.cpu.cpu_state[4]
.sym 104940 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 104941 soc.cpu.pcpi_rs1[5]
.sym 104942 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 104943 soc.cpu.cpu_state[4]
.sym 104944 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 104945 soc.cpu.cpu_state[2]
.sym 104946 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104947 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 104948 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 104949 soc.cpu.cpu_state[2]
.sym 104950 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104951 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 104952 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 104953 soc.cpu.pcpi_rs1[15]
.sym 104954 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 104955 soc.cpu.cpu_state[4]
.sym 104956 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 104957 soc.cpu.pcpi_rs1[9]
.sym 104958 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 104959 soc.cpu.cpu_state[4]
.sym 104960 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 104961 soc.cpu.cpu_state[2]
.sym 104962 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104963 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 104964 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 104969 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0
.sym 104970 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1
.sym 104971 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2
.sym 104972 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 104973 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 104974 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 104975 soc.cpu.pcpi_rs1[20]
.sym 104976 soc.cpu.pcpi_rs1[28]
.sym 104977 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0
.sym 104978 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1
.sym 104979 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2
.sym 104980 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 104981 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I0
.sym 104982 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1
.sym 104983 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2
.sym 104984 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 104985 soc.cpu.pcpi_rs1[23]
.sym 104986 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 104987 soc.cpu.cpu_state[4]
.sym 104988 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 104989 soc.cpu.cpu_state[2]
.sym 104990 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104991 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 104992 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 104993 soc.cpu.timer[28]
.sym 104994 soc.cpu.instr_timer
.sym 104995 soc.cpu.irq_mask[28]
.sym 104996 soc.cpu.instr_maskirq
.sym 104997 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0
.sym 104998 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1
.sym 104999 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2
.sym 105000 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 105001 soc.cpu.cpu_state[2]
.sym 105002 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105003 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 105004 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 105009 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 105010 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105011 soc.cpu.pcpi_rs1[19]
.sym 105012 soc.cpu.pcpi_rs1[27]
.sym 105013 soc.cpu.is_lui_auipc_jal
.sym 105014 soc.cpu.cpuregs_rs1[24]
.sym 105015 soc.cpu.reg_pc[24]
.sym 105016 soc.cpu.instr_lui
.sym 105017 soc.cpu.is_lui_auipc_jal
.sym 105018 soc.cpu.cpuregs_rs1[17]
.sym 105019 soc.cpu.reg_pc[17]
.sym 105020 soc.cpu.instr_lui
.sym 105021 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 105022 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105023 soc.cpu.pcpi_rs1[23]
.sym 105024 soc.cpu.pcpi_rs1[25]
.sym 105025 soc.cpu.cpuregs_rs1[24]
.sym 105033 soc.cpu.cpuregs_rs1[14]
.sym 105038 resetn
.sym 105039 soc.cpu.instr_maskirq
.sym 105040 soc.cpu.cpu_state[2]
.sym 105041 soc.cpu.cpuregs_rs1[13]
.sym 105049 soc.cpu.timer[0]
.sym 105050 soc.cpu.instr_timer
.sym 105051 soc.cpu.irq_mask[0]
.sym 105052 soc.cpu.instr_maskirq
.sym 105057 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 105058 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 105059 soc.cpu.cpuregs_rs1[13]
.sym 105060 soc.cpu.instr_retirq
.sym 105063 soc.cpu.timer[31]
.sym 105064 soc.cpu.instr_timer
.sym 105065 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 105066 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105067 soc.cpu.instr_maskirq
.sym 105068 soc.cpu.irq_mask[27]
.sym 105073 soc.cpu.timer[13]
.sym 105074 soc.cpu.instr_timer
.sym 105075 soc.cpu.irq_mask[13]
.sym 105076 soc.cpu.instr_maskirq
.sym 105079 soc.cpu.timer[5]
.sym 105080 soc.cpu.instr_timer
.sym 105083 soc.cpu.count_instr[1]
.sym 105084 soc.cpu.count_instr[0]
.sym 105087 soc.cpu.timer[27]
.sym 105088 soc.cpu.instr_timer
.sym 105089 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 105090 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105091 soc.cpu.count_cycle[13]
.sym 105092 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 105093 soc.cpu.count_cycle[32]
.sym 105094 soc.cpu.instr_rdcycleh
.sym 105095 soc.cpu.instr_rdinstr
.sym 105096 soc.cpu.count_instr[0]
.sym 105097 soc.cpu.count_cycle[45]
.sym 105098 soc.cpu.instr_rdcycleh
.sym 105099 soc.cpu.instr_rdinstr
.sym 105100 soc.cpu.count_instr[13]
.sym 105101 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 105102 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 105103 soc.cpu.count_instr[32]
.sym 105104 soc.cpu.instr_rdinstrh
.sym 105105 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 105106 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105107 soc.cpu.count_cycle[27]
.sym 105108 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 105109 soc.cpu.timer[14]
.sym 105110 soc.cpu.instr_timer
.sym 105111 soc.cpu.irq_mask[14]
.sym 105112 soc.cpu.instr_maskirq
.sym 105114 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105115 soc.cpu.instr_rdinstrh
.sym 105116 soc.cpu.count_instr[45]
.sym 105119 soc.cpu.instr_timer
.sym 105120 soc.cpu.cpu_state[2]
.sym 105122 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105123 soc.cpu.instr_rdcycleh
.sym 105124 soc.cpu.count_cycle[59]
.sym 105125 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 105126 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 105127 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105128 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 105129 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105130 soc.cpu.cpuregs_rs1[7]
.sym 105131 soc.cpu.timer_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 105132 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105134 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105135 soc.cpu.instr_rdcycleh
.sym 105136 soc.cpu.count_cycle[63]
.sym 105137 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 105138 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 105139 soc.cpu.count_cycle[31]
.sym 105140 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 105141 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105142 soc.cpu.cpuregs_rs1[5]
.sym 105143 soc.cpu.timer_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.sym 105144 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105145 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105146 soc.cpu.cpuregs_rs1[2]
.sym 105147 soc.cpu.timer_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 105148 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105149 soc.cpu.count_instr[59]
.sym 105150 soc.cpu.instr_rdinstrh
.sym 105151 soc.cpu.count_instr[27]
.sym 105152 soc.cpu.instr_rdinstr
.sym 105153 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105154 soc.cpu.cpuregs_rs1[4]
.sym 105155 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 105156 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105157 soc.cpu.timer[7]
.sym 105158 soc.cpu.timer[6]
.sym 105159 soc.cpu.timer[5]
.sym 105160 soc.cpu.timer[4]
.sym 105161 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.sym 105162 soc.cpu.timer_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 105163 soc.cpu.timer_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.sym 105164 soc.cpu.timer_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.sym 105165 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105166 soc.cpu.cpuregs_rs1[6]
.sym 105167 soc.cpu.timer_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.sym 105168 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105169 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 105170 soc.cpu.timer_SB_DFFSR_Q_28_D_SB_LUT4_O_I2
.sym 105171 soc.cpu.timer_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 105172 soc.cpu.timer_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 105173 soc.cpu.timer[3]
.sym 105174 soc.cpu.timer[2]
.sym 105175 soc.cpu.timer[1]
.sym 105176 soc.cpu.timer[0]
.sym 105177 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105178 soc.cpu.cpuregs_rs1[3]
.sym 105179 soc.cpu.timer_SB_DFFSR_Q_28_D_SB_LUT4_O_I2
.sym 105180 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105181 soc.cpu.count_instr[63]
.sym 105182 soc.cpu.instr_rdinstrh
.sym 105183 soc.cpu.count_instr[31]
.sym 105184 soc.cpu.instr_rdinstr
.sym 105185 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 105186 soc.cpu.timer_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 105187 soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 105188 soc.cpu.timer_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 105189 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 105190 soc.cpu.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 105191 soc.cpu.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 105192 soc.cpu.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 105193 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105194 soc.cpu.cpuregs_rs1[11]
.sym 105195 soc.cpu.timer_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 105196 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105197 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 105198 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 105199 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 105200 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 105201 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105202 soc.cpu.cpuregs_rs1[14]
.sym 105203 soc.cpu.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 105204 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105205 soc.cpu.timer[15]
.sym 105206 soc.cpu.timer[14]
.sym 105207 soc.cpu.timer[13]
.sym 105208 soc.cpu.timer[12]
.sym 105209 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 105210 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 105211 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105212 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 105213 soc.cpu.timer[11]
.sym 105214 soc.cpu.timer[10]
.sym 105215 soc.cpu.timer[9]
.sym 105216 soc.cpu.timer[8]
.sym 105217 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 105218 soc.cpu.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 105219 soc.cpu.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 105220 soc.cpu.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 105221 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105222 soc.cpu.cpuregs_rs1[16]
.sym 105223 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 105224 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105225 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105226 soc.cpu.cpuregs_rs1[13]
.sym 105227 soc.cpu.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 105228 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105229 soc.cpu.timer[23]
.sym 105230 soc.cpu.timer[22]
.sym 105231 soc.cpu.timer[21]
.sym 105232 soc.cpu.timer[20]
.sym 105233 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105234 soc.cpu.cpuregs_rs1[23]
.sym 105235 soc.cpu.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 105236 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105237 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105238 soc.cpu.cpuregs_rs1[22]
.sym 105239 soc.cpu.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 105240 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105241 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105242 soc.cpu.cpuregs_rs1[20]
.sym 105243 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 105244 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105247 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 105248 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 105249 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105250 soc.cpu.cpuregs_rs1[24]
.sym 105251 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 105252 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105253 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105254 soc.cpu.cpuregs_rs1[17]
.sym 105255 soc.cpu.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 105256 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105257 soc.cpu.timer[31]
.sym 105258 soc.cpu.timer[30]
.sym 105259 soc.cpu.timer[29]
.sym 105260 soc.cpu.timer[28]
.sym 105261 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105262 soc.cpu.cpuregs_rs1[18]
.sym 105263 soc.cpu.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 105264 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105265 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105266 soc.cpu.cpuregs_rs1[25]
.sym 105267 soc.cpu.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 105268 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105269 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 105270 soc.cpu.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 105271 soc.cpu.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 105272 soc.cpu.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 105273 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105274 soc.cpu.cpuregs_rs1[19]
.sym 105275 soc.cpu.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 105276 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105277 soc.cpu.timer[19]
.sym 105278 soc.cpu.timer[18]
.sym 105279 soc.cpu.timer[17]
.sym 105280 soc.cpu.timer[16]
.sym 105289 soc.cpu.timer[27]
.sym 105290 soc.cpu.timer[26]
.sym 105291 soc.cpu.timer[25]
.sym 105292 soc.cpu.timer[24]
.sym 105295 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 105296 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 105309 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 105310 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 105311 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 105312 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 105314 soc.cpu.instr_sltiu
.sym 105315 soc.cpu.instr_bltu
.sym 105316 soc.cpu.instr_sltu
.sym 105321 soc.cpu.instr_slti
.sym 105322 soc.cpu.instr_sltiu
.sym 105323 soc.cpu.instr_sltu
.sym 105324 soc.cpu.instr_slt
.sym 105325 soc.cpu.instr_bne
.sym 105326 soc.cpu.instr_bge
.sym 105327 soc.cpu.instr_bltu
.sym 105328 soc.cpu.instr_jalr
.sym 105330 soc.cpu.instr_slti
.sym 105331 soc.cpu.instr_blt
.sym 105332 soc.cpu.instr_slt
.sym 105333 soc.cpu.instr_bltu_SB_LUT4_I2_1_O
.sym 105334 soc.cpu.instr_and_SB_LUT4_I0_O
.sym 105335 soc.cpu.instr_add_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 105336 soc.cpu.instr_beq_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 105338 soc.cpu.instr_slt_SB_LUT4_I3_O
.sym 105339 soc.cpu.instr_beq_SB_LUT4_I1_O
.sym 105340 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 105341 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 105345 soc.cpu.mem_rdata_q[14]
.sym 105346 soc.cpu.is_alu_reg_imm
.sym 105347 soc.cpu.mem_rdata_q[13]
.sym 105348 soc.cpu.mem_rdata_q[12]
.sym 105351 soc.cpu.instr_ori
.sym 105352 soc.cpu.instr_or
.sym 105355 soc.cpu.instr_xori
.sym 105356 soc.cpu.instr_xor
.sym 105359 resetn
.sym 105360 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 105363 soc.cpu.is_alu_reg_reg
.sym 105364 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 105365 soc.cpu.mem_rdata_q[13]
.sym 105366 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 105367 soc.cpu.mem_rdata_q[14]
.sym 105368 soc.cpu.mem_rdata_q[12]
.sym 105369 soc.cpu.mem_rdata_q[13]
.sym 105370 soc.cpu.is_alu_reg_imm
.sym 105371 soc.cpu.mem_rdata_q[14]
.sym 105372 soc.cpu.mem_rdata_q[12]
.sym 105373 soc.cpu.mem_rdata_q[14]
.sym 105374 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 105375 soc.cpu.mem_rdata_q[13]
.sym 105376 soc.cpu.mem_rdata_q[12]
.sym 105377 soc.cpu.is_sll_srl_sra
.sym 105378 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 105379 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 105380 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 105383 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 105384 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 105385 soc.cpu.cpu_state[1]
.sym 105386 soc.cpu.irq_active
.sym 105387 soc.cpu.irq_active_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 105388 soc.cpu.irq_state[0]
.sym 105389 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 105390 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 105391 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 105392 soc.cpu.cpu_state[2]
.sym 105395 soc.cpu.cpu_state[2]
.sym 105396 soc.cpu.instr_retirq
.sym 105398 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 105399 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 105400 soc.cpu.instr_rdcycle
.sym 105402 soc.cpu.cpu_state[2]
.sym 105403 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 105404 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 105405 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 105406 soc.cpu.instr_rdcycle
.sym 105407 soc.cpu.is_slli_srli_srai
.sym 105408 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 105410 soc.cpu.cpu_state[2]
.sym 105411 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 105412 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 105414 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 105415 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 105416 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3
.sym 105418 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 105419 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 105420 soc.cpu.mem_do_wdata_SB_LUT4_I2_O
.sym 105422 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 105423 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 105424 soc.cpu.instr_rdcycle
.sym 105425 soc.cpu.cpu_state[1]
.sym 105426 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 105427 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 105428 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 105429 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 105430 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105431 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 105432 soc.cpu.mem_do_wdata_SB_LUT4_I2_O
.sym 105434 soc.cpu.cpu_state[1]
.sym 105435 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 105436 soc.cpu.decoder_trigger
.sym 105438 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105439 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 105440 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 105441 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0
.sym 105442 soc.cpu.cpu_state[2]
.sym 105443 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 105444 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 105445 soc.cpu.instr_jal
.sym 105446 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 105447 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 105448 soc.cpu.mem_do_wdata_SB_LUT4_I2_O
.sym 105449 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0
.sym 105450 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 105451 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D
.sym 105452 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 105453 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0
.sym 105454 soc.cpu.cpu_state[5]
.sym 105455 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 105456 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 105457 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 105458 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 105459 soc.cpu.cpu_state[1]
.sym 105460 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 105462 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105463 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 105464 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 105466 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 105467 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 105468 soc.cpu.cpu_state[1]
.sym 105470 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 105471 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 105472 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 105475 soc.cpu.cpu_state[3]
.sym 105476 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 105479 soc.cpu.cpu_state[6]
.sym 105480 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 105481 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 105482 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 105483 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 105484 soc.cpu.mem_do_wdata_SB_LUT4_I2_O
.sym 105485 soc.cpu.cpu_state[3]
.sym 105486 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 105487 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 105488 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 105489 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 105490 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 105491 soc.cpu.cpu_state[2]
.sym 105492 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 105495 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 105496 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105497 soc.cpu.cpu_state[3]
.sym 105498 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 105499 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 105500 soc.cpu.mem_do_wdata_SB_LUT4_I2_O
.sym 105501 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 105502 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105503 soc.cpu.cpu_state[3]
.sym 105504 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 105511 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 105512 soc.cpu.instr_lw_SB_LUT4_I1_I3
.sym 105515 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 105516 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D
.sym 105517 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 105518 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 105519 soc.cpu.cpu_state[1]
.sym 105520 soc.cpu.cpu_state[0]
.sym 105522 soc.cpu.mem_do_rinst
.sym 105523 soc.cpu.reg_pc[0]
.sym 105524 resetn
.sym 105525 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D
.sym 105529 resetn
.sym 105530 soc.cpu.mem_do_rdata
.sym 105531 soc.cpu.mem_do_wdata
.sym 105532 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 105539 soc.cpu.cpu_state[6]
.sym 105540 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 105541 soc.cpu.mem_do_rdata
.sym 105542 soc.cpu.mem_do_prefetch
.sym 105543 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 105544 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 105549 soc.cpu.cpu_state[6]
.sym 105550 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 105551 soc.cpu.instr_lb
.sym 105552 soc.cpu.latched_is_lb
.sym 105557 soc.cpu.cpu_state[6]
.sym 105558 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 105559 soc.cpu.instr_lh
.sym 105560 soc.cpu.latched_is_lh
.sym 105562 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 105563 soc.cpu.cpu_state[5]
.sym 105564 soc.cpu.cpu_state[0]
.sym 105566 soc.cpu.mem_do_wdata
.sym 105567 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 105568 soc.cpu.mem_do_prefetch
.sym 105569 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 105570 soc.cpu.latched_stalu
.sym 105571 soc.cpu.alu_out_q[27]
.sym 105572 soc.cpu.reg_out[27]
.sym 105574 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0_SB_LUT4_O_I1
.sym 105575 soc.cpu.irq_state[0]
.sym 105576 soc.cpu.reg_next_pc[2]
.sym 105581 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 105582 soc.cpu.latched_stalu
.sym 105583 soc.cpu.alu_out_q[27]
.sym 105584 soc.cpu.reg_out[27]
.sym 105586 soc.cpu.irq_pending[2]
.sym 105587 soc.cpu.irq_state[1]
.sym 105588 soc.cpu.irq_mask[2]
.sym 105593 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 105599 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 105600 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 105602 soc.cpu.irq_pending[1]
.sym 105603 soc.cpu.irq_state[1]
.sym 105604 soc.cpu.irq_mask[1]
.sym 105605 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 105606 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 105607 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 105608 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 105610 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.sym 105611 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 105612 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 105613 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 105614 soc.cpu.latched_stalu
.sym 105615 soc.cpu.alu_out_q[29]
.sym 105616 soc.cpu.reg_out[29]
.sym 105617 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 105618 soc.cpu.latched_stalu
.sym 105619 soc.cpu.alu_out_q[29]
.sym 105620 soc.cpu.reg_out[29]
.sym 105622 soc.cpu.reg_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 105623 soc.cpu.reg_next_pc[29]
.sym 105624 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 105625 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 105626 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 105627 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 105628 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 105630 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 105631 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 105632 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 105633 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 105637 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 105638 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 105639 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 105640 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 105641 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 105642 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 105643 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I0_SB_LUT4_O_I1
.sym 105644 soc.cpu.reg_next_pc[1]
.sym 105645 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 105649 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 105654 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.sym 105655 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 105656 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 105657 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I0
.sym 105658 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I1
.sym 105659 soc.cpu.irq_state[0]
.sym 105660 soc.cpu.reg_next_pc[1]
.sym 105661 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 105662 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I0_SB_LUT4_O_I1
.sym 105663 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I0_SB_LUT4_O_I2
.sym 105664 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 105665 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 105670 soc.cpu.reg_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.sym 105671 soc.cpu.reg_next_pc[27]
.sym 105672 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 105674 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.sym 105675 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 105676 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 105677 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 105681 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 105685 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 105689 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 105690 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 105691 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 105692 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 105693 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 105697 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 105701 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 105702 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 105703 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 105704 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 105705 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 105709 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 105714 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.sym 105715 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 105716 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 105717 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 105721 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 105725 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 105729 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 105730 soc.cpu.irq_pending[27]
.sym 105731 soc.cpu.irq_state[1]
.sym 105732 soc.cpu.irq_mask[27]
.sym 105733 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I0
.sym 105734 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I1
.sym 105735 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 105736 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I3
.sym 105738 soc.cpu.irq_pending[28]
.sym 105739 soc.cpu.irq_state[1]
.sym 105740 soc.cpu.irq_mask[28]
.sym 105744 soc.cpu.latched_compr
.sym 105745 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 105751 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2
.sym 105752 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3
.sym 105754 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I0_SB_LUT4_O_I1
.sym 105755 soc.cpu.irq_state[0]
.sym 105756 soc.cpu.reg_next_pc[13]
.sym 105757 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3_SB_LUT4_O_I0
.sym 105758 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 105759 soc.cpu.irq_state[0]
.sym 105760 soc.cpu.reg_next_pc[27]
.sym 105761 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_I0
.sym 105762 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_I1
.sym 105763 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 105764 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 105767 soc.cpu.irq_pending[31]
.sym 105768 soc.cpu.irq_mask[31]
.sym 105769 soc.cpu.cpuregs_rs1[26]
.sym 105773 soc.cpu.cpuregs_rs1[31]
.sym 105777 soc.cpu.irq_state[1]
.sym 105778 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 105779 soc.cpu.reg_next_pc[31]
.sym 105780 soc.cpu.irq_state[0]
.sym 105781 soc.cpu.irq_pending[19]
.sym 105782 soc.cpu.irq_mask[19]
.sym 105783 soc.cpu.irq_pending[28]
.sym 105784 soc.cpu.irq_mask[28]
.sym 105785 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0
.sym 105786 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1
.sym 105787 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 105788 soc.cpu.cpuregs.wdata_SB_LUT4_O_I3
.sym 105789 soc.cpu.irq_pending[24]
.sym 105790 soc.cpu.irq_mask[24]
.sym 105791 soc.cpu.irq_pending[27]
.sym 105792 soc.cpu.irq_mask[27]
.sym 105793 soc.cpu.cpuregs_rs1[1]
.sym 105797 soc.cpu.is_lui_auipc_jal
.sym 105798 soc.cpu.cpuregs_rs1[4]
.sym 105799 soc.cpu.reg_pc[4]
.sym 105800 soc.cpu.instr_lui
.sym 105801 soc.cpu.cpuregs_rs1[2]
.sym 105805 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I0
.sym 105806 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I1
.sym 105807 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 105808 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I3
.sym 105809 soc.cpu.cpu_state[2]
.sym 105810 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105811 soc.cpu.irq_mask[31]
.sym 105812 soc.cpu.instr_maskirq
.sym 105813 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 105814 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105815 soc.cpu.pcpi_rs1[8]
.sym 105816 soc.cpu.pcpi_rs1[16]
.sym 105817 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 105818 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105819 soc.cpu.pcpi_rs1[11]
.sym 105820 soc.cpu.pcpi_rs1[13]
.sym 105821 soc.cpu.irq_state[1]
.sym 105822 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I0_SB_LUT4_O_I1
.sym 105823 soc.cpu.reg_next_pc[29]
.sym 105824 soc.cpu.irq_state[0]
.sym 105825 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I0
.sym 105826 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1
.sym 105827 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2
.sym 105828 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 105829 soc.cpu.pcpi_rs1[8]
.sym 105830 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 105831 soc.cpu.cpu_state[4]
.sym 105832 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 105833 soc.cpu.pcpi_rs1[12]
.sym 105834 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 105835 soc.cpu.cpu_state[4]
.sym 105836 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 105839 soc.cpu.irq_mask[1]
.sym 105840 soc.cpu.instr_maskirq
.sym 105841 soc.cpu.pcpi_rs1[16]
.sym 105842 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 105843 soc.cpu.cpu_state[4]
.sym 105844 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 105845 soc.cpu.cpu_state[2]
.sym 105846 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105847 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 105848 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 105849 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I0
.sym 105850 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1
.sym 105851 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2
.sym 105852 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 105853 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I0
.sym 105854 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1
.sym 105855 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 105856 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 105857 soc.cpu.is_lui_auipc_jal
.sym 105858 soc.cpu.cpuregs_rs1[20]
.sym 105859 soc.cpu.reg_pc[20]
.sym 105860 soc.cpu.instr_lui
.sym 105861 soc.cpu.is_lui_auipc_jal
.sym 105862 soc.cpu.cpuregs_rs1[19]
.sym 105863 soc.cpu.reg_pc[19]
.sym 105864 soc.cpu.instr_lui
.sym 105865 soc.cpu.cpu_state[2]
.sym 105866 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105867 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 105868 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 105869 soc.cpu.cpu_state[2]
.sym 105870 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105871 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 105872 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 105873 soc.cpu.cpu_state[2]
.sym 105874 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 105875 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 105876 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 105877 soc.cpu.cpu_state[2]
.sym 105878 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105879 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 105880 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 105881 soc.cpu.cpu_state[2]
.sym 105882 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105883 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 105884 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 105885 soc.cpu.cpu_state[2]
.sym 105886 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105887 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 105888 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 105889 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I0
.sym 105890 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1
.sym 105891 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2
.sym 105892 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 105893 soc.cpu.cpu_state[2]
.sym 105894 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105895 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 105896 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 105897 soc.cpu.cpu_state[2]
.sym 105898 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105899 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 105900 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 105901 soc.cpu.cpu_state[2]
.sym 105902 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105903 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 105904 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 105905 soc.cpu.cpu_state[2]
.sym 105906 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105907 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 105908 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 105910 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I1
.sym 105911 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I2
.sym 105912 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 105913 soc.cpu.cpu_state[2]
.sym 105914 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105915 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 105916 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 105917 soc.cpu.cpu_state[2]
.sym 105918 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105919 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 105920 soc.cpu.instr_sh_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 105921 soc.cpu.is_lui_auipc_jal
.sym 105922 soc.cpu.cpuregs_rs1[13]
.sym 105923 soc.cpu.reg_pc[13]
.sym 105924 soc.cpu.instr_lui
.sym 105925 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I0
.sym 105926 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1
.sym 105927 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2
.sym 105928 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 105929 soc.cpu.is_lui_auipc_jal
.sym 105930 soc.cpu.cpuregs_rs1[22]
.sym 105931 soc.cpu.reg_pc[22]
.sym 105932 soc.cpu.instr_lui
.sym 105933 soc.cpu.is_lui_auipc_jal
.sym 105934 soc.cpu.cpuregs_rs1[11]
.sym 105935 soc.cpu.reg_pc[11]
.sym 105936 soc.cpu.instr_lui
.sym 105937 soc.cpu.is_lui_auipc_jal
.sym 105938 soc.cpu.cpuregs_rs1[18]
.sym 105939 soc.cpu.reg_pc[18]
.sym 105940 soc.cpu.instr_lui
.sym 105941 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I0
.sym 105942 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1
.sym 105943 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2
.sym 105944 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 105945 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I0
.sym 105946 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1
.sym 105947 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2
.sym 105948 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 105953 soc.cpu.cpu_state[2]
.sym 105954 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105955 soc.cpu.timer[1]
.sym 105956 soc.cpu.instr_timer
.sym 105957 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 105958 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105959 soc.cpu.pcpi_rs1[18]
.sym 105960 soc.cpu.pcpi_rs1[26]
.sym 105961 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105962 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 105963 soc.cpu.pcpi_rs1[1]
.sym 105964 soc.cpu.pcpi_rs1[4]
.sym 105965 soc.cpu.timer[2]
.sym 105966 soc.cpu.instr_timer
.sym 105967 soc.cpu.irq_mask[2]
.sym 105968 soc.cpu.instr_maskirq
.sym 105969 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 105970 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105971 soc.cpu.cpu_state[2]
.sym 105972 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 105973 soc.cpu.is_lui_auipc_jal
.sym 105974 soc.cpu.cpuregs_rs1[0]
.sym 105975 soc.cpu.reg_pc[0]
.sym 105976 soc.cpu.instr_lui
.sym 105977 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 105978 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105979 soc.cpu.pcpi_rs1[21]
.sym 105980 soc.cpu.pcpi_rs1[23]
.sym 105981 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 105982 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105983 soc.cpu.cpuregs_rs1[1]
.sym 105984 soc.cpu.instr_retirq
.sym 105985 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 105986 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105987 soc.cpu.count_instr[53]
.sym 105988 soc.cpu.instr_rdinstrh
.sym 105990 soc.cpu.instr_rdinstr
.sym 105991 soc.cpu.instr_rdinstrh
.sym 105992 soc.cpu.instr_rdcycleh
.sym 105993 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 105994 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105995 soc.cpu.count_instr[34]
.sym 105996 soc.cpu.instr_rdinstrh
.sym 105997 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 105998 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105999 soc.cpu.count_instr[33]
.sym 106000 soc.cpu.instr_rdinstrh
.sym 106001 soc.cpu.count_cycle[53]
.sym 106002 soc.cpu.instr_rdcycleh
.sym 106003 soc.cpu.instr_rdinstr
.sym 106004 soc.cpu.count_instr[21]
.sym 106005 soc.cpu.count_instr[51]
.sym 106006 soc.cpu.instr_rdinstrh
.sym 106007 soc.cpu.count_instr[19]
.sym 106008 soc.cpu.instr_rdinstr
.sym 106009 soc.cpu.count_cycle[33]
.sym 106010 soc.cpu.instr_rdcycleh
.sym 106011 soc.cpu.instr_rdinstr
.sym 106012 soc.cpu.count_instr[1]
.sym 106014 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106015 soc.cpu.count_cycle[1]
.sym 106016 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 106018 soc.cpu.count_instr[0]
.sym 106023 soc.cpu.count_instr[1]
.sym 106027 soc.cpu.count_instr[2]
.sym 106028 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 106031 soc.cpu.count_instr[3]
.sym 106032 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 106035 soc.cpu.count_instr[4]
.sym 106036 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 106039 soc.cpu.count_instr[5]
.sym 106040 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 106043 soc.cpu.count_instr[6]
.sym 106044 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 106047 soc.cpu.count_instr[7]
.sym 106048 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 106051 soc.cpu.count_instr[8]
.sym 106052 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 106055 soc.cpu.count_instr[9]
.sym 106056 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 106059 soc.cpu.count_instr[10]
.sym 106060 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 106063 soc.cpu.count_instr[11]
.sym 106064 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 106067 soc.cpu.count_instr[12]
.sym 106068 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 106071 soc.cpu.count_instr[13]
.sym 106072 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 106075 soc.cpu.count_instr[14]
.sym 106076 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 106079 soc.cpu.count_instr[15]
.sym 106080 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 106083 soc.cpu.count_instr[16]
.sym 106084 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 106087 soc.cpu.count_instr[17]
.sym 106088 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 106091 soc.cpu.count_instr[18]
.sym 106092 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 106095 soc.cpu.count_instr[19]
.sym 106096 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 106099 soc.cpu.count_instr[20]
.sym 106100 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 106103 soc.cpu.count_instr[21]
.sym 106104 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 106107 soc.cpu.count_instr[22]
.sym 106108 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 106111 soc.cpu.count_instr[23]
.sym 106112 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 106115 soc.cpu.count_instr[24]
.sym 106116 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 106119 soc.cpu.count_instr[25]
.sym 106120 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 106123 soc.cpu.count_instr[26]
.sym 106124 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 106127 soc.cpu.count_instr[27]
.sym 106128 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 106131 soc.cpu.count_instr[28]
.sym 106132 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 106135 soc.cpu.count_instr[29]
.sym 106136 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 106139 soc.cpu.count_instr[30]
.sym 106140 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 106143 soc.cpu.count_instr[31]
.sym 106144 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 106147 soc.cpu.count_instr[32]
.sym 106148 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 106151 soc.cpu.count_instr[33]
.sym 106152 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 106155 soc.cpu.count_instr[34]
.sym 106156 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 106159 soc.cpu.count_instr[35]
.sym 106160 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 106163 soc.cpu.count_instr[36]
.sym 106164 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 106167 soc.cpu.count_instr[37]
.sym 106168 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 106171 soc.cpu.count_instr[38]
.sym 106172 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 106175 soc.cpu.count_instr[39]
.sym 106176 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 106179 soc.cpu.count_instr[40]
.sym 106180 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 106183 soc.cpu.count_instr[41]
.sym 106184 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 106187 soc.cpu.count_instr[42]
.sym 106188 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 106191 soc.cpu.count_instr[43]
.sym 106192 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 106195 soc.cpu.count_instr[44]
.sym 106196 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 106199 soc.cpu.count_instr[45]
.sym 106200 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 106203 soc.cpu.count_instr[46]
.sym 106204 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 106207 soc.cpu.count_instr[47]
.sym 106208 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 106211 soc.cpu.count_instr[48]
.sym 106212 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 106215 soc.cpu.count_instr[49]
.sym 106216 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 106219 soc.cpu.count_instr[50]
.sym 106220 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 106223 soc.cpu.count_instr[51]
.sym 106224 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 106227 soc.cpu.count_instr[52]
.sym 106228 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 106231 soc.cpu.count_instr[53]
.sym 106232 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 106235 soc.cpu.count_instr[54]
.sym 106236 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 106239 soc.cpu.count_instr[55]
.sym 106240 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 106243 soc.cpu.count_instr[56]
.sym 106244 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 106247 soc.cpu.count_instr[57]
.sym 106248 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 106251 soc.cpu.count_instr[58]
.sym 106252 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 106255 soc.cpu.count_instr[59]
.sym 106256 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 106259 soc.cpu.count_instr[60]
.sym 106260 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 106263 soc.cpu.count_instr[61]
.sym 106264 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 106267 soc.cpu.count_instr[62]
.sym 106268 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 106271 soc.cpu.count_instr[63]
.sym 106272 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 106273 soc.cpu.mem_rdata_q[13]
.sym 106274 soc.cpu.mem_rdata_q[12]
.sym 106275 soc.cpu.is_alu_reg_imm
.sym 106276 soc.cpu.mem_rdata_q[14]
.sym 106277 soc.cpu.mem_rdata_q[13]
.sym 106278 soc.cpu.mem_rdata_q[12]
.sym 106279 soc.cpu.mem_rdata_q[14]
.sym 106280 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 106289 soc.cpu.mem_rdata_q[14]
.sym 106290 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 106291 soc.cpu.mem_rdata_q[13]
.sym 106292 soc.cpu.mem_rdata_q[12]
.sym 106293 soc.cpu.mem_rdata_q[13]
.sym 106294 soc.cpu.is_alu_reg_imm
.sym 106295 soc.cpu.mem_rdata_q[12]
.sym 106296 soc.cpu.mem_rdata_q[14]
.sym 106297 soc.cpu.mem_rdata_q[13]
.sym 106298 soc.cpu.mem_rdata_q[12]
.sym 106299 soc.cpu.mem_rdata_q[14]
.sym 106300 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 106301 soc.cpu.instr_and
.sym 106302 soc.cpu.instr_waitirq
.sym 106303 soc.cpu.instr_bgeu
.sym 106304 soc.cpu.instr_blt
.sym 106305 soc.cpu.instr_jalr
.sym 106306 soc.cpu.is_alu_reg_imm
.sym 106307 soc.cpu.mem_rdata_q[12]
.sym 106308 soc.cpu.mem_rdata_q[13]
.sym 106310 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 106311 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 106312 soc.cpu.mem_do_prefetch
.sym 106315 soc.cpu.instr_andi
.sym 106316 soc.cpu.instr_and
.sym 106322 soc.cpu.cpu_state[2]
.sym 106323 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 106324 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I3
.sym 106325 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 106326 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O
.sym 106327 soc.cpu.is_sb_sh_sw
.sym 106328 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 106331 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 106332 soc.cpu.is_lui_auipc_jal
.sym 106339 soc.cpu.cpu_state[2]
.sym 106340 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 106341 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 106342 soc.cpu.is_sll_srl_sra
.sym 106343 soc.cpu.mem_do_rinst
.sym 106344 soc.cpu.mem_do_prefetch
.sym 106345 soc.cpu.cpu_state[4]
.sym 106346 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 106347 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S
.sym 106348 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 106349 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 106350 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 106351 soc.cpu.mem_do_prefetch
.sym 106352 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 106353 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 106354 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 106355 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 106356 soc.cpu.mem_do_rinst
.sym 106357 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 106358 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 106359 soc.cpu.is_sb_sh_sw
.sym 106360 soc.cpu.is_sll_srl_sra
.sym 106362 soc.cpu.cpu_state[2]
.sym 106363 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 106364 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 106366 soc.cpu.cpu_state[2]
.sym 106367 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 106368 soc.cpu.instr_rdcycle
.sym 106371 soc.cpu.irq_mask[1]
.sym 106372 soc.cpu.irq_active
.sym 106375 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 106376 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O
.sym 106379 soc.cpu.instr_retirq
.sym 106380 soc.cpu.instr_jalr
.sym 106383 soc.cpu.decoder_trigger
.sym 106384 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 106386 soc.cpu.irq_state[0]
.sym 106387 soc.cpu.decoder_trigger
.sym 106388 soc.cpu.do_waitirq
.sym 106389 soc.cpu.cpu_state[1]
.sym 106390 soc.cpu.do_waitirq_SB_LUT4_I3_O
.sym 106391 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 106392 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 106395 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106396 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 106397 soc.cpu.is_sb_sh_sw
.sym 106398 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106399 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106400 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 106403 soc.cpu.decoder_trigger
.sym 106404 soc.cpu.decoder_pseudo_trigger
.sym 106407 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 106408 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 106409 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D
.sym 106413 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 106414 soc.cpu.instr_sw_SB_LUT4_I3_I1
.sym 106415 soc.cpu.decoder_trigger
.sym 106416 soc.cpu.instr_jal
.sym 106418 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 106419 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 106420 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 106421 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 106422 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106423 soc.cpu.mem_do_wdata_SB_LUT4_I2_O
.sym 106424 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 106425 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 106426 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106427 soc.cpu.decoder_trigger
.sym 106428 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 106430 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 106431 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 106432 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 106442 soc.cpu.cpu_state[2]
.sym 106443 soc.cpu.latched_branch
.sym 106444 soc.cpu.instr_retirq
.sym 106450 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106451 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 106452 soc.cpu.instr_jalr
.sym 106455 resetn
.sym 106456 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 106457 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 106458 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 106459 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 106460 soc.cpu.cpu_state[1]
.sym 106463 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 106464 soc.cpu.mem_do_prefetch
.sym 106471 soc.cpu.instr_sw_SB_LUT4_I3_I1
.sym 106472 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106473 soc.cpu.compressed_instr
.sym 106479 soc.cpu.cpu_state[3]
.sym 106480 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 106483 soc.cpu.cpu_state[2]
.sym 106484 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 106487 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 106488 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 106491 soc.cpu.cpu_state[1]
.sym 106492 resetn
.sym 106495 soc.cpu.cpu_state[1]
.sym 106496 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106499 soc.cpu.latched_store
.sym 106500 soc.cpu.latched_branch
.sym 106502 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 106503 soc.cpu.latched_store
.sym 106504 soc.cpu.latched_branch
.sym 106506 soc.cpu.reg_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 106507 soc.cpu.reg_next_pc[31]
.sym 106508 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 106510 soc.cpu.latched_branch
.sym 106511 soc.cpu.latched_store
.sym 106512 soc.cpu.irq_state[0]
.sym 106513 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 106514 soc.cpu.latched_stalu
.sym 106515 soc.cpu.alu_out_q[31]
.sym 106516 soc.cpu.reg_out[31]
.sym 106518 soc.cpu.cpu_state[3]
.sym 106519 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 106520 soc.cpu.latched_stalu
.sym 106521 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 106522 soc.cpu.latched_stalu
.sym 106523 soc.cpu.alu_out_q[31]
.sym 106524 soc.cpu.reg_out[31]
.sym 106527 soc.cpu.mem_do_rinst
.sym 106528 soc.cpu.mem_do_prefetch
.sym 106529 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 106530 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 106531 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 106532 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 106533 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0
.sym 106534 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I1
.sym 106535 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 106536 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3
.sym 106537 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 106542 soc.cpu.reg_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 106543 soc.cpu.reg_next_pc[2]
.sym 106544 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 106545 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 106546 soc.cpu.latched_stalu
.sym 106547 soc.cpu.alu_out_q[2]
.sym 106548 soc.cpu.reg_out[2]
.sym 106549 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 106550 soc.cpu.latched_stalu
.sym 106551 soc.cpu.alu_out_q[2]
.sym 106552 soc.cpu.reg_out[2]
.sym 106554 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 106555 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 106556 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 106560 soc.cpu.compressed_instr
.sym 106562 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 106563 soc.cpu.compressed_instr
.sym 106566 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 106567 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 106568 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 106570 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 106572 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 106574 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 106576 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 106578 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 106580 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 106582 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 106584 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 106586 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 106588 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 106590 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 106592 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 106594 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 106596 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 106598 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 106600 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 106602 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 106604 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 106606 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 106608 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 106610 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 106612 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 106614 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 106616 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 106618 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 106620 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 106622 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 106624 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 106626 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 106628 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 106630 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 106632 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 106634 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 106636 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 106638 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 106640 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 106642 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 106644 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 106646 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 106648 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 106650 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 106652 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 106654 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 106656 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 106658 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 106660 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 106662 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 106664 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 106666 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 106668 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 106670 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 106672 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 106674 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 106676 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 106678 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 106680 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 106682 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 106684 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 106685 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I3_SB_LUT4_O_I0
.sym 106686 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 106687 soc.cpu.irq_state[0]
.sym 106688 soc.cpu.reg_next_pc[10]
.sym 106690 soc.cpu.reg_pc[1]
.sym 106691 soc.cpu.latched_compr
.sym 106694 soc.cpu.reg_pc[2]
.sym 106695 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2
.sym 106696 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 106698 soc.cpu.reg_pc[3]
.sym 106700 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 106702 soc.cpu.reg_pc[4]
.sym 106704 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 106706 soc.cpu.reg_pc[5]
.sym 106708 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 106710 soc.cpu.reg_pc[6]
.sym 106712 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 106714 soc.cpu.reg_pc[7]
.sym 106716 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 106718 soc.cpu.reg_pc[8]
.sym 106720 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 106722 soc.cpu.reg_pc[9]
.sym 106724 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 106726 soc.cpu.reg_pc[10]
.sym 106728 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 106730 soc.cpu.reg_pc[11]
.sym 106732 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 106734 soc.cpu.reg_pc[12]
.sym 106736 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 106738 soc.cpu.reg_pc[13]
.sym 106740 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 106742 soc.cpu.reg_pc[14]
.sym 106744 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 106746 soc.cpu.reg_pc[15]
.sym 106748 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 106750 soc.cpu.reg_pc[16]
.sym 106752 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 106754 soc.cpu.reg_pc[17]
.sym 106756 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 106758 soc.cpu.reg_pc[18]
.sym 106760 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 106762 soc.cpu.reg_pc[19]
.sym 106764 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 106766 soc.cpu.reg_pc[20]
.sym 106768 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 106770 soc.cpu.reg_pc[21]
.sym 106772 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 106774 soc.cpu.reg_pc[22]
.sym 106776 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 106778 soc.cpu.reg_pc[23]
.sym 106780 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 106782 soc.cpu.reg_pc[24]
.sym 106784 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 106786 soc.cpu.reg_pc[25]
.sym 106788 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 106790 soc.cpu.reg_pc[26]
.sym 106792 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 106794 soc.cpu.reg_pc[27]
.sym 106796 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 106798 soc.cpu.reg_pc[28]
.sym 106800 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 106802 soc.cpu.reg_pc[29]
.sym 106804 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 106806 soc.cpu.reg_pc[30]
.sym 106808 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 106810 soc.cpu.reg_pc[31]
.sym 106812 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 106813 soc.cpu.cpuregs_rs1[29]
.sym 106817 soc.cpu.is_lui_auipc_jal
.sym 106818 soc.cpu.cpuregs_rs1[3]
.sym 106819 soc.cpu.reg_pc[3]
.sym 106820 soc.cpu.instr_lui
.sym 106821 soc.cpu.cpuregs_rs1[16]
.sym 106825 soc.cpu.is_lui_auipc_jal
.sym 106826 soc.cpu.cpuregs_rs1[8]
.sym 106827 soc.cpu.reg_pc[8]
.sym 106828 soc.cpu.instr_lui
.sym 106829 soc.cpu.is_lui_auipc_jal
.sym 106830 soc.cpu.cpuregs_rs1[16]
.sym 106831 soc.cpu.reg_pc[16]
.sym 106832 soc.cpu.instr_lui
.sym 106833 soc.cpu.cpuregs_rs1[19]
.sym 106837 soc.cpu.is_lui_auipc_jal
.sym 106838 soc.cpu.cpuregs_rs1[6]
.sym 106839 soc.cpu.reg_pc[6]
.sym 106840 soc.cpu.instr_lui
.sym 106841 soc.cpu.is_lui_auipc_jal
.sym 106842 soc.cpu.cpuregs_rs1[10]
.sym 106843 soc.cpu.reg_pc[10]
.sym 106844 soc.cpu.instr_lui
.sym 106849 soc.cpu.is_lui_auipc_jal
.sym 106850 soc.cpu.cpuregs_rs1[12]
.sym 106851 soc.cpu.reg_pc[12]
.sym 106852 soc.cpu.instr_lui
.sym 106853 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 106854 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106855 soc.cpu.pcpi_rs1[4]
.sym 106856 soc.cpu.pcpi_rs1[2]
.sym 106858 soc.cpu.pcpi_rs1[0]
.sym 106859 soc.cpu.decoded_imm[0]
.sym 106861 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 106862 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 106863 soc.cpu.pcpi_rs1[7]
.sym 106864 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106865 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 106866 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106867 soc.cpu.pcpi_rs1[14]
.sym 106868 soc.cpu.pcpi_rs1[16]
.sym 106869 soc.cpu.is_lui_auipc_jal
.sym 106870 soc.cpu.cpuregs_rs1[7]
.sym 106871 soc.cpu.reg_pc[7]
.sym 106872 soc.cpu.instr_lui
.sym 106873 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 106874 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106875 soc.cpu.pcpi_rs1[11]
.sym 106876 soc.cpu.pcpi_rs1[19]
.sym 106877 soc.cpu.is_lui_auipc_jal
.sym 106878 soc.cpu.cpuregs_rs1[15]
.sym 106879 soc.cpu.reg_pc[15]
.sym 106880 soc.cpu.instr_lui
.sym 106881 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 106882 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106883 soc.cpu.pcpi_rs1[4]
.sym 106884 soc.cpu.pcpi_rs1[6]
.sym 106885 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 106886 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106887 soc.cpu.pcpi_rs1[9]
.sym 106888 soc.cpu.pcpi_rs1[17]
.sym 106889 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 106890 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106891 soc.cpu.pcpi_rs1[12]
.sym 106892 soc.cpu.pcpi_rs1[14]
.sym 106893 soc.cpu.is_lui_auipc_jal
.sym 106894 soc.cpu.cpuregs_rs1[23]
.sym 106895 soc.cpu.reg_pc[23]
.sym 106896 soc.cpu.instr_lui
.sym 106897 soc.cpu.is_lui_auipc_jal
.sym 106898 soc.cpu.cpuregs_rs1[5]
.sym 106899 soc.cpu.reg_pc[5]
.sym 106900 soc.cpu.instr_lui
.sym 106901 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 106902 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106903 soc.cpu.pcpi_rs1[1]
.sym 106904 soc.cpu.pcpi_rs1[9]
.sym 106905 soc.cpu.is_lui_auipc_jal
.sym 106906 soc.cpu.cpuregs_rs1[9]
.sym 106907 soc.cpu.reg_pc[9]
.sym 106908 soc.cpu.instr_lui
.sym 106909 soc.cpu.cpuregs_rs1[10]
.sym 106913 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 106914 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106915 soc.cpu.cpuregs_rs1[28]
.sym 106916 soc.cpu.instr_retirq
.sym 106919 soc.cpu.timer[26]
.sym 106920 soc.cpu.instr_timer
.sym 106921 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 106922 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 106923 soc.cpu.cpuregs_rs1[2]
.sym 106924 soc.cpu.instr_retirq
.sym 106925 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 106926 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 106927 soc.cpu.cpuregs_rs1[29]
.sym 106928 soc.cpu.instr_retirq
.sym 106930 soc.cpu.instr_maskirq
.sym 106931 soc.cpu.instr_retirq
.sym 106932 soc.cpu.instr_timer
.sym 106933 soc.cpu.is_lui_auipc_jal
.sym 106934 soc.cpu.cpuregs_rs1[25]
.sym 106935 soc.cpu.reg_pc[25]
.sym 106936 soc.cpu.instr_lui
.sym 106939 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 106940 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106941 soc.cpu.timer[29]
.sym 106942 soc.cpu.instr_timer
.sym 106943 soc.cpu.irq_mask[29]
.sym 106944 soc.cpu.instr_maskirq
.sym 106946 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106947 soc.cpu.instr_rdinstrh
.sym 106948 soc.cpu.count_instr[60]
.sym 106950 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106951 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106952 soc.cpu.count_cycle[2]
.sym 106953 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 106954 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106955 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 106956 soc.cpu.count_cycle[10]
.sym 106957 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 106958 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106959 soc.cpu.count_cycle[28]
.sym 106960 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106961 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 106962 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106963 soc.cpu.count_instr[10]
.sym 106964 soc.cpu.instr_rdinstr
.sym 106965 soc.cpu.count_cycle[38]
.sym 106966 soc.cpu.instr_rdcycleh
.sym 106967 soc.cpu.instr_rdinstr
.sym 106968 soc.cpu.count_instr[6]
.sym 106969 soc.cpu.timer[10]
.sym 106970 soc.cpu.instr_timer
.sym 106971 soc.cpu.irq_mask[10]
.sym 106972 soc.cpu.instr_maskirq
.sym 106974 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106975 soc.cpu.instr_rdinstrh
.sym 106976 soc.cpu.count_instr[38]
.sym 106977 soc.cpu.count_cycle[34]
.sym 106978 soc.cpu.instr_rdcycleh
.sym 106979 soc.cpu.instr_rdinstr
.sym 106980 soc.cpu.count_instr[2]
.sym 106983 soc.cpu.timer[12]
.sym 106984 soc.cpu.instr_timer
.sym 106985 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 106986 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106987 soc.cpu.count_cycle[7]
.sym 106988 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106989 soc.cpu.count_cycle[39]
.sym 106990 soc.cpu.instr_rdcycleh
.sym 106991 soc.cpu.instr_rdinstr
.sym 106992 soc.cpu.count_instr[7]
.sym 106993 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 106994 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106995 soc.cpu.count_cycle[5]
.sym 106996 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106997 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 106998 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106999 soc.cpu.cpuregs_rs1[12]
.sym 107000 soc.cpu.instr_retirq
.sym 107002 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107003 soc.cpu.instr_rdinstrh
.sym 107004 soc.cpu.count_instr[39]
.sym 107006 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107007 soc.cpu.instr_rdinstr
.sym 107008 soc.cpu.count_instr[5]
.sym 107009 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 107010 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107011 soc.cpu.count_cycle[12]
.sym 107012 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107014 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107015 soc.cpu.instr_rdinstrh
.sym 107016 soc.cpu.count_instr[46]
.sym 107018 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107019 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107020 soc.cpu.count_cycle[9]
.sym 107021 soc.cpu.count_cycle[46]
.sym 107022 soc.cpu.instr_rdcycleh
.sym 107023 soc.cpu.instr_rdinstr
.sym 107024 soc.cpu.count_instr[14]
.sym 107025 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 107026 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107027 soc.cpu.count_instr[43]
.sym 107028 soc.cpu.instr_rdinstrh
.sym 107029 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 107030 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107031 soc.cpu.count_instr[9]
.sym 107032 soc.cpu.instr_rdinstr
.sym 107033 soc.cpu.count_cycle[43]
.sym 107034 soc.cpu.instr_rdcycleh
.sym 107035 soc.cpu.instr_rdinstr
.sym 107036 soc.cpu.count_instr[11]
.sym 107037 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 107038 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 107039 soc.cpu.count_cycle[14]
.sym 107040 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107042 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107043 soc.cpu.instr_rdinstrh
.sym 107044 soc.cpu.count_instr[44]
.sym 107045 soc.cpu.count_cycle[35]
.sym 107046 soc.cpu.instr_rdcycleh
.sym 107047 soc.cpu.instr_rdinstr
.sym 107048 soc.cpu.count_instr[3]
.sym 107049 soc.cpu.count_cycle[52]
.sym 107050 soc.cpu.instr_rdcycleh
.sym 107051 soc.cpu.instr_rdinstr
.sym 107052 soc.cpu.count_instr[20]
.sym 107053 soc.cpu.count_cycle[44]
.sym 107054 soc.cpu.instr_rdcycleh
.sym 107055 soc.cpu.instr_rdinstr
.sym 107056 soc.cpu.count_instr[12]
.sym 107058 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107059 soc.cpu.instr_rdinstrh
.sym 107060 soc.cpu.count_instr[52]
.sym 107062 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107063 soc.cpu.instr_rdinstrh
.sym 107064 soc.cpu.count_instr[35]
.sym 107066 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107067 soc.cpu.instr_rdinstr
.sym 107068 soc.cpu.count_instr[15]
.sym 107069 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 107070 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107071 soc.cpu.count_cycle[20]
.sym 107072 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107074 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107075 soc.cpu.instr_rdcycleh
.sym 107076 soc.cpu.count_cycle[36]
.sym 107077 soc.cpu.count_cycle[60]
.sym 107078 soc.cpu.instr_rdcycleh
.sym 107079 soc.cpu.instr_rdinstr
.sym 107080 soc.cpu.count_instr[28]
.sym 107082 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107083 soc.cpu.instr_rdinstrh
.sym 107084 soc.cpu.count_instr[50]
.sym 107085 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 107086 soc.cpu.cpuregs_rs1[8]
.sym 107087 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.sym 107088 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 107089 soc.cpu.count_instr[36]
.sym 107090 soc.cpu.instr_rdinstrh
.sym 107091 soc.cpu.count_instr[4]
.sym 107092 soc.cpu.instr_rdinstr
.sym 107093 soc.cpu.count_cycle[50]
.sym 107094 soc.cpu.instr_rdcycleh
.sym 107095 soc.cpu.instr_rdinstr
.sym 107096 soc.cpu.count_instr[18]
.sym 107097 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 107098 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107099 soc.cpu.count_cycle[29]
.sym 107100 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107101 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 107102 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107103 soc.cpu.count_cycle[24]
.sym 107104 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107105 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 107106 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107107 soc.cpu.count_cycle[25]
.sym 107108 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107109 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 107110 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107111 soc.cpu.count_cycle[17]
.sym 107112 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107113 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 107114 soc.cpu.cpuregs_rs1[12]
.sym 107115 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 107116 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 107117 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 107118 soc.cpu.cpuregs_rs1[10]
.sym 107119 soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 107120 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 107121 soc.cpu.count_cycle[37]
.sym 107122 soc.cpu.instr_rdcycleh
.sym 107123 soc.cpu.instr_rdinstrh
.sym 107124 soc.cpu.count_instr[37]
.sym 107125 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 107126 soc.cpu.cpuregs_rs1[9]
.sym 107127 soc.cpu.timer_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 107128 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 107129 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 107130 soc.cpu.cpuregs_rs1[15]
.sym 107131 soc.cpu.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 107132 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 107133 soc.cpu.count_instr[58]
.sym 107134 soc.cpu.instr_rdinstrh
.sym 107135 soc.cpu.count_instr[26]
.sym 107136 soc.cpu.instr_rdinstr
.sym 107137 soc.cpu.count_cycle[41]
.sym 107138 soc.cpu.instr_rdcycleh
.sym 107139 soc.cpu.instr_rdinstrh
.sym 107140 soc.cpu.count_instr[41]
.sym 107141 soc.cpu.count_cycle[40]
.sym 107142 soc.cpu.instr_rdcycleh
.sym 107143 soc.cpu.instr_rdinstr
.sym 107144 soc.cpu.count_instr[8]
.sym 107147 soc.cpu.timer[25]
.sym 107148 soc.cpu.instr_timer
.sym 107149 soc.cpu.count_cycle[42]
.sym 107150 soc.cpu.instr_rdcycleh
.sym 107151 soc.cpu.instr_rdinstrh
.sym 107152 soc.cpu.count_instr[42]
.sym 107153 soc.cpu.count_instr[49]
.sym 107154 soc.cpu.instr_rdinstrh
.sym 107155 soc.cpu.count_instr[17]
.sym 107156 soc.cpu.instr_rdinstr
.sym 107158 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107159 soc.cpu.instr_rdinstrh
.sym 107160 soc.cpu.count_instr[40]
.sym 107162 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107163 soc.cpu.instr_rdcycleh
.sym 107164 soc.cpu.count_cycle[49]
.sym 107165 soc.cpu.count_cycle[47]
.sym 107166 soc.cpu.instr_rdcycleh
.sym 107167 soc.cpu.instr_rdinstrh
.sym 107168 soc.cpu.count_instr[47]
.sym 107169 soc.cpu.count_cycle[55]
.sym 107170 soc.cpu.instr_rdcycleh
.sym 107171 soc.cpu.instr_rdinstr
.sym 107172 soc.cpu.count_instr[23]
.sym 107173 soc.cpu.count_cycle[54]
.sym 107174 soc.cpu.instr_rdcycleh
.sym 107175 soc.cpu.instr_rdinstr
.sym 107176 soc.cpu.count_instr[22]
.sym 107178 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107179 soc.cpu.instr_rdinstrh
.sym 107180 soc.cpu.count_instr[55]
.sym 107182 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107183 soc.cpu.instr_rdinstrh
.sym 107184 soc.cpu.count_instr[54]
.sym 107192 soc.cpu.count_instr[0]
.sym 107193 soc.cpu.count_instr[57]
.sym 107194 soc.cpu.instr_rdinstrh
.sym 107195 soc.cpu.count_instr[25]
.sym 107196 soc.cpu.instr_rdinstr
.sym 107198 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107199 soc.cpu.instr_rdcycleh
.sym 107200 soc.cpu.count_cycle[57]
.sym 107201 soc.cpu.count_cycle[56]
.sym 107202 soc.cpu.instr_rdcycleh
.sym 107203 soc.cpu.instr_rdinstr
.sym 107204 soc.cpu.count_instr[24]
.sym 107205 soc.cpu.count_cycle[62]
.sym 107206 soc.cpu.instr_rdcycleh
.sym 107207 soc.cpu.instr_rdinstr
.sym 107208 soc.cpu.count_instr[30]
.sym 107210 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107211 soc.cpu.instr_rdinstrh
.sym 107212 soc.cpu.count_instr[56]
.sym 107221 soc.cpu.count_cycle[61]
.sym 107222 soc.cpu.instr_rdcycleh
.sym 107223 soc.cpu.instr_rdinstr
.sym 107224 soc.cpu.count_instr[29]
.sym 107230 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107231 soc.cpu.instr_rdinstrh
.sym 107232 soc.cpu.count_instr[61]
.sym 107237 soc.cpu.is_slti_blt_slt_SB_LUT4_I2_O
.sym 107238 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_O
.sym 107239 soc.cpu.instr_bge
.sym 107240 soc.cpu.instr_bge_SB_LUT4_I2_I3
.sym 107245 soc.cpu.instr_bne
.sym 107246 soc.cpu.instr_bge
.sym 107247 soc.cpu.instr_bgeu
.sym 107248 soc.cpu.is_sltiu_bltu_sltu
.sym 107250 soc.cpu.instr_bne_SB_LUT4_I2_I1
.sym 107251 soc.cpu.instr_bne
.sym 107252 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I3_O
.sym 107254 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I1
.sym 107255 soc.cpu.is_sltiu_bltu_sltu
.sym 107256 soc.cpu.instr_bgeu
.sym 107257 soc.cpu.instr_bne_SB_LUT4_I2_I1
.sym 107258 soc.cpu.instr_bne_SB_LUT4_I2_O
.sym 107259 soc.cpu.is_slti_blt_slt
.sym 107260 soc.cpu.instr_bge_SB_LUT4_I2_I3
.sym 107262 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 107263 soc.cpu.instr_slt_SB_LUT4_I3_O
.sym 107264 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 107266 soc.cpu.pcpi_rs1[0]
.sym 107267 soc.cpu.mem_la_wdata[0]
.sym 107269 soc.cpu.mem_la_wdata[0]
.sym 107270 soc.cpu.pcpi_rs1[0]
.sym 107271 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 107272 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 107277 soc.cpu.alu_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 107278 soc.cpu.mem_la_wdata[0]
.sym 107279 soc.cpu.pcpi_rs1[0]
.sym 107280 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 107281 soc.cpu.alu_out_SB_LUT4_O_31_I0
.sym 107282 soc.cpu.alu_out_SB_LUT4_O_31_I1
.sym 107283 soc.cpu.alu_out_SB_LUT4_O_31_I2
.sym 107284 soc.cpu.is_compare
.sym 107289 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 107290 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 107291 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 107292 soc.cpu.is_compare
.sym 107293 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 107294 soc.cpu.instr_sub
.sym 107295 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2
.sym 107296 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I3
.sym 107298 resetn
.sym 107299 soc.cpu.cpu_state[1]
.sym 107300 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 107303 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 107304 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 107305 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 107306 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 107307 soc.cpu.cpu_state[4]
.sym 107308 soc.cpu.cpu_state[2]
.sym 107310 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1
.sym 107311 resetn
.sym 107312 soc.cpu.alu_out_SB_LUT4_O_31_I2
.sym 107318 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 107319 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 107320 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 107322 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 107323 soc.cpu.cpu_state[1]
.sym 107324 soc.cpu.cpu_state[0]
.sym 107325 soc.cpu.cpu_state[6]
.sym 107326 soc.cpu.cpu_state[4]
.sym 107327 soc.cpu.cpu_state[2]
.sym 107328 soc.cpu.latched_store
.sym 107329 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 107330 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 107331 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 107332 soc.cpu.cpu_state[1]
.sym 107337 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 107342 resetn
.sym 107343 soc.cpu.cpu_state[1]
.sym 107344 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 107346 soc.cpu.instr_waitirq
.sym 107347 soc.cpu.decoder_trigger
.sym 107348 soc.cpu.do_waitirq
.sym 107351 soc.cpu.instr_jal
.sym 107352 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 107354 soc.cpu.decoder_trigger
.sym 107355 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 107356 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 107359 soc.cpu.irq_state[0]
.sym 107360 soc.cpu.irq_state[1]
.sym 107363 soc.cpu.irq_state[0]
.sym 107364 soc.cpu.irq_state[1]
.sym 107366 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 107367 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 107368 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 107371 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 107372 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107375 soc.cpu.cpu_state[3]
.sym 107376 soc.cpu.alu_out_SB_LUT4_O_31_I2
.sym 107377 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0
.sym 107378 soc.cpu.irq_pending[1]
.sym 107379 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2
.sym 107380 soc.cpu.irq_mask[1]
.sym 107382 resetn
.sym 107383 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2
.sym 107384 soc.cpu.irq_state[1]
.sym 107387 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 107388 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 107391 soc.cpu.instr_jal
.sym 107392 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 107395 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 107396 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 107405 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 107406 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 107407 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 107408 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 107415 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 107416 soc.cpu.irq_delay_SB_LUT4_I2_O
.sym 107425 soc.cpu.irq_active
.sym 107433 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I2_I0
.sym 107434 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 107435 soc.cpu.cpuregs_waddr[0]
.sym 107436 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 107437 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I2_I0
.sym 107438 soc.cpu.irq_state[1]
.sym 107439 soc.cpu.irq_delay_SB_LUT4_I2_O
.sym 107440 soc.cpu.decoded_rd[1]
.sym 107443 soc.cpu.cpu_state[1]
.sym 107444 soc.cpu.irq_state[0]
.sym 107447 soc.cpu.latched_store
.sym 107448 soc.cpu.latched_branch
.sym 107451 resetn
.sym 107452 soc.cpu.cpu_state[1]
.sym 107453 soc.cpu.decoder_trigger
.sym 107454 soc.cpu.irq_active
.sym 107455 soc.cpu.irq_delay
.sym 107456 soc.cpu.irq_delay_SB_LUT4_I2_I3
.sym 107458 soc.cpu.latched_rd_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 107459 soc.cpu.decoded_rd[2]
.sym 107460 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 107461 soc.cpu.cpuregs_waddr[2]
.sym 107462 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 107463 soc.cpu.cpu_state[1]
.sym 107464 soc.cpu.irq_state[0]
.sym 107466 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 107467 soc.cpu.cpuregs_waddr[1]
.sym 107468 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 107470 soc.cpu.latched_rd_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 107471 soc.cpu.decoded_rd[0]
.sym 107472 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 107473 soc.cpu.decoded_rd[4]
.sym 107474 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 107475 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 107476 soc.cpu.cpuregs_waddr[4]
.sym 107477 soc.cpu.decoded_rd[3]
.sym 107478 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 107479 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 107480 soc.cpu.cpuregs_waddr[3]
.sym 107481 soc.cpu.cpuregs_waddr[4]
.sym 107482 soc.cpu.cpuregs_waddr[2]
.sym 107483 soc.cpu.cpuregs_waddr[1]
.sym 107484 soc.cpu.cpuregs_waddr[0]
.sym 107485 soc.cpu.instr_sw_SB_LUT4_I3_I1
.sym 107486 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 107487 soc.cpu.cpuregs.wen_SB_LUT4_O_I2
.sym 107488 soc.cpu.cpuregs_waddr[3]
.sym 107489 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 107490 soc.cpu.latched_stalu
.sym 107491 soc.cpu.alu_out_q[18]
.sym 107492 soc.cpu.reg_out[18]
.sym 107493 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 107494 soc.cpu.latched_stalu
.sym 107495 soc.cpu.alu_out_q[18]
.sym 107496 soc.cpu.reg_out[18]
.sym 107498 soc.cpu.reg_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1
.sym 107499 soc.cpu.reg_next_pc[10]
.sym 107500 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 107501 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 107502 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 107503 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 107504 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 107505 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 107506 soc.cpu.latched_stalu
.sym 107507 soc.cpu.alu_out_q[10]
.sym 107508 soc.cpu.reg_out[10]
.sym 107509 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 107510 soc.cpu.latched_stalu
.sym 107511 soc.cpu.alu_out_q[10]
.sym 107512 soc.cpu.reg_out[10]
.sym 107514 soc.cpu.reg_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.sym 107515 soc.cpu.reg_next_pc[18]
.sym 107516 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 107518 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.sym 107519 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 107520 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 107522 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1
.sym 107523 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 107524 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 107525 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 107526 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 107527 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 107528 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 107529 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 107530 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 107531 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 107532 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 107533 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 107534 soc.cpu.latched_stalu
.sym 107535 soc.cpu.alu_out_q[9]
.sym 107536 soc.cpu.reg_out[9]
.sym 107537 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 107538 soc.cpu.latched_stalu
.sym 107539 soc.cpu.alu_out_q[9]
.sym 107540 soc.cpu.reg_out[9]
.sym 107541 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 107542 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 107543 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 107544 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 107546 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.sym 107547 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 107548 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 107550 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1
.sym 107551 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 107552 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 107554 soc.cpu.reg_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 107555 soc.cpu.reg_next_pc[9]
.sym 107556 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 107558 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 107559 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 107560 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 107561 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 107562 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 107563 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 107564 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 107565 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 107566 soc.cpu.latched_stalu
.sym 107567 soc.cpu.alu_out_q[16]
.sym 107568 soc.cpu.reg_out[16]
.sym 107570 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.sym 107571 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 107572 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 107574 soc.cpu.reg_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.sym 107575 soc.cpu.reg_next_pc[16]
.sym 107576 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 107577 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 107578 soc.cpu.latched_stalu
.sym 107579 soc.cpu.alu_out_q[16]
.sym 107580 soc.cpu.reg_out[16]
.sym 107581 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 107582 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 107583 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 107584 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 107586 soc.cpu.reg_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.sym 107587 soc.cpu.reg_next_pc[22]
.sym 107588 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 107589 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 107590 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 107591 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 107592 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 107594 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.sym 107595 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 107596 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 107597 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 107598 soc.cpu.latched_stalu
.sym 107599 soc.cpu.alu_out_q[22]
.sym 107600 soc.cpu.reg_out[22]
.sym 107601 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 107602 soc.cpu.latched_stalu
.sym 107603 soc.cpu.alu_out_q[22]
.sym 107604 soc.cpu.reg_out[22]
.sym 107605 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 107606 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 107607 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 107608 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 107609 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 107613 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I1_SB_LUT4_O_I0
.sym 107614 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 107615 soc.cpu.irq_state[0]
.sym 107616 soc.cpu.reg_next_pc[28]
.sym 107617 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 107618 soc.cpu.latched_stalu
.sym 107619 soc.cpu.alu_out_q[0]
.sym 107620 soc.cpu.reg_out[0]
.sym 107622 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 107623 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 107624 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 107625 soc.cpu.irq_state[1]
.sym 107626 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 107627 soc.cpu.reg_next_pc[16]
.sym 107628 soc.cpu.irq_state[0]
.sym 107630 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 107631 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 107632 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 107633 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0
.sym 107634 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I1
.sym 107635 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 107636 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I3
.sym 107637 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 107638 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 107639 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 107640 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 107641 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0
.sym 107642 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1
.sym 107643 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 107644 soc.cpu.reg_pc[0]
.sym 107645 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 107646 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 107647 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 107648 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 107651 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2
.sym 107652 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I3
.sym 107653 soc.cpu.irq_state[1]
.sym 107654 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0_SB_LUT4_O_I1
.sym 107655 soc.cpu.reg_next_pc[9]
.sym 107656 soc.cpu.irq_state[0]
.sym 107657 soc.cpu.irq_state[1]
.sym 107658 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 107659 soc.cpu.reg_next_pc[22]
.sym 107660 soc.cpu.irq_state[0]
.sym 107663 soc.cpu.irq_mask[20]
.sym 107664 soc.cpu.irq_pending[20]
.sym 107665 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0
.sym 107666 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I1
.sym 107667 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 107668 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I3
.sym 107669 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2_SB_LUT4_O_I0
.sym 107670 soc.cpu.irq_pending[10]
.sym 107671 soc.cpu.irq_state[1]
.sym 107672 soc.cpu.irq_mask[10]
.sym 107673 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0
.sym 107674 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I1
.sym 107675 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 107676 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I3
.sym 107679 soc.cpu.irq_mask[10]
.sym 107680 soc.cpu.irq_pending[10]
.sym 107683 soc.cpu.irq_mask[19]
.sym 107684 soc.cpu.irq_pending[19]
.sym 107685 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_I3_I0
.sym 107686 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 107687 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 107688 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 107689 soc.cpu.irq_delay_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 107690 soc.cpu.irq_delay_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 107691 soc.cpu.irq_delay_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 107692 soc.cpu.irq_delay_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 107695 soc.cpu.irq_pending[26]
.sym 107696 soc.cpu.irq_mask[26]
.sym 107697 soc.cpu.irq_pending[10]
.sym 107698 soc.cpu.irq_mask[10]
.sym 107699 soc.cpu.irq_pending[20]
.sym 107700 soc.cpu.irq_mask[20]
.sym 107702 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 107703 soc.cpu.reg_out[31]
.sym 107704 soc.cpu.reg_next_pc[31]
.sym 107705 soc.cpu.irq_state[1]
.sym 107706 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 107707 soc.cpu.reg_next_pc[21]
.sym 107708 soc.cpu.irq_state[0]
.sym 107711 soc.cpu.irq_mask[26]
.sym 107712 soc.cpu.irq_pending[26]
.sym 107715 soc.cpu.irq_pending[16]
.sym 107716 soc.cpu.irq_mask[16]
.sym 107717 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0
.sym 107718 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I1
.sym 107719 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 107720 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3
.sym 107723 soc.cpu.irq_pending[29]
.sym 107724 soc.cpu.irq_mask[29]
.sym 107725 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 107726 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1
.sym 107727 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0_SB_LUT4_O_I1
.sym 107728 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I0_SB_LUT4_O_I1
.sym 107730 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I1
.sym 107731 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2
.sym 107732 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 107735 soc.cpu.irq_mask[29]
.sym 107736 soc.cpu.irq_pending[29]
.sym 107737 soc.cpu.irq_state[1]
.sym 107738 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1
.sym 107739 soc.cpu.reg_next_pc[18]
.sym 107740 soc.cpu.irq_state[0]
.sym 107741 soc.cpu.cpu_state[2]
.sym 107742 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107743 soc.cpu.irq_mask[26]
.sym 107744 soc.cpu.instr_maskirq
.sym 107746 soc.cpu.pcpi_rs1[0]
.sym 107747 soc.cpu.decoded_imm[0]
.sym 107750 soc.cpu.pcpi_rs1[1]
.sym 107751 soc.cpu.decoded_imm[1]
.sym 107752 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 107754 soc.cpu.pcpi_rs1[2]
.sym 107755 soc.cpu.decoded_imm[2]
.sym 107756 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 107758 soc.cpu.pcpi_rs1[3]
.sym 107759 soc.cpu.decoded_imm[3]
.sym 107760 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 107762 soc.cpu.pcpi_rs1[4]
.sym 107763 soc.cpu.decoded_imm[4]
.sym 107764 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 107766 soc.cpu.pcpi_rs1[5]
.sym 107767 soc.cpu.decoded_imm[5]
.sym 107768 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 107770 soc.cpu.pcpi_rs1[6]
.sym 107771 soc.cpu.decoded_imm[6]
.sym 107772 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 107774 soc.cpu.pcpi_rs1[7]
.sym 107775 soc.cpu.decoded_imm[7]
.sym 107776 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 107778 soc.cpu.pcpi_rs1[8]
.sym 107779 soc.cpu.decoded_imm[8]
.sym 107780 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 107782 soc.cpu.pcpi_rs1[9]
.sym 107783 soc.cpu.decoded_imm[9]
.sym 107784 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 107786 soc.cpu.pcpi_rs1[10]
.sym 107787 soc.cpu.decoded_imm[10]
.sym 107788 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 107790 soc.cpu.pcpi_rs1[11]
.sym 107791 soc.cpu.decoded_imm[11]
.sym 107792 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 107794 soc.cpu.pcpi_rs1[12]
.sym 107795 soc.cpu.decoded_imm[12]
.sym 107796 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 107798 soc.cpu.pcpi_rs1[13]
.sym 107799 soc.cpu.decoded_imm[13]
.sym 107800 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 107802 soc.cpu.pcpi_rs1[14]
.sym 107803 soc.cpu.decoded_imm[14]
.sym 107804 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 107806 soc.cpu.pcpi_rs1[15]
.sym 107807 soc.cpu.decoded_imm[15]
.sym 107808 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 107810 soc.cpu.pcpi_rs1[16]
.sym 107811 soc.cpu.decoded_imm[16]
.sym 107812 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 107814 soc.cpu.pcpi_rs1[17]
.sym 107815 soc.cpu.decoded_imm[17]
.sym 107816 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 107818 soc.cpu.pcpi_rs1[18]
.sym 107819 soc.cpu.decoded_imm[18]
.sym 107820 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 107822 soc.cpu.pcpi_rs1[19]
.sym 107823 soc.cpu.decoded_imm[19]
.sym 107824 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 107826 soc.cpu.pcpi_rs1[20]
.sym 107827 soc.cpu.decoded_imm[20]
.sym 107828 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 107830 soc.cpu.pcpi_rs1[21]
.sym 107831 soc.cpu.decoded_imm[21]
.sym 107832 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 107834 soc.cpu.pcpi_rs1[22]
.sym 107835 soc.cpu.decoded_imm[22]
.sym 107836 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 107838 soc.cpu.pcpi_rs1[23]
.sym 107839 soc.cpu.decoded_imm[23]
.sym 107840 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 107842 soc.cpu.pcpi_rs1[24]
.sym 107843 soc.cpu.decoded_imm[24]
.sym 107844 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 107846 soc.cpu.pcpi_rs1[25]
.sym 107847 soc.cpu.decoded_imm[25]
.sym 107848 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 107850 soc.cpu.pcpi_rs1[26]
.sym 107851 soc.cpu.decoded_imm[26]
.sym 107852 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 107854 soc.cpu.pcpi_rs1[27]
.sym 107855 soc.cpu.decoded_imm[27]
.sym 107856 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 107858 soc.cpu.pcpi_rs1[28]
.sym 107859 soc.cpu.decoded_imm[28]
.sym 107860 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 107862 soc.cpu.pcpi_rs1[29]
.sym 107863 soc.cpu.decoded_imm[29]
.sym 107864 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 107866 soc.cpu.pcpi_rs1[30]
.sym 107867 soc.cpu.decoded_imm[30]
.sym 107868 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 107870 soc.cpu.pcpi_rs1[31]
.sym 107871 soc.cpu.decoded_imm[31]
.sym 107872 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 107876 soc.cpu.count_cycle[0]
.sym 107877 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0
.sym 107878 soc.cpu.cpu_state[2]
.sym 107879 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 107880 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3
.sym 107881 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 107882 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107883 soc.cpu.count_cycle[26]
.sym 107884 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107886 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 107887 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 107888 soc.cpu.count_cycle[0]
.sym 107889 soc.cpu.cpu_state[2]
.sym 107890 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107891 soc.cpu.instr_retirq
.sym 107892 soc.cpu.cpuregs_rs1[27]
.sym 107893 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 107894 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107895 soc.cpu.cpuregs_rs1[26]
.sym 107896 soc.cpu.instr_retirq
.sym 107897 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 107898 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107899 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 107900 soc.cpu.count_cycle[21]
.sym 107901 soc.cpu.timer[21]
.sym 107902 soc.cpu.instr_timer
.sym 107903 soc.cpu.irq_mask[21]
.sym 107904 soc.cpu.instr_maskirq
.sym 107905 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 107906 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107907 soc.cpu.count_cycle[16]
.sym 107908 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107910 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107911 soc.cpu.instr_rdinstr
.sym 107912 soc.cpu.count_instr[16]
.sym 107913 soc.cpu.count_cycle[48]
.sym 107914 soc.cpu.instr_rdcycleh
.sym 107915 soc.cpu.instr_rdinstrh
.sym 107916 soc.cpu.count_instr[48]
.sym 107917 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 107918 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107919 soc.cpu.count_cycle[19]
.sym 107920 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107922 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107923 soc.cpu.instr_rdcycleh
.sym 107924 soc.cpu.count_cycle[51]
.sym 107926 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107927 soc.cpu.instr_rdcycleh
.sym 107928 soc.cpu.count_cycle[58]
.sym 107931 soc.cpu.count_cycle[1]
.sym 107932 soc.cpu.count_cycle[0]
.sym 107933 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 107934 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 107935 soc.cpu.count_cycle[6]
.sym 107936 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107938 soc.cpu.count_cycle[0]
.sym 107943 soc.cpu.count_cycle[1]
.sym 107947 soc.cpu.count_cycle[2]
.sym 107948 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 107951 soc.cpu.count_cycle[3]
.sym 107952 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 107955 soc.cpu.count_cycle[4]
.sym 107956 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 107959 soc.cpu.count_cycle[5]
.sym 107960 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 107963 soc.cpu.count_cycle[6]
.sym 107964 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 107967 soc.cpu.count_cycle[7]
.sym 107968 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 107971 soc.cpu.count_cycle[8]
.sym 107972 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 107975 soc.cpu.count_cycle[9]
.sym 107976 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 107979 soc.cpu.count_cycle[10]
.sym 107980 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 107983 soc.cpu.count_cycle[11]
.sym 107984 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 107987 soc.cpu.count_cycle[12]
.sym 107988 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 107991 soc.cpu.count_cycle[13]
.sym 107992 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 107995 soc.cpu.count_cycle[14]
.sym 107996 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 107999 soc.cpu.count_cycle[15]
.sym 108000 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 108003 soc.cpu.count_cycle[16]
.sym 108004 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 108007 soc.cpu.count_cycle[17]
.sym 108008 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 108011 soc.cpu.count_cycle[18]
.sym 108012 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 108015 soc.cpu.count_cycle[19]
.sym 108016 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 108019 soc.cpu.count_cycle[20]
.sym 108020 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 108023 soc.cpu.count_cycle[21]
.sym 108024 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 108027 soc.cpu.count_cycle[22]
.sym 108028 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 108031 soc.cpu.count_cycle[23]
.sym 108032 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 108035 soc.cpu.count_cycle[24]
.sym 108036 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 108039 soc.cpu.count_cycle[25]
.sym 108040 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 108043 soc.cpu.count_cycle[26]
.sym 108044 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 108047 soc.cpu.count_cycle[27]
.sym 108048 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 108051 soc.cpu.count_cycle[28]
.sym 108052 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 108055 soc.cpu.count_cycle[29]
.sym 108056 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 108059 soc.cpu.count_cycle[30]
.sym 108060 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 108063 soc.cpu.count_cycle[31]
.sym 108064 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 108067 soc.cpu.count_cycle[32]
.sym 108068 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 108071 soc.cpu.count_cycle[33]
.sym 108072 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 108075 soc.cpu.count_cycle[34]
.sym 108076 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 108079 soc.cpu.count_cycle[35]
.sym 108080 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 108083 soc.cpu.count_cycle[36]
.sym 108084 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 108087 soc.cpu.count_cycle[37]
.sym 108088 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 108091 soc.cpu.count_cycle[38]
.sym 108092 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 108095 soc.cpu.count_cycle[39]
.sym 108096 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 108099 soc.cpu.count_cycle[40]
.sym 108100 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 108103 soc.cpu.count_cycle[41]
.sym 108104 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 108107 soc.cpu.count_cycle[42]
.sym 108108 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 108111 soc.cpu.count_cycle[43]
.sym 108112 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 108115 soc.cpu.count_cycle[44]
.sym 108116 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 108119 soc.cpu.count_cycle[45]
.sym 108120 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 108123 soc.cpu.count_cycle[46]
.sym 108124 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 108127 soc.cpu.count_cycle[47]
.sym 108128 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 108131 soc.cpu.count_cycle[48]
.sym 108132 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 108135 soc.cpu.count_cycle[49]
.sym 108136 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 108139 soc.cpu.count_cycle[50]
.sym 108140 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 108143 soc.cpu.count_cycle[51]
.sym 108144 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 108147 soc.cpu.count_cycle[52]
.sym 108148 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 108151 soc.cpu.count_cycle[53]
.sym 108152 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 108155 soc.cpu.count_cycle[54]
.sym 108156 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 108159 soc.cpu.count_cycle[55]
.sym 108160 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 108163 soc.cpu.count_cycle[56]
.sym 108164 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 108167 soc.cpu.count_cycle[57]
.sym 108168 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 108171 soc.cpu.count_cycle[58]
.sym 108172 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 108175 soc.cpu.count_cycle[59]
.sym 108176 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 108179 soc.cpu.count_cycle[60]
.sym 108180 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 108183 soc.cpu.count_cycle[61]
.sym 108184 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 108187 soc.cpu.count_cycle[62]
.sym 108188 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 108191 soc.cpu.count_cycle[63]
.sym 108192 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 108195 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 108196 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 108197 soc.ram_ready
.sym 108198 iomem_addr[16]
.sym 108199 soc.memory.rdata_1[1]
.sym 108200 soc.memory.rdata_0[1]
.sym 108201 soc.ram_ready
.sym 108202 iomem_addr[16]
.sym 108203 soc.memory.rdata_1[2]
.sym 108204 soc.memory.rdata_0[2]
.sym 108209 soc.ram_ready
.sym 108210 iomem_addr[16]
.sym 108211 soc.memory.rdata_1[15]
.sym 108212 soc.memory.rdata_0[15]
.sym 108213 soc.ram_ready
.sym 108214 iomem_addr[16]
.sym 108215 soc.memory.rdata_1[13]
.sym 108216 soc.memory.rdata_0[13]
.sym 108217 soc.ram_ready
.sym 108218 iomem_addr[16]
.sym 108219 soc.memory.rdata_1[0]
.sym 108220 soc.memory.rdata_0[0]
.sym 108225 soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I0
.sym 108226 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 108227 soc.cpu.instr_jal
.sym 108228 soc.cpu.decoded_imm_j[14]
.sym 108230 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108231 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 108232 soc.cpu.mem_rdata_q[14]
.sym 108234 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108235 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 108236 soc.cpu.mem_rdata_q[13]
.sym 108237 soc.cpu.decoded_imm_SB_DFFESR_Q_19_D_SB_LUT4_O_I0
.sym 108238 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 108239 soc.cpu.instr_jal
.sym 108240 soc.cpu.decoded_imm_j[12]
.sym 108242 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108243 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 108244 soc.cpu.mem_rdata_q[29]
.sym 108245 soc.cpu.decoded_imm_SB_DFFESR_Q_18_D_SB_LUT4_O_I0
.sym 108246 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 108247 soc.cpu.instr_jal
.sym 108248 soc.cpu.decoded_imm_j[13]
.sym 108250 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108251 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 108252 soc.cpu.mem_rdata_q[12]
.sym 108255 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 108256 soc.cpu.instr_jal
.sym 108258 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 108259 soc.cpu.mem_rdata_q[30]
.sym 108260 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 108261 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0
.sym 108262 soc.cpu.pcpi_rs2[9]
.sym 108263 soc.cpu.pcpi_rs1[9]
.sym 108264 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 108265 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108266 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 108267 soc.cpu.instr_jal
.sym 108268 soc.cpu.decoded_imm_j[30]
.sym 108269 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 108270 soc.cpu.mem_rdata_q[30]
.sym 108271 soc.cpu.mem_rdata_q[31]
.sym 108272 soc.cpu.mem_rdata_q[29]
.sym 108273 soc.cpu.mem_rdata_q[30]
.sym 108274 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 108275 soc.cpu.mem_rdata_q[31]
.sym 108276 soc.cpu.mem_rdata_q[29]
.sym 108277 soc.cpu.pcpi_rs2[9]
.sym 108278 soc.cpu.pcpi_rs1[9]
.sym 108279 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 108280 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 108281 soc.cpu.decoded_imm_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.sym 108282 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 108283 soc.cpu.instr_jal
.sym 108284 soc.cpu.decoded_imm_j[29]
.sym 108285 soc.cpu.pcpi_rs2[14]
.sym 108286 soc.cpu.pcpi_rs1[14]
.sym 108287 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 108288 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 108289 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0
.sym 108290 soc.cpu.pcpi_rs2[14]
.sym 108291 soc.cpu.pcpi_rs1[14]
.sym 108292 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 108295 soc.cpu.alu_out_SB_LUT4_O_22_I2
.sym 108296 soc.cpu.alu_out_SB_LUT4_O_22_I3
.sym 108299 soc.cpu.alu_out_SB_LUT4_O_17_I2
.sym 108300 soc.cpu.alu_out_SB_LUT4_O_17_I3
.sym 108301 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I0
.sym 108302 soc.cpu.pcpi_rs2[10]
.sym 108303 soc.cpu.pcpi_rs1[10]
.sym 108304 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 108305 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 108306 soc.cpu.instr_sub
.sym 108307 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2
.sym 108308 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I3
.sym 108309 soc.cpu.pcpi_rs2[10]
.sym 108310 soc.cpu.pcpi_rs1[10]
.sym 108311 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 108312 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 108313 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 108314 soc.cpu.instr_sub
.sym 108315 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 108316 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I3
.sym 108319 soc.cpu.alu_out_SB_LUT4_O_10_I2
.sym 108320 soc.cpu.alu_out_SB_LUT4_O_10_I3
.sym 108323 soc.cpu.alu_out_SB_LUT4_O_13_I2
.sym 108324 soc.cpu.alu_out_SB_LUT4_O_13_I3
.sym 108327 soc.cpu.alu_out_SB_LUT4_O_21_I2
.sym 108328 soc.cpu.alu_out_SB_LUT4_O_21_I3
.sym 108329 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 108330 soc.cpu.instr_sub
.sym 108331 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 108332 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I3
.sym 108336 soc.cpu.mem_la_wdata[5]
.sym 108337 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 108338 soc.cpu.instr_sub
.sym 108339 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2
.sym 108340 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I3
.sym 108341 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I0
.sym 108342 soc.cpu.pcpi_rs2[18]
.sym 108343 soc.cpu.pcpi_rs1[18]
.sym 108344 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 108345 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 108346 soc.cpu.instr_sub
.sym 108347 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2
.sym 108348 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I3
.sym 108349 soc.cpu.pcpi_rs2[18]
.sym 108350 soc.cpu.pcpi_rs1[18]
.sym 108351 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 108352 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 108356 soc.cpu.pcpi_rs2[14]
.sym 108357 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 108358 soc.cpu.pcpi_rs2[16]
.sym 108359 soc.cpu.pcpi_rs1[16]
.sym 108360 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 108364 soc.cpu.pcpi_rs2[12]
.sym 108368 soc.cpu.pcpi_rs2[8]
.sym 108371 soc.cpu.alu_out_SB_LUT4_O_15_I2
.sym 108372 soc.cpu.alu_out_SB_LUT4_O_15_I3
.sym 108373 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 108374 soc.cpu.instr_sub
.sym 108375 soc.cpu.alu_out_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 108376 soc.cpu.alu_out_SB_LUT4_O_15_I3_SB_LUT4_O_I3
.sym 108380 soc.cpu.pcpi_rs2[11]
.sym 108381 soc.ram_ready
.sym 108382 iomem_addr[16]
.sym 108383 soc.memory.rdata_1[6]
.sym 108384 soc.memory.rdata_0[6]
.sym 108387 soc.cpu.alu_out_SB_LUT4_O_9_I2
.sym 108388 soc.cpu.alu_out_SB_LUT4_O_9_I3
.sym 108391 soc.cpu.alu_out_SB_LUT4_O_I2
.sym 108392 soc.cpu.alu_out_SB_LUT4_O_I3
.sym 108393 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 108394 soc.cpu.pcpi_rs2[31]
.sym 108395 soc.cpu.pcpi_rs1[31]
.sym 108396 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 108397 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 108398 soc.cpu.pcpi_rs2[22]
.sym 108399 soc.cpu.pcpi_rs1[22]
.sym 108400 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 108401 soc.cpu.pcpi_rs2[22]
.sym 108402 soc.cpu.pcpi_rs1[22]
.sym 108403 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 108404 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 108405 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 108406 soc.cpu.instr_sub
.sym 108407 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 108408 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 108413 soc.cpu.pcpi_rs2[31]
.sym 108414 soc.cpu.pcpi_rs1[31]
.sym 108415 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 108416 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 108417 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 108418 soc.cpu.pcpi_rs2[29]
.sym 108419 soc.cpu.pcpi_rs1[29]
.sym 108420 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 108421 soc.cpu.pcpi_rs2[29]
.sym 108422 soc.cpu.pcpi_rs1[29]
.sym 108423 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 108424 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 108425 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 108426 soc.cpu.latched_stalu
.sym 108427 soc.cpu.alu_out_q[21]
.sym 108428 soc.cpu.reg_out[21]
.sym 108433 soc.cpu.cpu_state[3]
.sym 108434 soc.cpu.cpu_state[4]
.sym 108435 soc.cpu.cpu_state[6]
.sym 108436 soc.cpu.cpu_state[2]
.sym 108441 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 108442 soc.cpu.latched_stalu
.sym 108443 soc.cpu.alu_out_q[21]
.sym 108444 soc.cpu.reg_out[21]
.sym 108447 soc.cpu.alu_out_SB_LUT4_O_2_I2
.sym 108448 soc.cpu.alu_out_SB_LUT4_O_2_I3
.sym 108450 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.sym 108451 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 108452 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 108454 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 108455 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 108456 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 108457 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108458 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 108459 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108460 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 108461 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108462 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 108463 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108464 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 108466 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1
.sym 108467 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 108468 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 108470 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.sym 108471 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 108472 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 108473 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108474 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 108475 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108476 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 108478 soc.cpu.reg_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.sym 108479 soc.cpu.reg_next_pc[21]
.sym 108480 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 108481 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108482 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 108483 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108484 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 108485 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108486 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 108487 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108488 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 108490 soc.cpu.mem_rdata_q[31]
.sym 108491 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 108492 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 108494 soc.cpu.decoded_imm_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 108495 soc.cpu.decoded_imm_j[31]
.sym 108496 soc.cpu.instr_jal
.sym 108497 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108498 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 108499 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108500 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 108501 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108502 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 108503 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108504 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 108505 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108506 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 108507 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108508 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 108509 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108510 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 108511 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108512 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 108514 soc.cpu.decoded_imm_j[0]
.sym 108515 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 108518 soc.cpu.decoded_imm_j[1]
.sym 108519 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 108520 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[1]
.sym 108522 soc.cpu.decoded_imm_j[2]
.sym 108523 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 108524 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[2]
.sym 108526 soc.cpu.decoded_imm_j[3]
.sym 108527 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 108528 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[3]
.sym 108530 soc.cpu.decoded_imm_j[4]
.sym 108531 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 108532 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[4]
.sym 108534 soc.cpu.decoded_imm_j[5]
.sym 108535 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 108536 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[5]
.sym 108538 soc.cpu.decoded_imm_j[6]
.sym 108539 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 108540 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[6]
.sym 108542 soc.cpu.decoded_imm_j[7]
.sym 108543 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 108544 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[7]
.sym 108546 soc.cpu.decoded_imm_j[8]
.sym 108547 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 108548 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[8]
.sym 108550 soc.cpu.decoded_imm_j[9]
.sym 108551 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 108552 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[9]
.sym 108554 soc.cpu.decoded_imm_j[10]
.sym 108555 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 108556 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[10]
.sym 108558 soc.cpu.decoded_imm_j[11]
.sym 108559 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 108560 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[11]
.sym 108562 soc.cpu.decoded_imm_j[12]
.sym 108563 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 108564 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[12]
.sym 108566 soc.cpu.decoded_imm_j[13]
.sym 108567 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 108568 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[13]
.sym 108570 soc.cpu.decoded_imm_j[14]
.sym 108571 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 108572 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[14]
.sym 108574 soc.cpu.decoded_imm_j[15]
.sym 108575 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 108576 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[15]
.sym 108578 soc.cpu.decoded_imm_j[16]
.sym 108579 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 108580 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[16]
.sym 108582 soc.cpu.decoded_imm_j[17]
.sym 108583 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 108584 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[17]
.sym 108586 soc.cpu.decoded_imm_j[18]
.sym 108587 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 108588 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[18]
.sym 108590 soc.cpu.decoded_imm_j[19]
.sym 108591 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 108592 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[19]
.sym 108594 soc.cpu.decoded_imm_j[20]
.sym 108595 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 108596 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[20]
.sym 108598 soc.cpu.decoded_imm_j[21]
.sym 108599 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 108600 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[21]
.sym 108602 soc.cpu.decoded_imm_j[22]
.sym 108603 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 108604 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[22]
.sym 108606 soc.cpu.decoded_imm_j[23]
.sym 108607 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 108608 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[23]
.sym 108610 soc.cpu.decoded_imm_j[24]
.sym 108611 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 108612 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[24]
.sym 108614 soc.cpu.decoded_imm_j[25]
.sym 108615 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 108616 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[25]
.sym 108618 soc.cpu.decoded_imm_j[26]
.sym 108619 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 108620 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[26]
.sym 108622 soc.cpu.decoded_imm_j[27]
.sym 108623 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 108624 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[27]
.sym 108626 soc.cpu.decoded_imm_j[28]
.sym 108627 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 108628 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[28]
.sym 108630 soc.cpu.decoded_imm_j[29]
.sym 108631 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 108632 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[29]
.sym 108634 soc.cpu.decoded_imm_j[30]
.sym 108635 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 108636 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[30]
.sym 108638 soc.cpu.decoded_imm_j[31]
.sym 108639 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 108640 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[31]
.sym 108641 soc.cpu.irq_state[1]
.sym 108642 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 108643 soc.cpu.reg_next_pc[26]
.sym 108644 soc.cpu.irq_state[0]
.sym 108645 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0
.sym 108646 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I1
.sym 108647 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 108648 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I3
.sym 108649 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0
.sym 108650 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I1
.sym 108651 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 108652 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I3
.sym 108653 soc.cpu.irq_pending[31]
.sym 108654 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 108655 soc.cpu.pcpi_rs1[31]
.sym 108656 soc.cpu.cpu_state[4]
.sym 108657 soc.cpu.decoded_imm_SB_DFFESR_Q_11_D_SB_LUT4_O_I0
.sym 108658 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 108659 soc.cpu.instr_jal
.sym 108660 soc.cpu.decoded_imm_j[20]
.sym 108662 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108663 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 108664 soc.cpu.mem_rdata_q[20]
.sym 108665 soc.cpu.mem_rdata_q[30]
.sym 108666 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 108667 soc.cpu.decoded_imm_j[10]
.sym 108668 soc.cpu.instr_jal
.sym 108669 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0
.sym 108670 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I1
.sym 108671 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 108672 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I3
.sym 108675 soc.cpu.irq_pending[22]
.sym 108676 soc.cpu.irq_mask[22]
.sym 108679 soc.cpu.irq_pending[23]
.sym 108680 soc.cpu.irq_mask[23]
.sym 108681 soc.cpu.irq_pending[31]
.sym 108682 soc.cpu.irq_pending[30]
.sym 108683 soc.cpu.irq_pending[29]
.sym 108684 soc.cpu.irq_pending[28]
.sym 108687 soc.cpu.irq_mask[22]
.sym 108688 soc.cpu.irq_pending[22]
.sym 108689 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 108690 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 108691 soc.cpu.cpu_state[3]
.sym 108692 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 108693 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 108694 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 108695 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 108696 soc.cpu.irq_pending[26]
.sym 108699 soc.cpu.irq_mask[16]
.sym 108700 soc.cpu.irq_pending[16]
.sym 108703 soc.cpu.irq_mask[23]
.sym 108704 soc.cpu.irq_pending[23]
.sym 108706 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 108707 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 108708 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 108710 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 108711 soc.cpu.irq_pending[19]
.sym 108712 soc.cpu.irq_pending[16]
.sym 108713 soc.cpu.irq_pending[23]
.sym 108714 soc.cpu.irq_pending[22]
.sym 108715 soc.cpu.irq_pending[21]
.sym 108716 soc.cpu.irq_pending[20]
.sym 108717 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 108718 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 108719 soc.cpu.irq_pending[27]
.sym 108720 soc.cpu.irq_pending[24]
.sym 108723 soc.cpu.irq_mask[18]
.sym 108724 soc.cpu.irq_pending[18]
.sym 108725 soc.cpu.pcpi_rs1[26]
.sym 108726 soc.cpu.cpu_state[4]
.sym 108727 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108728 soc.cpu.cpu_state[3]
.sym 108731 soc.cpu.irq_pending[18]
.sym 108732 soc.cpu.irq_mask[18]
.sym 108735 soc.cpu.irq_pending[21]
.sym 108736 soc.cpu.irq_mask[21]
.sym 108738 soc.cpu.reg_pc[0]
.sym 108739 soc.cpu.decoded_imm[0]
.sym 108742 soc.cpu.reg_pc[1]
.sym 108743 soc.cpu.decoded_imm[1]
.sym 108744 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 108746 soc.cpu.reg_pc[2]
.sym 108747 soc.cpu.decoded_imm[2]
.sym 108748 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 108750 soc.cpu.reg_pc[3]
.sym 108751 soc.cpu.decoded_imm[3]
.sym 108752 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 108754 soc.cpu.reg_pc[4]
.sym 108755 soc.cpu.decoded_imm[4]
.sym 108756 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 108758 soc.cpu.reg_pc[5]
.sym 108759 soc.cpu.decoded_imm[5]
.sym 108760 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 108762 soc.cpu.reg_pc[6]
.sym 108763 soc.cpu.decoded_imm[6]
.sym 108764 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 108766 soc.cpu.reg_pc[7]
.sym 108767 soc.cpu.decoded_imm[7]
.sym 108768 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 108770 soc.cpu.reg_pc[8]
.sym 108771 soc.cpu.decoded_imm[8]
.sym 108772 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 108774 soc.cpu.reg_pc[9]
.sym 108775 soc.cpu.decoded_imm[9]
.sym 108776 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 108778 soc.cpu.reg_pc[10]
.sym 108779 soc.cpu.decoded_imm[10]
.sym 108780 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 108782 soc.cpu.reg_pc[11]
.sym 108783 soc.cpu.decoded_imm[11]
.sym 108784 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 108786 soc.cpu.reg_pc[12]
.sym 108787 soc.cpu.decoded_imm[12]
.sym 108788 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 108790 soc.cpu.reg_pc[13]
.sym 108791 soc.cpu.decoded_imm[13]
.sym 108792 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 108794 soc.cpu.reg_pc[14]
.sym 108795 soc.cpu.decoded_imm[14]
.sym 108796 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 108798 soc.cpu.reg_pc[15]
.sym 108799 soc.cpu.decoded_imm[15]
.sym 108800 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 108802 soc.cpu.reg_pc[16]
.sym 108803 soc.cpu.decoded_imm[16]
.sym 108804 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 108806 soc.cpu.reg_pc[17]
.sym 108807 soc.cpu.decoded_imm[17]
.sym 108808 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 108810 soc.cpu.reg_pc[18]
.sym 108811 soc.cpu.decoded_imm[18]
.sym 108812 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 108814 soc.cpu.reg_pc[19]
.sym 108815 soc.cpu.decoded_imm[19]
.sym 108816 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 108818 soc.cpu.reg_pc[20]
.sym 108819 soc.cpu.decoded_imm[20]
.sym 108820 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 108822 soc.cpu.reg_pc[21]
.sym 108823 soc.cpu.decoded_imm[21]
.sym 108824 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 108826 soc.cpu.reg_pc[22]
.sym 108827 soc.cpu.decoded_imm[22]
.sym 108828 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 108830 soc.cpu.reg_pc[23]
.sym 108831 soc.cpu.decoded_imm[23]
.sym 108832 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 108834 soc.cpu.reg_pc[24]
.sym 108835 soc.cpu.decoded_imm[24]
.sym 108836 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 108838 soc.cpu.reg_pc[25]
.sym 108839 soc.cpu.decoded_imm[25]
.sym 108840 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 108842 soc.cpu.reg_pc[26]
.sym 108843 soc.cpu.decoded_imm[26]
.sym 108844 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 108846 soc.cpu.reg_pc[27]
.sym 108847 soc.cpu.decoded_imm[27]
.sym 108848 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 108850 soc.cpu.reg_pc[28]
.sym 108851 soc.cpu.decoded_imm[28]
.sym 108852 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 108854 soc.cpu.reg_pc[29]
.sym 108855 soc.cpu.decoded_imm[29]
.sym 108856 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 108858 soc.cpu.reg_pc[30]
.sym 108859 soc.cpu.decoded_imm[30]
.sym 108860 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 108862 soc.cpu.reg_pc[31]
.sym 108863 soc.cpu.decoded_imm[31]
.sym 108864 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 108867 soc.cpu.irq_mask[19]
.sym 108868 soc.cpu.instr_maskirq
.sym 108869 soc.cpu.cpuregs_rs1[0]
.sym 108875 soc.cpu.irq_mask[16]
.sym 108876 soc.cpu.instr_maskirq
.sym 108877 soc.cpu.cpu_state[2]
.sym 108878 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 108879 soc.cpu.timer[19]
.sym 108880 soc.cpu.instr_timer
.sym 108881 soc.cpu.irq_pending[24]
.sym 108882 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 108883 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108884 soc.cpu.cpu_state[3]
.sym 108885 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108886 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 108887 soc.cpu.cpuregs_rs1[19]
.sym 108888 soc.cpu.instr_retirq
.sym 108889 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108890 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 108891 soc.cpu.instr_timer
.sym 108892 soc.cpu.timer[16]
.sym 108893 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 108894 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 108895 soc.cpu.cpu_state[4]
.sym 108896 soc.cpu.pcpi_rs1[24]
.sym 108897 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 108898 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108899 soc.cpu.cpuregs_rs1_SB_LUT4_O_9_I2
.sym 108900 soc.cpu.cpuregs.regs.1.0.0_RDATA_3
.sym 108901 soc.cpu.cpuregs_rs1[18]
.sym 108905 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 108906 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108907 soc.cpu.cpuregs_rs1_SB_LUT4_O_8_I2
.sym 108908 soc.cpu.cpuregs.regs.1.0.0_RDATA_4
.sym 108909 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108910 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 108911 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 108912 soc.cpu.count_cycle[11]
.sym 108913 soc.cpu.cpuregs_rs1[23]
.sym 108917 soc.cpu.timer[11]
.sym 108918 soc.cpu.instr_timer
.sym 108919 soc.cpu.irq_mask[11]
.sym 108920 soc.cpu.instr_maskirq
.sym 108921 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 108922 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108923 soc.cpu.cpuregs.regs.1.0.0_RDATA_13
.sym 108924 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 108925 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 108926 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108927 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 108928 soc.cpu.cpuregs.regs.1.0.0_RDATA_7
.sym 108929 soc.cpu.timer[23]
.sym 108930 soc.cpu.instr_timer
.sym 108931 soc.cpu.irq_mask[23]
.sym 108932 soc.cpu.instr_maskirq
.sym 108933 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108934 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 108935 soc.cpu.cpuregs_rs1[24]
.sym 108936 soc.cpu.instr_retirq
.sym 108939 soc.cpu.irq_mask[24]
.sym 108940 soc.cpu.instr_maskirq
.sym 108941 soc.cpu.cpu_state[2]
.sym 108942 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 108943 soc.cpu.timer[24]
.sym 108944 soc.cpu.instr_timer
.sym 108945 soc.cpu.cpuregs_rs1[22]
.sym 108949 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108950 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 108951 soc.cpu.cpuregs_rs1[23]
.sym 108952 soc.cpu.instr_retirq
.sym 108955 soc.cpu.instr_retirq
.sym 108956 soc.cpu.cpuregs_rs1[14]
.sym 108957 soc.cpu.cpu_state[2]
.sym 108958 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 108959 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108960 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 108961 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 108962 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 108963 soc.cpu.count_cycle[3]
.sym 108964 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108965 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 108966 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 108967 soc.cpu.count_cycle[15]
.sym 108968 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108969 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 108970 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108971 soc.cpu.cpuregs_rs1_SB_LUT4_O_23_I2
.sym 108972 soc.cpu.cpuregs.regs.0.0.0_RDATA_2
.sym 108973 soc.cpu.timer[18]
.sym 108974 soc.cpu.instr_timer
.sym 108975 soc.cpu.irq_mask[18]
.sym 108976 soc.cpu.instr_maskirq
.sym 108977 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 108978 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 108979 soc.cpu.count_cycle[23]
.sym 108980 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108981 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108982 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 108983 soc.cpu.cpuregs_rs1[18]
.sym 108984 soc.cpu.instr_retirq
.sym 108985 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 108986 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 108987 soc.cpu.count_cycle[18]
.sym 108988 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108989 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 108990 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108991 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 108992 soc.cpu.cpuregs.regs.0.0.0_RDATA_1
.sym 108993 soc.cpu.timer[22]
.sym 108994 soc.cpu.instr_timer
.sym 108995 soc.cpu.irq_mask[22]
.sym 108996 soc.cpu.instr_maskirq
.sym 108997 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 108998 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108999 soc.cpu.cpuregs_rs1_SB_LUT4_O_26_I2
.sym 109000 soc.cpu.cpuregs.regs.0.0.0_RDATA_15
.sym 109001 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 109002 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 109003 soc.cpu.count_cycle[4]
.sym 109004 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 109005 soc.cpu.instr_retirq
.sym 109006 soc.cpu.cpuregs_rs1[6]
.sym 109007 soc.cpu.timer[6]
.sym 109008 soc.cpu.instr_timer
.sym 109009 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 109010 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 109011 soc.cpu.cpuregs_rs1[22]
.sym 109012 soc.cpu.instr_retirq
.sym 109013 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 109014 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109015 soc.cpu.count_cycle[30]
.sym 109016 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 109017 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 109018 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109019 soc.cpu.count_cycle[8]
.sym 109020 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 109021 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 109022 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109023 soc.cpu.count_cycle[22]
.sym 109024 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 109025 soc.cpu.cpuregs_wrdata[18]
.sym 109029 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 109030 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109031 soc.cpu.cpuregs_rs1_SB_LUT4_O_12_I2
.sym 109032 soc.cpu.cpuregs.regs.1.0.1_RDATA
.sym 109033 soc.cpu.cpuregs_wrdata[27]
.sym 109037 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 109038 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109039 soc.cpu.cpuregs_rs1_SB_LUT4_O_8_I2
.sym 109040 soc.cpu.cpuregs.regs.1.0.1_RDATA_4
.sym 109041 soc.cpu.cpuregs_wrdata[28]
.sym 109045 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 109046 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109047 soc.cpu.cpuregs_rs1_SB_LUT4_O_9_I2
.sym 109048 soc.cpu.cpuregs.regs.1.0.1_RDATA_3
.sym 109049 soc.cpu.cpuregs_wrdata[24]
.sym 109053 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 109054 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109055 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 109056 soc.cpu.cpuregs.regs.1.0.1_RDATA_7
.sym 109057 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 109058 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109059 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 109060 soc.cpu.cpuregs.regs.1.0.1_RDATA_13
.sym 109061 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 109062 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109063 soc.cpu.cpuregs_rs1_SB_LUT4_O_27_I2
.sym 109064 soc.cpu.cpuregs.regs.0.0.1_RDATA_14
.sym 109065 soc.cpu.mem_rdata_q[21]
.sym 109066 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 109067 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 109068 soc.cpu.mem_rdata_q[20]
.sym 109070 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 109071 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 109072 soc.cpu.mem_rdata_q[21]
.sym 109073 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 109074 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109075 soc.cpu.cpuregs_rs1_SB_LUT4_O_28_I2
.sym 109076 soc.cpu.cpuregs.regs.0.0.0_RDATA_13
.sym 109077 soc.cpu.mem_rdata_q[21]
.sym 109078 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 109079 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 109080 soc.cpu.mem_rdata_q[20]
.sym 109081 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 109082 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109083 soc.cpu.cpuregs_rs1[25]
.sym 109084 soc.cpu.instr_retirq
.sym 109086 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 109087 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 109088 soc.cpu.mem_rdata_q[21]
.sym 109089 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 109090 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109091 soc.cpu.cpuregs_rs1_SB_LUT4_O_26_I2
.sym 109092 soc.cpu.cpuregs.regs.0.0.1_RDATA_15
.sym 109093 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 109094 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109095 soc.cpu.cpuregs_rs1_SB_LUT4_O_16_I2
.sym 109096 soc.cpu.cpuregs.regs.0.0.1_RDATA_6
.sym 109097 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 109098 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109099 soc.cpu.cpuregs_rs1_SB_LUT4_O_23_I2
.sym 109100 soc.cpu.cpuregs.regs.0.0.1_RDATA_2
.sym 109101 soc.cpu.cpuregs_wrdata[9]
.sym 109105 soc.cpu.cpuregs_wrdata[14]
.sym 109109 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 109110 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109111 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 109112 soc.cpu.cpuregs.regs.0.0.1_RDATA_1
.sym 109113 soc.cpu.cpuregs_wrdata[0]
.sym 109117 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 109118 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109119 soc.cpu.cpuregs_rs1_SB_LUT4_O_28_I2
.sym 109120 soc.cpu.cpuregs.regs.0.0.1_RDATA_13
.sym 109121 soc.cpu.cpuregs_wrdata[2]
.sym 109126 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109127 soc.cpu.instr_rdinstrh
.sym 109128 soc.cpu.count_instr[62]
.sym 109137 soc.cpu.cpuregs_wrdata[13]
.sym 109152 soc.cpu.cpuregs.wen
.sym 109185 soc.cpu.pcpi_rs2[21]
.sym 109186 soc.cpu.pcpi_rs1[21]
.sym 109187 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 109188 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 109189 soc.cpu.pcpi_rs2[15]
.sym 109190 soc.cpu.pcpi_rs1[15]
.sym 109191 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 109192 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 109194 soc.cpu.pcpi_rs1[0]
.sym 109195 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109196 $PACKER_VCC_NET
.sym 109197 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I0
.sym 109198 soc.cpu.pcpi_rs2[15]
.sym 109199 soc.cpu.pcpi_rs1[15]
.sym 109200 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 109203 soc.cpu.alu_out_SB_LUT4_O_16_I2
.sym 109204 soc.cpu.alu_out_SB_LUT4_O_16_I3
.sym 109209 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 109210 soc.cpu.pcpi_rs2[21]
.sym 109211 soc.cpu.pcpi_rs1[21]
.sym 109212 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 109213 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 109214 soc.cpu.instr_sub
.sym 109215 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I2
.sym 109216 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I3
.sym 109218 soc.cpu.pcpi_rs1[0]
.sym 109219 soc.cpu.mem_la_wdata[0]
.sym 109222 soc.cpu.pcpi_rs1[1]
.sym 109223 soc.cpu.mem_la_wdata[1]
.sym 109224 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 109226 soc.cpu.pcpi_rs1[2]
.sym 109227 soc.cpu.mem_la_wdata[2]
.sym 109228 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 109230 soc.cpu.pcpi_rs1[3]
.sym 109231 soc.cpu.mem_la_wdata[3]
.sym 109232 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 109234 soc.cpu.pcpi_rs1[4]
.sym 109235 soc.cpu.mem_la_wdata[4]
.sym 109236 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 109238 soc.cpu.pcpi_rs1[5]
.sym 109239 soc.cpu.mem_la_wdata[5]
.sym 109240 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 109242 soc.cpu.pcpi_rs1[6]
.sym 109243 soc.cpu.mem_la_wdata[6]
.sym 109244 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 109246 soc.cpu.pcpi_rs1[7]
.sym 109247 soc.cpu.mem_la_wdata[7]
.sym 109248 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 109250 soc.cpu.pcpi_rs1[8]
.sym 109251 soc.cpu.pcpi_rs2[8]
.sym 109252 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 109254 soc.cpu.pcpi_rs1[9]
.sym 109255 soc.cpu.pcpi_rs2[9]
.sym 109256 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 109258 soc.cpu.pcpi_rs1[10]
.sym 109259 soc.cpu.pcpi_rs2[10]
.sym 109260 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 109262 soc.cpu.pcpi_rs1[11]
.sym 109263 soc.cpu.pcpi_rs2[11]
.sym 109264 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 109266 soc.cpu.pcpi_rs1[12]
.sym 109267 soc.cpu.pcpi_rs2[12]
.sym 109268 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 109270 soc.cpu.pcpi_rs1[13]
.sym 109271 soc.cpu.pcpi_rs2[13]
.sym 109272 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 109274 soc.cpu.pcpi_rs1[14]
.sym 109275 soc.cpu.pcpi_rs2[14]
.sym 109276 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 109278 soc.cpu.pcpi_rs1[15]
.sym 109279 soc.cpu.pcpi_rs2[15]
.sym 109280 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 109282 soc.cpu.pcpi_rs1[16]
.sym 109283 soc.cpu.pcpi_rs2[16]
.sym 109284 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 109286 soc.cpu.pcpi_rs1[17]
.sym 109287 soc.cpu.pcpi_rs2[17]
.sym 109288 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 109290 soc.cpu.pcpi_rs1[18]
.sym 109291 soc.cpu.pcpi_rs2[18]
.sym 109292 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 109294 soc.cpu.pcpi_rs1[19]
.sym 109295 soc.cpu.pcpi_rs2[19]
.sym 109296 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 109298 soc.cpu.pcpi_rs1[20]
.sym 109299 soc.cpu.pcpi_rs2[20]
.sym 109300 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 109302 soc.cpu.pcpi_rs1[21]
.sym 109303 soc.cpu.pcpi_rs2[21]
.sym 109304 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 109306 soc.cpu.pcpi_rs1[22]
.sym 109307 soc.cpu.pcpi_rs2[22]
.sym 109308 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 109310 soc.cpu.pcpi_rs1[23]
.sym 109311 soc.cpu.pcpi_rs2[23]
.sym 109312 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 109314 soc.cpu.pcpi_rs1[24]
.sym 109315 soc.cpu.pcpi_rs2[24]
.sym 109316 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 109318 soc.cpu.pcpi_rs1[25]
.sym 109319 soc.cpu.pcpi_rs2[25]
.sym 109320 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 109322 soc.cpu.pcpi_rs1[26]
.sym 109323 soc.cpu.pcpi_rs2[26]
.sym 109324 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 109326 soc.cpu.pcpi_rs1[27]
.sym 109327 soc.cpu.pcpi_rs2[27]
.sym 109328 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 109330 soc.cpu.pcpi_rs1[28]
.sym 109331 soc.cpu.pcpi_rs2[28]
.sym 109332 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 109334 soc.cpu.pcpi_rs1[29]
.sym 109335 soc.cpu.pcpi_rs2[29]
.sym 109336 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 109338 soc.cpu.pcpi_rs1[30]
.sym 109339 soc.cpu.pcpi_rs2[30]
.sym 109340 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 109342 soc.cpu.pcpi_rs1[31]
.sym 109343 soc.cpu.pcpi_rs2[31]
.sym 109344 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 109345 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 109346 soc.cpu.instr_sub
.sym 109347 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I2
.sym 109348 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I3
.sym 109349 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 109350 soc.cpu.instr_sub
.sym 109351 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I2
.sym 109352 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I3
.sym 109353 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 109354 soc.cpu.instr_sub
.sym 109355 soc.cpu.alu_out_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 109356 soc.cpu.alu_out_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 109357 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 109358 soc.cpu.instr_sub
.sym 109359 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 109360 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 109361 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 109362 soc.cpu.instr_sub
.sym 109363 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 109364 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 109368 soc.cpu.pcpi_rs2[17]
.sym 109369 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 109370 soc.cpu.instr_sub
.sym 109371 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 109372 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 109373 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 109374 soc.cpu.instr_sub
.sym 109375 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 109376 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.sym 109380 soc.cpu.pcpi_rs2[27]
.sym 109381 soc.cpu.pcpi_rs2[27]
.sym 109382 soc.cpu.pcpi_rs1[27]
.sym 109383 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 109384 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 109388 soc.cpu.pcpi_rs2[25]
.sym 109391 soc.cpu.alu_out_SB_LUT4_O_8_I2
.sym 109392 soc.cpu.alu_out_SB_LUT4_O_8_I3
.sym 109393 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 109394 soc.cpu.instr_sub
.sym 109395 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 109396 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 109397 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 109398 soc.cpu.instr_sub
.sym 109399 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 109400 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 109401 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 109402 soc.cpu.instr_sub
.sym 109403 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 109404 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 109405 soc.cpu.alu_out_SB_LUT4_O_4_I0
.sym 109406 soc.cpu.alu_out_SB_LUT4_O_4_I1
.sym 109407 soc.cpu.alu_out_SB_LUT4_O_4_I2
.sym 109408 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 109410 soc.cpu.reg_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.sym 109411 soc.cpu.reg_next_pc[15]
.sym 109412 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 109413 soc.cpu.alu_out_SB_LUT4_O_7_I0
.sym 109414 soc.cpu.alu_out_SB_LUT4_O_7_I1
.sym 109415 soc.cpu.alu_out_SB_LUT4_O_7_I2
.sym 109416 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 109418 soc.cpu.reg_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.sym 109419 soc.cpu.reg_next_pc[26]
.sym 109420 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 109421 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 109422 soc.cpu.latched_stalu
.sym 109423 soc.cpu.alu_out_q[26]
.sym 109424 soc.cpu.reg_out[26]
.sym 109426 soc.cpu.reg_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 109427 soc.cpu.reg_next_pc[28]
.sym 109428 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 109429 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 109430 soc.cpu.latched_stalu
.sym 109431 soc.cpu.alu_out_q[15]
.sym 109432 soc.cpu.reg_out[15]
.sym 109433 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 109434 soc.cpu.latched_stalu
.sym 109435 soc.cpu.alu_out_q[15]
.sym 109436 soc.cpu.reg_out[15]
.sym 109437 soc.cpu.pcpi_rs2[24]
.sym 109438 soc.cpu.pcpi_rs1[24]
.sym 109439 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 109440 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 109442 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.sym 109443 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 109444 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 109446 soc.cpu.reg_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1
.sym 109447 soc.cpu.reg_next_pc[6]
.sym 109448 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 109450 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 109451 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 109452 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 109454 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1
.sym 109455 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 109456 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 109458 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 109459 soc.cpu.reg_out[2]
.sym 109460 soc.cpu.reg_next_pc[2]
.sym 109461 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 109462 soc.cpu.latched_stalu
.sym 109463 soc.cpu.alu_out_q[26]
.sym 109464 soc.cpu.reg_out[26]
.sym 109466 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.sym 109467 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 109468 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 109470 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.sym 109471 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 109472 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 109474 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 109475 soc.cpu.compressed_instr
.sym 109478 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1
.sym 109479 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 109480 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 109482 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.sym 109483 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 109484 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 109485 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 109486 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 109487 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 109488 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 109489 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 109490 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 109491 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 109492 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 109493 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 109494 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 109495 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 109496 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 109498 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.sym 109499 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 109500 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 109501 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 109502 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 109503 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 109504 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 109506 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1
.sym 109507 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 109508 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 109510 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.sym 109511 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 109512 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 109513 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 109514 soc.cpu.latched_stalu
.sym 109515 soc.cpu.alu_out_q[23]
.sym 109516 soc.cpu.reg_out[23]
.sym 109517 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 109521 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 109522 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 109523 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 109524 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 109526 soc.cpu.reg_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.sym 109527 soc.cpu.reg_next_pc[23]
.sym 109528 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 109529 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 109530 soc.cpu.latched_stalu
.sym 109531 soc.cpu.alu_out_q[23]
.sym 109532 soc.cpu.reg_out[23]
.sym 109534 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.sym 109535 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 109536 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 109537 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 109541 soc.cpu.irq_state[1]
.sym 109542 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0_SB_LUT4_O_I1
.sym 109543 soc.cpu.reg_next_pc[17]
.sym 109544 soc.cpu.irq_state[0]
.sym 109545 soc.cpu.irq_state[1]
.sym 109546 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I0_SB_LUT4_O_I1
.sym 109547 soc.cpu.reg_next_pc[5]
.sym 109548 soc.cpu.irq_state[0]
.sym 109549 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 109550 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 109551 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 109552 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 109553 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 109558 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 109559 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 109560 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 109561 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I0
.sym 109562 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I1
.sym 109563 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 109564 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I3
.sym 109565 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0
.sym 109566 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I1
.sym 109567 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 109568 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3
.sym 109569 soc.cpu.irq_state[1]
.sym 109570 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1
.sym 109571 soc.cpu.reg_next_pc[4]
.sym 109572 soc.cpu.irq_state[0]
.sym 109573 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0
.sym 109574 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I1
.sym 109575 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 109576 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I3
.sym 109577 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I3_SB_LUT4_O_I0
.sym 109578 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 109579 soc.cpu.irq_state[0]
.sym 109580 soc.cpu.reg_next_pc[19]
.sym 109582 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1
.sym 109583 soc.cpu.irq_state[0]
.sym 109584 soc.cpu.reg_next_pc[20]
.sym 109585 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0
.sym 109586 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I1
.sym 109587 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 109588 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I3
.sym 109590 soc.cpu.irq_pending[20]
.sym 109591 soc.cpu.irq_state[1]
.sym 109592 soc.cpu.irq_mask[20]
.sym 109593 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0
.sym 109594 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I1
.sym 109595 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 109596 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I3
.sym 109597 soc.cpu.irq_state[1]
.sym 109598 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1
.sym 109599 soc.cpu.reg_next_pc[6]
.sym 109600 soc.cpu.irq_state[0]
.sym 109601 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I0
.sym 109602 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I1
.sym 109603 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 109604 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3
.sym 109605 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 109606 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 109607 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0_SB_LUT4_O_I1
.sym 109608 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 109609 soc.cpu.irq_state[1]
.sym 109610 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.sym 109611 soc.cpu.reg_next_pc[11]
.sym 109612 soc.cpu.irq_state[0]
.sym 109614 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1
.sym 109615 soc.cpu.irq_pending[2]
.sym 109616 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 109617 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 109618 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.sym 109619 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1
.sym 109620 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I0_SB_LUT4_O_I1
.sym 109621 soc.cpu.irq_state[1]
.sym 109622 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1
.sym 109623 soc.cpu.reg_next_pc[12]
.sym 109624 soc.cpu.irq_state[0]
.sym 109625 soc.cpu.irq_state[1]
.sym 109626 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.sym 109627 soc.cpu.reg_next_pc[15]
.sym 109628 soc.cpu.irq_state[0]
.sym 109629 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0
.sym 109630 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I1
.sym 109631 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 109632 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I3
.sym 109633 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0
.sym 109634 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I1
.sym 109635 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 109636 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I3
.sym 109637 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I0_SB_LUT4_O_I1
.sym 109638 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1
.sym 109639 soc.cpu.irq_pending[0]
.sym 109640 soc.cpu.irq_mask[0]
.sym 109641 soc.cpu.irq_state[1]
.sym 109642 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 109643 soc.cpu.reg_next_pc[23]
.sym 109644 soc.cpu.irq_state[0]
.sym 109645 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0
.sym 109646 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1
.sym 109647 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 109648 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I3
.sym 109649 soc.cpu.irq_state[1]
.sym 109650 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 109651 soc.cpu.reg_next_pc[30]
.sym 109652 soc.cpu.irq_state[0]
.sym 109653 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 109654 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 109655 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.sym 109656 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 109657 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1
.sym 109658 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1
.sym 109659 soc.cpu.irq_pending[1]
.sym 109660 soc.cpu.irq_mask[1]
.sym 109663 soc.cpu.irq_pending[30]
.sym 109664 soc.cpu.irq_mask[30]
.sym 109665 soc.cpu.irq_pending[26]
.sym 109666 soc.cpu.irq_pending[25]
.sym 109667 soc.cpu.irq_pending[18]
.sym 109668 soc.cpu.irq_pending[17]
.sym 109671 soc.cpu.irq_mask[17]
.sym 109672 soc.cpu.irq_pending[17]
.sym 109675 soc.cpu.irq_pending[5]
.sym 109676 soc.cpu.irq_mask[5]
.sym 109679 soc.cpu.irq_mask[5]
.sym 109680 soc.cpu.irq_pending[5]
.sym 109681 soc.cpu.cpu_state[2]
.sym 109682 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 109683 soc.cpu.irq_pending[28]
.sym 109684 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 109687 soc.cpu.irq_mask[30]
.sym 109688 soc.cpu.irq_pending[30]
.sym 109691 soc.cpu.irq_mask[21]
.sym 109692 soc.cpu.irq_pending[21]
.sym 109695 soc.cpu.irq_pending[17]
.sym 109696 soc.cpu.irq_mask[17]
.sym 109699 soc.cpu.irq_pending[8]
.sym 109700 soc.cpu.irq_mask[8]
.sym 109703 soc.cpu.irq_pending[15]
.sym 109704 soc.cpu.irq_mask[15]
.sym 109705 soc.cpu.irq_pending[3]
.sym 109706 soc.cpu.irq_pending[2]
.sym 109707 soc.cpu.irq_pending[1]
.sym 109708 soc.cpu.irq_pending[0]
.sym 109709 soc.cpu.irq_pending[5]
.sym 109710 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 109711 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 109712 soc.cpu.cpu_state[3]
.sym 109715 soc.cpu.irq_mask[15]
.sym 109716 soc.cpu.irq_pending[15]
.sym 109719 soc.cpu.irq_mask[8]
.sym 109720 soc.cpu.irq_pending[8]
.sym 109723 soc.cpu.irq_mask[11]
.sym 109724 soc.cpu.irq_pending[11]
.sym 109727 soc.cpu.irq_pending[11]
.sym 109728 soc.cpu.irq_mask[11]
.sym 109729 soc.cpu.cpuregs_rs1[21]
.sym 109733 soc.cpu.irq_pending[11]
.sym 109734 soc.cpu.irq_pending[10]
.sym 109735 soc.cpu.irq_pending[9]
.sym 109736 soc.cpu.irq_pending[8]
.sym 109737 soc.cpu.irq_pending[15]
.sym 109738 soc.cpu.irq_pending[14]
.sym 109739 soc.cpu.irq_pending[13]
.sym 109740 soc.cpu.irq_pending[12]
.sym 109741 soc.cpu.irq_pending[11]
.sym 109742 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 109743 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 109744 soc.cpu.cpu_state[3]
.sym 109745 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 109746 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109747 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 109748 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 109749 soc.cpu.cpuregs_rs1[30]
.sym 109753 soc.cpu.irq_pending[14]
.sym 109754 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 109755 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 109756 soc.cpu.cpu_state[3]
.sym 109757 soc.cpu.irq_pending[16]
.sym 109758 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 109759 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 109760 soc.cpu.cpu_state[3]
.sym 109761 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 109762 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 109763 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 109764 soc.cpu.irq_pending[21]
.sym 109767 soc.cpu.irq_mask[3]
.sym 109768 soc.cpu.irq_pending[3]
.sym 109769 soc.cpu.irq_pending[3]
.sym 109770 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 109771 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 109772 soc.cpu.cpu_state[3]
.sym 109773 soc.cpu.cpu_state[2]
.sym 109774 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 109775 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109776 soc.cpu.cpu_state[3]
.sym 109777 soc.cpu.irq_pending[17]
.sym 109778 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 109779 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 109780 soc.cpu.cpu_state[3]
.sym 109781 soc.cpu.irq_pending[20]
.sym 109782 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 109783 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 109784 soc.cpu.cpu_state[3]
.sym 109787 soc.cpu.irq_pending[3]
.sym 109788 soc.cpu.irq_mask[3]
.sym 109789 soc.cpu.pcpi_rs1[21]
.sym 109790 soc.cpu.cpu_state[4]
.sym 109791 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 109792 soc.cpu.cpu_state[3]
.sym 109795 soc.cpu.irq_pending[6]
.sym 109796 soc.cpu.irq_mask[6]
.sym 109797 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 109798 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 109799 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 109800 soc.cpu.irq_pending[27]
.sym 109801 soc.cpu.irq_pending[7]
.sym 109802 soc.cpu.irq_pending[6]
.sym 109803 soc.cpu.irq_pending[5]
.sym 109804 soc.cpu.irq_pending[4]
.sym 109805 soc.cpu.cpu_state[2]
.sym 109806 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109807 soc.cpu.instr_retirq
.sym 109808 soc.cpu.cpuregs_rs1[21]
.sym 109811 soc.cpu.irq_pending[12]
.sym 109812 soc.cpu.irq_mask[12]
.sym 109815 soc.cpu.irq_mask[12]
.sym 109816 soc.cpu.irq_pending[12]
.sym 109817 soc.cpu.pcpi_rs1[6]
.sym 109818 soc.cpu.cpu_state[4]
.sym 109819 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 109820 soc.cpu.cpu_state[3]
.sym 109821 soc.cpu.pcpi_rs1[27]
.sym 109822 soc.cpu.cpu_state[4]
.sym 109823 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 109824 soc.cpu.cpu_state[3]
.sym 109825 soc.cpu.cpuregs_rs1[7]
.sym 109831 soc.cpu.irq_pending[4]
.sym 109832 soc.cpu.irq_mask[4]
.sym 109833 soc.cpu.cpuregs_rs1[5]
.sym 109837 soc.cpu.cpuregs_rs1[12]
.sym 109841 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 109842 soc.cpu.cpu_state[2]
.sym 109843 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 109844 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 109846 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 109847 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 109848 soc.cpu.irq_pending[6]
.sym 109849 soc.cpu.cpuregs_rs1[11]
.sym 109853 soc.cpu.cpuregs_rs1[25]
.sym 109858 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109859 soc.cpu.cpuregs_rs1[11]
.sym 109860 soc.cpu.instr_retirq
.sym 109861 soc.cpu.decoded_imm_SB_DFFESR_Q_27_D_SB_LUT4_O_I0
.sym 109862 soc.cpu.mem_rdata_q[11]
.sym 109863 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 109864 soc.cpu.is_sb_sh_sw
.sym 109865 soc.cpu.cpu_state[2]
.sym 109866 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109867 soc.cpu.irq_mask[12]
.sym 109868 soc.cpu.instr_maskirq
.sym 109869 soc.cpu.cpu_state[2]
.sym 109870 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109871 soc.cpu.instr_retirq
.sym 109872 soc.cpu.cpuregs_rs1[5]
.sym 109873 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 109874 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109875 soc.cpu.cpuregs_rs1_SB_LUT4_O_3_I2
.sym 109876 soc.cpu.cpuregs.regs.1.0.0_RDATA_9
.sym 109877 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 109878 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109879 soc.cpu.cpuregs_rs1_SB_LUT4_O_2_I2
.sym 109880 soc.cpu.cpuregs.regs.1.0.0_RDATA_10
.sym 109881 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 109882 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109883 soc.cpu.cpuregs_rs1_SB_LUT4_O_12_I2
.sym 109884 soc.cpu.cpuregs.regs.1.0.0_RDATA
.sym 109885 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 109886 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109887 soc.cpu.instr_maskirq
.sym 109888 soc.cpu.irq_mask[5]
.sym 109889 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 109890 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109891 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 109892 soc.cpu.cpuregs.regs.1.0.0_RDATA_11
.sym 109895 soc.cpu.irq_mask[20]
.sym 109896 soc.cpu.instr_maskirq
.sym 109897 soc.cpu.cpu_state[2]
.sym 109898 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109899 soc.cpu.timer[20]
.sym 109900 soc.cpu.instr_timer
.sym 109901 soc.cpu.cpuregs_rs1[17]
.sym 109905 soc.cpu.cpuregs_rs1[6]
.sym 109909 soc.cpu.cpuregs_rs1[20]
.sym 109914 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 109915 soc.cpu.instr_maskirq
.sym 109916 soc.cpu.irq_mask[6]
.sym 109917 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 109918 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109919 soc.cpu.cpuregs_rs1[20]
.sym 109920 soc.cpu.instr_retirq
.sym 109921 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 109922 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109923 soc.cpu.cpuregs_rs1[3]
.sym 109924 soc.cpu.instr_retirq
.sym 109925 soc.cpu.cpuregs_rs1[15]
.sym 109929 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 109930 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109931 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 109932 soc.cpu.cpuregs.regs.0.0.0_RDATA_4
.sym 109933 soc.cpu.cpuregs_rs1[9]
.sym 109937 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 109938 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109939 soc.cpu.cpuregs_rs1_SB_LUT4_O_25_I2
.sym 109940 soc.cpu.cpuregs.regs.0.0.0_RDATA
.sym 109941 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 109942 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109943 soc.cpu.cpuregs_rs1_SB_LUT4_O_22_I2
.sym 109944 soc.cpu.cpuregs.regs.0.0.0_RDATA_3
.sym 109945 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 109946 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109947 soc.cpu.cpuregs_rs1_SB_LUT4_O_13_I2
.sym 109948 soc.cpu.cpuregs.regs.0.0.0_RDATA_9
.sym 109949 soc.cpu.cpuregs_rs1[4]
.sym 109953 soc.cpu.cpuregs_rs1[8]
.sym 109959 soc.cpu.irq_mask[15]
.sym 109960 soc.cpu.instr_maskirq
.sym 109961 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 109962 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 109963 soc.cpu.cpuregs_rs1[30]
.sym 109964 soc.cpu.instr_retirq
.sym 109965 soc.cpu.timer[30]
.sym 109966 soc.cpu.instr_timer
.sym 109967 soc.cpu.irq_mask[30]
.sym 109968 soc.cpu.instr_maskirq
.sym 109969 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 109970 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109971 soc.cpu.cpuregs_rs1[8]
.sym 109972 soc.cpu.instr_retirq
.sym 109973 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 109974 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109975 soc.cpu.cpuregs_rs1[15]
.sym 109976 soc.cpu.instr_retirq
.sym 109977 soc.cpu.timer[3]
.sym 109978 soc.cpu.instr_timer
.sym 109979 soc.cpu.irq_mask[3]
.sym 109980 soc.cpu.instr_maskirq
.sym 109981 soc.cpu.timer[8]
.sym 109982 soc.cpu.instr_timer
.sym 109983 soc.cpu.irq_mask[8]
.sym 109984 soc.cpu.instr_maskirq
.sym 109985 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 109986 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109987 soc.cpu.cpuregs_rs1_SB_LUT4_O_2_I2
.sym 109988 soc.cpu.cpuregs.regs.1.0.1_RDATA_10
.sym 109989 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 109990 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109991 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 109992 soc.cpu.cpuregs.regs.1.0.1_RDATA_11
.sym 109993 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 109994 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109995 soc.cpu.cpuregs_rs1_SB_LUT4_O_3_I2
.sym 109996 soc.cpu.cpuregs.regs.1.0.1_RDATA_9
.sym 109997 soc.cpu.cpuregs_wrdata[22]
.sym 110001 soc.cpu.cpuregs_wrdata[20]
.sym 110005 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 110006 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110007 soc.cpu.cpuregs_rs1_SB_LUT4_O_6_I2
.sym 110008 soc.cpu.cpuregs.regs.1.0.1_RDATA_6
.sym 110009 soc.cpu.cpuregs_wrdata[21]
.sym 110013 soc.cpu.cpuregs_wrdata[31]
.sym 110017 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110018 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 110019 soc.cpu.cpuregs_rs1[17]
.sym 110020 soc.cpu.instr_retirq
.sym 110021 soc.cpu.cpuregs_wrdata[1]
.sym 110025 soc.cpu.cpuregs_wrdata[6]
.sym 110029 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 110030 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110031 soc.cpu.cpuregs.regs.0.0.1_RDATA_7
.sym 110032 soc.cpu.cpuregs_rs1_SB_LUT4_O_15_I3
.sym 110033 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 110034 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110035 soc.cpu.cpuregs_rs1_SB_LUT4_O_22_I2
.sym 110036 soc.cpu.cpuregs.regs.0.0.1_RDATA_3
.sym 110037 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 110038 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 110039 soc.cpu.cpuregs_rs1_SB_LUT4_O_16_I2
.sym 110040 soc.cpu.cpuregs.regs.0.0.0_RDATA_6
.sym 110043 soc.cpu.irq_mask[17]
.sym 110044 soc.cpu.instr_maskirq
.sym 110045 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 110046 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110047 soc.cpu.cpuregs_rs1_SB_LUT4_O_13_I2
.sym 110048 soc.cpu.cpuregs.regs.0.0.1_RDATA_9
.sym 110049 soc.cpu.cpuregs_wrdata[12]
.sym 110053 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 110054 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110055 soc.cpu.cpuregs_rs1_SB_LUT4_O_25_I2
.sym 110056 soc.cpu.cpuregs.regs.0.0.1_RDATA
.sym 110057 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 110058 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110059 soc.cpu.cpuregs_rs1_SB_LUT4_O_31_I2
.sym 110060 soc.cpu.cpuregs.regs.0.0.1_RDATA_10
.sym 110061 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 110062 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110063 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 110064 soc.cpu.cpuregs.regs.0.0.1_RDATA_4
.sym 110065 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 110066 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110067 soc.cpu.cpuregs_rs1_SB_LUT4_O_29_I2
.sym 110068 soc.cpu.cpuregs.regs.0.0.1_RDATA_12
.sym 110069 soc.cpu.cpuregs_wrdata[15]
.sym 110073 soc.cpu.cpuregs_wrdata[11]
.sym 110077 soc.cpu.cpuregs_wrdata[5]
.sym 110109 soc.cpu.cpuregs_rs1[3]
.sym 110146 soc.cpu.alu_out_SB_LUT4_O_18_I1
.sym 110147 soc.cpu.alu_out_SB_LUT4_O_18_I2
.sym 110148 soc.cpu.alu_out_SB_LUT4_O_18_I3
.sym 110150 soc.cpu.pcpi_rs2[13]
.sym 110151 soc.cpu.pcpi_rs1[13]
.sym 110152 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 110155 soc.cpu.pcpi_rs2[25]
.sym 110156 soc.cpu.pcpi_rs1[25]
.sym 110157 soc.cpu.alu_out_SB_LUT4_O_6_I0
.sym 110158 soc.cpu.alu_out_SB_LUT4_O_6_I1
.sym 110159 soc.cpu.alu_out_SB_LUT4_O_6_I2
.sym 110160 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 110163 soc.cpu.mem_rdata_q[31]
.sym 110164 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 110165 soc.cpu.pcpi_rs2[13]
.sym 110166 soc.cpu.pcpi_rs1[13]
.sym 110167 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 110168 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 110169 soc.cpu.pcpi_rs2[25]
.sym 110170 soc.cpu.pcpi_rs1[25]
.sym 110171 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 110172 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 110179 soc.cpu.alu_out_SB_LUT4_O_29_I2
.sym 110180 soc.cpu.alu_out_SB_LUT4_O_29_I3
.sym 110181 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 110182 soc.cpu.instr_sub
.sym 110183 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I2
.sym 110184 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I3
.sym 110185 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 110186 soc.cpu.instr_sub
.sym 110187 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 110188 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 110189 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 110190 soc.cpu.instr_sub
.sym 110191 soc.cpu.alu_out_SB_LUT4_O_18_I3_SB_LUT4_O_I2
.sym 110192 soc.cpu.alu_out_SB_LUT4_O_18_I3_SB_LUT4_O_I3
.sym 110193 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 110194 soc.cpu.instr_sub
.sym 110195 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_O_I2
.sym 110196 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_O_I3
.sym 110197 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 110198 soc.cpu.instr_sub
.sym 110199 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2
.sym 110200 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I3
.sym 110201 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 110202 soc.cpu.instr_sub
.sym 110203 soc.cpu.alu_out_SB_LUT4_O_30_I1_SB_LUT4_O_I2
.sym 110204 soc.cpu.alu_out_SB_LUT4_O_30_I1_SB_LUT4_O_I3
.sym 110205 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 110206 soc.cpu.instr_sub
.sym 110207 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2
.sym 110208 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I3
.sym 110209 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 110210 soc.cpu.instr_sub
.sym 110211 soc.cpu.alu_out_SB_LUT4_O_23_I1_SB_LUT4_O_I2
.sym 110212 soc.cpu.alu_out_SB_LUT4_O_23_I1_SB_LUT4_O_I3
.sym 110213 soc.cpu.alu_out_SB_LUT4_O_3_I0
.sym 110214 soc.cpu.alu_out_SB_LUT4_O_3_I1
.sym 110215 soc.cpu.alu_out_SB_LUT4_O_3_I2
.sym 110216 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 110217 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 110218 soc.cpu.instr_sub
.sym 110219 soc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I2
.sym 110220 soc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I3
.sym 110221 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 110222 soc.cpu.instr_sub
.sym 110223 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 110224 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I3
.sym 110225 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 110226 soc.cpu.instr_sub
.sym 110227 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2
.sym 110228 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I3
.sym 110229 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 110230 soc.cpu.instr_sub
.sym 110231 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2
.sym 110232 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I3
.sym 110233 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 110234 soc.cpu.instr_sub
.sym 110235 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 110236 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 110237 soc.cpu.pcpi_rs2[28]
.sym 110238 soc.cpu.pcpi_rs1[28]
.sym 110239 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 110240 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 110242 soc.cpu.pcpi_rs1[0]
.sym 110243 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110246 soc.cpu.pcpi_rs1[1]
.sym 110247 soc.cpu.alu_out_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110248 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 110250 soc.cpu.pcpi_rs1[2]
.sym 110251 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110252 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 110254 soc.cpu.pcpi_rs1[3]
.sym 110255 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110256 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 110258 soc.cpu.pcpi_rs1[4]
.sym 110259 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110260 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 110262 soc.cpu.pcpi_rs1[5]
.sym 110263 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110264 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 110266 soc.cpu.pcpi_rs1[6]
.sym 110267 soc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110268 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 110270 soc.cpu.pcpi_rs1[7]
.sym 110271 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110272 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 110274 soc.cpu.pcpi_rs1[8]
.sym 110275 soc.cpu.alu_out_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110276 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 110278 soc.cpu.pcpi_rs1[9]
.sym 110279 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110280 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 110282 soc.cpu.pcpi_rs1[10]
.sym 110283 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110284 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 110286 soc.cpu.pcpi_rs1[11]
.sym 110287 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110288 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 110290 soc.cpu.pcpi_rs1[12]
.sym 110291 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110292 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 110294 soc.cpu.pcpi_rs1[13]
.sym 110295 soc.cpu.alu_out_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110296 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 110298 soc.cpu.pcpi_rs1[14]
.sym 110299 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110300 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 110302 soc.cpu.pcpi_rs1[15]
.sym 110303 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110304 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 110306 soc.cpu.pcpi_rs1[16]
.sym 110307 soc.cpu.alu_out_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110308 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 110310 soc.cpu.pcpi_rs1[17]
.sym 110311 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110312 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 110314 soc.cpu.pcpi_rs1[18]
.sym 110315 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110316 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 110318 soc.cpu.pcpi_rs1[19]
.sym 110319 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110320 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 110322 soc.cpu.pcpi_rs1[20]
.sym 110323 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110324 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 110326 soc.cpu.pcpi_rs1[21]
.sym 110327 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110328 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 110330 soc.cpu.pcpi_rs1[22]
.sym 110331 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110332 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 110334 soc.cpu.pcpi_rs1[23]
.sym 110335 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110336 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 110338 soc.cpu.pcpi_rs1[24]
.sym 110339 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110340 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 110342 soc.cpu.pcpi_rs1[25]
.sym 110343 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110344 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 110346 soc.cpu.pcpi_rs1[26]
.sym 110347 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110348 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 110350 soc.cpu.pcpi_rs1[27]
.sym 110351 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110352 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 110354 soc.cpu.pcpi_rs1[28]
.sym 110355 soc.cpu.alu_out_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110356 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 110358 soc.cpu.pcpi_rs1[29]
.sym 110359 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110360 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 110362 soc.cpu.pcpi_rs1[30]
.sym 110363 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110364 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 110366 soc.cpu.pcpi_rs1[31]
.sym 110367 soc.cpu.instr_bge_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 110368 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[31]
.sym 110372 $nextpnr_ICESTORM_LC_2$I3
.sym 110373 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 110374 soc.cpu.latched_stalu
.sym 110375 soc.cpu.alu_out_q[28]
.sym 110376 soc.cpu.reg_out[28]
.sym 110379 soc.cpu.pcpi_rs2[11]
.sym 110380 soc.cpu.pcpi_rs1[11]
.sym 110381 soc.cpu.pcpi_rs2[17]
.sym 110382 soc.cpu.pcpi_rs1[17]
.sym 110383 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 110384 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 110385 soc.cpu.pcpi_rs2[11]
.sym 110386 soc.cpu.pcpi_rs1[11]
.sym 110387 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 110388 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 110389 soc.cpu.alu_out_SB_LUT4_O_20_I0
.sym 110390 soc.cpu.alu_out_SB_LUT4_O_20_I1
.sym 110391 soc.cpu.alu_out_SB_LUT4_O_20_I2
.sym 110392 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 110396 soc.cpu.pcpi_rs2[24]
.sym 110397 soc.cpu.alu_out_SB_LUT4_O_14_I0
.sym 110398 soc.cpu.alu_out_SB_LUT4_O_14_I1
.sym 110399 soc.cpu.alu_out_SB_LUT4_O_14_I2
.sym 110400 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 110402 soc.cpu.reg_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 110403 soc.cpu.reg_next_pc[3]
.sym 110404 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 110405 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 110406 soc.cpu.latched_stalu
.sym 110407 soc.cpu.alu_out_q[13]
.sym 110408 soc.cpu.reg_out[13]
.sym 110409 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110410 soc.cpu.latched_stalu
.sym 110411 soc.cpu.alu_out_q[28]
.sym 110412 soc.cpu.reg_out[28]
.sym 110414 soc.cpu.reg_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.sym 110415 soc.cpu.reg_next_pc[13]
.sym 110416 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 110417 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110418 soc.cpu.latched_stalu
.sym 110419 soc.cpu.alu_out_q[13]
.sym 110420 soc.cpu.reg_out[13]
.sym 110421 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 110422 soc.cpu.latched_stalu
.sym 110423 soc.cpu.alu_out_q[19]
.sym 110424 soc.cpu.reg_out[19]
.sym 110425 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110426 soc.cpu.latched_stalu
.sym 110427 soc.cpu.alu_out_q[19]
.sym 110428 soc.cpu.reg_out[19]
.sym 110430 soc.cpu.reg_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.sym 110431 soc.cpu.reg_next_pc[19]
.sym 110432 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 110433 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110434 soc.cpu.latched_stalu
.sym 110435 soc.cpu.alu_out_q[11]
.sym 110436 soc.cpu.reg_out[11]
.sym 110438 soc.cpu.reg_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1
.sym 110439 soc.cpu.reg_next_pc[8]
.sym 110440 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 110442 soc.cpu.reg_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.sym 110443 soc.cpu.reg_next_pc[5]
.sym 110444 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 110446 soc.cpu.reg_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.sym 110447 soc.cpu.reg_next_pc[11]
.sym 110448 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 110449 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 110450 soc.cpu.latched_stalu
.sym 110451 soc.cpu.alu_out_q[25]
.sym 110452 soc.cpu.reg_out[25]
.sym 110454 soc.cpu.reg_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.sym 110455 soc.cpu.reg_next_pc[25]
.sym 110456 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 110457 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110458 soc.cpu.latched_stalu
.sym 110459 soc.cpu.alu_out_q[25]
.sym 110460 soc.cpu.reg_out[25]
.sym 110461 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 110462 soc.cpu.latched_stalu
.sym 110463 soc.cpu.alu_out_q[11]
.sym 110464 soc.cpu.reg_out[11]
.sym 110466 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 110467 soc.cpu.reg_out[28]
.sym 110468 soc.cpu.reg_next_pc[28]
.sym 110469 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110470 soc.cpu.latched_stalu
.sym 110471 soc.cpu.alu_out_q[17]
.sym 110472 soc.cpu.reg_out[17]
.sym 110474 soc.cpu.reg_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.sym 110475 soc.cpu.reg_next_pc[17]
.sym 110476 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 110478 soc.cpu.reg_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1
.sym 110479 soc.cpu.reg_next_pc[4]
.sym 110480 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 110481 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 110485 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0
.sym 110486 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I1
.sym 110487 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 110488 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I3
.sym 110489 soc.cpu.irq_state[1]
.sym 110490 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 110491 soc.cpu.reg_next_pc[8]
.sym 110492 soc.cpu.irq_state[0]
.sym 110493 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 110494 soc.cpu.latched_stalu
.sym 110495 soc.cpu.alu_out_q[17]
.sym 110496 soc.cpu.reg_out[17]
.sym 110498 soc.cpu.reg_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 110499 soc.cpu.reg_next_pc[30]
.sym 110500 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 110501 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0
.sym 110502 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I1
.sym 110503 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 110504 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3
.sym 110506 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 110507 soc.cpu.reg_out[22]
.sym 110508 soc.cpu.reg_next_pc[22]
.sym 110510 soc.cpu.reg_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 110511 soc.cpu.reg_next_pc[20]
.sym 110512 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 110513 soc.cpu.irq_state[1]
.sym 110514 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I0_SB_LUT4_O_I1
.sym 110515 soc.cpu.reg_next_pc[3]
.sym 110516 soc.cpu.irq_state[0]
.sym 110517 soc.cpu.irq_state[1]
.sym 110518 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1
.sym 110519 soc.cpu.reg_next_pc[7]
.sym 110520 soc.cpu.irq_state[0]
.sym 110521 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I0
.sym 110522 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I1
.sym 110523 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 110524 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I3
.sym 110525 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 110529 soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I0
.sym 110530 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110531 soc.cpu.instr_jal
.sym 110532 soc.cpu.decoded_imm_j[22]
.sym 110533 soc.cpu.irq_state[1]
.sym 110534 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 110535 soc.cpu.reg_next_pc[25]
.sym 110536 soc.cpu.irq_state[0]
.sym 110537 soc.cpu.decoded_imm_SB_DFFESR_Q_5_D_SB_LUT4_O_I0
.sym 110538 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110539 soc.cpu.instr_jal
.sym 110540 soc.cpu.decoded_imm_j[26]
.sym 110542 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110543 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 110544 soc.cpu.mem_rdata_q[26]
.sym 110545 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I0
.sym 110546 soc.cpu.irq_pending[19]
.sym 110547 soc.cpu.irq_state[1]
.sym 110548 soc.cpu.irq_mask[19]
.sym 110551 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2
.sym 110552 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I3
.sym 110553 soc.cpu.decoded_imm_SB_DFFESR_Q_4_D_SB_LUT4_O_I0
.sym 110554 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110555 soc.cpu.instr_jal
.sym 110556 soc.cpu.decoded_imm_j[27]
.sym 110557 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0
.sym 110558 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I1
.sym 110559 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 110560 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I3
.sym 110561 soc.cpu.decoded_imm_SB_DFFESR_Q_6_D_SB_LUT4_O_I0
.sym 110562 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110563 soc.cpu.instr_jal
.sym 110564 soc.cpu.decoded_imm_j[25]
.sym 110565 soc.cpu.decoded_imm_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 110566 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110567 soc.cpu.instr_jal
.sym 110568 soc.cpu.decoded_imm_j[28]
.sym 110569 soc.cpu.mem_rdata_q[25]
.sym 110570 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 110571 soc.cpu.decoded_imm_j[5]
.sym 110572 soc.cpu.instr_jal
.sym 110573 soc.cpu.decoded_imm_SB_DFFESR_Q_7_D_SB_LUT4_O_I0
.sym 110574 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110575 soc.cpu.instr_jal
.sym 110576 soc.cpu.decoded_imm_j[24]
.sym 110577 soc.cpu.decoded_imm_SB_DFFESR_Q_10_D_SB_LUT4_O_I0
.sym 110578 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110579 soc.cpu.instr_jal
.sym 110580 soc.cpu.decoded_imm_j[21]
.sym 110582 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110583 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 110584 soc.cpu.mem_rdata_q[28]
.sym 110585 soc.cpu.mem_rdata_q[28]
.sym 110586 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 110587 soc.cpu.decoded_imm_j[8]
.sym 110588 soc.cpu.instr_jal
.sym 110590 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110591 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 110592 soc.cpu.mem_rdata_q[25]
.sym 110594 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 110595 soc.cpu.reg_out[29]
.sym 110596 soc.cpu.reg_next_pc[29]
.sym 110598 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 110599 soc.cpu.reg_out[23]
.sym 110600 soc.cpu.reg_next_pc[23]
.sym 110603 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 110604 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 110605 soc.cpu.irq_pending[23]
.sym 110606 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 110607 soc.cpu.pcpi_rs1[23]
.sym 110608 soc.cpu.cpu_state[4]
.sym 110610 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110611 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 110612 soc.cpu.mem_rdata_q[24]
.sym 110614 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I1
.sym 110615 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 110616 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 110618 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1
.sym 110619 soc.cpu.irq_pending[29]
.sym 110620 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 110623 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 110624 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 110625 soc.cpu.pcpi_rs1[28]
.sym 110626 soc.cpu.cpu_state[4]
.sym 110627 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 110628 soc.cpu.cpu_state[3]
.sym 110630 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1
.sym 110631 soc.cpu.irq_pending[22]
.sym 110632 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 110633 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110634 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 110635 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 110636 soc.cpu.cpu_state[2]
.sym 110637 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110638 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 110639 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 110640 soc.cpu.irq_pending[1]
.sym 110642 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1
.sym 110643 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 110644 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 110645 soc.cpu.cpu_state[4]
.sym 110646 soc.cpu.pcpi_rs1[1]
.sym 110647 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 110648 soc.cpu.cpu_state[3]
.sym 110650 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110651 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 110652 soc.cpu.mem_rdata_q[21]
.sym 110653 soc.cpu.pcpi_rs1[22]
.sym 110654 soc.cpu.cpu_state[4]
.sym 110655 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 110656 soc.cpu.cpu_state[3]
.sym 110657 soc.cpu.mem_rdata_q[29]
.sym 110658 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 110659 soc.cpu.decoded_imm_j[9]
.sym 110660 soc.cpu.instr_jal
.sym 110661 soc.cpu.pcpi_rs1[10]
.sym 110662 soc.cpu.cpu_state[4]
.sym 110663 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 110664 soc.cpu.cpu_state[3]
.sym 110665 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 110666 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 110667 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 110668 soc.cpu.irq_pending[10]
.sym 110671 soc.cpu.irq_pending[25]
.sym 110672 soc.cpu.irq_mask[25]
.sym 110673 soc.cpu.irq_pending[18]
.sym 110674 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 110675 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 110676 soc.cpu.cpu_state[3]
.sym 110677 soc.cpu.mem_rdata_q[26]
.sym 110678 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 110679 soc.cpu.decoded_imm_j[6]
.sym 110680 soc.cpu.instr_jal
.sym 110681 soc.cpu.irq_pending[13]
.sym 110682 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 110683 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 110684 soc.cpu.cpu_state[3]
.sym 110685 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110686 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 110687 soc.cpu.cpu_state[4]
.sym 110688 soc.cpu.pcpi_rs1[5]
.sym 110689 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 110690 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 110691 soc.cpu.cpu_state[3]
.sym 110692 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 110693 soc.cpu.irq_pending[12]
.sym 110694 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 110695 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 110696 soc.cpu.cpu_state[3]
.sym 110697 soc.cpu.irq_pending[15]
.sym 110698 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 110699 soc.cpu.pcpi_rs1[15]
.sym 110700 soc.cpu.cpu_state[4]
.sym 110701 soc.cpu.irq_pending[8]
.sym 110702 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 110703 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 110704 soc.cpu.cpu_state[3]
.sym 110705 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 110706 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 110707 soc.cpu.cpu_state[4]
.sym 110708 soc.cpu.pcpi_rs1[12]
.sym 110709 soc.cpu.decoded_imm_SB_DFFESR_Q_13_D_SB_LUT4_O_I0
.sym 110710 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110711 soc.cpu.instr_jal
.sym 110712 soc.cpu.decoded_imm_j[18]
.sym 110713 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110714 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 110715 soc.cpu.cpu_state[4]
.sym 110716 soc.cpu.pcpi_rs1[14]
.sym 110719 soc.cpu.irq_pending[9]
.sym 110720 soc.cpu.irq_mask[9]
.sym 110721 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 110722 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 110723 soc.cpu.cpu_state[4]
.sym 110724 soc.cpu.pcpi_rs1[17]
.sym 110727 soc.cpu.irq_mask[9]
.sym 110728 soc.cpu.irq_pending[9]
.sym 110731 soc.cpu.irq_mask[25]
.sym 110732 soc.cpu.irq_pending[25]
.sym 110733 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 110734 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 110735 soc.cpu.cpu_state[4]
.sym 110736 soc.cpu.pcpi_rs1[19]
.sym 110737 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 110738 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 110739 soc.cpu.cpu_state[4]
.sym 110740 soc.cpu.pcpi_rs1[20]
.sym 110741 soc.cpu.irq_pending[19]
.sym 110742 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 110743 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 110744 soc.cpu.cpu_state[3]
.sym 110745 soc.cpu.irq_pending[7]
.sym 110746 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 110747 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 110748 soc.cpu.cpu_state[3]
.sym 110749 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110750 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 110751 soc.cpu.cpu_state[4]
.sym 110752 soc.cpu.pcpi_rs1[7]
.sym 110754 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 110755 soc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I3_O
.sym 110756 soc.cpu.decoded_imm[22]
.sym 110757 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 110758 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 110759 soc.cpu.cpu_state[3]
.sym 110760 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 110762 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 110763 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I3_O
.sym 110764 soc.cpu.decoded_imm[21]
.sym 110766 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 110767 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I3_O
.sym 110768 soc.cpu.decoded_imm[27]
.sym 110770 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 110771 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I2_O
.sym 110772 soc.cpu.decoded_imm[18]
.sym 110774 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 110775 soc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I3_O
.sym 110776 soc.cpu.decoded_imm[20]
.sym 110778 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 110779 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I3_O
.sym 110780 soc.cpu.decoded_imm[5]
.sym 110781 soc.cpu.irq_pending[25]
.sym 110782 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 110783 soc.cpu.pcpi_rs1[25]
.sym 110784 soc.cpu.cpu_state[4]
.sym 110785 soc.cpu.cpu_state[2]
.sym 110786 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 110787 soc.cpu.instr_retirq
.sym 110788 soc.cpu.cpuregs_rs1[10]
.sym 110789 soc.cpu.cpu_state[2]
.sym 110790 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 110791 soc.cpu.irq_mask[25]
.sym 110792 soc.cpu.instr_maskirq
.sym 110795 soc.cpu.irq_mask[6]
.sym 110796 soc.cpu.irq_pending[6]
.sym 110799 soc.cpu.irq_pending[7]
.sym 110800 soc.cpu.irq_mask[7]
.sym 110801 soc.cpu.mem_rdata_q[24]
.sym 110802 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 110803 soc.cpu.decoded_imm_j[4]
.sym 110804 soc.cpu.instr_jal
.sym 110805 soc.cpu.cpu_state[2]
.sym 110806 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 110807 soc.cpu.pcpi_rs1[11]
.sym 110808 soc.cpu.cpu_state[4]
.sym 110811 soc.cpu.irq_mask[7]
.sym 110812 soc.cpu.irq_pending[7]
.sym 110815 soc.cpu.irq_mask[4]
.sym 110816 soc.cpu.irq_pending[4]
.sym 110818 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 110819 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I3_O
.sym 110820 soc.cpu.decoded_imm[26]
.sym 110822 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 110823 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I3_O
.sym 110824 soc.cpu.decoded_imm[24]
.sym 110826 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 110827 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I3_O
.sym 110828 soc.cpu.decoded_imm[8]
.sym 110830 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 110831 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I3_O
.sym 110832 soc.cpu.decoded_imm[13]
.sym 110834 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 110835 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I3_O
.sym 110836 soc.cpu.decoded_imm[14]
.sym 110838 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 110839 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I3_O
.sym 110840 soc.cpu.decoded_imm[12]
.sym 110842 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 110843 soc.cpu.cpuregs.regs.1.0.0_RDATA_SB_LUT4_I3_O
.sym 110844 soc.cpu.decoded_imm[31]
.sym 110846 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 110847 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I3_O
.sym 110848 soc.cpu.decoded_imm[28]
.sym 110850 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 110851 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I3_O
.sym 110852 soc.cpu.decoded_imm[9]
.sym 110854 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 110855 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I3_O
.sym 110856 soc.cpu.decoded_imm[25]
.sym 110857 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 110858 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 110859 soc.cpu.cpuregs_rs1_SB_LUT4_O_6_I2
.sym 110860 soc.cpu.cpuregs.regs.1.0.0_RDATA_6
.sym 110862 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 110863 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I3_O
.sym 110864 soc.cpu.decoded_imm[10]
.sym 110866 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 110867 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 110868 soc.cpu.decoded_imm[2]
.sym 110869 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 110870 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 110871 soc.cpu.cpuregs_rs1_SB_LUT4_O_7_I2
.sym 110872 soc.cpu.cpuregs.regs.1.0.0_RDATA_5
.sym 110874 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 110875 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I3_O
.sym 110876 soc.cpu.decoded_imm[11]
.sym 110877 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110878 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 110879 soc.cpu.cpuregs_rs1[9]
.sym 110880 soc.cpu.instr_retirq
.sym 110881 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 110882 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 110883 soc.cpu.cpuregs_rs1_SB_LUT4_O_15_I3
.sym 110884 soc.cpu.cpuregs.regs.0.0.0_RDATA_7
.sym 110886 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 110887 soc.cpu.mem_rdata_q[26]
.sym 110888 soc.cpu.mem_rdata_q[27]
.sym 110889 soc.cpu.cpu_state[2]
.sym 110890 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 110891 soc.cpu.timer[7]
.sym 110892 soc.cpu.instr_timer
.sym 110894 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 110895 soc.cpu.mem_rdata_q[20]
.sym 110896 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 110899 soc.cpu.irq_mask[7]
.sym 110900 soc.cpu.instr_maskirq
.sym 110902 soc.cpu.mem_rdata_q[27]
.sym 110903 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 110904 soc.cpu.mem_rdata_q[26]
.sym 110905 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 110906 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 110907 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 110908 soc.cpu.cpuregs.regs.0.0.0_RDATA_5
.sym 110909 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110910 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 110911 soc.cpu.cpuregs_rs1[7]
.sym 110912 soc.cpu.instr_retirq
.sym 110913 soc.cpu.timer[9]
.sym 110914 soc.cpu.instr_timer
.sym 110915 soc.cpu.irq_mask[9]
.sym 110916 soc.cpu.instr_maskirq
.sym 110917 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 110918 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 110919 soc.cpu.cpuregs_rs1_SB_LUT4_O_30_I2
.sym 110920 soc.cpu.cpuregs.regs.0.0.0_RDATA_11
.sym 110921 soc.cpu.cpu_state[2]
.sym 110922 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 110923 soc.cpu.timer[4]
.sym 110924 soc.cpu.instr_timer
.sym 110925 soc.cpu.cpuregs_wrdata[29]
.sym 110929 soc.cpu.cpu_state[2]
.sym 110930 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 110931 soc.cpu.timer[15]
.sym 110932 soc.cpu.instr_timer
.sym 110933 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110934 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 110935 soc.cpu.cpuregs_rs1[4]
.sym 110936 soc.cpu.instr_retirq
.sym 110937 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 110938 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 110939 soc.cpu.cpuregs_rs1_SB_LUT4_O_31_I2
.sym 110940 soc.cpu.cpuregs.regs.0.0.0_RDATA_10
.sym 110943 soc.cpu.irq_mask[4]
.sym 110944 soc.cpu.instr_maskirq
.sym 110945 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 110946 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110947 soc.cpu.cpuregs_rs1_SB_LUT4_O_10_I2
.sym 110948 soc.cpu.cpuregs.regs.1.0.1_RDATA_2
.sym 110949 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 110950 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110951 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I2
.sym 110952 soc.cpu.cpuregs.regs.1.0.1_RDATA_1
.sym 110953 soc.cpu.cpuregs_wrdata[30]
.sym 110957 soc.cpu.cpuregs_wrdata[25]
.sym 110961 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 110962 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110963 soc.cpu.cpuregs_rs1_SB_LUT4_O_21_I2
.sym 110964 soc.cpu.cpuregs.regs.1.0.1_RDATA_14
.sym 110965 soc.cpu.cpuregs_wrdata[17]
.sym 110969 soc.cpu.cpuregs_wrdata[26]
.sym 110973 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 110974 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110975 soc.cpu.cpuregs_rs1_SB_LUT4_O_7_I2
.sym 110976 soc.cpu.cpuregs.regs.1.0.1_RDATA_5
.sym 110977 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 110978 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 110979 soc.cpu.cpuregs_rs1_SB_LUT4_O_29_I2
.sym 110980 soc.cpu.cpuregs.regs.0.0.0_RDATA_12
.sym 110981 soc.cpu.cpuregs_wrdata[7]
.sym 110985 soc.cpu.cpuregs_wrdata[8]
.sym 110989 soc.cpu.cpuregs_wrdata[4]
.sym 110993 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 110994 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110995 soc.cpu.cpuregs_rs1_SB_LUT4_O_30_I2
.sym 110996 soc.cpu.cpuregs.regs.0.0.1_RDATA_11
.sym 110997 soc.cpu.cpu_state[2]
.sym 110998 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 110999 soc.cpu.timer[17]
.sym 111000 soc.cpu.instr_timer
.sym 111001 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 111002 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 111003 soc.cpu.cpuregs_rs1_SB_LUT4_O_14_I2
.sym 111004 soc.cpu.cpuregs.regs.0.0.1_RDATA_8
.sym 111005 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 111006 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 111007 soc.cpu.cpuregs_rs1_SB_LUT4_O_27_I2
.sym 111008 soc.cpu.cpuregs.regs.0.0.0_RDATA_14
.sym 111021 soc.cpu.cpuregs_wrdata[10]
.sym 111025 soc.cpu.cpuregs_wrdata[3]
.sym 111033 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 111034 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 111035 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 111036 soc.cpu.cpuregs.regs.0.0.1_RDATA_5
.sym 111109 soc.cpu.alu_out_SB_LUT4_O_6_I2
.sym 111110 soc.cpu.alu_out_SB_LUT4_O_24_I2
.sym 111111 soc.cpu.alu_out_SB_LUT4_O_3_I2
.sym 111112 soc.cpu.alu_out_SB_LUT4_O_30_I2
.sym 111113 soc.cpu.alu_out_SB_LUT4_O_30_I0
.sym 111114 soc.cpu.alu_out_SB_LUT4_O_30_I1
.sym 111115 soc.cpu.alu_out_SB_LUT4_O_30_I2
.sym 111116 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 111120 soc.cpu.mem_la_wdata[0]
.sym 111123 soc.cpu.mem_la_wdata[1]
.sym 111124 soc.cpu.pcpi_rs1[1]
.sym 111126 soc.cpu.mem_rdata_q[31]
.sym 111127 soc.cpu.is_sb_sh_sw
.sym 111128 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 111129 soc.cpu.mem_la_wdata[1]
.sym 111130 soc.cpu.pcpi_rs1[1]
.sym 111131 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 111132 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 111134 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 111135 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 111136 soc.cpu.is_sb_sh_sw
.sym 111137 soc.cpu.alu_out_SB_LUT4_O_26_I0
.sym 111138 soc.cpu.alu_out_SB_LUT4_O_26_I1
.sym 111139 soc.cpu.alu_out_SB_LUT4_O_26_I2
.sym 111140 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 111143 soc.cpu.mem_la_wdata[7]
.sym 111144 soc.cpu.pcpi_rs1[7]
.sym 111145 soc.cpu.mem_la_wdata[2]
.sym 111146 soc.cpu.pcpi_rs1[2]
.sym 111147 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 111148 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 111151 soc.cpu.mem_la_wdata[5]
.sym 111152 soc.cpu.pcpi_rs1[5]
.sym 111153 soc.cpu.alu_out_SB_LUT4_O_24_I0
.sym 111154 soc.cpu.alu_out_SB_LUT4_O_24_I1
.sym 111155 soc.cpu.alu_out_SB_LUT4_O_24_I2
.sym 111156 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 111157 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I0
.sym 111158 soc.cpu.mem_la_wdata[2]
.sym 111159 soc.cpu.pcpi_rs1[2]
.sym 111160 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 111161 soc.cpu.mem_la_wdata[5]
.sym 111162 soc.cpu.pcpi_rs1[5]
.sym 111163 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 111164 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 111165 soc.cpu.mem_la_wdata[7]
.sym 111166 soc.cpu.pcpi_rs1[7]
.sym 111167 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 111168 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 111169 soc.cpu.pcpi_rs2[26]
.sym 111170 soc.cpu.pcpi_rs1[26]
.sym 111171 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 111172 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 111176 soc.cpu.mem_la_wdata[6]
.sym 111177 soc.cpu.mem_la_wdata[3]
.sym 111178 soc.cpu.pcpi_rs1[3]
.sym 111179 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 111180 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 111184 soc.cpu.mem_la_wdata[4]
.sym 111187 soc.cpu.pcpi_rs2[26]
.sym 111188 soc.cpu.pcpi_rs1[26]
.sym 111191 soc.cpu.pcpi_rs2[28]
.sym 111192 soc.cpu.pcpi_rs1[28]
.sym 111193 soc.cpu.alu_out_SB_LUT4_O_5_I0
.sym 111194 soc.cpu.alu_out_SB_LUT4_O_5_I1
.sym 111195 soc.cpu.alu_out_SB_LUT4_O_5_I2
.sym 111196 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 111197 soc.cpu.alu_out_SB_LUT4_O_28_I0
.sym 111198 soc.cpu.alu_out_SB_LUT4_O_28_I1
.sym 111199 soc.cpu.alu_out_SB_LUT4_O_28_I2
.sym 111200 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 111202 soc.cpu.pcpi_rs1[0]
.sym 111203 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111206 soc.cpu.pcpi_rs1[1]
.sym 111207 soc.cpu.alu_out_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111210 soc.cpu.pcpi_rs1[2]
.sym 111211 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111214 soc.cpu.pcpi_rs1[3]
.sym 111215 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111218 soc.cpu.pcpi_rs1[4]
.sym 111219 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111222 soc.cpu.pcpi_rs1[5]
.sym 111223 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111226 soc.cpu.pcpi_rs1[6]
.sym 111227 soc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111230 soc.cpu.pcpi_rs1[7]
.sym 111231 soc.cpu.alu_out_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111234 soc.cpu.pcpi_rs1[8]
.sym 111235 soc.cpu.alu_out_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111238 soc.cpu.pcpi_rs1[9]
.sym 111239 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111242 soc.cpu.pcpi_rs1[10]
.sym 111243 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111246 soc.cpu.pcpi_rs1[11]
.sym 111247 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111250 soc.cpu.pcpi_rs1[12]
.sym 111251 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111254 soc.cpu.pcpi_rs1[13]
.sym 111255 soc.cpu.alu_out_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111258 soc.cpu.pcpi_rs1[14]
.sym 111259 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111262 soc.cpu.pcpi_rs1[15]
.sym 111263 soc.cpu.alu_out_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111266 soc.cpu.pcpi_rs1[16]
.sym 111267 soc.cpu.alu_out_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111270 soc.cpu.pcpi_rs1[17]
.sym 111271 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111274 soc.cpu.pcpi_rs1[18]
.sym 111275 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111278 soc.cpu.pcpi_rs1[19]
.sym 111279 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111282 soc.cpu.pcpi_rs1[20]
.sym 111283 soc.cpu.alu_out_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111286 soc.cpu.pcpi_rs1[21]
.sym 111287 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111290 soc.cpu.pcpi_rs1[22]
.sym 111291 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111294 soc.cpu.pcpi_rs1[23]
.sym 111295 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111298 soc.cpu.pcpi_rs1[24]
.sym 111299 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111302 soc.cpu.pcpi_rs1[25]
.sym 111303 soc.cpu.alu_out_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111306 soc.cpu.pcpi_rs1[26]
.sym 111307 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111310 soc.cpu.pcpi_rs1[27]
.sym 111311 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111314 soc.cpu.pcpi_rs1[28]
.sym 111315 soc.cpu.alu_out_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111318 soc.cpu.pcpi_rs1[29]
.sym 111319 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111322 soc.cpu.pcpi_rs1[30]
.sym 111323 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111325 soc.cpu.instr_bge_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 111326 soc.cpu.pcpi_rs1[31]
.sym 111327 soc.cpu.instr_bge_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 111328 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[31]
.sym 111332 $nextpnr_ICESTORM_LC_5$I3
.sym 111333 soc.cpu.alu_out_SB_LUT4_O_20_I2
.sym 111334 soc.cpu.alu_out_SB_LUT4_O_14_I2
.sym 111335 soc.cpu.alu_out_SB_LUT4_O_1_I2
.sym 111336 soc.cpu.alu_out_SB_LUT4_O_23_I2
.sym 111337 soc.cpu.alu_out_SB_LUT4_O_1_I0
.sym 111338 soc.cpu.alu_out_SB_LUT4_O_1_I1
.sym 111339 soc.cpu.alu_out_SB_LUT4_O_1_I2
.sym 111340 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 111341 soc.cpu.alu_out_SB_LUT4_O_11_I0
.sym 111342 soc.cpu.alu_out_SB_LUT4_O_11_I1
.sym 111343 soc.cpu.alu_out_SB_LUT4_O_11_I2
.sym 111344 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 111348 soc.cpu.pcpi_rs2[29]
.sym 111352 soc.cpu.pcpi_rs2[26]
.sym 111355 soc.cpu.pcpi_rs2[8]
.sym 111356 soc.cpu.pcpi_rs1[8]
.sym 111357 soc.cpu.alu_out_SB_LUT4_O_23_I0
.sym 111358 soc.cpu.alu_out_SB_LUT4_O_23_I1
.sym 111359 soc.cpu.alu_out_SB_LUT4_O_23_I2
.sym 111360 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 111361 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111362 soc.cpu.latched_stalu
.sym 111363 soc.cpu.alu_out_q[6]
.sym 111364 soc.cpu.reg_out[6]
.sym 111367 soc.cpu.pcpi_rs2[30]
.sym 111368 soc.cpu.pcpi_rs1[30]
.sym 111369 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111370 soc.cpu.latched_stalu
.sym 111371 soc.cpu.alu_out_q[7]
.sym 111372 soc.cpu.reg_out[7]
.sym 111373 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111374 soc.cpu.latched_stalu
.sym 111375 soc.cpu.alu_out_q[3]
.sym 111376 soc.cpu.reg_out[3]
.sym 111379 soc.cpu.pcpi_rs2[20]
.sym 111380 soc.cpu.pcpi_rs1[20]
.sym 111382 soc.cpu.reg_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1
.sym 111383 soc.cpu.reg_next_pc[7]
.sym 111384 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 111387 soc.cpu.pcpi_rs2[27]
.sym 111388 soc.cpu.pcpi_rs1[27]
.sym 111391 soc.cpu.pcpi_rs2[17]
.sym 111392 soc.cpu.pcpi_rs1[17]
.sym 111393 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111394 soc.cpu.latched_stalu
.sym 111395 soc.cpu.alu_out_q[5]
.sym 111396 soc.cpu.reg_out[5]
.sym 111397 iomem_wdata[3]
.sym 111402 soc.cpu.reg_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.sym 111403 soc.cpu.reg_next_pc[12]
.sym 111404 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 111405 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 111406 soc.cpu.latched_stalu
.sym 111407 soc.cpu.alu_out_q[7]
.sym 111408 soc.cpu.reg_out[7]
.sym 111409 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111410 soc.cpu.latched_stalu
.sym 111411 soc.cpu.alu_out_q[8]
.sym 111412 soc.cpu.reg_out[8]
.sym 111413 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 111414 soc.cpu.latched_stalu
.sym 111415 soc.cpu.alu_out_q[5]
.sym 111416 soc.cpu.reg_out[5]
.sym 111417 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111418 soc.cpu.latched_stalu
.sym 111419 soc.cpu.alu_out_q[12]
.sym 111420 soc.cpu.reg_out[12]
.sym 111422 soc.cpu.latched_stalu
.sym 111423 soc.cpu.alu_out_q[1]
.sym 111424 soc.cpu.reg_out[1]
.sym 111425 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 111426 soc.cpu.latched_stalu
.sym 111427 soc.cpu.alu_out_q[12]
.sym 111428 soc.cpu.reg_out[12]
.sym 111430 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111431 soc.cpu.reg_out[14]
.sym 111432 soc.cpu.reg_next_pc[14]
.sym 111433 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111434 soc.cpu.latched_stalu
.sym 111435 soc.cpu.alu_out_q[4]
.sym 111436 soc.cpu.reg_out[4]
.sym 111437 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 111438 soc.cpu.latched_stalu
.sym 111439 soc.cpu.alu_out_q[8]
.sym 111440 soc.cpu.reg_out[8]
.sym 111441 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 111442 soc.cpu.latched_stalu
.sym 111443 soc.cpu.alu_out_q[4]
.sym 111444 soc.cpu.reg_out[4]
.sym 111445 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 111446 soc.cpu.latched_stalu
.sym 111447 soc.cpu.alu_out_q[3]
.sym 111448 soc.cpu.reg_out[3]
.sym 111449 iomem_wdata[2]
.sym 111453 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 111454 soc.cpu.latched_stalu
.sym 111455 soc.cpu.alu_out_q[6]
.sym 111456 soc.cpu.reg_out[6]
.sym 111457 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 111458 soc.cpu.latched_stalu
.sym 111459 soc.cpu.alu_out_q[30]
.sym 111460 soc.cpu.reg_out[30]
.sym 111461 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 111462 soc.cpu.latched_stalu
.sym 111463 soc.cpu.alu_out_q[20]
.sym 111464 soc.cpu.reg_out[20]
.sym 111466 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111467 soc.cpu.reg_out[10]
.sym 111468 soc.cpu.reg_next_pc[10]
.sym 111470 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111471 soc.cpu.reg_out[24]
.sym 111472 soc.cpu.reg_next_pc[24]
.sym 111473 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111474 soc.cpu.latched_stalu
.sym 111475 soc.cpu.alu_out_q[20]
.sym 111476 soc.cpu.reg_out[20]
.sym 111478 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111479 soc.cpu.reg_out[1]
.sym 111480 soc.cpu.reg_next_pc[1]
.sym 111482 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111483 soc.cpu.reg_out[16]
.sym 111484 soc.cpu.reg_next_pc[16]
.sym 111485 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111486 soc.cpu.latched_stalu
.sym 111487 soc.cpu.alu_out_q[30]
.sym 111488 soc.cpu.reg_out[30]
.sym 111489 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 111494 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111495 soc.cpu.reg_out[9]
.sym 111496 soc.cpu.reg_next_pc[9]
.sym 111498 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111499 soc.cpu.reg_out[25]
.sym 111500 soc.cpu.reg_next_pc[25]
.sym 111502 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111503 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 111504 soc.cpu.mem_rdata_q[27]
.sym 111506 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111507 soc.cpu.reg_out[13]
.sym 111508 soc.cpu.reg_next_pc[13]
.sym 111510 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111511 soc.cpu.reg_out[19]
.sym 111512 soc.cpu.reg_next_pc[19]
.sym 111514 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111515 soc.cpu.reg_out[20]
.sym 111516 soc.cpu.reg_next_pc[20]
.sym 111517 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 111522 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111523 soc.cpu.reg_out[26]
.sym 111524 soc.cpu.reg_next_pc[26]
.sym 111525 $PACKER_GND_NET
.sym 111529 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 111533 soc.cpu.mem_rdata_q[27]
.sym 111534 soc.cpu.mem_rdata_q[25]
.sym 111535 soc.cpu.mem_rdata_q[28]
.sym 111536 soc.cpu.mem_rdata_q[26]
.sym 111537 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 111542 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111543 soc.cpu.reg_out[11]
.sym 111544 soc.cpu.reg_next_pc[11]
.sym 111546 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111547 soc.cpu.reg_out[12]
.sym 111548 soc.cpu.reg_next_pc[12]
.sym 111550 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111551 soc.cpu.reg_out[15]
.sym 111552 soc.cpu.reg_next_pc[15]
.sym 111554 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111555 soc.cpu.reg_out[30]
.sym 111556 soc.cpu.reg_next_pc[30]
.sym 111557 soc.cpu.cpu_state[6]
.sym 111558 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 111559 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 111560 soc.mem_rdata[23]
.sym 111561 soc.cpu.cpu_state[6]
.sym 111562 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 111563 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 111564 soc.mem_rdata[31]
.sym 111566 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111567 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 111568 soc.cpu.mem_rdata_q[23]
.sym 111569 soc.cpu.cpu_state[6]
.sym 111570 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 111571 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 111572 soc.mem_rdata[26]
.sym 111573 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111574 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 111575 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 111576 soc.cpu.cpu_state[2]
.sym 111577 soc.cpu.decoded_imm_SB_DFFESR_Q_8_D_SB_LUT4_O_I0
.sym 111578 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 111579 soc.cpu.instr_jal
.sym 111580 soc.cpu.decoded_imm_j[23]
.sym 111581 soc.cpu.mem_rdata_q[27]
.sym 111582 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 111583 soc.cpu.decoded_imm_j[7]
.sym 111584 soc.cpu.instr_jal
.sym 111585 soc.cpu.cpu_state[6]
.sym 111586 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 111587 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 111588 soc.mem_rdata[28]
.sym 111590 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111591 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 111592 soc.cpu.mem_rdata_q[22]
.sym 111595 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 111596 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 111599 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 111600 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 111602 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I1
.sym 111603 soc.cpu.cpu_state[6]
.sym 111604 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3
.sym 111605 soc.cpu.pcpi_rs1[2]
.sym 111606 soc.cpu.cpu_state[4]
.sym 111607 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 111608 soc.cpu.cpu_state[3]
.sym 111609 soc.cpu.cpu_state[6]
.sym 111610 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 111611 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 111612 soc.mem_rdata[22]
.sym 111613 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111614 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 111615 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 111616 soc.cpu.cpu_state[2]
.sym 111617 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111618 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 111619 soc.cpu.cpu_state[4]
.sym 111620 soc.cpu.pcpi_rs1[13]
.sym 111623 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 111624 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 111627 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 111628 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 111631 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 111632 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 111634 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I1
.sym 111635 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 111636 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 111637 soc.cpu.cpu_state[6]
.sym 111638 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 111639 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 111640 soc.mem_rdata[25]
.sym 111642 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1
.sym 111643 soc.cpu.cpu_state[2]
.sym 111644 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 111647 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 111648 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 111649 soc.cpu.irq_pending[0]
.sym 111650 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 111651 soc.cpu.cpu_state[4]
.sym 111652 soc.cpu.pcpi_rs1[0]
.sym 111654 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1
.sym 111655 soc.cpu.cpu_state[6]
.sym 111656 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 111658 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1
.sym 111659 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 111660 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3
.sym 111661 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 111662 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 111663 soc.cpu.cpu_state[4]
.sym 111664 soc.cpu.pcpi_rs1[16]
.sym 111665 soc.cpu.irq_pending[9]
.sym 111666 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 111667 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 111668 soc.cpu.cpu_state[3]
.sym 111670 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1
.sym 111671 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 111672 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 111674 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1
.sym 111675 soc.cpu.irq_pending[30]
.sym 111676 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 111677 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0
.sym 111678 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1
.sym 111679 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 111680 soc.cpu.cpu_state[6]
.sym 111681 soc.cpu.pcpi_rs1[30]
.sym 111682 soc.cpu.cpu_state[4]
.sym 111683 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 111684 soc.cpu.cpu_state[3]
.sym 111685 soc.cpu.cpu_state[2]
.sym 111686 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 111687 soc.cpu.instr_retirq
.sym 111688 soc.cpu.cpuregs_rs1[16]
.sym 111689 soc.cpu.cpu_state[2]
.sym 111690 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 111691 soc.cpu.pcpi_rs1[9]
.sym 111692 soc.cpu.cpu_state[4]
.sym 111693 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111694 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 111695 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 111696 soc.cpu.cpu_state[2]
.sym 111699 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 111700 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 111701 soc.cpu.pcpi_rs1[29]
.sym 111702 soc.cpu.cpu_state[4]
.sym 111703 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 111704 soc.cpu.cpu_state[3]
.sym 111705 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0
.sym 111706 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1
.sym 111707 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 111708 soc.cpu.cpu_state[6]
.sym 111711 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 111712 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 111713 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 111714 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 111715 soc.cpu.cpu_state[3]
.sym 111716 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 111718 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 111719 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I3_O
.sym 111720 soc.cpu.decoded_imm[23]
.sym 111722 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 111723 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I3_O
.sym 111724 soc.cpu.decoded_imm[29]
.sym 111726 soc.cpu.reg_pc[0]
.sym 111727 soc.cpu.decoded_imm[0]
.sym 111730 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 111731 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 111732 soc.cpu.decoded_imm[3]
.sym 111733 soc.cpu.irq_pending[4]
.sym 111734 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 111735 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 111736 soc.cpu.cpu_state[3]
.sym 111738 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 111739 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I3_O
.sym 111740 soc.cpu.decoded_imm[19]
.sym 111742 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 111743 soc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I3_O
.sym 111744 soc.cpu.decoded_imm[17]
.sym 111745 soc.cpu.cpu_state[2]
.sym 111746 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 111747 soc.cpu.pcpi_rs1[8]
.sym 111748 soc.cpu.cpu_state[4]
.sym 111750 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 111751 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I3_O
.sym 111752 soc.cpu.decoded_imm[30]
.sym 111754 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 111755 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I3_O
.sym 111756 soc.cpu.decoded_imm[6]
.sym 111758 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 111759 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I3_O
.sym 111760 soc.cpu.decoded_imm[15]
.sym 111761 soc.cpu.cpu_state[2]
.sym 111762 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 111763 soc.cpu.pcpi_rs1[18]
.sym 111764 soc.cpu.cpu_state[4]
.sym 111766 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 111767 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I3_O
.sym 111768 soc.cpu.decoded_imm[7]
.sym 111770 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 111771 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I3_O
.sym 111772 soc.cpu.decoded_imm[16]
.sym 111773 soc.cpu.cpu_state[2]
.sym 111774 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 111775 soc.cpu.pcpi_rs1[3]
.sym 111776 soc.cpu.cpu_state[4]
.sym 111777 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 111778 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 111779 soc.cpu.cpuregs_rs1_SB_LUT4_O_4_I2
.sym 111780 soc.cpu.cpuregs.regs.1.0.0_RDATA_8
.sym 111781 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 111782 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 111783 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 111784 soc.cpu.cpuregs.regs.1.0.0_RDATA_15
.sym 111786 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 111787 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I3_O
.sym 111788 soc.cpu.decoded_imm[0]
.sym 111789 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 111790 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 111791 soc.cpu.cpuregs_rs1_SB_LUT4_O_21_I2
.sym 111792 soc.cpu.cpuregs.regs.1.0.0_RDATA_14
.sym 111793 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 111794 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 111795 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I2
.sym 111796 soc.cpu.cpuregs.regs.1.0.0_RDATA_1
.sym 111797 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 111798 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 111799 soc.cpu.cpuregs_rs1_SB_LUT4_O_10_I2
.sym 111800 soc.cpu.cpuregs.regs.1.0.0_RDATA_2
.sym 111801 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 111802 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 111803 soc.cpu.cpuregs_rs1_SB_LUT4_O_I2
.sym 111804 soc.cpu.cpuregs.regs.1.0.0_RDATA_12
.sym 111806 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 111807 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 111808 soc.cpu.decoded_imm[4]
.sym 111817 soc.cpu.mem_rdata_q[7]
.sym 111818 soc.cpu.is_sb_sh_sw
.sym 111819 soc.cpu.decoded_imm_j[0]
.sym 111820 soc.cpu.instr_jal
.sym 111822 soc.cpu.decoded_imm_SB_DFFESR_Q_29_D_SB_LUT4_O_I1
.sym 111823 soc.cpu.decoded_imm_j[2]
.sym 111824 soc.cpu.instr_jal
.sym 111826 soc.cpu.decoded_imm_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 111827 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 111828 soc.cpu.mem_rdata_q[22]
.sym 111829 soc.cpu.decoded_imm_SB_DFFESR_Q_20_D_SB_LUT4_O_I0
.sym 111830 soc.cpu.mem_rdata_q[31]
.sym 111831 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 111832 soc.cpu.is_sb_sh_sw
.sym 111834 soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I1
.sym 111835 soc.cpu.decoded_imm_j[1]
.sym 111836 soc.cpu.instr_jal
.sym 111837 soc.cpu.decoded_imm_j[11]
.sym 111838 soc.cpu.instr_jal
.sym 111839 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 111840 soc.cpu.mem_rdata_q[7]
.sym 111841 soc.cpu.mem_rdata_q[27]
.sym 111842 soc.cpu.mem_rdata_q[25]
.sym 111843 soc.cpu.mem_rdata_q[24]
.sym 111844 soc.cpu.mem_rdata_q[26]
.sym 111847 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 111848 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 111850 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 111851 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 111852 soc.cpu.decoded_imm[1]
.sym 111853 soc.cpu.mem_rdata_q[27]
.sym 111854 soc.cpu.mem_rdata_q[25]
.sym 111855 soc.cpu.mem_rdata_q[24]
.sym 111856 soc.cpu.mem_rdata_q[26]
.sym 111859 soc.cpu.cpu_state[2]
.sym 111860 resetn
.sym 111865 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 111866 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 111867 soc.cpu.cpuregs_rs1_SB_LUT4_O_14_I2
.sym 111868 soc.cpu.cpuregs.regs.0.0.0_RDATA_8
.sym 111871 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 111872 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 111873 soc.cpu.cpuregs_wrdata[23]
.sym 111877 soc.cpu.cpuregs_wrdata[19]
.sym 111881 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 111889 soc.cpu.decoded_rs2_SB_DFF_Q_2_D
.sym 111894 soc.cpu.decoded_rs2_SB_LUT4_I1_O
.sym 111895 soc.cpu.cpuregs_raddr2[1]
.sym 111896 soc.cpu.cpuregs_raddr2[0]
.sym 111902 soc.cpu.is_slli_srli_srai
.sym 111903 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I3_O
.sym 111904 soc.cpu.cpuregs_raddr2[0]
.sym 111909 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 111910 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 111911 soc.cpu.cpuregs_rs1_SB_LUT4_O_4_I2
.sym 111912 soc.cpu.cpuregs.regs.1.0.1_RDATA_8
.sym 111921 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 111922 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 111923 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 111924 soc.cpu.cpuregs.regs.1.0.1_RDATA_15
.sym 111925 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 111926 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 111927 soc.cpu.cpuregs_rs1_SB_LUT4_O_I2
.sym 111928 soc.cpu.cpuregs.regs.1.0.1_RDATA_12
.sym 111930 soc.cpu.is_slli_srli_srai
.sym 111931 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 111932 soc.cpu.cpuregs_raddr2[2]
.sym 111933 soc.cpu.cpuregs_wrdata[16]
.sym 111938 soc.cpu.cpu_state[4]
.sym 111939 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 111940 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 111942 soc.cpu.is_slli_srli_srai
.sym 111943 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 111944 soc.cpu.cpuregs_raddr2[1]
.sym 111947 soc.cpu.mem_rdata_q[23]
.sym 111948 soc.cpu.mem_rdata_q[22]
.sym 111951 soc.cpu.cpu_state[4]
.sym 111952 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 111954 soc.cpu.cpu_state[4]
.sym 111955 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 111956 soc.cpu.reg_sh[0]
.sym 111958 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 111959 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 111960 soc.cpu.reg_sh[2]
.sym 111963 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 111964 soc.cpu.reg_sh[2]
.sym 111966 soc.cpu.reg_sh[1]
.sym 111967 $PACKER_VCC_NET
.sym 111968 soc.cpu.reg_sh[0]
.sym 111970 soc.cpu.reg_sh[0]
.sym 111974 soc.cpu.reg_sh[1]
.sym 111975 $PACKER_VCC_NET
.sym 111978 soc.cpu.reg_sh[2]
.sym 111979 $PACKER_VCC_NET
.sym 111980 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 111982 soc.cpu.reg_sh[3]
.sym 111983 $PACKER_VCC_NET
.sym 111984 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 111988 $nextpnr_ICESTORM_LC_7$I3
.sym 111989 soc.cpu.reg_sh[4]
.sym 111990 soc.cpu.reg_sh[3]
.sym 111991 soc.cpu.reg_sh[1]
.sym 111992 soc.cpu.reg_sh[0]
.sym 111993 soc.cpu.reg_sh[2]
.sym 111994 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 111995 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 111996 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111998 soc.cpu.cpu_state[4]
.sym 111999 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 112000 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 112002 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 112007 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 112010 $PACKER_VCC_NET
.sym 112011 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 112015 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 112019 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 112024 $nextpnr_ICESTORM_LC_24$I3
.sym 112028 soc.cpu.reg_sh[0]
.sym 112032 soc.cpu.reg_sh[1]
.sym 112033 iomem_wdata[4]
.sym 112041 iomem_wdata[0]
.sym 112065 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_I3_I0
.sym 112066 soc.cpu.mem_la_wdata[0]
.sym 112067 soc.cpu.pcpi_rs1[0]
.sym 112068 soc.cpu.alu_out_SB_LUT4_O_28_I2
.sym 112073 UART_RX$SB_IO_IN
.sym 112077 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_I0_O
.sym 112078 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_I3_O
.sym 112079 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_I2_O
.sym 112080 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_I3_O
.sym 112093 soc.cpu.pcpi_rs2[15]
.sym 112094 soc.cpu.pcpi_rs1[15]
.sym 112095 soc.cpu.pcpi_rs2[13]
.sym 112096 soc.cpu.pcpi_rs1[13]
.sym 112097 soc.cpu.pcpi_rs1[14]
.sym 112098 soc.cpu.pcpi_rs2[14]
.sym 112099 soc.cpu.mem_la_wdata[2]
.sym 112100 soc.cpu.pcpi_rs1[2]
.sym 112107 soc.cpu.mem_la_wdata[4]
.sym 112108 soc.cpu.pcpi_rs1[4]
.sym 112111 soc.cpu.mem_la_wdata[3]
.sym 112112 soc.cpu.pcpi_rs1[3]
.sym 112113 soc.cpu.alu_out_SB_LUT4_O_12_I2
.sym 112114 soc.cpu.alu_out_SB_LUT4_O_27_I2
.sym 112115 soc.cpu.alu_out_SB_LUT4_O_5_I2
.sym 112116 soc.cpu.alu_out_SB_LUT4_O_26_I2
.sym 112117 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_I2_I0
.sym 112118 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_I2_O
.sym 112119 soc.cpu.alu_out_SB_LUT4_O_19_I2
.sym 112120 soc.cpu.alu_out_SB_LUT4_O_25_I2
.sym 112121 soc.cpu.mem_la_wdata[4]
.sym 112122 soc.cpu.pcpi_rs1[4]
.sym 112123 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 112124 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 112125 soc.cpu.alu_out_SB_LUT4_O_27_I0
.sym 112126 soc.cpu.alu_out_SB_LUT4_O_27_I1
.sym 112127 soc.cpu.alu_out_SB_LUT4_O_27_I2
.sym 112128 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 112129 soc.cpu.pcpi_rs2[12]
.sym 112130 soc.cpu.pcpi_rs1[12]
.sym 112131 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 112132 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 112133 soc.cpu.mem_la_wdata[6]
.sym 112134 soc.cpu.pcpi_rs1[6]
.sym 112135 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 112136 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 112137 soc.cpu.alu_out_SB_LUT4_O_12_I0
.sym 112138 soc.cpu.alu_out_SB_LUT4_O_12_I1
.sym 112139 soc.cpu.alu_out_SB_LUT4_O_12_I2
.sym 112140 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 112141 soc.cpu.alu_out_SB_LUT4_O_25_I0
.sym 112142 soc.cpu.alu_out_SB_LUT4_O_25_I1
.sym 112143 soc.cpu.alu_out_SB_LUT4_O_25_I2
.sym 112144 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 112147 soc.cpu.mem_la_wdata[6]
.sym 112148 soc.cpu.pcpi_rs1[6]
.sym 112152 soc.simpleuart.recv_divcnt[14]
.sym 112155 soc.cpu.pcpi_rs2[12]
.sym 112156 soc.cpu.pcpi_rs1[12]
.sym 112157 soc.cpu.alu_out_SB_LUT4_O_19_I0
.sym 112158 soc.cpu.alu_out_SB_LUT4_O_19_I1
.sym 112159 soc.cpu.alu_out_SB_LUT4_O_19_I2
.sym 112160 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 112164 soc.cpu.mem_la_wdata[1]
.sym 112168 soc.simpleuart.recv_divcnt[11]
.sym 112172 soc.cpu.mem_la_wdata[2]
.sym 112176 soc.simpleuart.recv_divcnt[9]
.sym 112177 soc.cpu.pcpi_rs2[19]
.sym 112178 soc.cpu.pcpi_rs1[19]
.sym 112179 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 112180 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 112184 soc.simpleuart.recv_divcnt[13]
.sym 112188 soc.cpu.mem_la_wdata[7]
.sym 112192 soc.simpleuart.recv_divcnt[8]
.sym 112193 soc.cpu.pcpi_rs2[16]
.sym 112194 soc.cpu.pcpi_rs1[16]
.sym 112195 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 112196 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 112200 soc.cpu.pcpi_rs2[13]
.sym 112204 soc.simpleuart.recv_divcnt[23]
.sym 112208 soc.cpu.pcpi_rs2[10]
.sym 112212 soc.cpu.pcpi_rs2[9]
.sym 112216 soc.cpu.pcpi_rs2[15]
.sym 112220 soc.cpu.mem_la_wdata[3]
.sym 112224 soc.simpleuart.recv_divcnt[22]
.sym 112228 soc.cpu.pcpi_rs2[19]
.sym 112232 soc.cpu.pcpi_rs2[22]
.sym 112236 soc.cpu.pcpi_rs2[20]
.sym 112240 soc.cpu.pcpi_rs2[23]
.sym 112244 soc.cpu.pcpi_rs2[21]
.sym 112248 soc.cpu.pcpi_rs2[16]
.sym 112252 soc.cpu.pcpi_rs2[18]
.sym 112255 soc.cpu.pcpi_rs2[19]
.sym 112256 soc.cpu.pcpi_rs1[19]
.sym 112260 soc.cpu.pcpi_rs2[30]
.sym 112261 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I0
.sym 112262 soc.cpu.pcpi_rs2[23]
.sym 112263 soc.cpu.pcpi_rs1[23]
.sym 112264 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 112265 soc.simpleuart.recv_pattern[3]
.sym 112272 soc.cpu.pcpi_rs2[28]
.sym 112273 soc.simpleuart.recv_pattern[4]
.sym 112277 soc.cpu.pcpi_rs2[23]
.sym 112278 soc.cpu.pcpi_rs1[23]
.sym 112279 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 112280 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 112284 soc.cpu.pcpi_rs2[31]
.sym 112285 soc.simpleuart.recv_pattern[5]
.sym 112289 iomem_wdata[5]
.sym 112293 iomem_wdata[6]
.sym 112297 soc.cpu.pcpi_rs2[8]
.sym 112298 soc.cpu.pcpi_rs1[8]
.sym 112299 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 112300 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 112305 soc.cpu.pcpi_rs2[30]
.sym 112306 soc.cpu.pcpi_rs1[30]
.sym 112307 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 112308 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 112313 soc.cpu.pcpi_rs2[20]
.sym 112314 soc.cpu.pcpi_rs1[20]
.sym 112315 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 112316 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 112317 iomem_wdata[3]
.sym 112321 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_I3_I0
.sym 112322 soc.cpu.pcpi_rs2[10]
.sym 112323 soc.cpu.pcpi_rs1[10]
.sym 112324 soc.cpu.alu_out_SB_LUT4_O_11_I2
.sym 112325 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I3_I0
.sym 112326 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 112327 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I3_I2
.sym 112328 soc.cpu.alu_out_SB_LUT4_O_4_I2
.sym 112329 soc.cpu.pcpi_rs2[22]
.sym 112330 soc.cpu.pcpi_rs1[22]
.sym 112331 soc.cpu.pcpi_rs2[21]
.sym 112332 soc.cpu.pcpi_rs1[21]
.sym 112333 soc.cpu.pcpi_rs2[31]
.sym 112334 soc.cpu.pcpi_rs1[31]
.sym 112335 soc.cpu.pcpi_rs2[16]
.sym 112336 soc.cpu.pcpi_rs1[16]
.sym 112337 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_I3_I0
.sym 112338 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I3_O
.sym 112339 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_I3_O
.sym 112340 soc.cpu.alu_out_SB_LUT4_O_7_I2
.sym 112341 soc.cpu.pcpi_rs2[29]
.sym 112342 soc.cpu.pcpi_rs1[29]
.sym 112343 soc.cpu.pcpi_rs2[23]
.sym 112344 soc.cpu.pcpi_rs1[23]
.sym 112347 soc.cpu.pcpi_rs2[24]
.sym 112348 soc.cpu.pcpi_rs1[24]
.sym 112349 soc.cpu.pcpi_rs2[18]
.sym 112350 soc.cpu.pcpi_rs1[18]
.sym 112351 soc.cpu.pcpi_rs2[9]
.sym 112352 soc.cpu.pcpi_rs1[9]
.sym 112357 soc.cpu.mem_la_wdata[4]
.sym 112365 soc.cpu.mem_wordsize[2]
.sym 112366 soc.cpu.mem_wordsize[1]
.sym 112367 soc.cpu.mem_la_wdata[0]
.sym 112368 soc.cpu.pcpi_rs2[16]
.sym 112369 soc.cpu.mem_wordsize[2]
.sym 112370 soc.cpu.mem_wordsize[1]
.sym 112371 soc.cpu.mem_la_wdata[1]
.sym 112372 soc.cpu.pcpi_rs2[17]
.sym 112373 soc.cpu.mem_la_wdata[5]
.sym 112381 soc.cpu.mem_la_wdata[3]
.sym 112385 soc.cpu.mem_la_wdata[1]
.sym 112389 soc.cpu.mem_la_wdata[7]
.sym 112397 soc.cpu.mem_wordsize[2]
.sym 112398 soc.cpu.mem_wordsize[1]
.sym 112399 soc.cpu.mem_la_wdata[6]
.sym 112400 soc.cpu.pcpi_rs2[22]
.sym 112401 soc.cpu.mem_la_wdata[6]
.sym 112405 soc.cpu.mem_la_wdata[0]
.sym 112409 soc.cpu.mem_wordsize[2]
.sym 112410 soc.cpu.mem_wordsize[1]
.sym 112411 soc.cpu.mem_la_wdata[4]
.sym 112412 soc.cpu.pcpi_rs2[20]
.sym 112413 soc.cpu.mem_wordsize[2]
.sym 112414 soc.cpu.mem_wordsize[1]
.sym 112415 soc.cpu.mem_la_wdata[7]
.sym 112416 soc.cpu.pcpi_rs2[23]
.sym 112422 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 112423 soc.cpu.reg_out[7]
.sym 112424 soc.cpu.reg_next_pc[7]
.sym 112425 soc.cpu.mem_la_wdata[2]
.sym 112430 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 112431 soc.cpu.reg_out[8]
.sym 112432 soc.cpu.reg_next_pc[8]
.sym 112434 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 112435 soc.cpu.reg_out[3]
.sym 112436 soc.cpu.reg_next_pc[3]
.sym 112438 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 112439 soc.cpu.reg_out[5]
.sym 112440 soc.cpu.reg_next_pc[5]
.sym 112445 soc.cpu.mem_wordsize[2]
.sym 112446 soc.cpu.mem_wordsize[1]
.sym 112447 soc.cpu.mem_la_wdata[2]
.sym 112448 soc.cpu.pcpi_rs2[18]
.sym 112449 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 112453 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 112457 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 112462 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 112463 soc.cpu.reg_out[17]
.sym 112464 soc.cpu.reg_next_pc[17]
.sym 112465 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 112470 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 112471 soc.cpu.reg_out[27]
.sym 112472 soc.cpu.reg_next_pc[27]
.sym 112474 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 112475 soc.cpu.reg_out[4]
.sym 112476 soc.cpu.reg_next_pc[4]
.sym 112478 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 112479 soc.cpu.reg_out[6]
.sym 112480 soc.cpu.reg_next_pc[6]
.sym 112481 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 112485 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 112489 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 112493 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 112497 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 112505 soc.cpu.mem_rdata_latched[12]
.sym 112510 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 112511 soc.cpu.mem_rdata_latched[12]
.sym 112512 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 112513 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 112514 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 112515 soc.mem_rdata[31]
.sym 112516 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 112518 soc.cpu.is_alu_reg_imm
.sym 112519 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 112520 soc.cpu.instr_jalr
.sym 112522 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1
.sym 112523 soc.cpu.cpu_state[6]
.sym 112524 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.sym 112526 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 112527 soc.cpu.reg_out[18]
.sym 112528 soc.cpu.reg_next_pc[18]
.sym 112529 soc.cpu.latched_is_lh
.sym 112530 soc.cpu.latched_is_lb
.sym 112531 soc.cpu.mem_wordsize[2]
.sym 112532 soc.cpu.mem_wordsize[1]
.sym 112535 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 112536 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 112538 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 112539 soc.cpu.reg_out[21]
.sym 112540 soc.cpu.reg_next_pc[21]
.sym 112541 soc.cpu.cpu_state[6]
.sym 112542 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 112543 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 112544 soc.mem_rdata[21]
.sym 112546 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 112547 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 112548 soc.cpu.latched_is_lh
.sym 112550 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1
.sym 112551 soc.cpu.cpu_state[6]
.sym 112552 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3
.sym 112553 soc.cpu.cpu_state[6]
.sym 112554 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 112555 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 112556 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 112557 soc.cpu.cpu_state[6]
.sym 112558 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 112559 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 112560 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 112561 soc.cpu.cpu_state[6]
.sym 112562 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 112563 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 112564 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 112565 soc.cpu.cpu_state[6]
.sym 112566 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 112567 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 112568 soc.mem_rdata[29]
.sym 112571 soc.cpu.latched_is_lb
.sym 112572 soc.cpu.latched_is_lh
.sym 112573 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 112574 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 112575 soc.mem_rdata[29]
.sym 112576 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 112577 soc.cpu.cpu_state[6]
.sym 112578 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 112579 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 112580 soc.mem_rdata[19]
.sym 112581 soc.cpu.cpu_state[6]
.sym 112582 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 112583 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 112584 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 112586 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1
.sym 112587 soc.cpu.cpu_state[6]
.sym 112588 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3
.sym 112591 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 112592 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 112593 soc.cpu.cpu_state[6]
.sym 112594 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 112595 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 112596 soc.mem_rdata[18]
.sym 112599 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 112600 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 112601 soc.cpu.cpu_state[6]
.sym 112602 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 112603 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 112604 soc.mem_rdata[16]
.sym 112605 soc.cpu.cpu_state[6]
.sym 112606 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 112607 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 112608 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 112609 soc.cpu.decoded_imm_SB_DFFESR_Q_14_D_SB_LUT4_O_I0
.sym 112610 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 112611 soc.cpu.instr_jal
.sym 112612 soc.cpu.decoded_imm_j[17]
.sym 112614 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 112615 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 112616 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 112617 soc.cpu.decoded_imm_SB_DFFESR_Q_15_D_SB_LUT4_O_I0
.sym 112618 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 112619 soc.cpu.instr_jal
.sym 112620 soc.cpu.decoded_imm_j[16]
.sym 112622 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 112623 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 112624 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 112625 soc.cpu.cpu_state[6]
.sym 112626 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 112627 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 112628 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 112630 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 112631 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 112632 soc.cpu.mem_rdata_q[16]
.sym 112633 soc.cpu.decoded_imm_SB_DFFESR_Q_12_D_SB_LUT4_O_I0
.sym 112634 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 112635 soc.cpu.instr_jal
.sym 112636 soc.cpu.decoded_imm_j[19]
.sym 112638 soc.cpu.decoded_imm_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 112639 soc.cpu.decoded_imm_j[3]
.sym 112640 soc.cpu.instr_jal
.sym 112642 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 112643 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 112644 soc.cpu.mem_rdata_q[19]
.sym 112645 soc.cpu.cpu_state[6]
.sym 112646 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 112647 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 112648 soc.mem_rdata[30]
.sym 112649 soc.cpu.cpu_state[6]
.sym 112650 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 112651 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 112652 soc.mem_rdata[24]
.sym 112654 soc.cpu.mem_wordsize[2]
.sym 112655 soc.cpu.pcpi_rs1[1]
.sym 112656 soc.cpu.mem_wordsize[1]
.sym 112658 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 112659 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 112660 soc.cpu.mem_rdata_q[17]
.sym 112662 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1
.sym 112663 soc.cpu.cpu_state[6]
.sym 112664 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3
.sym 112665 soc.cpu.cpu_state[6]
.sym 112666 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 112667 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 112668 soc.mem_rdata[20]
.sym 112673 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 112674 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 112675 soc.cpu.cpu_state[4]
.sym 112676 soc.cpu.pcpi_rs1[4]
.sym 112678 soc.cpu.mem_rdata_q[10]
.sym 112679 soc.cpu.is_sb_sh_sw
.sym 112680 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 112682 soc.cpu.decoded_imm_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 112683 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 112684 soc.cpu.mem_rdata_q[23]
.sym 112687 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 112688 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 112691 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 112692 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 112697 soc.cpu.mem_la_wdata[5]
.sym 112698 soc.cpu.mem_wordsize[1]
.sym 112699 soc.cpu.mem_wordsize[2]
.sym 112700 soc.cpu.pcpi_rs2[13]
.sym 112703 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 112704 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 112706 soc.cpu.mem_la_wdata_SB_LUT4_O_I0
.sym 112707 soc.cpu.pcpi_rs2[15]
.sym 112708 soc.cpu.mem_wordsize[1]
.sym 112709 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I0
.sym 112710 soc.cpu.pcpi_rs2[30]
.sym 112711 soc.cpu.mem_wordsize[2]
.sym 112712 soc.cpu.mem_wordsize[1]
.sym 112714 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I0
.sym 112715 soc.cpu.pcpi_rs2[14]
.sym 112716 soc.cpu.mem_wordsize[1]
.sym 112719 soc.cpu.mem_rdata_latched[12]
.sym 112720 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 112721 soc.cpu.mem_la_wdata_SB_LUT4_O_I0
.sym 112722 soc.cpu.pcpi_rs2[31]
.sym 112723 soc.cpu.mem_wordsize[2]
.sym 112724 soc.cpu.mem_wordsize[1]
.sym 112725 soc.cpu.mem_la_wdata[7]
.sym 112726 soc.cpu.mem_wordsize[1]
.sym 112727 soc.cpu.mem_wordsize[2]
.sym 112728 soc.cpu.pcpi_rs2[15]
.sym 112729 soc.cpu.mem_la_wdata[6]
.sym 112730 soc.cpu.mem_wordsize[1]
.sym 112731 soc.cpu.mem_wordsize[2]
.sym 112732 soc.cpu.pcpi_rs2[14]
.sym 112734 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I0
.sym 112735 soc.cpu.pcpi_rs2[13]
.sym 112736 soc.cpu.mem_wordsize[1]
.sym 112738 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I0
.sym 112739 soc.cpu.pcpi_rs2[8]
.sym 112740 soc.cpu.mem_wordsize[1]
.sym 112741 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I0
.sym 112742 soc.cpu.pcpi_rs2[28]
.sym 112743 soc.cpu.mem_wordsize[2]
.sym 112744 soc.cpu.mem_wordsize[1]
.sym 112745 soc.cpu.mem_la_wdata[0]
.sym 112746 soc.cpu.mem_wordsize[1]
.sym 112747 soc.cpu.mem_wordsize[2]
.sym 112748 soc.cpu.pcpi_rs2[8]
.sym 112749 soc.cpu.mem_la_wdata[4]
.sym 112750 soc.cpu.mem_wordsize[1]
.sym 112751 soc.cpu.mem_wordsize[2]
.sym 112752 soc.cpu.pcpi_rs2[12]
.sym 112754 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I0
.sym 112755 soc.cpu.pcpi_rs2[10]
.sym 112756 soc.cpu.mem_wordsize[1]
.sym 112757 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I0
.sym 112758 soc.cpu.pcpi_rs2[24]
.sym 112759 soc.cpu.mem_wordsize[2]
.sym 112760 soc.cpu.mem_wordsize[1]
.sym 112761 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I0
.sym 112762 soc.cpu.pcpi_rs2[26]
.sym 112763 soc.cpu.mem_wordsize[2]
.sym 112764 soc.cpu.mem_wordsize[1]
.sym 112766 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I0
.sym 112767 soc.cpu.pcpi_rs2[12]
.sym 112768 soc.cpu.mem_wordsize[1]
.sym 112769 soc.cpu.mem_la_wdata[2]
.sym 112770 soc.cpu.mem_wordsize[1]
.sym 112771 soc.cpu.mem_wordsize[2]
.sym 112772 soc.cpu.pcpi_rs2[10]
.sym 112777 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I0
.sym 112778 soc.cpu.pcpi_rs2[25]
.sym 112779 soc.cpu.mem_wordsize[2]
.sym 112780 soc.cpu.mem_wordsize[1]
.sym 112781 soc.cpu.mem_la_wdata[1]
.sym 112782 soc.cpu.mem_wordsize[1]
.sym 112783 soc.cpu.mem_wordsize[2]
.sym 112784 soc.cpu.pcpi_rs2[9]
.sym 112790 soc.cpu.mem_rdata_q[8]
.sym 112791 soc.cpu.is_sb_sh_sw
.sym 112792 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 112794 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I0
.sym 112795 soc.cpu.pcpi_rs2[9]
.sym 112796 soc.cpu.mem_wordsize[1]
.sym 112798 soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 112799 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 112800 soc.cpu.mem_rdata_q[21]
.sym 112801 soc.cpu.decoded_rs2_SB_DFF_Q_1_D
.sym 112805 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 112806 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 112807 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 112808 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 112810 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 112811 soc.cpu.decoded_rs2_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 112812 soc.cpu.cpuregs_raddr2[1]
.sym 112813 soc.cpu.decoded_rs2_SB_DFF_Q_3_D
.sym 112817 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 112818 soc.cpu.cpuregs_raddr2[4]
.sym 112819 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 112820 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 112822 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 112823 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 112824 soc.cpu.cpuregs_raddr2[2]
.sym 112827 soc.cpu.cpuregs_raddr1[4]
.sym 112828 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 112830 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 112831 soc.cpu.decoded_rs2_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 112832 soc.cpu.cpuregs_raddr2[3]
.sym 112833 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 112837 soc.cpu.decoded_rs1_SB_DFF_Q_D
.sym 112846 soc.cpu.cpuregs_raddr2[4]
.sym 112847 soc.cpu.cpuregs_raddr2[3]
.sym 112848 soc.cpu.cpuregs_raddr2[2]
.sym 112862 soc.cpu.is_slli_srli_srai
.sym 112863 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 112864 soc.cpu.cpuregs_raddr2[4]
.sym 112866 soc.cpu.decoded_rs1_SB_LUT4_I1_O
.sym 112867 soc.cpu.cpuregs_raddr1[1]
.sym 112868 soc.cpu.cpuregs_raddr1[0]
.sym 112869 soc.cpu.decoded_rs1_SB_DFF_Q_1_D
.sym 112873 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 112878 soc.cpu.cpuregs_raddr1[4]
.sym 112879 soc.cpu.cpuregs_raddr1[3]
.sym 112880 soc.cpu.cpuregs_raddr1[2]
.sym 112882 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 112883 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 112884 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 112889 soc.cpu.cpuregs_waddr[0]
.sym 112890 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 112891 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 112892 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 112895 soc.cpu.cpuregs_raddr1[0]
.sym 112896 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 112897 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 112901 soc.cpu.cpuregs_waddr[2]
.sym 112902 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 112903 soc.cpu.cpuregs_raddr2[2]
.sym 112904 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 112905 soc.cpu.cpuregs_waddr[1]
.sym 112906 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 112907 soc.cpu.cpuregs_raddr2[1]
.sym 112908 soc.cpu.decoded_rs2_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 112910 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 112911 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 112912 soc.cpu.cpuregs_raddr1[2]
.sym 112913 soc.cpu.decoded_rs1_SB_DFF_Q_2_D
.sym 112918 soc.cpu.is_slli_srli_srai
.sym 112919 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 112920 soc.cpu.cpuregs_raddr2[3]
.sym 112921 soc.cpu.cpuregs_waddr[4]
.sym 112922 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 112923 soc.cpu.cpuregs_waddr[0]
.sym 112924 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 112925 soc.cpu.cpuregs_waddr[3]
.sym 112926 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 112927 soc.cpu.cpuregs_raddr2[3]
.sym 112928 soc.cpu.decoded_rs2_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 112930 soc.cpu.reg_sh[2]
.sym 112934 soc.cpu.reg_sh[3]
.sym 112935 $PACKER_VCC_NET
.sym 112936 soc.cpu.reg_sh[2]
.sym 112937 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 112938 soc.cpu.reg_sh[4]
.sym 112939 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[4]
.sym 112940 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 112941 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 112942 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 112943 soc.cpu.decoded_rs2_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 112944 soc.cpu.decoded_rs2_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 112946 soc.cpu.cpu_state[4]
.sym 112947 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 112948 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 112950 soc.cpu.cpu_state[4]
.sym 112951 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 112952 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 112958 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 112959 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 112960 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 112968 soc.cpu.reg_sh[2]
.sym 112972 soc.cpu.reg_sh[4]
.sym 112973 soc.cpu.cpuregs.wen
.sym 112984 soc.cpu.reg_sh[3]
.sym 112994 soc.simpleuart.recv_state[0]
.sym 112999 soc.simpleuart.recv_state[1]
.sym 113001 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 113003 soc.simpleuart.recv_state[2]
.sym 113004 soc.simpleuart.recv_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 113007 soc.simpleuart.recv_state[3]
.sym 113008 soc.simpleuart.recv_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[3]
.sym 113011 soc.simpleuart.recv_state[1]
.sym 113012 soc.simpleuart.recv_state[0]
.sym 113015 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 113016 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 113017 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 113018 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 113019 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 113020 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 113021 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 113022 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 113023 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 113024 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 113025 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 113026 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 113027 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 113028 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 113030 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 113031 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 113032 resetn
.sym 113034 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 113035 UART_RX_SB_LUT4_I2_I1
.sym 113036 soc.simpleuart.recv_state[2]
.sym 113038 UART_RX_SB_LUT4_I2_I1
.sym 113039 UART_RX$SB_IO_IN
.sym 113040 soc.simpleuart.recv_state[0]
.sym 113042 resetn
.sym 113043 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 113044 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 113049 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 113050 UART_RX_SB_LUT4_I2_O
.sym 113051 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 113052 soc.simpleuart.recv_state[0]
.sym 113060 soc.simpleuart.recv_divcnt[2]
.sym 113064 soc.simpleuart.recv_divcnt[15]
.sym 113068 soc.simpleuart.recv_divcnt[6]
.sym 113072 soc.simpleuart.recv_divcnt[5]
.sym 113073 soc.simpleuart.recv_pattern[7]
.sym 113080 soc.simpleuart.recv_divcnt[1]
.sym 113084 soc.simpleuart.recv_divcnt[7]
.sym 113088 soc.simpleuart.recv_divcnt[3]
.sym 113090 soc.simpleuart.recv_divcnt[0]
.sym 113093 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 113095 soc.simpleuart.recv_divcnt[1]
.sym 113096 soc.simpleuart.recv_divcnt[0]
.sym 113097 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 113099 soc.simpleuart.recv_divcnt[2]
.sym 113100 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 113101 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 113103 soc.simpleuart.recv_divcnt[3]
.sym 113104 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 113105 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 113107 soc.simpleuart.recv_divcnt[4]
.sym 113108 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 113109 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 113111 soc.simpleuart.recv_divcnt[5]
.sym 113112 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 113113 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 113115 soc.simpleuart.recv_divcnt[6]
.sym 113116 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 113117 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 113119 soc.simpleuart.recv_divcnt[7]
.sym 113120 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 113121 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 113123 soc.simpleuart.recv_divcnt[8]
.sym 113124 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 113125 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 113127 soc.simpleuart.recv_divcnt[9]
.sym 113128 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 113129 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 113131 soc.simpleuart.recv_divcnt[10]
.sym 113132 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 113133 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 113135 soc.simpleuart.recv_divcnt[11]
.sym 113136 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 113137 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 113139 soc.simpleuart.recv_divcnt[12]
.sym 113140 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 113141 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 113143 soc.simpleuart.recv_divcnt[13]
.sym 113144 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 113145 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 113147 soc.simpleuart.recv_divcnt[14]
.sym 113148 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 113149 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 113151 soc.simpleuart.recv_divcnt[15]
.sym 113152 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 113153 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 113155 soc.simpleuart.recv_divcnt[16]
.sym 113156 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 113157 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 113159 soc.simpleuart.recv_divcnt[17]
.sym 113160 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 113161 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 113163 soc.simpleuart.recv_divcnt[18]
.sym 113164 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 113165 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 113167 soc.simpleuart.recv_divcnt[19]
.sym 113168 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 113169 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 113171 soc.simpleuart.recv_divcnt[20]
.sym 113172 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 113173 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 113175 soc.simpleuart.recv_divcnt[21]
.sym 113176 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 113177 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 113179 soc.simpleuart.recv_divcnt[22]
.sym 113180 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 113181 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 113183 soc.simpleuart.recv_divcnt[23]
.sym 113184 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 113185 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 113187 soc.simpleuart.recv_divcnt[24]
.sym 113188 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 113189 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 113191 soc.simpleuart.recv_divcnt[25]
.sym 113192 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 113193 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 113195 soc.simpleuart.recv_divcnt[26]
.sym 113196 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 113197 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 113199 soc.simpleuart.recv_divcnt[27]
.sym 113200 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 113201 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 113203 soc.simpleuart.recv_divcnt[28]
.sym 113204 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 113205 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 113207 soc.simpleuart.recv_divcnt[29]
.sym 113208 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 113209 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 113211 soc.simpleuart.recv_divcnt[30]
.sym 113212 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 113214 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 113215 soc.simpleuart.recv_divcnt[31]
.sym 113216 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 113219 soc.simpleuart.recv_buf_valid
.sym 113220 soc.simpleuart.recv_buf_data[2]
.sym 113221 soc.simpleuart.recv_pattern[6]
.sym 113228 soc.simpleuart.recv_divcnt[24]
.sym 113232 soc.simpleuart.recv_divcnt[25]
.sym 113236 soc.simpleuart.recv_divcnt[30]
.sym 113239 soc.simpleuart.recv_buf_valid
.sym 113240 soc.simpleuart.recv_buf_data[0]
.sym 113241 soc.simpleuart.recv_pattern[2]
.sym 113245 soc.simpleuart.recv_pattern[1]
.sym 113249 soc.simpleuart.recv_pattern[6]
.sym 113253 soc.simpleuart.recv_pattern[5]
.sym 113257 soc.simpleuart.recv_pattern[3]
.sym 113263 soc.simpleuart.recv_buf_valid
.sym 113264 soc.simpleuart.recv_buf_data[3]
.sym 113265 soc.simpleuart.recv_pattern[4]
.sym 113272 soc.simpleuart.recv_divcnt[10]
.sym 113273 soc.simpleuart.recv_pattern[2]
.sym 113277 soc.simpleuart.recv_pattern[0]
.sym 113283 soc.simpleuart.recv_buf_valid
.sym 113284 soc.simpleuart.recv_buf_data[7]
.sym 113289 soc.simpleuart.recv_pattern[7]
.sym 113297 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 113298 flash_io3_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 113299 flash_io3_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O
.sym 113300 soc.ram_ready
.sym 113305 soc.simpleuart.recv_pattern[1]
.sym 113309 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 113310 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 113311 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 113312 soc.ram_ready
.sym 113313 iomem_ready_SB_LUT4_I1_O
.sym 113314 iomem_rdata[3]
.sym 113315 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 113316 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 113323 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 113324 soc.spimem_rdata[3]
.sym 113325 soc.spimemio.buffer[3]
.sym 113329 iomem_ready_SB_LUT4_I1_O
.sym 113330 iomem_rdata[1]
.sym 113331 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 113332 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 113333 soc.spimemio.buffer[2]
.sym 113345 P2_3$SB_IO_OUT
.sym 113349 P2_4$SB_IO_OUT
.sym 113357 P2_2$SB_IO_OUT
.sym 113362 soc.cpu.mem_la_firstword_xfer
.sym 113363 soc.cpu.next_pc[2]
.sym 113373 P2_1$SB_IO_OUT
.sym 113382 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 113383 soc.cpu.pcpi_rs1[15]
.sym 113384 soc.cpu.mem_la_addr_SB_LUT4_O_16_I3
.sym 113386 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 113387 soc.cpu.pcpi_rs1[10]
.sym 113388 soc.cpu.mem_la_addr_SB_LUT4_O_21_I3
.sym 113390 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 113391 soc.cpu.pcpi_rs1[14]
.sym 113392 soc.cpu.mem_la_addr_SB_LUT4_O_17_I3
.sym 113394 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 113395 soc.cpu.pcpi_rs1[7]
.sym 113396 soc.cpu.mem_la_addr_SB_LUT4_O_24_I3
.sym 113398 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 113399 soc.cpu.pcpi_rs1[13]
.sym 113400 soc.cpu.mem_la_addr_SB_LUT4_O_18_I3
.sym 113402 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 113403 soc.cpu.pcpi_rs1[11]
.sym 113404 soc.cpu.mem_la_addr_SB_LUT4_O_20_I3
.sym 113410 soc.cpu.mem_la_firstword_xfer
.sym 113411 soc.cpu.next_pc[2]
.sym 113415 soc.cpu.next_pc[3]
.sym 113416 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 113419 soc.cpu.next_pc[4]
.sym 113420 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 113423 soc.cpu.next_pc[5]
.sym 113424 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 113427 soc.cpu.next_pc[6]
.sym 113428 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 113431 soc.cpu.next_pc[7]
.sym 113432 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 113435 soc.cpu.next_pc[8]
.sym 113436 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 113439 soc.cpu.next_pc[9]
.sym 113440 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 113443 soc.cpu.next_pc[10]
.sym 113444 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 113447 soc.cpu.next_pc[11]
.sym 113448 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 113451 soc.cpu.next_pc[12]
.sym 113452 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 113455 soc.cpu.next_pc[13]
.sym 113456 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 113459 soc.cpu.next_pc[14]
.sym 113460 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 113463 soc.cpu.next_pc[15]
.sym 113464 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 113467 soc.cpu.next_pc[16]
.sym 113468 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 113471 soc.cpu.next_pc[17]
.sym 113472 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 113475 soc.cpu.next_pc[18]
.sym 113476 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 113479 soc.cpu.next_pc[19]
.sym 113480 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 113483 soc.cpu.next_pc[20]
.sym 113484 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 113487 soc.cpu.next_pc[21]
.sym 113488 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 113491 soc.cpu.next_pc[22]
.sym 113492 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 113495 soc.cpu.next_pc[23]
.sym 113496 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 113499 soc.cpu.next_pc[24]
.sym 113500 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 113503 soc.cpu.next_pc[25]
.sym 113504 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 113507 soc.cpu.next_pc[26]
.sym 113508 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 113511 soc.cpu.next_pc[27]
.sym 113512 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 113515 soc.cpu.next_pc[28]
.sym 113516 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 113519 soc.cpu.next_pc[29]
.sym 113520 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 113523 soc.cpu.next_pc[30]
.sym 113524 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 113525 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 113526 soc.cpu.pcpi_rs1[31]
.sym 113527 soc.cpu.next_pc[31]
.sym 113528 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 113531 soc.cpu.latched_is_lb
.sym 113532 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.sym 113534 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 113535 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 113536 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 113538 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 113539 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 113540 soc.cpu.mem_rdata_q[15]
.sym 113541 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 113542 soc.mem_rdata[27]
.sym 113543 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 113544 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113545 soc.cpu.cpu_state[6]
.sym 113546 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 113547 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 113548 soc.mem_rdata[27]
.sym 113549 soc.cpu.decoded_imm_SB_DFFESR_Q_16_D_SB_LUT4_O_I0
.sym 113550 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 113551 soc.cpu.instr_jal
.sym 113552 soc.cpu.decoded_imm_j[15]
.sym 113554 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 113555 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 113556 soc.cpu.mem_wordsize[1]
.sym 113557 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 113558 soc.mem_rdata[25]
.sym 113559 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 113560 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113561 soc.cpu.cpu_state[6]
.sym 113562 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 113563 soc.cpu.latched_is_lh_SB_LUT4_I0_O
.sym 113564 soc.mem_rdata[17]
.sym 113567 soc.mem_rdata[17]
.sym 113568 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 113570 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 113571 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 113572 soc.cpu.mem_rdata_q[18]
.sym 113574 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 113575 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 113576 soc.cpu.mem_wordsize[1]
.sym 113579 soc.mem_rdata[22]
.sym 113580 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 113582 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 113583 soc.cpu.mem_rdata_latched[5]
.sym 113584 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 113586 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 113587 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 113588 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 113589 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 113590 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 113591 soc.mem_rdata[24]
.sym 113592 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 113593 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 113594 soc.mem_rdata[30]
.sym 113595 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 113596 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 113597 soc.cpu.pcpi_rs1[0]
.sym 113598 soc.cpu.pcpi_rs1[1]
.sym 113599 soc.mem_rdata[30]
.sym 113600 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 113602 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 113603 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 113604 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 113606 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 113607 soc.cpu.mem_rdata_latched[3]
.sym 113608 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 113609 soc.cpu.cpu_state[6]
.sym 113610 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 113611 soc.cpu.mem_wordsize[1]
.sym 113612 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 113614 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 113615 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 113616 soc.cpu.mem_wordsize[1]
.sym 113618 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 113619 soc.mem_rdata[19]
.sym 113620 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 113623 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 113624 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 113625 soc.cpu.pcpi_rs1[0]
.sym 113626 soc.cpu.pcpi_rs1[1]
.sym 113627 soc.mem_rdata[27]
.sym 113628 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113629 soc.cpu.pcpi_rs1[0]
.sym 113630 soc.cpu.pcpi_rs1[1]
.sym 113631 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 113632 soc.mem_rdata[24]
.sym 113633 soc.cpu.mem_wordsize[2]
.sym 113634 soc.cpu.mem_wordsize[1]
.sym 113635 soc.cpu.mem_la_wdata[5]
.sym 113636 soc.cpu.pcpi_rs2[21]
.sym 113639 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_I2_O
.sym 113640 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 113641 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I0
.sym 113642 soc.cpu.pcpi_rs2[27]
.sym 113643 soc.cpu.mem_wordsize[2]
.sym 113644 soc.cpu.mem_wordsize[1]
.sym 113645 soc.cpu.mem_la_wdata[3]
.sym 113646 soc.cpu.mem_wordsize[1]
.sym 113647 soc.cpu.mem_wordsize[2]
.sym 113648 soc.cpu.pcpi_rs2[11]
.sym 113649 soc.cpu.mem_wordsize[2]
.sym 113650 soc.cpu.mem_wordsize[1]
.sym 113651 soc.cpu.mem_la_wdata[3]
.sym 113652 soc.cpu.pcpi_rs2[19]
.sym 113654 soc.cpu.mem_xfer
.sym 113655 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_I2_O
.sym 113656 soc.cpu.mem_rdata_q[18]
.sym 113657 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I0
.sym 113658 soc.cpu.pcpi_rs2[29]
.sym 113659 soc.cpu.mem_wordsize[2]
.sym 113660 soc.cpu.mem_wordsize[1]
.sym 113662 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I0
.sym 113663 soc.cpu.pcpi_rs2[11]
.sym 113664 soc.cpu.mem_wordsize[1]
.sym 113666 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1
.sym 113667 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 113668 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113670 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 113671 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 113672 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 113673 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 113678 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 113679 soc.cpu.mem_rdata_latched[6]
.sym 113680 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 113683 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 113684 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 113686 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 113687 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 113688 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 113691 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 113692 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 113695 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 113696 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 113698 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 113699 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 113700 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 113702 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 113703 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 113704 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 113710 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 113711 soc.cpu.mem_rdata_latched[12]
.sym 113712 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 113715 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 113716 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 113726 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 113727 soc.cpu.mem_rdata_latched[12]
.sym 113728 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 113729 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0
.sym 113730 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 113731 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 113732 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 113735 soc.cpu.mem_rdata_latched[3]
.sym 113736 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 113738 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 113739 soc.cpu.cpuregs_raddr2[0]
.sym 113740 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 113742 soc.cpu.mem_do_rinst
.sym 113743 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 113744 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 113746 soc.cpu.mem_rdata_q[9]
.sym 113747 soc.cpu.is_sb_sh_sw
.sym 113748 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 113749 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113750 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 113751 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 113752 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 113754 soc.cpu.mem_rdata_latched[6]
.sym 113755 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113756 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 113759 soc.cpu.mem_rdata_latched[1]
.sym 113760 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113761 soc.cpu.decoded_rs2_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 113762 soc.cpu.mem_rdata_latched[3]
.sym 113763 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 113764 soc.cpu.decoded_rs2_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 113766 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 113767 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113768 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 113770 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 113771 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 113772 soc.cpu.decoded_rs2_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113773 soc.cpu.mem_rdata_latched[2]
.sym 113774 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 113775 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 113776 soc.cpu.decoded_rs2_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113777 soc.cpu.decoded_rs2_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 113778 soc.cpu.mem_rdata_latched[4]
.sym 113779 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 113780 soc.cpu.decoded_rs2_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 113781 soc.cpu.decoded_rs2_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113782 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 113783 soc.cpu.mem_rdata_latched[5]
.sym 113784 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113785 soc.cpu.decoded_rs2_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 113786 soc.cpu.decoded_rs2_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 113787 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 113788 soc.cpu.decoded_rs2_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 113789 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 113790 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 113791 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 113792 soc.cpu.mem_rdata_latched[6]
.sym 113794 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 113795 soc.cpu.mem_rdata_latched[12]
.sym 113796 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 113799 soc.cpu.mem_rdata_latched[5]
.sym 113800 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 113801 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1
.sym 113802 soc.cpu.mem_rdata_latched[6]
.sym 113803 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 113804 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_I0_I3
.sym 113806 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 113807 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 113808 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 113809 soc.cpu.cpuregs_waddr[4]
.sym 113810 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 113811 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 113812 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 113814 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 113815 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 113816 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 113819 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 113820 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 113822 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 113823 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 113824 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 113827 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 113828 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 113830 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113831 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 113832 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 113835 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 113836 soc.cpu.mem_rdata_latched[12]
.sym 113837 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 113838 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 113839 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 113840 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 113843 soc.cpu.cpuregs_raddr1[3]
.sym 113844 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 113846 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 113847 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113848 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 113851 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 113852 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 113853 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 113854 soc.cpu.cpuregs_waddr[3]
.sym 113855 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 113856 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 113858 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 113859 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 113860 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 113861 soc.cpu.mem_rdata_latched[2]
.sym 113862 soc.cpu.mem_rdata_latched[3]
.sym 113863 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 113864 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 113866 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 113867 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 113868 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 113869 soc.cpu.cpuregs_waddr[2]
.sym 113870 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 113871 soc.cpu.cpuregs_raddr1[2]
.sym 113872 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 113875 soc.cpu.mem_rdata_latched[5]
.sym 113876 soc.cpu.mem_rdata_latched[4]
.sym 113877 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 113878 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 113879 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 113880 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 113883 resetn
.sym 113884 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 113887 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 113888 soc.cpu.mem_rdata_latched[12]
.sym 113889 soc.cpu.cpuregs_waddr[1]
.sym 113890 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 113891 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 113892 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 113893 soc.cpu.cpuregs.wen
.sym 113899 soc.cpu.cpuregs_raddr1[1]
.sym 113900 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 113902 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 113903 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 113904 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 113906 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 113907 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 113908 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 113910 soc.cpu.mem_rdata_latched[2]
.sym 113911 soc.cpu.mem_rdata_latched[3]
.sym 113912 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 113915 soc.cpu.instr_auipc
.sym 113916 soc.cpu.instr_lui
.sym 113919 soc.cpu.mem_rdata_latched[6]
.sym 113920 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 113971 soc.simpleuart.recv_state[3]
.sym 113972 soc.simpleuart.recv_state[1]
.sym 113973 soc.simpleuart.recv_state[1]
.sym 113974 soc.simpleuart.recv_state[3]
.sym 113975 soc.simpleuart.recv_state[0]
.sym 113976 soc.simpleuart.recv_state[2]
.sym 113977 iomem_wdata[5]
.sym 113988 soc.simpleuart.recv_divcnt[0]
.sym 113991 soc.simpleuart.recv_divcnt[0]
.sym 113992 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 113993 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 113994 soc.simpleuart.recv_state[0]
.sym 113995 UART_RX_SB_LUT4_I2_I1
.sym 113996 soc.simpleuart.recv_state[2]
.sym 114001 UART_RX_SB_LUT4_I2_I1
.sym 114002 soc.simpleuart.recv_state[0]
.sym 114003 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 114004 soc.simpleuart.recv_state[2]
.sym 114018 soc.simpleuart_reg_div_do[0]
.sym 114019 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_29_I1
.sym 114022 soc.simpleuart_reg_div_do[1]
.sym 114023 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 114026 soc.simpleuart_reg_div_do[2]
.sym 114027 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 114030 soc.simpleuart_reg_div_do[3]
.sym 114031 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 114034 soc.simpleuart_reg_div_do[4]
.sym 114035 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 114038 soc.simpleuart_reg_div_do[5]
.sym 114039 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 114042 soc.simpleuart_reg_div_do[6]
.sym 114043 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 114046 soc.simpleuart_reg_div_do[7]
.sym 114047 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 114050 soc.simpleuart_reg_div_do[8]
.sym 114051 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 114054 soc.simpleuart_reg_div_do[9]
.sym 114055 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 114058 soc.simpleuart_reg_div_do[10]
.sym 114059 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 114062 soc.simpleuart_reg_div_do[11]
.sym 114063 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 114066 soc.simpleuart_reg_div_do[12]
.sym 114067 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 114070 soc.simpleuart_reg_div_do[13]
.sym 114071 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 114074 soc.simpleuart_reg_div_do[14]
.sym 114075 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 114078 soc.simpleuart_reg_div_do[15]
.sym 114079 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 114082 soc.simpleuart_reg_div_do[16]
.sym 114083 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 114086 soc.simpleuart_reg_div_do[17]
.sym 114087 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 114090 soc.simpleuart_reg_div_do[18]
.sym 114091 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 114094 soc.simpleuart_reg_div_do[19]
.sym 114095 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 114098 soc.simpleuart_reg_div_do[20]
.sym 114099 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 114102 soc.simpleuart_reg_div_do[21]
.sym 114103 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 114106 soc.simpleuart_reg_div_do[22]
.sym 114107 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 114110 soc.simpleuart_reg_div_do[23]
.sym 114111 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 114114 soc.simpleuart_reg_div_do[24]
.sym 114115 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_13_I1
.sym 114118 soc.simpleuart_reg_div_do[25]
.sym 114119 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 114122 soc.simpleuart_reg_div_do[26]
.sym 114123 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 114126 soc.simpleuart_reg_div_do[27]
.sym 114127 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 114130 soc.simpleuart_reg_div_do[28]
.sym 114131 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 114134 soc.simpleuart_reg_div_do[29]
.sym 114135 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 114138 soc.simpleuart_reg_div_do[30]
.sym 114139 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 114142 soc.simpleuart_reg_div_do[31]
.sym 114143 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 114146 $PACKER_VCC_NET
.sym 114148 $nextpnr_ICESTORM_LC_10$I3
.sym 114150 resetn
.sym 114151 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 114152 $nextpnr_ICESTORM_LC_10$COUT
.sym 114154 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 114155 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 114156 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 114160 soc.simpleuart.recv_divcnt[18]
.sym 114164 soc.simpleuart.recv_divcnt[17]
.sym 114168 soc.simpleuart.recv_divcnt[26]
.sym 114172 soc.simpleuart.recv_divcnt[28]
.sym 114176 soc.simpleuart.recv_divcnt[16]
.sym 114178 soc.simpleuart_reg_div_do[1]
.sym 114179 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_29_I1
.sym 114182 soc.simpleuart_reg_div_do[2]
.sym 114183 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 114186 soc.simpleuart_reg_div_do[3]
.sym 114187 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 114190 soc.simpleuart_reg_div_do[4]
.sym 114191 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 114194 soc.simpleuart_reg_div_do[5]
.sym 114195 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 114198 soc.simpleuart_reg_div_do[6]
.sym 114199 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 114202 soc.simpleuart_reg_div_do[7]
.sym 114203 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 114206 soc.simpleuart_reg_div_do[8]
.sym 114207 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 114210 soc.simpleuart_reg_div_do[9]
.sym 114211 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 114214 soc.simpleuart_reg_div_do[10]
.sym 114215 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 114218 soc.simpleuart_reg_div_do[11]
.sym 114219 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 114222 soc.simpleuart_reg_div_do[12]
.sym 114223 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 114226 soc.simpleuart_reg_div_do[13]
.sym 114227 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 114230 soc.simpleuart_reg_div_do[14]
.sym 114231 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 114234 soc.simpleuart_reg_div_do[15]
.sym 114235 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 114238 soc.simpleuart_reg_div_do[16]
.sym 114239 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 114242 soc.simpleuart_reg_div_do[17]
.sym 114243 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 114246 soc.simpleuart_reg_div_do[18]
.sym 114247 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 114250 soc.simpleuart_reg_div_do[19]
.sym 114251 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 114254 soc.simpleuart_reg_div_do[20]
.sym 114255 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 114258 soc.simpleuart_reg_div_do[21]
.sym 114259 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 114262 soc.simpleuart_reg_div_do[22]
.sym 114263 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 114266 soc.simpleuart_reg_div_do[23]
.sym 114267 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 114270 soc.simpleuart_reg_div_do[24]
.sym 114271 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 114274 soc.simpleuart_reg_div_do[25]
.sym 114275 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_13_I1
.sym 114278 soc.simpleuart_reg_div_do[26]
.sym 114279 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 114282 soc.simpleuart_reg_div_do[27]
.sym 114283 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 114286 soc.simpleuart_reg_div_do[28]
.sym 114287 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 114290 soc.simpleuart_reg_div_do[29]
.sym 114291 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 114294 soc.simpleuart_reg_div_do[30]
.sym 114295 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 114298 soc.simpleuart_reg_div_do[31]
.sym 114299 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 114304 $nextpnr_ICESTORM_LC_27$I3
.sym 114305 iomem_addr[11]
.sym 114306 iomem_addr[10]
.sym 114307 iomem_addr[9]
.sym 114308 iomem_addr[8]
.sym 114310 resetn
.sym 114311 iomem_wstrb[0]
.sym 114312 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 114313 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 114314 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 114315 iomem_rdata[2]
.sym 114316 iomem_ready_SB_LUT4_I1_O
.sym 114319 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 114320 soc.spimem_rdata[1]
.sym 114321 iomem_addr[15]
.sym 114322 iomem_addr[14]
.sym 114323 iomem_addr[13]
.sym 114324 iomem_addr[12]
.sym 114325 P2_8$SB_IO_OUT
.sym 114329 iomem_addr[23]
.sym 114330 iomem_addr[22]
.sym 114331 iomem_addr[21]
.sym 114332 iomem_addr[20]
.sym 114334 iomem_ready_SB_LUT4_I1_O
.sym 114335 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 114336 soc.spimem_rdata[2]
.sym 114338 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 114339 soc.cpu.pcpi_rs1[9]
.sym 114340 soc.cpu.mem_la_addr_SB_LUT4_O_22_I3
.sym 114342 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 114343 soc.cpu.pcpi_rs1[22]
.sym 114344 soc.cpu.mem_la_addr_SB_LUT4_O_9_I3
.sym 114346 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 114347 soc.cpu.pcpi_rs1[16]
.sym 114348 soc.cpu.mem_la_addr_SB_LUT4_O_15_I3
.sym 114350 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 114351 soc.cpu.pcpi_rs1[8]
.sym 114352 soc.cpu.mem_la_addr_SB_LUT4_O_23_I3
.sym 114354 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 114355 soc.cpu.pcpi_rs1[23]
.sym 114356 soc.cpu.mem_la_addr_SB_LUT4_O_8_I3
.sym 114358 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 114359 soc.cpu.pcpi_rs1[12]
.sym 114360 soc.cpu.mem_la_addr_SB_LUT4_O_19_I3
.sym 114362 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 114363 soc.cpu.pcpi_rs1[21]
.sym 114364 soc.cpu.mem_la_addr_SB_LUT4_O_10_I3
.sym 114366 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 114367 soc.cpu.pcpi_rs1[20]
.sym 114368 soc.cpu.mem_la_addr_SB_LUT4_O_11_I3
.sym 114371 soc.cpu.trap_SB_LUT4_I3_1_O
.sym 114372 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 114373 iomem_addr[25]
.sym 114374 iomem_addr[24]
.sym 114375 iomem_addr[27]
.sym 114376 iomem_addr[26]
.sym 114379 iomem_rdata[7]
.sym 114380 iomem_ready_SB_LUT4_I1_O
.sym 114381 iomem_wdata[1]
.sym 114387 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 114388 iomem_ready_SB_LUT4_I3_O
.sym 114389 iomem_wdata[6]
.sym 114393 iomem_wdata[7]
.sym 114397 iomem_addr[17]
.sym 114398 iomem_addr[25]
.sym 114399 iomem_addr[24]
.sym 114400 iomem_addr[16]
.sym 114402 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 114403 soc.cpu.pcpi_rs1[27]
.sym 114404 soc.cpu.mem_la_addr_SB_LUT4_O_4_I3
.sym 114406 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 114407 soc.cpu.pcpi_rs1[24]
.sym 114408 soc.cpu.mem_la_addr_SB_LUT4_O_7_I3
.sym 114410 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 114411 soc.cpu.pcpi_rs1[30]
.sym 114412 soc.cpu.mem_la_addr_SB_LUT4_O_1_I3
.sym 114414 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 114415 soc.cpu.pcpi_rs1[17]
.sym 114416 soc.cpu.mem_la_addr_SB_LUT4_O_14_I3
.sym 114418 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 114419 soc.cpu.pcpi_rs1[25]
.sym 114420 soc.cpu.mem_la_addr_SB_LUT4_O_6_I3
.sym 114422 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 114423 soc.cpu.pcpi_rs1[28]
.sym 114424 soc.cpu.mem_la_addr_SB_LUT4_O_3_I3
.sym 114426 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 114427 soc.cpu.pcpi_rs1[29]
.sym 114428 soc.cpu.mem_la_addr_SB_LUT4_O_2_I3
.sym 114430 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 114431 soc.cpu.pcpi_rs1[26]
.sym 114432 soc.cpu.mem_la_addr_SB_LUT4_O_5_I3
.sym 114433 soc.cpu.pcpi_rs1[0]
.sym 114434 soc.cpu.pcpi_rs1[1]
.sym 114435 soc.mem_rdata[26]
.sym 114436 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114445 soc.cpu.cpu_state[6]
.sym 114446 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 114447 soc.cpu.mem_wordsize[1]
.sym 114448 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 114451 soc.cpu.mem_wordsize[2]
.sym 114452 soc.cpu.pcpi_rs1[1]
.sym 114453 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 114454 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 114455 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114456 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114461 soc.cpu.pcpi_rs1[1]
.sym 114462 soc.cpu.mem_wordsize[2]
.sym 114463 soc.cpu.mem_wordsize[1]
.sym 114464 soc.cpu.pcpi_rs1[0]
.sym 114466 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114467 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114468 soc.cpu.mem_wordsize[1]
.sym 114469 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 114470 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 114471 soc.mem_rdata[18]
.sym 114472 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 114474 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 114475 soc.cpu.mem_rdata_latched[12]
.sym 114476 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114477 soc.cpu.pcpi_rs1[0]
.sym 114478 soc.cpu.pcpi_rs1[1]
.sym 114479 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114480 soc.mem_rdata[29]
.sym 114482 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 114483 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 114484 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 114485 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 114486 soc.mem_rdata[26]
.sym 114487 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114488 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114490 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 114491 soc.cpu.mem_rdata_latched[12]
.sym 114492 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 114495 soc.mem_rdata[21]
.sym 114496 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 114497 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114498 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 114499 soc.mem_rdata[28]
.sym 114500 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 114501 soc.cpu.pcpi_rs1[0]
.sym 114502 soc.cpu.pcpi_rs1[1]
.sym 114503 soc.mem_rdata[25]
.sym 114504 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114506 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 114507 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 114508 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 114510 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 114511 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114512 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 114515 soc.mem_rdata[20]
.sym 114516 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 114518 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114519 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114520 soc.cpu.mem_wordsize[1]
.sym 114522 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 114523 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114524 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 114525 soc.cpu.pcpi_rs1[0]
.sym 114526 soc.cpu.pcpi_rs1[1]
.sym 114527 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 114528 soc.mem_rdata[28]
.sym 114530 soc.cpu.mem_xfer
.sym 114531 soc.mem_rdata[18]
.sym 114532 soc.cpu.mem_rdata_q[18]
.sym 114533 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 114534 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 114535 soc.mem_rdata[16]
.sym 114536 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 114537 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 114538 soc.cpu.mem_xfer
.sym 114539 soc.cpu.mem_rdata_latched[1]
.sym 114540 soc.cpu.mem_rdata_latched[0]
.sym 114541 iomem_wdata[11]
.sym 114545 iomem_wdata[10]
.sym 114550 soc.cpu.mem_xfer
.sym 114551 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 114552 soc.cpu.mem_rdata_q[0]
.sym 114553 soc.cpu.mem_xfer
.sym 114554 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 114555 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 114556 soc.cpu.mem_rdata_q[2]
.sym 114558 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114559 soc.cpu.pcpi_rs1[1]
.sym 114560 soc.cpu.pcpi_rs1[0]
.sym 114562 soc.cpu.mem_la_secondword
.sym 114563 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114564 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114566 soc.cpu.mem_la_secondword
.sym 114567 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2
.sym 114568 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_I2_I3
.sym 114569 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 114570 soc.cpu.mem_xfer
.sym 114571 soc.mem_rdata[19]
.sym 114572 soc.cpu.mem_rdata_q[19]
.sym 114574 soc.cpu.mem_xfer
.sym 114575 soc.mem_rdata[19]
.sym 114576 soc.cpu.mem_rdata_q[19]
.sym 114577 soc.cpu.mem_xfer
.sym 114578 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 114579 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 114580 soc.cpu.mem_rdata_q[3]
.sym 114582 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 114583 soc.cpu.mem_rdata_latched[2]
.sym 114584 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 114586 soc.cpu.mem_xfer
.sym 114587 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114588 soc.cpu.mem_rdata_q[16]
.sym 114590 soc.cpu.mem_xfer
.sym 114591 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 114592 soc.cpu.mem_rdata_q[17]
.sym 114594 soc.cpu.mem_xfer
.sym 114595 soc.mem_rdata[16]
.sym 114596 soc.cpu.mem_rdata_q[16]
.sym 114598 soc.cpu.mem_xfer
.sym 114599 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 114600 soc.cpu.mem_rdata_q[15]
.sym 114602 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 114603 soc.cpu.mem_rdata_latched[5]
.sym 114604 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3
.sym 114606 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 114607 soc.cpu.mem_rdata_latched[6]
.sym 114608 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 114610 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 114611 soc.cpu.mem_rdata_latched[12]
.sym 114612 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 114616 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 114618 soc.cpu.mem_la_secondword
.sym 114619 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3
.sym 114620 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_I3
.sym 114621 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 114622 soc.cpu.mem_16bit_buffer[3]
.sym 114623 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2
.sym 114624 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3
.sym 114626 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 114627 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114628 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 114631 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 114632 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 114635 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 114636 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 114637 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 114638 soc.cpu.mem_rdata_latched[12]
.sym 114639 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114640 soc.cpu.mem_rdata_latched[3]
.sym 114641 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 114642 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 114643 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114644 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 114645 soc.cpu.mem_la_secondword
.sym 114646 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 114647 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114648 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114650 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 114651 soc.cpu.mem_rdata_latched[4]
.sym 114652 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 114655 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 114656 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 114657 soc.cpu.mem_xfer
.sym 114658 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 114659 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114660 soc.cpu.mem_rdata_q[10]
.sym 114663 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114664 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 114667 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114668 soc.cpu.mem_rdata_latched[12]
.sym 114671 soc.cpu.mem_rdata_latched[5]
.sym 114672 soc.cpu.mem_rdata_latched[6]
.sym 114674 soc.cpu.mem_xfer
.sym 114675 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 114676 soc.cpu.mem_rdata_q[19]
.sym 114678 soc.cpu.mem_xfer
.sym 114679 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 114680 soc.cpu.mem_rdata_q[30]
.sym 114681 soc.cpu.mem_xfer
.sym 114682 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 114683 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114684 soc.cpu.mem_rdata_q[11]
.sym 114687 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I2_O
.sym 114688 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 114689 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 114690 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 114691 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114692 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 114695 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 114696 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 114699 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 114700 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 114701 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 114702 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 114703 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 114704 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114705 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 114706 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114707 soc.cpu.mem_rdata_latched[4]
.sym 114708 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114711 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 114712 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 114714 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 114715 soc.cpu.mem_rdata_latched[12]
.sym 114716 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114717 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 114718 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114719 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 114720 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 114721 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 114722 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 114723 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114724 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114725 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114726 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114727 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114728 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114731 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114732 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 114735 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 114736 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 114737 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 114738 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 114739 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 114740 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 114741 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 114742 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114743 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 114744 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 114745 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114746 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114747 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 114748 soc.cpu.mem_rdata_latched[0]
.sym 114749 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114750 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 114751 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114752 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114753 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 114754 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 114755 soc.cpu.mem_rdata_latched[12]
.sym 114756 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 114757 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114758 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114759 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114760 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 114761 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114762 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 114763 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 114764 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114766 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114767 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 114768 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114769 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 114770 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 114771 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114772 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114775 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114776 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114777 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114778 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 114779 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114780 soc.cpu.mem_rdata_latched[12]
.sym 114783 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 114784 soc.cpu.mem_rdata_latched[12]
.sym 114786 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 114787 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 114788 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 114789 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 114790 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 114791 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 114792 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 114795 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114796 soc.cpu.mem_rdata_latched[3]
.sym 114797 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 114798 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 114799 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 114800 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 114803 soc.cpu.mem_rdata_latched[1]
.sym 114804 soc.cpu.mem_rdata_latched[0]
.sym 114807 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114808 soc.cpu.mem_rdata_latched[12]
.sym 114810 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 114811 soc.cpu.mem_16bit_buffer[12]
.sym 114812 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3
.sym 114814 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114815 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114816 soc.cpu.mem_rdata_latched[12]
.sym 114817 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 114818 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 114819 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114820 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114821 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 114822 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 114823 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 114824 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 114826 soc.cpu.mem_rdata_latched[12]
.sym 114827 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114828 soc.cpu.mem_rdata_latched[3]
.sym 114830 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114831 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 114832 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114833 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114834 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 114835 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114836 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 114839 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114840 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 114841 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 114842 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 114843 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 114844 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114846 soc.cpu.mem_xfer
.sym 114847 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 114848 soc.cpu.mem_rdata_q[21]
.sym 114851 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 114852 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 114854 soc.cpu.mem_rdata_latched[4]
.sym 114855 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 114856 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 114857 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 114858 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 114859 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 114860 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 114862 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 114863 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 114864 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 114865 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 114866 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 114867 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114868 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 114870 soc.cpu.mem_rdata_latched[2]
.sym 114871 soc.cpu.mem_rdata_latched[3]
.sym 114872 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 114874 soc.cpu.mem_rdata_latched[4]
.sym 114875 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 114876 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 114878 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 114879 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 114880 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 114893 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 114894 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_I0
.sym 114895 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 114896 soc.cpu.mem_rdata_latched[12]
.sym 114905 soc.cpu.mem_rdata_latched[4]
.sym 114906 soc.cpu.mem_rdata_latched[5]
.sym 114907 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 114908 soc.cpu.mem_rdata_latched[6]
.sym 114909 soc.cpu.mem_rdata_latched[4]
.sym 114910 soc.cpu.mem_rdata_latched[5]
.sym 114911 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 114912 soc.cpu.mem_rdata_latched[6]
.sym 114913 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 114914 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 114915 iomem_wdata[7]
.sym 114916 soc.simpleuart.send_pattern[9]
.sym 114918 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 114919 soc.simpleuart.send_pattern[1]
.sym 114920 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 114945 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 114946 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 114947 iomem_wdata[0]
.sym 114948 soc.simpleuart.send_pattern[2]
.sym 114953 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 114954 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 114955 iomem_wdata[6]
.sym 114956 soc.simpleuart.send_pattern[8]
.sym 114957 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 114958 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 114959 iomem_wdata[1]
.sym 114960 soc.simpleuart.send_pattern[3]
.sym 114961 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 114962 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 114963 iomem_wdata[4]
.sym 114964 soc.simpleuart.send_pattern[6]
.sym 114965 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 114966 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 114967 iomem_wdata[2]
.sym 114968 soc.simpleuart.send_pattern[4]
.sym 114969 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 114970 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 114971 iomem_wdata[3]
.sym 114972 soc.simpleuart.send_pattern[5]
.sym 114973 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 114974 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 114975 iomem_wdata[5]
.sym 114976 soc.simpleuart.send_pattern[7]
.sym 114979 iomem_wstrb[1]
.sym 114980 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 114986 iomem_wstrb[0]
.sym 114987 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 114988 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114991 iomem_wstrb[0]
.sym 114992 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 115004 soc.simpleuart_reg_div_do[2]
.sym 115009 soc.simpleuart.send_divcnt[19]
.sym 115010 soc.simpleuart_reg_div_do[19]
.sym 115011 soc.simpleuart.send_divcnt[5]
.sym 115012 soc.simpleuart_reg_div_do[5]
.sym 115016 soc.simpleuart_reg_div_do[3]
.sym 115017 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 115018 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 115019 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115020 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115024 soc.simpleuart_reg_div_do[5]
.sym 115025 soc.simpleuart.send_divcnt[9]
.sym 115026 soc.simpleuart_reg_div_do[9]
.sym 115027 soc.simpleuart_reg_div_do[11]
.sym 115028 soc.simpleuart.send_divcnt[11]
.sym 115032 soc.simpleuart_reg_div_do[0]
.sym 115036 soc.simpleuart_reg_div_do[10]
.sym 115040 soc.simpleuart_reg_div_do[1]
.sym 115041 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 115042 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 115043 soc.simpleuart.send_divcnt[20]
.sym 115044 soc.simpleuart_reg_div_do[20]
.sym 115048 soc.simpleuart_reg_div_do[12]
.sym 115052 soc.simpleuart_reg_div_do[11]
.sym 115053 soc.simpleuart.send_divcnt[17]
.sym 115054 soc.simpleuart_reg_div_do[17]
.sym 115055 soc.simpleuart.send_divcnt[12]
.sym 115056 soc.simpleuart_reg_div_do[12]
.sym 115060 soc.simpleuart_reg_div_do[15]
.sym 115064 soc.simpleuart_reg_div_do[14]
.sym 115065 soc.simpleuart.send_divcnt[10]
.sym 115066 soc.simpleuart_reg_div_do[10]
.sym 115067 soc.simpleuart.send_divcnt[11]
.sym 115068 soc.simpleuart_reg_div_do[11]
.sym 115072 soc.simpleuart.recv_divcnt[12]
.sym 115076 soc.simpleuart.recv_divcnt[21]
.sym 115079 soc.simpleuart_reg_div_do[31]
.sym 115080 soc.simpleuart.send_divcnt[31]
.sym 115084 soc.simpleuart_reg_div_do[16]
.sym 115088 soc.simpleuart.recv_divcnt[19]
.sym 115089 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 115090 soc.simpleuart.send_divcnt[29]
.sym 115091 soc.simpleuart_reg_div_do[29]
.sym 115092 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 115096 soc.simpleuart_reg_div_do[20]
.sym 115100 soc.simpleuart.recv_divcnt[20]
.sym 115101 soc.simpleuart.send_divcnt[30]
.sym 115102 soc.simpleuart_reg_div_do[30]
.sym 115103 soc.simpleuart.send_divcnt[31]
.sym 115104 soc.simpleuart_reg_div_do[31]
.sym 115105 iomem_wdata[0]
.sym 115112 soc.simpleuart.recv_divcnt[31]
.sym 115116 soc.simpleuart_reg_div_do[17]
.sym 115120 soc.simpleuart.recv_divcnt[27]
.sym 115121 iomem_wdata[2]
.sym 115128 soc.simpleuart.recv_divcnt[29]
.sym 115132 soc.simpleuart.recv_divcnt[4]
.sym 115134 soc.simpleuart.recv_buf_valid
.sym 115135 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115136 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 115139 soc.simpleuart.recv_buf_valid
.sym 115140 soc.simpleuart.recv_buf_data[5]
.sym 115151 soc.simpleuart.recv_buf_valid
.sym 115152 soc.simpleuart.recv_buf_data[4]
.sym 115153 iomem_wdata[4]
.sym 115158 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 115159 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 115160 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 115161 iomem_wdata[7]
.sym 115165 iomem_wdata[1]
.sym 115175 soc.simpleuart.recv_buf_valid
.sym 115176 soc.simpleuart.recv_buf_data[6]
.sym 115177 soc.ram_ready
.sym 115178 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 115179 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115180 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115181 soc.spimemio.buffer[10]
.sym 115185 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 115186 soc.spimem_rdata[6]
.sym 115187 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115188 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 115189 soc.spimemio.buffer[6]
.sym 115193 soc.spimemio.buffer[1]
.sym 115197 soc.spimemio.buffer[0]
.sym 115201 iomem_ready_SB_LUT4_I1_O
.sym 115202 iomem_rdata[10]
.sym 115203 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 115204 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 115205 gpio[11]
.sym 115209 P2_6$SB_IO_OUT
.sym 115215 soc.simpleuart.recv_buf_valid
.sym 115216 soc.simpleuart.recv_buf_data[1]
.sym 115217 LED_B$SB_IO_OUT
.sym 115223 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 115224 soc.spimem_rdata[10]
.sym 115225 P2_5$SB_IO_OUT
.sym 115229 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 115230 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 115231 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 115232 soc.ram_ready
.sym 115233 soc.spimemio.buffer[4]
.sym 115237 iomem_ready_SB_LUT4_I1_O
.sym 115238 iomem_rdata[11]
.sym 115239 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 115240 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 115241 soc.spimemio.buffer[7]
.sym 115245 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 115246 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 115247 iomem_rdata[4]
.sym 115248 iomem_ready_SB_LUT4_I1_O
.sym 115249 soc.spimemio.buffer[11]
.sym 115255 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 115256 soc.spimem_rdata[11]
.sym 115257 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 115258 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 115259 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O
.sym 115260 soc.ram_ready
.sym 115262 iomem_ready_SB_LUT4_I1_O
.sym 115263 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 115264 soc.spimem_rdata[4]
.sym 115266 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_CI[2]
.sym 115271 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 115275 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 115279 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 115283 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 115287 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 115291 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 115294 $PACKER_VCC_NET
.sym 115296 $nextpnr_ICESTORM_LC_1$I3
.sym 115298 iomem_ready
.sym 115299 soc.mem_valid
.sym 115300 $nextpnr_ICESTORM_LC_1$COUT
.sym 115304 iomem_addr[21]
.sym 115305 iomem_ready_SB_LUT4_I3_I0
.sym 115306 soc.mem_valid
.sym 115307 iomem_ready_SB_LUT4_I3_I2
.sym 115308 iomem_ready
.sym 115312 iomem_addr[16]
.sym 115314 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I1
.sym 115315 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I2
.sym 115316 iomem_ready_SB_LUT4_I3_I0
.sym 115317 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 115318 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 115319 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 115320 soc.ram_ready
.sym 115324 iomem_addr[20]
.sym 115326 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 115327 soc.cpu.pcpi_rs1[6]
.sym 115328 soc.cpu.mem_la_addr_SB_LUT4_O_25_I3
.sym 115332 iomem_addr[17]
.sym 115333 iomem_ready_SB_LUT4_I1_O
.sym 115334 iomem_rdata[0]
.sym 115335 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 115336 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 115339 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 115340 soc.spimem_rdata[0]
.sym 115344 iomem_addr[26]
.sym 115345 iomem_addr[27]
.sym 115346 iomem_addr[26]
.sym 115347 iomem_addr[19]
.sym 115348 iomem_addr[18]
.sym 115349 iomem_addr[25]
.sym 115350 iomem_addr[24]
.sym 115351 iomem_addr[17]
.sym 115352 iomem_addr[16]
.sym 115354 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 115355 soc.cpu.pcpi_rs1[19]
.sym 115356 soc.cpu.mem_la_addr_SB_LUT4_O_12_I3
.sym 115358 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 115359 soc.cpu.pcpi_rs1[18]
.sym 115360 soc.cpu.mem_la_addr_SB_LUT4_O_13_I3
.sym 115364 iomem_addr[30]
.sym 115368 iomem_addr[28]
.sym 115372 iomem_addr[29]
.sym 115376 iomem_addr[27]
.sym 115377 iomem_addr[31]
.sym 115378 iomem_addr[30]
.sym 115379 iomem_addr[29]
.sym 115380 iomem_addr[28]
.sym 115385 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 115386 iomem_ready_SB_LUT4_I1_O
.sym 115387 soc.spimem_rdata[7]
.sym 115388 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115393 soc.cpu.mem_xfer
.sym 115394 soc.cpu.mem_rdata_q[7]
.sym 115395 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115396 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115397 soc.cpu.mem_wordsize[1]
.sym 115398 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 115399 soc.mem_rdata[23]
.sym 115400 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 115402 soc.cpu.mem_xfer
.sym 115403 soc.mem_rdata[23]
.sym 115404 soc.cpu.mem_rdata_q[23]
.sym 115406 iomem_ready_SB_LUT4_I1_O
.sym 115407 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115408 iomem_rdata[6]
.sym 115410 soc.cpu.mem_la_secondword
.sym 115411 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115412 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115413 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 115414 soc.cpu.mem_xfer
.sym 115415 soc.mem_rdata[23]
.sym 115416 soc.cpu.mem_rdata_q[23]
.sym 115417 P2_7$SB_IO_OUT
.sym 115423 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115424 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 115425 soc.mem_rdata[29]
.sym 115429 soc.cpu.mem_xfer
.sym 115430 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 115431 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115432 soc.cpu.mem_rdata_q[10]
.sym 115433 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 115434 soc.cpu.mem_16bit_buffer[7]
.sym 115435 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 115436 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 115437 soc.mem_rdata[21]
.sym 115441 soc.mem_rdata[23]
.sym 115445 soc.mem_rdata[26]
.sym 115450 soc.cpu.mem_xfer
.sym 115451 soc.mem_rdata[21]
.sym 115452 soc.cpu.mem_rdata_q[21]
.sym 115453 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 115454 soc.cpu.mem_xfer
.sym 115455 soc.mem_rdata[21]
.sym 115456 soc.cpu.mem_rdata_q[21]
.sym 115458 soc.cpu.mem_la_secondword
.sym 115459 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2
.sym 115460 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_I3
.sym 115461 soc.mem_rdata[28]
.sym 115465 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 115466 soc.cpu.mem_16bit_buffer[10]
.sym 115467 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 115468 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 115469 soc.cpu.mem_xfer
.sym 115470 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 115471 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 115472 soc.cpu.mem_rdata_q[0]
.sym 115473 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 115474 soc.cpu.mem_16bit_buffer[5]
.sym 115475 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2
.sym 115476 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3
.sym 115477 soc.mem_rdata[22]
.sym 115481 soc.mem_rdata[17]
.sym 115485 soc.cpu.mem_xfer
.sym 115486 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 115487 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 115488 soc.cpu.mem_rdata_q[1]
.sym 115490 soc.cpu.mem_la_secondword
.sym 115491 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2
.sym 115492 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_I3
.sym 115493 soc.mem_rdata[27]
.sym 115497 soc.mem_rdata[18]
.sym 115501 soc.mem_rdata[20]
.sym 115505 soc.mem_rdata[16]
.sym 115509 soc.mem_rdata[19]
.sym 115513 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 115514 soc.cpu.mem_16bit_buffer[1]
.sym 115515 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2
.sym 115516 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3
.sym 115517 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 115518 soc.cpu.mem_16bit_buffer[0]
.sym 115519 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2
.sym 115520 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3
.sym 115521 soc.cpu.mem_xfer
.sym 115522 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 115523 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 115524 soc.cpu.mem_rdata_q[6]
.sym 115525 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 115526 soc.cpu.mem_16bit_buffer[4]
.sym 115527 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2
.sym 115528 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3
.sym 115529 soc.cpu.mem_rdata_q[18]
.sym 115530 soc.cpu.mem_rdata_q[17]
.sym 115531 soc.cpu.mem_rdata_q[16]
.sym 115532 soc.cpu.mem_rdata_q[15]
.sym 115534 soc.cpu.mem_xfer
.sym 115535 soc.mem_rdata[22]
.sym 115536 soc.cpu.mem_rdata_q[22]
.sym 115537 soc.cpu.mem_rdata_q[31]
.sym 115538 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 115539 soc.cpu.mem_rdata_q[3]
.sym 115540 soc.cpu.mem_rdata_q[19]
.sym 115541 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 115542 soc.cpu.mem_16bit_buffer[2]
.sym 115543 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2
.sym 115544 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3
.sym 115545 iomem_wdata[15]
.sym 115549 iomem_wdata[9]
.sym 115554 soc.cpu.mem_la_secondword
.sym 115555 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2
.sym 115556 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_I2_I3
.sym 115557 soc.cpu.mem_rdata_latched[4]
.sym 115558 soc.cpu.mem_rdata_latched[2]
.sym 115559 soc.cpu.mem_rdata_latched[5]
.sym 115560 soc.cpu.mem_rdata_latched[6]
.sym 115562 soc.cpu.mem_xfer
.sym 115563 soc.mem_rdata[20]
.sym 115564 soc.cpu.mem_rdata_q[20]
.sym 115565 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 115566 soc.cpu.mem_16bit_buffer[6]
.sym 115567 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2
.sym 115568 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3
.sym 115569 iomem_wdata[14]
.sym 115573 soc.cpu.mem_xfer
.sym 115574 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 115575 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 115576 soc.cpu.mem_rdata_q[4]
.sym 115577 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 115578 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115579 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 115580 soc.cpu.mem_rdata_latched[3]
.sym 115581 iomem_wdata[8]
.sym 115587 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 115588 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 115590 soc.cpu.mem_la_secondword
.sym 115591 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2
.sym 115592 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I2_I3
.sym 115593 LED_R$SB_IO_OUT
.sym 115597 soc.cpu.mem_xfer
.sym 115598 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 115599 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115600 soc.cpu.mem_rdata_q[11]
.sym 115602 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 115603 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115604 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115606 soc.cpu.mem_la_secondword
.sym 115607 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 115608 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 115609 gpio[14]
.sym 115613 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 115614 soc.cpu.mem_16bit_buffer[11]
.sym 115615 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 115616 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 115617 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 115618 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115619 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 115620 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115621 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115622 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115623 soc.cpu.mem_rdata_latched[12]
.sym 115624 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 115625 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0
.sym 115626 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 115627 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 115628 soc.cpu.mem_rdata_latched[3]
.sym 115629 soc.cpu.mem_xfer
.sym 115630 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 115631 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115632 soc.cpu.mem_rdata_q[7]
.sym 115633 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 115634 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_I0
.sym 115635 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 115636 soc.cpu.mem_rdata_latched[12]
.sym 115637 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0
.sym 115638 soc.cpu.mem_rdata_latched[12]
.sym 115639 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 115640 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 115641 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_I0
.sym 115642 soc.cpu.mem_rdata_latched[12]
.sym 115643 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0
.sym 115644 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 115647 soc.cpu.mem_rdata_latched[0]
.sym 115648 soc.cpu.mem_rdata_latched[1]
.sym 115649 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0
.sym 115650 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 115651 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 115652 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3
.sym 115655 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 115656 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 115657 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 115658 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115659 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 115660 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 115662 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 115663 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115664 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 115665 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 115666 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 115667 soc.cpu.mem_rdata_latched[4]
.sym 115668 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115670 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1
.sym 115671 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 115672 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 115673 soc.cpu.mem_rdata_latched[4]
.sym 115674 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 115675 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115676 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 115677 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 115678 soc.cpu.mem_rdata_latched[6]
.sym 115679 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115680 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115681 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115682 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115683 soc.cpu.mem_rdata_latched[0]
.sym 115684 soc.cpu.mem_rdata_latched[1]
.sym 115687 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115688 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115691 soc.cpu.mem_rdata_latched[0]
.sym 115692 soc.cpu.mem_rdata_latched[1]
.sym 115694 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 115695 soc.cpu.mem_16bit_buffer[13]
.sym 115696 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 115697 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 115698 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 115699 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 115700 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 115703 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115704 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115706 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 115707 soc.cpu.mem_16bit_buffer[14]
.sym 115708 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 115711 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 115712 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 115714 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115715 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115716 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115717 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115718 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115719 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115720 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 115721 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 115722 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 115723 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115724 soc.cpu.mem_rdata_latched[5]
.sym 115727 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115728 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115731 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115732 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 115734 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115735 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115736 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115737 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115738 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 115739 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115740 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 115741 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115742 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115743 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 115744 soc.cpu.mem_rdata_latched[3]
.sym 115746 soc.cpu.mem_xfer
.sym 115747 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115748 soc.cpu.mem_rdata_q[13]
.sym 115750 soc.cpu.mem_rdata_latched[2]
.sym 115751 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115752 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115753 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115754 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115755 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115756 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 115757 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115758 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 115759 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115760 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115761 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0
.sym 115762 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1
.sym 115763 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2
.sym 115764 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 115765 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115766 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115767 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 115768 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115769 soc.cpu.mem_rdata_latched[2]
.sym 115770 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115771 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 115772 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115774 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 115775 soc.cpu.mem_rdata_latched[12]
.sym 115776 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 115777 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 115778 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115779 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115780 soc.cpu.mem_rdata_latched[4]
.sym 115783 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115784 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 115785 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115786 soc.cpu.mem_rdata_latched[3]
.sym 115787 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 115788 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115790 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 115791 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2
.sym 115792 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 115794 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 115795 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 115796 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115797 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 115798 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 115799 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115800 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115802 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1
.sym 115803 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2
.sym 115804 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 115805 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 115806 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 115807 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 115808 soc.cpu.mem_rdata_latched[12]
.sym 115811 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3
.sym 115812 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 115815 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115816 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 115818 soc.cpu.mem_xfer
.sym 115819 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 115820 soc.cpu.mem_rdata_q[23]
.sym 115822 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 115823 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115824 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115825 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 115826 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 115827 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 115828 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115829 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 115830 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 115831 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115832 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115833 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 115834 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115835 soc.cpu.mem_rdata_latched[4]
.sym 115836 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 115837 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 115838 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115839 soc.cpu.mem_rdata_latched[3]
.sym 115840 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 115843 soc.cpu.mem_rdata_latched[12]
.sym 115844 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 115849 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115850 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 115851 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 115852 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115855 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115856 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115862 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115863 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 115864 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 115870 soc.cpu.mem_xfer
.sym 115871 soc.cpu.mem_rdata_latched[12]
.sym 115872 soc.cpu.mem_rdata_q[12]
.sym 115873 $PACKER_VCC_NET
.sym 115906 soc.simpleuart.send_bitcnt[0]
.sym 115909 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 115910 soc.simpleuart.send_bitcnt[1]
.sym 115911 $PACKER_VCC_NET
.sym 115912 soc.simpleuart.send_bitcnt[0]
.sym 115914 soc.simpleuart.send_bitcnt[2]
.sym 115915 $PACKER_VCC_NET
.sym 115916 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 115918 soc.simpleuart.send_bitcnt[3]
.sym 115919 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 115920 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 115922 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 115923 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 115924 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 115926 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 115927 soc.simpleuart.send_bitcnt[0]
.sym 115928 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 115929 soc.simpleuart.send_bitcnt[3]
.sym 115930 soc.simpleuart.send_bitcnt[2]
.sym 115931 soc.simpleuart.send_bitcnt[1]
.sym 115932 soc.simpleuart.send_bitcnt[0]
.sym 115935 resetn
.sym 115936 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 115940 soc.simpleuart_reg_div_do[7]
.sym 115943 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 115944 soc.simpleuart.send_divcnt[0]
.sym 115947 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 115948 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 115949 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 115950 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 115951 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 115952 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3
.sym 115956 soc.simpleuart_reg_div_do[6]
.sym 115957 soc.simpleuart.send_divcnt[4]
.sym 115958 soc.simpleuart_reg_div_do[4]
.sym 115959 soc.simpleuart.send_divcnt[3]
.sym 115960 soc.simpleuart_reg_div_do[3]
.sym 115961 soc.simpleuart.send_divcnt[7]
.sym 115962 soc.simpleuart_reg_div_do[7]
.sym 115963 soc.simpleuart.send_divcnt[0]
.sym 115964 soc.simpleuart_reg_div_do[0]
.sym 115968 soc.simpleuart_reg_div_do[4]
.sym 115970 soc.simpleuart.send_divcnt[0]
.sym 115971 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_30_I1
.sym 115974 soc.simpleuart.send_divcnt[1]
.sym 115975 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 115978 soc.simpleuart.send_divcnt[2]
.sym 115979 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 115982 soc.simpleuart.send_divcnt[3]
.sym 115983 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 115986 soc.simpleuart.send_divcnt[4]
.sym 115987 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 115990 soc.simpleuart.send_divcnt[5]
.sym 115991 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 115994 soc.simpleuart.send_divcnt[6]
.sym 115995 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 115998 soc.simpleuart.send_divcnt[7]
.sym 115999 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 116002 soc.simpleuart.send_divcnt[8]
.sym 116003 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 116006 soc.simpleuart.send_divcnt[9]
.sym 116007 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 116010 soc.simpleuart.send_divcnt[10]
.sym 116011 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 116014 soc.simpleuart.send_divcnt[11]
.sym 116015 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 116018 soc.simpleuart.send_divcnt[12]
.sym 116019 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 116022 soc.simpleuart.send_divcnt[13]
.sym 116023 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 116026 soc.simpleuart.send_divcnt[14]
.sym 116027 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 116030 soc.simpleuart.send_divcnt[15]
.sym 116031 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 116034 soc.simpleuart.send_divcnt[16]
.sym 116035 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 116038 soc.simpleuart.send_divcnt[17]
.sym 116039 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 116042 soc.simpleuart.send_divcnt[18]
.sym 116043 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 116046 soc.simpleuart.send_divcnt[19]
.sym 116047 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 116050 soc.simpleuart.send_divcnt[20]
.sym 116051 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 116054 soc.simpleuart.send_divcnt[21]
.sym 116055 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 116058 soc.simpleuart.send_divcnt[22]
.sym 116059 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 116062 soc.simpleuart.send_divcnt[23]
.sym 116063 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 116066 soc.simpleuart.send_divcnt[24]
.sym 116067 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 116070 soc.simpleuart.send_divcnt[25]
.sym 116071 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 116074 soc.simpleuart.send_divcnt[26]
.sym 116075 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 116078 soc.simpleuart.send_divcnt[27]
.sym 116079 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 116082 soc.simpleuart.send_divcnt[28]
.sym 116083 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 116086 soc.simpleuart.send_divcnt[29]
.sym 116087 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 116090 soc.simpleuart.send_divcnt[30]
.sym 116091 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 116094 soc.simpleuart.send_divcnt[31]
.sym 116095 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1
.sym 116100 $nextpnr_ICESTORM_LC_28$I3
.sym 116101 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 116102 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 116103 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 116104 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 116105 flash_io2_di_SB_LUT4_I0_1_O
.sym 116106 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_I1
.sym 116107 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116108 soc.simpleuart_reg_div_do[2]
.sym 116109 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 116110 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 116111 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 116112 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 116113 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 116114 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 116115 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 116116 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 116117 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 116118 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 116119 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 116120 soc.ram_ready
.sym 116121 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 116122 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 116123 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 116124 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 116125 flash_io0_di_SB_LUT4_I0_O
.sym 116126 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_I1
.sym 116127 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116128 soc.simpleuart_reg_div_do[0]
.sym 116129 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 116130 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 116131 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 116132 soc.ram_ready
.sym 116133 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 116134 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 116135 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 116136 flash_io3_di_SB_LUT4_I0_1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 116137 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 116138 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 116139 iomem_rdata[5]
.sym 116140 iomem_ready_SB_LUT4_I1_O
.sym 116141 flash_clk_SB_LUT4_I1_O
.sym 116142 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 116143 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116144 soc.simpleuart_reg_div_do[4]
.sym 116145 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 116146 soc.simpleuart_reg_div_do[6]
.sym 116147 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 116148 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 116149 soc.spimemio.dout_data[5]
.sym 116153 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 116154 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 116155 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 116156 soc.ram_ready
.sym 116157 soc.simpleuart_reg_div_do[7]
.sym 116158 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 116159 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 116160 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 116161 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 116162 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 116163 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 116164 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 116165 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 116166 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 116167 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 116168 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 116169 soc.spimemio.buffer[5]
.sym 116173 iomem_addr[7]
.sym 116174 iomem_addr[6]
.sym 116175 iomem_addr[5]
.sym 116176 iomem_addr[4]
.sym 116177 flash_io3_di_SB_LUT4_I0_1_O
.sym 116178 flash_io3_di_SB_LUT4_I0_1_O_SB_LUT4_I0_I1
.sym 116179 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116180 soc.simpleuart_reg_div_do[3]
.sym 116182 iomem_ready_SB_LUT4_I1_O
.sym 116183 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 116184 soc.spimem_rdata[5]
.sym 116187 iomem_addr[1]
.sym 116188 iomem_addr[0]
.sym 116189 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 116190 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 116191 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116192 soc.simpleuart_reg_div_do[1]
.sym 116194 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 116195 soc.cpu.pcpi_rs1[2]
.sym 116196 soc.cpu.mem_la_addr_SB_LUT4_O_29_I3
.sym 116198 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 116199 soc.cpu.pcpi_rs1[4]
.sym 116200 soc.cpu.mem_la_addr_SB_LUT4_O_27_I3
.sym 116201 $PACKER_GND_NET
.sym 116206 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 116207 soc.cpu.pcpi_rs1[5]
.sym 116208 soc.cpu.mem_la_addr_SB_LUT4_O_26_I3
.sym 116209 $PACKER_GND_NET
.sym 116214 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 116215 soc.cpu.pcpi_rs1[3]
.sym 116216 soc.cpu.mem_la_addr_SB_LUT4_O_28_I3
.sym 116221 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 116222 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 116223 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 116224 soc.ram_ready
.sym 116226 soc.memory.cs_0_SB_CARRY_I1_1_CO[1]
.sym 116231 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 116235 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 116239 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 116243 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 116247 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 116251 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 116255 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 116259 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 116263 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 116267 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 116271 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 116275 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 116279 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 116283 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 116287 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 116291 soc.memory.cs_0
.sym 116295 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 116299 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 116303 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 116307 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 116311 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 116315 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 116319 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 116323 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 116326 $PACKER_VCC_NET
.sym 116327 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_CI[2]
.sym 116331 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 116335 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 116339 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 116343 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 116347 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 116351 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 116356 $nextpnr_ICESTORM_LC_26$I3
.sym 116357 resetn
.sym 116358 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 116359 soc.cpu.mem_do_rinst
.sym 116360 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 116365 gpio[15]
.sym 116370 soc.cpu.mem_la_secondword
.sym 116371 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 116372 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 116373 soc.cpu.mem_xfer
.sym 116374 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 116375 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 116376 soc.cpu.mem_rdata_q[15]
.sym 116377 soc.cpu.pcpi_rs1[0]
.sym 116378 soc.cpu.pcpi_rs1[1]
.sym 116379 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 116380 soc.mem_rdata[31]
.sym 116381 soc.cpu.mem_xfer
.sym 116382 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 116383 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 116384 soc.cpu.mem_do_wdata
.sym 116385 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 116386 soc.cpu.mem_16bit_buffer[15]
.sym 116387 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 116388 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 116389 soc.cpu.mem_xfer
.sym 116390 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 116391 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 116392 soc.cpu.mem_rdata_q[5]
.sym 116394 soc.cpu.mem_la_secondword_SB_LUT4_I2_I1
.sym 116395 soc.cpu.mem_la_secondword
.sym 116396 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 116397 soc.cpu.mem_xfer
.sym 116398 soc.cpu.mem_rdata_q[13]
.sym 116399 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 116400 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 116401 soc.mem_rdata[31]
.sym 116405 soc.cpu.mem_xfer_SB_LUT4_O_I0
.sym 116406 soc.mem_valid
.sym 116407 soc.cpu.mem_xfer_SB_LUT4_O_I2
.sym 116408 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 116409 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 116410 soc.cpu.mem_xfer
.sym 116411 soc.mem_rdata[26]
.sym 116412 soc.cpu.mem_rdata_q[26]
.sym 116415 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 116416 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 116418 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 116419 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 116420 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116422 soc.cpu.mem_xfer
.sym 116423 soc.mem_rdata[17]
.sym 116424 soc.cpu.mem_rdata_q[17]
.sym 116425 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 116426 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 116427 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 116428 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 116429 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 116430 soc.cpu.mem_xfer
.sym 116431 soc.mem_rdata[16]
.sym 116432 soc.cpu.mem_rdata_q[16]
.sym 116434 soc.cpu.mem_la_secondword
.sym 116435 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 116436 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 116438 soc.cpu.mem_la_secondword
.sym 116439 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116440 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 116442 soc.cpu.mem_la_secondword
.sym 116443 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116444 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 116445 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 116446 soc.cpu.mem_xfer
.sym 116447 soc.mem_rdata[17]
.sym 116448 soc.cpu.mem_rdata_q[17]
.sym 116449 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 116450 soc.cpu.mem_xfer
.sym 116451 soc.mem_rdata[18]
.sym 116452 soc.cpu.mem_rdata_q[18]
.sym 116455 iomem_rdata[14]
.sym 116456 iomem_ready_SB_LUT4_I1_O
.sym 116457 soc.cpu.mem_rdata_latched[0]
.sym 116461 soc.cpu.mem_rdata_latched[1]
.sym 116465 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 116466 soc.cpu.mem_xfer
.sym 116467 soc.mem_rdata[20]
.sym 116468 soc.cpu.mem_rdata_q[20]
.sym 116469 soc.cpu.mem_rdata_latched[5]
.sym 116475 soc.cpu.mem_la_secondword
.sym 116476 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 116478 soc.cpu.mem_rdata_q[1]
.sym 116479 soc.cpu.mem_rdata_q[0]
.sym 116480 soc.cpu.mem_rdata_q[2]
.sym 116482 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 116483 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 116484 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 116485 soc.cpu.mem_rdata_q[3]
.sym 116486 soc.cpu.mem_rdata_q[25]
.sym 116487 soc.cpu.mem_rdata_q[6]
.sym 116488 soc.cpu.mem_rdata_q[5]
.sym 116490 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 116491 soc.cpu.mem_16bit_buffer[9]
.sym 116492 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 116494 soc.cpu.mem_xfer
.sym 116495 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 116496 soc.cpu.mem_rdata_q[31]
.sym 116497 soc.cpu.mem_rdata_latched[2]
.sym 116501 soc.cpu.mem_rdata_latched[3]
.sym 116507 soc.cpu.mem_rdata_q[9]
.sym 116508 soc.cpu.mem_xfer
.sym 116509 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 116510 soc.cpu.mem_xfer
.sym 116511 soc.mem_rdata[22]
.sym 116512 soc.cpu.mem_rdata_q[22]
.sym 116513 soc.cpu.mem_rdata_latched[4]
.sym 116517 soc.cpu.mem_rdata_q[6]
.sym 116518 soc.cpu.mem_rdata_q[5]
.sym 116519 soc.cpu.mem_rdata_q[4]
.sym 116520 soc.cpu.mem_rdata_q[28]
.sym 116522 soc.cpu.mem_rdata_q[30]
.sym 116523 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116524 soc.cpu.mem_rdata_q[29]
.sym 116525 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 116526 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 116527 soc.cpu.mem_rdata_q[4]
.sym 116528 soc.cpu.mem_rdata_q[28]
.sym 116530 soc.cpu.mem_xfer
.sym 116531 soc.mem_rdata[27]
.sym 116532 soc.cpu.mem_rdata_q[27]
.sym 116533 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 116534 soc.cpu.mem_rdata_q[30]
.sym 116535 soc.cpu.mem_rdata_q[31]
.sym 116536 soc.cpu.mem_rdata_q[29]
.sym 116537 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 116538 soc.cpu.mem_xfer
.sym 116539 soc.mem_rdata[27]
.sym 116540 soc.cpu.mem_rdata_q[27]
.sym 116541 soc.cpu.mem_rdata_latched[6]
.sym 116545 led_rgb_data[22]
.sym 116549 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 116550 soc.cpu.mem_16bit_buffer[8]
.sym 116551 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 116552 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 116553 led_rgb_data[14]
.sym 116557 soc.cpu.mem_rdata_q[13]
.sym 116558 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 116559 soc.cpu.mem_rdata_q[12]
.sym 116560 soc.cpu.mem_rdata_q[14]
.sym 116561 led_rgb_data[2]
.sym 116565 soc.cpu.mem_xfer
.sym 116566 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 116567 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 116568 soc.cpu.mem_rdata_q[8]
.sym 116569 soc.cpu.mem_la_secondword
.sym 116570 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 116571 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 116572 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 116573 led_rgb_data[16]
.sym 116578 soc.cpu.mem_xfer
.sym 116579 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116580 soc.cpu.mem_rdata_q[14]
.sym 116582 soc.cpu.mem_xfer
.sym 116583 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 116584 soc.cpu.mem_rdata_q[27]
.sym 116586 soc.cpu.mem_xfer
.sym 116587 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 116588 soc.cpu.mem_rdata_q[22]
.sym 116589 soc.cpu.mem_xfer
.sym 116590 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 116591 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 116592 soc.cpu.mem_rdata_q[8]
.sym 116594 soc.cpu.mem_xfer
.sym 116595 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I2_O
.sym 116596 soc.cpu.mem_rdata_q[20]
.sym 116597 led_rgb_data[2]
.sym 116603 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116604 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116605 soc.cpu.mem_xfer
.sym 116606 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 116607 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 116608 soc.cpu.mem_rdata_q[9]
.sym 116609 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 116610 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 116611 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116612 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 116613 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 116614 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116615 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 116616 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116619 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 116620 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 116623 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116624 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 116625 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 116626 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 116627 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 116628 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116629 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 116630 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116631 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116632 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116633 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 116634 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 116635 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116636 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116638 soc.cpu.mem_rdata_latched[12]
.sym 116639 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116640 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 116643 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116644 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 116646 soc.cpu.mem_rdata_latched[12]
.sym 116647 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 116648 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116649 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116650 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 116651 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 116652 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 116653 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 116654 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 116655 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 116656 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116658 soc.cpu.mem_rdata_latched[2]
.sym 116659 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 116660 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 116661 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0
.sym 116662 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 116663 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116664 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 116666 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 116667 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 116668 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 116669 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 116670 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 116671 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 116672 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 116675 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 116676 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116677 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 116678 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 116679 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 116680 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 116681 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116682 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 116683 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116684 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 116686 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116687 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 116688 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116689 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 116690 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 116691 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116692 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 116693 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 116694 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 116695 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 116696 soc.cpu.mem_rdata_latched[3]
.sym 116699 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116700 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116702 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 116703 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116704 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 116707 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 116708 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116710 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 116711 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 116712 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116713 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116714 soc.cpu.mem_rdata_latched[6]
.sym 116715 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 116716 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 116717 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 116718 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 116719 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116720 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 116721 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 116722 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116723 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116724 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 116726 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 116727 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 116728 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 116731 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 116732 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 116735 soc.cpu.mem_rdata_latched[0]
.sym 116736 soc.cpu.mem_rdata_latched[1]
.sym 116739 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116740 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 116742 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 116743 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 116744 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 116745 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0
.sym 116746 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 116747 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2
.sym 116748 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 116751 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116752 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 116755 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 116756 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116759 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 116760 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116762 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1
.sym 116763 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2
.sym 116764 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 116767 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 116768 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 116769 led_rgb_data[5]
.sym 116773 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116774 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 116775 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 116776 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116778 soc.cpu.mem_rdata_latched[6]
.sym 116779 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_I0
.sym 116780 soc.cpu.mem_rdata_latched[12]
.sym 116781 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 116782 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 116783 soc.cpu.mem_rdata_latched[5]
.sym 116784 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 116785 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 116786 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 116787 soc.cpu.mem_rdata_latched[2]
.sym 116788 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 116791 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116792 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 116794 soc.cpu.mem_rdata_latched[12]
.sym 116795 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 116796 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 116798 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 116799 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 116800 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 116801 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116802 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 116803 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116804 soc.cpu.mem_rdata_latched[12]
.sym 116805 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116806 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 116807 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116808 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 116809 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0
.sym 116810 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 116811 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2
.sym 116812 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3
.sym 116813 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0
.sym 116814 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1
.sym 116815 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 116816 soc.cpu.mem_rdata_latched[12]
.sym 116818 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0_SB_LUT4_I2_I0
.sym 116819 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 116820 soc.cpu.mem_rdata_latched[5]
.sym 116821 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 116822 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 116823 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 116824 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 116825 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 116826 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 116827 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 116828 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 116830 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 116831 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 116832 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 116898 soc.simpleuart.send_divcnt[0]
.sym 116901 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 116903 soc.simpleuart.send_divcnt[1]
.sym 116904 soc.simpleuart.send_divcnt[0]
.sym 116905 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 116907 soc.simpleuart.send_divcnt[2]
.sym 116908 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 116909 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 116911 soc.simpleuart.send_divcnt[3]
.sym 116912 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 116913 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 116915 soc.simpleuart.send_divcnt[4]
.sym 116916 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 116917 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 116919 soc.simpleuart.send_divcnt[5]
.sym 116920 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 116921 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 116923 soc.simpleuart.send_divcnt[6]
.sym 116924 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 116925 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 116927 soc.simpleuart.send_divcnt[7]
.sym 116928 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 116929 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 116931 soc.simpleuart.send_divcnt[8]
.sym 116932 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 116933 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 116935 soc.simpleuart.send_divcnt[9]
.sym 116936 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 116937 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 116939 soc.simpleuart.send_divcnt[10]
.sym 116940 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 116941 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 116943 soc.simpleuart.send_divcnt[11]
.sym 116944 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 116945 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 116947 soc.simpleuart.send_divcnt[12]
.sym 116948 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 116949 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 116951 soc.simpleuart.send_divcnt[13]
.sym 116952 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 116953 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 116955 soc.simpleuart.send_divcnt[14]
.sym 116956 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 116957 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 116959 soc.simpleuart.send_divcnt[15]
.sym 116960 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 116961 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 116963 soc.simpleuart.send_divcnt[16]
.sym 116964 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 116965 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 116967 soc.simpleuart.send_divcnt[17]
.sym 116968 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 116969 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 116971 soc.simpleuart.send_divcnt[18]
.sym 116972 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 116973 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 116975 soc.simpleuart.send_divcnt[19]
.sym 116976 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 116977 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 116979 soc.simpleuart.send_divcnt[20]
.sym 116980 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 116981 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 116983 soc.simpleuart.send_divcnt[21]
.sym 116984 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 116985 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 116987 soc.simpleuart.send_divcnt[22]
.sym 116988 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 116989 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 116991 soc.simpleuart.send_divcnt[23]
.sym 116992 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 116993 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 116995 soc.simpleuart.send_divcnt[24]
.sym 116996 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 116997 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 116999 soc.simpleuart.send_divcnt[25]
.sym 117000 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 117001 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 117003 soc.simpleuart.send_divcnt[26]
.sym 117004 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 117005 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 117007 soc.simpleuart.send_divcnt[27]
.sym 117008 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 117009 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 117011 soc.simpleuart.send_divcnt[28]
.sym 117012 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 117013 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 117015 soc.simpleuart.send_divcnt[29]
.sym 117016 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 117017 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 117019 soc.simpleuart.send_divcnt[30]
.sym 117020 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 117022 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 117023 soc.simpleuart.send_divcnt[31]
.sym 117024 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 117028 soc.simpleuart_reg_div_do[28]
.sym 117032 soc.simpleuart_reg_div_do[26]
.sym 117036 soc.simpleuart_reg_div_do[30]
.sym 117040 soc.simpleuart_reg_div_do[31]
.sym 117044 soc.simpleuart_reg_div_do[25]
.sym 117048 soc.simpleuart_reg_div_do[18]
.sym 117052 soc.simpleuart_reg_div_do[27]
.sym 117056 soc.simpleuart_reg_div_do[24]
.sym 117057 soc.mem_valid
.sym 117058 flash_clk$SB_IO_OUT
.sym 117059 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 117060 flash_csb_SB_LUT4_I1_I3
.sym 117061 flash_csb_SB_LUT4_I1_O
.sym 117062 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 117063 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117064 soc.simpleuart_reg_div_do[5]
.sym 117065 iomem_wdata[9]
.sym 117069 flash_io0_di
.sym 117070 soc.mem_valid
.sym 117071 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 117072 flash_csb_SB_LUT4_I1_I3
.sym 117073 iomem_wdata[10]
.sym 117077 iomem_wdata[12]
.sym 117081 iomem_wdata[13]
.sym 117085 flash_io2_di
.sym 117086 soc.mem_valid
.sym 117087 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 117088 flash_csb_SB_LUT4_I1_I3
.sym 117089 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I0
.sym 117090 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I1
.sym 117091 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I2
.sym 117092 iomem_ready_SB_LUT4_I3_I0
.sym 117094 flash_csb_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 117095 flash_csb_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 117096 flash_csb_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 117097 soc.spimemio.dout_data[0]
.sym 117101 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 117102 soc.ram_ready
.sym 117103 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 117104 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 117105 soc.mem_valid
.sym 117106 iomem_addr[3]
.sym 117107 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 117108 iomem_addr[2]
.sym 117109 flash_csb_SB_LUT4_I1_I3_SB_LUT4_O_I0
.sym 117110 flash_csb_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 117111 flash_csb_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 117112 flash_csb_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 117113 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 117114 flash_io2_oe_SB_LUT4_I1_O
.sym 117115 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117116 soc.simpleuart_reg_div_do[10]
.sym 117118 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 117119 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 117120 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 117121 soc.simpleuart_reg_div_do[14]
.sym 117122 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 117123 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 117124 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 117125 iomem_wdata[11]
.sym 117129 flash_io1_di
.sym 117130 soc.mem_valid
.sym 117131 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 117132 flash_csb_SB_LUT4_I1_I3
.sym 117133 soc.mem_valid
.sym 117134 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 117135 iomem_addr[2]
.sym 117136 iomem_addr[3]
.sym 117137 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 117138 flash_io3_oe_SB_LUT4_I1_O
.sym 117139 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117140 soc.simpleuart_reg_div_do[11]
.sym 117141 iomem_wdata[14]
.sym 117145 iomem_addr[3]
.sym 117146 iomem_addr[1]
.sym 117147 iomem_addr[0]
.sym 117148 iomem_addr[2]
.sym 117149 flash_io3_di
.sym 117150 soc.mem_valid
.sym 117151 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 117152 flash_csb_SB_LUT4_I1_I3
.sym 117153 soc.ram_ready
.sym 117154 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 117155 soc.simpleuart_reg_div_do[24]
.sym 117156 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117157 soc.spimemio.dout_data[2]
.sym 117161 soc.spimemio.dout_data[4]
.sym 117165 soc.ram_ready
.sym 117166 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 117167 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 117168 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 117169 soc.spimemio.dout_data[7]
.sym 117176 iomem_addr[3]
.sym 117177 soc.spimemio.dout_data[3]
.sym 117184 iomem_addr[5]
.sym 117188 iomem_addr[15]
.sym 117192 iomem_addr[14]
.sym 117196 iomem_addr[6]
.sym 117200 iomem_addr[1]
.sym 117204 iomem_addr[2]
.sym 117208 iomem_addr[4]
.sym 117212 iomem_addr[0]
.sym 117216 iomem_addr[7]
.sym 117220 iomem_addr[23]
.sym 117224 iomem_addr[8]
.sym 117228 iomem_addr[13]
.sym 117232 iomem_addr[12]
.sym 117236 iomem_addr[10]
.sym 117240 iomem_addr[22]
.sym 117244 iomem_addr[9]
.sym 117248 iomem_addr[11]
.sym 117249 soc.cpu.cpu_state[0]
.sym 117253 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 117259 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 117260 iomem_ready_SB_LUT4_I3_O
.sym 117261 iomem_addr[26]
.sym 117262 iomem_addr[25]
.sym 117263 iomem_addr[27]
.sym 117264 iomem_addr[24]
.sym 117265 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 117266 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_I1
.sym 117267 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 117268 flash_csb_SB_LUT4_I1_I3
.sym 117272 iomem_addr[18]
.sym 117276 iomem_addr[19]
.sym 117277 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 117278 soc.ram_ready
.sym 117279 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117280 soc.simpleuart_reg_div_do[12]
.sym 117281 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117282 soc.mem_valid
.sym 117283 flash_csb_SB_LUT4_I1_I3
.sym 117284 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 117288 iomem_addr[31]
.sym 117290 resetn
.sym 117291 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 117292 soc.cpu.latched_branch
.sym 117293 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 117294 soc.spimem_rdata[24]
.sym 117295 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 117296 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 117297 soc.spimemio.dout_data[0]
.sym 117301 resetn
.sym 117302 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 117303 soc.cpu.latched_branch
.sym 117304 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 117308 iomem_addr[25]
.sym 117312 iomem_addr[24]
.sym 117315 iomem_ready_SB_LUT4_I1_O
.sym 117316 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 117318 soc.cpu.mem_xfer
.sym 117319 soc.mem_rdata[31]
.sym 117320 soc.cpu.mem_rdata_q[31]
.sym 117321 soc.cpu.prefetched_high_word
.sym 117322 soc.cpu.mem_do_rinst
.sym 117323 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 117324 soc.cpu.clear_prefetched_high_word
.sym 117327 soc.cpu.clear_prefetched_high_word_q
.sym 117328 soc.cpu.prefetched_high_word
.sym 117330 soc.cpu.prefetched_high_word
.sym 117331 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 117332 soc.cpu.clear_prefetched_high_word
.sym 117333 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 117338 iomem_ready_SB_LUT4_I1_O
.sym 117339 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 117340 iomem_rdata[15]
.sym 117341 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 117342 iomem_ready_SB_LUT4_I1_O
.sym 117343 soc.spimem_rdata[13]
.sym 117344 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 117345 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 117346 soc.cpu.mem_xfer
.sym 117347 soc.mem_rdata[31]
.sym 117348 soc.cpu.mem_rdata_q[31]
.sym 117351 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D
.sym 117352 soc.cpu.mem_xfer
.sym 117355 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 117356 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117357 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D
.sym 117362 soc.cpu.mem_xfer
.sym 117363 soc.mem_rdata[26]
.sym 117364 soc.cpu.mem_rdata_q[26]
.sym 117365 soc.cpu.mem_xfer
.sym 117366 soc.cpu.mem_rdata_q[12]
.sym 117367 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117368 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 117371 soc.cpu.mem_rdata_SB_LUT4_O_1_I2
.sym 117372 soc.cpu.mem_rdata_SB_LUT4_O_1_I3
.sym 117374 soc.cpu.last_mem_valid
.sym 117375 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 117376 soc.cpu.mem_la_firstword_reg
.sym 117377 gpio[24]
.sym 117382 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 117383 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117384 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 117385 soc.cpu.mem_xfer
.sym 117386 soc.cpu.mem_rdata_q[30]
.sym 117387 soc.cpu.mem_rdata_SB_LUT4_O_I2
.sym 117388 soc.cpu.mem_rdata_SB_LUT4_O_I3
.sym 117389 soc.cpu.mem_xfer
.sym 117390 soc.cpu.mem_rdata_q[29]
.sym 117391 soc.cpu.mem_rdata_SB_LUT4_O_1_I2
.sym 117392 soc.cpu.mem_rdata_SB_LUT4_O_1_I3
.sym 117393 soc.cpu.mem_xfer
.sym 117394 soc.cpu.mem_rdata_q[14]
.sym 117395 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117396 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 117397 gpio[13]
.sym 117403 iomem_rdata[13]
.sym 117404 iomem_ready_SB_LUT4_I1_O
.sym 117406 soc.cpu.mem_la_secondword
.sym 117407 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 117408 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117409 soc.mem_rdata[24]
.sym 117415 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117416 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 117418 soc.cpu.mem_xfer
.sym 117419 soc.cpu.mem_do_rdata
.sym 117420 soc.cpu.mem_la_read
.sym 117421 soc.mem_rdata[30]
.sym 117425 soc.mem_rdata[25]
.sym 117431 soc.cpu.mem_rdata_SB_LUT4_O_I2
.sym 117432 soc.cpu.mem_rdata_SB_LUT4_O_I3
.sym 117433 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 117434 soc.cpu.mem_xfer
.sym 117435 soc.cpu.mem_do_rdata
.sym 117436 soc.cpu.mem_la_read
.sym 117438 soc.cpu.mem_la_secondword
.sym 117439 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 117440 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 117442 iomem_ready_SB_LUT4_I1_O
.sym 117443 soc.cpu.mem_rdata_SB_LUT4_O_4_I2
.sym 117444 iomem_rdata[24]
.sym 117445 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 117446 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O
.sym 117447 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117448 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 117449 iomem_wdata[24]
.sym 117453 soc.cpu.mem_la_read_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 117454 soc.cpu.mem_la_firstword_xfer
.sym 117455 soc.cpu.mem_la_secondword
.sym 117456 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 117458 resetn
.sym 117459 iomem_wstrb[1]
.sym 117460 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 117461 soc.cpu.mem_la_secondword
.sym 117462 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O
.sym 117463 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117464 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 117466 iomem_ready_SB_LUT4_I1_O
.sym 117467 soc.cpu.mem_rdata_SB_LUT4_O_7_I2
.sym 117468 iomem_rdata[27]
.sym 117471 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 117472 soc.cpu.mem_la_read
.sym 117475 iomem_rdata[12]
.sym 117476 iomem_ready_SB_LUT4_I1_O
.sym 117479 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 117480 soc.cpu.trap
.sym 117482 soc.cpu.mem_xfer
.sym 117483 soc.mem_rdata[24]
.sym 117484 soc.cpu.mem_rdata_q[24]
.sym 117486 iomem_ready_SB_LUT4_I1_O
.sym 117487 iomem_rdata[8]
.sym 117488 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 117489 iomem_wdata[13]
.sym 117497 iomem_wdata[12]
.sym 117503 iomem_rdata[30]
.sym 117504 iomem_ready_SB_LUT4_I1_O
.sym 117505 soc.cpu.mem_xfer
.sym 117506 soc.cpu.mem_la_secondword
.sym 117507 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 117508 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 117514 soc.cpu.mem_xfer
.sym 117515 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 117516 soc.cpu.mem_rdata_q[8]
.sym 117517 iomem_wdata[25]
.sym 117531 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 117532 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 117538 soc.cpu.mem_xfer
.sym 117539 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 117540 soc.cpu.mem_rdata_q[29]
.sym 117541 led_rgb_data[2]
.sym 117546 soc.cpu.mem_xfer
.sym 117547 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 117548 soc.cpu.mem_rdata_q[26]
.sym 117558 soc.cpu.mem_xfer
.sym 117559 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 117560 soc.cpu.mem_rdata_q[25]
.sym 117562 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 117563 soc.cpu.mem_xfer
.sym 117564 soc.cpu.mem_rdata_q[24]
.sym 117569 led_rgb_data[16]
.sym 117573 led_rgb_data[6]
.sym 117577 led_rgb_data[8]
.sym 117581 led_rgb_data[0]
.sym 117585 led_rgb_data[10]
.sym 117589 led_rgb_data[14]
.sym 117594 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117595 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 117596 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 117598 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117599 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 117600 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 117601 led_rgb_data[6]
.sym 117605 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 117606 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 117607 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 117608 soc.cpu.mem_rdata_latched[6]
.sym 117609 led_rgb_data[16]
.sym 117614 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 117615 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 117616 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 117618 soc.cpu.mem_rdata_latched[5]
.sym 117619 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 117620 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 117621 led_rgb_data[10]
.sym 117625 led_rgb_data[14]
.sym 117630 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 117631 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 117632 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 117634 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 117635 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 117636 soc.cpu.mem_rdata_latched[0]
.sym 117638 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 117639 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 117640 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 117641 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 117642 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117643 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 117644 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 117646 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117647 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 117648 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 117649 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0
.sym 117650 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 117651 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 117652 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 117655 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 117656 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 117658 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 117659 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 117660 soc.cpu.mem_rdata_latched[4]
.sym 117663 soc.cpu.mem_rdata_latched[3]
.sym 117664 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 117666 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117667 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 117668 soc.cpu.mem_rdata_latched[12]
.sym 117669 soc.cpu.mem_rdata_latched[5]
.sym 117670 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 117671 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 117672 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 117674 soc.cpu.mem_rdata_latched[6]
.sym 117675 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 117676 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 117679 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 117680 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 117681 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 117682 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 117683 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 117684 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 117685 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 117686 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 117687 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 117688 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117689 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0
.sym 117690 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 117691 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2
.sym 117692 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 117693 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 117694 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 117695 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 117696 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 117697 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 117698 soc.cpu.mem_rdata_latched[6]
.sym 117699 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 117700 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 117701 led_rgb_data[5]
.sym 117705 led_rgb_data[20]
.sym 117709 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 117710 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 117711 soc.cpu.mem_rdata_latched[2]
.sym 117712 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 117713 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 117714 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117715 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 117716 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 117719 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117720 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 117721 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 117722 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 117723 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117724 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 117725 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 117726 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117727 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 117728 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 117729 led_rgb_data[21]
.sym 117733 led_rgb_data[20]
.sym 117739 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 117740 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 117741 led_rgb_data[5]
.sym 117747 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 117748 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 117750 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 117751 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 117752 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 117755 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 117756 soc.cpu.mem_rdata_latched[12]
.sym 117757 led_rgb_data[4]
.sym 117769 led_rgb_data[5]
.sym 117789 led_rgb_data[4]
.sym 117793 iomem_wdata[2]
.sym 117797 iomem_wdata[4]
.sym 117821 iomem_wdata[3]
.sym 117889 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 117890 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 117891 soc.simpleuart.send_divcnt[1]
.sym 117892 soc.simpleuart_reg_div_do[1]
.sym 117895 soc.simpleuart.send_divcnt[6]
.sym 117896 soc.simpleuart_reg_div_do[6]
.sym 117897 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117898 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117899 soc.simpleuart_reg_div_do[14]
.sym 117900 soc.simpleuart.send_divcnt[14]
.sym 117901 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 117902 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 117903 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117904 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 117905 iomem_wdata[5]
.sym 117913 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0
.sym 117914 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 117915 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 117916 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 117917 soc.simpleuart.send_divcnt[14]
.sym 117918 soc.simpleuart_reg_div_do[14]
.sym 117919 soc.simpleuart.send_divcnt[15]
.sym 117920 soc.simpleuart_reg_div_do[15]
.sym 117921 soc.simpleuart.send_divcnt[23]
.sym 117922 soc.simpleuart_reg_div_do[23]
.sym 117923 soc.simpleuart.send_divcnt[8]
.sym 117924 soc.simpleuart_reg_div_do[8]
.sym 117928 soc.simpleuart_reg_div_do[8]
.sym 117929 soc.simpleuart.send_divcnt[21]
.sym 117930 soc.simpleuart_reg_div_do[21]
.sym 117931 soc.simpleuart.send_divcnt[16]
.sym 117932 soc.simpleuart_reg_div_do[16]
.sym 117936 soc.simpleuart_reg_div_do[9]
.sym 117938 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 117939 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 117940 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 117941 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 117942 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 117943 soc.simpleuart.send_divcnt[18]
.sym 117944 soc.simpleuart_reg_div_do[18]
.sym 117948 soc.simpleuart_reg_div_do[13]
.sym 117949 soc.simpleuart.send_divcnt[13]
.sym 117950 soc.simpleuart_reg_div_do[13]
.sym 117951 soc.simpleuart_reg_div_do[15]
.sym 117952 soc.simpleuart.send_divcnt[15]
.sym 117953 soc.simpleuart.send_divcnt[22]
.sym 117954 soc.simpleuart_reg_div_do[22]
.sym 117955 soc.simpleuart.send_divcnt[2]
.sym 117956 soc.simpleuart_reg_div_do[2]
.sym 117960 soc.simpleuart_reg_div_do[23]
.sym 117963 soc.simpleuart.send_divcnt[24]
.sym 117964 soc.simpleuart_reg_div_do[24]
.sym 117965 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 117969 soc.simpleuart.send_divcnt[26]
.sym 117970 soc.simpleuart_reg_div_do[26]
.sym 117971 soc.simpleuart.send_divcnt[27]
.sym 117972 soc.simpleuart_reg_div_do[27]
.sym 117974 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117975 soc.simpleuart.send_divcnt[28]
.sym 117976 soc.simpleuart_reg_div_do[28]
.sym 117977 soc.simpleuart.send_divcnt[25]
.sym 117978 soc.simpleuart_reg_div_do[25]
.sym 117979 soc.simpleuart_reg_div_do[27]
.sym 117980 soc.simpleuart.send_divcnt[27]
.sym 117984 soc.simpleuart_reg_div_do[22]
.sym 117986 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 117987 soc.simpleuart.send_dummy_SB_DFFESS_Q_E_SB_LUT4_O_I2
.sym 117988 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 117991 soc.simpleuart.send_dummy
.sym 117992 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 117993 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117994 iomem_wstrb[2]
.sym 117995 iomem_wstrb[1]
.sym 117996 iomem_wstrb[3]
.sym 117998 resetn
.sym 117999 iomem_wstrb[1]
.sym 118000 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 118002 iomem_wstrb[0]
.sym 118003 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 118004 soc.simpleuart.send_dummy
.sym 118006 resetn
.sym 118007 iomem_wstrb[0]
.sym 118008 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 118009 iomem_wdata[15]
.sym 118013 iomem_wdata[8]
.sym 118017 soc.mem_valid
.sym 118018 flash_io2_oe
.sym 118019 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 118020 flash_csb_SB_LUT4_I1_I3
.sym 118021 soc.mem_valid
.sym 118022 flash_io1_oe
.sym 118023 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 118024 flash_csb_SB_LUT4_I1_I3
.sym 118025 soc.mem_valid
.sym 118026 flash_csb$SB_IO_OUT
.sym 118027 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 118028 flash_csb_SB_LUT4_I1_I3
.sym 118029 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 118030 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 118031 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 118032 soc.simpleuart.send_dummy_SB_LUT4_I3_O
.sym 118033 soc.spimemio.dout_data[1]
.sym 118038 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 118039 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 118040 soc.simpleuart_reg_div_do[8]
.sym 118041 soc.spimemio.dout_data[6]
.sym 118046 soc.mem_valid
.sym 118047 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 118048 flash_csb_SB_LUT4_I1_I3
.sym 118049 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 118050 flash_io1_oe_SB_LUT4_I1_O
.sym 118051 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 118052 soc.simpleuart_reg_div_do[9]
.sym 118057 soc.simpleuart_reg_div_do[13]
.sym 118058 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 118059 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 118060 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 118061 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 118062 soc.spimem_rdata[8]
.sym 118063 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 118064 flash_io0_oe_SB_LUT4_I3_O
.sym 118065 soc.cpu.mem_xfer_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 118066 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 118067 soc.cpu.mem_xfer_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 118068 flash_io0_oe_SB_LUT4_I3_I2
.sym 118069 soc.simpleuart_reg_div_do[29]
.sym 118070 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 118071 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 118072 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 118073 soc.ram_ready
.sym 118074 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 118075 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 118076 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 118079 soc.ram_ready
.sym 118080 iomem_ready_SB_LUT4_I1_O
.sym 118081 soc.simpleuart_reg_div_do[30]
.sym 118082 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 118083 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 118084 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 118085 soc.simpleuart_reg_div_do[25]
.sym 118086 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 118087 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 118088 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 118089 soc.mem_valid
.sym 118090 flash_io3_oe
.sym 118091 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 118092 flash_csb_SB_LUT4_I1_I3
.sym 118093 soc.ram_ready
.sym 118094 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 118095 soc.simpleuart_reg_div_do[23]
.sym 118096 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 118097 soc.spimemio.dout_data[3]
.sym 118101 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 118102 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 118103 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 118104 soc.ram_ready
.sym 118105 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 118106 soc.ram_ready
.sym 118107 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 118108 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 118109 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_I0
.sym 118110 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 118111 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 118112 soc.simpleuart.recv_buf_valid
.sym 118114 soc.memory.cs_0_SB_CARRY_I1_1_CO[1]
.sym 118119 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 118123 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 118127 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 118131 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 118135 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 118139 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 118143 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 118147 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 118151 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 118155 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 118159 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 118163 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 118167 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 118171 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 118175 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 118179 soc.memory.cs_0
.sym 118182 $PACKER_VCC_NET
.sym 118183 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 118187 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 118191 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 118195 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 118199 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 118203 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 118207 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 118211 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 118215 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_CI[2]
.sym 118219 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 118223 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 118227 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 118231 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 118235 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 118239 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 118244 $nextpnr_ICESTORM_LC_22$I3
.sym 118245 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 118246 soc.spimem_rdata[12]
.sym 118247 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 118248 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 118249 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 118250 soc.spimem_rdata[15]
.sym 118251 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 118252 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 118253 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 118254 soc.spimemio.valid_SB_LUT4_O_I2
.sym 118255 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 118256 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 118257 soc.ram_ready
.sym 118258 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 118259 soc.simpleuart_reg_div_do[15]
.sym 118260 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 118263 soc.spimemio.valid_SB_LUT4_O_I2
.sym 118264 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 118265 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 118266 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 118267 soc.spimemio.valid_SB_LUT4_O_I2
.sym 118268 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 118269 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 118270 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 118271 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 118272 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 118273 soc.spimemio.dout_data[4]
.sym 118277 iomem_ready_SB_LUT4_I1_O
.sym 118278 iomem_rdata[31]
.sym 118279 soc.cpu.mem_rdata_SB_LUT4_O_8_I2
.sym 118280 soc.cpu.mem_rdata_SB_LUT4_O_8_I3
.sym 118283 soc.cpu.mem_xfer_SB_LUT4_O_I2
.sym 118284 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 118287 soc.mem_valid
.sym 118288 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 118289 soc.spimemio.dout_data[7]
.sym 118293 resetn
.sym 118294 soc.cpu.trap
.sym 118295 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 118296 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 118297 soc.spimemio.dout_data[5]
.sym 118301 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 118302 soc.cpu.mem_do_rdata
.sym 118303 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 118304 soc.mem_valid
.sym 118305 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 118306 iomem_ready_SB_LUT4_I1_O
.sym 118307 soc.spimem_rdata[30]
.sym 118308 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 118309 soc.spimemio.dout_data[5]
.sym 118313 soc.spimemio.dout_data[6]
.sym 118317 soc.spimemio.buffer[14]
.sym 118321 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 118322 iomem_ready_SB_LUT4_I1_O
.sym 118323 soc.spimem_rdata[29]
.sym 118324 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 118325 soc.spimemio.buffer[13]
.sym 118329 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 118330 iomem_ready_SB_LUT4_I1_O
.sym 118331 soc.spimem_rdata[14]
.sym 118332 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 118335 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 118336 soc.cpu.mem_xfer_SB_LUT4_O_I0
.sym 118337 soc.cpu.prefetched_high_word
.sym 118338 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 118339 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 118340 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 118341 soc.cpu.mem_state[1]
.sym 118342 soc.cpu.mem_state[0]
.sym 118343 soc.cpu.mem_xfer_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 118344 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 118347 soc.cpu.trap_SB_LUT4_I3_1_O
.sym 118348 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 118349 soc.cpu.mem_xfer
.sym 118350 soc.cpu.mem_rdata_q[28]
.sym 118351 soc.cpu.mem_rdata_SB_LUT4_O_2_I3
.sym 118352 soc.cpu.mem_rdata_SB_LUT4_O_2_I2
.sym 118355 soc.cpu.mem_rdata_SB_LUT4_O_2_I2
.sym 118356 soc.cpu.mem_rdata_SB_LUT4_O_2_I3
.sym 118358 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 118359 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 118360 soc.cpu.mem_do_rdata
.sym 118361 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I0
.sym 118362 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 118363 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 118364 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 118366 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 118367 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 118368 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 118369 soc.spimemio.dout_data[6]
.sym 118374 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 118375 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 118376 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 118377 soc.cpu.mem_xfer
.sym 118378 soc.cpu.mem_rdata_q[25]
.sym 118379 soc.cpu.mem_rdata_SB_LUT4_O_3_I2
.sym 118380 soc.cpu.mem_rdata_SB_LUT4_O_3_I3
.sym 118381 soc.cpu.mem_xfer
.sym 118382 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 118383 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 118384 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 118385 soc.spimemio.dout_data[1]
.sym 118391 soc.cpu.mem_rdata_SB_LUT4_O_3_I2
.sym 118392 soc.cpu.mem_rdata_SB_LUT4_O_3_I3
.sym 118395 iomem_rdata[25]
.sym 118396 iomem_ready_SB_LUT4_I1_O
.sym 118399 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 118400 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 118403 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 118404 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 118405 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 118406 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118407 soc.cpu.pcpi_rs1[0]
.sym 118408 soc.cpu.pcpi_rs1[1]
.sym 118409 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 118410 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 118411 iomem_wstrb[0]
.sym 118412 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 118413 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 118414 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 118415 iomem_wstrb[3]
.sym 118416 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 118417 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 118418 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 118419 iomem_wstrb[2]
.sym 118420 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 118421 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 118422 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 118423 iomem_wstrb[1]
.sym 118424 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 118427 resetn
.sym 118428 soc.cpu.mem_la_read_SB_LUT4_O_I3
.sym 118430 soc.cpu.trap_SB_LUT4_I3_1_O
.sym 118431 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 118432 soc.cpu.mem_xfer
.sym 118433 soc.cpu.mem_wordsize[1]
.sym 118434 soc.cpu.mem_wordsize[2]
.sym 118435 soc.cpu.pcpi_rs1[1]
.sym 118436 soc.cpu.pcpi_rs1[0]
.sym 118437 soc.cpu.mem_wordsize[1]
.sym 118438 soc.cpu.mem_wordsize[2]
.sym 118439 soc.cpu.pcpi_rs1[1]
.sym 118440 soc.cpu.pcpi_rs1[0]
.sym 118443 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 118444 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 118449 soc.cpu.mem_la_read
.sym 118459 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 118460 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 118463 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 118464 resetn
.sym 118473 led_rgb_data[22]
.sym 118489 led_rgb_data[2]
.sym 118493 led_rgb_data[8]
.sym 118501 iomem_wdata[28]
.sym 118505 iomem_wdata[24]
.sym 118509 iomem_wdata[25]
.sym 118513 ws2812_inst.led_counter[2]
.sym 118514 ws2812_inst.led_counter[0]
.sym 118515 ws2812_inst.led_reg[5][2]
.sym 118516 ws2812_inst.led_reg[4][2]
.sym 118517 iomem_wdata[26]
.sym 118522 ws2812_inst.led_counter[0]
.sym 118523 ws2812_inst.led_reg[3][2]
.sym 118524 ws2812_inst.led_reg[2][2]
.sym 118529 gpio[30]
.sym 118533 gpio[12]
.sym 118541 ws2812_inst.led_counter[1]
.sym 118542 ws2812_inst.led_counter[0]
.sym 118543 ws2812_inst.led_reg[3][6]
.sym 118544 ws2812_inst.led_reg[2][6]
.sym 118554 ws2812_inst.led_counter[0]
.sym 118555 ws2812_inst.led_reg[1][22]
.sym 118556 ws2812_inst.led_reg[0][22]
.sym 118557 gpio[25]
.sym 118561 ws2812_inst.led_counter[1]
.sym 118562 ws2812_inst.led_counter[0]
.sym 118563 ws2812_inst.led_reg[3][16]
.sym 118564 ws2812_inst.led_reg[2][16]
.sym 118565 led_rgb_data[2]
.sym 118569 ws2812_inst.led_counter[1]
.sym 118570 ws2812_inst.led_counter[0]
.sym 118571 ws2812_inst.led_reg[3][10]
.sym 118572 ws2812_inst.led_reg[2][10]
.sym 118573 led_rgb_data[10]
.sym 118577 ws2812_inst.rgb_counter[2]
.sym 118578 ws2812_inst.led_counter[2]
.sym 118579 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 118580 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 118581 ws2812_inst.led_counter[0]
.sym 118582 ws2812_inst.led_counter[2]
.sym 118583 ws2812_inst.led_reg[1][10]
.sym 118584 ws2812_inst.led_reg[0][10]
.sym 118585 ws2812_inst.led_counter[1]
.sym 118586 ws2812_inst.led_counter[0]
.sym 118587 ws2812_inst.led_reg[3][14]
.sym 118588 ws2812_inst.led_reg[2][14]
.sym 118589 ws2812_inst.led_counter[0]
.sym 118590 ws2812_inst.led_counter[1]
.sym 118591 ws2812_inst.led_reg[1][14]
.sym 118592 ws2812_inst.led_reg[0][14]
.sym 118594 soc.cpu.mem_xfer
.sym 118595 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 118596 soc.cpu.mem_rdata_q[28]
.sym 118597 led_rgb_data[14]
.sym 118601 led_rgb_data[21]
.sym 118605 led_rgb_data[10]
.sym 118609 led_rgb_data[22]
.sym 118613 led_rgb_data[6]
.sym 118617 led_rgb_data[0]
.sym 118621 led_rgb_data[8]
.sym 118634 ws2812_inst.led_counter[0]
.sym 118635 ws2812_inst.led_reg[5][14]
.sym 118636 ws2812_inst.led_reg[4][14]
.sym 118641 led_rgb_data[16]
.sym 118645 ws2812_inst.led_counter[1]
.sym 118646 ws2812_inst.led_counter[0]
.sym 118647 ws2812_inst.led_reg[3][0]
.sym 118648 ws2812_inst.led_reg[2][0]
.sym 118649 led_rgb_data[0]
.sym 118653 led_rgb_data[14]
.sym 118657 led_rgb_data[4]
.sym 118662 ws2812_inst.led_counter[0]
.sym 118663 ws2812_inst.led_reg[3][20]
.sym 118664 ws2812_inst.led_reg[2][20]
.sym 118665 ws2812_inst.led_counter[1]
.sym 118666 ws2812_inst.led_counter[2]
.sym 118667 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 118668 ws2812_inst.led_reg[6][4]
.sym 118669 led_rgb_data[20]
.sym 118673 ws2812_inst.led_counter[0]
.sym 118674 ws2812_inst.led_counter[2]
.sym 118675 ws2812_inst.led_reg[1][20]
.sym 118676 ws2812_inst.led_reg[0][20]
.sym 118677 led_rgb_data[0]
.sym 118682 ws2812_inst.led_counter[0]
.sym 118683 ws2812_inst.led_reg[3][4]
.sym 118684 ws2812_inst.led_reg[2][4]
.sym 118685 ws2812_inst.rgb_counter[4]
.sym 118686 ws2812_inst.led_counter[1]
.sym 118687 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 118688 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 118689 ws2812_inst.rgb_counter[4]
.sym 118690 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 118691 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 118692 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 118693 led_rgb_data[4]
.sym 118697 ws2812_inst.led_counter[2]
.sym 118698 ws2812_inst.led_counter[0]
.sym 118699 ws2812_inst.led_reg[5][20]
.sym 118700 ws2812_inst.led_reg[4][20]
.sym 118702 ws2812_inst.led_counter[0]
.sym 118703 ws2812_inst.led_reg[5][4]
.sym 118704 ws2812_inst.led_reg[4][4]
.sym 118705 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 118706 ws2812_inst.led_counter[0]
.sym 118707 ws2812_inst.led_reg[2][21]
.sym 118708 ws2812_inst.led_reg[0][21]
.sym 118709 led_rgb_data[20]
.sym 118713 ws2812_inst.led_counter[1]
.sym 118714 ws2812_inst.led_counter[0]
.sym 118715 ws2812_inst.led_reg[3][5]
.sym 118716 ws2812_inst.led_reg[2][5]
.sym 118717 ws2812_inst.led_counter[0]
.sym 118718 ws2812_inst.led_counter[1]
.sym 118719 ws2812_inst.led_reg[1][5]
.sym 118720 ws2812_inst.led_reg[0][5]
.sym 118745 led_rgb_data[4]
.sym 118749 led_rgb_data[20]
.sym 118753 soc.spimemio.xfer_io2_90_SB_DFFNSR_Q_D
.sym 118757 soc.spimemio_cfgreg_do[22]
.sym 118758 soc.spimemio.xfer_io3_90
.sym 118759 soc.spimemio.xfer_io3_90_SB_DFFNSR_Q_D
.sym 118760 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 118762 soc.spimemio_cfgreg_do[31]
.sym 118763 flash_io2_do_SB_LUT4_O_I2
.sym 118764 soc.spimemio.config_do[2]
.sym 118766 soc.spimemio_cfgreg_do[31]
.sym 118767 flash_io3_do_SB_LUT4_O_I2
.sym 118768 soc.spimemio.config_do[3]
.sym 118773 soc.spimemio.xfer_io3_90_SB_DFFNSR_Q_D
.sym 118777 soc.spimemio_cfgreg_do[22]
.sym 118778 soc.spimemio.xfer_io2_90
.sym 118779 soc.spimemio.xfer_io2_90_SB_DFFNSR_Q_D
.sym 118780 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 118782 soc.spimemio_cfgreg_do[31]
.sym 118783 soc.spimemio.xfer_clk
.sym 118784 soc.spimemio.config_clk
.sym 118785 iomem_wdata[10]
.sym 118791 soc.spimemio.config_oe[2]
.sym 118792 soc.spimemio_cfgreg_do[31]
.sym 118793 flash_io3_oe_SB_LUT4_O_I0
.sym 118794 soc.spimemio.xfer.xfer_qspi
.sym 118795 soc.spimemio.xfer.xfer_rd_SB_LUT4_I3_O
.sym 118796 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 118799 soc.spimemio.config_oe[3]
.sym 118800 soc.spimemio_cfgreg_do[31]
.sym 118805 iomem_wdata[11]
.sym 118809 flash_io2_oe_SB_LUT4_O_I0
.sym 118810 soc.spimemio.xfer.xfer_qspi
.sym 118811 soc.spimemio.xfer.xfer_rd_SB_LUT4_I3_O
.sym 118812 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 118823 soc.spimemio_cfgreg_do[31]
.sym 118824 soc.spimemio.xfer.xfer_rd
.sym 118826 soc.spimemio.xfer.xfer_rd_SB_LUT4_I3_O
.sym 118827 flash_io1_oe_SB_LUT4_O_I3
.sym 118828 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 118831 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 118832 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 118833 soc.spimemio.din_rd
.sym 118837 flash_io1_oe_SB_LUT4_O_I0
.sym 118838 soc.spimemio.xfer.xfer_rd_SB_LUT4_I3_O
.sym 118839 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 118840 flash_io1_oe_SB_LUT4_O_I3
.sym 118847 flash_io1_oe_SB_LUT4_O_I3
.sym 118848 soc.spimemio.xfer.xfer_ddr
.sym 118857 soc.spimemio_cfgreg_do[31]
.sym 118858 flash_io0_oe_SB_LUT4_O_I1
.sym 118859 flash_io0_oe_SB_LUT4_O_I2
.sym 118860 soc.spimemio.config_oe[0]
.sym 118863 soc.spimemio.xfer.xfer_qspi
.sym 118864 soc.spimemio.xfer.xfer_dspi
.sym 118866 resetn
.sym 118867 iomem_wstrb[1]
.sym 118868 flash_io0_oe_SB_LUT4_I3_I2
.sym 118871 soc.spimemio.config_oe[1]
.sym 118872 soc.spimemio_cfgreg_do[31]
.sym 118873 iomem_wdata[8]
.sym 118877 iomem_wdata[9]
.sym 118881 flash_io2_di
.sym 118882 soc.spimemio.xfer.xfer_qspi
.sym 118883 soc.spimemio.xfer.xfer_ddr
.sym 118884 soc.spimemio.xfer_clk
.sym 118905 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 118910 soc.spimemio_cfgreg_do[31]
.sym 118911 soc.spimemio.xfer_csb
.sym 118912 soc.spimemio.config_csb
.sym 118916 soc.simpleuart_reg_div_do[19]
.sym 118920 soc.simpleuart_reg_div_do[21]
.sym 118945 iomem_addr[0]
.sym 118952 soc.simpleuart_reg_div_do[29]
.sym 118953 iomem_wstrb[3]
.sym 118954 iomem_wstrb[2]
.sym 118955 iomem_wstrb[1]
.sym 118956 iomem_wstrb[0]
.sym 118957 iomem_addr[1]
.sym 118963 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 118964 soc.spimemio.rd_inc
.sym 118981 soc.spimemio.rd_addr[1]
.sym 118982 iomem_addr[1]
.sym 118983 soc.spimemio.rd_addr[0]
.sym 118984 iomem_addr[0]
.sym 118985 soc.spimemio.dout_data[2]
.sym 118997 soc.ram_ready
.sym 118998 flash_io0_oe_SB_LUT4_I3_I1
.sym 118999 flash_io0_oe_SB_LUT4_I3_I2
.sym 119000 flash_io0_oe
.sym 119001 soc.spimemio.dout_data[0]
.sym 119010 soc.spimemio.rd_inc
.sym 119011 iomem_addr[2]
.sym 119012 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 119013 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_I0
.sym 119014 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_I1
.sym 119015 soc.spimemio.rd_valid_SB_LUT4_I2_1_O
.sym 119016 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_I3
.sym 119017 soc.spimemio.buffer[8]
.sym 119022 soc.spimemio.rd_inc
.sym 119023 iomem_addr[7]
.sym 119024 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 119025 iomem_addr[12]
.sym 119026 soc.spimemio.rd_addr[12]
.sym 119027 soc.spimemio.rd_addr[23]
.sym 119028 iomem_addr[23]
.sym 119031 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 119032 iomem_addr[2]
.sym 119033 soc.spimemio.rd_valid_SB_LUT4_I2_I1
.sym 119034 soc.spimemio.rd_addr[13]
.sym 119035 iomem_addr[13]
.sym 119036 soc.spimemio.rd_valid_SB_LUT4_I2_I1_SB_LUT4_I0_I3
.sym 119037 soc.spimemio.rd_valid_SB_LUT4_I2_1_I0
.sym 119038 soc.spimemio.rd_valid_SB_LUT4_I2_1_I1
.sym 119039 soc.spimemio.rd_valid
.sym 119040 soc.spimemio.rd_valid_SB_LUT4_I2_1_I3
.sym 119042 soc.spimemio.rd_inc
.sym 119043 iomem_addr[10]
.sym 119044 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 119045 iomem_addr[9]
.sym 119046 soc.spimemio.rd_addr[9]
.sym 119047 iomem_addr[16]
.sym 119048 soc.spimemio.rd_addr[16]
.sym 119049 soc.cpu.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 119050 soc.ram_ready
.sym 119051 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 119052 soc.cpu.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 119054 soc.spimemio.rd_inc
.sym 119055 iomem_addr[20]
.sym 119056 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 119058 soc.spimemio.rd_inc
.sym 119059 iomem_addr[22]
.sym 119060 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 119063 soc.spimemio.rd_addr[7]
.sym 119064 iomem_addr[7]
.sym 119065 soc.spimemio.rd_addr[22]
.sym 119066 iomem_addr[22]
.sym 119067 soc.spimemio.rd_addr[20]
.sym 119068 iomem_addr[20]
.sym 119070 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 119071 soc.spimemio.rd_addr[18]
.sym 119072 iomem_addr[18]
.sym 119074 soc.spimemio.rd_inc
.sym 119075 iomem_addr[19]
.sym 119076 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 119077 soc.spimemio.rd_addr[21]
.sym 119078 iomem_addr[21]
.sym 119079 soc.spimemio.rd_addr[20]
.sym 119080 iomem_addr[20]
.sym 119082 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119083 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 119084 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 119085 soc.spimemio.rd_addr[17]
.sym 119086 iomem_addr[17]
.sym 119087 iomem_addr[22]
.sym 119088 soc.spimemio.rd_addr[22]
.sym 119089 soc.spimemio.rd_addr[19]
.sym 119090 iomem_addr[19]
.sym 119091 soc.spimemio.rd_addr[10]
.sym 119092 iomem_addr[10]
.sym 119093 iomem_addr[20]
.sym 119094 soc.spimemio.rd_addr[20]
.sym 119095 soc.spimemio.rd_addr[22]
.sym 119096 iomem_addr[22]
.sym 119098 soc.spimemio.rd_inc
.sym 119099 iomem_addr[21]
.sym 119100 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 119101 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 119102 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 119103 soc.spimemio.rd_valid_SB_LUT4_I2_1_I0_SB_LUT4_I0_O
.sym 119104 soc.spimemio.rd_valid_SB_LUT4_I2_I1_SB_LUT4_I0_I3
.sym 119111 soc.spimemio.rd_addr[21]
.sym 119112 iomem_addr[21]
.sym 119113 soc.spimemio.rd_addr[19]
.sym 119114 iomem_addr[19]
.sym 119115 iomem_addr[23]
.sym 119116 soc.spimemio.rd_addr[23]
.sym 119117 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 119121 soc.spimemio.rd_addr[12]
.sym 119122 iomem_addr[12]
.sym 119123 iomem_addr[17]
.sym 119124 soc.spimemio.rd_addr[17]
.sym 119131 soc.spimemio.rd_addr[11]
.sym 119132 iomem_addr[11]
.sym 119133 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 119134 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119135 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 119136 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 119137 iomem_wdata[29]
.sym 119141 iomem_wdata[26]
.sym 119145 iomem_wdata[25]
.sym 119149 iomem_wdata[30]
.sym 119153 iomem_wdata[24]
.sym 119161 iomem_wdata[31]
.sym 119165 soc.ram_ready
.sym 119166 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 119167 soc.simpleuart_reg_div_do[26]
.sym 119168 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 119169 iomem_wdata[28]
.sym 119173 soc.ram_ready
.sym 119174 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 119175 soc.simpleuart_reg_div_do[27]
.sym 119176 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 119177 soc.mem_valid
.sym 119178 soc.spimemio_cfgreg_do[31]
.sym 119179 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 119180 flash_csb_SB_LUT4_I1_I3
.sym 119187 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 119188 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 119189 iomem_wdata[27]
.sym 119194 resetn
.sym 119195 iomem_wstrb[3]
.sym 119196 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 119197 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 119198 soc.cpu.mem_rdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 119199 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 119200 soc.simpleuart_reg_div_do[31]
.sym 119201 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 119202 soc.ram_ready
.sym 119203 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 119204 soc.simpleuart_reg_div_do[28]
.sym 119209 soc.spimemio.buffer[12]
.sym 119217 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 119218 soc.cpu.mem_rdata_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 119219 soc.cpu.mem_rdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 119220 soc.ram_ready
.sym 119221 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 119222 soc.spimem_rdata[27]
.sym 119223 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 119224 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 119229 soc.spimemio.dout_data[3]
.sym 119235 soc.cpu.mem_do_rinst
.sym 119236 soc.cpu.mem_do_rdata
.sym 119237 soc.spimemio.dout_data[7]
.sym 119245 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 119246 soc.spimem_rdata[28]
.sym 119247 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 119248 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 119249 soc.spimemio.dout_data[4]
.sym 119253 soc.spimemio.buffer[15]
.sym 119259 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 119260 soc.spimem_rdata[31]
.sym 119263 iomem_ready_SB_DFFESS_Q_D
.sym 119264 resetn
.sym 119267 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 119268 soc.cpu.mem_do_rinst
.sym 119283 soc.cpu.mem_do_wdata
.sym 119284 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 119285 iomem_ready_SB_DFFESS_Q_D
.sym 119290 resetn
.sym 119291 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 119292 iomem_ready_SB_DFFESS_Q_D
.sym 119295 iomem_ready_SB_LUT4_I1_O
.sym 119296 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 119299 soc.cpu.mem_state[1]
.sym 119300 soc.cpu.mem_state[0]
.sym 119303 iomem_rdata[29]
.sym 119304 iomem_ready_SB_LUT4_I1_O
.sym 119307 iomem_rdata[9]
.sym 119308 iomem_ready_SB_LUT4_I1_O
.sym 119309 gpio[31]
.sym 119313 LED_G$SB_IO_OUT
.sym 119319 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 119320 soc.cpu.clear_prefetched_high_word
.sym 119323 soc.cpu.mem_state[1]
.sym 119324 soc.cpu.mem_state[0]
.sym 119325 gpio[29]
.sym 119329 soc.spimemio.dout_data[1]
.sym 119333 soc.spimemio.buffer[9]
.sym 119341 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 119342 soc.cpu.mem_xfer
.sym 119343 soc.cpu.mem_la_read
.sym 119344 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 119346 iomem_ready_SB_LUT4_I1_O
.sym 119347 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 119348 soc.spimem_rdata[9]
.sym 119351 soc.cpu.mem_xfer
.sym 119352 soc.cpu.mem_la_read
.sym 119354 soc.cpu.trap_SB_LUT4_I3_1_O
.sym 119355 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 119356 soc.cpu.clear_prefetched_high_word
.sym 119357 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 119358 iomem_ready_SB_LUT4_I1_O
.sym 119359 soc.spimem_rdata[25]
.sym 119360 soc.cpu.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 119363 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 119364 soc.cpu.trap_SB_LUT4_I3_1_O
.sym 119369 iomem_wdata[31]
.sym 119375 iomem_wstrb[1]
.sym 119376 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 119380 soc.cpu.trap_SB_LUT4_I3_1_O
.sym 119381 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 119382 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 119383 soc.cpu.mem_xfer
.sym 119384 soc.cpu.mem_la_read
.sym 119387 soc.cpu.mem_state[0]
.sym 119388 soc.cpu.mem_state[1]
.sym 119391 resetn
.sym 119392 soc.cpu.trap
.sym 119393 led_rgb_data[22]
.sym 119419 soc.cpu.trap
.sym 119420 resetn
.sym 119421 led_rgb_data[18]
.sym 119434 ws2812_inst.led_counter[0]
.sym 119435 ws2812_inst.led_reg[3][22]
.sym 119436 ws2812_inst.led_reg[2][22]
.sym 119437 ws2812_inst.led_counter[0]
.sym 119438 ws2812_inst.led_counter[2]
.sym 119439 ws2812_inst.led_reg[1][2]
.sym 119440 ws2812_inst.led_reg[0][2]
.sym 119441 ws2812_inst.led_counter[0]
.sym 119442 ws2812_inst.led_counter[1]
.sym 119443 ws2812_inst.led_reg[1][16]
.sym 119444 ws2812_inst.led_reg[0][16]
.sym 119445 led_rgb_data[2]
.sym 119453 led_rgb_data[16]
.sym 119457 iomem_wdata[9]
.sym 119461 iomem_wdata[14]
.sym 119465 iomem_wdata[12]
.sym 119469 iomem_wdata[10]
.sym 119477 iomem_wdata[8]
.sym 119481 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 119482 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119483 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 119484 ws2812_inst.led_counter[1]
.sym 119485 iomem_wdata[13]
.sym 119489 ws2812_inst.rgb_counter[4]
.sym 119490 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 119491 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 119492 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 119493 ws2812_inst.led_counter[1]
.sym 119494 ws2812_inst.led_counter[2]
.sym 119495 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 119496 ws2812_inst.led_reg[6][2]
.sym 119501 ws2812_inst.led_counter[1]
.sym 119502 ws2812_inst.led_counter[2]
.sym 119503 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 119504 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 119505 led_rgb_data[6]
.sym 119509 led_rgb_data[2]
.sym 119514 ws2812_inst.led_counter[1]
.sym 119515 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 119516 ws2812_inst.led_reg[6][6]
.sym 119517 ws2812_inst.led_counter[2]
.sym 119518 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119519 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 119520 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 119521 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 119522 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 119523 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 119524 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 119525 ws2812_inst.led_counter[2]
.sym 119526 ws2812_inst.led_counter[1]
.sym 119527 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 119528 ws2812_inst.led_reg[6][22]
.sym 119529 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 119530 ws2812_inst.led_counter[1]
.sym 119531 ws2812_inst.led_counter[2]
.sym 119532 ws2812_inst.led_reg[5][10]
.sym 119533 led_rgb_data[10]
.sym 119537 ws2812_inst.led_counter[2]
.sym 119538 ws2812_inst.rgb_counter[2]
.sym 119539 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 119540 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 119541 ws2812_inst.led_counter[1]
.sym 119542 ws2812_inst.led_reg[6][10]
.sym 119543 ws2812_inst.led_counter[0]
.sym 119544 ws2812_inst.led_reg[4][10]
.sym 119545 led_rgb_data[22]
.sym 119549 ws2812_inst.led_counter[0]
.sym 119550 ws2812_inst.led_counter[1]
.sym 119551 ws2812_inst.led_reg[1][6]
.sym 119552 ws2812_inst.led_reg[0][6]
.sym 119557 ws2812_inst.led_counter[0]
.sym 119558 ws2812_inst.led_counter[1]
.sym 119559 ws2812_inst.led_reg[1][0]
.sym 119560 ws2812_inst.led_reg[0][0]
.sym 119561 led_rgb_data[14]
.sym 119565 ws2812_inst.led_counter[2]
.sym 119566 ws2812_inst.led_counter[1]
.sym 119567 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 119568 ws2812_inst.led_reg[6][14]
.sym 119573 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 119574 ws2812_inst.led_counter[2]
.sym 119575 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 119576 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 119577 ws2812_inst.led_counter[2]
.sym 119578 ws2812_inst.led_counter[1]
.sym 119579 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 119580 ws2812_inst.led_reg[6][16]
.sym 119581 led_rgb_data[16]
.sym 119586 ws2812_inst.led_counter[0]
.sym 119587 ws2812_inst.led_reg[5][16]
.sym 119588 ws2812_inst.led_reg[4][16]
.sym 119589 led_rgb_data[16]
.sym 119593 led_rgb_data[0]
.sym 119597 ws2812_inst.rgb_counter[4]
.sym 119598 ws2812_inst.rgb_counter[2]
.sym 119599 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 119600 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 119601 led_rgb_data[14]
.sym 119606 ws2812_inst.led_counter[0]
.sym 119607 ws2812_inst.led_reg[5][0]
.sym 119608 ws2812_inst.led_reg[4][0]
.sym 119609 ws2812_inst.led_counter[2]
.sym 119610 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 119611 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 119612 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 119614 ws2812_inst.led_counter[1]
.sym 119615 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 119616 ws2812_inst.led_reg[6][0]
.sym 119617 led_rgb_data[4]
.sym 119622 ws2812_inst.led_counter[1]
.sym 119623 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 119624 ws2812_inst.led_reg[6][21]
.sym 119625 ws2812_inst.led_counter[1]
.sym 119626 ws2812_inst.led_counter[2]
.sym 119627 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 119628 ws2812_inst.led_reg[6][20]
.sym 119629 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 119630 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119631 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 119632 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 119633 led_rgb_data[21]
.sym 119637 led_rgb_data[8]
.sym 119641 led_rgb_data[0]
.sym 119645 led_rgb_data[20]
.sym 119649 led_rgb_data[21]
.sym 119657 ws2812_inst.led_counter[1]
.sym 119658 ws2812_inst.led_counter[0]
.sym 119659 ws2812_inst.led_reg[3][21]
.sym 119660 ws2812_inst.led_reg[1][21]
.sym 119661 ws2812_inst.rgb_counter[4]
.sym 119662 ws2812_inst.rgb_counter[2]
.sym 119663 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 119664 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 119665 ws2812_inst.led_counter[2]
.sym 119666 ws2812_inst.led_counter[1]
.sym 119667 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 119668 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 119669 ws2812_inst.rgb_counter[2]
.sym 119670 ws2812_inst.led_counter[2]
.sym 119671 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 119672 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 119674 ws2812_inst.led_counter[0]
.sym 119675 ws2812_inst.led_reg[1][4]
.sym 119676 ws2812_inst.led_reg[0][4]
.sym 119677 ws2812_inst.rgb_counter[2]
.sym 119678 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119679 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 119680 ws2812_inst.rgb_counter[4]
.sym 119702 ws2812_inst.led_counter[1]
.sym 119703 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 119704 ws2812_inst.led_reg[6][5]
.sym 119705 led_rgb_data[5]
.sym 119713 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D
.sym 119721 soc.spimemio_cfgreg_do[22]
.sym 119722 soc.spimemio.xfer_io0_90
.sym 119723 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D
.sym 119724 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 119734 soc.spimemio_cfgreg_do[31]
.sym 119735 flash_io0_do_SB_LUT4_O_I2
.sym 119736 soc.spimemio.config_do[0]
.sym 119745 iomem_wdata[0]
.sym 119750 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D_SB_LUT4_O_I1
.sym 119751 soc.spimemio.xfer.obuffer[7]
.sym 119752 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 119754 soc.spimemio.xfer.dummy_count[0]
.sym 119755 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 119756 $PACKER_VCC_NET
.sym 119764 soc.spimemio.xfer_clk
.sym 119767 soc.spimemio.xfer.obuffer[7]
.sym 119768 soc.spimemio.xfer.xfer_qspi
.sym 119769 iomem_wdata[1]
.sym 119775 soc.spimemio.xfer.xfer_qspi
.sym 119776 soc.spimemio.xfer.xfer_ddr
.sym 119778 soc.spimemio.xfer.dummy_count[0]
.sym 119779 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 119782 soc.spimemio.xfer.dummy_count[1]
.sym 119783 $PACKER_VCC_NET
.sym 119784 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 119786 soc.spimemio.xfer.dummy_count[2]
.sym 119787 $PACKER_VCC_NET
.sym 119788 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 119790 soc.spimemio.xfer.dummy_count[3]
.sym 119791 $PACKER_VCC_NET
.sym 119792 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 119793 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 119794 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 119795 soc.spimemio.din_rd
.sym 119796 soc.spimemio.din_data[3]
.sym 119797 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 119798 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 119799 soc.spimemio.din_rd
.sym 119800 soc.spimemio.din_data[2]
.sym 119801 soc.spimemio.xfer.dummy_count[3]
.sym 119802 soc.spimemio.xfer.dummy_count[2]
.sym 119803 soc.spimemio.xfer.dummy_count[1]
.sym 119804 soc.spimemio.xfer.dummy_count[0]
.sym 119805 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 119806 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 119807 soc.spimemio.din_rd
.sym 119808 soc.spimemio.din_data[1]
.sym 119811 soc.spimemio.xfer_clk
.sym 119812 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 119818 resetn
.sym 119819 iomem_wstrb[0]
.sym 119820 flash_io0_oe_SB_LUT4_I3_I2
.sym 119821 flash_io3_di
.sym 119822 soc.spimemio.xfer.xfer_qspi
.sym 119823 soc.spimemio.xfer.xfer_ddr
.sym 119824 soc.spimemio.xfer_clk
.sym 119826 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 119827 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 119828 soc.spimemio.dout_data[1]
.sym 119830 soc.spimemio.dout_data[1]
.sym 119831 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 119832 soc.spimemio.xfer_clk
.sym 119837 flash_io3_di_SB_LUT4_I0_O
.sym 119838 soc.spimemio.dout_data[2]
.sym 119839 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 119840 soc.spimemio.xfer_clk
.sym 119841 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I2_SB_LUT4_O_I0
.sym 119842 flash_io2_di_SB_LUT4_I0_O
.sym 119843 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 119844 soc.spimemio.dout_data[0]
.sym 119845 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 119846 soc.spimemio.xfer_clk
.sym 119847 soc.spimemio.dout_data[4]
.sym 119848 soc.spimemio.dout_data[3]
.sym 119849 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 119850 soc.spimemio.xfer_clk
.sym 119851 soc.spimemio.dout_data[4]
.sym 119852 soc.spimemio.dout_data[0]
.sym 119853 soc.spimemio.dout_data[2]
.sym 119854 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 119855 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I2
.sym 119856 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3
.sym 119858 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 119859 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 119860 soc.spimemio.dout_data[0]
.sym 119861 soc.spimemio.dout_data[3]
.sym 119862 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 119863 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_4_I2
.sym 119864 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3
.sym 119866 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 119867 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 119868 soc.spimemio.dout_data[2]
.sym 119869 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 119870 soc.spimemio.dout_data[4]
.sym 119871 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2
.sym 119872 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3
.sym 119873 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 119874 soc.spimemio.dout_data[6]
.sym 119875 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I2
.sym 119876 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I3
.sym 119878 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 119879 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 119880 soc.spimemio.dout_data[4]
.sym 119881 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 119882 soc.spimemio.xfer_clk
.sym 119883 soc.spimemio.dout_data[6]
.sym 119884 soc.spimemio.dout_data[2]
.sym 119890 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 119891 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 119892 soc.spimemio.dout_data[2]
.sym 119897 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 119898 soc.spimemio.xfer_clk
.sym 119899 soc.spimemio.dout_data[6]
.sym 119900 soc.spimemio.dout_data[5]
.sym 119910 soc.spimemio_cfgreg_do[31]
.sym 119911 flash_io0_oe_SB_LUT4_I3_I2
.sym 119912 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 119919 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 119920 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 119923 resetn
.sym 119924 soc.spimemio.softreset
.sym 119938 soc.spimemio.rd_valid_SB_LUT4_I2_I1
.sym 119939 iomem_addr[4]
.sym 119940 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 119961 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 119962 soc.spimemio.rd_valid_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 119963 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 119964 iomem_addr[21]
.sym 119965 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 119966 iomem_addr[5]
.sym 119967 iomem_addr[7]
.sym 119968 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 119970 soc.spimemio.rd_inc
.sym 119971 iomem_addr[8]
.sym 119972 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 119974 soc.spimemio.rd_inc
.sym 119975 iomem_addr[12]
.sym 119976 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 119977 soc.spimemio.rd_valid_SB_LUT4_I2_I0
.sym 119978 soc.spimemio.rd_valid_SB_LUT4_I2_I1
.sym 119979 soc.spimemio.rd_valid
.sym 119980 soc.spimemio.rd_valid_SB_LUT4_I2_I3
.sym 119982 soc.spimemio.rd_inc
.sym 119983 iomem_addr[13]
.sym 119984 soc.spimemio.rd_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.sym 119985 soc.spimemio.rd_addr[23]
.sym 119986 iomem_addr[23]
.sym 119987 soc.spimemio.rd_addr[13]
.sym 119988 iomem_addr[13]
.sym 119990 soc.spimemio.rd_inc
.sym 119991 iomem_addr[4]
.sym 119992 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 119995 soc.spimemio.rd_addr[3]
.sym 119996 iomem_addr[3]
.sym 119997 iomem_addr[16]
.sym 119998 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 119999 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 120000 iomem_addr[20]
.sym 120002 soc.spimemio.rd_inc
.sym 120003 iomem_addr[5]
.sym 120004 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 120005 soc.spimemio.rd_addr[12]
.sym 120006 iomem_addr[12]
.sym 120007 iomem_addr[8]
.sym 120008 soc.spimemio.rd_addr[8]
.sym 120009 soc.spimemio.rd_addr[8]
.sym 120010 iomem_addr[8]
.sym 120011 soc.spimemio.rd_addr[4]
.sym 120012 iomem_addr[4]
.sym 120014 soc.spimemio.rd_inc
.sym 120015 iomem_addr[14]
.sym 120016 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 120018 soc.spimemio.rd_inc
.sym 120019 iomem_addr[23]
.sym 120020 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 120022 soc.spimemio.rd_inc
.sym 120023 iomem_addr[3]
.sym 120024 soc.spimemio.rd_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 120026 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 120027 soc.spimemio.rd_valid_SB_LUT4_I2_O
.sym 120028 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 120030 soc.spimemio.rd_inc
.sym 120031 iomem_addr[6]
.sym 120032 soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 120033 soc.spimemio.rd_valid_SB_LUT4_I2_1_I0
.sym 120034 soc.spimemio.rd_valid_SB_LUT4_I2_1_I0_SB_LUT4_I0_I1
.sym 120035 soc.spimemio.rd_addr[6]
.sym 120036 iomem_addr[6]
.sym 120037 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 120038 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 120039 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 120040 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 120041 soc.spimemio.rd_addr[6]
.sym 120042 iomem_addr[6]
.sym 120043 iomem_addr[3]
.sym 120044 soc.spimemio.rd_addr[3]
.sym 120045 soc.spimemio.rd_addr[5]
.sym 120046 iomem_addr[5]
.sym 120047 soc.spimemio.rd_addr[3]
.sym 120048 iomem_addr[3]
.sym 120050 soc.spimemio.rd_inc
.sym 120051 iomem_addr[15]
.sym 120052 soc.spimemio.rd_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 120053 soc.spimemio.rd_addr[14]
.sym 120054 iomem_addr[14]
.sym 120055 soc.spimemio.rd_addr[5]
.sym 120056 iomem_addr[5]
.sym 120058 soc.spimemio.rd_inc
.sym 120059 iomem_addr[16]
.sym 120060 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 120061 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 120062 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 120063 iomem_addr[5]
.sym 120064 soc.spimemio.rd_addr[5]
.sym 120065 soc.spimemio.rd_addr[10]
.sym 120066 iomem_addr[10]
.sym 120067 soc.spimemio.rd_addr[17]
.sym 120068 iomem_addr[17]
.sym 120071 soc.spimemio.rd_addr[15]
.sym 120072 iomem_addr[15]
.sym 120073 soc.spimemio.rd_addr[15]
.sym 120074 iomem_addr[15]
.sym 120075 iomem_addr[19]
.sym 120076 soc.spimemio.rd_addr[19]
.sym 120077 soc.spimemio.rd_addr[18]
.sym 120078 iomem_addr[18]
.sym 120079 soc.spimemio.rd_addr[16]
.sym 120080 iomem_addr[16]
.sym 120081 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 120082 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 120083 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 120084 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 120087 soc.spimemio.rd_addr[9]
.sym 120088 iomem_addr[9]
.sym 120089 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I0
.sym 120090 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 120091 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 120092 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 120095 soc.spimemio.rd_addr[16]
.sym 120096 iomem_addr[16]
.sym 120097 iomem_wdata[17]
.sym 120101 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 120102 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 120103 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 120104 soc.simpleuart_reg_div_do[17]
.sym 120105 iomem_wdata[16]
.sym 120109 iomem_wdata[20]
.sym 120113 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 120114 soc.cpu.mem_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 120115 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 120116 soc.simpleuart_reg_div_do[20]
.sym 120117 iomem_wdata[21]
.sym 120121 iomem_wdata[22]
.sym 120125 iomem_wdata[23]
.sym 120129 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 120130 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 120131 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 120132 soc.simpleuart_reg_div_do[22]
.sym 120133 soc.mem_valid
.sym 120134 soc.spimemio_cfgreg_do[22]
.sym 120135 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 120136 flash_csb_SB_LUT4_I1_I3
.sym 120137 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 120138 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 120139 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 120140 soc.simpleuart_reg_div_do[16]
.sym 120141 iomem_wdata[23]
.sym 120146 resetn
.sym 120147 iomem_wstrb[2]
.sym 120148 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 120149 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 120150 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 120151 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 120152 soc.ram_ready
.sym 120153 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 120154 soc.cpu.mem_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_I1
.sym 120155 soc.cpu.mem_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_I2
.sym 120156 soc.ram_ready
.sym 120157 iomem_wdata[22]
.sym 120161 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 120162 soc.spimem_rdata[23]
.sym 120163 soc.cpu.mem_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 120164 soc.cpu.mem_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 120165 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 120166 soc.cpu.mem_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I1
.sym 120167 soc.cpu.mem_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 120168 soc.ram_ready
.sym 120169 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 120170 soc.cpu.mem_rdata_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 120171 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 120172 soc.simpleuart_reg_div_do[21]
.sym 120173 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 120174 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 120175 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2
.sym 120176 soc.ram_ready
.sym 120177 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 120178 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 120179 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 120180 soc.ram_ready
.sym 120181 soc.mem_valid
.sym 120182 soc.spimemio_cfgreg_do[21]
.sym 120183 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 120184 flash_csb_SB_LUT4_I1_I3
.sym 120185 gpio[23]
.sym 120189 gpio[16]
.sym 120193 gpio[22]
.sym 120197 soc.cpu.mem_rdata_SB_LUT4_O_12_I0
.sym 120198 soc.cpu.mem_rdata_SB_LUT4_O_12_I1
.sym 120199 iomem_rdata[21]
.sym 120200 iomem_ready_SB_LUT4_I1_O
.sym 120202 iomem_ready_SB_LUT4_I1_O
.sym 120203 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 120204 soc.spimem_rdata[21]
.sym 120207 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 120208 soc.spimem_rdata[16]
.sym 120209 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 120210 soc.spimem_rdata[26]
.sym 120211 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 120212 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 120213 iomem_ready_SB_LUT4_I1_O
.sym 120214 iomem_rdata[22]
.sym 120215 soc.cpu.mem_rdata_SB_LUT4_O_13_I2
.sym 120216 soc.cpu.mem_rdata_SB_LUT4_O_13_I3
.sym 120218 iomem_ready_SB_LUT4_I1_O
.sym 120219 soc.cpu.mem_rdata_SB_LUT4_O_5_I2
.sym 120220 iomem_rdata[23]
.sym 120221 iomem_ready_SB_LUT4_I1_O
.sym 120222 iomem_rdata[16]
.sym 120223 soc.cpu.mem_rdata_SB_LUT4_O_14_I2
.sym 120224 soc.cpu.mem_rdata_SB_LUT4_O_14_I3
.sym 120225 soc.cpu.mem_rdata_SB_LUT4_O_11_I0
.sym 120226 soc.cpu.mem_rdata_SB_LUT4_O_11_I1
.sym 120227 iomem_rdata[18]
.sym 120228 iomem_ready_SB_LUT4_I1_O
.sym 120229 gpio[20]
.sym 120234 iomem_ready_SB_LUT4_I1_O
.sym 120235 soc.cpu.mem_rdata_SB_LUT4_O_6_I2
.sym 120236 iomem_rdata[26]
.sym 120237 gpio[18]
.sym 120241 soc.cpu.mem_rdata_SB_LUT4_O_10_I0
.sym 120242 soc.cpu.mem_rdata_SB_LUT4_O_10_I1
.sym 120243 iomem_rdata[20]
.sym 120244 iomem_ready_SB_LUT4_I1_O
.sym 120245 gpio[21]
.sym 120249 gpio[17]
.sym 120253 gpio[19]
.sym 120259 iomem_rdata[28]
.sym 120260 iomem_ready_SB_LUT4_I1_O
.sym 120265 led_rgb_data[15]
.sym 120273 iomem_ready_SB_LUT4_I1_O
.sym 120274 iomem_rdata[17]
.sym 120275 soc.cpu.mem_rdata_SB_LUT4_O_15_I2
.sym 120276 soc.cpu.mem_rdata_SB_LUT4_O_15_I3
.sym 120277 led_rgb_data[18]
.sym 120313 led_rgb_data[18]
.sym 120317 led_rgb_data[15]
.sym 120321 iomem_wdata[11]
.sym 120326 resetn
.sym 120327 iomem_wstrb[3]
.sym 120328 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 120329 iomem_wdata[15]
.sym 120337 ws2812_inst.led_counter[0]
.sym 120338 ws2812_inst.led_counter[1]
.sym 120339 ws2812_inst.led_reg[1][15]
.sym 120340 ws2812_inst.led_reg[0][15]
.sym 120349 ws2812_inst.led_counter[0]
.sym 120350 ws2812_inst.led_counter[2]
.sym 120351 ws2812_inst.led_reg[1][18]
.sym 120352 ws2812_inst.led_reg[0][18]
.sym 120353 iomem_wdata[26]
.sym 120357 iomem_wdata[27]
.sym 120366 ws2812_inst.led_counter[0]
.sym 120367 ws2812_inst.led_reg[3][18]
.sym 120368 ws2812_inst.led_reg[2][18]
.sym 120369 iomem_wdata[30]
.sym 120374 soc.cpu.mem_state[1]
.sym 120375 soc.cpu.mem_state[0]
.sym 120376 soc.cpu.mem_xfer
.sym 120377 iomem_wdata[28]
.sym 120381 iomem_wdata[29]
.sym 120385 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 120386 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 120387 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 120388 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 120406 ws2812_inst.led_counter[1]
.sym 120407 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 120408 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 120417 led_rgb_data[18]
.sym 120425 ws2812_inst.rgb_counter[4]
.sym 120426 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 120427 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 120428 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 120441 led_rgb_data[12]
.sym 120445 ws2812_inst.led_counter[1]
.sym 120446 ws2812_inst.led_counter[2]
.sym 120447 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 120448 ws2812_inst.led_reg[6][18]
.sym 120449 led_rgb_data[12]
.sym 120457 led_rgb_data[22]
.sym 120461 led_rgb_data[6]
.sym 120466 ws2812_inst.rgb_counter[2]
.sym 120467 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 120468 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 120470 ws2812_inst.led_counter[0]
.sym 120471 ws2812_inst.led_reg[5][6]
.sym 120472 ws2812_inst.led_reg[4][6]
.sym 120473 ws2812_inst.led_counter[2]
.sym 120474 ws2812_inst.led_counter[1]
.sym 120475 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 120476 ws2812_inst.led_reg[6][12]
.sym 120477 ws2812_inst.rgb_counter[2]
.sym 120478 ws2812_inst.led_counter[2]
.sym 120479 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 120480 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 120481 ws2812_inst.led_counter[1]
.sym 120482 ws2812_inst.led_counter[0]
.sym 120483 ws2812_inst.led_reg[3][8]
.sym 120484 ws2812_inst.led_reg[1][8]
.sym 120485 led_rgb_data[10]
.sym 120493 led_rgb_data[22]
.sym 120498 ws2812_inst.rgb_counter[3]
.sym 120499 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 120500 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 120502 ws2812_inst.led_counter[0]
.sym 120503 ws2812_inst.led_reg[5][22]
.sym 120504 ws2812_inst.led_reg[4][22]
.sym 120505 led_rgb_data[6]
.sym 120509 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 120510 ws2812_inst.led_counter[0]
.sym 120511 ws2812_inst.led_reg[0][8]
.sym 120512 ws2812_inst.led_reg[2][8]
.sym 120521 ws2812_inst.led_counter[2]
.sym 120522 ws2812_inst.rgb_counter[2]
.sym 120523 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 120524 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 120525 led_rgb_data[8]
.sym 120529 led_rgb_data[21]
.sym 120541 ws2812_inst.rgb_counter[3]
.sym 120542 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 120543 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 120544 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 120554 ws2812_inst.led_counter[1]
.sym 120555 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 120556 ws2812_inst.led_reg[6][8]
.sym 120557 led_rgb_data[1]
.sym 120566 ws2812_inst.led_counter[0]
.sym 120567 ws2812_inst.led_reg[5][8]
.sym 120568 ws2812_inst.led_reg[4][8]
.sym 120569 led_rgb_data[4]
.sym 120577 led_rgb_data[21]
.sym 120589 led_rgb_data[5]
.sym 120593 led_rgb_data[1]
.sym 120602 ws2812_inst.led_counter[0]
.sym 120603 ws2812_inst.led_reg[5][21]
.sym 120604 ws2812_inst.led_reg[4][21]
.sym 120605 led_rgb_data[8]
.sym 120610 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 120614 $PACKER_VCC_NET
.sym 120615 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 120619 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 120623 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 120627 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 120631 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 120635 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 120639 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 120643 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 120645 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 120646 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 120647 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 120648 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 120650 ws2812_inst.led_counter[0]
.sym 120651 ws2812_inst.led_reg[5][5]
.sym 120652 ws2812_inst.led_reg[4][5]
.sym 120673 soc.spimemio_cfgreg_do[22]
.sym 120674 soc.spimemio.xfer_io1_90
.sym 120675 soc.spimemio.xfer_io1_90_SB_DFFNSR_Q_D
.sym 120676 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120677 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 120678 soc.spimemio.xfer_clk
.sym 120679 soc.spimemio.xfer.obuffer[5]
.sym 120680 soc.spimemio.xfer.obuffer[6]
.sym 120682 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 120683 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 120684 soc.spimemio.xfer.obuffer[2]
.sym 120686 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 120687 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 120688 soc.spimemio.xfer.obuffer[4]
.sym 120689 soc.spimemio.xfer_io1_90_SB_DFFNSR_Q_D
.sym 120694 soc.spimemio_cfgreg_do[31]
.sym 120695 flash_io1_do_SB_LUT4_O_I2
.sym 120696 soc.spimemio.config_do[1]
.sym 120697 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 120698 soc.spimemio.xfer_clk
.sym 120699 soc.spimemio.xfer.obuffer[2]
.sym 120700 soc.spimemio.xfer.obuffer[6]
.sym 120701 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120702 soc.spimemio.xfer.obuffer[6]
.sym 120703 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 120704 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 120705 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120706 soc.spimemio.xfer.obuffer[7]
.sym 120707 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 120708 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 120709 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 120710 soc.spimemio.xfer_clk
.sym 120711 soc.spimemio.xfer.obuffer[3]
.sym 120712 soc.spimemio.xfer.obuffer[7]
.sym 120713 soc.spimemio.xfer.xfer_qspi
.sym 120714 soc.spimemio.xfer.obuffer[5]
.sym 120715 soc.spimemio.xfer.obuffer[7]
.sym 120716 soc.spimemio.xfer.xfer_dspi
.sym 120718 soc.spimemio.xfer.xfer_ddr
.sym 120719 soc.spimemio.xfer.xfer_dspi
.sym 120720 soc.spimemio.xfer.xfer_qspi
.sym 120722 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 120723 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 120724 soc.spimemio.xfer.obuffer[5]
.sym 120726 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 120727 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 120728 soc.spimemio.xfer.obuffer[3]
.sym 120729 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 120730 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 120731 soc.spimemio.din_rd
.sym 120732 soc.spimemio.din_data[0]
.sym 120733 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 120734 soc.spimemio.xfer_clk
.sym 120735 soc.spimemio.xfer.obuffer[6]
.sym 120736 soc.spimemio.xfer.obuffer[7]
.sym 120739 soc.spimemio.xfer_resetn
.sym 120740 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 120743 soc.spimemio.xfer.obuffer[6]
.sym 120744 soc.spimemio.xfer.xfer_qspi
.sym 120745 soc.spimemio.xfer.xfer_qspi
.sym 120746 soc.spimemio.xfer.obuffer[4]
.sym 120747 soc.spimemio.xfer.obuffer[6]
.sym 120748 soc.spimemio.xfer.xfer_dspi
.sym 120750 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2
.sym 120751 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 120752 soc.spimemio.xfer.xfer_dspi
.sym 120754 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 120755 soc.spimemio.din_data[6]
.sym 120756 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 120758 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E
.sym 120759 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 120760 soc.spimemio.xfer_clk
.sym 120762 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 120763 soc.spimemio.din_data[7]
.sym 120764 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 120767 soc.spimemio.xfer.xfer_qspi
.sym 120768 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 120769 flash_io0_oe_SB_LUT4_O_I2
.sym 120770 soc.spimemio.xfer_clk
.sym 120771 soc.spimemio.xfer.count[0]
.sym 120772 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 120775 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 120776 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 120779 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2
.sym 120780 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 120781 soc.spimemio.xfer_clk
.sym 120782 soc.spimemio.xfer.xfer_dspi
.sym 120783 soc.spimemio.xfer_resetn
.sym 120784 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 120785 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 120786 soc.spimemio.xfer.count[0]
.sym 120787 soc.spimemio.xfer.xfer_qspi
.sym 120788 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120790 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 120791 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 120792 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120795 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120796 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 120798 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 120799 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120800 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 120803 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 120804 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 120806 soc.spimemio.xfer_resetn
.sym 120807 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 120808 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120810 soc.spimemio.xfer_csb
.sym 120811 soc.spimemio.xfer_clk
.sym 120812 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 120814 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_O_I1
.sym 120815 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 120816 soc.spimemio.xfer.xfer_dspi
.sym 120823 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E
.sym 120824 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3
.sym 120828 soc.spimemio.xfer_resetn
.sym 120833 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 120834 soc.spimemio.xfer_clk
.sym 120835 soc.spimemio.dout_data[7]
.sym 120836 soc.spimemio.dout_data[3]
.sym 120837 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120838 soc.spimemio.dout_data[5]
.sym 120839 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I2
.sym 120840 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I3
.sym 120841 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0
.sym 120842 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I1
.sym 120843 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120844 soc.spimemio.dout_data[7]
.sym 120845 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 120846 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120847 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 120848 soc.spimemio.dout_data[5]
.sym 120850 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 120851 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 120852 soc.spimemio.dout_data[3]
.sym 120854 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 120855 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 120856 soc.spimemio.dout_data[1]
.sym 120857 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 120858 soc.spimemio.xfer_clk
.sym 120859 soc.spimemio.dout_data[5]
.sym 120860 soc.spimemio.dout_data[4]
.sym 120861 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 120862 soc.spimemio.xfer_clk
.sym 120863 soc.spimemio.dout_data[7]
.sym 120864 soc.spimemio.dout_data[6]
.sym 120867 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 120868 soc.spimemio.dout_tag[0]
.sym 120871 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 120872 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 120873 soc.spimemio.dout_tag[1]
.sym 120874 soc.spimemio.dout_tag[2]
.sym 120875 soc.spimemio.dout_tag[3]
.sym 120876 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 120878 soc.spimemio.dout_tag[0]
.sym 120879 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 120880 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 120882 soc.spimemio.dout_tag[0]
.sym 120883 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 120884 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 120889 soc.spimemio.dout_tag[2]
.sym 120890 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 120891 soc.spimemio.dout_tag[3]
.sym 120892 soc.spimemio.dout_tag[1]
.sym 120893 soc.spimemio.dout_tag[2]
.sym 120894 soc.spimemio.dout_tag[3]
.sym 120895 soc.spimemio.dout_tag[1]
.sym 120896 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 120897 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 120898 iomem_addr[7]
.sym 120899 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 120900 iomem_addr[8]
.sym 120901 soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 120902 iomem_addr[6]
.sym 120903 iomem_addr[3]
.sym 120904 soc.spimemio.rd_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 120905 soc.spimemio.rd_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 120906 iomem_addr[3]
.sym 120907 iomem_addr[20]
.sym 120908 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 120909 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 120910 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 120911 iomem_addr[19]
.sym 120912 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 120913 soc.spimemio.din_rd_SB_DFFESR_Q_D
.sym 120917 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 120918 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120919 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 120920 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 120921 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 120922 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 120923 iomem_addr[5]
.sym 120924 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 120927 iomem_addr[4]
.sym 120928 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 120930 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 120935 soc.spimemio.rd_addr[3]
.sym 120936 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 120939 soc.spimemio.rd_addr[4]
.sym 120940 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 120943 soc.spimemio.rd_addr[5]
.sym 120944 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 120947 soc.spimemio.rd_addr[6]
.sym 120948 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 120951 soc.spimemio.rd_addr[7]
.sym 120952 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 120955 soc.spimemio.rd_addr[8]
.sym 120956 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 120959 soc.spimemio.rd_addr[9]
.sym 120960 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 120963 soc.spimemio.rd_addr[10]
.sym 120964 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 120967 soc.spimemio.rd_addr[11]
.sym 120968 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 120971 soc.spimemio.rd_addr[12]
.sym 120972 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 120975 soc.spimemio.rd_addr[13]
.sym 120976 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 120979 soc.spimemio.rd_addr[14]
.sym 120980 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 120983 soc.spimemio.rd_addr[15]
.sym 120984 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 120987 soc.spimemio.rd_addr[16]
.sym 120988 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 120991 soc.spimemio.rd_addr[17]
.sym 120992 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 120995 soc.spimemio.rd_addr[18]
.sym 120996 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 120999 soc.spimemio.rd_addr[19]
.sym 121000 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 121003 soc.spimemio.rd_addr[20]
.sym 121004 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 121007 soc.spimemio.rd_addr[21]
.sym 121008 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 121011 soc.spimemio.rd_addr[22]
.sym 121012 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[20]
.sym 121015 soc.spimemio.rd_addr[23]
.sym 121016 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 121020 $nextpnr_ICESTORM_LC_16$I3
.sym 121021 soc.spimemio.rd_addr[11]
.sym 121022 iomem_addr[11]
.sym 121023 soc.spimemio.rd_addr[9]
.sym 121024 iomem_addr[9]
.sym 121025 soc.mem_valid
.sym 121026 soc.spimemio_cfgreg_do[20]
.sym 121027 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 121028 flash_csb_SB_LUT4_I1_I3
.sym 121029 soc.spimemio.state[9]
.sym 121030 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 121031 iomem_addr[23]
.sym 121032 soc.spimemio.din_data[7]
.sym 121043 soc.spimemio.state[12]
.sym 121044 iomem_addr[1]
.sym 121045 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 121046 soc.spimemio.state[1]
.sym 121047 soc.spimemio.state[12]
.sym 121048 iomem_addr[0]
.sym 121051 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 121052 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 121054 soc.spimemio.valid
.sym 121055 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 121056 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 121057 soc.spimemio.state[9]
.sym 121058 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 121059 iomem_addr[20]
.sym 121060 soc.spimemio.din_data[4]
.sym 121061 soc.spimemio.state[9]
.sym 121062 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 121063 iomem_addr[17]
.sym 121064 soc.spimemio.din_data[1]
.sym 121065 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 121066 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121067 soc.spimemio_cfgreg_do[17]
.sym 121068 soc.spimemio.state[1]
.sym 121069 iomem_wdata[18]
.sym 121073 soc.spimemio.state[9]
.sym 121074 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 121075 iomem_addr[19]
.sym 121076 soc.spimemio.din_data[3]
.sym 121077 soc.spimemio_cfgreg_do[17]
.sym 121078 soc.mem_valid
.sym 121079 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 121080 flash_csb_SB_LUT4_I1_I3
.sym 121081 soc.spimemio.state[9]
.sym 121082 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 121083 iomem_addr[21]
.sym 121084 soc.spimemio.din_data[5]
.sym 121085 iomem_wdata[19]
.sym 121089 soc.spimemio_cfgreg_do[19]
.sym 121090 soc.mem_valid
.sym 121091 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 121092 flash_csb_SB_LUT4_I1_I3
.sym 121094 resetn
.sym 121095 iomem_wstrb[3]
.sym 121096 flash_io0_oe_SB_LUT4_I3_I2
.sym 121097 iomem_wdata[31]
.sym 121101 soc.spimemio_cfgreg_do[16]
.sym 121102 soc.mem_valid
.sym 121103 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 121104 flash_csb_SB_LUT4_I1_I3
.sym 121109 soc.spimemio_cfgreg_do[18]
.sym 121110 soc.mem_valid
.sym 121111 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 121112 flash_csb_SB_LUT4_I1_I3
.sym 121113 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 121114 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 121115 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 121116 soc.simpleuart_reg_div_do[19]
.sym 121118 resetn
.sym 121119 iomem_wstrb[2]
.sym 121120 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 121121 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 121122 soc.cpu.mem_rdata_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 121123 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 121124 soc.simpleuart_reg_div_do[18]
.sym 121125 soc.spimemio.dout_data[2]
.sym 121129 soc.spimemio.dout_data[5]
.sym 121133 soc.spimemio.dout_data[3]
.sym 121137 soc.spimemio.dout_data[4]
.sym 121141 soc.spimemio.dout_data[0]
.sym 121145 soc.spimemio.dout_data[7]
.sym 121149 soc.spimemio.dout_data[6]
.sym 121153 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 121154 soc.cpu.mem_rdata_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.sym 121155 soc.cpu.mem_rdata_SB_LUT4_O_11_I1_SB_LUT4_O_I2
.sym 121156 soc.ram_ready
.sym 121158 iomem_ready_SB_LUT4_I1_O
.sym 121159 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 121160 soc.spimem_rdata[18]
.sym 121161 soc.spimemio.buffer[21]
.sym 121165 soc.spimemio.buffer[18]
.sym 121169 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 121170 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 121171 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 121172 soc.ram_ready
.sym 121173 soc.spimemio.dout_data[2]
.sym 121177 soc.spimemio.buffer[23]
.sym 121181 soc.spimemio.buffer[16]
.sym 121187 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 121188 soc.spimem_rdata[19]
.sym 121189 iomem_ready_SB_LUT4_I1_O
.sym 121190 iomem_rdata[19]
.sym 121191 soc.cpu.mem_rdata_SB_LUT4_O_9_I2
.sym 121192 soc.cpu.mem_rdata_SB_LUT4_O_9_I3
.sym 121193 soc.spimemio.buffer[20]
.sym 121199 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 121200 soc.spimem_rdata[17]
.sym 121203 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 121204 soc.spimem_rdata[22]
.sym 121205 soc.spimemio.buffer[22]
.sym 121210 iomem_ready_SB_LUT4_I1_O
.sym 121211 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 121212 soc.spimem_rdata[20]
.sym 121213 soc.spimemio.buffer[19]
.sym 121245 soc.cpu.mem_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I0
.sym 121246 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 121247 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 121248 soc.cpu.mem_do_wdata
.sym 121249 led_rgb_data[23]
.sym 121261 led_rgb_data[3]
.sym 121265 led_rgb_data[11]
.sym 121269 led_rgb_data[7]
.sym 121277 led_rgb_data[19]
.sym 121289 gpio[28]
.sym 121297 gpio[26]
.sym 121301 gpio[27]
.sym 121307 iomem_wstrb[3]
.sym 121308 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 121313 led_rgb_data[13]
.sym 121317 led_rgb_data[23]
.sym 121321 led_rgb_data[19]
.sym 121325 led_rgb_data[15]
.sym 121329 ws2812_inst.led_counter[2]
.sym 121330 ws2812_inst.led_counter[0]
.sym 121331 ws2812_inst.led_reg[5][3]
.sym 121332 ws2812_inst.led_reg[4][3]
.sym 121333 led_rgb_data[3]
.sym 121337 led_rgb_data[18]
.sym 121373 ws2812_inst.led_counter[2]
.sym 121374 ws2812_inst.led_counter[0]
.sym 121375 ws2812_inst.led_reg[5][18]
.sym 121376 ws2812_inst.led_reg[4][18]
.sym 121377 ws2812_inst.led_counter[0]
.sym 121378 ws2812_inst.led_counter[1]
.sym 121379 ws2812_inst.led_reg[1][11]
.sym 121380 ws2812_inst.led_reg[0][11]
.sym 121389 led_rgb_data[12]
.sym 121394 ws2812_inst.led_counter[0]
.sym 121395 ws2812_inst.led_reg[5][13]
.sym 121396 ws2812_inst.led_reg[4][13]
.sym 121397 led_rgb_data[13]
.sym 121401 led_rgb_data[18]
.sym 121409 ws2812_inst.led_counter[0]
.sym 121410 ws2812_inst.led_counter[1]
.sym 121411 ws2812_inst.led_reg[1][12]
.sym 121412 ws2812_inst.led_reg[0][12]
.sym 121413 led_rgb_data[11]
.sym 121417 led_rgb_data[17]
.sym 121421 led_rgb_data[12]
.sym 121425 led_rgb_data[13]
.sym 121429 ws2812_inst.led_counter[0]
.sym 121430 ws2812_inst.led_counter[2]
.sym 121431 ws2812_inst.led_reg[5][12]
.sym 121432 ws2812_inst.led_reg[4][12]
.sym 121434 ws2812_inst.led_counter[0]
.sym 121435 ws2812_inst.led_reg[1][13]
.sym 121436 ws2812_inst.led_reg[0][13]
.sym 121437 ws2812_inst.led_counter[2]
.sym 121438 ws2812_inst.led_counter[1]
.sym 121439 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 121440 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 121441 led_rgb_data[17]
.sym 121445 led_rgb_data[10]
.sym 121449 led_rgb_data[8]
.sym 121453 led_rgb_data[12]
.sym 121457 led_rgb_data[0]
.sym 121461 led_rgb_data[13]
.sym 121465 ws2812_inst.led_counter[0]
.sym 121466 ws2812_inst.led_counter[1]
.sym 121467 ws2812_inst.led_reg[1][17]
.sym 121468 ws2812_inst.led_reg[0][17]
.sym 121469 led_rgb_data[6]
.sym 121473 ws2812_inst.rgb_counter[1]
.sym 121474 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121475 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 121476 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 121477 led_rgb_data[9]
.sym 121481 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 121482 ws2812_inst.led_counter[2]
.sym 121483 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 121484 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 121486 ws2812_inst.led_counter[0]
.sym 121487 ws2812_inst.led_reg[5][17]
.sym 121488 ws2812_inst.led_reg[4][17]
.sym 121489 ws2812_inst.rgb_counter[0]
.sym 121490 ws2812_inst.rgb_counter[1]
.sym 121491 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 121492 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 121493 led_rgb_data[17]
.sym 121497 ws2812_inst.led_counter[2]
.sym 121498 ws2812_inst.led_counter[1]
.sym 121499 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 121500 ws2812_inst.led_reg[6][17]
.sym 121501 ws2812_inst.rgb_counter[0]
.sym 121502 ws2812_inst.rgb_counter[3]
.sym 121503 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 121504 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 121509 led_rgb_data[17]
.sym 121513 led_rgb_data[1]
.sym 121521 ws2812_inst.led_counter[2]
.sym 121522 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 121523 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 121524 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 121525 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 121526 ws2812_inst.rgb_counter[2]
.sym 121527 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 121528 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 121529 ws2812_inst.led_counter[0]
.sym 121530 ws2812_inst.led_counter[1]
.sym 121531 ws2812_inst.led_reg[1][1]
.sym 121532 ws2812_inst.led_reg[0][1]
.sym 121534 ws2812_inst.led_counter[1]
.sym 121535 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 121536 ws2812_inst.led_reg[6][1]
.sym 121537 led_rgb_data[21]
.sym 121542 ws2812_inst.led_counter[0]
.sym 121543 ws2812_inst.led_reg[5][1]
.sym 121544 ws2812_inst.led_reg[4][1]
.sym 121545 led_rgb_data[20]
.sym 121552 ws2812_inst.bit_counter[6]
.sym 121556 ws2812_inst.bit_counter[1]
.sym 121560 ws2812_inst.bit_counter[0]
.sym 121564 ws2812_inst.bit_counter[2]
.sym 121565 led_rgb_data[1]
.sym 121570 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_CI_SB_CARRY_I1_CI
.sym 121574 $PACKER_VCC_NET
.sym 121575 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 121579 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 121582 $PACKER_VCC_NET
.sym 121583 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 121587 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 121591 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 121595 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 121599 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 121603 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 121607 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 121612 $nextpnr_ICESTORM_LC_30$I3
.sym 121613 led_rgb_data[5]
.sym 121628 ws2812_inst.bit_counter[9]
.sym 121629 led_rgb_data[1]
.sym 121633 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 121634 soc.spimemio.xfer.obuffer[5]
.sym 121635 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 121636 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 121638 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 121639 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 121640 soc.spimemio.xfer.obuffer[3]
.sym 121641 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 121642 soc.spimemio.xfer_clk
.sym 121643 soc.spimemio.xfer.obuffer[4]
.sym 121644 soc.spimemio.xfer.obuffer[5]
.sym 121646 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 121647 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 121648 soc.spimemio.xfer.obuffer[1]
.sym 121649 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 121650 soc.spimemio.xfer_clk
.sym 121651 soc.spimemio.xfer.obuffer[3]
.sym 121652 soc.spimemio.xfer.obuffer[4]
.sym 121653 soc.spimemio.xfer.obuffer[2]
.sym 121654 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 121655 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 121656 soc.spimemio.xfer_clk
.sym 121657 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 121658 soc.spimemio.xfer.obuffer[0]
.sym 121659 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 121660 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 121661 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 121662 soc.spimemio.xfer_clk
.sym 121663 soc.spimemio.xfer.obuffer[1]
.sym 121664 soc.spimemio.xfer.obuffer[5]
.sym 121666 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 121667 soc.spimemio.din_data[3]
.sym 121668 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 121670 soc.spimemio.xfer.obuffer[1]
.sym 121671 soc.spimemio.xfer_clk
.sym 121672 flash_io0_oe_SB_LUT4_O_I2
.sym 121673 soc.spimemio.xfer.obuffer[3]
.sym 121674 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 121675 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 121676 soc.spimemio.xfer_clk
.sym 121677 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 121678 soc.spimemio.din_data[2]
.sym 121679 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 121680 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 121682 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 121683 soc.spimemio.din_data[5]
.sym 121684 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 121685 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 121686 soc.spimemio.xfer.obuffer[1]
.sym 121687 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 121688 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 121690 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 121691 soc.spimemio.din_data[4]
.sym 121692 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 121693 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 121694 soc.spimemio.xfer_clk
.sym 121695 flash_io0_oe_SB_LUT4_O_I2
.sym 121696 soc.spimemio.xfer.obuffer[2]
.sym 121697 soc.spimemio.xfer_clk
.sym 121698 soc.spimemio.xfer.count[1]
.sym 121699 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 121700 $PACKER_VCC_NET
.sym 121701 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 121702 soc.spimemio.din_data[1]
.sym 121703 soc.spimemio.xfer.obuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 121704 soc.spimemio.xfer.obuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 121709 soc.spimemio.xfer.count[0]
.sym 121710 soc.spimemio.xfer.count[1]
.sym 121711 soc.spimemio.xfer.count[2]
.sym 121712 soc.spimemio.xfer.count[3]
.sym 121713 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 121714 soc.spimemio.din_data[0]
.sym 121715 soc.spimemio.xfer.obuffer[0]
.sym 121716 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 121718 soc.spimemio.xfer.obuffer[0]
.sym 121719 soc.spimemio.xfer_clk
.sym 121720 flash_io0_oe_SB_LUT4_O_I2
.sym 121723 soc.spimemio.xfer.obuffer[1]
.sym 121724 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 121726 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 121727 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 121728 soc.spimemio.xfer_clk
.sym 121730 soc.spimemio.xfer.xfer_qspi
.sym 121731 soc.spimemio.xfer.count[1]
.sym 121732 soc.spimemio.xfer.count[3]
.sym 121733 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 121734 soc.spimemio.xfer_clk
.sym 121735 soc.spimemio.xfer.count[3]
.sym 121736 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 121737 soc.spimemio.din_qspi
.sym 121743 soc.spimemio.din_ddr
.sym 121744 soc.spimemio.din_qspi
.sym 121745 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 121746 soc.spimemio.xfer.count[2]
.sym 121747 soc.spimemio.xfer_clk
.sym 121748 soc.spimemio.xfer.xfer_ddr
.sym 121749 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 121750 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121751 soc.spimemio.xfer.xfer_dspi
.sym 121752 soc.spimemio.xfer.xfer_qspi
.sym 121755 soc.spimemio.din_ddr
.sym 121756 soc.spimemio.din_qspi
.sym 121761 soc.spimemio.xfer.count[0]
.sym 121762 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 121763 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 121764 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 121767 iomem_wstrb[3]
.sym 121768 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 121771 soc.spimemio.xfer.xfer_qspi
.sym 121772 soc.spimemio.xfer.xfer_ddr
.sym 121775 soc.spimemio.xfer_resetn
.sym 121776 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 121777 soc.spimemio.xfer.xfer_ddr
.sym 121782 soc.spimemio.xfer.count[0]
.sym 121783 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 121784 $PACKER_VCC_NET
.sym 121785 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 121786 soc.spimemio.xfer_clk
.sym 121787 soc.spimemio.xfer.count[0]
.sym 121788 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 121791 iomem_wstrb[2]
.sym 121792 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 121793 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 121794 soc.spimemio.xfer_clk
.sym 121795 soc.spimemio.dout_data[5]
.sym 121796 soc.spimemio.dout_data[1]
.sym 121798 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I3_SB_LUT4_O_I1
.sym 121799 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 121800 soc.spimemio.dout_data[3]
.sym 121809 soc.spimemio.din_tag[0]
.sym 121821 soc.spimemio.din_tag[3]
.sym 121833 soc.spimemio.din_rd_SB_DFFESR_Q_D
.sym 121854 soc.spimemio.jump_SB_LUT4_I3_O
.sym 121855 soc.spimemio.state[1]
.sym 121856 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 121858 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 121859 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 121860 soc.spimemio.valid
.sym 121864 soc.spimemio.jump
.sym 121867 soc.spimemio.jump_SB_LUT4_I3_O
.sym 121868 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 121869 soc.spimemio.rd_inc
.sym 121874 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 121875 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 121876 soc.spimemio.state[2]
.sym 121879 soc.spimemio.rd_wait
.sym 121880 soc.spimemio.valid
.sym 121881 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 121882 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 121883 soc.spimemio.rd_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.sym 121884 iomem_addr[13]
.sym 121885 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 121886 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 121887 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 121888 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 121889 iomem_addr[12]
.sym 121890 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 121891 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 121892 iomem_addr[16]
.sym 121893 soc.spimemio.rd_valid
.sym 121894 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 121895 soc.spimemio.jump_SB_LUT4_O_I2
.sym 121896 soc.spimemio.jump_SB_LUT4_O_I3
.sym 121897 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 121898 iomem_addr[11]
.sym 121899 soc.spimemio.rd_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 121900 iomem_addr[9]
.sym 121904 soc.spimemio.state[2]
.sym 121907 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 121908 iomem_addr[10]
.sym 121909 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 121910 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 121911 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 121912 iomem_addr[14]
.sym 121913 iomem_addr[8]
.sym 121914 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 121915 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 121916 iomem_addr[12]
.sym 121917 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 121918 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121919 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 121920 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 121921 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 121922 iomem_addr[18]
.sym 121923 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 121924 iomem_addr[22]
.sym 121925 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 121926 iomem_addr[23]
.sym 121927 iomem_addr[22]
.sym 121928 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 121930 soc.spimemio.rd_inc
.sym 121931 iomem_addr[18]
.sym 121932 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 121935 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 121936 soc.spimemio.jump
.sym 121938 soc.spimemio.rd_inc
.sym 121939 iomem_addr[17]
.sym 121940 soc.spimemio.rd_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 121941 soc.spimemio.rd_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 121942 iomem_addr[17]
.sym 121943 soc.spimemio.rd_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 121944 iomem_addr[15]
.sym 121946 soc.spimemio.rd_inc
.sym 121947 iomem_addr[9]
.sym 121948 soc.spimemio.rd_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 121950 soc.spimemio.rd_inc
.sym 121951 iomem_addr[11]
.sym 121952 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 121955 soc.spimemio.jump
.sym 121956 soc.spimemio_cfgreg_do[20]
.sym 121957 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 121958 soc.spimemio.din_ddr_SB_LUT4_I3_I1
.sym 121959 soc.spimemio_cfgreg_do[21]
.sym 121960 soc.spimemio.din_qspi
.sym 121961 soc.spimemio.state[10]
.sym 121962 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 121963 soc.spimemio.din_ddr_SB_LUT4_I3_I1
.sym 121964 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 121967 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 121968 soc.spimemio.jump_SB_LUT4_I3_O
.sym 121969 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 121970 soc.spimemio.din_ddr_SB_LUT4_I3_I1
.sym 121971 soc.spimemio_cfgreg_do[22]
.sym 121972 soc.spimemio.din_ddr
.sym 121975 soc.spimemio.state[9]
.sym 121976 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 121978 soc.spimemio.state[12]
.sym 121979 iomem_addr[5]
.sym 121980 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 121982 soc.spimemio.state[12]
.sym 121983 iomem_addr[3]
.sym 121984 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 121987 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 121988 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 121990 soc.spimemio_cfgreg_do[21]
.sym 121991 soc.spimemio_cfgreg_do[22]
.sym 121992 soc.spimemio.state[2]
.sym 121994 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1
.sym 121995 iomem_addr[16]
.sym 121996 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 121997 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 121998 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121999 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 122000 soc.spimemio.din_data[0]
.sym 122001 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 122002 soc.spimemio.state[1]
.sym 122003 soc.spimemio.state[12]
.sym 122004 iomem_addr[2]
.sym 122007 soc.spimemio.state[9]
.sym 122008 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 122009 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 122010 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 122011 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 122012 iomem_addr[18]
.sym 122013 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 122014 soc.spimemio.state[0]
.sym 122015 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 122016 soc.spimemio.din_data[2]
.sym 122017 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 122018 soc.spimemio.state[2]
.sym 122019 soc.spimemio_cfgreg_do[21]
.sym 122020 soc.spimemio_cfgreg_do[22]
.sym 122021 soc.spimemio.state[0]
.sym 122022 soc.spimemio.state[4]
.sym 122023 iomem_addr[9]
.sym 122024 soc.spimemio.state[6]
.sym 122026 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 122027 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 122028 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 122029 soc.spimemio.state[6]
.sym 122030 iomem_addr[10]
.sym 122031 soc.spimemio_cfgreg_do[18]
.sym 122032 soc.spimemio.state[1]
.sym 122033 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 122034 soc.spimemio.state[12]
.sym 122035 iomem_addr[4]
.sym 122036 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 122038 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 122039 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 122040 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 122041 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 122042 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 122043 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 122044 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 122045 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0
.sym 122046 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 122047 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 122048 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 122050 resetn
.sym 122051 iomem_wstrb[2]
.sym 122052 flash_io0_oe_SB_LUT4_I3_I2
.sym 122053 soc.spimemio.state[6]
.sym 122054 iomem_addr[8]
.sym 122055 soc.spimemio_cfgreg_do[16]
.sym 122056 soc.spimemio.state[1]
.sym 122058 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 122059 iomem_addr[12]
.sym 122060 soc.spimemio.state[6]
.sym 122061 soc.spimemio.state[0]
.sym 122062 soc.spimemio.state[2]
.sym 122063 soc.spimemio_cfgreg_do[22]
.sym 122064 soc.spimemio_cfgreg_do[21]
.sym 122065 soc.spimemio.state[1]
.sym 122066 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 122067 soc.spimemio_cfgreg_do[20]
.sym 122068 soc.spimemio_cfgreg_do[19]
.sym 122069 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 122070 soc.spimemio.state[0]
.sym 122071 soc.spimemio.state[2]
.sym 122072 soc.spimemio.state[4]
.sym 122073 $PACKER_VCC_NET
.sym 122081 iomem_wdata[18]
.sym 122089 iomem_wdata[16]
.sym 122093 iomem_wdata[19]
.sym 122105 iomem_wdata[21]
.sym 122113 iomem_wdata[1]
.sym 122123 led_write
.sym 122124 led_num[0]
.sym 122125 iomem_wdata[2]
.sym 122131 iomem_wstrb[2]
.sym 122132 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 122135 iomem_wstrb[0]
.sym 122136 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 122137 iomem_wdata[0]
.sym 122143 led_write
.sym 122144 led_num[0]
.sym 122165 soc.spimemio.buffer[17]
.sym 122197 resetn
.sym 122198 led_write_SB_LUT4_I2_1_O
.sym 122199 led_num[1]
.sym 122200 led_num[2]
.sym 122209 iomem_wdata[29]
.sym 122213 iomem_wdata[27]
.sym 122217 iomem_wdata[31]
.sym 122221 resetn
.sym 122222 led_write_SB_LUT4_I2_O
.sym 122223 led_num[1]
.sym 122224 led_num[2]
.sym 122225 resetn
.sym 122226 led_write_SB_LUT4_I2_O
.sym 122227 led_num[2]
.sym 122228 led_num[1]
.sym 122229 resetn
.sym 122230 led_num[1]
.sym 122231 led_write_SB_LUT4_I2_O
.sym 122232 led_num[2]
.sym 122233 resetn
.sym 122234 led_num[1]
.sym 122235 led_write_SB_LUT4_I2_1_O
.sym 122236 led_num[2]
.sym 122237 iomem_wdata[30]
.sym 122241 ws2812_inst.led_counter[0]
.sym 122242 ws2812_inst.led_counter[2]
.sym 122243 ws2812_inst.led_reg[1][19]
.sym 122244 ws2812_inst.led_reg[0][19]
.sym 122245 led_rgb_data[19]
.sym 122253 ws2812_inst.led_counter[0]
.sym 122254 ws2812_inst.led_counter[2]
.sym 122255 ws2812_inst.led_reg[1][7]
.sym 122256 ws2812_inst.led_reg[0][7]
.sym 122257 led_rgb_data[3]
.sym 122261 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 122262 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 122263 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 122264 ws2812_inst.led_counter[1]
.sym 122265 led_rgb_data[17]
.sym 122269 led_rgb_data[7]
.sym 122273 ws2812_inst.led_counter[2]
.sym 122274 ws2812_inst.led_counter[0]
.sym 122275 ws2812_inst.led_reg[5][19]
.sym 122276 ws2812_inst.led_reg[4][19]
.sym 122277 led_rgb_data[19]
.sym 122281 led_rgb_data[3]
.sym 122285 ws2812_inst.led_counter[0]
.sym 122286 ws2812_inst.led_counter[2]
.sym 122287 ws2812_inst.led_reg[1][3]
.sym 122288 ws2812_inst.led_reg[0][3]
.sym 122289 led_rgb_data[23]
.sym 122293 led_rgb_data[9]
.sym 122297 ws2812_inst.led_counter[1]
.sym 122298 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 122299 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 122300 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 122301 led_rgb_data[7]
.sym 122305 ws2812_inst.led_counter[1]
.sym 122306 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 122307 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 122308 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 122309 ws2812_inst.led_counter[2]
.sym 122310 ws2812_inst.led_counter[0]
.sym 122311 ws2812_inst.led_reg[5][23]
.sym 122312 ws2812_inst.led_reg[4][23]
.sym 122313 led_rgb_data[23]
.sym 122317 ws2812_inst.led_counter[0]
.sym 122318 ws2812_inst.led_counter[2]
.sym 122319 ws2812_inst.led_reg[1][23]
.sym 122320 ws2812_inst.led_reg[0][23]
.sym 122321 led_rgb_data[7]
.sym 122329 led_rgb_data[3]
.sym 122333 led_rgb_data[19]
.sym 122338 ws2812_inst.rgb_counter[4]
.sym 122339 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 122340 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 122342 ws2812_inst.led_counter[1]
.sym 122343 ws2812_inst.led_reg[6][15]
.sym 122344 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 122346 ws2812_inst.led_counter[0]
.sym 122347 ws2812_inst.led_reg[5][11]
.sym 122348 ws2812_inst.led_reg[4][11]
.sym 122349 ws2812_inst.led_counter[2]
.sym 122350 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 122351 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 122352 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 122353 led_rgb_data[15]
.sym 122358 ws2812_inst.led_counter[0]
.sym 122359 ws2812_inst.led_reg[5][15]
.sym 122360 ws2812_inst.led_reg[4][15]
.sym 122361 led_rgb_data[11]
.sym 122366 ws2812_inst.rgb_counter[4]
.sym 122367 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 122368 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 122369 led_rgb_data[13]
.sym 122373 ws2812_inst.rgb_counter[3]
.sym 122374 ws2812_inst.rgb_counter[2]
.sym 122375 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 122376 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 122377 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 122378 ws2812_inst.led_counter[2]
.sym 122379 ws2812_inst.led_reg[3][12]
.sym 122380 ws2812_inst.led_reg[2][12]
.sym 122381 ws2812_inst.led_counter[2]
.sym 122382 ws2812_inst.led_counter[1]
.sym 122383 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 122384 ws2812_inst.led_reg[6][11]
.sym 122385 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 122386 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 122387 ws2812_inst.led_counter[2]
.sym 122388 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 122389 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 122390 ws2812_inst.rgb_counter[2]
.sym 122391 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 122392 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 122397 led_rgb_data[11]
.sym 122401 led_rgb_data[9]
.sym 122409 ws2812_inst.led_counter[1]
.sym 122410 ws2812_inst.led_counter[2]
.sym 122411 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 122412 ws2812_inst.led_reg[6][13]
.sym 122417 ws2812_inst.led_counter[0]
.sym 122418 ws2812_inst.led_counter[2]
.sym 122419 ws2812_inst.led_reg[1][9]
.sym 122420 ws2812_inst.led_reg[0][9]
.sym 122421 ws2812_inst.led_counter[1]
.sym 122422 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 122423 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 122424 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 122425 ws2812_inst.rgb_counter[2]
.sym 122426 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 122427 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 122428 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 122429 ws2812_inst.led_counter[1]
.sym 122430 ws2812_inst.led_counter[0]
.sym 122431 ws2812_inst.led_reg[3][17]
.sym 122432 ws2812_inst.led_reg[2][17]
.sym 122435 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 122436 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 122437 ws2812_inst.led_counter[2]
.sym 122438 ws2812_inst.led_counter[0]
.sym 122439 ws2812_inst.led_reg[5][9]
.sym 122440 ws2812_inst.led_reg[4][9]
.sym 122442 ws2812_inst.state[1]
.sym 122443 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 122444 ws2812_inst.rgb_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I3
.sym 122445 ws2812_inst.state[1]
.sym 122446 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 122447 ws2812_inst.rgb_counter[4]
.sym 122448 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 122451 ws2812_inst.state[1]
.sym 122452 resetn
.sym 122453 ws2812_inst.state[1]
.sym 122454 ws2812_inst.rgb_counter[0]
.sym 122455 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 122456 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 122457 $PACKER_GND_NET
.sym 122466 ws2812_inst.led_counter[0]
.sym 122470 ws2812_inst.led_counter[1]
.sym 122471 $PACKER_VCC_NET
.sym 122472 ws2812_inst.led_counter[0]
.sym 122474 ws2812_inst.led_counter[2]
.sym 122475 $PACKER_VCC_NET
.sym 122476 ws2812_inst.led_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 122477 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 122478 ws2812_inst.led_counter[3]
.sym 122479 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 122480 ws2812_inst.led_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 122482 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 122483 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 122484 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 122485 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 122486 ws2812_inst.led_counter[1]
.sym 122487 ws2812_inst.led_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 122488 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 122490 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 122491 ws2812_inst.led_counter[0]
.sym 122492 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 122494 ws2812_inst.state[1]
.sym 122495 ws2812_inst.led_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I2
.sym 122496 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 122498 ws2812_inst.bit_counter[0]
.sym 122499 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 122500 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 122501 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 122502 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 122503 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 122504 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 122505 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 122506 ws2812_inst.bit_counter_SB_DFFESS_Q_4_D_SB_LUT4_O_I1
.sym 122507 ws2812_inst.state[1]
.sym 122508 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 122510 ws2812_inst.state[1]
.sym 122511 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 122512 ws2812_inst.bit_counter_SB_DFFESS_Q_7_D_SB_LUT4_O_I3
.sym 122513 ws2812_inst.bit_counter[5]
.sym 122514 ws2812_inst.bit_counter[4]
.sym 122515 ws2812_inst.bit_counter[3]
.sym 122516 ws2812_inst.bit_counter[2]
.sym 122520 ws2812_inst.bit_counter[5]
.sym 122521 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 122522 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 122523 ws2812_inst.bit_counter[1]
.sym 122524 ws2812_inst.bit_counter[0]
.sym 122525 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 122526 ws2812_inst.bit_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I1
.sym 122527 ws2812_inst.state[1]
.sym 122528 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 122530 ws2812_inst.bit_counter[0]
.sym 122534 ws2812_inst.bit_counter[1]
.sym 122535 $PACKER_VCC_NET
.sym 122536 ws2812_inst.bit_counter[0]
.sym 122538 ws2812_inst.bit_counter[2]
.sym 122539 $PACKER_VCC_NET
.sym 122540 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 122542 ws2812_inst.bit_counter[3]
.sym 122543 $PACKER_VCC_NET
.sym 122544 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 122546 ws2812_inst.bit_counter[4]
.sym 122547 $PACKER_VCC_NET
.sym 122548 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 122550 ws2812_inst.bit_counter[5]
.sym 122551 $PACKER_VCC_NET
.sym 122552 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 122554 ws2812_inst.bit_counter[6]
.sym 122555 $PACKER_VCC_NET
.sym 122556 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 122558 ws2812_inst.bit_counter[7]
.sym 122559 $PACKER_VCC_NET
.sym 122560 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 122562 ws2812_inst.bit_counter[8]
.sym 122563 $PACKER_VCC_NET
.sym 122564 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 122566 ws2812_inst.bit_counter[9]
.sym 122567 $PACKER_VCC_NET
.sym 122568 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 122569 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 122570 ws2812_inst.bit_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I1
.sym 122571 ws2812_inst.state[1]
.sym 122572 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 122576 ws2812_inst.bit_counter[8]
.sym 122577 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 122578 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 122579 ws2812_inst.state[1]
.sym 122580 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 122584 ws2812_inst.bit_counter[7]
.sym 122585 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 122586 ws2812_inst.bit_counter_SB_DFFESS_Q_2_D_SB_LUT4_O_I1
.sym 122587 ws2812_inst.state[1]
.sym 122588 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 122589 ws2812_inst.bit_counter[9]
.sym 122590 ws2812_inst.bit_counter[8]
.sym 122591 ws2812_inst.bit_counter[7]
.sym 122592 ws2812_inst.bit_counter[6]
.sym 122598 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 122599 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 122600 soc.spimemio.xfer.obuffer[2]
.sym 122601 soc.ram_ready
.sym 122602 iomem_addr[16]
.sym 122603 soc.memory.rdata_1[31]
.sym 122604 soc.memory.rdata_0[31]
.sym 122605 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 122606 soc.spimemio.xfer_clk
.sym 122607 soc.spimemio.xfer.obuffer[0]
.sym 122608 soc.spimemio.xfer.obuffer[4]
.sym 122610 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 122611 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 122612 soc.spimemio.xfer.obuffer[0]
.sym 122613 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 122614 soc.spimemio.xfer.obuffer[4]
.sym 122615 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 122616 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 122617 soc.ram_ready
.sym 122618 iomem_addr[16]
.sym 122619 soc.memory.rdata_1[23]
.sym 122620 soc.memory.rdata_0[23]
.sym 122621 soc.ram_ready
.sym 122622 iomem_addr[16]
.sym 122623 soc.memory.rdata_1[18]
.sym 122624 soc.memory.rdata_0[18]
.sym 122625 soc.spimemio.xfer.count[3]
.sym 122626 soc.spimemio.xfer.xfer_qspi
.sym 122627 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 122628 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 122630 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 122631 soc.spimemio.xfer.xfer_ddr
.sym 122632 soc.spimemio.xfer_clk
.sym 122633 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 122634 soc.spimemio.xfer_clk
.sym 122635 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 122636 soc.spimemio.xfer.count[2]
.sym 122642 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 122643 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 122644 soc.spimemio.xfer.count[2]
.sym 122649 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 122650 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 122651 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 122652 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 122653 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 122654 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 122655 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 122656 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 122658 soc.spimemio.xfer.count[1]
.sym 122659 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 122661 soc.spimemio.xfer_clk
.sym 122662 soc.spimemio.xfer.count[2]
.sym 122663 $PACKER_VCC_NET
.sym 122664 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 122666 soc.spimemio.xfer.count[3]
.sym 122667 soc.spimemio.xfer_clk
.sym 122668 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 122669 soc.spimemio.xfer.count[2]
.sym 122670 soc.spimemio.xfer.count[1]
.sym 122671 soc.spimemio.xfer.count[3]
.sym 122672 soc.spimemio.xfer.count[0]
.sym 122674 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 122675 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 122676 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 122677 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 122678 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 122679 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 122680 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 122682 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 122683 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 122684 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 122685 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.sym 122686 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 122687 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 122688 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 122690 soc.spimemio.xfer.count[0]
.sym 122691 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 122694 soc.spimemio.xfer.count[1]
.sym 122695 $PACKER_VCC_NET
.sym 122696 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 122697 soc.spimemio.xfer_clk
.sym 122698 soc.spimemio.xfer.count[2]
.sym 122699 $PACKER_VCC_NET
.sym 122700 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 122702 soc.spimemio.xfer.count[3]
.sym 122703 $PACKER_VCC_NET
.sym 122704 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 122705 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 122706 soc.spimemio.xfer_clk
.sym 122707 soc.spimemio.xfer.count[1]
.sym 122708 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 122709 flash_io0_oe_SB_LUT4_O_I2
.sym 122710 soc.spimemio.xfer_clk
.sym 122711 soc.spimemio.xfer.count[1]
.sym 122712 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 122713 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 122714 soc.spimemio.xfer_clk
.sym 122715 soc.spimemio.xfer.count[3]
.sym 122716 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 122717 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 122718 soc.spimemio.xfer.count[1]
.sym 122719 soc.spimemio.xfer.xfer_qspi
.sym 122720 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 122731 soc.spimemio.xfer.xfer_ddr
.sym 122732 soc.spimemio.xfer.fetch
.sym 122734 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 122735 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 122736 flash_io1_di
.sym 122737 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 122738 soc.spimemio.xfer_clk
.sym 122739 flash_io1_di
.sym 122740 soc.spimemio.dout_data[0]
.sym 122743 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 122744 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3
.sym 122745 soc.spimemio.xfer.xfer_ddr_q
.sym 122746 soc.spimemio.xfer.fetch
.sym 122747 soc.spimemio.xfer.next_fetch
.sym 122748 soc.spimemio.xfer.last_fetch
.sym 122749 soc.spimemio.xfer.next_fetch
.sym 122755 soc.spimemio.xfer_resetn
.sym 122756 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O
.sym 122761 soc.spimemio.din_valid
.sym 122762 soc.spimemio.xfer_resetn
.sym 122763 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 122764 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3
.sym 122765 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_7_I0
.sym 122766 soc.spimemio.dout_data[0]
.sym 122767 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 122768 flash_io0_di_SB_LUT4_I2_I3
.sym 122769 flash_io0_di_SB_LUT4_I2_O
.sym 122770 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 122771 flash_io1_di
.sym 122772 soc.spimemio.xfer_clk
.sym 122773 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 122774 flash_io1_oe_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 122775 flash_io0_di
.sym 122776 flash_io0_di_SB_LUT4_I2_I3
.sym 122779 soc.spimemio.xfer_clk
.sym 122780 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 122781 soc.spimemio.dout_data[1]
.sym 122782 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 122783 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_6_I2
.sym 122784 flash_io0_di_SB_LUT4_I2_I3
.sym 122789 soc.spimemio.xfer.xfer_tag[0]
.sym 122793 soc.spimemio.xfer.xfer_tag[3]
.sym 122797 soc.spimemio.xfer.xfer_tag[1]
.sym 122809 soc.spimemio.xfer.xfer_tag[2]
.sym 122818 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 122819 soc.spimemio.state[8]
.sym 122820 soc.spimemio.state[11]
.sym 122825 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 122826 soc.spimemio.state[3]
.sym 122827 soc.spimemio.state[9]
.sym 122828 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 122829 soc.spimemio.jump
.sym 122830 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 122831 soc.spimemio.state[7]
.sym 122832 soc.spimemio.state[10]
.sym 122834 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 122835 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 122836 soc.spimemio.state[3]
.sym 122837 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 122838 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 122839 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 122840 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 122851 soc.spimemio.state[3]
.sym 122852 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 122853 soc.spimemio.state[3]
.sym 122854 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 122855 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 122856 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 122857 soc.spimemio.jump_SB_LUT4_I3_O
.sym 122858 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 122859 soc.spimemio.state[8]
.sym 122860 soc.spimemio.state[5]
.sym 122866 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I1
.sym 122867 soc.spimemio.state[11]
.sym 122868 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 122873 soc.spimemio.jump_SB_LUT4_I3_O
.sym 122874 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 122875 soc.spimemio.state[5]
.sym 122876 soc.spimemio.state[11]
.sym 122883 soc.spimemio.jump_SB_LUT4_I3_O
.sym 122884 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 122885 soc.spimemio.state[0]
.sym 122886 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 122887 soc.spimemio.state[7]
.sym 122888 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 122889 soc.spimemio.jump_SB_LUT4_I3_O
.sym 122890 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 122891 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 122892 soc.spimemio.state[6]
.sym 122895 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 122896 soc.spimemio.jump
.sym 122897 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 122898 soc.spimemio.state[0]
.sym 122899 soc.spimemio.state[2]
.sym 122900 soc.spimemio.state[4]
.sym 122901 soc.spimemio.jump_SB_LUT4_I3_O
.sym 122902 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 122903 soc.spimemio.state[6]
.sym 122904 soc.spimemio.state[12]
.sym 122905 soc.spimemio.state[1]
.sym 122906 soc.spimemio.state[5]
.sym 122907 soc.spimemio.state[6]
.sym 122908 soc.spimemio.state[12]
.sym 122909 soc.spimemio.state[4]
.sym 122910 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 122911 soc.spimemio.state[10]
.sym 122912 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 122914 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 122915 soc.spimemio.state[8]
.sym 122916 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 122918 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 122919 soc.spimemio.state[0]
.sym 122920 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 122923 soc.spimemio.jump_SB_LUT4_I3_O
.sym 122924 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 122925 soc.spimemio.state[4]
.sym 122926 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 122927 soc.spimemio.state[7]
.sym 122928 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 122930 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 122931 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 122932 soc.spimemio.state[1]
.sym 122934 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I1
.sym 122935 soc.spimemio.state[2]
.sym 122936 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 122937 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 122938 soc.spimemio.state[12]
.sym 122939 soc.spimemio_cfgreg_do[21]
.sym 122940 soc.spimemio_cfgreg_do[22]
.sym 122943 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 122944 soc.spimemio.jump_SB_LUT4_I3_O
.sym 122946 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I1
.sym 122947 soc.spimemio.state[1]
.sym 122948 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 122949 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I0
.sym 122950 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 122951 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 122952 soc.spimemio.state[2]
.sym 122953 soc.spimemio.state[9]
.sym 122954 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 122955 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 122956 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 122962 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 122963 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 122964 soc.spimemio.state[9]
.sym 122965 soc.spimemio.state[12]
.sym 122966 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 122967 soc.spimemio_cfgreg_do[22]
.sym 122968 soc.spimemio_cfgreg_do[21]
.sym 122969 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 122970 soc.spimemio.state[12]
.sym 122971 iomem_addr[7]
.sym 122972 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 122974 soc.spimemio_cfgreg_do[20]
.sym 122975 soc.spimemio.jump
.sym 122976 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 122978 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 122979 iomem_addr[11]
.sym 122980 soc.spimemio.state[6]
.sym 122983 soc.spimemio.state[1]
.sym 122984 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 122987 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 122988 soc.spimemio_cfgreg_do[20]
.sym 122989 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 122990 soc.spimemio.state[12]
.sym 122991 iomem_addr[6]
.sym 122992 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 122993 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 122994 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 122995 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 122996 iomem_addr[22]
.sym 122997 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 122998 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 122999 iomem_addr[15]
.sym 123000 soc.spimemio.state[6]
.sym 123001 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 123002 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 123003 iomem_addr[13]
.sym 123004 soc.spimemio.state[6]
.sym 123006 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 123007 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 123008 soc.spimemio.din_data[6]
.sym 123009 iomem_wdata[22]
.sym 123014 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 123015 iomem_addr[14]
.sym 123016 soc.spimemio.state[6]
.sym 123017 iomem_wdata[17]
.sym 123022 soc.spimemio.state[0]
.sym 123023 soc.spimemio.state[2]
.sym 123024 soc.spimemio_cfgreg_do[21]
.sym 123025 iomem_wdata[20]
.sym 123033 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 123034 soc.spimemio.state[4]
.sym 123035 soc.spimemio.state[2]
.sym 123036 soc.spimemio_cfgreg_do[22]
.sym 123053 iomem_wdata[16]
.sym 123057 iomem_wdata[17]
.sym 123065 iomem_wdata[18]
.sym 123069 iomem_wdata[20]
.sym 123073 soc.spimemio.dout_data[1]
.sym 123106 resetn_SB_LUT4_I3_O
.sym 123107 reset_cnt[0]
.sym 123111 reset_cnt[1]
.sym 123112 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 123115 reset_cnt[2]
.sym 123116 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 123119 reset_cnt[3]
.sym 123120 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 123123 reset_cnt[4]
.sym 123124 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 123127 reset_cnt[5]
.sym 123128 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 123129 reset_cnt[0]
.sym 123130 reset_cnt[1]
.sym 123131 reset_cnt[2]
.sym 123132 reset_cnt[3]
.sym 123134 reset_cnt[4]
.sym 123135 reset_cnt[5]
.sym 123136 resetn_SB_LUT4_O_I3
.sym 123152 resetn
.sym 123166 resetn_SB_LUT4_I3_O
.sym 123167 reset_cnt[0]
.sym 123169 resetn
.sym 123170 led_write_SB_LUT4_I2_1_O
.sym 123171 led_num[2]
.sym 123172 led_num[1]
.sym 123185 led_rgb_data[3]
.sym 123189 resetn
.sym 123190 led_num[2]
.sym 123191 led_write_SB_LUT4_I2_1_O
.sym 123192 led_num[1]
.sym 123206 ws2812_inst.led_counter[0]
.sym 123207 ws2812_inst.led_reg[3][19]
.sym 123208 ws2812_inst.led_reg[2][19]
.sym 123210 ws2812_inst.led_counter[0]
.sym 123211 ws2812_inst.led_reg[3][3]
.sym 123212 ws2812_inst.led_reg[2][3]
.sym 123213 led_rgb_data[19]
.sym 123217 ws2812_inst.led_counter[1]
.sym 123218 ws2812_inst.led_counter[2]
.sym 123219 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 123220 ws2812_inst.led_reg[6][19]
.sym 123222 ws2812_inst.led_counter[2]
.sym 123223 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 123224 ws2812_inst.led_reg[6][3]
.sym 123229 led_rgb_data[3]
.sym 123234 ws2812_inst.led_counter[0]
.sym 123235 ws2812_inst.led_reg[3][7]
.sym 123236 ws2812_inst.led_reg[2][7]
.sym 123238 ws2812_inst.led_counter[2]
.sym 123239 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 123240 ws2812_inst.led_reg[6][7]
.sym 123241 led_rgb_data[18]
.sym 123245 led_rgb_data[7]
.sym 123249 ws2812_inst.led_counter[1]
.sym 123250 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 123251 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 123252 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 123253 ws2812_inst.led_counter[2]
.sym 123254 ws2812_inst.led_counter[0]
.sym 123255 ws2812_inst.led_reg[5][7]
.sym 123256 ws2812_inst.led_reg[4][7]
.sym 123257 led_rgb_data[19]
.sym 123266 ws2812_inst.led_counter[2]
.sym 123267 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 123268 ws2812_inst.led_reg[6][23]
.sym 123277 led_rgb_data[23]
.sym 123285 led_rgb_data[7]
.sym 123317 led_rgb_data[15]
.sym 123353 led_rgb_data[9]
.sym 123361 led_rgb_data[12]
.sym 123374 ws2812_inst.led_counter[0]
.sym 123375 ws2812_inst.led_reg[3][13]
.sym 123376 ws2812_inst.led_reg[2][13]
.sym 123377 ws2812_inst.led_counter[0]
.sym 123378 ws2812_inst.led_counter[2]
.sym 123379 ws2812_inst.led_reg[3][9]
.sym 123380 ws2812_inst.led_reg[2][9]
.sym 123382 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 123383 ws2812_inst.led_counter[2]
.sym 123384 ws2812_inst.led_reg[6][9]
.sym 123385 led_rgb_data[9]
.sym 123389 led_rgb_data[13]
.sym 123393 led_rgb_data[17]
.sym 123397 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 123398 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 123399 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 123400 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 123401 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 123402 ws2812_inst.rgb_counter[2]
.sym 123403 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 123404 ws2812_inst.rgb_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 123407 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 123408 ws2812_inst.state[1]
.sym 123409 led_rgb_data[9]
.sym 123414 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 123415 ws2812_inst.rgb_counter[1]
.sym 123416 ws2812_inst.rgb_counter[0]
.sym 123422 ws2812_inst.rgb_counter[4]
.sym 123423 ws2812_inst.rgb_counter[3]
.sym 123424 ws2812_inst.rgb_counter[2]
.sym 123429 ws2812_inst.state[1]
.sym 123430 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 123431 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 123432 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 123435 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 123436 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 123438 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 123439 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 123440 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 123441 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 123442 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 123443 ws2812_inst.led_counter[2]
.sym 123444 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 123447 ws2812_inst.led_counter[1]
.sym 123448 ws2812_inst.led_counter[0]
.sym 123450 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 123451 ws2812_inst.led_counter[3]
.sym 123452 ws2812_inst.led_counter[2]
.sym 123475 ws2812_inst.state[1]
.sym 123476 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 123477 resetn
.sym 123478 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 123479 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 123480 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 123496 ws2812_inst.bit_counter[4]
.sym 123509 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 123510 ws2812_inst.bit_counter_SB_DFFESS_Q_5_D_SB_LUT4_O_I1
.sym 123511 ws2812_inst.state[1]
.sym 123512 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 123516 ws2812_inst.bit_counter[3]
.sym 123518 ws2812_inst.state[1]
.sym 123519 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 123520 ws2812_inst.bit_counter_SB_DFFESS_Q_6_D_SB_LUT4_O_I3
.sym 123553 soc.ram_ready
.sym 123554 iomem_addr[16]
.sym 123555 soc.memory.rdata_1[30]
.sym 123556 soc.memory.rdata_0[30]
.sym 123558 iomem_addr[16]
.sym 123559 soc.memory.rdata_1[29]
.sym 123560 soc.memory.rdata_0[29]
.sym 123561 soc.ram_ready
.sym 123562 iomem_addr[16]
.sym 123563 soc.memory.rdata_1[24]
.sym 123564 soc.memory.rdata_0[24]
.sym 123565 soc.ram_ready
.sym 123566 iomem_addr[16]
.sym 123567 soc.memory.rdata_1[17]
.sym 123568 soc.memory.rdata_0[17]
.sym 123569 soc.ram_ready
.sym 123570 iomem_addr[16]
.sym 123571 soc.memory.rdata_1[16]
.sym 123572 soc.memory.rdata_0[16]
.sym 123573 soc.ram_ready
.sym 123574 iomem_addr[16]
.sym 123575 soc.memory.rdata_1[20]
.sym 123576 soc.memory.rdata_0[20]
.sym 123577 soc.ram_ready
.sym 123578 iomem_addr[16]
.sym 123579 soc.memory.rdata_1[25]
.sym 123580 soc.memory.rdata_0[25]
.sym 123581 soc.ram_ready
.sym 123582 iomem_addr[16]
.sym 123583 soc.memory.rdata_1[26]
.sym 123584 soc.memory.rdata_0[26]
.sym 123587 soc.memory.wen[3]
.sym 123588 soc.memory.wen[2]
.sym 123589 soc.ram_ready
.sym 123590 iomem_addr[16]
.sym 123591 soc.memory.rdata_1[19]
.sym 123592 soc.memory.rdata_0[19]
.sym 123601 soc.ram_ready
.sym 123602 iomem_addr[16]
.sym 123603 soc.memory.rdata_1[21]
.sym 123604 soc.memory.rdata_0[21]
.sym 123605 soc.ram_ready
.sym 123606 iomem_addr[16]
.sym 123607 soc.memory.rdata_1[28]
.sym 123608 soc.memory.rdata_0[28]
.sym 123609 soc.ram_ready
.sym 123610 iomem_addr[16]
.sym 123611 soc.memory.rdata_1[22]
.sym 123612 soc.memory.rdata_0[22]
.sym 123613 soc.ram_ready
.sym 123614 iomem_addr[16]
.sym 123615 soc.memory.rdata_1[27]
.sym 123616 soc.memory.rdata_0[27]
.sym 123749 soc.spimemio.din_tag[1]
.sym 123757 soc.spimemio.din_tag[2]
.sym 123779 soc.spimemio.din_tag[3]
.sym 123780 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 123781 soc.spimemio.state[3]
.sym 123782 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 123783 soc.spimemio.din_tag[2]
.sym 123784 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 123797 soc.spimemio.state[11]
.sym 123798 soc.spimemio.state[5]
.sym 123799 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 123800 soc.spimemio.din_tag[1]
.sym 123801 soc.spimemio.state[11]
.sym 123802 soc.spimemio.state[8]
.sym 123803 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 123804 soc.spimemio.din_tag[0]
.sym 124033 iomem_wdata[16]
.sym 124037 iomem_wdata[19]
.sym 124041 iomem_wdata[21]
.sym 124045 iomem_wdata[17]
.sym 124049 iomem_wdata[22]
.sym 124053 iomem_wdata[23]
.sym 124057 iomem_wdata[20]
.sym 124061 iomem_wdata[18]
.sym 124073 iomem_wdata[19]
.sym 124093 iomem_wdata[21]
.sym 124193 led_rgb_data[7]
.sym 124205 led_rgb_data[11]
.sym 124233 led_rgb_data[15]
.sym 124246 ws2812_inst.led_counter[0]
.sym 124247 ws2812_inst.led_reg[3][23]
.sym 124248 ws2812_inst.led_reg[2][23]
.sym 124253 led_rgb_data[23]
.sym 124257 led_rgb_data[15]
.sym 124265 ws2812_inst.led_counter[1]
.sym 124266 ws2812_inst.led_counter[0]
.sym 124267 ws2812_inst.led_reg[3][15]
.sym 124268 ws2812_inst.led_reg[2][15]
.sym 124269 led_rgb_data[23]
.sym 124277 led_rgb_data[11]
.sym 124289 ws2812_inst.led_counter[1]
.sym 124290 ws2812_inst.led_counter[0]
.sym 124291 ws2812_inst.led_reg[3][11]
.sym 124292 ws2812_inst.led_reg[2][11]
.sym 124301 led_rgb_data[12]
.sym 124313 led_rgb_data[11]
.sym 124329 led_rgb_data[9]
.sym 124337 led_rgb_data[17]
.sym 124341 led_rgb_data[13]
.sym 124354 ws2812_inst.rgb_counter[0]
.sym 124358 ws2812_inst.rgb_counter[1]
.sym 124359 $PACKER_VCC_NET
.sym 124360 ws2812_inst.rgb_counter[0]
.sym 124362 ws2812_inst.rgb_counter[2]
.sym 124363 $PACKER_VCC_NET
.sym 124364 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 124366 ws2812_inst.rgb_counter[3]
.sym 124367 $PACKER_VCC_NET
.sym 124368 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 124370 ws2812_inst.rgb_counter[4]
.sym 124371 $PACKER_VCC_NET
.sym 124372 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 124373 ws2812_inst.state[1]
.sym 124374 ws2812_inst.rgb_counter_SB_DFFESS_Q_2_D_SB_LUT4_O_I1
.sym 124375 ws2812_inst.rgb_counter[1]
.sym 124376 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 124377 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 124378 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 124379 ws2812_inst.rgb_counter_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 124380 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 124381 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 124382 ws2812_inst.rgb_counter[3]
.sym 124383 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 124384 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 124397 led_rgb_data[1]
.sym 124413 ws2812_inst.led_counter[1]
.sym 124414 ws2812_inst.led_counter[0]
.sym 124415 ws2812_inst.led_reg[3][1]
.sym 124416 ws2812_inst.led_reg[2][1]
.sym 124445 led_rgb_data[1]
