<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Senior Design Gateway: third_party/atmel/devices/wilc1000/bus_wrapper/source/nm_bus_wrapper_sama5d2.c Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Senior Design Gateway
   &#160;<span id="projectnumber">1.0</span>
   </div>
   <div id="projectbrief">A HTTP To MQTT Converted for AWS IoT Core.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('df/dba/nm__bus__wrapper__sama5d2_8c_source.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">nm_bus_wrapper_sama5d2.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../df/dba/nm__bus__wrapper__sama5d2_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">//Dependencies</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &lt;stdio.h&gt;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &lt;string.h&gt;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;chip.h&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;peripherals/pio.h&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;peripherals/pmc.h&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d3/d6b/nm__bsp_8h.html">bsp/include/nm_bsp.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../dd/d1f/nm__common_8h.html">common/include/nm_common.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../de/d1c/nm__bus__wrapper_8h.html">bus_wrapper/include/nm_bus_wrapper.h</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">//Maximum transfer size</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="../../df/dba/nm__bus__wrapper__sama5d2_8c.html#afbc973888cb214292ecd9094a69adf68">   40</a></span>&#160;<span class="preprocessor">#define NM_BUS_MAX_TRX_SZ 4096</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">//IAR EWARM compiler?</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#if defined(__ICCARM__)</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//TX buffer</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#pragma data_alignment = 4</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#pragma location = &quot;.region_ddr_nocache&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="keyword">static</span> <a class="code" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="../../da/d51/wilc1000__driver_8c.html#aba92300075ca68e5227458fd23a1bb34">txBuffer</a>[<a class="code" href="../../df/dba/nm__bus__wrapper__sama5d2_8c.html#afbc973888cb214292ecd9094a69adf68">NM_BUS_MAX_TRX_SZ</a>];</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">//RX buffer</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#pragma data_alignment = 4</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#pragma location = &quot;.region_ddr_nocache&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="keyword">static</span> <a class="code" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="../../da/d51/wilc1000__driver_8c.html#a33225839969f0578aae348a4fd62f0f3">rxBuffer</a>[<a class="code" href="../../df/dba/nm__bus__wrapper__sama5d2_8c.html#afbc973888cb214292ecd9094a69adf68">NM_BUS_MAX_TRX_SZ</a>];</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">//GCC compiler?</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">//TX buffer</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keyword">static</span> <a class="code" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="../../da/d51/wilc1000__driver_8c.html#aba92300075ca68e5227458fd23a1bb34">txBuffer</a>[<a class="code" href="../../df/dba/nm__bus__wrapper__sama5d2_8c.html#afbc973888cb214292ecd9094a69adf68">NM_BUS_MAX_TRX_SZ</a>]</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;   <a class="code" href="../../df/dba/nm__bus__wrapper__sama5d2_8c.html#a4800c370a09ccf6545ed1d9bd877ac80">__attribute__</a>((aligned(4), __section__(<span class="stringliteral">&quot;.region_ddr_nocache&quot;</span>)));</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">//RX buffer</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="keyword">static</span> <a class="code" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="../../da/d51/wilc1000__driver_8c.html#a33225839969f0578aae348a4fd62f0f3">rxBuffer</a>[<a class="code" href="../../df/dba/nm__bus__wrapper__sama5d2_8c.html#afbc973888cb214292ecd9094a69adf68">NM_BUS_MAX_TRX_SZ</a>]</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;   <a class="code" href="../../df/dba/nm__bus__wrapper__sama5d2_8c.html#a4800c370a09ccf6545ed1d9bd877ac80">__attribute__</a>((aligned(4), __section__(<span class="stringliteral">&quot;.region_ddr_nocache&quot;</span>)));</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="../../df/dba/nm__bus__wrapper__sama5d2_8c.html#ae7dfa29166b4111ca6c3e3bab953eb79">   71</a></span>&#160;<a class="code" href="../../d9/db4/structtstrNmBusCapabilities.html">tstrNmBusCapabilities</a> <a class="code" href="../../df/dba/nm__bus__wrapper__sama5d2_8c.html#ae7dfa29166b4111ca6c3e3bab953eb79">egstrNmBusCapabilities</a> =</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;{</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;   <a class="code" href="../../df/dba/nm__bus__wrapper__sama5d2_8c.html#afbc973888cb214292ecd9094a69adf68">NM_BUS_MAX_TRX_SZ</a></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;};</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="../../df/dba/nm__bus__wrapper__sama5d2_8c.html#ae656e55934eaeffc372287189b5e0d5b">   85</a></span>&#160;<span class="keyword">static</span> <a class="code" href="../../da/da4/group__DataT.html#gae35f10ffd0ac8dd2bc3e794da9bdfbc7">sint8</a> <a class="code" href="../../df/dba/nm__bus__wrapper__sama5d2_8c.html#ae656e55934eaeffc372287189b5e0d5b">spi_rw</a>(<a class="code" href="../../da/da4/group__DataT.html#ga4df709a77647e870bbf1d955b8edc9a6">uint8</a> *pu8Mosi, <a class="code" href="../../da/da4/group__DataT.html#ga4df709a77647e870bbf1d955b8edc9a6">uint8</a> *pu8Miso, <a class="code" href="../../da/da4/group__DataT.html#ga1daa745171fc6e31d942c161422a76f9">uint16</a> u16Sz)</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;{</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;   <span class="keyword">volatile</span> <a class="code" href="../../da/da4/group__DataT.html#ga100e7c691a47d6978527c479a0158245">uint32</a> status;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;   <span class="keyword">const</span> <span class="keyword">struct </span>_pin spiCsPin = CONF_WILC_CS_PIN;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;   <span class="comment">//Pull the CS pin low</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;   pio_clear(&amp;spiCsPin);</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;   <span class="comment">//Copy data to TX buffer</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;   <span class="keywordflow">if</span>(pu8Mosi != <a class="code" href="../../de/da2/group__BSPDefine.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;      <a class="code" href="../../dd/d1f/nm__common_8h.html#a62b30b611dfcc58e190254d1f663470a">m2m_memcpy</a>(<a class="code" href="../../da/d51/wilc1000__driver_8c.html#aba92300075ca68e5227458fd23a1bb34">txBuffer</a>, pu8Mosi, u16Sz);</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;   <span class="keywordflow">else</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;      <a class="code" href="../../dd/d1f/nm__common_8h.html#ad4de761e451e6416e7e21d6abc4fb776">m2m_memset</a>(<a class="code" href="../../da/d51/wilc1000__driver_8c.html#aba92300075ca68e5227458fd23a1bb34">txBuffer</a>, 0, u16Sz);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;   <span class="comment">//Clear FIFOs</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;   CONF_WILC_SPI-&gt;SPI_CR = SPI_CR_RXFCLR | SPI_CR_TXFCLR;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;   <span class="comment">//Clear pending interrupt status flags by reading the interrupt status</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;   status = XDMAC0-&gt;XDMAC_CHID[0].XDMAC_CIS;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;   <span class="comment">//Set source address</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;   XDMAC0-&gt;XDMAC_CHID[0].XDMAC_CSA = (<a class="code" href="../../df/dd8/stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>) <a class="code" href="../../da/d51/wilc1000__driver_8c.html#aba92300075ca68e5227458fd23a1bb34">txBuffer</a>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;   <span class="comment">//Set destination address</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;   XDMAC0-&gt;XDMAC_CHID[0].XDMAC_CDA = (<a class="code" href="../../df/dd8/stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>) &amp;(CONF_WILC_SPI-&gt;SPI_TDR);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;   <span class="comment">//Set the number of data to be transferred</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;   XDMAC0-&gt;XDMAC_CHID[0].XDMAC_CUBC = XDMAC_CUBC_UBLEN(u16Sz);</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;   <span class="comment">//Program configuration register</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;   XDMAC0-&gt;XDMAC_CHID[0].XDMAC_CC =</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;      XDMAC_CC_TYPE_PER_TRAN |      <span class="comment">//Peripheral transfer</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;      XDMAC_CC_MBSIZE_SINGLE |      <span class="comment">//Memory burst size</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;      XDMAC_CC_SAM_INCREMENTED_AM | <span class="comment">//Source memory addressing scheme</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;      XDMAC_CC_DAM_FIXED_AM |       <span class="comment">//Destination memory addressing scheme</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;      XDMAC_CC_DSYNC_MEM2PER |      <span class="comment">//Peripheral transfer direction</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;      XDMAC_CC_PROT_SEC |           <span class="comment">//Activate a secure channel</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;      XDMAC_CC_CSIZE_CHK_1 |        <span class="comment">//Channel chunk size</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;      XDMAC_CC_DWIDTH_BYTE |        <span class="comment">//Transfer data width</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;      XDMAC_CC_SIF_AHB_IF0 |        <span class="comment">//Master interface used to read data</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;      XDMAC_CC_DIF_AHB_IF1 |        <span class="comment">//Master interface used to write data</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;      XDMAC_CC_PERID(8) |           <span class="comment">//Peripheral identifier</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;      XDMAC_CC_SWREQ_HWR_CONNECTED;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;   <span class="comment">//Clear the following five registers</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;   XDMAC0-&gt;XDMAC_CHID[0].XDMAC_CNDC = 0;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;   XDMAC0-&gt;XDMAC_CHID[0].XDMAC_CBC = 0;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;   XDMAC0-&gt;XDMAC_CHID[0].XDMAC_CDS_MSP = 0;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;   XDMAC0-&gt;XDMAC_CHID[0].XDMAC_CSUS = 0;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;   XDMAC0-&gt;XDMAC_CHID[0].XDMAC_CDUS = 0;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;   <span class="comment">//Enable the microblock interrupt</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;   XDMAC0-&gt;XDMAC_CHID[0].XDMAC_CIE = XDMAC_CIE_BIE;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;   <span class="comment">//Clear pending interrupt status flags by reading the interrupt status</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;   status = XDMAC0-&gt;XDMAC_CHID[1].XDMAC_CIS;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;   <span class="comment">//Set source address</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;   XDMAC0-&gt;XDMAC_CHID[1].XDMAC_CSA = (<a class="code" href="../../df/dd8/stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>) &amp;(CONF_WILC_SPI-&gt;SPI_RDR);</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;   <span class="comment">//Set destination address</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;   XDMAC0-&gt;XDMAC_CHID[1].XDMAC_CDA = (<a class="code" href="../../df/dd8/stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>) <a class="code" href="../../da/d51/wilc1000__driver_8c.html#a33225839969f0578aae348a4fd62f0f3">rxBuffer</a>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;   <span class="comment">//Set the number of data to be transferred</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;   XDMAC0-&gt;XDMAC_CHID[1].XDMAC_CUBC = XDMAC_CUBC_UBLEN(u16Sz);</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;   <span class="comment">//Program configuration register</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;   XDMAC0-&gt;XDMAC_CHID[1].XDMAC_CC =</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;      XDMAC_CC_TYPE_PER_TRAN |      <span class="comment">//Peripheral transfer</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;      XDMAC_CC_MBSIZE_SINGLE |      <span class="comment">//Memory burst size</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;      XDMAC_CC_SAM_FIXED_AM |       <span class="comment">//Source memory addressing scheme</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;      XDMAC_CC_DAM_INCREMENTED_AM | <span class="comment">//Destination memory addressing scheme</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;      XDMAC_CC_DSYNC_PER2MEM |      <span class="comment">//Peripheral transfer direction</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;      XDMAC_CC_PROT_SEC |           <span class="comment">//Activate a secure channel</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;      XDMAC_CC_CSIZE_CHK_1 |        <span class="comment">//Channel chunk size</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;      XDMAC_CC_DWIDTH_BYTE |        <span class="comment">//Transfer data width</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;      XDMAC_CC_SIF_AHB_IF1 |        <span class="comment">//Master interface used to read data</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;      XDMAC_CC_DIF_AHB_IF0 |        <span class="comment">//Master interface used to write data</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;      XDMAC_CC_PERID(9) |           <span class="comment">//Channel peripheral identifier</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;      XDMAC_CC_SWREQ_HWR_CONNECTED;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;   <span class="comment">//Clear the following five registers</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;   XDMAC0-&gt;XDMAC_CHID[1].XDMAC_CNDC = 0;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;   XDMAC0-&gt;XDMAC_CHID[1].XDMAC_CBC = 0;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;   XDMAC0-&gt;XDMAC_CHID[1].XDMAC_CDS_MSP = 0;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;   XDMAC0-&gt;XDMAC_CHID[1].XDMAC_CSUS = 0;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;   XDMAC0-&gt;XDMAC_CHID[1].XDMAC_CDUS = 0;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;   <span class="comment">//Enable the microblock interrupt</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;   XDMAC0-&gt;XDMAC_CHID[1].XDMAC_CIE = XDMAC_CIE_BIE;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;   <span class="comment">//Enable channel 0 and channel 1 interrupt enable bit</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;   XDMAC0-&gt;XDMAC_GIE = XDMAC_GIE_IE0 | XDMAC_GIE_IE1;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;   <span class="comment">//Enable channel 0 (SPI1 TX) and channel 1 (SPI1 RX)</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;   XDMAC0-&gt;XDMAC_GE = XDMAC_GE_EN0 | XDMAC_GE_EN1;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;   <span class="comment">//Wait for the DMA transfer to be complete</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;   <span class="keywordflow">while</span>(!(XDMAC0-&gt;XDMAC_CHID[0].XDMAC_CIS &amp; XDMAC_CIS_BIS));</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;   <span class="keywordflow">while</span>(!(XDMAC0-&gt;XDMAC_CHID[1].XDMAC_CIS &amp; XDMAC_CIS_BIS));</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;   <span class="keywordflow">while</span>(!(CONF_WILC_SPI-&gt;SPI_SR &amp; SPI_SR_TXEMPTY));</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;   <span class="comment">//Disable channel 0 and channel 1</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;   XDMAC0-&gt;XDMAC_GD = XDMAC_GD_DI0 | XDMAC_GD_DI1;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;   <span class="comment">//Disable channel 0 and channel 1 interrupts</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;   XDMAC0-&gt;XDMAC_GID = XDMAC_GID_ID0 | XDMAC_GID_ID1;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;   <span class="comment">//Copy data from RX buffer</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;   <span class="keywordflow">if</span>(pu8Miso != <a class="code" href="../../de/da2/group__BSPDefine.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;      <a class="code" href="../../dd/d1f/nm__common_8h.html#a62b30b611dfcc58e190254d1f663470a">m2m_memcpy</a>(pu8Miso, <a class="code" href="../../da/d51/wilc1000__driver_8c.html#a33225839969f0578aae348a4fd62f0f3">rxBuffer</a>, u16Sz);</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;   <span class="comment">//Terminate the operation by raising the CS pin</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;   pio_set(&amp;spiCsPin);</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;   <span class="comment">//Successful operation</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;   <span class="keywordflow">return</span> <a class="code" href="../../dd/d1f/nm__common_8h.html#a9ef27ba27aafdd1aa3a79d3ba2c36b8f">M2M_SUCCESS</a>;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;}</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="../../df/dba/nm__bus__wrapper__sama5d2_8c.html#ac6735b4dcb286ba50ed1b2db8ae04d31">  203</a></span>&#160;<a class="code" href="../../da/da4/group__DataT.html#gae35f10ffd0ac8dd2bc3e794da9bdfbc7">sint8</a> <a class="code" href="../../df/dba/nm__bus__wrapper__sama5d2_8c.html#ac6735b4dcb286ba50ed1b2db8ae04d31">nm_bus_init</a>(<span class="keywordtype">void</span> *pvinit)</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;{</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;   <a class="code" href="../../da/da4/group__DataT.html#ga100e7c691a47d6978527c479a0158245">uint32</a> div;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;   <span class="keyword">const</span> <span class="keyword">struct </span>_pin spiSckPin = CONF_WILC_SCK_PIN;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;   <span class="keyword">const</span> <span class="keyword">struct </span>_pin spiMosiPin = CONF_WILC_MOSI_PIN;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;   <span class="keyword">const</span> <span class="keyword">struct </span>_pin spiMisoPin = CONF_WILC_MISO_PIN;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;   <span class="comment">//Enable SPI peripheral clock</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;   pmc_enable_peripheral(CONF_WILC_SPI_ID);</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;   <span class="comment">//Enable XDMAC peripheral clock</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;   pmc_enable_peripheral(ID_XDMAC0);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;   <span class="comment">//Configure SCK pin</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;   pio_configure(&amp;spiSckPin, 1);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;   <span class="comment">//Configure MOSI pin</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;   pio_configure(&amp;spiMosiPin, 1);</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;   <span class="comment">//Configure MISO pin</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;   pio_configure(&amp;spiMisoPin, 1);</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;   <span class="comment">//Disable SPI module</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;   CONF_WILC_SPI-&gt;SPI_CR = SPI_CR_SPIDIS;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;   <span class="comment">//Reset SPI module</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;   CONF_WILC_SPI-&gt;SPI_CR = SPI_CR_SWRST;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;   CONF_WILC_SPI-&gt;SPI_CR = SPI_CR_SWRST;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;   <span class="comment">//Enable FIFOs</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;   CONF_WILC_SPI-&gt;SPI_CR = SPI_CR_FIFOEN;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;   <span class="comment">//Master mode operation</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;   CONF_WILC_SPI-&gt;SPI_MR = SPI_MR_MODFDIS | SPI_MR_MSTR;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;   <span class="comment">//Calculate clock divider</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;   div = pmc_get_peripheral_clock(CONF_WILC_SPI_ID) / CONF_WILC_SPI_CLOCK;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;   <span class="comment">//SPI configuration (8-bit words, clock phase = 1, clock polarity = 0)</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;   CONF_WILC_SPI-&gt;SPI_CSR[0] = SPI_CSR_SCBR(div) | SPI_CSR_BITS_8_BIT | SPI_CSR_NCPHA;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;   <span class="comment">//Enable SPI module</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;   CONF_WILC_SPI-&gt;SPI_CR = SPI_CR_SPIEN;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;   <span class="comment">//Reset WILC1000</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;   <a class="code" href="../../d1/d10/group__NmBspResetFn.html#ga3e540428a9246a27c61999ecb7e13d05">nm_bsp_reset</a>();</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;   <span class="comment">//Successful operation</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;   <span class="keywordflow">return</span> <a class="code" href="../../dd/d1f/nm__common_8h.html#a9ef27ba27aafdd1aa3a79d3ba2c36b8f">M2M_SUCCESS</a>;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;}</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="../../df/dba/nm__bus__wrapper__sama5d2_8c.html#aa98500dc13748397906e03440fb3892a">  258</a></span>&#160;<a class="code" href="../../da/da4/group__DataT.html#gae35f10ffd0ac8dd2bc3e794da9bdfbc7">sint8</a> <a class="code" href="../../df/dba/nm__bus__wrapper__sama5d2_8c.html#aa98500dc13748397906e03440fb3892a">nm_bus_ioctl</a>(<a class="code" href="../../da/da4/group__DataT.html#ga4df709a77647e870bbf1d955b8edc9a6">uint8</a> u8Cmd, <span class="keywordtype">void</span> *pvParameter)</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;{</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;   <a class="code" href="../../da/da4/group__DataT.html#gae35f10ffd0ac8dd2bc3e794da9bdfbc7">sint8</a> ret;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#ifdef CONF_WILC_USE_SPI</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;   <a class="code" href="../../d7/d6f/structtstrNmSpiRw.html">tstrNmSpiRw</a> *spiRwParams;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;   <span class="comment">//Check commande opcode</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;   <span class="keywordflow">switch</span>(u8Cmd)</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;   {</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#ifdef CONF_WILC_USE_SPI</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;   <span class="comment">//Read/write command?</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;   <span class="keywordflow">case</span> <a class="code" href="../../de/d1c/nm__bus__wrapper_8h.html#a7c9c01416493afd57406928672066506">NM_BUS_IOCTL_RW</a>:</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;      <span class="comment">//Retrieve command parameters</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;      spiRwParams = (<a class="code" href="../../d7/d6f/structtstrNmSpiRw.html">tstrNmSpiRw</a> *) pvParameter;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;      <span class="comment">//Perform SPI transfer</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;      ret = <a class="code" href="../../df/dba/nm__bus__wrapper__sama5d2_8c.html#ae656e55934eaeffc372287189b5e0d5b">spi_rw</a>(spiRwParams-&gt;<a class="code" href="../../d7/d6f/structtstrNmSpiRw.html#aa0a0dd7106812c8af780cb0729e2d1ef">pu8InBuf</a>, spiRwParams-&gt;<a class="code" href="../../d7/d6f/structtstrNmSpiRw.html#a6778f8ba906b9eb363ac0422fca66dd5">pu8OutBuf</a>, spiRwParams-&gt;<a class="code" href="../../d7/d6f/structtstrNmSpiRw.html#a7daa8262b96cb0543eb9189c65622c72">u16Sz</a>);</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;   <span class="comment">//Invalid command?</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;   <span class="keywordflow">default</span>:</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;      <span class="comment">//Debug message</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;      <a class="code" href="../../dd/d1f/nm__common_8h.html#a34d005df494e50b05cd38b80f318d7ac">M2M_ERR</a>(<span class="stringliteral">&quot;Invalid IOCTL command!\r\n&quot;</span>);</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;      <span class="comment">//Report an error</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;      ret = <a class="code" href="../../dd/d1f/nm__common_8h.html#a1337ea19161996276a331dc168c6b24b">M2M_ERR_BUS_FAIL</a>;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;   }</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;   <span class="comment">//Return status code</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;   <span class="keywordflow">return</span> ret;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;}</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="../../df/dba/nm__bus__wrapper__sama5d2_8c.html#a577ad43e9d464f7309b5ffa75f4ae15a">  297</a></span>&#160;<a class="code" href="../../da/da4/group__DataT.html#gae35f10ffd0ac8dd2bc3e794da9bdfbc7">sint8</a> <a class="code" href="../../df/dba/nm__bus__wrapper__sama5d2_8c.html#a577ad43e9d464f7309b5ffa75f4ae15a">nm_bus_deinit</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;{</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;   <span class="comment">//Not implemented</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;   <span class="keywordflow">return</span> <a class="code" href="../../dd/d1f/nm__common_8h.html#a9ef27ba27aafdd1aa3a79d3ba2c36b8f">M2M_SUCCESS</a>;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;}</div><div class="ttc" id="structtstrNmSpiRw_html_aa0a0dd7106812c8af780cb0729e2d1ef"><div class="ttname"><a href="../../d7/d6f/structtstrNmSpiRw.html#aa0a0dd7106812c8af780cb0729e2d1ef">tstrNmSpiRw::pu8InBuf</a></div><div class="ttdeci">uint8 * pu8InBuf</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d1c/nm__bus__wrapper_8h_source.html#l00107">nm_bus_wrapper.h:107</a></div></div>
<div class="ttc" id="structtstrNmSpiRw_html_a6778f8ba906b9eb363ac0422fca66dd5"><div class="ttname"><a href="../../d7/d6f/structtstrNmSpiRw.html#a6778f8ba906b9eb363ac0422fca66dd5">tstrNmSpiRw::pu8OutBuf</a></div><div class="ttdeci">uint8 * pu8OutBuf</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d1c/nm__bus__wrapper_8h_source.html#l00109">nm_bus_wrapper.h:109</a></div></div>
<div class="ttc" id="nm__bus__wrapper__sama5d2_8c_html_afbc973888cb214292ecd9094a69adf68"><div class="ttname"><a href="../../df/dba/nm__bus__wrapper__sama5d2_8c.html#afbc973888cb214292ecd9094a69adf68">NM_BUS_MAX_TRX_SZ</a></div><div class="ttdeci">#define NM_BUS_MAX_TRX_SZ</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dba/nm__bus__wrapper__sama5d2_8c_source.html#l00040">nm_bus_wrapper_sama5d2.c:40</a></div></div>
<div class="ttc" id="nm__bus__wrapper__sama5d2_8c_html_a4800c370a09ccf6545ed1d9bd877ac80"><div class="ttname"><a href="../../df/dba/nm__bus__wrapper__sama5d2_8c.html#a4800c370a09ccf6545ed1d9bd877ac80">__attribute__</a></div><div class="ttdeci">static uint8_t txBuffer [NM_BUS_MAX_TRX_SZ] __attribute__((aligned(4), __section__(&quot;.region_ddr_nocache&quot;)))</div></div>
<div class="ttc" id="structtstrNmSpiRw_html"><div class="ttname"><a href="../../d7/d6f/structtstrNmSpiRw.html">tstrNmSpiRw</a></div><div class="ttdoc">Structure holding SPI R/W parameters. </div><div class="ttdef"><b>Definition:</b> <a href="../../de/d1c/nm__bus__wrapper_8h_source.html#l00105">nm_bus_wrapper.h:105</a></div></div>
<div class="ttc" id="nm__common_8h_html_ad4de761e451e6416e7e21d6abc4fb776"><div class="ttname"><a href="../../dd/d1f/nm__common_8h.html#ad4de761e451e6416e7e21d6abc4fb776">m2m_memset</a></div><div class="ttdeci">NMI_API void m2m_memset(uint8 *pBuf, uint8 val, uint32 sz)</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d3a/nm__common_8c_source.html#l00062">nm_common.c:62</a></div></div>
<div class="ttc" id="nm__common_8h_html"><div class="ttname"><a href="../../dd/d1f/nm__common_8h.html">nm_common.h</a></div><div class="ttdoc">This module contains WILC common APIs declarations. </div></div>
<div class="ttc" id="group__DataT_html_gae35f10ffd0ac8dd2bc3e794da9bdfbc7"><div class="ttname"><a href="../../da/da4/group__DataT.html#gae35f10ffd0ac8dd2bc3e794da9bdfbc7">sint8</a></div><div class="ttdeci">signed char sint8</div><div class="ttdoc">Range of values between -128 to 127. </div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d6b/nm__bsp_8h_source.html#l00117">nm_bsp.h:117</a></div></div>
<div class="ttc" id="nm__common_8h_html_a62b30b611dfcc58e190254d1f663470a"><div class="ttname"><a href="../../dd/d1f/nm__common_8h.html#a62b30b611dfcc58e190254d1f663470a">m2m_memcpy</a></div><div class="ttdeci">NMI_API void m2m_memcpy(uint8 *pDst, uint8 *pSrc, uint32 sz)</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d3a/nm__common_8c_source.html#l00040">nm_common.c:40</a></div></div>
<div class="ttc" id="wilc1000__driver_8c_html_aba92300075ca68e5227458fd23a1bb34"><div class="ttname"><a href="../../da/d51/wilc1000__driver_8c.html#aba92300075ca68e5227458fd23a1bb34">txBuffer</a></div><div class="ttdeci">static uint8_t txBuffer[WILC1000_TX_BUFFER_SIZE]</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d51/wilc1000__driver_8c_source.html#l00046">wilc1000_driver.c:46</a></div></div>
<div class="ttc" id="group__BSPDefine_html_ga070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../de/da2/group__BSPDefine.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d6b/nm__bsp_8h_source.html#l00070">nm_bsp.h:70</a></div></div>
<div class="ttc" id="nm__bus__wrapper_8h_html"><div class="ttname"><a href="../../de/d1c/nm__bus__wrapper_8h.html">nm_bus_wrapper.h</a></div><div class="ttdoc">This module contains WILC bus wrapper APIs declarations. </div></div>
<div class="ttc" id="stdint_8h_html_aba7bc1797add20fe3efdf37ced1182c5"><div class="ttname"><a href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a></div><div class="ttdeci">unsigned char uint8_t</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dd8/stdint_8h_source.html#l00078">stdint.h:78</a></div></div>
<div class="ttc" id="structtstrNmBusCapabilities_html"><div class="ttname"><a href="../../d9/db4/structtstrNmBusCapabilities.html">tstrNmBusCapabilities</a></div><div class="ttdoc">Structure holding bus capabilities information. </div><div class="ttdef"><b>Definition:</b> <a href="../../de/d1c/nm__bus__wrapper_8h_source.html#l00069">nm_bus_wrapper.h:69</a></div></div>
<div class="ttc" id="group__DataT_html_ga1daa745171fc6e31d942c161422a76f9"><div class="ttname"><a href="../../da/da4/group__DataT.html#ga1daa745171fc6e31d942c161422a76f9">uint16</a></div><div class="ttdeci">unsigned short uint16</div><div class="ttdoc">Range of values between 0 to 65535. </div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d6b/nm__bsp_8h_source.html#l00102">nm_bsp.h:102</a></div></div>
<div class="ttc" id="nm__bus__wrapper__sama5d2_8c_html_a577ad43e9d464f7309b5ffa75f4ae15a"><div class="ttname"><a href="../../df/dba/nm__bus__wrapper__sama5d2_8c.html#a577ad43e9d464f7309b5ffa75f4ae15a">nm_bus_deinit</a></div><div class="ttdeci">sint8 nm_bus_deinit(void)</div><div class="ttdoc">SPI bus deinitialization. </div><div class="ttdef"><b>Definition:</b> <a href="../../df/dba/nm__bus__wrapper__sama5d2_8c_source.html#l00297">nm_bus_wrapper_sama5d2.c:297</a></div></div>
<div class="ttc" id="nm__common_8h_html_a1337ea19161996276a331dc168c6b24b"><div class="ttname"><a href="../../dd/d1f/nm__common_8h.html#a1337ea19161996276a331dc168c6b24b">M2M_ERR_BUS_FAIL</a></div><div class="ttdeci">#define M2M_ERR_BUS_FAIL</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d1f/nm__common_8h_source.html#l00073">nm_common.h:73</a></div></div>
<div class="ttc" id="nm__common_8h_html_a9ef27ba27aafdd1aa3a79d3ba2c36b8f"><div class="ttname"><a href="../../dd/d1f/nm__common_8h.html#a9ef27ba27aafdd1aa3a79d3ba2c36b8f">M2M_SUCCESS</a></div><div class="ttdeci">#define M2M_SUCCESS</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d1f/nm__common_8h_source.html#l00067">nm_common.h:67</a></div></div>
<div class="ttc" id="stdint_8h_html_a435d1572bf3f880d55459d9805097f62"><div class="ttname"><a href="../../df/dd8/stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></div><div class="ttdeci">unsigned int uint32_t</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dd8/stdint_8h_source.html#l00080">stdint.h:80</a></div></div>
<div class="ttc" id="nm__bus__wrapper_8h_html_a7c9c01416493afd57406928672066506"><div class="ttname"><a href="../../de/d1c/nm__bus__wrapper_8h.html#a7c9c01416493afd57406928672066506">NM_BUS_IOCTL_RW</a></div><div class="ttdeci">#define NM_BUS_IOCTL_RW</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d1c/nm__bus__wrapper_8h_source.html#l00058">nm_bus_wrapper.h:58</a></div></div>
<div class="ttc" id="nm__bus__wrapper__sama5d2_8c_html_ac6735b4dcb286ba50ed1b2db8ae04d31"><div class="ttname"><a href="../../df/dba/nm__bus__wrapper__sama5d2_8c.html#ac6735b4dcb286ba50ed1b2db8ae04d31">nm_bus_init</a></div><div class="ttdeci">sint8 nm_bus_init(void *pvinit)</div><div class="ttdoc">SPI bus initialization. </div><div class="ttdef"><b>Definition:</b> <a href="../../df/dba/nm__bus__wrapper__sama5d2_8c_source.html#l00203">nm_bus_wrapper_sama5d2.c:203</a></div></div>
<div class="ttc" id="structtstrNmSpiRw_html_a7daa8262b96cb0543eb9189c65622c72"><div class="ttname"><a href="../../d7/d6f/structtstrNmSpiRw.html#a7daa8262b96cb0543eb9189c65622c72">tstrNmSpiRw::u16Sz</a></div><div class="ttdeci">uint16 u16Sz</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d1c/nm__bus__wrapper_8h_source.html#l00111">nm_bus_wrapper.h:111</a></div></div>
<div class="ttc" id="group__NmBspResetFn_html_ga3e540428a9246a27c61999ecb7e13d05"><div class="ttname"><a href="../../d1/d10/group__NmBspResetFn.html#ga3e540428a9246a27c61999ecb7e13d05">nm_bsp_reset</a></div><div class="ttdeci">void nm_bsp_reset(void)</div><div class="ttdoc">Reset chip. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d66/nm__bsp__pic32mz_8c_source.html#l00145">nm_bsp_pic32mz.c:145</a></div></div>
<div class="ttc" id="group__DataT_html_ga100e7c691a47d6978527c479a0158245"><div class="ttname"><a href="../../da/da4/group__DataT.html#ga100e7c691a47d6978527c479a0158245">uint32</a></div><div class="ttdeci">unsigned long uint32</div><div class="ttdoc">Range of values between 0 to 4294967295. </div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d6b/nm__bsp_8h_source.html#l00109">nm_bsp.h:109</a></div></div>
<div class="ttc" id="nm__bsp_8h_html"><div class="ttname"><a href="../../d3/d6b/nm__bsp_8h.html">nm_bsp.h</a></div><div class="ttdoc">This module contains WILC BSP APIs declarations. </div></div>
<div class="ttc" id="wilc1000__driver_8c_html_a33225839969f0578aae348a4fd62f0f3"><div class="ttname"><a href="../../da/d51/wilc1000__driver_8c.html#a33225839969f0578aae348a4fd62f0f3">rxBuffer</a></div><div class="ttdeci">static uint8_t rxBuffer[WILC1000_RX_BUFFER_SIZE]</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d51/wilc1000__driver_8c_source.html#l00048">wilc1000_driver.c:48</a></div></div>
<div class="ttc" id="group__DataT_html_ga4df709a77647e870bbf1d955b8edc9a6"><div class="ttname"><a href="../../da/da4/group__DataT.html#ga4df709a77647e870bbf1d955b8edc9a6">uint8</a></div><div class="ttdeci">unsigned char uint8</div><div class="ttdoc">Range of values between 0 to 255. </div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d6b/nm__bsp_8h_source.html#l00095">nm_bsp.h:95</a></div></div>
<div class="ttc" id="nm__common_8h_html_a34d005df494e50b05cd38b80f318d7ac"><div class="ttname"><a href="../../dd/d1f/nm__common_8h.html#a34d005df494e50b05cd38b80f318d7ac">M2M_ERR</a></div><div class="ttdeci">#define M2M_ERR(...)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d1f/nm__common_8h_source.html#l00168">nm_common.h:168</a></div></div>
<div class="ttc" id="nm__bus__wrapper__sama5d2_8c_html_ae656e55934eaeffc372287189b5e0d5b"><div class="ttname"><a href="../../df/dba/nm__bus__wrapper__sama5d2_8c.html#ae656e55934eaeffc372287189b5e0d5b">spi_rw</a></div><div class="ttdeci">static sint8 spi_rw(uint8 *pu8Mosi, uint8 *pu8Miso, uint16 u16Sz)</div><div class="ttdoc">SPI transfer. </div><div class="ttdef"><b>Definition:</b> <a href="../../df/dba/nm__bus__wrapper__sama5d2_8c_source.html#l00085">nm_bus_wrapper_sama5d2.c:85</a></div></div>
<div class="ttc" id="nm__bus__wrapper__sama5d2_8c_html_ae7dfa29166b4111ca6c3e3bab953eb79"><div class="ttname"><a href="../../df/dba/nm__bus__wrapper__sama5d2_8c.html#ae7dfa29166b4111ca6c3e3bab953eb79">egstrNmBusCapabilities</a></div><div class="ttdeci">tstrNmBusCapabilities egstrNmBusCapabilities</div><div class="ttdoc">Bus capabilities information. </div><div class="ttdef"><b>Definition:</b> <a href="../../df/dba/nm__bus__wrapper__sama5d2_8c_source.html#l00071">nm_bus_wrapper_sama5d2.c:71</a></div></div>
<div class="ttc" id="nm__bus__wrapper__sama5d2_8c_html_aa98500dc13748397906e03440fb3892a"><div class="ttname"><a href="../../df/dba/nm__bus__wrapper__sama5d2_8c.html#aa98500dc13748397906e03440fb3892a">nm_bus_ioctl</a></div><div class="ttdeci">sint8 nm_bus_ioctl(uint8 u8Cmd, void *pvParameter)</div><div class="ttdoc">IOCTL command processing. </div><div class="ttdef"><b>Definition:</b> <a href="../../df/dba/nm__bus__wrapper__sama5d2_8c_source.html#l00258">nm_bus_wrapper_sama5d2.c:258</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_44f42edf5dd23d4deca0321224e9ce90.html">third_party</a></li><li class="navelem"><a class="el" href="../../dir_b0c0c9741cb26df34f78d949d8c0db79.html">atmel</a></li><li class="navelem"><a class="el" href="../../dir_d10f92bf1016046143959160b2e32e13.html">devices</a></li><li class="navelem"><a class="el" href="../../dir_c84e99788505b78fdf339c7388cf7e7c.html">wilc1000</a></li><li class="navelem"><a class="el" href="../../dir_05e594689f4cec38ebcc376a00073bbf.html">bus_wrapper</a></li><li class="navelem"><a class="el" href="../../dir_35d753cb03fc03e933b31b5494fcc98c.html">source</a></li><li class="navelem"><a class="el" href="../../df/dba/nm__bus__wrapper__sama5d2_8c.html">nm_bus_wrapper_sama5d2.c</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
