// Seed: 1543632003
module module_0 (
    input supply1 id_0,
    input wand id_1
    , id_6,
    input tri id_2,
    output tri1 id_3,
    output wor id_4
);
  assign id_3 = 1;
  wire id_7, id_8;
  id_9(
      1, 1'b0, id_3, 1, 1, 1, (1)
  );
  assign module_1.type_19 = 0;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    input wire id_2,
    input wire id_3,
    input wand id_4,
    output wand id_5
    , id_38, id_39,
    output tri1 id_6,
    input tri1 id_7,
    input tri0 id_8,
    input wand id_9,
    input supply1 id_10,
    input tri id_11,
    input wire id_12,
    input wor id_13,
    output tri id_14,
    input wire id_15,
    output wand id_16,
    input supply0 id_17,
    input supply1 id_18,
    input wand id_19,
    output wand id_20,
    output tri id_21,
    input tri id_22,
    output supply0 id_23,
    input wor id_24,
    output tri id_25,
    input wor id_26,
    input uwire id_27,
    input uwire id_28,
    input wand id_29,
    input tri0 id_30,
    output wor id_31,
    output supply1 id_32,
    input tri0 id_33,
    input wand id_34,
    input uwire id_35,
    output wand id_36
);
  id_40(
      .id_0(1'b0), .id_1(id_26)
  );
  wire id_41;
  supply0 id_42 = 1;
  module_0 modCall_1 (
      id_34,
      id_7,
      id_2,
      id_5,
      id_14
  );
  wire id_43, id_44;
  wire id_45;
  xor primCall (
      id_14,
      id_41,
      id_34,
      id_29,
      id_19,
      id_1,
      id_13,
      id_12,
      id_28,
      id_8,
      id_42,
      id_35,
      id_24,
      id_26,
      id_40,
      id_3,
      id_2,
      id_18,
      id_27,
      id_11,
      id_38,
      id_17,
      id_7,
      id_33,
      id_15,
      id_39,
      id_4,
      id_30
  );
endmodule
