Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Fri Jul  8 08:55:24 2022
| Host              : xilinx running 64-bit Ubuntu 20.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xqvu3p-ffrc1517
| Speed File        : -2LV  PRODUCTION 1.28 03-30-2022
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description            Violations  
---------  --------  ---------------------  ----------  
TIMING-16  Warning   Large setup violation  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.523    -2142.520                   2165                18085        0.001        0.000                      0                18085        0.288        0.000                       0                 10097  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clkin                {0.000 5.000}        10.000          100.000         
  clk_300_clk_wiz_0  {0.000 1.667}        3.333           300.000         
  clk_600_clk_wiz_0  {0.000 0.833}        1.667           600.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkin                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_300_clk_wiz_0       -0.311      -12.602                    108                 8030        0.005        0.000                      0                 8030        0.905        0.000                       0                  6036  
  clk_600_clk_wiz_0        0.007        0.000                      0                 6053        0.066        0.000                      0                 6053        0.288        0.000                       0                  4060  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_600_clk_wiz_0  clk_300_clk_wiz_0       -1.523    -2128.006                   2001                 2001        0.001        0.000                      0                 2001  
clk_300_clk_wiz_0  clk_600_clk_wiz_0       -0.112       -1.912                     56                 2001        0.004        0.000                      0                 2001  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             clk_300_clk_wiz_0                     
(none)             clk_600_clk_wiz_0                     
(none)                                clk_300_clk_wiz_0  
(none)                                clk_600_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkin
  To Clock:  clkin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X1Y4  mmcm_inst/MMCME4_ADV_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X1Y4  mmcm_inst/MMCME4_ADV_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y4  mmcm_inst/MMCME4_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y4  mmcm_inst/MMCME4_ADV_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y4  mmcm_inst/MMCME4_ADV_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y4  mmcm_inst/MMCME4_ADV_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_300_clk_wiz_0
  To Clock:  clk_300_clk_wiz_0

Setup :          108  Failing Endpoints,  Worst Slack       -0.311ns,  Total Violation      -12.602ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.905ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 data_in_300_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig1_reg[648]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.114ns (3.241%)  route 3.403ns (96.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 9.084 - 3.333 ) 
    Source Clock Delay      (SCD):    5.735ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.269ns (routing 3.171ns, distribution 1.098ns)
  Clock Net Delay (Destination): 3.854ns (routing 2.907ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.422                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.466 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        4.269     5.735                         clk_300
    SLICE_X14Y19         FDRE                                         r                       data_in_300_i_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X14Y19         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.849 r                       data_in_300_i_reg[0]/Q
                         net (fo=2001, routed)        3.403     9.252                         clk300_to_clk600_ffs_i/expanded_sig0[648]
    SLICE_X4Y0           FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[648]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r                       
    AP9                                               0.000     3.333 r                       clkin (IN)
                         net (fo=0)                   0.000     3.333                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     5.191                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.230 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.854     9.084                         clk300_to_clk600_ffs_i/clka
    SLICE_X4Y0           FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[648]/C
                         clock pessimism             -0.135     8.949                           
                         clock uncertainty           -0.052     8.897                           
    SLICE_X4Y0           FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044     8.941    pblock_sync_cdc        clk300_to_clk600_ffs_i/expanded_sig1_reg[648]
  -------------------------------------------------------------------
                         required time                          8.941                           
                         arrival time                          -9.252                           
  -------------------------------------------------------------------
                         slack                                 -0.311                           

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 data_in_300_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig1_reg[726]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.114ns (3.214%)  route 3.433ns (96.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.779ns = ( 9.112 - 3.333 ) 
    Source Clock Delay      (SCD):    5.735ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.269ns (routing 3.171ns, distribution 1.098ns)
  Clock Net Delay (Destination): 3.882ns (routing 2.907ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.422                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.466 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        4.269     5.735                         clk_300
    SLICE_X14Y19         FDRE                                         r                       data_in_300_i_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X14Y19         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.849 r                       data_in_300_i_reg[0]/Q
                         net (fo=2001, routed)        3.433     9.282                         clk300_to_clk600_ffs_i/expanded_sig0[726]
    SLICE_X12Y2          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[726]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r                       
    AP9                                               0.000     3.333 r                       clkin (IN)
                         net (fo=0)                   0.000     3.333                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     5.191                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.230 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.882     9.112                         clk300_to_clk600_ffs_i/clka
    SLICE_X12Y2          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[726]/C
                         clock pessimism             -0.135     8.977                           
                         clock uncertainty           -0.052     8.925                           
    SLICE_X12Y2          FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.046     8.971    pblock_sync_cdc        clk300_to_clk600_ffs_i/expanded_sig1_reg[726]
  -------------------------------------------------------------------
                         required time                          8.971                           
                         arrival time                          -9.282                           
  -------------------------------------------------------------------
                         slack                                 -0.311                           

Slack (VIOLATED) :        -0.291ns  (required time - arrival time)
  Source:                 data_in_300_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig1_reg[545]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.114ns (3.259%)  route 3.384ns (96.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 9.084 - 3.333 ) 
    Source Clock Delay      (SCD):    5.735ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.269ns (routing 3.171ns, distribution 1.098ns)
  Clock Net Delay (Destination): 3.854ns (routing 2.907ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.422                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.466 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        4.269     5.735                         clk_300
    SLICE_X14Y19         FDRE                                         r                       data_in_300_i_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X14Y19         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.849 r                       data_in_300_i_reg[0]/Q
                         net (fo=2001, routed)        3.384     9.233                         clk300_to_clk600_ffs_i/expanded_sig0[545]
    SLICE_X4Y2           FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[545]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r                       
    AP9                                               0.000     3.333 r                       clkin (IN)
                         net (fo=0)                   0.000     3.333                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     5.191                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.230 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.854     9.084                         clk300_to_clk600_ffs_i/clka
    SLICE_X4Y2           FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[545]/C
                         clock pessimism             -0.135     8.949                           
                         clock uncertainty           -0.052     8.897                           
    SLICE_X4Y2           FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.045     8.942    pblock_sync_cdc        clk300_to_clk600_ffs_i/expanded_sig1_reg[545]
  -------------------------------------------------------------------
                         required time                          8.942                           
                         arrival time                          -9.233                           
  -------------------------------------------------------------------
                         slack                                 -0.291                           

Slack (VIOLATED) :        -0.286ns  (required time - arrival time)
  Source:                 data_in_300_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig1_reg[547]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.114ns (3.262%)  route 3.380ns (96.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 9.084 - 3.333 ) 
    Source Clock Delay      (SCD):    5.735ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.269ns (routing 3.171ns, distribution 1.098ns)
  Clock Net Delay (Destination): 3.854ns (routing 2.907ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.422                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.466 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        4.269     5.735                         clk_300
    SLICE_X14Y19         FDRE                                         r                       data_in_300_i_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X14Y19         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.849 r                       data_in_300_i_reg[0]/Q
                         net (fo=2001, routed)        3.380     9.230                         clk300_to_clk600_ffs_i/expanded_sig0[547]
    SLICE_X4Y2           FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[547]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r                       
    AP9                                               0.000     3.333 r                       clkin (IN)
                         net (fo=0)                   0.000     3.333                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     5.191                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.230 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.854     9.084                         clk300_to_clk600_ffs_i/clka
    SLICE_X4Y2           FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[547]/C
                         clock pessimism             -0.135     8.949                           
                         clock uncertainty           -0.052     8.897                           
    SLICE_X4Y2           FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.046     8.943    pblock_sync_cdc        clk300_to_clk600_ffs_i/expanded_sig1_reg[547]
  -------------------------------------------------------------------
                         required time                          8.943                           
                         arrival time                          -9.230                           
  -------------------------------------------------------------------
                         slack                                 -0.286                           

Slack (VIOLATED) :        -0.285ns  (required time - arrival time)
  Source:                 data_in_300_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig1_reg[543]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 0.114ns (3.264%)  route 3.378ns (96.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 9.084 - 3.333 ) 
    Source Clock Delay      (SCD):    5.735ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.269ns (routing 3.171ns, distribution 1.098ns)
  Clock Net Delay (Destination): 3.854ns (routing 2.907ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.422                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.466 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        4.269     5.735                         clk_300
    SLICE_X14Y19         FDRE                                         r                       data_in_300_i_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X14Y19         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.849 r                       data_in_300_i_reg[0]/Q
                         net (fo=2001, routed)        3.378     9.227                         clk300_to_clk600_ffs_i/expanded_sig0[543]
    SLICE_X4Y2           FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[543]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r                       
    AP9                                               0.000     3.333 r                       clkin (IN)
                         net (fo=0)                   0.000     3.333                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     5.191                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.230 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.854     9.084                         clk300_to_clk600_ffs_i/clka
    SLICE_X4Y2           FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[543]/C
                         clock pessimism             -0.135     8.949                           
                         clock uncertainty           -0.052     8.897                           
    SLICE_X4Y2           FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.045     8.942    pblock_sync_cdc        clk300_to_clk600_ffs_i/expanded_sig1_reg[543]
  -------------------------------------------------------------------
                         required time                          8.942                           
                         arrival time                          -9.227                           
  -------------------------------------------------------------------
                         slack                                 -0.285                           

Slack (VIOLATED) :        -0.270ns  (required time - arrival time)
  Source:                 data_in_300_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig1_reg[542]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.114ns (3.279%)  route 3.362ns (96.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 9.084 - 3.333 ) 
    Source Clock Delay      (SCD):    5.735ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.269ns (routing 3.171ns, distribution 1.098ns)
  Clock Net Delay (Destination): 3.854ns (routing 2.907ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.422                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.466 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        4.269     5.735                         clk_300
    SLICE_X14Y19         FDRE                                         r                       data_in_300_i_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X14Y19         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.849 r                       data_in_300_i_reg[0]/Q
                         net (fo=2001, routed)        3.362     9.212                         clk300_to_clk600_ffs_i/expanded_sig0[542]
    SLICE_X4Y2           FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[542]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r                       
    AP9                                               0.000     3.333 r                       clkin (IN)
                         net (fo=0)                   0.000     3.333                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     5.191                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.230 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.854     9.084                         clk300_to_clk600_ffs_i/clka
    SLICE_X4Y2           FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[542]/C
                         clock pessimism             -0.135     8.949                           
                         clock uncertainty           -0.052     8.897                           
    SLICE_X4Y2           FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044     8.941    pblock_sync_cdc        clk300_to_clk600_ffs_i/expanded_sig1_reg[542]
  -------------------------------------------------------------------
                         required time                          8.941                           
                         arrival time                          -9.212                           
  -------------------------------------------------------------------
                         slack                                 -0.270                           

Slack (VIOLATED) :        -0.267ns  (required time - arrival time)
  Source:                 data_in_300_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig1_reg[544]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.114ns (3.283%)  route 3.358ns (96.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 9.084 - 3.333 ) 
    Source Clock Delay      (SCD):    5.735ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.269ns (routing 3.171ns, distribution 1.098ns)
  Clock Net Delay (Destination): 3.854ns (routing 2.907ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.422                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.466 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        4.269     5.735                         clk_300
    SLICE_X14Y19         FDRE                                         r                       data_in_300_i_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X14Y19         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.849 r                       data_in_300_i_reg[0]/Q
                         net (fo=2001, routed)        3.358     9.207                         clk300_to_clk600_ffs_i/expanded_sig0[544]
    SLICE_X4Y2           FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[544]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r                       
    AP9                                               0.000     3.333 r                       clkin (IN)
                         net (fo=0)                   0.000     3.333                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     5.191                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.230 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.854     9.084                         clk300_to_clk600_ffs_i/clka
    SLICE_X4Y2           FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[544]/C
                         clock pessimism             -0.135     8.949                           
                         clock uncertainty           -0.052     8.897                           
    SLICE_X4Y2           FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043     8.940    pblock_sync_cdc        clk300_to_clk600_ffs_i/expanded_sig1_reg[544]
  -------------------------------------------------------------------
                         required time                          8.940                           
                         arrival time                          -9.207                           
  -------------------------------------------------------------------
                         slack                                 -0.267                           

Slack (VIOLATED) :        -0.263ns  (required time - arrival time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig3_reg[1742]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk600_to_clk300_ffs_i/bit_reducer_i/data_out_i_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 0.964ns (35.957%)  route 1.717ns (64.043%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns = ( 9.159 - 3.333 ) 
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.990ns (routing 3.171ns, distribution 1.819ns)
  Clock Net Delay (Destination): 3.929ns (routing 2.907ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.422                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.466 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        4.990     6.456                         clk600_to_clk300_ffs_i/clkb
    SLICE_X25Y14         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig3_reg[1742]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X25Y14         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     6.572 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig3_reg[1742]/Q
                         net (fo=1, routed)           0.257     6.829                         clk600_to_clk300_ffs_i/bit_reducer_i/Q[1742]
    SLICE_X25Y15         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.228     7.057 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/bit_reducer_i/data_out_i_reg_srl2_i_302/O
                         net (fo=1, routed)           0.152     7.209                         clk600_to_clk300_ffs_i/bit_reducer_i/data_out_i_reg_srl2_i_302_n_0
    SLICE_X26Y16         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.081     7.290 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/bit_reducer_i/data_out_i_reg_srl2_i_56/O
                         net (fo=1, routed)           0.364     7.654                         clk600_to_clk300_ffs_i/bit_reducer_i/data_out_i_reg_srl2_i_56_n_0
    SLICE_X23Y19         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.227     7.881 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/bit_reducer_i/data_out_i_reg_srl2_i_10/O
                         net (fo=1, routed)           0.252     8.133                         clk600_to_clk300_ffs_i/bit_reducer_i/data_out_i_reg_srl2_i_10_n_0
    SLICE_X25Y19         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.228     8.361 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/bit_reducer_i/data_out_i_reg_srl2_i_2/O
                         net (fo=1, routed)           0.426     8.787                         clk600_to_clk300_ffs_i/bit_reducer_i/data_out_i_reg_srl2_i_2_n_0
    SLICE_X17Y18         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     8.871 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/bit_reducer_i/data_out_i_reg_srl2_i_1/O
                         net (fo=1, routed)           0.266     9.137                         clk600_to_clk300_ffs_i/bit_reducer_i/or_reduct
    SLICE_X17Y18         SRL16E                                       r  pblock_sync_cdc      clk600_to_clk300_ffs_i/bit_reducer_i/data_out_i_reg_srl2/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r                       
    AP9                                               0.000     3.333 r                       clkin (IN)
                         net (fo=0)                   0.000     3.333                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     5.191                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.230 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.929     9.159                         clk600_to_clk300_ffs_i/bit_reducer_i/clkb
    SLICE_X17Y18         SRL16E                                       r  pblock_sync_cdc      clk600_to_clk300_ffs_i/bit_reducer_i/data_out_i_reg_srl2/CLK
                         clock pessimism             -0.132     9.027                           
                         clock uncertainty           -0.052     8.975                           
    SLICE_X17Y18         SRL16E (Setup_A6LUT_SLICEM_CLK_D)
                                                     -0.101     8.874    pblock_sync_cdc        clk600_to_clk300_ffs_i/bit_reducer_i/data_out_i_reg_srl2
  -------------------------------------------------------------------
                         required time                          8.874                           
                         arrival time                          -9.137                           
  -------------------------------------------------------------------
                         slack                                 -0.263                           

Slack (VIOLATED) :        -0.262ns  (required time - arrival time)
  Source:                 data_in_300_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig1_reg[853]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.114ns (3.262%)  route 3.381ns (96.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.776ns = ( 9.109 - 3.333 ) 
    Source Clock Delay      (SCD):    5.735ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.269ns (routing 3.171ns, distribution 1.098ns)
  Clock Net Delay (Destination): 3.879ns (routing 2.907ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.422                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.466 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        4.269     5.735                         clk_300
    SLICE_X14Y19         FDRE                                         r                       data_in_300_i_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X14Y19         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.849 r                       data_in_300_i_reg[0]/Q
                         net (fo=2001, routed)        3.381     9.230                         clk300_to_clk600_ffs_i/expanded_sig0[853]
    SLICE_X12Y3          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[853]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r                       
    AP9                                               0.000     3.333 r                       clkin (IN)
                         net (fo=0)                   0.000     3.333                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     5.191                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.230 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.879     9.109                         clk300_to_clk600_ffs_i/clka
    SLICE_X12Y3          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[853]/C
                         clock pessimism             -0.135     8.974                           
                         clock uncertainty           -0.052     8.922                           
    SLICE_X12Y3          FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.046     8.968    pblock_sync_cdc        clk300_to_clk600_ffs_i/expanded_sig1_reg[853]
  -------------------------------------------------------------------
                         required time                          8.968                           
                         arrival time                          -9.230                           
  -------------------------------------------------------------------
                         slack                                 -0.262                           

Slack (VIOLATED) :        -0.259ns  (required time - arrival time)
  Source:                 data_in_300_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig1_reg[852]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 0.114ns (3.265%)  route 3.378ns (96.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.776ns = ( 9.109 - 3.333 ) 
    Source Clock Delay      (SCD):    5.735ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.269ns (routing 3.171ns, distribution 1.098ns)
  Clock Net Delay (Destination): 3.879ns (routing 2.907ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.422                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.466 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        4.269     5.735                         clk_300
    SLICE_X14Y19         FDRE                                         r                       data_in_300_i_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X14Y19         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.849 r                       data_in_300_i_reg[0]/Q
                         net (fo=2001, routed)        3.378     9.227                         clk300_to_clk600_ffs_i/expanded_sig0[852]
    SLICE_X12Y3          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[852]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r                       
    AP9                                               0.000     3.333 r                       clkin (IN)
                         net (fo=0)                   0.000     3.333                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     5.191                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.230 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.879     9.109                         clk300_to_clk600_ffs_i/clka
    SLICE_X12Y3          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[852]/C
                         clock pessimism             -0.135     8.974                           
                         clock uncertainty           -0.052     8.922                           
    SLICE_X12Y3          FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.046     8.968    pblock_sync_cdc        clk300_to_clk600_ffs_i/expanded_sig1_reg[852]
  -------------------------------------------------------------------
                         required time                          8.968                           
                         arrival time                          -9.227                           
  -------------------------------------------------------------------
                         slack                                 -0.259                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig2_reg[1164]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig3_reg[1164]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.112ns (22.266%)  route 0.391ns (77.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.073ns
    Source Clock Delay      (SCD):    5.808ns
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Net Delay (Source):      3.911ns (routing 2.907ns, distribution 1.004ns)
  Clock Net Delay (Destination): 4.607ns (routing 3.171ns, distribution 1.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     1.858                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.897 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.911     5.808                         clk600_to_clk300_ffs_i/clkb
    SLICE_X28Y16         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[1164]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X28Y16         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     5.920 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[1164]/Q
                         net (fo=1, routed)           0.391     6.311                         clk600_to_clk300_ffs_i/expanded_sig2[1164]
    SLICE_X31Y8          FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig3_reg[1164]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.422                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.466 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        4.607     6.073                         clk600_to_clk300_ffs_i/clkb
    SLICE_X31Y8          FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig3_reg[1164]/C
                         clock pessimism              0.132     6.205                           
    SLICE_X31Y8          FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.101     6.306    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig3_reg[1164]
  -------------------------------------------------------------------
                         required time                         -6.306                           
                         arrival time                           6.311                           
  -------------------------------------------------------------------
                         slack                                  0.005                           

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig2_reg[1226]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig3_reg[1226]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.115ns (22.549%)  route 0.395ns (77.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.067ns
    Source Clock Delay      (SCD):    5.794ns
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Net Delay (Source):      3.897ns (routing 2.907ns, distribution 0.990ns)
  Clock Net Delay (Destination): 4.601ns (routing 3.171ns, distribution 1.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     1.858                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.897 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.897     5.794                         clk600_to_clk300_ffs_i/clkb
    SLICE_X27Y27         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[1226]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X27Y27         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.909 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[1226]/Q
                         net (fo=1, routed)           0.395     6.304                         clk600_to_clk300_ffs_i/expanded_sig2[1226]
    SLICE_X31Y17         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig3_reg[1226]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.422                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.466 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        4.601     6.067                         clk600_to_clk300_ffs_i/clkb
    SLICE_X31Y17         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig3_reg[1226]/C
                         clock pessimism              0.132     6.199                           
    SLICE_X31Y17         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.100     6.299    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig3_reg[1226]
  -------------------------------------------------------------------
                         required time                         -6.299                           
                         arrival time                           6.304                           
  -------------------------------------------------------------------
                         slack                                  0.005                           

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig2_reg[1601]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig3_reg[1601]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.114ns (53.271%)  route 0.100ns (46.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.756ns
    Source Clock Delay      (SCD):    5.794ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Net Delay (Source):      3.897ns (routing 2.907ns, distribution 0.990ns)
  Clock Net Delay (Destination): 4.290ns (routing 3.171ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     1.858                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.897 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.897     5.794                         clk600_to_clk300_ffs_i/clkb
    SLICE_X24Y20         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[1601]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X24Y20         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.114     5.908 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[1601]/Q
                         net (fo=1, routed)           0.100     6.008                         clk600_to_clk300_ffs_i/expanded_sig2[1601]
    SLICE_X23Y20         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig3_reg[1601]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.422                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.466 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        4.290     5.756                         clk600_to_clk300_ffs_i/clkb
    SLICE_X23Y20         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig3_reg[1601]/C
                         clock pessimism              0.135     5.891                           
    SLICE_X23Y20         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.102     5.993    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig3_reg[1601]
  -------------------------------------------------------------------
                         required time                         -5.993                           
                         arrival time                           6.008                           
  -------------------------------------------------------------------
                         slack                                  0.015                           

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig2_reg[1814]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig3_reg[1814]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.115ns (48.936%)  route 0.120ns (51.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.761ns
    Source Clock Delay      (SCD):    5.790ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Net Delay (Source):      3.893ns (routing 2.907ns, distribution 0.986ns)
  Clock Net Delay (Destination): 4.295ns (routing 3.171ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     1.858                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.897 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.893     5.790                         clk600_to_clk300_ffs_i/clkb
    SLICE_X24Y40         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[1814]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X24Y40         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.905 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[1814]/Q
                         net (fo=1, routed)           0.120     6.025                         clk600_to_clk300_ffs_i/expanded_sig2[1814]
    SLICE_X25Y40         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig3_reg[1814]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.422                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.466 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        4.295     5.761                         clk600_to_clk300_ffs_i/clkb
    SLICE_X25Y40         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig3_reg[1814]/C
                         clock pessimism              0.135     5.896                           
    SLICE_X25Y40         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     5.997    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig3_reg[1814]
  -------------------------------------------------------------------
                         required time                         -5.997                           
                         arrival time                           6.025                           
  -------------------------------------------------------------------
                         slack                                  0.028                           

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig2_reg[1547]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig3_reg[1547]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.112ns (47.257%)  route 0.125ns (52.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.753ns
    Source Clock Delay      (SCD):    5.782ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Net Delay (Source):      3.885ns (routing 2.907ns, distribution 0.978ns)
  Clock Net Delay (Destination): 4.287ns (routing 3.171ns, distribution 1.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     1.858                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.897 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.885     5.782                         clk600_to_clk300_ffs_i/clkb
    SLICE_X16Y22         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[1547]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X16Y22         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     5.894 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[1547]/Q
                         net (fo=1, routed)           0.125     6.019                         clk600_to_clk300_ffs_i/expanded_sig2[1547]
    SLICE_X17Y22         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig3_reg[1547]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.422                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.466 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        4.287     5.753                         clk600_to_clk300_ffs_i/clkb
    SLICE_X17Y22         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig3_reg[1547]/C
                         clock pessimism              0.135     5.888                           
    SLICE_X17Y22         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     5.989    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig3_reg[1547]
  -------------------------------------------------------------------
                         required time                         -5.989                           
                         arrival time                           6.019                           
  -------------------------------------------------------------------
                         slack                                  0.030                           

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig2_reg[407]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig3_reg[407]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.112ns (46.090%)  route 0.131ns (53.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.749ns
    Source Clock Delay      (SCD):    5.775ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Net Delay (Source):      3.878ns (routing 2.907ns, distribution 0.971ns)
  Clock Net Delay (Destination): 4.283ns (routing 3.171ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     1.858                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.897 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.878     5.775                         clk600_to_clk300_ffs_i/clkb
    SLICE_X15Y25         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[407]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X15Y25         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.112     5.887 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[407]/Q
                         net (fo=1, routed)           0.131     6.018                         clk600_to_clk300_ffs_i/expanded_sig2[407]
    SLICE_X14Y25         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig3_reg[407]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.422                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.466 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        4.283     5.749                         clk600_to_clk300_ffs_i/clkb
    SLICE_X14Y25         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig3_reg[407]/C
                         clock pessimism              0.135     5.884                           
    SLICE_X14Y25         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     5.987    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig3_reg[407]
  -------------------------------------------------------------------
                         required time                         -5.987                           
                         arrival time                           6.018                           
  -------------------------------------------------------------------
                         slack                                  0.031                           

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig2_reg[1321]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig3_reg[1321]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.111ns (36.274%)  route 0.195ns (63.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.842ns
    Source Clock Delay      (SCD):    5.804ns
    Clock Pessimism Removal (CPR):    -0.132ns
  Clock Net Delay (Source):      3.907ns (routing 2.907ns, distribution 1.000ns)
  Clock Net Delay (Destination): 4.376ns (routing 3.171ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     1.858                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.897 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.907     5.804                         clk600_to_clk300_ffs_i/clkb
    SLICE_X30Y12         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[1321]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X30Y12         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     5.915 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[1321]/Q
                         net (fo=1, routed)           0.195     6.110                         clk600_to_clk300_ffs_i/expanded_sig2[1321]
    SLICE_X31Y12         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig3_reg[1321]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.422                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.466 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        4.376     5.842                         clk600_to_clk300_ffs_i/clkb
    SLICE_X31Y12         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig3_reg[1321]/C
                         clock pessimism              0.132     5.974                           
    SLICE_X31Y12         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     6.076    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig3_reg[1321]
  -------------------------------------------------------------------
                         required time                         -6.076                           
                         arrival time                           6.110                           
  -------------------------------------------------------------------
                         slack                                  0.034                           

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig2_reg[1761]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig3_reg[1761]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.115ns (51.111%)  route 0.110ns (48.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.738ns
    Source Clock Delay      (SCD):    5.785ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Net Delay (Source):      3.888ns (routing 2.907ns, distribution 0.981ns)
  Clock Net Delay (Destination): 4.272ns (routing 3.171ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     1.858                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.897 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.888     5.785                         clk600_to_clk300_ffs_i/clkb
    SLICE_X26Y33         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[1761]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X26Y33         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.900 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[1761]/Q
                         net (fo=1, routed)           0.110     6.010                         clk600_to_clk300_ffs_i/expanded_sig2[1761]
    SLICE_X27Y33         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig3_reg[1761]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.422                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.466 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        4.272     5.738                         clk600_to_clk300_ffs_i/clkb
    SLICE_X27Y33         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig3_reg[1761]/C
                         clock pessimism              0.135     5.873                           
    SLICE_X27Y33         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     5.974    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig3_reg[1761]
  -------------------------------------------------------------------
                         required time                         -5.974                           
                         arrival time                           6.010                           
  -------------------------------------------------------------------
                         slack                                  0.036                           

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig2_reg[1801]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig3_reg[1801]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.115ns (56.373%)  route 0.089ns (43.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.773ns
    Source Clock Delay      (SCD):    5.790ns
    Clock Pessimism Removal (CPR):    -0.078ns
  Clock Net Delay (Source):      3.893ns (routing 2.907ns, distribution 0.986ns)
  Clock Net Delay (Destination): 4.307ns (routing 3.171ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     1.858                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.897 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.893     5.790                         clk600_to_clk300_ffs_i/clkb
    SLICE_X23Y39         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[1801]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X23Y39         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.905 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[1801]/Q
                         net (fo=1, routed)           0.089     5.994                         clk600_to_clk300_ffs_i/expanded_sig2[1801]
    SLICE_X23Y40         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig3_reg[1801]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.422                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.466 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        4.307     5.773                         clk600_to_clk300_ffs_i/clkb
    SLICE_X23Y40         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig3_reg[1801]/C
                         clock pessimism              0.078     5.851                           
    SLICE_X23Y40         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     5.954    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig3_reg[1801]
  -------------------------------------------------------------------
                         required time                         -5.954                           
                         arrival time                           5.994                           
  -------------------------------------------------------------------
                         slack                                  0.040                           

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig2_reg[429]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig3_reg[429]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.114ns (51.584%)  route 0.107ns (48.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.719ns
    Source Clock Delay      (SCD):    5.775ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Net Delay (Source):      3.878ns (routing 2.907ns, distribution 0.971ns)
  Clock Net Delay (Destination): 4.253ns (routing 3.171ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     1.858                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.897 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.878     5.775                         clk600_to_clk300_ffs_i/clkb
    SLICE_X21Y30         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[429]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X21Y30         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.114     5.889 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[429]/Q
                         net (fo=1, routed)           0.107     5.996                         clk600_to_clk300_ffs_i/expanded_sig2[429]
    SLICE_X20Y30         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig3_reg[429]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.422                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.466 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        4.253     5.719                         clk600_to_clk300_ffs_i/clkb
    SLICE_X20Y30         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig3_reg[429]/C
                         clock pessimism              0.135     5.854                           
    SLICE_X20Y30         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.101     5.955    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig3_reg[429]
  -------------------------------------------------------------------
                         required time                         -5.955                           
                         arrival time                           5.996                           
  -------------------------------------------------------------------
                         slack                                  0.041                           





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_300_clk_wiz_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { mmcm_inst/MMCME4_ADV_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SRL16E/CLK          n/a            1.524         3.333       1.809      SLICE_X17Y18   clk600_to_clk300_ffs_i/bit_reducer_i/data_out_i_reg_srl2/CLK
Min Period        n/a     BUFGCE/I            n/a            1.379         3.333       1.954      BUFGCE_X1Y102  mmcm_inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         3.333       2.262      MMCM_X1Y4      mmcm_inst/MMCME4_ADV_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783      SLICE_X14Y19   data_in_300_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783      SLICE_X7Y29    data_in_300_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783      SLICE_X7Y20    data_in_300_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783      SLICE_X17Y18   data_out_300_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783      SLICE_X5Y20    clk300_to_clk600_ffs_i/a1_2r_reg_fret/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783      SLICE_X10Y16   clk300_to_clk600_ffs_i/a1_2r_reg_fret_replica/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783      SLICE_X7Y20    clk300_to_clk600_ffs_i/a1_2r_reg_fret_replica_1/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         1.667       0.905      SLICE_X17Y18   clk600_to_clk300_ffs_i/bit_reducer_i/data_out_i_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         1.667       0.905      SLICE_X17Y18   clk600_to_clk300_ffs_i/bit_reducer_i/data_out_i_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X14Y19   data_in_300_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X14Y19   data_in_300_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X7Y29    data_in_300_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X7Y29    data_in_300_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X7Y20    data_in_300_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X7Y20    data_in_300_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X17Y18   data_out_300_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X17Y18   data_out_300_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         1.667       0.905      SLICE_X17Y18   clk600_to_clk300_ffs_i/bit_reducer_i/data_out_i_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         1.667       0.905      SLICE_X17Y18   clk600_to_clk300_ffs_i/bit_reducer_i/data_out_i_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X14Y19   data_in_300_i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X14Y19   data_in_300_i_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X7Y29    data_in_300_i_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X7Y29    data_in_300_i_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X7Y20    data_in_300_i_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X7Y20    data_in_300_i_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X17Y18   data_out_300_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392      SLICE_X17Y18   data_out_300_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_600_clk_wiz_0
  To Clock:  clk_600_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 data_in_600_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig1_reg[1342]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.114ns (6.954%)  route 1.525ns (93.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.239ns = ( 6.906 - 1.667 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    -0.157ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.636ns (routing 1.694ns, distribution 1.942ns)
  Clock Net Delay (Destination): 3.346ns (routing 1.556ns, distribution 1.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.636     5.096                         clk_600
    SLICE_X24Y27         FDRE                                         r                       data_in_600_i_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X24Y27         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.210 r                       data_in_600_i_reg[0]/Q
                         net (fo=2001, routed)        1.525     6.736                         clk600_to_clk300_ffs_i/expanded_sig0[1342]
    SLICE_X24Y6          FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[1342]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r                       
    AP9                                               0.000     1.667 r                       clkin (IN)
                         net (fo=0)                   0.000     1.667                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.346     6.906                         clk600_to_clk300_ffs_i/clka
    SLICE_X24Y6          FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[1342]/C
                         clock pessimism             -0.157     6.748                           
                         clock uncertainty           -0.049     6.699                           
    SLICE_X24Y6          FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043     6.742    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig1_reg[1342]
  -------------------------------------------------------------------
                         required time                          6.742                           
                         arrival time                          -6.736                           
  -------------------------------------------------------------------
                         slack                                  0.007                           

Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 data_in_600_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig1_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.114ns (7.224%)  route 1.464ns (92.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 6.899 - 1.667 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    -0.214ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.636ns (routing 1.694ns, distribution 1.942ns)
  Clock Net Delay (Destination): 3.339ns (routing 1.556ns, distribution 1.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.636     5.096                         clk_600
    SLICE_X24Y27         FDRE                                         r                       data_in_600_i_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X24Y27         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.210 r                       data_in_600_i_reg[0]/Q
                         net (fo=2001, routed)        1.464     6.674                         clk600_to_clk300_ffs_i/expanded_sig0[54]
    SLICE_X23Y43         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[54]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r                       
    AP9                                               0.000     1.667 r                       clkin (IN)
                         net (fo=0)                   0.000     1.667                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.339     6.899                         clk600_to_clk300_ffs_i/clka
    SLICE_X23Y43         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[54]/C
                         clock pessimism             -0.214     6.685                           
                         clock uncertainty           -0.049     6.636                           
    SLICE_X23Y43         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.046     6.682    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig1_reg[54]
  -------------------------------------------------------------------
                         required time                          6.682                           
                         arrival time                          -6.674                           
  -------------------------------------------------------------------
                         slack                                  0.007                           

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 data_in_600_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig1_reg[215]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.114ns (7.210%)  route 1.467ns (92.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.237ns = ( 6.904 - 1.667 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    -0.214ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.636ns (routing 1.694ns, distribution 1.942ns)
  Clock Net Delay (Destination): 3.344ns (routing 1.556ns, distribution 1.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.636     5.096                         clk_600
    SLICE_X24Y27         FDRE                                         r                       data_in_600_i_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X24Y27         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.210 r                       data_in_600_i_reg[0]/Q
                         net (fo=2001, routed)        1.467     6.677                         clk600_to_clk300_ffs_i/expanded_sig0[215]
    SLICE_X21Y41         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[215]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r                       
    AP9                                               0.000     1.667 r                       clkin (IN)
                         net (fo=0)                   0.000     1.667                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.344     6.904                         clk600_to_clk300_ffs_i/clka
    SLICE_X21Y41         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[215]/C
                         clock pessimism             -0.214     6.690                           
                         clock uncertainty           -0.049     6.641                           
    SLICE_X21Y41         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.045     6.686    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig1_reg[215]
  -------------------------------------------------------------------
                         required time                          6.686                           
                         arrival time                          -6.677                           
  -------------------------------------------------------------------
                         slack                                  0.008                           

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 data_in_600_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig1_reg[820]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.114ns (7.090%)  route 1.494ns (92.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns = ( 6.933 - 1.667 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    -0.214ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.636ns (routing 1.694ns, distribution 1.942ns)
  Clock Net Delay (Destination): 3.373ns (routing 1.556ns, distribution 1.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.636     5.096                         clk_600
    SLICE_X24Y27         FDRE                                         r                       data_in_600_i_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X24Y27         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.210 r                       data_in_600_i_reg[0]/Q
                         net (fo=2001, routed)        1.494     6.704                         clk600_to_clk300_ffs_i/expanded_sig0[820]
    SLICE_X16Y18         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[820]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r                       
    AP9                                               0.000     1.667 r                       clkin (IN)
                         net (fo=0)                   0.000     1.667                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.373     6.933                         clk600_to_clk300_ffs_i/clka
    SLICE_X16Y18         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[820]/C
                         clock pessimism             -0.214     6.719                           
                         clock uncertainty           -0.049     6.670                           
    SLICE_X16Y18         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043     6.713    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig1_reg[820]
  -------------------------------------------------------------------
                         required time                          6.713                           
                         arrival time                          -6.704                           
  -------------------------------------------------------------------
                         slack                                  0.008                           

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 data_in_600_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig1_reg[1340]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.637ns  (logic 0.114ns (6.962%)  route 1.523ns (93.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.239ns = ( 6.906 - 1.667 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    -0.157ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.636ns (routing 1.694ns, distribution 1.942ns)
  Clock Net Delay (Destination): 3.346ns (routing 1.556ns, distribution 1.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.636     5.096                         clk_600
    SLICE_X24Y27         FDRE                                         r                       data_in_600_i_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X24Y27         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.210 r                       data_in_600_i_reg[0]/Q
                         net (fo=2001, routed)        1.523     6.734                         clk600_to_clk300_ffs_i/expanded_sig0[1340]
    SLICE_X24Y6          FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[1340]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r                       
    AP9                                               0.000     1.667 r                       clkin (IN)
                         net (fo=0)                   0.000     1.667                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.346     6.906                         clk600_to_clk300_ffs_i/clka
    SLICE_X24Y6          FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[1340]/C
                         clock pessimism             -0.157     6.748                           
                         clock uncertainty           -0.049     6.699                           
    SLICE_X24Y6          FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044     6.743    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig1_reg[1340]
  -------------------------------------------------------------------
                         required time                          6.743                           
                         arrival time                          -6.734                           
  -------------------------------------------------------------------
                         slack                                  0.010                           

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 data_in_600_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig1_reg[1145]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.114ns (7.320%)  route 1.443ns (92.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns = ( 6.892 - 1.667 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    -0.214ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.636ns (routing 1.694ns, distribution 1.942ns)
  Clock Net Delay (Destination): 3.332ns (routing 1.556ns, distribution 1.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.636     5.096                         clk_600
    SLICE_X24Y27         FDRE                                         r                       data_in_600_i_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X24Y27         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.210 r                       data_in_600_i_reg[0]/Q
                         net (fo=2001, routed)        1.443     6.654                         clk600_to_clk300_ffs_i/expanded_sig0[1145]
    SLICE_X26Y18         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[1145]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r                       
    AP9                                               0.000     1.667 r                       clkin (IN)
                         net (fo=0)                   0.000     1.667                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.332     6.892                         clk600_to_clk300_ffs_i/clka
    SLICE_X26Y18         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[1145]/C
                         clock pessimism             -0.214     6.678                           
                         clock uncertainty           -0.049     6.629                           
    SLICE_X26Y18         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.046     6.675    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig1_reg[1145]
  -------------------------------------------------------------------
                         required time                          6.675                           
                         arrival time                          -6.654                           
  -------------------------------------------------------------------
                         slack                                  0.021                           

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 data_in_600_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig1_reg[1100]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.114ns (7.451%)  route 1.416ns (92.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 6.868 - 1.667 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    -0.214ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.636ns (routing 1.694ns, distribution 1.942ns)
  Clock Net Delay (Destination): 3.308ns (routing 1.556ns, distribution 1.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.636     5.096                         clk_600
    SLICE_X24Y27         FDRE                                         r                       data_in_600_i_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X24Y27         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.210 r                       data_in_600_i_reg[0]/Q
                         net (fo=2001, routed)        1.416     6.626                         clk600_to_clk300_ffs_i/expanded_sig0[1100]
    SLICE_X29Y22         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[1100]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r                       
    AP9                                               0.000     1.667 r                       clkin (IN)
                         net (fo=0)                   0.000     1.667                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.308     6.868                         clk600_to_clk300_ffs_i/clka
    SLICE_X29Y22         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[1100]/C
                         clock pessimism             -0.214     6.654                           
                         clock uncertainty           -0.049     6.605                           
    SLICE_X29Y22         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044     6.649    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig1_reg[1100]
  -------------------------------------------------------------------
                         required time                          6.649                           
                         arrival time                          -6.626                           
  -------------------------------------------------------------------
                         slack                                  0.023                           

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 data_in_600_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig1_reg[1104]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.114ns (7.451%)  route 1.416ns (92.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 6.868 - 1.667 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    -0.214ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.636ns (routing 1.694ns, distribution 1.942ns)
  Clock Net Delay (Destination): 3.308ns (routing 1.556ns, distribution 1.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.636     5.096                         clk_600
    SLICE_X24Y27         FDRE                                         r                       data_in_600_i_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X24Y27         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.210 r                       data_in_600_i_reg[0]/Q
                         net (fo=2001, routed)        1.416     6.626                         clk600_to_clk300_ffs_i/expanded_sig0[1104]
    SLICE_X29Y22         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[1104]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r                       
    AP9                                               0.000     1.667 r                       clkin (IN)
                         net (fo=0)                   0.000     1.667                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.308     6.868                         clk600_to_clk300_ffs_i/clka
    SLICE_X29Y22         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[1104]/C
                         clock pessimism             -0.214     6.654                           
                         clock uncertainty           -0.049     6.605                           
    SLICE_X29Y22         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044     6.649    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig1_reg[1104]
  -------------------------------------------------------------------
                         required time                          6.649                           
                         arrival time                          -6.626                           
  -------------------------------------------------------------------
                         slack                                  0.023                           

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 data_in_600_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig1_reg[1142]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.114ns (7.330%)  route 1.441ns (92.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns = ( 6.892 - 1.667 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    -0.214ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.636ns (routing 1.694ns, distribution 1.942ns)
  Clock Net Delay (Destination): 3.332ns (routing 1.556ns, distribution 1.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.636     5.096                         clk_600
    SLICE_X24Y27         FDRE                                         r                       data_in_600_i_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X24Y27         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.210 r                       data_in_600_i_reg[0]/Q
                         net (fo=2001, routed)        1.441     6.652                         clk600_to_clk300_ffs_i/expanded_sig0[1142]
    SLICE_X26Y18         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[1142]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r                       
    AP9                                               0.000     1.667 r                       clkin (IN)
                         net (fo=0)                   0.000     1.667                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.332     6.892                         clk600_to_clk300_ffs_i/clka
    SLICE_X26Y18         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[1142]/C
                         clock pessimism             -0.214     6.678                           
                         clock uncertainty           -0.049     6.629                           
    SLICE_X26Y18         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.046     6.675    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig1_reg[1142]
  -------------------------------------------------------------------
                         required time                          6.675                           
                         arrival time                          -6.652                           
  -------------------------------------------------------------------
                         slack                                  0.023                           

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 data_in_600_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig1_reg[1146]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.114ns (7.330%)  route 1.441ns (92.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns = ( 6.892 - 1.667 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    -0.214ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.636ns (routing 1.694ns, distribution 1.942ns)
  Clock Net Delay (Destination): 3.332ns (routing 1.556ns, distribution 1.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.636     5.096                         clk_600
    SLICE_X24Y27         FDRE                                         r                       data_in_600_i_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X24Y27         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.210 r                       data_in_600_i_reg[0]/Q
                         net (fo=2001, routed)        1.441     6.652                         clk600_to_clk300_ffs_i/expanded_sig0[1146]
    SLICE_X26Y18         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[1146]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r                       
    AP9                                               0.000     1.667 r                       clkin (IN)
                         net (fo=0)                   0.000     1.667                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.332     6.892                         clk600_to_clk300_ffs_i/clka
    SLICE_X26Y18         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[1146]/C
                         clock pessimism             -0.214     6.678                           
                         clock uncertainty           -0.049     6.629                           
    SLICE_X26Y18         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.046     6.675    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig1_reg[1146]
  -------------------------------------------------------------------
                         required time                          6.675                           
                         arrival time                          -6.652                           
  -------------------------------------------------------------------
                         slack                                  0.023                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig3_reg[463]_fret_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk300_to_clk600_ffs_i/bit_reducer_i/tmp_r_reg_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.112ns (53.588%)  route 0.097ns (46.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.233ns
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    -0.142ns
  Clock Net Delay (Source):      3.439ns (routing 1.556ns, distribution 1.883ns)
  Clock Net Delay (Destination): 3.772ns (routing 1.694ns, distribution 2.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.546 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.854                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.893 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.439     5.333                         clk300_to_clk600_ffs_i/clkb
    SLICE_X4Y12          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig3_reg[463]_fret_fret_fret/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X4Y12          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     5.445 r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig3_reg[463]_fret_fret_fret/Q
                         net (fo=1, routed)           0.097     5.542                         clk300_to_clk600_ffs_i/bit_reducer_i/tmp_r_reg_bret__0_0
    SLICE_X4Y12          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/bit_reducer_i/tmp_r_reg_bret__0/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.772     5.233                         clk300_to_clk600_ffs_i/bit_reducer_i/clkb
    SLICE_X4Y12          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/bit_reducer_i/tmp_r_reg_bret__0/C
                         clock pessimism              0.142     5.375                           
    SLICE_X4Y12          FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.101     5.476    pblock_sync_cdc        clk300_to_clk600_ffs_i/bit_reducer_i/tmp_r_reg_bret__0
  -------------------------------------------------------------------
                         required time                         -5.476                           
                         arrival time                           5.542                           
  -------------------------------------------------------------------
                         slack                                  0.066                           

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 data_in_600_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.112ns (41.786%)  route 0.156ns (58.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.103ns
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    -0.214ns
  Clock Net Delay (Source):      3.329ns (routing 1.556ns, distribution 1.773ns)
  Clock Net Delay (Destination): 3.643ns (routing 1.694ns, distribution 1.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.546 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.854                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.893 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.329     5.222                         clk_600
    SLICE_X24Y27         FDRE                                         r                       data_in_600_i_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X24Y27         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     5.334 r                       data_in_600_i_reg[0]/Q
                         net (fo=2001, routed)        0.156     5.490                         clk600_to_clk300_ffs_i/expanded_sig0[2]
    SLICE_X25Y27         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.643     5.103                         clk600_to_clk300_ffs_i/clka
    SLICE_X25Y27         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[2]/C
                         clock pessimism              0.214     5.317                           
    SLICE_X25Y27         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     5.419    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig1_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.419                           
                         arrival time                           5.490                           
  -------------------------------------------------------------------
                         slack                                  0.071                           

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 clk300_to_clk600_ffs_i/a_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk300_to_clk600_ffs_i/a_r2_reg_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.112ns (50.307%)  route 0.111ns (49.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.168ns
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    -0.154ns
  Clock Net Delay (Source):      3.389ns (routing 1.556ns, distribution 1.833ns)
  Clock Net Delay (Destination): 3.708ns (routing 1.694ns, distribution 2.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.546 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.854                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.893 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.389     5.282                         clk300_to_clk600_ffs_i/clkb
    SLICE_X14Y19         FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/a_r_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X14Y19         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.112     5.394 r  pblock_sync_cdc      clk300_to_clk600_ffs_i/a_r_reg/Q
                         net (fo=12, routed)          0.111     5.505                         clk300_to_clk600_ffs_i/a_r
    SLICE_X14Y20         FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/a_r2_reg_replica_7/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.708     5.168                         clk300_to_clk600_ffs_i/clkb
    SLICE_X14Y20         FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/a_r2_reg_replica_7/C
                         clock pessimism              0.154     5.322                           
    SLICE_X14Y20         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     5.423    pblock_sync_cdc        clk300_to_clk600_ffs_i/a_r2_reg_replica_7
  -------------------------------------------------------------------
                         required time                         -5.423                           
                         arrival time                           5.505                           
  -------------------------------------------------------------------
                         slack                                  0.082                           

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 data_in_600_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.112ns (55.753%)  route 0.089ns (44.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.096ns
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    -0.138ns
  Clock Net Delay (Source):      3.329ns (routing 1.556ns, distribution 1.773ns)
  Clock Net Delay (Destination): 3.636ns (routing 1.694ns, distribution 1.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.546 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.854                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.893 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.329     5.222                         clk_600
    SLICE_X24Y27         FDRE                                         r                       data_in_600_i_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X24Y27         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     5.334 r                       data_in_600_i_reg[0]/Q
                         net (fo=2001, routed)        0.089     5.423                         clk600_to_clk300_ffs_i/expanded_sig0[11]
    SLICE_X24Y27         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.636     5.096                         clk600_to_clk300_ffs_i/clka
    SLICE_X24Y27         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[11]/C
                         clock pessimism              0.138     5.234                           
    SLICE_X24Y27         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     5.337    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig1_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.337                           
                         arrival time                           5.423                           
  -------------------------------------------------------------------
                         slack                                  0.086                           

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 data_in_600_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/a1_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.082ns (59.854%)  route 0.055ns (40.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.142ns
    Source Clock Delay      (SCD):    3.297ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      2.052ns (routing 0.951ns, distribution 1.101ns)
  Clock Net Delay (Destination): 2.220ns (routing 1.041ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.205     0.476                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.042 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.222                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.245 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        2.052     3.297                         clk_600
    SLICE_X22Y21         FDRE                                         r                       data_in_600_i_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X22Y21         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     3.379 r                       data_in_600_i_reg[1]/Q
                         net (fo=1, routed)           0.055     3.434                         clk600_to_clk300_ffs_i/a1
    SLICE_X22Y21         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/a1_r_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.457     0.457 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.457                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.457 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.771                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.692 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.204     0.896                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.922 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        2.220     3.142                         clk600_to_clk300_ffs_i/clka
    SLICE_X22Y21         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/a1_r_reg/C
                         clock pessimism              0.161     3.304                           
    SLICE_X22Y21         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.044     3.348    pblock_sync_cdc        clk600_to_clk300_ffs_i/a1_r_reg
  -------------------------------------------------------------------
                         required time                         -3.348                           
                         arrival time                           3.434                           
  -------------------------------------------------------------------
                         slack                                  0.086                           

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig3_reg[247]_fret_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk300_to_clk600_ffs_i/bit_reducer_i/tmp_r_reg_bret/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.112ns (34.783%)  route 0.210ns (65.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.233ns
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Net Delay (Source):      3.427ns (routing 1.556ns, distribution 1.871ns)
  Clock Net Delay (Destination): 3.772ns (routing 1.694ns, distribution 2.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.546 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.854                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.893 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.427     5.320                         clk300_to_clk600_ffs_i/clkb
    SLICE_X3Y9           FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig3_reg[247]_fret_fret_fret/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y9           FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     5.432 r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig3_reg[247]_fret_fret_fret/Q
                         net (fo=1, routed)           0.210     5.642                         clk300_to_clk600_ffs_i/bit_reducer_i/tmp_r_reg_bret_0
    SLICE_X4Y12          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/bit_reducer_i/tmp_r_reg_bret/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.772     5.233                         clk300_to_clk600_ffs_i/bit_reducer_i/clkb
    SLICE_X4Y12          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/bit_reducer_i/tmp_r_reg_bret/C
                         clock pessimism              0.215     5.448                           
    SLICE_X4Y12          FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     5.550    pblock_sync_cdc        clk300_to_clk600_ffs_i/bit_reducer_i/tmp_r_reg_bret
  -------------------------------------------------------------------
                         required time                         -5.550                           
                         arrival time                           5.642                           
  -------------------------------------------------------------------
                         slack                                  0.093                           

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 data_in_600_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.112ns (39.206%)  route 0.174ns (60.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.097ns
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    -0.214ns
  Clock Net Delay (Source):      3.329ns (routing 1.556ns, distribution 1.773ns)
  Clock Net Delay (Destination): 3.637ns (routing 1.694ns, distribution 1.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.546 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.854                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.893 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.329     5.222                         clk_600
    SLICE_X24Y27         FDRE                                         r                       data_in_600_i_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X24Y27         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     5.334 r                       data_in_600_i_reg[0]/Q
                         net (fo=2001, routed)        0.174     5.508                         clk600_to_clk300_ffs_i/expanded_sig0[30]
    SLICE_X26Y27         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[30]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.637     5.097                         clk600_to_clk300_ffs_i/clka
    SLICE_X26Y27         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[30]/C
                         clock pessimism              0.214     5.311                           
    SLICE_X26Y27         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     5.414    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig1_reg[30]
  -------------------------------------------------------------------
                         required time                         -5.414                           
                         arrival time                           5.508                           
  -------------------------------------------------------------------
                         slack                                  0.093                           

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 data_in_600_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.112ns (53.876%)  route 0.096ns (46.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.096ns
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    -0.138ns
  Clock Net Delay (Source):      3.329ns (routing 1.556ns, distribution 1.773ns)
  Clock Net Delay (Destination): 3.636ns (routing 1.694ns, distribution 1.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.546 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.854                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.893 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.329     5.222                         clk_600
    SLICE_X24Y27         FDRE                                         r                       data_in_600_i_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X24Y27         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     5.334 r                       data_in_600_i_reg[0]/Q
                         net (fo=2001, routed)        0.096     5.430                         clk600_to_clk300_ffs_i/expanded_sig0[12]
    SLICE_X24Y27         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.636     5.096                         clk600_to_clk300_ffs_i/clka
    SLICE_X24Y27         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[12]/C
                         clock pessimism              0.138     5.234                           
    SLICE_X24Y27         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     5.336    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig1_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.336                           
                         arrival time                           5.430                           
  -------------------------------------------------------------------
                         slack                                  0.094                           

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mmcm_inst/locked_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            mmcm_inst/locked_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.084ns (56.757%)  route 0.064ns (43.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    3.261ns
    Clock Pessimism Removal (CPR):    -0.156ns
  Clock Net Delay (Source):      2.016ns (routing 0.951ns, distribution 1.065ns)
  Clock Net Delay (Destination): 2.189ns (routing 1.041ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.205     0.476    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.042 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.222    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.245 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        2.016     3.261    mmcm_inst/clk_600_i
    SLICE_X112Y285       FDRE                                         r  mmcm_inst/locked_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y285       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.345 r  mmcm_inst/locked_i_reg/Q
                         net (fo=1, routed)           0.064     3.409    mmcm_inst/locked_i
    SLICE_X112Y285       FDRE                                         r  mmcm_inst/locked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.457     0.457 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.457    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.457 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.771    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.692 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.204     0.896    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.922 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        2.189     3.111    mmcm_inst/clk_600_i
    SLICE_X112Y285       FDRE                                         r  mmcm_inst/locked_reg/C
                         clock pessimism              0.156     3.267    
    SLICE_X112Y285       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.045     3.312    mmcm_inst/locked_reg
  -------------------------------------------------------------------
                         required time                         -3.312    
                         arrival time                           3.409    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig3_reg[1999]_fret_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk300_to_clk600_ffs_i/bit_reducer_i/tmp_r_reg_bret__3_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.112ns (35.556%)  route 0.203ns (64.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.206ns
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Net Delay (Source):      3.423ns (routing 1.556ns, distribution 1.867ns)
  Clock Net Delay (Destination): 3.746ns (routing 1.694ns, distribution 2.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.546 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.854                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.893 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.423     5.316                         clk300_to_clk600_ffs_i/clkb
    SLICE_X11Y14         FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig3_reg[1999]_fret_fret_fret/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X11Y14         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     5.428 r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig3_reg[1999]_fret_fret_fret/Q
                         net (fo=1, routed)           0.203     5.631                         clk300_to_clk600_ffs_i/bit_reducer_i/tmp_r_reg_bret__3_bret__3_0
    SLICE_X9Y16          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/bit_reducer_i/tmp_r_reg_bret__3_bret__3/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.746     5.206                         clk300_to_clk600_ffs_i/bit_reducer_i/clkb
    SLICE_X9Y16          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/bit_reducer_i/tmp_r_reg_bret__3_bret__3/C
                         clock pessimism              0.215     5.421                           
    SLICE_X9Y16          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     5.522    pblock_sync_cdc        clk300_to_clk600_ffs_i/bit_reducer_i/tmp_r_reg_bret__3_bret__3
  -------------------------------------------------------------------
                         required time                         -5.522                           
                         arrival time                           5.631                           
  -------------------------------------------------------------------
                         slack                                  0.109                           





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_600_clk_wiz_0
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { mmcm_inst/MMCME4_ADV_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.379         1.667       0.288      BUFGCE_X1Y113  mmcm_inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         1.667       0.596      MMCM_X1Y4      mmcm_inst/MMCME4_ADV_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         1.667       1.117      SLICE_X24Y27   data_in_600_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         1.667       1.117      SLICE_X22Y21   data_in_600_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         1.667       1.117      SLICE_X22Y21   data_in_600_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         1.667       1.117      SLICE_X4Y12    data_out_600_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         1.667       1.117      SLICE_X11Y10   clk300_to_clk600_ffs_i/a_r2_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         1.667       1.117      SLICE_X13Y22   clk300_to_clk600_ffs_i/a_r2_reg_replica/C
Min Period        n/a     FDRE/C              n/a            0.550         1.667       1.117      SLICE_X14Y15   clk300_to_clk600_ffs_i/a_r2_reg_replica_1/C
Min Period        n/a     FDRE/C              n/a            0.550         1.667       1.117      SLICE_X14Y16   clk300_to_clk600_ffs_i/a_r2_reg_replica_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X24Y27   data_in_600_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X24Y27   data_in_600_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X22Y21   data_in_600_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X22Y21   data_in_600_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X22Y21   data_in_600_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X22Y21   data_in_600_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X4Y12    data_out_600_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X4Y12    data_out_600_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X11Y10   clk300_to_clk600_ffs_i/a_r2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X11Y10   clk300_to_clk600_ffs_i/a_r2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X24Y27   data_in_600_i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X24Y27   data_in_600_i_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X22Y21   data_in_600_i_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X22Y21   data_in_600_i_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X22Y21   data_in_600_i_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X22Y21   data_in_600_i_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X4Y12    data_out_600_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X4Y12    data_out_600_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X11Y10   clk300_to_clk600_ffs_i/a_r2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         0.833       0.558      SLICE_X11Y10   clk300_to_clk600_ffs_i/a_r2_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_600_clk_wiz_0
  To Clock:  clk_300_clk_wiz_0

Setup :         2001  Failing Endpoints,  Worst Slack       -1.523ns,  Total Violation    -2128.006ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.523ns  (required time - arrival time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[1224]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[1224]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_600_clk_wiz_0 rise@1.667ns)
  Data Path Delay:        3.656ns  (logic 0.116ns (3.173%)  route 3.540ns (96.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.144ns = ( 9.477 - 3.333 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 6.739 - 1.667 ) 
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.612ns (routing 1.694ns, distribution 1.918ns)
  Clock Net Delay (Destination): 4.247ns (routing 2.907ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r                       
    AP9                                               0.000     1.667 r                       clkin (IN)
                         net (fo=0)                   0.000     1.667                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     2.304 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.304                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.304 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     2.837                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.734 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     3.083                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.127 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.612     6.739                         clk600_to_clk300_ffs_i/clka
    SLICE_X29Y17         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[1224]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X29Y17         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     6.855 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[1224]/Q
                         net (fo=1, routed)           3.540    10.395                         clk600_to_clk300_ffs_i/expanded_sig1[1224]
    SLICE_X29Y17         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[1224]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r                       
    AP9                                               0.000     3.333 r                       clkin (IN)
                         net (fo=0)                   0.000     3.333                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     5.191                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.230 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        4.247     9.477                         clk600_to_clk300_ffs_i/clkb
    SLICE_X29Y17         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[1224]/C
                         clock pessimism             -0.479     8.999                           
                         clock uncertainty           -0.172     8.826                           
    SLICE_X29Y17         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.046     8.872    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig2_reg[1224]
  -------------------------------------------------------------------
                         required time                          8.872                           
                         arrival time                         -10.395                           
  -------------------------------------------------------------------
                         slack                                 -1.523                           

Slack (VIOLATED) :        -1.522ns  (required time - arrival time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[1674]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[1674]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_600_clk_wiz_0 rise@1.667ns)
  Data Path Delay:        3.360ns  (logic 0.116ns (3.452%)  route 3.244ns (96.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.880ns = ( 9.213 - 3.333 ) 
    Source Clock Delay      (SCD):    5.102ns = ( 6.769 - 1.667 ) 
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.642ns (routing 1.694ns, distribution 1.948ns)
  Clock Net Delay (Destination): 3.983ns (routing 2.907ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r                       
    AP9                                               0.000     1.667 r                       clkin (IN)
                         net (fo=0)                   0.000     1.667                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     2.304 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.304                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.304 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     2.837                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.734 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     3.083                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.127 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.642     6.769                         clk600_to_clk300_ffs_i/clka
    SLICE_X24Y22         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[1674]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X24Y22         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.116     6.885 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[1674]/Q
                         net (fo=1, routed)           3.244    10.129                         clk600_to_clk300_ffs_i/expanded_sig1[1674]
    SLICE_X24Y22         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[1674]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r                       
    AP9                                               0.000     3.333 r                       clkin (IN)
                         net (fo=0)                   0.000     3.333                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     5.191                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.230 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.983     9.213                         clk600_to_clk300_ffs_i/clkb
    SLICE_X24Y22         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[1674]/C
                         clock pessimism             -0.479     8.735                           
                         clock uncertainty           -0.172     8.562                           
    SLICE_X24Y22         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.045     8.607    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig2_reg[1674]
  -------------------------------------------------------------------
                         required time                          8.607                           
                         arrival time                         -10.129                           
  -------------------------------------------------------------------
                         slack                                 -1.522                           

Slack (VIOLATED) :        -1.521ns  (required time - arrival time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[500]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[500]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_600_clk_wiz_0 rise@1.667ns)
  Data Path Delay:        3.265ns  (logic 0.113ns (3.461%)  route 3.152ns (96.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 9.131 - 3.333 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 6.781 - 1.667 ) 
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.654ns (routing 1.694ns, distribution 1.960ns)
  Clock Net Delay (Destination): 3.900ns (routing 2.907ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r                       
    AP9                                               0.000     1.667 r                       clkin (IN)
                         net (fo=0)                   0.000     1.667                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     2.304 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.304                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.304 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     2.837                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.734 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     3.083                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.127 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.654     6.781                         clk600_to_clk300_ffs_i/clka
    SLICE_X23Y25         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[500]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X23Y25         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     6.894 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[500]/Q
                         net (fo=1, routed)           3.152    10.046                         clk600_to_clk300_ffs_i/expanded_sig1[500]
    SLICE_X23Y26         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[500]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r                       
    AP9                                               0.000     3.333 r                       clkin (IN)
                         net (fo=0)                   0.000     3.333                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     5.191                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.230 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.900     9.131                         clk600_to_clk300_ffs_i/clkb
    SLICE_X23Y26         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[500]/C
                         clock pessimism             -0.479     8.652                           
                         clock uncertainty           -0.172     8.479                           
    SLICE_X23Y26         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.046     8.525    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig2_reg[500]
  -------------------------------------------------------------------
                         required time                          8.525                           
                         arrival time                         -10.046                           
  -------------------------------------------------------------------
                         slack                                 -1.521                           

Slack (VIOLATED) :        -1.521ns  (required time - arrival time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[681]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[681]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_600_clk_wiz_0 rise@1.667ns)
  Data Path Delay:        3.219ns  (logic 0.115ns (3.573%)  route 3.104ns (96.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.782ns = ( 9.115 - 3.333 ) 
    Source Clock Delay      (SCD):    5.145ns = ( 6.812 - 1.667 ) 
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.685ns (routing 1.694ns, distribution 1.991ns)
  Clock Net Delay (Destination): 3.885ns (routing 2.907ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r                       
    AP9                                               0.000     1.667 r                       clkin (IN)
                         net (fo=0)                   0.000     1.667                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     2.304 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.304                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.304 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     2.837                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.734 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     3.083                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.127 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.685     6.812                         clk600_to_clk300_ffs_i/clka
    SLICE_X15Y14         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[681]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X15Y14         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     6.927 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[681]/Q
                         net (fo=1, routed)           3.104    10.031                         clk600_to_clk300_ffs_i/expanded_sig1[681]
    SLICE_X15Y14         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[681]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r                       
    AP9                                               0.000     3.333 r                       clkin (IN)
                         net (fo=0)                   0.000     3.333                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     5.191                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.230 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.885     9.115                         clk600_to_clk300_ffs_i/clkb
    SLICE_X15Y14         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[681]/C
                         clock pessimism             -0.479     8.637                           
                         clock uncertainty           -0.172     8.464                           
    SLICE_X15Y14         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.046     8.510    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig2_reg[681]
  -------------------------------------------------------------------
                         required time                          8.510                           
                         arrival time                         -10.031                           
  -------------------------------------------------------------------
                         slack                                 -1.521                           

Slack (VIOLATED) :        -1.518ns  (required time - arrival time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[1953]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[1953]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_600_clk_wiz_0 rise@1.667ns)
  Data Path Delay:        3.280ns  (logic 0.112ns (3.415%)  route 3.168ns (96.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.788ns = ( 9.121 - 3.333 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 6.751 - 1.667 ) 
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.624ns (routing 1.694ns, distribution 1.930ns)
  Clock Net Delay (Destination): 3.891ns (routing 2.907ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r                       
    AP9                                               0.000     1.667 r                       clkin (IN)
                         net (fo=0)                   0.000     1.667                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     2.304 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.304                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.304 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     2.837                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.734 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     3.083                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.127 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.624     6.751                         clk600_to_clk300_ffs_i/clka
    SLICE_X25Y37         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[1953]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X25Y37         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     6.863 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[1953]/Q
                         net (fo=1, routed)           3.168    10.031                         clk600_to_clk300_ffs_i/expanded_sig1[1953]
    SLICE_X25Y37         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[1953]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r                       
    AP9                                               0.000     3.333 r                       clkin (IN)
                         net (fo=0)                   0.000     3.333                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     5.191                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.230 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.891     9.121                         clk600_to_clk300_ffs_i/clkb
    SLICE_X25Y37         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[1953]/C
                         clock pessimism             -0.479     8.643                           
                         clock uncertainty           -0.172     8.470                           
    SLICE_X25Y37         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043     8.513    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig2_reg[1953]
  -------------------------------------------------------------------
                         required time                          8.513                           
                         arrival time                         -10.031                           
  -------------------------------------------------------------------
                         slack                                 -1.518                           

Slack (VIOLATED) :        -1.518ns  (required time - arrival time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[662]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[662]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_600_clk_wiz_0 rise@1.667ns)
  Data Path Delay:        3.223ns  (logic 0.116ns (3.599%)  route 3.107ns (96.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.789ns = ( 9.122 - 3.333 ) 
    Source Clock Delay      (SCD):    5.143ns = ( 6.810 - 1.667 ) 
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.683ns (routing 1.694ns, distribution 1.989ns)
  Clock Net Delay (Destination): 3.892ns (routing 2.907ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r                       
    AP9                                               0.000     1.667 r                       clkin (IN)
                         net (fo=0)                   0.000     1.667                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     2.304 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.304                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.304 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     2.837                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.734 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     3.083                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.127 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.683     6.810                         clk600_to_clk300_ffs_i/clka
    SLICE_X15Y5          FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[662]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X15Y5          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     6.926 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[662]/Q
                         net (fo=1, routed)           3.107    10.033                         clk600_to_clk300_ffs_i/expanded_sig1[662]
    SLICE_X15Y5          FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[662]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r                       
    AP9                                               0.000     3.333 r                       clkin (IN)
                         net (fo=0)                   0.000     3.333                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     5.191                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.230 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.892     9.122                         clk600_to_clk300_ffs_i/clkb
    SLICE_X15Y5          FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[662]/C
                         clock pessimism             -0.479     8.644                           
                         clock uncertainty           -0.172     8.471                           
    SLICE_X15Y5          FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044     8.515    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig2_reg[662]
  -------------------------------------------------------------------
                         required time                          8.515                           
                         arrival time                         -10.033                           
  -------------------------------------------------------------------
                         slack                                 -1.518                           

Slack (VIOLATED) :        -1.515ns  (required time - arrival time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[289]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[289]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_600_clk_wiz_0 rise@1.667ns)
  Data Path Delay:        3.226ns  (logic 0.113ns (3.503%)  route 3.113ns (96.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.785ns = ( 9.118 - 3.333 ) 
    Source Clock Delay      (SCD):    5.134ns = ( 6.801 - 1.667 ) 
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.674ns (routing 1.694ns, distribution 1.980ns)
  Clock Net Delay (Destination): 3.888ns (routing 2.907ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r                       
    AP9                                               0.000     1.667 r                       clkin (IN)
                         net (fo=0)                   0.000     1.667                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     2.304 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.304                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.304 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     2.837                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.734 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     3.083                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.127 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.674     6.801                         clk600_to_clk300_ffs_i/clka
    SLICE_X17Y36         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[289]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X17Y36         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     6.914 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[289]/Q
                         net (fo=1, routed)           3.113    10.027                         clk600_to_clk300_ffs_i/expanded_sig1[289]
    SLICE_X17Y36         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[289]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r                       
    AP9                                               0.000     3.333 r                       clkin (IN)
                         net (fo=0)                   0.000     3.333                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     5.191                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.230 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.888     9.118                         clk600_to_clk300_ffs_i/clkb
    SLICE_X17Y36         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[289]/C
                         clock pessimism             -0.479     8.640                           
                         clock uncertainty           -0.172     8.467                           
    SLICE_X17Y36         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044     8.511    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig2_reg[289]
  -------------------------------------------------------------------
                         required time                          8.511                           
                         arrival time                         -10.027                           
  -------------------------------------------------------------------
                         slack                                 -1.515                           

Slack (VIOLATED) :        -1.513ns  (required time - arrival time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[1613]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[1613]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_600_clk_wiz_0 rise@1.667ns)
  Data Path Delay:        3.249ns  (logic 0.117ns (3.601%)  route 3.132ns (96.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 9.130 - 3.333 ) 
    Source Clock Delay      (SCD):    5.122ns = ( 6.789 - 1.667 ) 
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.662ns (routing 1.694ns, distribution 1.968ns)
  Clock Net Delay (Destination): 3.900ns (routing 2.907ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r                       
    AP9                                               0.000     1.667 r                       clkin (IN)
                         net (fo=0)                   0.000     1.667                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     2.304 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.304                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.304 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     2.837                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.734 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     3.083                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.127 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.662     6.789                         clk600_to_clk300_ffs_i/clka
    SLICE_X23Y18         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[1613]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X23Y18         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     6.906 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[1613]/Q
                         net (fo=1, routed)           3.132    10.038                         clk600_to_clk300_ffs_i/expanded_sig1[1613]
    SLICE_X23Y18         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[1613]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r                       
    AP9                                               0.000     3.333 r                       clkin (IN)
                         net (fo=0)                   0.000     3.333                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     5.191                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.230 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.900     9.130                         clk600_to_clk300_ffs_i/clkb
    SLICE_X23Y18         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[1613]/C
                         clock pessimism             -0.479     8.652                           
                         clock uncertainty           -0.172     8.479                           
    SLICE_X23Y18         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.046     8.525    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig2_reg[1613]
  -------------------------------------------------------------------
                         required time                          8.525                           
                         arrival time                         -10.038                           
  -------------------------------------------------------------------
                         slack                                 -1.513                           

Slack (VIOLATED) :        -1.512ns  (required time - arrival time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[1524]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[1524]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_600_clk_wiz_0 rise@1.667ns)
  Data Path Delay:        3.276ns  (logic 0.115ns (3.510%)  route 3.161ns (96.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.810ns = ( 9.143 - 3.333 ) 
    Source Clock Delay      (SCD):    5.105ns = ( 6.772 - 1.667 ) 
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.645ns (routing 1.694ns, distribution 1.951ns)
  Clock Net Delay (Destination): 3.913ns (routing 2.907ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r                       
    AP9                                               0.000     1.667 r                       clkin (IN)
                         net (fo=0)                   0.000     1.667                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     2.304 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.304                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.304 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     2.837                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.734 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     3.083                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.127 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.645     6.772                         clk600_to_clk300_ffs_i/clka
    SLICE_X28Y6          FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[1524]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X28Y6          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     6.887 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[1524]/Q
                         net (fo=1, routed)           3.161    10.048                         clk600_to_clk300_ffs_i/expanded_sig1[1524]
    SLICE_X28Y6          FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[1524]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r                       
    AP9                                               0.000     3.333 r                       clkin (IN)
                         net (fo=0)                   0.000     3.333                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     5.191                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.230 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.913     9.143                         clk600_to_clk300_ffs_i/clkb
    SLICE_X28Y6          FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[1524]/C
                         clock pessimism             -0.479     8.665                           
                         clock uncertainty           -0.172     8.492                           
    SLICE_X28Y6          FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044     8.536    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig2_reg[1524]
  -------------------------------------------------------------------
                         required time                          8.536                           
                         arrival time                         -10.048                           
  -------------------------------------------------------------------
                         slack                                 -1.512                           

Slack (VIOLATED) :        -1.512ns  (required time - arrival time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[880]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[880]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_300_clk_wiz_0 rise@3.333ns - clk_600_clk_wiz_0 rise@1.667ns)
  Data Path Delay:        3.180ns  (logic 0.116ns (3.648%)  route 3.064ns (96.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.781ns = ( 9.114 - 3.333 ) 
    Source Clock Delay      (SCD):    5.174ns = ( 6.841 - 1.667 ) 
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.714ns (routing 1.694ns, distribution 2.020ns)
  Clock Net Delay (Destination): 3.884ns (routing 2.907ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r                       
    AP9                                               0.000     1.667 r                       clkin (IN)
                         net (fo=0)                   0.000     1.667                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     2.304 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.304                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.304 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     2.837                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.734 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     3.083                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.127 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.714     6.841                         clk600_to_clk300_ffs_i/clka
    SLICE_X14Y13         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[880]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X14Y13         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     6.957 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[880]/Q
                         net (fo=1, routed)           3.064    10.021                         clk600_to_clk300_ffs_i/expanded_sig1[880]
    SLICE_X14Y13         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[880]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      3.333     3.333 r                       
    AP9                                               0.000     3.333 r                       clkin (IN)
                         net (fo=0)                   0.000     3.333                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     3.719 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.719                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.719 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     4.140                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     4.879 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     5.191                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.230 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.884     9.114                         clk600_to_clk300_ffs_i/clkb
    SLICE_X14Y13         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[880]/C
                         clock pessimism             -0.479     8.636                           
                         clock uncertainty           -0.172     8.463                           
    SLICE_X14Y13         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.046     8.509    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig2_reg[880]
  -------------------------------------------------------------------
                         required time                          8.509                           
                         arrival time                         -10.021                           
  -------------------------------------------------------------------
                         slack                                 -1.512                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[413]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[413]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.084ns (10.000%)  route 0.756ns (90.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns
    Source Clock Delay      (SCD):    3.307ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.062ns (routing 0.951ns, distribution 1.111ns)
  Clock Net Delay (Destination): 2.653ns (routing 1.996ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.205     0.476                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.042 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.222                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.245 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        2.062     3.307                         clk600_to_clk300_ffs_i/clka
    SLICE_X16Y25         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[413]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X16Y25         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     3.391 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[413]/Q
                         net (fo=1, routed)           0.756     4.147                         clk600_to_clk300_ffs_i/expanded_sig1[413]
    SLICE_X16Y25         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[413]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.457     0.457 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.457                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.457 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.771                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.692 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.900                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.926 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        2.653     3.579                         clk600_to_clk300_ffs_i/clkb
    SLICE_X16Y25         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[413]/C
                         clock pessimism              0.350     3.929                           
                         clock uncertainty            0.172     4.101                           
    SLICE_X16Y25         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.045     4.146    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig2_reg[413]
  -------------------------------------------------------------------
                         required time                         -4.146                           
                         arrival time                           4.147                           
  -------------------------------------------------------------------
                         slack                                  0.001                           

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[1254]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[1254]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.111ns (5.144%)  route 2.047ns (94.856%))
  Logic Levels:           0  
  Clock Path Skew:        1.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.527ns
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.242ns (routing 1.556ns, distribution 1.686ns)
  Clock Net Delay (Destination): 5.061ns (routing 3.171ns, distribution 1.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.546 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.854                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.893 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.242     5.135                         clk600_to_clk300_ffs_i/clka
    SLICE_X31Y18         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[1254]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X31Y18         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     5.246 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[1254]/Q
                         net (fo=1, routed)           2.047     7.293                         clk600_to_clk300_ffs_i/expanded_sig1[1254]
    SLICE_X31Y18         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[1254]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.422                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.466 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        5.061     6.527                         clk600_to_clk300_ffs_i/clkb
    SLICE_X31Y18         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[1254]/C
                         clock pessimism              0.479     7.006                           
                         clock uncertainty            0.172     7.178                           
    SLICE_X31Y18         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.102     7.280    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig2_reg[1254]
  -------------------------------------------------------------------
                         required time                         -7.280                           
                         arrival time                           7.293                           
  -------------------------------------------------------------------
                         slack                                  0.013                           

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[584]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[584]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.082ns (9.613%)  route 0.771ns (90.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.586ns
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.072ns (routing 0.951ns, distribution 1.121ns)
  Clock Net Delay (Destination): 2.660ns (routing 1.996ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.205     0.476                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.042 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.222                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.245 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        2.072     3.317                         clk600_to_clk300_ffs_i/clka
    SLICE_X16Y9          FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[584]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X16Y9          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     3.399 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[584]/Q
                         net (fo=1, routed)           0.771     4.170                         clk600_to_clk300_ffs_i/expanded_sig1[584]
    SLICE_X16Y9          FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[584]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.457     0.457 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.457                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.457 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.771                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.692 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.900                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.926 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        2.660     3.586                         clk600_to_clk300_ffs_i/clkb
    SLICE_X16Y9          FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[584]/C
                         clock pessimism              0.350     3.936                           
                         clock uncertainty            0.172     4.108                           
    SLICE_X16Y9          FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.044     4.152    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig2_reg[584]
  -------------------------------------------------------------------
                         required time                         -4.152                           
                         arrival time                           4.170                           
  -------------------------------------------------------------------
                         slack                                  0.018                           

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[180]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[180]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.082ns (9.234%)  route 0.806ns (90.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.593ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.048ns (routing 0.951ns, distribution 1.097ns)
  Clock Net Delay (Destination): 2.667ns (routing 1.996ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.205     0.476                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.042 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.222                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.245 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        2.048     3.293                         clk600_to_clk300_ffs_i/clka
    SLICE_X22Y54         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[180]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X22Y54         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.375 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[180]/Q
                         net (fo=1, routed)           0.806     4.181                         clk600_to_clk300_ffs_i/expanded_sig1[180]
    SLICE_X22Y54         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[180]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.457     0.457 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.457                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.457 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.771                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.692 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.900                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.926 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        2.667     3.593                         clk600_to_clk300_ffs_i/clkb
    SLICE_X22Y54         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[180]/C
                         clock pessimism              0.350     3.943                           
                         clock uncertainty            0.172     4.115                           
    SLICE_X22Y54         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.044     4.159    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig2_reg[180]
  -------------------------------------------------------------------
                         required time                         -4.159                           
                         arrival time                           4.181                           
  -------------------------------------------------------------------
                         slack                                  0.022                           

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[645]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[645]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.082ns (9.502%)  route 0.781ns (90.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.072ns (routing 0.951ns, distribution 1.121ns)
  Clock Net Delay (Destination): 2.664ns (routing 1.996ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.205     0.476                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.042 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.222                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.245 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        2.072     3.317                         clk600_to_clk300_ffs_i/clka
    SLICE_X16Y4          FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[645]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X16Y4          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.399 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[645]/Q
                         net (fo=1, routed)           0.781     4.180                         clk600_to_clk300_ffs_i/expanded_sig1[645]
    SLICE_X16Y4          FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[645]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.457     0.457 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.457                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.457 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.771                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.692 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.900                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.926 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        2.664     3.590                         clk600_to_clk300_ffs_i/clkb
    SLICE_X16Y4          FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[645]/C
                         clock pessimism              0.350     3.940                           
                         clock uncertainty            0.172     4.112                           
    SLICE_X16Y4          FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.045     4.157    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig2_reg[645]
  -------------------------------------------------------------------
                         required time                         -4.157                           
                         arrival time                           4.180                           
  -------------------------------------------------------------------
                         slack                                  0.023                           

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.085ns (9.518%)  route 0.808ns (90.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.592ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.048ns (routing 0.951ns, distribution 1.097ns)
  Clock Net Delay (Destination): 2.666ns (routing 1.996ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.205     0.476                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.042 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.222                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.245 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        2.048     3.293                         clk600_to_clk300_ffs_i/clka
    SLICE_X23Y43         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[54]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X23Y43         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.378 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[54]/Q
                         net (fo=1, routed)           0.808     4.186                         clk600_to_clk300_ffs_i/expanded_sig1[54]
    SLICE_X23Y43         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[54]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.457     0.457 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.457                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.457 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.771                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.692 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.900                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.926 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        2.666     3.592                         clk600_to_clk300_ffs_i/clkb
    SLICE_X23Y43         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[54]/C
                         clock pessimism              0.350     3.942                           
                         clock uncertainty            0.172     4.115                           
    SLICE_X23Y43         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.045     4.160    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig2_reg[54]
  -------------------------------------------------------------------
                         required time                         -4.160                           
                         arrival time                           4.186                           
  -------------------------------------------------------------------
                         slack                                  0.026                           

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.084ns (9.385%)  route 0.811ns (90.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.045ns (routing 0.951ns, distribution 1.094ns)
  Clock Net Delay (Destination): 2.664ns (routing 1.996ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.205     0.476                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.042 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.222                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.245 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        2.045     3.290                         clk600_to_clk300_ffs_i/clka
    SLICE_X24Y49         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[108]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X24Y49         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     3.374 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[108]/Q
                         net (fo=1, routed)           0.811     4.185                         clk600_to_clk300_ffs_i/expanded_sig1[108]
    SLICE_X24Y49         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[108]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.457     0.457 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.457                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.457 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.771                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.692 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.900                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.926 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        2.664     3.590                         clk600_to_clk300_ffs_i/clkb
    SLICE_X24Y49         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[108]/C
                         clock pessimism              0.350     3.940                           
                         clock uncertainty            0.172     4.112                           
    SLICE_X24Y49         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.045     4.157    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig2_reg[108]
  -------------------------------------------------------------------
                         required time                         -4.157                           
                         arrival time                           4.185                           
  -------------------------------------------------------------------
                         slack                                  0.028                           

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[1021]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[1021]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.082ns (9.001%)  route 0.829ns (90.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    3.267ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.022ns (routing 0.951ns, distribution 1.071ns)
  Clock Net Delay (Destination): 2.658ns (routing 1.996ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.205     0.476                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.042 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.222                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.245 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        2.022     3.267                         clk600_to_clk300_ffs_i/clka
    SLICE_X30Y29         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[1021]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X30Y29         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.349 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[1021]/Q
                         net (fo=1, routed)           0.829     4.178                         clk600_to_clk300_ffs_i/expanded_sig1[1021]
    SLICE_X30Y29         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[1021]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.457     0.457 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.457                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.457 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.771                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.692 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.900                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.926 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        2.658     3.584                         clk600_to_clk300_ffs_i/clkb
    SLICE_X30Y29         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[1021]/C
                         clock pessimism              0.350     3.934                           
                         clock uncertainty            0.172     4.106                           
    SLICE_X30Y29         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.044     4.150    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig2_reg[1021]
  -------------------------------------------------------------------
                         required time                         -4.150                           
                         arrival time                           4.178                           
  -------------------------------------------------------------------
                         slack                                  0.028                           

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[1746]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[1746]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.115ns (5.739%)  route 1.889ns (94.261%))
  Logic Levels:           0  
  Clock Path Skew:        1.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.456ns
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.341ns (routing 1.556ns, distribution 1.785ns)
  Clock Net Delay (Destination): 4.990ns (routing 3.171ns, distribution 1.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.546 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.854                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.893 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.341     5.234                         clk600_to_clk300_ffs_i/clka
    SLICE_X25Y14         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[1746]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X25Y14         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.115     5.349 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[1746]/Q
                         net (fo=1, routed)           1.889     7.238                         clk600_to_clk300_ffs_i/expanded_sig1[1746]
    SLICE_X25Y14         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[1746]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.422                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.466 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        4.990     6.456                         clk600_to_clk300_ffs_i/clkb
    SLICE_X25Y14         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[1746]/C
                         clock pessimism              0.479     6.935                           
                         clock uncertainty            0.172     7.107                           
    SLICE_X25Y14         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.102     7.209    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig2_reg[1746]
  -------------------------------------------------------------------
                         required time                         -7.209                           
                         arrival time                           7.238                           
  -------------------------------------------------------------------
                         slack                                  0.029                           

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 clk600_to_clk300_ffs_i/expanded_sig1_reg[1934]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            clk600_to_clk300_ffs_i/expanded_sig2_reg[1934]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_300_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300_clk_wiz_0 rise@0.000ns - clk_600_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.085ns (9.572%)  route 0.803ns (90.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns
    Source Clock Delay      (SCD):    3.288ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.043ns (routing 0.951ns, distribution 1.092ns)
  Clock Net Delay (Destination): 2.653ns (routing 1.996ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.205     0.476                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.042 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.222                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.245 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        2.043     3.288                         clk600_to_clk300_ffs_i/clka
    SLICE_X23Y32         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[1934]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X23Y32         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     3.373 r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig1_reg[1934]/Q
                         net (fo=1, routed)           0.803     4.176                         clk600_to_clk300_ffs_i/expanded_sig1[1934]
    SLICE_X23Y32         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[1934]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.457     0.457 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.457                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.457 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.771                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.692 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.900                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.926 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        2.653     3.579                         clk600_to_clk300_ffs_i/clkb
    SLICE_X23Y32         FDRE                                         r  pblock_sync_cdc      clk600_to_clk300_ffs_i/expanded_sig2_reg[1934]/C
                         clock pessimism              0.350     3.929                           
                         clock uncertainty            0.172     4.102                           
    SLICE_X23Y32         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.045     4.147    pblock_sync_cdc        clk600_to_clk300_ffs_i/expanded_sig2_reg[1934]
  -------------------------------------------------------------------
                         required time                         -4.147                           
                         arrival time                           4.176                           
  -------------------------------------------------------------------
                         slack                                  0.029                           





---------------------------------------------------------------------------------------------------
From Clock:  clk_300_clk_wiz_0
  To Clock:  clk_600_clk_wiz_0

Setup :           56  Failing Endpoints,  Worst Slack       -0.112ns,  Total Violation       -1.912ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.112ns  (required time - arrival time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[1162]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[1162]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.112ns (14.141%)  route 0.680ns (85.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.324ns = ( 6.991 - 1.667 ) 
    Source Clock Delay      (SCD):    5.703ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      4.237ns (routing 3.171ns, distribution 1.066ns)
  Clock Net Delay (Destination): 3.431ns (routing 1.556ns, distribution 1.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.422                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.466 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        4.237     5.703                         clk300_to_clk600_ffs_i/clka
    SLICE_X4Y16          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[1162]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X4Y16          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     5.815 r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[1162]/Q
                         net (fo=1, routed)           0.680     6.495                         clk300_to_clk600_ffs_i/expanded_sig1[1162]
    SLICE_X4Y16          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[1162]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r                       
    AP9                                               0.000     1.667 r                       clkin (IN)
                         net (fo=0)                   0.000     1.667                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.431     6.991                         clk300_to_clk600_ffs_i/clkb
    SLICE_X4Y16          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[1162]/C
                         clock pessimism             -0.479     6.512                           
                         clock uncertainty           -0.172     6.340                           
    SLICE_X4Y16          FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043     6.383    pblock_sync_cdc        clk300_to_clk600_ffs_i/expanded_sig2_reg[1162]
  -------------------------------------------------------------------
                         required time                          6.383                           
                         arrival time                          -6.495                           
  -------------------------------------------------------------------
                         slack                                 -0.112                           

Slack (VIOLATED) :        -0.111ns  (required time - arrival time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[922]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[922]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.113ns (15.760%)  route 0.604ns (84.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 6.958 - 1.667 ) 
    Source Clock Delay      (SCD):    5.746ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      4.280ns (routing 3.171ns, distribution 1.109ns)
  Clock Net Delay (Destination): 3.398ns (routing 1.556ns, distribution 1.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.422                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.466 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        4.280     5.746                         clk300_to_clk600_ffs_i/clka
    SLICE_X13Y16         FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[922]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X13Y16         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.859 r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[922]/Q
                         net (fo=1, routed)           0.604     6.463                         clk300_to_clk600_ffs_i/expanded_sig1[922]
    SLICE_X13Y16         FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[922]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r                       
    AP9                                               0.000     1.667 r                       clkin (IN)
                         net (fo=0)                   0.000     1.667                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.398     6.958                         clk300_to_clk600_ffs_i/clkb
    SLICE_X13Y16         FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[922]/C
                         clock pessimism             -0.479     6.479                           
                         clock uncertainty           -0.172     6.307                           
    SLICE_X13Y16         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.045     6.352    pblock_sync_cdc        clk300_to_clk600_ffs_i/expanded_sig2_reg[922]
  -------------------------------------------------------------------
                         required time                          6.352                           
                         arrival time                          -6.463                           
  -------------------------------------------------------------------
                         slack                                 -0.111                           

Slack (VIOLATED) :        -0.106ns  (required time - arrival time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[1023]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[1023]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.116ns (16.338%)  route 0.594ns (83.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns = ( 6.956 - 1.667 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      4.278ns (routing 3.171ns, distribution 1.107ns)
  Clock Net Delay (Destination): 3.396ns (routing 1.556ns, distribution 1.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.422                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.466 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        4.278     5.744                         clk300_to_clk600_ffs_i/clka
    SLICE_X13Y18         FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[1023]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X13Y18         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     5.860 r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[1023]/Q
                         net (fo=1, routed)           0.594     6.454                         clk300_to_clk600_ffs_i/expanded_sig1[1023]
    SLICE_X13Y18         FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[1023]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r                       
    AP9                                               0.000     1.667 r                       clkin (IN)
                         net (fo=0)                   0.000     1.667                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.396     6.956                         clk300_to_clk600_ffs_i/clkb
    SLICE_X13Y18         FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[1023]/C
                         clock pessimism             -0.479     6.477                           
                         clock uncertainty           -0.172     6.305                           
    SLICE_X13Y18         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043     6.348    pblock_sync_cdc        clk300_to_clk600_ffs_i/expanded_sig2_reg[1023]
  -------------------------------------------------------------------
                         required time                          6.348                           
                         arrival time                          -6.454                           
  -------------------------------------------------------------------
                         slack                                 -0.106                           

Slack (VIOLATED) :        -0.105ns  (required time - arrival time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[205]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[205]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.116ns (14.758%)  route 0.670ns (85.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.315ns = ( 6.982 - 1.667 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      4.229ns (routing 3.171ns, distribution 1.058ns)
  Clock Net Delay (Destination): 3.422ns (routing 1.556ns, distribution 1.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.422                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.466 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        4.229     5.695                         clk300_to_clk600_ffs_i/clka
    SLICE_X0Y10          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[205]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y10          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     5.811 r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[205]/Q
                         net (fo=1, routed)           0.670     6.481                         clk300_to_clk600_ffs_i/expanded_sig1[205]
    SLICE_X0Y10          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[205]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r                       
    AP9                                               0.000     1.667 r                       clkin (IN)
                         net (fo=0)                   0.000     1.667                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.422     6.982                         clk300_to_clk600_ffs_i/clkb
    SLICE_X0Y10          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[205]/C
                         clock pessimism             -0.479     6.503                           
                         clock uncertainty           -0.172     6.331                           
    SLICE_X0Y10          FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.046     6.377    pblock_sync_cdc        clk300_to_clk600_ffs_i/expanded_sig2_reg[205]
  -------------------------------------------------------------------
                         required time                          6.377                           
                         arrival time                          -6.481                           
  -------------------------------------------------------------------
                         slack                                 -0.105                           

Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[1616]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[1616]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.113ns (14.618%)  route 0.660ns (85.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.315ns = ( 6.982 - 1.667 ) 
    Source Clock Delay      (SCD):    5.693ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      4.227ns (routing 3.171ns, distribution 1.056ns)
  Clock Net Delay (Destination): 3.422ns (routing 1.556ns, distribution 1.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.422                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.466 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        4.227     5.693                         clk300_to_clk600_ffs_i/clka
    SLICE_X6Y24          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[1616]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y24          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     5.806 r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[1616]/Q
                         net (fo=1, routed)           0.660     6.466                         clk300_to_clk600_ffs_i/expanded_sig1[1616]
    SLICE_X6Y24          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[1616]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r                       
    AP9                                               0.000     1.667 r                       clkin (IN)
                         net (fo=0)                   0.000     1.667                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.422     6.982                         clk300_to_clk600_ffs_i/clkb
    SLICE_X6Y24          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[1616]/C
                         clock pessimism             -0.479     6.503                           
                         clock uncertainty           -0.172     6.331                           
    SLICE_X6Y24          FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044     6.375    pblock_sync_cdc        clk300_to_clk600_ffs_i/expanded_sig2_reg[1616]
  -------------------------------------------------------------------
                         required time                          6.375                           
                         arrival time                          -6.466                           
  -------------------------------------------------------------------
                         slack                                 -0.091                           

Slack (VIOLATED) :        -0.088ns  (required time - arrival time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[1224]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[1224]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.113ns (13.405%)  route 0.730ns (86.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.394ns = ( 7.061 - 1.667 ) 
    Source Clock Delay      (SCD):    5.700ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      4.234ns (routing 3.171ns, distribution 1.063ns)
  Clock Net Delay (Destination): 3.501ns (routing 1.556ns, distribution 1.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.422                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.466 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        4.234     5.700                         clk300_to_clk600_ffs_i/clka
    SLICE_X5Y19          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[1224]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X5Y19          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     5.813 r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[1224]/Q
                         net (fo=1, routed)           0.730     6.543                         clk300_to_clk600_ffs_i/expanded_sig1[1224]
    SLICE_X5Y19          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[1224]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r                       
    AP9                                               0.000     1.667 r                       clkin (IN)
                         net (fo=0)                   0.000     1.667                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.501     7.061                         clk300_to_clk600_ffs_i/clkb
    SLICE_X5Y19          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[1224]/C
                         clock pessimism             -0.479     6.582                           
                         clock uncertainty           -0.172     6.410                           
    SLICE_X5Y19          FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.046     6.456    pblock_sync_cdc        clk300_to_clk600_ffs_i/expanded_sig2_reg[1224]
  -------------------------------------------------------------------
                         required time                          6.456                           
                         arrival time                          -6.543                           
  -------------------------------------------------------------------
                         slack                                 -0.088                           

Slack (VIOLATED) :        -0.086ns  (required time - arrival time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[1225]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[1225]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.114ns (13.588%)  route 0.725ns (86.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.394ns = ( 7.061 - 1.667 ) 
    Source Clock Delay      (SCD):    5.700ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      4.234ns (routing 3.171ns, distribution 1.063ns)
  Clock Net Delay (Destination): 3.501ns (routing 1.556ns, distribution 1.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.422                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.466 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        4.234     5.700                         clk300_to_clk600_ffs_i/clka
    SLICE_X5Y19          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[1225]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X5Y19          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.814 r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[1225]/Q
                         net (fo=1, routed)           0.725     6.539                         clk300_to_clk600_ffs_i/expanded_sig1[1225]
    SLICE_X5Y19          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[1225]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r                       
    AP9                                               0.000     1.667 r                       clkin (IN)
                         net (fo=0)                   0.000     1.667                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.501     7.061                         clk300_to_clk600_ffs_i/clkb
    SLICE_X5Y19          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[1225]/C
                         clock pessimism             -0.479     6.582                           
                         clock uncertainty           -0.172     6.410                           
    SLICE_X5Y19          FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044     6.454    pblock_sync_cdc        clk300_to_clk600_ffs_i/expanded_sig2_reg[1225]
  -------------------------------------------------------------------
                         required time                          6.454                           
                         arrival time                          -6.539                           
  -------------------------------------------------------------------
                         slack                                 -0.086                           

Slack (VIOLATED) :        -0.083ns  (required time - arrival time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[1755]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[1755]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.113ns (14.947%)  route 0.643ns (85.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.307ns = ( 6.974 - 1.667 ) 
    Source Clock Delay      (SCD):    5.694ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      4.228ns (routing 3.171ns, distribution 1.057ns)
  Clock Net Delay (Destination): 3.414ns (routing 1.556ns, distribution 1.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.422                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.466 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        4.228     5.694                         clk300_to_clk600_ffs_i/clka
    SLICE_X3Y25          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[1755]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y25          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     5.807 r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[1755]/Q
                         net (fo=1, routed)           0.643     6.450                         clk300_to_clk600_ffs_i/expanded_sig1[1755]
    SLICE_X3Y25          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[1755]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r                       
    AP9                                               0.000     1.667 r                       clkin (IN)
                         net (fo=0)                   0.000     1.667                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.414     6.974                         clk300_to_clk600_ffs_i/clkb
    SLICE_X3Y25          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[1755]/C
                         clock pessimism             -0.479     6.495                           
                         clock uncertainty           -0.172     6.323                           
    SLICE_X3Y25          FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044     6.367    pblock_sync_cdc        clk300_to_clk600_ffs_i/expanded_sig2_reg[1755]
  -------------------------------------------------------------------
                         required time                          6.367                           
                         arrival time                          -6.450                           
  -------------------------------------------------------------------
                         slack                                 -0.083                           

Slack (VIOLATED) :        -0.078ns  (required time - arrival time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[1051]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[1051]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.114ns (16.594%)  route 0.573ns (83.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 6.951 - 1.667 ) 
    Source Clock Delay      (SCD):    5.737ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      4.271ns (routing 3.171ns, distribution 1.100ns)
  Clock Net Delay (Destination): 3.391ns (routing 1.556ns, distribution 1.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.422                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.466 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        4.271     5.737                         clk300_to_clk600_ffs_i/clka
    SLICE_X14Y17         FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[1051]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X14Y17         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.851 r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[1051]/Q
                         net (fo=1, routed)           0.573     6.424                         clk300_to_clk600_ffs_i/expanded_sig1[1051]
    SLICE_X14Y17         FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[1051]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r                       
    AP9                                               0.000     1.667 r                       clkin (IN)
                         net (fo=0)                   0.000     1.667                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.391     6.951                         clk300_to_clk600_ffs_i/clkb
    SLICE_X14Y17         FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[1051]/C
                         clock pessimism             -0.479     6.472                           
                         clock uncertainty           -0.172     6.300                           
    SLICE_X14Y17         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.046     6.346    pblock_sync_cdc        clk300_to_clk600_ffs_i/expanded_sig2_reg[1051]
  -------------------------------------------------------------------
                         required time                          6.346                           
                         arrival time                          -6.424                           
  -------------------------------------------------------------------
                         slack                                 -0.078                           

Slack (VIOLATED) :        -0.073ns  (required time - arrival time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[1034]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[1034]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_600_clk_wiz_0 rise@1.667ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.114ns (16.990%)  route 0.557ns (83.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.280ns = ( 6.947 - 1.667 ) 
    Source Clock Delay      (SCD):    5.742ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      4.276ns (routing 3.171ns, distribution 1.105ns)
  Clock Net Delay (Destination): 3.387ns (routing 1.556ns, distribution 1.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.422                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.466 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        4.276     5.742                         clk300_to_clk600_ffs_i/clka
    SLICE_X14Y18         FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[1034]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X14Y18         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.856 r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[1034]/Q
                         net (fo=1, routed)           0.557     6.413                         clk300_to_clk600_ffs_i/expanded_sig1[1034]
    SLICE_X14Y18         FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[1034]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      1.667     1.667 r                       
    AP9                                               0.000     1.667 r                       clkin (IN)
                         net (fo=0)                   0.000     1.667                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     2.053 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.053                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.053 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     2.474                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     3.213 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.521                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.560 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.387     6.947                         clk300_to_clk600_ffs_i/clkb
    SLICE_X14Y18         FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[1034]/C
                         clock pessimism             -0.479     6.468                           
                         clock uncertainty           -0.172     6.296                           
    SLICE_X14Y18         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044     6.340    pblock_sync_cdc        clk300_to_clk600_ffs_i/expanded_sig2_reg[1034]
  -------------------------------------------------------------------
                         required time                          6.340                           
                         arrival time                          -6.413                           
  -------------------------------------------------------------------
                         slack                                 -0.073                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[1220]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[1220]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.113ns (37.793%)  route 0.186ns (62.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.283ns
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.844ns (routing 2.907ns, distribution 0.937ns)
  Clock Net Delay (Destination): 3.823ns (routing 1.694ns, distribution 2.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     1.858                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.897 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.844     5.741                         clk300_to_clk600_ffs_i/clka
    SLICE_X5Y19          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[1220]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X5Y19          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     5.854 r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[1220]/Q
                         net (fo=1, routed)           0.186     6.040                         clk300_to_clk600_ffs_i/expanded_sig1[1220]
    SLICE_X5Y19          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[1220]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.823     5.283                         clk300_to_clk600_ffs_i/clkb
    SLICE_X5Y19          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[1220]/C
                         clock pessimism              0.479     5.762                           
                         clock uncertainty            0.172     5.934                           
    SLICE_X5Y19          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     6.036    pblock_sync_cdc        clk300_to_clk600_ffs_i/expanded_sig2_reg[1220]
  -------------------------------------------------------------------
                         required time                         -6.036                           
                         arrival time                           6.040                           
  -------------------------------------------------------------------
                         slack                                  0.004                           

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[206]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[206]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.112ns (34.783%)  route 0.210ns (65.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.299ns
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.844ns (routing 2.907ns, distribution 0.937ns)
  Clock Net Delay (Destination): 3.839ns (routing 1.694ns, distribution 2.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     1.858                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.897 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.844     5.741                         clk300_to_clk600_ffs_i/clka
    SLICE_X0Y11          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[206]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y11          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     5.853 r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[206]/Q
                         net (fo=1, routed)           0.210     6.063                         clk300_to_clk600_ffs_i/expanded_sig1[206]
    SLICE_X0Y11          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[206]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.839     5.299                         clk300_to_clk600_ffs_i/clkb
    SLICE_X0Y11          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[206]/C
                         clock pessimism              0.479     5.778                           
                         clock uncertainty            0.172     5.950                           
    SLICE_X0Y11          FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     6.051    pblock_sync_cdc        clk300_to_clk600_ffs_i/expanded_sig2_reg[206]
  -------------------------------------------------------------------
                         required time                         -6.051                           
                         arrival time                           6.063                           
  -------------------------------------------------------------------
                         slack                                  0.012                           

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[1221]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[1221]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.112ns (36.482%)  route 0.195ns (63.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.283ns
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.844ns (routing 2.907ns, distribution 0.937ns)
  Clock Net Delay (Destination): 3.823ns (routing 1.694ns, distribution 2.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     1.858                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.897 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.844     5.741                         clk300_to_clk600_ffs_i/clka
    SLICE_X5Y19          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[1221]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X5Y19          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     5.853 r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[1221]/Q
                         net (fo=1, routed)           0.195     6.048                         clk300_to_clk600_ffs_i/expanded_sig1[1221]
    SLICE_X5Y19          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[1221]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.823     5.283                         clk300_to_clk600_ffs_i/clkb
    SLICE_X5Y19          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[1221]/C
                         clock pessimism              0.479     5.762                           
                         clock uncertainty            0.172     5.934                           
    SLICE_X5Y19          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.101     6.035    pblock_sync_cdc        clk300_to_clk600_ffs_i/expanded_sig2_reg[1221]
  -------------------------------------------------------------------
                         required time                         -6.035                           
                         arrival time                           6.048                           
  -------------------------------------------------------------------
                         slack                                  0.013                           

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[270]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[270]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.111ns (46.250%)  route 0.129ns (53.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    5.747ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.850ns (routing 2.907ns, distribution 0.943ns)
  Clock Net Delay (Destination): 3.757ns (routing 1.694ns, distribution 2.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     1.858                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.897 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.850     5.747                         clk300_to_clk600_ffs_i/clka
    SLICE_X4Y13          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[270]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X4Y13          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     5.858 r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[270]/Q
                         net (fo=1, routed)           0.129     5.987                         clk300_to_clk600_ffs_i/expanded_sig1[270]
    SLICE_X4Y13          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[270]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.757     5.217                         clk300_to_clk600_ffs_i/clkb
    SLICE_X4Y13          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[270]/C
                         clock pessimism              0.479     5.696                           
                         clock uncertainty            0.172     5.869                           
    SLICE_X4Y13          FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.100     5.969    pblock_sync_cdc        clk300_to_clk600_ffs_i/expanded_sig2_reg[270]
  -------------------------------------------------------------------
                         required time                         -5.969                           
                         arrival time                           5.987                           
  -------------------------------------------------------------------
                         slack                                  0.018                           

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[176]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.112ns (47.257%)  route 0.125ns (52.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.208ns
    Source Clock Delay      (SCD):    5.745ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.848ns (routing 2.907ns, distribution 0.941ns)
  Clock Net Delay (Destination): 3.748ns (routing 1.694ns, distribution 2.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     1.858                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.897 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.848     5.745                         clk300_to_clk600_ffs_i/clka
    SLICE_X1Y9           FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[176]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y9           FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     5.857 r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[176]/Q
                         net (fo=1, routed)           0.125     5.982                         clk300_to_clk600_ffs_i/expanded_sig1[176]
    SLICE_X1Y9           FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[176]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.748     5.208                         clk300_to_clk600_ffs_i/clkb
    SLICE_X1Y9           FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[176]/C
                         clock pessimism              0.479     5.687                           
                         clock uncertainty            0.172     5.859                           
    SLICE_X1Y9           FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.101     5.960    pblock_sync_cdc        clk300_to_clk600_ffs_i/expanded_sig2_reg[176]
  -------------------------------------------------------------------
                         required time                         -5.960                           
                         arrival time                           5.982                           
  -------------------------------------------------------------------
                         slack                                  0.022                           

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[251]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[251]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.112ns (43.580%)  route 0.145ns (56.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.221ns
    Source Clock Delay      (SCD):    5.740ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.843ns (routing 2.907ns, distribution 0.936ns)
  Clock Net Delay (Destination): 3.760ns (routing 1.694ns, distribution 2.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     1.858                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.897 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.843     5.740                         clk300_to_clk600_ffs_i/clka
    SLICE_X5Y12          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[251]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X5Y12          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.112     5.852 r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[251]/Q
                         net (fo=1, routed)           0.145     5.997                         clk300_to_clk600_ffs_i/expanded_sig1[251]
    SLICE_X5Y12          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[251]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.760     5.221                         clk300_to_clk600_ffs_i/clkb
    SLICE_X5Y12          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[251]/C
                         clock pessimism              0.479     5.699                           
                         clock uncertainty            0.172     5.872                           
    SLICE_X5Y12          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.101     5.973    pblock_sync_cdc        clk300_to_clk600_ffs_i/expanded_sig2_reg[251]
  -------------------------------------------------------------------
                         required time                         -5.973                           
                         arrival time                           5.997                           
  -------------------------------------------------------------------
                         slack                                  0.024                           

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[1491]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[1491]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.112ns (52.093%)  route 0.103ns (47.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.176ns
    Source Clock Delay      (SCD):    5.739ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.842ns (routing 2.907ns, distribution 0.935ns)
  Clock Net Delay (Destination): 3.716ns (routing 1.694ns, distribution 2.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     1.858                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.897 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.842     5.739                         clk300_to_clk600_ffs_i/clka
    SLICE_X11Y27         FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[1491]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X11Y27         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     5.851 r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[1491]/Q
                         net (fo=1, routed)           0.103     5.954                         clk300_to_clk600_ffs_i/expanded_sig1[1491]
    SLICE_X11Y28         FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[1491]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.716     5.176                         clk300_to_clk600_ffs_i/clkb
    SLICE_X11Y28         FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[1491]/C
                         clock pessimism              0.479     5.655                           
                         clock uncertainty            0.172     5.827                           
    SLICE_X11Y28         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.102     5.929    pblock_sync_cdc        clk300_to_clk600_ffs_i/expanded_sig2_reg[1491]
  -------------------------------------------------------------------
                         required time                         -5.929                           
                         arrival time                           5.954                           
  -------------------------------------------------------------------
                         slack                                  0.025                           

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[202]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[202]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.112ns (33.333%)  route 0.224ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.299ns
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.847ns (routing 2.907ns, distribution 0.940ns)
  Clock Net Delay (Destination): 3.839ns (routing 1.694ns, distribution 2.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     1.858                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.897 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.847     5.744                         clk300_to_clk600_ffs_i/clka
    SLICE_X0Y10          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[202]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y10          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.112     5.856 r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[202]/Q
                         net (fo=1, routed)           0.224     6.080                         clk300_to_clk600_ffs_i/expanded_sig1[202]
    SLICE_X0Y11          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[202]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.839     5.299                         clk300_to_clk600_ffs_i/clkb
    SLICE_X0Y11          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[202]/C
                         clock pessimism              0.479     5.778                           
                         clock uncertainty            0.172     5.950                           
    SLICE_X0Y11          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     6.051    pblock_sync_cdc        clk300_to_clk600_ffs_i/expanded_sig2_reg[202]
  -------------------------------------------------------------------
                         required time                         -6.051                           
                         arrival time                           6.080                           
  -------------------------------------------------------------------
                         slack                                  0.029                           

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[535]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[535]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.114ns (46.721%)  route 0.130ns (53.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    5.751ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.854ns (routing 2.907ns, distribution 0.947ns)
  Clock Net Delay (Destination): 3.750ns (routing 1.694ns, distribution 2.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     1.858                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.897 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.854     5.751                         clk300_to_clk600_ffs_i/clka
    SLICE_X3Y1           FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[535]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y1           FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.114     5.865 r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[535]/Q
                         net (fo=1, routed)           0.130     5.995                         clk300_to_clk600_ffs_i/expanded_sig1[535]
    SLICE_X3Y1           FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[535]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.750     5.210                         clk300_to_clk600_ffs_i/clkb
    SLICE_X3Y1           FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[535]/C
                         clock pessimism              0.479     5.689                           
                         clock uncertainty            0.172     5.862                           
    SLICE_X3Y1           FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.103     5.965    pblock_sync_cdc        clk300_to_clk600_ffs_i/expanded_sig2_reg[535]
  -------------------------------------------------------------------
                         required time                         -5.965                           
                         arrival time                           5.995                           
  -------------------------------------------------------------------
                         slack                                  0.030                           

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 clk300_to_clk600_ffs_i/expanded_sig1_reg[1251]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            clk300_to_clk600_ffs_i/expanded_sig2_reg[1251]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             clk_600_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_600_clk_wiz_0 rise@0.000ns - clk_300_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.114ns (44.706%)  route 0.141ns (55.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    5.740ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.843ns (routing 2.907ns, distribution 0.936ns)
  Clock Net Delay (Destination): 3.750ns (routing 1.694ns, distribution 2.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     1.858                         mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.897 r                       mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.843     5.740                         clk300_to_clk600_ffs_i/clka
    SLICE_X4Y21          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[1251]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X4Y21          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.114     5.854 r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig1_reg[1251]/Q
                         net (fo=1, routed)           0.141     5.995                         clk300_to_clk600_ffs_i/expanded_sig1[1251]
    SLICE_X4Y21          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[1251]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AP9                                               0.000     0.000 r                       clkin (IN)
                         net (fo=0)                   0.000     0.000                         mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r                       mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637                         mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r                       mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170                         mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r                       mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416                         mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r                       mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.750     5.210                         clk300_to_clk600_ffs_i/clkb
    SLICE_X4Y21          FDRE                                         r  pblock_sync_cdc      clk300_to_clk600_ffs_i/expanded_sig2_reg[1251]/C
                         clock pessimism              0.479     5.689                           
                         clock uncertainty            0.172     5.862                           
    SLICE_X4Y21          FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.102     5.964    pblock_sync_cdc        clk300_to_clk600_ffs_i/expanded_sig2_reg[1251]
  -------------------------------------------------------------------
                         required time                         -5.964                           
                         arrival time                           5.995                           
  -------------------------------------------------------------------
                         slack                                  0.031                           





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_300_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_out_300_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            data_out_300[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.487ns  (logic 1.149ns (32.958%)  route 2.338ns (67.042%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      4.306ns (routing 3.171ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.422    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.466 r  mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        4.306     5.772    clk_300
    SLICE_X17Y18         FDRE                                         r  data_out_300_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y18         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     5.888 r  data_out_300_reg[0]/Q
                         net (fo=1, routed)           2.338     8.226    data_out_300_OBUF[0]
    B30                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.033     9.259 r  data_out_300_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.259    data_out_300[0]
    B30                                                               r  data_out_300[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_out_300_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            data_out_300[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.669ns  (logic 0.607ns (36.369%)  route 1.062ns (63.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.433ns (routing 1.821ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.205     0.476    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.042 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.224    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.247 r  mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        2.433     3.680    clk_300
    SLICE_X17Y18         FDRE                                         r  data_out_300_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y18         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     3.763 r  data_out_300_reg[0]/Q
                         net (fo=1, routed)           1.062     4.825    data_out_300_OBUF[0]
    B30                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.524     5.349 r  data_out_300_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.349    data_out_300[0]
    B30                                                               r  data_out_300[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_600_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_out_600_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            data_out_600[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.398ns  (logic 1.152ns (15.573%)  route 6.246ns (84.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      3.772ns (routing 1.694ns, distribution 2.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.772     5.233    clk_600
    SLICE_X4Y12          FDRE                                         r  data_out_600_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     5.349 r  data_out_600_reg[0]/Q
                         net (fo=1, routed)           6.246    11.595    data_out_600_OBUF[0]
    AP11                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.036    12.631 r  data_out_600_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.631    data_out_600[0]
    AP11                                                              r  data_out_600[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmcm_inst/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            locked
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 1.139ns (48.065%)  route 1.231ns (51.935%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      3.616ns (routing 1.694ns, distribution 1.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     0.637 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.637    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.637 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     1.170    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.067 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.349     1.416    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.460 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.616     5.076    mmcm_inst/clk_600_i
    SLICE_X112Y285       FDRE                                         r  mmcm_inst/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y285       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     5.192 r  mmcm_inst/locked_reg/Q
                         net (fo=1, routed)           1.231     6.423    locked_OBUF
    AT11                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.023     7.446 r  locked_OBUF_inst/O
                         net (fo=0)                   0.000     7.446    locked
    AT11                                                              r  locked (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcm_inst/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            locked
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.093ns  (logic 0.599ns (54.803%)  route 0.494ns (45.197%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.016ns (routing 0.951ns, distribution 1.065ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.205     0.476    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.042 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.222    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.245 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        2.016     3.261    mmcm_inst/clk_600_i
    SLICE_X112Y285       FDRE                                         r  mmcm_inst/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y285       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     3.346 r  mmcm_inst/locked_reg/Q
                         net (fo=1, routed)           0.494     3.840    locked_OBUF
    AT11                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.514     4.354 r  locked_OBUF_inst/O
                         net (fo=0)                   0.000     4.354    locked
    AT11                                                              r  locked (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_600_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            data_out_600[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.304ns  (logic 0.610ns (18.455%)  route 2.694ns (81.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.112ns (routing 0.951ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.205     0.476    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.042 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.180     1.222    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.245 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        2.112     3.357    clk_600
    SLICE_X4Y12          FDRE                                         r  data_out_600_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     3.440 r  data_out_600_reg[0]/Q
                         net (fo=1, routed)           2.694     6.134    data_out_600_OBUF[0]
    AP11                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.527     6.661 r  data_out_600_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.661    data_out_600[0]
    AP11                                                              r  data_out_600[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_300_clk_wiz_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in_300[1]
                            (input port)
  Destination:            data_in_300_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.390ns  (logic 0.651ns (19.202%)  route 2.739ns (80.798%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 3.826ns (routing 2.907ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C31                                               0.000     0.000 r  data_in_300[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in_300_IBUF[1]_inst/I
    C31                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.651     0.651 r  data_in_300_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.651    data_in_300_IBUF[1]_inst/OUT
    C31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.651 r  data_in_300_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.739     3.390    data_in_300_IBUF[1]
    SLICE_X7Y29          FDRE                                         r  data_in_300_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     1.858    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.897 r  mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.826     5.723    clk_300
    SLICE_X7Y29          FDRE                                         r  data_in_300_i_reg[1]/C

Slack:                    inf
  Source:                 data_in_300[2]
                            (input port)
  Destination:            data_in_300_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.299ns  (logic 0.649ns (19.661%)  route 2.650ns (80.339%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 3.839ns (routing 2.907ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B31                                               0.000     0.000 r  data_in_300[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in_300_IBUF[2]_inst/I
    B31                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.649     0.649 r  data_in_300_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.649    data_in_300_IBUF[2]_inst/OUT
    B31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.649 r  data_in_300_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.650     3.299    data_in_300_IBUF[2]
    SLICE_X7Y20          FDRE                                         r  data_in_300_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     1.858    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.897 r  mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.839     5.736    clk_300
    SLICE_X7Y20          FDRE                                         r  data_in_300_i_reg[2]/C

Slack:                    inf
  Source:                 data_in_300[0]
                            (input port)
  Destination:            data_in_300_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.733ns  (logic 0.643ns (23.518%)  route 2.090ns (76.482%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 3.879ns (routing 2.907ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H33                                               0.000     0.000 r  data_in_300[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in_300_IBUF[0]_inst/I
    H33                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.643     0.643 r  data_in_300_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.643    data_in_300_IBUF[0]_inst/OUT
    H33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.643 r  data_in_300_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.090     2.733    data_in_300_IBUF[0]
    SLICE_X14Y19         FDRE                                         r  data_in_300_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.312     1.858    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.897 r  mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        3.879     5.776    clk_300
    SLICE_X14Y19         FDRE                                         r  data_in_300_i_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in_300[0]
                            (input port)
  Destination:            data_in_300_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.131ns  (logic 0.276ns (24.433%)  route 0.855ns (75.567%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.649ns (routing 1.996ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H33                                               0.000     0.000 r  data_in_300[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in_300_IBUF[0]_inst/I
    H33                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.276     0.276 r  data_in_300_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.276    data_in_300_IBUF[0]_inst/OUT
    H33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.276 r  data_in_300_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.855     1.131    data_in_300_IBUF[0]
    SLICE_X14Y19         FDRE                                         r  data_in_300_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.457     0.457 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.457    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.457 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.771    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.692 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.900    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.926 r  mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        2.649     3.575    clk_300
    SLICE_X14Y19         FDRE                                         r  data_in_300_i_reg[0]/C

Slack:                    inf
  Source:                 data_in_300[2]
                            (input port)
  Destination:            data_in_300_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.367ns  (logic 0.282ns (20.642%)  route 1.085ns (79.358%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.619ns (routing 1.996ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B31                                               0.000     0.000 r  data_in_300[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in_300_IBUF[2]_inst/I
    B31                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.282     0.282 r  data_in_300_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.282    data_in_300_IBUF[2]_inst/OUT
    B31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.282 r  data_in_300_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.085     1.367    data_in_300_IBUF[2]
    SLICE_X7Y20          FDRE                                         r  data_in_300_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.457     0.457 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.457    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.457 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.771    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.692 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.900    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.926 r  mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        2.619     3.545    clk_300
    SLICE_X7Y20          FDRE                                         r  data_in_300_i_reg[2]/C

Slack:                    inf
  Source:                 data_in_300[1]
                            (input port)
  Destination:            data_in_300_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_300_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.423ns  (logic 0.285ns (20.006%)  route 1.138ns (79.994%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.537ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.611ns (routing 1.996ns, distribution 0.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C31                                               0.000     0.000 r  data_in_300[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in_300_IBUF[1]_inst/I
    C31                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  data_in_300_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    data_in_300_IBUF[1]_inst/OUT
    C31                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  data_in_300_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.138     1.423    data_in_300_IBUF[1]
    SLICE_X7Y29          FDRE                                         r  data_in_300_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.457     0.457 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.457    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.457 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.771    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.692 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.900    mmcm_inst/clk_300_clk_wiz_0
    BUFGCE_X1Y102        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.926 r  mmcm_inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=6034, routed)        2.611     3.537    clk_300
    SLICE_X7Y29          FDRE                                         r  data_in_300_i_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_600_clk_wiz_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in_600[1]
                            (input port)
  Destination:            data_in_600_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.225ns  (logic 0.633ns (10.165%)  route 5.592ns (89.835%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 3.348ns (routing 1.556ns, distribution 1.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN9                                               0.000     0.000 r  data_in_600[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in_600_IBUF[1]_inst/I
    AN9                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.633     0.633 r  data_in_600_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.633    data_in_600_IBUF[1]_inst/OUT
    AN9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.633 r  data_in_600_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           5.592     6.225    data_in_600_IBUF[1]
    SLICE_X22Y21         FDRE                                         r  data_in_600_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.854    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.893 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.348     5.241    clk_600
    SLICE_X22Y21         FDRE                                         r  data_in_600_i_reg[1]/C

Slack:                    inf
  Source:                 data_in_600[2]
                            (input port)
  Destination:            data_in_600_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.197ns  (logic 0.615ns (9.927%)  route 5.582ns (90.073%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 3.348ns (routing 1.556ns, distribution 1.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM10                                              0.000     0.000 r  data_in_600[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in_600_IBUF[2]_inst/I
    AM10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.615     0.615 r  data_in_600_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.615    data_in_600_IBUF[2]_inst/OUT
    AM10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.615 r  data_in_600_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           5.582     6.197    data_in_600_IBUF[2]
    SLICE_X22Y21         FDRE                                         r  data_in_600_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.854    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.893 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.348     5.241    clk_600
    SLICE_X22Y21         FDRE                                         r  data_in_600_i_reg[2]/C

Slack:                    inf
  Source:                 data_in_600[0]
                            (input port)
  Destination:            data_in_600_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.993ns  (logic 0.632ns (10.548%)  route 5.361ns (89.452%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.222ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 3.329ns (routing 1.556ns, distribution 1.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN10                                              0.000     0.000 r  data_in_600[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in_600_IBUF[0]_inst/I
    AN10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.632     0.632 r  data_in_600_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.632    data_in_600_IBUF[0]_inst/OUT
    AN10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.632 r  data_in_600_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           5.361     5.993    data_in_600_IBUF[0]
    SLICE_X24Y27         FDRE                                         r  data_in_600_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.854    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.893 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.329     5.222    clk_600
    SLICE_X24Y27         FDRE                                         r  data_in_600_i_reg[0]/C

Slack:                    inf
  Source:                 mmcm_inst/MMCME4_ADV_inst/LOCKED
                            (internal pin)
  Destination:            mmcm_inst/locked_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.587ns  (logic 0.000ns (0.000%)  route 0.587ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 3.306ns (routing 1.556ns, distribution 1.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y4            MMCME4_ADV                   0.000     0.000 r  mmcm_inst/MMCME4_ADV_inst/LOCKED
                         net (fo=1, routed)           0.587     0.587    mmcm_inst/locked_int
    SLICE_X112Y285       FDRE                                         r  mmcm_inst/locked_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.386     0.386 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.386    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.386 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.421     0.807    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     1.546 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.308     1.854    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.893 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        3.306     5.199    mmcm_inst/clk_600_i
    SLICE_X112Y285       FDRE                                         r  mmcm_inst/locked_i_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcm_inst/MMCME4_ADV_inst/LOCKED
                            (internal pin)
  Destination:            mmcm_inst/locked_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.189ns  (logic 0.000ns (0.000%)  route 0.189ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 2.189ns (routing 1.041ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y4            MMCME4_ADV                   0.000     0.000 r  mmcm_inst/MMCME4_ADV_inst/LOCKED
                         net (fo=1, routed)           0.189     0.189    mmcm_inst/locked_int
    SLICE_X112Y285       FDRE                                         r  mmcm_inst/locked_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.457     0.457 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.457    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.457 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.771    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.692 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.204     0.896    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.922 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        2.189     3.111    mmcm_inst/clk_600_i
    SLICE_X112Y285       FDRE                                         r  mmcm_inst/locked_i_reg/C

Slack:                    inf
  Source:                 data_in_600[0]
                            (input port)
  Destination:            data_in_600_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.492ns  (logic 0.266ns (10.675%)  route 2.226ns (89.325%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.205ns (routing 1.041ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN10                                              0.000     0.000 r  data_in_600[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in_600_IBUF[0]_inst/I
    AN10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.266     0.266 r  data_in_600_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.266    data_in_600_IBUF[0]_inst/OUT
    AN10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.266 r  data_in_600_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.226     2.492    data_in_600_IBUF[0]
    SLICE_X24Y27         FDRE                                         r  data_in_600_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.457     0.457 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.457    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.457 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.771    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.692 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.204     0.896    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.922 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        2.205     3.127    clk_600
    SLICE_X24Y27         FDRE                                         r  data_in_600_i_reg[0]/C

Slack:                    inf
  Source:                 data_in_600[1]
                            (input port)
  Destination:            data_in_600_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.555ns  (logic 0.267ns (10.437%)  route 2.288ns (89.563%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.220ns (routing 1.041ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN9                                               0.000     0.000 r  data_in_600[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in_600_IBUF[1]_inst/I
    AN9                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.267     0.267 r  data_in_600_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.267    data_in_600_IBUF[1]_inst/OUT
    AN9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.267 r  data_in_600_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.288     2.555    data_in_600_IBUF[1]
    SLICE_X22Y21         FDRE                                         r  data_in_600_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.457     0.457 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.457    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.457 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.771    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.692 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.204     0.896    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.922 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        2.220     3.142    clk_600
    SLICE_X22Y21         FDRE                                         r  data_in_600_i_reg[1]/C

Slack:                    inf
  Source:                 data_in_600[2]
                            (input port)
  Destination:            data_in_600_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_600_clk_wiz_0  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.565ns  (logic 0.249ns (9.717%)  route 2.316ns (90.283%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 2.220ns (routing 1.041ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM10                                              0.000     0.000 r  data_in_600[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in_600_IBUF[2]_inst/I
    AM10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.249     0.249 r  data_in_600_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.249    data_in_600_IBUF[2]_inst/OUT
    AM10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.249 r  data_in_600_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.316     2.565    data_in_600_IBUF[2]
    SLICE_X22Y21         FDRE                                         r  data_in_600_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_600_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP9                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/clkin1_ibuf/I
    AP9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.457     0.457 r  mmcm_inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.457    mmcm_inst/clkin1_ibuf/OUT
    AP9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.457 r  mmcm_inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.771    mmcm_inst/clk_in1_clk_wiz_0
    MMCM_X1Y4            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.692 r  mmcm_inst/MMCME4_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.204     0.896    mmcm_inst/clk_600_clk_wiz_0
    BUFGCE_X1Y113        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.922 r  mmcm_inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4058, routed)        2.220     3.142    clk_600
    SLICE_X22Y21         FDRE                                         r  data_in_600_i_reg[2]/C





