 
****************************************
Report : qor
Design : fft_N_rad2
Version: T-2022.03-SP3
Date   : Wed Dec 11 14:15:22 2024
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:         15.60
  Critical Path Slack:           1.57
  Critical Path Clk Period:     18.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.04
  Total Hold Violation:         -5.58
  No. of Hold Violations:      128.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.12
  Critical Path Slack:          16.89
  Critical Path Clk Period:     18.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'core_clk'
  -----------------------------------
  Levels of Logic:              36.00
  Critical Path Length:         19.03
  Critical Path Slack:          -1.51
  Critical Path Clk Period:     18.00
  Total Negative Slack:       -106.53
  No. of Violating Paths:      163.00
  Worst Hold Violation:        -28.92
  Total Hold Violation:      -4488.22
  No. of Hold Violations:     5778.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              23242
  Buf/Inv Cell Count:            2667
  Buf Cell Count:                 190
  Inv Cell Count:                2477
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     16728
  Sequential Cell Count:         6514
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    40405.592558
  Noncombinational Area: 43108.414969
  Buf/Inv Area:           4317.398278
  Total Buffer Area:           496.09
  Total Inverter Area:        3821.31
  Macro/Black Box Area:      0.000000
  Net Area:              37381.298214
  -----------------------------------
  Cell Area:             83514.007528
  Design Area:          120895.305742


  Design Rules
  -----------------------------------
  Total Number of Nets:         24505
  Nets With Violations:           663
  Max Trans Violations:           663
  Max Cap Violations:               0
  -----------------------------------


  Hostname: caen-vnc-mi10.engin.umich.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:               39.52
  Overall Compile Wall Clock Time:    22.34

  --------------------------------------------------------------------

  Design  WNS: 1.51  TNS: 106.53  Number of Violating Paths: 163


  Design (Hold)  WNS: 28.92  TNS: 4493.80  Number of Violating Paths: 5906

  --------------------------------------------------------------------


1
