Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 15 00:00:20 2023
| Host         : LAPTOP-C9N1JGD5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (30)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/M_current_test_case_register_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/M_current_test_case_register_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/M_current_test_case_register_q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/M_current_test_case_register_q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/M_current_test_case_register_q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (30)
-------------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.193        0.000                      0                 1270        0.190        0.000                      0                 1270        4.500        0.000                       0                   511  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.193        0.000                      0                 1270        0.190        0.000                      0                 1270        4.500        0.000                       0                   511  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_statusPF_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.777ns  (logic 5.939ns (60.744%)  route 3.838ns (39.256%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.564     5.148    auto/test_multiply/CLK
    SLICE_X9Y13          FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  auto/test_multiply/M_current_test_case_register_q_reg[2]/Q
                         net (fo=55, routed)          0.802     6.406    auto/test_multiply/alu_unit/multiplyUnit/Q[2]
    SLICE_X8Y13          LUT4 (Prop_lut4_I0_O)        0.124     6.530 f  auto/test_multiply/alu_unit/multiplyUnit/FSM_sequential_M_state_q[1]_i_2__1/O
                         net (fo=3, routed)           0.174     6.704    auto/test_multiply/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[2]
    SLICE_X8Y13          LUT4 (Prop_lut4_I2_O)        0.124     6.828 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_16/O
                         net (fo=60, routed)          0.694     7.522    auto/test_multiply/alu_unit/multiplyUnit/FSM_sequential_M_state_q_reg[1]
    SLICE_X11Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.646 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_12__0/O
                         net (fo=1, routed)           0.387     8.033    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[3]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[3]_P[4])
                                                      3.841    11.874 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[4]
                         net (fo=1, routed)           0.783    12.657    auto/test_multiply/alu_unit/multiplyUnit/out0_n_101
    SLICE_X11Y11         LUT5 (Prop_lut5_I1_O)        0.124    12.781 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[4]_i_2/O
                         net (fo=2, routed)           0.665    13.446    auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[4]_i_2_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I2_O)        0.124    13.570 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_8__0/O
                         net (fo=1, routed)           0.000    13.570    auto/test_multiply/alu_unit_n_22
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.103 r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.103    auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_3_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.260 f  auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.334    14.593    auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_2_n_2
    SLICE_X9Y12          LUT6 (Prop_lut6_I1_O)        0.332    14.925 r  auto/test_multiply/M_reg_current_statusPF_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000    14.925    auto/test_multiply/M_reg_current_statusPF_q[0]_i_1__1_n_0
    SLICE_X9Y12          FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.446    14.851    auto/test_multiply/CLK
    SLICE_X9Y12          FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[0]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X9Y12          FDRE (Setup_fdre_C_D)        0.029    15.118    auto/test_multiply/M_reg_current_statusPF_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -14.925    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.774ns  (logic 5.939ns (60.763%)  route 3.835ns (39.237%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.564     5.148    auto/test_multiply/CLK
    SLICE_X9Y13          FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  auto/test_multiply/M_current_test_case_register_q_reg[2]/Q
                         net (fo=55, routed)          0.802     6.406    auto/test_multiply/alu_unit/multiplyUnit/Q[2]
    SLICE_X8Y13          LUT4 (Prop_lut4_I0_O)        0.124     6.530 f  auto/test_multiply/alu_unit/multiplyUnit/FSM_sequential_M_state_q[1]_i_2__1/O
                         net (fo=3, routed)           0.174     6.704    auto/test_multiply/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[2]
    SLICE_X8Y13          LUT4 (Prop_lut4_I2_O)        0.124     6.828 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_16/O
                         net (fo=60, routed)          0.694     7.522    auto/test_multiply/alu_unit/multiplyUnit/FSM_sequential_M_state_q_reg[1]
    SLICE_X11Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.646 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_12__0/O
                         net (fo=1, routed)           0.387     8.033    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[3]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[3]_P[4])
                                                      3.841    11.874 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[4]
                         net (fo=1, routed)           0.783    12.657    auto/test_multiply/alu_unit/multiplyUnit/out0_n_101
    SLICE_X11Y11         LUT5 (Prop_lut5_I1_O)        0.124    12.781 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[4]_i_2/O
                         net (fo=2, routed)           0.665    13.446    auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[4]_i_2_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I2_O)        0.124    13.570 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_8__0/O
                         net (fo=1, routed)           0.000    13.570    auto/test_multiply/alu_unit_n_22
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.103 r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.103    auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_3_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.260 r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.331    14.590    auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_2_n_2
    SLICE_X9Y12          LUT6 (Prop_lut6_I4_O)        0.332    14.922 r  auto/test_multiply/M_track_failure_q_i_1__2/O
                         net (fo=1, routed)           0.000    14.922    auto/test_multiply/M_track_failure_q_i_1__2_n_0
    SLICE_X9Y12          FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.446    14.851    auto/test_multiply/CLK
    SLICE_X9Y12          FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X9Y12          FDRE (Setup_fdre_C_D)        0.031    15.120    auto/test_multiply/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -14.922    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_statusPF_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.760ns  (logic 5.939ns (60.851%)  route 3.821ns (39.149%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.564     5.148    auto/test_multiply/CLK
    SLICE_X9Y13          FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  auto/test_multiply/M_current_test_case_register_q_reg[2]/Q
                         net (fo=55, routed)          0.802     6.406    auto/test_multiply/alu_unit/multiplyUnit/Q[2]
    SLICE_X8Y13          LUT4 (Prop_lut4_I0_O)        0.124     6.530 f  auto/test_multiply/alu_unit/multiplyUnit/FSM_sequential_M_state_q[1]_i_2__1/O
                         net (fo=3, routed)           0.174     6.704    auto/test_multiply/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[2]
    SLICE_X8Y13          LUT4 (Prop_lut4_I2_O)        0.124     6.828 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_16/O
                         net (fo=60, routed)          0.694     7.522    auto/test_multiply/alu_unit/multiplyUnit/FSM_sequential_M_state_q_reg[1]
    SLICE_X11Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.646 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_12__0/O
                         net (fo=1, routed)           0.387     8.033    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[3]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[3]_P[4])
                                                      3.841    11.874 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[4]
                         net (fo=1, routed)           0.783    12.657    auto/test_multiply/alu_unit/multiplyUnit/out0_n_101
    SLICE_X11Y11         LUT5 (Prop_lut5_I1_O)        0.124    12.781 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[4]_i_2/O
                         net (fo=2, routed)           0.665    13.446    auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[4]_i_2_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I2_O)        0.124    13.570 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_8__0/O
                         net (fo=1, routed)           0.000    13.570    auto/test_multiply/alu_unit_n_22
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.103 r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.103    auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_3_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.260 r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.316    14.576    auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_2_n_2
    SLICE_X11Y12         LUT6 (Prop_lut6_I1_O)        0.332    14.908 r  auto/test_multiply/M_reg_current_statusPF_q[1]_i_1__1/O
                         net (fo=1, routed)           0.000    14.908    auto/test_multiply/M_reg_current_statusPF_q[1]_i_1__1_n_0
    SLICE_X11Y12         FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.447    14.852    auto/test_multiply/CLK
    SLICE_X11Y12         FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X11Y12         FDRE (Setup_fdre_C_D)        0.032    15.108    auto/test_multiply/M_reg_current_statusPF_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -14.908    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 auto/test_adder/M_current_test_case_register_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_reg_current_statusPF_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.448ns  (logic 5.703ns (60.361%)  route 3.745ns (39.639%))
  Logic Levels:           8  (CARRY4=1 DSP48E1=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.554     5.138    auto/test_adder/CLK
    SLICE_X57Y22         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  auto/test_adder/M_current_test_case_register_q_reg[4]/Q
                         net (fo=27, routed)          0.492     6.087    auto/test_adder/alu_unit/multiplyUnit/Q[4]
    SLICE_X55Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.211 f  auto/test_adder/alu_unit/multiplyUnit/FSM_sequential_M_state_q[1]_i_2/O
                         net (fo=2, routed)           0.276     6.486    auto/test_adder/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[4]_0
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.610 r  auto/test_adder/alu_unit/multiplyUnit/out0_i_12/O
                         net (fo=34, routed)          0.711     7.321    auto/test_adder/alu_unit/multiplyUnit/FSM_sequential_M_state_q_reg[1]
    SLICE_X54Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  auto/test_adder/alu_unit/multiplyUnit/out0_i_6/O
                         net (fo=2, routed)           0.390     7.835    auto/test_adder/alu_unit/multiplyUnit/A[5]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[15]_P[14])
                                                      3.841    11.676 r  auto/test_adder/alu_unit/multiplyUnit/out0/P[14]
                         net (fo=2, routed)           0.969    12.645    auto/test_adder/alu_unit/multiplyUnit/out0_n_91
    SLICE_X51Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.769 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_12/O
                         net (fo=1, routed)           0.574    13.343    auto/test_adder/alu_unit/multiplyUnit/M_alu_unit_out[14]
    SLICE_X51Y21         LUT4 (Prop_lut4_I1_O)        0.124    13.467 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_5/O
                         net (fo=1, routed)           0.000    13.467    auto/test_adder/alu_unit_n_33
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    13.924 r  auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.334    14.258    auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_2_n_2
    SLICE_X49Y21         LUT6 (Prop_lut6_I1_O)        0.329    14.587 r  auto/test_adder/M_reg_current_statusPF_q[1]_i_1/O
                         net (fo=1, routed)           0.000    14.587    auto/test_adder/M_reg_current_statusPF_q[1]_i_1_n_0
    SLICE_X49Y21         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.439    14.844    auto/test_adder/CLK
    SLICE_X49Y21         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[1]/C
                         clock pessimism              0.259    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X49Y21         FDRE (Setup_fdre_C_D)        0.029    15.097    auto/test_adder/M_reg_current_statusPF_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -14.587    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 auto/test_adder/M_current_test_case_register_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_reg_current_statusPF_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.445ns  (logic 5.703ns (60.380%)  route 3.742ns (39.620%))
  Logic Levels:           8  (CARRY4=1 DSP48E1=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.554     5.138    auto/test_adder/CLK
    SLICE_X57Y22         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  auto/test_adder/M_current_test_case_register_q_reg[4]/Q
                         net (fo=27, routed)          0.492     6.087    auto/test_adder/alu_unit/multiplyUnit/Q[4]
    SLICE_X55Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.211 f  auto/test_adder/alu_unit/multiplyUnit/FSM_sequential_M_state_q[1]_i_2/O
                         net (fo=2, routed)           0.276     6.486    auto/test_adder/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[4]_0
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.610 r  auto/test_adder/alu_unit/multiplyUnit/out0_i_12/O
                         net (fo=34, routed)          0.711     7.321    auto/test_adder/alu_unit/multiplyUnit/FSM_sequential_M_state_q_reg[1]
    SLICE_X54Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  auto/test_adder/alu_unit/multiplyUnit/out0_i_6/O
                         net (fo=2, routed)           0.390     7.835    auto/test_adder/alu_unit/multiplyUnit/A[5]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[15]_P[14])
                                                      3.841    11.676 r  auto/test_adder/alu_unit/multiplyUnit/out0/P[14]
                         net (fo=2, routed)           0.969    12.645    auto/test_adder/alu_unit/multiplyUnit/out0_n_91
    SLICE_X51Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.769 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_12/O
                         net (fo=1, routed)           0.574    13.343    auto/test_adder/alu_unit/multiplyUnit/M_alu_unit_out[14]
    SLICE_X51Y21         LUT4 (Prop_lut4_I1_O)        0.124    13.467 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_5/O
                         net (fo=1, routed)           0.000    13.467    auto/test_adder/alu_unit_n_33
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    13.924 f  auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.331    14.255    auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_2_n_2
    SLICE_X49Y21         LUT6 (Prop_lut6_I1_O)        0.329    14.584 r  auto/test_adder/M_reg_current_statusPF_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.584    auto/test_adder/M_reg_current_statusPF_q[0]_i_1_n_0
    SLICE_X49Y21         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.439    14.844    auto/test_adder/CLK
    SLICE_X49Y21         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[0]/C
                         clock pessimism              0.259    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X49Y21         FDRE (Setup_fdre_C_D)        0.031    15.099    auto/test_adder/M_reg_current_statusPF_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -14.584    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 auto/test_compare/M_current_test_case_register_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.370ns  (logic 5.749ns (61.358%)  route 3.621ns (38.642%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.554     5.138    auto/test_compare/CLK
    SLICE_X52Y27         FDRE                                         r  auto/test_compare/M_current_test_case_register_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  auto/test_compare/M_current_test_case_register_q_reg[3]/Q
                         net (fo=42, routed)          1.177     6.834    auto/test_compare/alu_unit/multiplyUnit/Q[3]
    SLICE_X54Y29         LUT6 (Prop_lut6_I2_O)        0.124     6.958 r  auto/test_compare/alu_unit/multiplyUnit/out0_i_5__1/O
                         net (fo=1, routed)           0.751     7.708    auto/test_compare/alu_unit/multiplyUnit/M_alu_unit_a[15]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[15]_P[0])
                                                      3.841    11.549 r  auto/test_compare/alu_unit/multiplyUnit/out0/P[0]
                         net (fo=1, routed)           0.948    12.498    auto/test_compare/alu_unit/compareUnit/P[0]
    SLICE_X50Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.622 r  auto/test_compare/alu_unit/compareUnit/M_reg_current_out_q[0]_i_2/O
                         net (fo=2, routed)           0.307    12.929    auto/test_compare/alu_unit/compareUnit/M_reg_current_out_q[0]_i_2_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I4_O)        0.124    13.053 r  auto/test_compare/alu_unit/compareUnit/M_reg_current_statusPF_q[1]_i_11__2/O
                         net (fo=1, routed)           0.000    13.053    auto/test_compare/alu_unit_n_3
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.585 r  auto/test_compare/M_reg_current_statusPF_q_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.585    auto/test_compare/M_reg_current_statusPF_q_reg[1]_i_5_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.742 r  auto/test_compare/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.437    14.179    auto/test_compare/M_reg_current_statusPF_q_reg[1]_i_2_n_2
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.329    14.508 r  auto/test_compare/M_track_failure_q_i_1__1/O
                         net (fo=1, routed)           0.000    14.508    auto/test_compare/M_track_failure_q_i_1__1_n_0
    SLICE_X51Y29         FDRE                                         r  auto/test_compare/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.441    14.846    auto/test_compare/CLK
    SLICE_X51Y29         FDRE                                         r  auto/test_compare/M_track_failure_q_reg/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X51Y29         FDRE (Setup_fdre_C_D)        0.032    15.116    auto/test_compare/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -14.508    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 auto/test_adder/M_current_test_case_register_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.389ns  (logic 5.696ns (60.668%)  route 3.693ns (39.332%))
  Logic Levels:           8  (CARRY4=1 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.554     5.138    auto/test_adder/CLK
    SLICE_X57Y22         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  auto/test_adder/M_current_test_case_register_q_reg[4]/Q
                         net (fo=27, routed)          0.492     6.087    auto/test_adder/alu_unit/multiplyUnit/Q[4]
    SLICE_X55Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.211 f  auto/test_adder/alu_unit/multiplyUnit/FSM_sequential_M_state_q[1]_i_2/O
                         net (fo=2, routed)           0.276     6.486    auto/test_adder/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[4]_0
    SLICE_X55Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.610 r  auto/test_adder/alu_unit/multiplyUnit/out0_i_12/O
                         net (fo=34, routed)          0.711     7.321    auto/test_adder/alu_unit/multiplyUnit/FSM_sequential_M_state_q_reg[1]
    SLICE_X54Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  auto/test_adder/alu_unit/multiplyUnit/out0_i_6/O
                         net (fo=2, routed)           0.390     7.835    auto/test_adder/alu_unit/multiplyUnit/A[5]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[15]_P[14])
                                                      3.841    11.676 r  auto/test_adder/alu_unit/multiplyUnit/out0/P[14]
                         net (fo=2, routed)           0.969    12.645    auto/test_adder/alu_unit/multiplyUnit/out0_n_91
    SLICE_X51Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.769 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_12/O
                         net (fo=1, routed)           0.574    13.343    auto/test_adder/alu_unit/multiplyUnit/M_alu_unit_out[14]
    SLICE_X51Y21         LUT4 (Prop_lut4_I1_O)        0.124    13.467 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_5/O
                         net (fo=1, routed)           0.000    13.467    auto/test_adder/alu_unit_n_33
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    13.924 r  auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.281    14.205    auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_2_n_2
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.322    14.527 r  auto/test_adder/M_track_failure_q_i_1__0/O
                         net (fo=1, routed)           0.000    14.527    auto/test_adder/M_track_failure_q_i_1__0_n_0
    SLICE_X51Y21         FDRE                                         r  auto/test_adder/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.440    14.845    auto/test_adder/CLK
    SLICE_X51Y21         FDRE                                         r  auto/test_adder/M_track_failure_q_reg/C
                         clock pessimism              0.259    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X51Y21         FDRE (Setup_fdre_C_D)        0.075    15.144    auto/test_adder/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -14.527    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 auto/test_compare/M_current_test_case_register_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/M_reg_current_statusPF_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.322ns  (logic 5.749ns (61.671%)  route 3.573ns (38.329%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.554     5.138    auto/test_compare/CLK
    SLICE_X52Y27         FDRE                                         r  auto/test_compare/M_current_test_case_register_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  auto/test_compare/M_current_test_case_register_q_reg[3]/Q
                         net (fo=42, routed)          1.177     6.834    auto/test_compare/alu_unit/multiplyUnit/Q[3]
    SLICE_X54Y29         LUT6 (Prop_lut6_I2_O)        0.124     6.958 r  auto/test_compare/alu_unit/multiplyUnit/out0_i_5__1/O
                         net (fo=1, routed)           0.751     7.708    auto/test_compare/alu_unit/multiplyUnit/M_alu_unit_a[15]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[15]_P[0])
                                                      3.841    11.549 r  auto/test_compare/alu_unit/multiplyUnit/out0/P[0]
                         net (fo=1, routed)           0.948    12.498    auto/test_compare/alu_unit/compareUnit/P[0]
    SLICE_X50Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.622 r  auto/test_compare/alu_unit/compareUnit/M_reg_current_out_q[0]_i_2/O
                         net (fo=2, routed)           0.307    12.929    auto/test_compare/alu_unit/compareUnit/M_reg_current_out_q[0]_i_2_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I4_O)        0.124    13.053 r  auto/test_compare/alu_unit/compareUnit/M_reg_current_statusPF_q[1]_i_11__2/O
                         net (fo=1, routed)           0.000    13.053    auto/test_compare/alu_unit_n_3
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.585 r  auto/test_compare/M_reg_current_statusPF_q_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.585    auto/test_compare/M_reg_current_statusPF_q_reg[1]_i_5_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.742 r  auto/test_compare/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.390    14.131    auto/test_compare/M_reg_current_statusPF_q_reg[1]_i_2_n_2
    SLICE_X50Y28         LUT6 (Prop_lut6_I0_O)        0.329    14.460 r  auto/test_compare/M_reg_current_statusPF_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    14.460    auto/test_compare/M_reg_current_statusPF_q[1]_i_1__0_n_0
    SLICE_X50Y28         FDRE                                         r  auto/test_compare/M_reg_current_statusPF_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.440    14.845    auto/test_compare/CLK
    SLICE_X50Y28         FDRE                                         r  auto/test_compare/M_reg_current_statusPF_q_reg[1]/C
                         clock pessimism              0.273    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X50Y28         FDRE (Setup_fdre_C_D)        0.077    15.160    auto/test_compare/M_reg_current_statusPF_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -14.460    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 auto/test_compare/M_current_test_case_register_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/M_reg_current_statusPF_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.279ns  (logic 5.749ns (61.960%)  route 3.530ns (38.040%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.554     5.138    auto/test_compare/CLK
    SLICE_X52Y27         FDRE                                         r  auto/test_compare/M_current_test_case_register_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  auto/test_compare/M_current_test_case_register_q_reg[3]/Q
                         net (fo=42, routed)          1.177     6.834    auto/test_compare/alu_unit/multiplyUnit/Q[3]
    SLICE_X54Y29         LUT6 (Prop_lut6_I2_O)        0.124     6.958 r  auto/test_compare/alu_unit/multiplyUnit/out0_i_5__1/O
                         net (fo=1, routed)           0.751     7.708    auto/test_compare/alu_unit/multiplyUnit/M_alu_unit_a[15]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[15]_P[0])
                                                      3.841    11.549 r  auto/test_compare/alu_unit/multiplyUnit/out0/P[0]
                         net (fo=1, routed)           0.948    12.498    auto/test_compare/alu_unit/compareUnit/P[0]
    SLICE_X50Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.622 r  auto/test_compare/alu_unit/compareUnit/M_reg_current_out_q[0]_i_2/O
                         net (fo=2, routed)           0.307    12.929    auto/test_compare/alu_unit/compareUnit/M_reg_current_out_q[0]_i_2_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I4_O)        0.124    13.053 r  auto/test_compare/alu_unit/compareUnit/M_reg_current_statusPF_q[1]_i_11__2/O
                         net (fo=1, routed)           0.000    13.053    auto/test_compare/alu_unit_n_3
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.585 r  auto/test_compare/M_reg_current_statusPF_q_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.585    auto/test_compare/M_reg_current_statusPF_q_reg[1]_i_5_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.742 f  auto/test_compare/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.346    14.088    auto/test_compare/M_reg_current_statusPF_q_reg[1]_i_2_n_2
    SLICE_X50Y29         LUT6 (Prop_lut6_I2_O)        0.329    14.417 r  auto/test_compare/M_reg_current_statusPF_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000    14.417    auto/test_compare/M_reg_current_statusPF_q[0]_i_1__0_n_0
    SLICE_X50Y29         FDRE                                         r  auto/test_compare/M_reg_current_statusPF_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.441    14.846    auto/test_compare/CLK
    SLICE_X50Y29         FDRE                                         r  auto/test_compare/M_reg_current_statusPF_q_reg[0]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X50Y29         FDRE (Setup_fdre_C_D)        0.079    15.163    auto/test_compare/M_reg_current_statusPF_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -14.417    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 auto/test_boolean/M_current_test_case_register_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_boolean/M_reg_current_statusPF_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.754ns  (logic 3.876ns (44.278%)  route 4.878ns (55.722%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.554     5.138    auto/test_boolean/CLK
    SLICE_X46Y29         FDRE                                         r  auto/test_boolean/M_current_test_case_register_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  auto/test_boolean/M_current_test_case_register_q_reg[1]/Q
                         net (fo=56, routed)          0.955     6.611    auto/test_boolean/alu_unit/Q[1]
    SLICE_X48Y29         LUT2 (Prop_lut2_I1_O)        0.150     6.761 f  auto/test_boolean/alu_unit/FSM_sequential_M_state_q[1]_i_2__3/O
                         net (fo=2, routed)           0.353     7.115    auto/test_boolean/alu_unit/M_current_test_case_register_q_reg[0]_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I2_O)        0.326     7.441 r  auto/test_boolean/alu_unit/M_reg_current_statusPF_q[1]_i_2__0/O
                         net (fo=47, routed)          0.800     8.241    auto/test_boolean/alu_unit/FSM_sequential_M_state_q_reg[1]
    SLICE_X49Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.365 r  auto/test_boolean/alu_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.666     9.031    auto/test_boolean/alu_unit/out1_carry_i_9_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.687 r  auto/test_boolean/alu_unit/out1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.687    auto/test_boolean/alu_unit/out1_carry_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.801 r  auto/test_boolean/alu_unit/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.801    auto/test_boolean/alu_unit/out1_carry__0_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.114 r  auto/test_boolean/alu_unit/out1_carry__1/O[3]
                         net (fo=2, routed)           0.751    10.865    auto/test_boolean/alu_unit/out1_carry__1_n_4
    SLICE_X48Y24         LUT4 (Prop_lut4_I1_O)        0.332    11.197 r  auto/test_boolean/alu_unit/M_track_failure_q0_carry_i_26/O
                         net (fo=1, routed)           0.288    11.485    auto/test_boolean/alu_unit/M_track_failure_q0_carry_i_26_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I5_O)        0.332    11.817 f  auto/test_boolean/alu_unit/M_track_failure_q0_carry_i_8/O
                         net (fo=1, routed)           0.606    12.423    auto/test_boolean/alu_unit/M_track_failure_q0_carry_i_8_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I4_O)        0.124    12.547 r  auto/test_boolean/alu_unit/M_track_failure_q0_carry_i_1/O
                         net (fo=1, routed)           0.000    12.547    auto/test_boolean/alu_unit_n_21
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.948 r  auto/test_boolean/M_track_failure_q0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.948    auto/test_boolean/M_track_failure_q0_carry_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.105 r  auto/test_boolean/M_track_failure_q0_carry__0/CO[1]
                         net (fo=3, routed)           0.458    13.563    auto/test_boolean/alu_unit/CO[0]
    SLICE_X51Y26         LUT6 (Prop_lut6_I1_O)        0.329    13.892 r  auto/test_boolean/alu_unit/M_reg_current_statusPF_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    13.892    auto/test_boolean/alu_unit_n_20
    SLICE_X51Y26         FDRE                                         r  auto/test_boolean/M_reg_current_statusPF_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.437    14.842    auto/test_boolean/CLK
    SLICE_X51Y26         FDRE                                         r  auto/test_boolean/M_reg_current_statusPF_q_reg[1]/C
                         clock pessimism              0.259    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X51Y26         FDRE (Setup_fdre_C_D)        0.031    15.097    auto/test_boolean/M_reg_current_statusPF_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -13.892    
  -------------------------------------------------------------------
                         slack                                  1.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 auto/test_boolean/M_current_test_case_register_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_boolean/M_current_test_case_register_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.496%)  route 0.138ns (42.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.555     1.499    auto/test_boolean/CLK
    SLICE_X47Y29         FDRE                                         r  auto/test_boolean/M_current_test_case_register_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  auto/test_boolean/M_current_test_case_register_q_reg[0]/Q
                         net (fo=58, routed)          0.138     1.777    auto/test_boolean/ctr/ctr/Q[0]
    SLICE_X46Y29         LUT6 (Prop_lut6_I4_O)        0.045     1.822 r  auto/test_boolean/ctr/ctr/M_current_test_case_register_q[2]_i_1__3/O
                         net (fo=1, routed)           0.000     1.822    auto/test_boolean/B[2]
    SLICE_X46Y29         FDRE                                         r  auto/test_boolean/M_current_test_case_register_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.823     2.013    auto/test_boolean/CLK
    SLICE_X46Y29         FDRE                                         r  auto/test_boolean/M_current_test_case_register_q_reg[2]/C
                         clock pessimism             -0.501     1.512    
    SLICE_X46Y29         FDRE (Hold_fdre_C_D)         0.121     1.633    auto/test_boolean/M_current_test_case_register_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 auto/test_shifter/M_current_test_case_register_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/FSM_sequential_M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.010%)  route 0.140ns (42.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.553     1.497    auto/test_shifter/CLK
    SLICE_X37Y28         FDRE                                         r  auto/test_shifter/M_current_test_case_register_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  auto/test_shifter/M_current_test_case_register_q_reg[3]/Q
                         net (fo=103, routed)         0.140     1.778    auto/test_shifter/M_current_test_case_register_q_reg[4]_0[3]
    SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.823 r  auto/test_shifter/FSM_sequential_M_state_q[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.823    auto/test_shifter/M_state_d__0[1]
    SLICE_X36Y28         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.820     2.010    auto/test_shifter/CLK
    SLICE_X36Y28         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X36Y28         FDRE (Hold_fdre_C_D)         0.091     1.601    auto/test_shifter/FSM_sequential_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 auto/test_boolean/M_speed_through_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_boolean/M_current_test_case_register_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.746%)  route 0.180ns (46.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.554     1.498    auto/test_boolean/CLK
    SLICE_X42Y29         FDRE                                         r  auto/test_boolean/M_speed_through_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  auto/test_boolean/M_speed_through_q_reg[0]/Q
                         net (fo=4, routed)           0.180     1.842    auto/test_boolean/ctr/ctr/M_speed_through_q
    SLICE_X46Y29         LUT6 (Prop_lut6_I4_O)        0.045     1.887 r  auto/test_boolean/ctr/ctr/M_current_test_case_register_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000     1.887    auto/test_boolean/B[1]
    SLICE_X46Y29         FDRE                                         r  auto/test_boolean/M_current_test_case_register_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.823     2.013    auto/test_boolean/CLK
    SLICE_X46Y29         FDRE                                         r  auto/test_boolean/M_current_test_case_register_q_reg[1]/C
                         clock pessimism             -0.480     1.533    
    SLICE_X46Y29         FDRE (Hold_fdre_C_D)         0.120     1.653    auto/test_boolean/M_current_test_case_register_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 auto/test_multiply/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.268%)  route 0.177ns (48.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.562     1.506    auto/test_multiply/CLK
    SLICE_X11Y13         FDRE                                         r  auto/test_multiply/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  auto/test_multiply/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=8, routed)           0.177     1.823    auto/test_multiply/M_state_q[0]
    SLICE_X9Y12          LUT6 (Prop_lut6_I1_O)        0.045     1.868 r  auto/test_multiply/M_track_failure_q_i_1__2/O
                         net (fo=1, routed)           0.000     1.868    auto/test_multiply/M_track_failure_q_i_1__2_n_0
    SLICE_X9Y12          FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.832     2.022    auto/test_multiply/CLK
    SLICE_X9Y12          FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/C
                         clock pessimism             -0.480     1.542    
    SLICE_X9Y12          FDRE (Hold_fdre_C_D)         0.092     1.634    auto/test_multiply/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 auto/test_compare/M_reg_current_statusPF_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/M_reg_current_statusPF_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.980%)  route 0.151ns (42.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.557     1.501    auto/test_compare/CLK
    SLICE_X50Y29         FDRE                                         r  auto/test_compare/M_reg_current_statusPF_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  auto/test_compare/M_reg_current_statusPF_q_reg[0]/Q
                         net (fo=2, routed)           0.151     1.816    auto/test_compare/M_test_compare_current_statusPF[0]
    SLICE_X50Y29         LUT6 (Prop_lut6_I5_O)        0.045     1.861 r  auto/test_compare/M_reg_current_statusPF_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.861    auto/test_compare/M_reg_current_statusPF_q[0]_i_1__0_n_0
    SLICE_X50Y29         FDRE                                         r  auto/test_compare/M_reg_current_statusPF_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.826     2.016    auto/test_compare/CLK
    SLICE_X50Y29         FDRE                                         r  auto/test_compare/M_reg_current_statusPF_q_reg[0]/C
                         clock pessimism             -0.515     1.501    
    SLICE_X50Y29         FDRE (Hold_fdre_C_D)         0.121     1.622    auto/test_compare/M_reg_current_statusPF_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 auto/FSM_sequential_M_tester_function_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/FSM_sequential_M_tester_function_state_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.007%)  route 0.146ns (43.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.560     1.504    auto/CLK
    SLICE_X53Y32         FDRE                                         r  auto/FSM_sequential_M_tester_function_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  auto/FSM_sequential_M_tester_function_state_q_reg[0]/Q
                         net (fo=69, routed)          0.146     1.791    auto/M_tester_function_state_q[0]
    SLICE_X53Y32         LUT6 (Prop_lut6_I2_O)        0.045     1.836 r  auto/FSM_sequential_M_tester_function_state_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.836    auto/FSM_sequential_M_tester_function_state_q[2]_i_1_n_0
    SLICE_X53Y32         FDRE                                         r  auto/FSM_sequential_M_tester_function_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.829     2.019    auto/CLK
    SLICE_X53Y32         FDRE                                         r  auto/FSM_sequential_M_tester_function_state_q_reg[2]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X53Y32         FDRE (Hold_fdre_C_D)         0.091     1.595    auto/FSM_sequential_M_tester_function_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 auto/test_boolean/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_boolean/FSM_sequential_M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.618%)  route 0.148ns (44.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.557     1.501    auto/test_boolean/CLK
    SLICE_X49Y29         FDRE                                         r  auto/test_boolean/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.141     1.642 f  auto/test_boolean/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=8, routed)           0.148     1.790    auto/test_boolean/M_state_q[1]
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.045     1.835 r  auto/test_boolean/FSM_sequential_M_state_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000     1.835    auto/test_boolean/M_state_d__0[1]
    SLICE_X49Y29         FDRE                                         r  auto/test_boolean/FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.825     2.015    auto/test_boolean/CLK
    SLICE_X49Y29         FDRE                                         r  auto/test_boolean/FSM_sequential_M_state_q_reg[1]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.092     1.593    auto/test_boolean/FSM_sequential_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttondetector_gen_0[1].buttondetector/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.153%)  route 0.138ns (39.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.562     1.506    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X46Y38         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/Q
                         net (fo=4, routed)           0.138     1.808    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]
    SLICE_X47Y37         LUT6 (Prop_lut6_I2_O)        0.045     1.853 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__2/O
                         net (fo=1, routed)           0.000     1.853    buttondetector_gen_0[1].buttondetector/M_buttoncond_out[0]
    SLICE_X47Y37         FDRE                                         r  buttondetector_gen_0[1].buttondetector/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.830     2.020    buttondetector_gen_0[1].buttondetector/CLK
    SLICE_X47Y37         FDRE                                         r  buttondetector_gen_0[1].buttondetector/M_last_q_reg/C
                         clock pessimism             -0.500     1.520    
    SLICE_X47Y37         FDRE (Hold_fdre_C_D)         0.091     1.611    buttondetector_gen_0[1].buttondetector/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.565     1.509    buttoncond_gen_0[1].buttoncond/sync/CLK
    SLICE_X48Y40         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.824    buttoncond_gen_0[1].buttoncond/sync/M_pipe_d__0[1]
    SLICE_X48Y40         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.835     2.025    buttoncond_gen_0[1].buttoncond/sync/CLK
    SLICE_X48Y40         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X48Y40         FDRE (Hold_fdre_C_D)         0.066     1.575    buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.592     1.536    buttoncond_gen_0[2].buttoncond/sync/CLK
    SLICE_X58Y39         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.851    buttoncond_gen_0[2].buttoncond/sync/M_pipe_d__1[1]
    SLICE_X58Y39         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.862     2.052    buttoncond_gen_0[2].buttoncond/sync/CLK
    SLICE_X58Y39         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X58Y39         FDRE (Hold_fdre_C_D)         0.066     1.602    buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y22   M_auto_mode_register_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y22   M_mode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y32   auto/FSM_sequential_M_tester_function_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y32   auto/FSM_sequential_M_tester_function_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y32   auto/FSM_sequential_M_tester_function_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y22   auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y21   auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y21   auto/test_adder/M_current_test_case_register_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y22   auto/test_adder/M_current_test_case_register_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y22   M_auto_mode_register_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y22   M_mode_q_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X37Y18   reset_cond/M_stage_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X37Y18   reset_cond/M_stage_q_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X37Y18   reset_cond/M_stage_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y23   auto/test_adder/M_reg_current_out_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y23   auto/test_adder/M_reg_current_out_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y24   auto/test_adder/ctr/ctr/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y24   auto/test_adder/ctr/ctr/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y25   auto/test_adder/ctr/ctr/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   auto/test_adder/M_current_test_case_register_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   auto/test_adder/M_current_test_case_register_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y20   auto/test_adder/M_reg_current_out_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y20   auto/test_adder/M_reg_current_out_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y20   auto/test_adder/M_reg_current_out_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y21   auto/test_adder/M_reg_current_out_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y20   auto/test_adder/M_reg_current_out_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y21   auto/test_adder/M_reg_current_out_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y21   auto/test_adder/M_reg_current_out_q_reg[6]/C



