// Seed: 556844834
module module_0 (
    id_1
);
  output id_1;
  always #1 @(1 or 1) id_1 = id_1;
  assign id_1 = 1;
  logic id_2 = 1'b0;
  always #1 begin
    id_1 <= 1;
  end
endmodule
