<dec f='llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.h' l='38' type='bool llvm::AArch64RegisterInfo::isAnyArgRegReserved(const llvm::MachineFunction &amp; MF) const'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64CallLowering.cpp' l='469' u='c' c='_ZNK4llvm19AArch64CallLowering9lowerCallERNS_16MachineIRBuilderEjRKNS_14MachineOperandERKNS_12CallLowering7ArgInfoENS_8ArrayRefIS7_EEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='3220' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel13fastLowerCallERN4llvm8FastISel16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='3911' u='c' c='_ZNK4llvm21AArch64TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<def f='llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp' l='218' ll='222' type='bool llvm::AArch64RegisterInfo::isAnyArgRegReserved(const llvm::MachineFunction &amp; MF) const'/>
