
---------- Begin Simulation Statistics ----------
final_tick                               260204705000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2491                       # Simulator instruction rate (inst/s)
host_mem_usage                               26700104                       # Number of bytes of host memory used
host_op_rate                                     2552                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                104347.26                       # Real time elapsed on the host
host_tick_rate                                 479278                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   259956828                       # Number of instructions simulated
sim_ops                                     266266654                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050011                       # Number of seconds simulated
sim_ticks                                 50011305000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.398779                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  212342                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               293295                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4505                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             16697                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            250183                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              42066                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           50923                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8857                       # Number of indirect misses.
system.cpu.branchPred.lookups                  473721                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   86538                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5328                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2657344                       # Number of instructions committed
system.cpu.committedOps                       3004087                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.259430                       # CPI: cycles per instruction
system.cpu.discardedOps                         52306                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1386822                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            717306                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           340246                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7438624                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.234773                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4506                       # number of quiesce instructions executed
system.cpu.numCycles                         11318771                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4506                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1656895     55.15%     55.15% # Class of committed instruction
system.cpu.op_class_0::IntMult                  15167      0.50%     55.66% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::MemRead                 802316     26.71%     82.37% # Class of committed instruction
system.cpu.op_class_0::MemWrite                529709     17.63%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3004087                       # Class of committed instruction
system.cpu.quiesceCycles                     68699317                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3880147                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          276                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5443                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10987                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2088221                       # Transaction distribution
system.membus.trans_dist::ReadResp            2092278                       # Transaction distribution
system.membus.trans_dist::WriteReq            1265830                       # Transaction distribution
system.membus.trans_dist::WriteResp           1265826                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3071                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2350                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1504                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1505                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            239                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3818                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1019                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        14949                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        70992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       105166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6618900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6618900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6724642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        22144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        36412                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       515072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       100305                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       673933                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    211803936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    211803936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               212493165                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3363697                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000089                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.009412                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3363399     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     298      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3363697                       # Request fanout histogram
system.membus.reqLayer6.occupancy          9101726945                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            89606750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1469859                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17964497                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           79529618                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12940878908                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1201000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2601606                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2601592                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4352847                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4352847                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1204                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        23620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        45400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        70992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       233704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       106496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       352488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       114688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13279486                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     13451518                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13908892                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          810                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1892                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25982                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        71345                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       100305                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3738452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1703936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5638996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1835008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    212471552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    215224064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    221505585                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        23519682375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             47.0                       # Network utilization (%)
system.acctest.local_bus.numRequests         15339927                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          764                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.23                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18928835600                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  12159927000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         24.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       917504                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1458176                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        28672                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       188416                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3931271                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     18345932                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2948453                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3931271                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29156928                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3931271                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2948453                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6879724                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3931271                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     18345932                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6879724                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6879724                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     36036652                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        50700                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       198156                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1587                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149043                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2948453                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6879724                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9828178                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2948453                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1013771                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3962224                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2948453                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9828178                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1013771                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13790402                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2083669                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2083669                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1225783                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1225779                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        57460                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6553706                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1590                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6618900                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1837908                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    209718720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    211803936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4150129                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4150129    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4150129                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9911692695                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11644086000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     90391208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1835008                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1835008                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     94061224                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1842440                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1903444                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3745884                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     22597802                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        57344                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        57344                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     22712490                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       460610                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        59508                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       520118                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1807415503                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     36691864                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     36691864                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1880799231                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     36840470                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38060275                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     74900745                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1844255974                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     74752139                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     36691864                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1955699976                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1703936                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    136052736                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     76419264                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    214175936                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     77398016                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    136052736                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    213450752                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        53248                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     34013184                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2388102                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     36454534                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     19349504                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4251648                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     23601152                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     34071017                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2720439629                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1528039790                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4282550435                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1547610405                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2720439629                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4268050034                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     34071017                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4268050034                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4248479419                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8550600469                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15296                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        22144                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        37440                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15296                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15296                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          239                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          346                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          585                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       305851                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       442780                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         748631                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       305851                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       305851                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       305851                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       442780                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        748631                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         2900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    133300224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        50700                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         318464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          133672288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       196544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1835008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     76418496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        78646656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           58                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2082816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2088645                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3071                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        28672                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1194039                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1228854                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        57987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2665401833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1013771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6367840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2672841431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3929991                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     36691864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1528024434                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3931271                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1572577560                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3929991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     36749851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4193426266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3931271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1013771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6367840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4245418991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3068.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     28730.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3276855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4917.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000155984250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3101                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3102                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3756412                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1306390                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2088645                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1228854                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2088645                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1228854                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     59                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            130537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            130638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            130503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            130507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            130491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            130709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            130512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            130518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            130531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            130543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           130502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           130517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           130517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           130596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           130492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           130473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             76781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             76880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             76791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             76801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             76801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             76858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             76790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             76790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             76801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             76805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            76786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            76789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            76778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            76830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            76788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            76778                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  68443582945                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10442930000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            123268965445                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32770.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59020.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      4080                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1948177                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1143524                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2088642                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1228854                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   11072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1835636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   74270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   73800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   73444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  87840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 201360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 192279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  90609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  26606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  29543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  20200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  19140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  17146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  15142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  13168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  12156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  11187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  11044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  11013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  11086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  11168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   5066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   8290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11487                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       225732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.568249                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   865.132958                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.132008                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5374      2.38%      2.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5481      2.43%      4.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3351      1.48%      6.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3766      1.67%      7.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3567      1.58%      9.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3903      1.73%     11.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2982      1.32%     12.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3746      1.66%     14.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       193562     85.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       225732                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     673.305287                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    903.635095                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1916     61.77%     61.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.03%     61.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      0.03%     61.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            2      0.06%     61.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.03%     61.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.06%     61.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.03%     62.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            2      0.06%     62.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            2      0.06%     62.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            2      0.06%     62.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            2      0.06%     62.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            2      0.06%     62.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            3      0.10%     62.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            3      0.10%     62.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            3      0.10%     62.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087          295      9.51%     72.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            3      0.10%     72.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.03%     72.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.03%     72.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            2      0.06%     72.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.03%     72.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.03%     72.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            3      0.10%     72.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.03%     72.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            1      0.03%     72.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            3      0.10%     72.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111          845     27.24%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2239            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2240-2303            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3102                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     396.256691                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     86.688053                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    483.040620                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1789     57.69%     57.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            67      2.16%     59.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            35      1.13%     60.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            9      0.29%     61.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            7      0.23%     61.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            6      0.19%     61.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           16      0.52%     62.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.03%     62.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.10%     62.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.03%     62.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      0.10%     62.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            5      0.16%     62.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            5      0.16%     62.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            3      0.10%     62.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.03%     62.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            2      0.06%     62.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            2      0.06%     63.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.03%     63.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            2      0.06%     63.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.03%     63.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.03%     63.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            3      0.10%     63.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           94      3.03%     66.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1043     33.63%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1216-1247            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3101                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              133669504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                78646208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               133672288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             78646656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2672.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1572.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2672.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1572.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50011349625                       # Total gap between requests
system.mem_ctrls.avgGap                      15075.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         2900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    133300224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        50700                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       314688                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       197568                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1835008                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     76417024                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 57986.889164359942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2665401832.645638942719                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1013770.786425189232                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6292337.302535897121                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3950466.799456642941                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 36691863.969556480646                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1527995000.330425262451                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3931271.139595337678                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           58                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2082816                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4976                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3071                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        28672                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1194039                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      3623505                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 122903433625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    151228850                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    210679465                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12792398720                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  25394984640                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 957924987190                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3350004130                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     62474.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59008.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    190224.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42339.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4165548.26                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    885706.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    802256.03                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1090496.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         111389706.899989                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         77744167.199994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3798668531.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1707806795.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478779947.099897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1019977691.962456                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     232801545.000009                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7427168384.662694                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        148.509790                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11734269595                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705430000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35573887405                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9012                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4506                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9529310.336218                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2610732.442671                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4506    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        76500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12433500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4506                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    217265632625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42939072375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1040617                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1040617                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1040617                       # number of overall hits
system.cpu.icache.overall_hits::total         1040617                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          239                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            239                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          239                       # number of overall misses
system.cpu.icache.overall_misses::total           239                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10379375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10379375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10379375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10379375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1040856                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1040856                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1040856                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1040856                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000230                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000230                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43428.347280                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43428.347280                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43428.347280                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43428.347280                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          239                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          239                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          239                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          239                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10000500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10000500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10000500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10000500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000230                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000230                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000230                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000230                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41843.096234                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41843.096234                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41843.096234                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41843.096234                       # average overall mshr miss latency
system.cpu.icache.replacements                     98                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1040617                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1040617                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          239                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           239                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10379375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10379375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1040856                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1040856                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43428.347280                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43428.347280                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          239                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          239                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10000500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10000500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41843.096234                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41843.096234                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           409.456773                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            30206848                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                98                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          308233.142857                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   409.456773                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.799720                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.799720                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          411                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.802734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2081951                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2081951                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1286559                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1286559                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1286559                       # number of overall hits
system.cpu.dcache.overall_hits::total         1286559                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6651                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6651                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6651                       # number of overall misses
system.cpu.dcache.overall_misses::total          6651                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    484204500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    484204500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    484204500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    484204500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1293210                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1293210                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1293210                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1293210                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005143                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005143                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72801.759134                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72801.759134                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72801.759134                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72801.759134                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3071                       # number of writebacks
system.cpu.dcache.writebacks::total              3071                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1329                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1329                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1329                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1329                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5322                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5322                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        44599                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        44599                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    388982125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    388982125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    388982125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    388982125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     98826000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     98826000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004115                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004115                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004115                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004115                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73089.463548                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73089.463548                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73089.463548                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73089.463548                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2215.879280                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2215.879280                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5323                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       799726                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          799726                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3823                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3823                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    290177250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    290177250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       803549                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       803549                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004758                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004758                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75903.021188                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75903.021188                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3818                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3818                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4552                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4552                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    284119625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    284119625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     98826000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     98826000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004751                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004751                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74415.826349                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74415.826349                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21710.456942                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21710.456942                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       486833                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         486833                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2828                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2828                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    194027250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    194027250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       489661                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       489661                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005775                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005775                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68609.352900                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68609.352900                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1324                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1324                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1504                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1504                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        40047                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        40047                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    104862500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    104862500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003072                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003072                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69722.406915                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69722.406915                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              566440                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5323                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            106.413676                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          361                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5178163                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5178163                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 260204705000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               260207711875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2491                       # Simulator instruction rate (inst/s)
host_mem_usage                               26700104                       # Number of bytes of host memory used
host_op_rate                                     2552                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                104347.85                       # Real time elapsed on the host
host_tick_rate                                 479304                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   259957985                       # Number of instructions simulated
sim_ops                                     266268079                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050014                       # Number of seconds simulated
sim_ticks                                 50014311875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.378940                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  212396                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               293450                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4505                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             16717                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            250221                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              42066                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           50923                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8857                       # Number of indirect misses.
system.cpu.branchPred.lookups                  473951                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   86597                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5328                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2658501                       # Number of instructions committed
system.cpu.committedOps                       3005512                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.259386                       # CPI: cycles per instruction
system.cpu.discardedOps                         52362                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1387626                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            717667                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           340362                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7441891                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.234776                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4506                       # number of quiesce instructions executed
system.cpu.numCycles                         11323582                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4506                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1657725     55.16%     55.16% # Class of committed instruction
system.cpu.op_class_0::IntMult                  15168      0.50%     55.66% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.66% # Class of committed instruction
system.cpu.op_class_0::MemRead                 802640     26.71%     82.37% # Class of committed instruction
system.cpu.op_class_0::MemWrite                529978     17.63%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3005512                       # Class of committed instruction
system.cpu.quiesceCycles                     68699317                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3881691                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          276                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5461                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11021                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2088221                       # Transaction distribution
system.membus.trans_dist::ReadResp            2092295                       # Transaction distribution
system.membus.trans_dist::WriteReq            1266266                       # Transaction distribution
system.membus.trans_dist::WriteResp           1266263                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3078                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2359                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1504                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1505                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            243                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3831                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          587                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          587                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1021                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        14986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        70992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       105205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6619773                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6619773                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6725565                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        22208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        36412                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       516288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       100305                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       675213                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    211831840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    211831840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               212522605                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3364157                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000089                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.009443                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3363857     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     300      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3364157                       # Request fanout histogram
system.membus.reqLayer6.occupancy          9103972945                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            89606750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1482562                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17964497                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           79598118                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12941329281                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1221000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2602495                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2602493                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4352847                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4352847                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1204                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        23620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        45400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        70992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       233704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       106496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       352488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       114688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13281276                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     13453308                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13910682                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          810                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1892                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25982                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        71345                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       100305                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3738452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1703936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5638996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1835008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    212500384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    215252896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    221534417                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        23522391500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             47.0                       # Network utilization (%)
system.acctest.local_bus.numRequests         15342161                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          764                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.23                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18930725751                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  12162630000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         24.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       917504                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1458176                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        28672                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       188416                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3931035                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     18344829                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2948276                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3931035                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29155175                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3931035                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2948276                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6879311                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3931035                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     18344829                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6879311                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6879311                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     36034486                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        50700                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       198156                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1587                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149043                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2948276                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6879311                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9827587                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2948276                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1013710                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3961986                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2948276                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9827587                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1013710                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13789573                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2083669                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2083669                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1226219                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1226216                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        57460                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6554579                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1590                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6619773                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1837908                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    209746624                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    211831840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4150999                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4150999    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4150999                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9914313195                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11644523000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     90397536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1835008                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1835008                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     94067552                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1842568                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1903444                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3746012                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     22599384                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        57344                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        57344                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     22714072                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       460642                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        59508                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       520150                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1807433365                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     36689658                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     36689658                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1880812681                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     36840815                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38057986                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     74898801                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1844274180                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     74747644                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     36689658                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1955711482                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1703936                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    136052736                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     76447712                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    214204384                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     77398016                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    136052736                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    213450752                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        53248                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     34013184                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2388991                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     36455423                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     19349504                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4251648                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     23601152                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     34068968                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2720276075                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1528516721                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4282861764                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1547517362                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2720276075                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4267793437                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     34068968                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4267793437                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4248792796                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8550655202                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15552                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        22208                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        37760                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15552                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15552                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          243                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          347                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          590                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       310951                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       444033                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         754984                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       310951                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       310951                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       310951                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       444033                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        754984                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         2900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    133300224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        50700                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         319232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          133673056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       196992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1835008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     76446400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        78675008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           58                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2082816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4988                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2088657                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3078                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        28672                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1194475                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1229297                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        57983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2665241588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1013710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6382813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2672696094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3938713                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     36689658                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1528490489                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3931035                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1573049894                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3938713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     36747641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4193732077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3931035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1013710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6382813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4245745988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3075.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     28730.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3277291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000155984250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3113                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3114                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3756416                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1306794                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2088657                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1229297                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2088657                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1229297                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     59                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            130537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            130640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            130503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            130511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            130491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            130709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            130514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            130518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            130535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            130543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           130502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           130517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           130517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           130596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           130492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           130473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             76809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             76898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             76807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             76802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             76811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             76874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             76822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             76823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             76833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             76837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            76819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            76821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            76812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            76862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            76821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            76810                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  68444621195                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10442990000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            123270318695                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32770.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59020.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      4086                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1948180                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1143902                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2088654                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1229297                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   11072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1835636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   74270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   73800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   73444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  87840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 201360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 192279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  90609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  26607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  29544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  20207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  19144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  17156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  15151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  13169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  12167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  11215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  11079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  11049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  11125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  11211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   5095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   8309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11512                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       225777                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.497004                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   864.964662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.247961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5389      2.39%      2.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5484      2.43%      4.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3352      1.48%      6.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3767      1.67%      7.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3568      1.58%      9.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3905      1.73%     11.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2983      1.32%     12.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3746      1.66%     14.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       193583     85.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       225777                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3114                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     670.714515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    902.853453                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1928     61.91%     61.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.03%     61.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      0.03%     61.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            2      0.06%     62.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.03%     62.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.06%     62.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.03%     62.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            2      0.06%     62.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            2      0.06%     62.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            2      0.06%     62.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            2      0.06%     62.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            2      0.06%     62.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            3      0.10%     62.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            3      0.10%     62.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            3      0.10%     62.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087          295      9.47%     72.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            3      0.10%     72.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.03%     72.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.03%     72.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            2      0.06%     72.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.03%     72.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.03%     72.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            3      0.10%     72.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.03%     72.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            1      0.03%     72.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            3      0.10%     72.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111          845     27.14%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2239            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2240-2303            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3114                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3113                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     394.861870                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     86.345891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    482.630756                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1796     57.69%     57.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            71      2.28%     59.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            36      1.16%     61.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            9      0.29%     61.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            7      0.22%     61.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            6      0.19%     61.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           16      0.51%     62.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.03%     62.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.10%     62.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.03%     62.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      0.10%     62.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            5      0.16%     62.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            5      0.16%     62.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            3      0.10%     63.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.03%     63.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            2      0.06%     63.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            2      0.06%     63.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.03%     63.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            2      0.06%     63.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.03%     63.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.03%     63.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            3      0.10%     63.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           94      3.02%     66.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1043     33.50%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1216-1247            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3113                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              133670272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                78672704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               133673056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             78675008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2672.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1573.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2672.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1573.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50014356000                       # Total gap between requests
system.mem_ctrls.avgGap                      15073.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         2900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    133300224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        50700                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       315456                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       197952                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1835008                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     76443136                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 57983.402975690740                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2665241587.910980224609                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1013709.838230179506                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6307314.610034310259                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3957907.098566873930                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 36689658.044005624950                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1528425227.383976697922                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3931034.790429174434                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           58                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2082816                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4988                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3078                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        28672                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1194475                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      3623505                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 122903433625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    151228850                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    212032715                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12795141095                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  25394984640                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 958101871690                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3350004130                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     62474.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59008.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    190224.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42508.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4156965.92                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    885706.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    802111.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1090496.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         111411911.024989                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         77760009.599994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3798690356.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1708377982.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478817110.799897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1020058004.849956                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     232802232.300009                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7427917607.325194                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        148.515841                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11734269595                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35576684280                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9012                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4506                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9529310.336218                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2610732.442671                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4506    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        76500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12433500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4506                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    217268639500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42939072375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1041003                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1041003                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1041003                       # number of overall hits
system.cpu.icache.overall_hits::total         1041003                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          243                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            243                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          243                       # number of overall misses
system.cpu.icache.overall_misses::total           243                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10551875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10551875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10551875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10551875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1041246                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1041246                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1041246                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1041246                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000233                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000233                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000233                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000233                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43423.353909                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43423.353909                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43423.353909                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43423.353909                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          243                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          243                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          243                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          243                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10167000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10167000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10167000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10167000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000233                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000233                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000233                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000233                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41839.506173                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41839.506173                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41839.506173                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41839.506173                       # average overall mshr miss latency
system.cpu.icache.replacements                    101                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1041003                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1041003                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          243                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           243                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10551875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10551875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1041246                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1041246                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000233                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000233                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43423.353909                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43423.353909                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          243                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          243                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10167000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10167000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41839.506173                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41839.506173                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           409.456925                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            79430725                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               513                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          154835.721248                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   409.456925                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.799721                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.799721                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2082735                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2082735                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1287156                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1287156                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1287156                       # number of overall hits
system.cpu.dcache.overall_hits::total         1287156                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6664                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6664                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6664                       # number of overall misses
system.cpu.dcache.overall_misses::total          6664                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    486198875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    486198875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    486198875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    486198875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1293820                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1293820                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1293820                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1293820                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005151                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005151                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005151                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005151                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72959.014856                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72959.014856                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72959.014856                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72959.014856                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3078                       # number of writebacks
system.cpu.dcache.writebacks::total              3078                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1329                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1329                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1329                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1329                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5335                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5335                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5335                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5335                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        44599                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        44599                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    390957000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    390957000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    390957000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    390957000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     98826000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     98826000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004123                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004123                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004123                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004123                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73281.537020                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73281.537020                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73281.537020                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73281.537020                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2215.879280                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2215.879280                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5336                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       800054                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          800054                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3836                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3836                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    292171625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    292171625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       803890                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       803890                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004772                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004772                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76165.699948                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76165.699948                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3831                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3831                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4552                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4552                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    286094500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    286094500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     98826000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     98826000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004766                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004766                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74678.804490                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74678.804490                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21710.456942                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21710.456942                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       487102                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         487102                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2828                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2828                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    194027250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    194027250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       489930                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       489930                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005772                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005772                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68609.352900                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68609.352900                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1324                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1324                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1504                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1504                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        40047                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        40047                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    104862500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    104862500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003070                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003070                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69722.406915                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69722.406915                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1310876                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5848                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            224.158003                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          350                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5180616                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5180616                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 260207711875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
