$date
	Wed Apr 17 15:34:37 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module NAND_GATE_tb $end
$scope module DUT $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 # out $end
$upscope $end
$upscope $end
$scope module NOR_GATE_tb $end
$scope module NOR $end
$var wire 1 $ in0 $end
$var wire 1 % in1 $end
$var wire 1 & n_in0 $end
$var wire 1 ' n_in1 $end
$var wire 1 ( out $end
$var wire 1 ) n_out $end
$scope module NAND $end
$var wire 1 & in0 $end
$var wire 1 ' in1 $end
$var wire 1 ) out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
1(
1'
1&
0%
0$
1#
0"
0!
$end
#2
0(
1)
0&
1$
1!
#4
0'
1&
1%
0$
1"
0!
#6
0#
0&
1$
1!
#8
