// Seed: 3119657477
module module_0 (
    input uwire id_0,
    output tri1 id_1
    , id_12,
    input tri1 id_2,
    input wire id_3,
    output tri0 id_4,
    output uwire id_5,
    input tri id_6,
    output supply1 id_7,
    output supply0 id_8,
    input wire id_9,
    output wor id_10
);
  assign id_12 = 1 - id_2;
  assign module_1.id_5 = 0;
  time id_13;
endmodule
module module_1 (
    output wand  id_0,
    output wire  id_1,
    output tri0  id_2,
    input  tri   id_3,
    output uwire id_4,
    input  tri0  id_5,
    output logic id_6,
    input  uwire id_7,
    input  tri1  id_8
);
  initial @(1) id_6 <= 1;
  tri id_10;
  assign id_0 = id_10;
  assign id_6 = 1;
  wire id_11;
  wire id_12, id_13;
  wire id_14;
  module_0 modCall_1 (
      id_7,
      id_10,
      id_5,
      id_8,
      id_4,
      id_0,
      id_5,
      id_4,
      id_10,
      id_5,
      id_10
  );
endmodule
