[EFX-0000 INFO] Efinix FPGA Synthesis.
[EFX-0000 INFO] Version: 2023.1.150.5.11
[EFX-0000 INFO] Compiled: Oct  4 2023.
[EFX-0000 INFO] 
[EFX-0000 INFO] Copyright (C) 2013 - 2023 Efinix Inc. All rights reserved.

-- Analyzing Verilog file 'S:/DevTools/Efinity/sim_models/maplib/efinix_peri_lib.v' (VERI-1482)
S:/DevTools/Efinity/sim_models/maplib/efinix_peri_lib.v(8): INFO: compiling module 'EFX_IBUF' (VERI-1018)
S:/DevTools/Efinity/sim_models/maplib/efinix_peri_lib.v(16): INFO: compiling module 'EFX_OBUF' (VERI-1018)
S:/DevTools/Efinity/sim_models/maplib/efinix_peri_lib.v(23): INFO: compiling module 'EFX_IO_BUF' (VERI-1018)
S:/DevTools/Efinity/sim_models/maplib/efinix_peri_lib.v(33): INFO: compiling module 'EFX_CLKOUT' (VERI-1018)
S:/DevTools/Efinity/sim_models/maplib/efinix_peri_lib.v(41): INFO: compiling module 'EFX_IREG' (VERI-1018)
S:/DevTools/Efinity/sim_models/maplib/efinix_peri_lib.v(51): INFO: compiling module 'EFX_OREG' (VERI-1018)
S:/DevTools/Efinity/sim_models/maplib/efinix_peri_lib.v(60): INFO: compiling module 'EFX_IOREG' (VERI-1018)
S:/DevTools/Efinity/sim_models/maplib/efinix_peri_lib.v(75): INFO: compiling module 'EFX_IDDIO' (VERI-1018)
S:/DevTools/Efinity/sim_models/maplib/efinix_peri_lib.v(87): INFO: compiling module 'EFX_ODDIO' (VERI-1018)
S:/DevTools/Efinity/sim_models/maplib/efinix_peri_lib.v(99): INFO: compiling module 'EFX_GPIO_V1' (VERI-1018)
S:/DevTools/Efinity/sim_models/maplib/efinix_peri_lib.v(118): INFO: compiling module 'EFX_PLL_V1' (VERI-1018)
S:/DevTools/Efinity/sim_models/maplib/efinix_peri_lib.v(136): INFO: compiling module 'EFX_OSC_V1' (VERI-1018)
INFO: Read project database "F:/Project/yls/Project5/simplify_full_led_fill++_vs1/DDR3_MC.xml"
INFO: ***** Beginning Analysis ... *****
INFO: default VHDL library search path is now "S:/DevTools/Efinity/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
-- Analyzing Verilog file 'S:/DevTools/Efinity/sim_models/maplib/efinix_maplib.v' (VERI-1482)
-- Analyzing Verilog file 'S:/DevTools/Efinity/sim_models/maplib/efinix_peri_lib.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_axi.v' (VERI-1482)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_axi.v(1): INFO: analyzing included file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3/ddr3_controller.vh' (VERI-1328)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_axi.v(1): INFO: back to file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_axi.v' (VERI-2320)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v' (VERI-1482)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(250): INFO: analyzing included file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3/ddr3_controller.vh' (VERI-1328)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(250): INFO: back to file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v' (VERI-2320)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(0): INFO: undeclared symbol '**', assumed default net type '**' (VERI-2561)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(0): INFO: undeclared symbol '**', assumed default net type '**' (VERI-2561)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(559): INFO: analyzing included file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3/ddr3_controller.vh' (VERI-1328)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(559): INFO: back to file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v' (VERI-2320)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(1541): INFO: analyzing included file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3/ddr3_controller.vh' (VERI-1328)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(1541): INFO: back to file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v' (VERI-2320)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(1857): INFO: analyzing included file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3/ddr3_controller.vh' (VERI-1328)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(1857): INFO: back to file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v' (VERI-2320)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\top_module\example_top.v' (VERI-1482)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\top_module\example_top.v(1): INFO: analyzing included file 'ddr3_controller.vh' (VERI-1328)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\top_module\example_top.v(1): INFO: back to file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\top_module\example_top.v' (VERI-2320)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\top_module\example_top.v(330): INFO: undeclared symbol 'hdmi_rx_ref_clk', assumed default net type 'wire' (VERI-2561)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\top_module\example_top.v(910): INFO: undeclared symbol 'Axi0Clk', assumed default net type 'wire' (VERI-2561)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\top_module\example_top.v(911): INFO: undeclared symbol 'axi0_rst_n', assumed default net type 'wire' (VERI-2561)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_in\phasealign_v1.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_in\dvi_decoder.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_in\syncbase.v' (VERI-1482)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_in\syncbase.v(34): WARNING: redeclaration of ANSI port 'oout' is not allowed (VERI-1372)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_in\frame_bitslip.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_in\i2c_edid.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_in\tmds_decoder.v' (VERI-1482)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_in\tmds_decoder.v(46): WARNING: redeclaration of ANSI port 'pc0' is not allowed (VERI-1372)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_in\tmds_decoder.v(47): WARNING: redeclaration of ANSI port 'pc1' is not allowed (VERI-1372)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_in\tmds_decoder.v(48): WARNING: redeclaration of ANSI port 'pvde' is not allowed (VERI-1372)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_in\tmds_decoder.v(49): WARNING: redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_in\tmds_decoder.v(50): WARNING: redeclaration of ANSI port 'peyesize' is not allowed (VERI-1372)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_in\decoder.v' (VERI-1482)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_in\decoder.v(44): WARNING: redeclaration of ANSI port 'pdatain' is not allowed (VERI-1372)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_in\decoder.v(45): WARNING: redeclaration of ANSI port 'pc0' is not allowed (VERI-1372)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_in\decoder.v(46): WARNING: redeclaration of ANSI port 'pc1' is not allowed (VERI-1372)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_in\decoder.v(47): WARNING: redeclaration of ANSI port 'pvde' is not allowed (VERI-1372)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_tx\encode.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_tx\dvi_encoder.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_tx\serdes_4b_10to1.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_rx\hdmi_rx.v' (VERI-1482)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_rx\hdmi_rx.v(46): INFO: undeclared symbol 'rx_hpd', assumed default net type 'wire' (VERI-2561)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_rx\simple_dual_port_ram.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_rx\I2Cslave.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_in\channelbond.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\ddr_rx_buffer.v' (VERI-1482)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\ddr_rx_buffer.v(124): INFO: undeclared symbol 'fifo_wrusedw', assumed default net type 'wire' (VERI-2561)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\ddr_rx_buffer.v(129): INFO: undeclared symbol 'fifo_rd_en', assumed default net type 'wire' (VERI-2561)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\ddr_rx_buffer.v(131): INFO: undeclared symbol 'fifo_rd_empty', assumed default net type 'wire' (VERI-2561)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\Axi4FullDeplex.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\DdrWrCtrl.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\ddr_tx_buffer.v' (VERI-1482)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\ddr_tx_buffer.v(443): INFO: undeclared symbol 'fifo_rd_en', assumed default net type 'wire' (VERI-2561)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\DdrRdCtrl.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\frame_buffer.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\rst_n_piple.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\vid_rx_align.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\frame_info_det.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\DC_FIFO.v' (VERI-1482)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\DC_FIFO.v(743): WARNING: parameter 'TCo_C' becomes localparam in 'GrayDecode' with formal parameter declaration list (VERI-1199)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\data_tx.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\bank_switch.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\yuv_2rgb\ycbcr_to_rgb.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\yuv_2rgb\yuv444_yuv422.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\rgb_to_ycbcr.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v' (VERI-1482)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v(52): WARNING: redeclaration of ANSI port 'o_v_sync' is not allowed (VERI-1372)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v(53): WARNING: redeclaration of ANSI port 'o_h_sync' is not allowed (VERI-1372)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v(54): WARNING: redeclaration of ANSI port 'o_de' is not allowed (VERI-1372)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v(62): WARNING: redeclaration of ANSI port 'y_out' is not allowed (VERI-1372)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\uart\uart_rx.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\uart\uart_group.v' (VERI-1482)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\uart\uart_group.v(89): INFO: undeclared symbol 'checksum_end', assumed default net type 'wire' (VERI-2561)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\uart\uart_top.v' (VERI-1482)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\uart\uart_top.v(40): INFO: undeclared symbol 'tx_over', assumed default net type 'wire' (VERI-2561)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\uart\cmd_parse.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\uart\uart_parse.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\uart\uart_manage.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\uart\uart_tx.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\uart\uart_debug.v' (VERI-1482)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\uart\uart_debug.v(81): INFO: undeclared symbol 'tx_over', assumed default net type 'wire' (VERI-2561)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\fill_brank.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\ramDualPort.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\streamScaler.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\algorithm.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\ramFifo.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\ram_char.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\fifo.v' (VERI-1482)
-- Analyzing Verilog file 'F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\image_cut.v' (VERI-1482)
-- Analyzing Verilog file 'F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/efx_ddr3_axi_1\efx_ddr3_axi_1.v' (VERI-1482)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/efx_ddr3_axi_1\efx_ddr3_axi_1.v(244): INFO: analyzing included file 'F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/efx_ddr3_axi_1/ddr3_controller.vh' (VERI-1328)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/efx_ddr3_axi_1/ddr3_controller.vh(1): WARNING: macro 'DDR3_MODE' is redefined (VERI-1295)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/efx_ddr3_axi_1/ddr3_controller.vh(23): WARNING: macro 'RAM_INIT' is redefined (VERI-1295)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/efx_ddr3_axi_1/ddr3_controller.vh(24): WARNING: macro 'RAM_WAITING' is redefined (VERI-1295)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/efx_ddr3_axi_1/ddr3_controller.vh(25): WARNING: macro 'BRAM_LEN' is redefined (VERI-1295)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/efx_ddr3_axi_1\efx_ddr3_axi_1.v(244): INFO: back to file 'F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/efx_ddr3_axi_1\efx_ddr3_axi_1.v' (VERI-2320)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/efx_ddr3_axi_1\efx_ddr3_axi_1.v(0): INFO: undeclared symbol '**', assumed default net type '**' (VERI-2561)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/efx_ddr3_axi_1\efx_ddr3_axi_1.v(0): INFO: undeclared symbol '**', assumed default net type '**' (VERI-2561)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/efx_ddr3_axi_1\efx_ddr3_axi_1.v(551): INFO: analyzing included file 'F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/efx_ddr3_axi_1/ddr3_controller.vh' (VERI-1328)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/efx_ddr3_axi_1\efx_ddr3_axi_1.v(551): INFO: back to file 'F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/efx_ddr3_axi_1\efx_ddr3_axi_1.v' (VERI-2320)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/efx_ddr3_axi_1\efx_ddr3_axi_1.v(1545): INFO: analyzing included file 'F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/efx_ddr3_axi_1/ddr3_controller.vh' (VERI-1328)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/efx_ddr3_axi_1\efx_ddr3_axi_1.v(1545): INFO: back to file 'F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/efx_ddr3_axi_1\efx_ddr3_axi_1.v' (VERI-2320)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/efx_ddr3_axi_1\efx_ddr3_axi_1.v(1799): INFO: analyzing included file 'F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/efx_ddr3_axi_1/ddr3_controller.vh' (VERI-1328)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/efx_ddr3_axi_1\efx_ddr3_axi_1.v(1799): INFO: back to file 'F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/efx_ddr3_axi_1\efx_ddr3_axi_1.v' (VERI-2320)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/efx_ddr3_axi_1\efx_ddr3_axi_1.v(2102): INFO: analyzing included file 'F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/efx_ddr3_axi_1/ddr3_controller.vh' (VERI-1328)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/efx_ddr3_axi_1\efx_ddr3_axi_1.v(2102): INFO: back to file 'F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/efx_ddr3_axi_1\efx_ddr3_axi_1.v' (VERI-2320)
-- Analyzing Verilog file 'F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/fifo_efinity\fifo_efinity.v' (VERI-1482)
INFO: Analysis took 0.209915 seconds.
INFO: 	Analysis took 0.1875 seconds (approximately) in total CPU time.
INFO: Analysis virtual memory usage: begin = 55.968 MB, end = 60.792 MB, delta = 4.824 MB
INFO: 	Analysis peak virtual memory usage = 60.792 MB
INFO: Analysis resident set memory usage: begin = 58.508 MB, end = 65.192 MB, delta = 6.684 MB
INFO: 	Analysis peak resident set memory usage = 65.196 MB
INFO: ***** Ending Analysis ... *****
INFO: ***** Beginning Elaboration ... *****
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\top_module\example_top.v(553): WARNING: port 'o_bresp' remains unconnected for this instance (VERI-1927)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\top_module\example_top.v(742): WARNING: port 'vs' remains unconnected for this instance (VERI-1927)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\top_module\example_top.v(3): INFO: compiling module 'example_top' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_rx\hdmi_rx.v(3): INFO: compiling module 'hdmi_rx' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_rx\I2Cslave.v(87): INFO: compiling module 'I2Cslave(I2C_ADDR=7'b1010000)' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_rx\simple_dual_port_ram.v(14): INFO: compiling module 'simple_dual_port_ram(RAM_INIT_FILE="./ram_init_file.inithex")' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_rx\simple_dual_port_ram.v(31): INFO: extracting RAM for identifier 'ram' (VERI-2571)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_rx\hdmi_rx.v(84): WARNING: actual bit length 8 differs from formal bit length 9 for port 'waddr' (VERI-1330)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_rx\hdmi_rx.v(85): WARNING: actual bit length 8 differs from formal bit length 9 for port 'raddr' (VERI-1330)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_in\dvi_decoder.v(22): INFO: compiling module 'dvi_decoder' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_in\tmds_decoder.v(22): INFO: compiling module 'tmds_decoder(kCtlTknCount=300)' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_in\frame_bitslip.v(3): INFO: compiling module 'frame_bitslip' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_in\frame_bitslip.v(36): WARNING: expression size 5 truncated to fit in target size 4 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_in\phasealign_v1.v(2): INFO: compiling module 'phasealign_v1' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_in\decoder.v(22): INFO: compiling module 'decoder' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_in\channelbond.v(22): INFO: compiling module 'channelbond' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_rx\simple_dual_port_ram.v(14): INFO: compiling module 'simple_dual_port_ram(DATA_WIDTH=10,ADDR_WIDTH=4)' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_rx\simple_dual_port_ram.v(31): INFO: extracting RAM for identifier 'ram' (VERI-2571)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_rx\simple_dual_port_ram.v(41): WARNING: illegal entry at ram_init_file.inithex:17 for index 16 in range [0:15] (VERI-2588)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_in\tmds_decoder.v(55): WARNING: net 'palignerr_int' does not have a driver (VDB-1002)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_tx\dvi_encoder.v(2): INFO: compiling module 'dvi_encoder' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_tx\encode.v(46): INFO: compiling module 'encode' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_tx\encode.v(167): WARNING: expression size 9 truncated to fit in target size 8 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_axi.v(713): WARNING: port 'cal_fail_log' remains unconnected for this instance (VERI-1927)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_axi.v(3): INFO: compiling module 'efx_ddr3_axi' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v(13): INFO: compiling module 'Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_DEPTH=32)' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v(87): WARNING: expression size 32 truncated to fit in target size 6 (VERI-1209)
S:/DevTools/Efinity/sim_models/maplib/efinix_maplib.v(926): INFO: compiling module 'EFX_SRL8' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_axi.v(451): WARNING: actual bit length 2 differs from formal bit length 8 for port 'O_Rd_Data' (VERI-1330)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v(13): INFO: compiling module 'Ddr_Ctrl_Sc_Fifo(DATA_DEPTH=32)' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v(87): WARNING: expression size 32 truncated to fit in target size 6 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v(13): INFO: compiling module 'Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=48,DATA_DEPTH=32)' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v(87): WARNING: expression size 32 truncated to fit in target size 6 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_axi.v(499): WARNING: actual bit length 50 differs from formal bit length 48 for port 'O_Rd_Data' (VERI-1330)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(49): INFO: compiling module 'efx_ddr3_soft_controller' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(1795): INFO: compiling module 'efx_ddr3_soft_controller_6407b0f71fba4e5b90898b565f250ce8' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(0): INFO: compiling module '**' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(0): WARNING: port '**' remains unconnected for this instance (VERI-1927)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(0): INFO: compiling module '**' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(0): INFO: compiling module '**' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(0): INFO: compiling module '**' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(0): INFO: compiling module '**' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(0): INFO: compiling module '**' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(0): INFO: extracting RAM for identifier '**' (VERI-2571)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(0): INFO: compiling module '**' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(0): INFO: compiling module '**' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(0): INFO: compiling module '**' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(0): INFO: extracting RAM for identifier '**' (VERI-2571)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(0): INFO: compiling module '**' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(0): INFO: extracting RAM for identifier '**' (VERI-2571)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(0): INFO: compiling module '**' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(0): INFO: extracting RAM for identifier '**' (VERI-2571)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(0): INFO: compiling module '**' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(0): INFO: extracting RAM for identifier '**' (VERI-2571)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(0): INFO: compiling module '**' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(0): INFO: extracting RAM for identifier '**' (VERI-2571)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(0): INFO: compiling module '**' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(0): INFO: compiling module '**' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(0): INFO: extracting RAM for identifier '**' (VERI-2571)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(0): WARNING: expression size ** truncated to fit in target size ** (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(0): WARNING: net '**' does not have a driver (VDB-1002)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(0): INFO: compiling module '**' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(0): INFO: compiling module '**' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v(0): INFO: compiling module '**' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\top_module\example_top.v(543): WARNING: actual bit length 4 differs from formal bit length 8 for port 'o_rid' (VERI-1330)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\top_module\example_top.v(666): WARNING: expression size 16 truncated to fit in target size 11 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\top_module\example_top.v(667): WARNING: expression size 16 truncated to fit in target size 11 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\top_module\example_top.v(668): WARNING: expression size 16 truncated to fit in target size 11 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\top_module\example_top.v(669): WARNING: expression size 16 truncated to fit in target size 11 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\top_module\example_top.v(679): WARNING: expression size 32 truncated to fit in target size 11 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\top_module\example_top.v(680): WARNING: expression size 32 truncated to fit in target size 11 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\top_module\example_top.v(684): WARNING: expression size 16 truncated to fit in target size 11 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\top_module\example_top.v(685): WARNING: expression size 16 truncated to fit in target size 11 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\top_module\example_top.v(686): WARNING: expression size 16 truncated to fit in target size 11 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\top_module\example_top.v(687): WARNING: expression size 16 truncated to fit in target size 11 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\top_module\example_top.v(696): WARNING: expression size 16 truncated to fit in target size 11 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\top_module\example_top.v(697): WARNING: expression size 16 truncated to fit in target size 11 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\top_module\example_top.v(698): WARNING: expression size 16 truncated to fit in target size 11 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\top_module\example_top.v(699): WARNING: expression size 16 truncated to fit in target size 11 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\algorithm.v(137): WARNING: port 'almost_full_o' remains unconnected for this instance (VERI-1927)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\algorithm.v(3): INFO: compiling module 'algorithm(H_DISP=13'b011110000000,V_DISP=13'b010000111000)' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\algorithm.v(49): WARNING: expression size 32 truncated to fit in target size 11 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\algorithm.v(50): WARNING: expression size 32 truncated to fit in target size 11 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\algorithm.v(52): WARNING: expression size 26 truncated to fit in target size 18 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\algorithm.v(53): WARNING: expression size 26 truncated to fit in target size 18 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\image_cut.v(2): INFO: compiling module 'image_cut(H_DISP=13'b011110000000,V_DISP=13'b010000111000)' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\image_cut.v(41): WARNING: expression size 13 truncated to fit in target size 12 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\image_cut.v(51): WARNING: expression size 13 truncated to fit in target size 12 (VERI-1209)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/fifo_efinity\fifo_efinity.v(109): WARNING: port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/fifo_efinity\fifo_efinity.v(49): INFO: compiling module 'fifo_efinity' (VERI-1018)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/fifo_efinity\fifo_efinity.v(390): INFO: compiling module 'efx_fifo_top_3ff2a4dd19414732877dc89370bd190f_renamed_due_excessive_length_1' (VERI-1018)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/fifo_efinity\fifo_efinity.v(682): INFO: compiling module 'efx_fifo_ram_3ff2a4dd19414732877dc89370bd190f(FAMILY="TITANIUM",WR_DEPTH=2048,RD_DEPTH=2048,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=11,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/fifo_efinity\fifo_efinity.v(719): INFO: extracting RAM for identifier 'ram' (VERI-2571)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/fifo_efinity\fifo_efinity.v(1000): INFO: compiling module 'efx_fifo_ctl_3ff2a4dd19414732877dc89370bd190f_renamed_due_excessive_length_2' (VERI-1018)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/fifo_efinity\fifo_efinity.v(1276): WARNING: expression size 32 truncated to fit in target size 12 (VERI-1209)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/fifo_efinity\fifo_efinity.v(1277): WARNING: expression size 32 truncated to fit in target size 12 (VERI-1209)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/fifo_efinity\fifo_efinity.v(301): INFO: compiling module 'efx_fifo_bin2gray_3ff2a4dd19414732877dc89370bd190f(WIDTH=12)' (VERI-1018)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/fifo_efinity\fifo_efinity.v(130): INFO: compiling module 'efx_fifo_datasync_3ff2a4dd19414732877dc89370bd190f(STAGE=2,WIDTH=12)' (VERI-1018)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/fifo_efinity\fifo_efinity.v(213): INFO: compiling module 'efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=12)' (VERI-1018)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/fifo_efinity\fifo_efinity.v(213): INFO: compiling module 'efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=11)' (VERI-1018)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/fifo_efinity\fifo_efinity.v(213): INFO: compiling module 'efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=10)' (VERI-1018)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/fifo_efinity\fifo_efinity.v(213): INFO: compiling module 'efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=9)' (VERI-1018)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/fifo_efinity\fifo_efinity.v(213): INFO: compiling module 'efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=8)' (VERI-1018)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/fifo_efinity\fifo_efinity.v(213): INFO: compiling module 'efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=7)' (VERI-1018)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/fifo_efinity\fifo_efinity.v(213): INFO: compiling module 'efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=6)' (VERI-1018)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/fifo_efinity\fifo_efinity.v(213): INFO: compiling module 'efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f' (VERI-1018)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/fifo_efinity\fifo_efinity.v(213): INFO: compiling module 'efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=4)' (VERI-1018)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/fifo_efinity\fifo_efinity.v(213): INFO: compiling module 'efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=3)' (VERI-1018)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/fifo_efinity\fifo_efinity.v(213): INFO: compiling module 'efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=2)' (VERI-1018)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/fifo_efinity\fifo_efinity.v(104): WARNING: actual bit length 11 differs from formal bit length 12 for port 'wr_datacount_o' (VERI-1330)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/fifo_efinity\fifo_efinity.v(107): WARNING: actual bit length 11 differs from formal bit length 12 for port 'rd_datacount_o' (VERI-1330)
F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/fifo_efinity\fifo_efinity.v(89): WARNING: input port 'a_wr_rst_i' is not connected on this instance (VDB-1013)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\streamScaler.v(4): INFO: compiling module 'streamScaler(CHANNELS=3,DISCARD_CNT_WIDTH=2,BUFFER_SIZE=3)' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\streamScaler.v(161): WARNING: expression size 12 truncated to fit in target size 11 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\streamScaler.v(170): WARNING: expression size 12 truncated to fit in target size 11 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\streamScaler.v(171): WARNING: expression size 31 truncated to fit in target size 25 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\streamScaler.v(206): WARNING: expression size 31 truncated to fit in target size 25 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\streamScaler.v(390): WARNING: expression size 12 truncated to fit in target size 11 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\streamScaler.v(393): WARNING: expression size 12 truncated to fit in target size 11 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\streamScaler.v(461): WARNING: expression size 32 truncated to fit in target size 2 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\streamScaler.v(500): WARNING: expression size 12 truncated to fit in target size 11 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\streamScaler.v(504): WARNING: expression size 12 truncated to fit in target size 11 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\ramFifo.v(6): INFO: compiling module 'ramFifo(DATA_WIDTH=24,ADDRESS_WIDTH=11,BUFFER_SIZE=3)' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\ramDualPort.v(4): INFO: compiling module 'ramDualPort(DATA_WIDTH=24,ADDRESS_WIDTH=11)' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\ramDualPort.v(15): INFO: extracting RAM for identifier 'ram' (VERI-2571)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\ramFifo.v(97): WARNING: actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\ramFifo.v(98): WARNING: actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\ramFifo.v(97): WARNING: actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\ramFifo.v(98): WARNING: actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\ramFifo.v(97): WARNING: actual bit length 32 differs from formal bit length 11 for port 'addrB' (VERI-1330)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\ramFifo.v(98): WARNING: actual bit length 32 differs from formal bit length 24 for port 'dataB' (VERI-1330)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\ramFifo.v(129): WARNING: expression size 32 truncated to fit in target size 2 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\ramFifo.v(131): WARNING: expression size 3 truncated to fit in target size 2 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\ramFifo.v(136): WARNING: expression size 32 truncated to fit in target size 2 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\ramFifo.v(138): WARNING: expression size 32 truncated to fit in target size 2 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\ramFifo.v(73): WARNING: net 'ramDataOutA[7][23]' does not have a driver (VDB-1002)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\ramFifo.v(74): WARNING: net 'ramDataOutB[7][23]' does not have a driver (VDB-1002)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\algorithm.v(161): WARNING: actual bit length 32 differs from formal bit length 1 for port 'nextDout' (VERI-1330)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\algorithm.v(172): WARNING: actual bit length 32 differs from formal bit length 2 for port 'inputDiscardCnt' (VERI-1330)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\algorithm.v(173): WARNING: actual bit length 32 differs from formal bit length 25 for port 'leftOffset' (VERI-1330)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\algorithm.v(174): WARNING: actual bit length 32 differs from formal bit length 14 for port 'topFracOffset' (VERI-1330)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\fill_brank.v(3): INFO: compiling module 'fill_brank(H_DISP=13'b011110000000)' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\fill_brank.v(26): WARNING: expression size 32 truncated to fit in target size 12 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\fill_brank.v(33): WARNING: expression size 13 truncated to fit in target size 12 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\fill_brank.v(40): WARNING: expression size 13 truncated to fit in target size 12 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\rgb_to_ycbcr.v(13): INFO: compiling module 'rgb_to_ycbcr' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\yuv_2rgb\yuv444_yuv422.v(8): INFO: compiling module 'yuv444_yuv422' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\yuv_2rgb\rgb2yuv_yuv2rgb_v1.0\yuv422_2_ycbcr444.v(16): INFO: compiling module 'yuv422_2_ycbcr444' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\yuv_2rgb\ycbcr_to_rgb.v(18): INFO: compiling module 'ycbcr_to_rgb' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\frame_buffer.v(167): WARNING: port 'fifo_wr_overflow' remains unconnected for this instance (VERI-1927)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\frame_buffer.v(236): WARNING: port 'rd_addr_error' remains unconnected for this instance (VERI-1927)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\frame_buffer.v(2): INFO: compiling module 'frame_buffer(AXI_WR_ID=8'b10101010,AXI_RD_ID=8'b01010101,AXI_DATA_WIDTH=128,MAX_VID_WIDTH=1920,MAX_VID_HIGHT=1080,BURST_LEN=64)' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\rst_n_piple.v(1): INFO: compiling module 'rst_n_piple' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\ddr_rx_buffer.v(133): WARNING: port 'DataVal' remains unconnected for this instance (VERI-1927)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\ddr_rx_buffer.v(3): INFO: compiling module 'ddr_rx_buffer(AXI_DDR_WIDTH=128,AXI_WR_ID=8'b10101010,BURST_LEN=64)' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\vid_rx_align.v(3): INFO: compiling module 'vid_rx_align(AXI_DDR_WIDTH=128)' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\frame_info_det.v(3): INFO: compiling module 'frame_info_det' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\ddr_rx_buffer.v(105): WARNING: actual bit length 32 differs from formal bit length 24 for port 'frame_cnt' (VERI-1330)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\DC_FIFO.v(111): INFO: compiling module 'DC_FIFO(DATA_WIDTH=128,FIFO_DEPTH=2048)' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\DC_FIFO.v(208): INFO: extracting RAM for identifier 'FifoBuff' (VERI-2571)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\DC_FIFO.v(536): INFO: compiling module 'FifoAddrCnt(CounterWidth_C=11)' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\DC_FIFO.v(628): INFO: compiling module 'GrayCnt(CounterWidth_C=11)' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\DC_FIFO.v(732): INFO: compiling module 'GrayDecode(DataWidht_C=11)' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\ddr_rx_buffer.v(124): WARNING: actual bit length 1 differs from formal bit length 12 for port 'WrDNum' (VERI-1330)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\ddr_rx_buffer.v(182): WARNING: expression size 29 truncated to fit in target size 28 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\ddr_rx_buffer.v(187): WARNING: expression size 32 truncated to fit in target size 24 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\ddr_rx_buffer.v(188): WARNING: expression size 32 truncated to fit in target size 8 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\DdrWrCtrl.v(14): INFO: compiling module 'DdrWrCtrl(AXI_WR_ID=8'b10101010,AXI_DATA_WIDTH=128)' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\frame_buffer.v(153): WARNING: actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\ddr_tx_buffer.v(447): WARNING: port 'DataVal' remains unconnected for this instance (VERI-1927)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\ddr_tx_buffer.v(621): WARNING: port 'fifo_rd_underflow' remains unconnected for this instance (VERI-1927)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\ddr_tx_buffer.v(3): INFO: compiling module 'ddr_tx_buffer(AXI_RD_ID=8'b01010101,AXI_DDR_WIDTH=128,BURST_LEN=64)' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\ddr_tx_buffer.v(206): WARNING: expression size 3 truncated to fit in target size 2 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\ddr_tx_buffer.v(214): WARNING: expression size 29 truncated to fit in target size 28 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\ddr_tx_buffer.v(216): WARNING: expression size 32 truncated to fit in target size 24 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\ddr_tx_buffer.v(217): WARNING: expression size 32 truncated to fit in target size 8 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\DdrRdCtrl.v(16): INFO: compiling module 'DdrRdCtrl(AXI_RD_ID=8'b01010101,AXI_DATA_WIDTH=128)' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\DC_FIFO.v(111): INFO: compiling module 'DC_FIFO(DATA_WIDTH=128)' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\DC_FIFO.v(208): INFO: extracting RAM for identifier 'FifoBuff' (VERI-2571)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\DC_FIFO.v(536): INFO: compiling module 'FifoAddrCnt' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\DC_FIFO.v(628): INFO: compiling module 'GrayCnt' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\DC_FIFO.v(732): INFO: compiling module 'GrayDecode(DataWidht_C=9)' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\ddr_tx_buffer.v(438): WARNING: actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\data_tx.v(149): WARNING: port 'DataVal' remains unconnected for this instance (VERI-1927)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\data_tx.v(2): INFO: compiling module 'data_tx(FIFO_ALMOST_FULL=450)' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\DC_FIFO.v(111): INFO: compiling module 'DC_FIFO(DATA_WIDTH=16)' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\DC_FIFO.v(208): INFO: extracting RAM for identifier 'FifoBuff' (VERI-2571)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\data_tx.v(140): WARNING: actual bit length 9 differs from formal bit length 10 for port 'WrDNum' (VERI-1330)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\ram_char.v(1): INFO: compiling module 'ram_char' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\ram_char.v(6): INFO: extracting RAM for identifier 'ram' (VERI-2571)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\ram_char.v(6): WARNING: net 'ram' does not have a driver (VDB-1002)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\frame_buffer.v(216): WARNING: actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\bank_switch.v(3): INFO: compiling module 'bank_switch(FB_NUM=3,AXI_DATA_WIDTH=128)' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\Axi4FullDeplex.v(4): INFO: compiling module 'Axi4FullDeplex(AXI_DATA_WIDTH=128)' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\top_module\example_top.v(918): WARNING: actual bit length 1 differs from formal bit length 2 for port 'AWLOCK' (VERI-1330)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\top_module\example_top.v(938): WARNING: actual bit length 1 differs from formal bit length 2 for port 'ARLOCK' (VERI-1330)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\top_module\example_top.v(967): WARNING: actual bit length 4 differs from formal bit length 8 for port 'rid' (VERI-1330)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\uart\uart_top.v(1): INFO: compiling module 'uart_top(CLK_RATE=32'b0100110001001011010000000,CHECKSUM_EN=1'b0)' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\uart\uart_tx.v(1): INFO: compiling module 'uart_tx(BPS_CNT=32'b01010110)' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\uart\uart_rx.v(1): INFO: compiling module 'uart_rx(BPS_CNT=32'b01010110)' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\uart\uart_rx.v(56): WARNING: expression size 17 truncated to fit in target size 16 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\uart\uart_rx.v(94): WARNING: expression size 2 truncated to fit in target size 1 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\uart\uart_rx.v(96): WARNING: expression size 2 truncated to fit in target size 1 (VERI-1209)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\uart\uart_rx.v(169): WARNING: net 'frame_error_r[1]' does not have a driver (VDB-1002)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\top_module\example_top.v(996): WARNING: actual bit length 32 differs from formal bit length 1 for port 'rst_n' (VERI-1330)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\uart\uart_parse.v(1): INFO: compiling module 'uart_parse' (VERI-1018)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\top_module\example_top.v(1008): WARNING: actual bit length 32 differs from formal bit length 1 for port 'rst_n' (VERI-1330)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\top_module\example_top.v(330): WARNING: net 'hdmi_rx_ref_clk' does not have a driver (VDB-1002)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\top_module\example_top.v(910): WARNING: net 'Axi0Clk' does not have a driver (VDB-1002)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\top_module\example_top.v(911): WARNING: net 'axi0_rst_n' does not have a driver (VDB-1002)
F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\top_module\example_top.v(764): WARNING: input port 'line_end' remains unconnected for this instance (VDB-1053)
INFO: Elaboration took 0.382115 seconds.
INFO: 	Elaboration took 0.390625 seconds (approximately) in total CPU time.
INFO: Elaboration virtual memory usage: begin = 60.792 MB, end = 130.252 MB, delta = 69.46 MB
INFO: 	Elaboration peak virtual memory usage = 130.252 MB
INFO: Elaboration resident set memory usage: begin = 65.204 MB, end = 133.216 MB, delta = 68.012 MB
INFO: 	Elaboration peak resident set memory usage = 133.22 MB
INFO: ***** Ending Elaboration ... *****
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
INFO: ***** Beginning Reading Mapping Library ... *****
-- Analyzing Verilog file 'S:/DevTools/Efinity/sim_models/maplib/efinix_maplib.v' (VERI-1482)
S:/DevTools/Efinity/sim_models/maplib/efinix_maplib.v(8): INFO: compiling module 'EFX_ADD' (VERI-1018)
S:/DevTools/Efinity/sim_models/maplib/efinix_maplib.v(21): INFO: compiling module 'EFX_FF' (VERI-1018)
S:/DevTools/Efinity/sim_models/maplib/efinix_maplib.v(38): INFO: compiling module 'EFX_COMB4' (VERI-1018)
S:/DevTools/Efinity/sim_models/maplib/efinix_maplib.v(48): INFO: compiling module 'EFX_GBUFCE' (VERI-1018)
S:/DevTools/Efinity/sim_models/maplib/efinix_maplib.v(57): INFO: compiling module 'EFX_IDDR' (VERI-1018)
S:/DevTools/Efinity/sim_models/maplib/efinix_maplib.v(71): INFO: compiling module 'EFX_ODDR' (VERI-1018)
S:/DevTools/Efinity/sim_models/maplib/efinix_maplib.v(87): INFO: compiling module 'EFX_IOBUF' (VERI-1018)
S:/DevTools/Efinity/sim_models/maplib/efinix_maplib.v(99): INFO: compiling module 'EFX_LUT4' (VERI-1018)
S:/DevTools/Efinity/sim_models/maplib/efinix_maplib.v(107): INFO: compiling module 'EFX_MULT' (VERI-1018)
S:/DevTools/Efinity/sim_models/maplib/efinix_maplib.v(142): INFO: compiling module 'EFX_DSP48' (VERI-1018)
S:/DevTools/Efinity/sim_models/maplib/efinix_maplib.v(198): INFO: compiling module 'EFX_DSP24' (VERI-1018)
S:/DevTools/Efinity/sim_models/maplib/efinix_maplib.v(251): INFO: compiling module 'EFX_DSP12' (VERI-1018)
S:/DevTools/Efinity/sim_models/maplib/efinix_maplib.v(304): INFO: compiling module 'EFX_RAM_4K' (VERI-1018)
S:/DevTools/Efinity/sim_models/maplib/efinix_maplib.v(364): INFO: compiling module 'EFX_RAM_5K' (VERI-1018)
S:/DevTools/Efinity/sim_models/maplib/efinix_maplib.v(436): INFO: compiling module 'EFX_DPRAM_5K' (VERI-1018)
S:/DevTools/Efinity/sim_models/maplib/efinix_maplib.v(541): INFO: compiling module 'RAMB5' (VERI-1018)
S:/DevTools/Efinity/sim_models/maplib/efinix_maplib.v(603): INFO: compiling module 'EFX_RAM_10K' (VERI-1018)
S:/DevTools/Efinity/sim_models/maplib/efinix_maplib.v(695): INFO: compiling module 'EFX_RAM10' (VERI-1018)
S:/DevTools/Efinity/sim_models/maplib/efinix_maplib.v(796): INFO: compiling module 'EFX_DPRAM10' (VERI-1018)
S:/DevTools/Efinity/sim_models/maplib/efinix_maplib.v(926): INFO: compiling module 'EFX_SRL8' (VERI-1018)
INFO: Reading Mapping Library took 0.0144179 seconds.
INFO: 	Reading Mapping Library took 0.015625 seconds (approximately) in total CPU time.
INFO: Reading Mapping Library virtual memory usage: begin = 132.832 MB, end = 132.832 MB, delta = 0 MB
INFO: 	Reading Mapping Library peak virtual memory usage = 137.46 MB
INFO: Reading Mapping Library resident set memory usage: begin = 135.856 MB, end = 135.864 MB, delta = 0.008 MB
INFO: 	Reading Mapping Library peak resident set memory usage = 139.788 MB
INFO: ***** Ending Reading Mapping Library ... *****
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[31]. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:35)
[EFX-0200 WARNING] The above message was generated too many times, subsequent similar messages will be muted.
[EFX-0266 WARNING] Module Instance 'u_I2Cslave_edid' input pin tied to constant (clr_in=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (raddr[8]=0).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'u_simple_dual_port_ram' input pin tied to constant (re=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'palignerr_int'. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\hdmi_in\tmds_decoder.v:55)
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encr' input pin tied to constant (c1=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c0=0).
[EFX-0266 WARNING] Module Instance 'encg' input pin tied to constant (c1=0).
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] The above message was generated too many times, subsequent similar messages will be muted.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/fifo_efinity\fifo_efinity.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\ramDualPort.v:15)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'FifoBuff'. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\DC_FIFO.v:208)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'FifoBuff'. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\DC_FIFO.v:208)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'FifoBuff'. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\frame_buffer\DC_FIFO.v:208)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2Cslave(I2C_ADDR=7'b1010000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2Cslave(I2C_ADDR=7'b1010000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram(RAM_INIT_FILE="./ram_init_file.inithex")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram(RAM_INIT_FILE="./ram_init_file.inithex")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "hdmi_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "hdmi_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_bitslip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_bitslip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phasealign_v1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phasealign_v1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "decoder" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "decoder" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram(DATA_WIDTH=10,ADDR_WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "simple_dual_port_ram(DATA_WIDTH=10,ADDR_WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "channelbond" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "channelbond" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_decoder(kCtlTknCount=300)" begin
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/fifo_efinity\fifo_efinity.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/fifo_efinity\fifo_efinity.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (F:/Project/yls/Project5/simplify_full_led_fill++_vs1\ip/fifo_efinity\fifo_efinity.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[7][23]'. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\ramFifo.v:73)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[7][22]'. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\ramFifo.v:73)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[7][21]'. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\ramFifo.v:73)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ramDataOutA[7][20]'. (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\ramFifo.v:73)
[EFX-0201 WARNING] The above message was generated too many times, subsequent similar messages will be muted.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_decoder(kCtlTknCount=300)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dvi_decoder" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dvi_decoder" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "encode" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "encode" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dvi_encoder" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dvi_encoder" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_6407b0f71fba4e5b90898b565f250ce8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_6407b0f71fba4e5b90898b565f250ce8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_6407b0f71fba4e5b90898b565f250ce8(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_6407b0f71fba4e5b90898b565f250ce8(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_6407b0f71fba4e5b90898b565f250ce8(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_6407b0f71fba4e5b90898b565f250ce8(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_6407b0f71fba4e5b90898b565f250ce8(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_6407b0f71fba4e5b90898b565f250ce8(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_6407b0f71fba4e5b90898b565f250ce8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_6407b0f71fba4e5b90898b565f250ce8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_6407b0f71fba4e5b90898b565f250ce8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_6407b0f71fba4e5b90898b565f250ce8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=128)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=128)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_6407b0f71fba4e5b90898b565f250ce8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_6407b0f71fba4e5b90898b565f250ce8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_6407b0f71fba4e5b90898b565f250ce8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_6407b0f71fba4e5b90898b565f250ce8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_6407b0f71fba4e5b90898b565f250ce8(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_6407b0f71fba4e5b90898b565f250ce8(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_6407b0f71fba4e5b90898b565f250ce8(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_6407b0f71fba4e5b90898b565f250ce8(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_6407b0f71fba4e5b90898b565f250ce8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_6407b0f71fba4e5b90898b565f250ce8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_6407b0f71fba4e5b90898b565f250ce8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_6407b0f71fba4e5b90898b565f250ce8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "image_cut(H_DISP=13'b011110000000,V_DISP=13'b010000111000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "image_cut(H_DISP=13'b011110000000,V_DISP=13'b010000111000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3ff2a4dd19414732877dc89370bd190f(FAMILY="TITANIUM",WR_DEPTH=2048,RD_DEPTH=2048,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=11,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_3ff2a4dd19414732877dc89370bd190f(FAMILY="TITANIUM",WR_DEPTH=2048,RD_DEPTH=2048,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=11,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3ff2a4dd19414732877dc89370bd190f(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_3ff2a4dd19414732877dc89370bd190f(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3ff2a4dd19414732877dc89370bd190f(STAGE=2,WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_3ff2a4dd19414732877dc89370bd190f(STAGE=2,WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3ff2a4dd19414732877dc89370bd190f_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_3ff2a4dd19414732877dc89370bd190f_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3ff2a4dd19414732877dc89370bd190f_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_3ff2a4dd19414732877dc89370bd190f_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_efinity" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_efinity" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ramDualPort(DATA_WIDTH=24,ADDRESS_WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ramDualPort(DATA_WIDTH=24,ADDRESS_WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ramFifo(DATA_WIDTH=24,ADDRESS_WIDTH=11,BUFFER_SIZE=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ramFifo(DATA_WIDTH=24,ADDRESS_WIDTH=11,BUFFER_SIZE=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamScaler(CHANNELS=3,DISCARD_CNT_WIDTH=2,BUFFER_SIZE=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamScaler(CHANNELS=3,DISCARD_CNT_WIDTH=2,BUFFER_SIZE=3)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fill_brank(H_DISP=13'b011110000000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fill_brank(H_DISP=13'b011110000000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "algorithm(H_DISP=13'b011110000000,V_DISP=13'b010000111000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "algorithm(H_DISP=13'b011110000000,V_DISP=13'b010000111000)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_to_ycbcr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_to_ycbcr" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "yuv444_yuv422" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "yuv444_yuv422" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "yuv422_2_ycbcr444" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "yuv422_2_ycbcr444" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ycbcr_to_rgb" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ycbcr_to_rgb" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rst_n_piple" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rst_n_piple" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_info_det" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_info_det" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "vid_rx_align(AXI_DDR_WIDTH=128)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "vid_rx_align(AXI_DDR_WIDTH=128)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "GrayCnt(CounterWidth_C=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "GrayCnt(CounterWidth_C=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FifoAddrCnt(CounterWidth_C=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FifoAddrCnt(CounterWidth_C=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "GrayDecode(DataWidht_C=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "GrayDecode(DataWidht_C=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DC_FIFO(DATA_WIDTH=128,FIFO_DEPTH=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DC_FIFO(DATA_WIDTH=128,FIFO_DEPTH=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrWrCtrl(AXI_WR_ID=8'b10101010,AXI_DATA_WIDTH=128)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrWrCtrl(AXI_WR_ID=8'b10101010,AXI_DATA_WIDTH=128)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_rx_buffer(AXI_DDR_WIDTH=128,AXI_WR_ID=8'b10101010,BURST_LEN=64)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_rx_buffer(AXI_DDR_WIDTH=128,AXI_WR_ID=8'b10101010,BURST_LEN=64)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrRdCtrl(AXI_RD_ID=8'b01010101,AXI_DATA_WIDTH=128)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrRdCtrl(AXI_RD_ID=8'b01010101,AXI_DATA_WIDTH=128)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "GrayCnt" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "GrayCnt" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FifoAddrCnt" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FifoAddrCnt" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "GrayDecode(DataWidht_C=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "GrayDecode(DataWidht_C=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DC_FIFO(DATA_WIDTH=128)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DC_FIFO(DATA_WIDTH=128)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DC_FIFO(DATA_WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DC_FIFO(DATA_WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_tx(FIFO_ALMOST_FULL=450)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_tx(FIFO_ALMOST_FULL=450)" end (Real time : 7s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ram_char" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ram_char" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_tx_buffer(AXI_RD_ID=8'b01010101,AXI_DDR_WIDTH=128,BURST_LEN=64)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_tx_buffer(AXI_RD_ID=8'b01010101,AXI_DDR_WIDTH=128,BURST_LEN=64)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bank_switch(FB_NUM=3,AXI_DATA_WIDTH=128)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bank_switch(FB_NUM=3,AXI_DATA_WIDTH=128)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_buffer(AXI_WR_ID=8'b10101010,AXI_RD_ID=8'b01010101,AXI_DATA_WIDTH=128,MAX_VID_WIDTH=1920,MAX_VID_HIGHT=1080,BURST_LEN=64)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "frame_buffer(AXI_WR_ID=8'b10101010,AXI_RD_ID=8'b01010101,AXI_DATA_WIDTH=128,MAX_VID_WIDTH=1920,MAX_VID_HIGHT=1080,BURST_LEN=64)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Axi4FullDeplex(AXI_DATA_WIDTH=128)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Axi4FullDeplex(AXI_DATA_WIDTH=128)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(BPS_CNT=32'b01010110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx(BPS_CNT=32'b01010110)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx(BPS_CNT=32'b01010110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx(BPS_CNT=32'b01010110)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_top(CLK_RATE=32'b0100110001001011010000000,CHECKSUM_EN=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_top(CLK_RATE=32'b0100110001001011010000000,CHECKSUM_EN=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_parse" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_parse" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'u_frame_buffer_ch0/u_ddr_tx_buffer/ram_char/ram' (12288 bits) (F:\Project\yls\Project5\simplify_full_led_fill++_vs1\source\algorithm\ram_char.v:6) because read port is not synchronous.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1446 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 8s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 9635, ed: 30461, lv: 83, pw: 22966.11
[EFX-0000 INFO] ... LUT mapping end (Real time : 39s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n6 with 1725 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 1520 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n7 with 1037 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n46 with 714 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n47 with 383 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n92 with 296 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n49 with 253 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n4 with 118 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n48 with 91 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 38 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
INFO: ***** Beginning VDB Netlist Checker ... *****
WARNING: Input/Inout Port hdmi_rx_fast_clk is unconnected and will be removed
WARNING: Input/Inout Port hdmi_tx_fast_clk is unconnected and will be removed
WARNING: Input/Inout Port hdmi_rx_clk_RX_DATA is unconnected and will be removed
WARNING: Input/Inout Port hdmi_rx_pll_LOCKED is unconnected and will be removed
WARNING: Input/Inout Port i_dqs_n_hi[1] is unconnected and will be removed
WARNING: Input/Inout Port i_dqs_n_hi[0] is unconnected and will be removed
WARNING: Input/Inout Port i_dqs_n_lo[1] is unconnected and will be removed
WARNING: Input/Inout Port i_dqs_n_lo[0] is unconnected and will be removed
WARNING: Input/Inout Port hdmi_sel is unconnected and will be removed
WARNING: CE port of EFX_DSP48 instance algorithm/scaler_inst/mult_70 is permanently disabled
WARNING: CE port of EFX_DSP48 instance algorithm/scaler_inst/mult_99_pp_0x0 is permanently disabled
WARNING: CE port of EFX_DSP24 instance rgb_to_ycbcr/mult_4 is permanently disabled
WARNING: CE port of EFX_DSP24 instance rgb_to_ycbcr/mult_6 is permanently disabled
WARNING: CE port of EFX_DSP24 instance rgb_to_ycbcr/mult_12 is permanently disabled
WARNING: CE port of EFX_DSP24 instance rgb_to_ycbcr/mult_11 is permanently disabled
WARNING: CE port of EFX_DSP24 instance rgb_to_ycbcr/mult_13 is permanently disabled
WARNING: CE port of EFX_DSP24 instance rgb_to_ycbcr/mult_18 is permanently disabled
WARNING: CE port of EFX_DSP24 instance rgb_to_ycbcr/mult_5 is permanently disabled
INFO: Found 18 warnings in the post-synthesis netlist.
INFO: VDB Netlist Checker took 0.216079 seconds.
INFO: 	VDB Netlist Checker took 0.21875 seconds (approximately) in total CPU time.
INFO: VDB Netlist Checker virtual memory usage: begin = 299.948 MB, end = 299.948 MB, delta = 0 MB
INFO: 	VDB Netlist Checker peak virtual memory usage = 308.172 MB
INFO: VDB Netlist Checker resident set memory usage: begin = 300.288 MB, end = 300.364 MB, delta = 0.076 MB
INFO: 	VDB Netlist Checker peak resident set memory usage = 308.116 MB
INFO: ***** Ending VDB Netlist Checker ... *****
-- Writing netlist 'example_top' to Verilog file 'F:/Project/yls/Project5/simplify_full_led_fill++_vs1/outflow/DDR3_MC.map.v' (VDB-1030)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	2329
[EFX-0000 INFO] EFX_LUT4        : 	9610
[EFX-0000 INFO] EFX_DSP48       : 	23
[EFX-0000 INFO] EFX_DSP24       : 	9
[EFX-0000 INFO] EFX_FF          : 	5909
[EFX-0000 INFO] EFX_SRL8        : 	524
[EFX-0000 INFO] EFX_RAM10       : 	70
[EFX-0000 INFO] EFX_DPRAM10     : 	15
[EFX-0000 INFO] =============================== 
