

================================================================
== Vitis HLS Report for 'lab4_z2'
================================================================
* Date:           Sun Oct 22 03:34:12 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab4_z2
* Solution:       sol4 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+-----------+------------+
    | Clock|  Target  | Estimated | Uncertainty|
    +------+----------+-----------+------------+
    |clk   |  14.00 ns|  11.727 ns|     1.00 ns|
    +------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131075|   131075|  1.835 ms|  1.835 ms|  131076|  131076|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop1   |    49152|    49152|         3|          -|          -|  16384|        no|
        |- Loop2   |    49152|    49152|         3|          -|          -|  16384|        no|
        |- Loop3   |    32768|    32768|         2|          -|          -|  16384|        no|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 8 
6 --> 7 
7 --> 5 
8 --> 9 
9 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 11 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_in"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %scale"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %scale, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_out1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_out1"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_out2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_out2"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%scale_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %scale"   --->   Operation 20 'read' 'scale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%tempA1 = alloca i64 1" [./source/lab4_z2.cpp:4]   --->   Operation 21 'alloca' 'tempA1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%tempA2 = alloca i64 1" [./source/lab4_z2.cpp:4]   --->   Operation 22 'alloca' 'tempA2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 23 [1/1] (1.61ns)   --->   "%store_ln5 = store i15 0, i15 %i" [./source/lab4_z2.cpp:5]   --->   Operation 23 'store' 'store_ln5' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln5 = br void" [./source/lab4_z2.cpp:5]   --->   Operation 24 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.87>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i_1 = load i15 %i" [./source/lab4_z2.cpp:5]   --->   Operation 25 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i15 %i_1" [./source/lab4_z2.cpp:5]   --->   Operation 26 'zext' 'zext_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.26ns)   --->   "%icmp_ln5 = icmp_eq  i15 %i_1, i15 16384" [./source/lab4_z2.cpp:5]   --->   Operation 27 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 2.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.14ns)   --->   "%add_ln5 = add i15 %i_1, i15 1" [./source/lab4_z2.cpp:5]   --->   Operation 29 'add' 'add_ln5' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln5 = br i1 %icmp_ln5, void %.split4, void %.preheader1.preheader" [./source/lab4_z2.cpp:5]   --->   Operation 30 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%data_in_addr = getelementptr i32 %data_in, i64 0, i64 %zext_ln5" [./source/lab4_z2.cpp:7]   --->   Operation 31 'getelementptr' 'data_in_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (3.25ns)   --->   "%data_in_load = load i14 %data_in_addr" [./source/lab4_z2.cpp:7]   --->   Operation 32 'load' 'data_in_load' <Predicate = (!icmp_ln5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 33 [1/1] (1.61ns)   --->   "%store_ln5 = store i15 %add_ln5, i15 %i" [./source/lab4_z2.cpp:5]   --->   Operation 33 'store' 'store_ln5' <Predicate = (!icmp_ln5)> <Delay = 1.61>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 34 'alloca' 'j' <Predicate = (icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.61ns)   --->   "%store_ln11 = store i15 0, i15 %j" [./source/lab4_z2.cpp:11]   --->   Operation 35 'store' 'store_ln11' <Predicate = (icmp_ln5)> <Delay = 1.61>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln11 = br void %.preheader1" [./source/lab4_z2.cpp:11]   --->   Operation 36 'br' 'br_ln11' <Predicate = (icmp_ln5)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 11.7>
ST_3 : Operation 37 [1/2] (3.25ns)   --->   "%data_in_load = load i14 %data_in_addr" [./source/lab4_z2.cpp:7]   --->   Operation 37 'load' 'data_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 38 [1/1] (8.47ns)   --->   "%res = mul i32 %data_in_load, i32 %scale_read" [./source/lab4_z2.cpp:7]   --->   Operation 38 'mul' 'res' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [./source/lab4_z2.cpp:5]   --->   Operation 39 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tempA1_addr = getelementptr i32 %tempA1, i64 0, i64 %zext_ln5" [./source/lab4_z2.cpp:8]   --->   Operation 40 'getelementptr' 'tempA1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (3.25ns)   --->   "%store_ln8 = store i32 %res, i14 %tempA1_addr" [./source/lab4_z2.cpp:8]   --->   Operation 41 'store' 'store_ln8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tempA2_addr = getelementptr i32 %tempA2, i64 0, i64 %zext_ln5" [./source/lab4_z2.cpp:9]   --->   Operation 42 'getelementptr' 'tempA2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %res, i14 %tempA2_addr" [./source/lab4_z2.cpp:9]   --->   Operation 43 'store' 'store_ln9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 44 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 3.87>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%j_1 = load i15 %j" [./source/lab4_z2.cpp:11]   --->   Operation 45 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i15 %j_1" [./source/lab4_z2.cpp:11]   --->   Operation 46 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (2.26ns)   --->   "%icmp_ln11 = icmp_eq  i15 %j_1, i15 16384" [./source/lab4_z2.cpp:11]   --->   Operation 47 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 2.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%empty_9 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 48 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (2.14ns)   --->   "%add_ln11 = add i15 %j_1, i15 1" [./source/lab4_z2.cpp:11]   --->   Operation 49 'add' 'add_ln11' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %.split2, void %.preheader.preheader" [./source/lab4_z2.cpp:11]   --->   Operation 50 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tempA1_addr_1 = getelementptr i32 %tempA1, i64 0, i64 %zext_ln11" [./source/lab4_z2.cpp:13]   --->   Operation 51 'getelementptr' 'tempA1_addr_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 52 [2/2] (3.25ns)   --->   "%tempA1_load = load i14 %tempA1_addr_1" [./source/lab4_z2.cpp:13]   --->   Operation 52 'load' 'tempA1_load' <Predicate = (!icmp_ln11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_5 : Operation 53 [1/1] (1.61ns)   --->   "%store_ln11 = store i15 %add_ln11, i15 %j" [./source/lab4_z2.cpp:11]   --->   Operation 53 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 1.61>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 54 'alloca' 'k' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.61ns)   --->   "%store_ln15 = store i15 0, i15 %k" [./source/lab4_z2.cpp:15]   --->   Operation 55 'store' 'store_ln15' <Predicate = (icmp_ln11)> <Delay = 1.61>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln15 = br void %.preheader" [./source/lab4_z2.cpp:15]   --->   Operation 56 'br' 'br_ln15' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 3.25>
ST_6 : Operation 57 [1/2] (3.25ns)   --->   "%tempA1_load = load i14 %tempA1_addr_1" [./source/lab4_z2.cpp:13]   --->   Operation 57 'load' 'tempA1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 7 <SV = 4> <Delay = 11.7>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [./source/lab4_z2.cpp:11]   --->   Operation 58 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (8.47ns)   --->   "%mul_ln13 = mul i32 %tempA1_load, i32 22" [./source/lab4_z2.cpp:13]   --->   Operation 59 'mul' 'mul_ln13' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%data_out1_addr = getelementptr i32 %data_out1, i64 0, i64 %zext_ln11" [./source/lab4_z2.cpp:13]   --->   Operation 60 'getelementptr' 'data_out1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (3.25ns)   --->   "%store_ln13 = store i32 %mul_ln13, i14 %data_out1_addr" [./source/lab4_z2.cpp:13]   --->   Operation 61 'store' 'store_ln13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 62 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 3.87>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%k_1 = load i15 %k" [./source/lab4_z2.cpp:15]   --->   Operation 63 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i15 %k_1" [./source/lab4_z2.cpp:15]   --->   Operation 64 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (2.26ns)   --->   "%icmp_ln15 = icmp_eq  i15 %k_1, i15 16384" [./source/lab4_z2.cpp:15]   --->   Operation 65 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 2.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%empty_10 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 66 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (2.14ns)   --->   "%add_ln15 = add i15 %k_1, i15 1" [./source/lab4_z2.cpp:15]   --->   Operation 67 'add' 'add_ln15' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %.split, void" [./source/lab4_z2.cpp:15]   --->   Operation 68 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%tempA2_addr_1 = getelementptr i32 %tempA2, i64 0, i64 %zext_ln15" [./source/lab4_z2.cpp:17]   --->   Operation 69 'getelementptr' 'tempA2_addr_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 70 [2/2] (3.25ns)   --->   "%tempA2_load = load i14 %tempA2_addr_1" [./source/lab4_z2.cpp:17]   --->   Operation 70 'load' 'tempA2_load' <Predicate = (!icmp_ln15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_8 : Operation 71 [1/1] (1.61ns)   --->   "%store_ln15 = store i15 %add_ln15, i15 %k" [./source/lab4_z2.cpp:15]   --->   Operation 71 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 1.61>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln19 = ret" [./source/lab4_z2.cpp:19]   --->   Operation 72 'ret' 'ret_ln19' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 9.21>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [./source/lab4_z2.cpp:15]   --->   Operation 73 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/2] (3.25ns)   --->   "%tempA2_load = load i14 %tempA2_addr_1" [./source/lab4_z2.cpp:17]   --->   Operation 74 'load' 'tempA2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_9 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln17)   --->   "%shl_ln17 = shl i32 %tempA2_load, i32 5" [./source/lab4_z2.cpp:17]   --->   Operation 75 'shl' 'shl_ln17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (2.70ns) (out node of the LUT)   --->   "%add_ln17 = add i32 %tempA2_load, i32 %shl_ln17" [./source/lab4_z2.cpp:17]   --->   Operation 76 'add' 'add_ln17' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%data_out2_addr = getelementptr i32 %data_out2, i64 0, i64 %zext_ln15" [./source/lab4_z2.cpp:17]   --->   Operation 77 'getelementptr' 'data_out2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (3.25ns)   --->   "%store_ln17 = store i32 %add_ln17, i14 %data_out2_addr" [./source/lab4_z2.cpp:17]   --->   Operation 78 'store' 'store_ln17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 79 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_out1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_out2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 0111100000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000000]
specinterface_ln0 (specinterface    ) [ 0000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
specinterface_ln0 (specinterface    ) [ 0000000000]
specinterface_ln0 (specinterface    ) [ 0000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
specinterface_ln0 (specinterface    ) [ 0000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
scale_read        (read             ) [ 0011100000]
tempA1            (alloca           ) [ 0011111100]
tempA2            (alloca           ) [ 0011111111]
store_ln5         (store            ) [ 0000000000]
br_ln5            (br               ) [ 0000000000]
i_1               (load             ) [ 0000000000]
zext_ln5          (zext             ) [ 0001100000]
icmp_ln5          (icmp             ) [ 0011100000]
empty             (speclooptripcount) [ 0000000000]
add_ln5           (add              ) [ 0000000000]
br_ln5            (br               ) [ 0000000000]
data_in_addr      (getelementptr    ) [ 0001000000]
store_ln5         (store            ) [ 0000000000]
j                 (alloca           ) [ 0011111100]
store_ln11        (store            ) [ 0000000000]
br_ln11           (br               ) [ 0000000000]
data_in_load      (load             ) [ 0000000000]
res               (mul              ) [ 0000100000]
specloopname_ln5  (specloopname     ) [ 0000000000]
tempA1_addr       (getelementptr    ) [ 0000000000]
store_ln8         (store            ) [ 0000000000]
tempA2_addr       (getelementptr    ) [ 0000000000]
store_ln9         (store            ) [ 0000000000]
br_ln0            (br               ) [ 0000000000]
j_1               (load             ) [ 0000000000]
zext_ln11         (zext             ) [ 0000001100]
icmp_ln11         (icmp             ) [ 0000011100]
empty_9           (speclooptripcount) [ 0000000000]
add_ln11          (add              ) [ 0000000000]
br_ln11           (br               ) [ 0000000000]
tempA1_addr_1     (getelementptr    ) [ 0000001000]
store_ln11        (store            ) [ 0000000000]
k                 (alloca           ) [ 0000011111]
store_ln15        (store            ) [ 0000000000]
br_ln15           (br               ) [ 0000000000]
tempA1_load       (load             ) [ 0000000100]
specloopname_ln11 (specloopname     ) [ 0000000000]
mul_ln13          (mul              ) [ 0000000000]
data_out1_addr    (getelementptr    ) [ 0000000000]
store_ln13        (store            ) [ 0000000000]
br_ln0            (br               ) [ 0000000000]
k_1               (load             ) [ 0000000000]
zext_ln15         (zext             ) [ 0000000001]
icmp_ln15         (icmp             ) [ 0000000011]
empty_10          (speclooptripcount) [ 0000000000]
add_ln15          (add              ) [ 0000000000]
br_ln15           (br               ) [ 0000000000]
tempA2_addr_1     (getelementptr    ) [ 0000000001]
store_ln15        (store            ) [ 0000000000]
ret_ln19          (ret              ) [ 0000000000]
specloopname_ln15 (specloopname     ) [ 0000000000]
tempA2_load       (load             ) [ 0000000000]
shl_ln17          (shl              ) [ 0000000000]
add_ln17          (add              ) [ 0000000000]
data_out2_addr    (getelementptr    ) [ 0000000000]
store_ln17        (store            ) [ 0000000000]
br_ln0            (br               ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="scale">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_out1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_out2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tempA1_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tempA1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tempA2_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tempA2/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="j_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="k_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/5 "/>
</bind>
</comp>

<comp id="76" class="1004" name="scale_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="data_in_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="15" slack="0"/>
<pin id="86" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_in_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="14" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_load/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="tempA1_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="15" slack="2"/>
<pin id="99" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempA1_addr/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="14" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="1"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln8/4 tempA1_load/5 "/>
</bind>
</comp>

<comp id="107" class="1004" name="tempA2_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="15" slack="2"/>
<pin id="111" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempA2_addr/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="14" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="1"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln9/4 tempA2_load/8 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tempA1_addr_1_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="15" slack="0"/>
<pin id="123" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempA1_addr_1/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="data_out1_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="15" slack="2"/>
<pin id="130" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_out1_addr/7 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln13_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="14" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/7 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tempA2_addr_1_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="15" slack="0"/>
<pin id="143" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempA2_addr_1/8 "/>
</bind>
</comp>

<comp id="146" class="1004" name="data_out2_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="15" slack="1"/>
<pin id="150" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_out2_addr/9 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln17_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="14" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/9 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln5_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="15" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_1_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="15" slack="1"/>
<pin id="166" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln5_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="15" slack="0"/>
<pin id="169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln5_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="15" slack="0"/>
<pin id="174" dir="0" index="1" bw="15" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln5/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln5_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="15" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln5_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="15" slack="0"/>
<pin id="186" dir="0" index="1" bw="15" slack="1"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln11_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="15" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="res_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="2"/>
<pin id="197" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="res/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="j_1_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="15" slack="1"/>
<pin id="201" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln11_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="15" slack="0"/>
<pin id="204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/5 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln11_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="15" slack="0"/>
<pin id="209" dir="0" index="1" bw="15" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln11_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="15" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln11_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="15" slack="0"/>
<pin id="221" dir="0" index="1" bw="15" slack="1"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln15_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="15" slack="0"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="mul_ln13_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="0" index="1" bw="6" slack="0"/>
<pin id="232" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13/7 "/>
</bind>
</comp>

<comp id="235" class="1004" name="k_1_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="15" slack="1"/>
<pin id="237" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/8 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln15_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="15" slack="0"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/8 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln15_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="15" slack="0"/>
<pin id="245" dir="0" index="1" bw="15" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/8 "/>
</bind>
</comp>

<comp id="249" class="1004" name="add_ln15_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="15" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/8 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln15_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="15" slack="0"/>
<pin id="257" dir="0" index="1" bw="15" slack="1"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/8 "/>
</bind>
</comp>

<comp id="260" class="1004" name="shl_ln17_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="4" slack="0"/>
<pin id="263" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln17/9 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln17_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/9 "/>
</bind>
</comp>

<comp id="273" class="1005" name="i_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="15" slack="0"/>
<pin id="275" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="280" class="1005" name="scale_read_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="2"/>
<pin id="282" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="scale_read "/>
</bind>
</comp>

<comp id="285" class="1005" name="zext_ln5_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="2"/>
<pin id="287" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln5 "/>
</bind>
</comp>

<comp id="294" class="1005" name="data_in_addr_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="14" slack="1"/>
<pin id="296" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="data_in_addr "/>
</bind>
</comp>

<comp id="299" class="1005" name="j_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="15" slack="0"/>
<pin id="301" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="306" class="1005" name="res_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res "/>
</bind>
</comp>

<comp id="312" class="1005" name="zext_ln11_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="2"/>
<pin id="314" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln11 "/>
</bind>
</comp>

<comp id="320" class="1005" name="tempA1_addr_1_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="14" slack="1"/>
<pin id="322" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tempA1_addr_1 "/>
</bind>
</comp>

<comp id="325" class="1005" name="k_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="15" slack="0"/>
<pin id="327" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="332" class="1005" name="tempA1_load_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tempA1_load "/>
</bind>
</comp>

<comp id="337" class="1005" name="zext_ln15_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="1"/>
<pin id="339" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15 "/>
</bind>
</comp>

<comp id="345" class="1005" name="tempA2_addr_1_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="14" slack="1"/>
<pin id="347" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tempA2_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="30" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="30" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="28" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="42" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="42" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="106"><net_src comp="95" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="42" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="118"><net_src comp="107" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="42" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="125"><net_src comp="119" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="42" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="42" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="145"><net_src comp="139" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="42" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="164" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="176"><net_src comp="164" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="34" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="164" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="40" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="32" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="89" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="199" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="211"><net_src comp="199" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="34" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="199" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="40" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="32" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="50" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="234"><net_src comp="229" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="241"><net_src comp="235" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="247"><net_src comp="235" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="34" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="235" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="40" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="113" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="54" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="113" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="260" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="272"><net_src comp="266" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="276"><net_src comp="56" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="279"><net_src comp="273" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="283"><net_src comp="76" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="288"><net_src comp="167" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="297"><net_src comp="82" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="302"><net_src comp="68" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="305"><net_src comp="299" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="309"><net_src comp="194" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="315"><net_src comp="202" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="323"><net_src comp="119" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="328"><net_src comp="72" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="335"><net_src comp="101" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="340"><net_src comp="238" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="348"><net_src comp="139" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="113" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out1 | {7 }
	Port: data_out2 | {9 }
 - Input state : 
	Port: lab4_z2 : data_in | {2 3 }
	Port: lab4_z2 : scale | {1 }
  - Chain level:
	State 1
		store_ln5 : 1
	State 2
		zext_ln5 : 1
		icmp_ln5 : 1
		add_ln5 : 1
		br_ln5 : 2
		data_in_addr : 2
		data_in_load : 3
		store_ln5 : 2
		store_ln11 : 1
	State 3
		res : 1
	State 4
		store_ln8 : 1
		store_ln9 : 1
	State 5
		zext_ln11 : 1
		icmp_ln11 : 1
		add_ln11 : 1
		br_ln11 : 2
		tempA1_addr_1 : 2
		tempA1_load : 3
		store_ln11 : 2
		store_ln15 : 1
	State 6
	State 7
		store_ln13 : 1
	State 8
		zext_ln15 : 1
		icmp_ln15 : 1
		add_ln15 : 1
		br_ln15 : 2
		tempA2_addr_1 : 2
		tempA2_load : 3
		store_ln15 : 2
	State 9
		shl_ln17 : 1
		add_ln17 : 1
		store_ln17 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |     add_ln5_fu_178    |    0    |    0    |    22   |
|    add   |    add_ln11_fu_213    |    0    |    0    |    22   |
|          |    add_ln15_fu_249    |    0    |    0    |    22   |
|          |    add_ln17_fu_266    |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|    mul   |       res_fu_194      |    3    |    0    |    21   |
|          |    mul_ln13_fu_229    |    1    |    0    |    21   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln5_fu_172    |    0    |    0    |    12   |
|   icmp   |    icmp_ln11_fu_207   |    0    |    0    |    12   |
|          |    icmp_ln15_fu_243   |    0    |    0    |    12   |
|----------|-----------------------|---------|---------|---------|
|   read   | scale_read_read_fu_76 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln5_fu_167    |    0    |    0    |    0    |
|   zext   |    zext_ln11_fu_202   |    0    |    0    |    0    |
|          |    zext_ln15_fu_238   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    shl   |    shl_ln17_fu_260    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    4    |    0    |   183   |
|----------|-----------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|tempA1|   32   |    0   |    0   |    0   |
|tempA2|   32   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+
| Total|   64   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| data_in_addr_reg_294|   14   |
|      i_reg_273      |   15   |
|      j_reg_299      |   15   |
|      k_reg_325      |   15   |
|     res_reg_306     |   32   |
|  scale_read_reg_280 |   32   |
|tempA1_addr_1_reg_320|   14   |
| tempA1_load_reg_332 |   32   |
|tempA2_addr_1_reg_345|   14   |
|  zext_ln11_reg_312  |   64   |
|  zext_ln15_reg_337  |   64   |
|   zext_ln5_reg_285  |   64   |
+---------------------+--------+
|        Total        |   375  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_101 |  p0  |   3  |  14  |   42   ||    13   |
| grp_access_fu_113 |  p0  |   3  |  14  |   42   ||    13   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   112  || 4.89486 ||    35   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |    0   |   183  |    -   |
|   Memory  |   64   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   35   |    -   |
|  Register |    -   |    -   |    -   |   375  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   64   |    4   |    4   |   375  |   218  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
