Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Thu Sep 22 03:30:32 2022
| Host              : DESKTOP-1Q96SJ0 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.386        0.000                      0               239572        0.011        0.000                      0               239572        3.500        0.000                       0                 78779  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            3.386        0.000                      0               175863        0.011        0.000                      0               175863        3.500        0.000                       0                 78779  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 5.450        0.000                      0                63709        0.120        0.000                      0                63709  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.386ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 0.585ns (9.075%)  route 5.861ns (90.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.889ns = ( 11.889 - 10.000 ) 
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.850ns (routing 0.666ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.600ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.850     2.058    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WDATA[18])
                                                      0.585     2.643 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WDATA[18]
                         net (fo=27, routed)          5.861     8.504    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_wdata[18]
    SLICE_X42Y271        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.721    11.889    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X42Y271        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg0_reg[18]/C
                         clock pessimism              0.106    11.995    
                         clock uncertainty           -0.130    11.865    
    SLICE_X42Y271        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    11.890    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg0_reg[18]
  -------------------------------------------------------------------
                         required time                         11.890    
                         arrival time                          -8.504    
  -------------------------------------------------------------------
                         slack                                  3.386    

Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.461ns  (logic 0.337ns (5.216%)  route 6.124ns (94.784%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 11.845 - 10.000 ) 
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.896ns (routing 0.666ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.600ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.896     2.104    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X53Y109        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.183 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=142, routed)         3.565     5.748    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[0]
    SLICE_X95Y286        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     5.898 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_3/O
                         net (fo=1, routed)           1.756     7.654    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_3_n_0
    SLICE_X66Y114        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     7.690 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_1/O
                         net (fo=2, routed)           0.777     8.467    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_1_n_0
    SLICE_X53Y111        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.072     8.539 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_1/O
                         net (fo=1, routed)           0.026     8.565    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]
    SLICE_X53Y111        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.677    11.845    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X53Y111        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                         clock pessimism              0.224    12.069    
                         clock uncertainty           -0.130    11.940    
    SLICE_X53Y111        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    11.965    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  3.400    

Slack (MET) :             3.412ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 0.301ns (4.701%)  route 6.102ns (95.299%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 11.849 - 10.000 ) 
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.896ns (routing 0.666ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.681ns (routing 0.600ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.896     2.104    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X53Y109        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.183 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=142, routed)         3.460     5.643    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[0]
    SLICE_X89Y286        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     5.768 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_3/O
                         net (fo=1, routed)           1.743     7.511    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_3_n_0
    SLICE_X69Y117        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     7.608 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_1/O
                         net (fo=2, routed)           0.899     8.507    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_1_n_0
    SLICE_X57Y112        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.681    11.849    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X57Y112        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[24]/C
                         clock pessimism              0.175    12.024    
                         clock uncertainty           -0.130    11.894    
    SLICE_X57Y112        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    11.919    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[24]
  -------------------------------------------------------------------
                         required time                         11.919    
                         arrival time                          -8.507    
  -------------------------------------------------------------------
                         slack                                  3.412    

Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 0.265ns (4.132%)  route 6.148ns (95.868%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.844ns = ( 11.844 - 10.000 ) 
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.896ns (routing 0.666ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.600ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.896     2.104    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X53Y109        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.183 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=142, routed)         3.565     5.748    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[0]
    SLICE_X95Y286        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     5.898 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_3/O
                         net (fo=1, routed)           1.756     7.654    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_3_n_0
    SLICE_X66Y114        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     7.690 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_1/O
                         net (fo=2, routed)           0.827     8.517    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_1_n_0
    SLICE_X53Y111        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.676    11.844    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X53Y111        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]/C
                         clock pessimism              0.224    12.068    
                         clock uncertainty           -0.130    11.939    
    SLICE_X53Y111        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    11.964    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         11.964    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.506ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 0.353ns (5.596%)  route 5.955ns (94.404%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 11.848 - 10.000 ) 
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.896ns (routing 0.666ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.680ns (routing 0.600ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.896     2.104    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X53Y109        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.183 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=142, routed)         3.460     5.643    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[0]
    SLICE_X89Y286        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     5.768 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_3/O
                         net (fo=1, routed)           1.743     7.511    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_3_n_0
    SLICE_X69Y117        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     7.608 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_1/O
                         net (fo=2, routed)           0.693     8.301    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_1_n_0
    SLICE_X57Y112        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     8.353 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_1/O
                         net (fo=1, routed)           0.059     8.412    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]
    SLICE_X57Y112        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.680    11.848    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X57Y112        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                         clock pessimism              0.175    12.023    
                         clock uncertainty           -0.130    11.893    
    SLICE_X57Y112        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    11.918    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]
  -------------------------------------------------------------------
                         required time                         11.918    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  3.506    

Slack (MET) :             3.518ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 0.416ns (6.635%)  route 5.854ns (93.365%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.821ns = ( 11.821 - 10.000 ) 
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.896ns (routing 0.666ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.600ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.896     2.104    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X53Y109        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.183 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=142, routed)         3.563     5.746    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[0]
    SLICE_X95Y286        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     5.895 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]_i_2/O
                         net (fo=1, routed)           1.783     7.678    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]_i_2_n_0
    SLICE_X68Y115        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     7.728 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]_i_1/O
                         net (fo=2, routed)           0.491     8.219    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]_i_1_n_0
    SLICE_X62Y115        LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     8.357 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[8]_i_1/O
                         net (fo=1, routed)           0.017     8.374    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]
    SLICE_X62Y115        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.653    11.821    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X62Y115        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                         clock pessimism              0.175    11.996    
                         clock uncertainty           -0.130    11.867    
    SLICE_X62Y115        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025    11.892    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                         11.892    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  3.518    

Slack (MET) :             3.574ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.214ns  (logic 0.361ns (5.809%)  route 5.853ns (94.191%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.821ns = ( 11.821 - 10.000 ) 
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.896ns (routing 0.666ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.600ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.896     2.104    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X53Y109        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.183 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=142, routed)         3.603     5.786    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[0]
    SLICE_X95Y285        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     5.822 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_3/O
                         net (fo=1, routed)           1.768     7.590    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_3_n_0
    SLICE_X66Y115        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     7.714 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_1/O
                         net (fo=2, routed)           0.433     8.147    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_1_n_0
    SLICE_X62Y115        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     8.269 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[10]_i_1/O
                         net (fo=1, routed)           0.049     8.318    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]
    SLICE_X62Y115        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.653    11.821    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X62Y115        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                         clock pessimism              0.175    11.996    
                         clock uncertainty           -0.130    11.867    
    SLICE_X62Y115        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.892    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         11.892    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                  3.574    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 0.585ns (9.345%)  route 5.675ns (90.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 11.898 - 10.000 ) 
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.850ns (routing 0.666ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.600ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.850     2.058    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WDATA[18])
                                                      0.585     2.643 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WDATA[18]
                         net (fo=27, routed)          5.675     8.318    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_wdata[18]
    SLICE_X42Y274        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.730    11.898    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X42Y274        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[18]/C
                         clock pessimism              0.106    12.004    
                         clock uncertainty           -0.130    11.874    
    SLICE_X42Y274        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    11.899    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[18]
  -------------------------------------------------------------------
                         required time                         11.899    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.588ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.202ns  (logic 0.278ns (4.482%)  route 5.924ns (95.518%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.823ns = ( 11.823 - 10.000 ) 
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.896ns (routing 0.666ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.655ns (routing 0.600ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.896     2.104    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X53Y109        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.183 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=142, routed)         3.563     5.746    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[0]
    SLICE_X95Y286        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     5.895 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]_i_2/O
                         net (fo=1, routed)           1.783     7.678    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]_i_2_n_0
    SLICE_X68Y115        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     7.728 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]_i_1/O
                         net (fo=2, routed)           0.578     8.306    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]_i_1_n_0
    SLICE_X62Y115        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.655    11.823    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X62Y115        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[8]/C
                         clock pessimism              0.175    11.998    
                         clock uncertainty           -0.130    11.869    
    SLICE_X62Y115        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    11.894    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         11.894    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  3.588    

Slack (MET) :             3.629ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.184ns  (logic 0.402ns (6.501%)  route 5.782ns (93.499%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.847ns = ( 11.847 - 10.000 ) 
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.896ns (routing 0.666ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.600ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.896     2.104    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X53Y109        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.183 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=142, routed)         3.399     5.582    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[0]
    SLICE_X95Y285        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     5.671 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[3]_i_3/O
                         net (fo=1, routed)           1.764     7.435    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[3]_i_3_n_0
    SLICE_X66Y115        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     7.558 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[3]_i_1/O
                         net (fo=2, routed)           0.603     8.161    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[3]_i_1_n_0
    SLICE_X55Y113        LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.111     8.272 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[3]_i_1/O
                         net (fo=1, routed)           0.016     8.288    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[3]
    SLICE_X55Y113        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.679    11.847    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X55Y113        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
                         clock pessimism              0.175    12.022    
                         clock uncertainty           -0.130    11.892    
    SLICE_X55Y113        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    11.917    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         11.917    
                         arrival time                          -8.288    
  -------------------------------------------------------------------
                         slack                                  3.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_5/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_in_W_ctrl/i_W_x_orig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_5/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/W_data_x_orig_reg[6][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.059ns (32.240%)  route 0.124ns (67.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.771ns (routing 0.600ns, distribution 1.171ns)
  Clock Net Delay (Destination): 2.016ns (routing 0.666ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.771     1.939    design_1_i/zcu104_5/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_in_W_ctrl/clk
    SLICE_X80Y169        FDCE                                         r  design_1_i/zcu104_5/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_in_W_ctrl/i_W_x_orig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y169        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.998 r  design_1_i/zcu104_5/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_in_W_ctrl/i_W_x_orig_reg[2]/Q
                         net (fo=20, routed)          0.124     2.122    design_1_i/zcu104_5/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/W_data_x_orig_reg[0][7]_0[2]
    SLICE_X81Y168        FDCE                                         r  design_1_i/zcu104_5/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/W_data_x_orig_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       2.016     2.224    design_1_i/zcu104_5/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X81Y168        FDCE                                         r  design_1_i/zcu104_5/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/W_data_x_orig_reg[6][2]/C
                         clock pessimism             -0.175     2.049    
    SLICE_X81Y168        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.111    design_1_i/zcu104_5/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/W_data_x_orig_reg[6][2]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_7/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_y_dest_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_7/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_img_height_reg[19][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.058ns (25.000%)  route 0.174ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.822ns (routing 0.600ns, distribution 1.222ns)
  Clock Net Delay (Destination): 2.129ns (routing 0.666ns, distribution 1.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.822     1.990    design_1_i/zcu104_7/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/clk
    SLICE_X85Y274        FDCE                                         r  design_1_i/zcu104_7/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_y_dest_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y274        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.048 r  design_1_i/zcu104_7/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_y_dest_reg[5]/Q
                         net (fo=20, routed)          0.174     2.222    design_1_i/zcu104_7/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_img_height_reg[0][7]_0[5]
    SLICE_X90Y274        FDCE                                         r  design_1_i/zcu104_7/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_img_height_reg[19][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       2.129     2.337    design_1_i/zcu104_7/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X90Y274        FDCE                                         r  design_1_i/zcu104_7/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_img_height_reg[19][5]/C
                         clock pessimism             -0.189     2.148    
    SLICE_X90Y274        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.210    design_1_i/zcu104_7/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_img_height_reg[19][5]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_7/inst/router_wrapper/wrp_router/Control_flux/i_PE_pixel_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_7/inst/router_wrapper/wrp_router/out_pe_controller_inst/i_PE_pixel_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.061ns (32.973%)  route 0.124ns (67.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Net Delay (Source):      1.832ns (routing 0.600ns, distribution 1.232ns)
  Clock Net Delay (Destination): 2.090ns (routing 0.666ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.832     2.000    design_1_i/zcu104_7/inst/router_wrapper/wrp_router/Control_flux/clk
    SLICE_X80Y291        FDCE                                         r  design_1_i/zcu104_7/inst/router_wrapper/wrp_router/Control_flux/i_PE_pixel_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y291        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.061 r  design_1_i/zcu104_7/inst/router_wrapper/wrp_router/Control_flux/i_PE_pixel_reg[14]/Q
                         net (fo=1, routed)           0.124     2.185    design_1_i/zcu104_7/inst/router_wrapper/wrp_router/out_pe_controller_inst/D[14]
    SLICE_X81Y294        FDCE                                         r  design_1_i/zcu104_7/inst/router_wrapper/wrp_router/out_pe_controller_inst/i_PE_pixel_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       2.090     2.298    design_1_i/zcu104_7/inst/router_wrapper/wrp_router/out_pe_controller_inst/clk
    SLICE_X81Y294        FDCE                                         r  design_1_i/zcu104_7/inst/router_wrapper/wrp_router/out_pe_controller_inst/i_PE_pixel_reg[14]/C
                         clock pessimism             -0.186     2.112    
    SLICE_X81Y294        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.060     2.172    design_1_i/zcu104_7/inst/router_wrapper/wrp_router/out_pe_controller_inst/i_PE_pixel_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_0/inst/pm_wrapper/signal_i_PM_step_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_step_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.060ns (33.520%)  route 0.119ns (66.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.795ns (routing 0.600ns, distribution 1.195ns)
  Clock Net Delay (Destination): 2.046ns (routing 0.666ns, distribution 1.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.795     1.963    design_1_i/zcu104_0/inst/pm_wrapper/clk
    SLICE_X77Y51         FDCE                                         r  design_1_i/zcu104_0/inst/pm_wrapper/signal_i_PM_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y51         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.023 r  design_1_i/zcu104_0/inst/pm_wrapper/signal_i_PM_step_reg[4]/Q
                         net (fo=1, routed)           0.119     2.142    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/signal_out_pm_in_router_data[30]
    SLICE_X80Y50         FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_step_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       2.046     2.254    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/clk
    SLICE_X80Y50         FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_step_reg[4]/C
                         clock pessimism             -0.187     2.067    
    SLICE_X80Y50         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.129    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_step_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_6/inst/pm_wrapper/signal_i_PM_pixel_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_pixel_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.058ns (46.774%)  route 0.066ns (53.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      1.745ns (routing 0.600ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.990ns (routing 0.666ns, distribution 1.324ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.745     1.913    design_1_i/zcu104_6/inst/pm_wrapper/clk
    SLICE_X60Y305        FDCE                                         r  design_1_i/zcu104_6/inst/pm_wrapper/signal_i_PM_pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y305        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.971 r  design_1_i/zcu104_6/inst/pm_wrapper/signal_i_PM_pixel_reg[4]/Q
                         net (fo=1, routed)           0.066     2.037    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/signal_out_pm_in_router_data[51]
    SLICE_X60Y306        FDCE                                         r  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.990     2.198    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/clk
    SLICE_X60Y306        FDCE                                         r  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_pixel_reg[4]/C
                         clock pessimism             -0.236     1.962    
    SLICE_X60Y306        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.024    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_pixel_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_5/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_in_W_ctrl/i_W_step_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_5/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/W_data_n_steps_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.059ns (31.217%)  route 0.130ns (68.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.812ns (routing 0.600ns, distribution 1.212ns)
  Clock Net Delay (Destination): 2.066ns (routing 0.666ns, distribution 1.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.812     1.980    design_1_i/zcu104_5/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_in_W_ctrl/clk
    SLICE_X78Y188        FDCE                                         r  design_1_i/zcu104_5/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_in_W_ctrl/i_W_step_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y188        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     2.039 r  design_1_i/zcu104_5/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_in_W_ctrl/i_W_step_reg[1]/Q
                         net (fo=20, routed)          0.130     2.169    design_1_i/zcu104_5/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/W_data_n_steps_reg[0][4]_0[1]
    SLICE_X79Y189        FDCE                                         r  design_1_i/zcu104_5/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/W_data_n_steps_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       2.066     2.274    design_1_i/zcu104_5/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X79Y189        FDCE                                         r  design_1_i/zcu104_5/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/W_data_n_steps_reg[2][1]/C
                         clock pessimism             -0.179     2.095    
    SLICE_X79Y189        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.060     2.155    design_1_i/zcu104_5/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/W_data_n_steps_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_7/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/i_E_x_orig_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_7/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_x_orig_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.058ns (33.333%)  route 0.116ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Net Delay (Source):      1.831ns (routing 0.600ns, distribution 1.231ns)
  Clock Net Delay (Destination): 2.075ns (routing 0.666ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.831     1.999    design_1_i/zcu104_7/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/clk
    SLICE_X78Y250        FDCE                                         r  design_1_i/zcu104_7/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/i_E_x_orig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y250        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.057 r  design_1_i/zcu104_7/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/i_E_x_orig_reg[7]/Q
                         net (fo=20, routed)          0.116     2.173    design_1_i/zcu104_7/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_x_orig_reg[0][7]_0[7]
    SLICE_X77Y251        FDCE                                         r  design_1_i/zcu104_7/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_x_orig_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       2.075     2.283    design_1_i/zcu104_7/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X77Y251        FDCE                                         r  design_1_i/zcu104_7/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_x_orig_reg[1][7]/C
                         clock pessimism             -0.186     2.097    
    SLICE_X77Y251        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     2.159    design_1_i/zcu104_7/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_x_orig_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_0/inst/router_wrapper/wrp_router/Control_flux/i_E_y_dest_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/router_wrapper/wrp_router/out_E_controller_inst/i_E_y_dest_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.059ns (31.053%)  route 0.131ns (68.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.776ns (routing 0.600ns, distribution 1.176ns)
  Clock Net Delay (Destination): 2.037ns (routing 0.666ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.776     1.944    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/Control_flux/clk
    SLICE_X77Y31         FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/Control_flux/i_E_y_dest_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y31         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.003 r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/Control_flux/i_E_y_dest_reg[7]/Q
                         net (fo=1, routed)           0.131     2.134    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/out_E_controller_inst/i_E_y_dest_reg[7]_0[7]
    SLICE_X79Y31         FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/out_E_controller_inst/i_E_y_dest_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       2.037     2.245    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/out_E_controller_inst/clk
    SLICE_X79Y31         FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/out_E_controller_inst/i_E_y_dest_reg[7]/C
                         clock pessimism             -0.187     2.058    
    SLICE_X79Y31         FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     2.120    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/out_E_controller_inst/i_E_y_dest_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_7/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_in_N_ctrl/i_N_x_dest_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_7/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_img_width_reg[7][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.059ns (23.887%)  route 0.188ns (76.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      1.767ns (routing 0.600ns, distribution 1.167ns)
  Clock Net Delay (Destination): 2.012ns (routing 0.666ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.767     1.935    design_1_i/zcu104_7/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_in_N_ctrl/clk
    SLICE_X66Y235        FDCE                                         r  design_1_i/zcu104_7/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_in_N_ctrl/i_N_x_dest_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y235        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.994 r  design_1_i/zcu104_7/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_in_N_ctrl/i_N_x_dest_reg[3]/Q
                         net (fo=20, routed)          0.188     2.182    design_1_i/zcu104_7/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_img_width_reg[0][7]_0[3]
    SLICE_X66Y253        FDCE                                         r  design_1_i/zcu104_7/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_img_width_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       2.012     2.220    design_1_i/zcu104_7/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X66Y253        FDCE                                         r  design_1_i/zcu104_7/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_img_width_reg[7][3]/C
                         clock pessimism             -0.114     2.106    
    SLICE_X66Y253        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.168    design_1_i/zcu104_7/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_img_width_reg[7][3]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_4/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_y_orig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_4/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig_reg[18][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.059ns (31.217%)  route 0.130ns (68.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      1.704ns (routing 0.600ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.949ns (routing 0.666ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.704     1.872    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/clk
    SLICE_X56Y185        FDCE                                         r  design_1_i/zcu104_4/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_y_orig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y185        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     1.931 r  design_1_i/zcu104_4/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_y_orig_reg[0]/Q
                         net (fo=20, routed)          0.130     2.061    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig_reg[0][7]_0[0]
    SLICE_X54Y187        FDCE                                         r  design_1_i/zcu104_4/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig_reg[18][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.949     2.157    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X54Y187        FDCE                                         r  design_1_i/zcu104_4/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig_reg[18][0]/C
                         clock pessimism             -0.172     1.985    
    SLICE_X54Y187        FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     2.047    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig_reg[18][0]
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y1   design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y1   design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y24  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y24  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y59  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y59  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_3/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y40  design_1_i/zcu104_5/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y40  design_1_i/zcu104_5/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y25  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_1/CLKARDCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y1   design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y24  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y40  design_1_i/zcu104_5/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y25  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y60  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_4/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y41  design_1_i/zcu104_5/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y3   design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_3/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y61  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_5/CLKBWRCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y1   design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y1   design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y1   design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y24  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y59  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_3/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y59  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_3/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y59  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_3/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y59  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_3/CLKBWRCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.450ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_4/inst/router_wrapper/wrp_router/Control_flux/i_W_frame_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.080ns (1.960%)  route 4.002ns (98.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.831ns = ( 11.831 - 10.000 ) 
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.001ns (routing 0.666ns, distribution 1.335ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.600ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       2.001     2.209    design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X69Y202        FDRE                                         r  design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y202        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.289 r  design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=9741, routed)        4.002     6.291    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/Control_flux/AR[0]
    SLICE_X64Y105        FDCE                                         f  design_1_i/zcu104_4/inst/router_wrapper/wrp_router/Control_flux/i_W_frame_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.663    11.831    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/Control_flux/clk
    SLICE_X64Y105        FDCE                                         r  design_1_i/zcu104_4/inst/router_wrapper/wrp_router/Control_flux/i_W_frame_reg[2]/C
                         clock pessimism              0.106    11.937    
                         clock uncertainty           -0.130    11.807    
    SLICE_X64Y105        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    11.741    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/Control_flux/i_W_frame_reg[2]
  -------------------------------------------------------------------
                         required time                         11.741    
                         arrival time                          -6.291    
  -------------------------------------------------------------------
                         slack                                  5.450    

Slack (MET) :             5.450ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_4/inst/router_wrapper/wrp_router/out_W_controller_inst/i_W_fb_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.080ns (1.960%)  route 4.002ns (98.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.831ns = ( 11.831 - 10.000 ) 
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.001ns (routing 0.666ns, distribution 1.335ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.600ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       2.001     2.209    design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X69Y202        FDRE                                         r  design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y202        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.289 r  design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=9741, routed)        4.002     6.291    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/out_W_controller_inst/AR[0]
    SLICE_X64Y105        FDCE                                         f  design_1_i/zcu104_4/inst/router_wrapper/wrp_router/out_W_controller_inst/i_W_fb_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.663    11.831    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/out_W_controller_inst/clk
    SLICE_X64Y105        FDCE                                         r  design_1_i/zcu104_4/inst/router_wrapper/wrp_router/out_W_controller_inst/i_W_fb_reg/C
                         clock pessimism              0.106    11.937    
                         clock uncertainty           -0.130    11.807    
    SLICE_X64Y105        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.741    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/out_W_controller_inst/i_W_fb_reg
  -------------------------------------------------------------------
                         required time                         11.741    
                         arrival time                          -6.291    
  -------------------------------------------------------------------
                         slack                                  5.450    

Slack (MET) :             5.875ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_4/inst/router_wrapper/wrp_router/Control_flux/i_W_pixel_reg[9]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 0.080ns (2.136%)  route 3.666ns (97.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.920ns = ( 11.920 - 10.000 ) 
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.001ns (routing 0.666ns, distribution 1.335ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.600ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       2.001     2.209    design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X69Y202        FDRE                                         r  design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y202        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.289 r  design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=9741, routed)        3.666     5.955    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/Control_flux/AR[0]
    SLICE_X67Y111        FDCE                                         f  design_1_i/zcu104_4/inst/router_wrapper/wrp_router/Control_flux/i_W_pixel_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.752    11.920    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/Control_flux/clk
    SLICE_X67Y111        FDCE                                         r  design_1_i/zcu104_4/inst/router_wrapper/wrp_router/Control_flux/i_W_pixel_reg[9]/C
                         clock pessimism              0.106    12.026    
                         clock uncertainty           -0.130    11.896    
    SLICE_X67Y111        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    11.830    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/Control_flux/i_W_pixel_reg[9]
  -------------------------------------------------------------------
                         required time                         11.830    
                         arrival time                          -5.955    
  -------------------------------------------------------------------
                         slack                                  5.875    

Slack (MET) :             5.875ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_4/inst/router_wrapper/wrp_router/out_W_controller_inst/i_W_pixel_reg[9]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 0.080ns (2.136%)  route 3.666ns (97.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.920ns = ( 11.920 - 10.000 ) 
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.001ns (routing 0.666ns, distribution 1.335ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.600ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       2.001     2.209    design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X69Y202        FDRE                                         r  design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y202        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.289 r  design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=9741, routed)        3.666     5.955    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/out_W_controller_inst/AR[0]
    SLICE_X67Y111        FDCE                                         f  design_1_i/zcu104_4/inst/router_wrapper/wrp_router/out_W_controller_inst/i_W_pixel_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.752    11.920    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/out_W_controller_inst/clk
    SLICE_X67Y111        FDCE                                         r  design_1_i/zcu104_4/inst/router_wrapper/wrp_router/out_W_controller_inst/i_W_pixel_reg[9]/C
                         clock pessimism              0.106    12.026    
                         clock uncertainty           -0.130    11.896    
    SLICE_X67Y111        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    11.830    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/out_W_controller_inst/i_W_pixel_reg[9]
  -------------------------------------------------------------------
                         required time                         11.830    
                         arrival time                          -5.955    
  -------------------------------------------------------------------
                         slack                                  5.875    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_4/inst/router_wrapper/wrp_router/Control_flux/i_N_y_dest_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.080ns (2.160%)  route 3.624ns (97.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.931ns = ( 11.931 - 10.000 ) 
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.001ns (routing 0.666ns, distribution 1.335ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.600ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       2.001     2.209    design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X69Y202        FDRE                                         r  design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y202        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.289 r  design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=9741, routed)        3.624     5.913    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/Control_flux/AR[0]
    SLICE_X69Y108        FDCE                                         f  design_1_i/zcu104_4/inst/router_wrapper/wrp_router/Control_flux/i_N_y_dest_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.763    11.931    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/Control_flux/clk
    SLICE_X69Y108        FDCE                                         r  design_1_i/zcu104_4/inst/router_wrapper/wrp_router/Control_flux/i_N_y_dest_reg[0]/C
                         clock pessimism              0.106    12.037    
                         clock uncertainty           -0.130    11.907    
    SLICE_X69Y108        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    11.841    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/Control_flux/i_N_y_dest_reg[0]
  -------------------------------------------------------------------
                         required time                         11.841    
                         arrival time                          -5.913    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_4/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_y_dest_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.080ns (2.160%)  route 3.624ns (97.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.931ns = ( 11.931 - 10.000 ) 
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.001ns (routing 0.666ns, distribution 1.335ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.600ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       2.001     2.209    design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X69Y202        FDRE                                         r  design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y202        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.289 r  design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=9741, routed)        3.624     5.913    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/out_N_controller_inst/AR[0]
    SLICE_X69Y108        FDCE                                         f  design_1_i/zcu104_4/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_y_dest_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.763    11.931    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/out_N_controller_inst/clk
    SLICE_X69Y108        FDCE                                         r  design_1_i/zcu104_4/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_y_dest_reg[0]/C
                         clock pessimism              0.106    12.037    
                         clock uncertainty           -0.130    11.907    
    SLICE_X69Y108        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    11.841    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_y_dest_reg[0]
  -------------------------------------------------------------------
                         required time                         11.841    
                         arrival time                          -5.913    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_4/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_y_dest_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.080ns (2.160%)  route 3.624ns (97.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.931ns = ( 11.931 - 10.000 ) 
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.001ns (routing 0.666ns, distribution 1.335ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.600ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       2.001     2.209    design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X69Y202        FDRE                                         r  design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y202        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.289 r  design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=9741, routed)        3.624     5.913    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/out_N_controller_inst/AR[0]
    SLICE_X69Y108        FDCE                                         f  design_1_i/zcu104_4/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_y_dest_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.763    11.931    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/out_N_controller_inst/clk
    SLICE_X69Y108        FDCE                                         r  design_1_i/zcu104_4/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_y_dest_reg[3]/C
                         clock pessimism              0.106    12.037    
                         clock uncertainty           -0.130    11.907    
    SLICE_X69Y108        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    11.841    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_y_dest_reg[3]
  -------------------------------------------------------------------
                         required time                         11.841    
                         arrival time                          -5.913    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_4/inst/router_wrapper/wrp_router/Control_flux/i_N_y_dest_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.080ns (2.198%)  route 3.559ns (97.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.922ns = ( 11.922 - 10.000 ) 
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.001ns (routing 0.666ns, distribution 1.335ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.600ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       2.001     2.209    design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X69Y202        FDRE                                         r  design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y202        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.289 r  design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=9741, routed)        3.559     5.848    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/Control_flux/AR[0]
    SLICE_X67Y106        FDCE                                         f  design_1_i/zcu104_4/inst/router_wrapper/wrp_router/Control_flux/i_N_y_dest_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.754    11.922    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/Control_flux/clk
    SLICE_X67Y106        FDCE                                         r  design_1_i/zcu104_4/inst/router_wrapper/wrp_router/Control_flux/i_N_y_dest_reg[1]/C
                         clock pessimism              0.106    12.028    
                         clock uncertainty           -0.130    11.898    
    SLICE_X67Y106        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.832    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/Control_flux/i_N_y_dest_reg[1]
  -------------------------------------------------------------------
                         required time                         11.832    
                         arrival time                          -5.848    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_4/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_y_dest_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.080ns (2.198%)  route 3.559ns (97.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.922ns = ( 11.922 - 10.000 ) 
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.001ns (routing 0.666ns, distribution 1.335ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.600ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       2.001     2.209    design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X69Y202        FDRE                                         r  design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y202        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.289 r  design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=9741, routed)        3.559     5.848    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/out_N_controller_inst/AR[0]
    SLICE_X67Y106        FDCE                                         f  design_1_i/zcu104_4/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_y_dest_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.754    11.922    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/out_N_controller_inst/clk
    SLICE_X67Y106        FDCE                                         r  design_1_i/zcu104_4/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_y_dest_reg[1]/C
                         clock pessimism              0.106    12.028    
                         clock uncertainty           -0.130    11.898    
    SLICE_X67Y106        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.832    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_y_dest_reg[1]
  -------------------------------------------------------------------
                         required time                         11.832    
                         arrival time                          -5.848    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_4/inst/router_wrapper/wrp_router/Control_flux/i_W_pixel_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.080ns (2.268%)  route 3.447ns (97.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.903ns = ( 11.903 - 10.000 ) 
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.001ns (routing 0.666ns, distribution 1.335ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.600ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       2.001     2.209    design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X69Y202        FDRE                                         r  design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y202        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.289 r  design_1_i/zcu104_4/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=9741, routed)        3.447     5.736    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/Control_flux/AR[0]
    SLICE_X66Y106        FDCE                                         f  design_1_i/zcu104_4/inst/router_wrapper/wrp_router/Control_flux/i_W_pixel_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.735    11.903    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/Control_flux/clk
    SLICE_X66Y106        FDCE                                         r  design_1_i/zcu104_4/inst/router_wrapper/wrp_router/Control_flux/i_W_pixel_reg[2]/C
                         clock pessimism              0.106    12.009    
                         clock uncertainty           -0.130    11.879    
    SLICE_X66Y106        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    11.813    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/Control_flux/i_W_pixel_reg[2]
  -------------------------------------------------------------------
                         required time                         11.813    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                  6.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_x_orig_reg[1][1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.038ns (25.333%)  route 0.112ns (74.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.395ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.083ns (routing 0.363ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.410ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.083     1.222    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X42Y249        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y249        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.260 r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6758, routed)        0.112     1.372    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/AR[0]
    SLICE_X46Y249        FDCE                                         f  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_x_orig_reg[1][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.223     1.395    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X46Y249        FDCE                                         r  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_x_orig_reg[1][1]/C
                         clock pessimism             -0.123     1.272    
    SLICE_X46Y249        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.252    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_x_orig_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_x_orig_reg[2][1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.038ns (25.333%)  route 0.112ns (74.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.395ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.083ns (routing 0.363ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.410ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.083     1.222    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X42Y249        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y249        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.260 r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6758, routed)        0.112     1.372    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/AR[0]
    SLICE_X46Y249        FDCE                                         f  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_x_orig_reg[2][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.223     1.395    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X46Y249        FDCE                                         r  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_x_orig_reg[2][1]/C
                         clock pessimism             -0.123     1.272    
    SLICE_X46Y249        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.252    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_x_orig_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_x_orig_reg[0][1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.038ns (25.503%)  route 0.111ns (74.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.394ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.083ns (routing 0.363ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.410ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.083     1.222    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X42Y249        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y249        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.260 r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6758, routed)        0.111     1.371    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/AR[0]
    SLICE_X46Y249        FDCE                                         f  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_x_orig_reg[0][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.222     1.394    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X46Y249        FDCE                                         r  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_x_orig_reg[0][1]/C
                         clock pessimism             -0.123     1.271    
    SLICE_X46Y249        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.251    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_x_orig_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_x_orig_reg[7][1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.038ns (25.503%)  route 0.111ns (74.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.394ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.083ns (routing 0.363ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.410ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.083     1.222    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X42Y249        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y249        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.260 r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6758, routed)        0.111     1.371    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/AR[0]
    SLICE_X46Y249        FDCE                                         f  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_x_orig_reg[7][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.222     1.394    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X46Y249        FDCE                                         r  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_x_orig_reg[7][1]/C
                         clock pessimism             -0.123     1.271    
    SLICE_X46Y249        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.251    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_x_orig_reg[7][1]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_steps_reg[18][2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.038ns (19.000%)  route 0.162ns (81.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.393ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.083ns (routing 0.363ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.410ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.083     1.222    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X42Y249        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y249        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.260 r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6758, routed)        0.162     1.422    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/AR[0]
    SLICE_X46Y254        FDCE                                         f  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_steps_reg[18][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.221     1.393    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X46Y254        FDCE                                         r  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_steps_reg[18][2]/C
                         clock pessimism             -0.123     1.270    
    SLICE_X46Y254        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.250    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_steps_reg[18][2]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_steps_reg[18][3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.038ns (19.000%)  route 0.162ns (81.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.393ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.083ns (routing 0.363ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.410ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.083     1.222    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X42Y249        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y249        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.260 r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6758, routed)        0.162     1.422    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/AR[0]
    SLICE_X46Y254        FDCE                                         f  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_steps_reg[18][3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.221     1.393    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X46Y254        FDCE                                         r  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_steps_reg[18][3]/C
                         clock pessimism             -0.123     1.270    
    SLICE_X46Y254        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.250    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_steps_reg[18][3]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_steps_reg[19][2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.038ns (19.000%)  route 0.162ns (81.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.393ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.083ns (routing 0.363ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.410ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.083     1.222    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X42Y249        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y249        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.260 r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6758, routed)        0.162     1.422    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/AR[0]
    SLICE_X46Y254        FDCE                                         f  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_steps_reg[19][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.221     1.393    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X46Y254        FDCE                                         r  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_steps_reg[19][2]/C
                         clock pessimism             -0.123     1.270    
    SLICE_X46Y254        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.250    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_steps_reg[19][2]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_steps_reg[19][3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.038ns (19.000%)  route 0.162ns (81.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.393ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.083ns (routing 0.363ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.410ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.083     1.222    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X42Y249        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y249        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.260 r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6758, routed)        0.162     1.422    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/AR[0]
    SLICE_X46Y254        FDCE                                         f  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_steps_reg[19][3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.221     1.393    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X46Y254        FDCE                                         r  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_steps_reg[19][3]/C
                         clock pessimism             -0.123     1.270    
    SLICE_X46Y254        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.250    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_steps_reg[19][3]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_steps_reg[16][2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.038ns (19.095%)  route 0.161ns (80.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.392ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.083ns (routing 0.363ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.410ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.083     1.222    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X42Y249        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y249        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.260 r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6758, routed)        0.161     1.421    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/AR[0]
    SLICE_X46Y254        FDCE                                         f  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_steps_reg[16][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.220     1.392    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X46Y254        FDCE                                         r  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_steps_reg[16][2]/C
                         clock pessimism             -0.123     1.269    
    SLICE_X46Y254        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.249    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_steps_reg[16][2]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_steps_reg[16][3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.038ns (19.095%)  route 0.161ns (80.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.392ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.083ns (routing 0.363ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.410ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.083     1.222    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X42Y249        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y249        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.260 r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6758, routed)        0.161     1.421    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/AR[0]
    SLICE_X46Y254        FDCE                                         f  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_steps_reg[16][3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=78779, routed)       1.220     1.392    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X46Y254        FDCE                                         r  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_steps_reg[16][3]/C
                         clock pessimism             -0.123     1.269    
    SLICE_X46Y254        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.249    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_steps_reg[16][3]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.172    





