git clone --depth 1 --no-tags https://github.com/MSinare/Full_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674674779
git clone --depth 1 --no-tags https://github.com/nghiahlh2002/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674472430
git clone --depth 1 --no-tags https://github.com/jotape04/projeto-infrahard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674841272
git clone --depth 1 --no-tags https://github.com/BernJul/ALU-simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674294042
git clone --depth 1 --no-tags https://github.com/notlongbottom/Car-Parking-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674303139
git clone --depth 1 --no-tags https://github.com/snehith-namgiri/Design-and-Analysis-of-SPI-Master-Salve-using-18nm-in-Qflow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674897616
git clone --depth 1 --no-tags https://github.com/ardhiesta/learn-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675929804
git clone --depth 1 --no-tags https://github.com/lx071/transaction-pysim-example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673849444
git clone --depth 1 --no-tags https://github.com/mebukibu/cpu_riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673252650
git clone --depth 1 --no-tags https://github.com/SudulaBharadwaj/8-bit-processor-learning0to1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671518560
git clone --depth 1 --no-tags https://github.com/ctbram/bin_to_4digit_bcd_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675211306
git clone --depth 1 --no-tags https://github.com/JavidChaji/FUM-Computer-Architecture-Pipelined-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674563410
git clone --depth 1 --no-tags https://github.com/HarshPatel1503/fsm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673006011
git clone --depth 1 --no-tags https://github.com/mibrahim76112/Basic-Implementation-of-Risc-V-Verilog-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674101116
git clone --depth 1 --no-tags https://github.com/Microchip-Vectorblox/VectorBlox-Video-Kit-Demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674336693
git clone --depth 1 --no-tags https://github.com/acam4890/Block-Invaders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672089266
git clone --depth 1 --no-tags https://github.com/darshan-kr/Day-012_8bit_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672276166
git clone --depth 1 --no-tags https://github.com/alvin0323/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672766650
git clone --depth 1 --no-tags https://github.com/anhnt060901/digital_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672857104
git clone --depth 1 --no-tags https://github.com/frosalesoffic/RippleCarryAdder-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672098706
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-sigmoid-floatingIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672804447
git clone --depth 1 --no-tags https://github.com/gunavant-s/SIPO_Day-016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674447471
git clone --depth 1 --no-tags https://github.com/SidhaantThakker/SixStagePipelinedProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675361924
git clone --depth 1 --no-tags https://github.com/saeedmosaffer/SimpleSecuritySystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676145462
git clone --depth 1 --no-tags https://github.com/Praneshss/HWdataset.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674606013
git clone --depth 1 --no-tags https://github.com/Naveen8754/VLSI_CODE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671838726
git clone --depth 1 --no-tags https://github.com/Anshul380/Synchronous_Asynchronous_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671853517
git clone --depth 1 --no-tags https://github.com/jackaugustyn/RNG_SHA3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671924729
git clone --depth 1 --no-tags https://github.com/bat52/aisynth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671364101
git clone --depth 1 --no-tags https://github.com/kayrameral/simple-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671879826
git clone --depth 1 --no-tags https://github.com/Pavanija/Design_of_Dual_Clock_Asynchronous_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675554653
git clone --depth 1 --no-tags https://github.com/soy3563/gitUbuntu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675217376
git clone --depth 1 --no-tags https://github.com/BaraaFatony/Computer_Architecture_simple_RISC_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675281287
git clone --depth 1 --no-tags https://github.com/Khalid-Hesham/CRC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675649536
git clone --depth 1 --no-tags https://github.com/HarshPatel1503/Priority_encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677356176
git clone --depth 1 --no-tags https://github.com/EsraaHemdan24/Traffic_Light_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677217505
git clone --depth 1 --no-tags https://github.com/AdityaGupta9168/FULLADDER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677242870
git clone --depth 1 --no-tags https://github.com/Conqave/kernel_module_linux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672903722
git clone --depth 1 --no-tags https://github.com/SXP12345/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674851327
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-layer1-08-04-simpledualport.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674515828
git clone --depth 1 --no-tags https://github.com/ertugrulkoksal/CORG-Processor-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674524429
git clone --depth 1 --no-tags https://github.com/YoussefMekawy/Stack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674292435
git clone --depth 1 --no-tags https://github.com/mhamdy2712/Greatest-Common-Divisor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672418234
git clone --depth 1 --no-tags https://github.com/nrs14/FPGA_PROGRAM-labsland.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674136012
git clone --depth 1 --no-tags https://github.com/axyrai/andGate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674067369
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-layer1-08.03.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674149675
git clone --depth 1 --no-tags https://github.com/Lygram/FPGA_Lab_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673721390
git clone --depth 1 --no-tags https://github.com/ahmed-kabil/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675131393
git clone --depth 1 --no-tags https://github.com/jaypshah27/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675297982
git clone --depth 1 --no-tags https://github.com/Rabiyabasari/Single_cycle_RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674996176
git clone --depth 1 --no-tags https://github.com/reasonJinn/AnomalyDetectionEwha_HW-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674502319
git clone --depth 1 --no-tags https://github.com/umberto98/demo_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675086920
git clone --depth 1 --no-tags https://github.com/jimmy-adams/caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674626095
git clone --depth 1 --no-tags https://github.com/Titanic007/nios-ii.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674664853
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-FC84to10-End.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672760118
git clone --depth 1 --no-tags https://github.com/Harshithranga/Inventory-Management.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672873103
git clone --depth 1 --no-tags https://github.com/darshan-kr/Day-011-Nbit_gray_to_binary_converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671854292
git clone --depth 1 --no-tags https://github.com/gunavant-s/SR_Flip_Flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672708316
git clone --depth 1 --no-tags https://github.com/ithinuel/hdlbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672800017
git clone --depth 1 --no-tags https://github.com/202121375/2023_summer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672814457
git clone --depth 1 --no-tags https://github.com/zxtres/jupiter_ace.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675160621
git clone --depth 1 --no-tags https://github.com/shayan-taheri/Parser_Verilog_Netlists.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676557349
git clone --depth 1 --no-tags https://github.com/Meteorite258/stat_analyse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675710351
git clone --depth 1 --no-tags https://github.com/BIGBunane/FPGA_Learn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675781261
git clone --depth 1 --no-tags https://github.com/Pavan2280/pes_asic_class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677716970
git clone --depth 1 --no-tags https://github.com/moh53n/messriscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677018985
git clone --depth 1 --no-tags https://github.com/IsaacViolette/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677037181
git clone --depth 1 --no-tags https://github.com/AhmedBakrXI/Arithmetic-and-Logical-Unit-Design-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677520494
git clone --depth 1 --no-tags https://github.com/JASWANTvemulapalli/FloatCraft.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677506960
git clone --depth 1 --no-tags https://github.com/Jgilbert18/Independent-Study-SAP-1-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677177155
git clone --depth 1 --no-tags https://github.com/manavshah-28/FPGA_robo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677343174
git clone --depth 1 --no-tags https://github.com/gunavant-s/Dual_Port_RAM-Day-024.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677644333
git clone --depth 1 --no-tags https://github.com/JaeggerJose/ComputerOrganizationExperiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676057909
git clone --depth 1 --no-tags https://github.com/EricWuS/code_training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676151941
git clone --depth 1 --no-tags https://github.com/yogggoy/verilog_tmpl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676017078
git clone --depth 1 --no-tags https://github.com/djkabutar/mipi_loopback.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676989629
git clone --depth 1 --no-tags https://github.com/ap-sharma/Asynchronous_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677795229
git clone --depth 1 --no-tags https://github.com/rajnirmal2604/RISC-32-bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677793250
git clone --depth 1 --no-tags https://github.com/AbdulrahmanNourEldeen/Washing-Machine-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677744672
git clone --depth 1 --no-tags https://github.com/Manasa-36/Physical-design-using-openlane-sky_130.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677224467
git clone --depth 1 --no-tags https://github.com/mohamedkhaledalahmady/Multicycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676717015
git clone --depth 1 --no-tags https://github.com/Pavanija/Implementation_of_256-bit_AES_Encryption_and_Decryption_Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675807942
git clone --depth 1 --no-tags https://github.com/BHa2R00/i2s_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677370978
git clone --depth 1 --no-tags https://github.com/JavidChaji/FUM-Logic-Circuit-Lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674550607
git clone --depth 1 --no-tags https://github.com/androny1012/Bus_Handshakes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672736214
git clone --depth 1 --no-tags https://github.com/darshan-kr/Day-014_freq_divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673031929
git clone --depth 1 --no-tags https://github.com/VaishnaviKulkarni007/Full-width-adder-tree.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672908067
git clone --depth 1 --no-tags https://github.com/VinkeshBansal/IPA_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672928432
git clone --depth 1 --no-tags https://github.com/Samiksha-0710/32Bit_floatingpoint_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673311698
git clone --depth 1 --no-tags https://github.com/Jopei/Projetos_Finais_Rec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673359612
git clone --depth 1 --no-tags https://github.com/NourMamdouh/CRC_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673743775
git clone --depth 1 --no-tags https://github.com/hwlabnitc/Intro-to-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677478105
git clone --depth 1 --no-tags https://github.com/chhsiao121/Digital-Engineer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675717588
git clone --depth 1 --no-tags https://github.com/amoee-5272/RISC-V_based_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675660140
git clone --depth 1 --no-tags https://github.com/YongukSim/RRAM_based_memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675968387
