Source Block: hdl/library/axi_dmac/dest_axi_stream.v@107:121@HdlStmProcess
  end else if (m_axis_valid == 1'b0 || m_axis_ready == 1'b1) begin
    data_enabled <= 1'b0;
  end
end

always @(posedge s_axis_aclk) begin
  if (req_ready == 1'b1) begin
    req_xlast_d <= req_xlast;
  end
end

always @(posedge s_axis_aclk) begin
  if (s_axis_aresetn == 1'b0) begin
    active <= 1'b0;
  end else if (req_valid == 1'b1) begin

Diff Content:
- 112 always @(posedge s_axis_aclk) begin
- 113   if (req_ready == 1'b1) begin
- 114     req_xlast_d <= req_xlast;
- 116 end
+ 114   always @(posedge s_axis_aclk) begin
+ 114     if (req_ready == 1'b1) begin
+ 114       req_xlast_d <= req_xlast;
+ 114     end

Clone Blocks:
