
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2845.469 ; gain = 2.020 ; free physical = 330513 ; free virtual = 413275
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1" "*.svh"]] 
# }
# synth_design -top wrapper_io_tc1 \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top wrapper_io_tc1 -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 67616
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2845.617 ; gain = 0.000 ; free physical = 314116 ; free virtual = 396886
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'wrapper_io_tc1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/wrapper_io_tc1.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux_128_2' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_128x1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/mux.v:43]
INFO: [Synth 8-6157] synthesizing module 'mux_64x1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/mux.v:55]
INFO: [Synth 8-6157] synthesizing module 'mux_32x1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/mux.v:67]
INFO: [Synth 8-6157] synthesizing module 'mux_16x1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/mux.v:79]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/mux.v:91]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/mux.v:103]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/mux.v:115]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (1#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/mux.v:115]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (2#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/mux.v:103]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1' (3#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/mux.v:91]
INFO: [Synth 8-6155] done synthesizing module 'mux_16x1' (4#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/mux.v:79]
INFO: [Synth 8-6155] done synthesizing module 'mux_32x1' (5#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/mux.v:67]
INFO: [Synth 8-6155] done synthesizing module 'mux_64x1' (6#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/mux.v:55]
INFO: [Synth 8-6155] done synthesizing module 'mux_128x1' (7#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/mux.v:43]
INFO: [Synth 8-6155] done synthesizing module 'mux_128_2' (8#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'demux_128_2' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/demux.v:1]
INFO: [Synth 8-6157] synthesizing module 'demux_1x128' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/demux.v:43]
INFO: [Synth 8-6157] synthesizing module 'demux_1x2' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/demux.v:117]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x2' (9#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/demux.v:117]
INFO: [Synth 8-6157] synthesizing module 'demux_1x64' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/demux.v:55]
INFO: [Synth 8-6157] synthesizing module 'demux_1x32' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/demux.v:67]
INFO: [Synth 8-6157] synthesizing module 'demux_1x16' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/demux.v:80]
INFO: [Synth 8-6157] synthesizing module 'demux_1x8' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/demux.v:92]
INFO: [Synth 8-6157] synthesizing module 'demux_1x4' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/demux.v:104]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x4' (10#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/demux.v:104]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x8' (11#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/demux.v:92]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x16' (12#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/demux.v:80]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x32' (13#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/demux.v:67]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x64' (14#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/demux.v:55]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x128' (15#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/demux.v:43]
INFO: [Synth 8-6155] done synthesizing module 'demux_128_2' (16#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/demux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_io_tc1' (17#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/wrapper_io_tc1.v:3]
WARNING: [Synth 8-7129] Port mux_sel2[6] in module wrapper_io_tc1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mux_sel2[5] in module wrapper_io_tc1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mux_sel2[4] in module wrapper_io_tc1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mux_sel2[3] in module wrapper_io_tc1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mux_sel2[2] in module wrapper_io_tc1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mux_sel2[1] in module wrapper_io_tc1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mux_sel2[0] in module wrapper_io_tc1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port com_sel[2] in module wrapper_io_tc1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port com_sel[1] in module wrapper_io_tc1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port com_sel[0] in module wrapper_io_tc1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2845.617 ; gain = 0.000 ; free physical = 316074 ; free virtual = 398920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2845.617 ; gain = 0.000 ; free physical = 316430 ; free virtual = 399185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 316365 ; free virtual = 399101
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'in_internal1_reg' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/mux.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'sel_internal1_reg' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/mux.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'in_internal0_reg' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/mux.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'sel_internal0_reg' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/mux.v:17]
WARNING: [Synth 8-327] inferring latch for variable 'in_internal1_reg' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/demux.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'sel_internal1_reg' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/demux.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'in_internal0_reg' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/demux.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'sel_internal0_reg' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/demux.v:17]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 315961 ; free virtual = 398710
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input  128 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 257   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port mux_sel2[6] in module wrapper_io_tc1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mux_sel2[5] in module wrapper_io_tc1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mux_sel2[4] in module wrapper_io_tc1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mux_sel2[3] in module wrapper_io_tc1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mux_sel2[2] in module wrapper_io_tc1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mux_sel2[1] in module wrapper_io_tc1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mux_sel2[0] in module wrapper_io_tc1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port com_sel[2] in module wrapper_io_tc1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port com_sel[1] in module wrapper_io_tc1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port com_sel[0] in module wrapper_io_tc1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 310797 ; free virtual = 393833
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 310762 ; free virtual = 393798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 310701 ; free virtual = 393738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 312509 ; free virtual = 395546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 312518 ; free virtual = 395555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 312543 ; free virtual = 395580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 312550 ; free virtual = 395586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 312562 ; free virtual = 395599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 312573 ; free virtual = 395610
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     2|
|2     |LUT1  |     2|
|3     |LUT2  |    12|
|4     |LUT5  |    32|
|5     |LUT6  |   196|
|6     |MUXF7 |    34|
|7     |MUXF8 |    17|
|8     |LD    |   286|
|9     |IBUF  |   144|
|10    |OBUF  |   128|
+------+------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   853|
|2     |  demux0 |demux_128_2 |   189|
|3     |  mux0   |mux_128_2   |   390|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 312573 ; free virtual = 395609
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 312634 ; free virtual = 395671
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 312651 ; free virtual = 395688
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2874.578 ; gain = 0.000 ; free physical = 313621 ; free virtual = 396658
INFO: [Netlist 29-17] Analyzing 337 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 143 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.578 ; gain = 0.000 ; free physical = 313656 ; free virtual = 396693
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 286 instances were transformed.
  LD => LDCE: 143 instances
  LD => LDCE (inverted pins: G): 143 instances

Synth Design complete, checksum: 5be19dc8
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 2874.578 ; gain = 29.109 ; free physical = 313819 ; free virtual = 396856
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/util_temp_wrapper_io_tc1_vivado_synth.log
# report_timing_summary -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/timing_temp_wrapper_io_tc1_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2966.246 ; gain = 91.668 ; free physical = 320285 ; free virtual = 403279
# report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/power_temp_wrapper_io_tc1_vivado_synth.log
Command: report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wrapper_io_tc1/power_temp_wrapper_io_tc1_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed May  4 16:49:28 2022...
real 71.02
user 78.41
sys 6.63
