{"vcs1":{"timestamp_begin":1731002910.116123679, "rt":3.12, "ut":1.66, "st":0.33}}
{"vcselab":{"timestamp_begin":1731002913.342182858, "rt":1.19, "ut":0.33, "st":0.22}}
{"link":{"timestamp_begin":1731002914.615502550, "rt":0.41, "ut":0.18, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731002909.187117970}
{"VCS_COMP_START_TIME": 1731002909.187117970}
{"VCS_COMP_END_TIME": 1731002922.662690947}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 334896}}
{"stitch_vcselab": {"peak_mem": 231616}}
