 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LBP
Version: Q-2019.12
Date   : Fri Mar  3 00:10:32 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: gray_data[1]
              (input port clocked by clk)
  Endpoint: lbp_data_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LBP                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 r
  gray_data[1] (in)                        0.02       5.52 r
  U324/Y (CLKINVX1)                        0.15       5.68 f
  U226/Y (OAI2BB2X1)                       0.30       5.98 f
  U559/Y (OAI21XL)                         0.28       6.26 r
  U192/Y (AOI2BB2X1)                       0.29       6.55 f
  U227/Y (NAND3X2)                         0.18       6.73 r
  U239/Y (OAI211X1)                        0.17       6.91 f
  U562/Y (AO22X1)                          0.46       7.36 f
  U198/Y (OA21XL)                          0.27       7.63 f
  U230/Y (OAI21XL)                         0.48       8.12 r
  U191/Y (BUFX4)                           0.38       8.50 r
  U195/Y (NOR3BXL)                         0.53       9.03 r
  U194/Y (CLKBUFX3)                        0.45       9.48 r
  U237/Y (AOI22XL)                         0.25       9.73 f
  U323/Y (OAI21XL)                         0.32      10.05 r
  lbp_data_reg[7]/D (DFFRX1)               0.00      10.05 r
  data arrival time                                  10.05

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  lbp_data_reg[7]/CK (DFFRX1)              0.00      10.40 r
  library setup time                      -0.29      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                 -10.05
  -----------------------------------------------------------
  slack (MET)                                         0.05


1
