library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity andgate_tb is
end andgate_tb;

architecture Behavioral of andgate_tb is
component andgate is
port(
    a,b:in std_logic;
    c: out std_logic
);
end component;

signal a_tb,b_tb : std_logic:='0';
signal c_tb:std_logic;

begin
uut:andgate port map(a=>a_tb,b=>b_tb,c=>c_tb);

stim_proc:process
begin
a_tb<='0';b_tb<='0';wait for 10ns;
a_tb<='1';b_tb<='0';wait for 10ns;
a_tb<='0';b_tb<='1';wait for 10ns;
a_tb<='1';b_tb<='1';wait for 10ns;
end process;

end Behavioral;
