Analysis & Synthesis report for mips_cpu
Sat Dec 02 17:08:03 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |MIPS4712|MIPS_controller:controllercircuit|state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_tnt3:auto_generated|altsyncram_84r2:altsyncram1
 17. Parameter Settings for User Entity Instance: datapath:datapathcircuit|sramandio:memoryunit|sramandio_outputlogic:outputlogic|mux4to1:sramandio_outputlogic_mux
 18. Parameter Settings for User Entity Instance: datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: datapath:datapathcircuit|mux2to1:instructionregistermux
 20. Parameter Settings for User Entity Instance: datapath:datapathcircuit|mux2to1:registerfileoutputmux
 21. Parameter Settings for User Entity Instance: datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux
 22. Parameter Settings for User Entity Instance: datapath:datapathcircuit|mux2to1:memorydatamux
 23. Parameter Settings for User Entity Instance: datapath:datapathcircuit|mux4to1:aluresultmux
 24. Parameter Settings for User Entity Instance: datapath:datapathcircuit|mux4to1:pcsourcemux
 25. Parameter Settings for User Entity Instance: datapath:datapathcircuit|mux2to1:programcountermux
 26. Parameter Settings for Inferred Entity Instance: datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1
 27. Parameter Settings for Inferred Entity Instance: datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0
 28. altsyncram Parameter Settings by Entity Instance
 29. lpm_mult Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "datapath:datapathcircuit|mux4to1:pcsourcemux"
 31. Port Connectivity Checks: "datapath:datapathcircuit|mux4to1:aluresultmux"
 32. Port Connectivity Checks: "datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux"
 33. Port Connectivity Checks: "datapath:datapathcircuit|thirtytwobitregister:registerfileregb"
 34. Port Connectivity Checks: "datapath:datapathcircuit|thirtytwobitregister:registerfilerega"
 35. Port Connectivity Checks: "datapath:datapathcircuit|thirtytwobitregister:memorydataregister"
 36. Port Connectivity Checks: "datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem"
 37. Port Connectivity Checks: "datapath:datapathcircuit|sramandio:memoryunit|sramandio_outputlogic:outputlogic|thirtytwobitregister:sramandio_outputlogic_dff"
 38. Port Connectivity Checks: "datapath:datapathcircuit|sramandio:memoryunit|sramandio_outputlogic:outputlogic|mux4to1:sramandio_outputlogic_mux"
 39. Port Connectivity Checks: "datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport"
 40. Port Connectivity Checks: "datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:inport1"
 41. Port Connectivity Checks: "datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:inport0"
 42. In-System Memory Content Editor Settings
 43. Post-Synthesis Netlist Statistics for Top Partition
 44. Elapsed Time Per Partition
 45. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Dec 02 17:08:03 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; mips_cpu                                    ;
; Top-level Entity Name              ; MIPS4712                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 4,205                                       ;
;     Total combinational functions  ; 2,993                                       ;
;     Dedicated logic registers      ; 1,566                                       ;
; Total registers                    ; 1566                                        ;
; Total pins                         ; 45                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192                                       ;
; Embedded Multiplier 9-bit elements ; 16                                          ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; MIPS4712           ; mips_cpu           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+
; components/sramandio_sramenablelogic.vhd                           ; yes             ; User VHDL File                               ; C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio_sramenablelogic.vhd                           ;             ;
; components/SRAM.vhd                                                ; yes             ; User Wizard-Generated File                   ; C:/Users/steve/git_repos/school/EEL4712/mini-project/components/SRAM.vhd                                                ;             ;
; components/mux2to1.vhd                                             ; yes             ; User VHDL File                               ; C:/Users/steve/git_repos/school/EEL4712/mini-project/components/mux2to1.vhd                                             ;             ;
; components/MIPS_ALU.vhd                                            ; yes             ; User VHDL File                               ; C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS_ALU.vhd                                            ;             ;
; components/thirtytwobitregister.vhd                                ; yes             ; User VHDL File                               ; C:/Users/steve/git_repos/school/EEL4712/mini-project/components/thirtytwobitregister.vhd                                ;             ;
; components/sramandio.vhd                                           ; yes             ; User VHDL File                               ; C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio.vhd                                           ;             ;
; components/mux4to1.vhd                                             ; yes             ; User VHDL File                               ; C:/Users/steve/git_repos/school/EEL4712/mini-project/components/mux4to1.vhd                                             ;             ;
; components/register_file.vhd                                       ; yes             ; User VHDL File                               ; C:/Users/steve/git_repos/school/EEL4712/mini-project/components/register_file.vhd                                       ;             ;
; components/datapath.vhd                                            ; yes             ; User VHDL File                               ; C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd                                            ;             ;
; components/tentothirtytwoextender.vhd                              ; yes             ; User VHDL File                               ; C:/Users/steve/git_repos/school/EEL4712/mini-project/components/tentothirtytwoextender.vhd                              ;             ;
; components/mips_controller.vhd                                     ; yes             ; User VHDL File                               ; C:/Users/steve/git_repos/school/EEL4712/mini-project/components/mips_controller.vhd                                     ;             ;
; components/alu_controller.vhd                                      ; yes             ; User VHDL File                               ; C:/Users/steve/git_repos/school/EEL4712/mini-project/components/alu_controller.vhd                                      ;             ;
; components/instruction_register.vhd                                ; yes             ; User VHDL File                               ; C:/Users/steve/git_repos/school/EEL4712/mini-project/components/instruction_register.vhd                                ;             ;
; components/signextend.vhd                                          ; yes             ; User VHDL File                               ; C:/Users/steve/git_repos/school/EEL4712/mini-project/components/signextend.vhd                                          ;             ;
; components/MIPS4712.vhd                                            ; yes             ; User VHDL File                               ; C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS4712.vhd                                            ;             ;
; components/sramandio_outputlogic_addressdecoder.vhd                ; yes             ; User VHDL File                               ; C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio_outputlogic_addressdecoder.vhd                ;             ;
; components/sramandio_outputlogic.vhd                               ; yes             ; User VHDL File                               ; C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio_outputlogic.vhd                               ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                   ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                            ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                      ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                   ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                   ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                    ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                       ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                       ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                     ;             ;
; db/altsyncram_tnt3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/EEL4712/mini-project/db/altsyncram_tnt3.tdf                                             ;             ;
; db/altsyncram_84r2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/EEL4712/mini-project/db/altsyncram_84r2.tdf                                             ;             ;
; components/TestCase7.mif                                           ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/steve/git_repos/school/EEL4712/mini-project/components/TestCase7.mif                                           ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                   ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                      ; altera_sld  ;
; db/ip/sld0b47db4c/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/steve/git_repos/school/EEL4712/mini-project/db/ip/sld0b47db4c/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/steve/git_repos/school/EEL4712/mini-project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/steve/git_repos/school/EEL4712/mini-project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/steve/git_repos/school/EEL4712/mini-project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/steve/git_repos/school/EEL4712/mini-project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/steve/git_repos/school/EEL4712/mini-project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                 ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                     ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                  ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc                                                     ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                     ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                     ;             ;
; db/mult_tns.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/EEL4712/mini-project/db/mult_tns.tdf                                                    ;             ;
; db/mult_qgs.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/steve/git_repos/school/EEL4712/mini-project/db/mult_qgs.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 4,205     ;
;                                             ;           ;
; Total combinational functions               ; 2993      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 2214      ;
;     -- 3 input functions                    ; 590       ;
;     -- <=2 input functions                  ; 189       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2708      ;
;     -- arithmetic mode                      ; 285       ;
;                                             ;           ;
; Total registers                             ; 1566      ;
;     -- Dedicated logic registers            ; 1566      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 45        ;
; Total memory bits                           ; 8192      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 16        ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1448      ;
; Total fan-out                               ; 18053     ;
; Average fan-out                             ; 3.84      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                          ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
; |MIPS4712                                                                                                                               ; 2993 (1)            ; 1566 (0)                  ; 8192        ; 0          ; 16           ; 0       ; 8         ; 45   ; 0            ; 0          ; |MIPS4712                                                                                                                                                                                                                                                                                                                                            ; MIPS4712                             ; work         ;
;    |MIPS_controller:controllercircuit|                                                                                                  ; 46 (46)             ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|MIPS_controller:controllercircuit                                                                                                                                                                                                                                                                                                          ; MIPS_controller                      ; work         ;
;    |datapath:datapathcircuit|                                                                                                           ; 2824 (4)            ; 1458 (0)                  ; 8192        ; 0          ; 16           ; 0       ; 8         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit                                                                                                                                                                                                                                                                                                                   ; datapath                             ; work         ;
;       |MIPS_ALU:alu|                                                                                                                    ; 972 (801)           ; 0 (0)                     ; 0           ; 0          ; 16           ; 0       ; 8         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|MIPS_ALU:alu                                                                                                                                                                                                                                                                                                      ; MIPS_ALU                             ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 92 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0                                                                                                                                                                                                                                                                                       ; lpm_mult                             ; work         ;
;             |mult_qgs:auto_generated|                                                                                                   ; 92 (92)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated                                                                                                                                                                                                                                                               ; mult_qgs                             ; work         ;
;          |lpm_mult:Mult1|                                                                                                               ; 79 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1                                                                                                                                                                                                                                                                                       ; lpm_mult                             ; work         ;
;             |mult_tns:auto_generated|                                                                                                   ; 79 (79)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated                                                                                                                                                                                                                                                               ; mult_tns                             ; work         ;
;       |alu_controller:alucontroller|                                                                                                    ; 64 (64)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|alu_controller:alucontroller                                                                                                                                                                                                                                                                                      ; alu_controller                       ; work         ;
;       |instruction_register:instructionregister|                                                                                        ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|instruction_register:instructionregister                                                                                                                                                                                                                                                                          ; instruction_register                 ; work         ;
;       |mux2to1:instructionregistermux|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|mux2to1:instructionregistermux                                                                                                                                                                                                                                                                                    ; mux2to1                              ; work         ;
;       |mux2to1:programcountermux|                                                                                                       ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|mux2to1:programcountermux                                                                                                                                                                                                                                                                                         ; mux2to1                              ; work         ;
;       |mux2to1:registerfileoutputmux|                                                                                                   ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|mux2to1:registerfileoutputmux                                                                                                                                                                                                                                                                                     ; mux2to1                              ; work         ;
;       |mux4to1:alu_inputb_4x1mux|                                                                                                       ; 59 (59)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux                                                                                                                                                                                                                                                                                         ; mux4to1                              ; work         ;
;       |mux4to1:aluresultmux|                                                                                                            ; 64 (64)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|mux4to1:aluresultmux                                                                                                                                                                                                                                                                                              ; mux4to1                              ; work         ;
;       |mux4to1:pcsourcemux|                                                                                                             ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|mux4to1:pcsourcemux                                                                                                                                                                                                                                                                                               ; mux4to1                              ; work         ;
;       |register_file:registerfile|                                                                                                      ; 1426 (1426)         ; 1056 (1056)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|register_file:registerfile                                                                                                                                                                                                                                                                                        ; register_file                        ; work         ;
;       |sramandio:memoryunit|                                                                                                            ; 157 (2)             ; 146 (0)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|sramandio:memoryunit                                                                                                                                                                                                                                                                                              ; sramandio                            ; work         ;
;          |SRAM:sram_mem|                                                                                                                ; 91 (0)              ; 64 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem                                                                                                                                                                                                                                                                                ; SRAM                                 ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 91 (0)              ; 64 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component                                                                                                                                                                                                                                                ; altsyncram                           ; work         ;
;                |altsyncram_tnt3:auto_generated|                                                                                         ; 91 (0)              ; 64 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_tnt3:auto_generated                                                                                                                                                                                                                 ; altsyncram_tnt3                      ; work         ;
;                   |altsyncram_84r2:altsyncram1|                                                                                         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_tnt3:auto_generated|altsyncram_84r2:altsyncram1                                                                                                                                                                                     ; altsyncram_84r2                      ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                           ; 91 (71)             ; 64 (55)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_tnt3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                       ; sld_mod_ram_rom                      ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                               ; 20 (20)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_tnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                    ; sld_rom_sr                           ; work         ;
;          |sramandio_outputlogic:outputlogic|                                                                                            ; 62 (0)              ; 32 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|sramandio_outputlogic:outputlogic                                                                                                                                                                                                                                                            ; sramandio_outputlogic                ; work         ;
;             |mux4to1:sramandio_outputlogic_mux|                                                                                         ; 24 (24)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|sramandio_outputlogic:outputlogic|mux4to1:sramandio_outputlogic_mux                                                                                                                                                                                                                          ; mux4to1                              ; work         ;
;             |sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic|                                                   ; 29 (29)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|sramandio_outputlogic:outputlogic|sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic                                                                                                                                                                                    ; sramandio_outputlogic_addressdecoder ; work         ;
;             |thirtytwobitregister:sramandio_outputlogic_dff|                                                                            ; 9 (9)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|sramandio_outputlogic:outputlogic|thirtytwobitregister:sramandio_outputlogic_dff                                                                                                                                                                                                             ; thirtytwobitregister                 ; work         ;
;          |sramandio_sramenablelogic:sram_enablelogic|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|sramandio_sramenablelogic:sram_enablelogic                                                                                                                                                                                                                                                   ; sramandio_sramenablelogic            ; work         ;
;          |thirtytwobitregister:inport0|                                                                                                 ; 0 (0)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:inport0                                                                                                                                                                                                                                                                 ; thirtytwobitregister                 ; work         ;
;          |thirtytwobitregister:inport1|                                                                                                 ; 0 (0)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:inport1                                                                                                                                                                                                                                                                 ; thirtytwobitregister                 ; work         ;
;          |thirtytwobitregister:outport|                                                                                                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport                                                                                                                                                                                                                                                                 ; thirtytwobitregister                 ; work         ;
;       |thirtytwobitregister:aluresultregister|                                                                                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|thirtytwobitregister:aluresultregister                                                                                                                                                                                                                                                                            ; thirtytwobitregister                 ; work         ;
;       |thirtytwobitregister:hiregister|                                                                                                 ; 1 (1)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|thirtytwobitregister:hiregister                                                                                                                                                                                                                                                                                   ; thirtytwobitregister                 ; work         ;
;       |thirtytwobitregister:loregister|                                                                                                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|thirtytwobitregister:loregister                                                                                                                                                                                                                                                                                   ; thirtytwobitregister                 ; work         ;
;       |thirtytwobitregister:memorydataregister|                                                                                         ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|thirtytwobitregister:memorydataregister                                                                                                                                                                                                                                                                           ; thirtytwobitregister                 ; work         ;
;       |thirtytwobitregister:programcounter|                                                                                             ; 30 (30)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|thirtytwobitregister:programcounter                                                                                                                                                                                                                                                                               ; thirtytwobitregister                 ; work         ;
;       |thirtytwobitregister:registerfilerega|                                                                                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|thirtytwobitregister:registerfilerega                                                                                                                                                                                                                                                                             ; thirtytwobitregister                 ; work         ;
;       |thirtytwobitregister:registerfileregb|                                                                                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|datapath:datapathcircuit|thirtytwobitregister:registerfileregb                                                                                                                                                                                                                                                                             ; thirtytwobitregister                 ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 122 (1)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                              ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 121 (0)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input          ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 121 (0)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                          ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 121 (1)             ; 86 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab              ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 120 (0)             ; 81 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric    ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 120 (84)            ; 81 (53)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                         ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                           ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS4712|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                       ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------------+
; Name                                                                                                                                                              ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------------+
; datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_tnt3:auto_generated|altsyncram_84r2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; TestCase7.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 8           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 16          ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 5           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS4712|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS4712|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS4712|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS4712|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS4712|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS4712|MIPS_controller:controllercircuit|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------+------------------------+----------------------+-----------------+-------------------+--------------------+---------------------+-------------------------------+----------------------------------+----------------------------+----------------------------+--------------------+--------------------+-----------------------+------------------------------+-----------------+------------------------------+-----------------+-------------------------+--------------+---------------------+---------------------+-------------+
; Name                             ; state.determine_branch ; state.compute_branch ; state.store_jal ; state.compute_jal ; state.jump_address ; state.jump_register ; state.store_inregisterfile_lw ; state.storein_memorydataregister ; state.memaccess_lw_buffer1 ; state.memaccess_lw_buffer0 ; state.memaccess_lw ; state.memaccess_SW ; state.compute_address ; state.store_inregisterfile_I ; state.compute_I ; state.store_inregisterfile_R ; state.compute_R ; state.load_aluinputregs ; state.decode ; state.fetch_buffer1 ; state.fetch_buffer0 ; state.fetch ;
+----------------------------------+------------------------+----------------------+-----------------+-------------------+--------------------+---------------------+-------------------------------+----------------------------------+----------------------------+----------------------------+--------------------+--------------------+-----------------------+------------------------------+-----------------+------------------------------+-----------------+-------------------------+--------------+---------------------+---------------------+-------------+
; state.fetch                      ; 0                      ; 0                    ; 0               ; 0                 ; 0                  ; 0                   ; 0                             ; 0                                ; 0                          ; 0                          ; 0                  ; 0                  ; 0                     ; 0                            ; 0               ; 0                            ; 0               ; 0                       ; 0            ; 0                   ; 0                   ; 0           ;
; state.fetch_buffer0              ; 0                      ; 0                    ; 0               ; 0                 ; 0                  ; 0                   ; 0                             ; 0                                ; 0                          ; 0                          ; 0                  ; 0                  ; 0                     ; 0                            ; 0               ; 0                            ; 0               ; 0                       ; 0            ; 0                   ; 1                   ; 1           ;
; state.fetch_buffer1              ; 0                      ; 0                    ; 0               ; 0                 ; 0                  ; 0                   ; 0                             ; 0                                ; 0                          ; 0                          ; 0                  ; 0                  ; 0                     ; 0                            ; 0               ; 0                            ; 0               ; 0                       ; 0            ; 1                   ; 0                   ; 1           ;
; state.decode                     ; 0                      ; 0                    ; 0               ; 0                 ; 0                  ; 0                   ; 0                             ; 0                                ; 0                          ; 0                          ; 0                  ; 0                  ; 0                     ; 0                            ; 0               ; 0                            ; 0               ; 0                       ; 1            ; 0                   ; 0                   ; 1           ;
; state.load_aluinputregs          ; 0                      ; 0                    ; 0               ; 0                 ; 0                  ; 0                   ; 0                             ; 0                                ; 0                          ; 0                          ; 0                  ; 0                  ; 0                     ; 0                            ; 0               ; 0                            ; 0               ; 1                       ; 0            ; 0                   ; 0                   ; 1           ;
; state.compute_R                  ; 0                      ; 0                    ; 0               ; 0                 ; 0                  ; 0                   ; 0                             ; 0                                ; 0                          ; 0                          ; 0                  ; 0                  ; 0                     ; 0                            ; 0               ; 0                            ; 1               ; 0                       ; 0            ; 0                   ; 0                   ; 1           ;
; state.store_inregisterfile_R     ; 0                      ; 0                    ; 0               ; 0                 ; 0                  ; 0                   ; 0                             ; 0                                ; 0                          ; 0                          ; 0                  ; 0                  ; 0                     ; 0                            ; 0               ; 1                            ; 0               ; 0                       ; 0            ; 0                   ; 0                   ; 1           ;
; state.compute_I                  ; 0                      ; 0                    ; 0               ; 0                 ; 0                  ; 0                   ; 0                             ; 0                                ; 0                          ; 0                          ; 0                  ; 0                  ; 0                     ; 0                            ; 1               ; 0                            ; 0               ; 0                       ; 0            ; 0                   ; 0                   ; 1           ;
; state.store_inregisterfile_I     ; 0                      ; 0                    ; 0               ; 0                 ; 0                  ; 0                   ; 0                             ; 0                                ; 0                          ; 0                          ; 0                  ; 0                  ; 0                     ; 1                            ; 0               ; 0                            ; 0               ; 0                       ; 0            ; 0                   ; 0                   ; 1           ;
; state.compute_address            ; 0                      ; 0                    ; 0               ; 0                 ; 0                  ; 0                   ; 0                             ; 0                                ; 0                          ; 0                          ; 0                  ; 0                  ; 1                     ; 0                            ; 0               ; 0                            ; 0               ; 0                       ; 0            ; 0                   ; 0                   ; 1           ;
; state.memaccess_SW               ; 0                      ; 0                    ; 0               ; 0                 ; 0                  ; 0                   ; 0                             ; 0                                ; 0                          ; 0                          ; 0                  ; 1                  ; 0                     ; 0                            ; 0               ; 0                            ; 0               ; 0                       ; 0            ; 0                   ; 0                   ; 1           ;
; state.memaccess_lw               ; 0                      ; 0                    ; 0               ; 0                 ; 0                  ; 0                   ; 0                             ; 0                                ; 0                          ; 0                          ; 1                  ; 0                  ; 0                     ; 0                            ; 0               ; 0                            ; 0               ; 0                       ; 0            ; 0                   ; 0                   ; 1           ;
; state.memaccess_lw_buffer0       ; 0                      ; 0                    ; 0               ; 0                 ; 0                  ; 0                   ; 0                             ; 0                                ; 0                          ; 1                          ; 0                  ; 0                  ; 0                     ; 0                            ; 0               ; 0                            ; 0               ; 0                       ; 0            ; 0                   ; 0                   ; 1           ;
; state.memaccess_lw_buffer1       ; 0                      ; 0                    ; 0               ; 0                 ; 0                  ; 0                   ; 0                             ; 0                                ; 1                          ; 0                          ; 0                  ; 0                  ; 0                     ; 0                            ; 0               ; 0                            ; 0               ; 0                       ; 0            ; 0                   ; 0                   ; 1           ;
; state.storein_memorydataregister ; 0                      ; 0                    ; 0               ; 0                 ; 0                  ; 0                   ; 0                             ; 1                                ; 0                          ; 0                          ; 0                  ; 0                  ; 0                     ; 0                            ; 0               ; 0                            ; 0               ; 0                       ; 0            ; 0                   ; 0                   ; 1           ;
; state.store_inregisterfile_lw    ; 0                      ; 0                    ; 0               ; 0                 ; 0                  ; 0                   ; 1                             ; 0                                ; 0                          ; 0                          ; 0                  ; 0                  ; 0                     ; 0                            ; 0               ; 0                            ; 0               ; 0                       ; 0            ; 0                   ; 0                   ; 1           ;
; state.jump_register              ; 0                      ; 0                    ; 0               ; 0                 ; 0                  ; 1                   ; 0                             ; 0                                ; 0                          ; 0                          ; 0                  ; 0                  ; 0                     ; 0                            ; 0               ; 0                            ; 0               ; 0                       ; 0            ; 0                   ; 0                   ; 1           ;
; state.jump_address               ; 0                      ; 0                    ; 0               ; 0                 ; 1                  ; 0                   ; 0                             ; 0                                ; 0                          ; 0                          ; 0                  ; 0                  ; 0                     ; 0                            ; 0               ; 0                            ; 0               ; 0                       ; 0            ; 0                   ; 0                   ; 1           ;
; state.compute_jal                ; 0                      ; 0                    ; 0               ; 1                 ; 0                  ; 0                   ; 0                             ; 0                                ; 0                          ; 0                          ; 0                  ; 0                  ; 0                     ; 0                            ; 0               ; 0                            ; 0               ; 0                       ; 0            ; 0                   ; 0                   ; 1           ;
; state.store_jal                  ; 0                      ; 0                    ; 1               ; 0                 ; 0                  ; 0                   ; 0                             ; 0                                ; 0                          ; 0                          ; 0                  ; 0                  ; 0                     ; 0                            ; 0               ; 0                            ; 0               ; 0                       ; 0            ; 0                   ; 0                   ; 1           ;
; state.compute_branch             ; 0                      ; 1                    ; 0               ; 0                 ; 0                  ; 0                   ; 0                             ; 0                                ; 0                          ; 0                          ; 0                  ; 0                  ; 0                     ; 0                            ; 0               ; 0                            ; 0               ; 0                       ; 0            ; 0                   ; 0                   ; 1           ;
; state.determine_branch           ; 1                      ; 0                    ; 0               ; 0                 ; 0                  ; 0                   ; 0                             ; 0                                ; 0                          ; 0                          ; 0                  ; 0                  ; 0                     ; 0                            ; 0               ; 0                            ; 0               ; 0                       ; 0            ; 0                   ; 0                   ; 1           ;
+----------------------------------+------------------------+----------------------+-----------------+-------------------+--------------------+---------------------+-------------------------------+----------------------------------+----------------------------+----------------------------+--------------------+--------------------+-----------------------+------------------------------+-----------------+------------------------------+-----------------+-------------------------+--------------+---------------------+---------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
; Register name                                                                             ; Reason for Removal                                                                           ;
+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
; datapath:datapathcircuit|register_file:registerfile|regs[0][31]                           ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|register_file:registerfile|regs[0][30]                           ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|register_file:registerfile|regs[0][29]                           ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|register_file:registerfile|regs[0][28]                           ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|register_file:registerfile|regs[0][27]                           ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|register_file:registerfile|regs[0][26]                           ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|register_file:registerfile|regs[0][25]                           ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|register_file:registerfile|regs[0][24]                           ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|register_file:registerfile|regs[0][23]                           ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|register_file:registerfile|regs[0][22]                           ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|register_file:registerfile|regs[0][21]                           ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|register_file:registerfile|regs[0][20]                           ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|register_file:registerfile|regs[0][19]                           ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|register_file:registerfile|regs[0][18]                           ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|register_file:registerfile|regs[0][17]                           ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|register_file:registerfile|regs[0][16]                           ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|register_file:registerfile|regs[0][15]                           ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|register_file:registerfile|regs[0][14]                           ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|register_file:registerfile|regs[0][13]                           ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|register_file:registerfile|regs[0][12]                           ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|register_file:registerfile|regs[0][11]                           ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|register_file:registerfile|regs[0][10]                           ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|register_file:registerfile|regs[0][9]                            ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|register_file:registerfile|regs[0][8]                            ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|register_file:registerfile|regs[0][7]                            ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|register_file:registerfile|regs[0][6]                            ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|register_file:registerfile|regs[0][5]                            ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|register_file:registerfile|regs[0][4]                            ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|register_file:registerfile|regs[0][3]                            ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|register_file:registerfile|regs[0][2]                            ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|register_file:registerfile|regs[0][1]                            ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|register_file:registerfile|regs[0][0]                            ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:inport1|sigout[10..31] ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:inport0|sigout[10..31] ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|instruction_register:instructionregister|shiftlefttwo[0]         ; Merged with datapath:datapathcircuit|instruction_register:instructionregister|signextend[0]  ;
; datapath:datapathcircuit|instruction_register:instructionregister|shiftlefttwo[1]         ; Merged with datapath:datapathcircuit|instruction_register:instructionregister|signextend[1]  ;
; datapath:datapathcircuit|instruction_register:instructionregister|shiftlefttwo[2]         ; Merged with datapath:datapathcircuit|instruction_register:instructionregister|signextend[2]  ;
; datapath:datapathcircuit|instruction_register:instructionregister|shiftlefttwo[3]         ; Merged with datapath:datapathcircuit|instruction_register:instructionregister|signextend[3]  ;
; datapath:datapathcircuit|instruction_register:instructionregister|shiftlefttwo[4]         ; Merged with datapath:datapathcircuit|instruction_register:instructionregister|signextend[4]  ;
; datapath:datapathcircuit|instruction_register:instructionregister|shiftlefttwo[5]         ; Merged with datapath:datapathcircuit|instruction_register:instructionregister|signextend[5]  ;
; datapath:datapathcircuit|instruction_register:instructionregister|shiftlefttwo[6]         ; Merged with datapath:datapathcircuit|instruction_register:instructionregister|signextend[6]  ;
; datapath:datapathcircuit|instruction_register:instructionregister|shiftlefttwo[7]         ; Merged with datapath:datapathcircuit|instruction_register:instructionregister|signextend[7]  ;
; datapath:datapathcircuit|instruction_register:instructionregister|shiftlefttwo[8]         ; Merged with datapath:datapathcircuit|instruction_register:instructionregister|signextend[8]  ;
; datapath:datapathcircuit|instruction_register:instructionregister|shiftlefttwo[9]         ; Merged with datapath:datapathcircuit|instruction_register:instructionregister|signextend[9]  ;
; datapath:datapathcircuit|instruction_register:instructionregister|shiftlefttwo[10]        ; Merged with datapath:datapathcircuit|instruction_register:instructionregister|signextend[10] ;
; datapath:datapathcircuit|instruction_register:instructionregister|write_register[0]       ; Merged with datapath:datapathcircuit|instruction_register:instructionregister|signextend[11] ;
; datapath:datapathcircuit|instruction_register:instructionregister|shiftlefttwo[11]        ; Merged with datapath:datapathcircuit|instruction_register:instructionregister|signextend[11] ;
; datapath:datapathcircuit|instruction_register:instructionregister|write_register[1]       ; Merged with datapath:datapathcircuit|instruction_register:instructionregister|signextend[12] ;
; datapath:datapathcircuit|instruction_register:instructionregister|shiftlefttwo[12]        ; Merged with datapath:datapathcircuit|instruction_register:instructionregister|signextend[12] ;
; datapath:datapathcircuit|instruction_register:instructionregister|write_register[2]       ; Merged with datapath:datapathcircuit|instruction_register:instructionregister|signextend[13] ;
; datapath:datapathcircuit|instruction_register:instructionregister|shiftlefttwo[13]        ; Merged with datapath:datapathcircuit|instruction_register:instructionregister|signextend[13] ;
; datapath:datapathcircuit|instruction_register:instructionregister|write_register[3]       ; Merged with datapath:datapathcircuit|instruction_register:instructionregister|signextend[14] ;
; datapath:datapathcircuit|instruction_register:instructionregister|shiftlefttwo[14]        ; Merged with datapath:datapathcircuit|instruction_register:instructionregister|signextend[14] ;
; datapath:datapathcircuit|instruction_register:instructionregister|write_register[4]       ; Merged with datapath:datapathcircuit|instruction_register:instructionregister|signextend[15] ;
; datapath:datapathcircuit|instruction_register:instructionregister|shiftlefttwo[15]        ; Merged with datapath:datapathcircuit|instruction_register:instructionregister|signextend[15] ;
; datapath:datapathcircuit|instruction_register:instructionregister|shiftlefttwo[16]        ; Merged with datapath:datapathcircuit|instruction_register:instructionregister|readreg2[0]    ;
; datapath:datapathcircuit|instruction_register:instructionregister|shiftlefttwo[17]        ; Merged with datapath:datapathcircuit|instruction_register:instructionregister|readreg2[1]    ;
; datapath:datapathcircuit|instruction_register:instructionregister|shiftlefttwo[18]        ; Merged with datapath:datapathcircuit|instruction_register:instructionregister|readreg2[2]    ;
; datapath:datapathcircuit|instruction_register:instructionregister|shiftlefttwo[19]        ; Merged with datapath:datapathcircuit|instruction_register:instructionregister|readreg2[3]    ;
; datapath:datapathcircuit|instruction_register:instructionregister|shiftlefttwo[20]        ; Merged with datapath:datapathcircuit|instruction_register:instructionregister|readreg2[4]    ;
; datapath:datapathcircuit|instruction_register:instructionregister|shiftlefttwo[21]        ; Merged with datapath:datapathcircuit|instruction_register:instructionregister|readreg1[0]    ;
; datapath:datapathcircuit|instruction_register:instructionregister|shiftlefttwo[22]        ; Merged with datapath:datapathcircuit|instruction_register:instructionregister|readreg1[1]    ;
; datapath:datapathcircuit|instruction_register:instructionregister|shiftlefttwo[23]        ; Merged with datapath:datapathcircuit|instruction_register:instructionregister|readreg1[2]    ;
; datapath:datapathcircuit|instruction_register:instructionregister|shiftlefttwo[24]        ; Merged with datapath:datapathcircuit|instruction_register:instructionregister|readreg1[3]    ;
; datapath:datapathcircuit|instruction_register:instructionregister|shiftlefttwo[25]        ; Merged with datapath:datapathcircuit|instruction_register:instructionregister|readreg1[4]    ;
; datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:inport0|sigout[9]      ; Stuck at GND due to stuck port data_in                                                       ;
; datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:inport1|sigout[9]      ; Stuck at VCC due to stuck port data_in                                                       ;
; Total Number of Removed Registers = 109                                                   ;                                                                                              ;
+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1566  ;
; Number of registers using Synchronous Clear  ; 19    ;
; Number of registers using Synchronous Load   ; 87    ;
; Number of registers using Asynchronous Clear ; 1294  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1412  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |MIPS4712|datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[1]                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MIPS4712|datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[28]                                                                                                                                                 ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |MIPS4712|datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[26]                                                                                                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_tnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_tnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_tnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|sramandio_outputlogic:outputlogic|thirtytwobitregister:sramandio_outputlogic_dff|sigout[3]                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS4712|datapath:datapathcircuit|register_file:registerfile|regs[31][30]                                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_tnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |MIPS4712|datapath:datapathcircuit|register_file:registerfile|rd_data1[20]                                                                                                                                                        ;
; 32:1               ; 32 bits   ; 672 LEs       ; 64 LEs               ; 608 LEs                ; Yes        ; |MIPS4712|datapath:datapathcircuit|thirtytwobitregister:hiregister|sigout[4]                                                                                                                                                      ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |MIPS4712|datapath:datapathcircuit|register_file:registerfile|rd_data0[29]                                                                                                                                                        ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_tnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS4712|datapath:datapathcircuit|mux4to1:aluresultmux|Mux24                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|sramandio_sramenablelogic:sram_enablelogic|sram_write_en                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MIPS4712|datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux15                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MIPS4712|datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux31                                                                                                                                                                ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |MIPS4712|datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux26                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MIPS4712|MIPS_controller:controllercircuit|Selector21                                                                                                                                                                            ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |MIPS4712|MIPS_controller:controllercircuit|state                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MIPS4712|MIPS_controller:controllercircuit|state                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; No         ; |MIPS4712|MIPS_controller:controllercircuit|state                                                                                                                                                                                 ;
; 24:1               ; 8 bits    ; 128 LEs       ; 72 LEs               ; 56 LEs                 ; No         ; |MIPS4712|datapath:datapathcircuit|MIPS_ALU:alu|Mux20                                                                                                                                                                             ;
; 25:1               ; 7 bits    ; 112 LEs       ; 63 LEs               ; 49 LEs                 ; No         ; |MIPS4712|datapath:datapathcircuit|MIPS_ALU:alu|Mux8                                                                                                                                                                              ;
; 25:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; No         ; |MIPS4712|datapath:datapathcircuit|MIPS_ALU:alu|Mux25                                                                                                                                                                             ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; No         ; |MIPS4712|datapath:datapathcircuit|MIPS_ALU:alu|Mux7                                                                                                                                                                              ;
; 26:1               ; 2 bits    ; 34 LEs        ; 20 LEs               ; 14 LEs                 ; No         ; |MIPS4712|datapath:datapathcircuit|MIPS_ALU:alu|Mux29                                                                                                                                                                             ;
; 27:1               ; 2 bits    ; 36 LEs        ; 22 LEs               ; 14 LEs                 ; No         ; |MIPS4712|datapath:datapathcircuit|MIPS_ALU:alu|Mux3                                                                                                                                                                              ;
; 1:1                ; 32 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |MIPS4712|datapath:datapathcircuit|MIPS_ALU:alu|Add0                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_tnt3:auto_generated|altsyncram_84r2:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapathcircuit|sramandio:memoryunit|sramandio_outputlogic:outputlogic|mux4to1:sramandio_outputlogic_mux ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                               ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                               ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; TestCase7.mif        ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                               ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_tnt3      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapathcircuit|mux2to1:instructionregistermux ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapathcircuit|mux2to1:registerfileoutputmux ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapathcircuit|mux2to1:memorydatamux ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapathcircuit|mux4to1:aluresultmux ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapathcircuit|mux4to1:pcsourcemux ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapathcircuit|mux2to1:programcountermux ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1 ;
+------------------------------------------------+----------+-------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                      ;
+------------------------------------------------+----------+-------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                            ;
; LPM_WIDTHA                                     ; 32       ; Untyped                                   ;
; LPM_WIDTHB                                     ; 32       ; Untyped                                   ;
; LPM_WIDTHP                                     ; 64       ; Untyped                                   ;
; LPM_WIDTHR                                     ; 64       ; Untyped                                   ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                   ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                   ;
; LATENCY                                        ; 0        ; Untyped                                   ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                   ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                   ;
; USE_EAB                                        ; OFF      ; Untyped                                   ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                   ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                   ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                   ;
; CBXI_PARAMETER                                 ; mult_tns ; Untyped                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                   ;
+------------------------------------------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                      ;
+------------------------------------------------+----------+-------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                            ;
; LPM_WIDTHA                                     ; 32       ; Untyped                                   ;
; LPM_WIDTHB                                     ; 32       ; Untyped                                   ;
; LPM_WIDTHP                                     ; 64       ; Untyped                                   ;
; LPM_WIDTHR                                     ; 64       ; Untyped                                   ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                   ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                   ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                   ;
; LATENCY                                        ; 0        ; Untyped                                   ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                   ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                   ;
; USE_EAB                                        ; OFF      ; Untyped                                   ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                   ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                   ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                   ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                   ;
+------------------------------------------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                        ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                           ;
; Entity Instance                           ; datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                           ;
;     -- NUMWORDS_B                         ; 0                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                               ;
+---------------------------------------+------------------------------------------------------+
; Name                                  ; Value                                                ;
+---------------------------------------+------------------------------------------------------+
; Number of entity instances            ; 2                                                    ;
; Entity Instance                       ; datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32                                                   ;
;     -- LPM_WIDTHB                     ; 32                                                   ;
;     -- LPM_WIDTHP                     ; 64                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                   ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
; Entity Instance                       ; datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                   ;
;     -- LPM_WIDTHB                     ; 32                                                   ;
;     -- LPM_WIDTHP                     ; 64                                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                   ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
+---------------------------------------+------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapathcircuit|mux4to1:pcsourcemux" ;
+---------+-------+----------+---------------------------------------------+
; Port    ; Type  ; Severity ; Details                                     ;
+---------+-------+----------+---------------------------------------------+
; c[1..0] ; Input ; Info     ; Stuck at GND                                ;
; d       ; Input ; Info     ; Stuck at GND                                ;
+---------+-------+----------+---------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapathcircuit|mux4to1:aluresultmux" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux" ;
+----------+-------+----------+--------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                          ;
+----------+-------+----------+--------------------------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                                     ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                                     ;
; b[2]     ; Input ; Info     ; Stuck at VCC                                     ;
; d[1..0]  ; Input ; Info     ; Stuck at GND                                     ;
+----------+-------+----------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapathcircuit|thirtytwobitregister:registerfileregb" ;
+--------+-------+----------+----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                        ;
+--------+-------+----------+----------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                   ;
+--------+-------+----------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapathcircuit|thirtytwobitregister:registerfilerega" ;
+--------+-------+----------+----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                        ;
+--------+-------+----------+----------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                   ;
+--------+-------+----------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapathcircuit|thirtytwobitregister:memorydataregister" ;
+--------+-------+----------+------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                          ;
+--------+-------+----------+------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                     ;
+--------+-------+----------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem" ;
+---------------+-------+----------+------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                              ;
+---------------+-------+----------+------------------------------------------------------+
; aclr          ; Input ; Info     ; Stuck at GND                                         ;
; address[7..6] ; Input ; Info     ; Stuck at GND                                         ;
+---------------+-------+----------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapathcircuit|sramandio:memoryunit|sramandio_outputlogic:outputlogic|thirtytwobitregister:sramandio_outputlogic_dff" ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                         ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                                                                                    ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapathcircuit|sramandio:memoryunit|sramandio_outputlogic:outputlogic|mux4to1:sramandio_outputlogic_mux" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                             ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                                                                                        ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport" ;
+-------+-------+----------+-----------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                     ;
+-------+-------+----------+-----------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                                ;
+-------+-------+----------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:inport1" ;
+-------+-------+----------+-----------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                     ;
+-------+-------+----------+-----------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                                ;
+-------+-------+----------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:inport0" ;
+-------+-------+----------+-----------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                     ;
+-------+-------+----------+-----------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                                ;
+-------+-------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                               ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                         ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------------+
; 0              ; SRAM        ; 32    ; 256   ; Read/Write ; datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_tnt3:auto_generated ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 72                          ;
; cycloneiii_ff         ; 1480                        ;
;     CLR               ; 126                         ;
;     ENA               ; 205                         ;
;     ENA CLR           ; 1067                        ;
;     ENA CLR SCLR SLD  ; 2                           ;
;     ENA CLR SLD       ; 66                          ;
;     ENA SCLR          ; 5                           ;
;     ENA SLD           ; 9                           ;
; cycloneiii_lcell_comb ; 2871                        ;
;     arith             ; 277                         ;
;         2 data inputs ; 54                          ;
;         3 data inputs ; 223                         ;
;     normal            ; 2594                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 91                          ;
;         3 data inputs ; 333                         ;
;         4 data inputs ; 2162                        ;
; cycloneiii_mac_mult   ; 8                           ;
; cycloneiii_mac_out    ; 8                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 15.80                       ;
; Average LUT depth     ; 6.75                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Dec 02 17:07:25 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mips_cpu -c mips_cpu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file components/sramandio_sramenablelogic.vhd
    Info (12022): Found design unit 1: sramandio_sramenablelogic-arch File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio_sramenablelogic.vhd Line: 19
    Info (12023): Found entity 1: sramandio_sramenablelogic File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio_sramenablelogic.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file components/sram.vhd
    Info (12022): Found design unit 1: sram-SYN File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/SRAM.vhd Line: 57
    Info (12023): Found entity 1: SRAM File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/SRAM.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file components/mux2to1.vhd
    Info (12022): Found design unit 1: mux2to1-arch File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/mux2to1.vhd Line: 18
    Info (12023): Found entity 1: mux2to1 File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/mux2to1.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file components/mips_alu.vhd
    Info (12022): Found design unit 1: MIPS_ALU-arch File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS_ALU.vhd Line: 19
    Info (12023): Found entity 1: MIPS_ALU File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS_ALU.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file components/thirtytwobitregister.vhd
    Info (12022): Found design unit 1: thirtytwobitregister-arch File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/thirtytwobitregister.vhd Line: 20
    Info (12023): Found entity 1: thirtytwobitregister File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/thirtytwobitregister.vhd Line: 7
Warning (12019): Can't analyze file -- file components/thirtytwobitlatch.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file components/sramandio.vhd
    Info (12022): Found design unit 1: sramandio-arch File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio.vhd Line: 26
    Info (12023): Found entity 1: sramandio File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file components/mux4to1.vhd
    Info (12022): Found design unit 1: mux4to1-arch File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/mux4to1.vhd Line: 20
    Info (12023): Found entity 1: mux4to1 File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/mux4to1.vhd Line: 7
Warning (12019): Can't analyze file -- file SRAM.vhd is missing
Warning (12019): Can't analyze file -- file components/TB_sramandio.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file components/register_file.vhd
    Info (12022): Found design unit 1: register_file-sync_read File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/register_file.vhd Line: 25
    Info (12023): Found entity 1: register_file File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/register_file.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/datapath.vhd
    Info (12022): Found design unit 1: datapath-arch File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd Line: 41
    Info (12023): Found entity 1: datapath File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file components/tentothirtytwoextender.vhd
    Info (12022): Found design unit 1: tentothirtytwoextender-arch File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/tentothirtytwoextender.vhd Line: 15
    Info (12023): Found entity 1: tentothirtytwoextender File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/tentothirtytwoextender.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file components/mips_controller.vhd
    Info (12022): Found design unit 1: MIPS_controller-arch File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/mips_controller.vhd Line: 35
    Info (12023): Found entity 1: MIPS_controller File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/mips_controller.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file components/alu_controller.vhd
    Info (12022): Found design unit 1: alu_controller-arch File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/alu_controller.vhd Line: 20
    Info (12023): Found entity 1: alu_controller File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/alu_controller.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file components/instruction_register.vhd
    Info (12022): Found design unit 1: instruction_register-arch File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/instruction_register.vhd Line: 24
    Info (12023): Found entity 1: instruction_register File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/instruction_register.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file components/shiftleft2.vhd
    Info (12022): Found design unit 1: shiftleft2-arch File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/shiftleft2.vhd Line: 17
    Info (12023): Found entity 1: shiftleft2 File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/shiftleft2.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file components/signextend.vhd
    Info (12022): Found design unit 1: signextend-arch File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/signextend.vhd Line: 16
    Info (12023): Found entity 1: signextend File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/signextend.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file testbenches/mips_controller_tb.vhd
    Info (12022): Found design unit 1: MIPS_controller_tb-TB File: C:/Users/steve/git_repos/school/EEL4712/mini-project/testbenches/mips_controller_tb.vhd Line: 13
    Info (12023): Found entity 1: MIPS_controller_tb File: C:/Users/steve/git_repos/school/EEL4712/mini-project/testbenches/mips_controller_tb.vhd Line: 10
Warning (12019): Can't analyze file -- file components/controllerandsram.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file components/mips4712.vhd
    Info (12022): Found design unit 1: MIPS4712-arch File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS4712.vhd Line: 20
    Info (12023): Found entity 1: MIPS4712 File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS4712.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file components/sramandio_outputlogic_addressdecoder.vhd
    Info (12022): Found design unit 1: sramandio_outputlogic_addressdecoder-arch File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio_outputlogic_addressdecoder.vhd Line: 18
    Info (12023): Found entity 1: sramandio_outputlogic_addressdecoder File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio_outputlogic_addressdecoder.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file components/sramandio_outputlogic.vhd
    Info (12022): Found design unit 1: sramandio_outputlogic-arch File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio_outputlogic.vhd Line: 24
    Info (12023): Found entity 1: sramandio_outputlogic File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio_outputlogic.vhd Line: 7
Info (12127): Elaborating entity "MIPS4712" for the top level hierarchy
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:datapathcircuit" File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS4712.vhd Line: 102
Info (12128): Elaborating entity "tentothirtytwoextender" for hierarchy "datapath:datapathcircuit|tentothirtytwoextender:zeroextend" File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd Line: 261
Warning (10540): VHDL Signal Declaration warning at tentothirtytwoextender.vhd(17): used explicit default value for signal "twentytwozeroes" because signal was never assigned a value File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/tentothirtytwoextender.vhd Line: 17
Info (12128): Elaborating entity "sramandio" for hierarchy "datapath:datapathcircuit|sramandio:memoryunit" File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd Line: 266
Info (12128): Elaborating entity "thirtytwobitregister" for hierarchy "datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:inport0" File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio.vhd Line: 119
Info (12128): Elaborating entity "sramandio_outputlogic" for hierarchy "datapath:datapathcircuit|sramandio:memoryunit|sramandio_outputlogic:outputlogic" File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio.vhd Line: 125
Info (12128): Elaborating entity "sramandio_outputlogic_addressdecoder" for hierarchy "datapath:datapathcircuit|sramandio:memoryunit|sramandio_outputlogic:outputlogic|sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic" File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio_outputlogic.vhd Line: 67
Info (12128): Elaborating entity "mux4to1" for hierarchy "datapath:datapathcircuit|sramandio:memoryunit|sramandio_outputlogic:outputlogic|mux4to1:sramandio_outputlogic_mux" File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio_outputlogic.vhd Line: 74
Info (12128): Elaborating entity "sramandio_sramenablelogic" for hierarchy "datapath:datapathcircuit|sramandio:memoryunit|sramandio_sramenablelogic:sram_enablelogic" File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio.vhd Line: 134
Info (12128): Elaborating entity "SRAM" for hierarchy "datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem" File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio.vhd Line: 141
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/SRAM.vhd Line: 64
Info (12130): Elaborated megafunction instantiation "datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component" File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/SRAM.vhd Line: 64
Info (12133): Instantiated megafunction "datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/SRAM.vhd Line: 64
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "TestCase7.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SRAM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tnt3.tdf
    Info (12023): Found entity 1: altsyncram_tnt3 File: C:/Users/steve/git_repos/school/EEL4712/mini-project/db/altsyncram_tnt3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_tnt3" for hierarchy "datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_tnt3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_84r2.tdf
    Info (12023): Found entity 1: altsyncram_84r2 File: C:/Users/steve/git_repos/school/EEL4712/mini-project/db/altsyncram_84r2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_84r2" for hierarchy "datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_tnt3:auto_generated|altsyncram_84r2:altsyncram1" File: C:/Users/steve/git_repos/school/EEL4712/mini-project/db/altsyncram_tnt3.tdf Line: 39
Warning (113028): 235 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/TestCase7.mif Line: 1
    Warning (113027): Addresses ranging from 21 to 255 are not initialized File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/TestCase7.mif Line: 1
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_tnt3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/steve/git_repos/school/EEL4712/mini-project/db/altsyncram_tnt3.tdf Line: 40
Info (12130): Elaborated megafunction instantiation "datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_tnt3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/steve/git_repos/school/EEL4712/mini-project/db/altsyncram_tnt3.tdf Line: 40
Info (12133): Instantiated megafunction "datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_tnt3:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/steve/git_repos/school/EEL4712/mini-project/db/altsyncram_tnt3.tdf Line: 40
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1397899597"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_tnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_tnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_tnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "mux2to1" for hierarchy "datapath:datapathcircuit|mux2to1:instructionregistermux" File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd Line: 291
Info (12128): Elaborating entity "register_file" for hierarchy "datapath:datapathcircuit|register_file:registerfile" File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd Line: 312
Info (12128): Elaborating entity "mux2to1" for hierarchy "datapath:datapathcircuit|mux2to1:registerfileoutputmux" File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd Line: 357
Info (12128): Elaborating entity "instruction_register" for hierarchy "datapath:datapathcircuit|instruction_register:instructionregister" File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd Line: 368
Info (12128): Elaborating entity "MIPS_ALU" for hierarchy "datapath:datapathcircuit|MIPS_ALU:alu" File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd Line: 399
Warning (10036): Verilog HDL or VHDL warning at MIPS_ALU.vhd(20): object "tempsum" assigned a value but never read File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS_ALU.vhd Line: 20
Info (12128): Elaborating entity "alu_controller" for hierarchy "datapath:datapathcircuit|alu_controller:alucontroller" File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd Line: 458
Warning (10492): VHDL Process Statement warning at alu_controller.vhd(209): signal "twentydowntosixteen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/alu_controller.vhd Line: 209
Warning (10620): VHDL warning at alu_controller.vhd(222): comparison between unequal length operands always returns FALSE File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/alu_controller.vhd Line: 222
Info (12128): Elaborating entity "signextend" for hierarchy "datapath:datapathcircuit|signextend:signextender" File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd Line: 476
Info (12128): Elaborating entity "MIPS_controller" for hierarchy "MIPS_controller:controllercircuit" File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS4712.vhd Line: 130
Warning (10542): VHDL Variable Declaration warning at mips_controller.vhd(245): used initial value expression for variable "default_op" because variable was never assigned a value File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/mips_controller.vhd Line: 245
Warning (10492): VHDL Process Statement warning at mips_controller.vhd(348): signal "instruction_type" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/mips_controller.vhd Line: 348
Warning (10492): VHDL Process Statement warning at mips_controller.vhd(367): signal "ir" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/mips_controller.vhd Line: 367
Warning (10492): VHDL Process Statement warning at mips_controller.vhd(389): signal "instruction_type" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/mips_controller.vhd Line: 389
Warning (10492): VHDL Process Statement warning at mips_controller.vhd(641): signal "instruction_type" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/mips_controller.vhd Line: 641
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.12.02.17:07:42 Progress: Loading sld0b47db4c/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/steve/git_repos/school/EEL4712/mini-project/db/ip/sld0b47db4c/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/steve/git_repos/school/EEL4712/mini-project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/steve/git_repos/school/EEL4712/mini-project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/steve/git_repos/school/EEL4712/mini-project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/steve/git_repos/school/EEL4712/mini-project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/steve/git_repos/school/EEL4712/mini-project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/steve/git_repos/school/EEL4712/mini-project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "datapath:datapathcircuit|MIPS_ALU:alu|Mult1" File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS_ALU.vhd Line: 53
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "datapath:datapathcircuit|MIPS_ALU:alu|Mult0" File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS_ALU.vhd Line: 47
Info (12130): Elaborated megafunction instantiation "datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1" File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS_ALU.vhd Line: 53
Info (12133): Instantiated megafunction "datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1" with the following parameter: File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS_ALU.vhd Line: 53
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_tns.tdf
    Info (12023): Found entity 1: mult_tns File: C:/Users/steve/git_repos/school/EEL4712/mini-project/db/mult_tns.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0" File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS_ALU.vhd Line: 47
Info (12133): Instantiated megafunction "datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0" with the following parameter: File: C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS_ALU.vhd Line: 47
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf
    Info (12023): Found entity 1: mult_qgs File: C:/Users/steve/git_repos/school/EEL4712/mini-project/db/mult_qgs.tdf Line: 31
Info (13014): Ignored 470 buffer(s)
    Info (13019): Ignored 470 SOFT buffer(s)
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4371 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 4273 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21062): Implemented 16 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 4887 megabytes
    Info: Processing ended: Sat Dec 02 17:08:03 2023
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:00:22


