Analysis & Synthesis report for frequency_meter_v2
Sat Aug 29 01:08:40 2020
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for Counter_4:count_n_freq|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated
 14. Parameter Settings for User Entity Instance: Top-level Entity: |frequency_meter_v2
 15. Parameter Settings for User Entity Instance: PLL_temp:pll_0|PLL_temp_0002:pll_temp_inst|altera_pll:altera_pll_i
 16. Parameter Settings for User Entity Instance: PLL_temp_1:pll_1|PLL_temp_1_0002:pll_temp_1_inst|altera_pll:altera_pll_i
 17. Parameter Settings for User Entity Instance: PLL_acur1:pll_2|PLL_acur1_0002:pll_acur1_inst|altera_pll:altera_pll_i
 18. Parameter Settings for User Entity Instance: PLL_accur:pll_3|PLL_accur_0002:pll_accur_inst|altera_pll:altera_pll_i
 19. Parameter Settings for User Entity Instance: freq_m_module:freq_meter
 20. Parameter Settings for User Entity Instance: freq_m_module:freq_meter|Counter:b_c|lpm_counter:LPM_COUNTER_component
 21. Parameter Settings for User Entity Instance: freq_m_module:freq_meter|Counter:i_c|lpm_counter:LPM_COUNTER_component
 22. Parameter Settings for User Entity Instance: Counter_4:count_n_freq|lpm_counter:LPM_COUNTER_component
 23. Port Connectivity Checks: "spi_slave:spi"
 24. Port Connectivity Checks: "Counter_4:count_n_freq"
 25. Port Connectivity Checks: "freq_m_module:freq_meter|Counter:i_c"
 26. Port Connectivity Checks: "freq_m_module:freq_meter|Counter:b_c"
 27. Port Connectivity Checks: "freq_m_module:freq_meter"
 28. Port Connectivity Checks: "PLL_accur:pll_3"
 29. Port Connectivity Checks: "PLL_acur1:pll_2"
 30. Port Connectivity Checks: "PLL_temp_1:pll_1"
 31. Port Connectivity Checks: "PLL_temp:pll_0"
 32. Port Connectivity Checks: "SEG_HEX:u5"
 33. Port Connectivity Checks: "SEG_HEX:u4"
 34. Port Connectivity Checks: "SEG_HEX:u3"
 35. Port Connectivity Checks: "SEG_HEX:u2"
 36. Port Connectivity Checks: "SEG_HEX:u1"
 37. Port Connectivity Checks: "SEG_HEX:u0"
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Aug 29 01:08:40 2020           ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                   ; frequency_meter_v2                              ;
; Top-level Entity Name           ; frequency_meter_v2                              ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 122                                             ;
; Total pins                      ; 142                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 0                                               ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 2                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; frequency_meter_v2 ; frequency_meter_v2 ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                   ; Library    ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+------------+
; ../freq_m_module/freq_m_module.v ; yes             ; User Verilog HDL File        ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/freq_m_module/freq_m_module.v         ;            ;
; spi_slave.v                      ; yes             ; User Verilog HDL File        ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/spi_slave.v                  ;            ;
; SEG_HEX.v                        ; yes             ; User Verilog HDL File        ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/SEG_HEX.v                    ;            ;
; Counter.v                        ; yes             ; User Wizard-Generated File   ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/Counter.v                    ;            ;
; Counter_4.v                      ; yes             ; User Wizard-Generated File   ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/Counter_4.v                  ;            ;
; PLL_temp.v                       ; yes             ; User Wizard-Generated File   ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_temp.v                   ; PLL_temp   ;
; PLL_temp/PLL_temp_0002.v         ; yes             ; User Verilog HDL File        ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_temp/PLL_temp_0002.v     ; PLL_temp   ;
; PLL_temp_1.v                     ; yes             ; User Wizard-Generated File   ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_temp_1.v                 ; PLL_temp_1 ;
; PLL_temp_1/PLL_temp_1_0002.v     ; yes             ; User Verilog HDL File        ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_temp_1/PLL_temp_1_0002.v ; PLL_temp_1 ;
; PLL_acur1.v                      ; yes             ; User Wizard-Generated File   ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_acur1.v                  ; PLL_acur1  ;
; PLL_acur1/PLL_acur1_0002.v       ; yes             ; User Verilog HDL File        ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_acur1/PLL_acur1_0002.v   ; PLL_acur1  ;
; PLL_accur.v                      ; yes             ; User Wizard-Generated File   ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_accur.v                  ; PLL_accur  ;
; PLL_accur/PLL_accur_0002.v       ; yes             ; User Verilog HDL File        ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_accur/PLL_accur_0002.v   ; PLL_accur  ;
; frequency_meter_v2.v             ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v         ;            ;
; altera_pll.v                     ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/altera_pll.v                                    ;            ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.tdf                                 ;            ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_constant.inc                                ;            ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                  ;            ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                 ;            ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/cmpconst.inc                                    ;            ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_compare.inc                                 ;            ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.inc                                 ;            ;
; dffeea.inc                       ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/dffeea.inc                                      ;            ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                         ;            ;
; aglobal160.inc                   ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc                                  ;            ;
; db/cntr_uui.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/db/cntr_uui.tdf              ;            ;
; db/cntr_r5j.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/db/cntr_r5j.tdf              ;            ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+------------+


+-------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                   ;
+---------------------------------------------+---------------------------------+
; Resource                                    ; Usage                           ;
+---------------------------------------------+---------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 68                              ;
;                                             ;                                 ;
; Combinational ALUT usage for logic          ; 103                             ;
;     -- 7 input functions                    ; 0                               ;
;     -- 6 input functions                    ; 23                              ;
;     -- 5 input functions                    ; 5                               ;
;     -- 4 input functions                    ; 3                               ;
;     -- <=3 input functions                  ; 72                              ;
;                                             ;                                 ;
; Dedicated logic registers                   ; 122                             ;
;                                             ;                                 ;
; I/O pins                                    ; 142                             ;
;                                             ;                                 ;
; Total DSP Blocks                            ; 0                               ;
;                                             ;                                 ;
; Total PLLs                                  ; 2                               ;
;     -- PLLs                                 ; 2                               ;
;                                             ;                                 ;
; Maximum fan-out node                        ; freq_m_module:freq_meter|aclr_i ;
; Maximum fan-out                             ; 67                              ;
; Total fan-out                               ; 870                             ;
; Average fan-out                             ; 1.49                            ;
+---------------------------------------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                             ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                ; Entity Name        ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |frequency_meter_v2                          ; 103 (8)           ; 122 (9)      ; 0                 ; 0          ; 142  ; 0            ; |frequency_meter_v2                                                                                                ; frequency_meter_v2 ; work         ;
;    |Counter_4:count_n_freq|                  ; 3 (0)             ; 2 (0)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_v2|Counter_4:count_n_freq                                                                         ; Counter_4          ; work         ;
;       |lpm_counter:LPM_COUNTER_component|    ; 3 (0)             ; 2 (0)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_v2|Counter_4:count_n_freq|lpm_counter:LPM_COUNTER_component                                       ; lpm_counter        ; work         ;
;          |cntr_r5j:auto_generated|           ; 3 (3)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_v2|Counter_4:count_n_freq|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated               ; cntr_r5j           ; work         ;
;    |PLL_acur1:pll_2|                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_v2|PLL_acur1:pll_2                                                                                ; PLL_acur1          ; PLL_acur1    ;
;       |PLL_acur1_0002:pll_acur1_inst|        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_v2|PLL_acur1:pll_2|PLL_acur1_0002:pll_acur1_inst                                                  ; PLL_acur1_0002     ; PLL_acur1    ;
;          |altera_pll:altera_pll_i|           ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_v2|PLL_acur1:pll_2|PLL_acur1_0002:pll_acur1_inst|altera_pll:altera_pll_i                          ; altera_pll         ; work         ;
;    |PLL_temp_1:pll_1|                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_v2|PLL_temp_1:pll_1                                                                               ; PLL_temp_1         ; PLL_temp_1   ;
;       |PLL_temp_1_0002:pll_temp_1_inst|      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_v2|PLL_temp_1:pll_1|PLL_temp_1_0002:pll_temp_1_inst                                               ; PLL_temp_1_0002    ; PLL_temp_1   ;
;          |altera_pll:altera_pll_i|           ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_v2|PLL_temp_1:pll_1|PLL_temp_1_0002:pll_temp_1_inst|altera_pll:altera_pll_i                       ; altera_pll         ; work         ;
;    |freq_m_module:freq_meter|                ; 77 (13)           ; 98 (34)      ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_v2|freq_m_module:freq_meter                                                                       ; freq_m_module      ; work         ;
;       |Counter:b_c|                          ; 32 (0)            ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_v2|freq_m_module:freq_meter|Counter:b_c                                                           ; Counter            ; work         ;
;          |lpm_counter:LPM_COUNTER_component| ; 32 (0)            ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_v2|freq_m_module:freq_meter|Counter:b_c|lpm_counter:LPM_COUNTER_component                         ; lpm_counter        ; work         ;
;             |cntr_uui:auto_generated|        ; 32 (32)           ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_v2|freq_m_module:freq_meter|Counter:b_c|lpm_counter:LPM_COUNTER_component|cntr_uui:auto_generated ; cntr_uui           ; work         ;
;       |Counter:i_c|                          ; 32 (0)            ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_v2|freq_m_module:freq_meter|Counter:i_c                                                           ; Counter            ; work         ;
;          |lpm_counter:LPM_COUNTER_component| ; 32 (0)            ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_v2|freq_m_module:freq_meter|Counter:i_c|lpm_counter:LPM_COUNTER_component                         ; lpm_counter        ; work         ;
;             |cntr_uui:auto_generated|        ; 32 (32)           ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_v2|freq_m_module:freq_meter|Counter:i_c|lpm_counter:LPM_COUNTER_component|cntr_uui:auto_generated ; cntr_uui           ; work         ;
;    |spi_slave:spi|                           ; 15 (15)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_v2|spi_slave:spi                                                                                  ; spi_slave          ; work         ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                      ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------+-----------------+
; Altera ; LPM_COUNTER  ; 16.0    ; N/A          ; N/A          ; |frequency_meter_v2|Counter_4:count_n_freq               ; Counter_4.v     ;
; Altera ; LPM_COUNTER  ; 16.0    ; N/A          ; N/A          ; |frequency_meter_v2|freq_m_module:freq_meter|Counter:b_c ; Counter.v       ;
; Altera ; LPM_COUNTER  ; 16.0    ; N/A          ; N/A          ; |frequency_meter_v2|freq_m_module:freq_meter|Counter:i_c ; Counter.v       ;
; Altera ; altera_pll   ; 16.0    ; N/A          ; N/A          ; |frequency_meter_v2|PLL_temp:pll_0                       ; PLL_temp.v      ;
; Altera ; altera_pll   ; 16.0    ; N/A          ; N/A          ; |frequency_meter_v2|PLL_temp_1:pll_1                     ; PLL_temp_1.v    ;
; Altera ; altera_pll   ; 16.0    ; N/A          ; N/A          ; |frequency_meter_v2|PLL_acur1:pll_2                      ; PLL_acur1.v     ;
; Altera ; altera_pll   ; 16.0    ; N/A          ; N/A          ; |frequency_meter_v2|PLL_accur:pll_3                      ; PLL_accur.v     ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+----------------------------------------+---------------------------------------------+
; Register name                          ; Reason for Removal                          ;
+----------------------------------------+---------------------------------------------+
; SEG_HEX:u5|oHEX_D[6]                   ; Stuck at GND due to stuck port data_in      ;
; SEG_HEX:u5|oHEX_D[5]                   ; Stuck at VCC due to stuck port data_in      ;
; SEG_HEX:u5|oHEX_D[3,4]                 ; Stuck at GND due to stuck port data_in      ;
; SEG_HEX:u5|oHEX_D[2]                   ; Stuck at VCC due to stuck port data_in      ;
; SEG_HEX:u5|oHEX_D[0,1]                 ; Stuck at GND due to stuck port data_in      ;
; SEG_HEX:u4|oHEX_D[6]                   ; Stuck at VCC due to stuck port data_in      ;
; SEG_HEX:u4|oHEX_D[0..5]                ; Stuck at GND due to stuck port data_in      ;
; SEG_HEX:u3|oHEX_D[6]                   ; Stuck at VCC due to stuck port data_in      ;
; SEG_HEX:u3|oHEX_D[0..5]                ; Stuck at GND due to stuck port data_in      ;
; SEG_HEX:u2|oHEX_D[6]                   ; Stuck at VCC due to stuck port data_in      ;
; SEG_HEX:u2|oHEX_D[0..5]                ; Stuck at GND due to stuck port data_in      ;
; SEG_HEX:u1|oHEX_D[6]                   ; Stuck at VCC due to stuck port data_in      ;
; SEG_HEX:u1|oHEX_D[0..5]                ; Stuck at GND due to stuck port data_in      ;
; SEG_HEX:u0|oHEX_D[6]                   ; Stuck at VCC due to stuck port data_in      ;
; SEG_HEX:u0|oHEX_D[0..5]                ; Stuck at GND due to stuck port data_in      ;
; aset                                   ; Merged with rstb                            ;
; freq_m_module:freq_meter|sclr_b        ; Merged with freq_m_module:freq_meter|aclr_i ;
; Total Number of Removed Registers = 44 ;                                             ;
+----------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 122   ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 47    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 9     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                ;
+---------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                 ; Fan out ;
+---------------------------------------------------------------------------------------------------+---------+
; spi_slave:spi|treg[7]                                                                             ; 2       ;
; spi_slave:spi|treg[6]                                                                             ; 1       ;
; Counter_4:count_n_freq|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|counter_reg_bit0 ; 9       ;
; spi_slave:spi|treg[5]                                                                             ; 1       ;
; spi_slave:spi|treg[4]                                                                             ; 1       ;
; spi_slave:spi|treg[3]                                                                             ; 1       ;
; spi_slave:spi|treg[2]                                                                             ; 1       ;
; spi_slave:spi|treg[1]                                                                             ; 1       ;
; spi_slave:spi|treg[0]                                                                             ; 1       ;
; Total number of inverted registers = 9                                                            ;         ;
+---------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |frequency_meter_v2|tdata[7] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for Counter_4:count_n_freq|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated ;
+----------------+-------+------+-------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                      ;
+----------------+-------+------+-------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |frequency_meter_v2 ;
+----------------+---------------------------------+---------------------------------+
; Parameter Name ; Value                           ; Type                            ;
+----------------+---------------------------------+---------------------------------+
; freq_base      ; 0001011111010111100001000000000 ; Unsigned Binary                 ;
+----------------+---------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_temp:pll_0|PLL_temp_0002:pll_temp_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                            ;
+--------------------------------------+------------------------+-------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                          ;
; fractional_vco_multiplier            ; false                  ; String                                          ;
; pll_type                             ; General                ; String                                          ;
; pll_subtype                          ; General                ; String                                          ;
; number_of_clocks                     ; 9                      ; Signed Integer                                  ;
; operation_mode                       ; direct                 ; String                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                  ;
; data_rate                            ; 0                      ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                  ;
; output_clock_frequency0              ; 700.000000 MHz         ; String                                          ;
; phase_shift0                         ; 0 ps                   ; String                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                          ;
; phase_shift1                         ; 0 ps                   ; String                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency2              ; 200.000000 MHz         ; String                                          ;
; phase_shift2                         ; 0 ps                   ; String                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency3              ; 233.333333 MHz         ; String                                          ;
; phase_shift3                         ; 0 ps                   ; String                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency4              ; 280.000000 MHz         ; String                                          ;
; phase_shift4                         ; 0 ps                   ; String                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency5              ; 350.000000 MHz         ; String                                          ;
; phase_shift5                         ; 0 ps                   ; String                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency6              ; 466.666666 MHz         ; String                                          ;
; phase_shift6                         ; 0 ps                   ; String                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency7              ; 25.000000 MHz          ; String                                          ;
; phase_shift7                         ; 0 ps                   ; String                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency8              ; 5.000000 MHz           ; String                                          ;
; phase_shift8                         ; 0 ps                   ; String                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                          ;
; phase_shift9                         ; 0 ps                   ; String                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                          ;
; phase_shift10                        ; 0 ps                   ; String                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                          ;
; phase_shift11                        ; 0 ps                   ; String                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                          ;
; phase_shift12                        ; 0 ps                   ; String                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                          ;
; phase_shift13                        ; 0 ps                   ; String                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                          ;
; phase_shift14                        ; 0 ps                   ; String                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                          ;
; phase_shift15                        ; 0 ps                   ; String                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                          ;
; phase_shift16                        ; 0 ps                   ; String                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                          ;
; phase_shift17                        ; 0 ps                   ; String                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                  ;
; clock_name_0                         ;                        ; String                                          ;
; clock_name_1                         ;                        ; String                                          ;
; clock_name_2                         ;                        ; String                                          ;
; clock_name_3                         ;                        ; String                                          ;
; clock_name_4                         ;                        ; String                                          ;
; clock_name_5                         ;                        ; String                                          ;
; clock_name_6                         ;                        ; String                                          ;
; clock_name_7                         ;                        ; String                                          ;
; clock_name_8                         ;                        ; String                                          ;
; clock_name_global_0                  ; false                  ; String                                          ;
; clock_name_global_1                  ; false                  ; String                                          ;
; clock_name_global_2                  ; false                  ; String                                          ;
; clock_name_global_3                  ; false                  ; String                                          ;
; clock_name_global_4                  ; false                  ; String                                          ;
; clock_name_global_5                  ; false                  ; String                                          ;
; clock_name_global_6                  ; false                  ; String                                          ;
; clock_name_global_7                  ; false                  ; String                                          ;
; clock_name_global_8                  ; false                  ; String                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                  ;
; pll_slf_rst                          ; false                  ; String                                          ;
; pll_bw_sel                           ; low                    ; String                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
+--------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_temp_1:pll_1|PLL_temp_1_0002:pll_temp_1_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                  ;
+--------------------------------------+------------------------+-------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                ;
; fractional_vco_multiplier            ; false                  ; String                                                ;
; pll_type                             ; General                ; String                                                ;
; pll_subtype                          ; General                ; String                                                ;
; number_of_clocks                     ; 9                      ; Signed Integer                                        ;
; operation_mode                       ; direct                 ; String                                                ;
; deserialization_factor               ; 4                      ; Signed Integer                                        ;
; data_rate                            ; 0                      ; Signed Integer                                        ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                        ;
; output_clock_frequency0              ; 200.000000 MHz         ; String                                                ;
; phase_shift0                         ; 0 ps                   ; String                                                ;
; duty_cycle0                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                                ;
; phase_shift1                         ; 0 ps                   ; String                                                ;
; duty_cycle1                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency2              ; 150.000000 MHz         ; String                                                ;
; phase_shift2                         ; 0 ps                   ; String                                                ;
; duty_cycle2                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency3              ; 171.428571 MHz         ; String                                                ;
; phase_shift3                         ; 0 ps                   ; String                                                ;
; duty_cycle3                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency4              ; 133.333333 MHz         ; String                                                ;
; phase_shift4                         ; 0 ps                   ; String                                                ;
; duty_cycle4                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency5              ; 109.090909 MHz         ; String                                                ;
; phase_shift5                         ; 0 ps                   ; String                                                ;
; duty_cycle5                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency6              ; 75.000000 MHz          ; String                                                ;
; phase_shift6                         ; 0 ps                   ; String                                                ;
; duty_cycle6                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency7              ; 30.000000 MHz          ; String                                                ;
; phase_shift7                         ; 0 ps                   ; String                                                ;
; duty_cycle7                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency8              ; 5.000000 MHz           ; String                                                ;
; phase_shift8                         ; 0 ps                   ; String                                                ;
; duty_cycle8                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                ;
; phase_shift9                         ; 0 ps                   ; String                                                ;
; duty_cycle9                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                ;
; phase_shift10                        ; 0 ps                   ; String                                                ;
; duty_cycle10                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                ;
; phase_shift11                        ; 0 ps                   ; String                                                ;
; duty_cycle11                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                ;
; phase_shift12                        ; 0 ps                   ; String                                                ;
; duty_cycle12                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                ;
; phase_shift13                        ; 0 ps                   ; String                                                ;
; duty_cycle13                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                ;
; phase_shift14                        ; 0 ps                   ; String                                                ;
; duty_cycle14                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                ;
; phase_shift15                        ; 0 ps                   ; String                                                ;
; duty_cycle15                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                ;
; phase_shift16                        ; 0 ps                   ; String                                                ;
; duty_cycle16                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                ;
; phase_shift17                        ; 0 ps                   ; String                                                ;
; duty_cycle17                         ; 50                     ; Signed Integer                                        ;
; clock_name_0                         ;                        ; String                                                ;
; clock_name_1                         ;                        ; String                                                ;
; clock_name_2                         ;                        ; String                                                ;
; clock_name_3                         ;                        ; String                                                ;
; clock_name_4                         ;                        ; String                                                ;
; clock_name_5                         ;                        ; String                                                ;
; clock_name_6                         ;                        ; String                                                ;
; clock_name_7                         ;                        ; String                                                ;
; clock_name_8                         ;                        ; String                                                ;
; clock_name_global_0                  ; false                  ; String                                                ;
; clock_name_global_1                  ; false                  ; String                                                ;
; clock_name_global_2                  ; false                  ; String                                                ;
; clock_name_global_3                  ; false                  ; String                                                ;
; clock_name_global_4                  ; false                  ; String                                                ;
; clock_name_global_5                  ; false                  ; String                                                ;
; clock_name_global_6                  ; false                  ; String                                                ;
; clock_name_global_7                  ; false                  ; String                                                ;
; clock_name_global_8                  ; false                  ; String                                                ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                        ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                        ;
; m_cnt_bypass_en                      ; false                  ; String                                                ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                        ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                        ;
; n_cnt_bypass_en                      ; false                  ; String                                                ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en0                     ; false                  ; String                                                ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en1                     ; false                  ; String                                                ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en2                     ; false                  ; String                                                ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en3                     ; false                  ; String                                                ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en4                     ; false                  ; String                                                ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en5                     ; false                  ; String                                                ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en6                     ; false                  ; String                                                ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en7                     ; false                  ; String                                                ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en8                     ; false                  ; String                                                ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en9                     ; false                  ; String                                                ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en10                    ; false                  ; String                                                ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en11                    ; false                  ; String                                                ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en12                    ; false                  ; String                                                ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en13                    ; false                  ; String                                                ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en14                    ; false                  ; String                                                ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en15                    ; false                  ; String                                                ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en16                    ; false                  ; String                                                ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en17                    ; false                  ; String                                                ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                        ;
; pll_vco_div                          ; 1                      ; Signed Integer                                        ;
; pll_slf_rst                          ; false                  ; String                                                ;
; pll_bw_sel                           ; low                    ; String                                                ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                ;
; pll_cp_current                       ; 0                      ; Signed Integer                                        ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                        ;
; pll_fractional_division              ; 1                      ; Signed Integer                                        ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                        ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                ;
; mimic_fbclk_type                     ; gclk                   ; String                                                ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                        ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                        ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                ;
+--------------------------------------+------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_acur1:pll_2|PLL_acur1_0002:pll_acur1_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                               ;
+--------------------------------------+------------------------+----------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                             ;
; fractional_vco_multiplier            ; false                  ; String                                             ;
; pll_type                             ; General                ; String                                             ;
; pll_subtype                          ; General                ; String                                             ;
; number_of_clocks                     ; 1                      ; Signed Integer                                     ;
; operation_mode                       ; direct                 ; String                                             ;
; deserialization_factor               ; 4                      ; Signed Integer                                     ;
; data_rate                            ; 0                      ; Signed Integer                                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                     ;
; output_clock_frequency0              ; 100.396825 MHz         ; String                                             ;
; phase_shift0                         ; 0 ps                   ; String                                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency1              ; 0 MHz                  ; String                                             ;
; phase_shift1                         ; 0 ps                   ; String                                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency2              ; 0 MHz                  ; String                                             ;
; phase_shift2                         ; 0 ps                   ; String                                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                                             ;
; phase_shift3                         ; 0 ps                   ; String                                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                                             ;
; phase_shift4                         ; 0 ps                   ; String                                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                                             ;
; phase_shift5                         ; 0 ps                   ; String                                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                                             ;
; phase_shift6                         ; 0 ps                   ; String                                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                                             ;
; phase_shift7                         ; 0 ps                   ; String                                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                                             ;
; phase_shift8                         ; 0 ps                   ; String                                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                                             ;
; phase_shift9                         ; 0 ps                   ; String                                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                                             ;
; phase_shift10                        ; 0 ps                   ; String                                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                                             ;
; phase_shift11                        ; 0 ps                   ; String                                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                                             ;
; phase_shift12                        ; 0 ps                   ; String                                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                                             ;
; phase_shift13                        ; 0 ps                   ; String                                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                                             ;
; phase_shift14                        ; 0 ps                   ; String                                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                                             ;
; phase_shift15                        ; 0 ps                   ; String                                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                                             ;
; phase_shift16                        ; 0 ps                   ; String                                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                                             ;
; phase_shift17                        ; 0 ps                   ; String                                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                                     ;
; clock_name_0                         ;                        ; String                                             ;
; clock_name_1                         ;                        ; String                                             ;
; clock_name_2                         ;                        ; String                                             ;
; clock_name_3                         ;                        ; String                                             ;
; clock_name_4                         ;                        ; String                                             ;
; clock_name_5                         ;                        ; String                                             ;
; clock_name_6                         ;                        ; String                                             ;
; clock_name_7                         ;                        ; String                                             ;
; clock_name_8                         ;                        ; String                                             ;
; clock_name_global_0                  ; false                  ; String                                             ;
; clock_name_global_1                  ; false                  ; String                                             ;
; clock_name_global_2                  ; false                  ; String                                             ;
; clock_name_global_3                  ; false                  ; String                                             ;
; clock_name_global_4                  ; false                  ; String                                             ;
; clock_name_global_5                  ; false                  ; String                                             ;
; clock_name_global_6                  ; false                  ; String                                             ;
; clock_name_global_7                  ; false                  ; String                                             ;
; clock_name_global_8                  ; false                  ; String                                             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                     ;
; m_cnt_bypass_en                      ; false                  ; String                                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                     ;
; n_cnt_bypass_en                      ; false                  ; String                                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en0                     ; false                  ; String                                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en1                     ; false                  ; String                                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en2                     ; false                  ; String                                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en3                     ; false                  ; String                                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en4                     ; false                  ; String                                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en5                     ; false                  ; String                                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en6                     ; false                  ; String                                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en7                     ; false                  ; String                                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en8                     ; false                  ; String                                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en9                     ; false                  ; String                                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en10                    ; false                  ; String                                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en11                    ; false                  ; String                                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en12                    ; false                  ; String                                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en13                    ; false                  ; String                                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en14                    ; false                  ; String                                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en15                    ; false                  ; String                                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en16                    ; false                  ; String                                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en17                    ; false                  ; String                                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                                     ;
; pll_slf_rst                          ; false                  ; String                                             ;
; pll_bw_sel                           ; low                    ; String                                             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                             ;
; pll_cp_current                       ; 0                      ; Signed Integer                                     ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                     ;
; pll_fractional_division              ; 1                      ; Signed Integer                                     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                             ;
; mimic_fbclk_type                     ; gclk                   ; String                                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                             ;
+--------------------------------------+------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_accur:pll_3|PLL_accur_0002:pll_accur_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                               ;
+--------------------------------------+------------------------+----------------------------------------------------+
; reference_clock_frequency            ; 100.396825 MHz         ; String                                             ;
; fractional_vco_multiplier            ; false                  ; String                                             ;
; pll_type                             ; General                ; String                                             ;
; pll_subtype                          ; General                ; String                                             ;
; number_of_clocks                     ; 1                      ; Signed Integer                                     ;
; operation_mode                       ; direct                 ; String                                             ;
; deserialization_factor               ; 4                      ; Signed Integer                                     ;
; data_rate                            ; 0                      ; Signed Integer                                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                     ;
; output_clock_frequency0              ; 99.998424 MHz          ; String                                             ;
; phase_shift0                         ; 0 ps                   ; String                                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency1              ; 0 MHz                  ; String                                             ;
; phase_shift1                         ; 0 ps                   ; String                                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency2              ; 0 MHz                  ; String                                             ;
; phase_shift2                         ; 0 ps                   ; String                                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                                             ;
; phase_shift3                         ; 0 ps                   ; String                                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                                             ;
; phase_shift4                         ; 0 ps                   ; String                                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                                             ;
; phase_shift5                         ; 0 ps                   ; String                                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                                             ;
; phase_shift6                         ; 0 ps                   ; String                                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                                             ;
; phase_shift7                         ; 0 ps                   ; String                                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                                             ;
; phase_shift8                         ; 0 ps                   ; String                                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                                             ;
; phase_shift9                         ; 0 ps                   ; String                                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                                             ;
; phase_shift10                        ; 0 ps                   ; String                                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                                             ;
; phase_shift11                        ; 0 ps                   ; String                                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                                             ;
; phase_shift12                        ; 0 ps                   ; String                                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                                             ;
; phase_shift13                        ; 0 ps                   ; String                                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                                             ;
; phase_shift14                        ; 0 ps                   ; String                                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                                             ;
; phase_shift15                        ; 0 ps                   ; String                                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                                             ;
; phase_shift16                        ; 0 ps                   ; String                                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                                             ;
; phase_shift17                        ; 0 ps                   ; String                                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                                     ;
; clock_name_0                         ;                        ; String                                             ;
; clock_name_1                         ;                        ; String                                             ;
; clock_name_2                         ;                        ; String                                             ;
; clock_name_3                         ;                        ; String                                             ;
; clock_name_4                         ;                        ; String                                             ;
; clock_name_5                         ;                        ; String                                             ;
; clock_name_6                         ;                        ; String                                             ;
; clock_name_7                         ;                        ; String                                             ;
; clock_name_8                         ;                        ; String                                             ;
; clock_name_global_0                  ; false                  ; String                                             ;
; clock_name_global_1                  ; false                  ; String                                             ;
; clock_name_global_2                  ; false                  ; String                                             ;
; clock_name_global_3                  ; false                  ; String                                             ;
; clock_name_global_4                  ; false                  ; String                                             ;
; clock_name_global_5                  ; false                  ; String                                             ;
; clock_name_global_6                  ; false                  ; String                                             ;
; clock_name_global_7                  ; false                  ; String                                             ;
; clock_name_global_8                  ; false                  ; String                                             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                     ;
; m_cnt_bypass_en                      ; false                  ; String                                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                     ;
; n_cnt_bypass_en                      ; false                  ; String                                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en0                     ; false                  ; String                                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en1                     ; false                  ; String                                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en2                     ; false                  ; String                                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en3                     ; false                  ; String                                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en4                     ; false                  ; String                                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en5                     ; false                  ; String                                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en6                     ; false                  ; String                                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en7                     ; false                  ; String                                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en8                     ; false                  ; String                                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en9                     ; false                  ; String                                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en10                    ; false                  ; String                                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en11                    ; false                  ; String                                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en12                    ; false                  ; String                                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en13                    ; false                  ; String                                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en14                    ; false                  ; String                                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en15                    ; false                  ; String                                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en16                    ; false                  ; String                                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en17                    ; false                  ; String                                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                                     ;
; pll_slf_rst                          ; false                  ; String                                             ;
; pll_bw_sel                           ; low                    ; String                                             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                             ;
; pll_cp_current                       ; 0                      ; Signed Integer                                     ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                     ;
; pll_fractional_division              ; 1                      ; Signed Integer                                     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                             ;
; mimic_fbclk_type                     ; gclk                   ; String                                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                             ;
+--------------------------------------+------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: freq_m_module:freq_meter ;
+----------------+---------------------------------+--------------------+
; Parameter Name ; Value                           ; Type               ;
+----------------+---------------------------------+--------------------+
; freq_base      ; 0001011111010111100001000000000 ; Unsigned Binary    ;
+----------------+---------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: freq_m_module:freq_meter|Counter:b_c|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                         ;
+------------------------+-------------+------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                               ;
; LPM_WIDTH              ; 32          ; Signed Integer                                                               ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                      ;
; LPM_MODULUS            ; 0           ; Untyped                                                                      ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                      ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                      ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                           ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                           ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                      ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                      ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                      ;
; CBXI_PARAMETER         ; cntr_uui    ; Untyped                                                                      ;
+------------------------+-------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: freq_m_module:freq_meter|Counter:i_c|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                         ;
+------------------------+-------------+------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                               ;
; LPM_WIDTH              ; 32          ; Signed Integer                                                               ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                      ;
; LPM_MODULUS            ; 0           ; Untyped                                                                      ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                      ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                      ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                           ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                           ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                      ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                      ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                      ;
; CBXI_PARAMETER         ; cntr_uui    ; Untyped                                                                      ;
+------------------------+-------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter_4:count_n_freq|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                           ;
+------------------------+-------------+----------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                 ;
; LPM_WIDTH              ; 2           ; Signed Integer                                                 ;
; LPM_DIRECTION          ; UP          ; Untyped                                                        ;
; LPM_MODULUS            ; 0           ; Untyped                                                        ;
; LPM_AVALUE             ; 1           ; Untyped                                                        ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                        ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                        ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                             ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                             ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                        ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                        ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                        ;
; CBXI_PARAMETER         ; cntr_r5j    ; Untyped                                                        ;
+------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_slave:spi"                                                                                            ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ten   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; mlb   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; rdata ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Counter_4:count_n_freq"                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (2 bits) is smaller than the port expression (4 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "freq_m_module:freq_meter|Counter:i_c" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; sclr ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "freq_m_module:freq_meter|Counter:b_c"                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; aclr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; cout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "freq_m_module:freq_meter"                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; cout_i ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_accur:pll_3"                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; outclk_0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_acur1:pll_2"                                                                                           ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_temp_1:pll_1"                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; outclk_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; outclk_2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; outclk_3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; outclk_4 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; outclk_5 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; outclk_6 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; outclk_7 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; outclk_8 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_temp:pll_0"                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; outclk_0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; outclk_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; outclk_2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; outclk_3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; outclk_4 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; outclk_5 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; outclk_6 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; outclk_7 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; outclk_8 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG_HEX:u5"                                                                                                                                                                             ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iDIG       ; Input ; Warning  ; Input port expression (31 bits) is wider than the input port (4 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iDIG[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; iDIG[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; iDIG[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG_HEX:u4"                                                                                                                                                                             ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iDIG       ; Input ; Warning  ; Input port expression (31 bits) is wider than the input port (4 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iDIG[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG_HEX:u3"                                                                                                                                                                             ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iDIG       ; Input ; Warning  ; Input port expression (31 bits) is wider than the input port (4 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iDIG[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG_HEX:u2"                                                                                                                                                                             ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iDIG       ; Input ; Warning  ; Input port expression (31 bits) is wider than the input port (4 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iDIG[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG_HEX:u1"                                                                                                                                                                             ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iDIG       ; Input ; Warning  ; Input port expression (31 bits) is wider than the input port (4 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iDIG[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG_HEX:u0"                                                                                                                                                                             ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iDIG       ; Input ; Warning  ; Input port expression (31 bits) is wider than the input port (4 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iDIG[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 122                         ;
;     CLR               ; 38                          ;
;     ENA CLR           ; 9                           ;
;     SCLR              ; 32                          ;
;     plain             ; 43                          ;
; arriav_io_obuf        ; 72                          ;
; arriav_lcell_comb     ; 106                         ;
;     arith             ; 66                          ;
;         1 data inputs ; 66                          ;
;     normal            ; 40                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 3                           ;
;         5 data inputs ; 5                           ;
;         6 data inputs ; 23                          ;
; boundary_port         ; 142                         ;
; generic_pll           ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 1.93                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Sat Aug 29 01:08:18 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off frequency_meter_v2 -c frequency_meter_v2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/petry/onedrive/documents/github/frequency_meter/freq_m_module/freq_m_module.v
    Info (12023): Found entity 1: freq_m_module File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/freq_m_module/freq_m_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spi_slave.v
    Info (12023): Found entity 1: spi_slave File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/spi_slave.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file seg_hex.v
    Info (12023): Found entity 1: SEG_HEX File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/SEG_HEX.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file mux_freq.v
    Info (12023): Found entity 1: Mux_freq File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/Mux_freq.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: Counter File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/Counter.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file counter_4.v
    Info (12023): Found entity 1: Counter_4 File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/Counter_4.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pll_temp.v
    Info (12023): Found entity 1: PLL_temp File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_temp.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll_temp/pll_temp_0002.v
    Info (12023): Found entity 1: PLL_temp_0002 File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_temp/PLL_temp_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll_temp_1.v
    Info (12023): Found entity 1: PLL_temp_1 File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_temp_1.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll_temp_1/pll_temp_1_0002.v
    Info (12023): Found entity 1: PLL_temp_1_0002 File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_temp_1/PLL_temp_1_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll_acur1.v
    Info (12023): Found entity 1: PLL_acur1 File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_acur1.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll_acur1/pll_acur1_0002.v
    Info (12023): Found entity 1: PLL_acur1_0002 File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_acur1/PLL_acur1_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll_accur.v
    Info (12023): Found entity 1: PLL_accur File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_accur.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll_accur/pll_accur_0002.v
    Info (12023): Found entity 1: PLL_accur_0002 File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_accur/PLL_accur_0002.v Line: 2
Warning (10275): Verilog HDL Module Instantiation warning at frequency_meter_v2.v(149): ignored dangling comma in List of Port Connections File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 149
Warning (10275): Verilog HDL Module Instantiation warning at frequency_meter_v2.v(166): ignored dangling comma in List of Port Connections File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 166
Warning (10275): Verilog HDL Module Instantiation warning at frequency_meter_v2.v(275): ignored dangling comma in List of Port Connections File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 275
Warning (12125): Using design file frequency_meter_v2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: frequency_meter_v2 File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 6
Info (12127): Elaborating entity "frequency_meter_v2" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at frequency_meter_v2.v(44): object "sclr_b" assigned a value but never read File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 44
Warning (10036): Verilog HDL or VHDL warning at frequency_meter_v2.v(44): object "aclr_i" assigned a value but never read File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 44
Warning (10034): Output port "LEDR[9..3]" at frequency_meter_v2.v(26) has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 26
Warning (10034): Output port "LEDR[0]" at frequency_meter_v2.v(26) has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 26
Info (12128): Elaborating entity "SEG_HEX" for hierarchy "SEG_HEX:u0" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 75
Info (12128): Elaborating entity "PLL_temp" for hierarchy "PLL_temp:pll_0" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 149
Info (12128): Elaborating entity "PLL_temp_0002" for hierarchy "PLL_temp:pll_0|PLL_temp_0002:pll_temp_inst" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_temp.v Line: 35
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL_temp:pll_0|PLL_temp_0002:pll_temp_inst|altera_pll:altera_pll_i" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_temp/PLL_temp_0002.v Line: 109
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL_temp:pll_0|PLL_temp_0002:pll_temp_inst|altera_pll:altera_pll_i" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_temp/PLL_temp_0002.v Line: 109
Info (12133): Instantiated megafunction "PLL_temp:pll_0|PLL_temp_0002:pll_temp_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_temp/PLL_temp_0002.v Line: 109
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "9"
    Info (12134): Parameter "output_clock_frequency0" = "700.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "200.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "233.333333 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "280.000000 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "350.000000 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "466.666666 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "5.000000 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "PLL_temp_1" for hierarchy "PLL_temp_1:pll_1" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 166
Info (12128): Elaborating entity "PLL_temp_1_0002" for hierarchy "PLL_temp_1:pll_1|PLL_temp_1_0002:pll_temp_1_inst" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_temp_1.v Line: 35
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL_temp_1:pll_1|PLL_temp_1_0002:pll_temp_1_inst|altera_pll:altera_pll_i" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_temp_1/PLL_temp_1_0002.v Line: 109
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL_temp_1:pll_1|PLL_temp_1_0002:pll_temp_1_inst|altera_pll:altera_pll_i" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_temp_1/PLL_temp_1_0002.v Line: 109
Info (12133): Instantiated megafunction "PLL_temp_1:pll_1|PLL_temp_1_0002:pll_temp_1_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_temp_1/PLL_temp_1_0002.v Line: 109
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "9"
    Info (12134): Parameter "output_clock_frequency0" = "200.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "150.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "171.428571 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "133.333333 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "109.090909 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "75.000000 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "30.000000 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "5.000000 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "PLL_acur1" for hierarchy "PLL_acur1:pll_2" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 175
Info (12128): Elaborating entity "PLL_acur1_0002" for hierarchy "PLL_acur1:pll_2|PLL_acur1_0002:pll_acur1_inst" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_acur1.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL_acur1:pll_2|PLL_acur1_0002:pll_acur1_inst|altera_pll:altera_pll_i" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_acur1/PLL_acur1_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL_acur1:pll_2|PLL_acur1_0002:pll_acur1_inst|altera_pll:altera_pll_i" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_acur1/PLL_acur1_0002.v Line: 85
Info (12133): Instantiated megafunction "PLL_acur1:pll_2|PLL_acur1_0002:pll_acur1_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_acur1/PLL_acur1_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "100.396825 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "PLL_accur" for hierarchy "PLL_accur:pll_3" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 184
Info (12128): Elaborating entity "PLL_accur_0002" for hierarchy "PLL_accur:pll_3|PLL_accur_0002:pll_accur_inst" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_accur.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL_accur:pll_3|PLL_accur_0002:pll_accur_inst|altera_pll:altera_pll_i" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_accur/PLL_accur_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL_accur:pll_3|PLL_accur_0002:pll_accur_inst|altera_pll:altera_pll_i" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_accur/PLL_accur_0002.v Line: 85
Info (12133): Instantiated megafunction "PLL_accur:pll_3|PLL_accur_0002:pll_accur_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/PLL_accur/PLL_accur_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "100.396825 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "99.998424 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "freq_m_module" for hierarchy "freq_m_module:freq_meter" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 197
Info (12128): Elaborating entity "Counter" for hierarchy "freq_m_module:freq_meter|Counter:b_c" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/freq_m_module/freq_m_module.v Line: 80
Info (12128): Elaborating entity "lpm_counter" for hierarchy "freq_m_module:freq_meter|Counter:b_c|lpm_counter:LPM_COUNTER_component" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/Counter.v Line: 73
Info (12130): Elaborated megafunction instantiation "freq_m_module:freq_meter|Counter:b_c|lpm_counter:LPM_COUNTER_component" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/Counter.v Line: 73
Info (12133): Instantiated megafunction "freq_m_module:freq_meter|Counter:b_c|lpm_counter:LPM_COUNTER_component" with the following parameter: File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/Counter.v Line: 73
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uui.tdf
    Info (12023): Found entity 1: cntr_uui File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/db/cntr_uui.tdf Line: 26
Info (12128): Elaborating entity "cntr_uui" for hierarchy "freq_m_module:freq_meter|Counter:b_c|lpm_counter:LPM_COUNTER_component|cntr_uui:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "Counter_4" for hierarchy "Counter_4:count_n_freq" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 255
Info (12128): Elaborating entity "lpm_counter" for hierarchy "Counter_4:count_n_freq|lpm_counter:LPM_COUNTER_component" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/Counter_4.v Line: 67
Info (12130): Elaborated megafunction instantiation "Counter_4:count_n_freq|lpm_counter:LPM_COUNTER_component" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/Counter_4.v Line: 67
Info (12133): Instantiated megafunction "Counter_4:count_n_freq|lpm_counter:LPM_COUNTER_component" with the following parameter: File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/Counter_4.v Line: 67
    Info (12134): Parameter "lpm_avalue" = "1"
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r5j.tdf
    Info (12023): Found entity 1: cntr_r5j File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/db/cntr_r5j.tdf Line: 28
Info (12128): Elaborating entity "cntr_r5j" for hierarchy "Counter_4:count_n_freq|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "spi_slave" for hierarchy "spi_slave:spi" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 275
Warning (10230): Verilog HDL assignment warning at spi_slave.v(74): truncated value with size 32 to match size of target (4) File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/spi_slave.v Line: 74
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "PLL_temp_1:pll_1|PLL_temp_1_0002:pll_temp_1_inst|altera_pll:altera_pll_i|outclk_wire[1]" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
        Warning (14320): Synthesized away node "PLL_temp_1:pll_1|PLL_temp_1_0002:pll_temp_1_inst|altera_pll:altera_pll_i|outclk_wire[2]" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
        Warning (14320): Synthesized away node "PLL_temp_1:pll_1|PLL_temp_1_0002:pll_temp_1_inst|altera_pll:altera_pll_i|outclk_wire[3]" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
        Warning (14320): Synthesized away node "PLL_temp_1:pll_1|PLL_temp_1_0002:pll_temp_1_inst|altera_pll:altera_pll_i|outclk_wire[4]" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
        Warning (14320): Synthesized away node "PLL_temp_1:pll_1|PLL_temp_1_0002:pll_temp_1_inst|altera_pll:altera_pll_i|outclk_wire[5]" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
        Warning (14320): Synthesized away node "PLL_temp_1:pll_1|PLL_temp_1_0002:pll_temp_1_inst|altera_pll:altera_pll_i|outclk_wire[6]" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
        Warning (14320): Synthesized away node "PLL_temp_1:pll_1|PLL_temp_1_0002:pll_temp_1_inst|altera_pll:altera_pll_i|outclk_wire[7]" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
        Warning (14320): Synthesized away node "PLL_temp_1:pll_1|PLL_temp_1_0002:pll_temp_1_inst|altera_pll:altera_pll_i|outclk_wire[8]" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
        Warning (14320): Synthesized away node "PLL_temp:pll_0|PLL_temp_0002:pll_temp_inst|altera_pll:altera_pll_i|outclk_wire[1]" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
        Warning (14320): Synthesized away node "PLL_temp:pll_0|PLL_temp_0002:pll_temp_inst|altera_pll:altera_pll_i|outclk_wire[2]" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
        Warning (14320): Synthesized away node "PLL_temp:pll_0|PLL_temp_0002:pll_temp_inst|altera_pll:altera_pll_i|outclk_wire[3]" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
        Warning (14320): Synthesized away node "PLL_temp:pll_0|PLL_temp_0002:pll_temp_inst|altera_pll:altera_pll_i|outclk_wire[4]" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
        Warning (14320): Synthesized away node "PLL_temp:pll_0|PLL_temp_0002:pll_temp_inst|altera_pll:altera_pll_i|outclk_wire[5]" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
        Warning (14320): Synthesized away node "PLL_temp:pll_0|PLL_temp_0002:pll_temp_inst|altera_pll:altera_pll_i|outclk_wire[6]" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
        Warning (14320): Synthesized away node "PLL_temp:pll_0|PLL_temp_0002:pll_temp_inst|altera_pll:altera_pll_i|outclk_wire[7]" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
        Warning (14320): Synthesized away node "PLL_temp:pll_0|PLL_temp_0002:pll_temp_inst|altera_pll:altera_pll_i|outclk_wire[8]" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "PLL_accur:pll_3|PLL_accur_0002:pll_accur_inst|altera_pll:altera_pll_i|outclk_wire[0]" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
        Warning (14320): Synthesized away node "PLL_temp:pll_0|PLL_temp_0002:pll_temp_inst|altera_pll:altera_pll_i|outclk_wire[0]" File: c:/altera/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 32
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 35
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 15
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 15
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 15
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 15
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 15
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 15
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 15
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 16
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 16
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 16
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 16
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 16
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 16
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 16
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 17
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 17
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 17
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 17
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 17
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 17
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 17
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 18
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 18
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 18
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 18
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 18
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 18
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 18
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 19
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 19
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 19
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 19
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 19
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 19
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 19
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 20
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 20
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 20
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 20
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 20
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 20
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 20
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 26
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 26
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 26
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 26
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 26
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 26
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 26
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 26
Info (286030): Timing-Driven Synthesis is running
Warning (14632): Output pin "LEDR[2]" driven by bidirectional pin "GPIO[1]" cannot be tri-stated File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 26
Warning (14632): Output pin "LEDR[1]" driven by bidirectional pin "GPIO[3]" cannot be tri-stated File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 26
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 6 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 23
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 23
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 23
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 29
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 29
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 29
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 29
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 29
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 29
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 29
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 29
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 29
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter/with_SPI/frequency_meter_v2.v Line: 29
Info (21057): Implemented 280 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 52 output pins
    Info (21060): Implemented 72 bidirectional pins
    Info (21061): Implemented 136 logic cells
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 175 warnings
    Info: Peak virtual memory: 5054 megabytes
    Info: Processing ended: Sat Aug 29 01:08:40 2020
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:42


