Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Dec  5 01:55:23 2025
| Host         : HXI-CENTRE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Lab7_Top_Level_timing_summary_routed.rpt -pb Lab7_Top_Level_timing_summary_routed.pb -rpx Lab7_Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab7_Top_Level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                                             Violations  
------  --------  ------------------------------------------------------  ----------  
XDCC-7  Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.083        0.000                      0                 1830        0.042        0.000                      0                 1830        3.000        0.000                       0                  1206  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk100                  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 4.348}        8.696           115.000         
  clkfbout_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.083        0.000                      0                 1830        0.042        0.000                      0                 1830        3.368        0.000                       0                  1202  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.368ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 PWM_auto_cal/offset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.696ns  (clk_out1_clk_wiz_0_1 rise@8.696ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.990ns  (logic 2.985ns (37.358%)  route 5.005ns (62.642%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 7.130 - 8.696 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.537    -0.975    PWM_auto_cal/clk_out1
    SLICE_X11Y75         FDCE                                         r  PWM_auto_cal/offset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDCE (Prop_fdce_C_Q)         0.456    -0.519 r  PWM_auto_cal/offset_reg_reg[0]/Q
                         net (fo=1, routed)           0.638     0.120    PWM_auto_cal/offset_reg[0]
    SLICE_X10Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.244 r  PWM_auto_cal/cal_data1_carry_i_12/O
                         net (fo=1, routed)           0.000     0.244    PWM_subsystem_inst/PWM_averager_subsystem/scratch[0]_i_4[0]
    SLICE_X10Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.757 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.757    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.874 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009     0.883    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.000 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.000    PWM_auto_cal/CO[0]
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.323 f  PWM_auto_cal/cal_data1_carry__0_i_5/O[1]
                         net (fo=2, routed)           0.766     2.088    PWM_auto_cal/cal_data1_carry__0_i_5_n_6
    SLICE_X8Y74          LUT2 (Prop_lut2_I0_O)        0.306     2.394 r  PWM_auto_cal/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.394    PWM_auto_cal/i__carry__0_i_4_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.927 f  PWM_auto_cal/cal_data1_inferred__0/i__carry__0/CO[3]
                         net (fo=10, routed)          1.117     4.044    PWM_auto_cal/offset_reg_reg[15]_0[0]
    SLICE_X9Y77          LUT5 (Prop_lut5_I1_O)        0.124     4.168 r  PWM_auto_cal/scratch[11]_i_4/O
                         net (fo=5, routed)           0.688     4.856    Menu_Subsystem_inst/Menu_Module/bcd_out_reg[11]
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124     4.980 r  Menu_Subsystem_inst/Menu_Module/scratch[6]_i_2/O
                         net (fo=3, routed)           0.771     5.751    Menu_Subsystem_inst/Menu_Module/scaled_data_reg_1
    SLICE_X9Y79          LUT4 (Prop_lut4_I2_O)        0.124     5.875 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=18, routed)          0.471     6.345    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg
    SLICE_X9Y79          LUT5 (Prop_lut5_I3_O)        0.124     6.469 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.546     7.015    BIN_TO_BCD_inst/SR[0]
    SLICE_X10Y80         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.696     8.696 r  
    W5                                                0.000     8.696 r  clk (IN)
                         net (fo=0)                   0.000     8.696    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.084 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.246    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.609    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.700 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.430     7.130    BIN_TO_BCD_inst/clk_out1
    SLICE_X10Y80         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[0]/C
                         clock pessimism              0.575     7.705    
                         clock uncertainty           -0.083     7.622    
    SLICE_X10Y80         FDRE (Setup_fdre_C_R)       -0.524     7.098    BIN_TO_BCD_inst/scratch_reg[0]
  -------------------------------------------------------------------
                         required time                          7.098    
                         arrival time                          -7.015    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 PWM_auto_cal/offset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.696ns  (clk_out1_clk_wiz_0_1 rise@8.696ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.990ns  (logic 2.985ns (37.358%)  route 5.005ns (62.642%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 7.130 - 8.696 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.537    -0.975    PWM_auto_cal/clk_out1
    SLICE_X11Y75         FDCE                                         r  PWM_auto_cal/offset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDCE (Prop_fdce_C_Q)         0.456    -0.519 r  PWM_auto_cal/offset_reg_reg[0]/Q
                         net (fo=1, routed)           0.638     0.120    PWM_auto_cal/offset_reg[0]
    SLICE_X10Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.244 r  PWM_auto_cal/cal_data1_carry_i_12/O
                         net (fo=1, routed)           0.000     0.244    PWM_subsystem_inst/PWM_averager_subsystem/scratch[0]_i_4[0]
    SLICE_X10Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.757 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.757    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.874 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009     0.883    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.000 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.000    PWM_auto_cal/CO[0]
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.323 f  PWM_auto_cal/cal_data1_carry__0_i_5/O[1]
                         net (fo=2, routed)           0.766     2.088    PWM_auto_cal/cal_data1_carry__0_i_5_n_6
    SLICE_X8Y74          LUT2 (Prop_lut2_I0_O)        0.306     2.394 r  PWM_auto_cal/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.394    PWM_auto_cal/i__carry__0_i_4_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.927 f  PWM_auto_cal/cal_data1_inferred__0/i__carry__0/CO[3]
                         net (fo=10, routed)          1.117     4.044    PWM_auto_cal/offset_reg_reg[15]_0[0]
    SLICE_X9Y77          LUT5 (Prop_lut5_I1_O)        0.124     4.168 r  PWM_auto_cal/scratch[11]_i_4/O
                         net (fo=5, routed)           0.688     4.856    Menu_Subsystem_inst/Menu_Module/bcd_out_reg[11]
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124     4.980 r  Menu_Subsystem_inst/Menu_Module/scratch[6]_i_2/O
                         net (fo=3, routed)           0.771     5.751    Menu_Subsystem_inst/Menu_Module/scaled_data_reg_1
    SLICE_X9Y79          LUT4 (Prop_lut4_I2_O)        0.124     5.875 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=18, routed)          0.471     6.345    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg
    SLICE_X9Y79          LUT5 (Prop_lut5_I3_O)        0.124     6.469 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.546     7.015    BIN_TO_BCD_inst/SR[0]
    SLICE_X10Y80         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.696     8.696 r  
    W5                                                0.000     8.696 r  clk (IN)
                         net (fo=0)                   0.000     8.696    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.084 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.246    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.609    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.700 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.430     7.130    BIN_TO_BCD_inst/clk_out1
    SLICE_X10Y80         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[10]/C
                         clock pessimism              0.575     7.705    
                         clock uncertainty           -0.083     7.622    
    SLICE_X10Y80         FDRE (Setup_fdre_C_R)       -0.524     7.098    BIN_TO_BCD_inst/scratch_reg[10]
  -------------------------------------------------------------------
                         required time                          7.098    
                         arrival time                          -7.015    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 PWM_auto_cal/offset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.696ns  (clk_out1_clk_wiz_0_1 rise@8.696ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.990ns  (logic 2.985ns (37.358%)  route 5.005ns (62.642%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 7.130 - 8.696 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.537    -0.975    PWM_auto_cal/clk_out1
    SLICE_X11Y75         FDCE                                         r  PWM_auto_cal/offset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDCE (Prop_fdce_C_Q)         0.456    -0.519 r  PWM_auto_cal/offset_reg_reg[0]/Q
                         net (fo=1, routed)           0.638     0.120    PWM_auto_cal/offset_reg[0]
    SLICE_X10Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.244 r  PWM_auto_cal/cal_data1_carry_i_12/O
                         net (fo=1, routed)           0.000     0.244    PWM_subsystem_inst/PWM_averager_subsystem/scratch[0]_i_4[0]
    SLICE_X10Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.757 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.757    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.874 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009     0.883    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.000 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.000    PWM_auto_cal/CO[0]
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.323 f  PWM_auto_cal/cal_data1_carry__0_i_5/O[1]
                         net (fo=2, routed)           0.766     2.088    PWM_auto_cal/cal_data1_carry__0_i_5_n_6
    SLICE_X8Y74          LUT2 (Prop_lut2_I0_O)        0.306     2.394 r  PWM_auto_cal/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.394    PWM_auto_cal/i__carry__0_i_4_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.927 f  PWM_auto_cal/cal_data1_inferred__0/i__carry__0/CO[3]
                         net (fo=10, routed)          1.117     4.044    PWM_auto_cal/offset_reg_reg[15]_0[0]
    SLICE_X9Y77          LUT5 (Prop_lut5_I1_O)        0.124     4.168 r  PWM_auto_cal/scratch[11]_i_4/O
                         net (fo=5, routed)           0.688     4.856    Menu_Subsystem_inst/Menu_Module/bcd_out_reg[11]
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124     4.980 r  Menu_Subsystem_inst/Menu_Module/scratch[6]_i_2/O
                         net (fo=3, routed)           0.771     5.751    Menu_Subsystem_inst/Menu_Module/scaled_data_reg_1
    SLICE_X9Y79          LUT4 (Prop_lut4_I2_O)        0.124     5.875 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=18, routed)          0.471     6.345    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg
    SLICE_X9Y79          LUT5 (Prop_lut5_I3_O)        0.124     6.469 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.546     7.015    BIN_TO_BCD_inst/SR[0]
    SLICE_X10Y80         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.696     8.696 r  
    W5                                                0.000     8.696 r  clk (IN)
                         net (fo=0)                   0.000     8.696    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.084 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.246    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.609    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.700 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.430     7.130    BIN_TO_BCD_inst/clk_out1
    SLICE_X10Y80         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[16]/C
                         clock pessimism              0.575     7.705    
                         clock uncertainty           -0.083     7.622    
    SLICE_X10Y80         FDRE (Setup_fdre_C_R)       -0.524     7.098    BIN_TO_BCD_inst/scratch_reg[16]
  -------------------------------------------------------------------
                         required time                          7.098    
                         arrival time                          -7.015    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 PWM_auto_cal/offset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.696ns  (clk_out1_clk_wiz_0_1 rise@8.696ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.990ns  (logic 2.985ns (37.358%)  route 5.005ns (62.642%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 7.130 - 8.696 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.537    -0.975    PWM_auto_cal/clk_out1
    SLICE_X11Y75         FDCE                                         r  PWM_auto_cal/offset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDCE (Prop_fdce_C_Q)         0.456    -0.519 r  PWM_auto_cal/offset_reg_reg[0]/Q
                         net (fo=1, routed)           0.638     0.120    PWM_auto_cal/offset_reg[0]
    SLICE_X10Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.244 r  PWM_auto_cal/cal_data1_carry_i_12/O
                         net (fo=1, routed)           0.000     0.244    PWM_subsystem_inst/PWM_averager_subsystem/scratch[0]_i_4[0]
    SLICE_X10Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.757 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.757    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.874 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009     0.883    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.000 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.000    PWM_auto_cal/CO[0]
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.323 f  PWM_auto_cal/cal_data1_carry__0_i_5/O[1]
                         net (fo=2, routed)           0.766     2.088    PWM_auto_cal/cal_data1_carry__0_i_5_n_6
    SLICE_X8Y74          LUT2 (Prop_lut2_I0_O)        0.306     2.394 r  PWM_auto_cal/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.394    PWM_auto_cal/i__carry__0_i_4_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.927 f  PWM_auto_cal/cal_data1_inferred__0/i__carry__0/CO[3]
                         net (fo=10, routed)          1.117     4.044    PWM_auto_cal/offset_reg_reg[15]_0[0]
    SLICE_X9Y77          LUT5 (Prop_lut5_I1_O)        0.124     4.168 r  PWM_auto_cal/scratch[11]_i_4/O
                         net (fo=5, routed)           0.688     4.856    Menu_Subsystem_inst/Menu_Module/bcd_out_reg[11]
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124     4.980 r  Menu_Subsystem_inst/Menu_Module/scratch[6]_i_2/O
                         net (fo=3, routed)           0.771     5.751    Menu_Subsystem_inst/Menu_Module/scaled_data_reg_1
    SLICE_X9Y79          LUT4 (Prop_lut4_I2_O)        0.124     5.875 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=18, routed)          0.471     6.345    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg
    SLICE_X9Y79          LUT5 (Prop_lut5_I3_O)        0.124     6.469 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.546     7.015    BIN_TO_BCD_inst/SR[0]
    SLICE_X10Y80         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.696     8.696 r  
    W5                                                0.000     8.696 r  clk (IN)
                         net (fo=0)                   0.000     8.696    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.084 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.246    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.609    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.700 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.430     7.130    BIN_TO_BCD_inst/clk_out1
    SLICE_X10Y80         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[1]/C
                         clock pessimism              0.575     7.705    
                         clock uncertainty           -0.083     7.622    
    SLICE_X10Y80         FDRE (Setup_fdre_C_R)       -0.524     7.098    BIN_TO_BCD_inst/scratch_reg[1]
  -------------------------------------------------------------------
                         required time                          7.098    
                         arrival time                          -7.015    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 PWM_auto_cal/offset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.696ns  (clk_out1_clk_wiz_0_1 rise@8.696ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.990ns  (logic 2.985ns (37.358%)  route 5.005ns (62.642%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 7.130 - 8.696 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.537    -0.975    PWM_auto_cal/clk_out1
    SLICE_X11Y75         FDCE                                         r  PWM_auto_cal/offset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDCE (Prop_fdce_C_Q)         0.456    -0.519 r  PWM_auto_cal/offset_reg_reg[0]/Q
                         net (fo=1, routed)           0.638     0.120    PWM_auto_cal/offset_reg[0]
    SLICE_X10Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.244 r  PWM_auto_cal/cal_data1_carry_i_12/O
                         net (fo=1, routed)           0.000     0.244    PWM_subsystem_inst/PWM_averager_subsystem/scratch[0]_i_4[0]
    SLICE_X10Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.757 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.757    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.874 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009     0.883    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.000 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.000    PWM_auto_cal/CO[0]
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.323 f  PWM_auto_cal/cal_data1_carry__0_i_5/O[1]
                         net (fo=2, routed)           0.766     2.088    PWM_auto_cal/cal_data1_carry__0_i_5_n_6
    SLICE_X8Y74          LUT2 (Prop_lut2_I0_O)        0.306     2.394 r  PWM_auto_cal/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.394    PWM_auto_cal/i__carry__0_i_4_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.927 f  PWM_auto_cal/cal_data1_inferred__0/i__carry__0/CO[3]
                         net (fo=10, routed)          1.117     4.044    PWM_auto_cal/offset_reg_reg[15]_0[0]
    SLICE_X9Y77          LUT5 (Prop_lut5_I1_O)        0.124     4.168 r  PWM_auto_cal/scratch[11]_i_4/O
                         net (fo=5, routed)           0.688     4.856    Menu_Subsystem_inst/Menu_Module/bcd_out_reg[11]
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124     4.980 r  Menu_Subsystem_inst/Menu_Module/scratch[6]_i_2/O
                         net (fo=3, routed)           0.771     5.751    Menu_Subsystem_inst/Menu_Module/scaled_data_reg_1
    SLICE_X9Y79          LUT4 (Prop_lut4_I2_O)        0.124     5.875 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=18, routed)          0.471     6.345    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg
    SLICE_X9Y79          LUT5 (Prop_lut5_I3_O)        0.124     6.469 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.546     7.015    BIN_TO_BCD_inst/SR[0]
    SLICE_X10Y80         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.696     8.696 r  
    W5                                                0.000     8.696 r  clk (IN)
                         net (fo=0)                   0.000     8.696    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.084 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.246    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.609    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.700 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.430     7.130    BIN_TO_BCD_inst/clk_out1
    SLICE_X10Y80         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[4]/C
                         clock pessimism              0.575     7.705    
                         clock uncertainty           -0.083     7.622    
    SLICE_X10Y80         FDRE (Setup_fdre_C_R)       -0.524     7.098    BIN_TO_BCD_inst/scratch_reg[4]
  -------------------------------------------------------------------
                         required time                          7.098    
                         arrival time                          -7.015    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 PWM_auto_cal/offset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.696ns  (clk_out1_clk_wiz_0_1 rise@8.696ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.990ns  (logic 2.985ns (37.358%)  route 5.005ns (62.642%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 7.130 - 8.696 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.537    -0.975    PWM_auto_cal/clk_out1
    SLICE_X11Y75         FDCE                                         r  PWM_auto_cal/offset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDCE (Prop_fdce_C_Q)         0.456    -0.519 r  PWM_auto_cal/offset_reg_reg[0]/Q
                         net (fo=1, routed)           0.638     0.120    PWM_auto_cal/offset_reg[0]
    SLICE_X10Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.244 r  PWM_auto_cal/cal_data1_carry_i_12/O
                         net (fo=1, routed)           0.000     0.244    PWM_subsystem_inst/PWM_averager_subsystem/scratch[0]_i_4[0]
    SLICE_X10Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.757 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.757    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.874 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009     0.883    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.000 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.000    PWM_auto_cal/CO[0]
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.323 f  PWM_auto_cal/cal_data1_carry__0_i_5/O[1]
                         net (fo=2, routed)           0.766     2.088    PWM_auto_cal/cal_data1_carry__0_i_5_n_6
    SLICE_X8Y74          LUT2 (Prop_lut2_I0_O)        0.306     2.394 r  PWM_auto_cal/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.394    PWM_auto_cal/i__carry__0_i_4_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.927 f  PWM_auto_cal/cal_data1_inferred__0/i__carry__0/CO[3]
                         net (fo=10, routed)          1.117     4.044    PWM_auto_cal/offset_reg_reg[15]_0[0]
    SLICE_X9Y77          LUT5 (Prop_lut5_I1_O)        0.124     4.168 r  PWM_auto_cal/scratch[11]_i_4/O
                         net (fo=5, routed)           0.688     4.856    Menu_Subsystem_inst/Menu_Module/bcd_out_reg[11]
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124     4.980 r  Menu_Subsystem_inst/Menu_Module/scratch[6]_i_2/O
                         net (fo=3, routed)           0.771     5.751    Menu_Subsystem_inst/Menu_Module/scaled_data_reg_1
    SLICE_X9Y79          LUT4 (Prop_lut4_I2_O)        0.124     5.875 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=18, routed)          0.471     6.345    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg
    SLICE_X9Y79          LUT5 (Prop_lut5_I3_O)        0.124     6.469 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.546     7.015    BIN_TO_BCD_inst/SR[0]
    SLICE_X10Y80         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.696     8.696 r  
    W5                                                0.000     8.696 r  clk (IN)
                         net (fo=0)                   0.000     8.696    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.084 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.246    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.609    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.700 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.430     7.130    BIN_TO_BCD_inst/clk_out1
    SLICE_X10Y80         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[7]/C
                         clock pessimism              0.575     7.705    
                         clock uncertainty           -0.083     7.622    
    SLICE_X10Y80         FDRE (Setup_fdre_C_R)       -0.524     7.098    BIN_TO_BCD_inst/scratch_reg[7]
  -------------------------------------------------------------------
                         required time                          7.098    
                         arrival time                          -7.015    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 PWM_auto_cal/offset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.696ns  (clk_out1_clk_wiz_0_1 rise@8.696ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.986ns  (logic 2.985ns (37.377%)  route 5.001ns (62.623%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 7.129 - 8.696 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.537    -0.975    PWM_auto_cal/clk_out1
    SLICE_X11Y75         FDCE                                         r  PWM_auto_cal/offset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDCE (Prop_fdce_C_Q)         0.456    -0.519 r  PWM_auto_cal/offset_reg_reg[0]/Q
                         net (fo=1, routed)           0.638     0.120    PWM_auto_cal/offset_reg[0]
    SLICE_X10Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.244 r  PWM_auto_cal/cal_data1_carry_i_12/O
                         net (fo=1, routed)           0.000     0.244    PWM_subsystem_inst/PWM_averager_subsystem/scratch[0]_i_4[0]
    SLICE_X10Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.757 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.757    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.874 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009     0.883    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.000 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.000    PWM_auto_cal/CO[0]
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.323 f  PWM_auto_cal/cal_data1_carry__0_i_5/O[1]
                         net (fo=2, routed)           0.766     2.088    PWM_auto_cal/cal_data1_carry__0_i_5_n_6
    SLICE_X8Y74          LUT2 (Prop_lut2_I0_O)        0.306     2.394 r  PWM_auto_cal/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.394    PWM_auto_cal/i__carry__0_i_4_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.927 f  PWM_auto_cal/cal_data1_inferred__0/i__carry__0/CO[3]
                         net (fo=10, routed)          1.117     4.044    PWM_auto_cal/offset_reg_reg[15]_0[0]
    SLICE_X9Y77          LUT5 (Prop_lut5_I1_O)        0.124     4.168 r  PWM_auto_cal/scratch[11]_i_4/O
                         net (fo=5, routed)           0.688     4.856    Menu_Subsystem_inst/Menu_Module/bcd_out_reg[11]
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124     4.980 r  Menu_Subsystem_inst/Menu_Module/scratch[6]_i_2/O
                         net (fo=3, routed)           0.771     5.751    Menu_Subsystem_inst/Menu_Module/scaled_data_reg_1
    SLICE_X9Y79          LUT4 (Prop_lut4_I2_O)        0.124     5.875 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=18, routed)          0.471     6.345    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg
    SLICE_X9Y79          LUT5 (Prop_lut5_I3_O)        0.124     6.469 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.542     7.011    BIN_TO_BCD_inst/SR[0]
    SLICE_X9Y80          FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.696     8.696 r  
    W5                                                0.000     8.696 r  clk (IN)
                         net (fo=0)                   0.000     8.696    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.084 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.246    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.609    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.700 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.429     7.129    BIN_TO_BCD_inst/clk_out1
    SLICE_X9Y80          FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[14]/C
                         clock pessimism              0.562     7.691    
                         clock uncertainty           -0.083     7.608    
    SLICE_X9Y80          FDRE (Setup_fdre_C_R)       -0.429     7.179    BIN_TO_BCD_inst/scratch_reg[14]
  -------------------------------------------------------------------
                         required time                          7.179    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 PWM_auto_cal/offset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.696ns  (clk_out1_clk_wiz_0_1 rise@8.696ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.984ns  (logic 2.985ns (37.389%)  route 4.999ns (62.611%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 7.129 - 8.696 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.537    -0.975    PWM_auto_cal/clk_out1
    SLICE_X11Y75         FDCE                                         r  PWM_auto_cal/offset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDCE (Prop_fdce_C_Q)         0.456    -0.519 r  PWM_auto_cal/offset_reg_reg[0]/Q
                         net (fo=1, routed)           0.638     0.120    PWM_auto_cal/offset_reg[0]
    SLICE_X10Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.244 r  PWM_auto_cal/cal_data1_carry_i_12/O
                         net (fo=1, routed)           0.000     0.244    PWM_subsystem_inst/PWM_averager_subsystem/scratch[0]_i_4[0]
    SLICE_X10Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.757 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.757    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.874 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009     0.883    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.000 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.000    PWM_auto_cal/CO[0]
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.323 f  PWM_auto_cal/cal_data1_carry__0_i_5/O[1]
                         net (fo=2, routed)           0.766     2.088    PWM_auto_cal/cal_data1_carry__0_i_5_n_6
    SLICE_X8Y74          LUT2 (Prop_lut2_I0_O)        0.306     2.394 r  PWM_auto_cal/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.394    PWM_auto_cal/i__carry__0_i_4_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.927 f  PWM_auto_cal/cal_data1_inferred__0/i__carry__0/CO[3]
                         net (fo=10, routed)          1.117     4.044    PWM_auto_cal/offset_reg_reg[15]_0[0]
    SLICE_X9Y77          LUT5 (Prop_lut5_I1_O)        0.124     4.168 r  PWM_auto_cal/scratch[11]_i_4/O
                         net (fo=5, routed)           0.688     4.856    Menu_Subsystem_inst/Menu_Module/bcd_out_reg[11]
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124     4.980 r  Menu_Subsystem_inst/Menu_Module/scratch[6]_i_2/O
                         net (fo=3, routed)           0.771     5.751    Menu_Subsystem_inst/Menu_Module/scaled_data_reg_1
    SLICE_X9Y79          LUT4 (Prop_lut4_I2_O)        0.124     5.875 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=18, routed)          0.471     6.345    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg
    SLICE_X9Y79          LUT5 (Prop_lut5_I3_O)        0.124     6.469 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.539     7.009    BIN_TO_BCD_inst/SR[0]
    SLICE_X13Y79         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.696     8.696 r  
    W5                                                0.000     8.696 r  clk (IN)
                         net (fo=0)                   0.000     8.696    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.084 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.246    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.609    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.700 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.429     7.129    BIN_TO_BCD_inst/clk_out1
    SLICE_X13Y79         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[17]/C
                         clock pessimism              0.562     7.691    
                         clock uncertainty           -0.083     7.608    
    SLICE_X13Y79         FDRE (Setup_fdre_C_R)       -0.429     7.179    BIN_TO_BCD_inst/scratch_reg[17]
  -------------------------------------------------------------------
                         required time                          7.179    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 PWM_auto_cal/offset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.696ns  (clk_out1_clk_wiz_0_1 rise@8.696ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.984ns  (logic 2.985ns (37.389%)  route 4.999ns (62.611%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 7.129 - 8.696 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.537    -0.975    PWM_auto_cal/clk_out1
    SLICE_X11Y75         FDCE                                         r  PWM_auto_cal/offset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDCE (Prop_fdce_C_Q)         0.456    -0.519 r  PWM_auto_cal/offset_reg_reg[0]/Q
                         net (fo=1, routed)           0.638     0.120    PWM_auto_cal/offset_reg[0]
    SLICE_X10Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.244 r  PWM_auto_cal/cal_data1_carry_i_12/O
                         net (fo=1, routed)           0.000     0.244    PWM_subsystem_inst/PWM_averager_subsystem/scratch[0]_i_4[0]
    SLICE_X10Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.757 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.757    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.874 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009     0.883    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.000 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.000    PWM_auto_cal/CO[0]
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.323 f  PWM_auto_cal/cal_data1_carry__0_i_5/O[1]
                         net (fo=2, routed)           0.766     2.088    PWM_auto_cal/cal_data1_carry__0_i_5_n_6
    SLICE_X8Y74          LUT2 (Prop_lut2_I0_O)        0.306     2.394 r  PWM_auto_cal/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.394    PWM_auto_cal/i__carry__0_i_4_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.927 f  PWM_auto_cal/cal_data1_inferred__0/i__carry__0/CO[3]
                         net (fo=10, routed)          1.117     4.044    PWM_auto_cal/offset_reg_reg[15]_0[0]
    SLICE_X9Y77          LUT5 (Prop_lut5_I1_O)        0.124     4.168 r  PWM_auto_cal/scratch[11]_i_4/O
                         net (fo=5, routed)           0.688     4.856    Menu_Subsystem_inst/Menu_Module/bcd_out_reg[11]
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124     4.980 r  Menu_Subsystem_inst/Menu_Module/scratch[6]_i_2/O
                         net (fo=3, routed)           0.771     5.751    Menu_Subsystem_inst/Menu_Module/scaled_data_reg_1
    SLICE_X9Y79          LUT4 (Prop_lut4_I2_O)        0.124     5.875 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=18, routed)          0.471     6.345    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg
    SLICE_X9Y79          LUT5 (Prop_lut5_I3_O)        0.124     6.469 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.539     7.009    BIN_TO_BCD_inst/SR[0]
    SLICE_X13Y79         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.696     8.696 r  
    W5                                                0.000     8.696 r  clk (IN)
                         net (fo=0)                   0.000     8.696    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.084 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.246    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.609    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.700 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.429     7.129    BIN_TO_BCD_inst/clk_out1
    SLICE_X13Y79         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[18]/C
                         clock pessimism              0.562     7.691    
                         clock uncertainty           -0.083     7.608    
    SLICE_X13Y79         FDRE (Setup_fdre_C_R)       -0.429     7.179    BIN_TO_BCD_inst/scratch_reg[18]
  -------------------------------------------------------------------
                         required time                          7.179    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 PWM_auto_cal/offset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.696ns  (clk_out1_clk_wiz_0_1 rise@8.696ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.984ns  (logic 2.985ns (37.389%)  route 4.999ns (62.611%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 7.129 - 8.696 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.537    -0.975    PWM_auto_cal/clk_out1
    SLICE_X11Y75         FDCE                                         r  PWM_auto_cal/offset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDCE (Prop_fdce_C_Q)         0.456    -0.519 r  PWM_auto_cal/offset_reg_reg[0]/Q
                         net (fo=1, routed)           0.638     0.120    PWM_auto_cal/offset_reg[0]
    SLICE_X10Y73         LUT2 (Prop_lut2_I1_O)        0.124     0.244 r  PWM_auto_cal/cal_data1_carry_i_12/O
                         net (fo=1, routed)           0.000     0.244    PWM_subsystem_inst/PWM_averager_subsystem/scratch[0]_i_4[0]
    SLICE_X10Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.757 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.757    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.874 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009     0.883    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.000 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.000    PWM_auto_cal/CO[0]
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.323 f  PWM_auto_cal/cal_data1_carry__0_i_5/O[1]
                         net (fo=2, routed)           0.766     2.088    PWM_auto_cal/cal_data1_carry__0_i_5_n_6
    SLICE_X8Y74          LUT2 (Prop_lut2_I0_O)        0.306     2.394 r  PWM_auto_cal/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.394    PWM_auto_cal/i__carry__0_i_4_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.927 f  PWM_auto_cal/cal_data1_inferred__0/i__carry__0/CO[3]
                         net (fo=10, routed)          1.117     4.044    PWM_auto_cal/offset_reg_reg[15]_0[0]
    SLICE_X9Y77          LUT5 (Prop_lut5_I1_O)        0.124     4.168 r  PWM_auto_cal/scratch[11]_i_4/O
                         net (fo=5, routed)           0.688     4.856    Menu_Subsystem_inst/Menu_Module/bcd_out_reg[11]
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124     4.980 r  Menu_Subsystem_inst/Menu_Module/scratch[6]_i_2/O
                         net (fo=3, routed)           0.771     5.751    Menu_Subsystem_inst/Menu_Module/scaled_data_reg_1
    SLICE_X9Y79          LUT4 (Prop_lut4_I2_O)        0.124     5.875 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=18, routed)          0.471     6.345    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg
    SLICE_X9Y79          LUT5 (Prop_lut5_I3_O)        0.124     6.469 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.539     7.009    BIN_TO_BCD_inst/SR[0]
    SLICE_X13Y79         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.696     8.696 r  
    W5                                                0.000     8.696 r  clk (IN)
                         net (fo=0)                   0.000     8.696    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.084 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.246    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.609    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.700 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.429     7.129    BIN_TO_BCD_inst/clk_out1
    SLICE_X13Y79         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[25]/C
                         clock pessimism              0.562     7.691    
                         clock uncertainty           -0.083     7.608    
    SLICE_X13Y79         FDRE (Setup_fdre_C_R)       -0.429     7.179    BIN_TO_BCD_inst/scratch_reg[25]
  -------------------------------------------------------------------
                         required time                          7.179    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                  0.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_293/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_294/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.381%)  route 0.197ns (54.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.556    -0.625    XADC_subsystem_inst/AVERAGER/clk_out1
    SLICE_X38Y83         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_293/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_293/Q
                         net (fo=1, routed)           0.197    -0.264    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_293_n_0
    SLICE_X34Y83         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_294/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.822    -0.868    XADC_subsystem_inst/AVERAGER/clk_out1
    SLICE_X34Y83         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_294/C
                         clock pessimism              0.503    -0.364    
    SLICE_X34Y83         FDRE (Hold_fdre_C_D)         0.059    -0.305    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_294
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_329/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_330/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.695%)  route 0.243ns (63.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.551    -0.630    XADC_subsystem_inst/AVERAGER/clk_out1
    SLICE_X35Y79         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_329/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_329/Q
                         net (fo=1, routed)           0.243    -0.246    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_329_n_0
    SLICE_X40Y79         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_330/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.820    -0.870    XADC_subsystem_inst/AVERAGER/clk_out1
    SLICE_X40Y79         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_330/C
                         clock pessimism              0.503    -0.366    
    SLICE_X40Y79         FDRE (Hold_fdre_C_D)         0.046    -0.320    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_330
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 BIN_TO_BCD_inst/clkcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.716%)  route 0.101ns (35.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.556    -0.625    BIN_TO_BCD_inst/clk_out1
    SLICE_X11Y80         FDRE                                         r  BIN_TO_BCD_inst/clkcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  BIN_TO_BCD_inst/clkcnt_reg[2]/Q
                         net (fo=9, routed)           0.101    -0.383    BIN_TO_BCD_inst/clkcnt_reg_n_0_[2]
    SLICE_X10Y80         LUT6 (Prop_lut6_I3_O)        0.045    -0.338 r  BIN_TO_BCD_inst/scratch[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    BIN_TO_BCD_inst/next_scratch[16]
    SLICE_X10Y80         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.823    -0.866    BIN_TO_BCD_inst/clk_out1
    SLICE_X10Y80         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[16]/C
                         clock pessimism              0.254    -0.612    
    SLICE_X10Y80         FDRE (Hold_fdre_C_D)         0.120    -0.492    BIN_TO_BCD_inst/scratch_reg[16]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_305/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_306/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.633%)  route 0.324ns (66.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.552    -0.629    XADC_subsystem_inst/AVERAGER/clk_out1
    SLICE_X34Y80         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_305/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_305/Q
                         net (fo=1, routed)           0.324    -0.142    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_305_n_0
    SLICE_X37Y80         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_306/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.819    -0.870    XADC_subsystem_inst/AVERAGER/clk_out1
    SLICE_X37Y80         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_306/C
                         clock pessimism              0.503    -0.366    
    SLICE_X37Y80         FDRE (Hold_fdre_C_D)         0.070    -0.296    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_306
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 BIN_TO_BCD_inst/scratch_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.284%)  route 0.103ns (35.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.555    -0.626    BIN_TO_BCD_inst/clk_out1
    SLICE_X11Y79         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  BIN_TO_BCD_inst/scratch_reg[29]/Q
                         net (fo=4, routed)           0.103    -0.382    BIN_TO_BCD_inst/scratch_reg[31]_0[13]
    SLICE_X10Y79         LUT5 (Prop_lut5_I3_O)        0.045    -0.337 r  BIN_TO_BCD_inst/scratch[31]_i_2/O
                         net (fo=1, routed)           0.000    -0.337    BIN_TO_BCD_inst/next_scratch[31]
    SLICE_X10Y79         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.822    -0.867    BIN_TO_BCD_inst/clk_out1
    SLICE_X10Y79         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[31]/C
                         clock pessimism              0.254    -0.613    
    SLICE_X10Y79         FDRE (Hold_fdre_C_D)         0.121    -0.492    BIN_TO_BCD_inst/scratch_reg[31]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_230/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_231/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.415%)  route 0.113ns (44.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.591    -0.590    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/clk_out1
    SLICE_X4Y56          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_230/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_230/Q
                         net (fo=1, routed)           0.113    -0.336    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_230_n_0
    SLICE_X3Y56          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_231/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.863    -0.826    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/clk_out1
    SLICE_X3Y56          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_231/C
                         clock pessimism              0.275    -0.551    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.046    -0.505    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_231
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.585%)  route 0.104ns (42.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.586    -0.595    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/clk_out1
    SLICE_X0Y81          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_1/Q
                         net (fo=1, routed)           0.104    -0.350    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_1_n_0
    SLICE_X2Y81          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.854    -0.835    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/clk_out1
    SLICE_X2Y81          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_2/C
                         clock pessimism              0.254    -0.581    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.059    -0.522    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_27/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_28/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.592    -0.589    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/clk_out1
    SLICE_X0Y57          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_27/Q
                         net (fo=1, routed)           0.116    -0.332    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_27_n_0
    SLICE_X1Y57          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_28/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.862    -0.827    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/clk_out1
    SLICE_X1Y57          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_28/C
                         clock pessimism              0.251    -0.576    
    SLICE_X1Y57          FDRE (Hold_fdre_C_D)         0.070    -0.506    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_28
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_32/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_33/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.590    -0.591    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/clk_out1
    SLICE_X0Y62          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_32/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_32/Q
                         net (fo=1, routed)           0.116    -0.334    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_32_n_0
    SLICE_X1Y62          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_33/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.859    -0.830    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/clk_out1
    SLICE_X1Y62          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_33/C
                         clock pessimism              0.252    -0.578    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.070    -0.508    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_33
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 R2R_subsystem_inst/R2R_SAR/trial_code_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            R2R_subsystem_inst/R2R_SAR/result_code_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.848%)  route 0.136ns (49.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.586    -0.595    R2R_subsystem_inst/R2R_SAR/clk_out1
    SLICE_X3Y68          FDCE                                         r  R2R_subsystem_inst/R2R_SAR/trial_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  R2R_subsystem_inst/R2R_SAR/trial_code_reg[0]/Q
                         net (fo=3, routed)           0.136    -0.318    R2R_subsystem_inst/R2R_SAR/trial_code_reg_n_0_[0]
    SLICE_X5Y69          FDCE                                         r  R2R_subsystem_inst/R2R_SAR/result_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.851    -0.838    R2R_subsystem_inst/R2R_SAR/clk_out1
    SLICE_X5Y69          FDCE                                         r  R2R_subsystem_inst/R2R_SAR/result_code_reg[0]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X5Y69          FDCE (Hold_fdce_C_D)         0.070    -0.493    R2R_subsystem_inst/R2R_SAR/result_code_reg[0]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.348 }
Period(ns):         8.696
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         8.696       4.696      XADC_X0Y0        XADC_subsystem_inst/XADC_INST/inst/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.696       4.812      DSP48_X0Y26      XADC_subsystem_inst/scaled_adc_data_reg/CLK
Min Period        n/a     BUFG/I              n/a            2.155         8.696       6.540      BUFGCTRL_X0Y0    u_clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.696       7.447      MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.696       7.696      SLICE_X9Y81      BIN_TO_BCD_inst/bcd_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.696       7.696      SLICE_X8Y81      BIN_TO_BCD_inst/bcd_out_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.696       7.696      SLICE_X8Y81      BIN_TO_BCD_inst/bcd_out_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.696       7.696      SLICE_X8Y81      BIN_TO_BCD_inst/bcd_out_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.696       7.696      SLICE_X9Y81      BIN_TO_BCD_inst/bcd_out_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.696       7.696      SLICE_X9Y81      BIN_TO_BCD_inst/bcd_out_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.696       204.664    MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.348       3.368      SLICE_X10Y62     PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][0]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.348       3.368      SLICE_X10Y62     PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][0]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.348       3.368      SLICE_X10Y61     PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][1]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.348       3.368      SLICE_X10Y61     PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][1]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.348       3.368      SLICE_X6Y63      PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][2]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.348       3.368      SLICE_X6Y63      PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][2]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.348       3.368      SLICE_X8Y63      PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][3]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.348       3.368      SLICE_X8Y63      PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][3]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.348       3.368      SLICE_X8Y66      PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][4]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.348       3.368      SLICE_X8Y66      PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][4]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.348       3.368      SLICE_X10Y62     PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][0]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.348       3.368      SLICE_X10Y62     PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][0]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.348       3.368      SLICE_X10Y61     PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][1]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.348       3.368      SLICE_X10Y61     PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][1]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.348       3.368      SLICE_X6Y63      PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][2]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.348       3.368      SLICE_X6Y63      PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][2]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.348       3.368      SLICE_X8Y63      PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][3]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.348       3.368      SLICE_X8Y63      PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][3]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.348       3.368      SLICE_X8Y66      PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][4]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.348       3.368      SLICE_X8Y66      PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][4]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    u_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.479ns  (logic 5.319ns (42.619%)  route 7.161ns (57.381%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          3.487     4.939    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X3Y70          LUT3 (Prop_lut3_I1_O)        0.152     5.091 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.674     8.766    R2R_output_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         3.714    12.479 r  R2R_output_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.479    R2R_output[1]
    A16                                                               r  R2R_output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[1]
                            (input port)
  Destination:            PWM_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.024ns  (logic 5.089ns (42.322%)  route 6.935ns (57.678%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches_inputs[1] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  switches_inputs_IBUF[1]_inst/O
                         net (fo=25, routed)          3.584     5.045    PWM_subsystem_inst/PWM_Ramp/pwm_inst/switches_inputs_IBUF[0]
    SLICE_X10Y64         LUT6 (Prop_lut6_I5_O)        0.124     5.169 r  PWM_subsystem_inst/PWM_Ramp/pwm_inst/PWM_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.351     8.520    PWM_out_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.503    12.024 r  PWM_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.024    PWM_out
    J3                                                                r  PWM_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.003ns  (logic 5.097ns (42.461%)  route 6.907ns (57.539%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          3.487     4.939    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X3Y70          LUT3 (Prop_lut3_I1_O)        0.124     5.063 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.420     8.484    R2R_output_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.520    12.003 r  R2R_output_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.003    R2R_output[0]
    A14                                                               r  R2R_output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.850ns  (logic 5.080ns (42.868%)  route 6.770ns (57.132%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          2.884     4.337    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X1Y69          LUT3 (Prop_lut3_I1_O)        0.124     4.461 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.886     8.347    R2R_output_OBUF[4]
    A15                  OBUF (Prop_obuf_I_O)         3.503    11.850 r  R2R_output_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.850    R2R_output[4]
    A15                                                               r  R2R_output[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.691ns  (logic 5.308ns (45.404%)  route 6.383ns (54.596%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          2.879     4.332    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X1Y69          LUT3 (Prop_lut3_I1_O)        0.150     4.482 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.504     7.986    R2R_output_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         3.705    11.691 r  R2R_output_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.691    R2R_output[3]
    B16                                                               r  R2R_output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.673ns  (logic 5.321ns (45.581%)  route 6.353ns (54.419%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          2.884     4.337    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X1Y69          LUT3 (Prop_lut3_I1_O)        0.152     4.489 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.468     7.957    R2R_output_OBUF[5]
    A17                  OBUF (Prop_obuf_I_O)         3.716    11.673 r  R2R_output_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.673    R2R_output[5]
    A17                                                               r  R2R_output[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.377ns  (logic 5.265ns (46.277%)  route 6.112ns (53.723%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          2.609     4.061    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X1Y70          LUT3 (Prop_lut3_I1_O)        0.118     4.179 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.504     7.683    R2R_output_OBUF[7]
    C16                  OBUF (Prop_obuf_I_O)         3.694    11.377 r  R2R_output_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.377    R2R_output[7]
    C16                                                               r  R2R_output[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.100ns  (logic 5.102ns (45.959%)  route 5.999ns (54.041%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          2.879     4.332    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X1Y69          LUT3 (Prop_lut3_I1_O)        0.124     4.456 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.120     7.576    R2R_output_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         3.525    11.100 r  R2R_output_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.100    R2R_output[2]
    B15                                                               r  R2R_output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.782ns  (logic 5.082ns (47.133%)  route 5.700ns (52.867%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          2.609     4.061    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X1Y70          LUT3 (Prop_lut3_I1_O)        0.124     4.185 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.091     7.277    R2R_output_OBUF[6]
    C15                  OBUF (Prop_obuf_I_O)         3.505    10.782 r  R2R_output_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.782    R2R_output[6]
    C15                                                               r  R2R_output[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.444ns  (logic 1.472ns (42.741%)  route 1.972ns (57.259%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          1.038     1.258    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X1Y70          LUT3 (Prop_lut3_I1_O)        0.045     1.303 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.934     2.238    R2R_output_OBUF[6]
    C15                  OBUF (Prop_obuf_I_O)         1.206     3.444 r  R2R_output_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.444    R2R_output[6]
    C15                                                               r  R2R_output[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.600ns  (logic 1.492ns (41.430%)  route 2.109ns (58.570%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          1.146     1.367    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X1Y69          LUT3 (Prop_lut3_I1_O)        0.045     1.412 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.963     2.375    R2R_output_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         1.226     3.600 r  R2R_output_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.600    R2R_output[2]
    B15                                                               r  R2R_output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.689ns  (logic 1.524ns (41.328%)  route 2.164ns (58.672%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          1.038     1.258    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X1Y70          LUT3 (Prop_lut3_I1_O)        0.048     1.306 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.127     2.433    R2R_output_OBUF[7]
    C16                  OBUF (Prop_obuf_I_O)         1.255     3.689 r  R2R_output_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.689    R2R_output[7]
    C16                                                               r  R2R_output[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.802ns  (logic 1.529ns (40.223%)  route 2.273ns (59.777%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          1.146     1.367    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X1Y69          LUT3 (Prop_lut3_I1_O)        0.042     1.409 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.127     2.536    R2R_output_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         1.266     3.802 r  R2R_output_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.802    R2R_output[3]
    B16                                                               r  R2R_output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.804ns  (logic 1.540ns (40.489%)  route 2.264ns (59.511%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          1.148     1.369    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X1Y69          LUT3 (Prop_lut3_I1_O)        0.043     1.412 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.115     2.527    R2R_output_OBUF[5]
    A17                  OBUF (Prop_obuf_I_O)         1.276     3.804 r  R2R_output_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.804    R2R_output[5]
    A17                                                               r  R2R_output[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.875ns  (logic 1.487ns (38.375%)  route 2.388ns (61.625%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          1.391     1.612    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X3Y70          LUT3 (Prop_lut3_I1_O)        0.045     1.657 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.997     2.654    R2R_output_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.875 r  R2R_output_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.875    R2R_output[0]
    A14                                                               r  R2R_output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.932ns  (logic 1.470ns (37.386%)  route 2.462ns (62.614%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          1.148     1.369    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X1Y69          LUT3 (Prop_lut3_I1_O)        0.045     1.414 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.314     2.728    R2R_output_OBUF[4]
    A15                  OBUF (Prop_obuf_I_O)         1.204     3.932 r  R2R_output_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.932    R2R_output[4]
    A15                                                               r  R2R_output[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[1]
                            (input port)
  Destination:            PWM_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.077ns  (logic 1.479ns (36.276%)  route 2.598ns (63.724%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches_inputs[1] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  switches_inputs_IBUF[1]_inst/O
                         net (fo=25, routed)          1.511     1.740    PWM_subsystem_inst/PWM_Ramp/pwm_inst/switches_inputs_IBUF[0]
    SLICE_X10Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.785 r  PWM_subsystem_inst/PWM_Ramp/pwm_inst/PWM_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.087     2.872    PWM_out_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.205     4.077 r  PWM_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.077    PWM_out
    J3                                                                r  PWM_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.134ns  (logic 1.540ns (37.250%)  route 2.594ns (62.750%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          1.391     1.612    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X3Y70          LUT3 (Prop_lut3_I1_O)        0.044     1.656 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.203     2.859    R2R_output_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         1.275     4.134 r  R2R_output_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.134    R2R_output[1]
    A16                                                               r  R2R_output[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.120ns  (logic 4.932ns (34.929%)  route 9.188ns (65.071%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.610    -0.902    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_out1
    SLICE_X4Y79          FDSE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDSE (Prop_fdse_C_Q)         0.456    -0.446 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=8, routed)           1.279     0.833    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/d[3]
    SLICE_X4Y79          LUT4 (Prop_lut4_I2_O)        0.124     0.957 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2/O
                         net (fo=9, routed)           0.866     1.823    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2_n_0
    SLICE_X5Y78          LUT5 (Prop_lut5_I2_O)        0.152     1.975 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.661     2.637    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_7_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.326     2.963 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           1.242     4.205    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_3_n_0
    SLICE_X4Y77          LUT4 (Prop_lut4_I2_O)        0.152     4.357 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.139     9.496    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.722    13.218 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    13.218    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.830ns  (logic 4.945ns (35.759%)  route 8.885ns (64.241%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.610    -0.902    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_out1
    SLICE_X4Y79          FDSE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDSE (Prop_fdse_C_Q)         0.456    -0.446 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=8, routed)           1.279     0.833    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/d[3]
    SLICE_X4Y79          LUT4 (Prop_lut4_I2_O)        0.124     0.957 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2/O
                         net (fo=9, routed)           0.866     1.823    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2_n_0
    SLICE_X5Y78          LUT5 (Prop_lut5_I2_O)        0.152     1.975 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.661     2.637    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_7_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.326     2.963 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.887     3.850    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_3_n_0
    SLICE_X4Y77          LUT4 (Prop_lut4_I3_O)        0.153     4.003 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.191     9.194    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.734    12.928 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    12.928    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.575ns  (logic 4.717ns (34.748%)  route 8.858ns (65.252%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.610    -0.902    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_out1
    SLICE_X4Y79          FDSE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDSE (Prop_fdse_C_Q)         0.456    -0.446 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=8, routed)           1.279     0.833    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/d[3]
    SLICE_X4Y79          LUT4 (Prop_lut4_I2_O)        0.124     0.957 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2/O
                         net (fo=9, routed)           0.866     1.823    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2_n_0
    SLICE_X5Y78          LUT5 (Prop_lut5_I2_O)        0.152     1.975 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.661     2.637    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_7_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.326     2.963 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           1.245     4.207    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_3_n_0
    SLICE_X4Y77          LUT4 (Prop_lut4_I3_O)        0.124     4.331 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.807     9.138    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.673 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    12.673    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.569ns  (logic 4.711ns (34.720%)  route 8.858ns (65.280%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.610    -0.902    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_out1
    SLICE_X4Y79          FDSE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDSE (Prop_fdse_C_Q)         0.456    -0.446 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=8, routed)           1.279     0.833    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/d[3]
    SLICE_X4Y79          LUT4 (Prop_lut4_I2_O)        0.124     0.957 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2/O
                         net (fo=9, routed)           0.866     1.823    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2_n_0
    SLICE_X5Y78          LUT5 (Prop_lut5_I2_O)        0.152     1.975 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.661     2.637    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_7_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.326     2.963 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           1.242     4.205    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_3_n_0
    SLICE_X4Y77          LUT4 (Prop_lut4_I2_O)        0.124     4.329 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.809     9.138    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.667 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    12.667    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.488ns  (logic 4.954ns (36.725%)  route 8.535ns (63.275%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.610    -0.902    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_out1
    SLICE_X4Y79          FDSE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDSE (Prop_fdse_C_Q)         0.456    -0.446 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=8, routed)           1.279     0.833    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/d[3]
    SLICE_X4Y79          LUT4 (Prop_lut4_I2_O)        0.124     0.957 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2/O
                         net (fo=9, routed)           0.866     1.823    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2_n_0
    SLICE_X5Y78          LUT5 (Prop_lut5_I2_O)        0.152     1.975 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.661     2.637    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_7_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.326     2.963 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           1.245     4.207    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_3_n_0
    SLICE_X4Y77          LUT4 (Prop_lut4_I1_O)        0.152     4.359 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.483     8.843    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.744    12.586 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    12.586    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.393ns  (logic 4.686ns (34.992%)  route 8.706ns (65.008%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.610    -0.902    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_out1
    SLICE_X4Y79          FDSE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDSE (Prop_fdse_C_Q)         0.456    -0.446 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=8, routed)           1.279     0.833    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/d[3]
    SLICE_X4Y79          LUT4 (Prop_lut4_I2_O)        0.124     0.957 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2/O
                         net (fo=9, routed)           0.866     1.823    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2_n_0
    SLICE_X5Y78          LUT5 (Prop_lut5_I2_O)        0.152     1.975 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.661     2.637    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_7_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.326     2.963 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.887     3.850    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_3_n_0
    SLICE_X4Y77          LUT4 (Prop_lut4_I0_O)        0.124     3.974 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.013     8.986    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.491 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    12.491    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.379ns  (logic 4.693ns (35.076%)  route 8.686ns (64.924%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.610    -0.902    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_out1
    SLICE_X4Y79          FDSE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDSE (Prop_fdse_C_Q)         0.456    -0.446 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=8, routed)           1.279     0.833    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/d[3]
    SLICE_X4Y79          LUT4 (Prop_lut4_I2_O)        0.124     0.957 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2/O
                         net (fo=9, routed)           0.866     1.823    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2_n_0
    SLICE_X5Y78          LUT5 (Prop_lut5_I2_O)        0.152     1.975 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.661     2.637    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_7_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.326     2.963 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.880     3.843    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_3_n_0
    SLICE_X4Y77          LUT4 (Prop_lut4_I1_O)        0.124     3.967 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.999     8.966    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.477 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    12.477    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.924ns  (logic 4.432ns (37.166%)  route 7.492ns (62.834%))
  Logic Levels:           3  (LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.610    -0.902    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_out1
    SLICE_X4Y79          FDSE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDSE (Prop_fdse_C_Q)         0.456    -0.446 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=8, routed)           1.279     0.833    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/d[3]
    SLICE_X4Y79          LUT4 (Prop_lut4_I2_O)        0.124     0.957 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2/O
                         net (fo=9, routed)           1.150     2.108    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2_n_0
    SLICE_X5Y75          LUT3 (Prop_lut3_I1_O)        0.152     2.260 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.063     7.322    DP_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.700    11.022 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000    11.022    DP
    V7                                                                r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_subsystem_inst/PWM_Ramp/pwm_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            PWM_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.257ns  (logic 4.757ns (46.381%)  route 5.500ns (53.619%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.618    -0.894    PWM_subsystem_inst/PWM_Ramp/pwm_inst/clk_out1
    SLICE_X7Y64          FDRE                                         r  PWM_subsystem_inst/PWM_Ramp/pwm_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  PWM_subsystem_inst/PWM_Ramp/pwm_inst/counter_reg[3]/Q
                         net (fo=6, routed)           1.227     0.789    PWM_subsystem_inst/PWM_Ramp/pwm_inst/counter_reg[3]
    SLICE_X9Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.913 r  PWM_subsystem_inst/PWM_Ramp/pwm_inst/pwm_out0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.913    PWM_subsystem_inst/PWM_Ramp/pwm_inst/pwm_out0_carry_i_7_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.463 r  PWM_subsystem_inst/PWM_Ramp/pwm_inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.921     2.385    PWM_subsystem_inst/PWM_Ramp/pwm_inst/data0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.509 r  PWM_subsystem_inst/PWM_Ramp/pwm_inst/PWM_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.351     5.860    PWM_out_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.503     9.363 r  PWM_out_OBUF_inst/O
                         net (fo=0)                   0.000     9.363    PWM_out
    J3                                                                r  PWM_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            AN1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.774ns  (logic 4.083ns (41.772%)  route 5.691ns (58.228%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.612    -0.900    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_out1
    SLICE_X3Y78          FDSE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDSE (Prop_fdse_C_Q)         0.456    -0.444 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[0]/Q
                         net (fo=10, routed)          1.001     0.557    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/digit_select[0]
    SLICE_X4Y78          LUT1 (Prop_lut1_I0_O)        0.124     0.681 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/AN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.690     5.371    AN1_OBUF
    U2                   OBUF (Prop_obuf_I_O)         3.503     8.874 r  AN1_OBUF_inst/O
                         net (fo=0)                   0.000     8.874    AN1
    U2                                                                r  AN1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            R2R_output[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.529ns  (logic 1.392ns (55.044%)  route 1.137ns (44.956%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.584    -0.597    R2R_subsystem_inst/R2R_ramp/clk_out1
    SLICE_X3Y70          FDRE                                         r  R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[6]/Q
                         net (fo=4, routed)           0.202    -0.254    R2R_subsystem_inst/R2R_SAR/R2R_output[7][6]
    SLICE_X1Y70          LUT3 (Prop_lut3_I2_O)        0.045    -0.209 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.934     0.726    R2R_output_OBUF[6]
    C15                  OBUF (Prop_obuf_I_O)         1.206     1.932 r  R2R_output_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.932    R2R_output[6]
    C15                                                               r  R2R_output[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R2R_subsystem_inst/R2R_SAR/trial_code_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            R2R_output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.669ns  (logic 1.412ns (52.893%)  route 1.257ns (47.107%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.585    -0.596    R2R_subsystem_inst/R2R_SAR/clk_out1
    SLICE_X4Y67          FDCE                                         r  R2R_subsystem_inst/R2R_SAR/trial_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  R2R_subsystem_inst/R2R_SAR/trial_code_reg[2]/Q
                         net (fo=3, routed)           0.295    -0.161    R2R_subsystem_inst/R2R_SAR/trial_code_reg_n_0_[2]
    SLICE_X1Y69          LUT3 (Prop_lut3_I0_O)        0.045    -0.116 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.963     0.847    R2R_output_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         1.226     2.073 r  R2R_output_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.073    R2R_output[2]
    B15                                                               r  R2R_output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R2R_subsystem_inst/R2R_SAR/trial_code_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            R2R_output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.698ns  (logic 1.407ns (52.140%)  route 1.291ns (47.860%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.586    -0.595    R2R_subsystem_inst/R2R_SAR/clk_out1
    SLICE_X3Y68          FDCE                                         r  R2R_subsystem_inst/R2R_SAR/trial_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  R2R_subsystem_inst/R2R_SAR/trial_code_reg[0]/Q
                         net (fo=3, routed)           0.294    -0.160    R2R_subsystem_inst/R2R_SAR/trial_code_reg_n_0_[0]
    SLICE_X3Y70          LUT3 (Prop_lut3_I0_O)        0.045    -0.115 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.997     0.882    R2R_output_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         1.221     2.103 r  R2R_output_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.103    R2R_output[0]
    A14                                                               r  R2R_output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_subsystem_inst/PWM_Ramp/duty_cycle_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            PWM_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.766ns  (logic 1.414ns (51.108%)  route 1.352ns (48.892%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.560    -0.621    PWM_subsystem_inst/PWM_Ramp/clk_out1
    SLICE_X10Y64         FDRE                                         r  PWM_subsystem_inst/PWM_Ramp/duty_cycle_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  PWM_subsystem_inst/PWM_Ramp/duty_cycle_reg[6]/Q
                         net (fo=6, routed)           0.265    -0.192    PWM_subsystem_inst/PWM_Ramp/pwm_inst/Q[6]
    SLICE_X10Y64         LUT6 (Prop_lut6_I3_O)        0.045    -0.147 r  PWM_subsystem_inst/PWM_Ramp/pwm_inst/PWM_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.087     0.940    PWM_out_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.205     2.145 r  PWM_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.145    PWM_out
    J3                                                                r  PWM_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            R2R_output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.791ns  (logic 1.453ns (52.071%)  route 1.338ns (47.929%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.585    -0.596    R2R_subsystem_inst/R2R_ramp/clk_out1
    SLICE_X3Y69          FDRE                                         r  R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[3]/Q
                         net (fo=6, routed)           0.211    -0.244    R2R_subsystem_inst/R2R_SAR/R2R_output[7][3]
    SLICE_X1Y69          LUT3 (Prop_lut3_I2_O)        0.046    -0.198 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.127     0.928    R2R_output_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         1.266     2.195 r  R2R_output_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.195    R2R_output[3]
    B16                                                               r  R2R_output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            R2R_output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.863ns  (logic 1.464ns (51.134%)  route 1.399ns (48.866%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.585    -0.596    R2R_subsystem_inst/R2R_ramp/clk_out1
    SLICE_X3Y69          FDRE                                         r  R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[1]/Q
                         net (fo=8, routed)           0.196    -0.260    R2R_subsystem_inst/R2R_SAR/R2R_output[7][1]
    SLICE_X3Y70          LUT3 (Prop_lut3_I2_O)        0.048    -0.212 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.203     0.992    R2R_output_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         1.275     2.266 r  R2R_output_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.266    R2R_output[1]
    A16                                                               r  R2R_output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            R2R_output[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.873ns  (logic 1.460ns (50.820%)  route 1.413ns (49.180%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.585    -0.596    R2R_subsystem_inst/R2R_ramp/clk_out1
    SLICE_X3Y69          FDRE                                         r  R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[5]/Q
                         net (fo=4, routed)           0.298    -0.158    R2R_subsystem_inst/R2R_SAR/R2R_output[7][5]
    SLICE_X1Y69          LUT3 (Prop_lut3_I2_O)        0.043    -0.115 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.115     1.001    R2R_output_OBUF[5]
    A17                  OBUF (Prop_obuf_I_O)         1.276     2.277 r  R2R_output_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.277    R2R_output[5]
    A17                                                               r  R2R_output[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            R2R_output[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.908ns  (logic 1.480ns (50.912%)  route 1.427ns (49.088%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.584    -0.597    R2R_subsystem_inst/R2R_ramp/clk_out1
    SLICE_X3Y70          FDRE                                         r  R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[7]/Q
                         net (fo=3, routed)           0.301    -0.168    R2R_subsystem_inst/R2R_SAR/R2R_output[7][7]
    SLICE_X1Y70          LUT3 (Prop_lut3_I2_O)        0.097    -0.071 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.127     1.055    R2R_output_OBUF[7]
    C16                  OBUF (Prop_obuf_I_O)         1.255     2.311 r  R2R_output_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.311    R2R_output[7]
    C16                                                               r  R2R_output[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R2R_subsystem_inst/R2R_SAR/trial_code_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            R2R_output[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.916ns  (logic 1.390ns (47.673%)  route 1.526ns (52.327%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.586    -0.595    R2R_subsystem_inst/R2R_SAR/clk_out1
    SLICE_X1Y68          FDCE                                         r  R2R_subsystem_inst/R2R_SAR/trial_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  R2R_subsystem_inst/R2R_SAR/trial_code_reg[4]/Q
                         net (fo=3, routed)           0.212    -0.243    R2R_subsystem_inst/R2R_SAR/trial_code_reg_n_0_[4]
    SLICE_X1Y69          LUT3 (Prop_lut3_I0_O)        0.045    -0.198 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.314     1.117    R2R_output_OBUF[4]
    A15                  OBUF (Prop_obuf_I_O)         1.204     2.321 r  R2R_output_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.321    R2R_output[4]
    A15                                                               r  R2R_output[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Destination:            AN4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.441ns  (logic 1.397ns (40.615%)  route 2.043ns (59.385%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.581    -0.600    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_out1
    SLICE_X4Y78          FDRE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[3]/Q
                         net (fo=9, routed)           0.247    -0.212    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/d[0]
    SLICE_X5Y75          LUT1 (Prop_lut1_I0_O)        0.045    -0.167 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/AN4_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.796     1.629    AN4_OBUF
    W4                   OBUF (Prop_obuf_I_O)         1.211     2.840 r  AN4_OBUF_inst/O
                         net (fo=0)                   0.000     2.840    AN4
    W4                                                                r  AN4 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     7.752 f  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     8.282    u_clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.311 f  u_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     9.127    u_clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    u_clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay          1130 Endpoints
Min Delay          1130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_452/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.836ns  (logic 1.441ns (13.301%)  route 9.395ns (86.699%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=868, routed)         9.395    10.836    XADC_subsystem_inst/AVERAGER/reset_IBUF
    SLICE_X44Y79         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_452/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.427    -1.569    XADC_subsystem_inst/AVERAGER/clk_out1
    SLICE_X44Y79         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_452/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_453/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.836ns  (logic 1.441ns (13.301%)  route 9.395ns (86.699%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=868, routed)         9.395    10.836    XADC_subsystem_inst/AVERAGER/reset_IBUF
    SLICE_X44Y79         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_453/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.427    -1.569    XADC_subsystem_inst/AVERAGER/clk_out1
    SLICE_X44Y79         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_453/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_454/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.836ns  (logic 1.441ns (13.301%)  route 9.395ns (86.699%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=868, routed)         9.395    10.836    XADC_subsystem_inst/AVERAGER/reset_IBUF
    SLICE_X44Y79         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_454/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.427    -1.569    XADC_subsystem_inst/AVERAGER/clk_out1
    SLICE_X44Y79         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_454/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_455/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.836ns  (logic 1.441ns (13.301%)  route 9.395ns (86.699%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=868, routed)         9.395    10.836    XADC_subsystem_inst/AVERAGER/reset_IBUF
    SLICE_X44Y79         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_455/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.427    -1.569    XADC_subsystem_inst/AVERAGER/clk_out1
    SLICE_X44Y79         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_455/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_448/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.832ns  (logic 1.441ns (13.306%)  route 9.391ns (86.694%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=868, routed)         9.391    10.832    XADC_subsystem_inst/AVERAGER/reset_IBUF
    SLICE_X45Y79         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_448/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.427    -1.569    XADC_subsystem_inst/AVERAGER/clk_out1
    SLICE_X45Y79         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_448/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_449/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.832ns  (logic 1.441ns (13.306%)  route 9.391ns (86.694%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=868, routed)         9.391    10.832    XADC_subsystem_inst/AVERAGER/reset_IBUF
    SLICE_X45Y79         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_449/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.427    -1.569    XADC_subsystem_inst/AVERAGER/clk_out1
    SLICE_X45Y79         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_449/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_450/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.832ns  (logic 1.441ns (13.306%)  route 9.391ns (86.694%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=868, routed)         9.391    10.832    XADC_subsystem_inst/AVERAGER/reset_IBUF
    SLICE_X45Y79         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_450/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.427    -1.569    XADC_subsystem_inst/AVERAGER/clk_out1
    SLICE_X45Y79         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_450/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_451/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.832ns  (logic 1.441ns (13.306%)  route 9.391ns (86.694%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=868, routed)         9.391    10.832    XADC_subsystem_inst/AVERAGER/reset_IBUF
    SLICE_X45Y79         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_451/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.427    -1.569    XADC_subsystem_inst/AVERAGER/clk_out1
    SLICE_X45Y79         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_451/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_393/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.762ns  (logic 1.441ns (13.393%)  route 9.320ns (86.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=868, routed)         9.320    10.762    XADC_subsystem_inst/AVERAGER/reset_IBUF
    SLICE_X46Y79         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_393/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.427    -1.569    XADC_subsystem_inst/AVERAGER/clk_out1
    SLICE_X46Y79         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_393/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_394/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.762ns  (logic 1.441ns (13.393%)  route 9.320ns (86.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=868, routed)         9.320    10.762    XADC_subsystem_inst/AVERAGER/reset_IBUF
    SLICE_X46Y79         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_394/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        1.427    -1.569    XADC_subsystem_inst/AVERAGER/clk_out1
    SLICE_X46Y79         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_394/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_72/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.126ns  (logic 0.210ns (18.616%)  route 0.916ns (81.384%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=868, routed)         0.916     1.126    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/reset_IBUF
    SLICE_X3Y55          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_72/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.863    -0.826    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/clk_out1
    SLICE_X3Y55          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_72/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_73/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.126ns  (logic 0.210ns (18.616%)  route 0.916ns (81.384%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=868, routed)         0.916     1.126    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/reset_IBUF
    SLICE_X3Y55          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_73/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.863    -0.826    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/clk_out1
    SLICE_X3Y55          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_73/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_74/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.126ns  (logic 0.210ns (18.616%)  route 0.916ns (81.384%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=868, routed)         0.916     1.126    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/reset_IBUF
    SLICE_X3Y55          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_74/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.863    -0.826    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/clk_out1
    SLICE_X3Y55          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_74/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_75/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.126ns  (logic 0.210ns (18.616%)  route 0.916ns (81.384%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=868, routed)         0.916     1.126    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/reset_IBUF
    SLICE_X3Y55          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_75/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.863    -0.826    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/clk_out1
    SLICE_X3Y55          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_75/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_76/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.126ns  (logic 0.210ns (18.616%)  route 0.916ns (81.384%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=868, routed)         0.916     1.126    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/reset_IBUF
    SLICE_X2Y55          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_76/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.863    -0.826    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/clk_out1
    SLICE_X2Y55          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_76/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_77/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.126ns  (logic 0.210ns (18.616%)  route 0.916ns (81.384%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=868, routed)         0.916     1.126    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/reset_IBUF
    SLICE_X2Y55          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_77/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.863    -0.826    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/clk_out1
    SLICE_X2Y55          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_77/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_78/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.126ns  (logic 0.210ns (18.616%)  route 0.916ns (81.384%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=868, routed)         0.916     1.126    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/reset_IBUF
    SLICE_X2Y55          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_78/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.863    -0.826    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/clk_out1
    SLICE_X2Y55          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_78/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_79/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.126ns  (logic 0.210ns (18.616%)  route 0.916ns (81.384%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=868, routed)         0.916     1.126    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/reset_IBUF
    SLICE_X2Y55          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_79/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.863    -0.826    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/clk_out1
    SLICE_X2Y55          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_79/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_231/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.206ns  (logic 0.210ns (17.372%)  route 0.997ns (82.628%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=868, routed)         0.997     1.206    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/reset_IBUF
    SLICE_X3Y56          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_231/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.863    -0.826    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/clk_out1
    SLICE_X3Y56          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_231/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_232/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.348ns period=8.696ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.206ns  (logic 0.210ns (17.372%)  route 0.997ns (82.628%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=868, routed)         0.997     1.206    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/reset_IBUF
    SLICE_X3Y56          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_232/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=1202, routed)        0.863    -0.826    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/clk_out1
    SLICE_X3Y56          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_232/C





