ISim log file
Running: /home/sandeep/git_workspace/Verilog-VHDL/Mux_8x1_Using_2x1/test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/sandeep/git_workspace/Verilog-VHDL/Mux_8x1_Using_2x1/test_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
I = 10100111 | S = 000 | OUT = 1
I = 10100111 | S = 001 | OUT = 1
I = 10100111 | S = 010 | OUT = 1
I = 10100111 | S = 011 | OUT = 0
I = 10100111 | S = 100 | OUT = 0
I = 10100111 | S = 101 | OUT = 1
I = 10100111 | S = 110 | OUT = 0
I = 10100111 | S = 111 | OUT = 1
I = 10100111 | S = 000 | OUT = 1
I = 10100111 | S = 001 | OUT = 1
I = 10100111 | S = 010 | OUT = 1
I = 10100111 | S = 011 | OUT = 0
I = 10100111 | S = 100 | OUT = 0
I = 10100111 | S = 101 | OUT = 1
I = 10100111 | S = 110 | OUT = 0
I = 10100111 | S = 111 | OUT = 1
Stopped at time : 800 ns : File "/home/sandeep/git_workspace/Verilog-VHDL/Mux_8x1_Using_2x1/test.v" Line 48
# exit 0
