

================================================================
== Vitis HLS Report for 'AES_Encrypt_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3'
================================================================
* Date:           Fri Sep 13 04:05:10 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_aes
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.590 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_101_2_VITIS_LOOP_102_3  |       16|       16|         2|          1|          1|    16|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     96|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     72|    -|
|Register         |        -|   -|     18|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     18|    168|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln101_1_fu_111_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln101_fu_123_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln102_fu_200_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln103_1_fu_179_p2     |         +|   0|  0|  13|           4|           4|
    |add_ln103_fu_194_p2       |         +|   0|  0|  13|           4|           4|
    |icmp_ln101_fu_105_p2      |      icmp|   0|  0|  14|           5|           6|
    |icmp_ln102_fu_129_p2      |      icmp|   0|  0|  13|           3|           4|
    |select_ln101_1_fu_147_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln101_fu_135_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  96|          30|          27|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_j_load                |   9|          2|    3|          6|
    |i_fu_52                                |   9|          2|    3|          6|
    |indvar_flatten6_fu_56                  |   9|          2|    5|         10|
    |j_fu_48                                |   9|          2|    3|          6|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  72|         16|   24|         48|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |add_ln103_reg_254        |  4|   0|    4|          0|
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_52                  |  3|   0|    3|          0|
    |indvar_flatten6_fu_56    |  5|   0|    5|          0|
    |j_fu_48                  |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 18|   0|   18|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  AES_Encrypt_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  AES_Encrypt_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  AES_Encrypt_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  AES_Encrypt_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  AES_Encrypt_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  AES_Encrypt_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|state_address0     |  out|    4|   ap_memory|                                                   state|         array|
|state_ce0          |  out|    1|   ap_memory|                                                   state|         array|
|state_q0           |   in|    8|   ap_memory|                                                   state|         array|
|output_r_address0  |  out|    4|   ap_memory|                                                output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|                                                output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|                                                output_r|         array|
|output_r_d0        |  out|    8|   ap_memory|                                                output_r|         array|
+-------------------+-----+-----+------------+--------------------------------------------------------+--------------+

