
Lidar.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000926c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  0800940c  0800940c  0000a40c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080094b4  080094b4  0000b320  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080094b4  080094b4  0000a4b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080094bc  080094bc  0000b320  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080094bc  080094bc  0000a4bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080094c0  080094c0  0000a4c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000320  20000000  080094c4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000045c  20000320  080097e4  0000b320  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000077c  080097e4  0000b77c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b320  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013e76  00000000  00000000  0000b350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002507  00000000  00000000  0001f1c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f28  00000000  00000000  000216d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bdb  00000000  00000000  000225f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017322  00000000  00000000  000231d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000126ca  00000000  00000000  0003a4f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e6c2  00000000  00000000  0004cbbf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000db281  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004594  00000000  00000000  000db2c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000df858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000320 	.word	0x20000320
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080093f4 	.word	0x080093f4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000324 	.word	0x20000324
 80001dc:	080093f4 	.word	0x080093f4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <map_val>:
// =============================================================
// PHẦN CODE SERVO (NHÚNG TRỰC TIẾP ĐỂ TRÁNH LỖI FILE)
// =============================================================

// 1. Hàm tính toán xung
uint32_t map_val(long x, long in_min, long in_max, long out_min, long out_max) {
 80005bc:	b480      	push	{r7}
 80005be:	b085      	sub	sp, #20
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	60f8      	str	r0, [r7, #12]
 80005c4:	60b9      	str	r1, [r7, #8]
 80005c6:	607a      	str	r2, [r7, #4]
 80005c8:	603b      	str	r3, [r7, #0]
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80005ca:	68fa      	ldr	r2, [r7, #12]
 80005cc:	68bb      	ldr	r3, [r7, #8]
 80005ce:	1ad3      	subs	r3, r2, r3
 80005d0:	69b9      	ldr	r1, [r7, #24]
 80005d2:	683a      	ldr	r2, [r7, #0]
 80005d4:	1a8a      	subs	r2, r1, r2
 80005d6:	fb03 f202 	mul.w	r2, r3, r2
 80005da:	6879      	ldr	r1, [r7, #4]
 80005dc:	68bb      	ldr	r3, [r7, #8]
 80005de:	1acb      	subs	r3, r1, r3
 80005e0:	fb92 f2f3 	sdiv	r2, r2, r3
 80005e4:	683b      	ldr	r3, [r7, #0]
 80005e6:	4413      	add	r3, r2
}
 80005e8:	4618      	mov	r0, r3
 80005ea:	3714      	adds	r7, #20
 80005ec:	46bd      	mov	sp, r7
 80005ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f2:	4770      	bx	lr

080005f4 <Servo_Init>:

// 2. Hàm khởi tạo Servo (TIM2, PA0) - Dùng thanh ghi
void Servo_Init(void) {
 80005f4:	b480      	push	{r7}
 80005f6:	af00      	add	r7, sp, #0
    // Cấp Clock cho GPIOA và TIM2
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 80005f8:	4b2c      	ldr	r3, [pc, #176]	@ (80006ac <Servo_Init+0xb8>)
 80005fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005fc:	4a2b      	ldr	r2, [pc, #172]	@ (80006ac <Servo_Init+0xb8>)
 80005fe:	f043 0301 	orr.w	r3, r3, #1
 8000602:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8000604:	4b29      	ldr	r3, [pc, #164]	@ (80006ac <Servo_Init+0xb8>)
 8000606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000608:	4a28      	ldr	r2, [pc, #160]	@ (80006ac <Servo_Init+0xb8>)
 800060a:	f043 0301 	orr.w	r3, r3, #1
 800060e:	6413      	str	r3, [r2, #64]	@ 0x40

    // Cấu hình chân PA0 là Alternate Function (AF1 - TIM2)
    GPIOA->MODER &= ~GPIO_MODER_MODE0;      // Xóa mode cũ
 8000610:	4b27      	ldr	r3, [pc, #156]	@ (80006b0 <Servo_Init+0xbc>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	4a26      	ldr	r2, [pc, #152]	@ (80006b0 <Servo_Init+0xbc>)
 8000616:	f023 0303 	bic.w	r3, r3, #3
 800061a:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= GPIO_MODER_MODE0_1;     // Set AF mode
 800061c:	4b24      	ldr	r3, [pc, #144]	@ (80006b0 <Servo_Init+0xbc>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	4a23      	ldr	r2, [pc, #140]	@ (80006b0 <Servo_Init+0xbc>)
 8000622:	f043 0302 	orr.w	r3, r3, #2
 8000626:	6013      	str	r3, [r2, #0]
    GPIOA->AFR[0] &= ~0xF;                  // Xóa 4 bit đầu AFRL
 8000628:	4b21      	ldr	r3, [pc, #132]	@ (80006b0 <Servo_Init+0xbc>)
 800062a:	6a1b      	ldr	r3, [r3, #32]
 800062c:	4a20      	ldr	r2, [pc, #128]	@ (80006b0 <Servo_Init+0xbc>)
 800062e:	f023 030f 	bic.w	r3, r3, #15
 8000632:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] |= 0x1;                   // Chọn AF1
 8000634:	4b1e      	ldr	r3, [pc, #120]	@ (80006b0 <Servo_Init+0xbc>)
 8000636:	6a1b      	ldr	r3, [r3, #32]
 8000638:	4a1d      	ldr	r2, [pc, #116]	@ (80006b0 <Servo_Init+0xbc>)
 800063a:	f043 0301 	orr.w	r3, r3, #1
 800063e:	6213      	str	r3, [r2, #32]

    // Cấu hình Timer
    // Mặc định HSI 16MHz -> PSC = 15 -> 1MHz (1us/tick)
    TIM2->PSC = 15;
 8000640:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000644:	220f      	movs	r2, #15
 8000646:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM2->ARR = 19999;    // 20ms
 8000648:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800064c:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000650:	62da      	str	r2, [r3, #44]	@ 0x2c

    // Cấu hình PWM Mode 1
    TIM2->CCMR1 &= ~TIM_CCMR1_OC1M;
 8000652:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000656:	699b      	ldr	r3, [r3, #24]
 8000658:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800065c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8000660:	6193      	str	r3, [r2, #24]
    TIM2->CCMR1 |= (6 << TIM_CCMR1_OC1M_Pos);
 8000662:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000666:	699b      	ldr	r3, [r3, #24]
 8000668:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800066c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000670:	6193      	str	r3, [r2, #24]
    TIM2->CCMR1 |= TIM_CCMR1_OC1PE;
 8000672:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000676:	699b      	ldr	r3, [r3, #24]
 8000678:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800067c:	f043 0308 	orr.w	r3, r3, #8
 8000680:	6193      	str	r3, [r2, #24]
    TIM2->CCER |= TIM_CCER_CC1E;
 8000682:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000686:	6a1b      	ldr	r3, [r3, #32]
 8000688:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800068c:	f043 0301 	orr.w	r3, r3, #1
 8000690:	6213      	str	r3, [r2, #32]
    TIM2->CR1 |= TIM_CR1_CEN;
 8000692:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800069c:	f043 0301 	orr.w	r3, r3, #1
 80006a0:	6013      	str	r3, [r2, #0]
}
 80006a2:	bf00      	nop
 80006a4:	46bd      	mov	sp, r7
 80006a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006aa:	4770      	bx	lr
 80006ac:	40023800 	.word	0x40023800
 80006b0:	40020000 	.word	0x40020000

080006b4 <Servo_Write>:

// 3. Hàm điều khiển góc
void Servo_Write(int angle) {
 80006b4:	b590      	push	{r4, r7, lr}
 80006b6:	b085      	sub	sp, #20
 80006b8:	af02      	add	r7, sp, #8
 80006ba:	6078      	str	r0, [r7, #4]
    if(angle < 0) angle = 0;
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	2b00      	cmp	r3, #0
 80006c0:	da01      	bge.n	80006c6 <Servo_Write+0x12>
 80006c2:	2300      	movs	r3, #0
 80006c4:	607b      	str	r3, [r7, #4]
    if(angle > 180) angle = 180;
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	2bb4      	cmp	r3, #180	@ 0xb4
 80006ca:	dd01      	ble.n	80006d0 <Servo_Write+0x1c>
 80006cc:	23b4      	movs	r3, #180	@ 0xb4
 80006ce:	607b      	str	r3, [r7, #4]
    // 0 độ = 500us, 180 độ = 2500us
    TIM2->CCR1 = map_val(angle, 0, 180, 500, 2500);
 80006d0:	f04f 4480 	mov.w	r4, #1073741824	@ 0x40000000
 80006d4:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 80006d8:	9300      	str	r3, [sp, #0]
 80006da:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80006de:	22b4      	movs	r2, #180	@ 0xb4
 80006e0:	2100      	movs	r1, #0
 80006e2:	6878      	ldr	r0, [r7, #4]
 80006e4:	f7ff ff6a 	bl	80005bc <map_val>
 80006e8:	4603      	mov	r3, r0
 80006ea:	6363      	str	r3, [r4, #52]	@ 0x34
}
 80006ec:	bf00      	nop
 80006ee:	370c      	adds	r7, #12
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd90      	pop	{r4, r7, pc}

080006f4 <LidarInit>:

// =============================================================
// KẾT THÚC CODE SERVO
// =============================================================

VL53L0X_Error LidarInit(void) {
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b084      	sub	sp, #16
 80006f8:	af00      	add	r7, sp, #0
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80006fa:	2300      	movs	r3, #0
 80006fc:	73fb      	strb	r3, [r7, #15]
    uint32_t refSpadCount;
    uint8_t isApertureSpads;
    uint8_t VhvSettings;
    uint8_t PhaseCal;

    HAL_GPIO_WritePin(Lidar_xshutdown_GPIO_Port, Lidar_xshutdown_Pin, GPIO_PIN_RESET);
 80006fe:	2200      	movs	r2, #0
 8000700:	2108      	movs	r1, #8
 8000702:	4843      	ldr	r0, [pc, #268]	@ (8000810 <LidarInit+0x11c>)
 8000704:	f000 ffce 	bl	80016a4 <HAL_GPIO_WritePin>
    HAL_Delay(20);
 8000708:	2014      	movs	r0, #20
 800070a:	f000 fc7f 	bl	800100c <HAL_Delay>
    HAL_GPIO_WritePin(Lidar_xshutdown_GPIO_Port, Lidar_xshutdown_Pin, GPIO_PIN_SET);
 800070e:	2201      	movs	r2, #1
 8000710:	2108      	movs	r1, #8
 8000712:	483f      	ldr	r0, [pc, #252]	@ (8000810 <LidarInit+0x11c>)
 8000714:	f000 ffc6 	bl	80016a4 <HAL_GPIO_WritePin>
    HAL_Delay(20);
 8000718:	2014      	movs	r0, #20
 800071a:	f000 fc77 	bl	800100c <HAL_Delay>

    status = VL53L0X_DataInit(Dev);
 800071e:	4b3d      	ldr	r3, [pc, #244]	@ (8000814 <LidarInit+0x120>)
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	4618      	mov	r0, r3
 8000724:	f003 fcaa 	bl	800407c <VL53L0X_DataInit>
 8000728:	4603      	mov	r3, r0
 800072a:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L0X_ERROR_NONE) return status;
 800072c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000730:	2b00      	cmp	r3, #0
 8000732:	d002      	beq.n	800073a <LidarInit+0x46>
 8000734:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000738:	e065      	b.n	8000806 <LidarInit+0x112>

    status = VL53L0X_StaticInit(Dev);
 800073a:	4b36      	ldr	r3, [pc, #216]	@ (8000814 <LidarInit+0x120>)
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	4618      	mov	r0, r3
 8000740:	f003 fe00 	bl	8004344 <VL53L0X_StaticInit>
 8000744:	4603      	mov	r3, r0
 8000746:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L0X_ERROR_NONE) return status;
 8000748:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800074c:	2b00      	cmp	r3, #0
 800074e:	d002      	beq.n	8000756 <LidarInit+0x62>
 8000750:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000754:	e057      	b.n	8000806 <LidarInit+0x112>

    status = VL53L0X_PerformRefSpadManagement(Dev, &refSpadCount, &isApertureSpads);
 8000756:	4b2f      	ldr	r3, [pc, #188]	@ (8000814 <LidarInit+0x120>)
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	1dfa      	adds	r2, r7, #7
 800075c:	f107 0108 	add.w	r1, r7, #8
 8000760:	4618      	mov	r0, r3
 8000762:	f005 f8e9 	bl	8005938 <VL53L0X_PerformRefSpadManagement>
 8000766:	4603      	mov	r3, r0
 8000768:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L0X_ERROR_NONE) return status;
 800076a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800076e:	2b00      	cmp	r3, #0
 8000770:	d002      	beq.n	8000778 <LidarInit+0x84>
 8000772:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000776:	e046      	b.n	8000806 <LidarInit+0x112>

    status = VL53L0X_PerformRefCalibration(Dev, &VhvSettings, &PhaseCal);
 8000778:	4b26      	ldr	r3, [pc, #152]	@ (8000814 <LidarInit+0x120>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	1d7a      	adds	r2, r7, #5
 800077e:	1db9      	adds	r1, r7, #6
 8000780:	4618      	mov	r0, r3
 8000782:	f004 fc57 	bl	8005034 <VL53L0X_PerformRefCalibration>
 8000786:	4603      	mov	r3, r0
 8000788:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L0X_ERROR_NONE) return status;
 800078a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800078e:	2b00      	cmp	r3, #0
 8000790:	d002      	beq.n	8000798 <LidarInit+0xa4>
 8000792:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000796:	e036      	b.n	8000806 <LidarInit+0x112>

    status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8000798:	4b1e      	ldr	r3, [pc, #120]	@ (8000814 <LidarInit+0x120>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	2100      	movs	r1, #0
 800079e:	4618      	mov	r0, r3
 80007a0:	f003 ffe0 	bl	8004764 <VL53L0X_SetDeviceMode>
 80007a4:	4603      	mov	r3, r0
 80007a6:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L0X_ERROR_NONE) return status;
 80007a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d002      	beq.n	80007b6 <LidarInit+0xc2>
 80007b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007b4:	e027      	b.n	8000806 <LidarInit+0x112>

    VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
 80007b6:	4b17      	ldr	r3, [pc, #92]	@ (8000814 <LidarInit+0x120>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	2201      	movs	r2, #1
 80007bc:	2101      	movs	r1, #1
 80007be:	4618      	mov	r0, r3
 80007c0:	f004 fa32 	bl	8004c28 <VL53L0X_SetLimitCheckEnable>
    VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, (FixPoint1616_t)(0.25 * 65536));
 80007c4:	4b13      	ldr	r3, [pc, #76]	@ (8000814 <LidarInit+0x120>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80007cc:	2101      	movs	r1, #1
 80007ce:	4618      	mov	r0, r3
 80007d0:	f004 fada 	bl	8004d88 <VL53L0X_SetLimitCheckValue>
    VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 0);
 80007d4:	4b0f      	ldr	r3, [pc, #60]	@ (8000814 <LidarInit+0x120>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	2200      	movs	r2, #0
 80007da:	2100      	movs	r1, #0
 80007dc:	4618      	mov	r0, r3
 80007de:	f004 fa23 	bl	8004c28 <VL53L0X_SetLimitCheckEnable>
    VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t)(18 * 65536));
 80007e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000814 <LidarInit+0x120>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	f44f 1290 	mov.w	r2, #1179648	@ 0x120000
 80007ea:	2100      	movs	r1, #0
 80007ec:	4618      	mov	r0, r3
 80007ee:	f004 facb 	bl	8004d88 <VL53L0X_SetLimitCheckValue>

    status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev, 200000);
 80007f2:	4b08      	ldr	r3, [pc, #32]	@ (8000814 <LidarInit+0x120>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	4908      	ldr	r1, [pc, #32]	@ (8000818 <LidarInit+0x124>)
 80007f8:	4618      	mov	r0, r3
 80007fa:	f004 f811 	bl	8004820 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 80007fe:	4603      	mov	r3, r0
 8000800:	73fb      	strb	r3, [r7, #15]

    return status;
 8000802:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000806:	4618      	mov	r0, r3
 8000808:	3710      	adds	r7, #16
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	40020400 	.word	0x40020400
 8000814:	20000000 	.word	0x20000000
 8000818:	00030d40 	.word	0x00030d40

0800081c <HAL_UART_RxCpltCallback>:
int _write(int file, char *ptr, int len) {
    HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, HAL_MAX_DELAY);
    return len;
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	4a0d      	ldr	r2, [pc, #52]	@ (8000860 <HAL_UART_RxCpltCallback+0x44>)
 800082a:	4293      	cmp	r3, r2
 800082c:	d113      	bne.n	8000856 <HAL_UART_RxCpltCallback+0x3a>
        if (uart_rx_buffer[0] == 's') {
 800082e:	4b0d      	ldr	r3, [pc, #52]	@ (8000864 <HAL_UART_RxCpltCallback+0x48>)
 8000830:	781b      	ldrb	r3, [r3, #0]
 8000832:	2b73      	cmp	r3, #115	@ 0x73
 8000834:	d103      	bne.n	800083e <HAL_UART_RxCpltCallback+0x22>
            flag_measure = 1;
 8000836:	4b0c      	ldr	r3, [pc, #48]	@ (8000868 <HAL_UART_RxCpltCallback+0x4c>)
 8000838:	2201      	movs	r2, #1
 800083a:	701a      	strb	r2, [r3, #0]
 800083c:	e006      	b.n	800084c <HAL_UART_RxCpltCallback+0x30>
        } else if (uart_rx_buffer[0] == 'p') {
 800083e:	4b09      	ldr	r3, [pc, #36]	@ (8000864 <HAL_UART_RxCpltCallback+0x48>)
 8000840:	781b      	ldrb	r3, [r3, #0]
 8000842:	2b70      	cmp	r3, #112	@ 0x70
 8000844:	d102      	bne.n	800084c <HAL_UART_RxCpltCallback+0x30>
            flag_measure = 0;
 8000846:	4b08      	ldr	r3, [pc, #32]	@ (8000868 <HAL_UART_RxCpltCallback+0x4c>)
 8000848:	2200      	movs	r2, #0
 800084a:	701a      	strb	r2, [r3, #0]
        }
        HAL_UART_Receive_IT(&huart2, uart_rx_buffer, 1);
 800084c:	2201      	movs	r2, #1
 800084e:	4905      	ldr	r1, [pc, #20]	@ (8000864 <HAL_UART_RxCpltCallback+0x48>)
 8000850:	4806      	ldr	r0, [pc, #24]	@ (800086c <HAL_UART_RxCpltCallback+0x50>)
 8000852:	f002 fc6e 	bl	8003132 <HAL_UART_Receive_IT>
    }
}
 8000856:	bf00      	nop
 8000858:	3708      	adds	r7, #8
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	40004400 	.word	0x40004400
 8000864:	200005e8 	.word	0x200005e8
 8000868:	20000004 	.word	0x20000004
 800086c:	20000390 	.word	0x20000390

08000870 <main>:
/* USER CODE END 0 */

int main(void) {
 8000870:	b580      	push	{r7, lr}
 8000872:	b086      	sub	sp, #24
 8000874:	af00      	add	r7, sp, #0
    HAL_Init();
 8000876:	f000 fb57 	bl	8000f28 <HAL_Init>
    SystemClock_Config();
 800087a:	f000 f8db 	bl	8000a34 <SystemClock_Config>

    MX_GPIO_Init();
 800087e:	f000 f991 	bl	8000ba4 <MX_GPIO_Init>
    MX_I2C1_Init();
 8000882:	f000 f937 	bl	8000af4 <MX_I2C1_Init>
    MX_USART2_UART_Init();
 8000886:	f000 f963 	bl	8000b50 <MX_USART2_UART_Init>

    /* USER CODE BEGIN 2 */
    Dev->I2cHandle = &hi2c1;
 800088a:	4b5f      	ldr	r3, [pc, #380]	@ (8000a08 <main+0x198>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	4a5f      	ldr	r2, [pc, #380]	@ (8000a0c <main+0x19c>)
 8000890:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
    Dev->I2cDevAddr = 0x52;
 8000894:	4b5c      	ldr	r3, [pc, #368]	@ (8000a08 <main+0x198>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	2252      	movs	r2, #82	@ 0x52
 800089a:	f883 2160 	strb.w	r2, [r3, #352]	@ 0x160

    // --- KHỞI TẠO SERVO ---
    Servo_Init();
 800089e:	f7ff fea9 	bl	80005f4 <Servo_Init>
    Servo_Write(0);
 80008a2:	2000      	movs	r0, #0
 80008a4:	f7ff ff06 	bl	80006b4 <Servo_Write>
    HAL_Delay(500);
 80008a8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80008ac:	f000 fbae 	bl	800100c <HAL_Delay>

    char *msg = "System Init...\r\n";
 80008b0:	4b57      	ldr	r3, [pc, #348]	@ (8000a10 <main+0x1a0>)
 80008b2:	60fb      	str	r3, [r7, #12]
    HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), 100);
 80008b4:	68f8      	ldr	r0, [r7, #12]
 80008b6:	f7ff fc93 	bl	80001e0 <strlen>
 80008ba:	4603      	mov	r3, r0
 80008bc:	b29a      	uxth	r2, r3
 80008be:	2364      	movs	r3, #100	@ 0x64
 80008c0:	68f9      	ldr	r1, [r7, #12]
 80008c2:	4854      	ldr	r0, [pc, #336]	@ (8000a14 <main+0x1a4>)
 80008c4:	f002 fbaa 	bl	800301c <HAL_UART_Transmit>

    VL53L0X_Error Status = LidarInit();
 80008c8:	f7ff ff14 	bl	80006f4 <LidarInit>
 80008cc:	4603      	mov	r3, r0
 80008ce:	72fb      	strb	r3, [r7, #11]

    if (Status == VL53L0X_ERROR_NONE) {
 80008d0:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d111      	bne.n	80008fc <main+0x8c>
        msg = "Radar Ready! Waiting for command...\r\n";
 80008d8:	4b4f      	ldr	r3, [pc, #316]	@ (8000a18 <main+0x1a8>)
 80008da:	60fb      	str	r3, [r7, #12]
        HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), 100);
 80008dc:	68f8      	ldr	r0, [r7, #12]
 80008de:	f7ff fc7f 	bl	80001e0 <strlen>
 80008e2:	4603      	mov	r3, r0
 80008e4:	b29a      	uxth	r2, r3
 80008e6:	2364      	movs	r3, #100	@ 0x64
 80008e8:	68f9      	ldr	r1, [r7, #12]
 80008ea:	484a      	ldr	r0, [pc, #296]	@ (8000a14 <main+0x1a4>)
 80008ec:	f002 fb96 	bl	800301c <HAL_UART_Transmit>
        HAL_UART_Receive_IT(&huart2, uart_rx_buffer, 1);
 80008f0:	2201      	movs	r2, #1
 80008f2:	494a      	ldr	r1, [pc, #296]	@ (8000a1c <main+0x1ac>)
 80008f4:	4847      	ldr	r0, [pc, #284]	@ (8000a14 <main+0x1a4>)
 80008f6:	f002 fc1c 	bl	8003132 <HAL_UART_Receive_IT>
 80008fa:	e012      	b.n	8000922 <main+0xb2>
    } else {
        sprintf(uart_tx_buffer, "Lidar Failed! Err: %d\r\n", Status);
 80008fc:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000900:	461a      	mov	r2, r3
 8000902:	4947      	ldr	r1, [pc, #284]	@ (8000a20 <main+0x1b0>)
 8000904:	4847      	ldr	r0, [pc, #284]	@ (8000a24 <main+0x1b4>)
 8000906:	f008 f8cd 	bl	8008aa4 <siprintf>
        HAL_UART_Transmit(&huart2, (uint8_t*) uart_tx_buffer, strlen(uart_tx_buffer), 100);
 800090a:	4846      	ldr	r0, [pc, #280]	@ (8000a24 <main+0x1b4>)
 800090c:	f7ff fc68 	bl	80001e0 <strlen>
 8000910:	4603      	mov	r3, r0
 8000912:	b29a      	uxth	r2, r3
 8000914:	2364      	movs	r3, #100	@ 0x64
 8000916:	4943      	ldr	r1, [pc, #268]	@ (8000a24 <main+0x1b4>)
 8000918:	483e      	ldr	r0, [pc, #248]	@ (8000a14 <main+0x1a4>)
 800091a:	f002 fb7f 	bl	800301c <HAL_UART_Transmit>
        while (1);
 800091e:	bf00      	nop
 8000920:	e7fd      	b.n	800091e <main+0xae>

    /* Infinite loop */
    while (1) {
        /* USER CODE BEGIN 3 */

        if (flag_measure == 1) {
 8000922:	4b41      	ldr	r3, [pc, #260]	@ (8000a28 <main+0x1b8>)
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	b2db      	uxtb	r3, r3
 8000928:	2b01      	cmp	r3, #1
 800092a:	d166      	bne.n	80009fa <main+0x18a>

            // ====================================================
            // CHIỀU ĐI: 0 -> 180 ĐỘ
            // ====================================================
            for (int i = 0; i <= 180; i += 2) {
 800092c:	2300      	movs	r3, #0
 800092e:	617b      	str	r3, [r7, #20]
 8000930:	e02b      	b.n	800098a <main+0x11a>
                if (flag_measure == 0) break;
 8000932:	4b3d      	ldr	r3, [pc, #244]	@ (8000a28 <main+0x1b8>)
 8000934:	781b      	ldrb	r3, [r3, #0]
 8000936:	b2db      	uxtb	r3, r3
 8000938:	2b00      	cmp	r3, #0
 800093a:	d02a      	beq.n	8000992 <main+0x122>

                // 1. RA LỆNH SERVO
                Servo_Write(i);
 800093c:	6978      	ldr	r0, [r7, #20]
 800093e:	f7ff feb9 	bl	80006b4 <Servo_Write>

                // 2. CHỜ ĐỒNG BỘ (35ms)
                HAL_Delay(35);
 8000942:	2023      	movs	r0, #35	@ 0x23
 8000944:	f000 fb62 	bl	800100c <HAL_Delay>

                // 3. ĐO KHOẢNG CÁCH
                VL53L0X_PerformSingleRangingMeasurement(Dev, &RangingData);
 8000948:	4b2f      	ldr	r3, [pc, #188]	@ (8000a08 <main+0x198>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	4937      	ldr	r1, [pc, #220]	@ (8000a2c <main+0x1bc>)
 800094e:	4618      	mov	r0, r3
 8000950:	f004 fe0a 	bl	8005568 <VL53L0X_PerformSingleRangingMeasurement>

                // 4. GỬI DỮ LIỆU NGAY LẬP TỨC
                if (RangingData.RangeStatus == 0 && RangingData.RangeMilliMeter < 8000) {
 8000954:	4b35      	ldr	r3, [pc, #212]	@ (8000a2c <main+0x1bc>)
 8000956:	7e1b      	ldrb	r3, [r3, #24]
 8000958:	2b00      	cmp	r3, #0
 800095a:	d113      	bne.n	8000984 <main+0x114>
 800095c:	4b33      	ldr	r3, [pc, #204]	@ (8000a2c <main+0x1bc>)
 800095e:	891b      	ldrh	r3, [r3, #8]
 8000960:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8000964:	d20e      	bcs.n	8000984 <main+0x114>
                    int len = sprintf(uart_tx_buffer, "%d,%d\r\n", i, RangingData.RangeMilliMeter);
 8000966:	4b31      	ldr	r3, [pc, #196]	@ (8000a2c <main+0x1bc>)
 8000968:	891b      	ldrh	r3, [r3, #8]
 800096a:	697a      	ldr	r2, [r7, #20]
 800096c:	4930      	ldr	r1, [pc, #192]	@ (8000a30 <main+0x1c0>)
 800096e:	482d      	ldr	r0, [pc, #180]	@ (8000a24 <main+0x1b4>)
 8000970:	f008 f898 	bl	8008aa4 <siprintf>
 8000974:	6078      	str	r0, [r7, #4]
                    HAL_UART_Transmit(&huart2, (uint8_t*) uart_tx_buffer, len, 100);
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	b29a      	uxth	r2, r3
 800097a:	2364      	movs	r3, #100	@ 0x64
 800097c:	4929      	ldr	r1, [pc, #164]	@ (8000a24 <main+0x1b4>)
 800097e:	4825      	ldr	r0, [pc, #148]	@ (8000a14 <main+0x1a4>)
 8000980:	f002 fb4c 	bl	800301c <HAL_UART_Transmit>
            for (int i = 0; i <= 180; i += 2) {
 8000984:	697b      	ldr	r3, [r7, #20]
 8000986:	3302      	adds	r3, #2
 8000988:	617b      	str	r3, [r7, #20]
 800098a:	697b      	ldr	r3, [r7, #20]
 800098c:	2bb4      	cmp	r3, #180	@ 0xb4
 800098e:	ddd0      	ble.n	8000932 <main+0xc2>
 8000990:	e000      	b.n	8000994 <main+0x124>
                if (flag_measure == 0) break;
 8000992:	bf00      	nop
            }

            // ====================================================
            // CHIỀU VỀ: 180 -> 0 ĐỘ
            // ====================================================
            for (int i = 180; i >= 0; i -= 2) {
 8000994:	23b4      	movs	r3, #180	@ 0xb4
 8000996:	613b      	str	r3, [r7, #16]
 8000998:	e02b      	b.n	80009f2 <main+0x182>
                if (flag_measure == 0) break;
 800099a:	4b23      	ldr	r3, [pc, #140]	@ (8000a28 <main+0x1b8>)
 800099c:	781b      	ldrb	r3, [r3, #0]
 800099e:	b2db      	uxtb	r3, r3
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d02e      	beq.n	8000a02 <main+0x192>

                Servo_Write(i);
 80009a4:	6938      	ldr	r0, [r7, #16]
 80009a6:	f7ff fe85 	bl	80006b4 <Servo_Write>
                HAL_Delay(35);
 80009aa:	2023      	movs	r0, #35	@ 0x23
 80009ac:	f000 fb2e 	bl	800100c <HAL_Delay>

                VL53L0X_PerformSingleRangingMeasurement(Dev, &RangingData);
 80009b0:	4b15      	ldr	r3, [pc, #84]	@ (8000a08 <main+0x198>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	491d      	ldr	r1, [pc, #116]	@ (8000a2c <main+0x1bc>)
 80009b6:	4618      	mov	r0, r3
 80009b8:	f004 fdd6 	bl	8005568 <VL53L0X_PerformSingleRangingMeasurement>

                if (RangingData.RangeStatus == 0 && RangingData.RangeMilliMeter < 8000) {
 80009bc:	4b1b      	ldr	r3, [pc, #108]	@ (8000a2c <main+0x1bc>)
 80009be:	7e1b      	ldrb	r3, [r3, #24]
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d113      	bne.n	80009ec <main+0x17c>
 80009c4:	4b19      	ldr	r3, [pc, #100]	@ (8000a2c <main+0x1bc>)
 80009c6:	891b      	ldrh	r3, [r3, #8]
 80009c8:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 80009cc:	d20e      	bcs.n	80009ec <main+0x17c>
                    int len = sprintf(uart_tx_buffer, "%d,%d\r\n", i, RangingData.RangeMilliMeter);
 80009ce:	4b17      	ldr	r3, [pc, #92]	@ (8000a2c <main+0x1bc>)
 80009d0:	891b      	ldrh	r3, [r3, #8]
 80009d2:	693a      	ldr	r2, [r7, #16]
 80009d4:	4916      	ldr	r1, [pc, #88]	@ (8000a30 <main+0x1c0>)
 80009d6:	4813      	ldr	r0, [pc, #76]	@ (8000a24 <main+0x1b4>)
 80009d8:	f008 f864 	bl	8008aa4 <siprintf>
 80009dc:	6038      	str	r0, [r7, #0]
                    HAL_UART_Transmit(&huart2, (uint8_t*) uart_tx_buffer, len, 100);
 80009de:	683b      	ldr	r3, [r7, #0]
 80009e0:	b29a      	uxth	r2, r3
 80009e2:	2364      	movs	r3, #100	@ 0x64
 80009e4:	490f      	ldr	r1, [pc, #60]	@ (8000a24 <main+0x1b4>)
 80009e6:	480b      	ldr	r0, [pc, #44]	@ (8000a14 <main+0x1a4>)
 80009e8:	f002 fb18 	bl	800301c <HAL_UART_Transmit>
            for (int i = 180; i >= 0; i -= 2) {
 80009ec:	693b      	ldr	r3, [r7, #16]
 80009ee:	3b02      	subs	r3, #2
 80009f0:	613b      	str	r3, [r7, #16]
 80009f2:	693b      	ldr	r3, [r7, #16]
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	dad0      	bge.n	800099a <main+0x12a>
 80009f8:	e793      	b.n	8000922 <main+0xb2>
                }
            }

        } else {
            HAL_Delay(100);
 80009fa:	2064      	movs	r0, #100	@ 0x64
 80009fc:	f000 fb06 	bl	800100c <HAL_Delay>
 8000a00:	e78f      	b.n	8000922 <main+0xb2>
                if (flag_measure == 0) break;
 8000a02:	bf00      	nop
        if (flag_measure == 1) {
 8000a04:	e78d      	b.n	8000922 <main+0xb2>
 8000a06:	bf00      	nop
 8000a08:	20000000 	.word	0x20000000
 8000a0c:	2000033c 	.word	0x2000033c
 8000a10:	0800940c 	.word	0x0800940c
 8000a14:	20000390 	.word	0x20000390
 8000a18:	08009420 	.word	0x08009420
 8000a1c:	200005e8 	.word	0x200005e8
 8000a20:	08009448 	.word	0x08009448
 8000a24:	20000584 	.word	0x20000584
 8000a28:	20000004 	.word	0x20000004
 8000a2c:	200003d8 	.word	0x200003d8
 8000a30:	08009460 	.word	0x08009460

08000a34 <SystemClock_Config>:
        /* USER CODE END 3 */
    }
}

// ... CÁC HÀM CẤU HÌNH HỆ THỐNG GIỮ NGUYÊN BÊN DƯỚI ...
void SystemClock_Config(void) {
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b094      	sub	sp, #80	@ 0x50
 8000a38:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000a3a:	f107 0320 	add.w	r3, r7, #32
 8000a3e:	2230      	movs	r2, #48	@ 0x30
 8000a40:	2100      	movs	r1, #0
 8000a42:	4618      	mov	r0, r3
 8000a44:	f008 f850 	bl	8008ae8 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000a48:	f107 030c 	add.w	r3, r7, #12
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	601a      	str	r2, [r3, #0]
 8000a50:	605a      	str	r2, [r3, #4]
 8000a52:	609a      	str	r2, [r3, #8]
 8000a54:	60da      	str	r2, [r3, #12]
 8000a56:	611a      	str	r2, [r3, #16]
    __HAL_RCC_PWR_CLK_ENABLE();
 8000a58:	2300      	movs	r3, #0
 8000a5a:	60bb      	str	r3, [r7, #8]
 8000a5c:	4b23      	ldr	r3, [pc, #140]	@ (8000aec <SystemClock_Config+0xb8>)
 8000a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a60:	4a22      	ldr	r2, [pc, #136]	@ (8000aec <SystemClock_Config+0xb8>)
 8000a62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a66:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a68:	4b20      	ldr	r3, [pc, #128]	@ (8000aec <SystemClock_Config+0xb8>)
 8000a6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a70:	60bb      	str	r3, [r7, #8]
 8000a72:	68bb      	ldr	r3, [r7, #8]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000a74:	2300      	movs	r3, #0
 8000a76:	607b      	str	r3, [r7, #4]
 8000a78:	4b1d      	ldr	r3, [pc, #116]	@ (8000af0 <SystemClock_Config+0xbc>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000a80:	4a1b      	ldr	r2, [pc, #108]	@ (8000af0 <SystemClock_Config+0xbc>)
 8000a82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000a86:	6013      	str	r3, [r2, #0]
 8000a88:	4b19      	ldr	r3, [pc, #100]	@ (8000af0 <SystemClock_Config+0xbc>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000a90:	607b      	str	r3, [r7, #4]
 8000a92:	687b      	ldr	r3, [r7, #4]
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a94:	2302      	movs	r3, #2
 8000a96:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a98:	2301      	movs	r3, #1
 8000a9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a9c:	2310      	movs	r3, #16
 8000a9e:	633b      	str	r3, [r7, #48]	@ 0x30
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) { Error_Handler(); }
 8000aa4:	f107 0320 	add.w	r3, r7, #32
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f001 fe0f 	bl	80026cc <HAL_RCC_OscConfig>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d001      	beq.n	8000ab8 <SystemClock_Config+0x84>
 8000ab4:	f000 f8c6 	bl	8000c44 <Error_Handler>
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000ab8:	230f      	movs	r3, #15
 8000aba:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000abc:	2300      	movs	r3, #0
 8000abe:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	61fb      	str	r3, [r7, #28]
    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) { Error_Handler(); }
 8000acc:	f107 030c 	add.w	r3, r7, #12
 8000ad0:	2100      	movs	r1, #0
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f002 f872 	bl	8002bbc <HAL_RCC_ClockConfig>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d001      	beq.n	8000ae2 <SystemClock_Config+0xae>
 8000ade:	f000 f8b1 	bl	8000c44 <Error_Handler>
}
 8000ae2:	bf00      	nop
 8000ae4:	3750      	adds	r7, #80	@ 0x50
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	40023800 	.word	0x40023800
 8000af0:	40007000 	.word	0x40007000

08000af4 <MX_I2C1_Init>:
static void MX_I2C1_Init(void) {
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
    hi2c1.Instance = I2C1;
 8000af8:	4b12      	ldr	r3, [pc, #72]	@ (8000b44 <MX_I2C1_Init+0x50>)
 8000afa:	4a13      	ldr	r2, [pc, #76]	@ (8000b48 <MX_I2C1_Init+0x54>)
 8000afc:	601a      	str	r2, [r3, #0]
    hi2c1.Init.ClockSpeed = 400000;
 8000afe:	4b11      	ldr	r3, [pc, #68]	@ (8000b44 <MX_I2C1_Init+0x50>)
 8000b00:	4a12      	ldr	r2, [pc, #72]	@ (8000b4c <MX_I2C1_Init+0x58>)
 8000b02:	605a      	str	r2, [r3, #4]
    hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b04:	4b0f      	ldr	r3, [pc, #60]	@ (8000b44 <MX_I2C1_Init+0x50>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	609a      	str	r2, [r3, #8]
    hi2c1.Init.OwnAddress1 = 0;
 8000b0a:	4b0e      	ldr	r3, [pc, #56]	@ (8000b44 <MX_I2C1_Init+0x50>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	60da      	str	r2, [r3, #12]
    hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b10:	4b0c      	ldr	r3, [pc, #48]	@ (8000b44 <MX_I2C1_Init+0x50>)
 8000b12:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000b16:	611a      	str	r2, [r3, #16]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b18:	4b0a      	ldr	r3, [pc, #40]	@ (8000b44 <MX_I2C1_Init+0x50>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	615a      	str	r2, [r3, #20]
    hi2c1.Init.OwnAddress2 = 0;
 8000b1e:	4b09      	ldr	r3, [pc, #36]	@ (8000b44 <MX_I2C1_Init+0x50>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	619a      	str	r2, [r3, #24]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b24:	4b07      	ldr	r3, [pc, #28]	@ (8000b44 <MX_I2C1_Init+0x50>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	61da      	str	r2, [r3, #28]
    hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b2a:	4b06      	ldr	r3, [pc, #24]	@ (8000b44 <MX_I2C1_Init+0x50>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	621a      	str	r2, [r3, #32]
    if (HAL_I2C_Init(&hi2c1) != HAL_OK) { Error_Handler(); }
 8000b30:	4804      	ldr	r0, [pc, #16]	@ (8000b44 <MX_I2C1_Init+0x50>)
 8000b32:	f000 fdd1 	bl	80016d8 <HAL_I2C_Init>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d001      	beq.n	8000b40 <MX_I2C1_Init+0x4c>
 8000b3c:	f000 f882 	bl	8000c44 <Error_Handler>
}
 8000b40:	bf00      	nop
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	2000033c 	.word	0x2000033c
 8000b48:	40005400 	.word	0x40005400
 8000b4c:	00061a80 	.word	0x00061a80

08000b50 <MX_USART2_UART_Init>:
static void MX_USART2_UART_Init(void) {
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
    huart2.Instance = USART2;
 8000b54:	4b11      	ldr	r3, [pc, #68]	@ (8000b9c <MX_USART2_UART_Init+0x4c>)
 8000b56:	4a12      	ldr	r2, [pc, #72]	@ (8000ba0 <MX_USART2_UART_Init+0x50>)
 8000b58:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 8000b5a:	4b10      	ldr	r3, [pc, #64]	@ (8000b9c <MX_USART2_UART_Init+0x4c>)
 8000b5c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b60:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b62:	4b0e      	ldr	r3, [pc, #56]	@ (8000b9c <MX_USART2_UART_Init+0x4c>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 8000b68:	4b0c      	ldr	r3, [pc, #48]	@ (8000b9c <MX_USART2_UART_Init+0x4c>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 8000b6e:	4b0b      	ldr	r3, [pc, #44]	@ (8000b9c <MX_USART2_UART_Init+0x4c>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 8000b74:	4b09      	ldr	r3, [pc, #36]	@ (8000b9c <MX_USART2_UART_Init+0x4c>)
 8000b76:	220c      	movs	r2, #12
 8000b78:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b7a:	4b08      	ldr	r3, [pc, #32]	@ (8000b9c <MX_USART2_UART_Init+0x4c>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b80:	4b06      	ldr	r3, [pc, #24]	@ (8000b9c <MX_USART2_UART_Init+0x4c>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart2) != HAL_OK) { Error_Handler(); }
 8000b86:	4805      	ldr	r0, [pc, #20]	@ (8000b9c <MX_USART2_UART_Init+0x4c>)
 8000b88:	f002 f9f8 	bl	8002f7c <HAL_UART_Init>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d001      	beq.n	8000b96 <MX_USART2_UART_Init+0x46>
 8000b92:	f000 f857 	bl	8000c44 <Error_Handler>
}
 8000b96:	bf00      	nop
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	20000390 	.word	0x20000390
 8000ba0:	40004400 	.word	0x40004400

08000ba4 <MX_GPIO_Init>:
static void MX_GPIO_Init(void) {
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b088      	sub	sp, #32
 8000ba8:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000baa:	f107 030c 	add.w	r3, r7, #12
 8000bae:	2200      	movs	r2, #0
 8000bb0:	601a      	str	r2, [r3, #0]
 8000bb2:	605a      	str	r2, [r3, #4]
 8000bb4:	609a      	str	r2, [r3, #8]
 8000bb6:	60da      	str	r2, [r3, #12]
 8000bb8:	611a      	str	r2, [r3, #16]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8000bba:	2300      	movs	r3, #0
 8000bbc:	60bb      	str	r3, [r7, #8]
 8000bbe:	4b1f      	ldr	r3, [pc, #124]	@ (8000c3c <MX_GPIO_Init+0x98>)
 8000bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc2:	4a1e      	ldr	r2, [pc, #120]	@ (8000c3c <MX_GPIO_Init+0x98>)
 8000bc4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000bc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bca:	4b1c      	ldr	r3, [pc, #112]	@ (8000c3c <MX_GPIO_Init+0x98>)
 8000bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000bd2:	60bb      	str	r3, [r7, #8]
 8000bd4:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	607b      	str	r3, [r7, #4]
 8000bda:	4b18      	ldr	r3, [pc, #96]	@ (8000c3c <MX_GPIO_Init+0x98>)
 8000bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bde:	4a17      	ldr	r2, [pc, #92]	@ (8000c3c <MX_GPIO_Init+0x98>)
 8000be0:	f043 0301 	orr.w	r3, r3, #1
 8000be4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000be6:	4b15      	ldr	r3, [pc, #84]	@ (8000c3c <MX_GPIO_Init+0x98>)
 8000be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bea:	f003 0301 	and.w	r3, r3, #1
 8000bee:	607b      	str	r3, [r7, #4]
 8000bf0:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	603b      	str	r3, [r7, #0]
 8000bf6:	4b11      	ldr	r3, [pc, #68]	@ (8000c3c <MX_GPIO_Init+0x98>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bfa:	4a10      	ldr	r2, [pc, #64]	@ (8000c3c <MX_GPIO_Init+0x98>)
 8000bfc:	f043 0302 	orr.w	r3, r3, #2
 8000c00:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c02:	4b0e      	ldr	r3, [pc, #56]	@ (8000c3c <MX_GPIO_Init+0x98>)
 8000c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c06:	f003 0302 	and.w	r3, r3, #2
 8000c0a:	603b      	str	r3, [r7, #0]
 8000c0c:	683b      	ldr	r3, [r7, #0]
    HAL_GPIO_WritePin(Lidar_xshutdown_GPIO_Port, Lidar_xshutdown_Pin, GPIO_PIN_SET);
 8000c0e:	2201      	movs	r2, #1
 8000c10:	2108      	movs	r1, #8
 8000c12:	480b      	ldr	r0, [pc, #44]	@ (8000c40 <MX_GPIO_Init+0x9c>)
 8000c14:	f000 fd46 	bl	80016a4 <HAL_GPIO_WritePin>
    GPIO_InitStruct.Pin = Lidar_xshutdown_Pin;
 8000c18:	2308      	movs	r3, #8
 8000c1a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c20:	2300      	movs	r3, #0
 8000c22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c24:	2300      	movs	r3, #0
 8000c26:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(Lidar_xshutdown_GPIO_Port, &GPIO_InitStruct);
 8000c28:	f107 030c 	add.w	r3, r7, #12
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	4804      	ldr	r0, [pc, #16]	@ (8000c40 <MX_GPIO_Init+0x9c>)
 8000c30:	f000 fbb4 	bl	800139c <HAL_GPIO_Init>
}
 8000c34:	bf00      	nop
 8000c36:	3720      	adds	r7, #32
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}
 8000c3c:	40023800 	.word	0x40023800
 8000c40:	40020400 	.word	0x40020400

08000c44 <Error_Handler>:
void Error_Handler(void) { __disable_irq(); while (1) {} }
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c48:	b672      	cpsid	i
}
 8000c4a:	bf00      	nop
 8000c4c:	bf00      	nop
 8000c4e:	e7fd      	b.n	8000c4c <Error_Handler+0x8>

08000c50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	b083      	sub	sp, #12
 8000c54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c56:	2300      	movs	r3, #0
 8000c58:	607b      	str	r3, [r7, #4]
 8000c5a:	4b10      	ldr	r3, [pc, #64]	@ (8000c9c <HAL_MspInit+0x4c>)
 8000c5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c5e:	4a0f      	ldr	r2, [pc, #60]	@ (8000c9c <HAL_MspInit+0x4c>)
 8000c60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c64:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c66:	4b0d      	ldr	r3, [pc, #52]	@ (8000c9c <HAL_MspInit+0x4c>)
 8000c68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c6e:	607b      	str	r3, [r7, #4]
 8000c70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c72:	2300      	movs	r3, #0
 8000c74:	603b      	str	r3, [r7, #0]
 8000c76:	4b09      	ldr	r3, [pc, #36]	@ (8000c9c <HAL_MspInit+0x4c>)
 8000c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c7a:	4a08      	ldr	r2, [pc, #32]	@ (8000c9c <HAL_MspInit+0x4c>)
 8000c7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c80:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c82:	4b06      	ldr	r3, [pc, #24]	@ (8000c9c <HAL_MspInit+0x4c>)
 8000c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c8a:	603b      	str	r3, [r7, #0]
 8000c8c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c8e:	bf00      	nop
 8000c90:	370c      	adds	r7, #12
 8000c92:	46bd      	mov	sp, r7
 8000c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c98:	4770      	bx	lr
 8000c9a:	bf00      	nop
 8000c9c:	40023800 	.word	0x40023800

08000ca0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b08a      	sub	sp, #40	@ 0x28
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca8:	f107 0314 	add.w	r3, r7, #20
 8000cac:	2200      	movs	r2, #0
 8000cae:	601a      	str	r2, [r3, #0]
 8000cb0:	605a      	str	r2, [r3, #4]
 8000cb2:	609a      	str	r2, [r3, #8]
 8000cb4:	60da      	str	r2, [r3, #12]
 8000cb6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a19      	ldr	r2, [pc, #100]	@ (8000d24 <HAL_I2C_MspInit+0x84>)
 8000cbe:	4293      	cmp	r3, r2
 8000cc0:	d12c      	bne.n	8000d1c <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	613b      	str	r3, [r7, #16]
 8000cc6:	4b18      	ldr	r3, [pc, #96]	@ (8000d28 <HAL_I2C_MspInit+0x88>)
 8000cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cca:	4a17      	ldr	r2, [pc, #92]	@ (8000d28 <HAL_I2C_MspInit+0x88>)
 8000ccc:	f043 0302 	orr.w	r3, r3, #2
 8000cd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cd2:	4b15      	ldr	r3, [pc, #84]	@ (8000d28 <HAL_I2C_MspInit+0x88>)
 8000cd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cd6:	f003 0302 	and.w	r3, r3, #2
 8000cda:	613b      	str	r3, [r7, #16]
 8000cdc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000cde:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000ce2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ce4:	2312      	movs	r3, #18
 8000ce6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cec:	2303      	movs	r3, #3
 8000cee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000cf0:	2304      	movs	r3, #4
 8000cf2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cf4:	f107 0314 	add.w	r3, r7, #20
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	480c      	ldr	r0, [pc, #48]	@ (8000d2c <HAL_I2C_MspInit+0x8c>)
 8000cfc:	f000 fb4e 	bl	800139c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000d00:	2300      	movs	r3, #0
 8000d02:	60fb      	str	r3, [r7, #12]
 8000d04:	4b08      	ldr	r3, [pc, #32]	@ (8000d28 <HAL_I2C_MspInit+0x88>)
 8000d06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d08:	4a07      	ldr	r2, [pc, #28]	@ (8000d28 <HAL_I2C_MspInit+0x88>)
 8000d0a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000d0e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d10:	4b05      	ldr	r3, [pc, #20]	@ (8000d28 <HAL_I2C_MspInit+0x88>)
 8000d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d14:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d18:	60fb      	str	r3, [r7, #12]
 8000d1a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000d1c:	bf00      	nop
 8000d1e:	3728      	adds	r7, #40	@ 0x28
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	40005400 	.word	0x40005400
 8000d28:	40023800 	.word	0x40023800
 8000d2c:	40020400 	.word	0x40020400

08000d30 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b08a      	sub	sp, #40	@ 0x28
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d38:	f107 0314 	add.w	r3, r7, #20
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	601a      	str	r2, [r3, #0]
 8000d40:	605a      	str	r2, [r3, #4]
 8000d42:	609a      	str	r2, [r3, #8]
 8000d44:	60da      	str	r2, [r3, #12]
 8000d46:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	4a1d      	ldr	r2, [pc, #116]	@ (8000dc4 <HAL_UART_MspInit+0x94>)
 8000d4e:	4293      	cmp	r3, r2
 8000d50:	d133      	bne.n	8000dba <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d52:	2300      	movs	r3, #0
 8000d54:	613b      	str	r3, [r7, #16]
 8000d56:	4b1c      	ldr	r3, [pc, #112]	@ (8000dc8 <HAL_UART_MspInit+0x98>)
 8000d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d5a:	4a1b      	ldr	r2, [pc, #108]	@ (8000dc8 <HAL_UART_MspInit+0x98>)
 8000d5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d60:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d62:	4b19      	ldr	r3, [pc, #100]	@ (8000dc8 <HAL_UART_MspInit+0x98>)
 8000d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d6a:	613b      	str	r3, [r7, #16]
 8000d6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d6e:	2300      	movs	r3, #0
 8000d70:	60fb      	str	r3, [r7, #12]
 8000d72:	4b15      	ldr	r3, [pc, #84]	@ (8000dc8 <HAL_UART_MspInit+0x98>)
 8000d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d76:	4a14      	ldr	r2, [pc, #80]	@ (8000dc8 <HAL_UART_MspInit+0x98>)
 8000d78:	f043 0301 	orr.w	r3, r3, #1
 8000d7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d7e:	4b12      	ldr	r3, [pc, #72]	@ (8000dc8 <HAL_UART_MspInit+0x98>)
 8000d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d82:	f003 0301 	and.w	r3, r3, #1
 8000d86:	60fb      	str	r3, [r7, #12]
 8000d88:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000d8a:	230c      	movs	r3, #12
 8000d8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d8e:	2302      	movs	r3, #2
 8000d90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d92:	2300      	movs	r3, #0
 8000d94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d96:	2303      	movs	r3, #3
 8000d98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d9a:	2307      	movs	r3, #7
 8000d9c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d9e:	f107 0314 	add.w	r3, r7, #20
 8000da2:	4619      	mov	r1, r3
 8000da4:	4809      	ldr	r0, [pc, #36]	@ (8000dcc <HAL_UART_MspInit+0x9c>)
 8000da6:	f000 faf9 	bl	800139c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000daa:	2200      	movs	r2, #0
 8000dac:	2100      	movs	r1, #0
 8000dae:	2026      	movs	r0, #38	@ 0x26
 8000db0:	f000 fa2b 	bl	800120a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000db4:	2026      	movs	r0, #38	@ 0x26
 8000db6:	f000 fa44 	bl	8001242 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000dba:	bf00      	nop
 8000dbc:	3728      	adds	r7, #40	@ 0x28
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	40004400 	.word	0x40004400
 8000dc8:	40023800 	.word	0x40023800
 8000dcc:	40020000 	.word	0x40020000

08000dd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000dd4:	bf00      	nop
 8000dd6:	e7fd      	b.n	8000dd4 <NMI_Handler+0x4>

08000dd8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ddc:	bf00      	nop
 8000dde:	e7fd      	b.n	8000ddc <HardFault_Handler+0x4>

08000de0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000de4:	bf00      	nop
 8000de6:	e7fd      	b.n	8000de4 <MemManage_Handler+0x4>

08000de8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dec:	bf00      	nop
 8000dee:	e7fd      	b.n	8000dec <BusFault_Handler+0x4>

08000df0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000df4:	bf00      	nop
 8000df6:	e7fd      	b.n	8000df4 <UsageFault_Handler+0x4>

08000df8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000dfc:	bf00      	nop
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e04:	4770      	bx	lr

08000e06 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e06:	b480      	push	{r7}
 8000e08:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e0a:	bf00      	nop
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e12:	4770      	bx	lr

08000e14 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e18:	bf00      	nop
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr

08000e22 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e22:	b580      	push	{r7, lr}
 8000e24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e26:	f000 f8d1 	bl	8000fcc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e2a:	bf00      	nop
 8000e2c:	bd80      	pop	{r7, pc}
	...

08000e30 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000e34:	4802      	ldr	r0, [pc, #8]	@ (8000e40 <USART2_IRQHandler+0x10>)
 8000e36:	f002 f9a1 	bl	800317c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000e3a:	bf00      	nop
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	20000390 	.word	0x20000390

08000e44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b086      	sub	sp, #24
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e4c:	4a14      	ldr	r2, [pc, #80]	@ (8000ea0 <_sbrk+0x5c>)
 8000e4e:	4b15      	ldr	r3, [pc, #84]	@ (8000ea4 <_sbrk+0x60>)
 8000e50:	1ad3      	subs	r3, r2, r3
 8000e52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e58:	4b13      	ldr	r3, [pc, #76]	@ (8000ea8 <_sbrk+0x64>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d102      	bne.n	8000e66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e60:	4b11      	ldr	r3, [pc, #68]	@ (8000ea8 <_sbrk+0x64>)
 8000e62:	4a12      	ldr	r2, [pc, #72]	@ (8000eac <_sbrk+0x68>)
 8000e64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e66:	4b10      	ldr	r3, [pc, #64]	@ (8000ea8 <_sbrk+0x64>)
 8000e68:	681a      	ldr	r2, [r3, #0]
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	4413      	add	r3, r2
 8000e6e:	693a      	ldr	r2, [r7, #16]
 8000e70:	429a      	cmp	r2, r3
 8000e72:	d207      	bcs.n	8000e84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e74:	f007 fe40 	bl	8008af8 <__errno>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	220c      	movs	r2, #12
 8000e7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e7e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e82:	e009      	b.n	8000e98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e84:	4b08      	ldr	r3, [pc, #32]	@ (8000ea8 <_sbrk+0x64>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e8a:	4b07      	ldr	r3, [pc, #28]	@ (8000ea8 <_sbrk+0x64>)
 8000e8c:	681a      	ldr	r2, [r3, #0]
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	4413      	add	r3, r2
 8000e92:	4a05      	ldr	r2, [pc, #20]	@ (8000ea8 <_sbrk+0x64>)
 8000e94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e96:	68fb      	ldr	r3, [r7, #12]
}
 8000e98:	4618      	mov	r0, r3
 8000e9a:	3718      	adds	r7, #24
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	20018000 	.word	0x20018000
 8000ea4:	00000400 	.word	0x00000400
 8000ea8:	200005ec 	.word	0x200005ec
 8000eac:	20000780 	.word	0x20000780

08000eb0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000eb4:	4b06      	ldr	r3, [pc, #24]	@ (8000ed0 <SystemInit+0x20>)
 8000eb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000eba:	4a05      	ldr	r2, [pc, #20]	@ (8000ed0 <SystemInit+0x20>)
 8000ebc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ec0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ec4:	bf00      	nop
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop
 8000ed0:	e000ed00 	.word	0xe000ed00

08000ed4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000ed4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f0c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000ed8:	f7ff ffea 	bl	8000eb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000edc:	480c      	ldr	r0, [pc, #48]	@ (8000f10 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ede:	490d      	ldr	r1, [pc, #52]	@ (8000f14 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ee0:	4a0d      	ldr	r2, [pc, #52]	@ (8000f18 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ee2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ee4:	e002      	b.n	8000eec <LoopCopyDataInit>

08000ee6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ee6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ee8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000eea:	3304      	adds	r3, #4

08000eec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000eec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000eee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ef0:	d3f9      	bcc.n	8000ee6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ef2:	4a0a      	ldr	r2, [pc, #40]	@ (8000f1c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ef4:	4c0a      	ldr	r4, [pc, #40]	@ (8000f20 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ef6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ef8:	e001      	b.n	8000efe <LoopFillZerobss>

08000efa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000efa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000efc:	3204      	adds	r2, #4

08000efe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000efe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f00:	d3fb      	bcc.n	8000efa <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000f02:	f007 fdff 	bl	8008b04 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f06:	f7ff fcb3 	bl	8000870 <main>
  bx  lr    
 8000f0a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000f0c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000f10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f14:	20000320 	.word	0x20000320
  ldr r2, =_sidata
 8000f18:	080094c4 	.word	0x080094c4
  ldr r2, =_sbss
 8000f1c:	20000320 	.word	0x20000320
  ldr r4, =_ebss
 8000f20:	2000077c 	.word	0x2000077c

08000f24 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f24:	e7fe      	b.n	8000f24 <ADC_IRQHandler>
	...

08000f28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f2c:	4b0e      	ldr	r3, [pc, #56]	@ (8000f68 <HAL_Init+0x40>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a0d      	ldr	r2, [pc, #52]	@ (8000f68 <HAL_Init+0x40>)
 8000f32:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f36:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f38:	4b0b      	ldr	r3, [pc, #44]	@ (8000f68 <HAL_Init+0x40>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	4a0a      	ldr	r2, [pc, #40]	@ (8000f68 <HAL_Init+0x40>)
 8000f3e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f42:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f44:	4b08      	ldr	r3, [pc, #32]	@ (8000f68 <HAL_Init+0x40>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	4a07      	ldr	r2, [pc, #28]	@ (8000f68 <HAL_Init+0x40>)
 8000f4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f4e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f50:	2003      	movs	r0, #3
 8000f52:	f000 f94f 	bl	80011f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f56:	200f      	movs	r0, #15
 8000f58:	f000 f808 	bl	8000f6c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f5c:	f7ff fe78 	bl	8000c50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f60:	2300      	movs	r3, #0
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	40023c00 	.word	0x40023c00

08000f6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f74:	4b12      	ldr	r3, [pc, #72]	@ (8000fc0 <HAL_InitTick+0x54>)
 8000f76:	681a      	ldr	r2, [r3, #0]
 8000f78:	4b12      	ldr	r3, [pc, #72]	@ (8000fc4 <HAL_InitTick+0x58>)
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f82:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f86:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f000 f967 	bl	800125e <HAL_SYSTICK_Config>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f96:	2301      	movs	r3, #1
 8000f98:	e00e      	b.n	8000fb8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	2b0f      	cmp	r3, #15
 8000f9e:	d80a      	bhi.n	8000fb6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	6879      	ldr	r1, [r7, #4]
 8000fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fa8:	f000 f92f 	bl	800120a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fac:	4a06      	ldr	r2, [pc, #24]	@ (8000fc8 <HAL_InitTick+0x5c>)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	e000      	b.n	8000fb8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fb6:	2301      	movs	r3, #1
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	3708      	adds	r7, #8
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	20000008 	.word	0x20000008
 8000fc4:	20000010 	.word	0x20000010
 8000fc8:	2000000c 	.word	0x2000000c

08000fcc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fd0:	4b06      	ldr	r3, [pc, #24]	@ (8000fec <HAL_IncTick+0x20>)
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	461a      	mov	r2, r3
 8000fd6:	4b06      	ldr	r3, [pc, #24]	@ (8000ff0 <HAL_IncTick+0x24>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	4413      	add	r3, r2
 8000fdc:	4a04      	ldr	r2, [pc, #16]	@ (8000ff0 <HAL_IncTick+0x24>)
 8000fde:	6013      	str	r3, [r2, #0]
}
 8000fe0:	bf00      	nop
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	20000010 	.word	0x20000010
 8000ff0:	200005f0 	.word	0x200005f0

08000ff4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ff8:	4b03      	ldr	r3, [pc, #12]	@ (8001008 <HAL_GetTick+0x14>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
}
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	200005f0 	.word	0x200005f0

0800100c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001014:	f7ff ffee 	bl	8000ff4 <HAL_GetTick>
 8001018:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001024:	d005      	beq.n	8001032 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001026:	4b0a      	ldr	r3, [pc, #40]	@ (8001050 <HAL_Delay+0x44>)
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	461a      	mov	r2, r3
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	4413      	add	r3, r2
 8001030:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001032:	bf00      	nop
 8001034:	f7ff ffde 	bl	8000ff4 <HAL_GetTick>
 8001038:	4602      	mov	r2, r0
 800103a:	68bb      	ldr	r3, [r7, #8]
 800103c:	1ad3      	subs	r3, r2, r3
 800103e:	68fa      	ldr	r2, [r7, #12]
 8001040:	429a      	cmp	r2, r3
 8001042:	d8f7      	bhi.n	8001034 <HAL_Delay+0x28>
  {
  }
}
 8001044:	bf00      	nop
 8001046:	bf00      	nop
 8001048:	3710      	adds	r7, #16
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	20000010 	.word	0x20000010

08001054 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001054:	b480      	push	{r7}
 8001056:	b085      	sub	sp, #20
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	f003 0307 	and.w	r3, r3, #7
 8001062:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001064:	4b0c      	ldr	r3, [pc, #48]	@ (8001098 <__NVIC_SetPriorityGrouping+0x44>)
 8001066:	68db      	ldr	r3, [r3, #12]
 8001068:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800106a:	68ba      	ldr	r2, [r7, #8]
 800106c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001070:	4013      	ands	r3, r2
 8001072:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001078:	68bb      	ldr	r3, [r7, #8]
 800107a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800107c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001080:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001084:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001086:	4a04      	ldr	r2, [pc, #16]	@ (8001098 <__NVIC_SetPriorityGrouping+0x44>)
 8001088:	68bb      	ldr	r3, [r7, #8]
 800108a:	60d3      	str	r3, [r2, #12]
}
 800108c:	bf00      	nop
 800108e:	3714      	adds	r7, #20
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr
 8001098:	e000ed00 	.word	0xe000ed00

0800109c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010a0:	4b04      	ldr	r3, [pc, #16]	@ (80010b4 <__NVIC_GetPriorityGrouping+0x18>)
 80010a2:	68db      	ldr	r3, [r3, #12]
 80010a4:	0a1b      	lsrs	r3, r3, #8
 80010a6:	f003 0307 	and.w	r3, r3, #7
}
 80010aa:	4618      	mov	r0, r3
 80010ac:	46bd      	mov	sp, r7
 80010ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b2:	4770      	bx	lr
 80010b4:	e000ed00 	.word	0xe000ed00

080010b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b083      	sub	sp, #12
 80010bc:	af00      	add	r7, sp, #0
 80010be:	4603      	mov	r3, r0
 80010c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	db0b      	blt.n	80010e2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010ca:	79fb      	ldrb	r3, [r7, #7]
 80010cc:	f003 021f 	and.w	r2, r3, #31
 80010d0:	4907      	ldr	r1, [pc, #28]	@ (80010f0 <__NVIC_EnableIRQ+0x38>)
 80010d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010d6:	095b      	lsrs	r3, r3, #5
 80010d8:	2001      	movs	r0, #1
 80010da:	fa00 f202 	lsl.w	r2, r0, r2
 80010de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80010e2:	bf00      	nop
 80010e4:	370c      	adds	r7, #12
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr
 80010ee:	bf00      	nop
 80010f0:	e000e100 	.word	0xe000e100

080010f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010f4:	b480      	push	{r7}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	4603      	mov	r3, r0
 80010fc:	6039      	str	r1, [r7, #0]
 80010fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001100:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001104:	2b00      	cmp	r3, #0
 8001106:	db0a      	blt.n	800111e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	b2da      	uxtb	r2, r3
 800110c:	490c      	ldr	r1, [pc, #48]	@ (8001140 <__NVIC_SetPriority+0x4c>)
 800110e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001112:	0112      	lsls	r2, r2, #4
 8001114:	b2d2      	uxtb	r2, r2
 8001116:	440b      	add	r3, r1
 8001118:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800111c:	e00a      	b.n	8001134 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	b2da      	uxtb	r2, r3
 8001122:	4908      	ldr	r1, [pc, #32]	@ (8001144 <__NVIC_SetPriority+0x50>)
 8001124:	79fb      	ldrb	r3, [r7, #7]
 8001126:	f003 030f 	and.w	r3, r3, #15
 800112a:	3b04      	subs	r3, #4
 800112c:	0112      	lsls	r2, r2, #4
 800112e:	b2d2      	uxtb	r2, r2
 8001130:	440b      	add	r3, r1
 8001132:	761a      	strb	r2, [r3, #24]
}
 8001134:	bf00      	nop
 8001136:	370c      	adds	r7, #12
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr
 8001140:	e000e100 	.word	0xe000e100
 8001144:	e000ed00 	.word	0xe000ed00

08001148 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001148:	b480      	push	{r7}
 800114a:	b089      	sub	sp, #36	@ 0x24
 800114c:	af00      	add	r7, sp, #0
 800114e:	60f8      	str	r0, [r7, #12]
 8001150:	60b9      	str	r1, [r7, #8]
 8001152:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	f003 0307 	and.w	r3, r3, #7
 800115a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800115c:	69fb      	ldr	r3, [r7, #28]
 800115e:	f1c3 0307 	rsb	r3, r3, #7
 8001162:	2b04      	cmp	r3, #4
 8001164:	bf28      	it	cs
 8001166:	2304      	movcs	r3, #4
 8001168:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800116a:	69fb      	ldr	r3, [r7, #28]
 800116c:	3304      	adds	r3, #4
 800116e:	2b06      	cmp	r3, #6
 8001170:	d902      	bls.n	8001178 <NVIC_EncodePriority+0x30>
 8001172:	69fb      	ldr	r3, [r7, #28]
 8001174:	3b03      	subs	r3, #3
 8001176:	e000      	b.n	800117a <NVIC_EncodePriority+0x32>
 8001178:	2300      	movs	r3, #0
 800117a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800117c:	f04f 32ff 	mov.w	r2, #4294967295
 8001180:	69bb      	ldr	r3, [r7, #24]
 8001182:	fa02 f303 	lsl.w	r3, r2, r3
 8001186:	43da      	mvns	r2, r3
 8001188:	68bb      	ldr	r3, [r7, #8]
 800118a:	401a      	ands	r2, r3
 800118c:	697b      	ldr	r3, [r7, #20]
 800118e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001190:	f04f 31ff 	mov.w	r1, #4294967295
 8001194:	697b      	ldr	r3, [r7, #20]
 8001196:	fa01 f303 	lsl.w	r3, r1, r3
 800119a:	43d9      	mvns	r1, r3
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011a0:	4313      	orrs	r3, r2
         );
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	3724      	adds	r7, #36	@ 0x24
 80011a6:	46bd      	mov	sp, r7
 80011a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ac:	4770      	bx	lr
	...

080011b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	3b01      	subs	r3, #1
 80011bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80011c0:	d301      	bcc.n	80011c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011c2:	2301      	movs	r3, #1
 80011c4:	e00f      	b.n	80011e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011c6:	4a0a      	ldr	r2, [pc, #40]	@ (80011f0 <SysTick_Config+0x40>)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	3b01      	subs	r3, #1
 80011cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011ce:	210f      	movs	r1, #15
 80011d0:	f04f 30ff 	mov.w	r0, #4294967295
 80011d4:	f7ff ff8e 	bl	80010f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011d8:	4b05      	ldr	r3, [pc, #20]	@ (80011f0 <SysTick_Config+0x40>)
 80011da:	2200      	movs	r2, #0
 80011dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011de:	4b04      	ldr	r3, [pc, #16]	@ (80011f0 <SysTick_Config+0x40>)
 80011e0:	2207      	movs	r2, #7
 80011e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011e4:	2300      	movs	r3, #0
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	e000e010 	.word	0xe000e010

080011f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011fc:	6878      	ldr	r0, [r7, #4]
 80011fe:	f7ff ff29 	bl	8001054 <__NVIC_SetPriorityGrouping>
}
 8001202:	bf00      	nop
 8001204:	3708      	adds	r7, #8
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}

0800120a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800120a:	b580      	push	{r7, lr}
 800120c:	b086      	sub	sp, #24
 800120e:	af00      	add	r7, sp, #0
 8001210:	4603      	mov	r3, r0
 8001212:	60b9      	str	r1, [r7, #8]
 8001214:	607a      	str	r2, [r7, #4]
 8001216:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001218:	2300      	movs	r3, #0
 800121a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800121c:	f7ff ff3e 	bl	800109c <__NVIC_GetPriorityGrouping>
 8001220:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001222:	687a      	ldr	r2, [r7, #4]
 8001224:	68b9      	ldr	r1, [r7, #8]
 8001226:	6978      	ldr	r0, [r7, #20]
 8001228:	f7ff ff8e 	bl	8001148 <NVIC_EncodePriority>
 800122c:	4602      	mov	r2, r0
 800122e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001232:	4611      	mov	r1, r2
 8001234:	4618      	mov	r0, r3
 8001236:	f7ff ff5d 	bl	80010f4 <__NVIC_SetPriority>
}
 800123a:	bf00      	nop
 800123c:	3718      	adds	r7, #24
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}

08001242 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001242:	b580      	push	{r7, lr}
 8001244:	b082      	sub	sp, #8
 8001246:	af00      	add	r7, sp, #0
 8001248:	4603      	mov	r3, r0
 800124a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800124c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001250:	4618      	mov	r0, r3
 8001252:	f7ff ff31 	bl	80010b8 <__NVIC_EnableIRQ>
}
 8001256:	bf00      	nop
 8001258:	3708      	adds	r7, #8
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}

0800125e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800125e:	b580      	push	{r7, lr}
 8001260:	b082      	sub	sp, #8
 8001262:	af00      	add	r7, sp, #0
 8001264:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001266:	6878      	ldr	r0, [r7, #4]
 8001268:	f7ff ffa2 	bl	80011b0 <SysTick_Config>
 800126c:	4603      	mov	r3, r0
}
 800126e:	4618      	mov	r0, r3
 8001270:	3708      	adds	r7, #8
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}

08001276 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001276:	b580      	push	{r7, lr}
 8001278:	b084      	sub	sp, #16
 800127a:	af00      	add	r7, sp, #0
 800127c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001282:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001284:	f7ff feb6 	bl	8000ff4 <HAL_GetTick>
 8001288:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001290:	b2db      	uxtb	r3, r3
 8001292:	2b02      	cmp	r3, #2
 8001294:	d008      	beq.n	80012a8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2280      	movs	r2, #128	@ 0x80
 800129a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	2200      	movs	r2, #0
 80012a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80012a4:	2301      	movs	r3, #1
 80012a6:	e052      	b.n	800134e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	681a      	ldr	r2, [r3, #0]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f022 0216 	bic.w	r2, r2, #22
 80012b6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	695a      	ldr	r2, [r3, #20]
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80012c6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d103      	bne.n	80012d8 <HAL_DMA_Abort+0x62>
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d007      	beq.n	80012e8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	681a      	ldr	r2, [r3, #0]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f022 0208 	bic.w	r2, r2, #8
 80012e6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	681a      	ldr	r2, [r3, #0]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f022 0201 	bic.w	r2, r2, #1
 80012f6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80012f8:	e013      	b.n	8001322 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80012fa:	f7ff fe7b 	bl	8000ff4 <HAL_GetTick>
 80012fe:	4602      	mov	r2, r0
 8001300:	68bb      	ldr	r3, [r7, #8]
 8001302:	1ad3      	subs	r3, r2, r3
 8001304:	2b05      	cmp	r3, #5
 8001306:	d90c      	bls.n	8001322 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	2220      	movs	r2, #32
 800130c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	2203      	movs	r2, #3
 8001312:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	2200      	movs	r2, #0
 800131a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800131e:	2303      	movs	r3, #3
 8001320:	e015      	b.n	800134e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f003 0301 	and.w	r3, r3, #1
 800132c:	2b00      	cmp	r3, #0
 800132e:	d1e4      	bne.n	80012fa <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001334:	223f      	movs	r2, #63	@ 0x3f
 8001336:	409a      	lsls	r2, r3
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	2201      	movs	r2, #1
 8001340:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2200      	movs	r2, #0
 8001348:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800134c:	2300      	movs	r3, #0
}
 800134e:	4618      	mov	r0, r3
 8001350:	3710      	adds	r7, #16
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}

08001356 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001356:	b480      	push	{r7}
 8001358:	b083      	sub	sp, #12
 800135a:	af00      	add	r7, sp, #0
 800135c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001364:	b2db      	uxtb	r3, r3
 8001366:	2b02      	cmp	r3, #2
 8001368:	d004      	beq.n	8001374 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	2280      	movs	r2, #128	@ 0x80
 800136e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001370:	2301      	movs	r3, #1
 8001372:	e00c      	b.n	800138e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2205      	movs	r2, #5
 8001378:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	681a      	ldr	r2, [r3, #0]
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f022 0201 	bic.w	r2, r2, #1
 800138a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800138c:	2300      	movs	r3, #0
}
 800138e:	4618      	mov	r0, r3
 8001390:	370c      	adds	r7, #12
 8001392:	46bd      	mov	sp, r7
 8001394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001398:	4770      	bx	lr
	...

0800139c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800139c:	b480      	push	{r7}
 800139e:	b089      	sub	sp, #36	@ 0x24
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80013a6:	2300      	movs	r3, #0
 80013a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80013aa:	2300      	movs	r3, #0
 80013ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80013ae:	2300      	movs	r3, #0
 80013b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013b2:	2300      	movs	r3, #0
 80013b4:	61fb      	str	r3, [r7, #28]
 80013b6:	e159      	b.n	800166c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80013b8:	2201      	movs	r2, #1
 80013ba:	69fb      	ldr	r3, [r7, #28]
 80013bc:	fa02 f303 	lsl.w	r3, r2, r3
 80013c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	697a      	ldr	r2, [r7, #20]
 80013c8:	4013      	ands	r3, r2
 80013ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80013cc:	693a      	ldr	r2, [r7, #16]
 80013ce:	697b      	ldr	r3, [r7, #20]
 80013d0:	429a      	cmp	r2, r3
 80013d2:	f040 8148 	bne.w	8001666 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	f003 0303 	and.w	r3, r3, #3
 80013de:	2b01      	cmp	r3, #1
 80013e0:	d005      	beq.n	80013ee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80013ea:	2b02      	cmp	r3, #2
 80013ec:	d130      	bne.n	8001450 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	689b      	ldr	r3, [r3, #8]
 80013f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80013f4:	69fb      	ldr	r3, [r7, #28]
 80013f6:	005b      	lsls	r3, r3, #1
 80013f8:	2203      	movs	r2, #3
 80013fa:	fa02 f303 	lsl.w	r3, r2, r3
 80013fe:	43db      	mvns	r3, r3
 8001400:	69ba      	ldr	r2, [r7, #24]
 8001402:	4013      	ands	r3, r2
 8001404:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	68da      	ldr	r2, [r3, #12]
 800140a:	69fb      	ldr	r3, [r7, #28]
 800140c:	005b      	lsls	r3, r3, #1
 800140e:	fa02 f303 	lsl.w	r3, r2, r3
 8001412:	69ba      	ldr	r2, [r7, #24]
 8001414:	4313      	orrs	r3, r2
 8001416:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	69ba      	ldr	r2, [r7, #24]
 800141c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001424:	2201      	movs	r2, #1
 8001426:	69fb      	ldr	r3, [r7, #28]
 8001428:	fa02 f303 	lsl.w	r3, r2, r3
 800142c:	43db      	mvns	r3, r3
 800142e:	69ba      	ldr	r2, [r7, #24]
 8001430:	4013      	ands	r3, r2
 8001432:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	091b      	lsrs	r3, r3, #4
 800143a:	f003 0201 	and.w	r2, r3, #1
 800143e:	69fb      	ldr	r3, [r7, #28]
 8001440:	fa02 f303 	lsl.w	r3, r2, r3
 8001444:	69ba      	ldr	r2, [r7, #24]
 8001446:	4313      	orrs	r3, r2
 8001448:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	69ba      	ldr	r2, [r7, #24]
 800144e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	f003 0303 	and.w	r3, r3, #3
 8001458:	2b03      	cmp	r3, #3
 800145a:	d017      	beq.n	800148c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	68db      	ldr	r3, [r3, #12]
 8001460:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001462:	69fb      	ldr	r3, [r7, #28]
 8001464:	005b      	lsls	r3, r3, #1
 8001466:	2203      	movs	r2, #3
 8001468:	fa02 f303 	lsl.w	r3, r2, r3
 800146c:	43db      	mvns	r3, r3
 800146e:	69ba      	ldr	r2, [r7, #24]
 8001470:	4013      	ands	r3, r2
 8001472:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	689a      	ldr	r2, [r3, #8]
 8001478:	69fb      	ldr	r3, [r7, #28]
 800147a:	005b      	lsls	r3, r3, #1
 800147c:	fa02 f303 	lsl.w	r3, r2, r3
 8001480:	69ba      	ldr	r2, [r7, #24]
 8001482:	4313      	orrs	r3, r2
 8001484:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	69ba      	ldr	r2, [r7, #24]
 800148a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	f003 0303 	and.w	r3, r3, #3
 8001494:	2b02      	cmp	r3, #2
 8001496:	d123      	bne.n	80014e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001498:	69fb      	ldr	r3, [r7, #28]
 800149a:	08da      	lsrs	r2, r3, #3
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	3208      	adds	r2, #8
 80014a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80014a6:	69fb      	ldr	r3, [r7, #28]
 80014a8:	f003 0307 	and.w	r3, r3, #7
 80014ac:	009b      	lsls	r3, r3, #2
 80014ae:	220f      	movs	r2, #15
 80014b0:	fa02 f303 	lsl.w	r3, r2, r3
 80014b4:	43db      	mvns	r3, r3
 80014b6:	69ba      	ldr	r2, [r7, #24]
 80014b8:	4013      	ands	r3, r2
 80014ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	691a      	ldr	r2, [r3, #16]
 80014c0:	69fb      	ldr	r3, [r7, #28]
 80014c2:	f003 0307 	and.w	r3, r3, #7
 80014c6:	009b      	lsls	r3, r3, #2
 80014c8:	fa02 f303 	lsl.w	r3, r2, r3
 80014cc:	69ba      	ldr	r2, [r7, #24]
 80014ce:	4313      	orrs	r3, r2
 80014d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80014d2:	69fb      	ldr	r3, [r7, #28]
 80014d4:	08da      	lsrs	r2, r3, #3
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	3208      	adds	r2, #8
 80014da:	69b9      	ldr	r1, [r7, #24]
 80014dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80014e6:	69fb      	ldr	r3, [r7, #28]
 80014e8:	005b      	lsls	r3, r3, #1
 80014ea:	2203      	movs	r2, #3
 80014ec:	fa02 f303 	lsl.w	r3, r2, r3
 80014f0:	43db      	mvns	r3, r3
 80014f2:	69ba      	ldr	r2, [r7, #24]
 80014f4:	4013      	ands	r3, r2
 80014f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	f003 0203 	and.w	r2, r3, #3
 8001500:	69fb      	ldr	r3, [r7, #28]
 8001502:	005b      	lsls	r3, r3, #1
 8001504:	fa02 f303 	lsl.w	r3, r2, r3
 8001508:	69ba      	ldr	r2, [r7, #24]
 800150a:	4313      	orrs	r3, r2
 800150c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	69ba      	ldr	r2, [r7, #24]
 8001512:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800151c:	2b00      	cmp	r3, #0
 800151e:	f000 80a2 	beq.w	8001666 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001522:	2300      	movs	r3, #0
 8001524:	60fb      	str	r3, [r7, #12]
 8001526:	4b57      	ldr	r3, [pc, #348]	@ (8001684 <HAL_GPIO_Init+0x2e8>)
 8001528:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800152a:	4a56      	ldr	r2, [pc, #344]	@ (8001684 <HAL_GPIO_Init+0x2e8>)
 800152c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001530:	6453      	str	r3, [r2, #68]	@ 0x44
 8001532:	4b54      	ldr	r3, [pc, #336]	@ (8001684 <HAL_GPIO_Init+0x2e8>)
 8001534:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001536:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800153a:	60fb      	str	r3, [r7, #12]
 800153c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800153e:	4a52      	ldr	r2, [pc, #328]	@ (8001688 <HAL_GPIO_Init+0x2ec>)
 8001540:	69fb      	ldr	r3, [r7, #28]
 8001542:	089b      	lsrs	r3, r3, #2
 8001544:	3302      	adds	r3, #2
 8001546:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800154a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800154c:	69fb      	ldr	r3, [r7, #28]
 800154e:	f003 0303 	and.w	r3, r3, #3
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	220f      	movs	r2, #15
 8001556:	fa02 f303 	lsl.w	r3, r2, r3
 800155a:	43db      	mvns	r3, r3
 800155c:	69ba      	ldr	r2, [r7, #24]
 800155e:	4013      	ands	r3, r2
 8001560:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	4a49      	ldr	r2, [pc, #292]	@ (800168c <HAL_GPIO_Init+0x2f0>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d019      	beq.n	800159e <HAL_GPIO_Init+0x202>
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	4a48      	ldr	r2, [pc, #288]	@ (8001690 <HAL_GPIO_Init+0x2f4>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d013      	beq.n	800159a <HAL_GPIO_Init+0x1fe>
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	4a47      	ldr	r2, [pc, #284]	@ (8001694 <HAL_GPIO_Init+0x2f8>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d00d      	beq.n	8001596 <HAL_GPIO_Init+0x1fa>
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	4a46      	ldr	r2, [pc, #280]	@ (8001698 <HAL_GPIO_Init+0x2fc>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d007      	beq.n	8001592 <HAL_GPIO_Init+0x1f6>
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	4a45      	ldr	r2, [pc, #276]	@ (800169c <HAL_GPIO_Init+0x300>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d101      	bne.n	800158e <HAL_GPIO_Init+0x1f2>
 800158a:	2304      	movs	r3, #4
 800158c:	e008      	b.n	80015a0 <HAL_GPIO_Init+0x204>
 800158e:	2307      	movs	r3, #7
 8001590:	e006      	b.n	80015a0 <HAL_GPIO_Init+0x204>
 8001592:	2303      	movs	r3, #3
 8001594:	e004      	b.n	80015a0 <HAL_GPIO_Init+0x204>
 8001596:	2302      	movs	r3, #2
 8001598:	e002      	b.n	80015a0 <HAL_GPIO_Init+0x204>
 800159a:	2301      	movs	r3, #1
 800159c:	e000      	b.n	80015a0 <HAL_GPIO_Init+0x204>
 800159e:	2300      	movs	r3, #0
 80015a0:	69fa      	ldr	r2, [r7, #28]
 80015a2:	f002 0203 	and.w	r2, r2, #3
 80015a6:	0092      	lsls	r2, r2, #2
 80015a8:	4093      	lsls	r3, r2
 80015aa:	69ba      	ldr	r2, [r7, #24]
 80015ac:	4313      	orrs	r3, r2
 80015ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80015b0:	4935      	ldr	r1, [pc, #212]	@ (8001688 <HAL_GPIO_Init+0x2ec>)
 80015b2:	69fb      	ldr	r3, [r7, #28]
 80015b4:	089b      	lsrs	r3, r3, #2
 80015b6:	3302      	adds	r3, #2
 80015b8:	69ba      	ldr	r2, [r7, #24]
 80015ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80015be:	4b38      	ldr	r3, [pc, #224]	@ (80016a0 <HAL_GPIO_Init+0x304>)
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015c4:	693b      	ldr	r3, [r7, #16]
 80015c6:	43db      	mvns	r3, r3
 80015c8:	69ba      	ldr	r2, [r7, #24]
 80015ca:	4013      	ands	r3, r2
 80015cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d003      	beq.n	80015e2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80015da:	69ba      	ldr	r2, [r7, #24]
 80015dc:	693b      	ldr	r3, [r7, #16]
 80015de:	4313      	orrs	r3, r2
 80015e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80015e2:	4a2f      	ldr	r2, [pc, #188]	@ (80016a0 <HAL_GPIO_Init+0x304>)
 80015e4:	69bb      	ldr	r3, [r7, #24]
 80015e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80015e8:	4b2d      	ldr	r3, [pc, #180]	@ (80016a0 <HAL_GPIO_Init+0x304>)
 80015ea:	68db      	ldr	r3, [r3, #12]
 80015ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015ee:	693b      	ldr	r3, [r7, #16]
 80015f0:	43db      	mvns	r3, r3
 80015f2:	69ba      	ldr	r2, [r7, #24]
 80015f4:	4013      	ands	r3, r2
 80015f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001600:	2b00      	cmp	r3, #0
 8001602:	d003      	beq.n	800160c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001604:	69ba      	ldr	r2, [r7, #24]
 8001606:	693b      	ldr	r3, [r7, #16]
 8001608:	4313      	orrs	r3, r2
 800160a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800160c:	4a24      	ldr	r2, [pc, #144]	@ (80016a0 <HAL_GPIO_Init+0x304>)
 800160e:	69bb      	ldr	r3, [r7, #24]
 8001610:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001612:	4b23      	ldr	r3, [pc, #140]	@ (80016a0 <HAL_GPIO_Init+0x304>)
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001618:	693b      	ldr	r3, [r7, #16]
 800161a:	43db      	mvns	r3, r3
 800161c:	69ba      	ldr	r2, [r7, #24]
 800161e:	4013      	ands	r3, r2
 8001620:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	685b      	ldr	r3, [r3, #4]
 8001626:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800162a:	2b00      	cmp	r3, #0
 800162c:	d003      	beq.n	8001636 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800162e:	69ba      	ldr	r2, [r7, #24]
 8001630:	693b      	ldr	r3, [r7, #16]
 8001632:	4313      	orrs	r3, r2
 8001634:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001636:	4a1a      	ldr	r2, [pc, #104]	@ (80016a0 <HAL_GPIO_Init+0x304>)
 8001638:	69bb      	ldr	r3, [r7, #24]
 800163a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800163c:	4b18      	ldr	r3, [pc, #96]	@ (80016a0 <HAL_GPIO_Init+0x304>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001642:	693b      	ldr	r3, [r7, #16]
 8001644:	43db      	mvns	r3, r3
 8001646:	69ba      	ldr	r2, [r7, #24]
 8001648:	4013      	ands	r3, r2
 800164a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	685b      	ldr	r3, [r3, #4]
 8001650:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001654:	2b00      	cmp	r3, #0
 8001656:	d003      	beq.n	8001660 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001658:	69ba      	ldr	r2, [r7, #24]
 800165a:	693b      	ldr	r3, [r7, #16]
 800165c:	4313      	orrs	r3, r2
 800165e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001660:	4a0f      	ldr	r2, [pc, #60]	@ (80016a0 <HAL_GPIO_Init+0x304>)
 8001662:	69bb      	ldr	r3, [r7, #24]
 8001664:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001666:	69fb      	ldr	r3, [r7, #28]
 8001668:	3301      	adds	r3, #1
 800166a:	61fb      	str	r3, [r7, #28]
 800166c:	69fb      	ldr	r3, [r7, #28]
 800166e:	2b0f      	cmp	r3, #15
 8001670:	f67f aea2 	bls.w	80013b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001674:	bf00      	nop
 8001676:	bf00      	nop
 8001678:	3724      	adds	r7, #36	@ 0x24
 800167a:	46bd      	mov	sp, r7
 800167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001680:	4770      	bx	lr
 8001682:	bf00      	nop
 8001684:	40023800 	.word	0x40023800
 8001688:	40013800 	.word	0x40013800
 800168c:	40020000 	.word	0x40020000
 8001690:	40020400 	.word	0x40020400
 8001694:	40020800 	.word	0x40020800
 8001698:	40020c00 	.word	0x40020c00
 800169c:	40021000 	.word	0x40021000
 80016a0:	40013c00 	.word	0x40013c00

080016a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b083      	sub	sp, #12
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
 80016ac:	460b      	mov	r3, r1
 80016ae:	807b      	strh	r3, [r7, #2]
 80016b0:	4613      	mov	r3, r2
 80016b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80016b4:	787b      	ldrb	r3, [r7, #1]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d003      	beq.n	80016c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80016ba:	887a      	ldrh	r2, [r7, #2]
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80016c0:	e003      	b.n	80016ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80016c2:	887b      	ldrh	r3, [r7, #2]
 80016c4:	041a      	lsls	r2, r3, #16
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	619a      	str	r2, [r3, #24]
}
 80016ca:	bf00      	nop
 80016cc:	370c      	adds	r7, #12
 80016ce:	46bd      	mov	sp, r7
 80016d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d4:	4770      	bx	lr
	...

080016d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b084      	sub	sp, #16
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d101      	bne.n	80016ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80016e6:	2301      	movs	r3, #1
 80016e8:	e12b      	b.n	8001942 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d106      	bne.n	8001704 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	2200      	movs	r2, #0
 80016fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80016fe:	6878      	ldr	r0, [r7, #4]
 8001700:	f7ff face 	bl	8000ca0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2224      	movs	r2, #36	@ 0x24
 8001708:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	681a      	ldr	r2, [r3, #0]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f022 0201 	bic.w	r2, r2, #1
 800171a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	681a      	ldr	r2, [r3, #0]
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800172a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	681a      	ldr	r2, [r3, #0]
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800173a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800173c:	f001 fbf6 	bl	8002f2c <HAL_RCC_GetPCLK1Freq>
 8001740:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	4a81      	ldr	r2, [pc, #516]	@ (800194c <HAL_I2C_Init+0x274>)
 8001748:	4293      	cmp	r3, r2
 800174a:	d807      	bhi.n	800175c <HAL_I2C_Init+0x84>
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	4a80      	ldr	r2, [pc, #512]	@ (8001950 <HAL_I2C_Init+0x278>)
 8001750:	4293      	cmp	r3, r2
 8001752:	bf94      	ite	ls
 8001754:	2301      	movls	r3, #1
 8001756:	2300      	movhi	r3, #0
 8001758:	b2db      	uxtb	r3, r3
 800175a:	e006      	b.n	800176a <HAL_I2C_Init+0x92>
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	4a7d      	ldr	r2, [pc, #500]	@ (8001954 <HAL_I2C_Init+0x27c>)
 8001760:	4293      	cmp	r3, r2
 8001762:	bf94      	ite	ls
 8001764:	2301      	movls	r3, #1
 8001766:	2300      	movhi	r3, #0
 8001768:	b2db      	uxtb	r3, r3
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	e0e7      	b.n	8001942 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	4a78      	ldr	r2, [pc, #480]	@ (8001958 <HAL_I2C_Init+0x280>)
 8001776:	fba2 2303 	umull	r2, r3, r2, r3
 800177a:	0c9b      	lsrs	r3, r3, #18
 800177c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	68ba      	ldr	r2, [r7, #8]
 800178e:	430a      	orrs	r2, r1
 8001790:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	6a1b      	ldr	r3, [r3, #32]
 8001798:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	4a6a      	ldr	r2, [pc, #424]	@ (800194c <HAL_I2C_Init+0x274>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d802      	bhi.n	80017ac <HAL_I2C_Init+0xd4>
 80017a6:	68bb      	ldr	r3, [r7, #8]
 80017a8:	3301      	adds	r3, #1
 80017aa:	e009      	b.n	80017c0 <HAL_I2C_Init+0xe8>
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80017b2:	fb02 f303 	mul.w	r3, r2, r3
 80017b6:	4a69      	ldr	r2, [pc, #420]	@ (800195c <HAL_I2C_Init+0x284>)
 80017b8:	fba2 2303 	umull	r2, r3, r2, r3
 80017bc:	099b      	lsrs	r3, r3, #6
 80017be:	3301      	adds	r3, #1
 80017c0:	687a      	ldr	r2, [r7, #4]
 80017c2:	6812      	ldr	r2, [r2, #0]
 80017c4:	430b      	orrs	r3, r1
 80017c6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	69db      	ldr	r3, [r3, #28]
 80017ce:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80017d2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	495c      	ldr	r1, [pc, #368]	@ (800194c <HAL_I2C_Init+0x274>)
 80017dc:	428b      	cmp	r3, r1
 80017de:	d819      	bhi.n	8001814 <HAL_I2C_Init+0x13c>
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	1e59      	subs	r1, r3, #1
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	005b      	lsls	r3, r3, #1
 80017ea:	fbb1 f3f3 	udiv	r3, r1, r3
 80017ee:	1c59      	adds	r1, r3, #1
 80017f0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80017f4:	400b      	ands	r3, r1
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d00a      	beq.n	8001810 <HAL_I2C_Init+0x138>
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	1e59      	subs	r1, r3, #1
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	005b      	lsls	r3, r3, #1
 8001804:	fbb1 f3f3 	udiv	r3, r1, r3
 8001808:	3301      	adds	r3, #1
 800180a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800180e:	e051      	b.n	80018b4 <HAL_I2C_Init+0x1dc>
 8001810:	2304      	movs	r3, #4
 8001812:	e04f      	b.n	80018b4 <HAL_I2C_Init+0x1dc>
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	689b      	ldr	r3, [r3, #8]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d111      	bne.n	8001840 <HAL_I2C_Init+0x168>
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	1e58      	subs	r0, r3, #1
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6859      	ldr	r1, [r3, #4]
 8001824:	460b      	mov	r3, r1
 8001826:	005b      	lsls	r3, r3, #1
 8001828:	440b      	add	r3, r1
 800182a:	fbb0 f3f3 	udiv	r3, r0, r3
 800182e:	3301      	adds	r3, #1
 8001830:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001834:	2b00      	cmp	r3, #0
 8001836:	bf0c      	ite	eq
 8001838:	2301      	moveq	r3, #1
 800183a:	2300      	movne	r3, #0
 800183c:	b2db      	uxtb	r3, r3
 800183e:	e012      	b.n	8001866 <HAL_I2C_Init+0x18e>
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	1e58      	subs	r0, r3, #1
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6859      	ldr	r1, [r3, #4]
 8001848:	460b      	mov	r3, r1
 800184a:	009b      	lsls	r3, r3, #2
 800184c:	440b      	add	r3, r1
 800184e:	0099      	lsls	r1, r3, #2
 8001850:	440b      	add	r3, r1
 8001852:	fbb0 f3f3 	udiv	r3, r0, r3
 8001856:	3301      	adds	r3, #1
 8001858:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800185c:	2b00      	cmp	r3, #0
 800185e:	bf0c      	ite	eq
 8001860:	2301      	moveq	r3, #1
 8001862:	2300      	movne	r3, #0
 8001864:	b2db      	uxtb	r3, r3
 8001866:	2b00      	cmp	r3, #0
 8001868:	d001      	beq.n	800186e <HAL_I2C_Init+0x196>
 800186a:	2301      	movs	r3, #1
 800186c:	e022      	b.n	80018b4 <HAL_I2C_Init+0x1dc>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	689b      	ldr	r3, [r3, #8]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d10e      	bne.n	8001894 <HAL_I2C_Init+0x1bc>
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	1e58      	subs	r0, r3, #1
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6859      	ldr	r1, [r3, #4]
 800187e:	460b      	mov	r3, r1
 8001880:	005b      	lsls	r3, r3, #1
 8001882:	440b      	add	r3, r1
 8001884:	fbb0 f3f3 	udiv	r3, r0, r3
 8001888:	3301      	adds	r3, #1
 800188a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800188e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001892:	e00f      	b.n	80018b4 <HAL_I2C_Init+0x1dc>
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	1e58      	subs	r0, r3, #1
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6859      	ldr	r1, [r3, #4]
 800189c:	460b      	mov	r3, r1
 800189e:	009b      	lsls	r3, r3, #2
 80018a0:	440b      	add	r3, r1
 80018a2:	0099      	lsls	r1, r3, #2
 80018a4:	440b      	add	r3, r1
 80018a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80018aa:	3301      	adds	r3, #1
 80018ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80018b0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80018b4:	6879      	ldr	r1, [r7, #4]
 80018b6:	6809      	ldr	r1, [r1, #0]
 80018b8:	4313      	orrs	r3, r2
 80018ba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	69da      	ldr	r2, [r3, #28]
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6a1b      	ldr	r3, [r3, #32]
 80018ce:	431a      	orrs	r2, r3
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	430a      	orrs	r2, r1
 80018d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80018e2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80018e6:	687a      	ldr	r2, [r7, #4]
 80018e8:	6911      	ldr	r1, [r2, #16]
 80018ea:	687a      	ldr	r2, [r7, #4]
 80018ec:	68d2      	ldr	r2, [r2, #12]
 80018ee:	4311      	orrs	r1, r2
 80018f0:	687a      	ldr	r2, [r7, #4]
 80018f2:	6812      	ldr	r2, [r2, #0]
 80018f4:	430b      	orrs	r3, r1
 80018f6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	68db      	ldr	r3, [r3, #12]
 80018fe:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	695a      	ldr	r2, [r3, #20]
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	699b      	ldr	r3, [r3, #24]
 800190a:	431a      	orrs	r2, r3
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	430a      	orrs	r2, r1
 8001912:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	681a      	ldr	r2, [r3, #0]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f042 0201 	orr.w	r2, r2, #1
 8001922:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	2200      	movs	r2, #0
 8001928:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2220      	movs	r2, #32
 800192e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2200      	movs	r2, #0
 8001936:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2200      	movs	r2, #0
 800193c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001940:	2300      	movs	r3, #0
}
 8001942:	4618      	mov	r0, r3
 8001944:	3710      	adds	r7, #16
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	000186a0 	.word	0x000186a0
 8001950:	001e847f 	.word	0x001e847f
 8001954:	003d08ff 	.word	0x003d08ff
 8001958:	431bde83 	.word	0x431bde83
 800195c:	10624dd3 	.word	0x10624dd3

08001960 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b088      	sub	sp, #32
 8001964:	af02      	add	r7, sp, #8
 8001966:	60f8      	str	r0, [r7, #12]
 8001968:	607a      	str	r2, [r7, #4]
 800196a:	461a      	mov	r2, r3
 800196c:	460b      	mov	r3, r1
 800196e:	817b      	strh	r3, [r7, #10]
 8001970:	4613      	mov	r3, r2
 8001972:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001974:	f7ff fb3e 	bl	8000ff4 <HAL_GetTick>
 8001978:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001980:	b2db      	uxtb	r3, r3
 8001982:	2b20      	cmp	r3, #32
 8001984:	f040 80e0 	bne.w	8001b48 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	9300      	str	r3, [sp, #0]
 800198c:	2319      	movs	r3, #25
 800198e:	2201      	movs	r2, #1
 8001990:	4970      	ldr	r1, [pc, #448]	@ (8001b54 <HAL_I2C_Master_Transmit+0x1f4>)
 8001992:	68f8      	ldr	r0, [r7, #12]
 8001994:	f000 fc64 	bl	8002260 <I2C_WaitOnFlagUntilTimeout>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d001      	beq.n	80019a2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800199e:	2302      	movs	r3, #2
 80019a0:	e0d3      	b.n	8001b4a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80019a8:	2b01      	cmp	r3, #1
 80019aa:	d101      	bne.n	80019b0 <HAL_I2C_Master_Transmit+0x50>
 80019ac:	2302      	movs	r3, #2
 80019ae:	e0cc      	b.n	8001b4a <HAL_I2C_Master_Transmit+0x1ea>
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	2201      	movs	r2, #1
 80019b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f003 0301 	and.w	r3, r3, #1
 80019c2:	2b01      	cmp	r3, #1
 80019c4:	d007      	beq.n	80019d6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	681a      	ldr	r2, [r3, #0]
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f042 0201 	orr.w	r2, r2, #1
 80019d4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80019e4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	2221      	movs	r2, #33	@ 0x21
 80019ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	2210      	movs	r2, #16
 80019f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	2200      	movs	r2, #0
 80019fa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	687a      	ldr	r2, [r7, #4]
 8001a00:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	893a      	ldrh	r2, [r7, #8]
 8001a06:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a0c:	b29a      	uxth	r2, r3
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	4a50      	ldr	r2, [pc, #320]	@ (8001b58 <HAL_I2C_Master_Transmit+0x1f8>)
 8001a16:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001a18:	8979      	ldrh	r1, [r7, #10]
 8001a1a:	697b      	ldr	r3, [r7, #20]
 8001a1c:	6a3a      	ldr	r2, [r7, #32]
 8001a1e:	68f8      	ldr	r0, [r7, #12]
 8001a20:	f000 face 	bl	8001fc0 <I2C_MasterRequestWrite>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d001      	beq.n	8001a2e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e08d      	b.n	8001b4a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001a2e:	2300      	movs	r3, #0
 8001a30:	613b      	str	r3, [r7, #16]
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	695b      	ldr	r3, [r3, #20]
 8001a38:	613b      	str	r3, [r7, #16]
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	699b      	ldr	r3, [r3, #24]
 8001a40:	613b      	str	r3, [r7, #16]
 8001a42:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001a44:	e066      	b.n	8001b14 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a46:	697a      	ldr	r2, [r7, #20]
 8001a48:	6a39      	ldr	r1, [r7, #32]
 8001a4a:	68f8      	ldr	r0, [r7, #12]
 8001a4c:	f000 fd22 	bl	8002494 <I2C_WaitOnTXEFlagUntilTimeout>
 8001a50:	4603      	mov	r3, r0
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d00d      	beq.n	8001a72 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a5a:	2b04      	cmp	r3, #4
 8001a5c:	d107      	bne.n	8001a6e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	681a      	ldr	r2, [r3, #0]
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001a6c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	e06b      	b.n	8001b4a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a76:	781a      	ldrb	r2, [r3, #0]
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a82:	1c5a      	adds	r2, r3, #1
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a8c:	b29b      	uxth	r3, r3
 8001a8e:	3b01      	subs	r3, #1
 8001a90:	b29a      	uxth	r2, r3
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a9a:	3b01      	subs	r3, #1
 8001a9c:	b29a      	uxth	r2, r3
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	695b      	ldr	r3, [r3, #20]
 8001aa8:	f003 0304 	and.w	r3, r3, #4
 8001aac:	2b04      	cmp	r3, #4
 8001aae:	d11b      	bne.n	8001ae8 <HAL_I2C_Master_Transmit+0x188>
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d017      	beq.n	8001ae8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001abc:	781a      	ldrb	r2, [r3, #0]
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ac8:	1c5a      	adds	r2, r3, #1
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ad2:	b29b      	uxth	r3, r3
 8001ad4:	3b01      	subs	r3, #1
 8001ad6:	b29a      	uxth	r2, r3
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ae0:	3b01      	subs	r3, #1
 8001ae2:	b29a      	uxth	r2, r3
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ae8:	697a      	ldr	r2, [r7, #20]
 8001aea:	6a39      	ldr	r1, [r7, #32]
 8001aec:	68f8      	ldr	r0, [r7, #12]
 8001aee:	f000 fd19 	bl	8002524 <I2C_WaitOnBTFFlagUntilTimeout>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d00d      	beq.n	8001b14 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001afc:	2b04      	cmp	r3, #4
 8001afe:	d107      	bne.n	8001b10 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001b0e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001b10:	2301      	movs	r3, #1
 8001b12:	e01a      	b.n	8001b4a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d194      	bne.n	8001a46 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001b2a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	2220      	movs	r2, #32
 8001b30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	2200      	movs	r2, #0
 8001b38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	2200      	movs	r2, #0
 8001b40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001b44:	2300      	movs	r3, #0
 8001b46:	e000      	b.n	8001b4a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001b48:	2302      	movs	r3, #2
  }
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3718      	adds	r7, #24
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	00100002 	.word	0x00100002
 8001b58:	ffff0000 	.word	0xffff0000

08001b5c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b08c      	sub	sp, #48	@ 0x30
 8001b60:	af02      	add	r7, sp, #8
 8001b62:	60f8      	str	r0, [r7, #12]
 8001b64:	607a      	str	r2, [r7, #4]
 8001b66:	461a      	mov	r2, r3
 8001b68:	460b      	mov	r3, r1
 8001b6a:	817b      	strh	r3, [r7, #10]
 8001b6c:	4613      	mov	r3, r2
 8001b6e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001b70:	f7ff fa40 	bl	8000ff4 <HAL_GetTick>
 8001b74:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001b7c:	b2db      	uxtb	r3, r3
 8001b7e:	2b20      	cmp	r3, #32
 8001b80:	f040 8217 	bne.w	8001fb2 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b86:	9300      	str	r3, [sp, #0]
 8001b88:	2319      	movs	r3, #25
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	497c      	ldr	r1, [pc, #496]	@ (8001d80 <HAL_I2C_Master_Receive+0x224>)
 8001b8e:	68f8      	ldr	r0, [r7, #12]
 8001b90:	f000 fb66 	bl	8002260 <I2C_WaitOnFlagUntilTimeout>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8001b9a:	2302      	movs	r3, #2
 8001b9c:	e20a      	b.n	8001fb4 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ba4:	2b01      	cmp	r3, #1
 8001ba6:	d101      	bne.n	8001bac <HAL_I2C_Master_Receive+0x50>
 8001ba8:	2302      	movs	r3, #2
 8001baa:	e203      	b.n	8001fb4 <HAL_I2C_Master_Receive+0x458>
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	2201      	movs	r2, #1
 8001bb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f003 0301 	and.w	r3, r3, #1
 8001bbe:	2b01      	cmp	r3, #1
 8001bc0:	d007      	beq.n	8001bd2 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	681a      	ldr	r2, [r3, #0]
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f042 0201 	orr.w	r2, r2, #1
 8001bd0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001be0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	2222      	movs	r2, #34	@ 0x22
 8001be6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	2210      	movs	r2, #16
 8001bee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	687a      	ldr	r2, [r7, #4]
 8001bfc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	893a      	ldrh	r2, [r7, #8]
 8001c02:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c08:	b29a      	uxth	r2, r3
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	4a5c      	ldr	r2, [pc, #368]	@ (8001d84 <HAL_I2C_Master_Receive+0x228>)
 8001c12:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001c14:	8979      	ldrh	r1, [r7, #10]
 8001c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001c1a:	68f8      	ldr	r0, [r7, #12]
 8001c1c:	f000 fa52 	bl	80020c4 <I2C_MasterRequestRead>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d001      	beq.n	8001c2a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8001c26:	2301      	movs	r3, #1
 8001c28:	e1c4      	b.n	8001fb4 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d113      	bne.n	8001c5a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c32:	2300      	movs	r3, #0
 8001c34:	623b      	str	r3, [r7, #32]
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	695b      	ldr	r3, [r3, #20]
 8001c3c:	623b      	str	r3, [r7, #32]
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	699b      	ldr	r3, [r3, #24]
 8001c44:	623b      	str	r3, [r7, #32]
 8001c46:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001c56:	601a      	str	r2, [r3, #0]
 8001c58:	e198      	b.n	8001f8c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c5e:	2b01      	cmp	r3, #1
 8001c60:	d11b      	bne.n	8001c9a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001c70:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c72:	2300      	movs	r3, #0
 8001c74:	61fb      	str	r3, [r7, #28]
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	695b      	ldr	r3, [r3, #20]
 8001c7c:	61fb      	str	r3, [r7, #28]
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	699b      	ldr	r3, [r3, #24]
 8001c84:	61fb      	str	r3, [r7, #28]
 8001c86:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	681a      	ldr	r2, [r3, #0]
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001c96:	601a      	str	r2, [r3, #0]
 8001c98:	e178      	b.n	8001f8c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c9e:	2b02      	cmp	r3, #2
 8001ca0:	d11b      	bne.n	8001cda <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	681a      	ldr	r2, [r3, #0]
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001cb0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001cc0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	61bb      	str	r3, [r7, #24]
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	695b      	ldr	r3, [r3, #20]
 8001ccc:	61bb      	str	r3, [r7, #24]
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	699b      	ldr	r3, [r3, #24]
 8001cd4:	61bb      	str	r3, [r7, #24]
 8001cd6:	69bb      	ldr	r3, [r7, #24]
 8001cd8:	e158      	b.n	8001f8c <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	681a      	ldr	r2, [r3, #0]
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001ce8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001cea:	2300      	movs	r3, #0
 8001cec:	617b      	str	r3, [r7, #20]
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	695b      	ldr	r3, [r3, #20]
 8001cf4:	617b      	str	r3, [r7, #20]
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	699b      	ldr	r3, [r3, #24]
 8001cfc:	617b      	str	r3, [r7, #20]
 8001cfe:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8001d00:	e144      	b.n	8001f8c <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d06:	2b03      	cmp	r3, #3
 8001d08:	f200 80f1 	bhi.w	8001eee <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	d123      	bne.n	8001d5c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d16:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001d18:	68f8      	ldr	r0, [r7, #12]
 8001d1a:	f000 fc4b 	bl	80025b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d001      	beq.n	8001d28 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8001d24:	2301      	movs	r3, #1
 8001d26:	e145      	b.n	8001fb4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	691a      	ldr	r2, [r3, #16]
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d32:	b2d2      	uxtb	r2, r2
 8001d34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d3a:	1c5a      	adds	r2, r3, #1
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d44:	3b01      	subs	r3, #1
 8001d46:	b29a      	uxth	r2, r3
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d50:	b29b      	uxth	r3, r3
 8001d52:	3b01      	subs	r3, #1
 8001d54:	b29a      	uxth	r2, r3
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001d5a:	e117      	b.n	8001f8c <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d60:	2b02      	cmp	r3, #2
 8001d62:	d14e      	bne.n	8001e02 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d66:	9300      	str	r3, [sp, #0]
 8001d68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	4906      	ldr	r1, [pc, #24]	@ (8001d88 <HAL_I2C_Master_Receive+0x22c>)
 8001d6e:	68f8      	ldr	r0, [r7, #12]
 8001d70:	f000 fa76 	bl	8002260 <I2C_WaitOnFlagUntilTimeout>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d008      	beq.n	8001d8c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e11a      	b.n	8001fb4 <HAL_I2C_Master_Receive+0x458>
 8001d7e:	bf00      	nop
 8001d80:	00100002 	.word	0x00100002
 8001d84:	ffff0000 	.word	0xffff0000
 8001d88:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001d9a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	691a      	ldr	r2, [r3, #16]
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001da6:	b2d2      	uxtb	r2, r2
 8001da8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dae:	1c5a      	adds	r2, r3, #1
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001db8:	3b01      	subs	r3, #1
 8001dba:	b29a      	uxth	r2, r3
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001dc4:	b29b      	uxth	r3, r3
 8001dc6:	3b01      	subs	r3, #1
 8001dc8:	b29a      	uxth	r2, r3
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	691a      	ldr	r2, [r3, #16]
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dd8:	b2d2      	uxtb	r2, r2
 8001dda:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001de0:	1c5a      	adds	r2, r3, #1
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dea:	3b01      	subs	r3, #1
 8001dec:	b29a      	uxth	r2, r3
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001df6:	b29b      	uxth	r3, r3
 8001df8:	3b01      	subs	r3, #1
 8001dfa:	b29a      	uxth	r2, r3
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001e00:	e0c4      	b.n	8001f8c <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e04:	9300      	str	r3, [sp, #0]
 8001e06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e08:	2200      	movs	r2, #0
 8001e0a:	496c      	ldr	r1, [pc, #432]	@ (8001fbc <HAL_I2C_Master_Receive+0x460>)
 8001e0c:	68f8      	ldr	r0, [r7, #12]
 8001e0e:	f000 fa27 	bl	8002260 <I2C_WaitOnFlagUntilTimeout>
 8001e12:	4603      	mov	r3, r0
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d001      	beq.n	8001e1c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	e0cb      	b.n	8001fb4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	681a      	ldr	r2, [r3, #0]
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001e2a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	691a      	ldr	r2, [r3, #16]
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e36:	b2d2      	uxtb	r2, r2
 8001e38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e3e:	1c5a      	adds	r2, r3, #1
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e48:	3b01      	subs	r3, #1
 8001e4a:	b29a      	uxth	r2, r3
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e54:	b29b      	uxth	r3, r3
 8001e56:	3b01      	subs	r3, #1
 8001e58:	b29a      	uxth	r2, r3
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e60:	9300      	str	r3, [sp, #0]
 8001e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e64:	2200      	movs	r2, #0
 8001e66:	4955      	ldr	r1, [pc, #340]	@ (8001fbc <HAL_I2C_Master_Receive+0x460>)
 8001e68:	68f8      	ldr	r0, [r7, #12]
 8001e6a:	f000 f9f9 	bl	8002260 <I2C_WaitOnFlagUntilTimeout>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d001      	beq.n	8001e78 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8001e74:	2301      	movs	r3, #1
 8001e76:	e09d      	b.n	8001fb4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001e86:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	691a      	ldr	r2, [r3, #16]
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e92:	b2d2      	uxtb	r2, r2
 8001e94:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e9a:	1c5a      	adds	r2, r3, #1
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ea4:	3b01      	subs	r3, #1
 8001ea6:	b29a      	uxth	r2, r3
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001eb0:	b29b      	uxth	r3, r3
 8001eb2:	3b01      	subs	r3, #1
 8001eb4:	b29a      	uxth	r2, r3
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	691a      	ldr	r2, [r3, #16]
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ec4:	b2d2      	uxtb	r2, r2
 8001ec6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ecc:	1c5a      	adds	r2, r3, #1
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ed6:	3b01      	subs	r3, #1
 8001ed8:	b29a      	uxth	r2, r3
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ee2:	b29b      	uxth	r3, r3
 8001ee4:	3b01      	subs	r3, #1
 8001ee6:	b29a      	uxth	r2, r3
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001eec:	e04e      	b.n	8001f8c <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001eee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ef0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001ef2:	68f8      	ldr	r0, [r7, #12]
 8001ef4:	f000 fb5e 	bl	80025b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d001      	beq.n	8001f02 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8001efe:	2301      	movs	r3, #1
 8001f00:	e058      	b.n	8001fb4 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	691a      	ldr	r2, [r3, #16]
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f0c:	b2d2      	uxtb	r2, r2
 8001f0e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f14:	1c5a      	adds	r2, r3, #1
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f1e:	3b01      	subs	r3, #1
 8001f20:	b29a      	uxth	r2, r3
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f2a:	b29b      	uxth	r3, r3
 8001f2c:	3b01      	subs	r3, #1
 8001f2e:	b29a      	uxth	r2, r3
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	695b      	ldr	r3, [r3, #20]
 8001f3a:	f003 0304 	and.w	r3, r3, #4
 8001f3e:	2b04      	cmp	r3, #4
 8001f40:	d124      	bne.n	8001f8c <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f46:	2b03      	cmp	r3, #3
 8001f48:	d107      	bne.n	8001f5a <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001f58:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	691a      	ldr	r2, [r3, #16]
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f64:	b2d2      	uxtb	r2, r2
 8001f66:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f6c:	1c5a      	adds	r2, r3, #1
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f76:	3b01      	subs	r3, #1
 8001f78:	b29a      	uxth	r2, r3
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f82:	b29b      	uxth	r3, r3
 8001f84:	3b01      	subs	r3, #1
 8001f86:	b29a      	uxth	r2, r3
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	f47f aeb6 	bne.w	8001d02 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	2220      	movs	r2, #32
 8001f9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	2200      	movs	r2, #0
 8001faa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	e000      	b.n	8001fb4 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8001fb2:	2302      	movs	r3, #2
  }
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3728      	adds	r7, #40	@ 0x28
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	00010004 	.word	0x00010004

08001fc0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b088      	sub	sp, #32
 8001fc4:	af02      	add	r7, sp, #8
 8001fc6:	60f8      	str	r0, [r7, #12]
 8001fc8:	607a      	str	r2, [r7, #4]
 8001fca:	603b      	str	r3, [r7, #0]
 8001fcc:	460b      	mov	r3, r1
 8001fce:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fd4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	2b08      	cmp	r3, #8
 8001fda:	d006      	beq.n	8001fea <I2C_MasterRequestWrite+0x2a>
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	2b01      	cmp	r3, #1
 8001fe0:	d003      	beq.n	8001fea <I2C_MasterRequestWrite+0x2a>
 8001fe2:	697b      	ldr	r3, [r7, #20]
 8001fe4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8001fe8:	d108      	bne.n	8001ffc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001ff8:	601a      	str	r2, [r3, #0]
 8001ffa:	e00b      	b.n	8002014 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002000:	2b12      	cmp	r3, #18
 8002002:	d107      	bne.n	8002014 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	681a      	ldr	r2, [r3, #0]
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002012:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	9300      	str	r3, [sp, #0]
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2200      	movs	r2, #0
 800201c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002020:	68f8      	ldr	r0, [r7, #12]
 8002022:	f000 f91d 	bl	8002260 <I2C_WaitOnFlagUntilTimeout>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d00d      	beq.n	8002048 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002036:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800203a:	d103      	bne.n	8002044 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002042:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002044:	2303      	movs	r3, #3
 8002046:	e035      	b.n	80020b4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	691b      	ldr	r3, [r3, #16]
 800204c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002050:	d108      	bne.n	8002064 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002052:	897b      	ldrh	r3, [r7, #10]
 8002054:	b2db      	uxtb	r3, r3
 8002056:	461a      	mov	r2, r3
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002060:	611a      	str	r2, [r3, #16]
 8002062:	e01b      	b.n	800209c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002064:	897b      	ldrh	r3, [r7, #10]
 8002066:	11db      	asrs	r3, r3, #7
 8002068:	b2db      	uxtb	r3, r3
 800206a:	f003 0306 	and.w	r3, r3, #6
 800206e:	b2db      	uxtb	r3, r3
 8002070:	f063 030f 	orn	r3, r3, #15
 8002074:	b2da      	uxtb	r2, r3
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	687a      	ldr	r2, [r7, #4]
 8002080:	490e      	ldr	r1, [pc, #56]	@ (80020bc <I2C_MasterRequestWrite+0xfc>)
 8002082:	68f8      	ldr	r0, [r7, #12]
 8002084:	f000 f966 	bl	8002354 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800208e:	2301      	movs	r3, #1
 8002090:	e010      	b.n	80020b4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002092:	897b      	ldrh	r3, [r7, #10]
 8002094:	b2da      	uxtb	r2, r3
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	687a      	ldr	r2, [r7, #4]
 80020a0:	4907      	ldr	r1, [pc, #28]	@ (80020c0 <I2C_MasterRequestWrite+0x100>)
 80020a2:	68f8      	ldr	r0, [r7, #12]
 80020a4:	f000 f956 	bl	8002354 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d001      	beq.n	80020b2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	e000      	b.n	80020b4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80020b2:	2300      	movs	r3, #0
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3718      	adds	r7, #24
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	00010008 	.word	0x00010008
 80020c0:	00010002 	.word	0x00010002

080020c4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b088      	sub	sp, #32
 80020c8:	af02      	add	r7, sp, #8
 80020ca:	60f8      	str	r0, [r7, #12]
 80020cc:	607a      	str	r2, [r7, #4]
 80020ce:	603b      	str	r3, [r7, #0]
 80020d0:	460b      	mov	r3, r1
 80020d2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020d8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80020e8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	2b08      	cmp	r3, #8
 80020ee:	d006      	beq.n	80020fe <I2C_MasterRequestRead+0x3a>
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	2b01      	cmp	r3, #1
 80020f4:	d003      	beq.n	80020fe <I2C_MasterRequestRead+0x3a>
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80020fc:	d108      	bne.n	8002110 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	681a      	ldr	r2, [r3, #0]
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800210c:	601a      	str	r2, [r3, #0]
 800210e:	e00b      	b.n	8002128 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002114:	2b11      	cmp	r3, #17
 8002116:	d107      	bne.n	8002128 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002126:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	9300      	str	r3, [sp, #0]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2200      	movs	r2, #0
 8002130:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002134:	68f8      	ldr	r0, [r7, #12]
 8002136:	f000 f893 	bl	8002260 <I2C_WaitOnFlagUntilTimeout>
 800213a:	4603      	mov	r3, r0
 800213c:	2b00      	cmp	r3, #0
 800213e:	d00d      	beq.n	800215c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800214a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800214e:	d103      	bne.n	8002158 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002156:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002158:	2303      	movs	r3, #3
 800215a:	e079      	b.n	8002250 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	691b      	ldr	r3, [r3, #16]
 8002160:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002164:	d108      	bne.n	8002178 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002166:	897b      	ldrh	r3, [r7, #10]
 8002168:	b2db      	uxtb	r3, r3
 800216a:	f043 0301 	orr.w	r3, r3, #1
 800216e:	b2da      	uxtb	r2, r3
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	611a      	str	r2, [r3, #16]
 8002176:	e05f      	b.n	8002238 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002178:	897b      	ldrh	r3, [r7, #10]
 800217a:	11db      	asrs	r3, r3, #7
 800217c:	b2db      	uxtb	r3, r3
 800217e:	f003 0306 	and.w	r3, r3, #6
 8002182:	b2db      	uxtb	r3, r3
 8002184:	f063 030f 	orn	r3, r3, #15
 8002188:	b2da      	uxtb	r2, r3
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	687a      	ldr	r2, [r7, #4]
 8002194:	4930      	ldr	r1, [pc, #192]	@ (8002258 <I2C_MasterRequestRead+0x194>)
 8002196:	68f8      	ldr	r0, [r7, #12]
 8002198:	f000 f8dc 	bl	8002354 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d001      	beq.n	80021a6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e054      	b.n	8002250 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80021a6:	897b      	ldrh	r3, [r7, #10]
 80021a8:	b2da      	uxtb	r2, r3
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	687a      	ldr	r2, [r7, #4]
 80021b4:	4929      	ldr	r1, [pc, #164]	@ (800225c <I2C_MasterRequestRead+0x198>)
 80021b6:	68f8      	ldr	r0, [r7, #12]
 80021b8:	f000 f8cc 	bl	8002354 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d001      	beq.n	80021c6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	e044      	b.n	8002250 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021c6:	2300      	movs	r3, #0
 80021c8:	613b      	str	r3, [r7, #16]
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	695b      	ldr	r3, [r3, #20]
 80021d0:	613b      	str	r3, [r7, #16]
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	699b      	ldr	r3, [r3, #24]
 80021d8:	613b      	str	r3, [r7, #16]
 80021da:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80021ea:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	9300      	str	r3, [sp, #0]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2200      	movs	r2, #0
 80021f4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80021f8:	68f8      	ldr	r0, [r7, #12]
 80021fa:	f000 f831 	bl	8002260 <I2C_WaitOnFlagUntilTimeout>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d00d      	beq.n	8002220 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800220e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002212:	d103      	bne.n	800221c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800221a:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 800221c:	2303      	movs	r3, #3
 800221e:	e017      	b.n	8002250 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002220:	897b      	ldrh	r3, [r7, #10]
 8002222:	11db      	asrs	r3, r3, #7
 8002224:	b2db      	uxtb	r3, r3
 8002226:	f003 0306 	and.w	r3, r3, #6
 800222a:	b2db      	uxtb	r3, r3
 800222c:	f063 030e 	orn	r3, r3, #14
 8002230:	b2da      	uxtb	r2, r3
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	687a      	ldr	r2, [r7, #4]
 800223c:	4907      	ldr	r1, [pc, #28]	@ (800225c <I2C_MasterRequestRead+0x198>)
 800223e:	68f8      	ldr	r0, [r7, #12]
 8002240:	f000 f888 	bl	8002354 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002244:	4603      	mov	r3, r0
 8002246:	2b00      	cmp	r3, #0
 8002248:	d001      	beq.n	800224e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800224a:	2301      	movs	r3, #1
 800224c:	e000      	b.n	8002250 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800224e:	2300      	movs	r3, #0
}
 8002250:	4618      	mov	r0, r3
 8002252:	3718      	adds	r7, #24
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	00010008 	.word	0x00010008
 800225c:	00010002 	.word	0x00010002

08002260 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b084      	sub	sp, #16
 8002264:	af00      	add	r7, sp, #0
 8002266:	60f8      	str	r0, [r7, #12]
 8002268:	60b9      	str	r1, [r7, #8]
 800226a:	603b      	str	r3, [r7, #0]
 800226c:	4613      	mov	r3, r2
 800226e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002270:	e048      	b.n	8002304 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002278:	d044      	beq.n	8002304 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800227a:	f7fe febb 	bl	8000ff4 <HAL_GetTick>
 800227e:	4602      	mov	r2, r0
 8002280:	69bb      	ldr	r3, [r7, #24]
 8002282:	1ad3      	subs	r3, r2, r3
 8002284:	683a      	ldr	r2, [r7, #0]
 8002286:	429a      	cmp	r2, r3
 8002288:	d302      	bcc.n	8002290 <I2C_WaitOnFlagUntilTimeout+0x30>
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d139      	bne.n	8002304 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	0c1b      	lsrs	r3, r3, #16
 8002294:	b2db      	uxtb	r3, r3
 8002296:	2b01      	cmp	r3, #1
 8002298:	d10d      	bne.n	80022b6 <I2C_WaitOnFlagUntilTimeout+0x56>
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	695b      	ldr	r3, [r3, #20]
 80022a0:	43da      	mvns	r2, r3
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	4013      	ands	r3, r2
 80022a6:	b29b      	uxth	r3, r3
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	bf0c      	ite	eq
 80022ac:	2301      	moveq	r3, #1
 80022ae:	2300      	movne	r3, #0
 80022b0:	b2db      	uxtb	r3, r3
 80022b2:	461a      	mov	r2, r3
 80022b4:	e00c      	b.n	80022d0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	699b      	ldr	r3, [r3, #24]
 80022bc:	43da      	mvns	r2, r3
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	4013      	ands	r3, r2
 80022c2:	b29b      	uxth	r3, r3
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	bf0c      	ite	eq
 80022c8:	2301      	moveq	r3, #1
 80022ca:	2300      	movne	r3, #0
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	461a      	mov	r2, r3
 80022d0:	79fb      	ldrb	r3, [r7, #7]
 80022d2:	429a      	cmp	r2, r3
 80022d4:	d116      	bne.n	8002304 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	2200      	movs	r2, #0
 80022da:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	2220      	movs	r2, #32
 80022e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	2200      	movs	r2, #0
 80022e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f0:	f043 0220 	orr.w	r2, r3, #32
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	2200      	movs	r2, #0
 80022fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002300:	2301      	movs	r3, #1
 8002302:	e023      	b.n	800234c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	0c1b      	lsrs	r3, r3, #16
 8002308:	b2db      	uxtb	r3, r3
 800230a:	2b01      	cmp	r3, #1
 800230c:	d10d      	bne.n	800232a <I2C_WaitOnFlagUntilTimeout+0xca>
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	695b      	ldr	r3, [r3, #20]
 8002314:	43da      	mvns	r2, r3
 8002316:	68bb      	ldr	r3, [r7, #8]
 8002318:	4013      	ands	r3, r2
 800231a:	b29b      	uxth	r3, r3
 800231c:	2b00      	cmp	r3, #0
 800231e:	bf0c      	ite	eq
 8002320:	2301      	moveq	r3, #1
 8002322:	2300      	movne	r3, #0
 8002324:	b2db      	uxtb	r3, r3
 8002326:	461a      	mov	r2, r3
 8002328:	e00c      	b.n	8002344 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	699b      	ldr	r3, [r3, #24]
 8002330:	43da      	mvns	r2, r3
 8002332:	68bb      	ldr	r3, [r7, #8]
 8002334:	4013      	ands	r3, r2
 8002336:	b29b      	uxth	r3, r3
 8002338:	2b00      	cmp	r3, #0
 800233a:	bf0c      	ite	eq
 800233c:	2301      	moveq	r3, #1
 800233e:	2300      	movne	r3, #0
 8002340:	b2db      	uxtb	r3, r3
 8002342:	461a      	mov	r2, r3
 8002344:	79fb      	ldrb	r3, [r7, #7]
 8002346:	429a      	cmp	r2, r3
 8002348:	d093      	beq.n	8002272 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800234a:	2300      	movs	r3, #0
}
 800234c:	4618      	mov	r0, r3
 800234e:	3710      	adds	r7, #16
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}

08002354 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b084      	sub	sp, #16
 8002358:	af00      	add	r7, sp, #0
 800235a:	60f8      	str	r0, [r7, #12]
 800235c:	60b9      	str	r1, [r7, #8]
 800235e:	607a      	str	r2, [r7, #4]
 8002360:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002362:	e071      	b.n	8002448 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	695b      	ldr	r3, [r3, #20]
 800236a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800236e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002372:	d123      	bne.n	80023bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002382:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800238c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	2200      	movs	r2, #0
 8002392:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	2220      	movs	r2, #32
 8002398:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	2200      	movs	r2, #0
 80023a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a8:	f043 0204 	orr.w	r2, r3, #4
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	2200      	movs	r2, #0
 80023b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80023b8:	2301      	movs	r3, #1
 80023ba:	e067      	b.n	800248c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023c2:	d041      	beq.n	8002448 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023c4:	f7fe fe16 	bl	8000ff4 <HAL_GetTick>
 80023c8:	4602      	mov	r2, r0
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	1ad3      	subs	r3, r2, r3
 80023ce:	687a      	ldr	r2, [r7, #4]
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d302      	bcc.n	80023da <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d136      	bne.n	8002448 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80023da:	68bb      	ldr	r3, [r7, #8]
 80023dc:	0c1b      	lsrs	r3, r3, #16
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	2b01      	cmp	r3, #1
 80023e2:	d10c      	bne.n	80023fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	695b      	ldr	r3, [r3, #20]
 80023ea:	43da      	mvns	r2, r3
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	4013      	ands	r3, r2
 80023f0:	b29b      	uxth	r3, r3
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	bf14      	ite	ne
 80023f6:	2301      	movne	r3, #1
 80023f8:	2300      	moveq	r3, #0
 80023fa:	b2db      	uxtb	r3, r3
 80023fc:	e00b      	b.n	8002416 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	699b      	ldr	r3, [r3, #24]
 8002404:	43da      	mvns	r2, r3
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	4013      	ands	r3, r2
 800240a:	b29b      	uxth	r3, r3
 800240c:	2b00      	cmp	r3, #0
 800240e:	bf14      	ite	ne
 8002410:	2301      	movne	r3, #1
 8002412:	2300      	moveq	r3, #0
 8002414:	b2db      	uxtb	r3, r3
 8002416:	2b00      	cmp	r3, #0
 8002418:	d016      	beq.n	8002448 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	2200      	movs	r2, #0
 800241e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	2220      	movs	r2, #32
 8002424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	2200      	movs	r2, #0
 800242c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002434:	f043 0220 	orr.w	r2, r3, #32
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	2200      	movs	r2, #0
 8002440:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002444:	2301      	movs	r3, #1
 8002446:	e021      	b.n	800248c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	0c1b      	lsrs	r3, r3, #16
 800244c:	b2db      	uxtb	r3, r3
 800244e:	2b01      	cmp	r3, #1
 8002450:	d10c      	bne.n	800246c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	695b      	ldr	r3, [r3, #20]
 8002458:	43da      	mvns	r2, r3
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	4013      	ands	r3, r2
 800245e:	b29b      	uxth	r3, r3
 8002460:	2b00      	cmp	r3, #0
 8002462:	bf14      	ite	ne
 8002464:	2301      	movne	r3, #1
 8002466:	2300      	moveq	r3, #0
 8002468:	b2db      	uxtb	r3, r3
 800246a:	e00b      	b.n	8002484 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	699b      	ldr	r3, [r3, #24]
 8002472:	43da      	mvns	r2, r3
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	4013      	ands	r3, r2
 8002478:	b29b      	uxth	r3, r3
 800247a:	2b00      	cmp	r3, #0
 800247c:	bf14      	ite	ne
 800247e:	2301      	movne	r3, #1
 8002480:	2300      	moveq	r3, #0
 8002482:	b2db      	uxtb	r3, r3
 8002484:	2b00      	cmp	r3, #0
 8002486:	f47f af6d 	bne.w	8002364 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800248a:	2300      	movs	r3, #0
}
 800248c:	4618      	mov	r0, r3
 800248e:	3710      	adds	r7, #16
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}

08002494 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	60f8      	str	r0, [r7, #12]
 800249c:	60b9      	str	r1, [r7, #8]
 800249e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80024a0:	e034      	b.n	800250c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80024a2:	68f8      	ldr	r0, [r7, #12]
 80024a4:	f000 f8e3 	bl	800266e <I2C_IsAcknowledgeFailed>
 80024a8:	4603      	mov	r3, r0
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d001      	beq.n	80024b2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80024ae:	2301      	movs	r3, #1
 80024b0:	e034      	b.n	800251c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024b8:	d028      	beq.n	800250c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024ba:	f7fe fd9b 	bl	8000ff4 <HAL_GetTick>
 80024be:	4602      	mov	r2, r0
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	1ad3      	subs	r3, r2, r3
 80024c4:	68ba      	ldr	r2, [r7, #8]
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d302      	bcc.n	80024d0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80024ca:	68bb      	ldr	r3, [r7, #8]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d11d      	bne.n	800250c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	695b      	ldr	r3, [r3, #20]
 80024d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024da:	2b80      	cmp	r3, #128	@ 0x80
 80024dc:	d016      	beq.n	800250c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	2200      	movs	r2, #0
 80024e2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	2220      	movs	r2, #32
 80024e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	2200      	movs	r2, #0
 80024f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024f8:	f043 0220 	orr.w	r2, r3, #32
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	2200      	movs	r2, #0
 8002504:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002508:	2301      	movs	r3, #1
 800250a:	e007      	b.n	800251c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	695b      	ldr	r3, [r3, #20]
 8002512:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002516:	2b80      	cmp	r3, #128	@ 0x80
 8002518:	d1c3      	bne.n	80024a2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800251a:	2300      	movs	r3, #0
}
 800251c:	4618      	mov	r0, r3
 800251e:	3710      	adds	r7, #16
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}

08002524 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b084      	sub	sp, #16
 8002528:	af00      	add	r7, sp, #0
 800252a:	60f8      	str	r0, [r7, #12]
 800252c:	60b9      	str	r1, [r7, #8]
 800252e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002530:	e034      	b.n	800259c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002532:	68f8      	ldr	r0, [r7, #12]
 8002534:	f000 f89b 	bl	800266e <I2C_IsAcknowledgeFailed>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	e034      	b.n	80025ac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002548:	d028      	beq.n	800259c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800254a:	f7fe fd53 	bl	8000ff4 <HAL_GetTick>
 800254e:	4602      	mov	r2, r0
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	1ad3      	subs	r3, r2, r3
 8002554:	68ba      	ldr	r2, [r7, #8]
 8002556:	429a      	cmp	r2, r3
 8002558:	d302      	bcc.n	8002560 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800255a:	68bb      	ldr	r3, [r7, #8]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d11d      	bne.n	800259c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	695b      	ldr	r3, [r3, #20]
 8002566:	f003 0304 	and.w	r3, r3, #4
 800256a:	2b04      	cmp	r3, #4
 800256c:	d016      	beq.n	800259c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	2200      	movs	r2, #0
 8002572:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	2220      	movs	r2, #32
 8002578:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	2200      	movs	r2, #0
 8002580:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002588:	f043 0220 	orr.w	r2, r3, #32
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	2200      	movs	r2, #0
 8002594:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002598:	2301      	movs	r3, #1
 800259a:	e007      	b.n	80025ac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	695b      	ldr	r3, [r3, #20]
 80025a2:	f003 0304 	and.w	r3, r3, #4
 80025a6:	2b04      	cmp	r3, #4
 80025a8:	d1c3      	bne.n	8002532 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80025aa:	2300      	movs	r3, #0
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	3710      	adds	r7, #16
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}

080025b4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b084      	sub	sp, #16
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	60f8      	str	r0, [r7, #12]
 80025bc:	60b9      	str	r1, [r7, #8]
 80025be:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80025c0:	e049      	b.n	8002656 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	695b      	ldr	r3, [r3, #20]
 80025c8:	f003 0310 	and.w	r3, r3, #16
 80025cc:	2b10      	cmp	r3, #16
 80025ce:	d119      	bne.n	8002604 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f06f 0210 	mvn.w	r2, #16
 80025d8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	2200      	movs	r2, #0
 80025de:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	2220      	movs	r2, #32
 80025e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	2200      	movs	r2, #0
 80025ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	2200      	movs	r2, #0
 80025fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002600:	2301      	movs	r3, #1
 8002602:	e030      	b.n	8002666 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002604:	f7fe fcf6 	bl	8000ff4 <HAL_GetTick>
 8002608:	4602      	mov	r2, r0
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	1ad3      	subs	r3, r2, r3
 800260e:	68ba      	ldr	r2, [r7, #8]
 8002610:	429a      	cmp	r2, r3
 8002612:	d302      	bcc.n	800261a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d11d      	bne.n	8002656 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	695b      	ldr	r3, [r3, #20]
 8002620:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002624:	2b40      	cmp	r3, #64	@ 0x40
 8002626:	d016      	beq.n	8002656 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	2200      	movs	r2, #0
 800262c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	2220      	movs	r2, #32
 8002632:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	2200      	movs	r2, #0
 800263a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002642:	f043 0220 	orr.w	r2, r3, #32
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	2200      	movs	r2, #0
 800264e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002652:	2301      	movs	r3, #1
 8002654:	e007      	b.n	8002666 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	695b      	ldr	r3, [r3, #20]
 800265c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002660:	2b40      	cmp	r3, #64	@ 0x40
 8002662:	d1ae      	bne.n	80025c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002664:	2300      	movs	r3, #0
}
 8002666:	4618      	mov	r0, r3
 8002668:	3710      	adds	r7, #16
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}

0800266e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800266e:	b480      	push	{r7}
 8002670:	b083      	sub	sp, #12
 8002672:	af00      	add	r7, sp, #0
 8002674:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	695b      	ldr	r3, [r3, #20]
 800267c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002680:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002684:	d11b      	bne.n	80026be <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800268e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2200      	movs	r2, #0
 8002694:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2220      	movs	r2, #32
 800269a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2200      	movs	r2, #0
 80026a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026aa:	f043 0204 	orr.w	r2, r3, #4
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2200      	movs	r2, #0
 80026b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80026ba:	2301      	movs	r3, #1
 80026bc:	e000      	b.n	80026c0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80026be:	2300      	movs	r3, #0
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	370c      	adds	r7, #12
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr

080026cc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b086      	sub	sp, #24
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d101      	bne.n	80026de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80026da:	2301      	movs	r3, #1
 80026dc:	e267      	b.n	8002bae <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f003 0301 	and.w	r3, r3, #1
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d075      	beq.n	80027d6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80026ea:	4b88      	ldr	r3, [pc, #544]	@ (800290c <HAL_RCC_OscConfig+0x240>)
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	f003 030c 	and.w	r3, r3, #12
 80026f2:	2b04      	cmp	r3, #4
 80026f4:	d00c      	beq.n	8002710 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80026f6:	4b85      	ldr	r3, [pc, #532]	@ (800290c <HAL_RCC_OscConfig+0x240>)
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80026fe:	2b08      	cmp	r3, #8
 8002700:	d112      	bne.n	8002728 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002702:	4b82      	ldr	r3, [pc, #520]	@ (800290c <HAL_RCC_OscConfig+0x240>)
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800270a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800270e:	d10b      	bne.n	8002728 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002710:	4b7e      	ldr	r3, [pc, #504]	@ (800290c <HAL_RCC_OscConfig+0x240>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002718:	2b00      	cmp	r3, #0
 800271a:	d05b      	beq.n	80027d4 <HAL_RCC_OscConfig+0x108>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d157      	bne.n	80027d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002724:	2301      	movs	r3, #1
 8002726:	e242      	b.n	8002bae <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002730:	d106      	bne.n	8002740 <HAL_RCC_OscConfig+0x74>
 8002732:	4b76      	ldr	r3, [pc, #472]	@ (800290c <HAL_RCC_OscConfig+0x240>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a75      	ldr	r2, [pc, #468]	@ (800290c <HAL_RCC_OscConfig+0x240>)
 8002738:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800273c:	6013      	str	r3, [r2, #0]
 800273e:	e01d      	b.n	800277c <HAL_RCC_OscConfig+0xb0>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002748:	d10c      	bne.n	8002764 <HAL_RCC_OscConfig+0x98>
 800274a:	4b70      	ldr	r3, [pc, #448]	@ (800290c <HAL_RCC_OscConfig+0x240>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a6f      	ldr	r2, [pc, #444]	@ (800290c <HAL_RCC_OscConfig+0x240>)
 8002750:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002754:	6013      	str	r3, [r2, #0]
 8002756:	4b6d      	ldr	r3, [pc, #436]	@ (800290c <HAL_RCC_OscConfig+0x240>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4a6c      	ldr	r2, [pc, #432]	@ (800290c <HAL_RCC_OscConfig+0x240>)
 800275c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002760:	6013      	str	r3, [r2, #0]
 8002762:	e00b      	b.n	800277c <HAL_RCC_OscConfig+0xb0>
 8002764:	4b69      	ldr	r3, [pc, #420]	@ (800290c <HAL_RCC_OscConfig+0x240>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a68      	ldr	r2, [pc, #416]	@ (800290c <HAL_RCC_OscConfig+0x240>)
 800276a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800276e:	6013      	str	r3, [r2, #0]
 8002770:	4b66      	ldr	r3, [pc, #408]	@ (800290c <HAL_RCC_OscConfig+0x240>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a65      	ldr	r2, [pc, #404]	@ (800290c <HAL_RCC_OscConfig+0x240>)
 8002776:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800277a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d013      	beq.n	80027ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002784:	f7fe fc36 	bl	8000ff4 <HAL_GetTick>
 8002788:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800278a:	e008      	b.n	800279e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800278c:	f7fe fc32 	bl	8000ff4 <HAL_GetTick>
 8002790:	4602      	mov	r2, r0
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	2b64      	cmp	r3, #100	@ 0x64
 8002798:	d901      	bls.n	800279e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800279a:	2303      	movs	r3, #3
 800279c:	e207      	b.n	8002bae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800279e:	4b5b      	ldr	r3, [pc, #364]	@ (800290c <HAL_RCC_OscConfig+0x240>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d0f0      	beq.n	800278c <HAL_RCC_OscConfig+0xc0>
 80027aa:	e014      	b.n	80027d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027ac:	f7fe fc22 	bl	8000ff4 <HAL_GetTick>
 80027b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027b2:	e008      	b.n	80027c6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027b4:	f7fe fc1e 	bl	8000ff4 <HAL_GetTick>
 80027b8:	4602      	mov	r2, r0
 80027ba:	693b      	ldr	r3, [r7, #16]
 80027bc:	1ad3      	subs	r3, r2, r3
 80027be:	2b64      	cmp	r3, #100	@ 0x64
 80027c0:	d901      	bls.n	80027c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80027c2:	2303      	movs	r3, #3
 80027c4:	e1f3      	b.n	8002bae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027c6:	4b51      	ldr	r3, [pc, #324]	@ (800290c <HAL_RCC_OscConfig+0x240>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d1f0      	bne.n	80027b4 <HAL_RCC_OscConfig+0xe8>
 80027d2:	e000      	b.n	80027d6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f003 0302 	and.w	r3, r3, #2
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d063      	beq.n	80028aa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80027e2:	4b4a      	ldr	r3, [pc, #296]	@ (800290c <HAL_RCC_OscConfig+0x240>)
 80027e4:	689b      	ldr	r3, [r3, #8]
 80027e6:	f003 030c 	and.w	r3, r3, #12
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d00b      	beq.n	8002806 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80027ee:	4b47      	ldr	r3, [pc, #284]	@ (800290c <HAL_RCC_OscConfig+0x240>)
 80027f0:	689b      	ldr	r3, [r3, #8]
 80027f2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80027f6:	2b08      	cmp	r3, #8
 80027f8:	d11c      	bne.n	8002834 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80027fa:	4b44      	ldr	r3, [pc, #272]	@ (800290c <HAL_RCC_OscConfig+0x240>)
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002802:	2b00      	cmp	r3, #0
 8002804:	d116      	bne.n	8002834 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002806:	4b41      	ldr	r3, [pc, #260]	@ (800290c <HAL_RCC_OscConfig+0x240>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f003 0302 	and.w	r3, r3, #2
 800280e:	2b00      	cmp	r3, #0
 8002810:	d005      	beq.n	800281e <HAL_RCC_OscConfig+0x152>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	68db      	ldr	r3, [r3, #12]
 8002816:	2b01      	cmp	r3, #1
 8002818:	d001      	beq.n	800281e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e1c7      	b.n	8002bae <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800281e:	4b3b      	ldr	r3, [pc, #236]	@ (800290c <HAL_RCC_OscConfig+0x240>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	691b      	ldr	r3, [r3, #16]
 800282a:	00db      	lsls	r3, r3, #3
 800282c:	4937      	ldr	r1, [pc, #220]	@ (800290c <HAL_RCC_OscConfig+0x240>)
 800282e:	4313      	orrs	r3, r2
 8002830:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002832:	e03a      	b.n	80028aa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	68db      	ldr	r3, [r3, #12]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d020      	beq.n	800287e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800283c:	4b34      	ldr	r3, [pc, #208]	@ (8002910 <HAL_RCC_OscConfig+0x244>)
 800283e:	2201      	movs	r2, #1
 8002840:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002842:	f7fe fbd7 	bl	8000ff4 <HAL_GetTick>
 8002846:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002848:	e008      	b.n	800285c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800284a:	f7fe fbd3 	bl	8000ff4 <HAL_GetTick>
 800284e:	4602      	mov	r2, r0
 8002850:	693b      	ldr	r3, [r7, #16]
 8002852:	1ad3      	subs	r3, r2, r3
 8002854:	2b02      	cmp	r3, #2
 8002856:	d901      	bls.n	800285c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002858:	2303      	movs	r3, #3
 800285a:	e1a8      	b.n	8002bae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800285c:	4b2b      	ldr	r3, [pc, #172]	@ (800290c <HAL_RCC_OscConfig+0x240>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f003 0302 	and.w	r3, r3, #2
 8002864:	2b00      	cmp	r3, #0
 8002866:	d0f0      	beq.n	800284a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002868:	4b28      	ldr	r3, [pc, #160]	@ (800290c <HAL_RCC_OscConfig+0x240>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	691b      	ldr	r3, [r3, #16]
 8002874:	00db      	lsls	r3, r3, #3
 8002876:	4925      	ldr	r1, [pc, #148]	@ (800290c <HAL_RCC_OscConfig+0x240>)
 8002878:	4313      	orrs	r3, r2
 800287a:	600b      	str	r3, [r1, #0]
 800287c:	e015      	b.n	80028aa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800287e:	4b24      	ldr	r3, [pc, #144]	@ (8002910 <HAL_RCC_OscConfig+0x244>)
 8002880:	2200      	movs	r2, #0
 8002882:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002884:	f7fe fbb6 	bl	8000ff4 <HAL_GetTick>
 8002888:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800288a:	e008      	b.n	800289e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800288c:	f7fe fbb2 	bl	8000ff4 <HAL_GetTick>
 8002890:	4602      	mov	r2, r0
 8002892:	693b      	ldr	r3, [r7, #16]
 8002894:	1ad3      	subs	r3, r2, r3
 8002896:	2b02      	cmp	r3, #2
 8002898:	d901      	bls.n	800289e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800289a:	2303      	movs	r3, #3
 800289c:	e187      	b.n	8002bae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800289e:	4b1b      	ldr	r3, [pc, #108]	@ (800290c <HAL_RCC_OscConfig+0x240>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 0302 	and.w	r3, r3, #2
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d1f0      	bne.n	800288c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f003 0308 	and.w	r3, r3, #8
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d036      	beq.n	8002924 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	695b      	ldr	r3, [r3, #20]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d016      	beq.n	80028ec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028be:	4b15      	ldr	r3, [pc, #84]	@ (8002914 <HAL_RCC_OscConfig+0x248>)
 80028c0:	2201      	movs	r2, #1
 80028c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028c4:	f7fe fb96 	bl	8000ff4 <HAL_GetTick>
 80028c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028ca:	e008      	b.n	80028de <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028cc:	f7fe fb92 	bl	8000ff4 <HAL_GetTick>
 80028d0:	4602      	mov	r2, r0
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	2b02      	cmp	r3, #2
 80028d8:	d901      	bls.n	80028de <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80028da:	2303      	movs	r3, #3
 80028dc:	e167      	b.n	8002bae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028de:	4b0b      	ldr	r3, [pc, #44]	@ (800290c <HAL_RCC_OscConfig+0x240>)
 80028e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028e2:	f003 0302 	and.w	r3, r3, #2
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d0f0      	beq.n	80028cc <HAL_RCC_OscConfig+0x200>
 80028ea:	e01b      	b.n	8002924 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028ec:	4b09      	ldr	r3, [pc, #36]	@ (8002914 <HAL_RCC_OscConfig+0x248>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028f2:	f7fe fb7f 	bl	8000ff4 <HAL_GetTick>
 80028f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028f8:	e00e      	b.n	8002918 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028fa:	f7fe fb7b 	bl	8000ff4 <HAL_GetTick>
 80028fe:	4602      	mov	r2, r0
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	1ad3      	subs	r3, r2, r3
 8002904:	2b02      	cmp	r3, #2
 8002906:	d907      	bls.n	8002918 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002908:	2303      	movs	r3, #3
 800290a:	e150      	b.n	8002bae <HAL_RCC_OscConfig+0x4e2>
 800290c:	40023800 	.word	0x40023800
 8002910:	42470000 	.word	0x42470000
 8002914:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002918:	4b88      	ldr	r3, [pc, #544]	@ (8002b3c <HAL_RCC_OscConfig+0x470>)
 800291a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800291c:	f003 0302 	and.w	r3, r3, #2
 8002920:	2b00      	cmp	r3, #0
 8002922:	d1ea      	bne.n	80028fa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f003 0304 	and.w	r3, r3, #4
 800292c:	2b00      	cmp	r3, #0
 800292e:	f000 8097 	beq.w	8002a60 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002932:	2300      	movs	r3, #0
 8002934:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002936:	4b81      	ldr	r3, [pc, #516]	@ (8002b3c <HAL_RCC_OscConfig+0x470>)
 8002938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800293a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800293e:	2b00      	cmp	r3, #0
 8002940:	d10f      	bne.n	8002962 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002942:	2300      	movs	r3, #0
 8002944:	60bb      	str	r3, [r7, #8]
 8002946:	4b7d      	ldr	r3, [pc, #500]	@ (8002b3c <HAL_RCC_OscConfig+0x470>)
 8002948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800294a:	4a7c      	ldr	r2, [pc, #496]	@ (8002b3c <HAL_RCC_OscConfig+0x470>)
 800294c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002950:	6413      	str	r3, [r2, #64]	@ 0x40
 8002952:	4b7a      	ldr	r3, [pc, #488]	@ (8002b3c <HAL_RCC_OscConfig+0x470>)
 8002954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002956:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800295a:	60bb      	str	r3, [r7, #8]
 800295c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800295e:	2301      	movs	r3, #1
 8002960:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002962:	4b77      	ldr	r3, [pc, #476]	@ (8002b40 <HAL_RCC_OscConfig+0x474>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800296a:	2b00      	cmp	r3, #0
 800296c:	d118      	bne.n	80029a0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800296e:	4b74      	ldr	r3, [pc, #464]	@ (8002b40 <HAL_RCC_OscConfig+0x474>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4a73      	ldr	r2, [pc, #460]	@ (8002b40 <HAL_RCC_OscConfig+0x474>)
 8002974:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002978:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800297a:	f7fe fb3b 	bl	8000ff4 <HAL_GetTick>
 800297e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002980:	e008      	b.n	8002994 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002982:	f7fe fb37 	bl	8000ff4 <HAL_GetTick>
 8002986:	4602      	mov	r2, r0
 8002988:	693b      	ldr	r3, [r7, #16]
 800298a:	1ad3      	subs	r3, r2, r3
 800298c:	2b02      	cmp	r3, #2
 800298e:	d901      	bls.n	8002994 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002990:	2303      	movs	r3, #3
 8002992:	e10c      	b.n	8002bae <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002994:	4b6a      	ldr	r3, [pc, #424]	@ (8002b40 <HAL_RCC_OscConfig+0x474>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800299c:	2b00      	cmp	r3, #0
 800299e:	d0f0      	beq.n	8002982 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	2b01      	cmp	r3, #1
 80029a6:	d106      	bne.n	80029b6 <HAL_RCC_OscConfig+0x2ea>
 80029a8:	4b64      	ldr	r3, [pc, #400]	@ (8002b3c <HAL_RCC_OscConfig+0x470>)
 80029aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029ac:	4a63      	ldr	r2, [pc, #396]	@ (8002b3c <HAL_RCC_OscConfig+0x470>)
 80029ae:	f043 0301 	orr.w	r3, r3, #1
 80029b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80029b4:	e01c      	b.n	80029f0 <HAL_RCC_OscConfig+0x324>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	2b05      	cmp	r3, #5
 80029bc:	d10c      	bne.n	80029d8 <HAL_RCC_OscConfig+0x30c>
 80029be:	4b5f      	ldr	r3, [pc, #380]	@ (8002b3c <HAL_RCC_OscConfig+0x470>)
 80029c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029c2:	4a5e      	ldr	r2, [pc, #376]	@ (8002b3c <HAL_RCC_OscConfig+0x470>)
 80029c4:	f043 0304 	orr.w	r3, r3, #4
 80029c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80029ca:	4b5c      	ldr	r3, [pc, #368]	@ (8002b3c <HAL_RCC_OscConfig+0x470>)
 80029cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029ce:	4a5b      	ldr	r2, [pc, #364]	@ (8002b3c <HAL_RCC_OscConfig+0x470>)
 80029d0:	f043 0301 	orr.w	r3, r3, #1
 80029d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80029d6:	e00b      	b.n	80029f0 <HAL_RCC_OscConfig+0x324>
 80029d8:	4b58      	ldr	r3, [pc, #352]	@ (8002b3c <HAL_RCC_OscConfig+0x470>)
 80029da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029dc:	4a57      	ldr	r2, [pc, #348]	@ (8002b3c <HAL_RCC_OscConfig+0x470>)
 80029de:	f023 0301 	bic.w	r3, r3, #1
 80029e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80029e4:	4b55      	ldr	r3, [pc, #340]	@ (8002b3c <HAL_RCC_OscConfig+0x470>)
 80029e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029e8:	4a54      	ldr	r2, [pc, #336]	@ (8002b3c <HAL_RCC_OscConfig+0x470>)
 80029ea:	f023 0304 	bic.w	r3, r3, #4
 80029ee:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	689b      	ldr	r3, [r3, #8]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d015      	beq.n	8002a24 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029f8:	f7fe fafc 	bl	8000ff4 <HAL_GetTick>
 80029fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029fe:	e00a      	b.n	8002a16 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a00:	f7fe faf8 	bl	8000ff4 <HAL_GetTick>
 8002a04:	4602      	mov	r2, r0
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	1ad3      	subs	r3, r2, r3
 8002a0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d901      	bls.n	8002a16 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002a12:	2303      	movs	r3, #3
 8002a14:	e0cb      	b.n	8002bae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a16:	4b49      	ldr	r3, [pc, #292]	@ (8002b3c <HAL_RCC_OscConfig+0x470>)
 8002a18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a1a:	f003 0302 	and.w	r3, r3, #2
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d0ee      	beq.n	8002a00 <HAL_RCC_OscConfig+0x334>
 8002a22:	e014      	b.n	8002a4e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a24:	f7fe fae6 	bl	8000ff4 <HAL_GetTick>
 8002a28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a2a:	e00a      	b.n	8002a42 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a2c:	f7fe fae2 	bl	8000ff4 <HAL_GetTick>
 8002a30:	4602      	mov	r2, r0
 8002a32:	693b      	ldr	r3, [r7, #16]
 8002a34:	1ad3      	subs	r3, r2, r3
 8002a36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d901      	bls.n	8002a42 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002a3e:	2303      	movs	r3, #3
 8002a40:	e0b5      	b.n	8002bae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a42:	4b3e      	ldr	r3, [pc, #248]	@ (8002b3c <HAL_RCC_OscConfig+0x470>)
 8002a44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a46:	f003 0302 	and.w	r3, r3, #2
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d1ee      	bne.n	8002a2c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002a4e:	7dfb      	ldrb	r3, [r7, #23]
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d105      	bne.n	8002a60 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a54:	4b39      	ldr	r3, [pc, #228]	@ (8002b3c <HAL_RCC_OscConfig+0x470>)
 8002a56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a58:	4a38      	ldr	r2, [pc, #224]	@ (8002b3c <HAL_RCC_OscConfig+0x470>)
 8002a5a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a5e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	699b      	ldr	r3, [r3, #24]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	f000 80a1 	beq.w	8002bac <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002a6a:	4b34      	ldr	r3, [pc, #208]	@ (8002b3c <HAL_RCC_OscConfig+0x470>)
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	f003 030c 	and.w	r3, r3, #12
 8002a72:	2b08      	cmp	r3, #8
 8002a74:	d05c      	beq.n	8002b30 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	699b      	ldr	r3, [r3, #24]
 8002a7a:	2b02      	cmp	r3, #2
 8002a7c:	d141      	bne.n	8002b02 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a7e:	4b31      	ldr	r3, [pc, #196]	@ (8002b44 <HAL_RCC_OscConfig+0x478>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a84:	f7fe fab6 	bl	8000ff4 <HAL_GetTick>
 8002a88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a8a:	e008      	b.n	8002a9e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a8c:	f7fe fab2 	bl	8000ff4 <HAL_GetTick>
 8002a90:	4602      	mov	r2, r0
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	1ad3      	subs	r3, r2, r3
 8002a96:	2b02      	cmp	r3, #2
 8002a98:	d901      	bls.n	8002a9e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002a9a:	2303      	movs	r3, #3
 8002a9c:	e087      	b.n	8002bae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a9e:	4b27      	ldr	r3, [pc, #156]	@ (8002b3c <HAL_RCC_OscConfig+0x470>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d1f0      	bne.n	8002a8c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	69da      	ldr	r2, [r3, #28]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6a1b      	ldr	r3, [r3, #32]
 8002ab2:	431a      	orrs	r2, r3
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ab8:	019b      	lsls	r3, r3, #6
 8002aba:	431a      	orrs	r2, r3
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ac0:	085b      	lsrs	r3, r3, #1
 8002ac2:	3b01      	subs	r3, #1
 8002ac4:	041b      	lsls	r3, r3, #16
 8002ac6:	431a      	orrs	r2, r3
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002acc:	061b      	lsls	r3, r3, #24
 8002ace:	491b      	ldr	r1, [pc, #108]	@ (8002b3c <HAL_RCC_OscConfig+0x470>)
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ad4:	4b1b      	ldr	r3, [pc, #108]	@ (8002b44 <HAL_RCC_OscConfig+0x478>)
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ada:	f7fe fa8b 	bl	8000ff4 <HAL_GetTick>
 8002ade:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ae0:	e008      	b.n	8002af4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ae2:	f7fe fa87 	bl	8000ff4 <HAL_GetTick>
 8002ae6:	4602      	mov	r2, r0
 8002ae8:	693b      	ldr	r3, [r7, #16]
 8002aea:	1ad3      	subs	r3, r2, r3
 8002aec:	2b02      	cmp	r3, #2
 8002aee:	d901      	bls.n	8002af4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002af0:	2303      	movs	r3, #3
 8002af2:	e05c      	b.n	8002bae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002af4:	4b11      	ldr	r3, [pc, #68]	@ (8002b3c <HAL_RCC_OscConfig+0x470>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d0f0      	beq.n	8002ae2 <HAL_RCC_OscConfig+0x416>
 8002b00:	e054      	b.n	8002bac <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b02:	4b10      	ldr	r3, [pc, #64]	@ (8002b44 <HAL_RCC_OscConfig+0x478>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b08:	f7fe fa74 	bl	8000ff4 <HAL_GetTick>
 8002b0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b0e:	e008      	b.n	8002b22 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b10:	f7fe fa70 	bl	8000ff4 <HAL_GetTick>
 8002b14:	4602      	mov	r2, r0
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	2b02      	cmp	r3, #2
 8002b1c:	d901      	bls.n	8002b22 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002b1e:	2303      	movs	r3, #3
 8002b20:	e045      	b.n	8002bae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b22:	4b06      	ldr	r3, [pc, #24]	@ (8002b3c <HAL_RCC_OscConfig+0x470>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d1f0      	bne.n	8002b10 <HAL_RCC_OscConfig+0x444>
 8002b2e:	e03d      	b.n	8002bac <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	699b      	ldr	r3, [r3, #24]
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	d107      	bne.n	8002b48 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	e038      	b.n	8002bae <HAL_RCC_OscConfig+0x4e2>
 8002b3c:	40023800 	.word	0x40023800
 8002b40:	40007000 	.word	0x40007000
 8002b44:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002b48:	4b1b      	ldr	r3, [pc, #108]	@ (8002bb8 <HAL_RCC_OscConfig+0x4ec>)
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	699b      	ldr	r3, [r3, #24]
 8002b52:	2b01      	cmp	r3, #1
 8002b54:	d028      	beq.n	8002ba8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d121      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b6e:	429a      	cmp	r2, r3
 8002b70:	d11a      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b72:	68fa      	ldr	r2, [r7, #12]
 8002b74:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002b78:	4013      	ands	r3, r2
 8002b7a:	687a      	ldr	r2, [r7, #4]
 8002b7c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002b7e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d111      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b8e:	085b      	lsrs	r3, r3, #1
 8002b90:	3b01      	subs	r3, #1
 8002b92:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b94:	429a      	cmp	r2, r3
 8002b96:	d107      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ba2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d001      	beq.n	8002bac <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	e000      	b.n	8002bae <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002bac:	2300      	movs	r3, #0
}
 8002bae:	4618      	mov	r0, r3
 8002bb0:	3718      	adds	r7, #24
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	40023800 	.word	0x40023800

08002bbc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b084      	sub	sp, #16
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
 8002bc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d101      	bne.n	8002bd0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e0cc      	b.n	8002d6a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002bd0:	4b68      	ldr	r3, [pc, #416]	@ (8002d74 <HAL_RCC_ClockConfig+0x1b8>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f003 0307 	and.w	r3, r3, #7
 8002bd8:	683a      	ldr	r2, [r7, #0]
 8002bda:	429a      	cmp	r2, r3
 8002bdc:	d90c      	bls.n	8002bf8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bde:	4b65      	ldr	r3, [pc, #404]	@ (8002d74 <HAL_RCC_ClockConfig+0x1b8>)
 8002be0:	683a      	ldr	r2, [r7, #0]
 8002be2:	b2d2      	uxtb	r2, r2
 8002be4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002be6:	4b63      	ldr	r3, [pc, #396]	@ (8002d74 <HAL_RCC_ClockConfig+0x1b8>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f003 0307 	and.w	r3, r3, #7
 8002bee:	683a      	ldr	r2, [r7, #0]
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d001      	beq.n	8002bf8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	e0b8      	b.n	8002d6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f003 0302 	and.w	r3, r3, #2
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d020      	beq.n	8002c46 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 0304 	and.w	r3, r3, #4
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d005      	beq.n	8002c1c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c10:	4b59      	ldr	r3, [pc, #356]	@ (8002d78 <HAL_RCC_ClockConfig+0x1bc>)
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	4a58      	ldr	r2, [pc, #352]	@ (8002d78 <HAL_RCC_ClockConfig+0x1bc>)
 8002c16:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002c1a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f003 0308 	and.w	r3, r3, #8
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d005      	beq.n	8002c34 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c28:	4b53      	ldr	r3, [pc, #332]	@ (8002d78 <HAL_RCC_ClockConfig+0x1bc>)
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	4a52      	ldr	r2, [pc, #328]	@ (8002d78 <HAL_RCC_ClockConfig+0x1bc>)
 8002c2e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002c32:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c34:	4b50      	ldr	r3, [pc, #320]	@ (8002d78 <HAL_RCC_ClockConfig+0x1bc>)
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	689b      	ldr	r3, [r3, #8]
 8002c40:	494d      	ldr	r1, [pc, #308]	@ (8002d78 <HAL_RCC_ClockConfig+0x1bc>)
 8002c42:	4313      	orrs	r3, r2
 8002c44:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f003 0301 	and.w	r3, r3, #1
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d044      	beq.n	8002cdc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	2b01      	cmp	r3, #1
 8002c58:	d107      	bne.n	8002c6a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c5a:	4b47      	ldr	r3, [pc, #284]	@ (8002d78 <HAL_RCC_ClockConfig+0x1bc>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d119      	bne.n	8002c9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e07f      	b.n	8002d6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	2b02      	cmp	r3, #2
 8002c70:	d003      	beq.n	8002c7a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c76:	2b03      	cmp	r3, #3
 8002c78:	d107      	bne.n	8002c8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c7a:	4b3f      	ldr	r3, [pc, #252]	@ (8002d78 <HAL_RCC_ClockConfig+0x1bc>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d109      	bne.n	8002c9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	e06f      	b.n	8002d6a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c8a:	4b3b      	ldr	r3, [pc, #236]	@ (8002d78 <HAL_RCC_ClockConfig+0x1bc>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f003 0302 	and.w	r3, r3, #2
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d101      	bne.n	8002c9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e067      	b.n	8002d6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c9a:	4b37      	ldr	r3, [pc, #220]	@ (8002d78 <HAL_RCC_ClockConfig+0x1bc>)
 8002c9c:	689b      	ldr	r3, [r3, #8]
 8002c9e:	f023 0203 	bic.w	r2, r3, #3
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	4934      	ldr	r1, [pc, #208]	@ (8002d78 <HAL_RCC_ClockConfig+0x1bc>)
 8002ca8:	4313      	orrs	r3, r2
 8002caa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002cac:	f7fe f9a2 	bl	8000ff4 <HAL_GetTick>
 8002cb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cb2:	e00a      	b.n	8002cca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cb4:	f7fe f99e 	bl	8000ff4 <HAL_GetTick>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d901      	bls.n	8002cca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002cc6:	2303      	movs	r3, #3
 8002cc8:	e04f      	b.n	8002d6a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cca:	4b2b      	ldr	r3, [pc, #172]	@ (8002d78 <HAL_RCC_ClockConfig+0x1bc>)
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	f003 020c 	and.w	r2, r3, #12
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	009b      	lsls	r3, r3, #2
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	d1eb      	bne.n	8002cb4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002cdc:	4b25      	ldr	r3, [pc, #148]	@ (8002d74 <HAL_RCC_ClockConfig+0x1b8>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f003 0307 	and.w	r3, r3, #7
 8002ce4:	683a      	ldr	r2, [r7, #0]
 8002ce6:	429a      	cmp	r2, r3
 8002ce8:	d20c      	bcs.n	8002d04 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cea:	4b22      	ldr	r3, [pc, #136]	@ (8002d74 <HAL_RCC_ClockConfig+0x1b8>)
 8002cec:	683a      	ldr	r2, [r7, #0]
 8002cee:	b2d2      	uxtb	r2, r2
 8002cf0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cf2:	4b20      	ldr	r3, [pc, #128]	@ (8002d74 <HAL_RCC_ClockConfig+0x1b8>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f003 0307 	and.w	r3, r3, #7
 8002cfa:	683a      	ldr	r2, [r7, #0]
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d001      	beq.n	8002d04 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002d00:	2301      	movs	r3, #1
 8002d02:	e032      	b.n	8002d6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 0304 	and.w	r3, r3, #4
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d008      	beq.n	8002d22 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d10:	4b19      	ldr	r3, [pc, #100]	@ (8002d78 <HAL_RCC_ClockConfig+0x1bc>)
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	4916      	ldr	r1, [pc, #88]	@ (8002d78 <HAL_RCC_ClockConfig+0x1bc>)
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f003 0308 	and.w	r3, r3, #8
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d009      	beq.n	8002d42 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d2e:	4b12      	ldr	r3, [pc, #72]	@ (8002d78 <HAL_RCC_ClockConfig+0x1bc>)
 8002d30:	689b      	ldr	r3, [r3, #8]
 8002d32:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	691b      	ldr	r3, [r3, #16]
 8002d3a:	00db      	lsls	r3, r3, #3
 8002d3c:	490e      	ldr	r1, [pc, #56]	@ (8002d78 <HAL_RCC_ClockConfig+0x1bc>)
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002d42:	f000 f821 	bl	8002d88 <HAL_RCC_GetSysClockFreq>
 8002d46:	4602      	mov	r2, r0
 8002d48:	4b0b      	ldr	r3, [pc, #44]	@ (8002d78 <HAL_RCC_ClockConfig+0x1bc>)
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	091b      	lsrs	r3, r3, #4
 8002d4e:	f003 030f 	and.w	r3, r3, #15
 8002d52:	490a      	ldr	r1, [pc, #40]	@ (8002d7c <HAL_RCC_ClockConfig+0x1c0>)
 8002d54:	5ccb      	ldrb	r3, [r1, r3]
 8002d56:	fa22 f303 	lsr.w	r3, r2, r3
 8002d5a:	4a09      	ldr	r2, [pc, #36]	@ (8002d80 <HAL_RCC_ClockConfig+0x1c4>)
 8002d5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002d5e:	4b09      	ldr	r3, [pc, #36]	@ (8002d84 <HAL_RCC_ClockConfig+0x1c8>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4618      	mov	r0, r3
 8002d64:	f7fe f902 	bl	8000f6c <HAL_InitTick>

  return HAL_OK;
 8002d68:	2300      	movs	r3, #0
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3710      	adds	r7, #16
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	40023c00 	.word	0x40023c00
 8002d78:	40023800 	.word	0x40023800
 8002d7c:	08009468 	.word	0x08009468
 8002d80:	20000008 	.word	0x20000008
 8002d84:	2000000c 	.word	0x2000000c

08002d88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d8c:	b090      	sub	sp, #64	@ 0x40
 8002d8e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002d90:	2300      	movs	r3, #0
 8002d92:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002d94:	2300      	movs	r3, #0
 8002d96:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002da0:	4b59      	ldr	r3, [pc, #356]	@ (8002f08 <HAL_RCC_GetSysClockFreq+0x180>)
 8002da2:	689b      	ldr	r3, [r3, #8]
 8002da4:	f003 030c 	and.w	r3, r3, #12
 8002da8:	2b08      	cmp	r3, #8
 8002daa:	d00d      	beq.n	8002dc8 <HAL_RCC_GetSysClockFreq+0x40>
 8002dac:	2b08      	cmp	r3, #8
 8002dae:	f200 80a1 	bhi.w	8002ef4 <HAL_RCC_GetSysClockFreq+0x16c>
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d002      	beq.n	8002dbc <HAL_RCC_GetSysClockFreq+0x34>
 8002db6:	2b04      	cmp	r3, #4
 8002db8:	d003      	beq.n	8002dc2 <HAL_RCC_GetSysClockFreq+0x3a>
 8002dba:	e09b      	b.n	8002ef4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002dbc:	4b53      	ldr	r3, [pc, #332]	@ (8002f0c <HAL_RCC_GetSysClockFreq+0x184>)
 8002dbe:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002dc0:	e09b      	b.n	8002efa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002dc2:	4b53      	ldr	r3, [pc, #332]	@ (8002f10 <HAL_RCC_GetSysClockFreq+0x188>)
 8002dc4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002dc6:	e098      	b.n	8002efa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002dc8:	4b4f      	ldr	r3, [pc, #316]	@ (8002f08 <HAL_RCC_GetSysClockFreq+0x180>)
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002dd0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002dd2:	4b4d      	ldr	r3, [pc, #308]	@ (8002f08 <HAL_RCC_GetSysClockFreq+0x180>)
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d028      	beq.n	8002e30 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002dde:	4b4a      	ldr	r3, [pc, #296]	@ (8002f08 <HAL_RCC_GetSysClockFreq+0x180>)
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	099b      	lsrs	r3, r3, #6
 8002de4:	2200      	movs	r2, #0
 8002de6:	623b      	str	r3, [r7, #32]
 8002de8:	627a      	str	r2, [r7, #36]	@ 0x24
 8002dea:	6a3b      	ldr	r3, [r7, #32]
 8002dec:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002df0:	2100      	movs	r1, #0
 8002df2:	4b47      	ldr	r3, [pc, #284]	@ (8002f10 <HAL_RCC_GetSysClockFreq+0x188>)
 8002df4:	fb03 f201 	mul.w	r2, r3, r1
 8002df8:	2300      	movs	r3, #0
 8002dfa:	fb00 f303 	mul.w	r3, r0, r3
 8002dfe:	4413      	add	r3, r2
 8002e00:	4a43      	ldr	r2, [pc, #268]	@ (8002f10 <HAL_RCC_GetSysClockFreq+0x188>)
 8002e02:	fba0 1202 	umull	r1, r2, r0, r2
 8002e06:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002e08:	460a      	mov	r2, r1
 8002e0a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002e0c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e0e:	4413      	add	r3, r2
 8002e10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e14:	2200      	movs	r2, #0
 8002e16:	61bb      	str	r3, [r7, #24]
 8002e18:	61fa      	str	r2, [r7, #28]
 8002e1a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e1e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002e22:	f7fd fa35 	bl	8000290 <__aeabi_uldivmod>
 8002e26:	4602      	mov	r2, r0
 8002e28:	460b      	mov	r3, r1
 8002e2a:	4613      	mov	r3, r2
 8002e2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002e2e:	e053      	b.n	8002ed8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e30:	4b35      	ldr	r3, [pc, #212]	@ (8002f08 <HAL_RCC_GetSysClockFreq+0x180>)
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	099b      	lsrs	r3, r3, #6
 8002e36:	2200      	movs	r2, #0
 8002e38:	613b      	str	r3, [r7, #16]
 8002e3a:	617a      	str	r2, [r7, #20]
 8002e3c:	693b      	ldr	r3, [r7, #16]
 8002e3e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002e42:	f04f 0b00 	mov.w	fp, #0
 8002e46:	4652      	mov	r2, sl
 8002e48:	465b      	mov	r3, fp
 8002e4a:	f04f 0000 	mov.w	r0, #0
 8002e4e:	f04f 0100 	mov.w	r1, #0
 8002e52:	0159      	lsls	r1, r3, #5
 8002e54:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e58:	0150      	lsls	r0, r2, #5
 8002e5a:	4602      	mov	r2, r0
 8002e5c:	460b      	mov	r3, r1
 8002e5e:	ebb2 080a 	subs.w	r8, r2, sl
 8002e62:	eb63 090b 	sbc.w	r9, r3, fp
 8002e66:	f04f 0200 	mov.w	r2, #0
 8002e6a:	f04f 0300 	mov.w	r3, #0
 8002e6e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002e72:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002e76:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002e7a:	ebb2 0408 	subs.w	r4, r2, r8
 8002e7e:	eb63 0509 	sbc.w	r5, r3, r9
 8002e82:	f04f 0200 	mov.w	r2, #0
 8002e86:	f04f 0300 	mov.w	r3, #0
 8002e8a:	00eb      	lsls	r3, r5, #3
 8002e8c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e90:	00e2      	lsls	r2, r4, #3
 8002e92:	4614      	mov	r4, r2
 8002e94:	461d      	mov	r5, r3
 8002e96:	eb14 030a 	adds.w	r3, r4, sl
 8002e9a:	603b      	str	r3, [r7, #0]
 8002e9c:	eb45 030b 	adc.w	r3, r5, fp
 8002ea0:	607b      	str	r3, [r7, #4]
 8002ea2:	f04f 0200 	mov.w	r2, #0
 8002ea6:	f04f 0300 	mov.w	r3, #0
 8002eaa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002eae:	4629      	mov	r1, r5
 8002eb0:	028b      	lsls	r3, r1, #10
 8002eb2:	4621      	mov	r1, r4
 8002eb4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002eb8:	4621      	mov	r1, r4
 8002eba:	028a      	lsls	r2, r1, #10
 8002ebc:	4610      	mov	r0, r2
 8002ebe:	4619      	mov	r1, r3
 8002ec0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	60bb      	str	r3, [r7, #8]
 8002ec6:	60fa      	str	r2, [r7, #12]
 8002ec8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002ecc:	f7fd f9e0 	bl	8000290 <__aeabi_uldivmod>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	460b      	mov	r3, r1
 8002ed4:	4613      	mov	r3, r2
 8002ed6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002ed8:	4b0b      	ldr	r3, [pc, #44]	@ (8002f08 <HAL_RCC_GetSysClockFreq+0x180>)
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	0c1b      	lsrs	r3, r3, #16
 8002ede:	f003 0303 	and.w	r3, r3, #3
 8002ee2:	3301      	adds	r3, #1
 8002ee4:	005b      	lsls	r3, r3, #1
 8002ee6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002ee8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002eea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002eec:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ef0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002ef2:	e002      	b.n	8002efa <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ef4:	4b05      	ldr	r3, [pc, #20]	@ (8002f0c <HAL_RCC_GetSysClockFreq+0x184>)
 8002ef6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002ef8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002efa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	3740      	adds	r7, #64	@ 0x40
 8002f00:	46bd      	mov	sp, r7
 8002f02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f06:	bf00      	nop
 8002f08:	40023800 	.word	0x40023800
 8002f0c:	00f42400 	.word	0x00f42400
 8002f10:	017d7840 	.word	0x017d7840

08002f14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f14:	b480      	push	{r7}
 8002f16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f18:	4b03      	ldr	r3, [pc, #12]	@ (8002f28 <HAL_RCC_GetHCLKFreq+0x14>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f24:	4770      	bx	lr
 8002f26:	bf00      	nop
 8002f28:	20000008 	.word	0x20000008

08002f2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002f30:	f7ff fff0 	bl	8002f14 <HAL_RCC_GetHCLKFreq>
 8002f34:	4602      	mov	r2, r0
 8002f36:	4b05      	ldr	r3, [pc, #20]	@ (8002f4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	0a9b      	lsrs	r3, r3, #10
 8002f3c:	f003 0307 	and.w	r3, r3, #7
 8002f40:	4903      	ldr	r1, [pc, #12]	@ (8002f50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f42:	5ccb      	ldrb	r3, [r1, r3]
 8002f44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f48:	4618      	mov	r0, r3
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	40023800 	.word	0x40023800
 8002f50:	08009478 	.word	0x08009478

08002f54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f58:	f7ff ffdc 	bl	8002f14 <HAL_RCC_GetHCLKFreq>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	4b05      	ldr	r3, [pc, #20]	@ (8002f74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	0b5b      	lsrs	r3, r3, #13
 8002f64:	f003 0307 	and.w	r3, r3, #7
 8002f68:	4903      	ldr	r1, [pc, #12]	@ (8002f78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f6a:	5ccb      	ldrb	r3, [r1, r3]
 8002f6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	40023800 	.word	0x40023800
 8002f78:	08009478 	.word	0x08009478

08002f7c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d101      	bne.n	8002f8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e042      	b.n	8003014 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d106      	bne.n	8002fa8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	f7fd fec4 	bl	8000d30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2224      	movs	r2, #36	@ 0x24
 8002fac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	68da      	ldr	r2, [r3, #12]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002fbe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002fc0:	6878      	ldr	r0, [r7, #4]
 8002fc2:	f000 fdd3 	bl	8003b6c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	691a      	ldr	r2, [r3, #16]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002fd4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	695a      	ldr	r2, [r3, #20]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002fe4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	68da      	ldr	r2, [r3, #12]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002ff4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2220      	movs	r2, #32
 8003000:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2220      	movs	r2, #32
 8003008:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2200      	movs	r2, #0
 8003010:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003012:	2300      	movs	r3, #0
}
 8003014:	4618      	mov	r0, r3
 8003016:	3708      	adds	r7, #8
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}

0800301c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b08a      	sub	sp, #40	@ 0x28
 8003020:	af02      	add	r7, sp, #8
 8003022:	60f8      	str	r0, [r7, #12]
 8003024:	60b9      	str	r1, [r7, #8]
 8003026:	603b      	str	r3, [r7, #0]
 8003028:	4613      	mov	r3, r2
 800302a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800302c:	2300      	movs	r3, #0
 800302e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003036:	b2db      	uxtb	r3, r3
 8003038:	2b20      	cmp	r3, #32
 800303a:	d175      	bne.n	8003128 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d002      	beq.n	8003048 <HAL_UART_Transmit+0x2c>
 8003042:	88fb      	ldrh	r3, [r7, #6]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d101      	bne.n	800304c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e06e      	b.n	800312a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2200      	movs	r2, #0
 8003050:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2221      	movs	r2, #33	@ 0x21
 8003056:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800305a:	f7fd ffcb 	bl	8000ff4 <HAL_GetTick>
 800305e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	88fa      	ldrh	r2, [r7, #6]
 8003064:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	88fa      	ldrh	r2, [r7, #6]
 800306a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003074:	d108      	bne.n	8003088 <HAL_UART_Transmit+0x6c>
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	691b      	ldr	r3, [r3, #16]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d104      	bne.n	8003088 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800307e:	2300      	movs	r3, #0
 8003080:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003082:	68bb      	ldr	r3, [r7, #8]
 8003084:	61bb      	str	r3, [r7, #24]
 8003086:	e003      	b.n	8003090 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800308c:	2300      	movs	r3, #0
 800308e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003090:	e02e      	b.n	80030f0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	9300      	str	r3, [sp, #0]
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	2200      	movs	r2, #0
 800309a:	2180      	movs	r1, #128	@ 0x80
 800309c:	68f8      	ldr	r0, [r7, #12]
 800309e:	f000 fb37 	bl	8003710 <UART_WaitOnFlagUntilTimeout>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d005      	beq.n	80030b4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	2220      	movs	r2, #32
 80030ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80030b0:	2303      	movs	r3, #3
 80030b2:	e03a      	b.n	800312a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80030b4:	69fb      	ldr	r3, [r7, #28]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d10b      	bne.n	80030d2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80030ba:	69bb      	ldr	r3, [r7, #24]
 80030bc:	881b      	ldrh	r3, [r3, #0]
 80030be:	461a      	mov	r2, r3
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80030c8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80030ca:	69bb      	ldr	r3, [r7, #24]
 80030cc:	3302      	adds	r3, #2
 80030ce:	61bb      	str	r3, [r7, #24]
 80030d0:	e007      	b.n	80030e2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80030d2:	69fb      	ldr	r3, [r7, #28]
 80030d4:	781a      	ldrb	r2, [r3, #0]
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80030dc:	69fb      	ldr	r3, [r7, #28]
 80030de:	3301      	adds	r3, #1
 80030e0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80030e6:	b29b      	uxth	r3, r3
 80030e8:	3b01      	subs	r3, #1
 80030ea:	b29a      	uxth	r2, r3
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80030f4:	b29b      	uxth	r3, r3
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d1cb      	bne.n	8003092 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	9300      	str	r3, [sp, #0]
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	2200      	movs	r2, #0
 8003102:	2140      	movs	r1, #64	@ 0x40
 8003104:	68f8      	ldr	r0, [r7, #12]
 8003106:	f000 fb03 	bl	8003710 <UART_WaitOnFlagUntilTimeout>
 800310a:	4603      	mov	r3, r0
 800310c:	2b00      	cmp	r3, #0
 800310e:	d005      	beq.n	800311c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2220      	movs	r2, #32
 8003114:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003118:	2303      	movs	r3, #3
 800311a:	e006      	b.n	800312a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	2220      	movs	r2, #32
 8003120:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003124:	2300      	movs	r3, #0
 8003126:	e000      	b.n	800312a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003128:	2302      	movs	r3, #2
  }
}
 800312a:	4618      	mov	r0, r3
 800312c:	3720      	adds	r7, #32
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}

08003132 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003132:	b580      	push	{r7, lr}
 8003134:	b084      	sub	sp, #16
 8003136:	af00      	add	r7, sp, #0
 8003138:	60f8      	str	r0, [r7, #12]
 800313a:	60b9      	str	r1, [r7, #8]
 800313c:	4613      	mov	r3, r2
 800313e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003146:	b2db      	uxtb	r3, r3
 8003148:	2b20      	cmp	r3, #32
 800314a:	d112      	bne.n	8003172 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d002      	beq.n	8003158 <HAL_UART_Receive_IT+0x26>
 8003152:	88fb      	ldrh	r3, [r7, #6]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d101      	bne.n	800315c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003158:	2301      	movs	r3, #1
 800315a:	e00b      	b.n	8003174 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	2200      	movs	r2, #0
 8003160:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003162:	88fb      	ldrh	r3, [r7, #6]
 8003164:	461a      	mov	r2, r3
 8003166:	68b9      	ldr	r1, [r7, #8]
 8003168:	68f8      	ldr	r0, [r7, #12]
 800316a:	f000 fb2a 	bl	80037c2 <UART_Start_Receive_IT>
 800316e:	4603      	mov	r3, r0
 8003170:	e000      	b.n	8003174 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003172:	2302      	movs	r3, #2
  }
}
 8003174:	4618      	mov	r0, r3
 8003176:	3710      	adds	r7, #16
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}

0800317c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b0ba      	sub	sp, #232	@ 0xe8
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	68db      	ldr	r3, [r3, #12]
 8003194:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	695b      	ldr	r3, [r3, #20]
 800319e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80031a2:	2300      	movs	r3, #0
 80031a4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80031a8:	2300      	movs	r3, #0
 80031aa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80031ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031b2:	f003 030f 	and.w	r3, r3, #15
 80031b6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80031ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d10f      	bne.n	80031e2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80031c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031c6:	f003 0320 	and.w	r3, r3, #32
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d009      	beq.n	80031e2 <HAL_UART_IRQHandler+0x66>
 80031ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80031d2:	f003 0320 	and.w	r3, r3, #32
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d003      	beq.n	80031e2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	f000 fc07 	bl	80039ee <UART_Receive_IT>
      return;
 80031e0:	e273      	b.n	80036ca <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80031e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	f000 80de 	beq.w	80033a8 <HAL_UART_IRQHandler+0x22c>
 80031ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80031f0:	f003 0301 	and.w	r3, r3, #1
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d106      	bne.n	8003206 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80031f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80031fc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003200:	2b00      	cmp	r3, #0
 8003202:	f000 80d1 	beq.w	80033a8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003206:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800320a:	f003 0301 	and.w	r3, r3, #1
 800320e:	2b00      	cmp	r3, #0
 8003210:	d00b      	beq.n	800322a <HAL_UART_IRQHandler+0xae>
 8003212:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003216:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800321a:	2b00      	cmp	r3, #0
 800321c:	d005      	beq.n	800322a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003222:	f043 0201 	orr.w	r2, r3, #1
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800322a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800322e:	f003 0304 	and.w	r3, r3, #4
 8003232:	2b00      	cmp	r3, #0
 8003234:	d00b      	beq.n	800324e <HAL_UART_IRQHandler+0xd2>
 8003236:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800323a:	f003 0301 	and.w	r3, r3, #1
 800323e:	2b00      	cmp	r3, #0
 8003240:	d005      	beq.n	800324e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003246:	f043 0202 	orr.w	r2, r3, #2
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800324e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003252:	f003 0302 	and.w	r3, r3, #2
 8003256:	2b00      	cmp	r3, #0
 8003258:	d00b      	beq.n	8003272 <HAL_UART_IRQHandler+0xf6>
 800325a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800325e:	f003 0301 	and.w	r3, r3, #1
 8003262:	2b00      	cmp	r3, #0
 8003264:	d005      	beq.n	8003272 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800326a:	f043 0204 	orr.w	r2, r3, #4
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003272:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003276:	f003 0308 	and.w	r3, r3, #8
 800327a:	2b00      	cmp	r3, #0
 800327c:	d011      	beq.n	80032a2 <HAL_UART_IRQHandler+0x126>
 800327e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003282:	f003 0320 	and.w	r3, r3, #32
 8003286:	2b00      	cmp	r3, #0
 8003288:	d105      	bne.n	8003296 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800328a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800328e:	f003 0301 	and.w	r3, r3, #1
 8003292:	2b00      	cmp	r3, #0
 8003294:	d005      	beq.n	80032a2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800329a:	f043 0208 	orr.w	r2, r3, #8
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	f000 820a 	beq.w	80036c0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80032ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80032b0:	f003 0320 	and.w	r3, r3, #32
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d008      	beq.n	80032ca <HAL_UART_IRQHandler+0x14e>
 80032b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80032bc:	f003 0320 	and.w	r3, r3, #32
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d002      	beq.n	80032ca <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80032c4:	6878      	ldr	r0, [r7, #4]
 80032c6:	f000 fb92 	bl	80039ee <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	695b      	ldr	r3, [r3, #20]
 80032d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032d4:	2b40      	cmp	r3, #64	@ 0x40
 80032d6:	bf0c      	ite	eq
 80032d8:	2301      	moveq	r3, #1
 80032da:	2300      	movne	r3, #0
 80032dc:	b2db      	uxtb	r3, r3
 80032de:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032e6:	f003 0308 	and.w	r3, r3, #8
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d103      	bne.n	80032f6 <HAL_UART_IRQHandler+0x17a>
 80032ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d04f      	beq.n	8003396 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	f000 fa9d 	bl	8003836 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	695b      	ldr	r3, [r3, #20]
 8003302:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003306:	2b40      	cmp	r3, #64	@ 0x40
 8003308:	d141      	bne.n	800338e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	3314      	adds	r3, #20
 8003310:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003314:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003318:	e853 3f00 	ldrex	r3, [r3]
 800331c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003320:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003324:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003328:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	3314      	adds	r3, #20
 8003332:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003336:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800333a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800333e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003342:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003346:	e841 2300 	strex	r3, r2, [r1]
 800334a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800334e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003352:	2b00      	cmp	r3, #0
 8003354:	d1d9      	bne.n	800330a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800335a:	2b00      	cmp	r3, #0
 800335c:	d013      	beq.n	8003386 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003362:	4a8a      	ldr	r2, [pc, #552]	@ (800358c <HAL_UART_IRQHandler+0x410>)
 8003364:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800336a:	4618      	mov	r0, r3
 800336c:	f7fd fff3 	bl	8001356 <HAL_DMA_Abort_IT>
 8003370:	4603      	mov	r3, r0
 8003372:	2b00      	cmp	r3, #0
 8003374:	d016      	beq.n	80033a4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800337a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800337c:	687a      	ldr	r2, [r7, #4]
 800337e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003380:	4610      	mov	r0, r2
 8003382:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003384:	e00e      	b.n	80033a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003386:	6878      	ldr	r0, [r7, #4]
 8003388:	f000 f9ac 	bl	80036e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800338c:	e00a      	b.n	80033a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	f000 f9a8 	bl	80036e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003394:	e006      	b.n	80033a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003396:	6878      	ldr	r0, [r7, #4]
 8003398:	f000 f9a4 	bl	80036e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2200      	movs	r2, #0
 80033a0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80033a2:	e18d      	b.n	80036c0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033a4:	bf00      	nop
    return;
 80033a6:	e18b      	b.n	80036c0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	f040 8167 	bne.w	8003680 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80033b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80033b6:	f003 0310 	and.w	r3, r3, #16
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	f000 8160 	beq.w	8003680 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80033c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80033c4:	f003 0310 	and.w	r3, r3, #16
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	f000 8159 	beq.w	8003680 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80033ce:	2300      	movs	r3, #0
 80033d0:	60bb      	str	r3, [r7, #8]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	60bb      	str	r3, [r7, #8]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	60bb      	str	r3, [r7, #8]
 80033e2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	695b      	ldr	r3, [r3, #20]
 80033ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033ee:	2b40      	cmp	r3, #64	@ 0x40
 80033f0:	f040 80ce 	bne.w	8003590 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003400:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003404:	2b00      	cmp	r3, #0
 8003406:	f000 80a9 	beq.w	800355c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800340e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003412:	429a      	cmp	r2, r3
 8003414:	f080 80a2 	bcs.w	800355c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800341e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003424:	69db      	ldr	r3, [r3, #28]
 8003426:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800342a:	f000 8088 	beq.w	800353e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	330c      	adds	r3, #12
 8003434:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003438:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800343c:	e853 3f00 	ldrex	r3, [r3]
 8003440:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003444:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003448:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800344c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	330c      	adds	r3, #12
 8003456:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800345a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800345e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003462:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003466:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800346a:	e841 2300 	strex	r3, r2, [r1]
 800346e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003472:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003476:	2b00      	cmp	r3, #0
 8003478:	d1d9      	bne.n	800342e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	3314      	adds	r3, #20
 8003480:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003482:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003484:	e853 3f00 	ldrex	r3, [r3]
 8003488:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800348a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800348c:	f023 0301 	bic.w	r3, r3, #1
 8003490:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	3314      	adds	r3, #20
 800349a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800349e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80034a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034a4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80034a6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80034aa:	e841 2300 	strex	r3, r2, [r1]
 80034ae:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80034b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d1e1      	bne.n	800347a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	3314      	adds	r3, #20
 80034bc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034be:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80034c0:	e853 3f00 	ldrex	r3, [r3]
 80034c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80034c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80034c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80034cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	3314      	adds	r3, #20
 80034d6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80034da:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80034dc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034de:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80034e0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80034e2:	e841 2300 	strex	r3, r2, [r1]
 80034e6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80034e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d1e3      	bne.n	80034b6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2220      	movs	r2, #32
 80034f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2200      	movs	r2, #0
 80034fa:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	330c      	adds	r3, #12
 8003502:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003504:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003506:	e853 3f00 	ldrex	r3, [r3]
 800350a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800350c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800350e:	f023 0310 	bic.w	r3, r3, #16
 8003512:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	330c      	adds	r3, #12
 800351c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003520:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003522:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003524:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003526:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003528:	e841 2300 	strex	r3, r2, [r1]
 800352c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800352e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003530:	2b00      	cmp	r3, #0
 8003532:	d1e3      	bne.n	80034fc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003538:	4618      	mov	r0, r3
 800353a:	f7fd fe9c 	bl	8001276 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2202      	movs	r2, #2
 8003542:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800354c:	b29b      	uxth	r3, r3
 800354e:	1ad3      	subs	r3, r2, r3
 8003550:	b29b      	uxth	r3, r3
 8003552:	4619      	mov	r1, r3
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	f000 f8cf 	bl	80036f8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800355a:	e0b3      	b.n	80036c4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003560:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003564:	429a      	cmp	r2, r3
 8003566:	f040 80ad 	bne.w	80036c4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800356e:	69db      	ldr	r3, [r3, #28]
 8003570:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003574:	f040 80a6 	bne.w	80036c4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2202      	movs	r2, #2
 800357c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003582:	4619      	mov	r1, r3
 8003584:	6878      	ldr	r0, [r7, #4]
 8003586:	f000 f8b7 	bl	80036f8 <HAL_UARTEx_RxEventCallback>
      return;
 800358a:	e09b      	b.n	80036c4 <HAL_UART_IRQHandler+0x548>
 800358c:	080038fd 	.word	0x080038fd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003598:	b29b      	uxth	r3, r3
 800359a:	1ad3      	subs	r3, r2, r3
 800359c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80035a4:	b29b      	uxth	r3, r3
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	f000 808e 	beq.w	80036c8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80035ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	f000 8089 	beq.w	80036c8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	330c      	adds	r3, #12
 80035bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035c0:	e853 3f00 	ldrex	r3, [r3]
 80035c4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80035c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80035cc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	330c      	adds	r3, #12
 80035d6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80035da:	647a      	str	r2, [r7, #68]	@ 0x44
 80035dc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035de:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80035e0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80035e2:	e841 2300 	strex	r3, r2, [r1]
 80035e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80035e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d1e3      	bne.n	80035b6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	3314      	adds	r3, #20
 80035f4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035f8:	e853 3f00 	ldrex	r3, [r3]
 80035fc:	623b      	str	r3, [r7, #32]
   return(result);
 80035fe:	6a3b      	ldr	r3, [r7, #32]
 8003600:	f023 0301 	bic.w	r3, r3, #1
 8003604:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	3314      	adds	r3, #20
 800360e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003612:	633a      	str	r2, [r7, #48]	@ 0x30
 8003614:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003616:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003618:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800361a:	e841 2300 	strex	r3, r2, [r1]
 800361e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003622:	2b00      	cmp	r3, #0
 8003624:	d1e3      	bne.n	80035ee <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2220      	movs	r2, #32
 800362a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2200      	movs	r2, #0
 8003632:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	330c      	adds	r3, #12
 800363a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	e853 3f00 	ldrex	r3, [r3]
 8003642:	60fb      	str	r3, [r7, #12]
   return(result);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	f023 0310 	bic.w	r3, r3, #16
 800364a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	330c      	adds	r3, #12
 8003654:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003658:	61fa      	str	r2, [r7, #28]
 800365a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800365c:	69b9      	ldr	r1, [r7, #24]
 800365e:	69fa      	ldr	r2, [r7, #28]
 8003660:	e841 2300 	strex	r3, r2, [r1]
 8003664:	617b      	str	r3, [r7, #20]
   return(result);
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d1e3      	bne.n	8003634 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2202      	movs	r2, #2
 8003670:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003672:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003676:	4619      	mov	r1, r3
 8003678:	6878      	ldr	r0, [r7, #4]
 800367a:	f000 f83d 	bl	80036f8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800367e:	e023      	b.n	80036c8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003680:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003684:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003688:	2b00      	cmp	r3, #0
 800368a:	d009      	beq.n	80036a0 <HAL_UART_IRQHandler+0x524>
 800368c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003690:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003694:	2b00      	cmp	r3, #0
 8003696:	d003      	beq.n	80036a0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8003698:	6878      	ldr	r0, [r7, #4]
 800369a:	f000 f940 	bl	800391e <UART_Transmit_IT>
    return;
 800369e:	e014      	b.n	80036ca <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80036a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d00e      	beq.n	80036ca <HAL_UART_IRQHandler+0x54e>
 80036ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80036b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d008      	beq.n	80036ca <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80036b8:	6878      	ldr	r0, [r7, #4]
 80036ba:	f000 f980 	bl	80039be <UART_EndTransmit_IT>
    return;
 80036be:	e004      	b.n	80036ca <HAL_UART_IRQHandler+0x54e>
    return;
 80036c0:	bf00      	nop
 80036c2:	e002      	b.n	80036ca <HAL_UART_IRQHandler+0x54e>
      return;
 80036c4:	bf00      	nop
 80036c6:	e000      	b.n	80036ca <HAL_UART_IRQHandler+0x54e>
      return;
 80036c8:	bf00      	nop
  }
}
 80036ca:	37e8      	adds	r7, #232	@ 0xe8
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bd80      	pop	{r7, pc}

080036d0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b083      	sub	sp, #12
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80036d8:	bf00      	nop
 80036da:	370c      	adds	r7, #12
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr

080036e4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80036ec:	bf00      	nop
 80036ee:	370c      	adds	r7, #12
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr

080036f8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b083      	sub	sp, #12
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
 8003700:	460b      	mov	r3, r1
 8003702:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003704:	bf00      	nop
 8003706:	370c      	adds	r7, #12
 8003708:	46bd      	mov	sp, r7
 800370a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370e:	4770      	bx	lr

08003710 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b086      	sub	sp, #24
 8003714:	af00      	add	r7, sp, #0
 8003716:	60f8      	str	r0, [r7, #12]
 8003718:	60b9      	str	r1, [r7, #8]
 800371a:	603b      	str	r3, [r7, #0]
 800371c:	4613      	mov	r3, r2
 800371e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003720:	e03b      	b.n	800379a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003722:	6a3b      	ldr	r3, [r7, #32]
 8003724:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003728:	d037      	beq.n	800379a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800372a:	f7fd fc63 	bl	8000ff4 <HAL_GetTick>
 800372e:	4602      	mov	r2, r0
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	1ad3      	subs	r3, r2, r3
 8003734:	6a3a      	ldr	r2, [r7, #32]
 8003736:	429a      	cmp	r2, r3
 8003738:	d302      	bcc.n	8003740 <UART_WaitOnFlagUntilTimeout+0x30>
 800373a:	6a3b      	ldr	r3, [r7, #32]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d101      	bne.n	8003744 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003740:	2303      	movs	r3, #3
 8003742:	e03a      	b.n	80037ba <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	68db      	ldr	r3, [r3, #12]
 800374a:	f003 0304 	and.w	r3, r3, #4
 800374e:	2b00      	cmp	r3, #0
 8003750:	d023      	beq.n	800379a <UART_WaitOnFlagUntilTimeout+0x8a>
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	2b80      	cmp	r3, #128	@ 0x80
 8003756:	d020      	beq.n	800379a <UART_WaitOnFlagUntilTimeout+0x8a>
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	2b40      	cmp	r3, #64	@ 0x40
 800375c:	d01d      	beq.n	800379a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 0308 	and.w	r3, r3, #8
 8003768:	2b08      	cmp	r3, #8
 800376a:	d116      	bne.n	800379a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800376c:	2300      	movs	r3, #0
 800376e:	617b      	str	r3, [r7, #20]
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	617b      	str	r3, [r7, #20]
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	617b      	str	r3, [r7, #20]
 8003780:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003782:	68f8      	ldr	r0, [r7, #12]
 8003784:	f000 f857 	bl	8003836 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	2208      	movs	r2, #8
 800378c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	2200      	movs	r2, #0
 8003792:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003796:	2301      	movs	r3, #1
 8003798:	e00f      	b.n	80037ba <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	681a      	ldr	r2, [r3, #0]
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	4013      	ands	r3, r2
 80037a4:	68ba      	ldr	r2, [r7, #8]
 80037a6:	429a      	cmp	r2, r3
 80037a8:	bf0c      	ite	eq
 80037aa:	2301      	moveq	r3, #1
 80037ac:	2300      	movne	r3, #0
 80037ae:	b2db      	uxtb	r3, r3
 80037b0:	461a      	mov	r2, r3
 80037b2:	79fb      	ldrb	r3, [r7, #7]
 80037b4:	429a      	cmp	r2, r3
 80037b6:	d0b4      	beq.n	8003722 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80037b8:	2300      	movs	r3, #0
}
 80037ba:	4618      	mov	r0, r3
 80037bc:	3718      	adds	r7, #24
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}

080037c2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80037c2:	b480      	push	{r7}
 80037c4:	b085      	sub	sp, #20
 80037c6:	af00      	add	r7, sp, #0
 80037c8:	60f8      	str	r0, [r7, #12]
 80037ca:	60b9      	str	r1, [r7, #8]
 80037cc:	4613      	mov	r3, r2
 80037ce:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	68ba      	ldr	r2, [r7, #8]
 80037d4:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	88fa      	ldrh	r2, [r7, #6]
 80037da:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	88fa      	ldrh	r2, [r7, #6]
 80037e0:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	2200      	movs	r2, #0
 80037e6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	2222      	movs	r2, #34	@ 0x22
 80037ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	691b      	ldr	r3, [r3, #16]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d007      	beq.n	8003808 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	68da      	ldr	r2, [r3, #12]
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003806:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	695a      	ldr	r2, [r3, #20]
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f042 0201 	orr.w	r2, r2, #1
 8003816:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	68da      	ldr	r2, [r3, #12]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f042 0220 	orr.w	r2, r2, #32
 8003826:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003828:	2300      	movs	r3, #0
}
 800382a:	4618      	mov	r0, r3
 800382c:	3714      	adds	r7, #20
 800382e:	46bd      	mov	sp, r7
 8003830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003834:	4770      	bx	lr

08003836 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003836:	b480      	push	{r7}
 8003838:	b095      	sub	sp, #84	@ 0x54
 800383a:	af00      	add	r7, sp, #0
 800383c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	330c      	adds	r3, #12
 8003844:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003846:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003848:	e853 3f00 	ldrex	r3, [r3]
 800384c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800384e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003850:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003854:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	330c      	adds	r3, #12
 800385c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800385e:	643a      	str	r2, [r7, #64]	@ 0x40
 8003860:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003862:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003864:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003866:	e841 2300 	strex	r3, r2, [r1]
 800386a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800386c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800386e:	2b00      	cmp	r3, #0
 8003870:	d1e5      	bne.n	800383e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	3314      	adds	r3, #20
 8003878:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800387a:	6a3b      	ldr	r3, [r7, #32]
 800387c:	e853 3f00 	ldrex	r3, [r3]
 8003880:	61fb      	str	r3, [r7, #28]
   return(result);
 8003882:	69fb      	ldr	r3, [r7, #28]
 8003884:	f023 0301 	bic.w	r3, r3, #1
 8003888:	64bb      	str	r3, [r7, #72]	@ 0x48
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	3314      	adds	r3, #20
 8003890:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003892:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003894:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003896:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003898:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800389a:	e841 2300 	strex	r3, r2, [r1]
 800389e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80038a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d1e5      	bne.n	8003872 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038aa:	2b01      	cmp	r3, #1
 80038ac:	d119      	bne.n	80038e2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	330c      	adds	r3, #12
 80038b4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	e853 3f00 	ldrex	r3, [r3]
 80038bc:	60bb      	str	r3, [r7, #8]
   return(result);
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	f023 0310 	bic.w	r3, r3, #16
 80038c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	330c      	adds	r3, #12
 80038cc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80038ce:	61ba      	str	r2, [r7, #24]
 80038d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038d2:	6979      	ldr	r1, [r7, #20]
 80038d4:	69ba      	ldr	r2, [r7, #24]
 80038d6:	e841 2300 	strex	r3, r2, [r1]
 80038da:	613b      	str	r3, [r7, #16]
   return(result);
 80038dc:	693b      	ldr	r3, [r7, #16]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d1e5      	bne.n	80038ae <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2220      	movs	r2, #32
 80038e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2200      	movs	r2, #0
 80038ee:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80038f0:	bf00      	nop
 80038f2:	3754      	adds	r7, #84	@ 0x54
 80038f4:	46bd      	mov	sp, r7
 80038f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fa:	4770      	bx	lr

080038fc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b084      	sub	sp, #16
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003908:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2200      	movs	r2, #0
 800390e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003910:	68f8      	ldr	r0, [r7, #12]
 8003912:	f7ff fee7 	bl	80036e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003916:	bf00      	nop
 8003918:	3710      	adds	r7, #16
 800391a:	46bd      	mov	sp, r7
 800391c:	bd80      	pop	{r7, pc}

0800391e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800391e:	b480      	push	{r7}
 8003920:	b085      	sub	sp, #20
 8003922:	af00      	add	r7, sp, #0
 8003924:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800392c:	b2db      	uxtb	r3, r3
 800392e:	2b21      	cmp	r3, #33	@ 0x21
 8003930:	d13e      	bne.n	80039b0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	689b      	ldr	r3, [r3, #8]
 8003936:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800393a:	d114      	bne.n	8003966 <UART_Transmit_IT+0x48>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	691b      	ldr	r3, [r3, #16]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d110      	bne.n	8003966 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6a1b      	ldr	r3, [r3, #32]
 8003948:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	881b      	ldrh	r3, [r3, #0]
 800394e:	461a      	mov	r2, r3
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003958:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6a1b      	ldr	r3, [r3, #32]
 800395e:	1c9a      	adds	r2, r3, #2
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	621a      	str	r2, [r3, #32]
 8003964:	e008      	b.n	8003978 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6a1b      	ldr	r3, [r3, #32]
 800396a:	1c59      	adds	r1, r3, #1
 800396c:	687a      	ldr	r2, [r7, #4]
 800396e:	6211      	str	r1, [r2, #32]
 8003970:	781a      	ldrb	r2, [r3, #0]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800397c:	b29b      	uxth	r3, r3
 800397e:	3b01      	subs	r3, #1
 8003980:	b29b      	uxth	r3, r3
 8003982:	687a      	ldr	r2, [r7, #4]
 8003984:	4619      	mov	r1, r3
 8003986:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003988:	2b00      	cmp	r3, #0
 800398a:	d10f      	bne.n	80039ac <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	68da      	ldr	r2, [r3, #12]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800399a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	68da      	ldr	r2, [r3, #12]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80039aa:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80039ac:	2300      	movs	r3, #0
 80039ae:	e000      	b.n	80039b2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80039b0:	2302      	movs	r3, #2
  }
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	3714      	adds	r7, #20
 80039b6:	46bd      	mov	sp, r7
 80039b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039bc:	4770      	bx	lr

080039be <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80039be:	b580      	push	{r7, lr}
 80039c0:	b082      	sub	sp, #8
 80039c2:	af00      	add	r7, sp, #0
 80039c4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	68da      	ldr	r2, [r3, #12]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80039d4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2220      	movs	r2, #32
 80039da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80039de:	6878      	ldr	r0, [r7, #4]
 80039e0:	f7ff fe76 	bl	80036d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80039e4:	2300      	movs	r3, #0
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3708      	adds	r7, #8
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}

080039ee <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80039ee:	b580      	push	{r7, lr}
 80039f0:	b08c      	sub	sp, #48	@ 0x30
 80039f2:	af00      	add	r7, sp, #0
 80039f4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80039f6:	2300      	movs	r3, #0
 80039f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80039fa:	2300      	movs	r3, #0
 80039fc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	2b22      	cmp	r3, #34	@ 0x22
 8003a08:	f040 80aa 	bne.w	8003b60 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	689b      	ldr	r3, [r3, #8]
 8003a10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a14:	d115      	bne.n	8003a42 <UART_Receive_IT+0x54>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	691b      	ldr	r3, [r3, #16]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d111      	bne.n	8003a42 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a22:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	b29b      	uxth	r3, r3
 8003a2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a30:	b29a      	uxth	r2, r3
 8003a32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a34:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a3a:	1c9a      	adds	r2, r3, #2
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003a40:	e024      	b.n	8003a8c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a46:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a50:	d007      	beq.n	8003a62 <UART_Receive_IT+0x74>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d10a      	bne.n	8003a70 <UART_Receive_IT+0x82>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	691b      	ldr	r3, [r3, #16]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d106      	bne.n	8003a70 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	b2da      	uxtb	r2, r3
 8003a6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a6c:	701a      	strb	r2, [r3, #0]
 8003a6e:	e008      	b.n	8003a82 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	b2db      	uxtb	r3, r3
 8003a78:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003a7c:	b2da      	uxtb	r2, r3
 8003a7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a80:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a86:	1c5a      	adds	r2, r3, #1
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003a90:	b29b      	uxth	r3, r3
 8003a92:	3b01      	subs	r3, #1
 8003a94:	b29b      	uxth	r3, r3
 8003a96:	687a      	ldr	r2, [r7, #4]
 8003a98:	4619      	mov	r1, r3
 8003a9a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d15d      	bne.n	8003b5c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	68da      	ldr	r2, [r3, #12]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f022 0220 	bic.w	r2, r2, #32
 8003aae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	68da      	ldr	r2, [r3, #12]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003abe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	695a      	ldr	r2, [r3, #20]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f022 0201 	bic.w	r2, r2, #1
 8003ace:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2220      	movs	r2, #32
 8003ad4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2200      	movs	r2, #0
 8003adc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d135      	bne.n	8003b52 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	330c      	adds	r3, #12
 8003af2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	e853 3f00 	ldrex	r3, [r3]
 8003afa:	613b      	str	r3, [r7, #16]
   return(result);
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	f023 0310 	bic.w	r3, r3, #16
 8003b02:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	330c      	adds	r3, #12
 8003b0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b0c:	623a      	str	r2, [r7, #32]
 8003b0e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b10:	69f9      	ldr	r1, [r7, #28]
 8003b12:	6a3a      	ldr	r2, [r7, #32]
 8003b14:	e841 2300 	strex	r3, r2, [r1]
 8003b18:	61bb      	str	r3, [r7, #24]
   return(result);
 8003b1a:	69bb      	ldr	r3, [r7, #24]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d1e5      	bne.n	8003aec <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f003 0310 	and.w	r3, r3, #16
 8003b2a:	2b10      	cmp	r3, #16
 8003b2c:	d10a      	bne.n	8003b44 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003b2e:	2300      	movs	r3, #0
 8003b30:	60fb      	str	r3, [r7, #12]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	60fb      	str	r3, [r7, #12]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	60fb      	str	r3, [r7, #12]
 8003b42:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003b48:	4619      	mov	r1, r3
 8003b4a:	6878      	ldr	r0, [r7, #4]
 8003b4c:	f7ff fdd4 	bl	80036f8 <HAL_UARTEx_RxEventCallback>
 8003b50:	e002      	b.n	8003b58 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003b52:	6878      	ldr	r0, [r7, #4]
 8003b54:	f7fc fe62 	bl	800081c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	e002      	b.n	8003b62 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	e000      	b.n	8003b62 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003b60:	2302      	movs	r3, #2
  }
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	3730      	adds	r7, #48	@ 0x30
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}
	...

08003b6c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b70:	b0c0      	sub	sp, #256	@ 0x100
 8003b72:	af00      	add	r7, sp, #0
 8003b74:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	691b      	ldr	r3, [r3, #16]
 8003b80:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003b84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b88:	68d9      	ldr	r1, [r3, #12]
 8003b8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	ea40 0301 	orr.w	r3, r0, r1
 8003b94:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003b96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b9a:	689a      	ldr	r2, [r3, #8]
 8003b9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ba0:	691b      	ldr	r3, [r3, #16]
 8003ba2:	431a      	orrs	r2, r3
 8003ba4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ba8:	695b      	ldr	r3, [r3, #20]
 8003baa:	431a      	orrs	r2, r3
 8003bac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bb0:	69db      	ldr	r3, [r3, #28]
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003bb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	68db      	ldr	r3, [r3, #12]
 8003bc0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003bc4:	f021 010c 	bic.w	r1, r1, #12
 8003bc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bcc:	681a      	ldr	r2, [r3, #0]
 8003bce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003bd2:	430b      	orrs	r3, r1
 8003bd4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003bd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	695b      	ldr	r3, [r3, #20]
 8003bde:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003be2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003be6:	6999      	ldr	r1, [r3, #24]
 8003be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bec:	681a      	ldr	r2, [r3, #0]
 8003bee:	ea40 0301 	orr.w	r3, r0, r1
 8003bf2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	4b8f      	ldr	r3, [pc, #572]	@ (8003e38 <UART_SetConfig+0x2cc>)
 8003bfc:	429a      	cmp	r2, r3
 8003bfe:	d005      	beq.n	8003c0c <UART_SetConfig+0xa0>
 8003c00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	4b8d      	ldr	r3, [pc, #564]	@ (8003e3c <UART_SetConfig+0x2d0>)
 8003c08:	429a      	cmp	r2, r3
 8003c0a:	d104      	bne.n	8003c16 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003c0c:	f7ff f9a2 	bl	8002f54 <HAL_RCC_GetPCLK2Freq>
 8003c10:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003c14:	e003      	b.n	8003c1e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003c16:	f7ff f989 	bl	8002f2c <HAL_RCC_GetPCLK1Freq>
 8003c1a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c22:	69db      	ldr	r3, [r3, #28]
 8003c24:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c28:	f040 810c 	bne.w	8003e44 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003c2c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c30:	2200      	movs	r2, #0
 8003c32:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003c36:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003c3a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003c3e:	4622      	mov	r2, r4
 8003c40:	462b      	mov	r3, r5
 8003c42:	1891      	adds	r1, r2, r2
 8003c44:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003c46:	415b      	adcs	r3, r3
 8003c48:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003c4a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003c4e:	4621      	mov	r1, r4
 8003c50:	eb12 0801 	adds.w	r8, r2, r1
 8003c54:	4629      	mov	r1, r5
 8003c56:	eb43 0901 	adc.w	r9, r3, r1
 8003c5a:	f04f 0200 	mov.w	r2, #0
 8003c5e:	f04f 0300 	mov.w	r3, #0
 8003c62:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003c66:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003c6a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003c6e:	4690      	mov	r8, r2
 8003c70:	4699      	mov	r9, r3
 8003c72:	4623      	mov	r3, r4
 8003c74:	eb18 0303 	adds.w	r3, r8, r3
 8003c78:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003c7c:	462b      	mov	r3, r5
 8003c7e:	eb49 0303 	adc.w	r3, r9, r3
 8003c82:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003c86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003c92:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003c96:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003c9a:	460b      	mov	r3, r1
 8003c9c:	18db      	adds	r3, r3, r3
 8003c9e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003ca0:	4613      	mov	r3, r2
 8003ca2:	eb42 0303 	adc.w	r3, r2, r3
 8003ca6:	657b      	str	r3, [r7, #84]	@ 0x54
 8003ca8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003cac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003cb0:	f7fc faee 	bl	8000290 <__aeabi_uldivmod>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	460b      	mov	r3, r1
 8003cb8:	4b61      	ldr	r3, [pc, #388]	@ (8003e40 <UART_SetConfig+0x2d4>)
 8003cba:	fba3 2302 	umull	r2, r3, r3, r2
 8003cbe:	095b      	lsrs	r3, r3, #5
 8003cc0:	011c      	lsls	r4, r3, #4
 8003cc2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003ccc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003cd0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003cd4:	4642      	mov	r2, r8
 8003cd6:	464b      	mov	r3, r9
 8003cd8:	1891      	adds	r1, r2, r2
 8003cda:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003cdc:	415b      	adcs	r3, r3
 8003cde:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ce0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003ce4:	4641      	mov	r1, r8
 8003ce6:	eb12 0a01 	adds.w	sl, r2, r1
 8003cea:	4649      	mov	r1, r9
 8003cec:	eb43 0b01 	adc.w	fp, r3, r1
 8003cf0:	f04f 0200 	mov.w	r2, #0
 8003cf4:	f04f 0300 	mov.w	r3, #0
 8003cf8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003cfc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003d00:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003d04:	4692      	mov	sl, r2
 8003d06:	469b      	mov	fp, r3
 8003d08:	4643      	mov	r3, r8
 8003d0a:	eb1a 0303 	adds.w	r3, sl, r3
 8003d0e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003d12:	464b      	mov	r3, r9
 8003d14:	eb4b 0303 	adc.w	r3, fp, r3
 8003d18:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003d1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	2200      	movs	r2, #0
 8003d24:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003d28:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003d2c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003d30:	460b      	mov	r3, r1
 8003d32:	18db      	adds	r3, r3, r3
 8003d34:	643b      	str	r3, [r7, #64]	@ 0x40
 8003d36:	4613      	mov	r3, r2
 8003d38:	eb42 0303 	adc.w	r3, r2, r3
 8003d3c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d3e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003d42:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003d46:	f7fc faa3 	bl	8000290 <__aeabi_uldivmod>
 8003d4a:	4602      	mov	r2, r0
 8003d4c:	460b      	mov	r3, r1
 8003d4e:	4611      	mov	r1, r2
 8003d50:	4b3b      	ldr	r3, [pc, #236]	@ (8003e40 <UART_SetConfig+0x2d4>)
 8003d52:	fba3 2301 	umull	r2, r3, r3, r1
 8003d56:	095b      	lsrs	r3, r3, #5
 8003d58:	2264      	movs	r2, #100	@ 0x64
 8003d5a:	fb02 f303 	mul.w	r3, r2, r3
 8003d5e:	1acb      	subs	r3, r1, r3
 8003d60:	00db      	lsls	r3, r3, #3
 8003d62:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003d66:	4b36      	ldr	r3, [pc, #216]	@ (8003e40 <UART_SetConfig+0x2d4>)
 8003d68:	fba3 2302 	umull	r2, r3, r3, r2
 8003d6c:	095b      	lsrs	r3, r3, #5
 8003d6e:	005b      	lsls	r3, r3, #1
 8003d70:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003d74:	441c      	add	r4, r3
 8003d76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003d80:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003d84:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003d88:	4642      	mov	r2, r8
 8003d8a:	464b      	mov	r3, r9
 8003d8c:	1891      	adds	r1, r2, r2
 8003d8e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003d90:	415b      	adcs	r3, r3
 8003d92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d94:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003d98:	4641      	mov	r1, r8
 8003d9a:	1851      	adds	r1, r2, r1
 8003d9c:	6339      	str	r1, [r7, #48]	@ 0x30
 8003d9e:	4649      	mov	r1, r9
 8003da0:	414b      	adcs	r3, r1
 8003da2:	637b      	str	r3, [r7, #52]	@ 0x34
 8003da4:	f04f 0200 	mov.w	r2, #0
 8003da8:	f04f 0300 	mov.w	r3, #0
 8003dac:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003db0:	4659      	mov	r1, fp
 8003db2:	00cb      	lsls	r3, r1, #3
 8003db4:	4651      	mov	r1, sl
 8003db6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003dba:	4651      	mov	r1, sl
 8003dbc:	00ca      	lsls	r2, r1, #3
 8003dbe:	4610      	mov	r0, r2
 8003dc0:	4619      	mov	r1, r3
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	4642      	mov	r2, r8
 8003dc6:	189b      	adds	r3, r3, r2
 8003dc8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003dcc:	464b      	mov	r3, r9
 8003dce:	460a      	mov	r2, r1
 8003dd0:	eb42 0303 	adc.w	r3, r2, r3
 8003dd4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003dd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	2200      	movs	r2, #0
 8003de0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003de4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003de8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003dec:	460b      	mov	r3, r1
 8003dee:	18db      	adds	r3, r3, r3
 8003df0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003df2:	4613      	mov	r3, r2
 8003df4:	eb42 0303 	adc.w	r3, r2, r3
 8003df8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003dfa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003dfe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003e02:	f7fc fa45 	bl	8000290 <__aeabi_uldivmod>
 8003e06:	4602      	mov	r2, r0
 8003e08:	460b      	mov	r3, r1
 8003e0a:	4b0d      	ldr	r3, [pc, #52]	@ (8003e40 <UART_SetConfig+0x2d4>)
 8003e0c:	fba3 1302 	umull	r1, r3, r3, r2
 8003e10:	095b      	lsrs	r3, r3, #5
 8003e12:	2164      	movs	r1, #100	@ 0x64
 8003e14:	fb01 f303 	mul.w	r3, r1, r3
 8003e18:	1ad3      	subs	r3, r2, r3
 8003e1a:	00db      	lsls	r3, r3, #3
 8003e1c:	3332      	adds	r3, #50	@ 0x32
 8003e1e:	4a08      	ldr	r2, [pc, #32]	@ (8003e40 <UART_SetConfig+0x2d4>)
 8003e20:	fba2 2303 	umull	r2, r3, r2, r3
 8003e24:	095b      	lsrs	r3, r3, #5
 8003e26:	f003 0207 	and.w	r2, r3, #7
 8003e2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4422      	add	r2, r4
 8003e32:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003e34:	e106      	b.n	8004044 <UART_SetConfig+0x4d8>
 8003e36:	bf00      	nop
 8003e38:	40011000 	.word	0x40011000
 8003e3c:	40011400 	.word	0x40011400
 8003e40:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003e44:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e48:	2200      	movs	r2, #0
 8003e4a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003e4e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003e52:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003e56:	4642      	mov	r2, r8
 8003e58:	464b      	mov	r3, r9
 8003e5a:	1891      	adds	r1, r2, r2
 8003e5c:	6239      	str	r1, [r7, #32]
 8003e5e:	415b      	adcs	r3, r3
 8003e60:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e62:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003e66:	4641      	mov	r1, r8
 8003e68:	1854      	adds	r4, r2, r1
 8003e6a:	4649      	mov	r1, r9
 8003e6c:	eb43 0501 	adc.w	r5, r3, r1
 8003e70:	f04f 0200 	mov.w	r2, #0
 8003e74:	f04f 0300 	mov.w	r3, #0
 8003e78:	00eb      	lsls	r3, r5, #3
 8003e7a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e7e:	00e2      	lsls	r2, r4, #3
 8003e80:	4614      	mov	r4, r2
 8003e82:	461d      	mov	r5, r3
 8003e84:	4643      	mov	r3, r8
 8003e86:	18e3      	adds	r3, r4, r3
 8003e88:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003e8c:	464b      	mov	r3, r9
 8003e8e:	eb45 0303 	adc.w	r3, r5, r3
 8003e92:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003e96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003ea2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003ea6:	f04f 0200 	mov.w	r2, #0
 8003eaa:	f04f 0300 	mov.w	r3, #0
 8003eae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003eb2:	4629      	mov	r1, r5
 8003eb4:	008b      	lsls	r3, r1, #2
 8003eb6:	4621      	mov	r1, r4
 8003eb8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003ebc:	4621      	mov	r1, r4
 8003ebe:	008a      	lsls	r2, r1, #2
 8003ec0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003ec4:	f7fc f9e4 	bl	8000290 <__aeabi_uldivmod>
 8003ec8:	4602      	mov	r2, r0
 8003eca:	460b      	mov	r3, r1
 8003ecc:	4b60      	ldr	r3, [pc, #384]	@ (8004050 <UART_SetConfig+0x4e4>)
 8003ece:	fba3 2302 	umull	r2, r3, r3, r2
 8003ed2:	095b      	lsrs	r3, r3, #5
 8003ed4:	011c      	lsls	r4, r3, #4
 8003ed6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003eda:	2200      	movs	r2, #0
 8003edc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003ee0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003ee4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003ee8:	4642      	mov	r2, r8
 8003eea:	464b      	mov	r3, r9
 8003eec:	1891      	adds	r1, r2, r2
 8003eee:	61b9      	str	r1, [r7, #24]
 8003ef0:	415b      	adcs	r3, r3
 8003ef2:	61fb      	str	r3, [r7, #28]
 8003ef4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ef8:	4641      	mov	r1, r8
 8003efa:	1851      	adds	r1, r2, r1
 8003efc:	6139      	str	r1, [r7, #16]
 8003efe:	4649      	mov	r1, r9
 8003f00:	414b      	adcs	r3, r1
 8003f02:	617b      	str	r3, [r7, #20]
 8003f04:	f04f 0200 	mov.w	r2, #0
 8003f08:	f04f 0300 	mov.w	r3, #0
 8003f0c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003f10:	4659      	mov	r1, fp
 8003f12:	00cb      	lsls	r3, r1, #3
 8003f14:	4651      	mov	r1, sl
 8003f16:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003f1a:	4651      	mov	r1, sl
 8003f1c:	00ca      	lsls	r2, r1, #3
 8003f1e:	4610      	mov	r0, r2
 8003f20:	4619      	mov	r1, r3
 8003f22:	4603      	mov	r3, r0
 8003f24:	4642      	mov	r2, r8
 8003f26:	189b      	adds	r3, r3, r2
 8003f28:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003f2c:	464b      	mov	r3, r9
 8003f2e:	460a      	mov	r2, r1
 8003f30:	eb42 0303 	adc.w	r3, r2, r3
 8003f34:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003f38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003f42:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003f44:	f04f 0200 	mov.w	r2, #0
 8003f48:	f04f 0300 	mov.w	r3, #0
 8003f4c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003f50:	4649      	mov	r1, r9
 8003f52:	008b      	lsls	r3, r1, #2
 8003f54:	4641      	mov	r1, r8
 8003f56:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003f5a:	4641      	mov	r1, r8
 8003f5c:	008a      	lsls	r2, r1, #2
 8003f5e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003f62:	f7fc f995 	bl	8000290 <__aeabi_uldivmod>
 8003f66:	4602      	mov	r2, r0
 8003f68:	460b      	mov	r3, r1
 8003f6a:	4611      	mov	r1, r2
 8003f6c:	4b38      	ldr	r3, [pc, #224]	@ (8004050 <UART_SetConfig+0x4e4>)
 8003f6e:	fba3 2301 	umull	r2, r3, r3, r1
 8003f72:	095b      	lsrs	r3, r3, #5
 8003f74:	2264      	movs	r2, #100	@ 0x64
 8003f76:	fb02 f303 	mul.w	r3, r2, r3
 8003f7a:	1acb      	subs	r3, r1, r3
 8003f7c:	011b      	lsls	r3, r3, #4
 8003f7e:	3332      	adds	r3, #50	@ 0x32
 8003f80:	4a33      	ldr	r2, [pc, #204]	@ (8004050 <UART_SetConfig+0x4e4>)
 8003f82:	fba2 2303 	umull	r2, r3, r2, r3
 8003f86:	095b      	lsrs	r3, r3, #5
 8003f88:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f8c:	441c      	add	r4, r3
 8003f8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f92:	2200      	movs	r2, #0
 8003f94:	673b      	str	r3, [r7, #112]	@ 0x70
 8003f96:	677a      	str	r2, [r7, #116]	@ 0x74
 8003f98:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003f9c:	4642      	mov	r2, r8
 8003f9e:	464b      	mov	r3, r9
 8003fa0:	1891      	adds	r1, r2, r2
 8003fa2:	60b9      	str	r1, [r7, #8]
 8003fa4:	415b      	adcs	r3, r3
 8003fa6:	60fb      	str	r3, [r7, #12]
 8003fa8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003fac:	4641      	mov	r1, r8
 8003fae:	1851      	adds	r1, r2, r1
 8003fb0:	6039      	str	r1, [r7, #0]
 8003fb2:	4649      	mov	r1, r9
 8003fb4:	414b      	adcs	r3, r1
 8003fb6:	607b      	str	r3, [r7, #4]
 8003fb8:	f04f 0200 	mov.w	r2, #0
 8003fbc:	f04f 0300 	mov.w	r3, #0
 8003fc0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003fc4:	4659      	mov	r1, fp
 8003fc6:	00cb      	lsls	r3, r1, #3
 8003fc8:	4651      	mov	r1, sl
 8003fca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003fce:	4651      	mov	r1, sl
 8003fd0:	00ca      	lsls	r2, r1, #3
 8003fd2:	4610      	mov	r0, r2
 8003fd4:	4619      	mov	r1, r3
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	4642      	mov	r2, r8
 8003fda:	189b      	adds	r3, r3, r2
 8003fdc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003fde:	464b      	mov	r3, r9
 8003fe0:	460a      	mov	r2, r1
 8003fe2:	eb42 0303 	adc.w	r3, r2, r3
 8003fe6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003fe8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	663b      	str	r3, [r7, #96]	@ 0x60
 8003ff2:	667a      	str	r2, [r7, #100]	@ 0x64
 8003ff4:	f04f 0200 	mov.w	r2, #0
 8003ff8:	f04f 0300 	mov.w	r3, #0
 8003ffc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004000:	4649      	mov	r1, r9
 8004002:	008b      	lsls	r3, r1, #2
 8004004:	4641      	mov	r1, r8
 8004006:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800400a:	4641      	mov	r1, r8
 800400c:	008a      	lsls	r2, r1, #2
 800400e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004012:	f7fc f93d 	bl	8000290 <__aeabi_uldivmod>
 8004016:	4602      	mov	r2, r0
 8004018:	460b      	mov	r3, r1
 800401a:	4b0d      	ldr	r3, [pc, #52]	@ (8004050 <UART_SetConfig+0x4e4>)
 800401c:	fba3 1302 	umull	r1, r3, r3, r2
 8004020:	095b      	lsrs	r3, r3, #5
 8004022:	2164      	movs	r1, #100	@ 0x64
 8004024:	fb01 f303 	mul.w	r3, r1, r3
 8004028:	1ad3      	subs	r3, r2, r3
 800402a:	011b      	lsls	r3, r3, #4
 800402c:	3332      	adds	r3, #50	@ 0x32
 800402e:	4a08      	ldr	r2, [pc, #32]	@ (8004050 <UART_SetConfig+0x4e4>)
 8004030:	fba2 2303 	umull	r2, r3, r2, r3
 8004034:	095b      	lsrs	r3, r3, #5
 8004036:	f003 020f 	and.w	r2, r3, #15
 800403a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4422      	add	r2, r4
 8004042:	609a      	str	r2, [r3, #8]
}
 8004044:	bf00      	nop
 8004046:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800404a:	46bd      	mov	sp, r7
 800404c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004050:	51eb851f 	.word	0x51eb851f

08004054 <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b084      	sub	sp, #16
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
 800405c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800405e:	2300      	movs	r3, #0
 8004060:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 8004062:	6839      	ldr	r1, [r7, #0]
 8004064:	6878      	ldr	r0, [r7, #4]
 8004066:	f001 fc7c 	bl	8005962 <VL53L0X_get_offset_calibration_data_micro_meter>
 800406a:	4603      	mov	r3, r0
 800406c:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 800406e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004072:	4618      	mov	r0, r3
 8004074:	3710      	adds	r7, #16
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}
	...

0800407c <VL53L0X_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 800407c:	b5b0      	push	{r4, r5, r7, lr}
 800407e:	b096      	sub	sp, #88	@ 0x58
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004084:	2300      	movs	r3, #0
 8004086:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 800408a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800408e:	2b00      	cmp	r3, #0
 8004090:	d107      	bne.n	80040a2 <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 8004092:	2200      	movs	r2, #0
 8004094:	2188      	movs	r1, #136	@ 0x88
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	f004 fbd6 	bl	8008848 <VL53L0X_WrByte>
 800409c:	4603      	mov	r3, r0
 800409e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2200      	movs	r2, #0
 80040a6:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80040b0:	f8a3 2152 	strh.w	r2, [r3, #338]	@ 0x152

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80040ba:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	4a9e      	ldr	r2, [pc, #632]	@ (800433c <VL53L0X_DataInit+0x2c0>)
 80040c2:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	4a9d      	ldr	r2, [pc, #628]	@ (8004340 <VL53L0X_DataInit+0x2c4>)
 80040ca:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2200      	movs	r2, #0
 80040d2:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 80040d4:	f107 0310 	add.w	r3, r7, #16
 80040d8:	4619      	mov	r1, r3
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	f000 fab2 	bl	8004644 <VL53L0X_GetDeviceParameters>
 80040e0:	4603      	mov	r3, r0
 80040e2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (Status == VL53L0X_ERROR_NONE) {
 80040e6:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d112      	bne.n	8004114 <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 80040ee:	2300      	movs	r3, #0
 80040f0:	743b      	strb	r3, [r7, #16]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 80040f2:	2300      	movs	r3, #0
 80040f4:	747b      	strb	r3, [r7, #17]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	f103 0410 	add.w	r4, r3, #16
 80040fc:	f107 0510 	add.w	r5, r7, #16
 8004100:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004102:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004104:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004106:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004108:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800410a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800410c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8004110:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2264      	movs	r2, #100	@ 0x64
 8004118:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8004122:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800412c:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 8004136:	f8a3 213c 	strh.w	r2, [r3, #316]	@ 0x13c

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2201      	movs	r2, #1
 800413e:	f883 2150 	strb.w	r2, [r3, #336]	@ 0x150

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8004142:	2201      	movs	r2, #1
 8004144:	2180      	movs	r1, #128	@ 0x80
 8004146:	6878      	ldr	r0, [r7, #4]
 8004148:	f004 fb7e 	bl	8008848 <VL53L0X_WrByte>
 800414c:	4603      	mov	r3, r0
 800414e:	461a      	mov	r2, r3
 8004150:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004154:	4313      	orrs	r3, r2
 8004156:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800415a:	2201      	movs	r2, #1
 800415c:	21ff      	movs	r1, #255	@ 0xff
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f004 fb72 	bl	8008848 <VL53L0X_WrByte>
 8004164:	4603      	mov	r3, r0
 8004166:	461a      	mov	r2, r3
 8004168:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800416c:	4313      	orrs	r3, r2
 800416e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8004172:	2200      	movs	r2, #0
 8004174:	2100      	movs	r1, #0
 8004176:	6878      	ldr	r0, [r7, #4]
 8004178:	f004 fb66 	bl	8008848 <VL53L0X_WrByte>
 800417c:	4603      	mov	r3, r0
 800417e:	461a      	mov	r2, r3
 8004180:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004184:	4313      	orrs	r3, r2
 8004186:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 800418a:	f107 030f 	add.w	r3, r7, #15
 800418e:	461a      	mov	r2, r3
 8004190:	2191      	movs	r1, #145	@ 0x91
 8004192:	6878      	ldr	r0, [r7, #4]
 8004194:	f004 fbda 	bl	800894c <VL53L0X_RdByte>
 8004198:	4603      	mov	r3, r0
 800419a:	461a      	mov	r2, r3
 800419c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80041a0:	4313      	orrs	r3, r2
 80041a2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	PALDevDataSet(Dev, StopVariable, StopVariable);
 80041a6:	7bfa      	ldrb	r2, [r7, #15]
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	f883 213a 	strb.w	r2, [r3, #314]	@ 0x13a
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 80041ae:	2201      	movs	r2, #1
 80041b0:	2100      	movs	r1, #0
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f004 fb48 	bl	8008848 <VL53L0X_WrByte>
 80041b8:	4603      	mov	r3, r0
 80041ba:	461a      	mov	r2, r3
 80041bc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80041c0:	4313      	orrs	r3, r2
 80041c2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80041c6:	2200      	movs	r2, #0
 80041c8:	21ff      	movs	r1, #255	@ 0xff
 80041ca:	6878      	ldr	r0, [r7, #4]
 80041cc:	f004 fb3c 	bl	8008848 <VL53L0X_WrByte>
 80041d0:	4603      	mov	r3, r0
 80041d2:	461a      	mov	r2, r3
 80041d4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80041d8:	4313      	orrs	r3, r2
 80041da:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 80041de:	2200      	movs	r2, #0
 80041e0:	2180      	movs	r1, #128	@ 0x80
 80041e2:	6878      	ldr	r0, [r7, #4]
 80041e4:	f004 fb30 	bl	8008848 <VL53L0X_WrByte>
 80041e8:	4603      	mov	r3, r0
 80041ea:	461a      	mov	r2, r3
 80041ec:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80041f0:	4313      	orrs	r3, r2
 80041f2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80041f6:	2300      	movs	r3, #0
 80041f8:	653b      	str	r3, [r7, #80]	@ 0x50
 80041fa:	e014      	b.n	8004226 <VL53L0X_DataInit+0x1aa>
		if (Status == VL53L0X_ERROR_NONE)
 80041fc:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004200:	2b00      	cmp	r3, #0
 8004202:	d114      	bne.n	800422e <VL53L0X_DataInit+0x1b2>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 8004204:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004206:	b29b      	uxth	r3, r3
 8004208:	2201      	movs	r2, #1
 800420a:	4619      	mov	r1, r3
 800420c:	6878      	ldr	r0, [r7, #4]
 800420e:	f000 fd0b 	bl	8004c28 <VL53L0X_SetLimitCheckEnable>
 8004212:	4603      	mov	r3, r0
 8004214:	461a      	mov	r2, r3
 8004216:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800421a:	4313      	orrs	r3, r2
 800421c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8004220:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004222:	3301      	adds	r3, #1
 8004224:	653b      	str	r3, [r7, #80]	@ 0x50
 8004226:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004228:	2b05      	cmp	r3, #5
 800422a:	dde7      	ble.n	80041fc <VL53L0X_DataInit+0x180>
 800422c:	e000      	b.n	8004230 <VL53L0X_DataInit+0x1b4>
		else
			break;
 800422e:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 8004230:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004234:	2b00      	cmp	r3, #0
 8004236:	d107      	bne.n	8004248 <VL53L0X_DataInit+0x1cc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8004238:	2200      	movs	r2, #0
 800423a:	2102      	movs	r1, #2
 800423c:	6878      	ldr	r0, [r7, #4]
 800423e:	f000 fcf3 	bl	8004c28 <VL53L0X_SetLimitCheckEnable>
 8004242:	4603      	mov	r3, r0
 8004244:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8004248:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800424c:	2b00      	cmp	r3, #0
 800424e:	d107      	bne.n	8004260 <VL53L0X_DataInit+0x1e4>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8004250:	2200      	movs	r2, #0
 8004252:	2103      	movs	r1, #3
 8004254:	6878      	ldr	r0, [r7, #4]
 8004256:	f000 fce7 	bl	8004c28 <VL53L0X_SetLimitCheckEnable>
 800425a:	4603      	mov	r3, r0
 800425c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8004260:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004264:	2b00      	cmp	r3, #0
 8004266:	d107      	bne.n	8004278 <VL53L0X_DataInit+0x1fc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8004268:	2200      	movs	r2, #0
 800426a:	2104      	movs	r1, #4
 800426c:	6878      	ldr	r0, [r7, #4]
 800426e:	f000 fcdb 	bl	8004c28 <VL53L0X_SetLimitCheckEnable>
 8004272:	4603      	mov	r3, r0
 8004274:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8004278:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800427c:	2b00      	cmp	r3, #0
 800427e:	d107      	bne.n	8004290 <VL53L0X_DataInit+0x214>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8004280:	2200      	movs	r2, #0
 8004282:	2105      	movs	r1, #5
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	f000 fccf 	bl	8004c28 <VL53L0X_SetLimitCheckEnable>
 800428a:	4603      	mov	r3, r0
 800428c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 8004290:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004294:	2b00      	cmp	r3, #0
 8004296:	d108      	bne.n	80042aa <VL53L0X_DataInit+0x22e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8004298:	f44f 1290 	mov.w	r2, #1179648	@ 0x120000
 800429c:	2100      	movs	r1, #0
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	f000 fd72 	bl	8004d88 <VL53L0X_SetLimitCheckValue>
 80042a4:	4603      	mov	r3, r0
 80042a6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80042aa:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d108      	bne.n	80042c4 <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 80042b2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80042b6:	2101      	movs	r1, #1
 80042b8:	6878      	ldr	r0, [r7, #4]
 80042ba:	f000 fd65 	bl	8004d88 <VL53L0X_SetLimitCheckValue>
 80042be:	4603      	mov	r3, r0
 80042c0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80042c4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d108      	bne.n	80042de <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 80042cc:	f44f 120c 	mov.w	r2, #2293760	@ 0x230000
 80042d0:	2102      	movs	r1, #2
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	f000 fd58 	bl	8004d88 <VL53L0X_SetLimitCheckValue>
 80042d8:	4603      	mov	r3, r0
 80042da:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80042de:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d107      	bne.n	80042f6 <VL53L0X_DataInit+0x27a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 80042e6:	2200      	movs	r2, #0
 80042e8:	2103      	movs	r1, #3
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f000 fd4c 	bl	8004d88 <VL53L0X_SetLimitCheckValue>
 80042f0:	4603      	mov	r3, r0
 80042f2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80042f6:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d10f      	bne.n	800431e <VL53L0X_DataInit+0x2a2>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	22ff      	movs	r2, #255	@ 0xff
 8004302:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8004306:	22ff      	movs	r2, #255	@ 0xff
 8004308:	2101      	movs	r1, #1
 800430a:	6878      	ldr	r0, [r7, #4]
 800430c:	f004 fa9c 	bl	8008848 <VL53L0X_WrByte>
 8004310:	4603      	mov	r3, r0
 8004312:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2201      	movs	r2, #1
 800431a:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 800431e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004322:	2b00      	cmp	r3, #0
 8004324:	d103      	bne.n	800432e <VL53L0X_DataInit+0x2b2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2200      	movs	r2, #0
 800432a:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 800432e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 8004332:	4618      	mov	r0, r3
 8004334:	3758      	adds	r7, #88	@ 0x58
 8004336:	46bd      	mov	sp, r7
 8004338:	bdb0      	pop	{r4, r5, r7, pc}
 800433a:	bf00      	nop
 800433c:	00016b85 	.word	0x00016b85
 8004340:	000970a4 	.word	0x000970a4

08004344 <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 8004344:	b5b0      	push	{r4, r5, r7, lr}
 8004346:	b09e      	sub	sp, #120	@ 0x78
 8004348:	af02      	add	r7, sp, #8
 800434a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800434c:	2300      	movs	r3, #0
 800434e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 8004352:	f107 031c 	add.w	r3, r7, #28
 8004356:	2240      	movs	r2, #64	@ 0x40
 8004358:	2100      	movs	r1, #0
 800435a:	4618      	mov	r0, r3
 800435c:	f004 fbc4 	bl	8008ae8 <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 8004360:	2300      	movs	r3, #0
 8004362:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 8004364:	2300      	movs	r3, #0
 8004366:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 8004368:	2300      	movs	r3, #0
 800436a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	uint32_t count = 0;
 800436e:	2300      	movs	r3, #0
 8004370:	663b      	str	r3, [r7, #96]	@ 0x60
	uint8_t isApertureSpads = 0;
 8004372:	2300      	movs	r3, #0
 8004374:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 8004376:	2300      	movs	r3, #0
 8004378:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 800437a:	2300      	movs	r3, #0
 800437c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 8004380:	2101      	movs	r1, #1
 8004382:	6878      	ldr	r0, [r7, #4]
 8004384:	f002 fa30 	bl	80067e8 <VL53L0X_get_info_from_device>
 8004388:	4603      	mov	r3, r0
 800438a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 8004394:	663b      	str	r3, [r7, #96]	@ 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 800439c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 80043a0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	d80d      	bhi.n	80043c4 <VL53L0X_StaticInit+0x80>
 80043a8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	d102      	bne.n	80043b6 <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 80043b0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80043b2:	2b20      	cmp	r3, #32
 80043b4:	d806      	bhi.n	80043c4 <VL53L0X_StaticInit+0x80>
 80043b6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d10e      	bne.n	80043dc <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 80043be:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80043c0:	2b0c      	cmp	r3, #12
 80043c2:	d90b      	bls.n	80043dc <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 80043c4:	f107 0218 	add.w	r2, r7, #24
 80043c8:	f107 0314 	add.w	r3, r7, #20
 80043cc:	4619      	mov	r1, r3
 80043ce:	6878      	ldr	r0, [r7, #4]
 80043d0:	f001 fcc2 	bl	8005d58 <VL53L0X_perform_ref_spad_management>
 80043d4:	4603      	mov	r3, r0
 80043d6:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 80043da:	e009      	b.n	80043f0 <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 80043dc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80043e0:	461a      	mov	r2, r3
 80043e2:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80043e4:	6878      	ldr	r0, [r7, #4]
 80043e6:	f001 fec3 	bl	8006170 <VL53L0X_set_reference_spads>
 80043ea:	4603      	mov	r3, r0
 80043ec:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 80043f0:	4b93      	ldr	r3, [pc, #588]	@ (8004640 <VL53L0X_StaticInit+0x2fc>)
 80043f2:	66bb      	str	r3, [r7, #104]	@ 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 80043f4:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d10f      	bne.n	800441c <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8004402:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 8004406:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800440a:	2b00      	cmp	r3, #0
 800440c:	d104      	bne.n	8004418 <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 8004414:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004416:	e001      	b.n	800441c <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 8004418:	4b89      	ldr	r3, [pc, #548]	@ (8004640 <VL53L0X_StaticInit+0x2fc>)
 800441a:	66bb      	str	r3, [r7, #104]	@ 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 800441c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004420:	2b00      	cmp	r3, #0
 8004422:	d106      	bne.n	8004432 <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 8004424:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004426:	6878      	ldr	r0, [r7, #4]
 8004428:	f003 faf8 	bl	8007a1c <VL53L0X_load_tuning_settings>
 800442c:	4603      	mov	r3, r0
 800442e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 8004432:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004436:	2b00      	cmp	r3, #0
 8004438:	d10a      	bne.n	8004450 <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 800443a:	2300      	movs	r3, #0
 800443c:	9300      	str	r3, [sp, #0]
 800443e:	2304      	movs	r3, #4
 8004440:	2200      	movs	r2, #0
 8004442:	2100      	movs	r1, #0
 8004444:	6878      	ldr	r0, [r7, #4]
 8004446:	f001 f8bf 	bl	80055c8 <VL53L0X_SetGpioConfig>
 800444a:	4603      	mov	r3, r0
 800444c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004450:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004454:	2b00      	cmp	r3, #0
 8004456:	d121      	bne.n	800449c <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8004458:	2201      	movs	r2, #1
 800445a:	21ff      	movs	r1, #255	@ 0xff
 800445c:	6878      	ldr	r0, [r7, #4]
 800445e:	f004 f9f3 	bl	8008848 <VL53L0X_WrByte>
 8004462:	4603      	mov	r3, r0
 8004464:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8004468:	f107 031a 	add.w	r3, r7, #26
 800446c:	461a      	mov	r2, r3
 800446e:	2184      	movs	r1, #132	@ 0x84
 8004470:	6878      	ldr	r0, [r7, #4]
 8004472:	f004 fa95 	bl	80089a0 <VL53L0X_RdWord>
 8004476:	4603      	mov	r3, r0
 8004478:	461a      	mov	r2, r3
 800447a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800447e:	4313      	orrs	r3, r2
 8004480:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8004484:	2200      	movs	r2, #0
 8004486:	21ff      	movs	r1, #255	@ 0xff
 8004488:	6878      	ldr	r0, [r7, #4]
 800448a:	f004 f9dd 	bl	8008848 <VL53L0X_WrByte>
 800448e:	4603      	mov	r3, r0
 8004490:	461a      	mov	r2, r3
 8004492:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8004496:	4313      	orrs	r3, r2
 8004498:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800449c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d104      	bne.n	80044ae <VL53L0X_StaticInit+0x16a>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 80044a4:	8b7b      	ldrh	r3, [r7, #26]
 80044a6:	011a      	lsls	r2, r3, #4
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 80044ae:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d108      	bne.n	80044c8 <VL53L0X_StaticInit+0x184>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 80044b6:	f107 031c 	add.w	r3, r7, #28
 80044ba:	4619      	mov	r1, r3
 80044bc:	6878      	ldr	r0, [r7, #4]
 80044be:	f000 f8c1 	bl	8004644 <VL53L0X_GetDeviceParameters>
 80044c2:	4603      	mov	r3, r0
 80044c4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 80044c8:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d110      	bne.n	80044f2 <VL53L0X_StaticInit+0x1ae>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 80044d0:	f107 0319 	add.w	r3, r7, #25
 80044d4:	4619      	mov	r1, r3
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f000 f983 	bl	80047e2 <VL53L0X_GetFractionEnable>
 80044dc:	4603      	mov	r3, r0
 80044de:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 80044e2:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d103      	bne.n	80044f2 <VL53L0X_StaticInit+0x1ae>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 80044ea:	7e7a      	ldrb	r2, [r7, #25]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 80044f2:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d10e      	bne.n	8004518 <VL53L0X_StaticInit+0x1d4>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	f103 0410 	add.w	r4, r3, #16
 8004500:	f107 051c 	add.w	r5, r7, #28
 8004504:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004506:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004508:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800450a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800450c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800450e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004510:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8004514:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 8004518:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800451c:	2b00      	cmp	r3, #0
 800451e:	d111      	bne.n	8004544 <VL53L0X_StaticInit+0x200>
		Status = VL53L0X_RdByte(Dev,
 8004520:	f107 0319 	add.w	r3, r7, #25
 8004524:	461a      	mov	r2, r3
 8004526:	2101      	movs	r1, #1
 8004528:	6878      	ldr	r0, [r7, #4]
 800452a:	f004 fa0f 	bl	800894c <VL53L0X_RdByte>
 800452e:	4603      	mov	r3, r0
 8004530:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 8004534:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004538:	2b00      	cmp	r3, #0
 800453a:	d103      	bne.n	8004544 <VL53L0X_StaticInit+0x200>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 800453c:	7e7a      	ldrb	r2, [r7, #25]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 8004544:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004548:	2b00      	cmp	r3, #0
 800454a:	d107      	bne.n	800455c <VL53L0X_StaticInit+0x218>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 800454c:	2200      	movs	r2, #0
 800454e:	2100      	movs	r1, #0
 8004550:	6878      	ldr	r0, [r7, #4]
 8004552:	f000 f9a3 	bl	800489c <VL53L0X_SetSequenceStepEnable>
 8004556:	4603      	mov	r3, r0
 8004558:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 800455c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004560:	2b00      	cmp	r3, #0
 8004562:	d107      	bne.n	8004574 <VL53L0X_StaticInit+0x230>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8004564:	2200      	movs	r2, #0
 8004566:	2102      	movs	r1, #2
 8004568:	6878      	ldr	r0, [r7, #4]
 800456a:	f000 f997 	bl	800489c <VL53L0X_SetSequenceStepEnable>
 800456e:	4603      	mov	r3, r0
 8004570:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 8004574:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004578:	2b00      	cmp	r3, #0
 800457a:	d103      	bne.n	8004584 <VL53L0X_StaticInit+0x240>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2203      	movs	r2, #3
 8004580:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8004584:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004588:	2b00      	cmp	r3, #0
 800458a:	d109      	bne.n	80045a0 <VL53L0X_StaticInit+0x25c>
		Status = VL53L0X_GetVcselPulsePeriod(
 800458c:	f107 0313 	add.w	r3, r7, #19
 8004590:	461a      	mov	r2, r3
 8004592:	2100      	movs	r1, #0
 8004594:	6878      	ldr	r0, [r7, #4]
 8004596:	f000 f969 	bl	800486c <VL53L0X_GetVcselPulsePeriod>
 800459a:	4603      	mov	r3, r0
 800459c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80045a0:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d103      	bne.n	80045b0 <VL53L0X_StaticInit+0x26c>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 80045a8:	7cfa      	ldrb	r2, [r7, #19]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 80045b0:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d109      	bne.n	80045cc <VL53L0X_StaticInit+0x288>
		Status = VL53L0X_GetVcselPulsePeriod(
 80045b8:	f107 0313 	add.w	r3, r7, #19
 80045bc:	461a      	mov	r2, r3
 80045be:	2101      	movs	r1, #1
 80045c0:	6878      	ldr	r0, [r7, #4]
 80045c2:	f000 f953 	bl	800486c <VL53L0X_GetVcselPulsePeriod>
 80045c6:	4603      	mov	r3, r0
 80045c8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80045cc:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d103      	bne.n	80045dc <VL53L0X_StaticInit+0x298>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 80045d4:	7cfa      	ldrb	r2, [r7, #19]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 80045dc:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d109      	bne.n	80045f8 <VL53L0X_StaticInit+0x2b4>
		Status = get_sequence_step_timeout(
 80045e4:	f107 030c 	add.w	r3, r7, #12
 80045e8:	461a      	mov	r2, r3
 80045ea:	2103      	movs	r1, #3
 80045ec:	6878      	ldr	r0, [r7, #4]
 80045ee:	f002 fe7b 	bl	80072e8 <get_sequence_step_timeout>
 80045f2:	4603      	mov	r3, r0
 80045f4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80045f8:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d103      	bne.n	8004608 <VL53L0X_StaticInit+0x2c4>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8004600:	68fa      	ldr	r2, [r7, #12]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8004608:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800460c:	2b00      	cmp	r3, #0
 800460e:	d109      	bne.n	8004624 <VL53L0X_StaticInit+0x2e0>
		Status = get_sequence_step_timeout(
 8004610:	f107 030c 	add.w	r3, r7, #12
 8004614:	461a      	mov	r2, r3
 8004616:	2104      	movs	r1, #4
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	f002 fe65 	bl	80072e8 <get_sequence_step_timeout>
 800461e:	4603      	mov	r3, r0
 8004620:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004624:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004628:	2b00      	cmp	r3, #0
 800462a:	d103      	bne.n	8004634 <VL53L0X_StaticInit+0x2f0>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 800462c:	68fa      	ldr	r2, [r7, #12]
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004634:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
}
 8004638:	4618      	mov	r0, r3
 800463a:	3770      	adds	r7, #112	@ 0x70
 800463c:	46bd      	mov	sp, r7
 800463e:	bdb0      	pop	{r4, r5, r7, pc}
 8004640:	20000014 	.word	0x20000014

08004644 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b084      	sub	sp, #16
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
 800464c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800464e:	2300      	movs	r3, #0
 8004650:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	4619      	mov	r1, r3
 8004656:	6878      	ldr	r0, [r7, #4]
 8004658:	f000 f8b0 	bl	80047bc <VL53L0X_GetDeviceMode>
 800465c:	4603      	mov	r3, r0
 800465e:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8004660:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d107      	bne.n	8004678 <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	3308      	adds	r3, #8
 800466c:	4619      	mov	r1, r3
 800466e:	6878      	ldr	r0, [r7, #4]
 8004670:	f000 fa5e 	bl	8004b30 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 8004674:	4603      	mov	r3, r0
 8004676:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 8004678:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d102      	bne.n	8004686 <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	2200      	movs	r2, #0
 8004684:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 8004686:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d107      	bne.n	800469e <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	3310      	adds	r3, #16
 8004692:	4619      	mov	r1, r3
 8004694:	6878      	ldr	r0, [r7, #4]
 8004696:	f000 fa94 	bl	8004bc2 <VL53L0X_GetXTalkCompensationRateMegaCps>
 800469a:	4603      	mov	r3, r0
 800469c:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 800469e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d107      	bne.n	80046b6 <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	3314      	adds	r3, #20
 80046aa:	4619      	mov	r1, r3
 80046ac:	6878      	ldr	r0, [r7, #4]
 80046ae:	f7ff fcd1 	bl	8004054 <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 80046b2:	4603      	mov	r3, r0
 80046b4:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 80046b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d134      	bne.n	8004728 <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80046be:	2300      	movs	r3, #0
 80046c0:	60bb      	str	r3, [r7, #8]
 80046c2:	e02a      	b.n	800471a <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 80046c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d12a      	bne.n	8004722 <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	b299      	uxth	r1, r3
 80046d0:	68bb      	ldr	r3, [r7, #8]
 80046d2:	3308      	adds	r3, #8
 80046d4:	009b      	lsls	r3, r3, #2
 80046d6:	683a      	ldr	r2, [r7, #0]
 80046d8:	4413      	add	r3, r2
 80046da:	3304      	adds	r3, #4
 80046dc:	461a      	mov	r2, r3
 80046de:	6878      	ldr	r0, [r7, #4]
 80046e0:	f000 fbb4 	bl	8004e4c <VL53L0X_GetLimitCheckValue>
 80046e4:	4603      	mov	r3, r0
 80046e6:	461a      	mov	r2, r3
 80046e8:	7bfb      	ldrb	r3, [r7, #15]
 80046ea:	4313      	orrs	r3, r2
 80046ec:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 80046ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d117      	bne.n	8004726 <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	b299      	uxth	r1, r3
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	3318      	adds	r3, #24
 80046fe:	683a      	ldr	r2, [r7, #0]
 8004700:	4413      	add	r3, r2
 8004702:	461a      	mov	r2, r3
 8004704:	6878      	ldr	r0, [r7, #4]
 8004706:	f000 fb1b 	bl	8004d40 <VL53L0X_GetLimitCheckEnable>
 800470a:	4603      	mov	r3, r0
 800470c:	461a      	mov	r2, r3
 800470e:	7bfb      	ldrb	r3, [r7, #15]
 8004710:	4313      	orrs	r3, r2
 8004712:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	3301      	adds	r3, #1
 8004718:	60bb      	str	r3, [r7, #8]
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	2b05      	cmp	r3, #5
 800471e:	ddd1      	ble.n	80046c4 <VL53L0X_GetDeviceParameters+0x80>
 8004720:	e002      	b.n	8004728 <VL53L0X_GetDeviceParameters+0xe4>
				break;
 8004722:	bf00      	nop
 8004724:	e000      	b.n	8004728 <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 8004726:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004728:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d107      	bne.n	8004740 <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	333c      	adds	r3, #60	@ 0x3c
 8004734:	4619      	mov	r1, r3
 8004736:	6878      	ldr	r0, [r7, #4]
 8004738:	f000 fc16 	bl	8004f68 <VL53L0X_GetWrapAroundCheckEnable>
 800473c:	4603      	mov	r3, r0
 800473e:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 8004740:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d107      	bne.n	8004758 <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	3304      	adds	r3, #4
 800474c:	4619      	mov	r1, r3
 800474e:	6878      	ldr	r0, [r7, #4]
 8004750:	f000 f879 	bl	8004846 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 8004754:	4603      	mov	r3, r0
 8004756:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004758:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800475c:	4618      	mov	r0, r3
 800475e:	3710      	adds	r7, #16
 8004760:	46bd      	mov	sp, r7
 8004762:	bd80      	pop	{r7, pc}

08004764 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 8004764:	b480      	push	{r7}
 8004766:	b085      	sub	sp, #20
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
 800476c:	460b      	mov	r3, r1
 800476e:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004770:	2300      	movs	r3, #0
 8004772:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 8004774:	78fb      	ldrb	r3, [r7, #3]
 8004776:	2b15      	cmp	r3, #21
 8004778:	bf8c      	ite	hi
 800477a:	2201      	movhi	r2, #1
 800477c:	2200      	movls	r2, #0
 800477e:	b2d2      	uxtb	r2, r2
 8004780:	2a00      	cmp	r2, #0
 8004782:	d10f      	bne.n	80047a4 <VL53L0X_SetDeviceMode+0x40>
 8004784:	4a0c      	ldr	r2, [pc, #48]	@ (80047b8 <VL53L0X_SetDeviceMode+0x54>)
 8004786:	fa22 f303 	lsr.w	r3, r2, r3
 800478a:	f003 0301 	and.w	r3, r3, #1
 800478e:	2b00      	cmp	r3, #0
 8004790:	bf14      	ite	ne
 8004792:	2301      	movne	r3, #1
 8004794:	2300      	moveq	r3, #0
 8004796:	b2db      	uxtb	r3, r3
 8004798:	2b00      	cmp	r3, #0
 800479a:	d003      	beq.n	80047a4 <VL53L0X_SetDeviceMode+0x40>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	78fa      	ldrb	r2, [r7, #3]
 80047a0:	741a      	strb	r2, [r3, #16]
		break;
 80047a2:	e001      	b.n	80047a8 <VL53L0X_SetDeviceMode+0x44>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 80047a4:	23f8      	movs	r3, #248	@ 0xf8
 80047a6:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80047a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	3714      	adds	r7, #20
 80047b0:	46bd      	mov	sp, r7
 80047b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b6:	4770      	bx	lr
 80047b8:	0030000b 	.word	0x0030000b

080047bc <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 80047bc:	b480      	push	{r7}
 80047be:	b085      	sub	sp, #20
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
 80047c4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80047c6:	2300      	movs	r3, #0
 80047c8:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	7c1a      	ldrb	r2, [r3, #16]
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 80047d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	3714      	adds	r7, #20
 80047da:	46bd      	mov	sp, r7
 80047dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e0:	4770      	bx	lr

080047e2 <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 80047e2:	b580      	push	{r7, lr}
 80047e4:	b084      	sub	sp, #16
 80047e6:	af00      	add	r7, sp, #0
 80047e8:	6078      	str	r0, [r7, #4]
 80047ea:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80047ec:	2300      	movs	r3, #0
 80047ee:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 80047f0:	683a      	ldr	r2, [r7, #0]
 80047f2:	2109      	movs	r1, #9
 80047f4:	6878      	ldr	r0, [r7, #4]
 80047f6:	f004 f8a9 	bl	800894c <VL53L0X_RdByte>
 80047fa:	4603      	mov	r3, r0
 80047fc:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80047fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d106      	bne.n	8004814 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	781b      	ldrb	r3, [r3, #0]
 800480a:	f003 0301 	and.w	r3, r3, #1
 800480e:	b2da      	uxtb	r2, r3
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8004814:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004818:	4618      	mov	r0, r3
 800481a:	3710      	adds	r7, #16
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}

08004820 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b084      	sub	sp, #16
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
 8004828:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800482a:	2300      	movs	r3, #0
 800482c:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 800482e:	6839      	ldr	r1, [r7, #0]
 8004830:	6878      	ldr	r0, [r7, #4]
 8004832:	f002 ff62 	bl	80076fa <VL53L0X_set_measurement_timing_budget_micro_seconds>
 8004836:	4603      	mov	r3, r0
 8004838:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 800483a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800483e:	4618      	mov	r0, r3
 8004840:	3710      	adds	r7, #16
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}

08004846 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8004846:	b580      	push	{r7, lr}
 8004848:	b084      	sub	sp, #16
 800484a:	af00      	add	r7, sp, #0
 800484c:	6078      	str	r0, [r7, #4]
 800484e:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004850:	2300      	movs	r3, #0
 8004852:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 8004854:	6839      	ldr	r1, [r7, #0]
 8004856:	6878      	ldr	r0, [r7, #4]
 8004858:	f003 f82f 	bl	80078ba <VL53L0X_get_measurement_timing_budget_micro_seconds>
 800485c:	4603      	mov	r3, r0
 800485e:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 8004860:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004864:	4618      	mov	r0, r3
 8004866:	3710      	adds	r7, #16
 8004868:	46bd      	mov	sp, r7
 800486a:	bd80      	pop	{r7, pc}

0800486c <VL53L0X_GetVcselPulsePeriod>:
	return Status;
}

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b086      	sub	sp, #24
 8004870:	af00      	add	r7, sp, #0
 8004872:	60f8      	str	r0, [r7, #12]
 8004874:	460b      	mov	r3, r1
 8004876:	607a      	str	r2, [r7, #4]
 8004878:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800487a:	2300      	movs	r3, #0
 800487c:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 800487e:	7afb      	ldrb	r3, [r7, #11]
 8004880:	687a      	ldr	r2, [r7, #4]
 8004882:	4619      	mov	r1, r3
 8004884:	68f8      	ldr	r0, [r7, #12]
 8004886:	f002 ff01 	bl	800768c <VL53L0X_get_vcsel_pulse_period>
 800488a:	4603      	mov	r3, r0
 800488c:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 800488e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004892:	4618      	mov	r0, r3
 8004894:	3718      	adds	r7, #24
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}
	...

0800489c <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b086      	sub	sp, #24
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
 80048a4:	460b      	mov	r3, r1
 80048a6:	70fb      	strb	r3, [r7, #3]
 80048a8:	4613      	mov	r3, r2
 80048aa:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80048ac:	2300      	movs	r3, #0
 80048ae:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 80048b0:	2300      	movs	r3, #0
 80048b2:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 80048b4:	2300      	movs	r3, #0
 80048b6:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80048b8:	f107 030f 	add.w	r3, r7, #15
 80048bc:	461a      	mov	r2, r3
 80048be:	2101      	movs	r1, #1
 80048c0:	6878      	ldr	r0, [r7, #4]
 80048c2:	f004 f843 	bl	800894c <VL53L0X_RdByte>
 80048c6:	4603      	mov	r3, r0
 80048c8:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 80048ca:	7bfb      	ldrb	r3, [r7, #15]
 80048cc:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 80048ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d159      	bne.n	800498a <VL53L0X_SetSequenceStepEnable+0xee>
		if (SequenceStepEnabled == 1) {
 80048d6:	78bb      	ldrb	r3, [r7, #2]
 80048d8:	2b01      	cmp	r3, #1
 80048da:	d12b      	bne.n	8004934 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 80048dc:	78fb      	ldrb	r3, [r7, #3]
 80048de:	2b04      	cmp	r3, #4
 80048e0:	d825      	bhi.n	800492e <VL53L0X_SetSequenceStepEnable+0x92>
 80048e2:	a201      	add	r2, pc, #4	@ (adr r2, 80048e8 <VL53L0X_SetSequenceStepEnable+0x4c>)
 80048e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048e8:	080048fd 	.word	0x080048fd
 80048ec:	08004907 	.word	0x08004907
 80048f0:	08004911 	.word	0x08004911
 80048f4:	0800491b 	.word	0x0800491b
 80048f8:	08004925 	.word	0x08004925
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 80048fc:	7dbb      	ldrb	r3, [r7, #22]
 80048fe:	f043 0310 	orr.w	r3, r3, #16
 8004902:	75bb      	strb	r3, [r7, #22]
				break;
 8004904:	e041      	b.n	800498a <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 8004906:	7dbb      	ldrb	r3, [r7, #22]
 8004908:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 800490c:	75bb      	strb	r3, [r7, #22]
				break;
 800490e:	e03c      	b.n	800498a <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 8004910:	7dbb      	ldrb	r3, [r7, #22]
 8004912:	f043 0304 	orr.w	r3, r3, #4
 8004916:	75bb      	strb	r3, [r7, #22]
				break;
 8004918:	e037      	b.n	800498a <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 800491a:	7dbb      	ldrb	r3, [r7, #22]
 800491c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004920:	75bb      	strb	r3, [r7, #22]
				break;
 8004922:	e032      	b.n	800498a <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 8004924:	7dbb      	ldrb	r3, [r7, #22]
 8004926:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800492a:	75bb      	strb	r3, [r7, #22]
				break;
 800492c:	e02d      	b.n	800498a <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800492e:	23fc      	movs	r3, #252	@ 0xfc
 8004930:	75fb      	strb	r3, [r7, #23]
 8004932:	e02a      	b.n	800498a <VL53L0X_SetSequenceStepEnable+0xee>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 8004934:	78fb      	ldrb	r3, [r7, #3]
 8004936:	2b04      	cmp	r3, #4
 8004938:	d825      	bhi.n	8004986 <VL53L0X_SetSequenceStepEnable+0xea>
 800493a:	a201      	add	r2, pc, #4	@ (adr r2, 8004940 <VL53L0X_SetSequenceStepEnable+0xa4>)
 800493c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004940:	08004955 	.word	0x08004955
 8004944:	0800495f 	.word	0x0800495f
 8004948:	08004969 	.word	0x08004969
 800494c:	08004973 	.word	0x08004973
 8004950:	0800497d 	.word	0x0800497d
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 8004954:	7dbb      	ldrb	r3, [r7, #22]
 8004956:	f023 0310 	bic.w	r3, r3, #16
 800495a:	75bb      	strb	r3, [r7, #22]
				break;
 800495c:	e015      	b.n	800498a <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 800495e:	7dbb      	ldrb	r3, [r7, #22]
 8004960:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 8004964:	75bb      	strb	r3, [r7, #22]
				break;
 8004966:	e010      	b.n	800498a <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 8004968:	7dbb      	ldrb	r3, [r7, #22]
 800496a:	f023 0304 	bic.w	r3, r3, #4
 800496e:	75bb      	strb	r3, [r7, #22]
				break;
 8004970:	e00b      	b.n	800498a <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 8004972:	7dbb      	ldrb	r3, [r7, #22]
 8004974:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004978:	75bb      	strb	r3, [r7, #22]
				break;
 800497a:	e006      	b.n	800498a <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 800497c:	7dbb      	ldrb	r3, [r7, #22]
 800497e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004982:	75bb      	strb	r3, [r7, #22]
				break;
 8004984:	e001      	b.n	800498a <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004986:	23fc      	movs	r3, #252	@ 0xfc
 8004988:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	if (SequenceConfigNew != SequenceConfig) {
 800498a:	7bfb      	ldrb	r3, [r7, #15]
 800498c:	7dba      	ldrb	r2, [r7, #22]
 800498e:	429a      	cmp	r2, r3
 8004990:	d01e      	beq.n	80049d0 <VL53L0X_SetSequenceStepEnable+0x134>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 8004992:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d107      	bne.n	80049aa <VL53L0X_SetSequenceStepEnable+0x10e>
			Status = VL53L0X_WrByte(Dev,
 800499a:	7dbb      	ldrb	r3, [r7, #22]
 800499c:	461a      	mov	r2, r3
 800499e:	2101      	movs	r1, #1
 80049a0:	6878      	ldr	r0, [r7, #4]
 80049a2:	f003 ff51 	bl	8008848 <VL53L0X_WrByte>
 80049a6:	4603      	mov	r3, r0
 80049a8:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 80049aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d103      	bne.n	80049ba <VL53L0X_SetSequenceStepEnable+0x11e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	7dba      	ldrb	r2, [r7, #22]
 80049b6:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 80049ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d106      	bne.n	80049d0 <VL53L0X_SetSequenceStepEnable+0x134>
			VL53L0X_GETPARAMETERFIELD(Dev,
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	695b      	ldr	r3, [r3, #20]
 80049c6:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 80049c8:	6939      	ldr	r1, [r7, #16]
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	f7ff ff28 	bl	8004820 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 80049d0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80049d4:	4618      	mov	r0, r3
 80049d6:	3718      	adds	r7, #24
 80049d8:	46bd      	mov	sp, r7
 80049da:	bd80      	pop	{r7, pc}

080049dc <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 80049dc:	b480      	push	{r7}
 80049de:	b087      	sub	sp, #28
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	60f8      	str	r0, [r7, #12]
 80049e4:	607b      	str	r3, [r7, #4]
 80049e6:	460b      	mov	r3, r1
 80049e8:	72fb      	strb	r3, [r7, #11]
 80049ea:	4613      	mov	r3, r2
 80049ec:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80049ee:	2300      	movs	r3, #0
 80049f0:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2200      	movs	r2, #0
 80049f6:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 80049f8:	7afb      	ldrb	r3, [r7, #11]
 80049fa:	2b04      	cmp	r3, #4
 80049fc:	d836      	bhi.n	8004a6c <sequence_step_enabled+0x90>
 80049fe:	a201      	add	r2, pc, #4	@ (adr r2, 8004a04 <sequence_step_enabled+0x28>)
 8004a00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a04:	08004a19 	.word	0x08004a19
 8004a08:	08004a2b 	.word	0x08004a2b
 8004a0c:	08004a3d 	.word	0x08004a3d
 8004a10:	08004a4f 	.word	0x08004a4f
 8004a14:	08004a61 	.word	0x08004a61
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 8004a18:	7abb      	ldrb	r3, [r7, #10]
 8004a1a:	111b      	asrs	r3, r3, #4
 8004a1c:	b2db      	uxtb	r3, r3
 8004a1e:	f003 0301 	and.w	r3, r3, #1
 8004a22:	b2da      	uxtb	r2, r3
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	701a      	strb	r2, [r3, #0]
		break;
 8004a28:	e022      	b.n	8004a70 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 8004a2a:	7abb      	ldrb	r3, [r7, #10]
 8004a2c:	10db      	asrs	r3, r3, #3
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	f003 0301 	and.w	r3, r3, #1
 8004a34:	b2da      	uxtb	r2, r3
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	701a      	strb	r2, [r3, #0]
		break;
 8004a3a:	e019      	b.n	8004a70 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 8004a3c:	7abb      	ldrb	r3, [r7, #10]
 8004a3e:	109b      	asrs	r3, r3, #2
 8004a40:	b2db      	uxtb	r3, r3
 8004a42:	f003 0301 	and.w	r3, r3, #1
 8004a46:	b2da      	uxtb	r2, r3
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	701a      	strb	r2, [r3, #0]
		break;
 8004a4c:	e010      	b.n	8004a70 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 8004a4e:	7abb      	ldrb	r3, [r7, #10]
 8004a50:	119b      	asrs	r3, r3, #6
 8004a52:	b2db      	uxtb	r3, r3
 8004a54:	f003 0301 	and.w	r3, r3, #1
 8004a58:	b2da      	uxtb	r2, r3
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	701a      	strb	r2, [r3, #0]
		break;
 8004a5e:	e007      	b.n	8004a70 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 8004a60:	7abb      	ldrb	r3, [r7, #10]
 8004a62:	09db      	lsrs	r3, r3, #7
 8004a64:	b2da      	uxtb	r2, r3
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	701a      	strb	r2, [r3, #0]
		break;
 8004a6a:	e001      	b.n	8004a70 <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004a6c:	23fc      	movs	r3, #252	@ 0xfc
 8004a6e:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004a70:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004a74:	4618      	mov	r0, r3
 8004a76:	371c      	adds	r7, #28
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7e:	4770      	bx	lr

08004a80 <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b084      	sub	sp, #16
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
 8004a88:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 8004a8e:	2300      	movs	r3, #0
 8004a90:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8004a92:	f107 030e 	add.w	r3, r7, #14
 8004a96:	461a      	mov	r2, r3
 8004a98:	2101      	movs	r1, #1
 8004a9a:	6878      	ldr	r0, [r7, #4]
 8004a9c:	f003 ff56 	bl	800894c <VL53L0X_RdByte>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 8004aa4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d107      	bne.n	8004abc <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 8004aac:	7bba      	ldrb	r2, [r7, #14]
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	2100      	movs	r1, #0
 8004ab2:	6878      	ldr	r0, [r7, #4]
 8004ab4:	f7ff ff92 	bl	80049dc <sequence_step_enabled>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8004abc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d108      	bne.n	8004ad6 <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 8004ac4:	7bba      	ldrb	r2, [r7, #14]
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	3302      	adds	r3, #2
 8004aca:	2101      	movs	r1, #1
 8004acc:	6878      	ldr	r0, [r7, #4]
 8004ace:	f7ff ff85 	bl	80049dc <sequence_step_enabled>
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8004ad6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d108      	bne.n	8004af0 <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 8004ade:	7bba      	ldrb	r2, [r7, #14]
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	3301      	adds	r3, #1
 8004ae4:	2102      	movs	r1, #2
 8004ae6:	6878      	ldr	r0, [r7, #4]
 8004ae8:	f7ff ff78 	bl	80049dc <sequence_step_enabled>
 8004aec:	4603      	mov	r3, r0
 8004aee:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8004af0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d108      	bne.n	8004b0a <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 8004af8:	7bba      	ldrb	r2, [r7, #14]
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	3303      	adds	r3, #3
 8004afe:	2103      	movs	r1, #3
 8004b00:	6878      	ldr	r0, [r7, #4]
 8004b02:	f7ff ff6b 	bl	80049dc <sequence_step_enabled>
 8004b06:	4603      	mov	r3, r0
 8004b08:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8004b0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d108      	bne.n	8004b24 <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 8004b12:	7bba      	ldrb	r2, [r7, #14]
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	3304      	adds	r3, #4
 8004b18:	2104      	movs	r1, #4
 8004b1a:	6878      	ldr	r0, [r7, #4]
 8004b1c:	f7ff ff5e 	bl	80049dc <sequence_step_enabled>
 8004b20:	4603      	mov	r3, r0
 8004b22:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004b24:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004b28:	4618      	mov	r0, r3
 8004b2a:	3710      	adds	r7, #16
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	bd80      	pop	{r7, pc}

08004b30 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b084      	sub	sp, #16
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
 8004b38:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 8004b3e:	f107 030c 	add.w	r3, r7, #12
 8004b42:	461a      	mov	r2, r3
 8004b44:	21f8      	movs	r1, #248	@ 0xf8
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f003 ff2a 	bl	80089a0 <VL53L0X_RdWord>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 8004b50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d108      	bne.n	8004b6a <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 8004b58:	f107 0308 	add.w	r3, r7, #8
 8004b5c:	461a      	mov	r2, r3
 8004b5e:	2104      	movs	r1, #4
 8004b60:	6878      	ldr	r0, [r7, #4]
 8004b62:	f003 ff53 	bl	8008a0c <VL53L0X_RdDWord>
 8004b66:	4603      	mov	r3, r0
 8004b68:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004b6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d10c      	bne.n	8004b8c <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 8004b72:	89bb      	ldrh	r3, [r7, #12]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d005      	beq.n	8004b84 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	89ba      	ldrh	r2, [r7, #12]
 8004b7c:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	681a      	ldr	r2, [r3, #0]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004b8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004b90:	4618      	mov	r0, r3
 8004b92:	3710      	adds	r7, #16
 8004b94:	46bd      	mov	sp, r7
 8004b96:	bd80      	pop	{r7, pc}

08004b98 <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b085      	sub	sp, #20
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
 8004ba0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	7f1b      	ldrb	r3, [r3, #28]
 8004baa:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	7bba      	ldrb	r2, [r7, #14]
 8004bb0:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8004bb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3714      	adds	r7, #20
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc0:	4770      	bx	lr

08004bc2 <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 8004bc2:	b580      	push	{r7, lr}
 8004bc4:	b086      	sub	sp, #24
 8004bc6:	af00      	add	r7, sp, #0
 8004bc8:	6078      	str	r0, [r7, #4]
 8004bca:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004bcc:	2300      	movs	r3, #0
 8004bce:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 8004bd0:	f107 030e 	add.w	r3, r7, #14
 8004bd4:	461a      	mov	r2, r3
 8004bd6:	2120      	movs	r1, #32
 8004bd8:	6878      	ldr	r0, [r7, #4]
 8004bda:	f003 fee1 	bl	80089a0 <VL53L0X_RdWord>
 8004bde:	4603      	mov	r3, r0
 8004be0:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 8004be2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d118      	bne.n	8004c1c <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 8004bea:	89fb      	ldrh	r3, [r7, #14]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d109      	bne.n	8004c04 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6a1b      	ldr	r3, [r3, #32]
 8004bf4:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	693a      	ldr	r2, [r7, #16]
 8004bfa:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	771a      	strb	r2, [r3, #28]
 8004c02:	e00b      	b.n	8004c1c <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 8004c04:	89fb      	ldrh	r3, [r7, #14]
 8004c06:	00db      	lsls	r3, r3, #3
 8004c08:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	693a      	ldr	r2, [r7, #16]
 8004c0e:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	693a      	ldr	r2, [r7, #16]
 8004c14:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2201      	movs	r2, #1
 8004c1a:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004c1c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004c20:	4618      	mov	r0, r3
 8004c22:	3718      	adds	r7, #24
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bd80      	pop	{r7, pc}

08004c28 <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b086      	sub	sp, #24
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
 8004c30:	460b      	mov	r3, r1
 8004c32:	807b      	strh	r3, [r7, #2]
 8004c34:	4613      	mov	r3, r2
 8004c36:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004c38:	2300      	movs	r3, #0
 8004c3a:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 8004c40:	2300      	movs	r3, #0
 8004c42:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 8004c44:	2300      	movs	r3, #0
 8004c46:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8004c48:	887b      	ldrh	r3, [r7, #2]
 8004c4a:	2b05      	cmp	r3, #5
 8004c4c:	d902      	bls.n	8004c54 <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004c4e:	23fc      	movs	r3, #252	@ 0xfc
 8004c50:	75fb      	strb	r3, [r7, #23]
 8004c52:	e05b      	b.n	8004d0c <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 8004c54:	787b      	ldrb	r3, [r7, #1]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d106      	bne.n	8004c68 <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 8004c5e:	2300      	movs	r3, #0
 8004c60:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 8004c62:	2301      	movs	r3, #1
 8004c64:	73bb      	strb	r3, [r7, #14]
 8004c66:	e00a      	b.n	8004c7e <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004c68:	887b      	ldrh	r3, [r7, #2]
 8004c6a:	687a      	ldr	r2, [r7, #4]
 8004c6c:	330c      	adds	r3, #12
 8004c6e:	009b      	lsls	r3, r3, #2
 8004c70:	4413      	add	r3, r2
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 8004c76:	2300      	movs	r3, #0
 8004c78:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 8004c7e:	887b      	ldrh	r3, [r7, #2]
 8004c80:	2b05      	cmp	r3, #5
 8004c82:	d841      	bhi.n	8004d08 <VL53L0X_SetLimitCheckEnable+0xe0>
 8004c84:	a201      	add	r2, pc, #4	@ (adr r2, 8004c8c <VL53L0X_SetLimitCheckEnable+0x64>)
 8004c86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c8a:	bf00      	nop
 8004c8c:	08004ca5 	.word	0x08004ca5
 8004c90:	08004caf 	.word	0x08004caf
 8004c94:	08004cc5 	.word	0x08004cc5
 8004c98:	08004ccf 	.word	0x08004ccf
 8004c9c:	08004cd9 	.word	0x08004cd9
 8004ca0:	08004cf1 	.word	0x08004cf1

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	7bfa      	ldrb	r2, [r7, #15]
 8004ca8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 8004cac:	e02e      	b.n	8004d0c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 8004cae:	693b      	ldr	r3, [r7, #16]
 8004cb0:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8004cb2:	b29b      	uxth	r3, r3
 8004cb4:	461a      	mov	r2, r3
 8004cb6:	2144      	movs	r1, #68	@ 0x44
 8004cb8:	6878      	ldr	r0, [r7, #4]
 8004cba:	f003 fde9 	bl	8008890 <VL53L0X_WrWord>
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	75fb      	strb	r3, [r7, #23]

			break;
 8004cc2:	e023      	b.n	8004d0c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	7bfa      	ldrb	r2, [r7, #15]
 8004cc8:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 8004ccc:	e01e      	b.n	8004d0c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	7bfa      	ldrb	r2, [r7, #15]
 8004cd2:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 8004cd6:	e019      	b.n	8004d0c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 8004cd8:	7bbb      	ldrb	r3, [r7, #14]
 8004cda:	005b      	lsls	r3, r3, #1
 8004cdc:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8004cde:	7b7b      	ldrb	r3, [r7, #13]
 8004ce0:	22fe      	movs	r2, #254	@ 0xfe
 8004ce2:	2160      	movs	r1, #96	@ 0x60
 8004ce4:	6878      	ldr	r0, [r7, #4]
 8004ce6:	f003 fdfd 	bl	80088e4 <VL53L0X_UpdateByte>
 8004cea:	4603      	mov	r3, r0
 8004cec:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 8004cee:	e00d      	b.n	8004d0c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 8004cf0:	7bbb      	ldrb	r3, [r7, #14]
 8004cf2:	011b      	lsls	r3, r3, #4
 8004cf4:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8004cf6:	7b7b      	ldrb	r3, [r7, #13]
 8004cf8:	22ef      	movs	r2, #239	@ 0xef
 8004cfa:	2160      	movs	r1, #96	@ 0x60
 8004cfc:	6878      	ldr	r0, [r7, #4]
 8004cfe:	f003 fdf1 	bl	80088e4 <VL53L0X_UpdateByte>
 8004d02:	4603      	mov	r3, r0
 8004d04:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 8004d06:	e001      	b.n	8004d0c <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004d08:	23fc      	movs	r3, #252	@ 0xfc
 8004d0a:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004d0c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d10f      	bne.n	8004d34 <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 8004d14:	787b      	ldrb	r3, [r7, #1]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d106      	bne.n	8004d28 <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004d1a:	887b      	ldrh	r3, [r7, #2]
 8004d1c:	687a      	ldr	r2, [r7, #4]
 8004d1e:	4413      	add	r3, r2
 8004d20:	2200      	movs	r2, #0
 8004d22:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8004d26:	e005      	b.n	8004d34 <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004d28:	887b      	ldrh	r3, [r7, #2]
 8004d2a:	687a      	ldr	r2, [r7, #4]
 8004d2c:	4413      	add	r3, r2
 8004d2e:	2201      	movs	r2, #1
 8004d30:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004d34:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	3718      	adds	r7, #24
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}

08004d40 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 8004d40:	b480      	push	{r7}
 8004d42:	b087      	sub	sp, #28
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	60f8      	str	r0, [r7, #12]
 8004d48:	460b      	mov	r3, r1
 8004d4a:	607a      	str	r2, [r7, #4]
 8004d4c:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004d4e:	2300      	movs	r3, #0
 8004d50:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8004d52:	897b      	ldrh	r3, [r7, #10]
 8004d54:	2b05      	cmp	r3, #5
 8004d56:	d905      	bls.n	8004d64 <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004d58:	23fc      	movs	r3, #252	@ 0xfc
 8004d5a:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	701a      	strb	r2, [r3, #0]
 8004d62:	e008      	b.n	8004d76 <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004d64:	897b      	ldrh	r3, [r7, #10]
 8004d66:	68fa      	ldr	r2, [r7, #12]
 8004d68:	4413      	add	r3, r2
 8004d6a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004d6e:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	7dba      	ldrb	r2, [r7, #22]
 8004d74:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004d76:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	371c      	adds	r7, #28
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d84:	4770      	bx	lr
	...

08004d88 <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b086      	sub	sp, #24
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	60f8      	str	r0, [r7, #12]
 8004d90:	460b      	mov	r3, r1
 8004d92:	607a      	str	r2, [r7, #4]
 8004d94:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004d96:	2300      	movs	r3, #0
 8004d98:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 8004d9a:	897b      	ldrh	r3, [r7, #10]
 8004d9c:	68fa      	ldr	r2, [r7, #12]
 8004d9e:	4413      	add	r3, r2
 8004da0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004da4:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 8004da6:	7dbb      	ldrb	r3, [r7, #22]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d107      	bne.n	8004dbc <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004dac:	897b      	ldrh	r3, [r7, #10]
 8004dae:	68fa      	ldr	r2, [r7, #12]
 8004db0:	330c      	adds	r3, #12
 8004db2:	009b      	lsls	r3, r3, #2
 8004db4:	4413      	add	r3, r2
 8004db6:	687a      	ldr	r2, [r7, #4]
 8004db8:	605a      	str	r2, [r3, #4]
 8004dba:	e040      	b.n	8004e3e <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 8004dbc:	897b      	ldrh	r3, [r7, #10]
 8004dbe:	2b05      	cmp	r3, #5
 8004dc0:	d830      	bhi.n	8004e24 <VL53L0X_SetLimitCheckValue+0x9c>
 8004dc2:	a201      	add	r2, pc, #4	@ (adr r2, 8004dc8 <VL53L0X_SetLimitCheckValue+0x40>)
 8004dc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dc8:	08004de1 	.word	0x08004de1
 8004dcc:	08004de9 	.word	0x08004de9
 8004dd0:	08004dff 	.word	0x08004dff
 8004dd4:	08004e07 	.word	0x08004e07
 8004dd8:	08004e0f 	.word	0x08004e0f
 8004ddc:	08004e0f 	.word	0x08004e0f

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	687a      	ldr	r2, [r7, #4]
 8004de4:	635a      	str	r2, [r3, #52]	@ 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 8004de6:	e01f      	b.n	8004e28 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8004dec:	b29b      	uxth	r3, r3
 8004dee:	461a      	mov	r2, r3
 8004df0:	2144      	movs	r1, #68	@ 0x44
 8004df2:	68f8      	ldr	r0, [r7, #12]
 8004df4:	f003 fd4c 	bl	8008890 <VL53L0X_WrWord>
 8004df8:	4603      	mov	r3, r0
 8004dfa:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8004dfc:	e014      	b.n	8004e28 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	687a      	ldr	r2, [r7, #4]
 8004e02:	63da      	str	r2, [r3, #60]	@ 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 8004e04:	e010      	b.n	8004e28 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	687a      	ldr	r2, [r7, #4]
 8004e0a:	641a      	str	r2, [r3, #64]	@ 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 8004e0c:	e00c      	b.n	8004e28 <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8004e12:	b29b      	uxth	r3, r3
 8004e14:	461a      	mov	r2, r3
 8004e16:	2164      	movs	r1, #100	@ 0x64
 8004e18:	68f8      	ldr	r0, [r7, #12]
 8004e1a:	f003 fd39 	bl	8008890 <VL53L0X_WrWord>
 8004e1e:	4603      	mov	r3, r0
 8004e20:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8004e22:	e001      	b.n	8004e28 <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004e24:	23fc      	movs	r3, #252	@ 0xfc
 8004e26:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 8004e28:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d106      	bne.n	8004e3e <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004e30:	897b      	ldrh	r3, [r7, #10]
 8004e32:	68fa      	ldr	r2, [r7, #12]
 8004e34:	330c      	adds	r3, #12
 8004e36:	009b      	lsls	r3, r3, #2
 8004e38:	4413      	add	r3, r2
 8004e3a:	687a      	ldr	r2, [r7, #4]
 8004e3c:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004e3e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004e42:	4618      	mov	r0, r3
 8004e44:	3718      	adds	r7, #24
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bd80      	pop	{r7, pc}
 8004e4a:	bf00      	nop

08004e4c <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b088      	sub	sp, #32
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	60f8      	str	r0, [r7, #12]
 8004e54:	460b      	mov	r3, r1
 8004e56:	607a      	str	r2, [r7, #4]
 8004e58:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 8004e5e:	2300      	movs	r3, #0
 8004e60:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8004e62:	897b      	ldrh	r3, [r7, #10]
 8004e64:	2b05      	cmp	r3, #5
 8004e66:	d847      	bhi.n	8004ef8 <VL53L0X_GetLimitCheckValue+0xac>
 8004e68:	a201      	add	r2, pc, #4	@ (adr r2, 8004e70 <VL53L0X_GetLimitCheckValue+0x24>)
 8004e6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e6e:	bf00      	nop
 8004e70:	08004e89 	.word	0x08004e89
 8004e74:	08004e95 	.word	0x08004e95
 8004e78:	08004ebb 	.word	0x08004ebb
 8004e7c:	08004ec7 	.word	0x08004ec7
 8004e80:	08004ed3 	.word	0x08004ed3
 8004e84:	08004ed3 	.word	0x08004ed3

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e8c:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	77bb      	strb	r3, [r7, #30]
		break;
 8004e92:	e033      	b.n	8004efc <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8004e94:	f107 0316 	add.w	r3, r7, #22
 8004e98:	461a      	mov	r2, r3
 8004e9a:	2144      	movs	r1, #68	@ 0x44
 8004e9c:	68f8      	ldr	r0, [r7, #12]
 8004e9e:	f003 fd7f 	bl	80089a0 <VL53L0X_RdWord>
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8004ea6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d102      	bne.n	8004eb4 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8004eae:	8afb      	ldrh	r3, [r7, #22]
 8004eb0:	025b      	lsls	r3, r3, #9
 8004eb2:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	77bb      	strb	r3, [r7, #30]
		break;
 8004eb8:	e020      	b.n	8004efc <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ebe:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	77bb      	strb	r3, [r7, #30]
		break;
 8004ec4:	e01a      	b.n	8004efc <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eca:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 8004ecc:	2300      	movs	r3, #0
 8004ece:	77bb      	strb	r3, [r7, #30]
		break;
 8004ed0:	e014      	b.n	8004efc <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8004ed2:	f107 0316 	add.w	r3, r7, #22
 8004ed6:	461a      	mov	r2, r3
 8004ed8:	2164      	movs	r1, #100	@ 0x64
 8004eda:	68f8      	ldr	r0, [r7, #12]
 8004edc:	f003 fd60 	bl	80089a0 <VL53L0X_RdWord>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8004ee4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d102      	bne.n	8004ef2 <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8004eec:	8afb      	ldrh	r3, [r7, #22]
 8004eee:	025b      	lsls	r3, r3, #9
 8004ef0:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	77bb      	strb	r3, [r7, #30]
		break;
 8004ef6:	e001      	b.n	8004efc <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004ef8:	23fc      	movs	r3, #252	@ 0xfc
 8004efa:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004efc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d12a      	bne.n	8004f5a <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 8004f04:	7fbb      	ldrb	r3, [r7, #30]
 8004f06:	2b01      	cmp	r3, #1
 8004f08:	d124      	bne.n	8004f54 <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 8004f0a:	69bb      	ldr	r3, [r7, #24]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d110      	bne.n	8004f32 <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 8004f10:	897b      	ldrh	r3, [r7, #10]
 8004f12:	68fa      	ldr	r2, [r7, #12]
 8004f14:	330c      	adds	r3, #12
 8004f16:	009b      	lsls	r3, r3, #2
 8004f18:	4413      	add	r3, r2
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	69ba      	ldr	r2, [r7, #24]
 8004f22:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8004f24:	897b      	ldrh	r3, [r7, #10]
 8004f26:	68fa      	ldr	r2, [r7, #12]
 8004f28:	4413      	add	r3, r2
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8004f30:	e013      	b.n	8004f5a <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	69ba      	ldr	r2, [r7, #24]
 8004f36:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8004f38:	897b      	ldrh	r3, [r7, #10]
 8004f3a:	68fa      	ldr	r2, [r7, #12]
 8004f3c:	330c      	adds	r3, #12
 8004f3e:	009b      	lsls	r3, r3, #2
 8004f40:	4413      	add	r3, r2
 8004f42:	69ba      	ldr	r2, [r7, #24]
 8004f44:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8004f46:	897b      	ldrh	r3, [r7, #10]
 8004f48:	68fa      	ldr	r2, [r7, #12]
 8004f4a:	4413      	add	r3, r2
 8004f4c:	2201      	movs	r2, #1
 8004f4e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8004f52:	e002      	b.n	8004f5a <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	69ba      	ldr	r2, [r7, #24]
 8004f58:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004f5a:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	3720      	adds	r7, #32
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}
 8004f66:	bf00      	nop

08004f68 <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b084      	sub	sp, #16
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
 8004f70:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004f72:	2300      	movs	r3, #0
 8004f74:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 8004f76:	f107 030e 	add.w	r3, r7, #14
 8004f7a:	461a      	mov	r2, r3
 8004f7c:	2101      	movs	r1, #1
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f003 fce4 	bl	800894c <VL53L0X_RdByte>
 8004f84:	4603      	mov	r3, r0
 8004f86:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 8004f88:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d10e      	bne.n	8004fae <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 8004f90:	7bba      	ldrb	r2, [r7, #14]
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
		if (data & (0x01 << 7))
 8004f98:	7bbb      	ldrb	r3, [r7, #14]
 8004f9a:	b25b      	sxtb	r3, r3
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	da03      	bge.n	8004fa8 <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	701a      	strb	r2, [r3, #0]
 8004fa6:	e002      	b.n	8004fae <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	2200      	movs	r2, #0
 8004fac:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8004fae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d104      	bne.n	8004fc0 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	781a      	ldrb	r2, [r3, #0]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004fc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	3710      	adds	r7, #16
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bd80      	pop	{r7, pc}

08004fcc <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b084      	sub	sp, #16
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8004fd8:	f107 030e 	add.w	r3, r7, #14
 8004fdc:	4619      	mov	r1, r3
 8004fde:	6878      	ldr	r0, [r7, #4]
 8004fe0:	f7ff fbec 	bl	80047bc <VL53L0X_GetDeviceMode>
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8004fe8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d107      	bne.n	8005000 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8004ff0:	7bbb      	ldrb	r3, [r7, #14]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d104      	bne.n	8005000 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 8004ff6:	6878      	ldr	r0, [r7, #4]
 8004ff8:	f000 f898 	bl	800512c <VL53L0X_StartMeasurement>
 8004ffc:	4603      	mov	r3, r0
 8004ffe:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8005000:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d104      	bne.n	8005012 <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8005008:	6878      	ldr	r0, [r7, #4]
 800500a:	f001 fb33 	bl	8006674 <VL53L0X_measurement_poll_for_completion>
 800500e:	4603      	mov	r3, r0
 8005010:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8005012:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d106      	bne.n	8005028 <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 800501a:	7bbb      	ldrb	r3, [r7, #14]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d103      	bne.n	8005028 <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2203      	movs	r2, #3
 8005024:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 8005028:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800502c:	4618      	mov	r0, r3
 800502e:	3710      	adds	r7, #16
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}

08005034 <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b086      	sub	sp, #24
 8005038:	af00      	add	r7, sp, #0
 800503a:	60f8      	str	r0, [r7, #12]
 800503c:	60b9      	str	r1, [r7, #8]
 800503e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005040:	2300      	movs	r3, #0
 8005042:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 8005044:	2301      	movs	r3, #1
 8005046:	687a      	ldr	r2, [r7, #4]
 8005048:	68b9      	ldr	r1, [r7, #8]
 800504a:	68f8      	ldr	r0, [r7, #12]
 800504c:	f001 fad5 	bl	80065fa <VL53L0X_perform_ref_calibration>
 8005050:	4603      	mov	r3, r0
 8005052:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 8005054:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005058:	4618      	mov	r0, r3
 800505a:	3718      	adds	r7, #24
 800505c:	46bd      	mov	sp, r7
 800505e:	bd80      	pop	{r7, pc}

08005060 <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b086      	sub	sp, #24
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
 8005068:	460b      	mov	r3, r1
 800506a:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800506c:	2300      	movs	r3, #0
 800506e:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8005076:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 8005078:	7dbb      	ldrb	r3, [r7, #22]
 800507a:	2b01      	cmp	r3, #1
 800507c:	d005      	beq.n	800508a <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 800507e:	7dbb      	ldrb	r3, [r7, #22]
 8005080:	2b02      	cmp	r3, #2
 8005082:	d002      	beq.n	800508a <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 8005084:	7dbb      	ldrb	r3, [r7, #22]
 8005086:	2b03      	cmp	r3, #3
 8005088:	d147      	bne.n	800511a <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 800508a:	f107 030c 	add.w	r3, r7, #12
 800508e:	f107 0210 	add.w	r2, r7, #16
 8005092:	2101      	movs	r1, #1
 8005094:	6878      	ldr	r0, [r7, #4]
 8005096:	f000 fbb9 	bl	800580c <VL53L0X_GetInterruptThresholds>
 800509a:	4603      	mov	r3, r0
 800509c:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 800509e:	693b      	ldr	r3, [r7, #16]
 80050a0:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 80050a4:	d803      	bhi.n	80050ae <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 80050a6:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 80050a8:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 80050ac:	d935      	bls.n	800511a <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 80050ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d131      	bne.n	800511a <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 80050b6:	78fb      	ldrb	r3, [r7, #3]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d006      	beq.n	80050ca <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 80050bc:	491a      	ldr	r1, [pc, #104]	@ (8005128 <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 80050be:	6878      	ldr	r0, [r7, #4]
 80050c0:	f002 fcac 	bl	8007a1c <VL53L0X_load_tuning_settings>
 80050c4:	4603      	mov	r3, r0
 80050c6:	75fb      	strb	r3, [r7, #23]
 80050c8:	e027      	b.n	800511a <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 80050ca:	2204      	movs	r2, #4
 80050cc:	21ff      	movs	r1, #255	@ 0xff
 80050ce:	6878      	ldr	r0, [r7, #4]
 80050d0:	f003 fbba 	bl	8008848 <VL53L0X_WrByte>
 80050d4:	4603      	mov	r3, r0
 80050d6:	461a      	mov	r2, r3
 80050d8:	7dfb      	ldrb	r3, [r7, #23]
 80050da:	4313      	orrs	r3, r2
 80050dc:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 80050de:	2200      	movs	r2, #0
 80050e0:	2170      	movs	r1, #112	@ 0x70
 80050e2:	6878      	ldr	r0, [r7, #4]
 80050e4:	f003 fbb0 	bl	8008848 <VL53L0X_WrByte>
 80050e8:	4603      	mov	r3, r0
 80050ea:	461a      	mov	r2, r3
 80050ec:	7dfb      	ldrb	r3, [r7, #23]
 80050ee:	4313      	orrs	r3, r2
 80050f0:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80050f2:	2200      	movs	r2, #0
 80050f4:	21ff      	movs	r1, #255	@ 0xff
 80050f6:	6878      	ldr	r0, [r7, #4]
 80050f8:	f003 fba6 	bl	8008848 <VL53L0X_WrByte>
 80050fc:	4603      	mov	r3, r0
 80050fe:	461a      	mov	r2, r3
 8005100:	7dfb      	ldrb	r3, [r7, #23]
 8005102:	4313      	orrs	r3, r2
 8005104:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8005106:	2200      	movs	r2, #0
 8005108:	2180      	movs	r1, #128	@ 0x80
 800510a:	6878      	ldr	r0, [r7, #4]
 800510c:	f003 fb9c 	bl	8008848 <VL53L0X_WrByte>
 8005110:	4603      	mov	r3, r0
 8005112:	461a      	mov	r2, r3
 8005114:	7dfb      	ldrb	r3, [r7, #23]
 8005116:	4313      	orrs	r3, r2
 8005118:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 800511a:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 800511e:	4618      	mov	r0, r3
 8005120:	3718      	adds	r7, #24
 8005122:	46bd      	mov	sp, r7
 8005124:	bd80      	pop	{r7, pc}
 8005126:	bf00      	nop
 8005128:	20000108 	.word	0x20000108

0800512c <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b086      	sub	sp, #24
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005134:	2300      	movs	r3, #0
 8005136:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 8005138:	2301      	movs	r3, #1
 800513a:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 800513c:	f107 030e 	add.w	r3, r7, #14
 8005140:	4619      	mov	r1, r3
 8005142:	6878      	ldr	r0, [r7, #4]
 8005144:	f7ff fb3a 	bl	80047bc <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 8005148:	2201      	movs	r2, #1
 800514a:	2180      	movs	r1, #128	@ 0x80
 800514c:	6878      	ldr	r0, [r7, #4]
 800514e:	f003 fb7b 	bl	8008848 <VL53L0X_WrByte>
 8005152:	4603      	mov	r3, r0
 8005154:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005156:	2201      	movs	r2, #1
 8005158:	21ff      	movs	r1, #255	@ 0xff
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f003 fb74 	bl	8008848 <VL53L0X_WrByte>
 8005160:	4603      	mov	r3, r0
 8005162:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 8005164:	2200      	movs	r2, #0
 8005166:	2100      	movs	r1, #0
 8005168:	6878      	ldr	r0, [r7, #4]
 800516a:	f003 fb6d 	bl	8008848 <VL53L0X_WrByte>
 800516e:	4603      	mov	r3, r0
 8005170:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	f893 313a 	ldrb.w	r3, [r3, #314]	@ 0x13a
 8005178:	461a      	mov	r2, r3
 800517a:	2191      	movs	r1, #145	@ 0x91
 800517c:	6878      	ldr	r0, [r7, #4]
 800517e:	f003 fb63 	bl	8008848 <VL53L0X_WrByte>
 8005182:	4603      	mov	r3, r0
 8005184:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 8005186:	2201      	movs	r2, #1
 8005188:	2100      	movs	r1, #0
 800518a:	6878      	ldr	r0, [r7, #4]
 800518c:	f003 fb5c 	bl	8008848 <VL53L0X_WrByte>
 8005190:	4603      	mov	r3, r0
 8005192:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005194:	2200      	movs	r2, #0
 8005196:	21ff      	movs	r1, #255	@ 0xff
 8005198:	6878      	ldr	r0, [r7, #4]
 800519a:	f003 fb55 	bl	8008848 <VL53L0X_WrByte>
 800519e:	4603      	mov	r3, r0
 80051a0:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 80051a2:	2200      	movs	r2, #0
 80051a4:	2180      	movs	r1, #128	@ 0x80
 80051a6:	6878      	ldr	r0, [r7, #4]
 80051a8:	f003 fb4e 	bl	8008848 <VL53L0X_WrByte>
 80051ac:	4603      	mov	r3, r0
 80051ae:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 80051b0:	7bbb      	ldrb	r3, [r7, #14]
 80051b2:	2b03      	cmp	r3, #3
 80051b4:	d054      	beq.n	8005260 <VL53L0X_StartMeasurement+0x134>
 80051b6:	2b03      	cmp	r3, #3
 80051b8:	dc6c      	bgt.n	8005294 <VL53L0X_StartMeasurement+0x168>
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d002      	beq.n	80051c4 <VL53L0X_StartMeasurement+0x98>
 80051be:	2b01      	cmp	r3, #1
 80051c0:	d034      	beq.n	800522c <VL53L0X_StartMeasurement+0x100>
 80051c2:	e067      	b.n	8005294 <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 80051c4:	2201      	movs	r2, #1
 80051c6:	2100      	movs	r1, #0
 80051c8:	6878      	ldr	r0, [r7, #4]
 80051ca:	f003 fb3d 	bl	8008848 <VL53L0X_WrByte>
 80051ce:	4603      	mov	r3, r0
 80051d0:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 80051d2:	7bfb      	ldrb	r3, [r7, #15]
 80051d4:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 80051d6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d15d      	bne.n	800529a <VL53L0X_StartMeasurement+0x16e>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 80051de:	2300      	movs	r3, #0
 80051e0:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 80051e2:	693b      	ldr	r3, [r7, #16]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d008      	beq.n	80051fa <VL53L0X_StartMeasurement+0xce>
					Status = VL53L0X_RdByte(Dev,
 80051e8:	f107 030d 	add.w	r3, r7, #13
 80051ec:	461a      	mov	r2, r3
 80051ee:	2100      	movs	r1, #0
 80051f0:	6878      	ldr	r0, [r7, #4]
 80051f2:	f003 fbab 	bl	800894c <VL53L0X_RdByte>
 80051f6:	4603      	mov	r3, r0
 80051f8:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 80051fa:	693b      	ldr	r3, [r7, #16]
 80051fc:	3301      	adds	r3, #1
 80051fe:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 8005200:	7b7a      	ldrb	r2, [r7, #13]
 8005202:	7bfb      	ldrb	r3, [r7, #15]
 8005204:	4013      	ands	r3, r2
 8005206:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8005208:	7bfa      	ldrb	r2, [r7, #15]
 800520a:	429a      	cmp	r2, r3
 800520c:	d107      	bne.n	800521e <VL53L0X_StartMeasurement+0xf2>
				&& (Status == VL53L0X_ERROR_NONE)
 800520e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d103      	bne.n	800521e <VL53L0X_StartMeasurement+0xf2>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800521c:	d3e1      	bcc.n	80051e2 <VL53L0X_StartMeasurement+0xb6>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800521e:	693b      	ldr	r3, [r7, #16]
 8005220:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8005224:	d339      	bcc.n	800529a <VL53L0X_StartMeasurement+0x16e>
				Status = VL53L0X_ERROR_TIME_OUT;
 8005226:	23f9      	movs	r3, #249	@ 0xf9
 8005228:	75fb      	strb	r3, [r7, #23]

		}

		break;
 800522a:	e036      	b.n	800529a <VL53L0X_StartMeasurement+0x16e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 800522c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d105      	bne.n	8005240 <VL53L0X_StartMeasurement+0x114>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8005234:	2101      	movs	r1, #1
 8005236:	6878      	ldr	r0, [r7, #4]
 8005238:	f7ff ff12 	bl	8005060 <VL53L0X_CheckAndLoadInterruptSettings>
 800523c:	4603      	mov	r3, r0
 800523e:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8005240:	2202      	movs	r2, #2
 8005242:	2100      	movs	r1, #0
 8005244:	6878      	ldr	r0, [r7, #4]
 8005246:	f003 faff 	bl	8008848 <VL53L0X_WrByte>
 800524a:	4603      	mov	r3, r0
 800524c:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 800524e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d123      	bne.n	800529e <VL53L0X_StartMeasurement+0x172>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2204      	movs	r2, #4
 800525a:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
		}
		break;
 800525e:	e01e      	b.n	800529e <VL53L0X_StartMeasurement+0x172>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8005260:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d105      	bne.n	8005274 <VL53L0X_StartMeasurement+0x148>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8005268:	2101      	movs	r1, #1
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f7ff fef8 	bl	8005060 <VL53L0X_CheckAndLoadInterruptSettings>
 8005270:	4603      	mov	r3, r0
 8005272:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8005274:	2204      	movs	r2, #4
 8005276:	2100      	movs	r1, #0
 8005278:	6878      	ldr	r0, [r7, #4]
 800527a:	f003 fae5 	bl	8008848 <VL53L0X_WrByte>
 800527e:	4603      	mov	r3, r0
 8005280:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 8005282:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d10b      	bne.n	80052a2 <VL53L0X_StartMeasurement+0x176>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2204      	movs	r2, #4
 800528e:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
		}
		break;
 8005292:	e006      	b.n	80052a2 <VL53L0X_StartMeasurement+0x176>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8005294:	23f8      	movs	r3, #248	@ 0xf8
 8005296:	75fb      	strb	r3, [r7, #23]
 8005298:	e004      	b.n	80052a4 <VL53L0X_StartMeasurement+0x178>
		break;
 800529a:	bf00      	nop
 800529c:	e002      	b.n	80052a4 <VL53L0X_StartMeasurement+0x178>
		break;
 800529e:	bf00      	nop
 80052a0:	e000      	b.n	80052a4 <VL53L0X_StartMeasurement+0x178>
		break;
 80052a2:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 80052a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80052a8:	4618      	mov	r0, r3
 80052aa:	3718      	adds	r7, #24
 80052ac:	46bd      	mov	sp, r7
 80052ae:	bd80      	pop	{r7, pc}

080052b0 <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b084      	sub	sp, #16
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
 80052b8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80052ba:	2300      	movs	r3, #0
 80052bc:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 80052c4:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 80052c6:	7bbb      	ldrb	r3, [r7, #14]
 80052c8:	2b04      	cmp	r3, #4
 80052ca:	d112      	bne.n	80052f2 <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 80052cc:	f107 0308 	add.w	r3, r7, #8
 80052d0:	4619      	mov	r1, r3
 80052d2:	6878      	ldr	r0, [r7, #4]
 80052d4:	f000 fb0e 	bl	80058f4 <VL53L0X_GetInterruptMaskStatus>
 80052d8:	4603      	mov	r3, r0
 80052da:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 80052dc:	68bb      	ldr	r3, [r7, #8]
 80052de:	2b04      	cmp	r3, #4
 80052e0:	d103      	bne.n	80052ea <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	2201      	movs	r2, #1
 80052e6:	701a      	strb	r2, [r3, #0]
 80052e8:	e01c      	b.n	8005324 <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	2200      	movs	r2, #0
 80052ee:	701a      	strb	r2, [r3, #0]
 80052f0:	e018      	b.n	8005324 <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 80052f2:	f107 030d 	add.w	r3, r7, #13
 80052f6:	461a      	mov	r2, r3
 80052f8:	2114      	movs	r1, #20
 80052fa:	6878      	ldr	r0, [r7, #4]
 80052fc:	f003 fb26 	bl	800894c <VL53L0X_RdByte>
 8005300:	4603      	mov	r3, r0
 8005302:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 8005304:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d10b      	bne.n	8005324 <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 800530c:	7b7b      	ldrb	r3, [r7, #13]
 800530e:	f003 0301 	and.w	r3, r3, #1
 8005312:	2b00      	cmp	r3, #0
 8005314:	d003      	beq.n	800531e <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	2201      	movs	r2, #1
 800531a:	701a      	strb	r2, [r3, #0]
 800531c:	e002      	b.n	8005324 <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	2200      	movs	r2, #0
 8005322:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8005324:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005328:	4618      	mov	r0, r3
 800532a:	3710      	adds	r7, #16
 800532c:	46bd      	mov	sp, r7
 800532e:	bd80      	pop	{r7, pc}

08005330 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8005330:	b5b0      	push	{r4, r5, r7, lr}
 8005332:	b096      	sub	sp, #88	@ 0x58
 8005334:	af02      	add	r7, sp, #8
 8005336:	6078      	str	r0, [r7, #4]
 8005338:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800533a:	2300      	movs	r3, #0
 800533c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 8005340:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8005344:	230c      	movs	r3, #12
 8005346:	2114      	movs	r1, #20
 8005348:	6878      	ldr	r0, [r7, #4]
 800534a:	f003 fa51 	bl	80087f0 <VL53L0X_ReadMulti>
 800534e:	4603      	mov	r3, r0
 8005350:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 8005354:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8005358:	2b00      	cmp	r3, #0
 800535a:	f040 80c8 	bne.w	80054ee <VL53L0X_GetRangingMeasurementData+0x1be>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	2200      	movs	r2, #0
 8005362:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	2200      	movs	r2, #0
 8005368:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 800536a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800536e:	021b      	lsls	r3, r3, #8
 8005370:	b29b      	uxth	r3, r3
 8005372:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8005376:	4413      	add	r3, r2
 8005378:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	2200      	movs	r2, #0
 8005380:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 8005382:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005386:	021b      	lsls	r3, r3, #8
 8005388:	b29b      	uxth	r3, r3
 800538a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800538e:	4413      	add	r3, r2
 8005390:	b29b      	uxth	r3, r3
 8005392:	025b      	lsls	r3, r3, #9
 8005394:	647b      	str	r3, [r7, #68]	@ 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800539a:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 800539c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80053a0:	021b      	lsls	r3, r3, #8
 80053a2:	b29b      	uxth	r3, r3
 80053a4:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 80053a8:	4413      	add	r3, r2
 80053aa:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 80053ae:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80053b2:	025a      	lsls	r2, r3, #9
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 80053b8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80053bc:	021b      	lsls	r3, r3, #8
 80053be:	b29b      	uxth	r3, r3
 80053c0:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80053c4:	4413      	add	r3, r2
 80053c6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80053d0:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 80053d2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80053d6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	f8b3 3152 	ldrh.w	r3, [r3, #338]	@ 0x152
 80053e0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 80053e8:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 80053ec:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80053ee:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80053f2:	d046      	beq.n	8005482 <VL53L0X_GetRangingMeasurementData+0x152>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 80053f4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80053f6:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 80053fa:	fb02 f303 	mul.w	r3, r2, r3
 80053fe:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8005402:	4a58      	ldr	r2, [pc, #352]	@ (8005564 <VL53L0X_GetRangingMeasurementData+0x234>)
 8005404:	fb82 1203 	smull	r1, r2, r2, r3
 8005408:	1192      	asrs	r2, r2, #6
 800540a:	17db      	asrs	r3, r3, #31
 800540c:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 800540e:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6a1b      	ldr	r3, [r3, #32]
 8005416:	873b      	strh	r3, [r7, #56]	@ 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	7f1b      	ldrb	r3, [r3, #28]
 800541c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 8005420:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005424:	2b00      	cmp	r3, #0
 8005426:	d02c      	beq.n	8005482 <VL53L0X_GetRangingMeasurementData+0x152>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 8005428:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800542a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800542e:	fb02 f303 	mul.w	r3, r2, r3
 8005432:	121a      	asrs	r2, r3, #8
					<= 0) {
 8005434:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
				if ((SignalRate
 8005436:	429a      	cmp	r2, r3
 8005438:	d10d      	bne.n	8005456 <VL53L0X_GetRangingMeasurementData+0x126>
					if (RangeFractionalEnable)
 800543a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800543e:	2b00      	cmp	r3, #0
 8005440:	d004      	beq.n	800544c <VL53L0X_GetRangingMeasurementData+0x11c>
						XtalkRangeMilliMeter = 8888;
 8005442:	f242 23b8 	movw	r3, #8888	@ 0x22b8
 8005446:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 800544a:	e016      	b.n	800547a <VL53L0X_GetRangingMeasurementData+0x14a>
					else
						XtalkRangeMilliMeter = 8888
 800544c:	f648 23e0 	movw	r3, #35552	@ 0x8ae0
 8005450:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8005454:	e011      	b.n	800547a <VL53L0X_GetRangingMeasurementData+0x14a>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 8005456:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800545a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800545c:	fb03 f202 	mul.w	r2, r3, r2
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 8005460:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8005462:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 8005466:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 800546a:	121b      	asrs	r3, r3, #8
 800546c:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 800546e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005470:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 8005472:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 8005476:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 800547a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800547e:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
			}

		}

		if (RangeFractionalEnable) {
 8005482:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8005486:	2b00      	cmp	r3, #0
 8005488:	d00d      	beq.n	80054a6 <VL53L0X_GetRangingMeasurementData+0x176>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 800548a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800548e:	089b      	lsrs	r3, r3, #2
 8005490:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 8005496:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800549a:	b2db      	uxtb	r3, r3
 800549c:	019b      	lsls	r3, r3, #6
 800549e:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	75da      	strb	r2, [r3, #23]
 80054a4:	e006      	b.n	80054b4 <VL53L0X_GetRangingMeasurementData+0x184>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 80054ac:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	2200      	movs	r2, #0
 80054b2:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 80054b4:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80054b8:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 80054bc:	f107 0336 	add.w	r3, r7, #54	@ 0x36
 80054c0:	9301      	str	r3, [sp, #4]
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	9300      	str	r3, [sp, #0]
 80054c6:	4613      	mov	r3, r2
 80054c8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80054ca:	6878      	ldr	r0, [r7, #4]
 80054cc:	f002 ff44 	bl	8008358 <VL53L0X_get_pal_range_status>
 80054d0:	4603      	mov	r3, r0
 80054d2:	461a      	mov	r2, r3
 80054d4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80054d8:	4313      	orrs	r3, r2
 80054da:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 80054de:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d103      	bne.n	80054ee <VL53L0X_GetRangingMeasurementData+0x1be>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 80054e6:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 80054ee:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d12f      	bne.n	8005556 <VL53L0X_GetRangingMeasurementData+0x226>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	f107 040c 	add.w	r4, r7, #12
 80054fc:	f103 0550 	add.w	r5, r3, #80	@ 0x50
 8005500:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005502:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005504:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8005508:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 8005510:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 8005516:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 800551e:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 8005524:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 800552a:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 8005530:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 8005536:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 800553c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	f103 0450 	add.w	r4, r3, #80	@ 0x50
 8005546:	f107 050c 	add.w	r5, r7, #12
 800554a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800554c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800554e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8005552:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8005556:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
}
 800555a:	4618      	mov	r0, r3
 800555c:	3750      	adds	r7, #80	@ 0x50
 800555e:	46bd      	mov	sp, r7
 8005560:	bdb0      	pop	{r4, r5, r7, pc}
 8005562:	bf00      	nop
 8005564:	10624dd3 	.word	0x10624dd3

08005568 <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b084      	sub	sp, #16
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
 8005570:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005572:	2300      	movs	r3, #0
 8005574:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8005576:	2100      	movs	r1, #0
 8005578:	6878      	ldr	r0, [r7, #4]
 800557a:	f7ff f8f3 	bl	8004764 <VL53L0X_SetDeviceMode>
 800557e:	4603      	mov	r3, r0
 8005580:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8005582:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d104      	bne.n	8005594 <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	f7ff fd1e 	bl	8004fcc <VL53L0X_PerformSingleMeasurement>
 8005590:	4603      	mov	r3, r0
 8005592:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8005594:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d105      	bne.n	80055a8 <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 800559c:	6839      	ldr	r1, [r7, #0]
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	f7ff fec6 	bl	8005330 <VL53L0X_GetRangingMeasurementData>
 80055a4:	4603      	mov	r3, r0
 80055a6:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 80055a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d105      	bne.n	80055bc <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 80055b0:	2100      	movs	r1, #0
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	f000 f95e 	bl	8005874 <VL53L0X_ClearInterruptMask>
 80055b8:	4603      	mov	r3, r0
 80055ba:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 80055bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80055c0:	4618      	mov	r0, r3
 80055c2:	3710      	adds	r7, #16
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bd80      	pop	{r7, pc}

080055c8 <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b084      	sub	sp, #16
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
 80055d0:	4608      	mov	r0, r1
 80055d2:	4611      	mov	r1, r2
 80055d4:	461a      	mov	r2, r3
 80055d6:	4603      	mov	r3, r0
 80055d8:	70fb      	strb	r3, [r7, #3]
 80055da:	460b      	mov	r3, r1
 80055dc:	70bb      	strb	r3, [r7, #2]
 80055de:	4613      	mov	r3, r2
 80055e0:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80055e2:	2300      	movs	r3, #0
 80055e4:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 80055e6:	78fb      	ldrb	r3, [r7, #3]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d002      	beq.n	80055f2 <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 80055ec:	23f6      	movs	r3, #246	@ 0xf6
 80055ee:	73fb      	strb	r3, [r7, #15]
 80055f0:	e105      	b.n	80057fe <VL53L0X_SetGpioConfig+0x236>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 80055f2:	78bb      	ldrb	r3, [r7, #2]
 80055f4:	2b14      	cmp	r3, #20
 80055f6:	d110      	bne.n	800561a <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 80055f8:	7e3b      	ldrb	r3, [r7, #24]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d102      	bne.n	8005604 <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 80055fe:	2310      	movs	r3, #16
 8005600:	73bb      	strb	r3, [r7, #14]
 8005602:	e001      	b.n	8005608 <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 8005604:	2301      	movs	r3, #1
 8005606:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 8005608:	7bbb      	ldrb	r3, [r7, #14]
 800560a:	461a      	mov	r2, r3
 800560c:	2184      	movs	r1, #132	@ 0x84
 800560e:	6878      	ldr	r0, [r7, #4]
 8005610:	f003 f91a 	bl	8008848 <VL53L0X_WrByte>
 8005614:	4603      	mov	r3, r0
 8005616:	73fb      	strb	r3, [r7, #15]
 8005618:	e0f1      	b.n	80057fe <VL53L0X_SetGpioConfig+0x236>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 800561a:	78bb      	ldrb	r3, [r7, #2]
 800561c:	2b15      	cmp	r3, #21
 800561e:	f040 8097 	bne.w	8005750 <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8005622:	2201      	movs	r2, #1
 8005624:	21ff      	movs	r1, #255	@ 0xff
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f003 f90e 	bl	8008848 <VL53L0X_WrByte>
 800562c:	4603      	mov	r3, r0
 800562e:	461a      	mov	r2, r3
 8005630:	7bfb      	ldrb	r3, [r7, #15]
 8005632:	4313      	orrs	r3, r2
 8005634:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8005636:	2200      	movs	r2, #0
 8005638:	2100      	movs	r1, #0
 800563a:	6878      	ldr	r0, [r7, #4]
 800563c:	f003 f904 	bl	8008848 <VL53L0X_WrByte>
 8005640:	4603      	mov	r3, r0
 8005642:	461a      	mov	r2, r3
 8005644:	7bfb      	ldrb	r3, [r7, #15]
 8005646:	4313      	orrs	r3, r2
 8005648:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800564a:	2200      	movs	r2, #0
 800564c:	21ff      	movs	r1, #255	@ 0xff
 800564e:	6878      	ldr	r0, [r7, #4]
 8005650:	f003 f8fa 	bl	8008848 <VL53L0X_WrByte>
 8005654:	4603      	mov	r3, r0
 8005656:	461a      	mov	r2, r3
 8005658:	7bfb      	ldrb	r3, [r7, #15]
 800565a:	4313      	orrs	r3, r2
 800565c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800565e:	2201      	movs	r2, #1
 8005660:	2180      	movs	r1, #128	@ 0x80
 8005662:	6878      	ldr	r0, [r7, #4]
 8005664:	f003 f8f0 	bl	8008848 <VL53L0X_WrByte>
 8005668:	4603      	mov	r3, r0
 800566a:	461a      	mov	r2, r3
 800566c:	7bfb      	ldrb	r3, [r7, #15]
 800566e:	4313      	orrs	r3, r2
 8005670:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 8005672:	2202      	movs	r2, #2
 8005674:	2185      	movs	r1, #133	@ 0x85
 8005676:	6878      	ldr	r0, [r7, #4]
 8005678:	f003 f8e6 	bl	8008848 <VL53L0X_WrByte>
 800567c:	4603      	mov	r3, r0
 800567e:	461a      	mov	r2, r3
 8005680:	7bfb      	ldrb	r3, [r7, #15]
 8005682:	4313      	orrs	r3, r2
 8005684:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 8005686:	2204      	movs	r2, #4
 8005688:	21ff      	movs	r1, #255	@ 0xff
 800568a:	6878      	ldr	r0, [r7, #4]
 800568c:	f003 f8dc 	bl	8008848 <VL53L0X_WrByte>
 8005690:	4603      	mov	r3, r0
 8005692:	461a      	mov	r2, r3
 8005694:	7bfb      	ldrb	r3, [r7, #15]
 8005696:	4313      	orrs	r3, r2
 8005698:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 800569a:	2200      	movs	r2, #0
 800569c:	21cd      	movs	r1, #205	@ 0xcd
 800569e:	6878      	ldr	r0, [r7, #4]
 80056a0:	f003 f8d2 	bl	8008848 <VL53L0X_WrByte>
 80056a4:	4603      	mov	r3, r0
 80056a6:	461a      	mov	r2, r3
 80056a8:	7bfb      	ldrb	r3, [r7, #15]
 80056aa:	4313      	orrs	r3, r2
 80056ac:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 80056ae:	2211      	movs	r2, #17
 80056b0:	21cc      	movs	r1, #204	@ 0xcc
 80056b2:	6878      	ldr	r0, [r7, #4]
 80056b4:	f003 f8c8 	bl	8008848 <VL53L0X_WrByte>
 80056b8:	4603      	mov	r3, r0
 80056ba:	461a      	mov	r2, r3
 80056bc:	7bfb      	ldrb	r3, [r7, #15]
 80056be:	4313      	orrs	r3, r2
 80056c0:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 80056c2:	2207      	movs	r2, #7
 80056c4:	21ff      	movs	r1, #255	@ 0xff
 80056c6:	6878      	ldr	r0, [r7, #4]
 80056c8:	f003 f8be 	bl	8008848 <VL53L0X_WrByte>
 80056cc:	4603      	mov	r3, r0
 80056ce:	461a      	mov	r2, r3
 80056d0:	7bfb      	ldrb	r3, [r7, #15]
 80056d2:	4313      	orrs	r3, r2
 80056d4:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 80056d6:	2200      	movs	r2, #0
 80056d8:	21be      	movs	r1, #190	@ 0xbe
 80056da:	6878      	ldr	r0, [r7, #4]
 80056dc:	f003 f8b4 	bl	8008848 <VL53L0X_WrByte>
 80056e0:	4603      	mov	r3, r0
 80056e2:	461a      	mov	r2, r3
 80056e4:	7bfb      	ldrb	r3, [r7, #15]
 80056e6:	4313      	orrs	r3, r2
 80056e8:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 80056ea:	2206      	movs	r2, #6
 80056ec:	21ff      	movs	r1, #255	@ 0xff
 80056ee:	6878      	ldr	r0, [r7, #4]
 80056f0:	f003 f8aa 	bl	8008848 <VL53L0X_WrByte>
 80056f4:	4603      	mov	r3, r0
 80056f6:	461a      	mov	r2, r3
 80056f8:	7bfb      	ldrb	r3, [r7, #15]
 80056fa:	4313      	orrs	r3, r2
 80056fc:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 80056fe:	2209      	movs	r2, #9
 8005700:	21cc      	movs	r1, #204	@ 0xcc
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	f003 f8a0 	bl	8008848 <VL53L0X_WrByte>
 8005708:	4603      	mov	r3, r0
 800570a:	461a      	mov	r2, r3
 800570c:	7bfb      	ldrb	r3, [r7, #15]
 800570e:	4313      	orrs	r3, r2
 8005710:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8005712:	2200      	movs	r2, #0
 8005714:	21ff      	movs	r1, #255	@ 0xff
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	f003 f896 	bl	8008848 <VL53L0X_WrByte>
 800571c:	4603      	mov	r3, r0
 800571e:	461a      	mov	r2, r3
 8005720:	7bfb      	ldrb	r3, [r7, #15]
 8005722:	4313      	orrs	r3, r2
 8005724:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8005726:	2201      	movs	r2, #1
 8005728:	21ff      	movs	r1, #255	@ 0xff
 800572a:	6878      	ldr	r0, [r7, #4]
 800572c:	f003 f88c 	bl	8008848 <VL53L0X_WrByte>
 8005730:	4603      	mov	r3, r0
 8005732:	461a      	mov	r2, r3
 8005734:	7bfb      	ldrb	r3, [r7, #15]
 8005736:	4313      	orrs	r3, r2
 8005738:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800573a:	2200      	movs	r2, #0
 800573c:	2100      	movs	r1, #0
 800573e:	6878      	ldr	r0, [r7, #4]
 8005740:	f003 f882 	bl	8008848 <VL53L0X_WrByte>
 8005744:	4603      	mov	r3, r0
 8005746:	461a      	mov	r2, r3
 8005748:	7bfb      	ldrb	r3, [r7, #15]
 800574a:	4313      	orrs	r3, r2
 800574c:	73fb      	strb	r3, [r7, #15]
 800574e:	e056      	b.n	80057fe <VL53L0X_SetGpioConfig+0x236>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 8005750:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d120      	bne.n	800579a <VL53L0X_SetGpioConfig+0x1d2>
			switch (Functionality) {
 8005758:	787b      	ldrb	r3, [r7, #1]
 800575a:	2b04      	cmp	r3, #4
 800575c:	d81b      	bhi.n	8005796 <VL53L0X_SetGpioConfig+0x1ce>
 800575e:	a201      	add	r2, pc, #4	@ (adr r2, 8005764 <VL53L0X_SetGpioConfig+0x19c>)
 8005760:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005764:	08005779 	.word	0x08005779
 8005768:	0800577f 	.word	0x0800577f
 800576c:	08005785 	.word	0x08005785
 8005770:	0800578b 	.word	0x0800578b
 8005774:	08005791 	.word	0x08005791
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 8005778:	2300      	movs	r3, #0
 800577a:	73bb      	strb	r3, [r7, #14]
				break;
 800577c:	e00d      	b.n	800579a <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 800577e:	2301      	movs	r3, #1
 8005780:	73bb      	strb	r3, [r7, #14]
				break;
 8005782:	e00a      	b.n	800579a <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 8005784:	2302      	movs	r3, #2
 8005786:	73bb      	strb	r3, [r7, #14]
				break;
 8005788:	e007      	b.n	800579a <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 800578a:	2303      	movs	r3, #3
 800578c:	73bb      	strb	r3, [r7, #14]
				break;
 800578e:	e004      	b.n	800579a <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 8005790:	2304      	movs	r3, #4
 8005792:	73bb      	strb	r3, [r7, #14]
				break;
 8005794:	e001      	b.n	800579a <VL53L0X_SetGpioConfig+0x1d2>
			default:
				Status =
 8005796:	23f5      	movs	r3, #245	@ 0xf5
 8005798:	73fb      	strb	r3, [r7, #15]
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}

		if (Status == VL53L0X_ERROR_NONE)
 800579a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d107      	bne.n	80057b2 <VL53L0X_SetGpioConfig+0x1ea>
			Status = VL53L0X_WrByte(Dev,
 80057a2:	7bbb      	ldrb	r3, [r7, #14]
 80057a4:	461a      	mov	r2, r3
 80057a6:	210a      	movs	r1, #10
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	f003 f84d 	bl	8008848 <VL53L0X_WrByte>
 80057ae:	4603      	mov	r3, r0
 80057b0:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 80057b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d10f      	bne.n	80057da <VL53L0X_SetGpioConfig+0x212>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 80057ba:	7e3b      	ldrb	r3, [r7, #24]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d102      	bne.n	80057c6 <VL53L0X_SetGpioConfig+0x1fe>
				data = 0;
 80057c0:	2300      	movs	r3, #0
 80057c2:	73bb      	strb	r3, [r7, #14]
 80057c4:	e001      	b.n	80057ca <VL53L0X_SetGpioConfig+0x202>
			else
				data = (uint8_t)(1 << 4);
 80057c6:	2310      	movs	r3, #16
 80057c8:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 80057ca:	7bbb      	ldrb	r3, [r7, #14]
 80057cc:	22ef      	movs	r2, #239	@ 0xef
 80057ce:	2184      	movs	r1, #132	@ 0x84
 80057d0:	6878      	ldr	r0, [r7, #4]
 80057d2:	f003 f887 	bl	80088e4 <VL53L0X_UpdateByte>
 80057d6:	4603      	mov	r3, r0
 80057d8:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 80057da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d103      	bne.n	80057ea <VL53L0X_SetGpioConfig+0x222>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	787a      	ldrb	r2, [r7, #1]
 80057e6:	f883 20da 	strb.w	r2, [r3, #218]	@ 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 80057ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d105      	bne.n	80057fe <VL53L0X_SetGpioConfig+0x236>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 80057f2:	2100      	movs	r1, #0
 80057f4:	6878      	ldr	r0, [r7, #4]
 80057f6:	f000 f83d 	bl	8005874 <VL53L0X_ClearInterruptMask>
 80057fa:	4603      	mov	r3, r0
 80057fc:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 80057fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005802:	4618      	mov	r0, r3
 8005804:	3710      	adds	r7, #16
 8005806:	46bd      	mov	sp, r7
 8005808:	bd80      	pop	{r7, pc}
 800580a:	bf00      	nop

0800580c <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b086      	sub	sp, #24
 8005810:	af00      	add	r7, sp, #0
 8005812:	60f8      	str	r0, [r7, #12]
 8005814:	607a      	str	r2, [r7, #4]
 8005816:	603b      	str	r3, [r7, #0]
 8005818:	460b      	mov	r3, r1
 800581a:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800581c:	2300      	movs	r3, #0
 800581e:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 8005820:	f107 0314 	add.w	r3, r7, #20
 8005824:	461a      	mov	r2, r3
 8005826:	210e      	movs	r1, #14
 8005828:	68f8      	ldr	r0, [r7, #12]
 800582a:	f003 f8b9 	bl	80089a0 <VL53L0X_RdWord>
 800582e:	4603      	mov	r3, r0
 8005830:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8005832:	8abb      	ldrh	r3, [r7, #20]
 8005834:	045a      	lsls	r2, r3, #17
 8005836:	4b0e      	ldr	r3, [pc, #56]	@ (8005870 <VL53L0X_GetInterruptThresholds+0x64>)
 8005838:	4013      	ands	r3, r2
 800583a:	687a      	ldr	r2, [r7, #4]
 800583c:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 800583e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d10e      	bne.n	8005864 <VL53L0X_GetInterruptThresholds+0x58>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 8005846:	f107 0314 	add.w	r3, r7, #20
 800584a:	461a      	mov	r2, r3
 800584c:	210c      	movs	r1, #12
 800584e:	68f8      	ldr	r0, [r7, #12]
 8005850:	f003 f8a6 	bl	80089a0 <VL53L0X_RdWord>
 8005854:	4603      	mov	r3, r0
 8005856:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8005858:	8abb      	ldrh	r3, [r7, #20]
 800585a:	045a      	lsls	r2, r3, #17
 800585c:	4b04      	ldr	r3, [pc, #16]	@ (8005870 <VL53L0X_GetInterruptThresholds+0x64>)
 800585e:	4013      	ands	r3, r2
		*pThresholdHigh =
 8005860:	683a      	ldr	r2, [r7, #0]
 8005862:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8005864:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005868:	4618      	mov	r0, r3
 800586a:	3718      	adds	r7, #24
 800586c:	46bd      	mov	sp, r7
 800586e:	bd80      	pop	{r7, pc}
 8005870:	1ffe0000 	.word	0x1ffe0000

08005874 <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b084      	sub	sp, #16
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
 800587c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800587e:	2300      	movs	r3, #0
 8005880:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 8005882:	2300      	movs	r3, #0
 8005884:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 8005886:	2201      	movs	r2, #1
 8005888:	210b      	movs	r1, #11
 800588a:	6878      	ldr	r0, [r7, #4]
 800588c:	f002 ffdc 	bl	8008848 <VL53L0X_WrByte>
 8005890:	4603      	mov	r3, r0
 8005892:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 8005894:	2200      	movs	r2, #0
 8005896:	210b      	movs	r1, #11
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	f002 ffd5 	bl	8008848 <VL53L0X_WrByte>
 800589e:	4603      	mov	r3, r0
 80058a0:	461a      	mov	r2, r3
 80058a2:	7bfb      	ldrb	r3, [r7, #15]
 80058a4:	4313      	orrs	r3, r2
 80058a6:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 80058a8:	f107 030d 	add.w	r3, r7, #13
 80058ac:	461a      	mov	r2, r3
 80058ae:	2113      	movs	r1, #19
 80058b0:	6878      	ldr	r0, [r7, #4]
 80058b2:	f003 f84b 	bl	800894c <VL53L0X_RdByte>
 80058b6:	4603      	mov	r3, r0
 80058b8:	461a      	mov	r2, r3
 80058ba:	7bfb      	ldrb	r3, [r7, #15]
 80058bc:	4313      	orrs	r3, r2
 80058be:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 80058c0:	7bbb      	ldrb	r3, [r7, #14]
 80058c2:	3301      	adds	r3, #1
 80058c4:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 80058c6:	7b7b      	ldrb	r3, [r7, #13]
 80058c8:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d006      	beq.n	80058de <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 80058d0:	7bbb      	ldrb	r3, [r7, #14]
 80058d2:	2b02      	cmp	r3, #2
 80058d4:	d803      	bhi.n	80058de <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 80058d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d0d3      	beq.n	8005886 <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 80058de:	7bbb      	ldrb	r3, [r7, #14]
 80058e0:	2b02      	cmp	r3, #2
 80058e2:	d901      	bls.n	80058e8 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 80058e4:	23f4      	movs	r3, #244	@ 0xf4
 80058e6:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 80058e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	3710      	adds	r7, #16
 80058f0:	46bd      	mov	sp, r7
 80058f2:	bd80      	pop	{r7, pc}

080058f4 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b084      	sub	sp, #16
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
 80058fc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80058fe:	2300      	movs	r3, #0
 8005900:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 8005902:	f107 030e 	add.w	r3, r7, #14
 8005906:	461a      	mov	r2, r3
 8005908:	2113      	movs	r1, #19
 800590a:	6878      	ldr	r0, [r7, #4]
 800590c:	f003 f81e 	bl	800894c <VL53L0X_RdByte>
 8005910:	4603      	mov	r3, r0
 8005912:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 8005914:	7bbb      	ldrb	r3, [r7, #14]
 8005916:	f003 0207 	and.w	r2, r3, #7
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 800591e:	7bbb      	ldrb	r3, [r7, #14]
 8005920:	f003 0318 	and.w	r3, r3, #24
 8005924:	2b00      	cmp	r3, #0
 8005926:	d001      	beq.n	800592c <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 8005928:	23fa      	movs	r3, #250	@ 0xfa
 800592a:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 800592c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005930:	4618      	mov	r0, r3
 8005932:	3710      	adds	r7, #16
 8005934:	46bd      	mov	sp, r7
 8005936:	bd80      	pop	{r7, pc}

08005938 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b086      	sub	sp, #24
 800593c:	af00      	add	r7, sp, #0
 800593e:	60f8      	str	r0, [r7, #12]
 8005940:	60b9      	str	r1, [r7, #8]
 8005942:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005944:	2300      	movs	r3, #0
 8005946:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 8005948:	687a      	ldr	r2, [r7, #4]
 800594a:	68b9      	ldr	r1, [r7, #8]
 800594c:	68f8      	ldr	r0, [r7, #12]
 800594e:	f000 fa03 	bl	8005d58 <VL53L0X_perform_ref_spad_management>
 8005952:	4603      	mov	r3, r0
 8005954:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 8005956:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800595a:	4618      	mov	r0, r3
 800595c:	3718      	adds	r7, #24
 800595e:	46bd      	mov	sp, r7
 8005960:	bd80      	pop	{r7, pc}

08005962 <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 8005962:	b580      	push	{r7, lr}
 8005964:	b084      	sub	sp, #16
 8005966:	af00      	add	r7, sp, #0
 8005968:	6078      	str	r0, [r7, #4]
 800596a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800596c:	2300      	movs	r3, #0
 800596e:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 8005970:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8005974:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 8005976:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800597a:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 800597c:	f107 0308 	add.w	r3, r7, #8
 8005980:	461a      	mov	r2, r3
 8005982:	2128      	movs	r1, #40	@ 0x28
 8005984:	6878      	ldr	r0, [r7, #4]
 8005986:	f003 f80b 	bl	80089a0 <VL53L0X_RdWord>
 800598a:	4603      	mov	r3, r0
 800598c:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 800598e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d11e      	bne.n	80059d4 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 8005996:	893b      	ldrh	r3, [r7, #8]
 8005998:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800599c:	b29b      	uxth	r3, r3
 800599e:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 80059a0:	893b      	ldrh	r3, [r7, #8]
 80059a2:	461a      	mov	r2, r3
 80059a4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80059a8:	429a      	cmp	r2, r3
 80059aa:	dd0b      	ble.n	80059c4 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 80059ac:	893a      	ldrh	r2, [r7, #8]
 80059ae:	897b      	ldrh	r3, [r7, #10]
 80059b0:	1ad3      	subs	r3, r2, r3
 80059b2:	b29b      	uxth	r3, r3
 80059b4:	b21b      	sxth	r3, r3
 80059b6:	461a      	mov	r2, r3
					* 250;
 80059b8:	23fa      	movs	r3, #250	@ 0xfa
 80059ba:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	601a      	str	r2, [r3, #0]
 80059c2:	e007      	b.n	80059d4 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 80059c4:	893b      	ldrh	r3, [r7, #8]
 80059c6:	b21b      	sxth	r3, r3
 80059c8:	461a      	mov	r2, r3
 80059ca:	23fa      	movs	r3, #250	@ 0xfa
 80059cc:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	601a      	str	r2, [r3, #0]

	}

	return Status;
 80059d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80059d8:	4618      	mov	r0, r3
 80059da:	3710      	adds	r7, #16
 80059dc:	46bd      	mov	sp, r7
 80059de:	bd80      	pop	{r7, pc}

080059e0 <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 80059e0:	b480      	push	{r7}
 80059e2:	b08b      	sub	sp, #44	@ 0x2c
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	60f8      	str	r0, [r7, #12]
 80059e8:	60b9      	str	r1, [r7, #8]
 80059ea:	607a      	str	r2, [r7, #4]
 80059ec:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 80059ee:	2308      	movs	r3, #8
 80059f0:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 80059f2:	2300      	movs	r3, #0
 80059f4:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	f04f 32ff 	mov.w	r2, #4294967295
 80059fc:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 80059fe:	687a      	ldr	r2, [r7, #4]
 8005a00:	69bb      	ldr	r3, [r7, #24]
 8005a02:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a06:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	69ba      	ldr	r2, [r7, #24]
 8005a0c:	fbb3 f2f2 	udiv	r2, r3, r2
 8005a10:	69b9      	ldr	r1, [r7, #24]
 8005a12:	fb01 f202 	mul.w	r2, r1, r2
 8005a16:	1a9b      	subs	r3, r3, r2
 8005a18:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8005a1a:	697b      	ldr	r3, [r7, #20]
 8005a1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a1e:	e030      	b.n	8005a82 <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 8005a20:	2300      	movs	r3, #0
 8005a22:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 8005a24:	68fa      	ldr	r2, [r7, #12]
 8005a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a28:	4413      	add	r3, r2
 8005a2a:	781b      	ldrb	r3, [r3, #0]
 8005a2c:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 8005a2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a30:	697b      	ldr	r3, [r7, #20]
 8005a32:	429a      	cmp	r2, r3
 8005a34:	d11e      	bne.n	8005a74 <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 8005a36:	7ffa      	ldrb	r2, [r7, #31]
 8005a38:	693b      	ldr	r3, [r7, #16]
 8005a3a:	fa42 f303 	asr.w	r3, r2, r3
 8005a3e:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 8005a40:	693b      	ldr	r3, [r7, #16]
 8005a42:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 8005a44:	e016      	b.n	8005a74 <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 8005a46:	7ffb      	ldrb	r3, [r7, #31]
 8005a48:	f003 0301 	and.w	r3, r3, #1
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d00b      	beq.n	8005a68 <get_next_good_spad+0x88>
				success = 1;
 8005a50:	2301      	movs	r3, #1
 8005a52:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 8005a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a56:	69ba      	ldr	r2, [r7, #24]
 8005a58:	fb03 f202 	mul.w	r2, r3, r2
 8005a5c:	6a3b      	ldr	r3, [r7, #32]
 8005a5e:	4413      	add	r3, r2
 8005a60:	461a      	mov	r2, r3
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	601a      	str	r2, [r3, #0]
				break;
 8005a66:	e009      	b.n	8005a7c <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 8005a68:	7ffb      	ldrb	r3, [r7, #31]
 8005a6a:	085b      	lsrs	r3, r3, #1
 8005a6c:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 8005a6e:	6a3b      	ldr	r3, [r7, #32]
 8005a70:	3301      	adds	r3, #1
 8005a72:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 8005a74:	6a3a      	ldr	r2, [r7, #32]
 8005a76:	69bb      	ldr	r3, [r7, #24]
 8005a78:	429a      	cmp	r2, r3
 8005a7a:	d3e4      	bcc.n	8005a46 <get_next_good_spad+0x66>
				coarseIndex++) {
 8005a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a7e:	3301      	adds	r3, #1
 8005a80:	627b      	str	r3, [r7, #36]	@ 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8005a82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	429a      	cmp	r2, r3
 8005a88:	d202      	bcs.n	8005a90 <get_next_good_spad+0xb0>
 8005a8a:	7fbb      	ldrb	r3, [r7, #30]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d0c7      	beq.n	8005a20 <get_next_good_spad+0x40>
		}
	}
}
 8005a90:	bf00      	nop
 8005a92:	372c      	adds	r7, #44	@ 0x2c
 8005a94:	46bd      	mov	sp, r7
 8005a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9a:	4770      	bx	lr

08005a9c <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	b085      	sub	sp, #20
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	099b      	lsrs	r3, r3, #6
 8005aac:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 8005aae:	4a07      	ldr	r2, [pc, #28]	@ (8005acc <is_aperture+0x30>)
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d101      	bne.n	8005abe <is_aperture+0x22>
		isAperture = 0;
 8005aba:	2300      	movs	r3, #0
 8005abc:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 8005abe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	3714      	adds	r7, #20
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aca:	4770      	bx	lr
 8005acc:	200002c0 	.word	0x200002c0

08005ad0 <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 8005ad0:	b480      	push	{r7}
 8005ad2:	b089      	sub	sp, #36	@ 0x24
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	60f8      	str	r0, [r7, #12]
 8005ad8:	60b9      	str	r1, [r7, #8]
 8005ada:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8005adc:	2300      	movs	r3, #0
 8005ade:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 8005ae0:	2308      	movs	r3, #8
 8005ae2:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 8005ae4:	687a      	ldr	r2, [r7, #4]
 8005ae6:	69bb      	ldr	r3, [r7, #24]
 8005ae8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005aec:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	69ba      	ldr	r2, [r7, #24]
 8005af2:	fbb3 f2f2 	udiv	r2, r3, r2
 8005af6:	69b9      	ldr	r1, [r7, #24]
 8005af8:	fb01 f202 	mul.w	r2, r1, r2
 8005afc:	1a9b      	subs	r3, r3, r2
 8005afe:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 8005b00:	697a      	ldr	r2, [r7, #20]
 8005b02:	68bb      	ldr	r3, [r7, #8]
 8005b04:	429a      	cmp	r2, r3
 8005b06:	d302      	bcc.n	8005b0e <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 8005b08:	23ce      	movs	r3, #206	@ 0xce
 8005b0a:	77fb      	strb	r3, [r7, #31]
 8005b0c:	e010      	b.n	8005b30 <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 8005b0e:	68fa      	ldr	r2, [r7, #12]
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	4413      	add	r3, r2
 8005b14:	781b      	ldrb	r3, [r3, #0]
 8005b16:	b25a      	sxtb	r2, r3
 8005b18:	2101      	movs	r1, #1
 8005b1a:	693b      	ldr	r3, [r7, #16]
 8005b1c:	fa01 f303 	lsl.w	r3, r1, r3
 8005b20:	b25b      	sxtb	r3, r3
 8005b22:	4313      	orrs	r3, r2
 8005b24:	b259      	sxtb	r1, r3
 8005b26:	68fa      	ldr	r2, [r7, #12]
 8005b28:	697b      	ldr	r3, [r7, #20]
 8005b2a:	4413      	add	r3, r2
 8005b2c:	b2ca      	uxtb	r2, r1
 8005b2e:	701a      	strb	r2, [r3, #0]

	return status;
 8005b30:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	3724      	adds	r7, #36	@ 0x24
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr

08005b40 <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b084      	sub	sp, #16
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
 8005b48:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 8005b4a:	2306      	movs	r3, #6
 8005b4c:	683a      	ldr	r2, [r7, #0]
 8005b4e:	21b0      	movs	r1, #176	@ 0xb0
 8005b50:	6878      	ldr	r0, [r7, #4]
 8005b52:	f002 fe1d 	bl	8008790 <VL53L0X_WriteMulti>
 8005b56:	4603      	mov	r3, r0
 8005b58:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 8005b5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005b5e:	4618      	mov	r0, r3
 8005b60:	3710      	adds	r7, #16
 8005b62:	46bd      	mov	sp, r7
 8005b64:	bd80      	pop	{r7, pc}

08005b66 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 8005b66:	b580      	push	{r7, lr}
 8005b68:	b084      	sub	sp, #16
 8005b6a:	af00      	add	r7, sp, #0
 8005b6c:	6078      	str	r0, [r7, #4]
 8005b6e:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 8005b70:	2306      	movs	r3, #6
 8005b72:	683a      	ldr	r2, [r7, #0]
 8005b74:	21b0      	movs	r1, #176	@ 0xb0
 8005b76:	6878      	ldr	r0, [r7, #4]
 8005b78:	f002 fe3a 	bl	80087f0 <VL53L0X_ReadMulti>
 8005b7c:	4603      	mov	r3, r0
 8005b7e:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 8005b80:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005b84:	4618      	mov	r0, r3
 8005b86:	3710      	adds	r7, #16
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	bd80      	pop	{r7, pc}

08005b8c <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b08c      	sub	sp, #48	@ 0x30
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	60f8      	str	r0, [r7, #12]
 8005b94:	607a      	str	r2, [r7, #4]
 8005b96:	603b      	str	r3, [r7, #0]
 8005b98:	460b      	mov	r3, r1
 8005b9a:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 8005ba2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005ba4:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 8005ba6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005ba8:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 8005baa:	2300      	movs	r3, #0
 8005bac:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005bae:	e02b      	b.n	8005c08 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 8005bb0:	f107 031c 	add.w	r3, r7, #28
 8005bb4:	6a3a      	ldr	r2, [r7, #32]
 8005bb6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005bb8:	6878      	ldr	r0, [r7, #4]
 8005bba:	f7ff ff11 	bl	80059e0 <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 8005bbe:	69fb      	ldr	r3, [r7, #28]
 8005bc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bc4:	d103      	bne.n	8005bce <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 8005bc6:	23ce      	movs	r3, #206	@ 0xce
 8005bc8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			break;
 8005bcc:	e020      	b.n	8005c10 <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 8005bce:	69fb      	ldr	r3, [r7, #28]
 8005bd0:	461a      	mov	r2, r3
 8005bd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005bd4:	4413      	add	r3, r2
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	f7ff ff60 	bl	8005a9c <is_aperture>
 8005bdc:	4603      	mov	r3, r0
 8005bde:	461a      	mov	r2, r3
 8005be0:	7afb      	ldrb	r3, [r7, #11]
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d003      	beq.n	8005bee <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 8005be6:	23ce      	movs	r3, #206	@ 0xce
 8005be8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			break;
 8005bec:	e010      	b.n	8005c10 <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 8005bee:	69fb      	ldr	r3, [r7, #28]
 8005bf0:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 8005bf2:	6a3a      	ldr	r2, [r7, #32]
 8005bf4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005bf6:	6838      	ldr	r0, [r7, #0]
 8005bf8:	f7ff ff6a 	bl	8005ad0 <enable_spad_bit>
		currentSpad++;
 8005bfc:	6a3b      	ldr	r3, [r7, #32]
 8005bfe:	3301      	adds	r3, #1
 8005c00:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 8005c02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c04:	3301      	adds	r3, #1
 8005c06:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005c08:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c0c:	429a      	cmp	r2, r3
 8005c0e:	d3cf      	bcc.n	8005bb0 <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 8005c10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c12:	6a3a      	ldr	r2, [r7, #32]
 8005c14:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 8005c16:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d106      	bne.n	8005c2c <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 8005c1e:	6839      	ldr	r1, [r7, #0]
 8005c20:	68f8      	ldr	r0, [r7, #12]
 8005c22:	f7ff ff8d 	bl	8005b40 <set_ref_spad_map>
 8005c26:	4603      	mov	r3, r0
 8005c28:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 8005c2c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d121      	bne.n	8005c78 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 8005c34:	f107 0314 	add.w	r3, r7, #20
 8005c38:	4619      	mov	r1, r3
 8005c3a:	68f8      	ldr	r0, [r7, #12]
 8005c3c:	f7ff ff93 	bl	8005b66 <get_ref_spad_map>
 8005c40:	4603      	mov	r3, r0
 8005c42:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

		i = 0;
 8005c46:	2300      	movs	r3, #0
 8005c48:	627b      	str	r3, [r7, #36]	@ 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 8005c4a:	e011      	b.n	8005c70 <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 8005c4c:	683a      	ldr	r2, [r7, #0]
 8005c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c50:	4413      	add	r3, r2
 8005c52:	781a      	ldrb	r2, [r3, #0]
 8005c54:	f107 0114 	add.w	r1, r7, #20
 8005c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c5a:	440b      	add	r3, r1
 8005c5c:	781b      	ldrb	r3, [r3, #0]
 8005c5e:	429a      	cmp	r2, r3
 8005c60:	d003      	beq.n	8005c6a <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 8005c62:	23ce      	movs	r3, #206	@ 0xce
 8005c64:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				break;
 8005c68:	e006      	b.n	8005c78 <enable_ref_spads+0xec>
			}
			i++;
 8005c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c6c:	3301      	adds	r3, #1
 8005c6e:	627b      	str	r3, [r7, #36]	@ 0x24
		while (i < size) {
 8005c70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c74:	429a      	cmp	r2, r3
 8005c76:	d3e9      	bcc.n	8005c4c <enable_ref_spads+0xc0>
		}
	}
	return status;
 8005c78:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	3730      	adds	r7, #48	@ 0x30
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}

08005c84 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b08a      	sub	sp, #40	@ 0x28
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
 8005c8c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8005c8e:	2300      	movs	r3, #0
 8005c90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 8005c94:	2300      	movs	r3, #0
 8005c96:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8005ca0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 8005ca4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d107      	bne.n	8005cbc <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 8005cac:	22c0      	movs	r2, #192	@ 0xc0
 8005cae:	2101      	movs	r1, #1
 8005cb0:	6878      	ldr	r0, [r7, #4]
 8005cb2:	f002 fdc9 	bl	8008848 <VL53L0X_WrByte>
 8005cb6:	4603      	mov	r3, r0
 8005cb8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 8005cbc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d108      	bne.n	8005cd6 <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 8005cc4:	f107 0308 	add.w	r3, r7, #8
 8005cc8:	4619      	mov	r1, r3
 8005cca:	6878      	ldr	r0, [r7, #4]
 8005ccc:	f7ff fc4c 	bl	8005568 <VL53L0X_PerformSingleRangingMeasurement>
 8005cd0:	4603      	mov	r3, r0
 8005cd2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 8005cd6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d107      	bne.n	8005cee <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005cde:	2201      	movs	r2, #1
 8005ce0:	21ff      	movs	r1, #255	@ 0xff
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	f002 fdb0 	bl	8008848 <VL53L0X_WrByte>
 8005ce8:	4603      	mov	r3, r0
 8005cea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (status == VL53L0X_ERROR_NONE)
 8005cee:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d107      	bne.n	8005d06 <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 8005cf6:	683a      	ldr	r2, [r7, #0]
 8005cf8:	21b6      	movs	r1, #182	@ 0xb6
 8005cfa:	6878      	ldr	r0, [r7, #4]
 8005cfc:	f002 fe50 	bl	80089a0 <VL53L0X_RdWord>
 8005d00:	4603      	mov	r3, r0
 8005d02:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 8005d06:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d107      	bne.n	8005d1e <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005d0e:	2200      	movs	r2, #0
 8005d10:	21ff      	movs	r1, #255	@ 0xff
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	f002 fd98 	bl	8008848 <VL53L0X_WrByte>
 8005d18:	4603      	mov	r3, r0
 8005d1a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (status == VL53L0X_ERROR_NONE) {
 8005d1e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d112      	bne.n	8005d4c <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8005d26:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005d2a:	461a      	mov	r2, r3
 8005d2c:	2101      	movs	r1, #1
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f002 fd8a 	bl	8008848 <VL53L0X_WrByte>
 8005d34:	4603      	mov	r3, r0
 8005d36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 8005d3a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d104      	bne.n	8005d4c <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8005d48:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
	}

	return status;
 8005d4c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8005d50:	4618      	mov	r0, r3
 8005d52:	3728      	adds	r7, #40	@ 0x28
 8005d54:	46bd      	mov	sp, r7
 8005d56:	bd80      	pop	{r7, pc}

08005d58 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 8005d58:	b590      	push	{r4, r7, lr}
 8005d5a:	b09d      	sub	sp, #116	@ 0x74
 8005d5c:	af06      	add	r7, sp, #24
 8005d5e:	60f8      	str	r0, [r7, #12]
 8005d60:	60b9      	str	r1, [r7, #8]
 8005d62:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005d64:	2300      	movs	r3, #0
 8005d66:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 8005d6a:	23b4      	movs	r3, #180	@ 0xb4
 8005d6c:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
	uint32_t minimumSpadCount = 3;
 8005d70:	2303      	movs	r3, #3
 8005d72:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t maxSpadCount = 44;
 8005d74:	232c      	movs	r3, #44	@ 0x2c
 8005d76:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t currentSpadIndex = 0;
 8005d78:	2300      	movs	r3, #0
 8005d7a:	653b      	str	r3, [r7, #80]	@ 0x50
	uint32_t lastSpadIndex = 0;
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 8005d80:	2300      	movs	r3, #0
 8005d82:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 8005d84:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8005d88:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
	uint32_t index = 0;
 8005d8e:	2300      	movs	r3, #0
 8005d90:	64bb      	str	r3, [r7, #72]	@ 0x48
	uint32_t spadArraySize = 6;
 8005d92:	2306      	movs	r3, #6
 8005d94:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t signalRateDiff = 0;
 8005d96:	2300      	movs	r3, #0
 8005d98:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t lastSignalRateDiff = 0;
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	647b      	str	r3, [r7, #68]	@ 0x44
	uint8_t complete = 0;
 8005d9e:	2300      	movs	r3, #0
 8005da0:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	uint8_t VhvSettings = 0;
 8005da4:	2300      	movs	r3, #0
 8005da6:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 8005da8:	2300      	movs	r3, #0
 8005daa:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 8005dac:	2300      	movs	r3, #0
 8005dae:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint8_t	 isApertureSpads_int = 0;
 8005db0:	2300      	movs	r3, #0
 8005db2:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	f8b3 313c 	ldrh.w	r3, [r3, #316]	@ 0x13c
 8005dbc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 8005dbe:	2300      	movs	r3, #0
 8005dc0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005dc2:	e009      	b.n	8005dd8 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8005dc4:	68fa      	ldr	r2, [r7, #12]
 8005dc6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005dc8:	4413      	add	r3, r2
 8005dca:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8005dce:	2200      	movs	r2, #0
 8005dd0:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8005dd2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005dd4:	3301      	adds	r3, #1
 8005dd6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005dd8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005dda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ddc:	429a      	cmp	r2, r3
 8005dde:	d3f1      	bcc.n	8005dc4 <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005de0:	2201      	movs	r2, #1
 8005de2:	21ff      	movs	r1, #255	@ 0xff
 8005de4:	68f8      	ldr	r0, [r7, #12]
 8005de6:	f002 fd2f 	bl	8008848 <VL53L0X_WrByte>
 8005dea:	4603      	mov	r3, r0
 8005dec:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8005df0:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d107      	bne.n	8005e08 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 8005df8:	2200      	movs	r2, #0
 8005dfa:	214f      	movs	r1, #79	@ 0x4f
 8005dfc:	68f8      	ldr	r0, [r7, #12]
 8005dfe:	f002 fd23 	bl	8008848 <VL53L0X_WrByte>
 8005e02:	4603      	mov	r3, r0
 8005e04:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8005e08:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d107      	bne.n	8005e20 <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 8005e10:	222c      	movs	r2, #44	@ 0x2c
 8005e12:	214e      	movs	r1, #78	@ 0x4e
 8005e14:	68f8      	ldr	r0, [r7, #12]
 8005e16:	f002 fd17 	bl	8008848 <VL53L0X_WrByte>
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8005e20:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d107      	bne.n	8005e38 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005e28:	2200      	movs	r2, #0
 8005e2a:	21ff      	movs	r1, #255	@ 0xff
 8005e2c:	68f8      	ldr	r0, [r7, #12]
 8005e2e:	f002 fd0b 	bl	8008848 <VL53L0X_WrByte>
 8005e32:	4603      	mov	r3, r0
 8005e34:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8005e38:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d109      	bne.n	8005e54 <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 8005e40:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8005e44:	461a      	mov	r2, r3
 8005e46:	21b6      	movs	r1, #182	@ 0xb6
 8005e48:	68f8      	ldr	r0, [r7, #12]
 8005e4a:	f002 fcfd 	bl	8008848 <VL53L0X_WrByte>
 8005e4e:	4603      	mov	r3, r0
 8005e50:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 8005e54:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d107      	bne.n	8005e6c <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	2180      	movs	r1, #128	@ 0x80
 8005e60:	68f8      	ldr	r0, [r7, #12]
 8005e62:	f002 fcf1 	bl	8008848 <VL53L0X_WrByte>
 8005e66:	4603      	mov	r3, r0
 8005e68:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 8005e6c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d10a      	bne.n	8005e8a <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 8005e74:	f107 0210 	add.w	r2, r7, #16
 8005e78:	f107 0111 	add.w	r1, r7, #17
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	68f8      	ldr	r0, [r7, #12]
 8005e80:	f000 fbbb 	bl	80065fa <VL53L0X_perform_ref_calibration>
 8005e84:	4603      	mov	r3, r0
 8005e86:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 8005e8a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d121      	bne.n	8005ed6 <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 8005e92:	2300      	movs	r3, #0
 8005e94:	653b      	str	r3, [r7, #80]	@ 0x50
		lastSpadIndex = currentSpadIndex;
 8005e96:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005e98:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
		Status = enable_ref_spads(Dev,
 8005e9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ea0:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	f503 7492 	add.w	r4, r3, #292	@ 0x124
		Status = enable_ref_spads(Dev,
 8005eae:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8005eb2:	f107 0218 	add.w	r2, r7, #24
 8005eb6:	9204      	str	r2, [sp, #16]
 8005eb8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005eba:	9203      	str	r2, [sp, #12]
 8005ebc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005ebe:	9202      	str	r2, [sp, #8]
 8005ec0:	9301      	str	r3, [sp, #4]
 8005ec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ec4:	9300      	str	r3, [sp, #0]
 8005ec6:	4623      	mov	r3, r4
 8005ec8:	4602      	mov	r2, r0
 8005eca:	68f8      	ldr	r0, [r7, #12]
 8005ecc:	f7ff fe5e 	bl	8005b8c <enable_ref_spads>
 8005ed0:	4603      	mov	r3, r0
 8005ed2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005ed6:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d174      	bne.n	8005fc8 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 8005ede:	69bb      	ldr	r3, [r7, #24]
 8005ee0:	653b      	str	r3, [r7, #80]	@ 0x50

		Status = perform_ref_signal_measurement(Dev,
 8005ee2:	f107 0312 	add.w	r3, r7, #18
 8005ee6:	4619      	mov	r1, r3
 8005ee8:	68f8      	ldr	r0, [r7, #12]
 8005eea:	f7ff fecb 	bl	8005c84 <perform_ref_signal_measurement>
 8005eee:	4603      	mov	r3, r0
 8005ef0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 8005ef4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d161      	bne.n	8005fc0 <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 8005efc:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 8005efe:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8005f00:	429a      	cmp	r2, r3
 8005f02:	d25d      	bcs.n	8005fc0 <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 8005f04:	2300      	movs	r3, #0
 8005f06:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005f08:	e009      	b.n	8005f1e <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8005f0a:	68fa      	ldr	r2, [r7, #12]
 8005f0c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005f0e:	4413      	add	r3, r2
 8005f10:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8005f14:	2200      	movs	r2, #0
 8005f16:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 8005f18:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005f1a:	3301      	adds	r3, #1
 8005f1c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005f1e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005f20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f22:	429a      	cmp	r2, r3
 8005f24:	d3f1      	bcc.n	8005f0a <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 8005f26:	e002      	b.n	8005f2e <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 8005f28:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005f2a:	3301      	adds	r3, #1
 8005f2c:	653b      	str	r3, [r7, #80]	@ 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 8005f2e:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 8005f32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005f34:	4413      	add	r3, r2
 8005f36:	4618      	mov	r0, r3
 8005f38:	f7ff fdb0 	bl	8005a9c <is_aperture>
 8005f3c:	4603      	mov	r3, r0
				== 0) && (currentSpadIndex < maxSpadCount)) {
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d103      	bne.n	8005f4a <VL53L0X_perform_ref_spad_management+0x1f2>
 8005f42:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005f44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f46:	429a      	cmp	r2, r3
 8005f48:	d3ee      	bcc.n	8005f28 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	64fb      	str	r3, [r7, #76]	@ 0x4c

			Status = enable_ref_spads(Dev,
 8005f4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f50:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	f503 7492 	add.w	r4, r3, #292	@ 0x124
			Status = enable_ref_spads(Dev,
 8005f5e:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8005f62:	f107 0218 	add.w	r2, r7, #24
 8005f66:	9204      	str	r2, [sp, #16]
 8005f68:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005f6a:	9203      	str	r2, [sp, #12]
 8005f6c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005f6e:	9202      	str	r2, [sp, #8]
 8005f70:	9301      	str	r3, [sp, #4]
 8005f72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f74:	9300      	str	r3, [sp, #0]
 8005f76:	4623      	mov	r3, r4
 8005f78:	4602      	mov	r2, r0
 8005f7a:	68f8      	ldr	r0, [r7, #12]
 8005f7c:	f7ff fe06 	bl	8005b8c <enable_ref_spads>
 8005f80:	4603      	mov	r3, r0
 8005f82:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8005f86:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d11b      	bne.n	8005fc6 <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 8005f8e:	69bb      	ldr	r3, [r7, #24]
 8005f90:	653b      	str	r3, [r7, #80]	@ 0x50
				Status = perform_ref_signal_measurement(Dev,
 8005f92:	f107 0312 	add.w	r3, r7, #18
 8005f96:	4619      	mov	r1, r3
 8005f98:	68f8      	ldr	r0, [r7, #12]
 8005f9a:	f7ff fe73 	bl	8005c84 <perform_ref_signal_measurement>
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 8005fa4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d10c      	bne.n	8005fc6 <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 8005fac:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 8005fae:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8005fb0:	429a      	cmp	r2, r3
 8005fb2:	d208      	bcs.n	8005fc6 <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
					refSpadCount_int = minimumSpadCount;
 8005fba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 8005fbe:	e002      	b.n	8005fc6 <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005fc4:	e000      	b.n	8005fc8 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 8005fc6:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8005fc8:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	f040 80af 	bne.w	8006130 <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 8005fd2:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 8005fd4:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8005fd6:	429a      	cmp	r2, r3
 8005fd8:	f240 80aa 	bls.w	8006130 <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 8005fdc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005fde:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
		refSpadCount_int	= minimumSpadCount;
 8005fe2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fe4:	63fb      	str	r3, [r7, #60]	@ 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	f503 7192 	add.w	r1, r3, #292	@ 0x124
 8005fec:	f107 031c 	add.w	r3, r7, #28
 8005ff0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	f002 fdb4 	bl	8008b60 <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 8005ff8:	8a7b      	ldrh	r3, [r7, #18]
 8005ffa:	461a      	mov	r2, r3
 8005ffc:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8005ffe:	1ad3      	subs	r3, r2, r3
 8006000:	2b00      	cmp	r3, #0
 8006002:	bfb8      	it	lt
 8006004:	425b      	neglt	r3, r3
 8006006:	647b      	str	r3, [r7, #68]	@ 0x44
			targetRefRate);
		complete = 0;
 8006008:	2300      	movs	r3, #0
 800600a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

		while (!complete) {
 800600e:	e086      	b.n	800611e <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
			get_next_good_spad(
 8006016:	f107 0314 	add.w	r3, r7, #20
 800601a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800601c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800601e:	f7ff fcdf 	bl	80059e0 <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 8006022:	697b      	ldr	r3, [r7, #20]
 8006024:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006028:	d103      	bne.n	8006032 <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 800602a:	23ce      	movs	r3, #206	@ 0xce
 800602c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
				break;
 8006030:	e07e      	b.n	8006130 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 8006032:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8006036:	697a      	ldr	r2, [r7, #20]
 8006038:	4413      	add	r3, r2
 800603a:	4618      	mov	r0, r3
 800603c:	f7ff fd2e 	bl	8005a9c <is_aperture>
 8006040:	4603      	mov	r3, r0
 8006042:	461a      	mov	r2, r3
 8006044:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006046:	4293      	cmp	r3, r2
 8006048:	d003      	beq.n	8006052 <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 800604a:	2301      	movs	r3, #1
 800604c:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
				break;
 8006050:	e06e      	b.n	8006130 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 8006052:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006054:	3301      	adds	r3, #1
 8006056:	63fb      	str	r3, [r7, #60]	@ 0x3c

			currentSpadIndex = nextGoodSpad;
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	653b      	str	r3, [r7, #80]	@ 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	f503 7392 	add.w	r3, r3, #292	@ 0x124
			Status = enable_spad_bit(
 8006062:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006064:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006066:	4618      	mov	r0, r3
 8006068:	f7ff fd32 	bl	8005ad0 <enable_spad_bit>
 800606c:	4603      	mov	r3, r0
 800606e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8006072:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006076:	2b00      	cmp	r3, #0
 8006078:	d10c      	bne.n	8006094 <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 800607a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800607c:	3301      	adds	r3, #1
 800607e:	653b      	str	r3, [r7, #80]	@ 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	f503 7392 	add.w	r3, r3, #292	@ 0x124
				Status = set_ref_spad_map(Dev,
 8006086:	4619      	mov	r1, r3
 8006088:	68f8      	ldr	r0, [r7, #12]
 800608a:	f7ff fd59 	bl	8005b40 <set_ref_spad_map>
 800608e:	4603      	mov	r3, r0
 8006090:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 8006094:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006098:	2b00      	cmp	r3, #0
 800609a:	d146      	bne.n	800612a <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 800609c:	f107 0312 	add.w	r3, r7, #18
 80060a0:	4619      	mov	r1, r3
 80060a2:	68f8      	ldr	r0, [r7, #12]
 80060a4:	f7ff fdee 	bl	8005c84 <perform_ref_signal_measurement>
 80060a8:	4603      	mov	r3, r0
 80060aa:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 80060ae:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d13b      	bne.n	800612e <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 80060b6:	8a7b      	ldrh	r3, [r7, #18]
 80060b8:	461a      	mov	r2, r3
 80060ba:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80060bc:	1ad3      	subs	r3, r2, r3
 80060be:	2b00      	cmp	r3, #0
 80060c0:	bfb8      	it	lt
 80060c2:	425b      	neglt	r3, r3
 80060c4:	627b      	str	r3, [r7, #36]	@ 0x24

			if (peakSignalRateRef > targetRefRate) {
 80060c6:	8a7b      	ldrh	r3, [r7, #18]
 80060c8:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80060ca:	429a      	cmp	r2, r3
 80060cc:	d21c      	bcs.n	8006108 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 80060ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80060d2:	429a      	cmp	r2, r3
 80060d4:	d914      	bls.n	8006100 <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 80060d6:	f107 031c 	add.w	r3, r7, #28
 80060da:	4619      	mov	r1, r3
 80060dc:	68f8      	ldr	r0, [r7, #12]
 80060de:	f7ff fd2f 	bl	8005b40 <set_ref_spad_map>
 80060e2:	4603      	mov	r3, r0
 80060e4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	f503 7392 	add.w	r3, r3, #292	@ 0x124
					memcpy(
 80060ee:	f107 011c 	add.w	r1, r7, #28
 80060f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80060f4:	4618      	mov	r0, r3
 80060f6:	f002 fd33 	bl	8008b60 <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 80060fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80060fc:	3b01      	subs	r3, #1
 80060fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
				}
				complete = 1;
 8006100:	2301      	movs	r3, #1
 8006102:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006106:	e00a      	b.n	800611e <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 8006108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800610a:	647b      	str	r3, [r7, #68]	@ 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	f503 7192 	add.w	r1, r3, #292	@ 0x124
				memcpy(lastSpadArray,
 8006112:	f107 031c 	add.w	r3, r7, #28
 8006116:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006118:	4618      	mov	r0, r3
 800611a:	f002 fd21 	bl	8008b60 <memcpy>
		while (!complete) {
 800611e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006122:	2b00      	cmp	r3, #0
 8006124:	f43f af74 	beq.w	8006010 <VL53L0X_perform_ref_spad_management+0x2b8>
 8006128:	e002      	b.n	8006130 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 800612a:	bf00      	nop
 800612c:	e000      	b.n	8006130 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 800612e:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006130:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006134:	2b00      	cmp	r3, #0
 8006136:	d115      	bne.n	8006164 <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800613c:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8006144:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	2201      	movs	r2, #1
 800614a:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	b2da      	uxtb	r2, r3
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	781a      	ldrb	r2, [r3, #0]
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 8006164:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 8006168:	4618      	mov	r0, r3
 800616a:	375c      	adds	r7, #92	@ 0x5c
 800616c:	46bd      	mov	sp, r7
 800616e:	bd90      	pop	{r4, r7, pc}

08006170 <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 8006170:	b590      	push	{r4, r7, lr}
 8006172:	b093      	sub	sp, #76	@ 0x4c
 8006174:	af06      	add	r7, sp, #24
 8006176:	60f8      	str	r0, [r7, #12]
 8006178:	60b9      	str	r1, [r7, #8]
 800617a:	4613      	mov	r3, r2
 800617c:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800617e:	2300      	movs	r3, #0
 8006180:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint32_t currentSpadIndex = 0;
 8006184:	2300      	movs	r3, #0
 8006186:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint8_t startSelect = 0xB4;
 8006188:	23b4      	movs	r3, #180	@ 0xb4
 800618a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint32_t spadArraySize = 6;
 800618e:	2306      	movs	r3, #6
 8006190:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 8006192:	232c      	movs	r3, #44	@ 0x2c
 8006194:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8006196:	2201      	movs	r2, #1
 8006198:	21ff      	movs	r1, #255	@ 0xff
 800619a:	68f8      	ldr	r0, [r7, #12]
 800619c:	f002 fb54 	bl	8008848 <VL53L0X_WrByte>
 80061a0:	4603      	mov	r3, r0
 80061a2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 80061a6:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d107      	bne.n	80061be <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 80061ae:	2200      	movs	r2, #0
 80061b0:	214f      	movs	r1, #79	@ 0x4f
 80061b2:	68f8      	ldr	r0, [r7, #12]
 80061b4:	f002 fb48 	bl	8008848 <VL53L0X_WrByte>
 80061b8:	4603      	mov	r3, r0
 80061ba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 80061be:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d107      	bne.n	80061d6 <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 80061c6:	222c      	movs	r2, #44	@ 0x2c
 80061c8:	214e      	movs	r1, #78	@ 0x4e
 80061ca:	68f8      	ldr	r0, [r7, #12]
 80061cc:	f002 fb3c 	bl	8008848 <VL53L0X_WrByte>
 80061d0:	4603      	mov	r3, r0
 80061d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 80061d6:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d107      	bne.n	80061ee <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80061de:	2200      	movs	r2, #0
 80061e0:	21ff      	movs	r1, #255	@ 0xff
 80061e2:	68f8      	ldr	r0, [r7, #12]
 80061e4:	f002 fb30 	bl	8008848 <VL53L0X_WrByte>
 80061e8:	4603      	mov	r3, r0
 80061ea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 80061ee:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d109      	bne.n	800620a <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 80061f6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80061fa:	461a      	mov	r2, r3
 80061fc:	21b6      	movs	r1, #182	@ 0xb6
 80061fe:	68f8      	ldr	r0, [r7, #12]
 8006200:	f002 fb22 	bl	8008848 <VL53L0X_WrByte>
 8006204:	4603      	mov	r3, r0
 8006206:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 800620a:	2300      	movs	r3, #0
 800620c:	627b      	str	r3, [r7, #36]	@ 0x24
 800620e:	e009      	b.n	8006224 <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8006210:	68fa      	ldr	r2, [r7, #12]
 8006212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006214:	4413      	add	r3, r2
 8006216:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800621a:	2200      	movs	r2, #0
 800621c:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800621e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006220:	3301      	adds	r3, #1
 8006222:	627b      	str	r3, [r7, #36]	@ 0x24
 8006224:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006226:	69fb      	ldr	r3, [r7, #28]
 8006228:	429a      	cmp	r2, r3
 800622a:	d3f1      	bcc.n	8006210 <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 800622c:	79fb      	ldrb	r3, [r7, #7]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d011      	beq.n	8006256 <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8006232:	e002      	b.n	800623a <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 8006234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006236:	3301      	adds	r3, #1
 8006238:	62bb      	str	r3, [r7, #40]	@ 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800623a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800623e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006240:	4413      	add	r3, r2
 8006242:	4618      	mov	r0, r3
 8006244:	f7ff fc2a 	bl	8005a9c <is_aperture>
 8006248:	4603      	mov	r3, r0
 800624a:	2b00      	cmp	r3, #0
 800624c:	d103      	bne.n	8006256 <VL53L0X_set_reference_spads+0xe6>
 800624e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006250:	69bb      	ldr	r3, [r7, #24]
 8006252:	429a      	cmp	r2, r3
 8006254:	d3ee      	bcc.n	8006234 <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	f503 7492 	add.w	r4, r3, #292	@ 0x124
	Status = enable_ref_spads(Dev,
 8006262:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006266:	79f9      	ldrb	r1, [r7, #7]
 8006268:	f107 0214 	add.w	r2, r7, #20
 800626c:	9204      	str	r2, [sp, #16]
 800626e:	68ba      	ldr	r2, [r7, #8]
 8006270:	9203      	str	r2, [sp, #12]
 8006272:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006274:	9202      	str	r2, [sp, #8]
 8006276:	9301      	str	r3, [sp, #4]
 8006278:	69fb      	ldr	r3, [r7, #28]
 800627a:	9300      	str	r3, [sp, #0]
 800627c:	4623      	mov	r3, r4
 800627e:	4602      	mov	r2, r0
 8006280:	68f8      	ldr	r0, [r7, #12]
 8006282:	f7ff fc83 	bl	8005b8c <enable_ref_spads>
 8006286:	4603      	mov	r3, r0
 8006288:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 800628c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8006290:	2b00      	cmp	r3, #0
 8006292:	d10c      	bne.n	80062ae <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	2201      	movs	r2, #1
 8006298:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800629c:	68bb      	ldr	r3, [r7, #8]
 800629e:	b2da      	uxtb	r2, r3
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	79fa      	ldrb	r2, [r7, #7]
 80062aa:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 80062ae:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 80062b2:	4618      	mov	r0, r3
 80062b4:	3734      	adds	r7, #52	@ 0x34
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bd90      	pop	{r4, r7, pc}

080062ba <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 80062ba:	b580      	push	{r7, lr}
 80062bc:	b084      	sub	sp, #16
 80062be:	af00      	add	r7, sp, #0
 80062c0:	6078      	str	r0, [r7, #4]
 80062c2:	460b      	mov	r3, r1
 80062c4:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80062c6:	2300      	movs	r3, #0
 80062c8:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80062ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d10a      	bne.n	80062e8 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 80062d2:	78fb      	ldrb	r3, [r7, #3]
 80062d4:	f043 0301 	orr.w	r3, r3, #1
 80062d8:	b2db      	uxtb	r3, r3
 80062da:	461a      	mov	r2, r3
 80062dc:	2100      	movs	r1, #0
 80062de:	6878      	ldr	r0, [r7, #4]
 80062e0:	f002 fab2 	bl	8008848 <VL53L0X_WrByte>
 80062e4:	4603      	mov	r3, r0
 80062e6:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 80062e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d104      	bne.n	80062fa <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 80062f0:	6878      	ldr	r0, [r7, #4]
 80062f2:	f000 f9bf 	bl	8006674 <VL53L0X_measurement_poll_for_completion>
 80062f6:	4603      	mov	r3, r0
 80062f8:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80062fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d105      	bne.n	800630e <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8006302:	2100      	movs	r1, #0
 8006304:	6878      	ldr	r0, [r7, #4]
 8006306:	f7ff fab5 	bl	8005874 <VL53L0X_ClearInterruptMask>
 800630a:	4603      	mov	r3, r0
 800630c:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800630e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d106      	bne.n	8006324 <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 8006316:	2200      	movs	r2, #0
 8006318:	2100      	movs	r1, #0
 800631a:	6878      	ldr	r0, [r7, #4]
 800631c:	f002 fa94 	bl	8008848 <VL53L0X_WrByte>
 8006320:	4603      	mov	r3, r0
 8006322:	73fb      	strb	r3, [r7, #15]

	return Status;
 8006324:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006328:	4618      	mov	r0, r3
 800632a:	3710      	adds	r7, #16
 800632c:	46bd      	mov	sp, r7
 800632e:	bd80      	pop	{r7, pc}

08006330 <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 8006330:	b580      	push	{r7, lr}
 8006332:	b084      	sub	sp, #16
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
 8006338:	4608      	mov	r0, r1
 800633a:	4611      	mov	r1, r2
 800633c:	461a      	mov	r2, r3
 800633e:	4603      	mov	r3, r0
 8006340:	70fb      	strb	r3, [r7, #3]
 8006342:	460b      	mov	r3, r1
 8006344:	70bb      	strb	r3, [r7, #2]
 8006346:	4613      	mov	r3, r2
 8006348:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800634a:	2300      	movs	r3, #0
 800634c:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 800634e:	2300      	movs	r3, #0
 8006350:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8006352:	2201      	movs	r2, #1
 8006354:	21ff      	movs	r1, #255	@ 0xff
 8006356:	6878      	ldr	r0, [r7, #4]
 8006358:	f002 fa76 	bl	8008848 <VL53L0X_WrByte>
 800635c:	4603      	mov	r3, r0
 800635e:	461a      	mov	r2, r3
 8006360:	7bfb      	ldrb	r3, [r7, #15]
 8006362:	4313      	orrs	r3, r2
 8006364:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8006366:	2200      	movs	r2, #0
 8006368:	2100      	movs	r1, #0
 800636a:	6878      	ldr	r0, [r7, #4]
 800636c:	f002 fa6c 	bl	8008848 <VL53L0X_WrByte>
 8006370:	4603      	mov	r3, r0
 8006372:	461a      	mov	r2, r3
 8006374:	7bfb      	ldrb	r3, [r7, #15]
 8006376:	4313      	orrs	r3, r2
 8006378:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800637a:	2200      	movs	r2, #0
 800637c:	21ff      	movs	r1, #255	@ 0xff
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	f002 fa62 	bl	8008848 <VL53L0X_WrByte>
 8006384:	4603      	mov	r3, r0
 8006386:	461a      	mov	r2, r3
 8006388:	7bfb      	ldrb	r3, [r7, #15]
 800638a:	4313      	orrs	r3, r2
 800638c:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 800638e:	78fb      	ldrb	r3, [r7, #3]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d01e      	beq.n	80063d2 <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 8006394:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d009      	beq.n	80063b0 <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 800639c:	69ba      	ldr	r2, [r7, #24]
 800639e:	21cb      	movs	r1, #203	@ 0xcb
 80063a0:	6878      	ldr	r0, [r7, #4]
 80063a2:	f002 fad3 	bl	800894c <VL53L0X_RdByte>
 80063a6:	4603      	mov	r3, r0
 80063a8:	461a      	mov	r2, r3
 80063aa:	7bfb      	ldrb	r3, [r7, #15]
 80063ac:	4313      	orrs	r3, r2
 80063ae:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 80063b0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d02a      	beq.n	800640e <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 80063b8:	f107 030e 	add.w	r3, r7, #14
 80063bc:	461a      	mov	r2, r3
 80063be:	21ee      	movs	r1, #238	@ 0xee
 80063c0:	6878      	ldr	r0, [r7, #4]
 80063c2:	f002 fac3 	bl	800894c <VL53L0X_RdByte>
 80063c6:	4603      	mov	r3, r0
 80063c8:	461a      	mov	r2, r3
 80063ca:	7bfb      	ldrb	r3, [r7, #15]
 80063cc:	4313      	orrs	r3, r2
 80063ce:	73fb      	strb	r3, [r7, #15]
 80063d0:	e01d      	b.n	800640e <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 80063d2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d00a      	beq.n	80063f0 <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 80063da:	78bb      	ldrb	r3, [r7, #2]
 80063dc:	461a      	mov	r2, r3
 80063de:	21cb      	movs	r1, #203	@ 0xcb
 80063e0:	6878      	ldr	r0, [r7, #4]
 80063e2:	f002 fa31 	bl	8008848 <VL53L0X_WrByte>
 80063e6:	4603      	mov	r3, r0
 80063e8:	461a      	mov	r2, r3
 80063ea:	7bfb      	ldrb	r3, [r7, #15]
 80063ec:	4313      	orrs	r3, r2
 80063ee:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 80063f0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d00a      	beq.n	800640e <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 80063f8:	787b      	ldrb	r3, [r7, #1]
 80063fa:	2280      	movs	r2, #128	@ 0x80
 80063fc:	21ee      	movs	r1, #238	@ 0xee
 80063fe:	6878      	ldr	r0, [r7, #4]
 8006400:	f002 fa70 	bl	80088e4 <VL53L0X_UpdateByte>
 8006404:	4603      	mov	r3, r0
 8006406:	461a      	mov	r2, r3
 8006408:	7bfb      	ldrb	r3, [r7, #15]
 800640a:	4313      	orrs	r3, r2
 800640c:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800640e:	2201      	movs	r2, #1
 8006410:	21ff      	movs	r1, #255	@ 0xff
 8006412:	6878      	ldr	r0, [r7, #4]
 8006414:	f002 fa18 	bl	8008848 <VL53L0X_WrByte>
 8006418:	4603      	mov	r3, r0
 800641a:	461a      	mov	r2, r3
 800641c:	7bfb      	ldrb	r3, [r7, #15]
 800641e:	4313      	orrs	r3, r2
 8006420:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8006422:	2201      	movs	r2, #1
 8006424:	2100      	movs	r1, #0
 8006426:	6878      	ldr	r0, [r7, #4]
 8006428:	f002 fa0e 	bl	8008848 <VL53L0X_WrByte>
 800642c:	4603      	mov	r3, r0
 800642e:	461a      	mov	r2, r3
 8006430:	7bfb      	ldrb	r3, [r7, #15]
 8006432:	4313      	orrs	r3, r2
 8006434:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8006436:	2200      	movs	r2, #0
 8006438:	21ff      	movs	r1, #255	@ 0xff
 800643a:	6878      	ldr	r0, [r7, #4]
 800643c:	f002 fa04 	bl	8008848 <VL53L0X_WrByte>
 8006440:	4603      	mov	r3, r0
 8006442:	461a      	mov	r2, r3
 8006444:	7bfb      	ldrb	r3, [r7, #15]
 8006446:	4313      	orrs	r3, r2
 8006448:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 800644a:	7bbb      	ldrb	r3, [r7, #14]
 800644c:	f023 0310 	bic.w	r3, r3, #16
 8006450:	b2da      	uxtb	r2, r3
 8006452:	69fb      	ldr	r3, [r7, #28]
 8006454:	701a      	strb	r2, [r3, #0]

	return Status;
 8006456:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800645a:	4618      	mov	r0, r3
 800645c:	3710      	adds	r7, #16
 800645e:	46bd      	mov	sp, r7
 8006460:	bd80      	pop	{r7, pc}

08006462 <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8006462:	b580      	push	{r7, lr}
 8006464:	b08a      	sub	sp, #40	@ 0x28
 8006466:	af04      	add	r7, sp, #16
 8006468:	60f8      	str	r0, [r7, #12]
 800646a:	60b9      	str	r1, [r7, #8]
 800646c:	4611      	mov	r1, r2
 800646e:	461a      	mov	r2, r3
 8006470:	460b      	mov	r3, r1
 8006472:	71fb      	strb	r3, [r7, #7]
 8006474:	4613      	mov	r3, r2
 8006476:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006478:	2300      	movs	r3, #0
 800647a:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800647c:	2300      	movs	r3, #0
 800647e:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 8006480:	2300      	movs	r3, #0
 8006482:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8006484:	2300      	movs	r3, #0
 8006486:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 8006488:	2300      	movs	r3, #0
 800648a:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800648c:	79bb      	ldrb	r3, [r7, #6]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d003      	beq.n	800649a <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8006498:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 800649a:	2201      	movs	r2, #1
 800649c:	2101      	movs	r1, #1
 800649e:	68f8      	ldr	r0, [r7, #12]
 80064a0:	f002 f9d2 	bl	8008848 <VL53L0X_WrByte>
 80064a4:	4603      	mov	r3, r0
 80064a6:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 80064a8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d105      	bne.n	80064bc <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 80064b0:	2140      	movs	r1, #64	@ 0x40
 80064b2:	68f8      	ldr	r0, [r7, #12]
 80064b4:	f7ff ff01 	bl	80062ba <VL53L0X_perform_single_ref_calibration>
 80064b8:	4603      	mov	r3, r0
 80064ba:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 80064bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d115      	bne.n	80064f0 <VL53L0X_perform_vhv_calibration+0x8e>
 80064c4:	79fb      	ldrb	r3, [r7, #7]
 80064c6:	2b01      	cmp	r3, #1
 80064c8:	d112      	bne.n	80064f0 <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 80064ca:	7d39      	ldrb	r1, [r7, #20]
 80064cc:	7d7a      	ldrb	r2, [r7, #21]
 80064ce:	2300      	movs	r3, #0
 80064d0:	9303      	str	r3, [sp, #12]
 80064d2:	2301      	movs	r3, #1
 80064d4:	9302      	str	r3, [sp, #8]
 80064d6:	f107 0313 	add.w	r3, r7, #19
 80064da:	9301      	str	r3, [sp, #4]
 80064dc:	68bb      	ldr	r3, [r7, #8]
 80064de:	9300      	str	r3, [sp, #0]
 80064e0:	460b      	mov	r3, r1
 80064e2:	2101      	movs	r1, #1
 80064e4:	68f8      	ldr	r0, [r7, #12]
 80064e6:	f7ff ff23 	bl	8006330 <VL53L0X_ref_calibration_io>
 80064ea:	4603      	mov	r3, r0
 80064ec:	75fb      	strb	r3, [r7, #23]
 80064ee:	e002      	b.n	80064f6 <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 80064f0:	68bb      	ldr	r3, [r7, #8]
 80064f2:	2200      	movs	r2, #0
 80064f4:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 80064f6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d112      	bne.n	8006524 <VL53L0X_perform_vhv_calibration+0xc2>
 80064fe:	79bb      	ldrb	r3, [r7, #6]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d00f      	beq.n	8006524 <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8006504:	7dbb      	ldrb	r3, [r7, #22]
 8006506:	461a      	mov	r2, r3
 8006508:	2101      	movs	r1, #1
 800650a:	68f8      	ldr	r0, [r7, #12]
 800650c:	f002 f99c 	bl	8008848 <VL53L0X_WrByte>
 8006510:	4603      	mov	r3, r0
 8006512:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8006514:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d103      	bne.n	8006524 <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	7dba      	ldrb	r2, [r7, #22]
 8006520:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 8006524:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006528:	4618      	mov	r0, r3
 800652a:	3718      	adds	r7, #24
 800652c:	46bd      	mov	sp, r7
 800652e:	bd80      	pop	{r7, pc}

08006530 <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8006530:	b580      	push	{r7, lr}
 8006532:	b08a      	sub	sp, #40	@ 0x28
 8006534:	af04      	add	r7, sp, #16
 8006536:	60f8      	str	r0, [r7, #12]
 8006538:	60b9      	str	r1, [r7, #8]
 800653a:	4611      	mov	r1, r2
 800653c:	461a      	mov	r2, r3
 800653e:	460b      	mov	r3, r1
 8006540:	71fb      	strb	r3, [r7, #7]
 8006542:	4613      	mov	r3, r2
 8006544:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006546:	2300      	movs	r3, #0
 8006548:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800654a:	2300      	movs	r3, #0
 800654c:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800654e:	2300      	movs	r3, #0
 8006550:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8006552:	2300      	movs	r3, #0
 8006554:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8006556:	79bb      	ldrb	r3, [r7, #6]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d003      	beq.n	8006564 <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8006562:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 8006564:	2202      	movs	r2, #2
 8006566:	2101      	movs	r1, #1
 8006568:	68f8      	ldr	r0, [r7, #12]
 800656a:	f002 f96d 	bl	8008848 <VL53L0X_WrByte>
 800656e:	4603      	mov	r3, r0
 8006570:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 8006572:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d105      	bne.n	8006586 <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 800657a:	2100      	movs	r1, #0
 800657c:	68f8      	ldr	r0, [r7, #12]
 800657e:	f7ff fe9c 	bl	80062ba <VL53L0X_perform_single_ref_calibration>
 8006582:	4603      	mov	r3, r0
 8006584:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8006586:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d115      	bne.n	80065ba <VL53L0X_perform_phase_calibration+0x8a>
 800658e:	79fb      	ldrb	r3, [r7, #7]
 8006590:	2b01      	cmp	r3, #1
 8006592:	d112      	bne.n	80065ba <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8006594:	7d39      	ldrb	r1, [r7, #20]
 8006596:	7d7a      	ldrb	r2, [r7, #21]
 8006598:	2301      	movs	r3, #1
 800659a:	9303      	str	r3, [sp, #12]
 800659c:	2300      	movs	r3, #0
 800659e:	9302      	str	r3, [sp, #8]
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	9301      	str	r3, [sp, #4]
 80065a4:	f107 0313 	add.w	r3, r7, #19
 80065a8:	9300      	str	r3, [sp, #0]
 80065aa:	460b      	mov	r3, r1
 80065ac:	2101      	movs	r1, #1
 80065ae:	68f8      	ldr	r0, [r7, #12]
 80065b0:	f7ff febe 	bl	8006330 <VL53L0X_ref_calibration_io>
 80065b4:	4603      	mov	r3, r0
 80065b6:	75fb      	strb	r3, [r7, #23]
 80065b8:	e002      	b.n	80065c0 <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 80065ba:	68bb      	ldr	r3, [r7, #8]
 80065bc:	2200      	movs	r2, #0
 80065be:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 80065c0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d112      	bne.n	80065ee <VL53L0X_perform_phase_calibration+0xbe>
 80065c8:	79bb      	ldrb	r3, [r7, #6]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d00f      	beq.n	80065ee <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80065ce:	7dbb      	ldrb	r3, [r7, #22]
 80065d0:	461a      	mov	r2, r3
 80065d2:	2101      	movs	r1, #1
 80065d4:	68f8      	ldr	r0, [r7, #12]
 80065d6:	f002 f937 	bl	8008848 <VL53L0X_WrByte>
 80065da:	4603      	mov	r3, r0
 80065dc:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 80065de:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d103      	bne.n	80065ee <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	7dba      	ldrb	r2, [r7, #22]
 80065ea:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 80065ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80065f2:	4618      	mov	r0, r3
 80065f4:	3718      	adds	r7, #24
 80065f6:	46bd      	mov	sp, r7
 80065f8:	bd80      	pop	{r7, pc}

080065fa <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 80065fa:	b580      	push	{r7, lr}
 80065fc:	b086      	sub	sp, #24
 80065fe:	af00      	add	r7, sp, #0
 8006600:	60f8      	str	r0, [r7, #12]
 8006602:	60b9      	str	r1, [r7, #8]
 8006604:	607a      	str	r2, [r7, #4]
 8006606:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006608:	2300      	movs	r3, #0
 800660a:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800660c:	2300      	movs	r3, #0
 800660e:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8006616:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 8006618:	78fa      	ldrb	r2, [r7, #3]
 800661a:	2300      	movs	r3, #0
 800661c:	68b9      	ldr	r1, [r7, #8]
 800661e:	68f8      	ldr	r0, [r7, #12]
 8006620:	f7ff ff1f 	bl	8006462 <VL53L0X_perform_vhv_calibration>
 8006624:	4603      	mov	r3, r0
 8006626:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8006628:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d107      	bne.n	8006640 <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 8006630:	78fa      	ldrb	r2, [r7, #3]
 8006632:	2300      	movs	r3, #0
 8006634:	6879      	ldr	r1, [r7, #4]
 8006636:	68f8      	ldr	r0, [r7, #12]
 8006638:	f7ff ff7a 	bl	8006530 <VL53L0X_perform_phase_calibration>
 800663c:	4603      	mov	r3, r0
 800663e:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 8006640:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d10f      	bne.n	8006668 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8006648:	7dbb      	ldrb	r3, [r7, #22]
 800664a:	461a      	mov	r2, r3
 800664c:	2101      	movs	r1, #1
 800664e:	68f8      	ldr	r0, [r7, #12]
 8006650:	f002 f8fa 	bl	8008848 <VL53L0X_WrByte>
 8006654:	4603      	mov	r3, r0
 8006656:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8006658:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d103      	bne.n	8006668 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	7dba      	ldrb	r2, [r7, #22]
 8006664:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 8006668:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800666c:	4618      	mov	r0, r3
 800666e:	3718      	adds	r7, #24
 8006670:	46bd      	mov	sp, r7
 8006672:	bd80      	pop	{r7, pc}

08006674 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b086      	sub	sp, #24
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800667c:	2300      	movs	r3, #0
 800667e:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 8006680:	2300      	movs	r3, #0
 8006682:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 8006684:	2300      	movs	r3, #0
 8006686:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8006688:	f107 030f 	add.w	r3, r7, #15
 800668c:	4619      	mov	r1, r3
 800668e:	6878      	ldr	r0, [r7, #4]
 8006690:	f7fe fe0e 	bl	80052b0 <VL53L0X_GetMeasurementDataReady>
 8006694:	4603      	mov	r3, r0
 8006696:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 8006698:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d110      	bne.n	80066c2 <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 80066a0:	7bfb      	ldrb	r3, [r7, #15]
 80066a2:	2b01      	cmp	r3, #1
 80066a4:	d00f      	beq.n	80066c6 <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 80066a6:	693b      	ldr	r3, [r7, #16]
 80066a8:	3301      	adds	r3, #1
 80066aa:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 80066ac:	693b      	ldr	r3, [r7, #16]
 80066ae:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80066b2:	d302      	bcc.n	80066ba <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 80066b4:	23f9      	movs	r3, #249	@ 0xf9
 80066b6:	75fb      	strb	r3, [r7, #23]
			break;
 80066b8:	e006      	b.n	80066c8 <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 80066ba:	6878      	ldr	r0, [r7, #4]
 80066bc:	f002 f9e2 	bl	8008a84 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 80066c0:	e7e2      	b.n	8006688 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 80066c2:	bf00      	nop
 80066c4:	e000      	b.n	80066c8 <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 80066c6:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 80066c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80066cc:	4618      	mov	r0, r3
 80066ce:	3718      	adds	r7, #24
 80066d0:	46bd      	mov	sp, r7
 80066d2:	bd80      	pop	{r7, pc}

080066d4 <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 80066d4:	b480      	push	{r7}
 80066d6:	b085      	sub	sp, #20
 80066d8:	af00      	add	r7, sp, #0
 80066da:	4603      	mov	r3, r0
 80066dc:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 80066de:	2300      	movs	r3, #0
 80066e0:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 80066e2:	79fb      	ldrb	r3, [r7, #7]
 80066e4:	3301      	adds	r3, #1
 80066e6:	b2db      	uxtb	r3, r3
 80066e8:	005b      	lsls	r3, r3, #1
 80066ea:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 80066ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80066ee:	4618      	mov	r0, r3
 80066f0:	3714      	adds	r7, #20
 80066f2:	46bd      	mov	sp, r7
 80066f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f8:	4770      	bx	lr

080066fa <VL53L0X_isqrt>:
	return vcsel_period_reg;
}


uint32_t VL53L0X_isqrt(uint32_t num)
{
 80066fa:	b480      	push	{r7}
 80066fc:	b085      	sub	sp, #20
 80066fe:	af00      	add	r7, sp, #0
 8006700:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 8006702:	2300      	movs	r3, #0
 8006704:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 8006706:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800670a:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 800670c:	e002      	b.n	8006714 <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 800670e:	68bb      	ldr	r3, [r7, #8]
 8006710:	089b      	lsrs	r3, r3, #2
 8006712:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 8006714:	68ba      	ldr	r2, [r7, #8]
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	429a      	cmp	r2, r3
 800671a:	d8f8      	bhi.n	800670e <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 800671c:	e017      	b.n	800674e <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 800671e:	68fa      	ldr	r2, [r7, #12]
 8006720:	68bb      	ldr	r3, [r7, #8]
 8006722:	4413      	add	r3, r2
 8006724:	687a      	ldr	r2, [r7, #4]
 8006726:	429a      	cmp	r2, r3
 8006728:	d30b      	bcc.n	8006742 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 800672a:	68fa      	ldr	r2, [r7, #12]
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	4413      	add	r3, r2
 8006730:	687a      	ldr	r2, [r7, #4]
 8006732:	1ad3      	subs	r3, r2, r3
 8006734:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	085b      	lsrs	r3, r3, #1
 800673a:	68ba      	ldr	r2, [r7, #8]
 800673c:	4413      	add	r3, r2
 800673e:	60fb      	str	r3, [r7, #12]
 8006740:	e002      	b.n	8006748 <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	085b      	lsrs	r3, r3, #1
 8006746:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	089b      	lsrs	r3, r3, #2
 800674c:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 800674e:	68bb      	ldr	r3, [r7, #8]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d1e4      	bne.n	800671e <VL53L0X_isqrt+0x24>
	}

	return res;
 8006754:	68fb      	ldr	r3, [r7, #12]
}
 8006756:	4618      	mov	r0, r3
 8006758:	3714      	adds	r7, #20
 800675a:	46bd      	mov	sp, r7
 800675c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006760:	4770      	bx	lr

08006762 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 8006762:	b580      	push	{r7, lr}
 8006764:	b086      	sub	sp, #24
 8006766:	af00      	add	r7, sp, #0
 8006768:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800676a:	2300      	movs	r3, #0
 800676c:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 800676e:	2200      	movs	r2, #0
 8006770:	2183      	movs	r1, #131	@ 0x83
 8006772:	6878      	ldr	r0, [r7, #4]
 8006774:	f002 f868 	bl	8008848 <VL53L0X_WrByte>
 8006778:	4603      	mov	r3, r0
 800677a:	461a      	mov	r2, r3
 800677c:	7dfb      	ldrb	r3, [r7, #23]
 800677e:	4313      	orrs	r3, r2
 8006780:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 8006782:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d11e      	bne.n	80067c8 <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 800678a:	2300      	movs	r3, #0
 800678c:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 800678e:	f107 030f 	add.w	r3, r7, #15
 8006792:	461a      	mov	r2, r3
 8006794:	2183      	movs	r1, #131	@ 0x83
 8006796:	6878      	ldr	r0, [r7, #4]
 8006798:	f002 f8d8 	bl	800894c <VL53L0X_RdByte>
 800679c:	4603      	mov	r3, r0
 800679e:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 80067a0:	7bfb      	ldrb	r3, [r7, #15]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d10a      	bne.n	80067bc <VL53L0X_device_read_strobe+0x5a>
 80067a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d106      	bne.n	80067bc <VL53L0X_device_read_strobe+0x5a>
					break;

			LoopNb = LoopNb + 1;
 80067ae:	693b      	ldr	r3, [r7, #16]
 80067b0:	3301      	adds	r3, #1
 80067b2:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80067ba:	d3e8      	bcc.n	800678e <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 80067bc:	693b      	ldr	r3, [r7, #16]
 80067be:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80067c2:	d301      	bcc.n	80067c8 <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 80067c4:	23f9      	movs	r3, #249	@ 0xf9
 80067c6:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 80067c8:	2201      	movs	r2, #1
 80067ca:	2183      	movs	r1, #131	@ 0x83
 80067cc:	6878      	ldr	r0, [r7, #4]
 80067ce:	f002 f83b 	bl	8008848 <VL53L0X_WrByte>
 80067d2:	4603      	mov	r3, r0
 80067d4:	461a      	mov	r2, r3
 80067d6:	7dfb      	ldrb	r3, [r7, #23]
 80067d8:	4313      	orrs	r3, r2
 80067da:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 80067dc:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 80067e0:	4618      	mov	r0, r3
 80067e2:	3718      	adds	r7, #24
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bd80      	pop	{r7, pc}

080067e8 <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b098      	sub	sp, #96	@ 0x60
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
 80067f0:	460b      	mov	r3, r1
 80067f2:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80067f4:	2300      	movs	r3, #0
 80067f6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 80067fa:	2300      	movs	r3, #0
 80067fc:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
	uint8_t ReferenceSpadType = 0;
 8006800:	2300      	movs	r3, #0
 8006802:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
	uint32_t PartUIDUpper = 0;
 8006806:	2300      	movs	r3, #0
 8006808:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t PartUIDLower = 0;
 800680a:	2300      	movs	r3, #0
 800680c:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t OffsetFixed1104_mm = 0;
 800680e:	2300      	movs	r3, #0
 8006810:	64bb      	str	r3, [r7, #72]	@ 0x48
	int16_t OffsetMicroMeters = 0;
 8006812:	2300      	movs	r3, #0
 8006814:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 8006818:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 800681c:	647b      	str	r3, [r7, #68]	@ 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 800681e:	2300      	movs	r3, #0
 8006820:	657b      	str	r3, [r7, #84]	@ 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 8006822:	2300      	movs	r3, #0
 8006824:	653b      	str	r3, [r7, #80]	@ 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 8006826:	2300      	movs	r3, #0
 8006828:	643b      	str	r3, [r7, #64]	@ 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 8006830:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 8006834:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006838:	2b07      	cmp	r3, #7
 800683a:	f000 8408 	beq.w	800704e <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800683e:	2201      	movs	r2, #1
 8006840:	2180      	movs	r1, #128	@ 0x80
 8006842:	6878      	ldr	r0, [r7, #4]
 8006844:	f002 f800 	bl	8008848 <VL53L0X_WrByte>
 8006848:	4603      	mov	r3, r0
 800684a:	461a      	mov	r2, r3
 800684c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006850:	4313      	orrs	r3, r2
 8006852:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8006856:	2201      	movs	r2, #1
 8006858:	21ff      	movs	r1, #255	@ 0xff
 800685a:	6878      	ldr	r0, [r7, #4]
 800685c:	f001 fff4 	bl	8008848 <VL53L0X_WrByte>
 8006860:	4603      	mov	r3, r0
 8006862:	461a      	mov	r2, r3
 8006864:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006868:	4313      	orrs	r3, r2
 800686a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800686e:	2200      	movs	r2, #0
 8006870:	2100      	movs	r1, #0
 8006872:	6878      	ldr	r0, [r7, #4]
 8006874:	f001 ffe8 	bl	8008848 <VL53L0X_WrByte>
 8006878:	4603      	mov	r3, r0
 800687a:	461a      	mov	r2, r3
 800687c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006880:	4313      	orrs	r3, r2
 8006882:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8006886:	2206      	movs	r2, #6
 8006888:	21ff      	movs	r1, #255	@ 0xff
 800688a:	6878      	ldr	r0, [r7, #4]
 800688c:	f001 ffdc 	bl	8008848 <VL53L0X_WrByte>
 8006890:	4603      	mov	r3, r0
 8006892:	461a      	mov	r2, r3
 8006894:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006898:	4313      	orrs	r3, r2
 800689a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800689e:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 80068a2:	461a      	mov	r2, r3
 80068a4:	2183      	movs	r1, #131	@ 0x83
 80068a6:	6878      	ldr	r0, [r7, #4]
 80068a8:	f002 f850 	bl	800894c <VL53L0X_RdByte>
 80068ac:	4603      	mov	r3, r0
 80068ae:	461a      	mov	r2, r3
 80068b0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80068b4:	4313      	orrs	r3, r2
 80068b6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 80068ba:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80068be:	f043 0304 	orr.w	r3, r3, #4
 80068c2:	b2db      	uxtb	r3, r3
 80068c4:	461a      	mov	r2, r3
 80068c6:	2183      	movs	r1, #131	@ 0x83
 80068c8:	6878      	ldr	r0, [r7, #4]
 80068ca:	f001 ffbd 	bl	8008848 <VL53L0X_WrByte>
 80068ce:	4603      	mov	r3, r0
 80068d0:	461a      	mov	r2, r3
 80068d2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80068d6:	4313      	orrs	r3, r2
 80068d8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 80068dc:	2207      	movs	r2, #7
 80068de:	21ff      	movs	r1, #255	@ 0xff
 80068e0:	6878      	ldr	r0, [r7, #4]
 80068e2:	f001 ffb1 	bl	8008848 <VL53L0X_WrByte>
 80068e6:	4603      	mov	r3, r0
 80068e8:	461a      	mov	r2, r3
 80068ea:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80068ee:	4313      	orrs	r3, r2
 80068f0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 80068f4:	2201      	movs	r2, #1
 80068f6:	2181      	movs	r1, #129	@ 0x81
 80068f8:	6878      	ldr	r0, [r7, #4]
 80068fa:	f001 ffa5 	bl	8008848 <VL53L0X_WrByte>
 80068fe:	4603      	mov	r3, r0
 8006900:	461a      	mov	r2, r3
 8006902:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006906:	4313      	orrs	r3, r2
 8006908:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 800690c:	6878      	ldr	r0, [r7, #4]
 800690e:	f002 f8b9 	bl	8008a84 <VL53L0X_PollingDelay>
 8006912:	4603      	mov	r3, r0
 8006914:	461a      	mov	r2, r3
 8006916:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800691a:	4313      	orrs	r3, r2
 800691c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8006920:	2201      	movs	r2, #1
 8006922:	2180      	movs	r1, #128	@ 0x80
 8006924:	6878      	ldr	r0, [r7, #4]
 8006926:	f001 ff8f 	bl	8008848 <VL53L0X_WrByte>
 800692a:	4603      	mov	r3, r0
 800692c:	461a      	mov	r2, r3
 800692e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006932:	4313      	orrs	r3, r2
 8006934:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		if (((option & 1) == 1) &&
 8006938:	78fb      	ldrb	r3, [r7, #3]
 800693a:	f003 0301 	and.w	r3, r3, #1
 800693e:	2b00      	cmp	r3, #0
 8006940:	f000 8098 	beq.w	8006a74 <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8006944:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006948:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800694c:	2b00      	cmp	r3, #0
 800694e:	f040 8091 	bne.w	8006a74 <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 8006952:	226b      	movs	r2, #107	@ 0x6b
 8006954:	2194      	movs	r1, #148	@ 0x94
 8006956:	6878      	ldr	r0, [r7, #4]
 8006958:	f001 ff76 	bl	8008848 <VL53L0X_WrByte>
 800695c:	4603      	mov	r3, r0
 800695e:	461a      	mov	r2, r3
 8006960:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006964:	4313      	orrs	r3, r2
 8006966:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800696a:	6878      	ldr	r0, [r7, #4]
 800696c:	f7ff fef9 	bl	8006762 <VL53L0X_device_read_strobe>
 8006970:	4603      	mov	r3, r0
 8006972:	461a      	mov	r2, r3
 8006974:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006978:	4313      	orrs	r3, r2
 800697a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800697e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006982:	461a      	mov	r2, r3
 8006984:	2190      	movs	r1, #144	@ 0x90
 8006986:	6878      	ldr	r0, [r7, #4]
 8006988:	f002 f840 	bl	8008a0c <VL53L0X_RdDWord>
 800698c:	4603      	mov	r3, r0
 800698e:	461a      	mov	r2, r3
 8006990:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006994:	4313      	orrs	r3, r2
 8006996:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 800699a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800699c:	0a1b      	lsrs	r3, r3, #8
 800699e:	b2db      	uxtb	r3, r3
 80069a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80069a4:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 80069a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069aa:	0bdb      	lsrs	r3, r3, #15
 80069ac:	b2db      	uxtb	r3, r3
 80069ae:	f003 0301 	and.w	r3, r3, #1
 80069b2:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 80069b6:	2224      	movs	r2, #36	@ 0x24
 80069b8:	2194      	movs	r1, #148	@ 0x94
 80069ba:	6878      	ldr	r0, [r7, #4]
 80069bc:	f001 ff44 	bl	8008848 <VL53L0X_WrByte>
 80069c0:	4603      	mov	r3, r0
 80069c2:	461a      	mov	r2, r3
 80069c4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80069c8:	4313      	orrs	r3, r2
 80069ca:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80069ce:	6878      	ldr	r0, [r7, #4]
 80069d0:	f7ff fec7 	bl	8006762 <VL53L0X_device_read_strobe>
 80069d4:	4603      	mov	r3, r0
 80069d6:	461a      	mov	r2, r3
 80069d8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80069dc:	4313      	orrs	r3, r2
 80069de:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80069e2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80069e6:	461a      	mov	r2, r3
 80069e8:	2190      	movs	r1, #144	@ 0x90
 80069ea:	6878      	ldr	r0, [r7, #4]
 80069ec:	f002 f80e 	bl	8008a0c <VL53L0X_RdDWord>
 80069f0:	4603      	mov	r3, r0
 80069f2:	461a      	mov	r2, r3
 80069f4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80069f8:	4313      	orrs	r3, r2
 80069fa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 80069fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a00:	0e1b      	lsrs	r3, r3, #24
 8006a02:	b2db      	uxtb	r3, r3
 8006a04:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 8006a06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a08:	0c1b      	lsrs	r3, r3, #16
 8006a0a:	b2db      	uxtb	r3, r3
 8006a0c:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 8006a0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a10:	0a1b      	lsrs	r3, r3, #8
 8006a12:	b2db      	uxtb	r3, r3
 8006a14:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 8006a16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a18:	b2db      	uxtb	r3, r3
 8006a1a:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 8006a1c:	2225      	movs	r2, #37	@ 0x25
 8006a1e:	2194      	movs	r1, #148	@ 0x94
 8006a20:	6878      	ldr	r0, [r7, #4]
 8006a22:	f001 ff11 	bl	8008848 <VL53L0X_WrByte>
 8006a26:	4603      	mov	r3, r0
 8006a28:	461a      	mov	r2, r3
 8006a2a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006a2e:	4313      	orrs	r3, r2
 8006a30:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006a34:	6878      	ldr	r0, [r7, #4]
 8006a36:	f7ff fe94 	bl	8006762 <VL53L0X_device_read_strobe>
 8006a3a:	4603      	mov	r3, r0
 8006a3c:	461a      	mov	r2, r3
 8006a3e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006a42:	4313      	orrs	r3, r2
 8006a44:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006a48:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006a4c:	461a      	mov	r2, r3
 8006a4e:	2190      	movs	r1, #144	@ 0x90
 8006a50:	6878      	ldr	r0, [r7, #4]
 8006a52:	f001 ffdb 	bl	8008a0c <VL53L0X_RdDWord>
 8006a56:	4603      	mov	r3, r0
 8006a58:	461a      	mov	r2, r3
 8006a5a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006a5e:	4313      	orrs	r3, r2
 8006a60:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 8006a64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a66:	0e1b      	lsrs	r3, r3, #24
 8006a68:	b2db      	uxtb	r3, r3
 8006a6a:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 8006a6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a6e:	0c1b      	lsrs	r3, r3, #16
 8006a70:	b2db      	uxtb	r3, r3
 8006a72:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 8006a74:	78fb      	ldrb	r3, [r7, #3]
 8006a76:	f003 0302 	and.w	r3, r3, #2
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	f000 8189 	beq.w	8006d92 <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 8006a80:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006a84:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	f040 8182 	bne.w	8006d92 <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 8006a8e:	2202      	movs	r2, #2
 8006a90:	2194      	movs	r1, #148	@ 0x94
 8006a92:	6878      	ldr	r0, [r7, #4]
 8006a94:	f001 fed8 	bl	8008848 <VL53L0X_WrByte>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	461a      	mov	r2, r3
 8006a9c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006aa0:	4313      	orrs	r3, r2
 8006aa2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006aa6:	6878      	ldr	r0, [r7, #4]
 8006aa8:	f7ff fe5b 	bl	8006762 <VL53L0X_device_read_strobe>
 8006aac:	4603      	mov	r3, r0
 8006aae:	461a      	mov	r2, r3
 8006ab0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006ab4:	4313      	orrs	r3, r2
 8006ab6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 8006aba:	f107 032f 	add.w	r3, r7, #47	@ 0x2f
 8006abe:	461a      	mov	r2, r3
 8006ac0:	2190      	movs	r1, #144	@ 0x90
 8006ac2:	6878      	ldr	r0, [r7, #4]
 8006ac4:	f001 ff42 	bl	800894c <VL53L0X_RdByte>
 8006ac8:	4603      	mov	r3, r0
 8006aca:	461a      	mov	r2, r3
 8006acc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006ad0:	4313      	orrs	r3, r2
 8006ad2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8006ad6:	227b      	movs	r2, #123	@ 0x7b
 8006ad8:	2194      	movs	r1, #148	@ 0x94
 8006ada:	6878      	ldr	r0, [r7, #4]
 8006adc:	f001 feb4 	bl	8008848 <VL53L0X_WrByte>
 8006ae0:	4603      	mov	r3, r0
 8006ae2:	461a      	mov	r2, r3
 8006ae4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006ae8:	4313      	orrs	r3, r2
 8006aea:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006aee:	6878      	ldr	r0, [r7, #4]
 8006af0:	f7ff fe37 	bl	8006762 <VL53L0X_device_read_strobe>
 8006af4:	4603      	mov	r3, r0
 8006af6:	461a      	mov	r2, r3
 8006af8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006afc:	4313      	orrs	r3, r2
 8006afe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 8006b02:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 8006b06:	461a      	mov	r2, r3
 8006b08:	2190      	movs	r1, #144	@ 0x90
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	f001 ff1e 	bl	800894c <VL53L0X_RdByte>
 8006b10:	4603      	mov	r3, r0
 8006b12:	461a      	mov	r2, r3
 8006b14:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006b18:	4313      	orrs	r3, r2
 8006b1a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 8006b1e:	2277      	movs	r2, #119	@ 0x77
 8006b20:	2194      	movs	r1, #148	@ 0x94
 8006b22:	6878      	ldr	r0, [r7, #4]
 8006b24:	f001 fe90 	bl	8008848 <VL53L0X_WrByte>
 8006b28:	4603      	mov	r3, r0
 8006b2a:	461a      	mov	r2, r3
 8006b2c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006b30:	4313      	orrs	r3, r2
 8006b32:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006b36:	6878      	ldr	r0, [r7, #4]
 8006b38:	f7ff fe13 	bl	8006762 <VL53L0X_device_read_strobe>
 8006b3c:	4603      	mov	r3, r0
 8006b3e:	461a      	mov	r2, r3
 8006b40:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006b44:	4313      	orrs	r3, r2
 8006b46:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006b4a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006b4e:	461a      	mov	r2, r3
 8006b50:	2190      	movs	r1, #144	@ 0x90
 8006b52:	6878      	ldr	r0, [r7, #4]
 8006b54:	f001 ff5a 	bl	8008a0c <VL53L0X_RdDWord>
 8006b58:	4603      	mov	r3, r0
 8006b5a:	461a      	mov	r2, r3
 8006b5c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006b60:	4313      	orrs	r3, r2
 8006b62:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 8006b66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b68:	0e5b      	lsrs	r3, r3, #25
 8006b6a:	b2db      	uxtb	r3, r3
 8006b6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b70:	b2db      	uxtb	r3, r3
 8006b72:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 8006b74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b76:	0c9b      	lsrs	r3, r3, #18
 8006b78:	b2db      	uxtb	r3, r3
 8006b7a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b7e:	b2db      	uxtb	r3, r3
 8006b80:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 8006b82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b84:	0adb      	lsrs	r3, r3, #11
 8006b86:	b2db      	uxtb	r3, r3
 8006b88:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b8c:	b2db      	uxtb	r3, r3
 8006b8e:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 8006b90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b92:	091b      	lsrs	r3, r3, #4
 8006b94:	b2db      	uxtb	r3, r3
 8006b96:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b9a:	b2db      	uxtb	r3, r3
 8006b9c:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 8006b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ba0:	b2db      	uxtb	r3, r3
 8006ba2:	00db      	lsls	r3, r3, #3
 8006ba4:	b2db      	uxtb	r3, r3
 8006ba6:	f003 0378 	and.w	r3, r3, #120	@ 0x78
 8006baa:	b2db      	uxtb	r3, r3
 8006bac:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 8006bb0:	2278      	movs	r2, #120	@ 0x78
 8006bb2:	2194      	movs	r1, #148	@ 0x94
 8006bb4:	6878      	ldr	r0, [r7, #4]
 8006bb6:	f001 fe47 	bl	8008848 <VL53L0X_WrByte>
 8006bba:	4603      	mov	r3, r0
 8006bbc:	461a      	mov	r2, r3
 8006bbe:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006bc2:	4313      	orrs	r3, r2
 8006bc4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006bc8:	6878      	ldr	r0, [r7, #4]
 8006bca:	f7ff fdca 	bl	8006762 <VL53L0X_device_read_strobe>
 8006bce:	4603      	mov	r3, r0
 8006bd0:	461a      	mov	r2, r3
 8006bd2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006bd6:	4313      	orrs	r3, r2
 8006bd8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006bdc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006be0:	461a      	mov	r2, r3
 8006be2:	2190      	movs	r1, #144	@ 0x90
 8006be4:	6878      	ldr	r0, [r7, #4]
 8006be6:	f001 ff11 	bl	8008a0c <VL53L0X_RdDWord>
 8006bea:	4603      	mov	r3, r0
 8006bec:	461a      	mov	r2, r3
 8006bee:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006bf2:	4313      	orrs	r3, r2
 8006bf4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 8006bf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bfa:	0f5b      	lsrs	r3, r3, #29
 8006bfc:	b2db      	uxtb	r3, r3
 8006bfe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006c02:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 8006c04:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006c08:	4413      	add	r3, r2
 8006c0a:	b2db      	uxtb	r3, r3
 8006c0c:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 8006c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c10:	0d9b      	lsrs	r3, r3, #22
 8006c12:	b2db      	uxtb	r3, r3
 8006c14:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006c18:	b2db      	uxtb	r3, r3
 8006c1a:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 8006c1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c1e:	0bdb      	lsrs	r3, r3, #15
 8006c20:	b2db      	uxtb	r3, r3
 8006c22:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006c26:	b2db      	uxtb	r3, r3
 8006c28:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 8006c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c2c:	0a1b      	lsrs	r3, r3, #8
 8006c2e:	b2db      	uxtb	r3, r3
 8006c30:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006c34:	b2db      	uxtb	r3, r3
 8006c36:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 8006c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c3a:	085b      	lsrs	r3, r3, #1
 8006c3c:	b2db      	uxtb	r3, r3
 8006c3e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006c42:	b2db      	uxtb	r3, r3
 8006c44:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 8006c46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c48:	b2db      	uxtb	r3, r3
 8006c4a:	019b      	lsls	r3, r3, #6
 8006c4c:	b2db      	uxtb	r3, r3
 8006c4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c52:	b2db      	uxtb	r3, r3
 8006c54:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 8006c58:	2279      	movs	r2, #121	@ 0x79
 8006c5a:	2194      	movs	r1, #148	@ 0x94
 8006c5c:	6878      	ldr	r0, [r7, #4]
 8006c5e:	f001 fdf3 	bl	8008848 <VL53L0X_WrByte>
 8006c62:	4603      	mov	r3, r0
 8006c64:	461a      	mov	r2, r3
 8006c66:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006c6a:	4313      	orrs	r3, r2
 8006c6c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 8006c70:	6878      	ldr	r0, [r7, #4]
 8006c72:	f7ff fd76 	bl	8006762 <VL53L0X_device_read_strobe>
 8006c76:	4603      	mov	r3, r0
 8006c78:	461a      	mov	r2, r3
 8006c7a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006c7e:	4313      	orrs	r3, r2
 8006c80:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006c84:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006c88:	461a      	mov	r2, r3
 8006c8a:	2190      	movs	r1, #144	@ 0x90
 8006c8c:	6878      	ldr	r0, [r7, #4]
 8006c8e:	f001 febd 	bl	8008a0c <VL53L0X_RdDWord>
 8006c92:	4603      	mov	r3, r0
 8006c94:	461a      	mov	r2, r3
 8006c96:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006c9a:	4313      	orrs	r3, r2
 8006c9c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 8006ca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ca2:	0e9b      	lsrs	r3, r3, #26
 8006ca4:	b2db      	uxtb	r3, r3
 8006ca6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006caa:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 8006cac:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006cb0:	4413      	add	r3, r2
 8006cb2:	b2db      	uxtb	r3, r3
 8006cb4:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 8006cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cb8:	0cdb      	lsrs	r3, r3, #19
 8006cba:	b2db      	uxtb	r3, r3
 8006cbc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006cc0:	b2db      	uxtb	r3, r3
 8006cc2:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 8006cc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cc6:	0b1b      	lsrs	r3, r3, #12
 8006cc8:	b2db      	uxtb	r3, r3
 8006cca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006cce:	b2db      	uxtb	r3, r3
 8006cd0:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 8006cd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cd4:	095b      	lsrs	r3, r3, #5
 8006cd6:	b2db      	uxtb	r3, r3
 8006cd8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006cdc:	b2db      	uxtb	r3, r3
 8006cde:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 8006ce0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ce2:	b2db      	uxtb	r3, r3
 8006ce4:	009b      	lsls	r3, r3, #2
 8006ce6:	b2db      	uxtb	r3, r3
 8006ce8:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 8006cec:	b2db      	uxtb	r3, r3
 8006cee:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 8006cf2:	227a      	movs	r2, #122	@ 0x7a
 8006cf4:	2194      	movs	r1, #148	@ 0x94
 8006cf6:	6878      	ldr	r0, [r7, #4]
 8006cf8:	f001 fda6 	bl	8008848 <VL53L0X_WrByte>
 8006cfc:	4603      	mov	r3, r0
 8006cfe:	461a      	mov	r2, r3
 8006d00:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006d04:	4313      	orrs	r3, r2
 8006d06:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 8006d0a:	6878      	ldr	r0, [r7, #4]
 8006d0c:	f7ff fd29 	bl	8006762 <VL53L0X_device_read_strobe>
 8006d10:	4603      	mov	r3, r0
 8006d12:	461a      	mov	r2, r3
 8006d14:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006d18:	4313      	orrs	r3, r2
 8006d1a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006d1e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006d22:	461a      	mov	r2, r3
 8006d24:	2190      	movs	r1, #144	@ 0x90
 8006d26:	6878      	ldr	r0, [r7, #4]
 8006d28:	f001 fe70 	bl	8008a0c <VL53L0X_RdDWord>
 8006d2c:	4603      	mov	r3, r0
 8006d2e:	461a      	mov	r2, r3
 8006d30:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006d34:	4313      	orrs	r3, r2
 8006d36:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 8006d3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d3c:	0f9b      	lsrs	r3, r3, #30
 8006d3e:	b2db      	uxtb	r3, r3
 8006d40:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006d44:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 8006d46:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006d4a:	4413      	add	r3, r2
 8006d4c:	b2db      	uxtb	r3, r3
 8006d4e:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 8006d50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d52:	0ddb      	lsrs	r3, r3, #23
 8006d54:	b2db      	uxtb	r3, r3
 8006d56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006d5a:	b2db      	uxtb	r3, r3
 8006d5c:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 8006d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d60:	0c1b      	lsrs	r3, r3, #16
 8006d62:	b2db      	uxtb	r3, r3
 8006d64:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006d68:	b2db      	uxtb	r3, r3
 8006d6a:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 8006d6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d6e:	0a5b      	lsrs	r3, r3, #9
 8006d70:	b2db      	uxtb	r3, r3
 8006d72:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006d76:	b2db      	uxtb	r3, r3
 8006d78:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 8006d7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d7e:	089b      	lsrs	r3, r3, #2
 8006d80:	b2db      	uxtb	r3, r3
 8006d82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006d86:	b2db      	uxtb	r3, r3
 8006d88:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
			ProductId[18] = '\0';
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

		}

		if (((option & 4) == 4) &&
 8006d92:	78fb      	ldrb	r3, [r7, #3]
 8006d94:	f003 0304 	and.w	r3, r3, #4
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	f000 80f1 	beq.w	8006f80 <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 8006d9e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006da2:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	f040 80ea 	bne.w	8006f80 <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8006dac:	227b      	movs	r2, #123	@ 0x7b
 8006dae:	2194      	movs	r1, #148	@ 0x94
 8006db0:	6878      	ldr	r0, [r7, #4]
 8006db2:	f001 fd49 	bl	8008848 <VL53L0X_WrByte>
 8006db6:	4603      	mov	r3, r0
 8006db8:	461a      	mov	r2, r3
 8006dba:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006dbe:	4313      	orrs	r3, r2
 8006dc0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006dc4:	6878      	ldr	r0, [r7, #4]
 8006dc6:	f7ff fccc 	bl	8006762 <VL53L0X_device_read_strobe>
 8006dca:	4603      	mov	r3, r0
 8006dcc:	461a      	mov	r2, r3
 8006dce:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006dd2:	4313      	orrs	r3, r2
 8006dd4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 8006dd8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006ddc:	461a      	mov	r2, r3
 8006dde:	2190      	movs	r1, #144	@ 0x90
 8006de0:	6878      	ldr	r0, [r7, #4]
 8006de2:	f001 fe13 	bl	8008a0c <VL53L0X_RdDWord>
 8006de6:	4603      	mov	r3, r0
 8006de8:	461a      	mov	r2, r3
 8006dea:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006dee:	4313      	orrs	r3, r2
 8006df0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 8006df4:	227c      	movs	r2, #124	@ 0x7c
 8006df6:	2194      	movs	r1, #148	@ 0x94
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	f001 fd25 	bl	8008848 <VL53L0X_WrByte>
 8006dfe:	4603      	mov	r3, r0
 8006e00:	461a      	mov	r2, r3
 8006e02:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006e06:	4313      	orrs	r3, r2
 8006e08:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006e0c:	6878      	ldr	r0, [r7, #4]
 8006e0e:	f7ff fca8 	bl	8006762 <VL53L0X_device_read_strobe>
 8006e12:	4603      	mov	r3, r0
 8006e14:	461a      	mov	r2, r3
 8006e16:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006e1a:	4313      	orrs	r3, r2
 8006e1c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 8006e20:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006e24:	461a      	mov	r2, r3
 8006e26:	2190      	movs	r1, #144	@ 0x90
 8006e28:	6878      	ldr	r0, [r7, #4]
 8006e2a:	f001 fdef 	bl	8008a0c <VL53L0X_RdDWord>
 8006e2e:	4603      	mov	r3, r0
 8006e30:	461a      	mov	r2, r3
 8006e32:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006e36:	4313      	orrs	r3, r2
 8006e38:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 8006e3c:	2273      	movs	r2, #115	@ 0x73
 8006e3e:	2194      	movs	r1, #148	@ 0x94
 8006e40:	6878      	ldr	r0, [r7, #4]
 8006e42:	f001 fd01 	bl	8008848 <VL53L0X_WrByte>
 8006e46:	4603      	mov	r3, r0
 8006e48:	461a      	mov	r2, r3
 8006e4a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006e4e:	4313      	orrs	r3, r2
 8006e50:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006e54:	6878      	ldr	r0, [r7, #4]
 8006e56:	f7ff fc84 	bl	8006762 <VL53L0X_device_read_strobe>
 8006e5a:	4603      	mov	r3, r0
 8006e5c:	461a      	mov	r2, r3
 8006e5e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006e62:	4313      	orrs	r3, r2
 8006e64:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006e68:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006e6c:	461a      	mov	r2, r3
 8006e6e:	2190      	movs	r1, #144	@ 0x90
 8006e70:	6878      	ldr	r0, [r7, #4]
 8006e72:	f001 fdcb 	bl	8008a0c <VL53L0X_RdDWord>
 8006e76:	4603      	mov	r3, r0
 8006e78:	461a      	mov	r2, r3
 8006e7a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006e7e:	4313      	orrs	r3, r2
 8006e80:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 8006e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e86:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 8006e88:	b29b      	uxth	r3, r3
 8006e8a:	653b      	str	r3, [r7, #80]	@ 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 8006e8c:	2274      	movs	r2, #116	@ 0x74
 8006e8e:	2194      	movs	r1, #148	@ 0x94
 8006e90:	6878      	ldr	r0, [r7, #4]
 8006e92:	f001 fcd9 	bl	8008848 <VL53L0X_WrByte>
 8006e96:	4603      	mov	r3, r0
 8006e98:	461a      	mov	r2, r3
 8006e9a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006ea4:	6878      	ldr	r0, [r7, #4]
 8006ea6:	f7ff fc5c 	bl	8006762 <VL53L0X_device_read_strobe>
 8006eaa:	4603      	mov	r3, r0
 8006eac:	461a      	mov	r2, r3
 8006eae:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006eb2:	4313      	orrs	r3, r2
 8006eb4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006eb8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006ebc:	461a      	mov	r2, r3
 8006ebe:	2190      	movs	r1, #144	@ 0x90
 8006ec0:	6878      	ldr	r0, [r7, #4]
 8006ec2:	f001 fda3 	bl	8008a0c <VL53L0X_RdDWord>
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	461a      	mov	r2, r3
 8006eca:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006ece:	4313      	orrs	r3, r2
 8006ed0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 8006ed4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ed6:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 8006ed8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006eda:	4313      	orrs	r3, r2
 8006edc:	653b      	str	r3, [r7, #80]	@ 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 8006ede:	2275      	movs	r2, #117	@ 0x75
 8006ee0:	2194      	movs	r1, #148	@ 0x94
 8006ee2:	6878      	ldr	r0, [r7, #4]
 8006ee4:	f001 fcb0 	bl	8008848 <VL53L0X_WrByte>
 8006ee8:	4603      	mov	r3, r0
 8006eea:	461a      	mov	r2, r3
 8006eec:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006ef0:	4313      	orrs	r3, r2
 8006ef2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	f7ff fc33 	bl	8006762 <VL53L0X_device_read_strobe>
 8006efc:	4603      	mov	r3, r0
 8006efe:	461a      	mov	r2, r3
 8006f00:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006f04:	4313      	orrs	r3, r2
 8006f06:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006f0a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006f0e:	461a      	mov	r2, r3
 8006f10:	2190      	movs	r1, #144	@ 0x90
 8006f12:	6878      	ldr	r0, [r7, #4]
 8006f14:	f001 fd7a 	bl	8008a0c <VL53L0X_RdDWord>
 8006f18:	4603      	mov	r3, r0
 8006f1a:	461a      	mov	r2, r3
 8006f1c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006f20:	4313      	orrs	r3, r2
 8006f22:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 8006f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f28:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 8006f2a:	b29b      	uxth	r3, r3
 8006f2c:	657b      	str	r3, [r7, #84]	@ 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 8006f2e:	2276      	movs	r2, #118	@ 0x76
 8006f30:	2194      	movs	r1, #148	@ 0x94
 8006f32:	6878      	ldr	r0, [r7, #4]
 8006f34:	f001 fc88 	bl	8008848 <VL53L0X_WrByte>
 8006f38:	4603      	mov	r3, r0
 8006f3a:	461a      	mov	r2, r3
 8006f3c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006f40:	4313      	orrs	r3, r2
 8006f42:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006f46:	6878      	ldr	r0, [r7, #4]
 8006f48:	f7ff fc0b 	bl	8006762 <VL53L0X_device_read_strobe>
 8006f4c:	4603      	mov	r3, r0
 8006f4e:	461a      	mov	r2, r3
 8006f50:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006f54:	4313      	orrs	r3, r2
 8006f56:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006f5a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006f5e:	461a      	mov	r2, r3
 8006f60:	2190      	movs	r1, #144	@ 0x90
 8006f62:	6878      	ldr	r0, [r7, #4]
 8006f64:	f001 fd52 	bl	8008a0c <VL53L0X_RdDWord>
 8006f68:	4603      	mov	r3, r0
 8006f6a:	461a      	mov	r2, r3
 8006f6c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006f70:	4313      	orrs	r3, r2
 8006f72:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 8006f76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f78:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 8006f7a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006f7c:	4313      	orrs	r3, r2
 8006f7e:	657b      	str	r3, [r7, #84]	@ 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 8006f80:	2200      	movs	r2, #0
 8006f82:	2181      	movs	r1, #129	@ 0x81
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	f001 fc5f 	bl	8008848 <VL53L0X_WrByte>
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	461a      	mov	r2, r3
 8006f8e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006f92:	4313      	orrs	r3, r2
 8006f94:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8006f98:	2206      	movs	r2, #6
 8006f9a:	21ff      	movs	r1, #255	@ 0xff
 8006f9c:	6878      	ldr	r0, [r7, #4]
 8006f9e:	f001 fc53 	bl	8008848 <VL53L0X_WrByte>
 8006fa2:	4603      	mov	r3, r0
 8006fa4:	461a      	mov	r2, r3
 8006fa6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006faa:	4313      	orrs	r3, r2
 8006fac:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8006fb0:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 8006fb4:	461a      	mov	r2, r3
 8006fb6:	2183      	movs	r1, #131	@ 0x83
 8006fb8:	6878      	ldr	r0, [r7, #4]
 8006fba:	f001 fcc7 	bl	800894c <VL53L0X_RdByte>
 8006fbe:	4603      	mov	r3, r0
 8006fc0:	461a      	mov	r2, r3
 8006fc2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006fc6:	4313      	orrs	r3, r2
 8006fc8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 8006fcc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006fd0:	f023 0304 	bic.w	r3, r3, #4
 8006fd4:	b2db      	uxtb	r3, r3
 8006fd6:	461a      	mov	r2, r3
 8006fd8:	2183      	movs	r1, #131	@ 0x83
 8006fda:	6878      	ldr	r0, [r7, #4]
 8006fdc:	f001 fc34 	bl	8008848 <VL53L0X_WrByte>
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	461a      	mov	r2, r3
 8006fe4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006fe8:	4313      	orrs	r3, r2
 8006fea:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8006fee:	2201      	movs	r2, #1
 8006ff0:	21ff      	movs	r1, #255	@ 0xff
 8006ff2:	6878      	ldr	r0, [r7, #4]
 8006ff4:	f001 fc28 	bl	8008848 <VL53L0X_WrByte>
 8006ff8:	4603      	mov	r3, r0
 8006ffa:	461a      	mov	r2, r3
 8006ffc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007000:	4313      	orrs	r3, r2
 8007002:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8007006:	2201      	movs	r2, #1
 8007008:	2100      	movs	r1, #0
 800700a:	6878      	ldr	r0, [r7, #4]
 800700c:	f001 fc1c 	bl	8008848 <VL53L0X_WrByte>
 8007010:	4603      	mov	r3, r0
 8007012:	461a      	mov	r2, r3
 8007014:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007018:	4313      	orrs	r3, r2
 800701a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800701e:	2200      	movs	r2, #0
 8007020:	21ff      	movs	r1, #255	@ 0xff
 8007022:	6878      	ldr	r0, [r7, #4]
 8007024:	f001 fc10 	bl	8008848 <VL53L0X_WrByte>
 8007028:	4603      	mov	r3, r0
 800702a:	461a      	mov	r2, r3
 800702c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007030:	4313      	orrs	r3, r2
 8007032:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8007036:	2200      	movs	r2, #0
 8007038:	2180      	movs	r1, #128	@ 0x80
 800703a:	6878      	ldr	r0, [r7, #4]
 800703c:	f001 fc04 	bl	8008848 <VL53L0X_WrByte>
 8007040:	4603      	mov	r3, r0
 8007042:	461a      	mov	r2, r3
 8007044:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007048:	4313      	orrs	r3, r2
 800704a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 800704e:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
 8007052:	2b00      	cmp	r3, #0
 8007054:	f040 808f 	bne.w	8007176 <VL53L0X_get_info_from_device+0x98e>
 8007058:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800705c:	2b07      	cmp	r3, #7
 800705e:	f000 808a 	beq.w	8007176 <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 8007062:	78fb      	ldrb	r3, [r7, #3]
 8007064:	f003 0301 	and.w	r3, r3, #1
 8007068:	2b00      	cmp	r3, #0
 800706a:	d024      	beq.n	80070b6 <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800706c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8007070:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 8007074:	2b00      	cmp	r3, #0
 8007076:	d11e      	bne.n	80070b6 <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 800707e:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 8007088:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800708c:	2300      	movs	r3, #0
 800708e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007090:	e00e      	b.n	80070b0 <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 8007092:	f107 0208 	add.w	r2, r7, #8
 8007096:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007098:	4413      	add	r3, r2
 800709a:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 800709c:	687a      	ldr	r2, [r7, #4]
 800709e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80070a0:	4413      	add	r3, r2
 80070a2:	f503 7395 	add.w	r3, r3, #298	@ 0x12a
 80070a6:	460a      	mov	r2, r1
 80070a8:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 80070aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80070ac:	3301      	adds	r3, #1
 80070ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80070b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80070b2:	2b05      	cmp	r3, #5
 80070b4:	dded      	ble.n	8007092 <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 80070b6:	78fb      	ldrb	r3, [r7, #3]
 80070b8:	f003 0302 	and.w	r3, r3, #2
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d018      	beq.n	80070f2 <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 80070c0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80070c4:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d112      	bne.n	80070f2 <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80070cc:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80070d6:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	f883 20f2 	strb.w	r2, [r3, #242]	@ 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	33f3      	adds	r3, #243	@ 0xf3
 80070e4:	63bb      	str	r3, [r7, #56]	@ 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 80070e6:	f107 0310 	add.w	r3, r7, #16
 80070ea:	4619      	mov	r1, r3
 80070ec:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80070ee:	f001 fd2f 	bl	8008b50 <strcpy>

		}

		if (((option & 4) == 4) &&
 80070f2:	78fb      	ldrb	r3, [r7, #3]
 80070f4:	f003 0304 	and.w	r3, r3, #4
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d030      	beq.n	800715e <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 80070fc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8007100:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8007104:	2b00      	cmp	r3, #0
 8007106:	d12a      	bne.n	800715e <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007108:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007110:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 8007118:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800711a:	025b      	lsls	r3, r3, #9
 800711c:	643b      	str	r3, [r7, #64]	@ 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007122:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 8007126:	2300      	movs	r3, #0
 8007128:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 800712c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800712e:	2b00      	cmp	r3, #0
 8007130:	d011      	beq.n	8007156 <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 8007132:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007134:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007136:	1ad3      	subs	r3, r2, r3
 8007138:	64bb      	str	r3, [r7, #72]	@ 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 800713a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800713c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007140:	fb02 f303 	mul.w	r3, r2, r3
 8007144:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 8007146:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
					OffsetMicroMeters *= -1;
 800714a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800714e:	425b      	negs	r3, r3
 8007150:	b29b      	uxth	r3, r3
 8007152:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
			}

			PALDevDataSet(Dev,
 8007156:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	@ 0x5a
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 800715e:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8007162:	78fb      	ldrb	r3, [r7, #3]
 8007164:	4313      	orrs	r3, r2
 8007166:	b2db      	uxtb	r3, r3
 8007168:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 800716c:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007176:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
}
 800717a:	4618      	mov	r0, r3
 800717c:	3760      	adds	r7, #96	@ 0x60
 800717e:	46bd      	mov	sp, r7
 8007180:	bd80      	pop	{r7, pc}

08007182 <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 8007182:	b480      	push	{r7}
 8007184:	b087      	sub	sp, #28
 8007186:	af00      	add	r7, sp, #0
 8007188:	6078      	str	r0, [r7, #4]
 800718a:	460b      	mov	r3, r1
 800718c:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 800718e:	f240 6277 	movw	r2, #1655	@ 0x677
 8007192:	f04f 0300 	mov.w	r3, #0
 8007196:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 800719a:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 800719e:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 80071a0:	78fb      	ldrb	r3, [r7, #3]
 80071a2:	68fa      	ldr	r2, [r7, #12]
 80071a4:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 80071a8:	693a      	ldr	r2, [r7, #16]
 80071aa:	fb02 f303 	mul.w	r3, r2, r3
 80071ae:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 80071b0:	68bb      	ldr	r3, [r7, #8]
}
 80071b2:	4618      	mov	r0, r3
 80071b4:	371c      	adds	r7, #28
 80071b6:	46bd      	mov	sp, r7
 80071b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071bc:	4770      	bx	lr

080071be <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 80071be:	b480      	push	{r7}
 80071c0:	b087      	sub	sp, #28
 80071c2:	af00      	add	r7, sp, #0
 80071c4:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 80071c6:	2300      	movs	r3, #0
 80071c8:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 80071ca:	2300      	movs	r3, #0
 80071cc:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 80071ce:	2300      	movs	r3, #0
 80071d0:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d015      	beq.n	8007204 <VL53L0X_encode_timeout+0x46>
		ls_byte = timeout_macro_clks - 1;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	3b01      	subs	r3, #1
 80071dc:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 80071de:	e005      	b.n	80071ec <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 80071e0:	693b      	ldr	r3, [r7, #16]
 80071e2:	085b      	lsrs	r3, r3, #1
 80071e4:	613b      	str	r3, [r7, #16]
			ms_byte++;
 80071e6:	89fb      	ldrh	r3, [r7, #14]
 80071e8:	3301      	adds	r3, #1
 80071ea:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 80071ec:	693b      	ldr	r3, [r7, #16]
 80071ee:	2bff      	cmp	r3, #255	@ 0xff
 80071f0:	d8f6      	bhi.n	80071e0 <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 80071f2:	89fb      	ldrh	r3, [r7, #14]
 80071f4:	021b      	lsls	r3, r3, #8
 80071f6:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 80071f8:	693b      	ldr	r3, [r7, #16]
 80071fa:	b29b      	uxth	r3, r3
 80071fc:	b2db      	uxtb	r3, r3
 80071fe:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 8007200:	4413      	add	r3, r2
 8007202:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 8007204:	8afb      	ldrh	r3, [r7, #22]

}
 8007206:	4618      	mov	r0, r3
 8007208:	371c      	adds	r7, #28
 800720a:	46bd      	mov	sp, r7
 800720c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007210:	4770      	bx	lr

08007212 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 8007212:	b480      	push	{r7}
 8007214:	b085      	sub	sp, #20
 8007216:	af00      	add	r7, sp, #0
 8007218:	4603      	mov	r3, r0
 800721a:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 800721c:	2300      	movs	r3, #0
 800721e:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8007220:	88fb      	ldrh	r3, [r7, #6]
 8007222:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 8007224:	88fa      	ldrh	r2, [r7, #6]
 8007226:	0a12      	lsrs	r2, r2, #8
 8007228:	b292      	uxth	r2, r2
 800722a:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800722c:	3301      	adds	r3, #1
 800722e:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 8007230:	68fb      	ldr	r3, [r7, #12]
}
 8007232:	4618      	mov	r0, r3
 8007234:	3714      	adds	r7, #20
 8007236:	46bd      	mov	sp, r7
 8007238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723c:	4770      	bx	lr
	...

08007240 <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b088      	sub	sp, #32
 8007244:	af00      	add	r7, sp, #0
 8007246:	60f8      	str	r0, [r7, #12]
 8007248:	60b9      	str	r1, [r7, #8]
 800724a:	4613      	mov	r3, r2
 800724c:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 800724e:	2300      	movs	r3, #0
 8007250:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8007252:	79fb      	ldrb	r3, [r7, #7]
 8007254:	4619      	mov	r1, r3
 8007256:	68f8      	ldr	r0, [r7, #12]
 8007258:	f7ff ff93 	bl	8007182 <VL53L0X_calc_macro_period_ps>
 800725c:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800725e:	69bb      	ldr	r3, [r7, #24]
 8007260:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8007264:	4a0a      	ldr	r2, [pc, #40]	@ (8007290 <VL53L0X_calc_timeout_mclks+0x50>)
 8007266:	fba2 2303 	umull	r2, r3, r2, r3
 800726a:	099b      	lsrs	r3, r3, #6
 800726c:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 800726e:	68bb      	ldr	r3, [r7, #8]
 8007270:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007274:	fb03 f202 	mul.w	r2, r3, r2
		+ (macro_period_ns / 2)) / macro_period_ns);
 8007278:	697b      	ldr	r3, [r7, #20]
 800727a:	085b      	lsrs	r3, r3, #1
 800727c:	441a      	add	r2, r3
	timeout_period_mclks =
 800727e:	697b      	ldr	r3, [r7, #20]
 8007280:	fbb2 f3f3 	udiv	r3, r2, r3
 8007284:	61fb      	str	r3, [r7, #28]

    return timeout_period_mclks;
 8007286:	69fb      	ldr	r3, [r7, #28]
}
 8007288:	4618      	mov	r0, r3
 800728a:	3720      	adds	r7, #32
 800728c:	46bd      	mov	sp, r7
 800728e:	bd80      	pop	{r7, pc}
 8007290:	10624dd3 	.word	0x10624dd3

08007294 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b086      	sub	sp, #24
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
 800729c:	460b      	mov	r3, r1
 800729e:	807b      	strh	r3, [r7, #2]
 80072a0:	4613      	mov	r3, r2
 80072a2:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 80072a4:	2300      	movs	r3, #0
 80072a6:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 80072a8:	787b      	ldrb	r3, [r7, #1]
 80072aa:	4619      	mov	r1, r3
 80072ac:	6878      	ldr	r0, [r7, #4]
 80072ae:	f7ff ff68 	bl	8007182 <VL53L0X_calc_macro_period_ps>
 80072b2:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 80072b4:	693b      	ldr	r3, [r7, #16]
 80072b6:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80072ba:	4a0a      	ldr	r2, [pc, #40]	@ (80072e4 <VL53L0X_calc_timeout_us+0x50>)
 80072bc:	fba2 2303 	umull	r2, r3, r2, r3
 80072c0:	099b      	lsrs	r3, r3, #6
 80072c2:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 80072c4:	887b      	ldrh	r3, [r7, #2]
 80072c6:	68fa      	ldr	r2, [r7, #12]
 80072c8:	fb02 f303 	mul.w	r3, r2, r3
 80072cc:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
	actual_timeout_period_us =
 80072d0:	4a04      	ldr	r2, [pc, #16]	@ (80072e4 <VL53L0X_calc_timeout_us+0x50>)
 80072d2:	fba2 2303 	umull	r2, r3, r2, r3
 80072d6:	099b      	lsrs	r3, r3, #6
 80072d8:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 80072da:	697b      	ldr	r3, [r7, #20]
}
 80072dc:	4618      	mov	r0, r3
 80072de:	3718      	adds	r7, #24
 80072e0:	46bd      	mov	sp, r7
 80072e2:	bd80      	pop	{r7, pc}
 80072e4:	10624dd3 	.word	0x10624dd3

080072e8 <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b08c      	sub	sp, #48	@ 0x30
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	60f8      	str	r0, [r7, #12]
 80072f0:	460b      	mov	r3, r1
 80072f2:	607a      	str	r2, [r7, #4]
 80072f4:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80072f6:	2300      	movs	r3, #0
 80072f8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 80072fc:	2300      	movs	r3, #0
 80072fe:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 8007302:	2300      	movs	r3, #0
 8007304:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 8007306:	2300      	movs	r3, #0
 8007308:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 800730a:	2300      	movs	r3, #0
 800730c:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800730e:	7afb      	ldrb	r3, [r7, #11]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d005      	beq.n	8007320 <get_sequence_step_timeout+0x38>
 8007314:	7afb      	ldrb	r3, [r7, #11]
 8007316:	2b01      	cmp	r3, #1
 8007318:	d002      	beq.n	8007320 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800731a:	7afb      	ldrb	r3, [r7, #11]
 800731c:	2b02      	cmp	r3, #2
 800731e:	d127      	bne.n	8007370 <get_sequence_step_timeout+0x88>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8007320:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8007324:	461a      	mov	r2, r3
 8007326:	2100      	movs	r1, #0
 8007328:	68f8      	ldr	r0, [r7, #12]
 800732a:	f7fd fa9f 	bl	800486c <VL53L0X_GetVcselPulsePeriod>
 800732e:	4603      	mov	r3, r0
 8007330:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 8007334:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8007338:	2b00      	cmp	r3, #0
 800733a:	d109      	bne.n	8007350 <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 800733c:	f107 0320 	add.w	r3, r7, #32
 8007340:	461a      	mov	r2, r3
 8007342:	2146      	movs	r1, #70	@ 0x46
 8007344:	68f8      	ldr	r0, [r7, #12]
 8007346:	f001 fb01 	bl	800894c <VL53L0X_RdByte>
 800734a:	4603      	mov	r3, r0
 800734c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 8007350:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007354:	4618      	mov	r0, r3
 8007356:	f7ff ff5c 	bl	8007212 <VL53L0X_decode_timeout>
 800735a:	4603      	mov	r3, r0
 800735c:	847b      	strh	r3, [r7, #34]	@ 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800735e:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8007362:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007364:	4619      	mov	r1, r3
 8007366:	68f8      	ldr	r0, [r7, #12]
 8007368:	f7ff ff94 	bl	8007294 <VL53L0X_calc_timeout_us>
 800736c:	62b8      	str	r0, [r7, #40]	@ 0x28
 800736e:	e092      	b.n	8007496 <get_sequence_step_timeout+0x1ae>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8007370:	7afb      	ldrb	r3, [r7, #11]
 8007372:	2b03      	cmp	r3, #3
 8007374:	d135      	bne.n	80073e2 <get_sequence_step_timeout+0xfa>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8007376:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800737a:	461a      	mov	r2, r3
 800737c:	2100      	movs	r1, #0
 800737e:	68f8      	ldr	r0, [r7, #12]
 8007380:	f7fd fa74 	bl	800486c <VL53L0X_GetVcselPulsePeriod>
 8007384:	4603      	mov	r3, r0
 8007386:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800738a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800738e:	2b00      	cmp	r3, #0
 8007390:	f040 8081 	bne.w	8007496 <get_sequence_step_timeout+0x1ae>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8007394:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8007398:	461a      	mov	r2, r3
 800739a:	2100      	movs	r1, #0
 800739c:	68f8      	ldr	r0, [r7, #12]
 800739e:	f7fd fa65 	bl	800486c <VL53L0X_GetVcselPulsePeriod>
 80073a2:	4603      	mov	r3, r0
 80073a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 80073a8:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d109      	bne.n	80073c4 <get_sequence_step_timeout+0xdc>
				Status = VL53L0X_RdWord(Dev,
 80073b0:	f107 031e 	add.w	r3, r7, #30
 80073b4:	461a      	mov	r2, r3
 80073b6:	2151      	movs	r1, #81	@ 0x51
 80073b8:	68f8      	ldr	r0, [r7, #12]
 80073ba:	f001 faf1 	bl	80089a0 <VL53L0X_RdWord>
 80073be:	4603      	mov	r3, r0
 80073c0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 80073c4:	8bfb      	ldrh	r3, [r7, #30]
 80073c6:	4618      	mov	r0, r3
 80073c8:	f7ff ff23 	bl	8007212 <VL53L0X_decode_timeout>
 80073cc:	4603      	mov	r3, r0
 80073ce:	84fb      	strh	r3, [r7, #38]	@ 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 80073d0:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 80073d4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80073d6:	4619      	mov	r1, r3
 80073d8:	68f8      	ldr	r0, [r7, #12]
 80073da:	f7ff ff5b 	bl	8007294 <VL53L0X_calc_timeout_us>
 80073de:	62b8      	str	r0, [r7, #40]	@ 0x28
 80073e0:	e059      	b.n	8007496 <get_sequence_step_timeout+0x1ae>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 80073e2:	7afb      	ldrb	r3, [r7, #11]
 80073e4:	2b04      	cmp	r3, #4
 80073e6:	d156      	bne.n	8007496 <get_sequence_step_timeout+0x1ae>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 80073e8:	f107 0314 	add.w	r3, r7, #20
 80073ec:	4619      	mov	r1, r3
 80073ee:	68f8      	ldr	r0, [r7, #12]
 80073f0:	f7fd fb46 	bl	8004a80 <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 80073f4:	2300      	movs	r3, #0
 80073f6:	84fb      	strh	r3, [r7, #38]	@ 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 80073f8:	7dfb      	ldrb	r3, [r7, #23]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d01d      	beq.n	800743a <get_sequence_step_timeout+0x152>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80073fe:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8007402:	461a      	mov	r2, r3
 8007404:	2100      	movs	r1, #0
 8007406:	68f8      	ldr	r0, [r7, #12]
 8007408:	f7fd fa30 	bl	800486c <VL53L0X_GetVcselPulsePeriod>
 800740c:	4603      	mov	r3, r0
 800740e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 8007412:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8007416:	2b00      	cmp	r3, #0
 8007418:	d10f      	bne.n	800743a <get_sequence_step_timeout+0x152>
				Status = VL53L0X_RdWord(Dev,
 800741a:	f107 031e 	add.w	r3, r7, #30
 800741e:	461a      	mov	r2, r3
 8007420:	2151      	movs	r1, #81	@ 0x51
 8007422:	68f8      	ldr	r0, [r7, #12]
 8007424:	f001 fabc 	bl	80089a0 <VL53L0X_RdWord>
 8007428:	4603      	mov	r3, r0
 800742a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800742e:	8bfb      	ldrh	r3, [r7, #30]
 8007430:	4618      	mov	r0, r3
 8007432:	f7ff feee 	bl	8007212 <VL53L0X_decode_timeout>
 8007436:	4603      	mov	r3, r0
 8007438:	84fb      	strh	r3, [r7, #38]	@ 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800743a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800743e:	2b00      	cmp	r3, #0
 8007440:	d109      	bne.n	8007456 <get_sequence_step_timeout+0x16e>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8007442:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8007446:	461a      	mov	r2, r3
 8007448:	2101      	movs	r1, #1
 800744a:	68f8      	ldr	r0, [r7, #12]
 800744c:	f7fd fa0e 	bl	800486c <VL53L0X_GetVcselPulsePeriod>
 8007450:	4603      	mov	r3, r0
 8007452:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 8007456:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800745a:	2b00      	cmp	r3, #0
 800745c:	d10f      	bne.n	800747e <get_sequence_step_timeout+0x196>
			Status = VL53L0X_RdWord(Dev,
 800745e:	f107 031c 	add.w	r3, r7, #28
 8007462:	461a      	mov	r2, r3
 8007464:	2171      	movs	r1, #113	@ 0x71
 8007466:	68f8      	ldr	r0, [r7, #12]
 8007468:	f001 fa9a 	bl	80089a0 <VL53L0X_RdWord>
 800746c:	4603      	mov	r3, r0
 800746e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 8007472:	8bbb      	ldrh	r3, [r7, #28]
 8007474:	4618      	mov	r0, r3
 8007476:	f7ff fecc 	bl	8007212 <VL53L0X_decode_timeout>
 800747a:	4603      	mov	r3, r0
 800747c:	84bb      	strh	r3, [r7, #36]	@ 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 800747e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007480:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007482:	1ad3      	subs	r3, r2, r3
 8007484:	84bb      	strh	r3, [r7, #36]	@ 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8007486:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800748a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800748c:	4619      	mov	r1, r3
 800748e:	68f8      	ldr	r0, [r7, #12]
 8007490:	f7ff ff00 	bl	8007294 <VL53L0X_calc_timeout_us>
 8007494:	62b8      	str	r0, [r7, #40]	@ 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800749a:	601a      	str	r2, [r3, #0]

	return Status;
 800749c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 80074a0:	4618      	mov	r0, r3
 80074a2:	3730      	adds	r7, #48	@ 0x30
 80074a4:	46bd      	mov	sp, r7
 80074a6:	bd80      	pop	{r7, pc}

080074a8 <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b08a      	sub	sp, #40	@ 0x28
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	60f8      	str	r0, [r7, #12]
 80074b0:	460b      	mov	r3, r1
 80074b2:	607a      	str	r2, [r7, #4]
 80074b4:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80074b6:	2300      	movs	r3, #0
 80074b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 80074bc:	7afb      	ldrb	r3, [r7, #11]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d005      	beq.n	80074ce <set_sequence_step_timeout+0x26>
 80074c2:	7afb      	ldrb	r3, [r7, #11]
 80074c4:	2b01      	cmp	r3, #1
 80074c6:	d002      	beq.n	80074ce <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 80074c8:	7afb      	ldrb	r3, [r7, #11]
 80074ca:	2b02      	cmp	r3, #2
 80074cc:	d138      	bne.n	8007540 <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80074ce:	f107 031b 	add.w	r3, r7, #27
 80074d2:	461a      	mov	r2, r3
 80074d4:	2100      	movs	r1, #0
 80074d6:	68f8      	ldr	r0, [r7, #12]
 80074d8:	f7fd f9c8 	bl	800486c <VL53L0X_GetVcselPulsePeriod>
 80074dc:	4603      	mov	r3, r0
 80074de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 80074e2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d11a      	bne.n	8007520 <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 80074ea:	7efb      	ldrb	r3, [r7, #27]
 80074ec:	461a      	mov	r2, r3
 80074ee:	6879      	ldr	r1, [r7, #4]
 80074f0:	68f8      	ldr	r0, [r7, #12]
 80074f2:	f7ff fea5 	bl	8007240 <VL53L0X_calc_timeout_mclks>
 80074f6:	4603      	mov	r3, r0
 80074f8:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 80074fa:	8bbb      	ldrh	r3, [r7, #28]
 80074fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007500:	d903      	bls.n	800750a <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 8007502:	23ff      	movs	r3, #255	@ 0xff
 8007504:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8007508:	e004      	b.n	8007514 <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 800750a:	8bbb      	ldrh	r3, [r7, #28]
 800750c:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 800750e:	3b01      	subs	r3, #1
 8007510:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007514:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007518:	b29a      	uxth	r2, r3
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 8007520:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007524:	2b00      	cmp	r3, #0
 8007526:	f040 80ab 	bne.w	8007680 <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 800752a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800752e:	461a      	mov	r2, r3
 8007530:	2146      	movs	r1, #70	@ 0x46
 8007532:	68f8      	ldr	r0, [r7, #12]
 8007534:	f001 f988 	bl	8008848 <VL53L0X_WrByte>
 8007538:	4603      	mov	r3, r0
 800753a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 800753e:	e09f      	b.n	8007680 <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8007540:	7afb      	ldrb	r3, [r7, #11]
 8007542:	2b03      	cmp	r3, #3
 8007544:	d135      	bne.n	80075b2 <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 8007546:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800754a:	2b00      	cmp	r3, #0
 800754c:	d11b      	bne.n	8007586 <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800754e:	f107 031b 	add.w	r3, r7, #27
 8007552:	461a      	mov	r2, r3
 8007554:	2100      	movs	r1, #0
 8007556:	68f8      	ldr	r0, [r7, #12]
 8007558:	f7fd f988 	bl	800486c <VL53L0X_GetVcselPulsePeriod>
 800755c:	4603      	mov	r3, r0
 800755e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 8007562:	7efb      	ldrb	r3, [r7, #27]
 8007564:	461a      	mov	r2, r3
 8007566:	6879      	ldr	r1, [r7, #4]
 8007568:	68f8      	ldr	r0, [r7, #12]
 800756a:	f7ff fe69 	bl	8007240 <VL53L0X_calc_timeout_mclks>
 800756e:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 8007570:	84bb      	strh	r3, [r7, #36]	@ 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 8007572:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007574:	4618      	mov	r0, r3
 8007576:	f7ff fe22 	bl	80071be <VL53L0X_encode_timeout>
 800757a:	4603      	mov	r3, r0
 800757c:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800757e:	8b3a      	ldrh	r2, [r7, #24]
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 8007586:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800758a:	2b00      	cmp	r3, #0
 800758c:	d108      	bne.n	80075a0 <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 800758e:	8b3b      	ldrh	r3, [r7, #24]
 8007590:	461a      	mov	r2, r3
 8007592:	2151      	movs	r1, #81	@ 0x51
 8007594:	68f8      	ldr	r0, [r7, #12]
 8007596:	f001 f97b 	bl	8008890 <VL53L0X_WrWord>
 800759a:	4603      	mov	r3, r0
 800759c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 80075a0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d16b      	bne.n	8007680 <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	687a      	ldr	r2, [r7, #4]
 80075ac:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
 80075b0:	e066      	b.n	8007680 <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 80075b2:	7afb      	ldrb	r3, [r7, #11]
 80075b4:	2b04      	cmp	r3, #4
 80075b6:	d160      	bne.n	800767a <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 80075b8:	f107 0310 	add.w	r3, r7, #16
 80075bc:	4619      	mov	r1, r3
 80075be:	68f8      	ldr	r0, [r7, #12]
 80075c0:	f7fd fa5e 	bl	8004a80 <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 80075c4:	2300      	movs	r3, #0
 80075c6:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 80075c8:	7cfb      	ldrb	r3, [r7, #19]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d01d      	beq.n	800760a <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80075ce:	f107 031b 	add.w	r3, r7, #27
 80075d2:	461a      	mov	r2, r3
 80075d4:	2100      	movs	r1, #0
 80075d6:	68f8      	ldr	r0, [r7, #12]
 80075d8:	f7fd f948 	bl	800486c <VL53L0X_GetVcselPulsePeriod>
 80075dc:	4603      	mov	r3, r0
 80075de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 80075e2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d10f      	bne.n	800760a <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 80075ea:	f107 0318 	add.w	r3, r7, #24
 80075ee:	461a      	mov	r2, r3
 80075f0:	2151      	movs	r1, #81	@ 0x51
 80075f2:	68f8      	ldr	r0, [r7, #12]
 80075f4:	f001 f9d4 	bl	80089a0 <VL53L0X_RdWord>
 80075f8:	4603      	mov	r3, r0
 80075fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 80075fe:	8b3b      	ldrh	r3, [r7, #24]
 8007600:	4618      	mov	r0, r3
 8007602:	f7ff fe06 	bl	8007212 <VL53L0X_decode_timeout>
 8007606:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 8007608:	84bb      	strh	r3, [r7, #36]	@ 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800760a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800760e:	2b00      	cmp	r3, #0
 8007610:	d109      	bne.n	8007626 <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8007612:	f107 031b 	add.w	r3, r7, #27
 8007616:	461a      	mov	r2, r3
 8007618:	2101      	movs	r1, #1
 800761a:	68f8      	ldr	r0, [r7, #12]
 800761c:	f7fd f926 	bl	800486c <VL53L0X_GetVcselPulsePeriod>
 8007620:	4603      	mov	r3, r0
 8007622:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 8007626:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800762a:	2b00      	cmp	r3, #0
 800762c:	d128      	bne.n	8007680 <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800762e:	7efb      	ldrb	r3, [r7, #27]
 8007630:	461a      	mov	r2, r3
 8007632:	6879      	ldr	r1, [r7, #4]
 8007634:	68f8      	ldr	r0, [r7, #12]
 8007636:	f7ff fe03 	bl	8007240 <VL53L0X_calc_timeout_mclks>
 800763a:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 800763c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800763e:	6a3a      	ldr	r2, [r7, #32]
 8007640:	4413      	add	r3, r2
 8007642:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 8007644:	6a38      	ldr	r0, [r7, #32]
 8007646:	f7ff fdba 	bl	80071be <VL53L0X_encode_timeout>
 800764a:	4603      	mov	r3, r0
 800764c:	83fb      	strh	r3, [r7, #30]

				if (Status == VL53L0X_ERROR_NONE) {
 800764e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007652:	2b00      	cmp	r3, #0
 8007654:	d108      	bne.n	8007668 <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 8007656:	8bfb      	ldrh	r3, [r7, #30]
 8007658:	461a      	mov	r2, r3
 800765a:	2171      	movs	r1, #113	@ 0x71
 800765c:	68f8      	ldr	r0, [r7, #12]
 800765e:	f001 f917 	bl	8008890 <VL53L0X_WrWord>
 8007662:	4603      	mov	r3, r0
 8007664:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 8007668:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800766c:	2b00      	cmp	r3, #0
 800766e:	d107      	bne.n	8007680 <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	687a      	ldr	r2, [r7, #4]
 8007674:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
 8007678:	e002      	b.n	8007680 <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800767a:	23fc      	movs	r3, #252	@ 0xfc
 800767c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	}
	return Status;
 8007680:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8007684:	4618      	mov	r0, r3
 8007686:	3728      	adds	r7, #40	@ 0x28
 8007688:	46bd      	mov	sp, r7
 800768a:	bd80      	pop	{r7, pc}

0800768c <VL53L0X_get_vcsel_pulse_period>:
	return Status;
}

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800768c:	b580      	push	{r7, lr}
 800768e:	b086      	sub	sp, #24
 8007690:	af00      	add	r7, sp, #0
 8007692:	60f8      	str	r0, [r7, #12]
 8007694:	460b      	mov	r3, r1
 8007696:	607a      	str	r2, [r7, #4]
 8007698:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800769a:	2300      	movs	r3, #0
 800769c:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 800769e:	7afb      	ldrb	r3, [r7, #11]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d002      	beq.n	80076aa <VL53L0X_get_vcsel_pulse_period+0x1e>
 80076a4:	2b01      	cmp	r3, #1
 80076a6:	d00a      	beq.n	80076be <VL53L0X_get_vcsel_pulse_period+0x32>
 80076a8:	e013      	b.n	80076d2 <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 80076aa:	f107 0316 	add.w	r3, r7, #22
 80076ae:	461a      	mov	r2, r3
 80076b0:	2150      	movs	r1, #80	@ 0x50
 80076b2:	68f8      	ldr	r0, [r7, #12]
 80076b4:	f001 f94a 	bl	800894c <VL53L0X_RdByte>
 80076b8:	4603      	mov	r3, r0
 80076ba:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 80076bc:	e00b      	b.n	80076d6 <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 80076be:	f107 0316 	add.w	r3, r7, #22
 80076c2:	461a      	mov	r2, r3
 80076c4:	2170      	movs	r1, #112	@ 0x70
 80076c6:	68f8      	ldr	r0, [r7, #12]
 80076c8:	f001 f940 	bl	800894c <VL53L0X_RdByte>
 80076cc:	4603      	mov	r3, r0
 80076ce:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 80076d0:	e001      	b.n	80076d6 <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80076d2:	23fc      	movs	r3, #252	@ 0xfc
 80076d4:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 80076d6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d107      	bne.n	80076ee <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 80076de:	7dbb      	ldrb	r3, [r7, #22]
 80076e0:	4618      	mov	r0, r3
 80076e2:	f7fe fff7 	bl	80066d4 <VL53L0X_decode_vcsel_period>
 80076e6:	4603      	mov	r3, r0
 80076e8:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	701a      	strb	r2, [r3, #0]

	return Status;
 80076ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80076f2:	4618      	mov	r0, r3
 80076f4:	3718      	adds	r7, #24
 80076f6:	46bd      	mov	sp, r7
 80076f8:	bd80      	pop	{r7, pc}

080076fa <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 80076fa:	b580      	push	{r7, lr}
 80076fc:	b092      	sub	sp, #72	@ 0x48
 80076fe:	af00      	add	r7, sp, #0
 8007700:	6078      	str	r0, [r7, #4]
 8007702:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007704:	2300      	movs	r3, #0
 8007706:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800770a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800770e:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 8007710:	f240 7376 	movw	r3, #1910	@ 0x776
 8007714:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 8007716:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800771a:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800771c:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8007720:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 8007722:	f240 234e 	movw	r3, #590	@ 0x24e
 8007726:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 8007728:	f240 23b2 	movw	r3, #690	@ 0x2b2
 800772c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800772e:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8007732:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 8007734:	f240 2326 	movw	r3, #550	@ 0x226
 8007738:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800773a:	2300      	movs	r3, #0
 800773c:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 800773e:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8007742:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 8007744:	2300      	movs	r3, #0
 8007746:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 8007748:	683a      	ldr	r2, [r7, #0]
 800774a:	6a3b      	ldr	r3, [r7, #32]
 800774c:	429a      	cmp	r2, r3
 800774e:	d205      	bcs.n	800775c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007750:	23fc      	movs	r3, #252	@ 0xfc
 8007752:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		return Status;
 8007756:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800775a:	e0aa      	b.n	80078b2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 800775c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800775e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007760:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 8007762:	683a      	ldr	r2, [r7, #0]
 8007764:	1ad3      	subs	r3, r2, r3
 8007766:	643b      	str	r3, [r7, #64]	@ 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8007768:	f107 0314 	add.w	r3, r7, #20
 800776c:	4619      	mov	r1, r3
 800776e:	6878      	ldr	r0, [r7, #4]
 8007770:	f7fd f986 	bl	8004a80 <VL53L0X_GetSequenceStepEnables>
 8007774:	4603      	mov	r3, r0
 8007776:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 800777a:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800777e:	2b00      	cmp	r3, #0
 8007780:	d15b      	bne.n	800783a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 8007782:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 8007784:	2b00      	cmp	r3, #0
 8007786:	d105      	bne.n	8007794 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 8007788:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 800778a:	2b00      	cmp	r3, #0
 800778c:	d102      	bne.n	8007794 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 800778e:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 8007790:	2b00      	cmp	r3, #0
 8007792:	d052      	beq.n	800783a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 8007794:	f107 0310 	add.w	r3, r7, #16
 8007798:	461a      	mov	r2, r3
 800779a:	2102      	movs	r1, #2
 800779c:	6878      	ldr	r0, [r7, #4]
 800779e:	f7ff fda3 	bl	80072e8 <get_sequence_step_timeout>
 80077a2:	4603      	mov	r3, r0
 80077a4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 80077a8:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d002      	beq.n	80077b6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 80077b0:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80077b4:	e07d      	b.n	80078b2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 80077b6:	7d3b      	ldrb	r3, [r7, #20]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d00f      	beq.n	80077dc <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 80077bc:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 80077be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80077c0:	4413      	add	r3, r2
 80077c2:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 80077c4:	69fa      	ldr	r2, [r7, #28]
 80077c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80077c8:	429a      	cmp	r2, r3
 80077ca:	d204      	bcs.n	80077d6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 80077cc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80077ce:	69fb      	ldr	r3, [r7, #28]
 80077d0:	1ad3      	subs	r3, r2, r3
 80077d2:	643b      	str	r3, [r7, #64]	@ 0x40
 80077d4:	e002      	b.n	80077dc <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80077d6:	23fc      	movs	r3, #252	@ 0xfc
 80077d8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 80077dc:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d002      	beq.n	80077ea <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 80077e4:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80077e8:	e063      	b.n	80078b2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 80077ea:	7dbb      	ldrb	r3, [r7, #22]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d011      	beq.n	8007814 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 80077f0:	693a      	ldr	r2, [r7, #16]
 80077f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077f4:	4413      	add	r3, r2
 80077f6:	005b      	lsls	r3, r3, #1
 80077f8:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 80077fa:	69fa      	ldr	r2, [r7, #28]
 80077fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80077fe:	429a      	cmp	r2, r3
 8007800:	d204      	bcs.n	800780c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 8007802:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007804:	69fb      	ldr	r3, [r7, #28]
 8007806:	1ad3      	subs	r3, r2, r3
 8007808:	643b      	str	r3, [r7, #64]	@ 0x40
 800780a:	e016      	b.n	800783a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800780c:	23fc      	movs	r3, #252	@ 0xfc
 800780e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8007812:	e012      	b.n	800783a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 8007814:	7d7b      	ldrb	r3, [r7, #21]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d00f      	beq.n	800783a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 800781a:	693b      	ldr	r3, [r7, #16]
 800781c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800781e:	4413      	add	r3, r2
 8007820:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8007822:	69fa      	ldr	r2, [r7, #28]
 8007824:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007826:	429a      	cmp	r2, r3
 8007828:	d204      	bcs.n	8007834 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800782a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800782c:	69fb      	ldr	r3, [r7, #28]
 800782e:	1ad3      	subs	r3, r2, r3
 8007830:	643b      	str	r3, [r7, #64]	@ 0x40
 8007832:	e002      	b.n	800783a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007834:	23fc      	movs	r3, #252	@ 0xfc
 8007836:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 800783a:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800783e:	2b00      	cmp	r3, #0
 8007840:	d002      	beq.n	8007848 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 8007842:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8007846:	e034      	b.n	80078b2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 8007848:	7dfb      	ldrb	r3, [r7, #23]
 800784a:	2b00      	cmp	r3, #0
 800784c:	d019      	beq.n	8007882 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 800784e:	f107 030c 	add.w	r3, r7, #12
 8007852:	461a      	mov	r2, r3
 8007854:	2103      	movs	r1, #3
 8007856:	6878      	ldr	r0, [r7, #4]
 8007858:	f7ff fd46 	bl	80072e8 <get_sequence_step_timeout>
 800785c:	4603      	mov	r3, r0
 800785e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007866:	4413      	add	r3, r2
 8007868:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800786a:	69fa      	ldr	r2, [r7, #28]
 800786c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800786e:	429a      	cmp	r2, r3
 8007870:	d204      	bcs.n	800787c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 8007872:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007874:	69fb      	ldr	r3, [r7, #28]
 8007876:	1ad3      	subs	r3, r2, r3
 8007878:	643b      	str	r3, [r7, #64]	@ 0x40
 800787a:	e002      	b.n	8007882 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800787c:	23fc      	movs	r3, #252	@ 0xfc
 800787e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 8007882:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8007886:	2b00      	cmp	r3, #0
 8007888:	d111      	bne.n	80078ae <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 800788a:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 800788c:	2b00      	cmp	r3, #0
 800788e:	d00e      	beq.n	80078ae <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 8007890:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007894:	1ad3      	subs	r3, r2, r3
 8007896:	643b      	str	r3, [r7, #64]	@ 0x40
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an error
		 * will be set. Otherwise the remaining time will be applied to
		 * the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 8007898:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800789a:	2104      	movs	r1, #4
 800789c:	6878      	ldr	r0, [r7, #4]
 800789e:	f7ff fe03 	bl	80074a8 <set_sequence_step_timeout>
 80078a2:	4603      	mov	r3, r0
 80078a4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	683a      	ldr	r2, [r7, #0]
 80078ac:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 80078ae:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 80078b2:	4618      	mov	r0, r3
 80078b4:	3748      	adds	r7, #72	@ 0x48
 80078b6:	46bd      	mov	sp, r7
 80078b8:	bd80      	pop	{r7, pc}

080078ba <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 80078ba:	b580      	push	{r7, lr}
 80078bc:	b090      	sub	sp, #64	@ 0x40
 80078be:	af00      	add	r7, sp, #0
 80078c0:	6078      	str	r0, [r7, #4]
 80078c2:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80078c4:	2300      	movs	r3, #0
 80078c6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 80078ca:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80078ce:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 80078d0:	f240 7376 	movw	r3, #1910	@ 0x776
 80078d4:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 80078d6:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80078da:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 80078dc:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80078e0:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 80078e2:	f240 234e 	movw	r3, #590	@ 0x24e
 80078e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 80078e8:	f240 23b2 	movw	r3, #690	@ 0x2b2
 80078ec:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 80078ee:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80078f2:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 80078f4:	f240 2326 	movw	r3, #550	@ 0x226
 80078f8:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 80078fa:	2300      	movs	r3, #0
 80078fc:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 80078fe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007900:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007902:	441a      	add	r2, r3
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8007908:	f107 0318 	add.w	r3, r7, #24
 800790c:	4619      	mov	r1, r3
 800790e:	6878      	ldr	r0, [r7, #4]
 8007910:	f7fd f8b6 	bl	8004a80 <VL53L0X_GetSequenceStepEnables>
 8007914:	4603      	mov	r3, r0
 8007916:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 800791a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800791e:	2b00      	cmp	r3, #0
 8007920:	d002      	beq.n	8007928 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 8007922:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007926:	e075      	b.n	8007a14 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 8007928:	7e3b      	ldrb	r3, [r7, #24]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d105      	bne.n	800793a <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 800792e:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 8007930:	2b00      	cmp	r3, #0
 8007932:	d102      	bne.n	800793a <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 8007934:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 8007936:	2b00      	cmp	r3, #0
 8007938:	d030      	beq.n	800799c <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 800793a:	f107 0310 	add.w	r3, r7, #16
 800793e:	461a      	mov	r2, r3
 8007940:	2102      	movs	r1, #2
 8007942:	6878      	ldr	r0, [r7, #4]
 8007944:	f7ff fcd0 	bl	80072e8 <get_sequence_step_timeout>
 8007948:	4603      	mov	r3, r0
 800794a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 800794e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007952:	2b00      	cmp	r3, #0
 8007954:	d122      	bne.n	800799c <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 8007956:	7e3b      	ldrb	r3, [r7, #24]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d007      	beq.n	800796c <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800795c:	683b      	ldr	r3, [r7, #0]
 800795e:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 8007960:	6939      	ldr	r1, [r7, #16]
 8007962:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007964:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 8007966:	441a      	add	r2, r3
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 800796c:	7ebb      	ldrb	r3, [r7, #26]
 800796e:	2b00      	cmp	r3, #0
 8007970:	d009      	beq.n	8007986 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 8007976:	6939      	ldr	r1, [r7, #16]
 8007978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800797a:	440b      	add	r3, r1
 800797c:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 800797e:	441a      	add	r2, r3
 8007980:	683b      	ldr	r3, [r7, #0]
 8007982:	601a      	str	r2, [r3, #0]
 8007984:	e00a      	b.n	800799c <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 8007986:	7e7b      	ldrb	r3, [r7, #25]
 8007988:	2b00      	cmp	r3, #0
 800798a:	d007      	beq.n	800799c <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 8007990:	6939      	ldr	r1, [r7, #16]
 8007992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007994:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 8007996:	441a      	add	r2, r3
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800799c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d114      	bne.n	80079ce <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 80079a4:	7efb      	ldrb	r3, [r7, #27]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d011      	beq.n	80079ce <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 80079aa:	f107 030c 	add.w	r3, r7, #12
 80079ae:	461a      	mov	r2, r3
 80079b0:	2103      	movs	r1, #3
 80079b2:	6878      	ldr	r0, [r7, #4]
 80079b4:	f7ff fc98 	bl	80072e8 <get_sequence_step_timeout>
 80079b8:	4603      	mov	r3, r0
 80079ba:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 80079c2:	68f9      	ldr	r1, [r7, #12]
 80079c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079c6:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 80079c8:	441a      	add	r2, r3
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80079ce:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d114      	bne.n	8007a00 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 80079d6:	7f3b      	ldrb	r3, [r7, #28]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d011      	beq.n	8007a00 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 80079dc:	f107 0314 	add.w	r3, r7, #20
 80079e0:	461a      	mov	r2, r3
 80079e2:	2104      	movs	r1, #4
 80079e4:	6878      	ldr	r0, [r7, #4]
 80079e6:	f7ff fc7f 	bl	80072e8 <get_sequence_step_timeout>
 80079ea:	4603      	mov	r3, r0
 80079ec:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 80079f4:	6979      	ldr	r1, [r7, #20]
 80079f6:	6a3b      	ldr	r3, [r7, #32]
 80079f8:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 80079fa:	441a      	add	r2, r3
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007a00:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d103      	bne.n	8007a10 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	681a      	ldr	r2, [r3, #0]
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007a10:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 8007a14:	4618      	mov	r0, r3
 8007a16:	3740      	adds	r7, #64	@ 0x40
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	bd80      	pop	{r7, pc}

08007a1c <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	b088      	sub	sp, #32
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
 8007a24:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007a26:	2300      	movs	r3, #0
 8007a28:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 8007a2e:	e0c6      	b.n	8007bbe <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 8007a30:	697b      	ldr	r3, [r7, #20]
 8007a32:	683a      	ldr	r2, [r7, #0]
 8007a34:	4413      	add	r3, r2
 8007a36:	781b      	ldrb	r3, [r3, #0]
 8007a38:	74fb      	strb	r3, [r7, #19]
		Index++;
 8007a3a:	697b      	ldr	r3, [r7, #20]
 8007a3c:	3301      	adds	r3, #1
 8007a3e:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 8007a40:	7cfb      	ldrb	r3, [r7, #19]
 8007a42:	2bff      	cmp	r3, #255	@ 0xff
 8007a44:	f040 808d 	bne.w	8007b62 <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 8007a48:	697b      	ldr	r3, [r7, #20]
 8007a4a:	683a      	ldr	r2, [r7, #0]
 8007a4c:	4413      	add	r3, r2
 8007a4e:	781b      	ldrb	r3, [r3, #0]
 8007a50:	747b      	strb	r3, [r7, #17]
			Index++;
 8007a52:	697b      	ldr	r3, [r7, #20]
 8007a54:	3301      	adds	r3, #1
 8007a56:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 8007a58:	7c7b      	ldrb	r3, [r7, #17]
 8007a5a:	2b03      	cmp	r3, #3
 8007a5c:	d87e      	bhi.n	8007b5c <VL53L0X_load_tuning_settings+0x140>
 8007a5e:	a201      	add	r2, pc, #4	@ (adr r2, 8007a64 <VL53L0X_load_tuning_settings+0x48>)
 8007a60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a64:	08007a75 	.word	0x08007a75
 8007a68:	08007aaf 	.word	0x08007aaf
 8007a6c:	08007ae9 	.word	0x08007ae9
 8007a70:	08007b23 	.word	0x08007b23
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8007a74:	697b      	ldr	r3, [r7, #20]
 8007a76:	683a      	ldr	r2, [r7, #0]
 8007a78:	4413      	add	r3, r2
 8007a7a:	781b      	ldrb	r3, [r3, #0]
 8007a7c:	743b      	strb	r3, [r7, #16]
				Index++;
 8007a7e:	697b      	ldr	r3, [r7, #20]
 8007a80:	3301      	adds	r3, #1
 8007a82:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8007a84:	697b      	ldr	r3, [r7, #20]
 8007a86:	683a      	ldr	r2, [r7, #0]
 8007a88:	4413      	add	r3, r2
 8007a8a:	781b      	ldrb	r3, [r3, #0]
 8007a8c:	73fb      	strb	r3, [r7, #15]
				Index++;
 8007a8e:	697b      	ldr	r3, [r7, #20]
 8007a90:	3301      	adds	r3, #1
 8007a92:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8007a94:	7c3b      	ldrb	r3, [r7, #16]
 8007a96:	b29b      	uxth	r3, r3
 8007a98:	021b      	lsls	r3, r3, #8
 8007a9a:	b29a      	uxth	r2, r3
 8007a9c:	7bfb      	ldrb	r3, [r7, #15]
 8007a9e:	b29b      	uxth	r3, r3
 8007aa0:	4413      	add	r3, r2
 8007aa2:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	89ba      	ldrh	r2, [r7, #12]
 8007aa8:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
				break;
 8007aac:	e087      	b.n	8007bbe <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8007aae:	697b      	ldr	r3, [r7, #20]
 8007ab0:	683a      	ldr	r2, [r7, #0]
 8007ab2:	4413      	add	r3, r2
 8007ab4:	781b      	ldrb	r3, [r3, #0]
 8007ab6:	743b      	strb	r3, [r7, #16]
				Index++;
 8007ab8:	697b      	ldr	r3, [r7, #20]
 8007aba:	3301      	adds	r3, #1
 8007abc:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8007abe:	697b      	ldr	r3, [r7, #20]
 8007ac0:	683a      	ldr	r2, [r7, #0]
 8007ac2:	4413      	add	r3, r2
 8007ac4:	781b      	ldrb	r3, [r3, #0]
 8007ac6:	73fb      	strb	r3, [r7, #15]
				Index++;
 8007ac8:	697b      	ldr	r3, [r7, #20]
 8007aca:	3301      	adds	r3, #1
 8007acc:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8007ace:	7c3b      	ldrb	r3, [r7, #16]
 8007ad0:	b29b      	uxth	r3, r3
 8007ad2:	021b      	lsls	r3, r3, #8
 8007ad4:	b29a      	uxth	r2, r3
 8007ad6:	7bfb      	ldrb	r3, [r7, #15]
 8007ad8:	b29b      	uxth	r3, r3
 8007ada:	4413      	add	r3, r2
 8007adc:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	89ba      	ldrh	r2, [r7, #12]
 8007ae2:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
					Temp16);
				break;
 8007ae6:	e06a      	b.n	8007bbe <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8007ae8:	697b      	ldr	r3, [r7, #20]
 8007aea:	683a      	ldr	r2, [r7, #0]
 8007aec:	4413      	add	r3, r2
 8007aee:	781b      	ldrb	r3, [r3, #0]
 8007af0:	743b      	strb	r3, [r7, #16]
				Index++;
 8007af2:	697b      	ldr	r3, [r7, #20]
 8007af4:	3301      	adds	r3, #1
 8007af6:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8007af8:	697b      	ldr	r3, [r7, #20]
 8007afa:	683a      	ldr	r2, [r7, #0]
 8007afc:	4413      	add	r3, r2
 8007afe:	781b      	ldrb	r3, [r3, #0]
 8007b00:	73fb      	strb	r3, [r7, #15]
				Index++;
 8007b02:	697b      	ldr	r3, [r7, #20]
 8007b04:	3301      	adds	r3, #1
 8007b06:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8007b08:	7c3b      	ldrb	r3, [r7, #16]
 8007b0a:	b29b      	uxth	r3, r3
 8007b0c:	021b      	lsls	r3, r3, #8
 8007b0e:	b29a      	uxth	r2, r3
 8007b10:	7bfb      	ldrb	r3, [r7, #15]
 8007b12:	b29b      	uxth	r3, r3
 8007b14:	4413      	add	r3, r2
 8007b16:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	89ba      	ldrh	r2, [r7, #12]
 8007b1c:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
				break;
 8007b20:	e04d      	b.n	8007bbe <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8007b22:	697b      	ldr	r3, [r7, #20]
 8007b24:	683a      	ldr	r2, [r7, #0]
 8007b26:	4413      	add	r3, r2
 8007b28:	781b      	ldrb	r3, [r3, #0]
 8007b2a:	743b      	strb	r3, [r7, #16]
				Index++;
 8007b2c:	697b      	ldr	r3, [r7, #20]
 8007b2e:	3301      	adds	r3, #1
 8007b30:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8007b32:	697b      	ldr	r3, [r7, #20]
 8007b34:	683a      	ldr	r2, [r7, #0]
 8007b36:	4413      	add	r3, r2
 8007b38:	781b      	ldrb	r3, [r3, #0]
 8007b3a:	73fb      	strb	r3, [r7, #15]
				Index++;
 8007b3c:	697b      	ldr	r3, [r7, #20]
 8007b3e:	3301      	adds	r3, #1
 8007b40:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8007b42:	7c3b      	ldrb	r3, [r7, #16]
 8007b44:	b29b      	uxth	r3, r3
 8007b46:	021b      	lsls	r3, r3, #8
 8007b48:	b29a      	uxth	r2, r3
 8007b4a:	7bfb      	ldrb	r3, [r7, #15]
 8007b4c:	b29b      	uxth	r3, r3
 8007b4e:	4413      	add	r3, r2
 8007b50:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	89ba      	ldrh	r2, [r7, #12]
 8007b56:	f8a3 213c 	strh.w	r2, [r3, #316]	@ 0x13c
				break;
 8007b5a:	e030      	b.n	8007bbe <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007b5c:	23fc      	movs	r3, #252	@ 0xfc
 8007b5e:	77fb      	strb	r3, [r7, #31]
 8007b60:	e02d      	b.n	8007bbe <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 8007b62:	7cfb      	ldrb	r3, [r7, #19]
 8007b64:	2b04      	cmp	r3, #4
 8007b66:	d828      	bhi.n	8007bba <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 8007b68:	697b      	ldr	r3, [r7, #20]
 8007b6a:	683a      	ldr	r2, [r7, #0]
 8007b6c:	4413      	add	r3, r2
 8007b6e:	781b      	ldrb	r3, [r3, #0]
 8007b70:	74bb      	strb	r3, [r7, #18]
			Index++;
 8007b72:	697b      	ldr	r3, [r7, #20]
 8007b74:	3301      	adds	r3, #1
 8007b76:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 8007b78:	2300      	movs	r3, #0
 8007b7a:	61bb      	str	r3, [r7, #24]
 8007b7c:	e00f      	b.n	8007b9e <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 8007b7e:	697b      	ldr	r3, [r7, #20]
 8007b80:	683a      	ldr	r2, [r7, #0]
 8007b82:	4413      	add	r3, r2
 8007b84:	7819      	ldrb	r1, [r3, #0]
 8007b86:	f107 0208 	add.w	r2, r7, #8
 8007b8a:	69bb      	ldr	r3, [r7, #24]
 8007b8c:	4413      	add	r3, r2
 8007b8e:	460a      	mov	r2, r1
 8007b90:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 8007b92:	697b      	ldr	r3, [r7, #20]
 8007b94:	3301      	adds	r3, #1
 8007b96:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 8007b98:	69bb      	ldr	r3, [r7, #24]
 8007b9a:	3301      	adds	r3, #1
 8007b9c:	61bb      	str	r3, [r7, #24]
 8007b9e:	7cfb      	ldrb	r3, [r7, #19]
 8007ba0:	69ba      	ldr	r2, [r7, #24]
 8007ba2:	429a      	cmp	r2, r3
 8007ba4:	dbeb      	blt.n	8007b7e <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 8007ba6:	7cfb      	ldrb	r3, [r7, #19]
 8007ba8:	f107 0208 	add.w	r2, r7, #8
 8007bac:	7cb9      	ldrb	r1, [r7, #18]
 8007bae:	6878      	ldr	r0, [r7, #4]
 8007bb0:	f000 fdee 	bl	8008790 <VL53L0X_WriteMulti>
 8007bb4:	4603      	mov	r3, r0
 8007bb6:	77fb      	strb	r3, [r7, #31]
 8007bb8:	e001      	b.n	8007bbe <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007bba:	23fc      	movs	r3, #252	@ 0xfc
 8007bbc:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 8007bbe:	697b      	ldr	r3, [r7, #20]
 8007bc0:	683a      	ldr	r2, [r7, #0]
 8007bc2:	4413      	add	r3, r2
 8007bc4:	781b      	ldrb	r3, [r3, #0]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d004      	beq.n	8007bd4 <VL53L0X_load_tuning_settings+0x1b8>
 8007bca:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	f43f af2e 	beq.w	8007a30 <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007bd4:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8007bd8:	4618      	mov	r0, r3
 8007bda:	3720      	adds	r7, #32
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	bd80      	pop	{r7, pc}

08007be0 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 8007be0:	b580      	push	{r7, lr}
 8007be2:	b088      	sub	sp, #32
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	60f8      	str	r0, [r7, #12]
 8007be8:	60b9      	str	r1, [r7, #8]
 8007bea:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007bec:	2300      	movs	r3, #0
 8007bee:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 8007bf6:	f107 0313 	add.w	r3, r7, #19
 8007bfa:	4619      	mov	r1, r3
 8007bfc:	68f8      	ldr	r0, [r7, #12]
 8007bfe:	f7fc ffcb 	bl	8004b98 <VL53L0X_GetXTalkCompensationEnable>
 8007c02:	4603      	mov	r3, r0
 8007c04:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 8007c06:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d111      	bne.n	8007c32 <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 8007c0e:	7cfb      	ldrb	r3, [r7, #19]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d00e      	beq.n	8007c32 <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	6a1b      	ldr	r3, [r3, #32]
 8007c18:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 8007c1a:	68bb      	ldr	r3, [r7, #8]
 8007c1c:	8a9b      	ldrh	r3, [r3, #20]
 8007c1e:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 8007c20:	69bb      	ldr	r3, [r7, #24]
 8007c22:	fb02 f303 	mul.w	r3, r2, r3
 8007c26:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 8007c28:	697b      	ldr	r3, [r7, #20]
 8007c2a:	3380      	adds	r3, #128	@ 0x80
 8007c2c:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 8007c32:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8007c36:	4618      	mov	r0, r3
 8007c38:	3720      	adds	r7, #32
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bd80      	pop	{r7, pc}

08007c3e <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 8007c3e:	b580      	push	{r7, lr}
 8007c40:	b086      	sub	sp, #24
 8007c42:	af00      	add	r7, sp, #0
 8007c44:	60f8      	str	r0, [r7, #12]
 8007c46:	60b9      	str	r1, [r7, #8]
 8007c48:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 8007c4e:	68bb      	ldr	r3, [r7, #8]
 8007c50:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 8007c56:	f107 0310 	add.w	r3, r7, #16
 8007c5a:	461a      	mov	r2, r3
 8007c5c:	68b9      	ldr	r1, [r7, #8]
 8007c5e:	68f8      	ldr	r0, [r7, #12]
 8007c60:	f7ff ffbe 	bl	8007be0 <VL53L0X_get_total_xtalk_rate>
 8007c64:	4603      	mov	r3, r0
 8007c66:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 8007c68:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d105      	bne.n	8007c7c <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681a      	ldr	r2, [r3, #0]
 8007c74:	693b      	ldr	r3, [r7, #16]
 8007c76:	441a      	add	r2, r3
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	601a      	str	r2, [r3, #0]

	return Status;
 8007c7c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007c80:	4618      	mov	r0, r3
 8007c82:	3718      	adds	r7, #24
 8007c84:	46bd      	mov	sp, r7
 8007c86:	bd80      	pop	{r7, pc}

08007c88 <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	b09a      	sub	sp, #104	@ 0x68
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	60f8      	str	r0, [r7, #12]
 8007c90:	60b9      	str	r1, [r7, #8]
 8007c92:	607a      	str	r2, [r7, #4]
 8007c94:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 8007c96:	2312      	movs	r3, #18
 8007c98:	657b      	str	r3, [r7, #84]	@ 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 8007c9a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007c9e:	653b      	str	r3, [r7, #80]	@ 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 8007ca0:	2342      	movs	r3, #66	@ 0x42
 8007ca2:	64fb      	str	r3, [r7, #76]	@ 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 8007ca4:	2306      	movs	r3, #6
 8007ca6:	64bb      	str	r3, [r7, #72]	@ 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 8007ca8:	2307      	movs	r3, #7
 8007caa:	647b      	str	r3, [r7, #68]	@ 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007cac:	2300      	movs	r3, #0
 8007cae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	f8b3 3154 	ldrh.w	r3, [r3, #340]	@ 0x154
	dmaxCalRange_mm =
 8007cb8:	63fb      	str	r3, [r7, #60]	@ 0x3c

	dmaxCalSignalRateRtn_mcps =
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 8007cc0:	63bb      	str	r3, [r7, #56]	@ 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 8007cc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007cc4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007cc6:	fb02 f303 	mul.w	r3, r2, r3
 8007cca:	637b      	str	r3, [r7, #52]	@ 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 8007ccc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cce:	3380      	adds	r3, #128	@ 0x80
 8007cd0:	0a1b      	lsrs	r3, r3, #8
 8007cd2:	637b      	str	r3, [r7, #52]	@ 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 8007cd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cd6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007cd8:	fb02 f303 	mul.w	r3, r2, r3
 8007cdc:	637b      	str	r3, [r7, #52]	@ 0x34

	minSignalNeeded_p1 = 0;
 8007cde:	2300      	movs	r3, #0
 8007ce0:	667b      	str	r3, [r7, #100]	@ 0x64
	if (totalCorrSignalRate_mcps > 0) {
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d01a      	beq.n	8007d1e <VL53L0X_calc_dmax+0x96>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	029b      	lsls	r3, r3, #10
 8007cec:	633b      	str	r3, [r7, #48]	@ 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 8007cf2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007cf4:	4413      	add	r3, r2
 8007cf6:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 8007cf8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d00:	667b      	str	r3, [r7, #100]	@ 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 8007d02:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007d04:	4613      	mov	r3, r2
 8007d06:	005b      	lsls	r3, r3, #1
 8007d08:	4413      	add	r3, r2
 8007d0a:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 8007d0c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007d0e:	fb03 f303 	mul.w	r3, r3, r3
 8007d12:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 8007d14:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007d16:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8007d1a:	0c1b      	lsrs	r3, r3, #16
 8007d1c:	667b      	str	r3, [r7, #100]	@ 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 8007d1e:	683b      	ldr	r3, [r7, #0]
 8007d20:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007d22:	fb02 f303 	mul.w	r3, r2, r3
 8007d26:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 8007d28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d2a:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8007d2e:	0c1b      	lsrs	r3, r3, #16
 8007d30:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 8007d32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d34:	fb03 f303 	mul.w	r3, r3, r3
 8007d38:	62fb      	str	r3, [r7, #44]	@ 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 8007d3a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007d3c:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8007d40:	0c1b      	lsrs	r3, r3, #16
 8007d42:	62bb      	str	r3, [r7, #40]	@ 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 8007d44:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d46:	085a      	lsrs	r2, r3, #1
 8007d48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d4a:	441a      	add	r2, r3
 8007d4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d52:	62bb      	str	r3, [r7, #40]	@ 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 8007d54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d56:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007d58:	fb02 f303 	mul.w	r3, r2, r3
 8007d5c:	62bb      	str	r3, [r7, #40]	@ 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 8007d5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d64:	d302      	bcc.n	8007d6c <VL53L0X_calc_dmax+0xe4>
		minSignalNeeded_p3 = 0xfff00000;
 8007d66:	4b54      	ldr	r3, [pc, #336]	@ (8007eb8 <VL53L0X_calc_dmax+0x230>)
 8007d68:	663b      	str	r3, [r7, #96]	@ 0x60
 8007d6a:	e015      	b.n	8007d98 <VL53L0X_calc_dmax+0x110>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 8007d6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d6e:	085a      	lsrs	r2, r3, #1
 8007d70:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007d72:	441a      	add	r2, r3
 8007d74:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d76:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d7a:	677b      	str	r3, [r7, #116]	@ 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 8007d7c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007d7e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007d80:	fb02 f303 	mul.w	r3, r2, r3
 8007d84:	677b      	str	r3, [r7, #116]	@ 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 8007d86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007d88:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8007d8c:	0c1b      	lsrs	r3, r3, #16
 8007d8e:	663b      	str	r3, [r7, #96]	@ 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 8007d90:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007d92:	fb03 f303 	mul.w	r3, r3, r3
 8007d96:	663b      	str	r3, [r7, #96]	@ 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 8007d98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d9a:	039b      	lsls	r3, r3, #14
 8007d9c:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8007da0:	4a46      	ldr	r2, [pc, #280]	@ (8007ebc <VL53L0X_calc_dmax+0x234>)
 8007da2:	fba2 2303 	umull	r2, r3, r2, r3
 8007da6:	099b      	lsrs	r3, r3, #6
 8007da8:	627b      	str	r3, [r7, #36]	@ 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 8007daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dac:	fb03 f303 	mul.w	r3, r3, r3
 8007db0:	627b      	str	r3, [r7, #36]	@ 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 8007db2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007db4:	fb03 f303 	mul.w	r3, r3, r3
 8007db8:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 8007dba:	6a3b      	ldr	r3, [r7, #32]
 8007dbc:	3308      	adds	r3, #8
 8007dbe:	091b      	lsrs	r3, r3, #4
 8007dc0:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 8007dc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007dc4:	6a3b      	ldr	r3, [r7, #32]
 8007dc6:	1ad3      	subs	r3, r2, r3
 8007dc8:	627b      	str	r3, [r7, #36]	@ 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 8007dca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007dcc:	4613      	mov	r3, r2
 8007dce:	005b      	lsls	r3, r3, #1
 8007dd0:	4413      	add	r3, r2
 8007dd2:	011b      	lsls	r3, r3, #4
 8007dd4:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 8007dd6:	69fb      	ldr	r3, [r7, #28]
 8007dd8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8007ddc:	0b9b      	lsrs	r3, r3, #14
 8007dde:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 8007de0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007de2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007de4:	4413      	add	r3, r2
 8007de6:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 8007de8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007dea:	085b      	lsrs	r3, r3, #1
 8007dec:	69ba      	ldr	r2, [r7, #24]
 8007dee:	4413      	add	r3, r2
 8007df0:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 8007df2:	69ba      	ldr	r2, [r7, #24]
 8007df4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007df6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007dfa:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 8007dfc:	69bb      	ldr	r3, [r7, #24]
 8007dfe:	039b      	lsls	r3, r3, #14
 8007e00:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 8007e02:	69fb      	ldr	r3, [r7, #28]
 8007e04:	085b      	lsrs	r3, r3, #1
 8007e06:	69ba      	ldr	r2, [r7, #24]
 8007e08:	4413      	add	r3, r2
 8007e0a:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 8007e0c:	69ba      	ldr	r2, [r7, #24]
 8007e0e:	69fb      	ldr	r3, [r7, #28]
 8007e10:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e14:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 8007e16:	69bb      	ldr	r3, [r7, #24]
 8007e18:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007e1a:	fb02 f303 	mul.w	r3, r2, r3
 8007e1e:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8007e20:	69bb      	ldr	r3, [r7, #24]
 8007e22:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8007e26:	4a25      	ldr	r2, [pc, #148]	@ (8007ebc <VL53L0X_calc_dmax+0x234>)
 8007e28:	fba2 2303 	umull	r2, r3, r2, r3
 8007e2c:	099b      	lsrs	r3, r3, #6
 8007e2e:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 8007e30:	69bb      	ldr	r3, [r7, #24]
 8007e32:	011b      	lsls	r3, r3, #4
 8007e34:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8007e36:	69bb      	ldr	r3, [r7, #24]
 8007e38:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8007e3c:	4a1f      	ldr	r2, [pc, #124]	@ (8007ebc <VL53L0X_calc_dmax+0x234>)
 8007e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8007e42:	099b      	lsrs	r3, r3, #6
 8007e44:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 8007e46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e48:	3380      	adds	r3, #128	@ 0x80
 8007e4a:	0a1b      	lsrs	r3, r3, #8
 8007e4c:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 8007e4e:	697b      	ldr	r3, [r7, #20]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d008      	beq.n	8007e66 <VL53L0X_calc_dmax+0x1de>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 8007e54:	697b      	ldr	r3, [r7, #20]
 8007e56:	085a      	lsrs	r2, r3, #1
 8007e58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e5a:	441a      	add	r2, r3
 8007e5c:	697b      	ldr	r3, [r7, #20]
 8007e5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e62:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007e64:	e001      	b.n	8007e6a <VL53L0X_calc_dmax+0x1e2>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 8007e66:	2300      	movs	r3, #0
 8007e68:	65bb      	str	r3, [r7, #88]	@ 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 8007e6a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8007e6c:	f7fe fc45 	bl	80066fa <VL53L0X_isqrt>
 8007e70:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 8007e72:	69bb      	ldr	r3, [r7, #24]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d008      	beq.n	8007e8a <VL53L0X_calc_dmax+0x202>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 8007e78:	69bb      	ldr	r3, [r7, #24]
 8007e7a:	085a      	lsrs	r2, r3, #1
 8007e7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e7e:	441a      	add	r2, r3
 8007e80:	69bb      	ldr	r3, [r7, #24]
 8007e82:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e86:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007e88:	e001      	b.n	8007e8e <VL53L0X_calc_dmax+0x206>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	65fb      	str	r3, [r7, #92]	@ 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 8007e8e:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8007e90:	f7fe fc33 	bl	80066fa <VL53L0X_isqrt>
 8007e94:	65f8      	str	r0, [r7, #92]	@ 0x5c

	*pdmax_mm = dmaxDark;
 8007e96:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007e98:	693a      	ldr	r2, [r7, #16]
 8007e9a:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 8007e9c:	693a      	ldr	r2, [r7, #16]
 8007e9e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007ea0:	429a      	cmp	r2, r3
 8007ea2:	d902      	bls.n	8007eaa <VL53L0X_calc_dmax+0x222>
		*pdmax_mm = dmaxAmbient;
 8007ea4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007ea6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007ea8:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 8007eaa:	f997 3043 	ldrsb.w	r3, [r7, #67]	@ 0x43
}
 8007eae:	4618      	mov	r0, r3
 8007eb0:	3768      	adds	r7, #104	@ 0x68
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	bd80      	pop	{r7, pc}
 8007eb6:	bf00      	nop
 8007eb8:	fff00000 	.word	0xfff00000
 8007ebc:	10624dd3 	.word	0x10624dd3

08007ec0 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b0b4      	sub	sp, #208	@ 0xd0
 8007ec4:	af04      	add	r7, sp, #16
 8007ec6:	60f8      	str	r0, [r7, #12]
 8007ec8:	60b9      	str	r1, [r7, #8]
 8007eca:	607a      	str	r2, [r7, #4]
 8007ecc:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 8007ece:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8007ed2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 8007ed6:	f44f 7316 	mov.w	r3, #600	@ 0x258
 8007eda:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs	= 0x00190000; /* 25ms */
 8007ede:	f44f 13c8 	mov.w	r3, #1638400	@ 0x190000
 8007ee2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 8007ee6:	f241 235c 	movw	r3, #4700	@ 0x125c
 8007eea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 8007eee:	4b9e      	ldr	r3, [pc, #632]	@ (8008168 <VL53L0X_calc_sigma_estimate+0x2a8>)
 8007ef0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 8007ef4:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8007ef8:	67fb      	str	r3, [r7, #124]	@ 0x7c
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 8007efa:	f04f 4270 	mov.w	r2, #4026531840	@ 0xf0000000
 8007efe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007f02:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f06:	67bb      	str	r3, [r7, #120]	@ 0x78
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 8007f08:	4b98      	ldr	r3, [pc, #608]	@ (800816c <VL53L0X_calc_sigma_estimate+0x2ac>)
 8007f0a:	677b      	str	r3, [r7, #116]	@ 0x74
	const uint32_t c16BitRoundingParam		= 0x00008000;
 8007f0c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f10:	673b      	str	r3, [r7, #112]	@ 0x70
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 8007f12:	f44f 1348 	mov.w	r3, #3276800	@ 0x320000
 8007f16:	66fb      	str	r3, [r7, #108]	@ 0x6c
	const uint32_t cPllPeriod_ps			= 1655;
 8007f18:	f240 6377 	movw	r3, #1655	@ 0x677
 8007f1c:	66bb      	str	r3, [r7, #104]	@ 0x68
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007f1e:	2300      	movs	r3, #0
 8007f20:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	6a1b      	ldr	r3, [r3, #32]
 8007f28:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 8007f2a:	68bb      	ldr	r3, [r7, #8]
 8007f2c:	691b      	ldr	r3, [r3, #16]
 8007f2e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007f32:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 8007f36:	0c1b      	lsrs	r3, r3, #16
 8007f38:	667b      	str	r3, [r7, #100]	@ 0x64

	correctedSignalRate_mcps =
 8007f3a:	68bb      	ldr	r3, [r7, #8]
 8007f3c:	68db      	ldr	r3, [r3, #12]
 8007f3e:	663b      	str	r3, [r7, #96]	@ 0x60
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 8007f40:	f107 0310 	add.w	r3, r7, #16
 8007f44:	461a      	mov	r2, r3
 8007f46:	68b9      	ldr	r1, [r7, #8]
 8007f48:	68f8      	ldr	r0, [r7, #12]
 8007f4a:	f7ff fe78 	bl	8007c3e <VL53L0X_get_total_signal_rate>
 8007f4e:	4603      	mov	r3, r0
 8007f50:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 8007f54:	f107 0314 	add.w	r3, r7, #20
 8007f58:	461a      	mov	r2, r3
 8007f5a:	68b9      	ldr	r1, [r7, #8]
 8007f5c:	68f8      	ldr	r0, [r7, #12]
 8007f5e:	f7ff fe3f 	bl	8007be0 <VL53L0X_get_total_xtalk_rate>
 8007f62:	4603      	mov	r3, r0
 8007f64:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 8007f68:	693b      	ldr	r3, [r7, #16]
 8007f6a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007f6e:	fb02 f303 	mul.w	r3, r2, r3
 8007f72:	65fb      	str	r3, [r7, #92]	@ 0x5c
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 8007f74:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007f76:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8007f7a:	0c1b      	lsrs	r3, r3, #16
 8007f7c:	65fb      	str	r3, [r7, #92]	@ 0x5c

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 8007f7e:	697b      	ldr	r3, [r7, #20]
 8007f80:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007f84:	fb02 f303 	mul.w	r3, r2, r3
 8007f88:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 8007f8c:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8007f90:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f92:	429a      	cmp	r2, r3
 8007f94:	d902      	bls.n	8007f9c <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 8007f96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f98:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 8007f9c:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d168      	bne.n	8008076 <VL53L0X_calc_sigma_estimate+0x1b6>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007faa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 8007fb4:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8007fb8:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8007fbc:	461a      	mov	r2, r3
 8007fbe:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 8007fc2:	68f8      	ldr	r0, [r7, #12]
 8007fc4:	f7ff f93c 	bl	8007240 <VL53L0X_calc_timeout_mclks>
 8007fc8:	6578      	str	r0, [r7, #84]	@ 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007fd0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 8007fda:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8007fde:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8007fe2:	461a      	mov	r2, r3
 8007fe4:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 8007fe8:	68f8      	ldr	r0, [r7, #12]
 8007fea:	f7ff f929 	bl	8007240 <VL53L0X_calc_timeout_mclks>
 8007fee:	64f8      	str	r0, [r7, #76]	@ 0x4c
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 8007ff0:	2303      	movs	r3, #3
 8007ff2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		if (finalRangeVcselPCLKS == 8)
 8007ff6:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8007ffa:	2b08      	cmp	r3, #8
 8007ffc:	d102      	bne.n	8008004 <VL53L0X_calc_sigma_estimate+0x144>
			vcselWidth = 2;
 8007ffe:	2302      	movs	r3, #2
 8008000:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 8008004:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008006:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008008:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 800800a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800800e:	fb02 f303 	mul.w	r3, r2, r3
 8008012:	02db      	lsls	r3, r3, #11
 8008014:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 8008018:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800801c:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8008020:	4a53      	ldr	r2, [pc, #332]	@ (8008170 <VL53L0X_calc_sigma_estimate+0x2b0>)
 8008022:	fba2 2303 	umull	r2, r3, r2, r3
 8008026:	099b      	lsrs	r3, r3, #6
 8008028:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us *= cPllPeriod_ps;
 800802c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008030:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8008032:	fb02 f303 	mul.w	r3, r2, r3
 8008036:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800803a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800803e:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8008042:	4a4b      	ldr	r2, [pc, #300]	@ (8008170 <VL53L0X_calc_sigma_estimate+0x2b0>)
 8008044:	fba2 2303 	umull	r2, r3, r2, r3
 8008048:	099b      	lsrs	r3, r3, #6
 800804a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 800804e:	693b      	ldr	r3, [r7, #16]
 8008050:	3380      	adds	r3, #128	@ 0x80
 8008052:	0a1b      	lsrs	r3, r3, #8
 8008054:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 8008056:	693a      	ldr	r2, [r7, #16]
 8008058:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800805c:	fb02 f303 	mul.w	r3, r2, r3
 8008060:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 8008064:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008068:	3380      	adds	r3, #128	@ 0x80
 800806a:	0a1b      	lsrs	r3, r3, #8
 800806c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 8008070:	693b      	ldr	r3, [r7, #16]
 8008072:	021b      	lsls	r3, r3, #8
 8008074:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 8008076:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 800807a:	2b00      	cmp	r3, #0
 800807c:	d002      	beq.n	8008084 <VL53L0X_calc_sigma_estimate+0x1c4>
		LOG_FUNCTION_END(Status);
		return Status;
 800807e:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8008082:	e15e      	b.n	8008342 <VL53L0X_calc_sigma_estimate+0x482>
	}

	if (peakSignalRate_kcps == 0) {
 8008084:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008086:	2b00      	cmp	r3, #0
 8008088:	d10c      	bne.n	80080a4 <VL53L0X_calc_sigma_estimate+0x1e4>
		*pSigmaEstimate = cSigmaEstMax;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008090:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008098:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
		*pDmax_mm = 0;
 800809c:	683b      	ldr	r3, [r7, #0]
 800809e:	2200      	movs	r2, #0
 80080a0:	601a      	str	r2, [r3, #0]
 80080a2:	e14c      	b.n	800833e <VL53L0X_calc_sigma_estimate+0x47e>
	} else {
		if (vcselTotalEventsRtn < 1)
 80080a4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d102      	bne.n	80080b2 <VL53L0X_calc_sigma_estimate+0x1f2>
			vcselTotalEventsRtn = 1;
 80080ac:	2301      	movs	r3, #1
 80080ae:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 80080b2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80080b6:	64bb      	str	r3, [r7, #72]	@ 0x48

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 80080b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80080ba:	041a      	lsls	r2, r3, #16
 80080bc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80080be:	fbb2 f3f3 	udiv	r3, r2, r3
 80080c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 80080c6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80080ca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80080cc:	429a      	cmp	r2, r3
 80080ce:	d902      	bls.n	80080d6 <VL53L0X_calc_sigma_estimate+0x216>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 80080d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80080d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 80080d6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80080da:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 80080de:	fb02 f303 	mul.w	r3, r2, r3
 80080e2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 80080e6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 80080ea:	4613      	mov	r3, r2
 80080ec:	005b      	lsls	r3, r3, #1
 80080ee:	4413      	add	r3, r2
 80080f0:	009b      	lsls	r3, r3, #2
 80080f2:	4618      	mov	r0, r3
 80080f4:	f7fe fb01 	bl	80066fa <VL53L0X_isqrt>
 80080f8:	4603      	mov	r3, r0
 80080fa:	005b      	lsls	r3, r3, #1
 80080fc:	647b      	str	r3, [r7, #68]	@ 0x44

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 80080fe:	68bb      	ldr	r3, [r7, #8]
 8008100:	891b      	ldrh	r3, [r3, #8]
 8008102:	461a      	mov	r2, r3
 8008104:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008106:	fb02 f303 	mul.w	r3, r2, r3
 800810a:	643b      	str	r3, [r7, #64]	@ 0x40
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800810c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800810e:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 8008110:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008114:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8008116:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 8008118:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800811c:	4a14      	ldr	r2, [pc, #80]	@ (8008170 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800811e:	fba2 2303 	umull	r2, r3, r2, r3
 8008122:	099b      	lsrs	r3, r3, #6
 8008124:	63fb      	str	r3, [r7, #60]	@ 0x3c

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 8008126:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008128:	041b      	lsls	r3, r3, #16
 800812a:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800812e:	4a10      	ldr	r2, [pc, #64]	@ (8008170 <VL53L0X_calc_sigma_estimate+0x2b0>)
 8008130:	fba2 2303 	umull	r2, r3, r2, r3
 8008134:	099b      	lsrs	r3, r3, #6
 8008136:	63bb      	str	r3, [r7, #56]	@ 0x38

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 8008138:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800813a:	021b      	lsls	r3, r3, #8
 800813c:	63fb      	str	r3, [r7, #60]	@ 0x3c

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 800813e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008140:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008142:	fbb2 f3f3 	udiv	r3, r2, r3
 8008146:	2b00      	cmp	r3, #0
 8008148:	bfb8      	it	lt
 800814a:	425b      	neglt	r3, r3
 800814c:	637b      	str	r3, [r7, #52]	@ 0x34

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 800814e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008150:	021b      	lsls	r3, r3, #8
 8008152:	637b      	str	r3, [r7, #52]	@ 0x34

		if(pRangingMeasurementData->RangeStatus != 0){
 8008154:	68bb      	ldr	r3, [r7, #8]
 8008156:	7e1b      	ldrb	r3, [r3, #24]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d00b      	beq.n	8008174 <VL53L0X_calc_sigma_estimate+0x2b4>
			pwMult = 1 << 16;
 800815c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8008160:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008164:	e033      	b.n	80081ce <VL53L0X_calc_sigma_estimate+0x30e>
 8008166:	bf00      	nop
 8008168:	028f87ae 	.word	0x028f87ae
 800816c:	0006999a 	.word	0x0006999a
 8008170:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 8008174:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008176:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800817a:	fbb2 f3f3 	udiv	r3, r2, r3
 800817e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
			 * values are small enough such that32 bits will not be
			 * exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 8008182:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008184:	f5c3 3280 	rsb	r2, r3, #65536	@ 0x10000
 8008188:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800818c:	fb02 f303 	mul.w	r3, r2, r3
 8008190:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 8008194:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008198:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800819a:	4413      	add	r3, r2
 800819c:	0c1b      	lsrs	r3, r3, #16
 800819e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 80081a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80081a6:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80081aa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/*
			 * At this point the value will be 1.xx, therefore if we square
			 * the value this will exceed 32 bits. To address this perform
			 * a single shift to the right before the multiplication.
			 */
			pwMult >>= 1;
 80081ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80081b2:	085b      	lsrs	r3, r3, #1
 80081b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 80081b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80081bc:	fb03 f303 	mul.w	r3, r3, r3
 80081c0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 80081c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80081c8:	0b9b      	lsrs	r3, r3, #14
 80081ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 80081ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80081d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80081d4:	fb02 f303 	mul.w	r3, r2, r3
 80081d8:	633b      	str	r3, [r7, #48]	@ 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 80081da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081dc:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80081e0:	0c1b      	lsrs	r3, r3, #16
 80081e2:	633b      	str	r3, [r7, #48]	@ 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 80081e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081e6:	fb03 f303 	mul.w	r3, r3, r3
 80081ea:	633b      	str	r3, [r7, #48]	@ 0x30

		sqr2 = sigmaEstimateP2;
 80081ec:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80081f0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 80081f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081f4:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80081f8:	0c1b      	lsrs	r3, r3, #16
 80081fa:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 80081fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081fe:	fb03 f303 	mul.w	r3, r3, r3
 8008202:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 8008204:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008206:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008208:	4413      	add	r3, r2
 800820a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 800820c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800820e:	f7fe fa74 	bl	80066fa <VL53L0X_isqrt>
 8008212:	6278      	str	r0, [r7, #36]	@ 0x24

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 8008214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008216:	041b      	lsls	r3, r3, #16
 8008218:	627b      	str	r3, [r7, #36]	@ 0x24
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 800821a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800821c:	3332      	adds	r3, #50	@ 0x32
 800821e:	4a4b      	ldr	r2, [pc, #300]	@ (800834c <VL53L0X_calc_sigma_estimate+0x48c>)
 8008220:	fba2 2303 	umull	r2, r3, r2, r3
 8008224:	095a      	lsrs	r2, r3, #5
 8008226:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008228:	fbb2 f3f3 	udiv	r3, r2, r3
 800822c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 8008230:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008234:	f640 32b5 	movw	r2, #2997	@ 0xbb5
 8008238:	fb02 f303 	mul.w	r3, r2, r3
 800823c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 8008240:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008244:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8008248:	3308      	adds	r3, #8
 800824a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		sigmaEstRtn		 /= 10000;
 800824e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008252:	4a3f      	ldr	r2, [pc, #252]	@ (8008350 <VL53L0X_calc_sigma_estimate+0x490>)
 8008254:	fba2 2303 	umull	r2, r3, r2, r3
 8008258:	0b5b      	lsrs	r3, r3, #13
 800825a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 800825e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008262:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008264:	429a      	cmp	r2, r3
 8008266:	d902      	bls.n	800826e <VL53L0X_calc_sigma_estimate+0x3ae>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 8008268:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800826a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 800826e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008272:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008276:	4413      	add	r3, r2
 8008278:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 800827c:	4a35      	ldr	r2, [pc, #212]	@ (8008354 <VL53L0X_calc_sigma_estimate+0x494>)
 800827e:	fba2 2303 	umull	r2, r3, r2, r3
 8008282:	099b      	lsrs	r3, r3, #6
 8008284:	623b      	str	r3, [r7, #32]
		/* sigmaEstRef = 1mm * 25ms/final range integration time (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 8008286:	6a3b      	ldr	r3, [r7, #32]
 8008288:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 800828a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800828e:	441a      	add	r2, r3
 8008290:	6a3b      	ldr	r3, [r7, #32]
 8008292:	fbb2 f3f3 	udiv	r3, r2, r3
 8008296:	4618      	mov	r0, r3
 8008298:	f7fe fa2f 	bl	80066fa <VL53L0X_isqrt>
 800829c:	61f8      	str	r0, [r7, #28]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 800829e:	69fb      	ldr	r3, [r7, #28]
 80082a0:	021b      	lsls	r3, r3, #8
 80082a2:	61fb      	str	r3, [r7, #28]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 80082a4:	69fb      	ldr	r3, [r7, #28]
 80082a6:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80082aa:	4a2a      	ldr	r2, [pc, #168]	@ (8008354 <VL53L0X_calc_sigma_estimate+0x494>)
 80082ac:	fba2 2303 	umull	r2, r3, r2, r3
 80082b0:	099b      	lsrs	r3, r3, #6
 80082b2:	61fb      	str	r3, [r7, #28]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 80082b4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80082b8:	fb03 f303 	mul.w	r3, r3, r3
 80082bc:	633b      	str	r3, [r7, #48]	@ 0x30
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 80082be:	69fb      	ldr	r3, [r7, #28]
 80082c0:	fb03 f303 	mul.w	r3, r3, r3
 80082c4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 80082c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80082c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082ca:	4413      	add	r3, r2
 80082cc:	4618      	mov	r0, r3
 80082ce:	f7fe fa14 	bl	80066fa <VL53L0X_isqrt>
 80082d2:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 80082d4:	69bb      	ldr	r3, [r7, #24]
 80082d6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80082da:	fb02 f303 	mul.w	r3, r2, r3
 80082de:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 80082e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d009      	beq.n	80082fc <VL53L0X_calc_sigma_estimate+0x43c>
 80082e8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d005      	beq.n	80082fc <VL53L0X_calc_sigma_estimate+0x43c>
 80082f0:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80082f4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80082f8:	429a      	cmp	r2, r3
 80082fa:	d903      	bls.n	8008304 <VL53L0X_calc_sigma_estimate+0x444>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 80082fc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008300:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800830a:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681a      	ldr	r2, [r3, #0]
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
		Status = VL53L0X_calc_dmax(
 8008316:	6939      	ldr	r1, [r7, #16]
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	9303      	str	r3, [sp, #12]
 800831c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008320:	9302      	str	r3, [sp, #8]
 8008322:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8008326:	9301      	str	r3, [sp, #4]
 8008328:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800832a:	9300      	str	r3, [sp, #0]
 800832c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008330:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008332:	68f8      	ldr	r0, [r7, #12]
 8008334:	f7ff fca8 	bl	8007c88 <VL53L0X_calc_dmax>
 8008338:	4603      	mov	r3, r0
 800833a:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800833e:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
}
 8008342:	4618      	mov	r0, r3
 8008344:	37c0      	adds	r7, #192	@ 0xc0
 8008346:	46bd      	mov	sp, r7
 8008348:	bd80      	pop	{r7, pc}
 800834a:	bf00      	nop
 800834c:	51eb851f 	.word	0x51eb851f
 8008350:	d1b71759 	.word	0xd1b71759
 8008354:	10624dd3 	.word	0x10624dd3

08008358 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 8008358:	b580      	push	{r7, lr}
 800835a:	b090      	sub	sp, #64	@ 0x40
 800835c:	af00      	add	r7, sp, #0
 800835e:	60f8      	str	r0, [r7, #12]
 8008360:	607a      	str	r2, [r7, #4]
 8008362:	461a      	mov	r2, r3
 8008364:	460b      	mov	r3, r1
 8008366:	72fb      	strb	r3, [r7, #11]
 8008368:	4613      	mov	r3, r2
 800836a:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800836c:	2300      	movs	r3, #0
 800836e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 8008372:	2300      	movs	r3, #0
 8008374:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	uint8_t SignalRefClipflag = 0;
 8008378:	2300      	movs	r3, #0
 800837a:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 800837e:	2300      	movs	r3, #0
 8008380:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 8008384:	2300      	movs	r3, #0
 8008386:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 800838a:	2300      	movs	r3, #0
 800838c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 8008390:	2300      	movs	r3, #0
 8008392:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 8008396:	2300      	movs	r3, #0
 8008398:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 800839c:	2300      	movs	r3, #0
 800839e:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	uint16_t tmpWord = 0;
 80083a2:	2300      	movs	r3, #0
 80083a4:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 80083a6:	2300      	movs	r3, #0
 80083a8:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 80083aa:	7afb      	ldrb	r3, [r7, #11]
 80083ac:	10db      	asrs	r3, r3, #3
 80083ae:	b2db      	uxtb	r3, r3
 80083b0:	f003 030f 	and.w	r3, r3, #15
 80083b4:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32

	if (DeviceRangeStatusInternal == 0 ||
 80083b8:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d017      	beq.n	80083f0 <VL53L0X_get_pal_range_status+0x98>
 80083c0:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80083c4:	2b05      	cmp	r3, #5
 80083c6:	d013      	beq.n	80083f0 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 80083c8:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80083cc:	2b07      	cmp	r3, #7
 80083ce:	d00f      	beq.n	80083f0 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 80083d0:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80083d4:	2b0c      	cmp	r3, #12
 80083d6:	d00b      	beq.n	80083f0 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 80083d8:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80083dc:	2b0d      	cmp	r3, #13
 80083de:	d007      	beq.n	80083f0 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 80083e0:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80083e4:	2b0e      	cmp	r3, #14
 80083e6:	d003      	beq.n	80083f0 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 80083e8:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80083ec:	2b0f      	cmp	r3, #15
 80083ee:	d103      	bne.n	80083f8 <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 80083f0:	2301      	movs	r3, #1
 80083f2:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 80083f6:	e002      	b.n	80083fe <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 80083f8:	2300      	movs	r3, #0
 80083fa:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 80083fe:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8008402:	2b00      	cmp	r3, #0
 8008404:	d109      	bne.n	800841a <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8008406:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 800840a:	461a      	mov	r2, r3
 800840c:	2100      	movs	r1, #0
 800840e:	68f8      	ldr	r0, [r7, #12]
 8008410:	f7fc fc96 	bl	8004d40 <VL53L0X_GetLimitCheckEnable>
 8008414:	4603      	mov	r3, r0
 8008416:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800841a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800841e:	2b00      	cmp	r3, #0
 8008420:	d02e      	beq.n	8008480 <VL53L0X_get_pal_range_status+0x128>
 8008422:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8008426:	2b00      	cmp	r3, #0
 8008428:	d12a      	bne.n	8008480 <VL53L0X_get_pal_range_status+0x128>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 800842a:	f107 0310 	add.w	r3, r7, #16
 800842e:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8008432:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008434:	68f8      	ldr	r0, [r7, #12]
 8008436:	f7ff fd43 	bl	8007ec0 <VL53L0X_calc_sigma_estimate>
 800843a:	4603      	mov	r3, r0
 800843c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 8008440:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8008444:	2b00      	cmp	r3, #0
 8008446:	d103      	bne.n	8008450 <VL53L0X_get_pal_range_status+0xf8>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 8008448:	693b      	ldr	r3, [r7, #16]
 800844a:	b29a      	uxth	r2, r3
 800844c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800844e:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 8008450:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8008454:	2b00      	cmp	r3, #0
 8008456:	d113      	bne.n	8008480 <VL53L0X_get_pal_range_status+0x128>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 8008458:	f107 0320 	add.w	r3, r7, #32
 800845c:	461a      	mov	r2, r3
 800845e:	2100      	movs	r1, #0
 8008460:	68f8      	ldr	r0, [r7, #12]
 8008462:	f7fc fcf3 	bl	8004e4c <VL53L0X_GetLimitCheckValue>
 8008466:	4603      	mov	r3, r0
 8008468:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 800846c:	6a3b      	ldr	r3, [r7, #32]
 800846e:	2b00      	cmp	r3, #0
 8008470:	d006      	beq.n	8008480 <VL53L0X_get_pal_range_status+0x128>
				(SigmaEstimate > SigmaLimitValue))
 8008472:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008474:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 8008476:	429a      	cmp	r2, r3
 8008478:	d902      	bls.n	8008480 <VL53L0X_get_pal_range_status+0x128>
					/* Limit Fail */
					SigmaLimitflag = 1;
 800847a:	2301      	movs	r3, #1
 800847c:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8008480:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8008484:	2b00      	cmp	r3, #0
 8008486:	d109      	bne.n	800849c <VL53L0X_get_pal_range_status+0x144>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8008488:	f107 0329 	add.w	r3, r7, #41	@ 0x29
 800848c:	461a      	mov	r2, r3
 800848e:	2102      	movs	r1, #2
 8008490:	68f8      	ldr	r0, [r7, #12]
 8008492:	f7fc fc55 	bl	8004d40 <VL53L0X_GetLimitCheckEnable>
 8008496:	4603      	mov	r3, r0
 8008498:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 800849c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d044      	beq.n	800852e <VL53L0X_get_pal_range_status+0x1d6>
 80084a4:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d140      	bne.n	800852e <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 80084ac:	f107 031c 	add.w	r3, r7, #28
 80084b0:	461a      	mov	r2, r3
 80084b2:	2102      	movs	r1, #2
 80084b4:	68f8      	ldr	r0, [r7, #12]
 80084b6:	f7fc fcc9 	bl	8004e4c <VL53L0X_GetLimitCheckValue>
 80084ba:	4603      	mov	r3, r0
 80084bc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 80084c0:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d107      	bne.n	80084d8 <VL53L0X_get_pal_range_status+0x180>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80084c8:	2201      	movs	r2, #1
 80084ca:	21ff      	movs	r1, #255	@ 0xff
 80084cc:	68f8      	ldr	r0, [r7, #12]
 80084ce:	f000 f9bb 	bl	8008848 <VL53L0X_WrByte>
 80084d2:	4603      	mov	r3, r0
 80084d4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 80084d8:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d109      	bne.n	80084f4 <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_RdWord(Dev,
 80084e0:	f107 0316 	add.w	r3, r7, #22
 80084e4:	461a      	mov	r2, r3
 80084e6:	21b6      	movs	r1, #182	@ 0xb6
 80084e8:	68f8      	ldr	r0, [r7, #12]
 80084ea:	f000 fa59 	bl	80089a0 <VL53L0X_RdWord>
 80084ee:	4603      	mov	r3, r0
 80084f0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 80084f4:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d107      	bne.n	800850c <VL53L0X_get_pal_range_status+0x1b4>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80084fc:	2200      	movs	r2, #0
 80084fe:	21ff      	movs	r1, #255	@ 0xff
 8008500:	68f8      	ldr	r0, [r7, #12]
 8008502:	f000 f9a1 	bl	8008848 <VL53L0X_WrByte>
 8008506:	4603      	mov	r3, r0
 8008508:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800850c:	8afb      	ldrh	r3, [r7, #22]
 800850e:	025b      	lsls	r3, r3, #9
 8008510:	62fb      	str	r3, [r7, #44]	@ 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008516:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148

		if ((SignalRefClipValue > 0) &&
 800851a:	69fb      	ldr	r3, [r7, #28]
 800851c:	2b00      	cmp	r3, #0
 800851e:	d006      	beq.n	800852e <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 8008520:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 8008522:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008524:	429a      	cmp	r2, r3
 8008526:	d902      	bls.n	800852e <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 8008528:	2301      	movs	r3, #1
 800852a:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800852e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8008532:	2b00      	cmp	r3, #0
 8008534:	d109      	bne.n	800854a <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8008536:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800853a:	461a      	mov	r2, r3
 800853c:	2103      	movs	r1, #3
 800853e:	68f8      	ldr	r0, [r7, #12]
 8008540:	f7fc fbfe 	bl	8004d40 <VL53L0X_GetLimitCheckEnable>
 8008544:	4603      	mov	r3, r0
 8008546:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 800854a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800854e:	2b00      	cmp	r3, #0
 8008550:	d023      	beq.n	800859a <VL53L0X_get_pal_range_status+0x242>
 8008552:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8008556:	2b00      	cmp	r3, #0
 8008558:	d11f      	bne.n	800859a <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 800855a:	893b      	ldrh	r3, [r7, #8]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d102      	bne.n	8008566 <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 8008560:	2300      	movs	r3, #0
 8008562:	637b      	str	r3, [r7, #52]	@ 0x34
 8008564:	e005      	b.n	8008572 <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	021a      	lsls	r2, r3, #8
 800856a:	893b      	ldrh	r3, [r7, #8]
 800856c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008570:	637b      	str	r3, [r7, #52]	@ 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 8008572:	f107 0318 	add.w	r3, r7, #24
 8008576:	461a      	mov	r2, r3
 8008578:	2103      	movs	r1, #3
 800857a:	68f8      	ldr	r0, [r7, #12]
 800857c:	f7fc fc66 	bl	8004e4c <VL53L0X_GetLimitCheckValue>
 8008580:	4603      	mov	r3, r0
 8008582:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 8008586:	69bb      	ldr	r3, [r7, #24]
 8008588:	2b00      	cmp	r3, #0
 800858a:	d006      	beq.n	800859a <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 800858c:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 800858e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008590:	429a      	cmp	r2, r3
 8008592:	d202      	bcs.n	800859a <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 8008594:	2301      	movs	r3, #1
 8008596:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800859a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d14a      	bne.n	8008638 <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 80085a2:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80085a6:	2b01      	cmp	r3, #1
 80085a8:	d103      	bne.n	80085b2 <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 80085aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085ac:	22ff      	movs	r2, #255	@ 0xff
 80085ae:	701a      	strb	r2, [r3, #0]
 80085b0:	e042      	b.n	8008638 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 80085b2:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80085b6:	2b01      	cmp	r3, #1
 80085b8:	d007      	beq.n	80085ca <VL53L0X_get_pal_range_status+0x272>
 80085ba:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80085be:	2b02      	cmp	r3, #2
 80085c0:	d003      	beq.n	80085ca <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 80085c2:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80085c6:	2b03      	cmp	r3, #3
 80085c8:	d103      	bne.n	80085d2 <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 80085ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085cc:	2205      	movs	r2, #5
 80085ce:	701a      	strb	r2, [r3, #0]
 80085d0:	e032      	b.n	8008638 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 80085d2:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80085d6:	2b06      	cmp	r3, #6
 80085d8:	d003      	beq.n	80085e2 <VL53L0X_get_pal_range_status+0x28a>
 80085da:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80085de:	2b09      	cmp	r3, #9
 80085e0:	d103      	bne.n	80085ea <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 80085e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085e4:	2204      	movs	r2, #4
 80085e6:	701a      	strb	r2, [r3, #0]
 80085e8:	e026      	b.n	8008638 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 80085ea:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80085ee:	2b08      	cmp	r3, #8
 80085f0:	d007      	beq.n	8008602 <VL53L0X_get_pal_range_status+0x2aa>
 80085f2:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80085f6:	2b0a      	cmp	r3, #10
 80085f8:	d003      	beq.n	8008602 <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 80085fa:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80085fe:	2b01      	cmp	r3, #1
 8008600:	d103      	bne.n	800860a <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 8008602:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008604:	2203      	movs	r2, #3
 8008606:	701a      	strb	r2, [r3, #0]
 8008608:	e016      	b.n	8008638 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 800860a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800860e:	2b04      	cmp	r3, #4
 8008610:	d003      	beq.n	800861a <VL53L0X_get_pal_range_status+0x2c2>
 8008612:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8008616:	2b01      	cmp	r3, #1
 8008618:	d103      	bne.n	8008622 <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 800861a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800861c:	2202      	movs	r2, #2
 800861e:	701a      	strb	r2, [r3, #0]
 8008620:	e00a      	b.n	8008638 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 8008622:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8008626:	2b01      	cmp	r3, #1
 8008628:	d103      	bne.n	8008632 <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 800862a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800862c:	2201      	movs	r2, #1
 800862e:	701a      	strb	r2, [r3, #0]
 8008630:	e002      	b.n	8008638 <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 8008632:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008634:	2200      	movs	r2, #0
 8008636:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 8008638:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800863a:	781b      	ldrb	r3, [r3, #0]
 800863c:	2b00      	cmp	r3, #0
 800863e:	d102      	bne.n	8008646 <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 8008640:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008642:	2200      	movs	r2, #0
 8008644:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8008646:	f107 032a 	add.w	r3, r7, #42	@ 0x2a
 800864a:	461a      	mov	r2, r3
 800864c:	2101      	movs	r1, #1
 800864e:	68f8      	ldr	r0, [r7, #12]
 8008650:	f7fc fb76 	bl	8004d40 <VL53L0X_GetLimitCheckEnable>
 8008654:	4603      	mov	r3, r0
 8008656:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 800865a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800865e:	2b00      	cmp	r3, #0
 8008660:	d14f      	bne.n	8008702 <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 8008662:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008666:	2b00      	cmp	r3, #0
 8008668:	d003      	beq.n	8008672 <VL53L0X_get_pal_range_status+0x31a>
 800866a:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800866e:	2b01      	cmp	r3, #1
 8008670:	d103      	bne.n	800867a <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 8008672:	2301      	movs	r3, #1
 8008674:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8008678:	e002      	b.n	8008680 <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 800867a:	2300      	movs	r3, #0
 800867c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8008686:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 800868a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800868e:	2b04      	cmp	r3, #4
 8008690:	d003      	beq.n	800869a <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 8008692:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 8008696:	2b00      	cmp	r3, #0
 8008698:	d103      	bne.n	80086a2 <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 800869a:	2301      	movs	r3, #1
 800869c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80086a0:	e002      	b.n	80086a8 <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 80086a2:	2300      	movs	r3, #0
 80086a4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80086ae:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 80086b2:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d003      	beq.n	80086c2 <VL53L0X_get_pal_range_status+0x36a>
 80086ba:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80086be:	2b01      	cmp	r3, #1
 80086c0:	d103      	bne.n	80086ca <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 80086c2:	2301      	movs	r3, #1
 80086c4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80086c8:	e002      	b.n	80086d0 <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 80086ca:	2300      	movs	r3, #0
 80086cc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80086d6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 80086da:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d003      	beq.n	80086ea <VL53L0X_get_pal_range_status+0x392>
 80086e2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80086e6:	2b01      	cmp	r3, #1
 80086e8:	d103      	bne.n	80086f2 <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 80086ea:	2301      	movs	r3, #1
 80086ec:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80086f0:	e002      	b.n	80086f8 <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 80086f2:	2300      	movs	r3, #0
 80086f4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80086fe:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008702:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f

}
 8008706:	4618      	mov	r0, r3
 8008708:	3740      	adds	r7, #64	@ 0x40
 800870a:	46bd      	mov	sp, r7
 800870c:	bd80      	pop	{r7, pc}

0800870e <_I2CWrite>:
#endif


uint8_t _I2CBuffer[64];

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800870e:	b580      	push	{r7, lr}
 8008710:	b088      	sub	sp, #32
 8008712:	af02      	add	r7, sp, #8
 8008714:	60f8      	str	r0, [r7, #12]
 8008716:	60b9      	str	r1, [r7, #8]
 8008718:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	330a      	adds	r3, #10
 800871e:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	f8d3 015c 	ldr.w	r0, [r3, #348]	@ 0x15c
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	f893 3160 	ldrb.w	r3, [r3, #352]	@ 0x160
 800872c:	4619      	mov	r1, r3
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	b29a      	uxth	r2, r3
 8008732:	697b      	ldr	r3, [r7, #20]
 8008734:	9300      	str	r3, [sp, #0]
 8008736:	4613      	mov	r3, r2
 8008738:	68ba      	ldr	r2, [r7, #8]
 800873a:	f7f9 f911 	bl	8001960 <HAL_I2C_Master_Transmit>
 800873e:	4603      	mov	r3, r0
 8008740:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 8008742:	693b      	ldr	r3, [r7, #16]
}
 8008744:	4618      	mov	r0, r3
 8008746:	3718      	adds	r7, #24
 8008748:	46bd      	mov	sp, r7
 800874a:	bd80      	pop	{r7, pc}

0800874c <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800874c:	b580      	push	{r7, lr}
 800874e:	b088      	sub	sp, #32
 8008750:	af02      	add	r7, sp, #8
 8008752:	60f8      	str	r0, [r7, #12]
 8008754:	60b9      	str	r1, [r7, #8]
 8008756:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	330a      	adds	r3, #10
 800875c:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	f8d3 015c 	ldr.w	r0, [r3, #348]	@ 0x15c
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	f893 3160 	ldrb.w	r3, [r3, #352]	@ 0x160
 800876a:	f043 0301 	orr.w	r3, r3, #1
 800876e:	b2db      	uxtb	r3, r3
 8008770:	4619      	mov	r1, r3
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	b29a      	uxth	r2, r3
 8008776:	697b      	ldr	r3, [r7, #20]
 8008778:	9300      	str	r3, [sp, #0]
 800877a:	4613      	mov	r3, r2
 800877c:	68ba      	ldr	r2, [r7, #8]
 800877e:	f7f9 f9ed 	bl	8001b5c <HAL_I2C_Master_Receive>
 8008782:	4603      	mov	r3, r0
 8008784:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 8008786:	693b      	ldr	r3, [r7, #16]
}
 8008788:	4618      	mov	r0, r3
 800878a:	3718      	adds	r7, #24
 800878c:	46bd      	mov	sp, r7
 800878e:	bd80      	pop	{r7, pc}

08008790 <VL53L0X_WriteMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 8008790:	b580      	push	{r7, lr}
 8008792:	b086      	sub	sp, #24
 8008794:	af00      	add	r7, sp, #0
 8008796:	60f8      	str	r0, [r7, #12]
 8008798:	607a      	str	r2, [r7, #4]
 800879a:	603b      	str	r3, [r7, #0]
 800879c:	460b      	mov	r3, r1
 800879e:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80087a0:	2300      	movs	r3, #0
 80087a2:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	2b3f      	cmp	r3, #63	@ 0x3f
 80087a8:	d902      	bls.n	80087b0 <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 80087aa:	f06f 0303 	mvn.w	r3, #3
 80087ae:	e016      	b.n	80087de <VL53L0X_WriteMulti+0x4e>
    }
    _I2CBuffer[0] = index;
 80087b0:	4a0d      	ldr	r2, [pc, #52]	@ (80087e8 <VL53L0X_WriteMulti+0x58>)
 80087b2:	7afb      	ldrb	r3, [r7, #11]
 80087b4:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 80087b6:	683a      	ldr	r2, [r7, #0]
 80087b8:	6879      	ldr	r1, [r7, #4]
 80087ba:	480c      	ldr	r0, [pc, #48]	@ (80087ec <VL53L0X_WriteMulti+0x5c>)
 80087bc:	f000 f9d0 	bl	8008b60 <memcpy>
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	3301      	adds	r3, #1
 80087c4:	461a      	mov	r2, r3
 80087c6:	4908      	ldr	r1, [pc, #32]	@ (80087e8 <VL53L0X_WriteMulti+0x58>)
 80087c8:	68f8      	ldr	r0, [r7, #12]
 80087ca:	f7ff ffa0 	bl	800870e <_I2CWrite>
 80087ce:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 80087d0:	693b      	ldr	r3, [r7, #16]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d001      	beq.n	80087da <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80087d6:	23ec      	movs	r3, #236	@ 0xec
 80087d8:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 80087da:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80087de:	4618      	mov	r0, r3
 80087e0:	3718      	adds	r7, #24
 80087e2:	46bd      	mov	sp, r7
 80087e4:	bd80      	pop	{r7, pc}
 80087e6:	bf00      	nop
 80087e8:	200005f4 	.word	0x200005f4
 80087ec:	200005f5 	.word	0x200005f5

080087f0 <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 80087f0:	b580      	push	{r7, lr}
 80087f2:	b086      	sub	sp, #24
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	60f8      	str	r0, [r7, #12]
 80087f8:	607a      	str	r2, [r7, #4]
 80087fa:	603b      	str	r3, [r7, #0]
 80087fc:	460b      	mov	r3, r1
 80087fe:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008800:	2300      	movs	r3, #0
 8008802:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 8008804:	f107 030b 	add.w	r3, r7, #11
 8008808:	2201      	movs	r2, #1
 800880a:	4619      	mov	r1, r3
 800880c:	68f8      	ldr	r0, [r7, #12]
 800880e:	f7ff ff7e 	bl	800870e <_I2CWrite>
 8008812:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8008814:	693b      	ldr	r3, [r7, #16]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d002      	beq.n	8008820 <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800881a:	23ec      	movs	r3, #236	@ 0xec
 800881c:	75fb      	strb	r3, [r7, #23]
        goto done;
 800881e:	e00c      	b.n	800883a <VL53L0X_ReadMulti+0x4a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 8008820:	683a      	ldr	r2, [r7, #0]
 8008822:	6879      	ldr	r1, [r7, #4]
 8008824:	68f8      	ldr	r0, [r7, #12]
 8008826:	f7ff ff91 	bl	800874c <_I2CRead>
 800882a:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800882c:	693b      	ldr	r3, [r7, #16]
 800882e:	2b00      	cmp	r3, #0
 8008830:	d002      	beq.n	8008838 <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008832:	23ec      	movs	r3, #236	@ 0xec
 8008834:	75fb      	strb	r3, [r7, #23]
 8008836:	e000      	b.n	800883a <VL53L0X_ReadMulti+0x4a>
    }
done:
 8008838:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800883a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800883e:	4618      	mov	r0, r3
 8008840:	3718      	adds	r7, #24
 8008842:	46bd      	mov	sp, r7
 8008844:	bd80      	pop	{r7, pc}
	...

08008848 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 8008848:	b580      	push	{r7, lr}
 800884a:	b084      	sub	sp, #16
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
 8008850:	460b      	mov	r3, r1
 8008852:	70fb      	strb	r3, [r7, #3]
 8008854:	4613      	mov	r3, r2
 8008856:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008858:	2300      	movs	r3, #0
 800885a:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800885c:	4a0b      	ldr	r2, [pc, #44]	@ (800888c <VL53L0X_WrByte+0x44>)
 800885e:	78fb      	ldrb	r3, [r7, #3]
 8008860:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 8008862:	4a0a      	ldr	r2, [pc, #40]	@ (800888c <VL53L0X_WrByte+0x44>)
 8008864:	78bb      	ldrb	r3, [r7, #2]
 8008866:	7053      	strb	r3, [r2, #1]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8008868:	2202      	movs	r2, #2
 800886a:	4908      	ldr	r1, [pc, #32]	@ (800888c <VL53L0X_WrByte+0x44>)
 800886c:	6878      	ldr	r0, [r7, #4]
 800886e:	f7ff ff4e 	bl	800870e <_I2CWrite>
 8008872:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 8008874:	68bb      	ldr	r3, [r7, #8]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d001      	beq.n	800887e <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800887a:	23ec      	movs	r3, #236	@ 0xec
 800887c:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800887e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008882:	4618      	mov	r0, r3
 8008884:	3710      	adds	r7, #16
 8008886:	46bd      	mov	sp, r7
 8008888:	bd80      	pop	{r7, pc}
 800888a:	bf00      	nop
 800888c:	200005f4 	.word	0x200005f4

08008890 <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 8008890:	b580      	push	{r7, lr}
 8008892:	b084      	sub	sp, #16
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]
 8008898:	460b      	mov	r3, r1
 800889a:	70fb      	strb	r3, [r7, #3]
 800889c:	4613      	mov	r3, r2
 800889e:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80088a0:	2300      	movs	r3, #0
 80088a2:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 80088a4:	4a0e      	ldr	r2, [pc, #56]	@ (80088e0 <VL53L0X_WrWord+0x50>)
 80088a6:	78fb      	ldrb	r3, [r7, #3]
 80088a8:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 80088aa:	883b      	ldrh	r3, [r7, #0]
 80088ac:	0a1b      	lsrs	r3, r3, #8
 80088ae:	b29b      	uxth	r3, r3
 80088b0:	b2da      	uxtb	r2, r3
 80088b2:	4b0b      	ldr	r3, [pc, #44]	@ (80088e0 <VL53L0X_WrWord+0x50>)
 80088b4:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 80088b6:	883b      	ldrh	r3, [r7, #0]
 80088b8:	b2da      	uxtb	r2, r3
 80088ba:	4b09      	ldr	r3, [pc, #36]	@ (80088e0 <VL53L0X_WrWord+0x50>)
 80088bc:	709a      	strb	r2, [r3, #2]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 80088be:	2203      	movs	r2, #3
 80088c0:	4907      	ldr	r1, [pc, #28]	@ (80088e0 <VL53L0X_WrWord+0x50>)
 80088c2:	6878      	ldr	r0, [r7, #4]
 80088c4:	f7ff ff23 	bl	800870e <_I2CWrite>
 80088c8:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 80088ca:	68bb      	ldr	r3, [r7, #8]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d001      	beq.n	80088d4 <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80088d0:	23ec      	movs	r3, #236	@ 0xec
 80088d2:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 80088d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80088d8:	4618      	mov	r0, r3
 80088da:	3710      	adds	r7, #16
 80088dc:	46bd      	mov	sp, r7
 80088de:	bd80      	pop	{r7, pc}
 80088e0:	200005f4 	.word	0x200005f4

080088e4 <VL53L0X_UpdateByte>:
    }
    VL53L0X_PutI2cBus();
    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 80088e4:	b580      	push	{r7, lr}
 80088e6:	b084      	sub	sp, #16
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	6078      	str	r0, [r7, #4]
 80088ec:	4608      	mov	r0, r1
 80088ee:	4611      	mov	r1, r2
 80088f0:	461a      	mov	r2, r3
 80088f2:	4603      	mov	r3, r0
 80088f4:	70fb      	strb	r3, [r7, #3]
 80088f6:	460b      	mov	r3, r1
 80088f8:	70bb      	strb	r3, [r7, #2]
 80088fa:	4613      	mov	r3, r2
 80088fc:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80088fe:	2300      	movs	r3, #0
 8008900:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 8008902:	f107 020e 	add.w	r2, r7, #14
 8008906:	78fb      	ldrb	r3, [r7, #3]
 8008908:	4619      	mov	r1, r3
 800890a:	6878      	ldr	r0, [r7, #4]
 800890c:	f000 f81e 	bl	800894c <VL53L0X_RdByte>
 8008910:	4603      	mov	r3, r0
 8008912:	73fb      	strb	r3, [r7, #15]
    if (Status) {
 8008914:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008918:	2b00      	cmp	r3, #0
 800891a:	d110      	bne.n	800893e <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    data = (data & AndData) | OrData;
 800891c:	7bba      	ldrb	r2, [r7, #14]
 800891e:	78bb      	ldrb	r3, [r7, #2]
 8008920:	4013      	ands	r3, r2
 8008922:	b2da      	uxtb	r2, r3
 8008924:	787b      	ldrb	r3, [r7, #1]
 8008926:	4313      	orrs	r3, r2
 8008928:	b2db      	uxtb	r3, r3
 800892a:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 800892c:	7bba      	ldrb	r2, [r7, #14]
 800892e:	78fb      	ldrb	r3, [r7, #3]
 8008930:	4619      	mov	r1, r3
 8008932:	6878      	ldr	r0, [r7, #4]
 8008934:	f7ff ff88 	bl	8008848 <VL53L0X_WrByte>
 8008938:	4603      	mov	r3, r0
 800893a:	73fb      	strb	r3, [r7, #15]
 800893c:	e000      	b.n	8008940 <VL53L0X_UpdateByte+0x5c>
        goto done;
 800893e:	bf00      	nop
done:
    return Status;
 8008940:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008944:	4618      	mov	r0, r3
 8008946:	3710      	adds	r7, #16
 8008948:	46bd      	mov	sp, r7
 800894a:	bd80      	pop	{r7, pc}

0800894c <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 800894c:	b580      	push	{r7, lr}
 800894e:	b086      	sub	sp, #24
 8008950:	af00      	add	r7, sp, #0
 8008952:	60f8      	str	r0, [r7, #12]
 8008954:	460b      	mov	r3, r1
 8008956:	607a      	str	r2, [r7, #4]
 8008958:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800895a:	2300      	movs	r3, #0
 800895c:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800895e:	f107 030b 	add.w	r3, r7, #11
 8008962:	2201      	movs	r2, #1
 8008964:	4619      	mov	r1, r3
 8008966:	68f8      	ldr	r0, [r7, #12]
 8008968:	f7ff fed1 	bl	800870e <_I2CWrite>
 800896c:	6138      	str	r0, [r7, #16]
    if( status_int ){
 800896e:	693b      	ldr	r3, [r7, #16]
 8008970:	2b00      	cmp	r3, #0
 8008972:	d002      	beq.n	800897a <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008974:	23ec      	movs	r3, #236	@ 0xec
 8008976:	75fb      	strb	r3, [r7, #23]
        goto done;
 8008978:	e00c      	b.n	8008994 <VL53L0X_RdByte+0x48>
    }
    status_int = _I2CRead(Dev, data, 1);
 800897a:	2201      	movs	r2, #1
 800897c:	6879      	ldr	r1, [r7, #4]
 800897e:	68f8      	ldr	r0, [r7, #12]
 8008980:	f7ff fee4 	bl	800874c <_I2CRead>
 8008984:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8008986:	693b      	ldr	r3, [r7, #16]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d002      	beq.n	8008992 <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800898c:	23ec      	movs	r3, #236	@ 0xec
 800898e:	75fb      	strb	r3, [r7, #23]
 8008990:	e000      	b.n	8008994 <VL53L0X_RdByte+0x48>
    }
done:
 8008992:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 8008994:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008998:	4618      	mov	r0, r3
 800899a:	3718      	adds	r7, #24
 800899c:	46bd      	mov	sp, r7
 800899e:	bd80      	pop	{r7, pc}

080089a0 <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 80089a0:	b580      	push	{r7, lr}
 80089a2:	b086      	sub	sp, #24
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	60f8      	str	r0, [r7, #12]
 80089a8:	460b      	mov	r3, r1
 80089aa:	607a      	str	r2, [r7, #4]
 80089ac:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80089ae:	2300      	movs	r3, #0
 80089b0:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 80089b2:	f107 030b 	add.w	r3, r7, #11
 80089b6:	2201      	movs	r2, #1
 80089b8:	4619      	mov	r1, r3
 80089ba:	68f8      	ldr	r0, [r7, #12]
 80089bc:	f7ff fea7 	bl	800870e <_I2CWrite>
 80089c0:	6138      	str	r0, [r7, #16]

    if( status_int ){
 80089c2:	693b      	ldr	r3, [r7, #16]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d002      	beq.n	80089ce <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80089c8:	23ec      	movs	r3, #236	@ 0xec
 80089ca:	75fb      	strb	r3, [r7, #23]
        goto done;
 80089cc:	e015      	b.n	80089fa <VL53L0X_RdWord+0x5a>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 80089ce:	2202      	movs	r2, #2
 80089d0:	490d      	ldr	r1, [pc, #52]	@ (8008a08 <VL53L0X_RdWord+0x68>)
 80089d2:	68f8      	ldr	r0, [r7, #12]
 80089d4:	f7ff feba 	bl	800874c <_I2CRead>
 80089d8:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 80089da:	693b      	ldr	r3, [r7, #16]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d002      	beq.n	80089e6 <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80089e0:	23ec      	movs	r3, #236	@ 0xec
 80089e2:	75fb      	strb	r3, [r7, #23]
        goto done;
 80089e4:	e009      	b.n	80089fa <VL53L0X_RdWord+0x5a>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 80089e6:	4b08      	ldr	r3, [pc, #32]	@ (8008a08 <VL53L0X_RdWord+0x68>)
 80089e8:	781b      	ldrb	r3, [r3, #0]
 80089ea:	021b      	lsls	r3, r3, #8
 80089ec:	b29b      	uxth	r3, r3
 80089ee:	4a06      	ldr	r2, [pc, #24]	@ (8008a08 <VL53L0X_RdWord+0x68>)
 80089f0:	7852      	ldrb	r2, [r2, #1]
 80089f2:	4413      	add	r3, r2
 80089f4:	b29a      	uxth	r2, r3
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	801a      	strh	r2, [r3, #0]
done:
    VL53L0X_PutI2cBus();
    return Status;
 80089fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80089fe:	4618      	mov	r0, r3
 8008a00:	3718      	adds	r7, #24
 8008a02:	46bd      	mov	sp, r7
 8008a04:	bd80      	pop	{r7, pc}
 8008a06:	bf00      	nop
 8008a08:	200005f4 	.word	0x200005f4

08008a0c <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	b086      	sub	sp, #24
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	60f8      	str	r0, [r7, #12]
 8008a14:	460b      	mov	r3, r1
 8008a16:	607a      	str	r2, [r7, #4]
 8008a18:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 8008a1e:	f107 030b 	add.w	r3, r7, #11
 8008a22:	2201      	movs	r2, #1
 8008a24:	4619      	mov	r1, r3
 8008a26:	68f8      	ldr	r0, [r7, #12]
 8008a28:	f7ff fe71 	bl	800870e <_I2CWrite>
 8008a2c:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8008a2e:	693b      	ldr	r3, [r7, #16]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d002      	beq.n	8008a3a <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008a34:	23ec      	movs	r3, #236	@ 0xec
 8008a36:	75fb      	strb	r3, [r7, #23]
        goto done;
 8008a38:	e01b      	b.n	8008a72 <VL53L0X_RdDWord+0x66>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 8008a3a:	2204      	movs	r2, #4
 8008a3c:	4910      	ldr	r1, [pc, #64]	@ (8008a80 <VL53L0X_RdDWord+0x74>)
 8008a3e:	68f8      	ldr	r0, [r7, #12]
 8008a40:	f7ff fe84 	bl	800874c <_I2CRead>
 8008a44:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8008a46:	693b      	ldr	r3, [r7, #16]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d002      	beq.n	8008a52 <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008a4c:	23ec      	movs	r3, #236	@ 0xec
 8008a4e:	75fb      	strb	r3, [r7, #23]
        goto done;
 8008a50:	e00f      	b.n	8008a72 <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 8008a52:	4b0b      	ldr	r3, [pc, #44]	@ (8008a80 <VL53L0X_RdDWord+0x74>)
 8008a54:	781b      	ldrb	r3, [r3, #0]
 8008a56:	061a      	lsls	r2, r3, #24
 8008a58:	4b09      	ldr	r3, [pc, #36]	@ (8008a80 <VL53L0X_RdDWord+0x74>)
 8008a5a:	785b      	ldrb	r3, [r3, #1]
 8008a5c:	041b      	lsls	r3, r3, #16
 8008a5e:	441a      	add	r2, r3
 8008a60:	4b07      	ldr	r3, [pc, #28]	@ (8008a80 <VL53L0X_RdDWord+0x74>)
 8008a62:	789b      	ldrb	r3, [r3, #2]
 8008a64:	021b      	lsls	r3, r3, #8
 8008a66:	4413      	add	r3, r2
 8008a68:	4a05      	ldr	r2, [pc, #20]	@ (8008a80 <VL53L0X_RdDWord+0x74>)
 8008a6a:	78d2      	ldrb	r2, [r2, #3]
 8008a6c:	441a      	add	r2, r3
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	601a      	str	r2, [r3, #0]

done:
    VL53L0X_PutI2cBus();
    return Status;
 8008a72:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008a76:	4618      	mov	r0, r3
 8008a78:	3718      	adds	r7, #24
 8008a7a:	46bd      	mov	sp, r7
 8008a7c:	bd80      	pop	{r7, pc}
 8008a7e:	bf00      	nop
 8008a80:	200005f4 	.word	0x200005f4

08008a84 <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 8008a84:	b580      	push	{r7, lr}
 8008a86:	b084      	sub	sp, #16
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 8008a90:	2002      	movs	r0, #2
 8008a92:	f7f8 fabb 	bl	800100c <HAL_Delay>
    return status;
 8008a96:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	3710      	adds	r7, #16
 8008a9e:	46bd      	mov	sp, r7
 8008aa0:	bd80      	pop	{r7, pc}
	...

08008aa4 <siprintf>:
 8008aa4:	b40e      	push	{r1, r2, r3}
 8008aa6:	b510      	push	{r4, lr}
 8008aa8:	b09d      	sub	sp, #116	@ 0x74
 8008aaa:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008aac:	9002      	str	r0, [sp, #8]
 8008aae:	9006      	str	r0, [sp, #24]
 8008ab0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008ab4:	480a      	ldr	r0, [pc, #40]	@ (8008ae0 <siprintf+0x3c>)
 8008ab6:	9107      	str	r1, [sp, #28]
 8008ab8:	9104      	str	r1, [sp, #16]
 8008aba:	490a      	ldr	r1, [pc, #40]	@ (8008ae4 <siprintf+0x40>)
 8008abc:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ac0:	9105      	str	r1, [sp, #20]
 8008ac2:	2400      	movs	r4, #0
 8008ac4:	a902      	add	r1, sp, #8
 8008ac6:	6800      	ldr	r0, [r0, #0]
 8008ac8:	9301      	str	r3, [sp, #4]
 8008aca:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008acc:	f000 f9aa 	bl	8008e24 <_svfiprintf_r>
 8008ad0:	9b02      	ldr	r3, [sp, #8]
 8008ad2:	701c      	strb	r4, [r3, #0]
 8008ad4:	b01d      	add	sp, #116	@ 0x74
 8008ad6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ada:	b003      	add	sp, #12
 8008adc:	4770      	bx	lr
 8008ade:	bf00      	nop
 8008ae0:	200002d0 	.word	0x200002d0
 8008ae4:	ffff0208 	.word	0xffff0208

08008ae8 <memset>:
 8008ae8:	4402      	add	r2, r0
 8008aea:	4603      	mov	r3, r0
 8008aec:	4293      	cmp	r3, r2
 8008aee:	d100      	bne.n	8008af2 <memset+0xa>
 8008af0:	4770      	bx	lr
 8008af2:	f803 1b01 	strb.w	r1, [r3], #1
 8008af6:	e7f9      	b.n	8008aec <memset+0x4>

08008af8 <__errno>:
 8008af8:	4b01      	ldr	r3, [pc, #4]	@ (8008b00 <__errno+0x8>)
 8008afa:	6818      	ldr	r0, [r3, #0]
 8008afc:	4770      	bx	lr
 8008afe:	bf00      	nop
 8008b00:	200002d0 	.word	0x200002d0

08008b04 <__libc_init_array>:
 8008b04:	b570      	push	{r4, r5, r6, lr}
 8008b06:	4d0d      	ldr	r5, [pc, #52]	@ (8008b3c <__libc_init_array+0x38>)
 8008b08:	4c0d      	ldr	r4, [pc, #52]	@ (8008b40 <__libc_init_array+0x3c>)
 8008b0a:	1b64      	subs	r4, r4, r5
 8008b0c:	10a4      	asrs	r4, r4, #2
 8008b0e:	2600      	movs	r6, #0
 8008b10:	42a6      	cmp	r6, r4
 8008b12:	d109      	bne.n	8008b28 <__libc_init_array+0x24>
 8008b14:	4d0b      	ldr	r5, [pc, #44]	@ (8008b44 <__libc_init_array+0x40>)
 8008b16:	4c0c      	ldr	r4, [pc, #48]	@ (8008b48 <__libc_init_array+0x44>)
 8008b18:	f000 fc6c 	bl	80093f4 <_init>
 8008b1c:	1b64      	subs	r4, r4, r5
 8008b1e:	10a4      	asrs	r4, r4, #2
 8008b20:	2600      	movs	r6, #0
 8008b22:	42a6      	cmp	r6, r4
 8008b24:	d105      	bne.n	8008b32 <__libc_init_array+0x2e>
 8008b26:	bd70      	pop	{r4, r5, r6, pc}
 8008b28:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b2c:	4798      	blx	r3
 8008b2e:	3601      	adds	r6, #1
 8008b30:	e7ee      	b.n	8008b10 <__libc_init_array+0xc>
 8008b32:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b36:	4798      	blx	r3
 8008b38:	3601      	adds	r6, #1
 8008b3a:	e7f2      	b.n	8008b22 <__libc_init_array+0x1e>
 8008b3c:	080094bc 	.word	0x080094bc
 8008b40:	080094bc 	.word	0x080094bc
 8008b44:	080094bc 	.word	0x080094bc
 8008b48:	080094c0 	.word	0x080094c0

08008b4c <__retarget_lock_acquire_recursive>:
 8008b4c:	4770      	bx	lr

08008b4e <__retarget_lock_release_recursive>:
 8008b4e:	4770      	bx	lr

08008b50 <strcpy>:
 8008b50:	4603      	mov	r3, r0
 8008b52:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008b56:	f803 2b01 	strb.w	r2, [r3], #1
 8008b5a:	2a00      	cmp	r2, #0
 8008b5c:	d1f9      	bne.n	8008b52 <strcpy+0x2>
 8008b5e:	4770      	bx	lr

08008b60 <memcpy>:
 8008b60:	440a      	add	r2, r1
 8008b62:	4291      	cmp	r1, r2
 8008b64:	f100 33ff 	add.w	r3, r0, #4294967295
 8008b68:	d100      	bne.n	8008b6c <memcpy+0xc>
 8008b6a:	4770      	bx	lr
 8008b6c:	b510      	push	{r4, lr}
 8008b6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b72:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b76:	4291      	cmp	r1, r2
 8008b78:	d1f9      	bne.n	8008b6e <memcpy+0xe>
 8008b7a:	bd10      	pop	{r4, pc}

08008b7c <_free_r>:
 8008b7c:	b538      	push	{r3, r4, r5, lr}
 8008b7e:	4605      	mov	r5, r0
 8008b80:	2900      	cmp	r1, #0
 8008b82:	d041      	beq.n	8008c08 <_free_r+0x8c>
 8008b84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b88:	1f0c      	subs	r4, r1, #4
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	bfb8      	it	lt
 8008b8e:	18e4      	addlt	r4, r4, r3
 8008b90:	f000 f8e0 	bl	8008d54 <__malloc_lock>
 8008b94:	4a1d      	ldr	r2, [pc, #116]	@ (8008c0c <_free_r+0x90>)
 8008b96:	6813      	ldr	r3, [r2, #0]
 8008b98:	b933      	cbnz	r3, 8008ba8 <_free_r+0x2c>
 8008b9a:	6063      	str	r3, [r4, #4]
 8008b9c:	6014      	str	r4, [r2, #0]
 8008b9e:	4628      	mov	r0, r5
 8008ba0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ba4:	f000 b8dc 	b.w	8008d60 <__malloc_unlock>
 8008ba8:	42a3      	cmp	r3, r4
 8008baa:	d908      	bls.n	8008bbe <_free_r+0x42>
 8008bac:	6820      	ldr	r0, [r4, #0]
 8008bae:	1821      	adds	r1, r4, r0
 8008bb0:	428b      	cmp	r3, r1
 8008bb2:	bf01      	itttt	eq
 8008bb4:	6819      	ldreq	r1, [r3, #0]
 8008bb6:	685b      	ldreq	r3, [r3, #4]
 8008bb8:	1809      	addeq	r1, r1, r0
 8008bba:	6021      	streq	r1, [r4, #0]
 8008bbc:	e7ed      	b.n	8008b9a <_free_r+0x1e>
 8008bbe:	461a      	mov	r2, r3
 8008bc0:	685b      	ldr	r3, [r3, #4]
 8008bc2:	b10b      	cbz	r3, 8008bc8 <_free_r+0x4c>
 8008bc4:	42a3      	cmp	r3, r4
 8008bc6:	d9fa      	bls.n	8008bbe <_free_r+0x42>
 8008bc8:	6811      	ldr	r1, [r2, #0]
 8008bca:	1850      	adds	r0, r2, r1
 8008bcc:	42a0      	cmp	r0, r4
 8008bce:	d10b      	bne.n	8008be8 <_free_r+0x6c>
 8008bd0:	6820      	ldr	r0, [r4, #0]
 8008bd2:	4401      	add	r1, r0
 8008bd4:	1850      	adds	r0, r2, r1
 8008bd6:	4283      	cmp	r3, r0
 8008bd8:	6011      	str	r1, [r2, #0]
 8008bda:	d1e0      	bne.n	8008b9e <_free_r+0x22>
 8008bdc:	6818      	ldr	r0, [r3, #0]
 8008bde:	685b      	ldr	r3, [r3, #4]
 8008be0:	6053      	str	r3, [r2, #4]
 8008be2:	4408      	add	r0, r1
 8008be4:	6010      	str	r0, [r2, #0]
 8008be6:	e7da      	b.n	8008b9e <_free_r+0x22>
 8008be8:	d902      	bls.n	8008bf0 <_free_r+0x74>
 8008bea:	230c      	movs	r3, #12
 8008bec:	602b      	str	r3, [r5, #0]
 8008bee:	e7d6      	b.n	8008b9e <_free_r+0x22>
 8008bf0:	6820      	ldr	r0, [r4, #0]
 8008bf2:	1821      	adds	r1, r4, r0
 8008bf4:	428b      	cmp	r3, r1
 8008bf6:	bf04      	itt	eq
 8008bf8:	6819      	ldreq	r1, [r3, #0]
 8008bfa:	685b      	ldreq	r3, [r3, #4]
 8008bfc:	6063      	str	r3, [r4, #4]
 8008bfe:	bf04      	itt	eq
 8008c00:	1809      	addeq	r1, r1, r0
 8008c02:	6021      	streq	r1, [r4, #0]
 8008c04:	6054      	str	r4, [r2, #4]
 8008c06:	e7ca      	b.n	8008b9e <_free_r+0x22>
 8008c08:	bd38      	pop	{r3, r4, r5, pc}
 8008c0a:	bf00      	nop
 8008c0c:	20000778 	.word	0x20000778

08008c10 <sbrk_aligned>:
 8008c10:	b570      	push	{r4, r5, r6, lr}
 8008c12:	4e0f      	ldr	r6, [pc, #60]	@ (8008c50 <sbrk_aligned+0x40>)
 8008c14:	460c      	mov	r4, r1
 8008c16:	6831      	ldr	r1, [r6, #0]
 8008c18:	4605      	mov	r5, r0
 8008c1a:	b911      	cbnz	r1, 8008c22 <sbrk_aligned+0x12>
 8008c1c:	f000 fba4 	bl	8009368 <_sbrk_r>
 8008c20:	6030      	str	r0, [r6, #0]
 8008c22:	4621      	mov	r1, r4
 8008c24:	4628      	mov	r0, r5
 8008c26:	f000 fb9f 	bl	8009368 <_sbrk_r>
 8008c2a:	1c43      	adds	r3, r0, #1
 8008c2c:	d103      	bne.n	8008c36 <sbrk_aligned+0x26>
 8008c2e:	f04f 34ff 	mov.w	r4, #4294967295
 8008c32:	4620      	mov	r0, r4
 8008c34:	bd70      	pop	{r4, r5, r6, pc}
 8008c36:	1cc4      	adds	r4, r0, #3
 8008c38:	f024 0403 	bic.w	r4, r4, #3
 8008c3c:	42a0      	cmp	r0, r4
 8008c3e:	d0f8      	beq.n	8008c32 <sbrk_aligned+0x22>
 8008c40:	1a21      	subs	r1, r4, r0
 8008c42:	4628      	mov	r0, r5
 8008c44:	f000 fb90 	bl	8009368 <_sbrk_r>
 8008c48:	3001      	adds	r0, #1
 8008c4a:	d1f2      	bne.n	8008c32 <sbrk_aligned+0x22>
 8008c4c:	e7ef      	b.n	8008c2e <sbrk_aligned+0x1e>
 8008c4e:	bf00      	nop
 8008c50:	20000774 	.word	0x20000774

08008c54 <_malloc_r>:
 8008c54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c58:	1ccd      	adds	r5, r1, #3
 8008c5a:	f025 0503 	bic.w	r5, r5, #3
 8008c5e:	3508      	adds	r5, #8
 8008c60:	2d0c      	cmp	r5, #12
 8008c62:	bf38      	it	cc
 8008c64:	250c      	movcc	r5, #12
 8008c66:	2d00      	cmp	r5, #0
 8008c68:	4606      	mov	r6, r0
 8008c6a:	db01      	blt.n	8008c70 <_malloc_r+0x1c>
 8008c6c:	42a9      	cmp	r1, r5
 8008c6e:	d904      	bls.n	8008c7a <_malloc_r+0x26>
 8008c70:	230c      	movs	r3, #12
 8008c72:	6033      	str	r3, [r6, #0]
 8008c74:	2000      	movs	r0, #0
 8008c76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c7a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008d50 <_malloc_r+0xfc>
 8008c7e:	f000 f869 	bl	8008d54 <__malloc_lock>
 8008c82:	f8d8 3000 	ldr.w	r3, [r8]
 8008c86:	461c      	mov	r4, r3
 8008c88:	bb44      	cbnz	r4, 8008cdc <_malloc_r+0x88>
 8008c8a:	4629      	mov	r1, r5
 8008c8c:	4630      	mov	r0, r6
 8008c8e:	f7ff ffbf 	bl	8008c10 <sbrk_aligned>
 8008c92:	1c43      	adds	r3, r0, #1
 8008c94:	4604      	mov	r4, r0
 8008c96:	d158      	bne.n	8008d4a <_malloc_r+0xf6>
 8008c98:	f8d8 4000 	ldr.w	r4, [r8]
 8008c9c:	4627      	mov	r7, r4
 8008c9e:	2f00      	cmp	r7, #0
 8008ca0:	d143      	bne.n	8008d2a <_malloc_r+0xd6>
 8008ca2:	2c00      	cmp	r4, #0
 8008ca4:	d04b      	beq.n	8008d3e <_malloc_r+0xea>
 8008ca6:	6823      	ldr	r3, [r4, #0]
 8008ca8:	4639      	mov	r1, r7
 8008caa:	4630      	mov	r0, r6
 8008cac:	eb04 0903 	add.w	r9, r4, r3
 8008cb0:	f000 fb5a 	bl	8009368 <_sbrk_r>
 8008cb4:	4581      	cmp	r9, r0
 8008cb6:	d142      	bne.n	8008d3e <_malloc_r+0xea>
 8008cb8:	6821      	ldr	r1, [r4, #0]
 8008cba:	1a6d      	subs	r5, r5, r1
 8008cbc:	4629      	mov	r1, r5
 8008cbe:	4630      	mov	r0, r6
 8008cc0:	f7ff ffa6 	bl	8008c10 <sbrk_aligned>
 8008cc4:	3001      	adds	r0, #1
 8008cc6:	d03a      	beq.n	8008d3e <_malloc_r+0xea>
 8008cc8:	6823      	ldr	r3, [r4, #0]
 8008cca:	442b      	add	r3, r5
 8008ccc:	6023      	str	r3, [r4, #0]
 8008cce:	f8d8 3000 	ldr.w	r3, [r8]
 8008cd2:	685a      	ldr	r2, [r3, #4]
 8008cd4:	bb62      	cbnz	r2, 8008d30 <_malloc_r+0xdc>
 8008cd6:	f8c8 7000 	str.w	r7, [r8]
 8008cda:	e00f      	b.n	8008cfc <_malloc_r+0xa8>
 8008cdc:	6822      	ldr	r2, [r4, #0]
 8008cde:	1b52      	subs	r2, r2, r5
 8008ce0:	d420      	bmi.n	8008d24 <_malloc_r+0xd0>
 8008ce2:	2a0b      	cmp	r2, #11
 8008ce4:	d917      	bls.n	8008d16 <_malloc_r+0xc2>
 8008ce6:	1961      	adds	r1, r4, r5
 8008ce8:	42a3      	cmp	r3, r4
 8008cea:	6025      	str	r5, [r4, #0]
 8008cec:	bf18      	it	ne
 8008cee:	6059      	strne	r1, [r3, #4]
 8008cf0:	6863      	ldr	r3, [r4, #4]
 8008cf2:	bf08      	it	eq
 8008cf4:	f8c8 1000 	streq.w	r1, [r8]
 8008cf8:	5162      	str	r2, [r4, r5]
 8008cfa:	604b      	str	r3, [r1, #4]
 8008cfc:	4630      	mov	r0, r6
 8008cfe:	f000 f82f 	bl	8008d60 <__malloc_unlock>
 8008d02:	f104 000b 	add.w	r0, r4, #11
 8008d06:	1d23      	adds	r3, r4, #4
 8008d08:	f020 0007 	bic.w	r0, r0, #7
 8008d0c:	1ac2      	subs	r2, r0, r3
 8008d0e:	bf1c      	itt	ne
 8008d10:	1a1b      	subne	r3, r3, r0
 8008d12:	50a3      	strne	r3, [r4, r2]
 8008d14:	e7af      	b.n	8008c76 <_malloc_r+0x22>
 8008d16:	6862      	ldr	r2, [r4, #4]
 8008d18:	42a3      	cmp	r3, r4
 8008d1a:	bf0c      	ite	eq
 8008d1c:	f8c8 2000 	streq.w	r2, [r8]
 8008d20:	605a      	strne	r2, [r3, #4]
 8008d22:	e7eb      	b.n	8008cfc <_malloc_r+0xa8>
 8008d24:	4623      	mov	r3, r4
 8008d26:	6864      	ldr	r4, [r4, #4]
 8008d28:	e7ae      	b.n	8008c88 <_malloc_r+0x34>
 8008d2a:	463c      	mov	r4, r7
 8008d2c:	687f      	ldr	r7, [r7, #4]
 8008d2e:	e7b6      	b.n	8008c9e <_malloc_r+0x4a>
 8008d30:	461a      	mov	r2, r3
 8008d32:	685b      	ldr	r3, [r3, #4]
 8008d34:	42a3      	cmp	r3, r4
 8008d36:	d1fb      	bne.n	8008d30 <_malloc_r+0xdc>
 8008d38:	2300      	movs	r3, #0
 8008d3a:	6053      	str	r3, [r2, #4]
 8008d3c:	e7de      	b.n	8008cfc <_malloc_r+0xa8>
 8008d3e:	230c      	movs	r3, #12
 8008d40:	6033      	str	r3, [r6, #0]
 8008d42:	4630      	mov	r0, r6
 8008d44:	f000 f80c 	bl	8008d60 <__malloc_unlock>
 8008d48:	e794      	b.n	8008c74 <_malloc_r+0x20>
 8008d4a:	6005      	str	r5, [r0, #0]
 8008d4c:	e7d6      	b.n	8008cfc <_malloc_r+0xa8>
 8008d4e:	bf00      	nop
 8008d50:	20000778 	.word	0x20000778

08008d54 <__malloc_lock>:
 8008d54:	4801      	ldr	r0, [pc, #4]	@ (8008d5c <__malloc_lock+0x8>)
 8008d56:	f7ff bef9 	b.w	8008b4c <__retarget_lock_acquire_recursive>
 8008d5a:	bf00      	nop
 8008d5c:	20000770 	.word	0x20000770

08008d60 <__malloc_unlock>:
 8008d60:	4801      	ldr	r0, [pc, #4]	@ (8008d68 <__malloc_unlock+0x8>)
 8008d62:	f7ff bef4 	b.w	8008b4e <__retarget_lock_release_recursive>
 8008d66:	bf00      	nop
 8008d68:	20000770 	.word	0x20000770

08008d6c <__ssputs_r>:
 8008d6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d70:	688e      	ldr	r6, [r1, #8]
 8008d72:	461f      	mov	r7, r3
 8008d74:	42be      	cmp	r6, r7
 8008d76:	680b      	ldr	r3, [r1, #0]
 8008d78:	4682      	mov	sl, r0
 8008d7a:	460c      	mov	r4, r1
 8008d7c:	4690      	mov	r8, r2
 8008d7e:	d82d      	bhi.n	8008ddc <__ssputs_r+0x70>
 8008d80:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008d84:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008d88:	d026      	beq.n	8008dd8 <__ssputs_r+0x6c>
 8008d8a:	6965      	ldr	r5, [r4, #20]
 8008d8c:	6909      	ldr	r1, [r1, #16]
 8008d8e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008d92:	eba3 0901 	sub.w	r9, r3, r1
 8008d96:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008d9a:	1c7b      	adds	r3, r7, #1
 8008d9c:	444b      	add	r3, r9
 8008d9e:	106d      	asrs	r5, r5, #1
 8008da0:	429d      	cmp	r5, r3
 8008da2:	bf38      	it	cc
 8008da4:	461d      	movcc	r5, r3
 8008da6:	0553      	lsls	r3, r2, #21
 8008da8:	d527      	bpl.n	8008dfa <__ssputs_r+0x8e>
 8008daa:	4629      	mov	r1, r5
 8008dac:	f7ff ff52 	bl	8008c54 <_malloc_r>
 8008db0:	4606      	mov	r6, r0
 8008db2:	b360      	cbz	r0, 8008e0e <__ssputs_r+0xa2>
 8008db4:	6921      	ldr	r1, [r4, #16]
 8008db6:	464a      	mov	r2, r9
 8008db8:	f7ff fed2 	bl	8008b60 <memcpy>
 8008dbc:	89a3      	ldrh	r3, [r4, #12]
 8008dbe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008dc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008dc6:	81a3      	strh	r3, [r4, #12]
 8008dc8:	6126      	str	r6, [r4, #16]
 8008dca:	6165      	str	r5, [r4, #20]
 8008dcc:	444e      	add	r6, r9
 8008dce:	eba5 0509 	sub.w	r5, r5, r9
 8008dd2:	6026      	str	r6, [r4, #0]
 8008dd4:	60a5      	str	r5, [r4, #8]
 8008dd6:	463e      	mov	r6, r7
 8008dd8:	42be      	cmp	r6, r7
 8008dda:	d900      	bls.n	8008dde <__ssputs_r+0x72>
 8008ddc:	463e      	mov	r6, r7
 8008dde:	6820      	ldr	r0, [r4, #0]
 8008de0:	4632      	mov	r2, r6
 8008de2:	4641      	mov	r1, r8
 8008de4:	f000 faa6 	bl	8009334 <memmove>
 8008de8:	68a3      	ldr	r3, [r4, #8]
 8008dea:	1b9b      	subs	r3, r3, r6
 8008dec:	60a3      	str	r3, [r4, #8]
 8008dee:	6823      	ldr	r3, [r4, #0]
 8008df0:	4433      	add	r3, r6
 8008df2:	6023      	str	r3, [r4, #0]
 8008df4:	2000      	movs	r0, #0
 8008df6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008dfa:	462a      	mov	r2, r5
 8008dfc:	f000 fac4 	bl	8009388 <_realloc_r>
 8008e00:	4606      	mov	r6, r0
 8008e02:	2800      	cmp	r0, #0
 8008e04:	d1e0      	bne.n	8008dc8 <__ssputs_r+0x5c>
 8008e06:	6921      	ldr	r1, [r4, #16]
 8008e08:	4650      	mov	r0, sl
 8008e0a:	f7ff feb7 	bl	8008b7c <_free_r>
 8008e0e:	230c      	movs	r3, #12
 8008e10:	f8ca 3000 	str.w	r3, [sl]
 8008e14:	89a3      	ldrh	r3, [r4, #12]
 8008e16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e1a:	81a3      	strh	r3, [r4, #12]
 8008e1c:	f04f 30ff 	mov.w	r0, #4294967295
 8008e20:	e7e9      	b.n	8008df6 <__ssputs_r+0x8a>
	...

08008e24 <_svfiprintf_r>:
 8008e24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e28:	4698      	mov	r8, r3
 8008e2a:	898b      	ldrh	r3, [r1, #12]
 8008e2c:	061b      	lsls	r3, r3, #24
 8008e2e:	b09d      	sub	sp, #116	@ 0x74
 8008e30:	4607      	mov	r7, r0
 8008e32:	460d      	mov	r5, r1
 8008e34:	4614      	mov	r4, r2
 8008e36:	d510      	bpl.n	8008e5a <_svfiprintf_r+0x36>
 8008e38:	690b      	ldr	r3, [r1, #16]
 8008e3a:	b973      	cbnz	r3, 8008e5a <_svfiprintf_r+0x36>
 8008e3c:	2140      	movs	r1, #64	@ 0x40
 8008e3e:	f7ff ff09 	bl	8008c54 <_malloc_r>
 8008e42:	6028      	str	r0, [r5, #0]
 8008e44:	6128      	str	r0, [r5, #16]
 8008e46:	b930      	cbnz	r0, 8008e56 <_svfiprintf_r+0x32>
 8008e48:	230c      	movs	r3, #12
 8008e4a:	603b      	str	r3, [r7, #0]
 8008e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8008e50:	b01d      	add	sp, #116	@ 0x74
 8008e52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e56:	2340      	movs	r3, #64	@ 0x40
 8008e58:	616b      	str	r3, [r5, #20]
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e5e:	2320      	movs	r3, #32
 8008e60:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008e64:	f8cd 800c 	str.w	r8, [sp, #12]
 8008e68:	2330      	movs	r3, #48	@ 0x30
 8008e6a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009008 <_svfiprintf_r+0x1e4>
 8008e6e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008e72:	f04f 0901 	mov.w	r9, #1
 8008e76:	4623      	mov	r3, r4
 8008e78:	469a      	mov	sl, r3
 8008e7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008e7e:	b10a      	cbz	r2, 8008e84 <_svfiprintf_r+0x60>
 8008e80:	2a25      	cmp	r2, #37	@ 0x25
 8008e82:	d1f9      	bne.n	8008e78 <_svfiprintf_r+0x54>
 8008e84:	ebba 0b04 	subs.w	fp, sl, r4
 8008e88:	d00b      	beq.n	8008ea2 <_svfiprintf_r+0x7e>
 8008e8a:	465b      	mov	r3, fp
 8008e8c:	4622      	mov	r2, r4
 8008e8e:	4629      	mov	r1, r5
 8008e90:	4638      	mov	r0, r7
 8008e92:	f7ff ff6b 	bl	8008d6c <__ssputs_r>
 8008e96:	3001      	adds	r0, #1
 8008e98:	f000 80a7 	beq.w	8008fea <_svfiprintf_r+0x1c6>
 8008e9c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008e9e:	445a      	add	r2, fp
 8008ea0:	9209      	str	r2, [sp, #36]	@ 0x24
 8008ea2:	f89a 3000 	ldrb.w	r3, [sl]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	f000 809f 	beq.w	8008fea <_svfiprintf_r+0x1c6>
 8008eac:	2300      	movs	r3, #0
 8008eae:	f04f 32ff 	mov.w	r2, #4294967295
 8008eb2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008eb6:	f10a 0a01 	add.w	sl, sl, #1
 8008eba:	9304      	str	r3, [sp, #16]
 8008ebc:	9307      	str	r3, [sp, #28]
 8008ebe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008ec2:	931a      	str	r3, [sp, #104]	@ 0x68
 8008ec4:	4654      	mov	r4, sl
 8008ec6:	2205      	movs	r2, #5
 8008ec8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ecc:	484e      	ldr	r0, [pc, #312]	@ (8009008 <_svfiprintf_r+0x1e4>)
 8008ece:	f7f7 f98f 	bl	80001f0 <memchr>
 8008ed2:	9a04      	ldr	r2, [sp, #16]
 8008ed4:	b9d8      	cbnz	r0, 8008f0e <_svfiprintf_r+0xea>
 8008ed6:	06d0      	lsls	r0, r2, #27
 8008ed8:	bf44      	itt	mi
 8008eda:	2320      	movmi	r3, #32
 8008edc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ee0:	0711      	lsls	r1, r2, #28
 8008ee2:	bf44      	itt	mi
 8008ee4:	232b      	movmi	r3, #43	@ 0x2b
 8008ee6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008eea:	f89a 3000 	ldrb.w	r3, [sl]
 8008eee:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ef0:	d015      	beq.n	8008f1e <_svfiprintf_r+0xfa>
 8008ef2:	9a07      	ldr	r2, [sp, #28]
 8008ef4:	4654      	mov	r4, sl
 8008ef6:	2000      	movs	r0, #0
 8008ef8:	f04f 0c0a 	mov.w	ip, #10
 8008efc:	4621      	mov	r1, r4
 8008efe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008f02:	3b30      	subs	r3, #48	@ 0x30
 8008f04:	2b09      	cmp	r3, #9
 8008f06:	d94b      	bls.n	8008fa0 <_svfiprintf_r+0x17c>
 8008f08:	b1b0      	cbz	r0, 8008f38 <_svfiprintf_r+0x114>
 8008f0a:	9207      	str	r2, [sp, #28]
 8008f0c:	e014      	b.n	8008f38 <_svfiprintf_r+0x114>
 8008f0e:	eba0 0308 	sub.w	r3, r0, r8
 8008f12:	fa09 f303 	lsl.w	r3, r9, r3
 8008f16:	4313      	orrs	r3, r2
 8008f18:	9304      	str	r3, [sp, #16]
 8008f1a:	46a2      	mov	sl, r4
 8008f1c:	e7d2      	b.n	8008ec4 <_svfiprintf_r+0xa0>
 8008f1e:	9b03      	ldr	r3, [sp, #12]
 8008f20:	1d19      	adds	r1, r3, #4
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	9103      	str	r1, [sp, #12]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	bfbb      	ittet	lt
 8008f2a:	425b      	neglt	r3, r3
 8008f2c:	f042 0202 	orrlt.w	r2, r2, #2
 8008f30:	9307      	strge	r3, [sp, #28]
 8008f32:	9307      	strlt	r3, [sp, #28]
 8008f34:	bfb8      	it	lt
 8008f36:	9204      	strlt	r2, [sp, #16]
 8008f38:	7823      	ldrb	r3, [r4, #0]
 8008f3a:	2b2e      	cmp	r3, #46	@ 0x2e
 8008f3c:	d10a      	bne.n	8008f54 <_svfiprintf_r+0x130>
 8008f3e:	7863      	ldrb	r3, [r4, #1]
 8008f40:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f42:	d132      	bne.n	8008faa <_svfiprintf_r+0x186>
 8008f44:	9b03      	ldr	r3, [sp, #12]
 8008f46:	1d1a      	adds	r2, r3, #4
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	9203      	str	r2, [sp, #12]
 8008f4c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008f50:	3402      	adds	r4, #2
 8008f52:	9305      	str	r3, [sp, #20]
 8008f54:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009018 <_svfiprintf_r+0x1f4>
 8008f58:	7821      	ldrb	r1, [r4, #0]
 8008f5a:	2203      	movs	r2, #3
 8008f5c:	4650      	mov	r0, sl
 8008f5e:	f7f7 f947 	bl	80001f0 <memchr>
 8008f62:	b138      	cbz	r0, 8008f74 <_svfiprintf_r+0x150>
 8008f64:	9b04      	ldr	r3, [sp, #16]
 8008f66:	eba0 000a 	sub.w	r0, r0, sl
 8008f6a:	2240      	movs	r2, #64	@ 0x40
 8008f6c:	4082      	lsls	r2, r0
 8008f6e:	4313      	orrs	r3, r2
 8008f70:	3401      	adds	r4, #1
 8008f72:	9304      	str	r3, [sp, #16]
 8008f74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f78:	4824      	ldr	r0, [pc, #144]	@ (800900c <_svfiprintf_r+0x1e8>)
 8008f7a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008f7e:	2206      	movs	r2, #6
 8008f80:	f7f7 f936 	bl	80001f0 <memchr>
 8008f84:	2800      	cmp	r0, #0
 8008f86:	d036      	beq.n	8008ff6 <_svfiprintf_r+0x1d2>
 8008f88:	4b21      	ldr	r3, [pc, #132]	@ (8009010 <_svfiprintf_r+0x1ec>)
 8008f8a:	bb1b      	cbnz	r3, 8008fd4 <_svfiprintf_r+0x1b0>
 8008f8c:	9b03      	ldr	r3, [sp, #12]
 8008f8e:	3307      	adds	r3, #7
 8008f90:	f023 0307 	bic.w	r3, r3, #7
 8008f94:	3308      	adds	r3, #8
 8008f96:	9303      	str	r3, [sp, #12]
 8008f98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f9a:	4433      	add	r3, r6
 8008f9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f9e:	e76a      	b.n	8008e76 <_svfiprintf_r+0x52>
 8008fa0:	fb0c 3202 	mla	r2, ip, r2, r3
 8008fa4:	460c      	mov	r4, r1
 8008fa6:	2001      	movs	r0, #1
 8008fa8:	e7a8      	b.n	8008efc <_svfiprintf_r+0xd8>
 8008faa:	2300      	movs	r3, #0
 8008fac:	3401      	adds	r4, #1
 8008fae:	9305      	str	r3, [sp, #20]
 8008fb0:	4619      	mov	r1, r3
 8008fb2:	f04f 0c0a 	mov.w	ip, #10
 8008fb6:	4620      	mov	r0, r4
 8008fb8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008fbc:	3a30      	subs	r2, #48	@ 0x30
 8008fbe:	2a09      	cmp	r2, #9
 8008fc0:	d903      	bls.n	8008fca <_svfiprintf_r+0x1a6>
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d0c6      	beq.n	8008f54 <_svfiprintf_r+0x130>
 8008fc6:	9105      	str	r1, [sp, #20]
 8008fc8:	e7c4      	b.n	8008f54 <_svfiprintf_r+0x130>
 8008fca:	fb0c 2101 	mla	r1, ip, r1, r2
 8008fce:	4604      	mov	r4, r0
 8008fd0:	2301      	movs	r3, #1
 8008fd2:	e7f0      	b.n	8008fb6 <_svfiprintf_r+0x192>
 8008fd4:	ab03      	add	r3, sp, #12
 8008fd6:	9300      	str	r3, [sp, #0]
 8008fd8:	462a      	mov	r2, r5
 8008fda:	4b0e      	ldr	r3, [pc, #56]	@ (8009014 <_svfiprintf_r+0x1f0>)
 8008fdc:	a904      	add	r1, sp, #16
 8008fde:	4638      	mov	r0, r7
 8008fe0:	f3af 8000 	nop.w
 8008fe4:	1c42      	adds	r2, r0, #1
 8008fe6:	4606      	mov	r6, r0
 8008fe8:	d1d6      	bne.n	8008f98 <_svfiprintf_r+0x174>
 8008fea:	89ab      	ldrh	r3, [r5, #12]
 8008fec:	065b      	lsls	r3, r3, #25
 8008fee:	f53f af2d 	bmi.w	8008e4c <_svfiprintf_r+0x28>
 8008ff2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008ff4:	e72c      	b.n	8008e50 <_svfiprintf_r+0x2c>
 8008ff6:	ab03      	add	r3, sp, #12
 8008ff8:	9300      	str	r3, [sp, #0]
 8008ffa:	462a      	mov	r2, r5
 8008ffc:	4b05      	ldr	r3, [pc, #20]	@ (8009014 <_svfiprintf_r+0x1f0>)
 8008ffe:	a904      	add	r1, sp, #16
 8009000:	4638      	mov	r0, r7
 8009002:	f000 f879 	bl	80090f8 <_printf_i>
 8009006:	e7ed      	b.n	8008fe4 <_svfiprintf_r+0x1c0>
 8009008:	08009480 	.word	0x08009480
 800900c:	0800948a 	.word	0x0800948a
 8009010:	00000000 	.word	0x00000000
 8009014:	08008d6d 	.word	0x08008d6d
 8009018:	08009486 	.word	0x08009486

0800901c <_printf_common>:
 800901c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009020:	4616      	mov	r6, r2
 8009022:	4698      	mov	r8, r3
 8009024:	688a      	ldr	r2, [r1, #8]
 8009026:	690b      	ldr	r3, [r1, #16]
 8009028:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800902c:	4293      	cmp	r3, r2
 800902e:	bfb8      	it	lt
 8009030:	4613      	movlt	r3, r2
 8009032:	6033      	str	r3, [r6, #0]
 8009034:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009038:	4607      	mov	r7, r0
 800903a:	460c      	mov	r4, r1
 800903c:	b10a      	cbz	r2, 8009042 <_printf_common+0x26>
 800903e:	3301      	adds	r3, #1
 8009040:	6033      	str	r3, [r6, #0]
 8009042:	6823      	ldr	r3, [r4, #0]
 8009044:	0699      	lsls	r1, r3, #26
 8009046:	bf42      	ittt	mi
 8009048:	6833      	ldrmi	r3, [r6, #0]
 800904a:	3302      	addmi	r3, #2
 800904c:	6033      	strmi	r3, [r6, #0]
 800904e:	6825      	ldr	r5, [r4, #0]
 8009050:	f015 0506 	ands.w	r5, r5, #6
 8009054:	d106      	bne.n	8009064 <_printf_common+0x48>
 8009056:	f104 0a19 	add.w	sl, r4, #25
 800905a:	68e3      	ldr	r3, [r4, #12]
 800905c:	6832      	ldr	r2, [r6, #0]
 800905e:	1a9b      	subs	r3, r3, r2
 8009060:	42ab      	cmp	r3, r5
 8009062:	dc26      	bgt.n	80090b2 <_printf_common+0x96>
 8009064:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009068:	6822      	ldr	r2, [r4, #0]
 800906a:	3b00      	subs	r3, #0
 800906c:	bf18      	it	ne
 800906e:	2301      	movne	r3, #1
 8009070:	0692      	lsls	r2, r2, #26
 8009072:	d42b      	bmi.n	80090cc <_printf_common+0xb0>
 8009074:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009078:	4641      	mov	r1, r8
 800907a:	4638      	mov	r0, r7
 800907c:	47c8      	blx	r9
 800907e:	3001      	adds	r0, #1
 8009080:	d01e      	beq.n	80090c0 <_printf_common+0xa4>
 8009082:	6823      	ldr	r3, [r4, #0]
 8009084:	6922      	ldr	r2, [r4, #16]
 8009086:	f003 0306 	and.w	r3, r3, #6
 800908a:	2b04      	cmp	r3, #4
 800908c:	bf02      	ittt	eq
 800908e:	68e5      	ldreq	r5, [r4, #12]
 8009090:	6833      	ldreq	r3, [r6, #0]
 8009092:	1aed      	subeq	r5, r5, r3
 8009094:	68a3      	ldr	r3, [r4, #8]
 8009096:	bf0c      	ite	eq
 8009098:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800909c:	2500      	movne	r5, #0
 800909e:	4293      	cmp	r3, r2
 80090a0:	bfc4      	itt	gt
 80090a2:	1a9b      	subgt	r3, r3, r2
 80090a4:	18ed      	addgt	r5, r5, r3
 80090a6:	2600      	movs	r6, #0
 80090a8:	341a      	adds	r4, #26
 80090aa:	42b5      	cmp	r5, r6
 80090ac:	d11a      	bne.n	80090e4 <_printf_common+0xc8>
 80090ae:	2000      	movs	r0, #0
 80090b0:	e008      	b.n	80090c4 <_printf_common+0xa8>
 80090b2:	2301      	movs	r3, #1
 80090b4:	4652      	mov	r2, sl
 80090b6:	4641      	mov	r1, r8
 80090b8:	4638      	mov	r0, r7
 80090ba:	47c8      	blx	r9
 80090bc:	3001      	adds	r0, #1
 80090be:	d103      	bne.n	80090c8 <_printf_common+0xac>
 80090c0:	f04f 30ff 	mov.w	r0, #4294967295
 80090c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090c8:	3501      	adds	r5, #1
 80090ca:	e7c6      	b.n	800905a <_printf_common+0x3e>
 80090cc:	18e1      	adds	r1, r4, r3
 80090ce:	1c5a      	adds	r2, r3, #1
 80090d0:	2030      	movs	r0, #48	@ 0x30
 80090d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80090d6:	4422      	add	r2, r4
 80090d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80090dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80090e0:	3302      	adds	r3, #2
 80090e2:	e7c7      	b.n	8009074 <_printf_common+0x58>
 80090e4:	2301      	movs	r3, #1
 80090e6:	4622      	mov	r2, r4
 80090e8:	4641      	mov	r1, r8
 80090ea:	4638      	mov	r0, r7
 80090ec:	47c8      	blx	r9
 80090ee:	3001      	adds	r0, #1
 80090f0:	d0e6      	beq.n	80090c0 <_printf_common+0xa4>
 80090f2:	3601      	adds	r6, #1
 80090f4:	e7d9      	b.n	80090aa <_printf_common+0x8e>
	...

080090f8 <_printf_i>:
 80090f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80090fc:	7e0f      	ldrb	r7, [r1, #24]
 80090fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009100:	2f78      	cmp	r7, #120	@ 0x78
 8009102:	4691      	mov	r9, r2
 8009104:	4680      	mov	r8, r0
 8009106:	460c      	mov	r4, r1
 8009108:	469a      	mov	sl, r3
 800910a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800910e:	d807      	bhi.n	8009120 <_printf_i+0x28>
 8009110:	2f62      	cmp	r7, #98	@ 0x62
 8009112:	d80a      	bhi.n	800912a <_printf_i+0x32>
 8009114:	2f00      	cmp	r7, #0
 8009116:	f000 80d1 	beq.w	80092bc <_printf_i+0x1c4>
 800911a:	2f58      	cmp	r7, #88	@ 0x58
 800911c:	f000 80b8 	beq.w	8009290 <_printf_i+0x198>
 8009120:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009124:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009128:	e03a      	b.n	80091a0 <_printf_i+0xa8>
 800912a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800912e:	2b15      	cmp	r3, #21
 8009130:	d8f6      	bhi.n	8009120 <_printf_i+0x28>
 8009132:	a101      	add	r1, pc, #4	@ (adr r1, 8009138 <_printf_i+0x40>)
 8009134:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009138:	08009191 	.word	0x08009191
 800913c:	080091a5 	.word	0x080091a5
 8009140:	08009121 	.word	0x08009121
 8009144:	08009121 	.word	0x08009121
 8009148:	08009121 	.word	0x08009121
 800914c:	08009121 	.word	0x08009121
 8009150:	080091a5 	.word	0x080091a5
 8009154:	08009121 	.word	0x08009121
 8009158:	08009121 	.word	0x08009121
 800915c:	08009121 	.word	0x08009121
 8009160:	08009121 	.word	0x08009121
 8009164:	080092a3 	.word	0x080092a3
 8009168:	080091cf 	.word	0x080091cf
 800916c:	0800925d 	.word	0x0800925d
 8009170:	08009121 	.word	0x08009121
 8009174:	08009121 	.word	0x08009121
 8009178:	080092c5 	.word	0x080092c5
 800917c:	08009121 	.word	0x08009121
 8009180:	080091cf 	.word	0x080091cf
 8009184:	08009121 	.word	0x08009121
 8009188:	08009121 	.word	0x08009121
 800918c:	08009265 	.word	0x08009265
 8009190:	6833      	ldr	r3, [r6, #0]
 8009192:	1d1a      	adds	r2, r3, #4
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	6032      	str	r2, [r6, #0]
 8009198:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800919c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80091a0:	2301      	movs	r3, #1
 80091a2:	e09c      	b.n	80092de <_printf_i+0x1e6>
 80091a4:	6833      	ldr	r3, [r6, #0]
 80091a6:	6820      	ldr	r0, [r4, #0]
 80091a8:	1d19      	adds	r1, r3, #4
 80091aa:	6031      	str	r1, [r6, #0]
 80091ac:	0606      	lsls	r6, r0, #24
 80091ae:	d501      	bpl.n	80091b4 <_printf_i+0xbc>
 80091b0:	681d      	ldr	r5, [r3, #0]
 80091b2:	e003      	b.n	80091bc <_printf_i+0xc4>
 80091b4:	0645      	lsls	r5, r0, #25
 80091b6:	d5fb      	bpl.n	80091b0 <_printf_i+0xb8>
 80091b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80091bc:	2d00      	cmp	r5, #0
 80091be:	da03      	bge.n	80091c8 <_printf_i+0xd0>
 80091c0:	232d      	movs	r3, #45	@ 0x2d
 80091c2:	426d      	negs	r5, r5
 80091c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80091c8:	4858      	ldr	r0, [pc, #352]	@ (800932c <_printf_i+0x234>)
 80091ca:	230a      	movs	r3, #10
 80091cc:	e011      	b.n	80091f2 <_printf_i+0xfa>
 80091ce:	6821      	ldr	r1, [r4, #0]
 80091d0:	6833      	ldr	r3, [r6, #0]
 80091d2:	0608      	lsls	r0, r1, #24
 80091d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80091d8:	d402      	bmi.n	80091e0 <_printf_i+0xe8>
 80091da:	0649      	lsls	r1, r1, #25
 80091dc:	bf48      	it	mi
 80091de:	b2ad      	uxthmi	r5, r5
 80091e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80091e2:	4852      	ldr	r0, [pc, #328]	@ (800932c <_printf_i+0x234>)
 80091e4:	6033      	str	r3, [r6, #0]
 80091e6:	bf14      	ite	ne
 80091e8:	230a      	movne	r3, #10
 80091ea:	2308      	moveq	r3, #8
 80091ec:	2100      	movs	r1, #0
 80091ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80091f2:	6866      	ldr	r6, [r4, #4]
 80091f4:	60a6      	str	r6, [r4, #8]
 80091f6:	2e00      	cmp	r6, #0
 80091f8:	db05      	blt.n	8009206 <_printf_i+0x10e>
 80091fa:	6821      	ldr	r1, [r4, #0]
 80091fc:	432e      	orrs	r6, r5
 80091fe:	f021 0104 	bic.w	r1, r1, #4
 8009202:	6021      	str	r1, [r4, #0]
 8009204:	d04b      	beq.n	800929e <_printf_i+0x1a6>
 8009206:	4616      	mov	r6, r2
 8009208:	fbb5 f1f3 	udiv	r1, r5, r3
 800920c:	fb03 5711 	mls	r7, r3, r1, r5
 8009210:	5dc7      	ldrb	r7, [r0, r7]
 8009212:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009216:	462f      	mov	r7, r5
 8009218:	42bb      	cmp	r3, r7
 800921a:	460d      	mov	r5, r1
 800921c:	d9f4      	bls.n	8009208 <_printf_i+0x110>
 800921e:	2b08      	cmp	r3, #8
 8009220:	d10b      	bne.n	800923a <_printf_i+0x142>
 8009222:	6823      	ldr	r3, [r4, #0]
 8009224:	07df      	lsls	r7, r3, #31
 8009226:	d508      	bpl.n	800923a <_printf_i+0x142>
 8009228:	6923      	ldr	r3, [r4, #16]
 800922a:	6861      	ldr	r1, [r4, #4]
 800922c:	4299      	cmp	r1, r3
 800922e:	bfde      	ittt	le
 8009230:	2330      	movle	r3, #48	@ 0x30
 8009232:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009236:	f106 36ff 	addle.w	r6, r6, #4294967295
 800923a:	1b92      	subs	r2, r2, r6
 800923c:	6122      	str	r2, [r4, #16]
 800923e:	f8cd a000 	str.w	sl, [sp]
 8009242:	464b      	mov	r3, r9
 8009244:	aa03      	add	r2, sp, #12
 8009246:	4621      	mov	r1, r4
 8009248:	4640      	mov	r0, r8
 800924a:	f7ff fee7 	bl	800901c <_printf_common>
 800924e:	3001      	adds	r0, #1
 8009250:	d14a      	bne.n	80092e8 <_printf_i+0x1f0>
 8009252:	f04f 30ff 	mov.w	r0, #4294967295
 8009256:	b004      	add	sp, #16
 8009258:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800925c:	6823      	ldr	r3, [r4, #0]
 800925e:	f043 0320 	orr.w	r3, r3, #32
 8009262:	6023      	str	r3, [r4, #0]
 8009264:	4832      	ldr	r0, [pc, #200]	@ (8009330 <_printf_i+0x238>)
 8009266:	2778      	movs	r7, #120	@ 0x78
 8009268:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800926c:	6823      	ldr	r3, [r4, #0]
 800926e:	6831      	ldr	r1, [r6, #0]
 8009270:	061f      	lsls	r7, r3, #24
 8009272:	f851 5b04 	ldr.w	r5, [r1], #4
 8009276:	d402      	bmi.n	800927e <_printf_i+0x186>
 8009278:	065f      	lsls	r7, r3, #25
 800927a:	bf48      	it	mi
 800927c:	b2ad      	uxthmi	r5, r5
 800927e:	6031      	str	r1, [r6, #0]
 8009280:	07d9      	lsls	r1, r3, #31
 8009282:	bf44      	itt	mi
 8009284:	f043 0320 	orrmi.w	r3, r3, #32
 8009288:	6023      	strmi	r3, [r4, #0]
 800928a:	b11d      	cbz	r5, 8009294 <_printf_i+0x19c>
 800928c:	2310      	movs	r3, #16
 800928e:	e7ad      	b.n	80091ec <_printf_i+0xf4>
 8009290:	4826      	ldr	r0, [pc, #152]	@ (800932c <_printf_i+0x234>)
 8009292:	e7e9      	b.n	8009268 <_printf_i+0x170>
 8009294:	6823      	ldr	r3, [r4, #0]
 8009296:	f023 0320 	bic.w	r3, r3, #32
 800929a:	6023      	str	r3, [r4, #0]
 800929c:	e7f6      	b.n	800928c <_printf_i+0x194>
 800929e:	4616      	mov	r6, r2
 80092a0:	e7bd      	b.n	800921e <_printf_i+0x126>
 80092a2:	6833      	ldr	r3, [r6, #0]
 80092a4:	6825      	ldr	r5, [r4, #0]
 80092a6:	6961      	ldr	r1, [r4, #20]
 80092a8:	1d18      	adds	r0, r3, #4
 80092aa:	6030      	str	r0, [r6, #0]
 80092ac:	062e      	lsls	r6, r5, #24
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	d501      	bpl.n	80092b6 <_printf_i+0x1be>
 80092b2:	6019      	str	r1, [r3, #0]
 80092b4:	e002      	b.n	80092bc <_printf_i+0x1c4>
 80092b6:	0668      	lsls	r0, r5, #25
 80092b8:	d5fb      	bpl.n	80092b2 <_printf_i+0x1ba>
 80092ba:	8019      	strh	r1, [r3, #0]
 80092bc:	2300      	movs	r3, #0
 80092be:	6123      	str	r3, [r4, #16]
 80092c0:	4616      	mov	r6, r2
 80092c2:	e7bc      	b.n	800923e <_printf_i+0x146>
 80092c4:	6833      	ldr	r3, [r6, #0]
 80092c6:	1d1a      	adds	r2, r3, #4
 80092c8:	6032      	str	r2, [r6, #0]
 80092ca:	681e      	ldr	r6, [r3, #0]
 80092cc:	6862      	ldr	r2, [r4, #4]
 80092ce:	2100      	movs	r1, #0
 80092d0:	4630      	mov	r0, r6
 80092d2:	f7f6 ff8d 	bl	80001f0 <memchr>
 80092d6:	b108      	cbz	r0, 80092dc <_printf_i+0x1e4>
 80092d8:	1b80      	subs	r0, r0, r6
 80092da:	6060      	str	r0, [r4, #4]
 80092dc:	6863      	ldr	r3, [r4, #4]
 80092de:	6123      	str	r3, [r4, #16]
 80092e0:	2300      	movs	r3, #0
 80092e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80092e6:	e7aa      	b.n	800923e <_printf_i+0x146>
 80092e8:	6923      	ldr	r3, [r4, #16]
 80092ea:	4632      	mov	r2, r6
 80092ec:	4649      	mov	r1, r9
 80092ee:	4640      	mov	r0, r8
 80092f0:	47d0      	blx	sl
 80092f2:	3001      	adds	r0, #1
 80092f4:	d0ad      	beq.n	8009252 <_printf_i+0x15a>
 80092f6:	6823      	ldr	r3, [r4, #0]
 80092f8:	079b      	lsls	r3, r3, #30
 80092fa:	d413      	bmi.n	8009324 <_printf_i+0x22c>
 80092fc:	68e0      	ldr	r0, [r4, #12]
 80092fe:	9b03      	ldr	r3, [sp, #12]
 8009300:	4298      	cmp	r0, r3
 8009302:	bfb8      	it	lt
 8009304:	4618      	movlt	r0, r3
 8009306:	e7a6      	b.n	8009256 <_printf_i+0x15e>
 8009308:	2301      	movs	r3, #1
 800930a:	4632      	mov	r2, r6
 800930c:	4649      	mov	r1, r9
 800930e:	4640      	mov	r0, r8
 8009310:	47d0      	blx	sl
 8009312:	3001      	adds	r0, #1
 8009314:	d09d      	beq.n	8009252 <_printf_i+0x15a>
 8009316:	3501      	adds	r5, #1
 8009318:	68e3      	ldr	r3, [r4, #12]
 800931a:	9903      	ldr	r1, [sp, #12]
 800931c:	1a5b      	subs	r3, r3, r1
 800931e:	42ab      	cmp	r3, r5
 8009320:	dcf2      	bgt.n	8009308 <_printf_i+0x210>
 8009322:	e7eb      	b.n	80092fc <_printf_i+0x204>
 8009324:	2500      	movs	r5, #0
 8009326:	f104 0619 	add.w	r6, r4, #25
 800932a:	e7f5      	b.n	8009318 <_printf_i+0x220>
 800932c:	08009491 	.word	0x08009491
 8009330:	080094a2 	.word	0x080094a2

08009334 <memmove>:
 8009334:	4288      	cmp	r0, r1
 8009336:	b510      	push	{r4, lr}
 8009338:	eb01 0402 	add.w	r4, r1, r2
 800933c:	d902      	bls.n	8009344 <memmove+0x10>
 800933e:	4284      	cmp	r4, r0
 8009340:	4623      	mov	r3, r4
 8009342:	d807      	bhi.n	8009354 <memmove+0x20>
 8009344:	1e43      	subs	r3, r0, #1
 8009346:	42a1      	cmp	r1, r4
 8009348:	d008      	beq.n	800935c <memmove+0x28>
 800934a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800934e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009352:	e7f8      	b.n	8009346 <memmove+0x12>
 8009354:	4402      	add	r2, r0
 8009356:	4601      	mov	r1, r0
 8009358:	428a      	cmp	r2, r1
 800935a:	d100      	bne.n	800935e <memmove+0x2a>
 800935c:	bd10      	pop	{r4, pc}
 800935e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009362:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009366:	e7f7      	b.n	8009358 <memmove+0x24>

08009368 <_sbrk_r>:
 8009368:	b538      	push	{r3, r4, r5, lr}
 800936a:	4d06      	ldr	r5, [pc, #24]	@ (8009384 <_sbrk_r+0x1c>)
 800936c:	2300      	movs	r3, #0
 800936e:	4604      	mov	r4, r0
 8009370:	4608      	mov	r0, r1
 8009372:	602b      	str	r3, [r5, #0]
 8009374:	f7f7 fd66 	bl	8000e44 <_sbrk>
 8009378:	1c43      	adds	r3, r0, #1
 800937a:	d102      	bne.n	8009382 <_sbrk_r+0x1a>
 800937c:	682b      	ldr	r3, [r5, #0]
 800937e:	b103      	cbz	r3, 8009382 <_sbrk_r+0x1a>
 8009380:	6023      	str	r3, [r4, #0]
 8009382:	bd38      	pop	{r3, r4, r5, pc}
 8009384:	2000076c 	.word	0x2000076c

08009388 <_realloc_r>:
 8009388:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800938c:	4607      	mov	r7, r0
 800938e:	4614      	mov	r4, r2
 8009390:	460d      	mov	r5, r1
 8009392:	b921      	cbnz	r1, 800939e <_realloc_r+0x16>
 8009394:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009398:	4611      	mov	r1, r2
 800939a:	f7ff bc5b 	b.w	8008c54 <_malloc_r>
 800939e:	b92a      	cbnz	r2, 80093ac <_realloc_r+0x24>
 80093a0:	f7ff fbec 	bl	8008b7c <_free_r>
 80093a4:	4625      	mov	r5, r4
 80093a6:	4628      	mov	r0, r5
 80093a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093ac:	f000 f81a 	bl	80093e4 <_malloc_usable_size_r>
 80093b0:	4284      	cmp	r4, r0
 80093b2:	4606      	mov	r6, r0
 80093b4:	d802      	bhi.n	80093bc <_realloc_r+0x34>
 80093b6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80093ba:	d8f4      	bhi.n	80093a6 <_realloc_r+0x1e>
 80093bc:	4621      	mov	r1, r4
 80093be:	4638      	mov	r0, r7
 80093c0:	f7ff fc48 	bl	8008c54 <_malloc_r>
 80093c4:	4680      	mov	r8, r0
 80093c6:	b908      	cbnz	r0, 80093cc <_realloc_r+0x44>
 80093c8:	4645      	mov	r5, r8
 80093ca:	e7ec      	b.n	80093a6 <_realloc_r+0x1e>
 80093cc:	42b4      	cmp	r4, r6
 80093ce:	4622      	mov	r2, r4
 80093d0:	4629      	mov	r1, r5
 80093d2:	bf28      	it	cs
 80093d4:	4632      	movcs	r2, r6
 80093d6:	f7ff fbc3 	bl	8008b60 <memcpy>
 80093da:	4629      	mov	r1, r5
 80093dc:	4638      	mov	r0, r7
 80093de:	f7ff fbcd 	bl	8008b7c <_free_r>
 80093e2:	e7f1      	b.n	80093c8 <_realloc_r+0x40>

080093e4 <_malloc_usable_size_r>:
 80093e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80093e8:	1f18      	subs	r0, r3, #4
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	bfbc      	itt	lt
 80093ee:	580b      	ldrlt	r3, [r1, r0]
 80093f0:	18c0      	addlt	r0, r0, r3
 80093f2:	4770      	bx	lr

080093f4 <_init>:
 80093f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093f6:	bf00      	nop
 80093f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093fa:	bc08      	pop	{r3}
 80093fc:	469e      	mov	lr, r3
 80093fe:	4770      	bx	lr

08009400 <_fini>:
 8009400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009402:	bf00      	nop
 8009404:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009406:	bc08      	pop	{r3}
 8009408:	469e      	mov	lr, r3
 800940a:	4770      	bx	lr
