// Seed: 3375056804
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    output tri0 id_2,
    output supply1 id_3,
    input wor id_4,
    input wire id_5,
    input wand id_6,
    input wire id_7,
    input wand id_8,
    input supply1 id_9,
    input wor id_10,
    input wire id_11,
    input supply1 id_12
);
  supply1 id_14;
  assign id_3 = ~id_7;
  wire id_15;
  assign id_0  = id_9;
  assign id_14 = 1;
  integer id_16;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    input uwire id_2,
    input supply1 id_3,
    output supply1 id_4,
    input tri id_5
);
  assign id_4 = id_3;
  module_0(
      id_4, id_0, id_4, id_4, id_0, id_3, id_3, id_5, id_2, id_5, id_5, id_1, id_1
  );
endmodule
