#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x22c9620 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x22c97b0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x22c18f0 .functor NOT 1, L_0x22f9880, C4<0>, C4<0>, C4<0>;
L_0x22f9140 .functor XOR 1, L_0x22f94f0, L_0x22f95b0, C4<0>, C4<0>;
L_0x22f9770 .functor XOR 1, L_0x22f9140, L_0x22f96a0, C4<0>, C4<0>;
v0x22f6a00_0 .net *"_ivl_10", 0 0, L_0x22f96a0;  1 drivers
v0x22f6b00_0 .net *"_ivl_12", 0 0, L_0x22f9770;  1 drivers
v0x22f6be0_0 .net *"_ivl_2", 0 0, L_0x22f9450;  1 drivers
v0x22f6ca0_0 .net *"_ivl_4", 0 0, L_0x22f94f0;  1 drivers
v0x22f6d80_0 .net *"_ivl_6", 0 0, L_0x22f95b0;  1 drivers
v0x22f6eb0_0 .net *"_ivl_8", 0 0, L_0x22f9140;  1 drivers
v0x22f6f90_0 .var "clk", 0 0;
v0x22f7030_0 .net "f_dut", 0 0, L_0x22f9270;  1 drivers
v0x22f70d0_0 .net "f_ref", 0 0, L_0x22f81b0;  1 drivers
v0x22f7170_0 .var/2u "stats1", 159 0;
v0x22f7210_0 .var/2u "strobe", 0 0;
v0x22f72b0_0 .net "tb_match", 0 0, L_0x22f9880;  1 drivers
v0x22f7370_0 .net "tb_mismatch", 0 0, L_0x22c18f0;  1 drivers
v0x22f7430_0 .net "wavedrom_enable", 0 0, v0x22f50a0_0;  1 drivers
v0x22f74d0_0 .net "wavedrom_title", 511 0, v0x22f5160_0;  1 drivers
v0x22f75a0_0 .net "x1", 0 0, v0x22f5220_0;  1 drivers
v0x22f7640_0 .net "x2", 0 0, v0x22f52c0_0;  1 drivers
v0x22f77f0_0 .net "x3", 0 0, v0x22f53b0_0;  1 drivers
L_0x22f9450 .concat [ 1 0 0 0], L_0x22f81b0;
L_0x22f94f0 .concat [ 1 0 0 0], L_0x22f81b0;
L_0x22f95b0 .concat [ 1 0 0 0], L_0x22f9270;
L_0x22f96a0 .concat [ 1 0 0 0], L_0x22f81b0;
L_0x22f9880 .cmp/eeq 1, L_0x22f9450, L_0x22f9770;
S_0x22c9940 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x22c97b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x22b5e70 .functor NOT 1, v0x22f53b0_0, C4<0>, C4<0>, C4<0>;
L_0x22ca060 .functor AND 1, L_0x22b5e70, v0x22f52c0_0, C4<1>, C4<1>;
L_0x22c1960 .functor NOT 1, v0x22f5220_0, C4<0>, C4<0>, C4<0>;
L_0x22f7a90 .functor AND 1, L_0x22ca060, L_0x22c1960, C4<1>, C4<1>;
L_0x22f7b60 .functor NOT 1, v0x22f53b0_0, C4<0>, C4<0>, C4<0>;
L_0x22f7bd0 .functor AND 1, L_0x22f7b60, v0x22f52c0_0, C4<1>, C4<1>;
L_0x22f7c80 .functor AND 1, L_0x22f7bd0, v0x22f5220_0, C4<1>, C4<1>;
L_0x22f7d40 .functor OR 1, L_0x22f7a90, L_0x22f7c80, C4<0>, C4<0>;
L_0x22f7ea0 .functor NOT 1, v0x22f52c0_0, C4<0>, C4<0>, C4<0>;
L_0x22f7f10 .functor AND 1, v0x22f53b0_0, L_0x22f7ea0, C4<1>, C4<1>;
L_0x22f8030 .functor AND 1, L_0x22f7f10, v0x22f5220_0, C4<1>, C4<1>;
L_0x22f80a0 .functor OR 1, L_0x22f7d40, L_0x22f8030, C4<0>, C4<0>;
L_0x22f8220 .functor AND 1, v0x22f53b0_0, v0x22f52c0_0, C4<1>, C4<1>;
L_0x22f8290 .functor AND 1, L_0x22f8220, v0x22f5220_0, C4<1>, C4<1>;
L_0x22f81b0 .functor OR 1, L_0x22f80a0, L_0x22f8290, C4<0>, C4<0>;
v0x22c1b60_0 .net *"_ivl_0", 0 0, L_0x22b5e70;  1 drivers
v0x22c1c00_0 .net *"_ivl_10", 0 0, L_0x22f7bd0;  1 drivers
v0x22b5ee0_0 .net *"_ivl_12", 0 0, L_0x22f7c80;  1 drivers
v0x22f3a00_0 .net *"_ivl_14", 0 0, L_0x22f7d40;  1 drivers
v0x22f3ae0_0 .net *"_ivl_16", 0 0, L_0x22f7ea0;  1 drivers
v0x22f3c10_0 .net *"_ivl_18", 0 0, L_0x22f7f10;  1 drivers
v0x22f3cf0_0 .net *"_ivl_2", 0 0, L_0x22ca060;  1 drivers
v0x22f3dd0_0 .net *"_ivl_20", 0 0, L_0x22f8030;  1 drivers
v0x22f3eb0_0 .net *"_ivl_22", 0 0, L_0x22f80a0;  1 drivers
v0x22f4020_0 .net *"_ivl_24", 0 0, L_0x22f8220;  1 drivers
v0x22f4100_0 .net *"_ivl_26", 0 0, L_0x22f8290;  1 drivers
v0x22f41e0_0 .net *"_ivl_4", 0 0, L_0x22c1960;  1 drivers
v0x22f42c0_0 .net *"_ivl_6", 0 0, L_0x22f7a90;  1 drivers
v0x22f43a0_0 .net *"_ivl_8", 0 0, L_0x22f7b60;  1 drivers
v0x22f4480_0 .net "f", 0 0, L_0x22f81b0;  alias, 1 drivers
v0x22f4540_0 .net "x1", 0 0, v0x22f5220_0;  alias, 1 drivers
v0x22f4600_0 .net "x2", 0 0, v0x22f52c0_0;  alias, 1 drivers
v0x22f46c0_0 .net "x3", 0 0, v0x22f53b0_0;  alias, 1 drivers
S_0x22f4800 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x22c97b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x22f4fe0_0 .net "clk", 0 0, v0x22f6f90_0;  1 drivers
v0x22f50a0_0 .var "wavedrom_enable", 0 0;
v0x22f5160_0 .var "wavedrom_title", 511 0;
v0x22f5220_0 .var "x1", 0 0;
v0x22f52c0_0 .var "x2", 0 0;
v0x22f53b0_0 .var "x3", 0 0;
E_0x22c4470/0 .event negedge, v0x22f4fe0_0;
E_0x22c4470/1 .event posedge, v0x22f4fe0_0;
E_0x22c4470 .event/or E_0x22c4470/0, E_0x22c4470/1;
E_0x22c4230 .event negedge, v0x22f4fe0_0;
E_0x22af9f0 .event posedge, v0x22f4fe0_0;
S_0x22f4ae0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x22f4800;
 .timescale -12 -12;
v0x22f4ce0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x22f4de0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x22f4800;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x22f54b0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x22c97b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x22f84c0 .functor AND 1, v0x22f53b0_0, v0x22f52c0_0, C4<1>, C4<1>;
L_0x22f8750 .functor AND 1, L_0x22f84c0, v0x22f5220_0, C4<1>, C4<1>;
L_0x22f8940 .functor AND 1, v0x22f53b0_0, v0x22f52c0_0, C4<1>, C4<1>;
L_0x22f89b0 .functor NOT 1, v0x22f5220_0, C4<0>, C4<0>, C4<0>;
L_0x22f8a50 .functor AND 1, L_0x22f8940, L_0x22f89b0, C4<1>, C4<1>;
L_0x22f8b60 .functor OR 1, L_0x22f8750, L_0x22f8a50, C4<0>, C4<0>;
L_0x22f8cb0 .functor NOT 1, v0x22f52c0_0, C4<0>, C4<0>, C4<0>;
L_0x22f8d20 .functor AND 1, v0x22f53b0_0, L_0x22f8cb0, C4<1>, C4<1>;
L_0x22f8e30 .functor AND 1, L_0x22f8d20, v0x22f5220_0, C4<1>, C4<1>;
L_0x22f8ef0 .functor OR 1, L_0x22f8b60, L_0x22f8e30, C4<0>, C4<0>;
L_0x22f9060 .functor NOT 1, v0x22f53b0_0, C4<0>, C4<0>, C4<0>;
L_0x22f90d0 .functor AND 1, L_0x22f9060, v0x22f52c0_0, C4<1>, C4<1>;
L_0x22f91b0 .functor AND 1, L_0x22f90d0, v0x22f5220_0, C4<1>, C4<1>;
L_0x22f9270 .functor OR 1, L_0x22f8ef0, L_0x22f91b0, C4<0>, C4<0>;
v0x22f56c0_0 .net *"_ivl_0", 0 0, L_0x22f84c0;  1 drivers
v0x22f57a0_0 .net *"_ivl_10", 0 0, L_0x22f8b60;  1 drivers
v0x22f5880_0 .net *"_ivl_12", 0 0, L_0x22f8cb0;  1 drivers
v0x22f5970_0 .net *"_ivl_14", 0 0, L_0x22f8d20;  1 drivers
v0x22f5a50_0 .net *"_ivl_16", 0 0, L_0x22f8e30;  1 drivers
v0x22f5b80_0 .net *"_ivl_18", 0 0, L_0x22f8ef0;  1 drivers
v0x22f5c60_0 .net *"_ivl_2", 0 0, L_0x22f8750;  1 drivers
v0x22f5d40_0 .net *"_ivl_20", 0 0, L_0x22f9060;  1 drivers
v0x22f5e20_0 .net *"_ivl_22", 0 0, L_0x22f90d0;  1 drivers
v0x22f5f90_0 .net *"_ivl_24", 0 0, L_0x22f91b0;  1 drivers
v0x22f6070_0 .net *"_ivl_4", 0 0, L_0x22f8940;  1 drivers
v0x22f6150_0 .net *"_ivl_6", 0 0, L_0x22f89b0;  1 drivers
v0x22f6230_0 .net *"_ivl_8", 0 0, L_0x22f8a50;  1 drivers
v0x22f6310_0 .net "f", 0 0, L_0x22f9270;  alias, 1 drivers
v0x22f63d0_0 .net "x1", 0 0, v0x22f5220_0;  alias, 1 drivers
v0x22f6470_0 .net "x2", 0 0, v0x22f52c0_0;  alias, 1 drivers
v0x22f6560_0 .net "x3", 0 0, v0x22f53b0_0;  alias, 1 drivers
S_0x22f67e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x22c97b0;
 .timescale -12 -12;
E_0x22c46c0 .event anyedge, v0x22f7210_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x22f7210_0;
    %nor/r;
    %assign/vec4 v0x22f7210_0, 0;
    %wait E_0x22c46c0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x22f4800;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x22f5220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22f52c0_0, 0;
    %assign/vec4 v0x22f53b0_0, 0;
    %wait E_0x22c4230;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x22af9f0;
    %load/vec4 v0x22f53b0_0;
    %load/vec4 v0x22f52c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x22f5220_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x22f5220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22f52c0_0, 0;
    %assign/vec4 v0x22f53b0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x22c4230;
    %fork TD_tb.stim1.wavedrom_stop, S_0x22f4de0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x22c4470;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x22f5220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22f52c0_0, 0;
    %assign/vec4 v0x22f53b0_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x22c97b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22f6f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22f7210_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x22c97b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x22f6f90_0;
    %inv;
    %store/vec4 v0x22f6f90_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x22c97b0;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x22f4fe0_0, v0x22f7370_0, v0x22f77f0_0, v0x22f7640_0, v0x22f75a0_0, v0x22f70d0_0, v0x22f7030_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x22c97b0;
T_7 ;
    %load/vec4 v0x22f7170_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x22f7170_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x22f7170_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x22f7170_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x22f7170_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x22f7170_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x22f7170_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x22c97b0;
T_8 ;
    %wait E_0x22c4470;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x22f7170_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22f7170_0, 4, 32;
    %load/vec4 v0x22f72b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x22f7170_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22f7170_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x22f7170_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22f7170_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x22f70d0_0;
    %load/vec4 v0x22f70d0_0;
    %load/vec4 v0x22f7030_0;
    %xor;
    %load/vec4 v0x22f70d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x22f7170_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22f7170_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x22f7170_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22f7170_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/machine/truthtable1/iter2/response0/top_module.sv";
