

================================================================
== Vitis HLS Report for 'dense_relu'
================================================================
* Date:           Fri Dec 22 00:44:11 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.036 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      317|      317|  3.815 us|  3.815 us|  317|  317|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_157_1   |      316|      316|        79|          -|          -|     4|        no|
        | + VITIS_LOOP_159_2  |       69|       69|        10|          4|          1|    16|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    719|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     60|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    219|    -|
|Register         |        -|    -|     586|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    0|     586|   1030|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_42_32_1_1_U62  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U63  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U64  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  60|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |            Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |layer_12_weights_U  |dense_relu_layer_12_weights  |        1|  0|   0|    0|    64|   32|     1|         2048|
    +--------------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                             |        1|  0|   0|    0|    64|   32|     1|         2048|
    +--------------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln157_fu_220_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln159_fu_278_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln161_fu_307_p2       |         +|   0|  0|  13|           6|           6|
    |and_ln49_fu_461_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln157_fu_226_p2      |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln159_fu_284_p2      |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln161_1_fu_330_p2    |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln161_2_fu_343_p2    |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln161_fu_317_p2      |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln49_6_fu_449_p2     |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln49_fu_443_p2       |      icmp|   0|  0|  11|           8|           2|
    |or_ln49_fu_455_p2         |        or|   0|  0|   2|           1|           1|
    |empty_54_fu_372_p3        |    select|   0|  0|  32|           1|          32|
    |empty_55_fu_385_p3        |    select|   0|  0|  32|           1|          32|
    |empty_57_fu_364_p3        |    select|   0|  0|  32|           1|          32|
    |output_0_2_fu_525_p3      |    select|   0|  0|  32|           1|          32|
    |output_1_2_fu_506_p3      |    select|   0|  0|  32|           1|          32|
    |output_2_2_fu_493_p3      |    select|   0|  0|  32|           1|          32|
    |output_3_2_fu_486_p3      |    select|   0|  0|  32|           1|          32|
    |select_ln161_1_fu_335_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln161_2_fu_378_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln161_3_fu_348_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln161_4_fu_356_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln161_fu_322_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln49_3_fu_474_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln49_4_fu_480_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln49_5_fu_500_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln49_6_fu_513_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln49_7_fu_519_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln49_fu_467_p3     |    select|   0|  0|  32|           1|          32|
    |tmp_43_fu_413_p3          |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 719|          81|         638|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |add108_reg_194                   |   9|          2|   32|         64|
    |ap_NS_fsm                        |  65|         15|    1|         15|
    |ap_enable_reg_pp0_iter2          |   9|          2|    1|          2|
    |ap_phi_mux_add108_phi_fu_197_p4  |   9|          2|   32|         64|
    |ap_phi_mux_ii_phi_fu_187_p4      |   9|          2|    5|         10|
    |ap_return_0                      |   9|          2|   32|         64|
    |ap_return_1                      |   9|          2|   32|         64|
    |ap_return_2                      |   9|          2|   32|         64|
    |ap_return_3                      |   9|          2|   32|         64|
    |grp_fu_204_p0                    |  14|          3|   32|         96|
    |grp_fu_204_p1                    |  14|          3|   32|         96|
    |i_reg_172                        |   9|          2|    3|          6|
    |ii_reg_183                       |   9|          2|    5|         10|
    |output_0_0_reg_132               |   9|          2|   32|         64|
    |output_1_0_reg_142               |   9|          2|   32|         64|
    |output_2_0_reg_152               |   9|          2|   32|         64|
    |output_3_0_reg_162               |   9|          2|   32|         64|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 219|         49|  399|        875|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add108_reg_194           |  32|   0|   32|          0|
    |add1_reg_677             |  32|   0|   32|          0|
    |add_ln157_reg_552        |   3|   0|    3|          0|
    |add_ln159_reg_580        |   5|   0|    5|          0|
    |ap_CS_fsm                |  14|   0|   14|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_return_0_preg         |  32|   0|   32|          0|
    |ap_return_1_preg         |  32|   0|   32|          0|
    |ap_return_2_preg         |  32|   0|   32|          0|
    |ap_return_3_preg         |  32|   0|   32|          0|
    |empty_52_reg_566         |   2|   0|    2|          0|
    |empty_54_reg_656         |  32|   0|   32|          0|
    |empty_55_reg_662         |  32|   0|   32|          0|
    |empty_57_reg_649         |  32|   0|   32|          0|
    |i_reg_172                |   3|   0|    3|          0|
    |icmp_ln159_reg_585       |   1|   0|    1|          0|
    |icmp_ln161_1_reg_625     |   1|   0|    1|          0|
    |icmp_ln161_2_reg_638     |   1|   0|    1|          0|
    |icmp_ln161_reg_619       |   1|   0|    1|          0|
    |ii_reg_183               |   5|   0|    5|          0|
    |mul7_reg_609             |  32|   0|   32|          0|
    |output_0_0_reg_132       |  32|   0|   32|          0|
    |output_1_0_reg_142       |  32|   0|   32|          0|
    |output_2_0_reg_152       |  32|   0|   32|          0|
    |output_3_0_reg_162       |  32|   0|   32|          0|
    |select_ln161_1_reg_633   |  32|   0|   32|          0|
    |zext_ln157_reg_561       |   3|   0|    6|          3|
    |icmp_ln159_reg_585       |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 586|  32|  526|          3|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|     dense_relu|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|     dense_relu|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|     dense_relu|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|     dense_relu|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|     dense_relu|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|     dense_relu|  return value|
|ap_return_0          |  out|   32|  ap_ctrl_hs|     dense_relu|  return value|
|ap_return_1          |  out|   32|  ap_ctrl_hs|     dense_relu|  return value|
|ap_return_2          |  out|   32|  ap_ctrl_hs|     dense_relu|  return value|
|ap_return_3          |  out|   32|  ap_ctrl_hs|     dense_relu|  return value|
|grp_fu_763_p_din0    |  out|   32|  ap_ctrl_hs|     dense_relu|  return value|
|grp_fu_763_p_din1    |  out|   32|  ap_ctrl_hs|     dense_relu|  return value|
|grp_fu_763_p_opcode  |  out|    2|  ap_ctrl_hs|     dense_relu|  return value|
|grp_fu_763_p_dout0   |   in|   32|  ap_ctrl_hs|     dense_relu|  return value|
|grp_fu_763_p_ce      |  out|    1|  ap_ctrl_hs|     dense_relu|  return value|
|grp_fu_770_p_din0    |  out|   32|  ap_ctrl_hs|     dense_relu|  return value|
|grp_fu_770_p_din1    |  out|   32|  ap_ctrl_hs|     dense_relu|  return value|
|grp_fu_770_p_dout0   |   in|   32|  ap_ctrl_hs|     dense_relu|  return value|
|grp_fu_770_p_ce      |  out|    1|  ap_ctrl_hs|     dense_relu|  return value|
|grp_fu_788_p_din0    |  out|   32|  ap_ctrl_hs|     dense_relu|  return value|
|grp_fu_788_p_din1    |  out|   32|  ap_ctrl_hs|     dense_relu|  return value|
|grp_fu_788_p_opcode  |  out|    5|  ap_ctrl_hs|     dense_relu|  return value|
|grp_fu_788_p_dout0   |   in|    1|  ap_ctrl_hs|     dense_relu|  return value|
|grp_fu_788_p_ce      |  out|    1|  ap_ctrl_hs|     dense_relu|  return value|
|input_r_address0     |  out|    4|   ap_memory|        input_r|         array|
|input_r_ce0          |  out|    1|   ap_memory|        input_r|         array|
|input_r_q0           |   in|   32|   ap_memory|        input_r|         array|
|output_0_read        |   in|   32|     ap_none|  output_0_read|        scalar|
|output_1_read        |   in|   32|     ap_none|  output_1_read|        scalar|
|output_2_read        |   in|   32|     ap_none|  output_2_read|        scalar|
|output_3_read        |   in|   32|     ap_none|  output_3_read|        scalar|
+---------------------+-----+-----+------------+---------------+--------------+

