* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Nov 7 2020 12:15:06

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : shiftRegisterClkInstance.shiftClkGeneratorInstance.counterZ0Z_2
T_5_10_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g0_4
T_5_9_input_2_6
T_5_9_wire_logic_cluster/lc_6/in_2

T_5_10_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g3_4
T_5_10_wire_logic_cluster/lc_4/in_1

T_5_10_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g0_4
T_5_9_wire_logic_cluster/lc_3/in_3

End 

Net : shiftRegisterClkInstance.local0
T_5_9_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g3_4
T_5_9_wire_logic_cluster/lc_6/in_1

T_5_9_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g3_4
T_5_9_wire_logic_cluster/lc_1/in_0

T_5_9_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g3_4
T_5_9_wire_logic_cluster/lc_3/in_0

T_5_9_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g3_4
T_5_9_wire_logic_cluster/lc_4/in_1

T_5_9_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g1_4
T_5_10_wire_logic_cluster/lc_4/in_3

T_5_9_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g3_4
T_5_9_wire_logic_cluster/lc_2/in_3

End 

Net : SHIFT_CLK_c
T_5_9_wire_logic_cluster/lc_3/out
T_5_9_lc_trk_g0_3
T_5_9_wire_logic_cluster/lc_6/in_3

T_5_9_wire_logic_cluster/lc_3/out
T_5_8_sp12_v_t_22
T_6_8_sp12_h_l_1
T_18_8_sp12_h_l_1
T_29_0_span12_vert_14
T_29_0_span4_vert_31
T_29_0_span4_horz_r_1
T_33_2_lc_trk_g1_1
T_33_2_wire_io_cluster/io_0/D_OUT_0

End 

Net : shiftRegisterClkInstance.shiftClk_RNIS42N
T_5_9_wire_logic_cluster/lc_6/out
T_4_9_sp4_h_l_4
T_7_5_sp4_v_t_47
T_6_9_lc_trk_g2_2
T_6_9_wire_logic_cluster/lc_2/cen

T_5_9_wire_logic_cluster/lc_6/out
T_4_9_sp4_h_l_4
T_7_5_sp4_v_t_47
T_6_9_lc_trk_g2_2
T_6_9_wire_logic_cluster/lc_2/cen

T_5_9_wire_logic_cluster/lc_6/out
T_4_9_sp4_h_l_4
T_7_5_sp4_v_t_47
T_6_9_lc_trk_g2_2
T_6_9_wire_logic_cluster/lc_2/cen

T_5_9_wire_logic_cluster/lc_6/out
T_4_9_sp4_h_l_4
T_7_5_sp4_v_t_47
T_6_9_lc_trk_g2_2
T_6_9_wire_logic_cluster/lc_2/cen

T_5_9_wire_logic_cluster/lc_6/out
T_5_6_sp4_v_t_36
T_6_10_sp4_h_l_7
T_6_10_lc_trk_g0_2
T_6_10_wire_logic_cluster/lc_4/cen

T_5_9_wire_logic_cluster/lc_6/out
T_5_6_sp4_v_t_36
T_6_10_sp4_h_l_7
T_6_10_lc_trk_g0_2
T_6_10_wire_logic_cluster/lc_4/cen

T_5_9_wire_logic_cluster/lc_6/out
T_5_6_sp4_v_t_36
T_6_10_sp4_h_l_7
T_6_10_lc_trk_g0_2
T_6_10_wire_logic_cluster/lc_4/cen

T_5_9_wire_logic_cluster/lc_6/out
T_5_6_sp4_v_t_36
T_6_10_sp4_h_l_7
T_6_10_lc_trk_g0_2
T_6_10_wire_logic_cluster/lc_4/cen

End 

Net : shiftRegisterClkInstance.shiftRegisterLatchClkinstance.outputCounter13
T_5_9_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g0_7
T_5_10_wire_logic_cluster/lc_2/in_3

End 

Net : shiftRegisterClkInstance.shiftRegisterLatchClkinstance.counterZ0Z_1
T_6_9_wire_logic_cluster/lc_2/out
T_5_9_lc_trk_g2_2
T_5_9_wire_logic_cluster/lc_7/in_1

T_6_9_wire_logic_cluster/lc_2/out
T_5_10_lc_trk_g1_2
T_5_10_wire_logic_cluster/lc_0/in_1

T_6_9_wire_logic_cluster/lc_2/out
T_6_9_lc_trk_g3_2
T_6_9_wire_logic_cluster/lc_3/in_0

T_6_9_wire_logic_cluster/lc_2/out
T_6_9_lc_trk_g3_2
T_6_9_wire_logic_cluster/lc_2/in_3

T_6_9_wire_logic_cluster/lc_2/out
T_6_9_lc_trk_g3_2
T_6_9_wire_logic_cluster/lc_0/in_3

End 

Net : shiftRegisterClkInstance.shiftRegisterLatchClkinstance.counterZ0Z_2
T_6_9_wire_logic_cluster/lc_0/out
T_5_9_lc_trk_g3_0
T_5_9_wire_logic_cluster/lc_7/in_0

T_6_9_wire_logic_cluster/lc_0/out
T_6_10_lc_trk_g1_0
T_6_10_wire_logic_cluster/lc_7/in_0

T_6_9_wire_logic_cluster/lc_0/out
T_6_7_sp4_v_t_45
T_5_10_lc_trk_g3_5
T_5_10_wire_logic_cluster/lc_0/in_0

T_6_9_wire_logic_cluster/lc_0/out
T_6_9_lc_trk_g1_0
T_6_9_wire_logic_cluster/lc_0/in_1

End 

Net : shiftRegisterClkInstance.shiftRegisterLatchClkinstance.counterZ0Z_3
T_6_9_wire_logic_cluster/lc_3/out
T_5_9_lc_trk_g2_3
T_5_9_input_2_7
T_5_9_wire_logic_cluster/lc_7/in_2

T_6_9_wire_logic_cluster/lc_3/out
T_6_10_lc_trk_g1_3
T_6_10_wire_logic_cluster/lc_7/in_1

T_6_9_wire_logic_cluster/lc_3/out
T_5_10_lc_trk_g1_3
T_5_10_input_2_0
T_5_10_wire_logic_cluster/lc_0/in_2

T_6_9_wire_logic_cluster/lc_3/out
T_6_9_lc_trk_g0_3
T_6_9_input_2_3
T_6_9_wire_logic_cluster/lc_3/in_2

End 

Net : shiftRegisterClkInstance.shiftRegisterLatchClkinstance.counter_RNO_0Z0Z_3
T_6_10_wire_logic_cluster/lc_7/out
T_6_9_lc_trk_g1_7
T_6_9_wire_logic_cluster/lc_3/in_3

End 

Net : shiftRegisterClkInstance.feedBackCounterInstance.local1_i
T_5_10_wire_logic_cluster/lc_5/out
T_6_10_lc_trk_g1_5
T_6_10_wire_logic_cluster/lc_5/s_r

T_5_10_wire_logic_cluster/lc_5/out
T_6_10_lc_trk_g1_5
T_6_10_wire_logic_cluster/lc_5/s_r

T_5_10_wire_logic_cluster/lc_5/out
T_6_10_lc_trk_g1_5
T_6_10_wire_logic_cluster/lc_5/s_r

T_5_10_wire_logic_cluster/lc_5/out
T_6_10_lc_trk_g1_5
T_6_10_wire_logic_cluster/lc_5/s_r

End 

Net : shiftRegisterClkInstance.local1
T_5_10_wire_logic_cluster/lc_6/out
T_5_10_lc_trk_g2_6
T_5_10_wire_logic_cluster/lc_5/in_3

T_5_10_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g1_6
T_5_9_wire_logic_cluster/lc_4/in_3

End 

Net : shiftRegisterClkInstance.shiftRegisterLatchClkinstance.counterZ0Z_0
T_6_9_wire_logic_cluster/lc_1/out
T_6_10_lc_trk_g1_1
T_6_10_wire_logic_cluster/lc_7/in_3

T_6_9_wire_logic_cluster/lc_1/out
T_6_9_lc_trk_g3_1
T_6_9_wire_logic_cluster/lc_2/in_0

T_6_9_wire_logic_cluster/lc_1/out
T_6_9_lc_trk_g3_1
T_6_9_wire_logic_cluster/lc_0/in_0

T_6_9_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g1_1
T_5_10_wire_logic_cluster/lc_2/in_0

T_6_9_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g1_1
T_5_10_wire_logic_cluster/lc_1/in_3

T_6_9_wire_logic_cluster/lc_1/out
T_6_9_lc_trk_g3_1
T_6_9_wire_logic_cluster/lc_1/in_3

End 

Net : LATCH_CLK_c
T_5_10_wire_logic_cluster/lc_2/out
T_5_9_sp4_v_t_36
T_6_9_sp4_h_l_1
T_6_9_lc_trk_g0_4
T_6_9_wire_logic_cluster/lc_5/s_r

T_5_10_wire_logic_cluster/lc_2/out
T_5_9_sp4_v_t_36
T_6_9_sp4_h_l_1
T_6_9_lc_trk_g0_4
T_6_9_wire_logic_cluster/lc_5/s_r

T_5_10_wire_logic_cluster/lc_2/out
T_5_9_sp4_v_t_36
T_6_9_sp4_h_l_1
T_6_9_lc_trk_g0_4
T_6_9_wire_logic_cluster/lc_5/s_r

T_5_10_wire_logic_cluster/lc_2/out
T_5_9_sp4_v_t_36
T_6_9_sp4_h_l_1
T_6_9_lc_trk_g0_4
T_6_9_wire_logic_cluster/lc_5/s_r

T_5_10_wire_logic_cluster/lc_2/out
T_5_10_lc_trk_g0_2
T_5_10_input_2_2
T_5_10_wire_logic_cluster/lc_2/in_2

T_5_10_wire_logic_cluster/lc_2/out
T_5_8_sp12_v_t_23
T_6_8_sp12_h_l_0
T_18_8_sp12_h_l_0
T_27_8_sp4_h_l_11
T_31_8_sp4_h_l_7
T_33_4_span4_vert_t_13
T_33_6_lc_trk_g1_1
T_33_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : shiftRegisterClkInstance.shiftClkGeneratorInstance.counterZ0Z_0
T_5_9_wire_logic_cluster/lc_1/out
T_5_7_sp4_v_t_47
T_5_10_lc_trk_g1_7
T_5_10_wire_logic_cluster/lc_4/in_0

T_5_9_wire_logic_cluster/lc_1/out
T_5_9_lc_trk_g3_1
T_5_9_wire_logic_cluster/lc_2/in_0

T_5_9_wire_logic_cluster/lc_1/out
T_5_9_lc_trk_g3_1
T_5_9_wire_logic_cluster/lc_1/in_3

End 

Net : shiftRegisterClkInstance.shiftClkGeneratorInstance.counterZ0Z_1
T_5_9_wire_logic_cluster/lc_2/out
T_6_8_sp4_v_t_37
T_5_10_lc_trk_g0_0
T_5_10_input_2_4
T_5_10_wire_logic_cluster/lc_4/in_2

T_5_9_wire_logic_cluster/lc_2/out
T_5_9_lc_trk_g3_2
T_5_9_wire_logic_cluster/lc_2/in_1

End 

Net : shiftRegisterClkInstance.shiftRegisterLatchClkinstance.outputCounter_RNO_0Z0Z_0_cascade_
T_5_10_wire_logic_cluster/lc_0/ltout
T_5_10_wire_logic_cluster/lc_1/in_2

End 

Net : shiftRegisterClkInstance.shiftRegisterLatchClkinstance.outputCounterZ0Z_0
T_5_10_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g2_1
T_5_10_wire_logic_cluster/lc_0/in_3

T_5_10_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g2_1
T_5_10_wire_logic_cluster/lc_2/in_1

End 

Net : shiftRegisterClkInstance.feedBackCounterInstance.counterZ0Z_0
T_6_10_wire_logic_cluster/lc_3/out
T_6_10_lc_trk_g0_3
T_6_10_wire_logic_cluster/lc_0/in_1

T_6_10_wire_logic_cluster/lc_3/out
T_6_10_lc_trk_g0_3
T_6_10_wire_logic_cluster/lc_3/in_0

T_6_10_wire_logic_cluster/lc_3/out
T_6_10_lc_trk_g0_3
T_6_10_wire_logic_cluster/lc_4/in_3

T_6_10_wire_logic_cluster/lc_3/out
T_6_10_lc_trk_g0_3
T_6_10_wire_logic_cluster/lc_2/in_3

End 

Net : shiftRegisterClkInstance.feedBackCounterInstance.counter_RNO_0_0_3_cascade_
T_6_10_wire_logic_cluster/lc_0/ltout
T_6_10_wire_logic_cluster/lc_1/in_2

End 

Net : shiftRegisterClkInstance.feedBackCounterInstance.counterZ0Z_2
T_6_10_wire_logic_cluster/lc_2/out
T_6_10_lc_trk_g2_2
T_6_10_input_2_0
T_6_10_wire_logic_cluster/lc_0/in_2

T_6_10_wire_logic_cluster/lc_2/out
T_6_10_lc_trk_g3_2
T_6_10_wire_logic_cluster/lc_2/in_1

End 

Net : shiftRegisterClkInstance.feedBackCounterInstance.counterZ0Z_3
T_6_10_wire_logic_cluster/lc_1/out
T_6_10_lc_trk_g2_1
T_6_10_wire_logic_cluster/lc_0/in_3

T_6_10_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g3_1
T_5_10_wire_logic_cluster/lc_6/in_0

T_6_10_wire_logic_cluster/lc_1/out
T_6_10_lc_trk_g2_1
T_6_10_wire_logic_cluster/lc_1/in_0

End 

Net : shiftRegisterClkInstance.feedBackCounterInstance.counterZ0Z_1
T_6_10_wire_logic_cluster/lc_4/out
T_6_10_lc_trk_g0_4
T_6_10_wire_logic_cluster/lc_2/in_0

T_6_10_wire_logic_cluster/lc_4/out
T_6_10_lc_trk_g1_4
T_6_10_wire_logic_cluster/lc_4/in_1

T_6_10_wire_logic_cluster/lc_4/out
T_6_10_lc_trk_g0_4
T_6_10_wire_logic_cluster/lc_1/in_3

End 

Net : RESET_c_i
T_6_10_wire_logic_cluster/lc_6/out
T_6_8_sp4_v_t_41
T_5_10_lc_trk_g0_4
T_5_10_wire_logic_cluster/lc_5/s_r

T_6_10_wire_logic_cluster/lc_6/out
T_6_8_sp4_v_t_41
T_5_10_lc_trk_g0_4
T_5_10_wire_logic_cluster/lc_5/s_r

T_6_10_wire_logic_cluster/lc_6/out
T_6_8_sp4_v_t_41
T_5_10_lc_trk_g0_4
T_5_10_wire_logic_cluster/lc_5/s_r

T_6_10_wire_logic_cluster/lc_6/out
T_6_8_sp4_v_t_41
T_5_10_lc_trk_g0_4
T_5_10_wire_logic_cluster/lc_5/s_r

End 

Net : BUTTON_c
T_0_3_wire_io_cluster/io_1/D_IN_0
T_0_3_span4_horz_36
T_1_3_sp4_v_t_43
T_2_7_sp4_h_l_0
T_5_7_sp4_v_t_37
T_5_9_lc_trk_g2_0
T_5_9_input_2_4
T_5_9_wire_logic_cluster/lc_4/in_2

End 

Net : CLOCK_16_0_c_g
T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_9_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_9_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_9_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_9_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_9_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_9_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_9_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_9_wire_logic_cluster/lc_3/clk

End 

Net : CLOCK_16_ibuf_gb_io_gb_input
T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_28_span4_vert_t_12
T_0_24_span4_vert_t_12
T_0_20_span4_vert_t_12
T_0_16_span4_vert_t_12
T_0_17_lc_trk_g1_4
T_0_17_wire_gbuf/in

End 

Net : RESET_c
T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_16
T_4_8_sp12_v_t_23
T_4_10_sp4_v_t_43
T_5_10_sp4_h_l_6
T_6_10_lc_trk_g3_6
T_6_10_wire_logic_cluster/lc_6/in_3

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_16
T_4_8_sp12_v_t_23
T_4_10_sp4_v_t_43
T_5_10_sp4_h_l_6
T_6_10_lc_trk_g2_6
T_6_10_wire_logic_cluster/lc_3/in_3

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_16
T_4_8_sp12_v_t_23
T_4_10_sp4_v_t_43
T_5_10_sp4_h_l_6
T_6_10_lc_trk_g2_6
T_6_10_wire_logic_cluster/lc_4/in_0

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_16
T_4_8_sp12_v_t_23
T_4_10_sp4_v_t_43
T_5_10_sp4_h_l_6
T_6_10_lc_trk_g2_6
T_6_10_input_2_2
T_6_10_wire_logic_cluster/lc_2/in_2

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_16
T_4_8_sp12_v_t_23
T_4_10_sp4_v_t_43
T_5_10_sp4_h_l_6
T_6_10_lc_trk_g2_6
T_6_10_wire_logic_cluster/lc_1/in_1

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_16
T_4_8_sp12_v_t_23
T_4_10_sp4_v_t_43
T_5_10_sp4_h_l_6
T_6_10_lc_trk_g2_6
T_6_10_wire_logic_cluster/lc_0/in_0

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_16
T_2_20_sp4_h_l_11
T_5_16_sp4_v_t_46
T_5_12_sp4_v_t_42
T_5_8_sp4_v_t_38
T_5_9_lc_trk_g2_6
T_5_9_wire_logic_cluster/lc_4/in_0

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_16
T_2_20_sp4_h_l_11
T_5_16_sp4_v_t_46
T_5_12_sp4_v_t_42
T_5_8_sp4_v_t_38
T_5_9_lc_trk_g2_6
T_5_9_wire_logic_cluster/lc_1/in_1

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_16
T_2_20_sp4_h_l_11
T_5_16_sp4_v_t_46
T_5_12_sp4_v_t_42
T_5_8_sp4_v_t_38
T_5_9_lc_trk_g2_6
T_5_9_input_2_2
T_5_9_wire_logic_cluster/lc_2/in_2

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_16
T_2_20_sp4_h_l_11
T_5_16_sp4_v_t_46
T_5_12_sp4_v_t_42
T_5_8_sp4_v_t_38
T_5_9_lc_trk_g2_6
T_5_9_wire_logic_cluster/lc_3/in_1

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_16
T_2_20_sp4_h_l_11
T_5_16_sp4_v_t_46
T_5_12_sp4_v_t_42
T_5_8_sp4_v_t_38
T_5_9_lc_trk_g2_6
T_5_9_wire_logic_cluster/lc_6/in_0

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_16
T_4_8_sp12_v_t_23
T_4_10_sp4_v_t_43
T_5_10_sp4_h_l_6
T_6_10_lc_trk_g3_6
T_6_10_input_2_7
T_6_10_wire_logic_cluster/lc_7/in_2

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_16
T_4_8_sp12_v_t_23
T_5_8_sp12_h_l_0
T_4_8_sp4_h_l_1
T_7_8_sp4_v_t_36
T_6_9_lc_trk_g2_4
T_6_9_wire_logic_cluster/lc_1/in_1

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_16
T_4_8_sp12_v_t_23
T_5_8_sp12_h_l_0
T_4_8_sp4_h_l_1
T_7_8_sp4_v_t_36
T_6_9_lc_trk_g2_4
T_6_9_input_2_2
T_6_9_wire_logic_cluster/lc_2/in_2

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_16
T_4_8_sp12_v_t_23
T_5_8_sp12_h_l_0
T_4_8_sp4_h_l_1
T_7_8_sp4_v_t_36
T_6_9_lc_trk_g2_4
T_6_9_input_2_0
T_6_9_wire_logic_cluster/lc_0/in_2

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_16
T_4_8_sp12_v_t_23
T_5_8_sp12_h_l_0
T_4_8_sp4_h_l_1
T_7_8_sp4_v_t_36
T_6_9_lc_trk_g2_4
T_6_9_wire_logic_cluster/lc_3/in_1

End 

