<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/impl_1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file 'C:/lscc/radiant/2024.2/cae_library/synthesis/verilog/iCE40UP.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/lab3_ek.sv'
WARNING <2043208> - C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/lab3_ek.sv(24,29-24,38) (VERI-1208) literal value 'd150000 truncated to fit in 7 bits
INFO <2044561> - C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/lab3_ek.sv(40,22-40,23) (VERI-2561) undeclared symbol 's', assumed default net type 'wire'
INFO <2044561> - C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/lab3_ek.sv(41,47-41,55) (VERI-2561) undeclared symbol 'clk_scan', assumed default net type 'wire'
INFO <2044561> - C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/lab3_ek.sv(41,57-41,66) (VERI-2561) undeclared symbol 'SCANNER_F', assumed default net type 'wire'
INFO <2044561> - C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/lab3_ek.sv(44,19-44,28) (VERI-2561) undeclared symbol 'key_press', assumed default net type 'wire'
INFO <2044561> - C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/lab3_ek.sv(44,30-44,37) (VERI-2561) undeclared symbol 'R_press', assumed default net type 'wire'
INFO <2044561> - C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/lab3_ek.sv(44,39-44,44) (VERI-2561) undeclared symbol 'C_val', assumed default net type 'wire'
INFO <2044561> - C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/lab3_ek.sv(44,46-44,48) (VERI-2561) undeclared symbol 's1', assumed default net type 'wire'
INFO <2044561> - C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/lab3_ek.sv(44,50-44,52) (VERI-2561) undeclared symbol 's2', assumed default net type 'wire'
(VERI-1482) Analyzing Verilog file 'C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/sevseg.sv'
(VERI-1482) Analyzing Verilog file 'C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/counter.sv'
(VERI-1482) Analyzing Verilog file 'C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/scanner.sv'
(VERI-1482) Analyzing Verilog file 'C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/numberbank.sv'
(VERI-1482) Analyzing Verilog file 'C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_numberbank.sv'
(VERI-1482) Analyzing Verilog file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v'
INFO <2043328> - C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v(1,10-1,24) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_addsub.v'
INFO <2043328> - C:/lscc/radiant/2024.2/ip/pmi/pmi_addsub.v(40,10-40,57) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.2/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v'
INFO <2044320> - C:/lscc/radiant/2024.2/ip/pmi/pmi_addsub.v(40,10-40,57) (VERI-2320) back to file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_addsub.v'
INFO <2044320> - C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v(1,10-1,24) (VERI-2320) back to file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v'
INFO <2043328> - C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v(2,10-2,21) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_add.v'
INFO <2043328> - C:/lscc/radiant/2024.2/ip/pmi/pmi_add.v(50,10-50,44) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.2/ip/pmi/../common/adder/rtl/lscc_adder.v'
INFO <2044320> - C:/lscc/radiant/2024.2/ip/pmi/pmi_add.v(50,10-50,44) (VERI-2320) back to file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_add.v'
INFO <2044320> - C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v(2,10-2,21) (VERI-2320) back to file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v'
INFO <2043328> - C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v(3,10-3,30) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_complex_mult.v'
INFO <2043328> - C:/lscc/radiant/2024.2/ip/pmi/pmi_complex_mult.v(52,10-52,58) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.2/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v'
INFO <2044320> - C:/lscc/radiant/2024.2/ip/pmi/pmi_complex_mult.v(52,10-52,58) (VERI-2320) back to file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_complex_mult.v'
INFO <2044320> - C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v(3,10-3,30) (VERI-2320) back to file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v'
INFO <2043328> - C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v(4,10-4,25) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_counter.v'
INFO <2043328> - C:/lscc/radiant/2024.2/ip/pmi/pmi_counter.v(39,10-39,45) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.2/ip/pmi/../common/counter/rtl/lscc_cntr.v'
INFO <2044320> - C:/lscc/radiant/2024.2/ip/pmi/pmi_counter.v(39,10-39,45) (VERI-2320) back to file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_counter.v'
INFO <2044320> - C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v(4,10-4,25) (VERI-2320) back to file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v'
INFO <2043328> - C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v(5,10-5,22) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v'
INFO <2043328> - C:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v(44,10-44,42) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v'
INFO <2044320> - C:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v(44,10-44,42) (VERI-2320) back to file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v'
INFO <2044320> - C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v(5,10-5,22) (VERI-2320) back to file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v'
INFO <2043328> - C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v(6,10-6,25) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_fifo_dc.v'
INFO <2043328> - C:/lscc/radiant/2024.2/ip/pmi/pmi_fifo_dc.v(47,10-47,48) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.2/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v'
INFO <2044320> - C:/lscc/radiant/2024.2/ip/pmi/pmi_fifo_dc.v(47,10-47,48) (VERI-2320) back to file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_fifo_dc.v'
INFO <2044320> - C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v(6,10-6,25) (VERI-2320) back to file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v'
INFO <2043328> - C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v(7,10-7,21) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_mac.v'
INFO <2043328> - C:/lscc/radiant/2024.2/ip/pmi/pmi_mac.v(52,10-52,64) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.2/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v'
INFO <2044320> - C:/lscc/radiant/2024.2/ip/pmi/pmi_mac.v(52,10-52,64) (VERI-2320) back to file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_mac.v'
INFO <2044320> - C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v(7,10-7,21) (VERI-2320) back to file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v'
INFO <2043328> - C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v(8,10-8,31) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsubsum.v'
INFO <2043328> - C:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsubsum.v(53,10-53,66) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.2/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v'
INFO <2044320> - C:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsubsum.v(53,10-53,66) (VERI-2320) back to file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsubsum.v'
INFO <2044320> - C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v(8,10-8,31) (VERI-2320) back to file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v'
INFO <2043328> - C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v(9,10-9,28) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsub.v'
INFO <2043328> - C:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsub.v(52,10-52,58) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.2/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v'
INFO <2044320> - C:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsub.v(52,10-52,58) (VERI-2320) back to file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsub.v'
INFO <2044320> - C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v(9,10-9,28) (VERI-2320) back to file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v'
INFO <2043328> - C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v(10,10-10,22) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_mult.v'
INFO <2043328> - C:/lscc/radiant/2024.2/ip/pmi/pmi_mult.v(51,10-51,54) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.2/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v'
INFO <2044320> - C:/lscc/radiant/2024.2/ip/pmi/pmi_mult.v(51,10-51,54) (VERI-2320) back to file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_mult.v'
INFO <2044320> - C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v(10,10-10,22) (VERI-2320) back to file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v'
INFO <2043328> - C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v(11,10-11,24) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp.v'
INFO <2043328> - C:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp.v(48,10-48,46) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.2/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v'
INFO <2044320> - C:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp.v(48,10-48,46) (VERI-2320) back to file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp.v'
INFO <2044320> - C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v(11,10-11,24) (VERI-2320) back to file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v'
INFO <2043328> - C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v(12,10-12,24) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq.v'
INFO <2043328> - C:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq.v(45,10-45,46) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.2/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v'
INFO <2044320> - C:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq.v(45,10-45,46) (VERI-2320) back to file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq.v'
INFO <2044320> - C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v(12,10-12,24) (VERI-2320) back to file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v'
INFO <2043328> - C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v(13,10-13,21) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_rom.v'
INFO <2043328> - C:/lscc/radiant/2024.2/ip/pmi/pmi_rom.v(45,10-45,40) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.2/ip/pmi/../common/rom/rtl/lscc_rom.v'
INFO <2044320> - C:/lscc/radiant/2024.2/ip/pmi/pmi_rom.v(45,10-45,40) (VERI-2320) back to file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_rom.v'
INFO <2044320> - C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v(13,10-13,21) (VERI-2320) back to file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v'
INFO <2043328> - C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v(14,10-14,21) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_sub.v'
INFO <2043328> - C:/lscc/radiant/2024.2/ip/pmi/pmi_sub.v(50,10-50,54) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.2/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v'
INFO <2044320> - C:/lscc/radiant/2024.2/ip/pmi/pmi_sub.v(50,10-50,54) (VERI-2320) back to file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_sub.v'
INFO <2044320> - C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v(14,10-14,21) (VERI-2320) back to file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v'
INFO <2043328> - C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v(15,10-15,27) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp_be.v'
INFO <2043328> - C:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp_be.v(49,10-49,46) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.2/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v'
INFO <2044320> - C:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp_be.v(49,10-49,46) (VERI-2320) back to file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp_be.v'
INFO <2044320> - C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v(15,10-15,27) (VERI-2320) back to file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v'
INFO <2043328> - C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v(16,10-16,27) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq_be.v'
INFO <2043328> - C:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq_be.v(45,10-45,46) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.2/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v'
INFO <2044320> - C:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq_be.v(45,10-45,46) (VERI-2320) back to file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq_be.v'
INFO <2044320> - C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v(16,10-16,27) (VERI-2320) back to file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v'
INFO <2043328> - C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v(17,10-17,21) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_dsp.v'
INFO <2044320> - C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v(17,10-17,21) (VERI-2320) back to file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v'
INFO <2043018> - C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/lab3_ek.sv(9,8-9,11) (VERI-1018) compiling module 'top'
WARNING <2043063> - C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/lab3_ek.sv(44,2-44,54) (VERI-1063) instantiating unknown module 'number_bank'
WARNING <2043330> - C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/lab3_ek.sv(40,22-40,23) (VERI-1330) actual bit length 1 differs from formal bit length 4 for port 's'
WARNING <2043330> - C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/lab3_ek.sv(45,24-45,30) (VERI-1330) actual bit length 4 differs from formal bit length 1 for port 'reset'
WARNING <2043330> - C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/lab3_ek.sv(45,32-45,49) (VERI-1330) actual bit length 24 differs from formal bit length 4 for port 'R'
WARNING <2043330> - C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/lab3_ek.sv(45,51-45,52) (VERI-1330) actual bit length 4 differs from formal bit length 24 for port 'bounce_cycle_wait'
WARNING <2043330> - C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/lab3_ek.sv(45,54-45,61) (VERI-1330) actual bit length 1 differs from formal bit length 4 for port 'C'
WARNING <2043330> - C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/lab3_ek.sv(45,63-45,72) (VERI-1330) actual bit length 1 differs from formal bit length 4 for port 'R_press'
ERROR <2043182> - C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/lab3_ek.sv(41,2-41,68) (VERI-1182) 'counter' requires 4 arguments
WARNING <2043927> - C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/lab3_ek.sv(45,2-45,74) (VERI-1927) port 'key_press' remains unconnected for this instance
INFO <2043018> - C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_numberbank.sv(8,8-8,28) (VERI-1018) compiling module 'testbench_numberbank'
Done: design load finished with (1) errors, and (9) warnings

</PRE></BODY></HTML>