********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-07-03.13:21:56
COMMAND: -cd verilog/src/unisims SYSMONE4.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l SYSMONE4.v.log

[ERR:UH0700] SYSMONE4.v:32: Unsupported expression "<n<> u<0> t<Null_rule> p<69795> s<69794> l<32>> `timescale 1ps / 1ps
".

[ERR:UH0700] SYSMONE4.v:32: Unsupported expression "<n<> u<3> t<Description> p<69794> c<2> s<6> l<32>> `timescale 1ps / 1ps
".

[NTE:CP0309] SYSMONE4.v:118: Implicit port type (wire) for "ADC_DATA",
there are 15 more instances of this message.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 1

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

