INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Jul 20 05:35:41 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : matrix
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.182ns  (required time - arrival time)
  Source:                 tehb1/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 0.825ns (18.289%)  route 3.686ns (81.711%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 6.510 - 6.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=625, unset)          0.537     0.537    tehb1/clk
                         FDCE                                         r  tehb1/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175     0.712 r  tehb1/data_reg_reg[0]/Q
                         net (fo=7, unplaced)         0.451     1.163    tehb1/Q[0]
                         LUT3 (Prop_lut3_I0_O)        0.123     1.286 r  tehb1/q2_reg_i_7/O
                         net (fo=5, unplaced)         0.298     1.584    tehb1/A[0]
                         LUT6 (Prop_lut6_I0_O)        0.043     1.627 r  tehb1/data_reg[3]_i_2/O
                         net (fo=6, unplaced)         0.302     1.929    tehb1/data_reg_reg[1]_0
                         LUT6 (Prop_lut6_I0_O)        0.043     1.972 r  tehb1/data_reg[4]_i_2/O
                         net (fo=3, unplaced)         0.288     2.260    tehb1/data_reg_reg[3]_0
                         LUT4 (Prop_lut4_I0_O)        0.043     2.303 r  tehb1/dataOutArray[0]0_carry_i_5__0/O
                         net (fo=1, unplaced)         0.000     2.303    cmpi3/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     2.486 f  cmpi3/dataOutArray[0]0_carry/CO[3]
                         net (fo=22, unplaced)        0.690     3.176    tehb1/O133[0]
                         LUT5 (Prop_lut5_I0_O)        0.043     3.219 f  tehb1/data_reg[0]_i_2__1/O
                         net (fo=9, unplaced)         0.311     3.530    control_merge8/oehb1/data_reg_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.043     3.573 r  control_merge8/oehb1/Memory_reg[7][0]_srl8_i_1/O
                         net (fo=17, unplaced)        0.326     3.899    control_merge8/fork_C1/generateBlocks[1].regblock/reg_value_reg_14
                         LUT6 (Prop_lut6_I3_O)        0.043     3.942 r  control_merge8/fork_C1/generateBlocks[1].regblock/reg_value_i_5__0/O
                         net (fo=2, unplaced)         0.418     4.360    control_merge8/oehb1/reg_value_reg_9
                         LUT6 (Prop_lut6_I1_O)        0.043     4.403 r  control_merge8/oehb1/full_reg_i_2__0/O
                         net (fo=5, unplaced)         0.298     4.701    fork5/generateBlocks[0].regblock/data_reg_reg[5]_1
                         LUT6 (Prop_lut6_I5_O)        0.043     4.744 r  fork5/generateBlocks[0].regblock/data_reg[5]_i_1/O
                         net (fo=6, unplaced)         0.304     5.048    tehb1/data_reg_reg[5]_1[0]
                         FDCE                                         r  tehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=625, unset)          0.510     6.510    tehb1/clk
                         FDCE                                         r  tehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     6.510    
                         clock uncertainty           -0.035     6.475    
                         FDCE (Setup_fdce_C_CE)      -0.245     6.230    tehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.230    
                         arrival time                          -5.048    
  -------------------------------------------------------------------
                         slack                                  1.182    




report_timing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2495.383 ; gain = 220.887 ; free physical = 204856 ; free virtual = 247706
