#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jul 31 15:29:34 2023
# Process ID: 20040
# Current directory: C:/Users/mafassi/Desktop/lastMODIF
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4640 C:\Users\mafassi\Desktop\lastMODIF\Microblaze5.xpr
# Log file: C:/Users/mafassi/Desktop/lastMODIF/vivado.log
# Journal file: C:/Users/mafassi/Desktop/lastMODIF\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.xpr
reset_run design_1_uart_axifull_0_3_synth_1
launch_runs design_1_uart_axifull_0_3_synth_1
wait_on_run design_1_uart_axifull_0_3_synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axifull_0_3_synth_1
wait_on_run design_1_uart_axifull_0_3_synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
reset_run design_1_uart_axifull_0_3_synth_1
launch_runs design_1_uart_axifull_0_3_synth_1
wait_on_run design_1_uart_axifull_0_3_synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axifull_0_3_synth_1
wait_on_run design_1_uart_axifull_0_3_synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
reset_run design_1_uart_axifull_0_3_synth_1
launch_runs design_1_uart_axifull_0_3_synth_1
wait_on_run design_1_uart_axifull_0_3_synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_TestingV6.xsa
close_design
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_TestingV6.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a15t_0]
current_hw_device [get_hw_devices xc7a15t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a15t_0] 0]
open_project C:/Users/mafassi/Desktop/new08Copie/Microblaze5/Microblaze5.xpr
current_project Microblaze5
close_hw_manager
current_project Microblaze5(2)
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a15t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a15t_0] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7a15t_0] -mem_dev [lindex [get_cfgmem_parts {mx25l3233f-spi-x1_x2_x4}] 0]
close_project
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a15t_0]
current_hw_device [get_hw_devices xc7a15t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a15t_0] 0]
create_hw_cfgmem -hw_device [lindex [get_hw_devices xc7a15t_0] 0] [lindex [get_cfgmem_parts {mx25l3233f-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
write_cfgmem  -format bin -size 4 -interface SPIx1 -loaddata {up 0x000E0000 "C:/Users/mafassi/Desktop/csv format-20230601T073237Z-001/new/csvtobin/csvtobin/output.bin" } -file "C:/Users/mafassi/Desktop/lastMODIF/file_into_mem.bin"
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/mafassi/Desktop/lastMODIF/file_into_mem.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.ERASE  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/mafassi/Desktop/lastMODIF/file_into_mem.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.ERASE  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/mafassi/Desktop/lastMODIF/file_into_mem.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/mafassi/Desktop/lastMODIF/file_into_mem.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a15t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a15t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a15t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0];
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
endgroup
refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0]
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_TestingV7.xsa
close_hw_manager
open_bd_design {C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.C_SPI_MEMORY {4}] [get_bd_cells axi_quad_spi_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_axi_quad_spi_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.tmp/uart_axifull_v1_0_project {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml}
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0}
report_ip_status -name ip_status 
upgrade_ip -vlnv Laudren.local:user:uart_axifull:1.0 [get_ips  design_1_uart_axifull_0_3] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_uart_axifull_0_3] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_uart_axifull_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axifull_0_3_synth_1 design_1_auto_pc_0_synth_1 -jobs 10
wait_on_run design_1_uart_axifull_0_3_synth_1
wait_on_run design_1_auto_pc_0_synth_1
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_TestingV8.xsa
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.tmp/uart_axifull_v1_0_project {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0}
report_ip_status -name ip_status 
upgrade_ip -vlnv Laudren.local:user:uart_axifull:1.0 [get_ips  design_1_uart_axifull_0_3] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_uart_axifull_0_3] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_uart_axifull_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axifull_0_3_synth_1 -jobs 10
wait_on_run design_1_uart_axifull_0_3_synth_1
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_Testing_13MHz.xsa
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {94.98305} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {100.07143} CONFIG.MMCM_CLKFBOUT_MULT_F {58.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {7.375} CONFIG.MMCM_CLKOUT1_DIVIDE {7} CONFIG.CLKOUT1_JITTER {508.522} CONFIG.CLKOUT1_PHASE_ERROR {645.797} CONFIG.CLKOUT2_JITTER {505.292} CONFIG.CLKOUT2_PHASE_ERROR {645.797}] [get_bd_cells clk_wiz_1]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_clk_wiz_1_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_13_54Mhz.xsa
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.tmp/uart_axifull_v1_0_project {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml}
update_compile_order -fileset sources_1
current_project Microblaze5
startgroup
create_bd_port -dir O -type clk clk_out1
connect_bd_net [get_bd_pins /clk_wiz_1/clk_out1] [get_bd_ports clk_out1]
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_13_54Mhz_vlk_out.xsa
current_project uart_axifull_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 8 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {96} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {100} CONFIG.MMCM_CLKFBOUT_MULT_F {50.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.250} CONFIG.MMCM_CLKOUT1_DIVIDE {6} CONFIG.CLKOUT1_JITTER {574.205} CONFIG.CLKOUT1_PHASE_ERROR {613.025} CONFIG.CLKOUT2_JITTER {571.161} CONFIG.CLKOUT2_PHASE_ERROR {613.025}] [get_bd_cells clk_wiz_1]
endgroup
report_ip_status -name ip_status 
upgrade_ip -vlnv Laudren.local:user:uart_axifull:1.0 [get_ips  design_1_uart_axifull_0_3] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_uart_axifull_0_3] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_dlmb_bram_if_cntlr_0] }
catch { [ delete_ip_run [get_ips -all design_1_dlmb_bram_if_cntlr_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_v10_0] }
catch { [ delete_ip_run [get_ips -all design_1_dlmb_v10_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_bram_if_cntlr_0] }
catch { [ delete_ip_run [get_ips -all design_1_ilmb_bram_if_cntlr_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_v10_0] }
catch { [ delete_ip_run [get_ips -all design_1_ilmb_v10_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_0] }
catch { [ delete_ip_run [get_ips -all design_1_microblaze_0_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_axi_intc_0] }
catch { [ delete_ip_run [get_ips -all design_1_microblaze_0_axi_intc_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { [ delete_ip_run [get_ips -all design_1_xbar_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_rst_clk_wiz_1_100M_0] }
catch { [ delete_ip_run [get_ips -all design_1_rst_clk_wiz_1_100M_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_uart_axifull_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_clk_wiz_1_0_synth_1 design_1_uart_axifull_0_3_synth_1 -jobs 10
wait_on_run design_1_clk_wiz_1_0_synth_1
wait_on_run design_1_uart_axifull_0_3_synth_1
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_16Mhz.xsa
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.tmp/uart_axifull_v1_0_project {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 9 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0}
report_ip_status -name ip_status 
upgrade_ip -vlnv Laudren.local:user:uart_axifull:1.0 [get_ips  design_1_uart_axifull_0_3] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_uart_axifull_0_3] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_uart_axifull_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axifull_0_3_synth_1 -jobs 10
wait_on_run design_1_uart_axifull_0_3_synth_1
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
startgroup
make_bd_pins_external  [get_bd_pins uart_axifull_0/baudrate_out]
endgroup
set_property name baudrate_out [get_bd_ports baudrate_out_0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
report_ip_status -name ip_status 
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_Baudrta_and_Clk_OUT.xsa
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.tmp/uart_axifull_v1_0_project {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 10 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0}
report_ip_status -name ip_status 
upgrade_ip -vlnv Laudren.local:user:uart_axifull:1.0 [get_ips  design_1_uart_axifull_0_3] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_uart_axifull_0_3] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_uart_axifull_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axifull_0_3_synth_1 -jobs 10
wait_on_run design_1_uart_axifull_0_3_synth_1
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_addedPARITY_V1.xsa
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.tmp/uart_axifull_v1_0_project {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 11 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0}
startgroup
endgroup
report_ip_status -name ip_status 
upgrade_ip -vlnv Laudren.local:user:uart_axifull:1.0 [get_ips  design_1_uart_axifull_0_3] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_uart_axifull_0_3] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_uart_axifull_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axifull_0_3_synth_1 -jobs 10
wait_on_run design_1_uart_axifull_0_3_synth_1
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_addedPARITY_V2.xsa
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.tmp/uart_axifull_v1_0_project {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 12 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0}
report_ip_status -name ip_status 
upgrade_ip -vlnv Laudren.local:user:uart_axifull:1.0 [get_ips  design_1_uart_axifull_0_3] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_uart_axifull_0_3] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_uart_axifull_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axifull_0_3_synth_1 -jobs 10
wait_on_run design_1_uart_axifull_0_3_synth_1
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_addedPARITY_V3.xsa
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.tmp/uart_axifull_v1_0_project {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 13 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0}
report_ip_status -name ip_status 
upgrade_ip -vlnv Laudren.local:user:uart_axifull:1.0 [get_ips  design_1_uart_axifull_0_3] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_uart_axifull_0_3] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_uart_axifull_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axifull_0_3_synth_1 -jobs 10
wait_on_run design_1_uart_axifull_0_3_synth_1
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_addedPARITY_V4_220K.xsa
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.tmp/uart_axifull_v1_0_project {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 14 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0}
report_ip_status -name ip_status 
upgrade_ip -vlnv Laudren.local:user:uart_axifull:1.0 [get_ips  design_1_uart_axifull_0_3] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_uart_axifull_0_3] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_uart_axifull_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axifull_0_3_synth_1 -jobs 10
wait_on_run design_1_uart_axifull_0_3_synth_1
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_addedPARITY_V5.xsa
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.tmp/uart_axifull_v1_0_project {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sim_1/uart_tx_tb.vhd w ]
add_files -fileset sim_1 C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sim_1/uart_tx_tb.vhd
update_compile_order -fileset sim_1
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top uart_tx_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
set_property library xil_defaultlib [get_files  {{c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/hdl/uart_tx.vhd}}]
launch_simulation
source uart_tx_tb.tcl
close_sim
launch_simulation
source uart_tx_tb.tcl
close_sim
launch_simulation
source uart_tx_tb.tcl
close_sim
launch_simulation
source uart_tx_tb.tcl
close_sim
launch_simulation
source uart_tx_tb.tcl
close_sim
launch_simulation
source uart_tx_tb.tcl
run 50000 ps
run 50000 ps
run all
close_sim
launch_simulation
source uart_tx_tb.tcl
close_sim
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
set_property is_enabled false [get_files  C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sim_1/uart_tx_tb.vhd]
set_property source_mgmt_mode DisplayOnly [current_project]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 15 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv Laudren.local:user:uart_axifull:1.0 [get_ips  design_1_uart_axifull_0_3] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_uart_axifull_0_3] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_uart_axifull_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axifull_0_3_synth_1 -jobs 10
wait_on_run design_1_uart_axifull_0_3_synth_1
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/lastMODIF/XSA_Design_addedPARITY_V6_220K.xsa
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.tmp/uart_axifull_v1_0_project {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml}
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.tmp/uart_axifull_v1_0_project {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml}
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.tmp/uart_axifull_v1_0_project {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml}
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.tmp/uart_axifull_v1_0_project {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml}
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory C:/Users/mafassi/Desktop/lastMODIF/Microblaze5.tmp/uart_axifull_v1_0_project {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml}
