[{"label": "add (PowerISA)", "url": "powerisa/add/", "summary": "Adds the contents of two registers.", "arch": "PowerISA"}, {"label": "addc (PowerISA)", "url": "powerisa/addc/", "summary": "Adds two registers and updates the Carry Architecture (CA) bit.", "arch": "PowerISA"}, {"label": "adde (PowerISA)", "url": "powerisa/adde/", "summary": "Adds two registers plus the current Carry bit.", "arch": "PowerISA"}, {"label": "addi (PowerISA)", "url": "powerisa/addi/", "summary": "Adds a 16-bit signed immediate value to a register.", "arch": "PowerISA"}, {"label": "addic (PowerISA)", "url": "powerisa/addic/", "summary": "Adds an immediate to a register and updates the Carry bit.", "arch": "PowerISA"}, {"label": "addic. (PowerISA)", "url": "powerisa/addic_/", "summary": "Adds an immediate, updates Carry, and updates Condition Register Field 0 (CR0).", "arch": "PowerISA"}, {"label": "addis (PowerISA)", "url": "powerisa/addis/", "summary": "Adds a 16-bit immediate shifted left by 16 bits to a register.", "arch": "PowerISA"}, {"label": "addme (PowerISA)", "url": "powerisa/addme/", "summary": "Adds a register, -1, and the Carry bit.", "arch": "PowerISA"}, {"label": "addze (PowerISA)", "url": "powerisa/addze/", "summary": "Adds a register, 0, and the Carry bit.", "arch": "PowerISA"}, {"label": "and (PowerISA)", "url": "powerisa/and/", "summary": "Performs a bitwise AND between two registers.", "arch": "PowerISA"}, {"label": "andc (PowerISA)", "url": "powerisa/andc/", "summary": "Performs a bitwise AND between RS and the one's complement of RB.", "arch": "PowerISA"}, {"label": "andi. (PowerISA)", "url": "powerisa/andi_/", "summary": "Performs a bitwise AND between a register and a 16-bit unsigned immediate (zero-extended). Always updates CR0.", "arch": "PowerISA"}, {"label": "andis. (PowerISA)", "url": "powerisa/andis_/", "summary": "Performs a bitwise AND between a register and a 16-bit immediate shifted left by 16 bits. Always updates CR0.", "arch": "PowerISA"}, {"label": "b (PowerISA)", "url": "powerisa/b/", "summary": "Unconditionally branches to a target address relative to the current instruction pointer.", "arch": "PowerISA"}, {"label": "ba (PowerISA)", "url": "powerisa/ba/", "summary": "Unconditionally branches to an absolute address.", "arch": "PowerISA"}, {"label": "bl (PowerISA)", "url": "powerisa/bl/", "summary": "Branches to a target address and saves the return address (CIA + 4) in the Link Register (LR). Used for function calls.", "arch": "PowerISA"}, {"label": "bc (PowerISA)", "url": "powerisa/bc/", "summary": "Branches conditionally based on the Count Register (CTR) and/or a bit in the Condition Register (CR).", "arch": "PowerISA"}, {"label": "bclr (PowerISA)", "url": "powerisa/bclr/", "summary": "Branches to the address in the Link Register (LR) if the condition is met. Used for function returns.", "arch": "PowerISA"}, {"label": "bcctr (PowerISA)", "url": "powerisa/bcctr/", "summary": "Branches to the address in the Count Register (CTR) if the condition is met. Used for computed jumps and switch statements.", "arch": "PowerISA"}, {"label": "bpermd (PowerISA)", "url": "powerisa/bpermd/", "summary": "Permutes bits from RS based on the index values in RB. Highly optimized for bit shuffling.", "arch": "PowerISA"}, {"label": "cmp (PowerISA)", "url": "powerisa/cmp/", "summary": "Compares two registers as signed integers and records the result in the specified Condition Register Field.", "arch": "PowerISA"}, {"label": "cmpi (PowerISA)", "url": "powerisa/cmpi/", "summary": "Compares a register to a 16-bit signed immediate.", "arch": "PowerISA"}, {"label": "cmpl (PowerISA)", "url": "powerisa/cmpl/", "summary": "Compares two registers as unsigned integers.", "arch": "PowerISA"}, {"label": "cmpli (PowerISA)", "url": "powerisa/cmpli/", "summary": "Compares a register to a 16-bit unsigned immediate.", "arch": "PowerISA"}, {"label": "cntlzw (PowerISA)", "url": "powerisa/cntlzw/", "summary": "Counts the number of consecutive 0 bits starting from bit 32 (MSB of the low word).", "arch": "PowerISA"}, {"label": "cntlzd (PowerISA)", "url": "powerisa/cntlzd/", "summary": "Counts the number of consecutive 0 bits starting from bit 0 (MSB of 64-bit reg).", "arch": "PowerISA"}, {"label": "crand (PowerISA)", "url": "powerisa/crand/", "summary": "Performs a bitwise AND between two bits in the Condition Register.", "arch": "PowerISA"}, {"label": "cror (PowerISA)", "url": "powerisa/cror/", "summary": "Performs a bitwise OR between two bits in the Condition Register.", "arch": "PowerISA"}, {"label": "crxor (PowerISA)", "url": "powerisa/crxor/", "summary": "Performs a bitwise XOR between two bits in the Condition Register. Used to clear CR bits (crxor x,x,x).", "arch": "PowerISA"}, {"label": "extsb (PowerISA)", "url": "powerisa/extsb/", "summary": "Sign-extends the low byte (8 bits) of a register to 64 bits.", "arch": "PowerISA"}, {"label": "extsh (PowerISA)", "url": "powerisa/extsh/", "summary": "Sign-extends the low halfword (16 bits) of a register to 64 bits.", "arch": "PowerISA"}, {"label": "extsw (PowerISA)", "url": "powerisa/extsw/", "summary": "Sign-extends the low word (32 bits) of a register to 64 bits.", "arch": "PowerISA"}, {"label": "eqv (PowerISA)", "url": "powerisa/eqv/", "summary": "Performs a bitwise Equivalence (XNOR) operation. (RA = ~(RS ^ RB)).", "arch": "PowerISA"}, {"label": "eieio (PowerISA)", "url": "powerisa/eieio/", "summary": "Ensures that load/store instructions preceding the EIEIO complete before those following it. Used for Memory-Mapped I/O synchronization.", "arch": "PowerISA"}, {"label": "fadd (PowerISA)", "url": "powerisa/fadd/", "summary": "Adds two double-precision floating-point registers.", "arch": "PowerISA"}, {"label": "fmul (PowerISA)", "url": "powerisa/fmul/", "summary": "Multiplies two double-precision floating-point registers.", "arch": "PowerISA"}, {"label": "fmadd (PowerISA)", "url": "powerisa/fmadd/", "summary": "Performs (A * C) + B with a single rounding step. (The classic FMA).", "arch": "PowerISA"}, {"label": "fcmpu (PowerISA)", "url": "powerisa/fcmpu/", "summary": "Compares two floating-point registers and sets the Condition Register (CR) field. Does not trap on NaNs.", "arch": "PowerISA"}, {"label": "fctiw (PowerISA)", "url": "powerisa/fctiw/", "summary": "Converts a float to a 32-bit signed integer (using the current rounding mode) and stores it in the lower half of the FPR.", "arch": "PowerISA"}, {"label": "isel (PowerISA)", "url": "powerisa/isel/", "summary": "Conditionally copies RA or RB to RT based on a CR bit. (Equivalent to C ternary operator 'cond ? a : b').", "arch": "PowerISA"}, {"label": "icbi (PowerISA)", "url": "powerisa/icbi/", "summary": "Invalidates the instruction cache block associated with the address. Critical for self-modifying code or JITs.", "arch": "PowerISA"}, {"label": "isync (PowerISA)", "url": "powerisa/isync/", "summary": "Waits for all previous instructions to complete and discards any prefetched instructions. Used after modifying code or changing context.", "arch": "PowerISA"}, {"label": "divw (PowerISA)", "url": "powerisa/divw/", "summary": "Divides the lower 32 bits of RA by the lower 32 bits of RB (Signed).", "arch": "PowerISA"}, {"label": "divwu (PowerISA)", "url": "powerisa/divwu/", "summary": "Divides the lower 32 bits of RA by the lower 32 bits of RB (Unsigned).", "arch": "PowerISA"}, {"label": "divd (PowerISA)", "url": "powerisa/divd/", "summary": "Divides the 64-bit value in RA by the 64-bit value in RB (Signed).", "arch": "PowerISA"}, {"label": "divdu (PowerISA)", "url": "powerisa/divdu/", "summary": "Divides the 64-bit value in RA by the 64-bit value in RB (Unsigned).", "arch": "PowerISA"}, {"label": "dcbz (PowerISA)", "url": "powerisa/dcbz/", "summary": "Zeros out an entire cache block (usually 128 bytes) in memory. Critical for optimizing memory clears (memset).", "arch": "PowerISA"}, {"label": "dcbt (PowerISA)", "url": "powerisa/dcbt/", "summary": "Hints to the hardware to prefetch the cache block at the specified address into the cache.", "arch": "PowerISA"}, {"label": "dcbf (PowerISA)", "url": "powerisa/dcbf/", "summary": "Flushes the cache block from the data cache to main memory and invalidates it. Used for DMA coherency.", "arch": "PowerISA"}, {"label": "dcbst (PowerISA)", "url": "powerisa/dcbst/", "summary": "Writes the cache block to main memory if it is modified (Clean), but keeps it in the cache.", "arch": "PowerISA"}, {"label": "lbz (PowerISA)", "url": "powerisa/lbz/", "summary": "Loads a byte from memory into the low 8 bits of a register and clears the upper 56 bits.", "arch": "PowerISA"}, {"label": "lhz (PowerISA)", "url": "powerisa/lhz/", "summary": "Loads a halfword (16 bits) from memory and clears the upper 48 bits.", "arch": "PowerISA"}, {"label": "lha (PowerISA)", "url": "powerisa/lha/", "summary": "Loads a halfword (16 bits) from memory and sign-extends it to 64 bits.", "arch": "PowerISA"}, {"label": "lwz (PowerISA)", "url": "powerisa/lwz/", "summary": "Loads a word (32 bits) from memory and clears the upper 32 bits.", "arch": "PowerISA"}, {"label": "lwa (PowerISA)", "url": "powerisa/lwa/", "summary": "Loads a word (32 bits) from memory and sign-extends it to 64 bits.", "arch": "PowerISA"}, {"label": "ld (PowerISA)", "url": "powerisa/ld/", "summary": "Loads a doubleword (64 bits) from memory.", "arch": "PowerISA"}, {"label": "lwarx (PowerISA)", "url": "powerisa/lwarx/", "summary": "Loads a word and creates a reservation for use with 'stwcx.'. Critical for implementing atomic primitives (mutexes).", "arch": "PowerISA"}, {"label": "ldarx (PowerISA)", "url": "powerisa/ldarx/", "summary": "Loads a doubleword and creates a reservation. 64-bit version of lwarx.", "arch": "PowerISA"}, {"label": "mtspr (PowerISA)", "url": "powerisa/mtspr/", "summary": "Copies a value from a general-purpose register to a system SPR (e.g., CTR, LR, XER).", "arch": "PowerISA"}, {"label": "mfspr (PowerISA)", "url": "powerisa/mfspr/", "summary": "Copies a value from a system SPR to a general-purpose register.", "arch": "PowerISA"}, {"label": "mullw (PowerISA)", "url": "powerisa/mullw/", "summary": "Multiplies two 32-bit integers and stores the lower 32 bits of the 64-bit result.", "arch": "PowerISA"}, {"label": "mulld (PowerISA)", "url": "powerisa/mulld/", "summary": "Multiplies two 64-bit integers and stores the lower 64 bits of the 128-bit result.", "arch": "PowerISA"}, {"label": "mr (PowerISA)", "url": "powerisa/mr/", "summary": "Copies the contents of one register to another. (Encoded as OR RA, RS, RS).", "arch": "PowerISA"}, {"label": "ADDI (RISC-V)", "url": "risc-v/addi/", "summary": "Adds a register and a sign-extended 12-bit immediate value.", "arch": "RISC-V"}, {"label": "ADD (RISC-V)", "url": "risc-v/add/", "summary": "Adds the contents of two registers.", "arch": "RISC-V"}, {"label": "SUB (RISC-V)", "url": "risc-v/sub/", "summary": "Subtracts rs2 from rs1.", "arch": "RISC-V"}, {"label": "LUI (RISC-V)", "url": "risc-v/lui/", "summary": "Loads the 20-bit immediate into the upper 20 bits of the register.", "arch": "RISC-V"}, {"label": "AUIPC (RISC-V)", "url": "risc-v/auipc/", "summary": "Adds a 20-bit upper immediate to the Program Counter.", "arch": "RISC-V"}, {"label": "JAL (RISC-V)", "url": "risc-v/jal/", "summary": "Jumps to an offset and saves return address.", "arch": "RISC-V"}, {"label": "BEQ (RISC-V)", "url": "risc-v/beq/", "summary": "Branches if two registers are equal.", "arch": "RISC-V"}, {"label": "LW (RISC-V)", "url": "risc-v/lw/", "summary": "Loads a 32-bit word from memory.", "arch": "RISC-V"}, {"label": "SW (RISC-V)", "url": "risc-v/sw/", "summary": "Stores a 32-bit word to memory.", "arch": "RISC-V"}, {"label": "ECALL (RISC-V)", "url": "risc-v/ecall/", "summary": "Triggers a service request to the execution environment (OS).", "arch": "RISC-V"}, {"label": "ADDW (RISC-V)", "url": "risc-v/addw/", "summary": "Adds two 32-bit registers and sign-extends the result to 64 bits.", "arch": "RISC-V"}, {"label": "ADDIW (RISC-V)", "url": "risc-v/addiw/", "summary": "Adds a 12-bit immediate to a register (32-bit arithmetic) and sign-extends to 64 bits.", "arch": "RISC-V"}, {"label": "AND (RISC-V)", "url": "risc-v/and/", "summary": "Performs a bitwise logical AND operation between two registers.", "arch": "RISC-V"}, {"label": "ANDI (RISC-V)", "url": "risc-v/andi/", "summary": "Performs a bitwise logical AND between a register and a sign-extended 12-bit immediate.", "arch": "RISC-V"}, {"label": "AMOADD.W (RISC-V)", "url": "risc-v/amoadd_w/", "summary": "Atomically adds a value to a word in memory.", "arch": "RISC-V"}, {"label": "AMOSWAP.W (RISC-V)", "url": "risc-v/amoswap_w/", "summary": "Atomically swaps a value in memory with a register.", "arch": "RISC-V"}, {"label": "AMOAND.W (RISC-V)", "url": "risc-v/amoand_w/", "summary": "Atomically performs bitwise AND on a word in memory.", "arch": "RISC-V"}, {"label": "BNE (RISC-V)", "url": "risc-v/bne/", "summary": "Take the branch if registers rs1 and rs2 are not equal.", "arch": "RISC-V"}, {"label": "BLT (RISC-V)", "url": "risc-v/blt/", "summary": "Take the branch if rs1 is less than rs2 (signed).", "arch": "RISC-V"}, {"label": "BGE (RISC-V)", "url": "risc-v/bge/", "summary": "Take the branch if rs1 is greater than or equal to rs2 (signed).", "arch": "RISC-V"}, {"label": "CSRRW (RISC-V)", "url": "risc-v/csrrw/", "summary": "Atomically swaps values in the CSRs. Reads the old value of the CSR into rd, then writes rs1 to the CSR.", "arch": "RISC-V"}, {"label": "CSRRS (RISC-V)", "url": "risc-v/csrrs/", "summary": "Reads the value of the CSR into rd, then bitwise ORs the value in rs1 into the CSR (setting bits).", "arch": "RISC-V"}, {"label": "DIV (RISC-V)", "url": "risc-v/div/", "summary": "Performs signed integer division.", "arch": "RISC-V"}, {"label": "DIVU (RISC-V)", "url": "risc-v/divu/", "summary": "Performs unsigned integer division.", "arch": "RISC-V"}, {"label": "EBREAK (RISC-V)", "url": "risc-v/ebreak/", "summary": "Used by debuggers to cause control to be transferred back to a debugging environment.", "arch": "RISC-V"}, {"label": "FENCE (RISC-V)", "url": "risc-v/fence/", "summary": "Orders device I/O and memory accesses.", "arch": "RISC-V"}, {"label": "FLW (RISC-V)", "url": "risc-v/flw/", "summary": "Loads a single-precision floating-point value from memory.", "arch": "RISC-V"}, {"label": "FSW (RISC-V)", "url": "risc-v/fsw/", "summary": "Stores a single-precision floating-point value to memory.", "arch": "RISC-V"}, {"label": "FADD.S (RISC-V)", "url": "risc-v/fadd_s/", "summary": "Performs single-precision floating-point addition.", "arch": "RISC-V"}, {"label": "HFENCE.GVMA (RISC-V)", "url": "risc-v/hfence_gvma/", "summary": "Synchronizes updates to guest physical address translation data structures.", "arch": "RISC-V"}, {"label": "HFENCE.VVMA (RISC-V)", "url": "risc-v/hfence_vvma/", "summary": "Synchronizes updates to VS-stage address translation data structures.", "arch": "RISC-V"}, {"label": "JALR (RISC-V)", "url": "risc-v/jalr/", "summary": "Jumps to address in rs1 + offset, saving return address to rd.", "arch": "RISC-V"}, {"label": "LB (RISC-V)", "url": "risc-v/lb/", "summary": "Loads an 8-bit byte from memory and sign-extends it to the register width.", "arch": "RISC-V"}, {"label": "LH (RISC-V)", "url": "risc-v/lh/", "summary": "Loads a 16-bit halfword from memory and sign-extends it.", "arch": "RISC-V"}, {"label": "LBU (RISC-V)", "url": "risc-v/lbu/", "summary": "Loads an 8-bit byte from memory and zero-extends it.", "arch": "RISC-V"}, {"label": "LHU (RISC-V)", "url": "risc-v/lhu/", "summary": "Loads a 16-bit halfword from memory and zero-extends it.", "arch": "RISC-V"}, {"label": "LD (RISC-V)", "url": "risc-v/ld/", "summary": "Loads a 64-bit doubleword from memory.", "arch": "RISC-V"}, {"label": "LWU (RISC-V)", "url": "risc-v/lwu/", "summary": "Loads a 32-bit word from memory and zero-extends it to 64 bits.", "arch": "RISC-V"}, {"label": "LR.W (RISC-V)", "url": "risc-v/lr_w/", "summary": "Loads a word from memory and registers a reservation set for the address.", "arch": "RISC-V"}, {"label": "LR.D (RISC-V)", "url": "risc-v/lr_d/", "summary": "Loads a doubleword from memory and registers a reservation set.", "arch": "RISC-V"}, {"label": "MUL (RISC-V)", "url": "risc-v/mul/", "summary": "Performs a 32-bit (or 64-bit) multiplication of rs1 and rs2 and stores the lower bits in rd.", "arch": "RISC-V"}, {"label": "MULH (RISC-V)", "url": "risc-v/mulh/", "summary": "Performs a signed multiplication and stores the upper bits of the result.", "arch": "RISC-V"}, {"label": "MRET (RISC-V)", "url": "risc-v/mret/", "summary": "Returns from a machine-mode trap handler.", "arch": "RISC-V"}, {"label": "OR (RISC-V)", "url": "risc-v/or/", "summary": "Performs a bitwise logical OR operation.", "arch": "RISC-V"}, {"label": "ORI (RISC-V)", "url": "risc-v/ori/", "summary": "Performs a bitwise logical OR with a sign-extended immediate.", "arch": "RISC-V"}, {"label": "REM (RISC-V)", "url": "risc-v/rem/", "summary": "Computes the signed remainder of division.", "arch": "RISC-V"}, {"label": "SB (RISC-V)", "url": "risc-v/sb/", "summary": "Stores the lowest 8 bits of a register to memory.", "arch": "RISC-V"}, {"label": "SH (RISC-V)", "url": "risc-v/sh/", "summary": "Stores the lowest 16 bits of a register to memory.", "arch": "RISC-V"}, {"label": "SD (RISC-V)", "url": "risc-v/sd/", "summary": "Stores a 64-bit doubleword to memory.", "arch": "RISC-V"}, {"label": "SLL (RISC-V)", "url": "risc-v/sll/", "summary": "Shifts a register left by the number of bits specified in another register.", "arch": "RISC-V"}, {"label": "SLLI (RISC-V)", "url": "risc-v/slli/", "summary": "Shifts a register left by a constant amount.", "arch": "RISC-V"}, {"label": "SRL (RISC-V)", "url": "risc-v/srl/", "summary": "Shifts a register right, shifting in zeros.", "arch": "RISC-V"}, {"label": "SRA (RISC-V)", "url": "risc-v/sra/", "summary": "Shifts a register right, preserving the sign bit.", "arch": "RISC-V"}, {"label": "SLT (RISC-V)", "url": "risc-v/slt/", "summary": "Sets rd to 1 if rs1 < rs2 (signed), otherwise 0.", "arch": "RISC-V"}, {"label": "SLTI (RISC-V)", "url": "risc-v/slti/", "summary": "Sets rd to 1 if rs1 < immediate (signed), otherwise 0.", "arch": "RISC-V"}, {"label": "SC.W (RISC-V)", "url": "risc-v/sc_w/", "summary": "Conditionally stores a word to memory if the reservation (from LR) is still valid.", "arch": "RISC-V"}, {"label": "SFENCE.VMA (RISC-V)", "url": "risc-v/sfence_vma/", "summary": "Synchronizes updates to in-memory address translation data structures (TLB flush).", "arch": "RISC-V"}, {"label": "SRET (RISC-V)", "url": "risc-v/sret/", "summary": "Returns from a supervisor-mode trap handler.", "arch": "RISC-V"}, {"label": "WFI (RISC-V)", "url": "risc-v/wfi/", "summary": "Provides a hint to the implementation that the current hart can be stalled until an interrupt occurs.", "arch": "RISC-V"}, {"label": "XOR (RISC-V)", "url": "risc-v/xor/", "summary": "Performs a bitwise logical Exclusive-OR operation.", "arch": "RISC-V"}, {"label": "XORI (RISC-V)", "url": "risc-v/xori/", "summary": "Performs a bitwise logical Exclusive-OR with a sign-extended immediate.", "arch": "RISC-V"}, {"label": "CSRRC (RISC-V)", "url": "risc-v/csrrc/", "summary": "Reads the old value of the CSR, then clears bits in the CSR based on the mask in rs1.", "arch": "RISC-V"}, {"label": "CSRRWI (RISC-V)", "url": "risc-v/csrrwi/", "summary": "Updates a CSR using a 5-bit unsigned immediate (zimm) instead of a register.", "arch": "RISC-V"}, {"label": "CSRRSI (RISC-V)", "url": "risc-v/csrrsi/", "summary": "Sets bits in a CSR using a 5-bit unsigned immediate.", "arch": "RISC-V"}, {"label": "CSRRCI (RISC-V)", "url": "risc-v/csrrci/", "summary": "Clears bits in a CSR using a 5-bit unsigned immediate.", "arch": "RISC-V"}, {"label": "FLD (RISC-V)", "url": "risc-v/fld/", "summary": "Loads a 64-bit double-precision floating-point value from memory.", "arch": "RISC-V"}, {"label": "FSD (RISC-V)", "url": "risc-v/fsd/", "summary": "Stores a 64-bit double-precision floating-point value to memory.", "arch": "RISC-V"}, {"label": "FADD.D (RISC-V)", "url": "risc-v/fadd_d/", "summary": "Performs double-precision floating-point addition.", "arch": "RISC-V"}, {"label": "FSUB.D (RISC-V)", "url": "risc-v/fsub_d/", "summary": "Performs double-precision floating-point subtraction.", "arch": "RISC-V"}, {"label": "FMUL.D (RISC-V)", "url": "risc-v/fmul_d/", "summary": "Performs double-precision floating-point multiplication.", "arch": "RISC-V"}, {"label": "FDIV.D (RISC-V)", "url": "risc-v/fdiv_d/", "summary": "Performs double-precision floating-point division.", "arch": "RISC-V"}, {"label": "AMOOR.W (RISC-V)", "url": "risc-v/amoor_w/", "summary": "Atomically performs bitwise OR on a word in memory.", "arch": "RISC-V"}, {"label": "AMOXOR.W (RISC-V)", "url": "risc-v/amoxor_w/", "summary": "Atomically performs bitwise XOR on a word in memory.", "arch": "RISC-V"}, {"label": "AMOMAX.W (RISC-V)", "url": "risc-v/amomax_w/", "summary": "Atomically updates memory with the maximum of the memory value and register value (Signed).", "arch": "RISC-V"}, {"label": "AMOMIN.W (RISC-V)", "url": "risc-v/amomin_w/", "summary": "Atomically updates memory with the minimum of the memory value and register value (Signed).", "arch": "RISC-V"}, {"label": "URET (RISC-V)", "url": "risc-v/uret/", "summary": "Returns from a user-mode trap handler (requires N extension).", "arch": "RISC-V"}, {"label": "NOP (RISC-V)", "url": "risc-v/nop/", "summary": "Performs no operation. Used for alignment or timing delays.", "arch": "RISC-V"}, {"label": "MV (RISC-V)", "url": "risc-v/mv/", "summary": "Copies the value of one register into another.", "arch": "RISC-V"}, {"label": "LI (RISC-V)", "url": "risc-v/li/", "summary": "Loads an arbitrary immediate value into a register.", "arch": "RISC-V"}, {"label": "RET (RISC-V)", "url": "risc-v/ret/", "summary": "Returns from a subroutine call.", "arch": "RISC-V"}, {"label": "J (RISC-V)", "url": "risc-v/j/", "summary": "Unconditionally jumps to a target offset.", "arch": "RISC-V"}, {"label": "JR (RISC-V)", "url": "risc-v/jr/", "summary": "Unconditionally jumps to an address held in a register.", "arch": "RISC-V"}, {"label": "CALL (RISC-V)", "url": "risc-v/call/", "summary": "Calls a function by jumping to an address and saving the return address.", "arch": "RISC-V"}, {"label": "NOT (RISC-V)", "url": "risc-v/not/", "summary": "Computes the bitwise logical negation (one's complement).", "arch": "RISC-V"}, {"label": "NEG (RISC-V)", "url": "risc-v/neg/", "summary": "Computes the two's complement negation (arithmetic negative).", "arch": "RISC-V"}, {"label": "BEQZ (RISC-V)", "url": "risc-v/beqz/", "summary": "Branches if the register is zero.", "arch": "RISC-V"}, {"label": "BNEZ (RISC-V)", "url": "risc-v/bnez/", "summary": "Branches if the register is not zero.", "arch": "RISC-V"}, {"label": "SEQZ (RISC-V)", "url": "risc-v/seqz/", "summary": "Sets rd to 1 if rs is zero, otherwise 0.", "arch": "RISC-V"}, {"label": "SNEZ (RISC-V)", "url": "risc-v/snez/", "summary": "Sets rd to 1 if rs is not zero, otherwise 0.", "arch": "RISC-V"}, {"label": "C.ADDI4SPN (RISC-V)", "url": "risc-v/c_addi4spn/", "summary": "Adds a zero-extended non-zero immediate to the stack pointer (x2) and stores the result in a register.", "arch": "RISC-V"}, {"label": "C.LW (RISC-V)", "url": "risc-v/c_lw/", "summary": "Loads a 32-bit word from memory using a compressed encoding.", "arch": "RISC-V"}, {"label": "C.SW (RISC-V)", "url": "risc-v/c_sw/", "summary": "Stores a 32-bit word to memory using a compressed encoding.", "arch": "RISC-V"}, {"label": "C.ADDI (RISC-V)", "url": "risc-v/c_addi/", "summary": "Adds a non-zero immediate to a register.", "arch": "RISC-V"}, {"label": "C.JAL (RISC-V)", "url": "risc-v/c_jal/", "summary": "Performs a PC-relative jump and stores return address in x1 (ra). RV32 only.", "arch": "RISC-V"}, {"label": "C.LI (RISC-V)", "url": "risc-v/c_li/", "summary": "Loads a 6-bit signed immediate into a register.", "arch": "RISC-V"}, {"label": "C.ADDI16SP (RISC-V)", "url": "risc-v/c_addi16sp/", "summary": "Adds a signed non-zero immediate to the stack pointer (x2).", "arch": "RISC-V"}, {"label": "C.LUI (RISC-V)", "url": "risc-v/c_lui/", "summary": "Loads a non-zero 6-bit immediate into bits 17-12 of the destination register, clears lower 12 bits, sign-extends bit 17.", "arch": "RISC-V"}, {"label": "C.SRLI (RISC-V)", "url": "risc-v/c_srli/", "summary": "Logically shifts a register right by immediate.", "arch": "RISC-V"}, {"label": "C.SRAI (RISC-V)", "url": "risc-v/c_srai/", "summary": "Arithmetically shifts a register right by immediate.", "arch": "RISC-V"}, {"label": "C.ANDI (RISC-V)", "url": "risc-v/c_andi/", "summary": "Computes bitwise AND with a signed immediate.", "arch": "RISC-V"}, {"label": "C.SUB (RISC-V)", "url": "risc-v/c_sub/", "summary": "Subtracts two registers.", "arch": "RISC-V"}, {"label": "C.XOR (RISC-V)", "url": "risc-v/c_xor/", "summary": "Bitwise XOR of two registers.", "arch": "RISC-V"}, {"label": "C.OR (RISC-V)", "url": "risc-v/c_or/", "summary": "Bitwise OR of two registers.", "arch": "RISC-V"}, {"label": "C.AND (RISC-V)", "url": "risc-v/c_and/", "summary": "Bitwise AND of two registers.", "arch": "RISC-V"}, {"label": "C.J (RISC-V)", "url": "risc-v/c_j/", "summary": "Unconditional PC-relative jump.", "arch": "RISC-V"}, {"label": "C.BEQZ (RISC-V)", "url": "risc-v/c_beqz/", "summary": "Branches if the register is zero.", "arch": "RISC-V"}, {"label": "C.BNEZ (RISC-V)", "url": "risc-v/c_bnez/", "summary": "Branches if the register is not zero.", "arch": "RISC-V"}, {"label": "C.SLLI (RISC-V)", "url": "risc-v/c_slli/", "summary": "Logically shifts a register left by immediate.", "arch": "RISC-V"}, {"label": "C.LWSP (RISC-V)", "url": "risc-v/c_lwsp/", "summary": "Loads a word from the stack pointer (x2).", "arch": "RISC-V"}, {"label": "C.SWSP (RISC-V)", "url": "risc-v/c_swsp/", "summary": "Stores a word to the stack pointer (x2).", "arch": "RISC-V"}, {"label": "C.JR (RISC-V)", "url": "risc-v/c_jr/", "summary": "Unconditionally jumps to address in register.", "arch": "RISC-V"}, {"label": "C.MV (RISC-V)", "url": "risc-v/c_mv/", "summary": "Copies register rs2 to rd.", "arch": "RISC-V"}, {"label": "C.EBREAK (RISC-V)", "url": "risc-v/c_ebreak/", "summary": "Triggers a debugger breakpoint.", "arch": "RISC-V"}, {"label": "C.JALR (RISC-V)", "url": "risc-v/c_jalr/", "summary": "Jumps to register address and links (saves PC+2 to ra).", "arch": "RISC-V"}, {"label": "C.ADD (RISC-V)", "url": "risc-v/c_add/", "summary": "Adds two registers.", "arch": "RISC-V"}, {"label": "SUBW (RISC-V)", "url": "risc-v/subw/", "summary": "Subtracts the lower 32 bits of rs2 from rs1 and sign-extends the result to 64 bits.", "arch": "RISC-V"}, {"label": "SLLW (RISC-V)", "url": "risc-v/sllw/", "summary": "Performs a 32-bit logical left shift on rs1 by the amount in rs2 (lower 5 bits), sign-extending the result.", "arch": "RISC-V"}, {"label": "SRLW (RISC-V)", "url": "risc-v/srlw/", "summary": "Performs a 32-bit logical right shift on rs1 by the amount in rs2, sign-extending the result.", "arch": "RISC-V"}, {"label": "SRAW (RISC-V)", "url": "risc-v/sraw/", "summary": "Performs a 32-bit arithmetic right shift on rs1, sign-extending the result.", "arch": "RISC-V"}, {"label": "SLLIW (RISC-V)", "url": "risc-v/slliw/", "summary": "Shifts the lower 32 bits of rs1 left by a constant, sign-extending the result.", "arch": "RISC-V"}, {"label": "SRLIW (RISC-V)", "url": "risc-v/srliw/", "summary": "Logically shifts the lower 32 bits of rs1 right by a constant, sign-extending the result.", "arch": "RISC-V"}, {"label": "SRAIW (RISC-V)", "url": "risc-v/sraiw/", "summary": "Arithmetically shifts the lower 32 bits of rs1 right by a constant, sign-extending the result.", "arch": "RISC-V"}, {"label": "MULW (RISC-V)", "url": "risc-v/mulw/", "summary": "Performs 32-bit multiplication of rs1 and rs2, sign-extending the 32-bit result to 64 bits.", "arch": "RISC-V"}, {"label": "DIVW (RISC-V)", "url": "risc-v/divw/", "summary": "Performs 32-bit signed division of rs1 by rs2, sign-extending the result.", "arch": "RISC-V"}, {"label": "DIVUW (RISC-V)", "url": "risc-v/divuw/", "summary": "Performs 32-bit unsigned division of rs1 by rs2, sign-extending the result.", "arch": "RISC-V"}, {"label": "REMW (RISC-V)", "url": "risc-v/remw/", "summary": "Computes the remainder of 32-bit signed division, sign-extending the result.", "arch": "RISC-V"}, {"label": "REMUW (RISC-V)", "url": "risc-v/remuw/", "summary": "Computes the remainder of 32-bit unsigned division, sign-extending the result.", "arch": "RISC-V"}, {"label": "FENCE.I (RISC-V)", "url": "risc-v/fence_i/", "summary": "Synchronizes the instruction cache with the data cache (used after self-modifying code).", "arch": "RISC-V"}, {"label": "AMOADD.D (RISC-V)", "url": "risc-v/amoadd_d/", "summary": "Atomically adds a value to a 64-bit doubleword in memory.", "arch": "RISC-V"}, {"label": "AMOSWAP.D (RISC-V)", "url": "risc-v/amoswap_d/", "summary": "Atomically swaps a 64-bit value in memory with a register.", "arch": "RISC-V"}, {"label": "AMOAND.D (RISC-V)", "url": "risc-v/amoand_d/", "summary": "Atomically performs bitwise AND on a 64-bit doubleword in memory.", "arch": "RISC-V"}, {"label": "AMOOR.D (RISC-V)", "url": "risc-v/amoor_d/", "summary": "Atomically performs bitwise OR on a 64-bit doubleword in memory.", "arch": "RISC-V"}, {"label": "AMOXOR.D (RISC-V)", "url": "risc-v/amoxor_d/", "summary": "Atomically performs bitwise XOR on a 64-bit doubleword in memory.", "arch": "RISC-V"}, {"label": "AMOMAX.D (RISC-V)", "url": "risc-v/amomax_d/", "summary": "Atomically updates memory with the maximum of the memory value and register value (64-bit Signed).", "arch": "RISC-V"}, {"label": "AMOMIN.D (RISC-V)", "url": "risc-v/amomin_d/", "summary": "Atomically updates memory with the minimum of the memory value and register value (64-bit Signed).", "arch": "RISC-V"}, {"label": "SC.D (RISC-V)", "url": "risc-v/sc_d/", "summary": "Conditionally stores a 64-bit value to memory if the reservation is valid.", "arch": "RISC-V"}, {"label": "FMADD.S (RISC-V)", "url": "risc-v/fmadd_s/", "summary": "Computes (rs1 * rs2) + rs3 with a single rounding.", "arch": "RISC-V"}, {"label": "FMADD.D (RISC-V)", "url": "risc-v/fmadd_d/", "summary": "Computes (rs1 * rs2) + rs3 with a single rounding (64-bit).", "arch": "RISC-V"}, {"label": "FCVT.W.S (RISC-V)", "url": "risc-v/fcvt_w_s/", "summary": "Converts a single-precision floating-point number to a signed 32-bit integer.", "arch": "RISC-V"}, {"label": "FCVT.S.W (RISC-V)", "url": "risc-v/fcvt_s_w/", "summary": "Converts a signed 32-bit integer to a single-precision floating-point number.", "arch": "RISC-V"}, {"label": "FCVT.D.S (RISC-V)", "url": "risc-v/fcvt_d_s/", "summary": "Converts a single-precision float to a double-precision float.", "arch": "RISC-V"}, {"label": "FCVT.S.D (RISC-V)", "url": "risc-v/fcvt_s_d/", "summary": "Converts a double-precision float to a single-precision float.", "arch": "RISC-V"}, {"label": "FSGNJ.S (RISC-V)", "url": "risc-v/fsgnj_s/", "summary": "Injects the sign of rs2 into rs1. Used to copy values or manipulate signs.", "arch": "RISC-V"}, {"label": "FSGNJN.S (RISC-V)", "url": "risc-v/fsgnjn_s/", "summary": "Injects the *negated* sign of rs2 into rs1. Used for negation and absolute value.", "arch": "RISC-V"}, {"label": "FSGNJX.S (RISC-V)", "url": "risc-v/fsgnjx_s/", "summary": "Injects the XOR of signs of rs1 and rs2. Used to copy sign.", "arch": "RISC-V"}, {"label": "FEQ.S (RISC-V)", "url": "risc-v/feq_s/", "summary": "Sets integer rd to 1 if float rs1 equals float rs2, else 0.", "arch": "RISC-V"}, {"label": "FLT.S (RISC-V)", "url": "risc-v/flt_s/", "summary": "Sets integer rd to 1 if float rs1 is less than float rs2, else 0.", "arch": "RISC-V"}, {"label": "FLE.S (RISC-V)", "url": "risc-v/fle_s/", "summary": "Sets integer rd to 1 if float rs1 is less than or equal to float rs2, else 0.", "arch": "RISC-V"}, {"label": "FMV.X.W (RISC-V)", "url": "risc-v/fmv_x_w/", "summary": "Moves the bit pattern of a floating-point register to an integer register.", "arch": "RISC-V"}, {"label": "FMV.W.X (RISC-V)", "url": "risc-v/fmv_w_x/", "summary": "Moves the bit pattern of an integer register to a floating-point register.", "arch": "RISC-V"}, {"label": "VSETVLI (RISC-V)", "url": "risc-v/vsetvli/", "summary": "Configures the vector length (vl) and vector type (vtype) based on application needs.", "arch": "RISC-V"}, {"label": "VLE32.V (RISC-V)", "url": "risc-v/vle32_v/", "summary": "Loads a vector of 32-bit elements from memory into a vector register.", "arch": "RISC-V"}, {"label": "VSE32.V (RISC-V)", "url": "risc-v/vse32_v/", "summary": "Stores a vector of 32-bit elements from a vector register to memory.", "arch": "RISC-V"}, {"label": "VADD.VV (RISC-V)", "url": "risc-v/vadd_vv/", "summary": "Adds elements of two vector registers.", "arch": "RISC-V"}, {"label": "VMUL.VV (RISC-V)", "url": "risc-v/vmul_vv/", "summary": "Multiplies elements of two vector registers.", "arch": "RISC-V"}, {"label": "CLZ (RISC-V)", "url": "risc-v/clz/", "summary": "Counts the number of 0 bits at the MSB end of the register.", "arch": "RISC-V"}, {"label": "CTZ (RISC-V)", "url": "risc-v/ctz/", "summary": "Counts the number of 0 bits at the LSB end of the register.", "arch": "RISC-V"}, {"label": "CPOP (RISC-V)", "url": "risc-v/cpop/", "summary": "Counts the number of set bits (1s) in the register.", "arch": "RISC-V"}, {"label": "ANDN (RISC-V)", "url": "risc-v/andn/", "summary": "Performs bitwise AND with the bitwise negation of rs2 (rs1 & ~rs2).", "arch": "RISC-V"}, {"label": "ORN (RISC-V)", "url": "risc-v/orn/", "summary": "Performs bitwise OR with the bitwise negation of rs2 (rs1 | ~rs2).", "arch": "RISC-V"}, {"label": "XNOR (RISC-V)", "url": "risc-v/xnor/", "summary": "Performs bitwise exclusive-NOR (rs1 ^ ~rs2).", "arch": "RISC-V"}, {"label": "ROL (RISC-V)", "url": "risc-v/rol/", "summary": "Rotates the bits in rs1 left by the amount in rs2.", "arch": "RISC-V"}, {"label": "ROR (RISC-V)", "url": "risc-v/ror/", "summary": "Rotates the bits in rs1 right by the amount in rs2.", "arch": "RISC-V"}, {"label": "MAX (RISC-V)", "url": "risc-v/max/", "summary": "Computes the signed maximum of two registers.", "arch": "RISC-V"}, {"label": "MIN (RISC-V)", "url": "risc-v/min/", "summary": "Computes the signed minimum of two registers.", "arch": "RISC-V"}, {"label": "SEX.B (RISC-V)", "url": "risc-v/sex_b/", "summary": "Sign-extends the lowest byte (8 bits) to XLEN bits.", "arch": "RISC-V"}, {"label": "SEX.H (RISC-V)", "url": "risc-v/sex_h/", "summary": "Sign-extends the lowest halfword (16 bits) to XLEN bits.", "arch": "RISC-V"}, {"label": "ZEXT.H (RISC-V)", "url": "risc-v/zext_h/", "summary": "Zero-extends the lowest halfword (16 bits) to XLEN bits.", "arch": "RISC-V"}, {"label": "ORC.B (RISC-V)", "url": "risc-v/orc_b/", "summary": "Sets each byte of the result to 0xFF if the corresponding byte of the source is non-zero, else 0x00.", "arch": "RISC-V"}, {"label": "REV8 (RISC-V)", "url": "risc-v/rev8/", "summary": "Reverses the order of bytes in a register (Endian swap).", "arch": "RISC-V"}, {"label": "FCLASS.S (RISC-V)", "url": "risc-v/fclass_s/", "summary": "Examines the value in a float register and generates a 10-bit bitmask indicating its class (NaN, Inf, Zero, Normal, etc.).", "arch": "RISC-V"}, {"label": "FCLASS.D (RISC-V)", "url": "risc-v/fclass_d/", "summary": "Examines a double-precision register and generates a classification bitmask.", "arch": "RISC-V"}, {"label": "FCVT.S.L (RISC-V)", "url": "risc-v/fcvt_s_l/", "summary": "Converts a 64-bit signed integer (Long) to a single-precision float.", "arch": "RISC-V"}, {"label": "FCVT.S.LU (RISC-V)", "url": "risc-v/fcvt_s_lu/", "summary": "Converts a 64-bit unsigned integer to a single-precision float.", "arch": "RISC-V"}, {"label": "FCVT.L.S (RISC-V)", "url": "risc-v/fcvt_l_s/", "summary": "Converts a single-precision float to a 64-bit signed integer.", "arch": "RISC-V"}, {"label": "FCVT.LU.S (RISC-V)", "url": "risc-v/fcvt_lu_s/", "summary": "Converts a single-precision float to a 64-bit unsigned integer.", "arch": "RISC-V"}, {"label": "FCVT.D.L (RISC-V)", "url": "risc-v/fcvt_d_l/", "summary": "Converts a 64-bit signed integer to a double-precision float.", "arch": "RISC-V"}, {"label": "FCVT.D.LU (RISC-V)", "url": "risc-v/fcvt_d_lu/", "summary": "Converts a 64-bit unsigned integer to a double-precision float.", "arch": "RISC-V"}, {"label": "FCVT.L.D (RISC-V)", "url": "risc-v/fcvt_l_d/", "summary": "Converts a double-precision float to a 64-bit signed integer.", "arch": "RISC-V"}, {"label": "FSGNJ.D (RISC-V)", "url": "risc-v/fsgnj_d/", "summary": "Injects the sign of rs2 into rs1 (Double Precision).", "arch": "RISC-V"}, {"label": "FSGNJN.D (RISC-V)", "url": "risc-v/fsgnjn_d/", "summary": "Injects the *negated* sign of rs2 into rs1 (Double Precision).", "arch": "RISC-V"}, {"label": "FEQ.D (RISC-V)", "url": "risc-v/feq_d/", "summary": "Sets integer rd to 1 if double rs1 equals double rs2, else 0.", "arch": "RISC-V"}, {"label": "FLT.D (RISC-V)", "url": "risc-v/flt_d/", "summary": "Sets integer rd to 1 if double rs1 is less than double rs2, else 0.", "arch": "RISC-V"}, {"label": "FLE.D (RISC-V)", "url": "risc-v/fle_d/", "summary": "Sets integer rd to 1 if double rs1 is less than or equal to double rs2, else 0.", "arch": "RISC-V"}, {"label": "SH1ADD (RISC-V)", "url": "risc-v/sh1add/", "summary": "Shifts rs1 left by 1 and adds rs2. Used for calculating addresses of 16-bit elements.", "arch": "RISC-V"}, {"label": "SH2ADD (RISC-V)", "url": "risc-v/sh2add/", "summary": "Shifts rs1 left by 2 and adds rs2. Used for calculating addresses of 32-bit elements.", "arch": "RISC-V"}, {"label": "SH3ADD (RISC-V)", "url": "risc-v/sh3add/", "summary": "Shifts rs1 left by 3 and adds rs2. Used for calculating addresses of 64-bit elements.", "arch": "RISC-V"}, {"label": "ADDUW (RISC-V)", "url": "risc-v/adduw/", "summary": "Zero-extends the lower 32 bits of rs1 and adds it to rs2. Useful for 64-bit address calculations with 32-bit unsigned indices.", "arch": "RISC-V"}, {"label": "BSET (RISC-V)", "url": "risc-v/bset/", "summary": "Sets a single bit in rs1 at the index specified by rs2.", "arch": "RISC-V"}, {"label": "BSETI (RISC-V)", "url": "risc-v/bseti/", "summary": "Sets a single bit in rs1 at the index specified by an immediate.", "arch": "RISC-V"}, {"label": "BCLR (RISC-V)", "url": "risc-v/bclr/", "summary": "Clears a single bit in rs1 at the index specified by rs2.", "arch": "RISC-V"}, {"label": "BCLRI (RISC-V)", "url": "risc-v/bclri/", "summary": "Clears a single bit in rs1 at the index specified by an immediate.", "arch": "RISC-V"}, {"label": "BINV (RISC-V)", "url": "risc-v/binv/", "summary": "Inverts (toggles) a single bit in rs1 at the index specified by rs2.", "arch": "RISC-V"}, {"label": "BINVI (RISC-V)", "url": "risc-v/binvi/", "summary": "Inverts (toggles) a single bit in rs1 at the index specified by an immediate.", "arch": "RISC-V"}, {"label": "BEXT (RISC-V)", "url": "risc-v/bext/", "summary": "Extracts the value of a single bit (0 or 1) at the index specified by rs2. The result is placed in the LSB of rd.", "arch": "RISC-V"}, {"label": "BEXTI (RISC-V)", "url": "risc-v/bexti/", "summary": "Extracts the value of a single bit (0 or 1) at the index specified by an immediate.", "arch": "RISC-V"}, {"label": "CLMUL (RISC-V)", "url": "risc-v/clmul/", "summary": "Performs carry-less multiplication of the lower bits of rs1 and rs2. Used for CRC and GCM (crypto).", "arch": "RISC-V"}, {"label": "CZERO.EQZ (RISC-V)", "url": "risc-v/czero_eqz/", "summary": "Moves rs1 to rd if rs2 is non-zero, otherwise sets rd to zero.", "arch": "RISC-V"}, {"label": "CZERO.NEZ (RISC-V)", "url": "risc-v/czero_nez/", "summary": "Moves rs1 to rd if rs2 is zero, otherwise sets rd to zero.", "arch": "RISC-V"}, {"label": "PAUSE (RISC-V)", "url": "risc-v/pause/", "summary": "Hints that the current hart is in a spin-wait loop, allowing the hardware to reduce power consumption or yield resources.", "arch": "RISC-V"}, {"label": "CBO.CLEAN (RISC-V)", "url": "risc-v/cbo_clean/", "summary": "Performs a clean operation on the cache block containing the effective address.", "arch": "RISC-V"}, {"label": "CBO.FLUSH (RISC-V)", "url": "risc-v/cbo_flush/", "summary": "Performs a flush (clean + invalidate) operation on the cache block.", "arch": "RISC-V"}, {"label": "CBO.INVAL (RISC-V)", "url": "risc-v/cbo_inval/", "summary": "Performs an invalidate operation on the cache block.", "arch": "RISC-V"}, {"label": "CBO.ZERO (RISC-V)", "url": "risc-v/cbo_zero/", "summary": "Zeros a cache block specified by the address.", "arch": "RISC-V"}, {"label": "RDCYCLE (RISC-V)", "url": "risc-v/rdcycle/", "summary": "Reads the lower 32/64 bits of the cycle counter.", "arch": "RISC-V"}, {"label": "RDTIME (RISC-V)", "url": "risc-v/rdtime/", "summary": "Reads the lower 32/64 bits of the real-time clock.", "arch": "RISC-V"}, {"label": "RDINSTRET (RISC-V)", "url": "risc-v/rdinstret/", "summary": "Reads the count of instructions retired (completed).", "arch": "RISC-V"}, {"label": "HLV.B (RISC-V)", "url": "risc-v/hlv_b/", "summary": "Loads a byte from Guest Physical Memory (VS-stage translation only).", "arch": "RISC-V"}, {"label": "HLV.W (RISC-V)", "url": "risc-v/hlv_w/", "summary": "Loads a word from Guest Physical Memory (VS-stage translation only).", "arch": "RISC-V"}, {"label": "HSV.B (RISC-V)", "url": "risc-v/hsv_b/", "summary": "Stores a byte to Guest Physical Memory.", "arch": "RISC-V"}, {"label": "HSV.W (RISC-V)", "url": "risc-v/hsv_w/", "summary": "Stores a word to Guest Physical Memory.", "arch": "RISC-V"}, {"label": "PREFETCH.I (RISC-V)", "url": "risc-v/prefetch_i/", "summary": "Hints to hardware to bring the cache block containing the instruction at the address into the instruction cache.", "arch": "RISC-V"}, {"label": "PREFETCH.R (RISC-V)", "url": "risc-v/prefetch_r/", "summary": "Hints to hardware to bring the cache block at the address into the data cache for reading.", "arch": "RISC-V"}, {"label": "PREFETCH.W (RISC-V)", "url": "risc-v/prefetch_w/", "summary": "Hints to hardware to bring the cache block at the address into the data cache for writing (exclusive ownership).", "arch": "RISC-V"}, {"label": "DRET (RISC-V)", "url": "risc-v/dret/", "summary": "Returns from Debug Mode to the mode defined in the 'dcsr' register.", "arch": "RISC-V"}, {"label": "AES64ES (RISC-V)", "url": "risc-v/aes64es/", "summary": "Performs one round of AES-128 encryption key schedule generation.", "arch": "RISC-V"}, {"label": "AES64DS (RISC-V)", "url": "risc-v/aes64ds/", "summary": "Performs one round of AES-128 decryption key schedule generation.", "arch": "RISC-V"}, {"label": "SHA256SIG0 (RISC-V)", "url": "risc-v/sha256sig0/", "summary": "Performs the Sigma0 transformation function for SHA-256.", "arch": "RISC-V"}, {"label": "SHA256SUM0 (RISC-V)", "url": "risc-v/sha256sum0/", "summary": "Performs the Sum0 transformation function for SHA-256.", "arch": "RISC-V"}, {"label": "FCVT.WU.S (RISC-V)", "url": "risc-v/fcvt_wu_s/", "summary": "Converts a single-precision float to a 32-bit unsigned integer.", "arch": "RISC-V"}, {"label": "FCVT.S.WU (RISC-V)", "url": "risc-v/fcvt_s_wu/", "summary": "Converts a 32-bit unsigned integer to a single-precision float.", "arch": "RISC-V"}, {"label": "FCVT.W.D (RISC-V)", "url": "risc-v/fcvt_w_d/", "summary": "Converts a double-precision float to a 32-bit signed integer.", "arch": "RISC-V"}, {"label": "FCVT.D.W (RISC-V)", "url": "risc-v/fcvt_d_w/", "summary": "Converts a 32-bit signed integer to a double-precision float.", "arch": "RISC-V"}, {"label": "CSRR (RISC-V)", "url": "risc-v/csrr/", "summary": "Reads the value of a CSR into a register.", "arch": "RISC-V"}, {"label": "CSRW (RISC-V)", "url": "risc-v/csrw/", "summary": "Writes a register value to a CSR.", "arch": "RISC-V"}, {"label": "CSRS (RISC-V)", "url": "risc-v/csrs/", "summary": "Sets bits in a CSR (bitwise OR).", "arch": "RISC-V"}, {"label": "CSRC (RISC-V)", "url": "risc-v/csrc/", "summary": "Clears bits in a CSR (bitwise AND NOT).", "arch": "RISC-V"}, {"label": "FCVT.LU.D (RISC-V)", "url": "risc-v/fcvt_lu_d/", "summary": "Converts a double-precision float to a 64-bit unsigned integer.", "arch": "RISC-V"}, {"label": "FLH (RISC-V)", "url": "risc-v/flh/", "summary": "Loads a 16-bit half-precision float from memory.", "arch": "RISC-V"}, {"label": "FSH (RISC-V)", "url": "risc-v/fsh/", "summary": "Stores a 16-bit half-precision float to memory.", "arch": "RISC-V"}, {"label": "FADD.H (RISC-V)", "url": "risc-v/fadd_h/", "summary": "Performs 16-bit floating-point addition.", "arch": "RISC-V"}, {"label": "FCVT.S.H (RISC-V)", "url": "risc-v/fcvt_s_h/", "summary": "Converts a 16-bit half-precision float to a 32-bit single-precision float.", "arch": "RISC-V"}, {"label": "FCVT.H.S (RISC-V)", "url": "risc-v/fcvt_h_s/", "summary": "Converts a 32-bit single-precision float to a 16-bit half-precision float.", "arch": "RISC-V"}, {"label": "MOV (x86-64)", "url": "x86-64/mov/", "summary": "Copies data from source to destination.", "arch": "x86-64"}, {"label": "ADD (x86-64)", "url": "x86-64/add/", "summary": "Adds source to destination.", "arch": "x86-64"}, {"label": "SUB (x86-64)", "url": "x86-64/sub/", "summary": "Subtracts source from destination.", "arch": "x86-64"}, {"label": "LEA (x86-64)", "url": "x86-64/lea/", "summary": "Computes effective address and stores it in register.", "arch": "x86-64"}, {"label": "JMP (x86-64)", "url": "x86-64/jmp/", "summary": "Unconditionally jumps to target address.", "arch": "x86-64"}, {"label": "JE (x86-64)", "url": "x86-64/je/", "summary": "Jumps if ZF (Zero Flag) is set.", "arch": "x86-64"}, {"label": "PUSH (x86-64)", "url": "x86-64/push/", "summary": "Pushes a value onto the stack.", "arch": "x86-64"}, {"label": "POP (x86-64)", "url": "x86-64/pop/", "summary": "Pops a value from the stack.", "arch": "x86-64"}, {"label": "CALL (x86-64)", "url": "x86-64/call/", "summary": "Pushes return address and jumps to target.", "arch": "x86-64"}, {"label": "RET (x86-64)", "url": "x86-64/ret/", "summary": "Returns from procedure.", "arch": "x86-64"}, {"label": "ADD (shifted) (ARMv8)", "url": "armv8/add_(shifted)/", "summary": "Adds a register value and an optionally-shifted register value.", "arch": "ARMv8"}, {"label": "SUB (extended) (ARMv8)", "url": "armv8/sub_(extended)/", "summary": "Subtracts an optionally-extended register value.", "arch": "ARMv8"}, {"label": "MOV (register) (ARMv8)", "url": "armv8/mov_(register)/", "summary": "Copies a value from one register to another (Alias of ORR).", "arch": "ARMv8"}, {"label": "LDR (register) (ARMv8)", "url": "armv8/ldr_(register)/", "summary": "Loads a word or doubleword from memory.", "arch": "ARMv8"}, {"label": "STR (immediate) (ARMv8)", "url": "armv8/str_(immediate)/", "summary": "Stores a word or doubleword to memory.", "arch": "ARMv8"}, {"label": "B (ARMv8)", "url": "armv8/b/", "summary": "Unconditionally branches to a PC-relative offset.", "arch": "ARMv8"}, {"label": "BL (ARMv8)", "url": "armv8/bl/", "summary": "Calls a subroutine, storing return address in X30 (LR).", "arch": "ARMv8"}, {"label": "CBZ (ARMv8)", "url": "armv8/cbz/", "summary": "Branches if the register is zero.", "arch": "ARMv8"}, {"label": "CMP (immediate) (ARMv8)", "url": "armv8/cmp_(immediate)/", "summary": "Compares register with immediate (Alias of SUBS).", "arch": "ARMv8"}, {"label": "ADR (ARMv8)", "url": "armv8/adr/", "summary": "Calculates the address of a label.", "arch": "ARMv8"}]