<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>WebAssemblyRegStackify.cpp source code [llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>WebAssembly</a>/<a href='WebAssemblyRegStackify.cpp.html'>WebAssemblyRegStackify.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- WebAssemblyRegStackify.cpp - Register Stackification --------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>///</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// This file implements a register stacking pass.</i></td></tr>
<tr><th id="11">11</th><td><i>///</i></td></tr>
<tr><th id="12">12</th><td><i>/// This pass reorders instructions to put register uses and defs in an order</i></td></tr>
<tr><th id="13">13</th><td><i>/// such that they form single-use expression trees. Registers fitting this form</i></td></tr>
<tr><th id="14">14</th><td><i>/// are then marked as "stackified", meaning references to them are replaced by</i></td></tr>
<tr><th id="15">15</th><td><i>/// "push" and "pop" from the value stack.</i></td></tr>
<tr><th id="16">16</th><td><i>///</i></td></tr>
<tr><th id="17">17</th><td><i>/// This is primarily a code size optimization, since temporary values on the</i></td></tr>
<tr><th id="18">18</th><td><i>/// value stack don't need to be named.</i></td></tr>
<tr><th id="19">19</th><td><i>///</i></td></tr>
<tr><th id="20">20</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="MCTargetDesc/WebAssemblyMCTargetDesc.h.html">"MCTargetDesc/WebAssemblyMCTargetDesc.h"</a> // for WebAssembly::ARGUMENT_*</u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="WebAssembly.h.html">"WebAssembly.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="WebAssemblyDebugValueManager.h.html">"WebAssemblyDebugValueManager.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="WebAssemblyMachineFunctionInfo.h.html">"WebAssemblyMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="WebAssemblySubtarget.h.html">"WebAssemblySubtarget.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="WebAssemblyUtilities.h.html">"WebAssemblyUtilities.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/ADT/SmallPtrSet.h.html">"llvm/ADT/SmallPtrSet.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/Analysis/AliasAnalysis.h.html">"llvm/Analysis/AliasAnalysis.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html">"llvm/CodeGen/MachineBlockFrequencyInfo.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineModuleInfoImpls.h.html">"llvm/CodeGen/MachineModuleInfoImpls.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/CodeGen/Passes.h.html">"llvm/CodeGen/Passes.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="39">39</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"wasm-reg-stackify"</u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><b>namespace</b> {</td></tr>
<tr><th id="44">44</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::WebAssemblyRegStackify" title='(anonymous namespace)::WebAssemblyRegStackify' data-ref="(anonymousnamespace)::WebAssemblyRegStackify">WebAssemblyRegStackify</dfn> final : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="45">45</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_122WebAssemblyRegStackify11getPassNameEv" title='(anonymous namespace)::WebAssemblyRegStackify::getPassName' data-type='llvm::StringRef (anonymous namespace)::WebAssemblyRegStackify::getPassName() const' data-ref="_ZNK12_GLOBAL__N_122WebAssemblyRegStackify11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="46">46</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"WebAssembly Register Stackify"</q>;</td></tr>
<tr><th id="47">47</th><td>  }</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_122WebAssemblyRegStackify16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::WebAssemblyRegStackify::getAnalysisUsage' data-type='void (anonymous namespace)::WebAssemblyRegStackify::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_122WebAssemblyRegStackify16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col1 decl" id="1AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="1AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="50">50</th><td>    <a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="51">51</th><td>    <a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;();</td></tr>
<tr><th id="52">52</th><td>    <a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="53">53</th><td>    <a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="54">54</th><td>    <a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html#llvm::MachineBlockFrequencyInfo" title='llvm::MachineBlockFrequencyInfo' data-ref="llvm::MachineBlockFrequencyInfo">MachineBlockFrequencyInfo</a>&gt;();</td></tr>
<tr><th id="55">55</th><td>    <a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes">SlotIndexes</a>&gt;();</td></tr>
<tr><th id="56">56</th><td>    <a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="57">57</th><td>    <a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage14addPreservedIDERc" title='llvm::AnalysisUsage::addPreservedID' data-ref="_ZN4llvm13AnalysisUsage14addPreservedIDERc">addPreservedID</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#llvm::LiveVariablesID" title='llvm::LiveVariablesID' data-ref="llvm::LiveVariablesID">LiveVariablesID</a></span>);</td></tr>
<tr><th id="58">58</th><td>    <a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="59">59</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col1 ref" href="#1AU" title='AU' data-ref="1AU">AU</a></span>);</td></tr>
<tr><th id="60">60</th><td>  }</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_122WebAssemblyRegStackify20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::WebAssemblyRegStackify::runOnMachineFunction' data-type='bool (anonymous namespace)::WebAssemblyRegStackify::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_122WebAssemblyRegStackify20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="2MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="2MF">MF</dfn>) override;</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><b>public</b>:</td></tr>
<tr><th id="65">65</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::WebAssemblyRegStackify::ID" title='(anonymous namespace)::WebAssemblyRegStackify::ID' data-type='char' data-ref="(anonymousnamespace)::WebAssemblyRegStackify::ID">ID</dfn>; <i  data-doc="(anonymousnamespace)::WebAssemblyRegStackify::ID">// Pass identification, replacement for typeid</i></td></tr>
<tr><th id="66">66</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_122WebAssemblyRegStackifyC1Ev" title='(anonymous namespace)::WebAssemblyRegStackify::WebAssemblyRegStackify' data-type='void (anonymous namespace)::WebAssemblyRegStackify::WebAssemblyRegStackify()' data-ref="_ZN12_GLOBAL__N_122WebAssemblyRegStackifyC1Ev">WebAssemblyRegStackify</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::WebAssemblyRegStackify::ID" title='(anonymous namespace)::WebAssemblyRegStackify::ID' data-use='a' data-ref="(anonymousnamespace)::WebAssemblyRegStackify::ID">ID</a>) {}</td></tr>
<tr><th id="67">67</th><td>};</td></tr>
<tr><th id="68">68</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::WebAssemblyRegStackify" title='(anonymous namespace)::WebAssemblyRegStackify' data-ref="(anonymousnamespace)::WebAssemblyRegStackify">WebAssemblyRegStackify</a>::<dfn class="tu decl def" id="(anonymousnamespace)::WebAssemblyRegStackify::ID" title='(anonymous namespace)::WebAssemblyRegStackify::ID' data-type='char' data-ref="(anonymousnamespace)::WebAssemblyRegStackify::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="71">71</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializeWebAssemblyRegStackifyPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;Reorder instructions to use the WebAssembly value stack&quot;, &quot;wasm-reg-stackify&quot;, &amp;WebAssemblyRegStackify::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;WebAssemblyRegStackify&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeWebAssemblyRegStackifyPassFlag; void llvm::initializeWebAssemblyRegStackifyPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeWebAssemblyRegStackifyPassFlag, initializeWebAssemblyRegStackifyPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::WebAssemblyRegStackify" title='(anonymous namespace)::WebAssemblyRegStackify' data-ref="(anonymousnamespace)::WebAssemblyRegStackify">WebAssemblyRegStackify</a>, <a class="macro" href="#41" title="&quot;wasm-reg-stackify&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="72">72</th><td>                <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Reorder instructions to use the WebAssembly value stack"</q>,</td></tr>
<tr><th id="73">73</th><td>                <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm28createWebAssemblyRegStackifyEv" title='llvm::createWebAssemblyRegStackify' data-ref="_ZN4llvm28createWebAssemblyRegStackifyEv">createWebAssemblyRegStackify</dfn>() {</td></tr>
<tr><th id="76">76</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::WebAssemblyRegStackify" title='(anonymous namespace)::WebAssemblyRegStackify' data-ref="(anonymousnamespace)::WebAssemblyRegStackify">WebAssemblyRegStackify</a><a class="tu ref" href="#_ZN12_GLOBAL__N_122WebAssemblyRegStackifyC1Ev" title='(anonymous namespace)::WebAssemblyRegStackify::WebAssemblyRegStackify' data-use='c' data-ref="_ZN12_GLOBAL__N_122WebAssemblyRegStackifyC1Ev">(</a>);</td></tr>
<tr><th id="77">77</th><td>}</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><i  data-doc="_ZL19imposeStackOrderingPN4llvm12MachineInstrE">// Decorate the given instruction with implicit operands that enforce the</i></td></tr>
<tr><th id="80">80</th><td><i  data-doc="_ZL19imposeStackOrderingPN4llvm12MachineInstrE">// expression stack ordering constraints for an instruction which is on</i></td></tr>
<tr><th id="81">81</th><td><i  data-doc="_ZL19imposeStackOrderingPN4llvm12MachineInstrE">// the expression stack.</i></td></tr>
<tr><th id="82">82</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL19imposeStackOrderingPN4llvm12MachineInstrE" title='imposeStackOrdering' data-type='void imposeStackOrdering(llvm::MachineInstr * MI)' data-ref="_ZL19imposeStackOrderingPN4llvm12MachineInstrE">imposeStackOrdering</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="3MI" title='MI' data-type='llvm::MachineInstr *' data-ref="3MI">MI</dfn>) {</td></tr>
<tr><th id="83">83</th><td>  <i>// Write the opaque VALUE_STACK register.</i></td></tr>
<tr><th id="84">84</th><td>  <b>if</b> (!MI-&gt;definesRegister(WebAssembly::<span class='error' title="no member named &apos;VALUE_STACK&apos; in namespace &apos;llvm::WebAssembly&apos;">VALUE_STACK</span>))</td></tr>
<tr><th id="85">85</th><td>    MI-&gt;addOperand(MachineOperand::CreateReg(WebAssembly::<span class='error' title="no member named &apos;VALUE_STACK&apos; in namespace &apos;llvm::WebAssembly&apos;">VALUE_STACK</span>,</td></tr>
<tr><th id="86">86</th><td>                                             <i>/*isDef=*/</i><b>true</b>,</td></tr>
<tr><th id="87">87</th><td>                                             <i>/*isImp=*/</i><b>true</b>));</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>  <i>// Also read the opaque VALUE_STACK register.</i></td></tr>
<tr><th id="90">90</th><td>  <b>if</b> (!MI-&gt;readsRegister(WebAssembly::<span class='error' title="no member named &apos;VALUE_STACK&apos; in namespace &apos;llvm::WebAssembly&apos;">VALUE_STACK</span>))</td></tr>
<tr><th id="91">91</th><td>    MI-&gt;addOperand(MachineOperand::CreateReg(WebAssembly::<span class='error' title="no member named &apos;VALUE_STACK&apos; in namespace &apos;llvm::WebAssembly&apos;">VALUE_STACK</span>,</td></tr>
<tr><th id="92">92</th><td>                                             <i>/*isDef=*/</i><b>false</b>,</td></tr>
<tr><th id="93">93</th><td>                                             <i>/*isImp=*/</i><b>true</b>));</td></tr>
<tr><th id="94">94</th><td>}</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><i  data-doc="_ZL29convertImplicitDefToConstZeroPN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_15MachineFunctionERNS_13LiveIntervalsE">// Convert an IMPLICIT_DEF instruction into an instruction which defines</i></td></tr>
<tr><th id="97">97</th><td><i  data-doc="_ZL29convertImplicitDefToConstZeroPN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_15MachineFunctionERNS_13LiveIntervalsE">// a constant zero value.</i></td></tr>
<tr><th id="98">98</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL29convertImplicitDefToConstZeroPN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_15MachineFunctionERNS_13LiveIntervalsE" title='convertImplicitDefToConstZero' data-type='void convertImplicitDefToConstZero(llvm::MachineInstr * MI, llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetInstrInfo * TII, llvm::MachineFunction &amp; MF, llvm::LiveIntervals &amp; LIS)' data-ref="_ZL29convertImplicitDefToConstZeroPN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_15MachineFunctionERNS_13LiveIntervalsE">convertImplicitDefToConstZero</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="4MI" title='MI' data-type='llvm::MachineInstr *' data-ref="4MI">MI</dfn>,</td></tr>
<tr><th id="99">99</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="5MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="5MRI">MRI</dfn>,</td></tr>
<tr><th id="100">100</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col6 decl" id="6TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="6TII">TII</dfn>,</td></tr>
<tr><th id="101">101</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="7MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="7MF">MF</dfn>,</td></tr>
<tr><th id="102">102</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col8 decl" id="8LIS" title='LIS' data-type='llvm::LiveIntervals &amp;' data-ref="8LIS">LIS</dfn>) {</td></tr>
<tr><th id="103">103</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;getOpcode() == TargetOpcode::IMPLICIT_DEF) ? void (0) : __assert_fail (&quot;MI-&gt;getOpcode() == TargetOpcode::IMPLICIT_DEF&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp&quot;, 103, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>);</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col9 decl" id="9RegClass" title='RegClass' data-type='const llvm::TargetRegisterClass *' data-ref="9RegClass">RegClass</dfn> = <a class="local col5 ref" href="#5MRI" title='MRI' data-ref="5MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="106">106</th><td>  <b>if</b> (RegClass == &amp;WebAssembly::<span class='error' title="no member named &apos;I32RegClass&apos; in namespace &apos;llvm::WebAssembly&apos;">I32RegClass</span>) {</td></tr>
<tr><th id="107">107</th><td>    MI-&gt;setDesc(TII-&gt;get(WebAssembly::<span class='error' title="no member named &apos;CONST_I32&apos; in namespace &apos;llvm::WebAssembly&apos;">CONST_I32</span>));</td></tr>
<tr><th id="108">108</th><td>    <a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<var>0</var>));</td></tr>
<tr><th id="109">109</th><td>  } <b>else</b> <b>if</b> (RegClass == &amp;WebAssembly::<span class='error' title="no member named &apos;I64RegClass&apos; in namespace &apos;llvm::WebAssembly&apos;">I64RegClass</span>) {</td></tr>
<tr><th id="110">110</th><td>    MI-&gt;setDesc(TII-&gt;get(WebAssembly::<span class='error' title="no member named &apos;CONST_I64&apos; in namespace &apos;llvm::WebAssembly&apos;">CONST_I64</span>));</td></tr>
<tr><th id="111">111</th><td>    <a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<var>0</var>));</td></tr>
<tr><th id="112">112</th><td>  } <b>else</b> <b>if</b> (RegClass == &amp;WebAssembly::<span class='error' title="no member named &apos;F32RegClass&apos; in namespace &apos;llvm::WebAssembly&apos;">F32RegClass</span>) {</td></tr>
<tr><th id="113">113</th><td>    MI-&gt;setDesc(TII-&gt;get(WebAssembly::<span class='error' title="no member named &apos;CONST_F32&apos; in namespace &apos;llvm::WebAssembly&apos;">CONST_F32</span>));</td></tr>
<tr><th id="114">114</th><td>    <em>auto</em> *<dfn class="local col0 decl" id="10Val" title='Val' data-type='llvm::ConstantFP *' data-ref="10Val">Val</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a>&gt;(<a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a>::<a class="ref" href="../../../include/llvm/IR/Constant.h.html#_ZN4llvm8Constant12getNullValueEPNS_4TypeE" title='llvm::Constant::getNullValue' data-ref="_ZN4llvm8Constant12getNullValueEPNS_4TypeE">getNullValue</a>(</td></tr>
<tr><th id="115">115</th><td>        <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a>::<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZN4llvm4Type10getFloatTyERNS_11LLVMContextE" title='llvm::Type::getFloatTy' data-ref="_ZN4llvm4Type10getFloatTyERNS_11LLVMContextE">getFloatTy</a>(<span class='refarg'><a class="local col7 ref" href="#7MF" title='MF' data-ref="7MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>()</span>)));</td></tr>
<tr><th id="116">116</th><td>    <a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand11CreateFPImmEPKNS_10ConstantFPE" title='llvm::MachineOperand::CreateFPImm' data-ref="_ZN4llvm14MachineOperand11CreateFPImmEPKNS_10ConstantFPE">CreateFPImm</a>(<a class="local col0 ref" href="#10Val" title='Val' data-ref="10Val">Val</a>));</td></tr>
<tr><th id="117">117</th><td>  } <b>else</b> <b>if</b> (RegClass == &amp;WebAssembly::<span class='error' title="no member named &apos;F64RegClass&apos; in namespace &apos;llvm::WebAssembly&apos;">F64RegClass</span>) {</td></tr>
<tr><th id="118">118</th><td>    MI-&gt;setDesc(TII-&gt;get(WebAssembly::<span class='error' title="no member named &apos;CONST_F64&apos; in namespace &apos;llvm::WebAssembly&apos;">CONST_F64</span>));</td></tr>
<tr><th id="119">119</th><td>    <em>auto</em> *<dfn class="local col1 decl" id="11Val" title='Val' data-type='llvm::ConstantFP *' data-ref="11Val">Val</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a>&gt;(<a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a>::<a class="ref" href="../../../include/llvm/IR/Constant.h.html#_ZN4llvm8Constant12getNullValueEPNS_4TypeE" title='llvm::Constant::getNullValue' data-ref="_ZN4llvm8Constant12getNullValueEPNS_4TypeE">getNullValue</a>(</td></tr>
<tr><th id="120">120</th><td>        <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a>::<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZN4llvm4Type11getDoubleTyERNS_11LLVMContextE" title='llvm::Type::getDoubleTy' data-ref="_ZN4llvm4Type11getDoubleTyERNS_11LLVMContextE">getDoubleTy</a>(<span class='refarg'><a class="local col7 ref" href="#7MF" title='MF' data-ref="7MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>()</span>)));</td></tr>
<tr><th id="121">121</th><td>    <a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand11CreateFPImmEPKNS_10ConstantFPE" title='llvm::MachineOperand::CreateFPImm' data-ref="_ZN4llvm14MachineOperand11CreateFPImmEPKNS_10ConstantFPE">CreateFPImm</a>(<a class="local col1 ref" href="#11Val" title='Val' data-ref="11Val">Val</a>));</td></tr>
<tr><th id="122">122</th><td>  } <b>else</b> <b>if</b> (RegClass == &amp;WebAssembly::<span class='error' title="no member named &apos;V128RegClass&apos; in namespace &apos;llvm::WebAssembly&apos;">V128RegClass</span>) {</td></tr>
<tr><th id="123">123</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="12TempReg" title='TempReg' data-type='unsigned int' data-ref="12TempReg">TempReg</dfn> = MRI.createVirtualRegister(&amp;WebAssembly::<span class='error' title="no member named &apos;I32RegClass&apos; in namespace &apos;llvm::WebAssembly&apos;">I32RegClass</span>);</td></tr>
<tr><th id="124">124</th><td>    MI-&gt;setDesc(TII-&gt;get(WebAssembly::<span class='error' title="no member named &apos;SPLAT_v4i32&apos; in namespace &apos;llvm::WebAssembly&apos;">SPLAT_v4i32</span>));</td></tr>
<tr><th id="125">125</th><td>    MI-&gt;addOperand(MachineOperand::CreateReg(TempReg, <b>false</b>));</td></tr>
<tr><th id="126">126</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="13Const" title='Const' data-type='llvm::MachineInstr *' data-ref="13Const">Const</dfn> = BuildMI(*MI-&gt;getParent(), MI, MI-&gt;getDebugLoc(),</td></tr>
<tr><th id="127">127</th><td>                                  TII-&gt;get(WebAssembly::<span class='error' title="no member named &apos;CONST_I32&apos; in namespace &apos;llvm::WebAssembly&apos;">CONST_I32</span>), TempReg)</td></tr>
<tr><th id="128">128</th><td>                              .addImm(<var>0</var>);</td></tr>
<tr><th id="129">129</th><td>    <a class="local col8 ref" href="#8LIS" title='LIS' data-ref="8LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col3 ref" href="#13Const" title='Const' data-ref="13Const">Const</a></span>);</td></tr>
<tr><th id="130">130</th><td>  } <b>else</b> {</td></tr>
<tr><th id="131">131</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected reg class&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp&quot;, 131)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected reg class"</q>);</td></tr>
<tr><th id="132">132</th><td>  }</td></tr>
<tr><th id="133">133</th><td>}</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><i  data-doc="_ZL11queryCalleeRKN4llvm12MachineInstrEjRbS3_S3_S3_">// Determine whether a call to the callee referenced by</i></td></tr>
<tr><th id="136">136</th><td><i  data-doc="_ZL11queryCalleeRKN4llvm12MachineInstrEjRbS3_S3_S3_">// MI-&gt;getOperand(CalleeOpNo) reads memory, writes memory, and/or has side</i></td></tr>
<tr><th id="137">137</th><td><i  data-doc="_ZL11queryCalleeRKN4llvm12MachineInstrEjRbS3_S3_S3_">// effects.</i></td></tr>
<tr><th id="138">138</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL11queryCalleeRKN4llvm12MachineInstrEjRbS3_S3_S3_" title='queryCallee' data-type='void queryCallee(const llvm::MachineInstr &amp; MI, unsigned int CalleeOpNo, bool &amp; Read, bool &amp; Write, bool &amp; Effects, bool &amp; StackPointer)' data-ref="_ZL11queryCalleeRKN4llvm12MachineInstrEjRbS3_S3_S3_">queryCallee</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="14MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="14MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="15CalleeOpNo" title='CalleeOpNo' data-type='unsigned int' data-ref="15CalleeOpNo">CalleeOpNo</dfn>, <em>bool</em> &amp;<dfn class="local col6 decl" id="16Read" title='Read' data-type='bool &amp;' data-ref="16Read">Read</dfn>,</td></tr>
<tr><th id="139">139</th><td>                        <em>bool</em> &amp;<dfn class="local col7 decl" id="17Write" title='Write' data-type='bool &amp;' data-ref="17Write">Write</dfn>, <em>bool</em> &amp;<dfn class="local col8 decl" id="18Effects" title='Effects' data-type='bool &amp;' data-ref="18Effects">Effects</dfn>, <em>bool</em> &amp;<dfn class="local col9 decl" id="19StackPointer" title='StackPointer' data-type='bool &amp;' data-ref="19StackPointer">StackPointer</dfn>) {</td></tr>
<tr><th id="140">140</th><td>  <i>// All calls can use the stack pointer.</i></td></tr>
<tr><th id="141">141</th><td>  <a class="local col9 ref" href="#19StackPointer" title='StackPointer' data-ref="19StackPointer">StackPointer</a> = <b>true</b>;</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="20MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="20MO">MO</dfn> = <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#15CalleeOpNo" title='CalleeOpNo' data-ref="15CalleeOpNo">CalleeOpNo</a>);</td></tr>
<tr><th id="144">144</th><td>  <b>if</b> (<a class="local col0 ref" href="#20MO" title='MO' data-ref="20MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>()) {</td></tr>
<tr><th id="145">145</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col1 decl" id="21GV" title='GV' data-type='const llvm::Constant *' data-ref="21GV">GV</dfn> = <a class="local col0 ref" href="#20MO" title='MO' data-ref="20MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>();</td></tr>
<tr><th id="146">146</th><td>    <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col2 decl" id="22GA" title='GA' data-type='const llvm::GlobalAlias *' data-ref="22GA"><a class="local col2 ref" href="#22GA" title='GA' data-ref="22GA">GA</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/GlobalAlias.h.html#llvm::GlobalAlias" title='llvm::GlobalAlias' data-ref="llvm::GlobalAlias">GlobalAlias</a>&gt;(<a class="local col1 ref" href="#21GV" title='GV' data-ref="21GV">GV</a>))</td></tr>
<tr><th id="147">147</th><td>      <b>if</b> (!<a class="local col2 ref" href="#22GA" title='GA' data-ref="22GA">GA</a>-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue14isInterposableEv" title='llvm::GlobalValue::isInterposable' data-ref="_ZNK4llvm11GlobalValue14isInterposableEv">isInterposable</a>())</td></tr>
<tr><th id="148">148</th><td>        <a class="local col1 ref" href="#21GV" title='GV' data-ref="21GV">GV</a> = <a class="local col2 ref" href="#22GA" title='GA' data-ref="22GA">GA</a>-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalAlias.h.html#_ZNK4llvm11GlobalAlias10getAliaseeEv" title='llvm::GlobalAlias::getAliasee' data-ref="_ZNK4llvm11GlobalAlias10getAliaseeEv">getAliasee</a>();</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>    <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col3 decl" id="23F" title='F' data-type='const llvm::Function *' data-ref="23F"><a class="local col3 ref" href="#23F" title='F' data-ref="23F">F</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a>&gt;(<a class="local col1 ref" href="#21GV" title='GV' data-ref="21GV">GV</a>)) {</td></tr>
<tr><th id="151">151</th><td>      <b>if</b> (!<a class="local col3 ref" href="#23F" title='F' data-ref="23F">F</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function12doesNotThrowEv" title='llvm::Function::doesNotThrow' data-ref="_ZNK4llvm8Function12doesNotThrowEv">doesNotThrow</a>())</td></tr>
<tr><th id="152">152</th><td>        <a class="local col8 ref" href="#18Effects" title='Effects' data-ref="18Effects">Effects</a> = <b>true</b>;</td></tr>
<tr><th id="153">153</th><td>      <b>if</b> (<a class="local col3 ref" href="#23F" title='F' data-ref="23F">F</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function19doesNotAccessMemoryEv" title='llvm::Function::doesNotAccessMemory' data-ref="_ZNK4llvm8Function19doesNotAccessMemoryEv">doesNotAccessMemory</a>())</td></tr>
<tr><th id="154">154</th><td>        <b>return</b>;</td></tr>
<tr><th id="155">155</th><td>      <b>if</b> (<a class="local col3 ref" href="#23F" title='F' data-ref="23F">F</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function15onlyReadsMemoryEv" title='llvm::Function::onlyReadsMemory' data-ref="_ZNK4llvm8Function15onlyReadsMemoryEv">onlyReadsMemory</a>()) {</td></tr>
<tr><th id="156">156</th><td>        <a class="local col6 ref" href="#16Read" title='Read' data-ref="16Read">Read</a> = <b>true</b>;</td></tr>
<tr><th id="157">157</th><td>        <b>return</b>;</td></tr>
<tr><th id="158">158</th><td>      }</td></tr>
<tr><th id="159">159</th><td>    }</td></tr>
<tr><th id="160">160</th><td>  }</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>  <i>// Assume the worst.</i></td></tr>
<tr><th id="163">163</th><td>  <a class="local col7 ref" href="#17Write" title='Write' data-ref="17Write">Write</a> = <b>true</b>;</td></tr>
<tr><th id="164">164</th><td>  <a class="local col6 ref" href="#16Read" title='Read' data-ref="16Read">Read</a> = <b>true</b>;</td></tr>
<tr><th id="165">165</th><td>  <a class="local col8 ref" href="#18Effects" title='Effects' data-ref="18Effects">Effects</a> = <b>true</b>;</td></tr>
<tr><th id="166">166</th><td>}</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><i  data-doc="_ZL5queryRKN4llvm12MachineInstrERNS_9AAResultsERbS5_S5_S5_">// Determine whether MI reads memory, writes memory, has side effects,</i></td></tr>
<tr><th id="169">169</th><td><i  data-doc="_ZL5queryRKN4llvm12MachineInstrERNS_9AAResultsERbS5_S5_S5_">// and/or uses the stack pointer value.</i></td></tr>
<tr><th id="170">170</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL5queryRKN4llvm12MachineInstrERNS_9AAResultsERbS5_S5_S5_" title='query' data-type='void query(const llvm::MachineInstr &amp; MI, AliasAnalysis &amp; AA, bool &amp; Read, bool &amp; Write, bool &amp; Effects, bool &amp; StackPointer)' data-ref="_ZL5queryRKN4llvm12MachineInstrERNS_9AAResultsERbS5_S5_S5_">query</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="24MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="24MI">MI</dfn>, <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> &amp;<dfn class="local col5 decl" id="25AA" title='AA' data-type='AliasAnalysis &amp;' data-ref="25AA">AA</dfn>, <em>bool</em> &amp;<dfn class="local col6 decl" id="26Read" title='Read' data-type='bool &amp;' data-ref="26Read">Read</dfn>,</td></tr>
<tr><th id="171">171</th><td>                  <em>bool</em> &amp;<dfn class="local col7 decl" id="27Write" title='Write' data-type='bool &amp;' data-ref="27Write">Write</dfn>, <em>bool</em> &amp;<dfn class="local col8 decl" id="28Effects" title='Effects' data-type='bool &amp;' data-ref="28Effects">Effects</dfn>, <em>bool</em> &amp;<dfn class="local col9 decl" id="29StackPointer" title='StackPointer' data-type='bool &amp;' data-ref="29StackPointer">StackPointer</dfn>) {</td></tr>
<tr><th id="172">172</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MI.isTerminator()) ? void (0) : __assert_fail (&quot;!MI.isTerminator()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp&quot;, 172, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>());</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>  <b>if</b> (<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>() || <a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isPositionEv" title='llvm::MachineInstr::isPosition' data-ref="_ZNK4llvm12MachineInstr10isPositionEv">isPosition</a>())</td></tr>
<tr><th id="175">175</th><td>    <b>return</b>;</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>  <i>// Check for loads.</i></td></tr>
<tr><th id="178">178</th><td>  <b>if</b> (<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp; !<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr30isDereferenceableInvariantLoadEPNS_9AAResultsE" title='llvm::MachineInstr::isDereferenceableInvariantLoad' data-ref="_ZNK4llvm12MachineInstr30isDereferenceableInvariantLoadEPNS_9AAResultsE">isDereferenceableInvariantLoad</a>(&amp;<a class="local col5 ref" href="#25AA" title='AA' data-ref="25AA">AA</a>))</td></tr>
<tr><th id="179">179</th><td>    <a class="local col6 ref" href="#26Read" title='Read' data-ref="26Read">Read</a> = <b>true</b>;</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>  <i>// Check for stores.</i></td></tr>
<tr><th id="182">182</th><td>  <b>if</b> (<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) {</td></tr>
<tr><th id="183">183</th><td>    <a class="local col7 ref" href="#27Write" title='Write' data-ref="27Write">Write</a> = <b>true</b>;</td></tr>
<tr><th id="184">184</th><td>  } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>()) {</td></tr>
<tr><th id="185">185</th><td>    <b>switch</b> (<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="186">186</th><td>    <b>case</b> WebAssembly::<span class='error' title="no member named &apos;DIV_S_I32&apos; in namespace &apos;llvm::WebAssembly&apos;">DIV_S_I32</span>:</td></tr>
<tr><th id="187">187</th><td>    <b>case</b> WebAssembly::<span class='error' title="no member named &apos;DIV_S_I64&apos; in namespace &apos;llvm::WebAssembly&apos;">DIV_S_I64</span>:</td></tr>
<tr><th id="188">188</th><td>    <b>case</b> WebAssembly::<span class='error' title="no member named &apos;REM_S_I32&apos; in namespace &apos;llvm::WebAssembly&apos;">REM_S_I32</span>:</td></tr>
<tr><th id="189">189</th><td>    <b>case</b> WebAssembly::<span class='error' title="no member named &apos;REM_S_I64&apos; in namespace &apos;llvm::WebAssembly&apos;">REM_S_I64</span>:</td></tr>
<tr><th id="190">190</th><td>    <b>case</b> WebAssembly::<span class='error' title="no member named &apos;DIV_U_I32&apos; in namespace &apos;llvm::WebAssembly&apos;">DIV_U_I32</span>:</td></tr>
<tr><th id="191">191</th><td>    <b>case</b> WebAssembly::<span class='error' title="no member named &apos;DIV_U_I64&apos; in namespace &apos;llvm::WebAssembly&apos;">DIV_U_I64</span>:</td></tr>
<tr><th id="192">192</th><td>    <b>case</b> WebAssembly::<span class='error' title="no member named &apos;REM_U_I32&apos; in namespace &apos;llvm::WebAssembly&apos;">REM_U_I32</span>:</td></tr>
<tr><th id="193">193</th><td>    <b>case</b> WebAssembly::<span class='error' title="no member named &apos;REM_U_I64&apos; in namespace &apos;llvm::WebAssembly&apos;">REM_U_I64</span>:</td></tr>
<tr><th id="194">194</th><td>    <b>case</b> WebAssembly::<span class='error' title="no member named &apos;I32_TRUNC_S_F32&apos; in namespace &apos;llvm::WebAssembly&apos;">I32_TRUNC_S_F32</span>:</td></tr>
<tr><th id="195">195</th><td>    <b>case</b> WebAssembly::<span class='error' title="no member named &apos;I64_TRUNC_S_F32&apos; in namespace &apos;llvm::WebAssembly&apos;">I64_TRUNC_S_F32</span>:</td></tr>
<tr><th id="196">196</th><td>    <b>case</b> WebAssembly::<span class='error' title="no member named &apos;I32_TRUNC_S_F64&apos; in namespace &apos;llvm::WebAssembly&apos;">I32_TRUNC_S_F64</span>:</td></tr>
<tr><th id="197">197</th><td>    <b>case</b> WebAssembly::<span class='error' title="no member named &apos;I64_TRUNC_S_F64&apos; in namespace &apos;llvm::WebAssembly&apos;">I64_TRUNC_S_F64</span>:</td></tr>
<tr><th id="198">198</th><td>    <b>case</b> WebAssembly::<span class='error' title="no member named &apos;I32_TRUNC_U_F32&apos; in namespace &apos;llvm::WebAssembly&apos;">I32_TRUNC_U_F32</span>:</td></tr>
<tr><th id="199">199</th><td>    <b>case</b> WebAssembly::<span class='error' title="no member named &apos;I64_TRUNC_U_F32&apos; in namespace &apos;llvm::WebAssembly&apos;">I64_TRUNC_U_F32</span>:</td></tr>
<tr><th id="200">200</th><td>    <b>case</b> WebAssembly::<span class='error' title="no member named &apos;I32_TRUNC_U_F64&apos; in namespace &apos;llvm::WebAssembly&apos;">I32_TRUNC_U_F64</span>:</td></tr>
<tr><th id="201">201</th><td>    <b>case</b> WebAssembly::<span class='error' title="no member named &apos;I64_TRUNC_U_F64&apos; in namespace &apos;llvm::WebAssembly&apos;">I64_TRUNC_U_F64</span>:</td></tr>
<tr><th id="202">202</th><td>      <i>// These instruction have hasUnmodeledSideEffects() returning true</i></td></tr>
<tr><th id="203">203</th><td><i>      // because they trap on overflow and invalid so they can't be arbitrarily</i></td></tr>
<tr><th id="204">204</th><td><i>      // moved, however hasOrderedMemoryRef() interprets this plus their lack</i></td></tr>
<tr><th id="205">205</th><td><i>      // of memoperands as having a potential unknown memory reference.</i></td></tr>
<tr><th id="206">206</th><td>      <b>break</b>;</td></tr>
<tr><th id="207">207</th><td>    <b>default</b>:</td></tr>
<tr><th id="208">208</th><td>      <i>// Record volatile accesses, unless it's a call, as calls are handled</i></td></tr>
<tr><th id="209">209</th><td><i>      // specially below.</i></td></tr>
<tr><th id="210">210</th><td>      <b>if</b> (!<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>()) {</td></tr>
<tr><th id="211">211</th><td>        <a class="local col7 ref" href="#27Write" title='Write' data-ref="27Write">Write</a> = <b>true</b>;</td></tr>
<tr><th id="212">212</th><td>        <a class="local col8 ref" href="#28Effects" title='Effects' data-ref="28Effects">Effects</a> = <b>true</b>;</td></tr>
<tr><th id="213">213</th><td>      }</td></tr>
<tr><th id="214">214</th><td>      <b>break</b>;</td></tr>
<tr><th id="215">215</th><td>    }</td></tr>
<tr><th id="216">216</th><td>  }</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>  <i>// Check for side effects.</i></td></tr>
<tr><th id="219">219</th><td>  <b>if</b> (<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>()) {</td></tr>
<tr><th id="220">220</th><td>    <b>switch</b> (<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="221">221</th><td>    <b>case</b> WebAssembly::<span class='error' title="no member named &apos;DIV_S_I32&apos; in namespace &apos;llvm::WebAssembly&apos;">DIV_S_I32</span>:</td></tr>
<tr><th id="222">222</th><td>    <b>case</b> WebAssembly::<span class='error' title="no member named &apos;DIV_S_I64&apos; in namespace &apos;llvm::WebAssembly&apos;">DIV_S_I64</span>:</td></tr>
<tr><th id="223">223</th><td>    <b>case</b> WebAssembly::<span class='error' title="no member named &apos;REM_S_I32&apos; in namespace &apos;llvm::WebAssembly&apos;">REM_S_I32</span>:</td></tr>
<tr><th id="224">224</th><td>    <b>case</b> WebAssembly::<span class='error' title="no member named &apos;REM_S_I64&apos; in namespace &apos;llvm::WebAssembly&apos;">REM_S_I64</span>:</td></tr>
<tr><th id="225">225</th><td>    <b>case</b> WebAssembly::<span class='error' title="no member named &apos;DIV_U_I32&apos; in namespace &apos;llvm::WebAssembly&apos;">DIV_U_I32</span>:</td></tr>
<tr><th id="226">226</th><td>    <b>case</b> WebAssembly::<span class='error' title="no member named &apos;DIV_U_I64&apos; in namespace &apos;llvm::WebAssembly&apos;">DIV_U_I64</span>:</td></tr>
<tr><th id="227">227</th><td>    <b>case</b> WebAssembly::<span class='error' title="no member named &apos;REM_U_I32&apos; in namespace &apos;llvm::WebAssembly&apos;">REM_U_I32</span>:</td></tr>
<tr><th id="228">228</th><td>    <b>case</b> WebAssembly::<span class='error' title="no member named &apos;REM_U_I64&apos; in namespace &apos;llvm::WebAssembly&apos;">REM_U_I64</span>:</td></tr>
<tr><th id="229">229</th><td>    <b>case</b> WebAssembly::<span class='error' title="no member named &apos;I32_TRUNC_S_F32&apos; in namespace &apos;llvm::WebAssembly&apos;">I32_TRUNC_S_F32</span>:</td></tr>
<tr><th id="230">230</th><td>    <b>case</b> WebAssembly::<span class='error' title="no member named &apos;I64_TRUNC_S_F32&apos; in namespace &apos;llvm::WebAssembly&apos;">I64_TRUNC_S_F32</span>:</td></tr>
<tr><th id="231">231</th><td>    <b>case</b> WebAssembly::<span class='error' title="no member named &apos;I32_TRUNC_S_F64&apos; in namespace &apos;llvm::WebAssembly&apos;">I32_TRUNC_S_F64</span>:</td></tr>
<tr><th id="232">232</th><td>    <b>case</b> WebAssembly::<span class='error' title="no member named &apos;I64_TRUNC_S_F64&apos; in namespace &apos;llvm::WebAssembly&apos;">I64_TRUNC_S_F64</span>:</td></tr>
<tr><th id="233">233</th><td>    <b>case</b> WebAssembly::<span class='error' title="no member named &apos;I32_TRUNC_U_F32&apos; in namespace &apos;llvm::WebAssembly&apos;">I32_TRUNC_U_F32</span>:</td></tr>
<tr><th id="234">234</th><td>    <b>case</b> WebAssembly::<span class='error' title="no member named &apos;I64_TRUNC_U_F32&apos; in namespace &apos;llvm::WebAssembly&apos;">I64_TRUNC_U_F32</span>:</td></tr>
<tr><th id="235">235</th><td>    <b>case</b> WebAssembly::<span class='error' title="no member named &apos;I32_TRUNC_U_F64&apos; in namespace &apos;llvm::WebAssembly&apos;">I32_TRUNC_U_F64</span>:</td></tr>
<tr><th id="236">236</th><td>    <b>case</b> WebAssembly::<span class='error' title="no member named &apos;I64_TRUNC_U_F64&apos; in namespace &apos;llvm::WebAssembly&apos;">I64_TRUNC_U_F64</span>:</td></tr>
<tr><th id="237">237</th><td>      <i>// These instructions have hasUnmodeledSideEffects() returning true</i></td></tr>
<tr><th id="238">238</th><td><i>      // because they trap on overflow and invalid so they can't be arbitrarily</i></td></tr>
<tr><th id="239">239</th><td><i>      // moved, however in the specific case of register stackifying, it is safe</i></td></tr>
<tr><th id="240">240</th><td><i>      // to move them because overflow and invalid are Undefined Behavior.</i></td></tr>
<tr><th id="241">241</th><td>      <b>break</b>;</td></tr>
<tr><th id="242">242</th><td>    <b>default</b>:</td></tr>
<tr><th id="243">243</th><td>      <a class="local col8 ref" href="#28Effects" title='Effects' data-ref="28Effects">Effects</a> = <b>true</b>;</td></tr>
<tr><th id="244">244</th><td>      <b>break</b>;</td></tr>
<tr><th id="245">245</th><td>    }</td></tr>
<tr><th id="246">246</th><td>  }</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>  <i>// Check for writes to __stack_pointer global.</i></td></tr>
<tr><th id="249">249</th><td>  <b>if</b> (MI.getOpcode() == WebAssembly::<span class='error' title="no member named &apos;GLOBAL_SET_I32&apos; in namespace &apos;llvm::WebAssembly&apos;">GLOBAL_SET_I32</span> &amp;&amp;</td></tr>
<tr><th id="250">250</th><td>      strcmp(MI.getOperand(<var>0</var>).getSymbolName(), <q>"__stack_pointer"</q>) == <var>0</var>)</td></tr>
<tr><th id="251">251</th><td>    <a class="local col9 ref" href="#29StackPointer" title='StackPointer' data-ref="29StackPointer">StackPointer</a> = <b>true</b>;</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>  <i>// Analyze calls.</i></td></tr>
<tr><th id="254">254</th><td>  <b>if</b> (<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>()) {</td></tr>
<tr><th id="255">255</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="30CalleeOpNo" title='CalleeOpNo' data-type='unsigned int' data-ref="30CalleeOpNo">CalleeOpNo</dfn> = <span class="namespace">WebAssembly::</span><a class="ref" href="WebAssemblyUtilities.h.html#_ZN4llvm11WebAssembly13getCalleeOpNoERKNS_12MachineInstrE" title='llvm::WebAssembly::getCalleeOpNo' data-ref="_ZN4llvm11WebAssembly13getCalleeOpNoERKNS_12MachineInstrE">getCalleeOpNo</a>(<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>);</td></tr>
<tr><th id="256">256</th><td>    <a class="tu ref" href="#_ZL11queryCalleeRKN4llvm12MachineInstrEjRbS3_S3_S3_" title='queryCallee' data-use='c' data-ref="_ZL11queryCalleeRKN4llvm12MachineInstrEjRbS3_S3_S3_">queryCallee</a>(<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>, <a class="local col0 ref" href="#30CalleeOpNo" title='CalleeOpNo' data-ref="30CalleeOpNo">CalleeOpNo</a>, <span class='refarg'><a class="local col6 ref" href="#26Read" title='Read' data-ref="26Read">Read</a></span>, <span class='refarg'><a class="local col7 ref" href="#27Write" title='Write' data-ref="27Write">Write</a></span>, <span class='refarg'><a class="local col8 ref" href="#28Effects" title='Effects' data-ref="28Effects">Effects</a></span>, <span class='refarg'><a class="local col9 ref" href="#29StackPointer" title='StackPointer' data-ref="29StackPointer">StackPointer</a></span>);</td></tr>
<tr><th id="257">257</th><td>  }</td></tr>
<tr><th id="258">258</th><td>}</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td><i  data-doc="_ZL19shouldRematerializeRKN4llvm12MachineInstrERNS_9AAResultsEPKNS_20WebAssemblyInstrInfoE">// Test whether Def is safe and profitable to rematerialize.</i></td></tr>
<tr><th id="261">261</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL19shouldRematerializeRKN4llvm12MachineInstrERNS_9AAResultsEPKNS_20WebAssemblyInstrInfoE" title='shouldRematerialize' data-type='bool shouldRematerialize(const llvm::MachineInstr &amp; Def, AliasAnalysis &amp; AA, const llvm::WebAssemblyInstrInfo * TII)' data-ref="_ZL19shouldRematerializeRKN4llvm12MachineInstrERNS_9AAResultsEPKNS_20WebAssemblyInstrInfoE">shouldRematerialize</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="31Def" title='Def' data-type='const llvm::MachineInstr &amp;' data-ref="31Def">Def</dfn>, <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> &amp;<dfn class="local col2 decl" id="32AA" title='AA' data-type='AliasAnalysis &amp;' data-ref="32AA">AA</dfn>,</td></tr>
<tr><th id="262">262</th><td>                                <em>const</em> <a class="type" href="WebAssemblyInstrInfo.h.html#llvm::WebAssemblyInstrInfo" title='llvm::WebAssemblyInstrInfo' data-ref="llvm::WebAssemblyInstrInfo">WebAssemblyInstrInfo</a> *<dfn class="local col3 decl" id="33TII" title='TII' data-type='const llvm::WebAssemblyInstrInfo *' data-ref="33TII">TII</dfn>) {</td></tr>
<tr><th id="263">263</th><td>  <b>return</b> Def.isAsCheapAsAMove() &amp;&amp; TII-&gt;<span class='error' title="no member named &apos;isTriviallyReMaterializable&apos; in &apos;llvm::WebAssemblyInstrInfo&apos;">isTriviallyReMaterializable</span>(Def, &amp;AA);</td></tr>
<tr><th id="264">264</th><td>}</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><i  data-doc="_ZL10getVRegDefjPKN4llvm12MachineInstrERKNS_19MachineRegisterInfoERKNS_13LiveIntervalsE">// Identify the definition for this register at this point. This is a</i></td></tr>
<tr><th id="267">267</th><td><i  data-doc="_ZL10getVRegDefjPKN4llvm12MachineInstrERKNS_19MachineRegisterInfoERKNS_13LiveIntervalsE">// generalization of MachineRegisterInfo::getUniqueVRegDef that uses</i></td></tr>
<tr><th id="268">268</th><td><i  data-doc="_ZL10getVRegDefjPKN4llvm12MachineInstrERKNS_19MachineRegisterInfoERKNS_13LiveIntervalsE">// LiveIntervals to handle complex cases.</i></td></tr>
<tr><th id="269">269</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl def" id="_ZL10getVRegDefjPKN4llvm12MachineInstrERKNS_19MachineRegisterInfoERKNS_13LiveIntervalsE" title='getVRegDef' data-type='llvm::MachineInstr * getVRegDef(unsigned int Reg, const llvm::MachineInstr * Insert, const llvm::MachineRegisterInfo &amp; MRI, const llvm::LiveIntervals &amp; LIS)' data-ref="_ZL10getVRegDefjPKN4llvm12MachineInstrERKNS_19MachineRegisterInfoERKNS_13LiveIntervalsE">getVRegDef</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="34Reg" title='Reg' data-type='unsigned int' data-ref="34Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="35Insert" title='Insert' data-type='const llvm::MachineInstr *' data-ref="35Insert">Insert</dfn>,</td></tr>
<tr><th id="270">270</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="36MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="36MRI">MRI</dfn>,</td></tr>
<tr><th id="271">271</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col7 decl" id="37LIS" title='LIS' data-type='const llvm::LiveIntervals &amp;' data-ref="37LIS">LIS</dfn>) {</td></tr>
<tr><th id="272">272</th><td>  <i>// Most registers are in SSA form here so we try a quick MRI query first.</i></td></tr>
<tr><th id="273">273</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="38Def" title='Def' data-type='llvm::MachineInstr *' data-ref="38Def"><a class="local col8 ref" href="#38Def" title='Def' data-ref="38Def">Def</a></dfn> = <a class="local col6 ref" href="#36MRI" title='MRI' data-ref="36MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col4 ref" href="#34Reg" title='Reg' data-ref="34Reg">Reg</a>))</td></tr>
<tr><th id="274">274</th><td>    <b>return</b> <a class="local col8 ref" href="#38Def" title='Def' data-ref="38Def">Def</a>;</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>  <i>// MRI doesn't know what the Def is. Try asking LIS.</i></td></tr>
<tr><th id="277">277</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col9 decl" id="39ValNo" title='ValNo' data-type='const llvm::VNInfo *' data-ref="39ValNo"><a class="local col9 ref" href="#39ValNo" title='ValNo' data-ref="39ValNo">ValNo</a></dfn> = <a class="local col7 ref" href="#37LIS" title='LIS' data-ref="37LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZNK4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col4 ref" href="#34Reg" title='Reg' data-ref="34Reg">Reg</a>).<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange15getVNInfoBeforeENS_9SlotIndexE" title='llvm::LiveRange::getVNInfoBefore' data-ref="_ZNK4llvm9LiveRange15getVNInfoBeforeENS_9SlotIndexE">getVNInfoBefore</a>(</td></tr>
<tr><th id="278">278</th><td>          <a class="local col7 ref" href="#37LIS" title='LIS' data-ref="37LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col5 ref" href="#35Insert" title='Insert' data-ref="35Insert">Insert</a>)))</td></tr>
<tr><th id="279">279</th><td>    <b>return</b> <a class="local col7 ref" href="#37LIS" title='LIS' data-ref="37LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col9 ref" href="#39ValNo" title='ValNo' data-ref="39ValNo">ValNo</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>);</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="282">282</th><td>}</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td><i  data-doc="_ZL9hasOneUsejPN4llvm12MachineInstrERNS_19MachineRegisterInfoERNS_20MachineDominatorTreeERNS_13LiveIntervalsE">// Test whether Reg, as defined at Def, has exactly one use. This is a</i></td></tr>
<tr><th id="285">285</th><td><i  data-doc="_ZL9hasOneUsejPN4llvm12MachineInstrERNS_19MachineRegisterInfoERNS_20MachineDominatorTreeERNS_13LiveIntervalsE">// generalization of MachineRegisterInfo::hasOneUse that uses LiveIntervals</i></td></tr>
<tr><th id="286">286</th><td><i  data-doc="_ZL9hasOneUsejPN4llvm12MachineInstrERNS_19MachineRegisterInfoERNS_20MachineDominatorTreeERNS_13LiveIntervalsE">// to handle complex cases.</i></td></tr>
<tr><th id="287">287</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL9hasOneUsejPN4llvm12MachineInstrERNS_19MachineRegisterInfoERNS_20MachineDominatorTreeERNS_13LiveIntervalsE" title='hasOneUse' data-type='bool hasOneUse(unsigned int Reg, llvm::MachineInstr * Def, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineDominatorTree &amp; MDT, llvm::LiveIntervals &amp; LIS)' data-ref="_ZL9hasOneUsejPN4llvm12MachineInstrERNS_19MachineRegisterInfoERNS_20MachineDominatorTreeERNS_13LiveIntervalsE">hasOneUse</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="40Reg" title='Reg' data-type='unsigned int' data-ref="40Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="41Def" title='Def' data-type='llvm::MachineInstr *' data-ref="41Def">Def</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="42MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="42MRI">MRI</dfn>,</td></tr>
<tr><th id="288">288</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> &amp;<dfn class="local col3 decl" id="43MDT" title='MDT' data-type='llvm::MachineDominatorTree &amp;' data-ref="43MDT">MDT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col4 decl" id="44LIS" title='LIS' data-type='llvm::LiveIntervals &amp;' data-ref="44LIS">LIS</dfn>) {</td></tr>
<tr><th id="289">289</th><td>  <i>// Most registers are in SSA form here so we try a quick MRI query first.</i></td></tr>
<tr><th id="290">290</th><td>  <b>if</b> (<a class="local col2 ref" href="#42MRI" title='MRI' data-ref="42MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9hasOneUseEj" title='llvm::MachineRegisterInfo::hasOneUse' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneUseEj">hasOneUse</a>(<a class="local col0 ref" href="#40Reg" title='Reg' data-ref="40Reg">Reg</a>))</td></tr>
<tr><th id="291">291</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>  <em>bool</em> <dfn class="local col5 decl" id="45HasOne" title='HasOne' data-type='bool' data-ref="45HasOne">HasOne</dfn> = <b>false</b>;</td></tr>
<tr><th id="294">294</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col6 decl" id="46LI" title='LI' data-type='const llvm::LiveInterval &amp;' data-ref="46LI">LI</dfn> = <a class="local col4 ref" href="#44LIS" title='LIS' data-ref="44LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col0 ref" href="#40Reg" title='Reg' data-ref="40Reg">Reg</a>);</td></tr>
<tr><th id="295">295</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col7 decl" id="47DefVNI" title='DefVNI' data-type='const llvm::VNInfo *' data-ref="47DefVNI">DefVNI</dfn> =</td></tr>
<tr><th id="296">296</th><td>      <a class="local col6 ref" href="#46LI" title='LI' data-ref="46LI">LI</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE" title='llvm::LiveRange::getVNInfoAt' data-ref="_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE">getVNInfoAt</a>(<a class="local col4 ref" href="#44LIS" title='LIS' data-ref="44LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col1 ref" href="#41Def" title='Def' data-ref="41Def">Def</a>).<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>());</td></tr>
<tr><th id="297">297</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DefVNI) ? void (0) : __assert_fail (&quot;DefVNI&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp&quot;, 297, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#47DefVNI" title='DefVNI' data-ref="47DefVNI">DefVNI</a>);</td></tr>
<tr><th id="298">298</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="48I" title='I' data-type='llvm::MachineOperand &amp;' data-ref="48I">I</dfn> : <a class="local col2 ref" href="#42MRI" title='MRI' data-ref="42MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj" title='llvm::MachineRegisterInfo::use_nodbg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj">use_nodbg_operands</a>(<a class="local col0 ref" href="#40Reg" title='Reg' data-ref="40Reg">Reg</a>)) {</td></tr>
<tr><th id="299">299</th><td>    <em>const</em> <em>auto</em> &amp;<dfn class="local col9 decl" id="49Result" title='Result' data-type='const llvm::LiveQueryResult &amp;' data-ref="49Result">Result</dfn> = <a class="local col6 ref" href="#46LI" title='LI' data-ref="46LI">LI</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE" title='llvm::LiveRange::Query' data-ref="_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE">Query</a>(<a class="local col4 ref" href="#44LIS" title='LIS' data-ref="44LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col8 ref" href="#48I" title='I' data-ref="48I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()));</td></tr>
<tr><th id="300">300</th><td>    <b>if</b> (<a class="local col9 ref" href="#49Result" title='Result' data-ref="49Result">Result</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult7valueInEv" title='llvm::LiveQueryResult::valueIn' data-ref="_ZNK4llvm15LiveQueryResult7valueInEv">valueIn</a>() == <a class="local col7 ref" href="#47DefVNI" title='DefVNI' data-ref="47DefVNI">DefVNI</a>) {</td></tr>
<tr><th id="301">301</th><td>      <b>if</b> (!<a class="local col9 ref" href="#49Result" title='Result' data-ref="49Result">Result</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult6isKillEv" title='llvm::LiveQueryResult::isKill' data-ref="_ZNK4llvm15LiveQueryResult6isKillEv">isKill</a>())</td></tr>
<tr><th id="302">302</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="303">303</th><td>      <b>if</b> (<a class="local col5 ref" href="#45HasOne" title='HasOne' data-ref="45HasOne">HasOne</a>)</td></tr>
<tr><th id="304">304</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="305">305</th><td>      <a class="local col5 ref" href="#45HasOne" title='HasOne' data-ref="45HasOne">HasOne</a> = <b>true</b>;</td></tr>
<tr><th id="306">306</th><td>    }</td></tr>
<tr><th id="307">307</th><td>  }</td></tr>
<tr><th id="308">308</th><td>  <b>return</b> <a class="local col5 ref" href="#45HasOne" title='HasOne' data-ref="45HasOne">HasOne</a>;</td></tr>
<tr><th id="309">309</th><td>}</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td><i  data-doc="_ZL12isSafeToMovePKN4llvm12MachineInstrES2_RNS_9AAResultsERKNS_19MachineRegisterInfoE">// Test whether it's safe to move Def to just before Insert.</i></td></tr>
<tr><th id="312">312</th><td><i  data-doc="_ZL12isSafeToMovePKN4llvm12MachineInstrES2_RNS_9AAResultsERKNS_19MachineRegisterInfoE">// TODO: Compute memory dependencies in a way that doesn't require always</i></td></tr>
<tr><th id="313">313</th><td><i  data-doc="_ZL12isSafeToMovePKN4llvm12MachineInstrES2_RNS_9AAResultsERKNS_19MachineRegisterInfoE">// walking the block.</i></td></tr>
<tr><th id="314">314</th><td><i  data-doc="_ZL12isSafeToMovePKN4llvm12MachineInstrES2_RNS_9AAResultsERKNS_19MachineRegisterInfoE">// TODO: Compute memory dependencies in a way that uses AliasAnalysis to be</i></td></tr>
<tr><th id="315">315</th><td><i  data-doc="_ZL12isSafeToMovePKN4llvm12MachineInstrES2_RNS_9AAResultsERKNS_19MachineRegisterInfoE">// more precise.</i></td></tr>
<tr><th id="316">316</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL12isSafeToMovePKN4llvm12MachineInstrES2_RNS_9AAResultsERKNS_19MachineRegisterInfoE" title='isSafeToMove' data-type='bool isSafeToMove(const llvm::MachineInstr * Def, const llvm::MachineInstr * Insert, AliasAnalysis &amp; AA, const llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZL12isSafeToMovePKN4llvm12MachineInstrES2_RNS_9AAResultsERKNS_19MachineRegisterInfoE">isSafeToMove</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="50Def" title='Def' data-type='const llvm::MachineInstr *' data-ref="50Def">Def</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="51Insert" title='Insert' data-type='const llvm::MachineInstr *' data-ref="51Insert">Insert</dfn>,</td></tr>
<tr><th id="317">317</th><td>                         <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> &amp;<dfn class="local col2 decl" id="52AA" title='AA' data-type='AliasAnalysis &amp;' data-ref="52AA">AA</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="53MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="53MRI">MRI</dfn>) {</td></tr>
<tr><th id="318">318</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Def-&gt;getParent() == Insert-&gt;getParent()) ? void (0) : __assert_fail (&quot;Def-&gt;getParent() == Insert-&gt;getParent()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp&quot;, 318, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#50Def" title='Def' data-ref="50Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col1 ref" href="#51Insert" title='Insert' data-ref="51Insert">Insert</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>());</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>  <i>// 'catch' and 'extract_exception' should be the first instruction of a BB and</i></td></tr>
<tr><th id="321">321</th><td><i>  // cannot move.</i></td></tr>
<tr><th id="322">322</th><td>  <b>if</b> (Def-&gt;getOpcode() == WebAssembly::<span class='error' title="no member named &apos;CATCH&apos; in namespace &apos;llvm::WebAssembly&apos;">CATCH</span> ||</td></tr>
<tr><th id="323">323</th><td>      Def-&gt;getOpcode() == WebAssembly::<span class='error' title="no member named &apos;EXTRACT_EXCEPTION_I32&apos; in namespace &apos;llvm::WebAssembly&apos;">EXTRACT_EXCEPTION_I32</span>) {</td></tr>
<tr><th id="324">324</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="54MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="54MBB">MBB</dfn> = <a class="local col0 ref" href="#50Def" title='Def' data-ref="50Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="325">325</th><td>    <em>auto</em> <dfn class="local col5 decl" id="55NextI" title='NextI' data-type='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;' data-ref="55NextI">NextI</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col0 ref" href="#50Def" title='Def' data-ref="50Def">Def</a>));</td></tr>
<tr><th id="326">326</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col6 decl" id="56E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;' data-ref="56E">E</dfn> = <a class="local col4 ref" href="#54MBB" title='MBB' data-ref="54MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZNK4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col5 ref" href="#55NextI" title='NextI' data-ref="55NextI">NextI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#56E" title='E' data-ref="56E">E</a> &amp;&amp; <a class="local col5 ref" href="#55NextI" title='NextI' data-ref="55NextI">NextI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>(); <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#55NextI" title='NextI' data-ref="55NextI">NextI</a>)</td></tr>
<tr><th id="327">327</th><td>      ;</td></tr>
<tr><th id="328">328</th><td>    <b>if</b> (<a class="local col5 ref" href="#55NextI" title='NextI' data-ref="55NextI">NextI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEENS_32MachineInstrBundleIteratorTraitsIS1_XT0_EE14instr_iterator13const_pointerE" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEENS_32MachineInstrBundleIteratorTraitsIS1_XT0_EE14instr_iterator13const_pointerE">!=</a> <a class="local col1 ref" href="#51Insert" title='Insert' data-ref="51Insert">Insert</a>)</td></tr>
<tr><th id="329">329</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="330">330</th><td>  }</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>  <i>// Check for register dependencies.</i></td></tr>
<tr><th id="333">333</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="57MutableRegisters" title='MutableRegisters' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="57MutableRegisters">MutableRegisters</dfn>;</td></tr>
<tr><th id="334">334</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="58MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="58MO">MO</dfn> : <a class="local col0 ref" href="#50Def" title='Def' data-ref="50Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="335">335</th><td>    <b>if</b> (!<a class="local col8 ref" href="#58MO" title='MO' data-ref="58MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col8 ref" href="#58MO" title='MO' data-ref="58MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="336">336</th><td>      <b>continue</b>;</td></tr>
<tr><th id="337">337</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="59Reg" title='Reg' data-type='unsigned int' data-ref="59Reg">Reg</dfn> = <a class="local col8 ref" href="#58MO" title='MO' data-ref="58MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>    <i>// If the register is dead here and at Insert, ignore it.</i></td></tr>
<tr><th id="340">340</th><td>    <b>if</b> (<a class="local col8 ref" href="#58MO" title='MO' data-ref="58MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>() &amp;&amp; <a class="local col1 ref" href="#51Insert" title='Insert' data-ref="51Insert">Insert</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15definesRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::definesRegister' data-ref="_ZNK4llvm12MachineInstr15definesRegisterEjPKNS_18TargetRegisterInfoE">definesRegister</a>(<a class="local col9 ref" href="#59Reg" title='Reg' data-ref="59Reg">Reg</a>) &amp;&amp;</td></tr>
<tr><th id="341">341</th><td>        !<a class="local col1 ref" href="#51Insert" title='Insert' data-ref="51Insert">Insert</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="local col9 ref" href="#59Reg" title='Reg' data-ref="59Reg">Reg</a>))</td></tr>
<tr><th id="342">342</th><td>      <b>continue</b>;</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col9 ref" href="#59Reg" title='Reg' data-ref="59Reg">Reg</a>)) {</td></tr>
<tr><th id="345">345</th><td>      <i>// Ignore ARGUMENTS; it's just used to keep the ARGUMENT_* instructions</i></td></tr>
<tr><th id="346">346</th><td><i>      // from moving down, and we've already checked for that.</i></td></tr>
<tr><th id="347">347</th><td>      <b>if</b> (Reg == WebAssembly::<span class='error' title="no member named &apos;ARGUMENTS&apos; in namespace &apos;llvm::WebAssembly&apos;">ARGUMENTS</span>)</td></tr>
<tr><th id="348">348</th><td>        <b>continue</b>;</td></tr>
<tr><th id="349">349</th><td>      <i>// If the physical register is never modified, ignore it.</i></td></tr>
<tr><th id="350">350</th><td>      <b>if</b> (!<a class="local col3 ref" href="#53MRI" title='MRI' data-ref="53MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo17isPhysRegModifiedEjb" title='llvm::MachineRegisterInfo::isPhysRegModified' data-ref="_ZNK4llvm19MachineRegisterInfo17isPhysRegModifiedEjb">isPhysRegModified</a>(<a class="local col9 ref" href="#59Reg" title='Reg' data-ref="59Reg">Reg</a>))</td></tr>
<tr><th id="351">351</th><td>        <b>continue</b>;</td></tr>
<tr><th id="352">352</th><td>      <i>// Otherwise, it's a physical register with unknown liveness.</i></td></tr>
<tr><th id="353">353</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="354">354</th><td>    }</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>    <i>// If one of the operands isn't in SSA form, it has different values at</i></td></tr>
<tr><th id="357">357</th><td><i>    // different times, and we need to make sure we don't move our use across</i></td></tr>
<tr><th id="358">358</th><td><i>    // a different def.</i></td></tr>
<tr><th id="359">359</th><td>    <b>if</b> (!<a class="local col8 ref" href="#58MO" title='MO' data-ref="58MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; !<a class="local col3 ref" href="#53MRI" title='MRI' data-ref="53MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9hasOneDefEj" title='llvm::MachineRegisterInfo::hasOneDef' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneDefEj">hasOneDef</a>(<a class="local col9 ref" href="#59Reg" title='Reg' data-ref="59Reg">Reg</a>))</td></tr>
<tr><th id="360">360</th><td>      <a class="local col7 ref" href="#57MutableRegisters" title='MutableRegisters' data-ref="57MutableRegisters">MutableRegisters</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#59Reg" title='Reg' data-ref="59Reg">Reg</a>);</td></tr>
<tr><th id="361">361</th><td>  }</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>  <em>bool</em> <dfn class="local col0 decl" id="60Read" title='Read' data-type='bool' data-ref="60Read">Read</dfn> = <b>false</b>, <dfn class="local col1 decl" id="61Write" title='Write' data-type='bool' data-ref="61Write">Write</dfn> = <b>false</b>, <dfn class="local col2 decl" id="62Effects" title='Effects' data-type='bool' data-ref="62Effects">Effects</dfn> = <b>false</b>, <dfn class="local col3 decl" id="63StackPointer" title='StackPointer' data-type='bool' data-ref="63StackPointer">StackPointer</dfn> = <b>false</b>;</td></tr>
<tr><th id="364">364</th><td>  <a class="tu ref" href="#_ZL5queryRKN4llvm12MachineInstrERNS_9AAResultsERbS5_S5_S5_" title='query' data-use='c' data-ref="_ZL5queryRKN4llvm12MachineInstrERNS_9AAResultsERbS5_S5_S5_">query</a>(*<a class="local col0 ref" href="#50Def" title='Def' data-ref="50Def">Def</a>, <span class='refarg'><a class="local col2 ref" href="#52AA" title='AA' data-ref="52AA">AA</a></span>, <span class='refarg'><a class="local col0 ref" href="#60Read" title='Read' data-ref="60Read">Read</a></span>, <span class='refarg'><a class="local col1 ref" href="#61Write" title='Write' data-ref="61Write">Write</a></span>, <span class='refarg'><a class="local col2 ref" href="#62Effects" title='Effects' data-ref="62Effects">Effects</a></span>, <span class='refarg'><a class="local col3 ref" href="#63StackPointer" title='StackPointer' data-ref="63StackPointer">StackPointer</a></span>);</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>  <i>// If the instruction does not access memory and has no side effects, it has</i></td></tr>
<tr><th id="367">367</th><td><i>  // no additional dependencies.</i></td></tr>
<tr><th id="368">368</th><td>  <em>bool</em> <dfn class="local col4 decl" id="64HasMutableRegisters" title='HasMutableRegisters' data-type='bool' data-ref="64HasMutableRegisters">HasMutableRegisters</dfn> = !<a class="local col7 ref" href="#57MutableRegisters" title='MutableRegisters' data-ref="57MutableRegisters">MutableRegisters</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>();</td></tr>
<tr><th id="369">369</th><td>  <b>if</b> (!<a class="local col0 ref" href="#60Read" title='Read' data-ref="60Read">Read</a> &amp;&amp; !<a class="local col1 ref" href="#61Write" title='Write' data-ref="61Write">Write</a> &amp;&amp; !<a class="local col2 ref" href="#62Effects" title='Effects' data-ref="62Effects">Effects</a> &amp;&amp; !<a class="local col3 ref" href="#63StackPointer" title='StackPointer' data-ref="63StackPointer">StackPointer</a> &amp;&amp; !<a class="local col4 ref" href="#64HasMutableRegisters" title='HasMutableRegisters' data-ref="64HasMutableRegisters">HasMutableRegisters</a>)</td></tr>
<tr><th id="370">370</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>  <i>// Scan through the intervening instructions between Def and Insert.</i></td></tr>
<tr><th id="373">373</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col5 decl" id="65D" title='D' data-type='MachineBasicBlock::const_iterator' data-ref="65D">D</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col0 ref" href="#50Def" title='Def' data-ref="50Def">Def</a>), <dfn class="local col6 decl" id="66I" title='I' data-type='MachineBasicBlock::const_iterator' data-ref="66I">I</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col1 ref" href="#51Insert" title='Insert' data-ref="51Insert">Insert</a>);</td></tr>
<tr><th id="374">374</th><td>  <b>for</b> (<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col6 ref" href="#66I" title='I' data-ref="66I">I</a>; <a class="local col6 ref" href="#66I" title='I' data-ref="66I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#65D" title='D' data-ref="65D">D</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col6 ref" href="#66I" title='I' data-ref="66I">I</a>) {</td></tr>
<tr><th id="375">375</th><td>    <em>bool</em> <dfn class="local col7 decl" id="67InterveningRead" title='InterveningRead' data-type='bool' data-ref="67InterveningRead">InterveningRead</dfn> = <b>false</b>;</td></tr>
<tr><th id="376">376</th><td>    <em>bool</em> <dfn class="local col8 decl" id="68InterveningWrite" title='InterveningWrite' data-type='bool' data-ref="68InterveningWrite">InterveningWrite</dfn> = <b>false</b>;</td></tr>
<tr><th id="377">377</th><td>    <em>bool</em> <dfn class="local col9 decl" id="69InterveningEffects" title='InterveningEffects' data-type='bool' data-ref="69InterveningEffects">InterveningEffects</dfn> = <b>false</b>;</td></tr>
<tr><th id="378">378</th><td>    <em>bool</em> <dfn class="local col0 decl" id="70InterveningStackPointer" title='InterveningStackPointer' data-type='bool' data-ref="70InterveningStackPointer">InterveningStackPointer</dfn> = <b>false</b>;</td></tr>
<tr><th id="379">379</th><td>    <a class="tu ref" href="#_ZL5queryRKN4llvm12MachineInstrERNS_9AAResultsERbS5_S5_S5_" title='query' data-use='c' data-ref="_ZL5queryRKN4llvm12MachineInstrERNS_9AAResultsERbS5_S5_S5_">query</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#66I" title='I' data-ref="66I">I</a>, <span class='refarg'><a class="local col2 ref" href="#52AA" title='AA' data-ref="52AA">AA</a></span>, <span class='refarg'><a class="local col7 ref" href="#67InterveningRead" title='InterveningRead' data-ref="67InterveningRead">InterveningRead</a></span>, <span class='refarg'><a class="local col8 ref" href="#68InterveningWrite" title='InterveningWrite' data-ref="68InterveningWrite">InterveningWrite</a></span>, <span class='refarg'><a class="local col9 ref" href="#69InterveningEffects" title='InterveningEffects' data-ref="69InterveningEffects">InterveningEffects</a></span>,</td></tr>
<tr><th id="380">380</th><td>          <span class='refarg'><a class="local col0 ref" href="#70InterveningStackPointer" title='InterveningStackPointer' data-ref="70InterveningStackPointer">InterveningStackPointer</a></span>);</td></tr>
<tr><th id="381">381</th><td>    <b>if</b> (<a class="local col2 ref" href="#62Effects" title='Effects' data-ref="62Effects">Effects</a> &amp;&amp; <a class="local col9 ref" href="#69InterveningEffects" title='InterveningEffects' data-ref="69InterveningEffects">InterveningEffects</a>)</td></tr>
<tr><th id="382">382</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="383">383</th><td>    <b>if</b> (<a class="local col0 ref" href="#60Read" title='Read' data-ref="60Read">Read</a> &amp;&amp; <a class="local col8 ref" href="#68InterveningWrite" title='InterveningWrite' data-ref="68InterveningWrite">InterveningWrite</a>)</td></tr>
<tr><th id="384">384</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="385">385</th><td>    <b>if</b> (<a class="local col1 ref" href="#61Write" title='Write' data-ref="61Write">Write</a> &amp;&amp; (<a class="local col7 ref" href="#67InterveningRead" title='InterveningRead' data-ref="67InterveningRead">InterveningRead</a> || <a class="local col8 ref" href="#68InterveningWrite" title='InterveningWrite' data-ref="68InterveningWrite">InterveningWrite</a>))</td></tr>
<tr><th id="386">386</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="387">387</th><td>    <b>if</b> (<a class="local col3 ref" href="#63StackPointer" title='StackPointer' data-ref="63StackPointer">StackPointer</a> &amp;&amp; <a class="local col0 ref" href="#70InterveningStackPointer" title='InterveningStackPointer' data-ref="70InterveningStackPointer">InterveningStackPointer</a>)</td></tr>
<tr><th id="388">388</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="71Reg" title='Reg' data-type='unsigned int' data-ref="71Reg">Reg</dfn> : <a class="local col7 ref" href="#57MutableRegisters" title='MutableRegisters' data-ref="57MutableRegisters">MutableRegisters</a>)</td></tr>
<tr><th id="391">391</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="72MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="72MO">MO</dfn> : <a class="local col6 ref" href="#66I" title='I' data-ref="66I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="392">392</th><td>        <b>if</b> (<a class="local col2 ref" href="#72MO" title='MO' data-ref="72MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col2 ref" href="#72MO" title='MO' data-ref="72MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col2 ref" href="#72MO" title='MO' data-ref="72MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col1 ref" href="#71Reg" title='Reg' data-ref="71Reg">Reg</a>)</td></tr>
<tr><th id="393">393</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="394">394</th><td>  }</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="397">397</th><td>}</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td><i class="doc" data-doc="_ZL24oneUseDominatesOtherUsesjRKN4llvm14MachineOperandERKNS_17MachineBasicBlockERKNS_19MachineRegisterInfoERKNS_20MachineDominatorTreeERNS_13LiveInter3916631">/// Test whether OneUse, a use of Reg, dominates all of Reg's other uses.</i></td></tr>
<tr><th id="400">400</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL24oneUseDominatesOtherUsesjRKN4llvm14MachineOperandERKNS_17MachineBasicBlockERKNS_19MachineRegisterInfoERKNS_20MachineDominatorTreeERNS_13LiveInter3916631" title='oneUseDominatesOtherUses' data-type='bool oneUseDominatesOtherUses(unsigned int Reg, const llvm::MachineOperand &amp; OneUse, const llvm::MachineBasicBlock &amp; MBB, const llvm::MachineRegisterInfo &amp; MRI, const llvm::MachineDominatorTree &amp; MDT, llvm::LiveIntervals &amp; LIS, llvm::WebAssemblyFunctionInfo &amp; MFI)' data-ref="_ZL24oneUseDominatesOtherUsesjRKN4llvm14MachineOperandERKNS_17MachineBasicBlockERKNS_19MachineRegisterInfoERKNS_20MachineDominatorTreeERNS_13LiveInter3916631">oneUseDominatesOtherUses</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="73Reg" title='Reg' data-type='unsigned int' data-ref="73Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="74OneUse" title='OneUse' data-type='const llvm::MachineOperand &amp;' data-ref="74OneUse">OneUse</dfn>,</td></tr>
<tr><th id="401">401</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="75MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="75MBB">MBB</dfn>,</td></tr>
<tr><th id="402">402</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="76MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="76MRI">MRI</dfn>,</td></tr>
<tr><th id="403">403</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> &amp;<dfn class="local col7 decl" id="77MDT" title='MDT' data-type='const llvm::MachineDominatorTree &amp;' data-ref="77MDT">MDT</dfn>,</td></tr>
<tr><th id="404">404</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col8 decl" id="78LIS" title='LIS' data-type='llvm::LiveIntervals &amp;' data-ref="78LIS">LIS</dfn>,</td></tr>
<tr><th id="405">405</th><td>                                     <a class="type" href="WebAssemblyMachineFunctionInfo.h.html#llvm::WebAssemblyFunctionInfo" title='llvm::WebAssemblyFunctionInfo' data-ref="llvm::WebAssemblyFunctionInfo">WebAssemblyFunctionInfo</a> &amp;<dfn class="local col9 decl" id="79MFI" title='MFI' data-type='llvm::WebAssemblyFunctionInfo &amp;' data-ref="79MFI">MFI</dfn>) {</td></tr>
<tr><th id="406">406</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col0 decl" id="80LI" title='LI' data-type='const llvm::LiveInterval &amp;' data-ref="80LI">LI</dfn> = <a class="local col8 ref" href="#78LIS" title='LIS' data-ref="78LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col3 ref" href="#73Reg" title='Reg' data-ref="73Reg">Reg</a>);</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="81OneUseInst" title='OneUseInst' data-type='const llvm::MachineInstr *' data-ref="81OneUseInst">OneUseInst</dfn> = <a class="local col4 ref" href="#74OneUse" title='OneUse' data-ref="74OneUse">OneUse</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="409">409</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col2 decl" id="82OneUseVNI" title='OneUseVNI' data-type='llvm::VNInfo *' data-ref="82OneUseVNI">OneUseVNI</dfn> = <a class="local col0 ref" href="#80LI" title='LI' data-ref="80LI">LI</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange15getVNInfoBeforeENS_9SlotIndexE" title='llvm::LiveRange::getVNInfoBefore' data-ref="_ZNK4llvm9LiveRange15getVNInfoBeforeENS_9SlotIndexE">getVNInfoBefore</a>(<a class="local col8 ref" href="#78LIS" title='LIS' data-ref="78LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col1 ref" href="#81OneUseInst" title='OneUseInst' data-ref="81OneUseInst">OneUseInst</a>));</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="83Use" title='Use' data-type='const llvm::MachineOperand &amp;' data-ref="83Use">Use</dfn> : <a class="local col6 ref" href="#76MRI" title='MRI' data-ref="76MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj" title='llvm::MachineRegisterInfo::use_nodbg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj">use_nodbg_operands</a>(<a class="local col3 ref" href="#73Reg" title='Reg' data-ref="73Reg">Reg</a>)) {</td></tr>
<tr><th id="412">412</th><td>    <b>if</b> (&amp;<a class="local col3 ref" href="#83Use" title='Use' data-ref="83Use">Use</a> == &amp;<a class="local col4 ref" href="#74OneUse" title='OneUse' data-ref="74OneUse">OneUse</a>)</td></tr>
<tr><th id="413">413</th><td>      <b>continue</b>;</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="84UseInst" title='UseInst' data-type='const llvm::MachineInstr *' data-ref="84UseInst">UseInst</dfn> = <a class="local col3 ref" href="#83Use" title='Use' data-ref="83Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="416">416</th><td>    <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col5 decl" id="85UseVNI" title='UseVNI' data-type='llvm::VNInfo *' data-ref="85UseVNI">UseVNI</dfn> = <a class="local col0 ref" href="#80LI" title='LI' data-ref="80LI">LI</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange15getVNInfoBeforeENS_9SlotIndexE" title='llvm::LiveRange::getVNInfoBefore' data-ref="_ZNK4llvm9LiveRange15getVNInfoBeforeENS_9SlotIndexE">getVNInfoBefore</a>(<a class="local col8 ref" href="#78LIS" title='LIS' data-ref="78LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col4 ref" href="#84UseInst" title='UseInst' data-ref="84UseInst">UseInst</a>));</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td>    <b>if</b> (<a class="local col5 ref" href="#85UseVNI" title='UseVNI' data-ref="85UseVNI">UseVNI</a> != <a class="local col2 ref" href="#82OneUseVNI" title='OneUseVNI' data-ref="82OneUseVNI">OneUseVNI</a>)</td></tr>
<tr><th id="419">419</th><td>      <b>continue</b>;</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td>    <b>if</b> (<a class="local col4 ref" href="#84UseInst" title='UseInst' data-ref="84UseInst">UseInst</a> == <a class="local col1 ref" href="#81OneUseInst" title='OneUseInst' data-ref="81OneUseInst">OneUseInst</a>) {</td></tr>
<tr><th id="422">422</th><td>      <i>// Another use in the same instruction. We need to ensure that the one</i></td></tr>
<tr><th id="423">423</th><td><i>      // selected use happens "before" it.</i></td></tr>
<tr><th id="424">424</th><td>      <b>if</b> (&amp;<a class="local col4 ref" href="#74OneUse" title='OneUse' data-ref="74OneUse">OneUse</a> &gt; &amp;<a class="local col3 ref" href="#83Use" title='Use' data-ref="83Use">Use</a>)</td></tr>
<tr><th id="425">425</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="426">426</th><td>    } <b>else</b> {</td></tr>
<tr><th id="427">427</th><td>      <i>// Test that the use is dominated by the one selected use.</i></td></tr>
<tr><th id="428">428</th><td>      <b>while</b> (!<a class="local col7 ref" href="#77MDT" title='MDT' data-ref="77MDT">MDT</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_">dominates</a>(<a class="local col1 ref" href="#81OneUseInst" title='OneUseInst' data-ref="81OneUseInst">OneUseInst</a>, <a class="local col4 ref" href="#84UseInst" title='UseInst' data-ref="84UseInst">UseInst</a>)) {</td></tr>
<tr><th id="429">429</th><td>        <i>// Actually, dominating is over-conservative. Test that the use would</i></td></tr>
<tr><th id="430">430</th><td><i>        // happen after the one selected use in the stack evaluation order.</i></td></tr>
<tr><th id="431">431</th><td><i>        //</i></td></tr>
<tr><th id="432">432</th><td><i>        // This is needed as a consequence of using implicit local.gets for</i></td></tr>
<tr><th id="433">433</th><td><i>        // uses and implicit local.sets for defs.</i></td></tr>
<tr><th id="434">434</th><td>        <b>if</b> (<a class="local col4 ref" href="#84UseInst" title='UseInst' data-ref="84UseInst">UseInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() == <var>0</var>)</td></tr>
<tr><th id="435">435</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="436">436</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="86MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="86MO">MO</dfn> = <a class="local col4 ref" href="#84UseInst" title='UseInst' data-ref="84UseInst">UseInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="437">437</th><td>        <b>if</b> (!<a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="438">438</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="439">439</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="87DefReg" title='DefReg' data-type='unsigned int' data-ref="87DefReg">DefReg</dfn> = <a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="440">440</th><td>        <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#87DefReg" title='DefReg' data-ref="87DefReg">DefReg</a>) ||</td></tr>
<tr><th id="441">441</th><td>            !<a class="local col9 ref" href="#79MFI" title='MFI' data-ref="79MFI">MFI</a>.<a class="ref" href="WebAssemblyMachineFunctionInfo.h.html#_ZNK4llvm23WebAssemblyFunctionInfo16isVRegStackifiedEj" title='llvm::WebAssemblyFunctionInfo::isVRegStackified' data-ref="_ZNK4llvm23WebAssemblyFunctionInfo16isVRegStackifiedEj">isVRegStackified</a>(<a class="local col7 ref" href="#87DefReg" title='DefReg' data-ref="87DefReg">DefReg</a>))</td></tr>
<tr><th id="442">442</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="443">443</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI.hasOneNonDBGUse(DefReg)) ? void (0) : __assert_fail (&quot;MRI.hasOneNonDBGUse(DefReg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp&quot;, 443, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#76MRI" title='MRI' data-ref="76MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</a>(<a class="local col7 ref" href="#87DefReg" title='DefReg' data-ref="87DefReg">DefReg</a>));</td></tr>
<tr><th id="444">444</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="88NewUse" title='NewUse' data-type='const llvm::MachineOperand &amp;' data-ref="88NewUse">NewUse</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv">*</a><a class="local col6 ref" href="#76MRI" title='MRI' data-ref="76MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_beginEj" title='llvm::MachineRegisterInfo::use_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_beginEj">use_nodbg_begin</a>(<a class="local col7 ref" href="#87DefReg" title='DefReg' data-ref="87DefReg">DefReg</a>);</td></tr>
<tr><th id="445">445</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="89NewUseInst" title='NewUseInst' data-type='const llvm::MachineInstr *' data-ref="89NewUseInst">NewUseInst</dfn> = <a class="local col8 ref" href="#88NewUse" title='NewUse' data-ref="88NewUse">NewUse</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="446">446</th><td>        <b>if</b> (<a class="local col9 ref" href="#89NewUseInst" title='NewUseInst' data-ref="89NewUseInst">NewUseInst</a> == <a class="local col1 ref" href="#81OneUseInst" title='OneUseInst' data-ref="81OneUseInst">OneUseInst</a>) {</td></tr>
<tr><th id="447">447</th><td>          <b>if</b> (&amp;<a class="local col4 ref" href="#74OneUse" title='OneUse' data-ref="74OneUse">OneUse</a> &gt; &amp;<a class="local col8 ref" href="#88NewUse" title='NewUse' data-ref="88NewUse">NewUse</a>)</td></tr>
<tr><th id="448">448</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="449">449</th><td>          <b>break</b>;</td></tr>
<tr><th id="450">450</th><td>        }</td></tr>
<tr><th id="451">451</th><td>        <a class="local col4 ref" href="#84UseInst" title='UseInst' data-ref="84UseInst">UseInst</a> = <a class="local col9 ref" href="#89NewUseInst" title='NewUseInst' data-ref="89NewUseInst">NewUseInst</a>;</td></tr>
<tr><th id="452">452</th><td>      }</td></tr>
<tr><th id="453">453</th><td>    }</td></tr>
<tr><th id="454">454</th><td>  }</td></tr>
<tr><th id="455">455</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="456">456</th><td>}</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td><i class="doc" data-doc="_ZL12getTeeOpcodePKN4llvm19TargetRegisterClassE">/// Get the appropriate tee opcode for the given register class.</i></td></tr>
<tr><th id="459">459</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL12getTeeOpcodePKN4llvm19TargetRegisterClassE" title='getTeeOpcode' data-type='unsigned int getTeeOpcode(const llvm::TargetRegisterClass * RC)' data-ref="_ZL12getTeeOpcodePKN4llvm19TargetRegisterClassE">getTeeOpcode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="90RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="90RC">RC</dfn>) {</td></tr>
<tr><th id="460">460</th><td>  <b>if</b> (RC == &amp;WebAssembly::<span class='error' title="no member named &apos;I32RegClass&apos; in namespace &apos;llvm::WebAssembly&apos;">I32RegClass</span>)</td></tr>
<tr><th id="461">461</th><td>    <b>return</b> WebAssembly::<span class='error' title="no member named &apos;TEE_I32&apos; in namespace &apos;llvm::WebAssembly&apos;">TEE_I32</span>;</td></tr>
<tr><th id="462">462</th><td>  <b>if</b> (RC == &amp;WebAssembly::<span class='error' title="no member named &apos;I64RegClass&apos; in namespace &apos;llvm::WebAssembly&apos;">I64RegClass</span>)</td></tr>
<tr><th id="463">463</th><td>    <b>return</b> WebAssembly::<span class='error' title="no member named &apos;TEE_I64&apos; in namespace &apos;llvm::WebAssembly&apos;">TEE_I64</span>;</td></tr>
<tr><th id="464">464</th><td>  <b>if</b> (RC == &amp;WebAssembly::<span class='error' title="no member named &apos;F32RegClass&apos; in namespace &apos;llvm::WebAssembly&apos;">F32RegClass</span>)</td></tr>
<tr><th id="465">465</th><td>    <b>return</b> WebAssembly::<span class='error' title="no member named &apos;TEE_F32&apos; in namespace &apos;llvm::WebAssembly&apos;">TEE_F32</span>;</td></tr>
<tr><th id="466">466</th><td>  <b>if</b> (RC == &amp;WebAssembly::<span class='error' title="no member named &apos;F64RegClass&apos; in namespace &apos;llvm::WebAssembly&apos;">F64RegClass</span>)</td></tr>
<tr><th id="467">467</th><td>    <b>return</b> WebAssembly::<span class='error' title="no member named &apos;TEE_F64&apos; in namespace &apos;llvm::WebAssembly&apos;">TEE_F64</span>;</td></tr>
<tr><th id="468">468</th><td>  <b>if</b> (RC == &amp;WebAssembly::<span class='error' title="no member named &apos;V128RegClass&apos; in namespace &apos;llvm::WebAssembly&apos;">V128RegClass</span>)</td></tr>
<tr><th id="469">469</th><td>    <b>return</b> WebAssembly::<span class='error' title="no member named &apos;TEE_V128&apos; in namespace &apos;llvm::WebAssembly&apos;">TEE_V128</span>;</td></tr>
<tr><th id="470">470</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected register class&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp&quot;, 470)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected register class"</q>);</td></tr>
<tr><th id="471">471</th><td>}</td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td><i  data-doc="_ZL12shrinkToUsesRN4llvm12LiveIntervalERNS_13LiveIntervalsE">// Shrink LI to its uses, cleaning up LI.</i></td></tr>
<tr><th id="474">474</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL12shrinkToUsesRN4llvm12LiveIntervalERNS_13LiveIntervalsE" title='shrinkToUses' data-type='void shrinkToUses(llvm::LiveInterval &amp; LI, llvm::LiveIntervals &amp; LIS)' data-ref="_ZL12shrinkToUsesRN4llvm12LiveIntervalERNS_13LiveIntervalsE">shrinkToUses</dfn>(<a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col1 decl" id="91LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="91LI">LI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col2 decl" id="92LIS" title='LIS' data-type='llvm::LiveIntervals &amp;' data-ref="92LIS">LIS</dfn>) {</td></tr>
<tr><th id="475">475</th><td>  <b>if</b> (<a class="local col2 ref" href="#92LIS" title='LIS' data-ref="92LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals12shrinkToUsesEPNS_12LiveIntervalEPNS_15SmallVectorImplIPNS_12MachineInstrEEE" title='llvm::LiveIntervals::shrinkToUses' data-ref="_ZN4llvm13LiveIntervals12shrinkToUsesEPNS_12LiveIntervalEPNS_15SmallVectorImplIPNS_12MachineInstrEEE">shrinkToUses</a>(&amp;<a class="local col1 ref" href="#91LI" title='LI' data-ref="91LI">LI</a>)) {</td></tr>
<tr><th id="476">476</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="93SplitLIs" title='SplitLIs' data-type='SmallVector&lt;llvm::LiveInterval *, 4&gt;' data-ref="93SplitLIs">SplitLIs</dfn>;</td></tr>
<tr><th id="477">477</th><td>    <a class="local col2 ref" href="#92LIS" title='LIS' data-ref="92LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals23splitSeparateComponentsERNS_12LiveIntervalERNS_15SmallVectorImplIPS1_EE" title='llvm::LiveIntervals::splitSeparateComponents' data-ref="_ZN4llvm13LiveIntervals23splitSeparateComponentsERNS_12LiveIntervalERNS_15SmallVectorImplIPS1_EE">splitSeparateComponents</a>(<span class='refarg'><a class="local col1 ref" href="#91LI" title='LI' data-ref="91LI">LI</a></span>, <span class='refarg'><a class="local col3 ref" href="#93SplitLIs" title='SplitLIs' data-ref="93SplitLIs">SplitLIs</a></span>);</td></tr>
<tr><th id="478">478</th><td>  }</td></tr>
<tr><th id="479">479</th><td>}</td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td><i class="doc" data-doc="_ZL16moveForSingleUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS_19MachineRegisterInfoE">/// A single-use def in the same block with no intervening memory or register</i></td></tr>
<tr><th id="482">482</th><td><i class="doc" data-doc="_ZL16moveForSingleUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS_19MachineRegisterInfoE">/// dependencies; move the def down and nest it with the current instruction.</i></td></tr>
<tr><th id="483">483</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl def" id="_ZL16moveForSingleUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS_19MachineRegisterInfoE" title='moveForSingleUse' data-type='llvm::MachineInstr * moveForSingleUse(unsigned int Reg, llvm::MachineOperand &amp; Op, llvm::MachineInstr * Def, llvm::MachineBasicBlock &amp; MBB, llvm::MachineInstr * Insert, llvm::LiveIntervals &amp; LIS, llvm::WebAssemblyFunctionInfo &amp; MFI, llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZL16moveForSingleUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS_19MachineRegisterInfoE">moveForSingleUse</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="94Reg" title='Reg' data-type='unsigned int' data-ref="94Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="95Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="95Op">Op</dfn>,</td></tr>
<tr><th id="484">484</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="96Def" title='Def' data-type='llvm::MachineInstr *' data-ref="96Def">Def</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="97MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="97MBB">MBB</dfn>,</td></tr>
<tr><th id="485">485</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="98Insert" title='Insert' data-type='llvm::MachineInstr *' data-ref="98Insert">Insert</dfn>, <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col9 decl" id="99LIS" title='LIS' data-type='llvm::LiveIntervals &amp;' data-ref="99LIS">LIS</dfn>,</td></tr>
<tr><th id="486">486</th><td>                                      <a class="type" href="WebAssemblyMachineFunctionInfo.h.html#llvm::WebAssemblyFunctionInfo" title='llvm::WebAssemblyFunctionInfo' data-ref="llvm::WebAssemblyFunctionInfo">WebAssemblyFunctionInfo</a> &amp;<dfn class="local col0 decl" id="100MFI" title='MFI' data-type='llvm::WebAssemblyFunctionInfo &amp;' data-ref="100MFI">MFI</dfn>,</td></tr>
<tr><th id="487">487</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="101MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="101MRI">MRI</dfn>) {</td></tr>
<tr><th id="488">488</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;wasm-reg-stackify&quot;)) { dbgs() &lt;&lt; &quot;Move for single use: &quot;; Def-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Move for single use: "</q>; <a class="local col6 ref" href="#96Def" title='Def' data-ref="96Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td>  <a class="type" href="WebAssemblyDebugValueManager.h.html#llvm::WebAssemblyDebugValueManager" title='llvm::WebAssemblyDebugValueManager' data-ref="llvm::WebAssemblyDebugValueManager">WebAssemblyDebugValueManager</a> <dfn class="local col2 decl" id="102DefDIs" title='DefDIs' data-type='llvm::WebAssemblyDebugValueManager' data-ref="102DefDIs">DefDIs</dfn><a class="ref" href="WebAssemblyDebugValueManager.h.html#_ZN4llvm28WebAssemblyDebugValueManagerC1EPNS_12MachineInstrE" title='llvm::WebAssemblyDebugValueManager::WebAssemblyDebugValueManager' data-ref="_ZN4llvm28WebAssemblyDebugValueManagerC1EPNS_12MachineInstrE">(</a><a class="local col6 ref" href="#96Def" title='Def' data-ref="96Def">Def</a>);</td></tr>
<tr><th id="491">491</th><td>  <a class="local col7 ref" href="#97MBB" title='MBB' data-ref="97MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col8 ref" href="#98Insert" title='Insert' data-ref="98Insert">Insert</a>, &amp;<a class="local col7 ref" href="#97MBB" title='MBB' data-ref="97MBB">MBB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col6 ref" href="#96Def" title='Def' data-ref="96Def">Def</a>);</td></tr>
<tr><th id="492">492</th><td>  <a class="local col2 ref" href="#102DefDIs" title='DefDIs' data-ref="102DefDIs">DefDIs</a>.<a class="ref" href="WebAssemblyDebugValueManager.h.html#_ZN4llvm28WebAssemblyDebugValueManager4moveEPNS_12MachineInstrE" title='llvm::WebAssemblyDebugValueManager::move' data-ref="_ZN4llvm28WebAssemblyDebugValueManager4moveEPNS_12MachineInstrE">move</a>(<a class="local col8 ref" href="#98Insert" title='Insert' data-ref="98Insert">Insert</a>);</td></tr>
<tr><th id="493">493</th><td>  <a class="local col9 ref" href="#99LIS" title='LIS' data-ref="99LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb" title='llvm::LiveIntervals::handleMove' data-ref="_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb">handleMove</a>(<span class='refarg'>*<a class="local col6 ref" href="#96Def" title='Def' data-ref="96Def">Def</a></span>);</td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td>  <b>if</b> (<a class="local col1 ref" href="#101MRI" title='MRI' data-ref="101MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9hasOneDefEj" title='llvm::MachineRegisterInfo::hasOneDef' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneDefEj">hasOneDef</a>(<a class="local col4 ref" href="#94Reg" title='Reg' data-ref="94Reg">Reg</a>) &amp;&amp; <a class="local col1 ref" href="#101MRI" title='MRI' data-ref="101MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9hasOneUseEj" title='llvm::MachineRegisterInfo::hasOneUse' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneUseEj">hasOneUse</a>(<a class="local col4 ref" href="#94Reg" title='Reg' data-ref="94Reg">Reg</a>)) {</td></tr>
<tr><th id="496">496</th><td>    <i>// No one else is using this register for anything so we can just stackify</i></td></tr>
<tr><th id="497">497</th><td><i>    // it in place.</i></td></tr>
<tr><th id="498">498</th><td>    <a class="local col0 ref" href="#100MFI" title='MFI' data-ref="100MFI">MFI</a>.<a class="ref" href="WebAssemblyMachineFunctionInfo.h.html#_ZN4llvm23WebAssemblyFunctionInfo12stackifyVRegEj" title='llvm::WebAssemblyFunctionInfo::stackifyVReg' data-ref="_ZN4llvm23WebAssemblyFunctionInfo12stackifyVRegEj">stackifyVReg</a>(<a class="local col4 ref" href="#94Reg" title='Reg' data-ref="94Reg">Reg</a>);</td></tr>
<tr><th id="499">499</th><td>  } <b>else</b> {</td></tr>
<tr><th id="500">500</th><td>    <i>// The register may have unrelated uses or defs; create a new register for</i></td></tr>
<tr><th id="501">501</th><td><i>    // just our one def and use so that we can stackify it.</i></td></tr>
<tr><th id="502">502</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="103NewReg" title='NewReg' data-type='unsigned int' data-ref="103NewReg">NewReg</dfn> = <a class="local col1 ref" href="#101MRI" title='MRI' data-ref="101MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col1 ref" href="#101MRI" title='MRI' data-ref="101MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col4 ref" href="#94Reg" title='Reg' data-ref="94Reg">Reg</a>));</td></tr>
<tr><th id="503">503</th><td>    <a class="local col6 ref" href="#96Def" title='Def' data-ref="96Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col3 ref" href="#103NewReg" title='NewReg' data-ref="103NewReg">NewReg</a>);</td></tr>
<tr><th id="504">504</th><td>    <a class="local col5 ref" href="#95Op" title='Op' data-ref="95Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col3 ref" href="#103NewReg" title='NewReg' data-ref="103NewReg">NewReg</a>);</td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td>    <i>// Tell LiveIntervals about the new register.</i></td></tr>
<tr><th id="507">507</th><td>    <a class="local col9 ref" href="#99LIS" title='LIS' data-ref="99LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalEj" title='llvm::LiveIntervals::createAndComputeVirtRegInterval' data-ref="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalEj">createAndComputeVirtRegInterval</a>(<a class="local col3 ref" href="#103NewReg" title='NewReg' data-ref="103NewReg">NewReg</a>);</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>    <i>// Tell LiveIntervals about the changes to the old register.</i></td></tr>
<tr><th id="510">510</th><td>    <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col4 decl" id="104LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="104LI">LI</dfn> = <a class="local col9 ref" href="#99LIS" title='LIS' data-ref="99LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col4 ref" href="#94Reg" title='Reg' data-ref="94Reg">Reg</a>);</td></tr>
<tr><th id="511">511</th><td>    <a class="local col4 ref" href="#104LI" title='LI' data-ref="104LI">LI</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange13removeSegmentENS_9SlotIndexES1_b" title='llvm::LiveRange::removeSegment' data-ref="_ZN4llvm9LiveRange13removeSegmentENS_9SlotIndexES1_b">removeSegment</a>(<a class="local col9 ref" href="#99LIS" title='LIS' data-ref="99LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col6 ref" href="#96Def" title='Def' data-ref="96Def">Def</a>).<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>(),</td></tr>
<tr><th id="512">512</th><td>                     <a class="local col9 ref" href="#99LIS" title='LIS' data-ref="99LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col5 ref" href="#95Op" title='Op' data-ref="95Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()).<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>(),</td></tr>
<tr><th id="513">513</th><td>                     <i>/*RemoveDeadValNo=*/</i><b>true</b>);</td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td>    <a class="local col0 ref" href="#100MFI" title='MFI' data-ref="100MFI">MFI</a>.<a class="ref" href="WebAssemblyMachineFunctionInfo.h.html#_ZN4llvm23WebAssemblyFunctionInfo12stackifyVRegEj" title='llvm::WebAssemblyFunctionInfo::stackifyVReg' data-ref="_ZN4llvm23WebAssemblyFunctionInfo12stackifyVRegEj">stackifyVReg</a>(<a class="local col3 ref" href="#103NewReg" title='NewReg' data-ref="103NewReg">NewReg</a>);</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>    <a class="local col2 ref" href="#102DefDIs" title='DefDIs' data-ref="102DefDIs">DefDIs</a>.<a class="ref" href="WebAssemblyDebugValueManager.h.html#_ZN4llvm28WebAssemblyDebugValueManager9updateRegEj" title='llvm::WebAssemblyDebugValueManager::updateReg' data-ref="_ZN4llvm28WebAssemblyDebugValueManager9updateRegEj">updateReg</a>(<a class="local col3 ref" href="#103NewReg" title='NewReg' data-ref="103NewReg">NewReg</a>);</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;wasm-reg-stackify&quot;)) { dbgs() &lt;&lt; &quot; - Replaced register: &quot;; Def-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" - Replaced register: "</q>; <a class="local col6 ref" href="#96Def" title='Def' data-ref="96Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="520">520</th><td>  }</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td>  <a class="tu ref" href="#_ZL19imposeStackOrderingPN4llvm12MachineInstrE" title='imposeStackOrdering' data-use='c' data-ref="_ZL19imposeStackOrderingPN4llvm12MachineInstrE">imposeStackOrdering</a>(<a class="local col6 ref" href="#96Def" title='Def' data-ref="96Def">Def</a>);</td></tr>
<tr><th id="523">523</th><td>  <b>return</b> <a class="local col6 ref" href="#96Def" title='Def' data-ref="96Def">Def</a>;</td></tr>
<tr><th id="524">524</th><td>}</td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td><i class="doc" data-doc="_ZL21rematerializeCheapDefjRN4llvm14MachineOperandERNS_12MachineInstrERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_L1034723">/// A trivially cloneable instruction; clone it and nest the new copy with the</i></td></tr>
<tr><th id="527">527</th><td><i class="doc" data-doc="_ZL21rematerializeCheapDefjRN4llvm14MachineOperandERNS_12MachineInstrERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_L1034723">/// current instruction.</i></td></tr>
<tr><th id="528">528</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl def" id="_ZL21rematerializeCheapDefjRN4llvm14MachineOperandERNS_12MachineInstrERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_L1034723" title='rematerializeCheapDef' data-type='llvm::MachineInstr * rematerializeCheapDef(unsigned int Reg, llvm::MachineOperand &amp; Op, llvm::MachineInstr &amp; Def, llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::instr_iterator Insert, llvm::LiveIntervals &amp; LIS, llvm::WebAssemblyFunctionInfo &amp; MFI, llvm::MachineRegisterInfo &amp; MRI, const llvm::WebAssemblyInstrInfo * TII, const llvm::WebAssemblyRegisterInfo * TRI)' data-ref="_ZL21rematerializeCheapDefjRN4llvm14MachineOperandERNS_12MachineInstrERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_L1034723">rematerializeCheapDef</dfn>(</td></tr>
<tr><th id="529">529</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="105Reg" title='Reg' data-type='unsigned int' data-ref="105Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="106Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="106Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="107Def" title='Def' data-type='llvm::MachineInstr &amp;' data-ref="107Def">Def</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="108MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="108MBB">MBB</dfn>,</td></tr>
<tr><th id="530">530</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <dfn class="local col9 decl" id="109Insert" title='Insert' data-type='MachineBasicBlock::instr_iterator' data-ref="109Insert">Insert</dfn>, <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col0 decl" id="110LIS" title='LIS' data-type='llvm::LiveIntervals &amp;' data-ref="110LIS">LIS</dfn>,</td></tr>
<tr><th id="531">531</th><td>    <a class="type" href="WebAssemblyMachineFunctionInfo.h.html#llvm::WebAssemblyFunctionInfo" title='llvm::WebAssemblyFunctionInfo' data-ref="llvm::WebAssemblyFunctionInfo">WebAssemblyFunctionInfo</a> &amp;<dfn class="local col1 decl" id="111MFI" title='MFI' data-type='llvm::WebAssemblyFunctionInfo &amp;' data-ref="111MFI">MFI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="112MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="112MRI">MRI</dfn>,</td></tr>
<tr><th id="532">532</th><td>    <em>const</em> <a class="type" href="WebAssemblyInstrInfo.h.html#llvm::WebAssemblyInstrInfo" title='llvm::WebAssemblyInstrInfo' data-ref="llvm::WebAssemblyInstrInfo">WebAssemblyInstrInfo</a> *<dfn class="local col3 decl" id="113TII" title='TII' data-type='const llvm::WebAssemblyInstrInfo *' data-ref="113TII">TII</dfn>, <em>const</em> <a class="type" href="WebAssemblyRegisterInfo.h.html#llvm::WebAssemblyRegisterInfo" title='llvm::WebAssemblyRegisterInfo' data-ref="llvm::WebAssemblyRegisterInfo">WebAssemblyRegisterInfo</a> *<dfn class="local col4 decl" id="114TRI" title='TRI' data-type='const llvm::WebAssemblyRegisterInfo *' data-ref="114TRI">TRI</dfn>) {</td></tr>
<tr><th id="533">533</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;wasm-reg-stackify&quot;)) { dbgs() &lt;&lt; &quot;Rematerializing cheap def: &quot;; Def.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Rematerializing cheap def: "</q>; <a class="local col7 ref" href="#107Def" title='Def' data-ref="107Def">Def</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="534">534</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;wasm-reg-stackify&quot;)) { dbgs() &lt;&lt; &quot; - for use in &quot;; Op.getParent()-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" - for use in "</q>; <a class="local col6 ref" href="#106Op" title='Op' data-ref="106Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="535">535</th><td></td></tr>
<tr><th id="536">536</th><td>  <a class="type" href="WebAssemblyDebugValueManager.h.html#llvm::WebAssemblyDebugValueManager" title='llvm::WebAssemblyDebugValueManager' data-ref="llvm::WebAssemblyDebugValueManager">WebAssemblyDebugValueManager</a> <dfn class="local col5 decl" id="115DefDIs" title='DefDIs' data-type='llvm::WebAssemblyDebugValueManager' data-ref="115DefDIs">DefDIs</dfn><a class="ref" href="WebAssemblyDebugValueManager.h.html#_ZN4llvm28WebAssemblyDebugValueManagerC1EPNS_12MachineInstrE" title='llvm::WebAssemblyDebugValueManager::WebAssemblyDebugValueManager' data-ref="_ZN4llvm28WebAssemblyDebugValueManagerC1EPNS_12MachineInstrE">(</a>&amp;<a class="local col7 ref" href="#107Def" title='Def' data-ref="107Def">Def</a>);</td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="116NewReg" title='NewReg' data-type='unsigned int' data-ref="116NewReg">NewReg</dfn> = <a class="local col2 ref" href="#112MRI" title='MRI' data-ref="112MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col2 ref" href="#112MRI" title='MRI' data-ref="112MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col5 ref" href="#105Reg" title='Reg' data-ref="105Reg">Reg</a>));</td></tr>
<tr><th id="539">539</th><td>  TII-&gt;<span class='error' title="no member named &apos;reMaterialize&apos; in &apos;llvm::WebAssemblyInstrInfo&apos;">reMaterialize</span>(MBB, Insert, NewReg, <var>0</var>, Def, *TRI);</td></tr>
<tr><th id="540">540</th><td>  <a class="local col6 ref" href="#106Op" title='Op' data-ref="106Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col6 ref" href="#116NewReg" title='NewReg' data-ref="116NewReg">NewReg</a>);</td></tr>
<tr><th id="541">541</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="117Clone" title='Clone' data-type='llvm::MachineInstr *' data-ref="117Clone">Clone</dfn> = &amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="local col9 ref" href="#109Insert" title='Insert' data-ref="109Insert">Insert</a>);</td></tr>
<tr><th id="542">542</th><td>  <a class="local col0 ref" href="#110LIS" title='LIS' data-ref="110LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col7 ref" href="#117Clone" title='Clone' data-ref="117Clone">Clone</a></span>);</td></tr>
<tr><th id="543">543</th><td>  <a class="local col0 ref" href="#110LIS" title='LIS' data-ref="110LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalEj" title='llvm::LiveIntervals::createAndComputeVirtRegInterval' data-ref="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalEj">createAndComputeVirtRegInterval</a>(<a class="local col6 ref" href="#116NewReg" title='NewReg' data-ref="116NewReg">NewReg</a>);</td></tr>
<tr><th id="544">544</th><td>  <a class="local col1 ref" href="#111MFI" title='MFI' data-ref="111MFI">MFI</a>.<a class="ref" href="WebAssemblyMachineFunctionInfo.h.html#_ZN4llvm23WebAssemblyFunctionInfo12stackifyVRegEj" title='llvm::WebAssemblyFunctionInfo::stackifyVReg' data-ref="_ZN4llvm23WebAssemblyFunctionInfo12stackifyVRegEj">stackifyVReg</a>(<a class="local col6 ref" href="#116NewReg" title='NewReg' data-ref="116NewReg">NewReg</a>);</td></tr>
<tr><th id="545">545</th><td>  <a class="tu ref" href="#_ZL19imposeStackOrderingPN4llvm12MachineInstrE" title='imposeStackOrdering' data-use='c' data-ref="_ZL19imposeStackOrderingPN4llvm12MachineInstrE">imposeStackOrdering</a>(<a class="local col7 ref" href="#117Clone" title='Clone' data-ref="117Clone">Clone</a>);</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;wasm-reg-stackify&quot;)) { dbgs() &lt;&lt; &quot; - Cloned to &quot;; Clone-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" - Cloned to "</q>; <a class="local col7 ref" href="#117Clone" title='Clone' data-ref="117Clone">Clone</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td>  <i>// Shrink the interval.</i></td></tr>
<tr><th id="550">550</th><td>  <em>bool</em> <dfn class="local col8 decl" id="118IsDead" title='IsDead' data-type='bool' data-ref="118IsDead">IsDead</dfn> = <a class="local col2 ref" href="#112MRI" title='MRI' data-ref="112MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_emptyEj" title='llvm::MachineRegisterInfo::use_empty' data-ref="_ZNK4llvm19MachineRegisterInfo9use_emptyEj">use_empty</a>(<a class="local col5 ref" href="#105Reg" title='Reg' data-ref="105Reg">Reg</a>);</td></tr>
<tr><th id="551">551</th><td>  <b>if</b> (!<a class="local col8 ref" href="#118IsDead" title='IsDead' data-ref="118IsDead">IsDead</a>) {</td></tr>
<tr><th id="552">552</th><td>    <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col9 decl" id="119LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="119LI">LI</dfn> = <a class="local col0 ref" href="#110LIS" title='LIS' data-ref="110LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col5 ref" href="#105Reg" title='Reg' data-ref="105Reg">Reg</a>);</td></tr>
<tr><th id="553">553</th><td>    <a class="tu ref" href="#_ZL12shrinkToUsesRN4llvm12LiveIntervalERNS_13LiveIntervalsE" title='shrinkToUses' data-use='c' data-ref="_ZL12shrinkToUsesRN4llvm12LiveIntervalERNS_13LiveIntervalsE">shrinkToUses</a>(<span class='refarg'><a class="local col9 ref" href="#119LI" title='LI' data-ref="119LI">LI</a></span>, <span class='refarg'><a class="local col0 ref" href="#110LIS" title='LIS' data-ref="110LIS">LIS</a></span>);</td></tr>
<tr><th id="554">554</th><td>    <a class="local col8 ref" href="#118IsDead" title='IsDead' data-ref="118IsDead">IsDead</a> = !<a class="local col9 ref" href="#119LI" title='LI' data-ref="119LI">LI</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE" title='llvm::LiveRange::liveAt' data-ref="_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE">liveAt</a>(<a class="local col0 ref" href="#110LIS" title='LIS' data-ref="110LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="local col7 ref" href="#107Def" title='Def' data-ref="107Def">Def</a>).<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex11getDeadSlotEv" title='llvm::SlotIndex::getDeadSlot' data-ref="_ZNK4llvm9SlotIndex11getDeadSlotEv">getDeadSlot</a>());</td></tr>
<tr><th id="555">555</th><td>  }</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td>  <i>// If that was the last use of the original, delete the original.</i></td></tr>
<tr><th id="558">558</th><td><i>  // Move or clone corresponding DBG_VALUEs to the 'Insert' location.</i></td></tr>
<tr><th id="559">559</th><td>  <b>if</b> (<a class="local col8 ref" href="#118IsDead" title='IsDead' data-ref="118IsDead">IsDead</a>) {</td></tr>
<tr><th id="560">560</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;wasm-reg-stackify&quot;)) { dbgs() &lt;&lt; &quot; - Deleting original\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" - Deleting original\n"</q>);</td></tr>
<tr><th id="561">561</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col0 decl" id="120Idx" title='Idx' data-type='llvm::SlotIndex' data-ref="120Idx">Idx</dfn> = <a class="local col0 ref" href="#110LIS" title='LIS' data-ref="110LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="local col7 ref" href="#107Def" title='Def' data-ref="107Def">Def</a>).<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>();</td></tr>
<tr><th id="562">562</th><td>    LIS.removePhysRegDefAt(WebAssembly::<span class='error' title="no member named &apos;ARGUMENTS&apos; in namespace &apos;llvm::WebAssembly&apos;">ARGUMENTS</span>, Idx);</td></tr>
<tr><th id="563">563</th><td>    <a class="local col0 ref" href="#110LIS" title='LIS' data-ref="110LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals14removeIntervalEj" title='llvm::LiveIntervals::removeInterval' data-ref="_ZN4llvm13LiveIntervals14removeIntervalEj">removeInterval</a>(<a class="local col5 ref" href="#105Reg" title='Reg' data-ref="105Reg">Reg</a>);</td></tr>
<tr><th id="564">564</th><td>    <a class="local col0 ref" href="#110LIS" title='LIS' data-ref="110LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::RemoveMachineInstrFromMaps' data-ref="_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE">RemoveMachineInstrFromMaps</a>(<span class='refarg'><a class="local col7 ref" href="#107Def" title='Def' data-ref="107Def">Def</a></span>);</td></tr>
<tr><th id="565">565</th><td>    <a class="local col7 ref" href="#107Def" title='Def' data-ref="107Def">Def</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td>    <a class="local col5 ref" href="#115DefDIs" title='DefDIs' data-ref="115DefDIs">DefDIs</a>.<a class="ref" href="WebAssemblyDebugValueManager.h.html#_ZN4llvm28WebAssemblyDebugValueManager4moveEPNS_12MachineInstrE" title='llvm::WebAssemblyDebugValueManager::move' data-ref="_ZN4llvm28WebAssemblyDebugValueManager4moveEPNS_12MachineInstrE">move</a>(&amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col9 ref" href="#109Insert" title='Insert' data-ref="109Insert">Insert</a>);</td></tr>
<tr><th id="568">568</th><td>    <a class="local col5 ref" href="#115DefDIs" title='DefDIs' data-ref="115DefDIs">DefDIs</a>.<a class="ref" href="WebAssemblyDebugValueManager.h.html#_ZN4llvm28WebAssemblyDebugValueManager9updateRegEj" title='llvm::WebAssemblyDebugValueManager::updateReg' data-ref="_ZN4llvm28WebAssemblyDebugValueManager9updateRegEj">updateReg</a>(<a class="local col6 ref" href="#116NewReg" title='NewReg' data-ref="116NewReg">NewReg</a>);</td></tr>
<tr><th id="569">569</th><td>  } <b>else</b> {</td></tr>
<tr><th id="570">570</th><td>    <a class="local col5 ref" href="#115DefDIs" title='DefDIs' data-ref="115DefDIs">DefDIs</a>.<a class="ref" href="WebAssemblyDebugValueManager.h.html#_ZN4llvm28WebAssemblyDebugValueManager5cloneEPNS_12MachineInstrEj" title='llvm::WebAssemblyDebugValueManager::clone' data-ref="_ZN4llvm28WebAssemblyDebugValueManager5cloneEPNS_12MachineInstrEj">clone</a>(&amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col9 ref" href="#109Insert" title='Insert' data-ref="109Insert">Insert</a>, <a class="local col6 ref" href="#116NewReg" title='NewReg' data-ref="116NewReg">NewReg</a>);</td></tr>
<tr><th id="571">571</th><td>  }</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td>  <b>return</b> <a class="local col7 ref" href="#117Clone" title='Clone' data-ref="117Clone">Clone</a>;</td></tr>
<tr><th id="574">574</th><td>}</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td><i class="doc" data-doc="_ZL21moveAndTeeForMultiUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS5974753">/// A multiple-use def in the same block with no intervening memory or register</i></td></tr>
<tr><th id="577">577</th><td><i class="doc" data-doc="_ZL21moveAndTeeForMultiUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS5974753">/// dependencies; move the def down, nest it with the current instruction, and</i></td></tr>
<tr><th id="578">578</th><td><i class="doc" data-doc="_ZL21moveAndTeeForMultiUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS5974753">/// insert a tee to satisfy the rest of the uses. As an illustration, rewrite</i></td></tr>
<tr><th id="579">579</th><td><i class="doc" data-doc="_ZL21moveAndTeeForMultiUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS5974753">/// this:</i></td></tr>
<tr><th id="580">580</th><td><i class="doc" data-doc="_ZL21moveAndTeeForMultiUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS5974753">///</i></td></tr>
<tr><th id="581">581</th><td><i class="doc" data-doc="_ZL21moveAndTeeForMultiUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS5974753">///    Reg = INST ...        // Def</i></td></tr>
<tr><th id="582">582</th><td><i class="doc" data-doc="_ZL21moveAndTeeForMultiUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS5974753">///    INST ..., Reg, ...    // Insert</i></td></tr>
<tr><th id="583">583</th><td><i class="doc" data-doc="_ZL21moveAndTeeForMultiUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS5974753">///    INST ..., Reg, ...</i></td></tr>
<tr><th id="584">584</th><td><i class="doc" data-doc="_ZL21moveAndTeeForMultiUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS5974753">///    INST ..., Reg, ...</i></td></tr>
<tr><th id="585">585</th><td><i class="doc" data-doc="_ZL21moveAndTeeForMultiUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS5974753">///</i></td></tr>
<tr><th id="586">586</th><td><i class="doc" data-doc="_ZL21moveAndTeeForMultiUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS5974753">/// to this:</i></td></tr>
<tr><th id="587">587</th><td><i class="doc" data-doc="_ZL21moveAndTeeForMultiUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS5974753">///</i></td></tr>
<tr><th id="588">588</th><td><i class="doc" data-doc="_ZL21moveAndTeeForMultiUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS5974753">///    DefReg = INST ...     // Def (to become the new Insert)</i></td></tr>
<tr><th id="589">589</th><td><i class="doc" data-doc="_ZL21moveAndTeeForMultiUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS5974753">///    TeeReg, Reg = TEE_... DefReg</i></td></tr>
<tr><th id="590">590</th><td><i class="doc" data-doc="_ZL21moveAndTeeForMultiUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS5974753">///    INST ..., TeeReg, ... // Insert</i></td></tr>
<tr><th id="591">591</th><td><i class="doc" data-doc="_ZL21moveAndTeeForMultiUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS5974753">///    INST ..., Reg, ...</i></td></tr>
<tr><th id="592">592</th><td><i class="doc" data-doc="_ZL21moveAndTeeForMultiUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS5974753">///    INST ..., Reg, ...</i></td></tr>
<tr><th id="593">593</th><td><i class="doc" data-doc="_ZL21moveAndTeeForMultiUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS5974753">///</i></td></tr>
<tr><th id="594">594</th><td><i class="doc" data-doc="_ZL21moveAndTeeForMultiUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS5974753">/// with DefReg and TeeReg stackified. This eliminates a local.get from the</i></td></tr>
<tr><th id="595">595</th><td><i class="doc" data-doc="_ZL21moveAndTeeForMultiUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS5974753">/// resulting code.</i></td></tr>
<tr><th id="596">596</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl def" id="_ZL21moveAndTeeForMultiUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS5974753" title='moveAndTeeForMultiUse' data-type='llvm::MachineInstr * moveAndTeeForMultiUse(unsigned int Reg, llvm::MachineOperand &amp; Op, llvm::MachineInstr * Def, llvm::MachineBasicBlock &amp; MBB, llvm::MachineInstr * Insert, llvm::LiveIntervals &amp; LIS, llvm::WebAssemblyFunctionInfo &amp; MFI, llvm::MachineRegisterInfo &amp; MRI, const llvm::WebAssemblyInstrInfo * TII)' data-ref="_ZL21moveAndTeeForMultiUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS5974753">moveAndTeeForMultiUse</dfn>(</td></tr>
<tr><th id="597">597</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="121Reg" title='Reg' data-type='unsigned int' data-ref="121Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="122Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="122Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="123Def" title='Def' data-type='llvm::MachineInstr *' data-ref="123Def">Def</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="124MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="124MBB">MBB</dfn>,</td></tr>
<tr><th id="598">598</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="125Insert" title='Insert' data-type='llvm::MachineInstr *' data-ref="125Insert">Insert</dfn>, <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col6 decl" id="126LIS" title='LIS' data-type='llvm::LiveIntervals &amp;' data-ref="126LIS">LIS</dfn>, <a class="type" href="WebAssemblyMachineFunctionInfo.h.html#llvm::WebAssemblyFunctionInfo" title='llvm::WebAssemblyFunctionInfo' data-ref="llvm::WebAssemblyFunctionInfo">WebAssemblyFunctionInfo</a> &amp;<dfn class="local col7 decl" id="127MFI" title='MFI' data-type='llvm::WebAssemblyFunctionInfo &amp;' data-ref="127MFI">MFI</dfn>,</td></tr>
<tr><th id="599">599</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="128MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="128MRI">MRI</dfn>, <em>const</em> <a class="type" href="WebAssemblyInstrInfo.h.html#llvm::WebAssemblyInstrInfo" title='llvm::WebAssemblyInstrInfo' data-ref="llvm::WebAssemblyInstrInfo">WebAssemblyInstrInfo</a> *<dfn class="local col9 decl" id="129TII" title='TII' data-type='const llvm::WebAssemblyInstrInfo *' data-ref="129TII">TII</dfn>) {</td></tr>
<tr><th id="600">600</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;wasm-reg-stackify&quot;)) { dbgs() &lt;&lt; &quot;Move and tee for multi-use:&quot;; Def-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Move and tee for multi-use:"</q>; <a class="local col3 ref" href="#123Def" title='Def' data-ref="123Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td>  <a class="type" href="WebAssemblyDebugValueManager.h.html#llvm::WebAssemblyDebugValueManager" title='llvm::WebAssemblyDebugValueManager' data-ref="llvm::WebAssemblyDebugValueManager">WebAssemblyDebugValueManager</a> <dfn class="local col0 decl" id="130DefDIs" title='DefDIs' data-type='llvm::WebAssemblyDebugValueManager' data-ref="130DefDIs">DefDIs</dfn><a class="ref" href="WebAssemblyDebugValueManager.h.html#_ZN4llvm28WebAssemblyDebugValueManagerC1EPNS_12MachineInstrE" title='llvm::WebAssemblyDebugValueManager::WebAssemblyDebugValueManager' data-ref="_ZN4llvm28WebAssemblyDebugValueManagerC1EPNS_12MachineInstrE">(</a><a class="local col3 ref" href="#123Def" title='Def' data-ref="123Def">Def</a>);</td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td>  <i>// Move Def into place.</i></td></tr>
<tr><th id="605">605</th><td>  <a class="local col4 ref" href="#124MBB" title='MBB' data-ref="124MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col5 ref" href="#125Insert" title='Insert' data-ref="125Insert">Insert</a>, &amp;<a class="local col4 ref" href="#124MBB" title='MBB' data-ref="124MBB">MBB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col3 ref" href="#123Def" title='Def' data-ref="123Def">Def</a>);</td></tr>
<tr><th id="606">606</th><td>  <a class="local col6 ref" href="#126LIS" title='LIS' data-ref="126LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb" title='llvm::LiveIntervals::handleMove' data-ref="_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb">handleMove</a>(<span class='refarg'>*<a class="local col3 ref" href="#123Def" title='Def' data-ref="123Def">Def</a></span>);</td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td>  <i>// Create the Tee and attach the registers.</i></td></tr>
<tr><th id="609">609</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col1 decl" id="131RegClass" title='RegClass' data-type='const llvm::TargetRegisterClass *' data-ref="131RegClass">RegClass</dfn> = <a class="local col8 ref" href="#128MRI" title='MRI' data-ref="128MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col1 ref" href="#121Reg" title='Reg' data-ref="121Reg">Reg</a>);</td></tr>
<tr><th id="610">610</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="132TeeReg" title='TeeReg' data-type='unsigned int' data-ref="132TeeReg">TeeReg</dfn> = <a class="local col8 ref" href="#128MRI" title='MRI' data-ref="128MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col1 ref" href="#131RegClass" title='RegClass' data-ref="131RegClass">RegClass</a>);</td></tr>
<tr><th id="611">611</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="133DefReg" title='DefReg' data-type='unsigned int' data-ref="133DefReg">DefReg</dfn> = <a class="local col8 ref" href="#128MRI" title='MRI' data-ref="128MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col1 ref" href="#131RegClass" title='RegClass' data-ref="131RegClass">RegClass</a>);</td></tr>
<tr><th id="612">612</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="134DefMO" title='DefMO' data-type='llvm::MachineOperand &amp;' data-ref="134DefMO">DefMO</dfn> = <a class="local col3 ref" href="#123Def" title='Def' data-ref="123Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="613">613</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="135Tee" title='Tee' data-type='llvm::MachineInstr *' data-ref="135Tee">Tee</dfn> = BuildMI(MBB, Insert, Insert-&gt;getDebugLoc(),</td></tr>
<tr><th id="614">614</th><td>                              TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::WebAssemblyInstrInfo&apos;">get</span>(getTeeOpcode(RegClass)), TeeReg)</td></tr>
<tr><th id="615">615</th><td>                          .addReg(Reg, RegState::Define)</td></tr>
<tr><th id="616">616</th><td>                          .addReg(DefReg, getUndefRegState(DefMO.isDead()));</td></tr>
<tr><th id="617">617</th><td>  <a class="local col2 ref" href="#122Op" title='Op' data-ref="122Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col2 ref" href="#132TeeReg" title='TeeReg' data-ref="132TeeReg">TeeReg</a>);</td></tr>
<tr><th id="618">618</th><td>  <a class="local col4 ref" href="#134DefMO" title='DefMO' data-ref="134DefMO">DefMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col3 ref" href="#133DefReg" title='DefReg' data-ref="133DefReg">DefReg</a>);</td></tr>
<tr><th id="619">619</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col6 decl" id="136TeeIdx" title='TeeIdx' data-type='llvm::SlotIndex' data-ref="136TeeIdx">TeeIdx</dfn> = <a class="local col6 ref" href="#126LIS" title='LIS' data-ref="126LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col5 ref" href="#135Tee" title='Tee' data-ref="135Tee">Tee</a></span>).<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>();</td></tr>
<tr><th id="620">620</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col7 decl" id="137DefIdx" title='DefIdx' data-type='llvm::SlotIndex' data-ref="137DefIdx">DefIdx</dfn> = <a class="local col6 ref" href="#126LIS" title='LIS' data-ref="126LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col3 ref" href="#123Def" title='Def' data-ref="123Def">Def</a>).<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>();</td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td>  <a class="local col0 ref" href="#130DefDIs" title='DefDIs' data-ref="130DefDIs">DefDIs</a>.<a class="ref" href="WebAssemblyDebugValueManager.h.html#_ZN4llvm28WebAssemblyDebugValueManager4moveEPNS_12MachineInstrE" title='llvm::WebAssemblyDebugValueManager::move' data-ref="_ZN4llvm28WebAssemblyDebugValueManager4moveEPNS_12MachineInstrE">move</a>(<a class="local col5 ref" href="#125Insert" title='Insert' data-ref="125Insert">Insert</a>);</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td>  <i>// Tell LiveIntervals we moved the original vreg def from Def to Tee.</i></td></tr>
<tr><th id="625">625</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col8 decl" id="138LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="138LI">LI</dfn> = <a class="local col6 ref" href="#126LIS" title='LIS' data-ref="126LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col1 ref" href="#121Reg" title='Reg' data-ref="121Reg">Reg</a>);</td></tr>
<tr><th id="626">626</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="typedef" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::iterator" title='llvm::LiveRange::iterator' data-type='Segments::iterator' data-ref="llvm::LiveRange::iterator">iterator</a> <dfn class="local col9 decl" id="139I" title='I' data-type='LiveInterval::iterator' data-ref="139I">I</dfn> = <a class="local col8 ref" href="#138LI" title='LI' data-ref="138LI">LI</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange21FindSegmentContainingENS_9SlotIndexE" title='llvm::LiveRange::FindSegmentContaining' data-ref="_ZN4llvm9LiveRange21FindSegmentContainingENS_9SlotIndexE">FindSegmentContaining</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col7 ref" href="#137DefIdx" title='DefIdx' data-ref="137DefIdx">DefIdx</a>);</td></tr>
<tr><th id="627">627</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col0 decl" id="140ValNo" title='ValNo' data-type='llvm::VNInfo *' data-ref="140ValNo">ValNo</dfn> = <a class="local col8 ref" href="#138LI" title='LI' data-ref="138LI">LI</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE" title='llvm::LiveRange::getVNInfoAt' data-ref="_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE">getVNInfoAt</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col7 ref" href="#137DefIdx" title='DefIdx' data-ref="137DefIdx">DefIdx</a>);</td></tr>
<tr><th id="628">628</th><td>  <a class="local col9 ref" href="#139I" title='I' data-ref="139I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a> <a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSERKS0_">=</a> <a class="local col6 ref" href="#136TeeIdx" title='TeeIdx' data-ref="136TeeIdx">TeeIdx</a>;</td></tr>
<tr><th id="629">629</th><td>  <a class="local col0 ref" href="#140ValNo" title='ValNo' data-ref="140ValNo">ValNo</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a> <a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSERKS0_">=</a> <a class="local col6 ref" href="#136TeeIdx" title='TeeIdx' data-ref="136TeeIdx">TeeIdx</a>;</td></tr>
<tr><th id="630">630</th><td>  <a class="tu ref" href="#_ZL12shrinkToUsesRN4llvm12LiveIntervalERNS_13LiveIntervalsE" title='shrinkToUses' data-use='c' data-ref="_ZL12shrinkToUsesRN4llvm12LiveIntervalERNS_13LiveIntervalsE">shrinkToUses</a>(<span class='refarg'><a class="local col8 ref" href="#138LI" title='LI' data-ref="138LI">LI</a></span>, <span class='refarg'><a class="local col6 ref" href="#126LIS" title='LIS' data-ref="126LIS">LIS</a></span>);</td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td>  <i>// Finish stackifying the new regs.</i></td></tr>
<tr><th id="633">633</th><td>  <a class="local col6 ref" href="#126LIS" title='LIS' data-ref="126LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalEj" title='llvm::LiveIntervals::createAndComputeVirtRegInterval' data-ref="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalEj">createAndComputeVirtRegInterval</a>(<a class="local col2 ref" href="#132TeeReg" title='TeeReg' data-ref="132TeeReg">TeeReg</a>);</td></tr>
<tr><th id="634">634</th><td>  <a class="local col6 ref" href="#126LIS" title='LIS' data-ref="126LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalEj" title='llvm::LiveIntervals::createAndComputeVirtRegInterval' data-ref="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalEj">createAndComputeVirtRegInterval</a>(<a class="local col3 ref" href="#133DefReg" title='DefReg' data-ref="133DefReg">DefReg</a>);</td></tr>
<tr><th id="635">635</th><td>  <a class="local col7 ref" href="#127MFI" title='MFI' data-ref="127MFI">MFI</a>.<a class="ref" href="WebAssemblyMachineFunctionInfo.h.html#_ZN4llvm23WebAssemblyFunctionInfo12stackifyVRegEj" title='llvm::WebAssemblyFunctionInfo::stackifyVReg' data-ref="_ZN4llvm23WebAssemblyFunctionInfo12stackifyVRegEj">stackifyVReg</a>(<a class="local col3 ref" href="#133DefReg" title='DefReg' data-ref="133DefReg">DefReg</a>);</td></tr>
<tr><th id="636">636</th><td>  <a class="local col7 ref" href="#127MFI" title='MFI' data-ref="127MFI">MFI</a>.<a class="ref" href="WebAssemblyMachineFunctionInfo.h.html#_ZN4llvm23WebAssemblyFunctionInfo12stackifyVRegEj" title='llvm::WebAssemblyFunctionInfo::stackifyVReg' data-ref="_ZN4llvm23WebAssemblyFunctionInfo12stackifyVRegEj">stackifyVReg</a>(<a class="local col2 ref" href="#132TeeReg" title='TeeReg' data-ref="132TeeReg">TeeReg</a>);</td></tr>
<tr><th id="637">637</th><td>  <a class="tu ref" href="#_ZL19imposeStackOrderingPN4llvm12MachineInstrE" title='imposeStackOrdering' data-use='c' data-ref="_ZL19imposeStackOrderingPN4llvm12MachineInstrE">imposeStackOrdering</a>(<a class="local col3 ref" href="#123Def" title='Def' data-ref="123Def">Def</a>);</td></tr>
<tr><th id="638">638</th><td>  <a class="tu ref" href="#_ZL19imposeStackOrderingPN4llvm12MachineInstrE" title='imposeStackOrdering' data-use='c' data-ref="_ZL19imposeStackOrderingPN4llvm12MachineInstrE">imposeStackOrdering</a>(<a class="local col5 ref" href="#135Tee" title='Tee' data-ref="135Tee">Tee</a>);</td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td>  <a class="local col0 ref" href="#130DefDIs" title='DefDIs' data-ref="130DefDIs">DefDIs</a>.<a class="ref" href="WebAssemblyDebugValueManager.h.html#_ZN4llvm28WebAssemblyDebugValueManager5cloneEPNS_12MachineInstrEj" title='llvm::WebAssemblyDebugValueManager::clone' data-ref="_ZN4llvm28WebAssemblyDebugValueManager5cloneEPNS_12MachineInstrEj">clone</a>(<a class="local col5 ref" href="#135Tee" title='Tee' data-ref="135Tee">Tee</a>, <a class="local col3 ref" href="#133DefReg" title='DefReg' data-ref="133DefReg">DefReg</a>);</td></tr>
<tr><th id="641">641</th><td>  <a class="local col0 ref" href="#130DefDIs" title='DefDIs' data-ref="130DefDIs">DefDIs</a>.<a class="ref" href="WebAssemblyDebugValueManager.h.html#_ZN4llvm28WebAssemblyDebugValueManager5cloneEPNS_12MachineInstrEj" title='llvm::WebAssemblyDebugValueManager::clone' data-ref="_ZN4llvm28WebAssemblyDebugValueManager5cloneEPNS_12MachineInstrEj">clone</a>(<a class="local col5 ref" href="#125Insert" title='Insert' data-ref="125Insert">Insert</a>, <a class="local col2 ref" href="#132TeeReg" title='TeeReg' data-ref="132TeeReg">TeeReg</a>);</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;wasm-reg-stackify&quot;)) { dbgs() &lt;&lt; &quot; - Replaced register: &quot;; Def-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" - Replaced register: "</q>; <a class="local col3 ref" href="#123Def" title='Def' data-ref="123Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="644">644</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;wasm-reg-stackify&quot;)) { dbgs() &lt;&lt; &quot; - Tee instruction: &quot;; Tee-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" - Tee instruction: "</q>; <a class="local col5 ref" href="#135Tee" title='Tee' data-ref="135Tee">Tee</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="645">645</th><td>  <b>return</b> <a class="local col3 ref" href="#123Def" title='Def' data-ref="123Def">Def</a>;</td></tr>
<tr><th id="646">646</th><td>}</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td><b>namespace</b> {</td></tr>
<tr><th id="649">649</th><td><i class="doc" data-doc="(anonymousnamespace)::TreeWalkerState">/// A stack for walking the tree of instructions being built, visiting the</i></td></tr>
<tr><th id="650">650</th><td><i class="doc" data-doc="(anonymousnamespace)::TreeWalkerState">/// MachineOperands in DFS order.</i></td></tr>
<tr><th id="651">651</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::TreeWalkerState" title='(anonymous namespace)::TreeWalkerState' data-ref="(anonymousnamespace)::TreeWalkerState">TreeWalkerState</dfn> {</td></tr>
<tr><th id="652">652</th><td>  <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::TreeWalkerState::mop_iterator" title='(anonymous namespace)::TreeWalkerState::mop_iterator' data-type='MachineInstr::mop_iterator' data-ref="(anonymousnamespace)::TreeWalkerState::mop_iterator">mop_iterator</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::mop_iterator" title='llvm::MachineInstr::mop_iterator' data-type='llvm::MachineOperand *' data-ref="llvm::MachineInstr::mop_iterator">mop_iterator</a>;</td></tr>
<tr><th id="653">653</th><td>  <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::TreeWalkerState::mop_reverse_iterator" title='(anonymous namespace)::TreeWalkerState::mop_reverse_iterator' data-type='std::reverse_iterator&lt;mop_iterator&gt;' data-ref="(anonymousnamespace)::TreeWalkerState::mop_reverse_iterator">mop_reverse_iterator</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_iterator.h.html#std::reverse_iterator" title='std::reverse_iterator' data-ref="std::reverse_iterator">reverse_iterator</a>&lt;<a class="tu typedef" href="#(anonymousnamespace)::TreeWalkerState::mop_iterator" title='(anonymous namespace)::TreeWalkerState::mop_iterator' data-type='MachineInstr::mop_iterator' data-ref="(anonymousnamespace)::TreeWalkerState::mop_iterator">mop_iterator</a>&gt;;</td></tr>
<tr><th id="654">654</th><td>  <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::TreeWalkerState::RangeTy" title='(anonymous namespace)::TreeWalkerState::RangeTy' data-type='iterator_range&lt;mop_reverse_iterator&gt;' data-ref="(anonymousnamespace)::TreeWalkerState::RangeTy">RangeTy</dfn> = <a class="type" href="../../../include/llvm/ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="tu typedef" href="#(anonymousnamespace)::TreeWalkerState::mop_reverse_iterator" title='(anonymous namespace)::TreeWalkerState::mop_reverse_iterator' data-type='std::reverse_iterator&lt;mop_iterator&gt;' data-ref="(anonymousnamespace)::TreeWalkerState::mop_reverse_iterator">mop_reverse_iterator</a>&gt;;</td></tr>
<tr><th id="655">655</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="tu typedef" href="#(anonymousnamespace)::TreeWalkerState::RangeTy" title='(anonymous namespace)::TreeWalkerState::RangeTy' data-type='iterator_range&lt;mop_reverse_iterator&gt;' data-ref="(anonymousnamespace)::TreeWalkerState::RangeTy">RangeTy</a>, <var>4</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::TreeWalkerState::Worklist" title='(anonymous namespace)::TreeWalkerState::Worklist' data-type='SmallVector&lt;RangeTy, 4&gt;' data-ref="(anonymousnamespace)::TreeWalkerState::Worklist">Worklist</dfn>;</td></tr>
<tr><th id="656">656</th><td></td></tr>
<tr><th id="657">657</th><td><b>public</b>:</td></tr>
<tr><th id="658">658</th><td>  <b>explicit</b> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115TreeWalkerStateC1EPN4llvm12MachineInstrE" title='(anonymous namespace)::TreeWalkerState::TreeWalkerState' data-type='void (anonymous namespace)::TreeWalkerState::TreeWalkerState(llvm::MachineInstr * Insert)' data-ref="_ZN12_GLOBAL__N_115TreeWalkerStateC1EPN4llvm12MachineInstrE">TreeWalkerState</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="141Insert" title='Insert' data-type='llvm::MachineInstr *' data-ref="141Insert">Insert</dfn>) {</td></tr>
<tr><th id="659">659</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="tu typedef" href="#(anonymousnamespace)::TreeWalkerState::mop_iterator" title='(anonymous namespace)::TreeWalkerState::mop_iterator' data-type='MachineInstr::mop_iterator' data-ref="(anonymousnamespace)::TreeWalkerState::mop_iterator">mop_iterator</a>&gt; &amp;<dfn class="local col2 decl" id="142Range" title='Range' data-type='const iterator_range&lt;mop_iterator&gt; &amp;' data-ref="142Range">Range</dfn> = <a class="local col1 ref" href="#141Insert" title='Insert' data-ref="141Insert">Insert</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13explicit_usesEv" title='llvm::MachineInstr::explicit_uses' data-ref="_ZN4llvm12MachineInstr13explicit_usesEv">explicit_uses</a>();</td></tr>
<tr><th id="660">660</th><td>    <b>if</b> (<a class="local col2 ref" href="#142Range" title='Range' data-ref="142Range">Range</a>.<a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZNK4llvm14iterator_range5beginEv" title='llvm::iterator_range::begin' data-ref="_ZNK4llvm14iterator_range5beginEv">begin</a>() != <a class="local col2 ref" href="#142Range" title='Range' data-ref="142Range">Range</a>.<a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZNK4llvm14iterator_range3endEv" title='llvm::iterator_range::end' data-ref="_ZNK4llvm14iterator_range3endEv">end</a>())</td></tr>
<tr><th id="661">661</th><td>      <a class="tu member" href="#(anonymousnamespace)::TreeWalkerState::Worklist" title='(anonymous namespace)::TreeWalkerState::Worklist' data-use='m' data-ref="(anonymousnamespace)::TreeWalkerState::Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7reverseEOT_PNSt9enable_ifIXntsr10has_rbeginIS0_EE5valueEvE4typeE" title='llvm::reverse' data-ref="_ZN4llvm7reverseEOT_PNSt9enable_ifIXntsr10has_rbeginIS0_EE5valueEvE4typeE">reverse</a>(<a class="local col2 ref" href="#142Range" title='Range' data-ref="142Range">Range</a>));</td></tr>
<tr><th id="662">662</th><td>  }</td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115TreeWalkerState4doneEv" title='(anonymous namespace)::TreeWalkerState::done' data-type='bool (anonymous namespace)::TreeWalkerState::done() const' data-ref="_ZNK12_GLOBAL__N_115TreeWalkerState4doneEv">done</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::TreeWalkerState::Worklist" title='(anonymous namespace)::TreeWalkerState::Worklist' data-use='m' data-ref="(anonymousnamespace)::TreeWalkerState::Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>(); }</td></tr>
<tr><th id="665">665</th><td></td></tr>
<tr><th id="666">666</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115TreeWalkerState3popEv" title='(anonymous namespace)::TreeWalkerState::pop' data-type='llvm::MachineOperand &amp; (anonymous namespace)::TreeWalkerState::pop()' data-ref="_ZN12_GLOBAL__N_115TreeWalkerState3popEv">pop</dfn>() {</td></tr>
<tr><th id="667">667</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::TreeWalkerState::RangeTy" title='(anonymous namespace)::TreeWalkerState::RangeTy' data-type='iterator_range&lt;mop_reverse_iterator&gt;' data-ref="(anonymousnamespace)::TreeWalkerState::RangeTy">RangeTy</a> &amp;<dfn class="local col3 decl" id="143Range" title='Range' data-type='RangeTy &amp;' data-ref="143Range">Range</dfn> = <a class="tu member" href="#(anonymousnamespace)::TreeWalkerState::Worklist" title='(anonymous namespace)::TreeWalkerState::Worklist' data-use='m' data-ref="(anonymousnamespace)::TreeWalkerState::Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>();</td></tr>
<tr><th id="668">668</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="144Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="144Op">Op</dfn> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNKSt16reverse_iteratordeEv" title='std::reverse_iterator::operator*' data-ref="_ZNKSt16reverse_iteratordeEv">*</a><a class="local col3 ref" href="#143Range" title='Range' data-ref="143Range">Range</a>.<a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZNK4llvm14iterator_range5beginEv" title='llvm::iterator_range::begin' data-ref="_ZNK4llvm14iterator_range5beginEv">begin</a>();</td></tr>
<tr><th id="669">669</th><td>    <a class="local col3 ref" href="#143Range" title='Range' data-ref="143Range">Range</a> <a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#31" title='llvm::iterator_range&lt;std::reverse_iterator&lt;llvm::MachineOperand *&gt; &gt;::operator=' data-ref="_ZN4llvm14iterator_rangeISt16reverse_iteratorIPNS_14MachineOperandEEEaSEOS5_">=</a> <a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10drop_beginEOT_i" title='llvm::drop_begin' data-ref="_ZN4llvm10drop_beginEOT_i">drop_begin</a>(<span class='refarg'><a class="local col3 ref" href="#143Range" title='Range' data-ref="143Range">Range</a></span>, <var>1</var>);</td></tr>
<tr><th id="670">670</th><td>    <b>if</b> (<a class="local col3 ref" href="#143Range" title='Range' data-ref="143Range">Range</a>.<a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZNK4llvm14iterator_range5beginEv" title='llvm::iterator_range::begin' data-ref="_ZNK4llvm14iterator_range5beginEv">begin</a>() <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZSteqRKSt16reverse_iteratorIT_ES3_" title='std::operator==' data-ref="_ZSteqRKSt16reverse_iteratorIT_ES3_">==</a> <a class="local col3 ref" href="#143Range" title='Range' data-ref="143Range">Range</a>.<a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZNK4llvm14iterator_range3endEv" title='llvm::iterator_range::end' data-ref="_ZNK4llvm14iterator_range3endEv">end</a>())</td></tr>
<tr><th id="671">671</th><td>      <a class="tu member" href="#(anonymousnamespace)::TreeWalkerState::Worklist" title='(anonymous namespace)::TreeWalkerState::Worklist' data-use='m' data-ref="(anonymousnamespace)::TreeWalkerState::Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase8pop_backEv" title='llvm::SmallVectorTemplateBase::pop_back' data-ref="_ZN4llvm23SmallVectorTemplateBase8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="672">672</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Worklist.empty() || Worklist.back().begin() != Worklist.back().end()) &amp;&amp; &quot;Empty ranges shouldn&apos;t remain in the worklist&quot;) ? void (0) : __assert_fail (&quot;(Worklist.empty() || Worklist.back().begin() != Worklist.back().end()) &amp;&amp; \&quot;Empty ranges shouldn&apos;t remain in the worklist\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp&quot;, 674, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="tu member" href="#(anonymousnamespace)::TreeWalkerState::Worklist" title='(anonymous namespace)::TreeWalkerState::Worklist' data-use='m' data-ref="(anonymousnamespace)::TreeWalkerState::Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() ||</td></tr>
<tr><th id="673">673</th><td>            <a class="tu member" href="#(anonymousnamespace)::TreeWalkerState::Worklist" title='(anonymous namespace)::TreeWalkerState::Worklist' data-use='m' data-ref="(anonymousnamespace)::TreeWalkerState::Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>().<a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZNK4llvm14iterator_range5beginEv" title='llvm::iterator_range::begin' data-ref="_ZNK4llvm14iterator_range5beginEv">begin</a>() <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZStneRKSt16reverse_iteratorIT_ES3_" title='std::operator!=' data-ref="_ZStneRKSt16reverse_iteratorIT_ES3_">!=</a> <a class="tu member" href="#(anonymousnamespace)::TreeWalkerState::Worklist" title='(anonymous namespace)::TreeWalkerState::Worklist' data-use='m' data-ref="(anonymousnamespace)::TreeWalkerState::Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>().<a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZNK4llvm14iterator_range3endEv" title='llvm::iterator_range::end' data-ref="_ZNK4llvm14iterator_range3endEv">end</a>()) &amp;&amp;</td></tr>
<tr><th id="674">674</th><td>           <q>"Empty ranges shouldn't remain in the worklist"</q>);</td></tr>
<tr><th id="675">675</th><td>    <b>return</b> <a class="local col4 ref" href="#144Op" title='Op' data-ref="144Op">Op</a>;</td></tr>
<tr><th id="676">676</th><td>  }</td></tr>
<tr><th id="677">677</th><td></td></tr>
<tr><th id="678">678</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_115TreeWalkerState12pushOperandsEPN4llvm12MachineInstrE">/// Push Instr's operands onto the stack to be visited.</i></td></tr>
<tr><th id="679">679</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115TreeWalkerState12pushOperandsEPN4llvm12MachineInstrE" title='(anonymous namespace)::TreeWalkerState::pushOperands' data-type='void (anonymous namespace)::TreeWalkerState::pushOperands(llvm::MachineInstr * Instr)' data-ref="_ZN12_GLOBAL__N_115TreeWalkerState12pushOperandsEPN4llvm12MachineInstrE">pushOperands</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="145Instr" title='Instr' data-type='llvm::MachineInstr *' data-ref="145Instr">Instr</dfn>) {</td></tr>
<tr><th id="680">680</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="tu typedef" href="#(anonymousnamespace)::TreeWalkerState::mop_iterator" title='(anonymous namespace)::TreeWalkerState::mop_iterator' data-type='MachineInstr::mop_iterator' data-ref="(anonymousnamespace)::TreeWalkerState::mop_iterator">mop_iterator</a>&gt; &amp;<dfn class="local col6 decl" id="146Range" title='Range' data-type='const iterator_range&lt;mop_iterator&gt; &amp;' data-ref="146Range">Range</dfn>(<a class="local col5 ref" href="#145Instr" title='Instr' data-ref="145Instr">Instr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13explicit_usesEv" title='llvm::MachineInstr::explicit_uses' data-ref="_ZN4llvm12MachineInstr13explicit_usesEv">explicit_uses</a>());</td></tr>
<tr><th id="681">681</th><td>    <b>if</b> (<a class="local col6 ref" href="#146Range" title='Range' data-ref="146Range">Range</a>.<a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZNK4llvm14iterator_range5beginEv" title='llvm::iterator_range::begin' data-ref="_ZNK4llvm14iterator_range5beginEv">begin</a>() != <a class="local col6 ref" href="#146Range" title='Range' data-ref="146Range">Range</a>.<a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZNK4llvm14iterator_range3endEv" title='llvm::iterator_range::end' data-ref="_ZNK4llvm14iterator_range3endEv">end</a>())</td></tr>
<tr><th id="682">682</th><td>      <a class="tu member" href="#(anonymousnamespace)::TreeWalkerState::Worklist" title='(anonymous namespace)::TreeWalkerState::Worklist' data-use='m' data-ref="(anonymousnamespace)::TreeWalkerState::Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7reverseEOT_PNSt9enable_ifIXntsr10has_rbeginIS0_EE5valueEvE4typeE" title='llvm::reverse' data-ref="_ZN4llvm7reverseEOT_PNSt9enable_ifIXntsr10has_rbeginIS0_EE5valueEvE4typeE">reverse</a>(<a class="local col6 ref" href="#146Range" title='Range' data-ref="146Range">Range</a>));</td></tr>
<tr><th id="683">683</th><td>  }</td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_115TreeWalkerState16resetTopOperandsEPN4llvm12MachineInstrE">/// Some of Instr's operands are on the top of the stack; remove them and</i></td></tr>
<tr><th id="686">686</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115TreeWalkerState16resetTopOperandsEPN4llvm12MachineInstrE">  /// re-insert them starting from the beginning (because we've commuted them).</i></td></tr>
<tr><th id="687">687</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115TreeWalkerState16resetTopOperandsEPN4llvm12MachineInstrE" title='(anonymous namespace)::TreeWalkerState::resetTopOperands' data-type='void (anonymous namespace)::TreeWalkerState::resetTopOperands(llvm::MachineInstr * Instr)' data-ref="_ZN12_GLOBAL__N_115TreeWalkerState16resetTopOperandsEPN4llvm12MachineInstrE">resetTopOperands</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="147Instr" title='Instr' data-type='llvm::MachineInstr *' data-ref="147Instr">Instr</dfn>) {</td></tr>
<tr><th id="688">688</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (hasRemainingOperands(Instr) &amp;&amp; &quot;Reseting operands should only be done when the instruction has &quot; &quot;an operand still on the stack&quot;) ? void (0) : __assert_fail (&quot;hasRemainingOperands(Instr) &amp;&amp; \&quot;Reseting operands should only be done when the instruction has \&quot; \&quot;an operand still on the stack\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp&quot;, 690, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#_ZNK12_GLOBAL__N_115TreeWalkerState20hasRemainingOperandsEPKN4llvm12MachineInstrE" title='(anonymous namespace)::TreeWalkerState::hasRemainingOperands' data-use='c' data-ref="_ZNK12_GLOBAL__N_115TreeWalkerState20hasRemainingOperandsEPKN4llvm12MachineInstrE">hasRemainingOperands</a>(<a class="local col7 ref" href="#147Instr" title='Instr' data-ref="147Instr">Instr</a>) &amp;&amp;</td></tr>
<tr><th id="689">689</th><td>           <q>"Reseting operands should only be done when the instruction has "</q></td></tr>
<tr><th id="690">690</th><td>           <q>"an operand still on the stack"</q>);</td></tr>
<tr><th id="691">691</th><td>    <a class="tu member" href="#(anonymousnamespace)::TreeWalkerState::Worklist" title='(anonymous namespace)::TreeWalkerState::Worklist' data-use='m' data-ref="(anonymousnamespace)::TreeWalkerState::Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>() <a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#31" title='llvm::iterator_range&lt;std::reverse_iterator&lt;llvm::MachineOperand *&gt; &gt;::operator=' data-ref="_ZN4llvm14iterator_rangeISt16reverse_iteratorIPNS_14MachineOperandEEEaSEOS5_">=</a> <a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7reverseEOT_PNSt9enable_ifIXntsr10has_rbeginIS0_EE5valueEvE4typeE" title='llvm::reverse' data-ref="_ZN4llvm7reverseEOT_PNSt9enable_ifIXntsr10has_rbeginIS0_EE5valueEvE4typeE">reverse</a>(<a class="local col7 ref" href="#147Instr" title='Instr' data-ref="147Instr">Instr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13explicit_usesEv" title='llvm::MachineInstr::explicit_uses' data-ref="_ZN4llvm12MachineInstr13explicit_usesEv">explicit_uses</a>());</td></tr>
<tr><th id="692">692</th><td>  }</td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_115TreeWalkerState20hasRemainingOperandsEPKN4llvm12MachineInstrE">/// Test whether Instr has operands remaining to be visited at the top of</i></td></tr>
<tr><th id="695">695</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115TreeWalkerState20hasRemainingOperandsEPKN4llvm12MachineInstrE">  /// the stack.</i></td></tr>
<tr><th id="696">696</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115TreeWalkerState20hasRemainingOperandsEPKN4llvm12MachineInstrE" title='(anonymous namespace)::TreeWalkerState::hasRemainingOperands' data-type='bool (anonymous namespace)::TreeWalkerState::hasRemainingOperands(const llvm::MachineInstr * Instr) const' data-ref="_ZNK12_GLOBAL__N_115TreeWalkerState20hasRemainingOperandsEPKN4llvm12MachineInstrE">hasRemainingOperands</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="148Instr" title='Instr' data-type='const llvm::MachineInstr *' data-ref="148Instr">Instr</dfn>) <em>const</em> {</td></tr>
<tr><th id="697">697</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::TreeWalkerState::Worklist" title='(anonymous namespace)::TreeWalkerState::Worklist' data-use='m' data-ref="(anonymousnamespace)::TreeWalkerState::Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="698">698</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="699">699</th><td>    <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::TreeWalkerState::RangeTy" title='(anonymous namespace)::TreeWalkerState::RangeTy' data-type='iterator_range&lt;mop_reverse_iterator&gt;' data-ref="(anonymousnamespace)::TreeWalkerState::RangeTy">RangeTy</a> &amp;<dfn class="local col9 decl" id="149Range" title='Range' data-type='const RangeTy &amp;' data-ref="149Range">Range</dfn> = <a class="tu member" href="#(anonymousnamespace)::TreeWalkerState::Worklist" title='(anonymous namespace)::TreeWalkerState::Worklist' data-use='m' data-ref="(anonymousnamespace)::TreeWalkerState::Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZNK4llvm25SmallVectorTemplateCommon4backEv">back</a>();</td></tr>
<tr><th id="700">700</th><td>    <b>return</b> <a class="local col9 ref" href="#149Range" title='Range' data-ref="149Range">Range</a>.<a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZNK4llvm14iterator_range5beginEv" title='llvm::iterator_range::begin' data-ref="_ZNK4llvm14iterator_range5beginEv">begin</a>() <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZStneRKSt16reverse_iteratorIT_ES3_" title='std::operator!=' data-ref="_ZStneRKSt16reverse_iteratorIT_ES3_">!=</a> <a class="local col9 ref" href="#149Range" title='Range' data-ref="149Range">Range</a>.<a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZNK4llvm14iterator_range3endEv" title='llvm::iterator_range::end' data-ref="_ZNK4llvm14iterator_range3endEv">end</a>() &amp;&amp; <a class="local col9 ref" href="#149Range" title='Range' data-ref="149Range">Range</a>.<a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZNK4llvm14iterator_range5beginEv" title='llvm::iterator_range::begin' data-ref="_ZNK4llvm14iterator_range5beginEv">begin</a>()<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNKSt16reverse_iteratorptEv" title='std::reverse_iterator::operator-&gt;' data-ref="_ZNKSt16reverse_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>() == <a class="local col8 ref" href="#148Instr" title='Instr' data-ref="148Instr">Instr</a>;</td></tr>
<tr><th id="701">701</th><td>  }</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_115TreeWalkerState9isOnStackEj">/// Test whether the given register is present on the stack, indicating an</i></td></tr>
<tr><th id="704">704</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115TreeWalkerState9isOnStackEj">  /// operand in the tree that we haven't visited yet. Moving a definition of</i></td></tr>
<tr><th id="705">705</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115TreeWalkerState9isOnStackEj">  /// Reg to a point in the tree after that would change its value.</i></td></tr>
<tr><th id="706">706</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115TreeWalkerState9isOnStackEj">  ///</i></td></tr>
<tr><th id="707">707</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115TreeWalkerState9isOnStackEj">  /// This is needed as a consequence of using implicit local.gets for</i></td></tr>
<tr><th id="708">708</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115TreeWalkerState9isOnStackEj">  /// uses and implicit local.sets for defs.</i></td></tr>
<tr><th id="709">709</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115TreeWalkerState9isOnStackEj" title='(anonymous namespace)::TreeWalkerState::isOnStack' data-type='bool (anonymous namespace)::TreeWalkerState::isOnStack(unsigned int Reg) const' data-ref="_ZNK12_GLOBAL__N_115TreeWalkerState9isOnStackEj">isOnStack</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="150Reg" title='Reg' data-type='unsigned int' data-ref="150Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="710">710</th><td>    <b>for</b> (<em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::TreeWalkerState::RangeTy" title='(anonymous namespace)::TreeWalkerState::RangeTy' data-type='iterator_range&lt;mop_reverse_iterator&gt;' data-ref="(anonymousnamespace)::TreeWalkerState::RangeTy">RangeTy</a> &amp;<dfn class="local col1 decl" id="151Range" title='Range' data-type='const RangeTy &amp;' data-ref="151Range">Range</dfn> : <a class="tu member" href="#(anonymousnamespace)::TreeWalkerState::Worklist" title='(anonymous namespace)::TreeWalkerState::Worklist' data-ref="(anonymousnamespace)::TreeWalkerState::Worklist">Worklist</a>)</td></tr>
<tr><th id="711">711</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="152MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="152MO">MO</dfn> : <a class="local col1 ref" href="#151Range" title='Range' data-ref="151Range">Range</a>)</td></tr>
<tr><th id="712">712</th><td>        <b>if</b> (<a class="local col2 ref" href="#152MO" title='MO' data-ref="152MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col2 ref" href="#152MO" title='MO' data-ref="152MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col0 ref" href="#150Reg" title='Reg' data-ref="150Reg">Reg</a>)</td></tr>
<tr><th id="713">713</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="714">714</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="715">715</th><td>  }</td></tr>
<tr><th id="716">716</th><td>};</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td><i class="doc" data-doc="(anonymousnamespace)::CommutingState">/// State to keep track of whether commuting is in flight or whether it's been</i></td></tr>
<tr><th id="719">719</th><td><i class="doc" data-doc="(anonymousnamespace)::CommutingState">/// tried for the current instruction and didn't work.</i></td></tr>
<tr><th id="720">720</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::CommutingState" title='(anonymous namespace)::CommutingState' data-ref="(anonymousnamespace)::CommutingState">CommutingState</dfn> {</td></tr>
<tr><th id="721">721</th><td>  <i class="doc" data-doc="(anonymousnamespace)::CommutingState::TentativelyCommuting">/// There are effectively three states: the initial state where we haven't</i></td></tr>
<tr><th id="722">722</th><td><i class="doc" data-doc="(anonymousnamespace)::CommutingState::TentativelyCommuting">  /// started commuting anything and we don't know anything yet, the tentative</i></td></tr>
<tr><th id="723">723</th><td><i class="doc" data-doc="(anonymousnamespace)::CommutingState::TentativelyCommuting">  /// state where we've commuted the operands of the current instruction and are</i></td></tr>
<tr><th id="724">724</th><td><i class="doc" data-doc="(anonymousnamespace)::CommutingState::TentativelyCommuting">  /// revisiting it, and the declined state where we've reverted the operands</i></td></tr>
<tr><th id="725">725</th><td><i class="doc" data-doc="(anonymousnamespace)::CommutingState::TentativelyCommuting">  /// back to their original order and will no longer commute it further.</i></td></tr>
<tr><th id="726">726</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::CommutingState::TentativelyCommuting" title='(anonymous namespace)::CommutingState::TentativelyCommuting' data-type='bool' data-ref="(anonymousnamespace)::CommutingState::TentativelyCommuting">TentativelyCommuting</dfn> = <b>false</b>;</td></tr>
<tr><th id="727">727</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::CommutingState::Declined" title='(anonymous namespace)::CommutingState::Declined' data-type='bool' data-ref="(anonymousnamespace)::CommutingState::Declined">Declined</dfn> = <b>false</b>;</td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td>  <i class="doc">/// During the tentative state, these hold the operand indices of the commuted</i></td></tr>
<tr><th id="730">730</th><td><i class="doc">  /// operands.</i></td></tr>
<tr><th id="731">731</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::CommutingState::Operand0" title='(anonymous namespace)::CommutingState::Operand0' data-type='unsigned int' data-ref="(anonymousnamespace)::CommutingState::Operand0">Operand0</dfn>, <dfn class="tu decl" id="(anonymousnamespace)::CommutingState::Operand1" title='(anonymous namespace)::CommutingState::Operand1' data-type='unsigned int' data-ref="(anonymousnamespace)::CommutingState::Operand1">Operand1</dfn>;</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td><b>public</b>:</td></tr>
<tr><th id="734">734</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_114CommutingState12maybeCommuteEPN4llvm12MachineInstrERNS_15TreeWalkerStateEPKNS1_20WebAssemblyInstrInfoE">/// Stackification for an operand was not successful due to ordering</i></td></tr>
<tr><th id="735">735</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114CommutingState12maybeCommuteEPN4llvm12MachineInstrERNS_15TreeWalkerStateEPKNS1_20WebAssemblyInstrInfoE">  /// constraints. If possible, and if we haven't already tried it and declined</i></td></tr>
<tr><th id="736">736</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114CommutingState12maybeCommuteEPN4llvm12MachineInstrERNS_15TreeWalkerStateEPKNS1_20WebAssemblyInstrInfoE">  /// it, commute Insert's operands and prepare to revisit it.</i></td></tr>
<tr><th id="737">737</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_114CommutingState12maybeCommuteEPN4llvm12MachineInstrERNS_15TreeWalkerStateEPKNS1_20WebAssemblyInstrInfoE" title='(anonymous namespace)::CommutingState::maybeCommute' data-type='void (anonymous namespace)::CommutingState::maybeCommute(llvm::MachineInstr * Insert, (anonymous namespace)::TreeWalkerState &amp; TreeWalker, const llvm::WebAssemblyInstrInfo * TII)' data-ref="_ZN12_GLOBAL__N_114CommutingState12maybeCommuteEPN4llvm12MachineInstrERNS_15TreeWalkerStateEPKNS1_20WebAssemblyInstrInfoE">maybeCommute</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="153Insert" title='Insert' data-type='llvm::MachineInstr *' data-ref="153Insert">Insert</dfn>, <a class="tu type" href="#(anonymousnamespace)::TreeWalkerState" title='(anonymous namespace)::TreeWalkerState' data-ref="(anonymousnamespace)::TreeWalkerState">TreeWalkerState</a> &amp;<dfn class="local col4 decl" id="154TreeWalker" title='TreeWalker' data-type='(anonymous namespace)::TreeWalkerState &amp;' data-ref="154TreeWalker">TreeWalker</dfn>,</td></tr>
<tr><th id="738">738</th><td>                    <em>const</em> <a class="type" href="WebAssemblyInstrInfo.h.html#llvm::WebAssemblyInstrInfo" title='llvm::WebAssemblyInstrInfo' data-ref="llvm::WebAssemblyInstrInfo">WebAssemblyInstrInfo</a> *<dfn class="local col5 decl" id="155TII" title='TII' data-type='const llvm::WebAssemblyInstrInfo *' data-ref="155TII">TII</dfn>) {</td></tr>
<tr><th id="739">739</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::CommutingState::TentativelyCommuting" title='(anonymous namespace)::CommutingState::TentativelyCommuting' data-use='r' data-ref="(anonymousnamespace)::CommutingState::TentativelyCommuting">TentativelyCommuting</a>) {</td></tr>
<tr><th id="740">740</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Declined &amp;&amp; &quot;Don&apos;t decline commuting until you&apos;ve finished trying it&quot;) ? void (0) : __assert_fail (&quot;!Declined &amp;&amp; \&quot;Don&apos;t decline commuting until you&apos;ve finished trying it\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp&quot;, 741, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="tu member" href="#(anonymousnamespace)::CommutingState::Declined" title='(anonymous namespace)::CommutingState::Declined' data-use='r' data-ref="(anonymousnamespace)::CommutingState::Declined">Declined</a> &amp;&amp;</td></tr>
<tr><th id="741">741</th><td>             <q>"Don't decline commuting until you've finished trying it"</q>);</td></tr>
<tr><th id="742">742</th><td>      <i>// Commuting didn't help. Revert it.</i></td></tr>
<tr><th id="743">743</th><td>      TII-&gt;<span class='error' title="no member named &apos;commuteInstruction&apos; in &apos;llvm::WebAssemblyInstrInfo&apos;">commuteInstruction</span>(*Insert, <i>/*NewMI=*/</i><b>false</b>, Operand0, Operand1);</td></tr>
<tr><th id="744">744</th><td>      <a class="tu member" href="#(anonymousnamespace)::CommutingState::TentativelyCommuting" title='(anonymous namespace)::CommutingState::TentativelyCommuting' data-use='w' data-ref="(anonymousnamespace)::CommutingState::TentativelyCommuting">TentativelyCommuting</a> = <b>false</b>;</td></tr>
<tr><th id="745">745</th><td>      <a class="tu member" href="#(anonymousnamespace)::CommutingState::Declined" title='(anonymous namespace)::CommutingState::Declined' data-use='w' data-ref="(anonymousnamespace)::CommutingState::Declined">Declined</a> = <b>true</b>;</td></tr>
<tr><th id="746">746</th><td>    } <b>else</b> <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::CommutingState::Declined" title='(anonymous namespace)::CommutingState::Declined' data-use='r' data-ref="(anonymousnamespace)::CommutingState::Declined">Declined</a> &amp;&amp; <a class="local col4 ref" href="#154TreeWalker" title='TreeWalker' data-ref="154TreeWalker">TreeWalker</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115TreeWalkerState20hasRemainingOperandsEPKN4llvm12MachineInstrE" title='(anonymous namespace)::TreeWalkerState::hasRemainingOperands' data-use='c' data-ref="_ZNK12_GLOBAL__N_115TreeWalkerState20hasRemainingOperandsEPKN4llvm12MachineInstrE">hasRemainingOperands</a>(<a class="local col3 ref" href="#153Insert" title='Insert' data-ref="153Insert">Insert</a>)) {</td></tr>
<tr><th id="747">747</th><td>      <a class="tu member" href="#(anonymousnamespace)::CommutingState::Operand0" title='(anonymous namespace)::CommutingState::Operand0' data-use='w' data-ref="(anonymousnamespace)::CommutingState::Operand0">Operand0</a> = <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::CommuteAnyOperandIndex" title='llvm::TargetInstrInfo::CommuteAnyOperandIndex' data-ref="llvm::TargetInstrInfo::CommuteAnyOperandIndex">CommuteAnyOperandIndex</a>;</td></tr>
<tr><th id="748">748</th><td>      <a class="tu member" href="#(anonymousnamespace)::CommutingState::Operand1" title='(anonymous namespace)::CommutingState::Operand1' data-use='w' data-ref="(anonymousnamespace)::CommutingState::Operand1">Operand1</a> = <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::CommuteAnyOperandIndex" title='llvm::TargetInstrInfo::CommuteAnyOperandIndex' data-ref="llvm::TargetInstrInfo::CommuteAnyOperandIndex">CommuteAnyOperandIndex</a>;</td></tr>
<tr><th id="749">749</th><td>      <b>if</b> (TII-&gt;<span class='error' title="no member named &apos;findCommutedOpIndices&apos; in &apos;llvm::WebAssemblyInstrInfo&apos;">findCommutedOpIndices</span>(*Insert, Operand0, Operand1)) {</td></tr>
<tr><th id="750">750</th><td>        <i>// Tentatively commute the operands and try again.</i></td></tr>
<tr><th id="751">751</th><td>        TII-&gt;<span class='error' title="no member named &apos;commuteInstruction&apos; in &apos;llvm::WebAssemblyInstrInfo&apos;">commuteInstruction</span>(*Insert, <i>/*NewMI=*/</i><b>false</b>, Operand0, Operand1);</td></tr>
<tr><th id="752">752</th><td>        <a class="local col4 ref" href="#154TreeWalker" title='TreeWalker' data-ref="154TreeWalker">TreeWalker</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_115TreeWalkerState16resetTopOperandsEPN4llvm12MachineInstrE" title='(anonymous namespace)::TreeWalkerState::resetTopOperands' data-use='c' data-ref="_ZN12_GLOBAL__N_115TreeWalkerState16resetTopOperandsEPN4llvm12MachineInstrE">resetTopOperands</a>(<a class="local col3 ref" href="#153Insert" title='Insert' data-ref="153Insert">Insert</a>);</td></tr>
<tr><th id="753">753</th><td>        <a class="tu member" href="#(anonymousnamespace)::CommutingState::TentativelyCommuting" title='(anonymous namespace)::CommutingState::TentativelyCommuting' data-use='w' data-ref="(anonymousnamespace)::CommutingState::TentativelyCommuting">TentativelyCommuting</a> = <b>true</b>;</td></tr>
<tr><th id="754">754</th><td>        <a class="tu member" href="#(anonymousnamespace)::CommutingState::Declined" title='(anonymous namespace)::CommutingState::Declined' data-use='w' data-ref="(anonymousnamespace)::CommutingState::Declined">Declined</a> = <b>false</b>;</td></tr>
<tr><th id="755">755</th><td>      }</td></tr>
<tr><th id="756">756</th><td>    }</td></tr>
<tr><th id="757">757</th><td>  }</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_114CommutingState5resetEv">/// Stackification for some operand was successful. Reset to the default</i></td></tr>
<tr><th id="760">760</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114CommutingState5resetEv">  /// state.</i></td></tr>
<tr><th id="761">761</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_114CommutingState5resetEv" title='(anonymous namespace)::CommutingState::reset' data-type='void (anonymous namespace)::CommutingState::reset()' data-ref="_ZN12_GLOBAL__N_114CommutingState5resetEv">reset</dfn>() {</td></tr>
<tr><th id="762">762</th><td>    <a class="tu member" href="#(anonymousnamespace)::CommutingState::TentativelyCommuting" title='(anonymous namespace)::CommutingState::TentativelyCommuting' data-use='w' data-ref="(anonymousnamespace)::CommutingState::TentativelyCommuting">TentativelyCommuting</a> = <b>false</b>;</td></tr>
<tr><th id="763">763</th><td>    <a class="tu member" href="#(anonymousnamespace)::CommutingState::Declined" title='(anonymous namespace)::CommutingState::Declined' data-use='w' data-ref="(anonymousnamespace)::CommutingState::Declined">Declined</a> = <b>false</b>;</td></tr>
<tr><th id="764">764</th><td>  }</td></tr>
<tr><th id="765">765</th><td>};</td></tr>
<tr><th id="766">766</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::WebAssemblyRegStackify" title='(anonymous namespace)::WebAssemblyRegStackify' data-ref="(anonymousnamespace)::WebAssemblyRegStackify">WebAssemblyRegStackify</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_122WebAssemblyRegStackify20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::WebAssemblyRegStackify::runOnMachineFunction' data-type='bool (anonymous namespace)::WebAssemblyRegStackify::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_122WebAssemblyRegStackify20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="156MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="156MF">MF</dfn>) {</td></tr>
<tr><th id="769">769</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;wasm-reg-stackify&quot;)) { dbgs() &lt;&lt; &quot;********** Register Stackifying **********\n&quot; &quot;********** Function: &quot; &lt;&lt; MF.getName() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** Register Stackifying **********\n"</q></td></tr>
<tr><th id="770">770</th><td>                       <q>"********** Function: "</q></td></tr>
<tr><th id="771">771</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col6 ref" href="#156MF" title='MF' data-ref="156MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="772">772</th><td></td></tr>
<tr><th id="773">773</th><td>  <em>bool</em> <dfn class="local col7 decl" id="157Changed" title='Changed' data-type='bool' data-ref="157Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="774">774</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="158MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="158MRI">MRI</dfn> = <a class="local col6 ref" href="#156MF" title='MF' data-ref="156MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="775">775</th><td>  <a class="type" href="WebAssemblyMachineFunctionInfo.h.html#llvm::WebAssemblyFunctionInfo" title='llvm::WebAssemblyFunctionInfo' data-ref="llvm::WebAssemblyFunctionInfo">WebAssemblyFunctionInfo</a> &amp;<dfn class="local col9 decl" id="159MFI" title='MFI' data-type='llvm::WebAssemblyFunctionInfo &amp;' data-ref="159MFI">MFI</dfn> = *<a class="local col6 ref" href="#156MF" title='MF' data-ref="156MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="WebAssemblyMachineFunctionInfo.h.html#llvm::WebAssemblyFunctionInfo" title='llvm::WebAssemblyFunctionInfo' data-ref="llvm::WebAssemblyFunctionInfo">WebAssemblyFunctionInfo</a>&gt;();</td></tr>
<tr><th id="776">776</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col0 decl" id="160TII" title='TII' data-type='const llvm::WebAssemblyInstrInfo *' data-ref="160TII">TII</dfn> = <a class="local col6 ref" href="#156MF" title='MF' data-ref="156MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="WebAssemblySubtarget.h.html#llvm::WebAssemblySubtarget" title='llvm::WebAssemblySubtarget' data-ref="llvm::WebAssemblySubtarget">WebAssemblySubtarget</a>&gt;().<a class="ref" href="WebAssemblySubtarget.h.html#_ZNK4llvm20WebAssemblySubtarget12getInstrInfoEv" title='llvm::WebAssemblySubtarget::getInstrInfo' data-ref="_ZNK4llvm20WebAssemblySubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="777">777</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col1 decl" id="161TRI" title='TRI' data-type='const llvm::WebAssemblyRegisterInfo *' data-ref="161TRI">TRI</dfn> = <a class="local col6 ref" href="#156MF" title='MF' data-ref="156MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="WebAssemblySubtarget.h.html#llvm::WebAssemblySubtarget" title='llvm::WebAssemblySubtarget' data-ref="llvm::WebAssemblySubtarget">WebAssemblySubtarget</a>&gt;().<a class="ref" href="WebAssemblySubtarget.h.html#_ZNK4llvm20WebAssemblySubtarget15getRegisterInfoEv" title='llvm::WebAssemblySubtarget::getRegisterInfo' data-ref="_ZNK4llvm20WebAssemblySubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="778">778</th><td>  <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> &amp;<dfn class="local col2 decl" id="162AA" title='AA' data-type='AliasAnalysis &amp;' data-ref="162AA">AA</dfn> = <a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;().<a class="ref" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#_ZN4llvm20AAResultsWrapperPass12getAAResultsEv" title='llvm::AAResultsWrapperPass::getAAResults' data-ref="_ZN4llvm20AAResultsWrapperPass12getAAResultsEv">getAAResults</a>();</td></tr>
<tr><th id="779">779</th><td>  <em>auto</em> &amp;<dfn class="local col3 decl" id="163MDT" title='MDT' data-type='llvm::MachineDominatorTree &amp;' data-ref="163MDT">MDT</dfn> = <a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="780">780</th><td>  <em>auto</em> &amp;<dfn class="local col4 decl" id="164LIS" title='LIS' data-type='llvm::LiveIntervals &amp;' data-ref="164LIS">LIS</dfn> = <a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td>  <i>// Walk the instructions from the bottom up. Currently we don't look past</i></td></tr>
<tr><th id="783">783</th><td><i>  // block boundaries, and the blocks aren't ordered so the block visitation</i></td></tr>
<tr><th id="784">784</th><td><i>  // order isn't significant, but we may want to change this in the future.</i></td></tr>
<tr><th id="785">785</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="165MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="165MBB">MBB</dfn> : <a class="local col6 ref" href="#156MF" title='MF' data-ref="156MF">MF</a>) {</td></tr>
<tr><th id="786">786</th><td>    <i>// Don't use a range-based for loop, because we modify the list as we're</i></td></tr>
<tr><th id="787">787</th><td><i>    // iterating over it and the end iterator may change.</i></td></tr>
<tr><th id="788">788</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col6 decl" id="166MII" title='MII' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="166MII">MII</dfn> = <a class="local col5 ref" href="#165MBB" title='MBB' data-ref="165MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>(); <a class="local col6 ref" href="#166MII" title='MII' data-ref="166MII">MII</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#165MBB" title='MBB' data-ref="165MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>(); <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col6 ref" href="#166MII" title='MII' data-ref="166MII">MII</a>) {</td></tr>
<tr><th id="789">789</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="167Insert" title='Insert' data-type='llvm::MachineInstr *' data-ref="167Insert">Insert</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#166MII" title='MII' data-ref="166MII">MII</a>;</td></tr>
<tr><th id="790">790</th><td>      <i>// Don't nest anything inside an inline asm, because we don't have</i></td></tr>
<tr><th id="791">791</th><td><i>      // constraints for $push inputs.</i></td></tr>
<tr><th id="792">792</th><td>      <b>if</b> (<a class="local col7 ref" href="#167Insert" title='Insert' data-ref="167Insert">Insert</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>())</td></tr>
<tr><th id="793">793</th><td>        <b>continue</b>;</td></tr>
<tr><th id="794">794</th><td></td></tr>
<tr><th id="795">795</th><td>      <i>// Ignore debugging intrinsics.</i></td></tr>
<tr><th id="796">796</th><td>      <b>if</b> (<a class="local col7 ref" href="#167Insert" title='Insert' data-ref="167Insert">Insert</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>())</td></tr>
<tr><th id="797">797</th><td>        <b>continue</b>;</td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td>      <i>// Iterate through the inputs in reverse order, since we'll be pulling</i></td></tr>
<tr><th id="800">800</th><td><i>      // operands off the stack in LIFO order.</i></td></tr>
<tr><th id="801">801</th><td>      <a class="tu type" href="#(anonymousnamespace)::CommutingState" title='(anonymous namespace)::CommutingState' data-ref="(anonymousnamespace)::CommutingState">CommutingState</a> <a class="tu ref fake" href="#720" title='(anonymous namespace)::CommutingState::CommutingState' data-use='c' data-ref="_ZN12_GLOBAL__N_114CommutingStateC1Ev"></a><dfn class="local col8 decl" id="168Commuting" title='Commuting' data-type='(anonymous namespace)::CommutingState' data-ref="168Commuting">Commuting</dfn>;</td></tr>
<tr><th id="802">802</th><td>      <a class="tu type" href="#(anonymousnamespace)::TreeWalkerState" title='(anonymous namespace)::TreeWalkerState' data-ref="(anonymousnamespace)::TreeWalkerState">TreeWalkerState</a> <dfn class="local col9 decl" id="169TreeWalker" title='TreeWalker' data-type='(anonymous namespace)::TreeWalkerState' data-ref="169TreeWalker">TreeWalker</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_115TreeWalkerStateC1EPN4llvm12MachineInstrE" title='(anonymous namespace)::TreeWalkerState::TreeWalkerState' data-use='c' data-ref="_ZN12_GLOBAL__N_115TreeWalkerStateC1EPN4llvm12MachineInstrE">(</a><a class="local col7 ref" href="#167Insert" title='Insert' data-ref="167Insert">Insert</a>);</td></tr>
<tr><th id="803">803</th><td>      <b>while</b> (!<a class="local col9 ref" href="#169TreeWalker" title='TreeWalker' data-ref="169TreeWalker">TreeWalker</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115TreeWalkerState4doneEv" title='(anonymous namespace)::TreeWalkerState::done' data-use='c' data-ref="_ZNK12_GLOBAL__N_115TreeWalkerState4doneEv">done</a>()) {</td></tr>
<tr><th id="804">804</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="170Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="170Op">Op</dfn> = <a class="local col9 ref" href="#169TreeWalker" title='TreeWalker' data-ref="169TreeWalker">TreeWalker</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_115TreeWalkerState3popEv" title='(anonymous namespace)::TreeWalkerState::pop' data-use='c' data-ref="_ZN12_GLOBAL__N_115TreeWalkerState3popEv">pop</a>();</td></tr>
<tr><th id="805">805</th><td></td></tr>
<tr><th id="806">806</th><td>        <i>// We're only interested in explicit virtual register operands.</i></td></tr>
<tr><th id="807">807</th><td>        <b>if</b> (!<a class="local col0 ref" href="#170Op" title='Op' data-ref="170Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="808">808</th><td>          <b>continue</b>;</td></tr>
<tr><th id="809">809</th><td></td></tr>
<tr><th id="810">810</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="171Reg" title='Reg' data-type='unsigned int' data-ref="171Reg">Reg</dfn> = <a class="local col0 ref" href="#170Op" title='Op' data-ref="170Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="811">811</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op.isUse() &amp;&amp; &quot;explicit_uses() should only iterate over uses&quot;) ? void (0) : __assert_fail (&quot;Op.isUse() &amp;&amp; \&quot;explicit_uses() should only iterate over uses\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp&quot;, 811, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#170Op" title='Op' data-ref="170Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp; <q>"explicit_uses() should only iterate over uses"</q>);</td></tr>
<tr><th id="812">812</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Op.isImplicit() &amp;&amp; &quot;explicit_uses() should only iterate over explicit operands&quot;) ? void (0) : __assert_fail (&quot;!Op.isImplicit() &amp;&amp; \&quot;explicit_uses() should only iterate over explicit operands\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp&quot;, 813, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col0 ref" href="#170Op" title='Op' data-ref="170Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>() &amp;&amp;</td></tr>
<tr><th id="813">813</th><td>               <q>"explicit_uses() should only iterate over explicit operands"</q>);</td></tr>
<tr><th id="814">814</th><td>        <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col1 ref" href="#171Reg" title='Reg' data-ref="171Reg">Reg</a>))</td></tr>
<tr><th id="815">815</th><td>          <b>continue</b>;</td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td>        <i>// Identify the definition for this register at this point.</i></td></tr>
<tr><th id="818">818</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="172Def" title='Def' data-type='llvm::MachineInstr *' data-ref="172Def">Def</dfn> = <a class="tu ref" href="#_ZL10getVRegDefjPKN4llvm12MachineInstrERKNS_19MachineRegisterInfoERKNS_13LiveIntervalsE" title='getVRegDef' data-use='c' data-ref="_ZL10getVRegDefjPKN4llvm12MachineInstrERKNS_19MachineRegisterInfoERKNS_13LiveIntervalsE">getVRegDef</a>(<a class="local col1 ref" href="#171Reg" title='Reg' data-ref="171Reg">Reg</a>, <a class="local col7 ref" href="#167Insert" title='Insert' data-ref="167Insert">Insert</a>, <a class="local col8 ref" href="#158MRI" title='MRI' data-ref="158MRI">MRI</a>, <a class="local col4 ref" href="#164LIS" title='LIS' data-ref="164LIS">LIS</a>);</td></tr>
<tr><th id="819">819</th><td>        <b>if</b> (!<a class="local col2 ref" href="#172Def" title='Def' data-ref="172Def">Def</a>)</td></tr>
<tr><th id="820">820</th><td>          <b>continue</b>;</td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td>        <i>// Don't nest an INLINE_ASM def into anything, because we don't have</i></td></tr>
<tr><th id="823">823</th><td><i>        // constraints for $pop outputs.</i></td></tr>
<tr><th id="824">824</th><td>        <b>if</b> (<a class="local col2 ref" href="#172Def" title='Def' data-ref="172Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>())</td></tr>
<tr><th id="825">825</th><td>          <b>continue</b>;</td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td>        <i>// Argument instructions represent live-in registers and not real</i></td></tr>
<tr><th id="828">828</th><td><i>        // instructions.</i></td></tr>
<tr><th id="829">829</th><td>        <b>if</b> (<span class="namespace">WebAssembly::</span><a class="ref" href="WebAssemblyUtilities.h.html#_ZN4llvm11WebAssembly10isArgumentERKNS_12MachineInstrE" title='llvm::WebAssembly::isArgument' data-ref="_ZN4llvm11WebAssembly10isArgumentERKNS_12MachineInstrE">isArgument</a>(*<a class="local col2 ref" href="#172Def" title='Def' data-ref="172Def">Def</a>))</td></tr>
<tr><th id="830">830</th><td>          <b>continue</b>;</td></tr>
<tr><th id="831">831</th><td></td></tr>
<tr><th id="832">832</th><td>        <i>// Currently catch's return value register cannot be stackified, because</i></td></tr>
<tr><th id="833">833</th><td><i>        // the wasm LLVM backend currently does not support live-in values</i></td></tr>
<tr><th id="834">834</th><td><i>        // entering blocks, which is a part of multi-value proposal.</i></td></tr>
<tr><th id="835">835</th><td><i>        //</i></td></tr>
<tr><th id="836">836</th><td><i>        // Once we support live-in values of wasm blocks, this can be:</i></td></tr>
<tr><th id="837">837</th><td><i>        // catch                           ; push except_ref value onto stack</i></td></tr>
<tr><th id="838">838</th><td><i>        // block except_ref -&gt; i32</i></td></tr>
<tr><th id="839">839</th><td><i>        // br_on_exn $__cpp_exception      ; pop the except_ref value</i></td></tr>
<tr><th id="840">840</th><td><i>        // end_block</i></td></tr>
<tr><th id="841">841</th><td><i>        //</i></td></tr>
<tr><th id="842">842</th><td><i>        // But because we don't support it yet, the catch instruction's dst</i></td></tr>
<tr><th id="843">843</th><td><i>        // register should be assigned to a local to be propagated across</i></td></tr>
<tr><th id="844">844</th><td><i>        // 'block' boundary now.</i></td></tr>
<tr><th id="845">845</th><td><i>        //</i></td></tr>
<tr><th id="846">846</th><td><i>        // TODO Fix this once we support the multi-value proposal.</i></td></tr>
<tr><th id="847">847</th><td>        <b>if</b> (Def-&gt;getOpcode() == WebAssembly::<span class='error' title="no member named &apos;CATCH&apos; in namespace &apos;llvm::WebAssembly&apos;">CATCH</span>)</td></tr>
<tr><th id="848">848</th><td>          <b>continue</b>;</td></tr>
<tr><th id="849">849</th><td></td></tr>
<tr><th id="850">850</th><td>        <i>// Decide which strategy to take. Prefer to move a single-use value</i></td></tr>
<tr><th id="851">851</th><td><i>        // over cloning it, and prefer cloning over introducing a tee.</i></td></tr>
<tr><th id="852">852</th><td><i>        // For moving, we require the def to be in the same block as the use;</i></td></tr>
<tr><th id="853">853</th><td><i>        // this makes things simpler (LiveIntervals' handleMove function only</i></td></tr>
<tr><th id="854">854</th><td><i>        // supports intra-block moves) and it's MachineSink's job to catch all</i></td></tr>
<tr><th id="855">855</th><td><i>        // the sinking opportunities anyway.</i></td></tr>
<tr><th id="856">856</th><td>        <em>bool</em> <dfn class="local col3 decl" id="173SameBlock" title='SameBlock' data-type='bool' data-ref="173SameBlock">SameBlock</dfn> = <a class="local col2 ref" href="#172Def" title='Def' data-ref="172Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == &amp;<a class="local col5 ref" href="#165MBB" title='MBB' data-ref="165MBB">MBB</a>;</td></tr>
<tr><th id="857">857</th><td>        <em>bool</em> <dfn class="local col4 decl" id="174CanMove" title='CanMove' data-type='bool' data-ref="174CanMove">CanMove</dfn> = <a class="local col3 ref" href="#173SameBlock" title='SameBlock' data-ref="173SameBlock">SameBlock</a> &amp;&amp; <a class="tu ref" href="#_ZL12isSafeToMovePKN4llvm12MachineInstrES2_RNS_9AAResultsERKNS_19MachineRegisterInfoE" title='isSafeToMove' data-use='c' data-ref="_ZL12isSafeToMovePKN4llvm12MachineInstrES2_RNS_9AAResultsERKNS_19MachineRegisterInfoE">isSafeToMove</a>(<a class="local col2 ref" href="#172Def" title='Def' data-ref="172Def">Def</a>, <a class="local col7 ref" href="#167Insert" title='Insert' data-ref="167Insert">Insert</a>, <span class='refarg'><a class="local col2 ref" href="#162AA" title='AA' data-ref="162AA">AA</a></span>, <a class="local col8 ref" href="#158MRI" title='MRI' data-ref="158MRI">MRI</a>) &amp;&amp;</td></tr>
<tr><th id="858">858</th><td>                       !<a class="local col9 ref" href="#169TreeWalker" title='TreeWalker' data-ref="169TreeWalker">TreeWalker</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115TreeWalkerState9isOnStackEj" title='(anonymous namespace)::TreeWalkerState::isOnStack' data-use='c' data-ref="_ZNK12_GLOBAL__N_115TreeWalkerState9isOnStackEj">isOnStack</a>(<a class="local col1 ref" href="#171Reg" title='Reg' data-ref="171Reg">Reg</a>);</td></tr>
<tr><th id="859">859</th><td>        <b>if</b> (<a class="local col4 ref" href="#174CanMove" title='CanMove' data-ref="174CanMove">CanMove</a> &amp;&amp; <a class="tu ref" href="#_ZL9hasOneUsejPN4llvm12MachineInstrERNS_19MachineRegisterInfoERNS_20MachineDominatorTreeERNS_13LiveIntervalsE" title='hasOneUse' data-use='c' data-ref="_ZL9hasOneUsejPN4llvm12MachineInstrERNS_19MachineRegisterInfoERNS_20MachineDominatorTreeERNS_13LiveIntervalsE">hasOneUse</a>(<a class="local col1 ref" href="#171Reg" title='Reg' data-ref="171Reg">Reg</a>, <a class="local col2 ref" href="#172Def" title='Def' data-ref="172Def">Def</a>, <span class='refarg'><a class="local col8 ref" href="#158MRI" title='MRI' data-ref="158MRI">MRI</a></span>, <span class='refarg'><a class="local col3 ref" href="#163MDT" title='MDT' data-ref="163MDT">MDT</a></span>, <span class='refarg'><a class="local col4 ref" href="#164LIS" title='LIS' data-ref="164LIS">LIS</a></span>)) {</td></tr>
<tr><th id="860">860</th><td>          <a class="local col7 ref" href="#167Insert" title='Insert' data-ref="167Insert">Insert</a> = <a class="tu ref" href="#_ZL16moveForSingleUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS_19MachineRegisterInfoE" title='moveForSingleUse' data-use='c' data-ref="_ZL16moveForSingleUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS_19MachineRegisterInfoE">moveForSingleUse</a>(<a class="local col1 ref" href="#171Reg" title='Reg' data-ref="171Reg">Reg</a>, <span class='refarg'><a class="local col0 ref" href="#170Op" title='Op' data-ref="170Op">Op</a></span>, <a class="local col2 ref" href="#172Def" title='Def' data-ref="172Def">Def</a>, <span class='refarg'><a class="local col5 ref" href="#165MBB" title='MBB' data-ref="165MBB">MBB</a></span>, <a class="local col7 ref" href="#167Insert" title='Insert' data-ref="167Insert">Insert</a>, <span class='refarg'><a class="local col4 ref" href="#164LIS" title='LIS' data-ref="164LIS">LIS</a></span>, <span class='refarg'><a class="local col9 ref" href="#159MFI" title='MFI' data-ref="159MFI">MFI</a></span>, <span class='refarg'><a class="local col8 ref" href="#158MRI" title='MRI' data-ref="158MRI">MRI</a></span>);</td></tr>
<tr><th id="861">861</th><td>        } <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL19shouldRematerializeRKN4llvm12MachineInstrERNS_9AAResultsEPKNS_20WebAssemblyInstrInfoE" title='shouldRematerialize' data-use='c' data-ref="_ZL19shouldRematerializeRKN4llvm12MachineInstrERNS_9AAResultsEPKNS_20WebAssemblyInstrInfoE">shouldRematerialize</a>(*<a class="local col2 ref" href="#172Def" title='Def' data-ref="172Def">Def</a>, <span class='refarg'><a class="local col2 ref" href="#162AA" title='AA' data-ref="162AA">AA</a></span>, <a class="local col0 ref" href="#160TII" title='TII' data-ref="160TII">TII</a>)) {</td></tr>
<tr><th id="862">862</th><td>          <a class="local col7 ref" href="#167Insert" title='Insert' data-ref="167Insert">Insert</a> =</td></tr>
<tr><th id="863">863</th><td>              <a class="tu ref" href="#_ZL21rematerializeCheapDefjRN4llvm14MachineOperandERNS_12MachineInstrERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_L1034723" title='rematerializeCheapDef' data-use='c' data-ref="_ZL21rematerializeCheapDefjRN4llvm14MachineOperandERNS_12MachineInstrERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_L1034723">rematerializeCheapDef</a>(<a class="local col1 ref" href="#171Reg" title='Reg' data-ref="171Reg">Reg</a>, <span class='refarg'><a class="local col0 ref" href="#170Op" title='Op' data-ref="170Op">Op</a></span>, <span class='refarg'>*<a class="local col2 ref" href="#172Def" title='Def' data-ref="172Def">Def</a></span>, <span class='refarg'><a class="local col5 ref" href="#165MBB" title='MBB' data-ref="165MBB">MBB</a></span>, <a class="local col7 ref" href="#167Insert" title='Insert' data-ref="167Insert">Insert</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(),</td></tr>
<tr><th id="864">864</th><td>                                    <span class='refarg'><a class="local col4 ref" href="#164LIS" title='LIS' data-ref="164LIS">LIS</a></span>, <span class='refarg'><a class="local col9 ref" href="#159MFI" title='MFI' data-ref="159MFI">MFI</a></span>, <span class='refarg'><a class="local col8 ref" href="#158MRI" title='MRI' data-ref="158MRI">MRI</a></span>, <a class="local col0 ref" href="#160TII" title='TII' data-ref="160TII">TII</a>, <a class="local col1 ref" href="#161TRI" title='TRI' data-ref="161TRI">TRI</a>);</td></tr>
<tr><th id="865">865</th><td>        } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#174CanMove" title='CanMove' data-ref="174CanMove">CanMove</a> &amp;&amp;</td></tr>
<tr><th id="866">866</th><td>                   <a class="tu ref" href="#_ZL24oneUseDominatesOtherUsesjRKN4llvm14MachineOperandERKNS_17MachineBasicBlockERKNS_19MachineRegisterInfoERKNS_20MachineDominatorTreeERNS_13LiveInter3916631" title='oneUseDominatesOtherUses' data-use='c' data-ref="_ZL24oneUseDominatesOtherUsesjRKN4llvm14MachineOperandERKNS_17MachineBasicBlockERKNS_19MachineRegisterInfoERKNS_20MachineDominatorTreeERNS_13LiveInter3916631">oneUseDominatesOtherUses</a>(<a class="local col1 ref" href="#171Reg" title='Reg' data-ref="171Reg">Reg</a>, <a class="local col0 ref" href="#170Op" title='Op' data-ref="170Op">Op</a>, <a class="local col5 ref" href="#165MBB" title='MBB' data-ref="165MBB">MBB</a>, <a class="local col8 ref" href="#158MRI" title='MRI' data-ref="158MRI">MRI</a>, <a class="local col3 ref" href="#163MDT" title='MDT' data-ref="163MDT">MDT</a>, <span class='refarg'><a class="local col4 ref" href="#164LIS" title='LIS' data-ref="164LIS">LIS</a></span>, <span class='refarg'><a class="local col9 ref" href="#159MFI" title='MFI' data-ref="159MFI">MFI</a></span>)) {</td></tr>
<tr><th id="867">867</th><td>          <a class="local col7 ref" href="#167Insert" title='Insert' data-ref="167Insert">Insert</a> = <a class="tu ref" href="#_ZL21moveAndTeeForMultiUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS5974753" title='moveAndTeeForMultiUse' data-use='c' data-ref="_ZL21moveAndTeeForMultiUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS5974753">moveAndTeeForMultiUse</a>(<a class="local col1 ref" href="#171Reg" title='Reg' data-ref="171Reg">Reg</a>, <span class='refarg'><a class="local col0 ref" href="#170Op" title='Op' data-ref="170Op">Op</a></span>, <a class="local col2 ref" href="#172Def" title='Def' data-ref="172Def">Def</a>, <span class='refarg'><a class="local col5 ref" href="#165MBB" title='MBB' data-ref="165MBB">MBB</a></span>, <a class="local col7 ref" href="#167Insert" title='Insert' data-ref="167Insert">Insert</a>, <span class='refarg'><a class="local col4 ref" href="#164LIS" title='LIS' data-ref="164LIS">LIS</a></span>, <span class='refarg'><a class="local col9 ref" href="#159MFI" title='MFI' data-ref="159MFI">MFI</a></span>,</td></tr>
<tr><th id="868">868</th><td>                                         <span class='refarg'><a class="local col8 ref" href="#158MRI" title='MRI' data-ref="158MRI">MRI</a></span>, <a class="local col0 ref" href="#160TII" title='TII' data-ref="160TII">TII</a>);</td></tr>
<tr><th id="869">869</th><td>        } <b>else</b> {</td></tr>
<tr><th id="870">870</th><td>          <i>// We failed to stackify the operand. If the problem was ordering</i></td></tr>
<tr><th id="871">871</th><td><i>          // constraints, Commuting may be able to help.</i></td></tr>
<tr><th id="872">872</th><td>          <b>if</b> (!<a class="local col4 ref" href="#174CanMove" title='CanMove' data-ref="174CanMove">CanMove</a> &amp;&amp; <a class="local col3 ref" href="#173SameBlock" title='SameBlock' data-ref="173SameBlock">SameBlock</a>)</td></tr>
<tr><th id="873">873</th><td>            <a class="local col8 ref" href="#168Commuting" title='Commuting' data-ref="168Commuting">Commuting</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_114CommutingState12maybeCommuteEPN4llvm12MachineInstrERNS_15TreeWalkerStateEPKNS1_20WebAssemblyInstrInfoE" title='(anonymous namespace)::CommutingState::maybeCommute' data-use='c' data-ref="_ZN12_GLOBAL__N_114CommutingState12maybeCommuteEPN4llvm12MachineInstrERNS_15TreeWalkerStateEPKNS1_20WebAssemblyInstrInfoE">maybeCommute</a>(<a class="local col7 ref" href="#167Insert" title='Insert' data-ref="167Insert">Insert</a>, <span class='refarg'><a class="local col9 ref" href="#169TreeWalker" title='TreeWalker' data-ref="169TreeWalker">TreeWalker</a></span>, <a class="local col0 ref" href="#160TII" title='TII' data-ref="160TII">TII</a>);</td></tr>
<tr><th id="874">874</th><td>          <i>// Proceed to the next operand.</i></td></tr>
<tr><th id="875">875</th><td>          <b>continue</b>;</td></tr>
<tr><th id="876">876</th><td>        }</td></tr>
<tr><th id="877">877</th><td></td></tr>
<tr><th id="878">878</th><td>        <i>// If the instruction we just stackified is an IMPLICIT_DEF, convert it</i></td></tr>
<tr><th id="879">879</th><td><i>        // to a constant 0 so that the def is explicit, and the push/pop</i></td></tr>
<tr><th id="880">880</th><td><i>        // correspondence is maintained.</i></td></tr>
<tr><th id="881">881</th><td>        <b>if</b> (Insert-&gt;getOpcode() == TargetOpcode::IMPLICIT_DEF)</td></tr>
<tr><th id="882">882</th><td>          <span class='error' title="no matching function for call to &apos;convertImplicitDefToConstZero&apos;">convertImplicitDefToConstZero</span>(Insert, MRI, TII, MF, LIS);</td></tr>
<tr><th id="883">883</th><td></td></tr>
<tr><th id="884">884</th><td>        <i>// We stackified an operand. Add the defining instruction's operands to</i></td></tr>
<tr><th id="885">885</th><td><i>        // the worklist stack now to continue to build an ever deeper tree.</i></td></tr>
<tr><th id="886">886</th><td>        <a class="local col8 ref" href="#168Commuting" title='Commuting' data-ref="168Commuting">Commuting</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_114CommutingState5resetEv" title='(anonymous namespace)::CommutingState::reset' data-use='c' data-ref="_ZN12_GLOBAL__N_114CommutingState5resetEv">reset</a>();</td></tr>
<tr><th id="887">887</th><td>        <a class="local col9 ref" href="#169TreeWalker" title='TreeWalker' data-ref="169TreeWalker">TreeWalker</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_115TreeWalkerState12pushOperandsEPN4llvm12MachineInstrE" title='(anonymous namespace)::TreeWalkerState::pushOperands' data-use='c' data-ref="_ZN12_GLOBAL__N_115TreeWalkerState12pushOperandsEPN4llvm12MachineInstrE">pushOperands</a>(<a class="local col7 ref" href="#167Insert" title='Insert' data-ref="167Insert">Insert</a>);</td></tr>
<tr><th id="888">888</th><td>      }</td></tr>
<tr><th id="889">889</th><td></td></tr>
<tr><th id="890">890</th><td>      <i>// If we stackified any operands, skip over the tree to start looking for</i></td></tr>
<tr><th id="891">891</th><td><i>      // the next instruction we can build a tree on.</i></td></tr>
<tr><th id="892">892</th><td>      <b>if</b> (<a class="local col7 ref" href="#167Insert" title='Insert' data-ref="167Insert">Insert</a> != &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#166MII" title='MII' data-ref="166MII">MII</a>) {</td></tr>
<tr><th id="893">893</th><td>        <a class="tu ref" href="#_ZL19imposeStackOrderingPN4llvm12MachineInstrE" title='imposeStackOrdering' data-use='c' data-ref="_ZL19imposeStackOrderingPN4llvm12MachineInstrE">imposeStackOrdering</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#166MII" title='MII' data-ref="166MII">MII</a>);</td></tr>
<tr><th id="894">894</th><td>        <a class="local col6 ref" href="#166MII" title='MII' data-ref="166MII">MII</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEaSEOS2_">=</a> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col7 ref" href="#167Insert" title='Insert' data-ref="167Insert">Insert</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator10getReverseEv" title='llvm::MachineInstrBundleIterator::getReverse' data-ref="_ZNK4llvm26MachineInstrBundleIterator10getReverseEv">getReverse</a>();</td></tr>
<tr><th id="895">895</th><td>        <a class="local col7 ref" href="#157Changed" title='Changed' data-ref="157Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="896">896</th><td>      }</td></tr>
<tr><th id="897">897</th><td>    }</td></tr>
<tr><th id="898">898</th><td>  }</td></tr>
<tr><th id="899">899</th><td></td></tr>
<tr><th id="900">900</th><td>  <i>// If we used VALUE_STACK anywhere, add it to the live-in sets everywhere so</i></td></tr>
<tr><th id="901">901</th><td><i>  // that it never looks like a use-before-def.</i></td></tr>
<tr><th id="902">902</th><td>  <b>if</b> (<a class="local col7 ref" href="#157Changed" title='Changed' data-ref="157Changed">Changed</a>) {</td></tr>
<tr><th id="903">903</th><td>    MF.getRegInfo().addLiveIn(WebAssembly::<span class='error' title="no member named &apos;VALUE_STACK&apos; in namespace &apos;llvm::WebAssembly&apos;">VALUE_STACK</span>);</td></tr>
<tr><th id="904">904</th><td>    <b>for</b> (MachineBasicBlock &amp;MBB : MF)</td></tr>
<tr><th id="905">905</th><td>      MBB.addLiveIn(WebAssembly::<span class='error' title="no member named &apos;VALUE_STACK&apos; in namespace &apos;llvm::WebAssembly&apos;">VALUE_STACK</span>);</td></tr>
<tr><th id="906">906</th><td>  }</td></tr>
<tr><th id="907">907</th><td></td></tr>
<tr><th id="908">908</th><td><u>#<span data-ppcond="908">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="909">909</th><td>  <i>// Verify that pushes and pops are performed in LIFO order.</i></td></tr>
<tr><th id="910">910</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>0</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="175Stack" title='Stack' data-type='SmallVector&lt;unsigned int, 0&gt;' data-ref="175Stack">Stack</dfn>;</td></tr>
<tr><th id="911">911</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="176MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="176MBB">MBB</dfn> : <a class="local col6 ref" href="#156MF" title='MF' data-ref="156MF">MF</a>) {</td></tr>
<tr><th id="912">912</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="177MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="177MI">MI</dfn> : <a class="local col6 ref" href="#176MBB" title='MBB' data-ref="176MBB">MBB</a>) {</td></tr>
<tr><th id="913">913</th><td>      <b>if</b> (<a class="local col7 ref" href="#177MI" title='MI' data-ref="177MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="914">914</th><td>        <b>continue</b>;</td></tr>
<tr><th id="915">915</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="178MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="178MO">MO</dfn> : <a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7reverseEOT_PNSt9enable_ifIXntsr10has_rbeginIS0_EE5valueEvE4typeE" title='llvm::reverse' data-ref="_ZN4llvm7reverseEOT_PNSt9enable_ifIXntsr10has_rbeginIS0_EE5valueEvE4typeE">reverse</a>(<a class="local col7 ref" href="#177MI" title='MI' data-ref="177MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17explicit_operandsEv" title='llvm::MachineInstr::explicit_operands' data-ref="_ZN4llvm12MachineInstr17explicit_operandsEv">explicit_operands</a>())) {</td></tr>
<tr><th id="916">916</th><td>        <b>if</b> (!<a class="local col8 ref" href="#178MO" title='MO' data-ref="178MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="917">917</th><td>          <b>continue</b>;</td></tr>
<tr><th id="918">918</th><td>        <em>unsigned</em> <dfn class="local col9 decl" id="179Reg" title='Reg' data-type='unsigned int' data-ref="179Reg">Reg</dfn> = <a class="local col8 ref" href="#178MO" title='MO' data-ref="178MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="919">919</th><td></td></tr>
<tr><th id="920">920</th><td>        <b>if</b> (<a class="local col9 ref" href="#159MFI" title='MFI' data-ref="159MFI">MFI</a>.<a class="ref" href="WebAssemblyMachineFunctionInfo.h.html#_ZNK4llvm23WebAssemblyFunctionInfo16isVRegStackifiedEj" title='llvm::WebAssemblyFunctionInfo::isVRegStackified' data-ref="_ZNK4llvm23WebAssemblyFunctionInfo16isVRegStackifiedEj">isVRegStackified</a>(<a class="local col9 ref" href="#179Reg" title='Reg' data-ref="179Reg">Reg</a>)) {</td></tr>
<tr><th id="921">921</th><td>          <b>if</b> (<a class="local col8 ref" href="#178MO" title='MO' data-ref="178MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="922">922</th><td>            <a class="local col5 ref" href="#175Stack" title='Stack' data-ref="175Stack">Stack</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#179Reg" title='Reg' data-ref="179Reg">Reg</a>);</td></tr>
<tr><th id="923">923</th><td>          <b>else</b></td></tr>
<tr><th id="924">924</th><td>            <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Stack.pop_back_val() == Reg &amp;&amp; &quot;Register stack pop should be paired with a push&quot;) ? void (0) : __assert_fail (&quot;Stack.pop_back_val() == Reg &amp;&amp; \&quot;Register stack pop should be paired with a push\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp&quot;, 925, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#175Stack" title='Stack' data-ref="175Stack">Stack</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>() == <a class="local col9 ref" href="#179Reg" title='Reg' data-ref="179Reg">Reg</a> &amp;&amp;</td></tr>
<tr><th id="925">925</th><td>                   <q>"Register stack pop should be paired with a push"</q>);</td></tr>
<tr><th id="926">926</th><td>        }</td></tr>
<tr><th id="927">927</th><td>      }</td></tr>
<tr><th id="928">928</th><td>    }</td></tr>
<tr><th id="929">929</th><td>    <i>// TODO: Generalize this code to support keeping values on the stack across</i></td></tr>
<tr><th id="930">930</th><td><i>    // basic block boundaries.</i></td></tr>
<tr><th id="931">931</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Stack.empty() &amp;&amp; &quot;Register stack pushes and pops should be balanced&quot;) ? void (0) : __assert_fail (&quot;Stack.empty() &amp;&amp; \&quot;Register stack pushes and pops should be balanced\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp&quot;, 932, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#175Stack" title='Stack' data-ref="175Stack">Stack</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() &amp;&amp;</td></tr>
<tr><th id="932">932</th><td>           <q>"Register stack pushes and pops should be balanced"</q>);</td></tr>
<tr><th id="933">933</th><td>  }</td></tr>
<tr><th id="934">934</th><td><u>#<span data-ppcond="908">endif</span></u></td></tr>
<tr><th id="935">935</th><td></td></tr>
<tr><th id="936">936</th><td>  <b>return</b> <a class="local col7 ref" href="#157Changed" title='Changed' data-ref="157Changed">Changed</a>;</td></tr>
<tr><th id="937">937</th><td>}</td></tr>
<tr><th id="938">938</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
