Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mult_tb_behav xil_defaultlib.mult_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/DSP48E1.v" Line 28. Module DSP48E1(ACASCREG=0,ADREG=0,AREG=0,BCASCREG=0,BREG=0,CREG=0,DREG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/DSP48E1.v" Line 28. Module DSP48E1(ACASCREG=0,ADREG=0,AREG=0,BCASCREG=0,BREG=0,CREG=0,DREG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Muaz/Documents/MeteorDestroyer/Parser/Parser.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Muaz/Documents/MeteorDestroyer/Parser/Parser.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,AREG=...
Compiling module xil_defaultlib.mult2_accumulate(FIXED_POINT_POS...
Compiling module xil_defaultlib.mult_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mult_tb_behav
